Timing Analyzer report for VCF_live_concert
Wed Sep 25 13:41:27 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 0C Model Hold: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 31. Fast 1200mV 0C Model Hold: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VCF_live_concert                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.7%      ;
;     Processor 3            ;   3.8%      ;
;     Processor 4            ;   2.7%      ;
;     Processors 5-14        ;   1.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------+
; SDC File List                                                                            ;
+------------------------------------------------------+--------+--------------------------+
; SDC File Path                                        ; Status ; Read at                  ;
+------------------------------------------------------+--------+--------------------------+
; vga/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Sep 25 13:41:26 2024 ;
+------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                            ; Targets                                                                             ;
+---------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; CLOCK_50                                                                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                   ; { CLOCK_50 }                                                                        ;
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+----------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+----------+-----------------+---------------------------------------------------------------------------------+------+
; 72.0 MHz ; 72.0 MHz        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
+----------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                      ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 26.111 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.371 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                        ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                        ; 9.819  ; 0.000         ;
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.707 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 26.111 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 13.439     ;
; 26.112 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 13.438     ;
; 26.412 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 13.138     ;
; 26.440 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.453     ; 13.105     ;
; 26.502 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 13.048     ;
; 26.506 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 13.044     ;
; 26.532 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 13.030     ;
; 26.533 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 13.029     ;
; 26.550 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 13.008     ;
; 26.551 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 13.007     ;
; 26.567 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 12.983     ;
; 26.634 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 12.943     ;
; 26.635 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 12.942     ;
; 26.647 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.442     ; 12.909     ;
; 26.648 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.442     ; 12.908     ;
; 26.734 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.447     ; 12.817     ;
; 26.735 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.447     ; 12.816     ;
; 26.748 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.445     ; 12.805     ;
; 26.801 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.757     ;
; 26.810 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.748     ;
; 26.815 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.457     ; 12.726     ;
; 26.816 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.457     ; 12.725     ;
; 26.827 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.447     ; 12.724     ;
; 26.833 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 12.729     ;
; 26.836 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.446     ; 12.716     ;
; 26.851 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.707     ;
; 26.861 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.441     ; 12.696     ;
; 26.871 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[4]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 12.679     ;
; 26.876 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.446     ; 12.676     ;
; 26.895 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[13] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.453     ; 12.650     ;
; 26.903 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.446     ; 12.649     ;
; 26.906 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 12.623     ;
; 26.907 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 12.622     ;
; 26.923 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 12.639     ;
; 26.927 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 12.635     ;
; 26.935 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 12.642     ;
; 26.948 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.442     ; 12.608     ;
; 26.963 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.426     ; 12.609     ;
; 26.976 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.447     ; 12.575     ;
; 26.987 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[26] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.447     ; 12.564     ;
; 26.988 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 12.574     ;
; 26.989 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 12.548     ;
; 26.990 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 12.547     ;
; 26.995 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 12.541     ;
; 27.004 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[15] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.446     ; 12.548     ;
; 27.025 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 12.552     ;
; 27.029 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 12.548     ;
; 27.038 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.442     ; 12.518     ;
; 27.042 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.442     ; 12.514     ;
; 27.048 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.457     ; 12.493     ;
; 27.057 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.457     ; 12.484     ;
; 27.067 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[14] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.446     ; 12.485     ;
; 27.086 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.474     ; 12.438     ;
; 27.090 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 12.487     ;
; 27.103 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.442     ; 12.453     ;
; 27.116 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.457     ; 12.425     ;
; 27.139 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 12.390     ;
; 27.143 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[3]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 12.407     ;
; 27.148 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 12.381     ;
; 27.155 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.435     ; 12.408     ;
; 27.156 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.435     ; 12.407     ;
; 27.173 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.439     ; 12.386     ;
; 27.174 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.439     ; 12.385     ;
; 27.177 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[25] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.447     ; 12.374     ;
; 27.183 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a56~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.468     ; 12.347     ;
; 27.184 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a56~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.468     ; 12.346     ;
; 27.192 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.439     ; 12.367     ;
; 27.207 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 12.322     ;
; 27.214 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[23] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 12.336     ;
; 27.248 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.435     ; 12.315     ;
; 27.257 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.434     ; 12.307     ;
; 27.257 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.420     ; 12.321     ;
; 27.258 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.420     ; 12.320     ;
; 27.261 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a56~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[2]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.468     ; 12.269     ;
; 27.270 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.441     ; 12.287     ;
; 27.271 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.441     ; 12.286     ;
; 27.275 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.438     ; 12.285     ;
; 27.290 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 12.247     ;
; 27.291 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[2]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.448     ; 12.259     ;
; 27.292 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[4]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.436     ; 12.270     ;
; 27.297 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.434     ; 12.267     ;
; 27.315 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.438     ; 12.245     ;
; 27.316 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[13] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.441     ; 12.241     ;
; 27.318 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.466     ; 12.214     ;
; 27.324 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a80~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.465     ; 12.209     ;
; 27.324 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.434     ; 12.240     ;
; 27.325 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a80~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.465     ; 12.208     ;
; 27.342 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.438     ; 12.218     ;
; 27.350 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.420     ; 12.228     ;
; 27.359 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.419     ; 12.220     ;
; 27.362 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a64~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.196     ;
; 27.363 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.441     ; 12.194     ;
; 27.363 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a64~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.195     ;
; 27.369 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[15] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.438     ; 12.191     ;
; 27.372 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.186     ;
; 27.378 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a113~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.466     ; 12.154     ;
; 27.379 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a113~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.466     ; 12.153     ;
; 27.380 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 12.157     ;
; 27.383 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.440     ; 12.175     ;
; 27.384 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 12.153     ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.371 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.037      ;
; 0.373 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.037      ;
; 0.375 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.039      ;
; 0.375 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.041      ;
; 0.381 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.047      ;
; 0.384 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.048      ;
; 0.395 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.059      ;
; 0.395 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.061      ;
; 0.402 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                    ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                               ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                           ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                            ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.070      ;
; 0.407 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.415 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.081      ;
; 0.419 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.686      ;
; 0.420 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.687      ;
; 0.428 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                                                    ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.448 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.715      ;
; 0.452 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.719      ;
; 0.458 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.725      ;
; 0.460 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.727      ;
; 0.462 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.729      ;
; 0.552 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.554 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.822      ;
; 0.558 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.823      ;
; 0.569 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                   ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.836      ;
; 0.581 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                                          ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 0.881      ;
; 0.589 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 0.889      ;
; 0.600 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.267      ;
; 0.605 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                             ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 0.905      ;
; 0.615 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.881      ;
; 0.622 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.887      ;
; 0.622 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.887      ;
; 0.623 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.890      ;
; 0.636 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.907      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                    ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
; 78.83 MHz ; 78.83 MHz       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 27.314 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.353 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                        ; 9.799  ; 0.000         ;
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.710 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 27.314 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 12.287     ;
; 27.314 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 12.287     ;
; 27.547 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.402     ; 12.050     ;
; 27.567 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 12.034     ;
; 27.595 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 12.006     ;
; 27.608 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.993     ;
; 27.662 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.390     ; 11.947     ;
; 27.662 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.390     ; 11.947     ;
; 27.716 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.885     ;
; 27.720 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.894     ;
; 27.720 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.894     ;
; 27.779 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.846     ;
; 27.779 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.846     ;
; 27.794 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.397     ; 11.808     ;
; 27.794 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.397     ; 11.808     ;
; 27.814 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.791     ;
; 27.814 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.791     ;
; 27.895 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.710     ;
; 27.915 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.390     ; 11.694     ;
; 27.934 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.407     ; 11.658     ;
; 27.934 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.407     ; 11.658     ;
; 27.937 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.397     ; 11.665     ;
; 27.943 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.390     ; 11.666     ;
; 27.953 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 11.657     ;
; 27.956 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.390     ; 11.653     ;
; 27.958 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[4]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.643     ;
; 27.961 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.396     ; 11.642     ;
; 27.973 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.641     ;
; 27.975 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.396     ; 11.628     ;
; 27.985 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[13] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.402     ; 11.612     ;
; 27.997 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.396     ; 11.606     ;
; 28.001 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.613     ;
; 28.012 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 11.609     ;
; 28.014 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.600     ;
; 28.032 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.593     ;
; 28.047 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.554     ;
; 28.060 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.565     ;
; 28.067 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.538     ;
; 28.073 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.552     ;
; 28.078 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[26] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.397     ; 11.524     ;
; 28.095 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.510     ;
; 28.104 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 11.474     ;
; 28.104 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 11.474     ;
; 28.108 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.497     ;
; 28.112 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[15] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.396     ; 11.491     ;
; 28.122 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.492     ;
; 28.134 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.410     ; 11.455     ;
; 28.134 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.410     ; 11.455     ;
; 28.142 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 11.468     ;
; 28.142 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 11.468     ;
; 28.167 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.411     ; 11.421     ;
; 28.177 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[14] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.396     ; 11.426     ;
; 28.181 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.444     ;
; 28.187 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.407     ; 11.405     ;
; 28.200 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.384     ; 11.415     ;
; 28.200 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.384     ; 11.415     ;
; 28.203 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[3]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.398     ;
; 28.204 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[25] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.397     ; 11.398     ;
; 28.215 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.407     ; 11.377     ;
; 28.216 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 11.389     ;
; 28.228 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.407     ; 11.364     ;
; 28.255 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[2]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.346     ;
; 28.259 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 11.367     ;
; 28.259 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 11.367     ;
; 28.268 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[23] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.398     ; 11.333     ;
; 28.294 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.393     ; 11.312     ;
; 28.294 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.393     ; 11.312     ;
; 28.304 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a56~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[2]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.418     ; 11.277     ;
; 28.305 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a56~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.418     ; 11.276     ;
; 28.305 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a56~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.418     ; 11.276     ;
; 28.309 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.388     ; 11.302     ;
; 28.323 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.388     ; 11.288     ;
; 28.337 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.425     ; 11.237     ;
; 28.343 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.384     ; 11.272     ;
; 28.345 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.388     ; 11.266     ;
; 28.357 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 11.221     ;
; 28.364 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 11.246     ;
; 28.364 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[4]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.385     ; 11.250     ;
; 28.367 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[17] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.414     ; 11.218     ;
; 28.367 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.383     ; 11.249     ;
; 28.381 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.383     ; 11.235     ;
; 28.385 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 11.193     ;
; 28.387 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[6]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.410     ; 11.202     ;
; 28.391 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[13] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 11.219     ;
; 28.398 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.390     ; 11.211     ;
; 28.398 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 11.180     ;
; 28.402 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 11.224     ;
; 28.403 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.383     ; 11.213     ;
; 28.414 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.406     ; 11.179     ;
; 28.414 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.406     ; 11.179     ;
; 28.415 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[7]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.410     ; 11.174     ;
; 28.423 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[4]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 11.202     ;
; 28.426 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[26] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 11.184     ;
; 28.426 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 11.201     ;
; 28.428 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[27] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.410     ; 11.161     ;
; 28.435 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a80~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[2]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.417     ; 11.147     ;
; 28.436 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a80~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.417     ; 11.146     ;
; 28.436 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a80~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.417     ; 11.146     ;
; 28.437 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.393     ; 11.169     ;
; 28.440 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 11.187     ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                    ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                               ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                           ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                            ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.369 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.968      ;
; 0.374 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.973      ;
; 0.377 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.973      ;
; 0.378 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.974      ;
; 0.380 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.980      ;
; 0.385 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.981      ;
; 0.385 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.984      ;
; 0.396 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.996      ;
; 0.398 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.994      ;
; 0.398 ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                                                    ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.406 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.649      ;
; 0.409 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.652      ;
; 0.413 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.012      ;
; 0.415 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.658      ;
; 0.417 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.661      ;
; 0.507 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.511 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.752      ;
; 0.512 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.753      ;
; 0.523 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                   ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.766      ;
; 0.538 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                                          ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.811      ;
; 0.549 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.826      ;
; 0.556 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                             ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.829      ;
; 0.568 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.810      ;
; 0.572 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.814      ;
; 0.573 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.814      ;
; 0.573 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.169      ;
; 0.574 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.815      ;
; 0.575 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.816      ;
; 0.581 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.827      ;
; 0.586 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.829      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.129 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.149 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                        ; 9.400  ; 0.000         ;
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.751 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 33.129 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.634      ;
; 33.129 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.634      ;
; 33.268 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.488      ;
; 33.288 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.475      ;
; 33.314 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.449      ;
; 33.319 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.444      ;
; 33.370 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.393      ;
; 33.387 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.388      ;
; 33.387 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.388      ;
; 33.443 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.323      ;
; 33.443 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.323      ;
; 33.444 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.319      ;
; 33.444 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.319      ;
; 33.495 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[13]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.261      ;
; 33.500 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.263      ;
; 33.503 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.253      ;
; 33.503 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.253      ;
; 33.509 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 6.262      ;
; 33.509 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 6.262      ;
; 33.517 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.246      ;
; 33.526 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.219     ; 6.242      ;
; 33.526 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.237      ;
; 33.526 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 6.255      ;
; 33.526 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 6.255      ;
; 33.530 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 6.212      ;
; 33.530 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 6.212      ;
; 33.530 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.233      ;
; 33.534 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[4]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.229      ;
; 33.546 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.229      ;
; 33.550 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a77~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 6.567      ;
; 33.572 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.203      ;
; 33.577 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.198      ;
; 33.579 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.112      ; 6.542      ;
; 33.582 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 6.177      ;
; 33.591 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[2]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.172      ;
; 33.594 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[15]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.169      ;
; 33.602 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[26]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.161      ;
; 33.602 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.164      ;
; 33.620 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 6.130      ;
; 33.620 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 6.130      ;
; 33.628 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.138      ;
; 33.629 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[14]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.134      ;
; 33.633 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.133      ;
; 33.642 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.238     ; 6.107      ;
; 33.647 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[3]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.116      ;
; 33.648 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 6.116      ;
; 33.648 ; vga:u_vga|vga_face:vga_face_0|pixel_index[10]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a77~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 6.469      ;
; 33.662 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.094      ;
; 33.665 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 6.109      ;
; 33.668 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 6.103      ;
; 33.669 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.252     ; 6.066      ;
; 33.669 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[25]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.094      ;
; 33.677 ; vga:u_vga|vga_face:vga_face_0|pixel_index[10]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.112      ; 6.444      ;
; 33.679 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a54~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[23]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 6.084      ;
; 33.684 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.082      ;
; 33.685 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 6.096      ;
; 33.688 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.068      ;
; 33.689 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 6.053      ;
; 33.693 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 6.063      ;
; 33.694 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 6.077      ;
; 33.699 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 6.072      ;
; 33.702 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.073      ;
; 33.702 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.073      ;
; 33.711 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 6.070      ;
; 33.715 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 6.027      ;
; 33.716 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 6.065      ;
; 33.720 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a108~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 6.022      ;
; 33.723 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a37~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 6.378      ;
; 33.729 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 6.372      ;
; 33.741 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.097      ; 6.365      ;
; 33.748 ; vga:u_vga|vga_face:vga_face_0|pixel_index[14]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a77~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 6.369      ;
; 33.750 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 6.021      ;
; 33.756 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a14~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.077      ; 6.330      ;
; 33.758 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.008      ;
; 33.758 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 6.008      ;
; 33.759 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[17]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.244     ; 5.984      ;
; 33.763 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a50~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 6.347      ;
; 33.767 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a82~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[24]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 6.014      ;
; 33.768 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a64~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.091      ; 6.332      ;
; 33.773 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.002      ;
; 33.775 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[16]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 6.000      ;
; 33.777 ; vga:u_vga|vga_face:vga_face_0|pixel_index[14]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.112      ; 6.344      ;
; 33.778 ; vga:u_vga|vga_face:vga_face_0|pixel_index[12]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a65~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 6.335      ;
; 33.779 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[6]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 5.971      ;
; 33.784 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[19]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 5.991      ;
; 33.784 ; vga:u_vga|vga_face:vga_face_0|pixel_index[15]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a77~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 6.333      ;
; 33.788 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a55~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[18]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.212     ; 5.987      ;
; 33.805 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[7]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 5.945      ;
; 33.809 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[13]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 5.950      ;
; 33.810 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; vga:u_vga|vga_face:vga_face_0|data[27]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 5.940      ;
; 33.813 ; vga:u_vga|vga_face:vga_face_0|pixel_index[15]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a102~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.112      ; 6.308      ;
; 33.814 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a78~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[5]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 5.952      ;
; 33.818 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 5.938      ;
; 33.818 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a79~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.231     ; 5.938      ;
; 33.821 ; vga:u_vga|vga_face:vga_face_0|pixel_index[10]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a37~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 6.280      ;
; 33.824 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[9]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 5.947      ;
; 33.824 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[29]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.216     ; 5.947      ;
; 33.825 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a59~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[8]                                                                                        ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 5.956      ;
; 33.825 ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a59~porta_address_reg0  ; vga:u_vga|vga_face:vga_face_0|data[28]                                                                                       ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.206     ; 5.956      ;
; 33.827 ; vga:u_vga|vga_face:vga_face_0|pixel_index[10]                                                                                ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ram_block1a58~porta_address_reg0  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 6.274      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.149 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.483      ;
; 0.154 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.488      ;
; 0.156 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.487      ;
; 0.158 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.489      ;
; 0.160 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.494      ;
; 0.163 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.497      ;
; 0.165 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.497      ;
; 0.169 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.503      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                    ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                               ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                           ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                         ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                          ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                            ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                        ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                                                    ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.207 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.333      ;
; 0.210 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.336      ;
; 0.214 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.339      ;
; 0.216 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.341      ;
; 0.216 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                               ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                                                                    ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.341      ;
; 0.248 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.376      ;
; 0.258 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                   ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.405      ;
; 0.259 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.590      ;
; 0.262 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                                          ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                     ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.408      ;
; 0.263 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                                                 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.268 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                   ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                                  ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                                                  ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                                                                                   ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a4~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.601      ;
; 0.272 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                             ; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                             ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.420      ;
; 0.278 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6] ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.403      ;
; 0.287 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.621      ;
; 0.289 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                              ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                         ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                 ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                               ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.416      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; 26.111 ; 0.149 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 26.111 ; 0.149 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 88943    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 88943    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                          ; Clock                                                                           ; Type      ; Status      ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                        ; CLOCK_50                                                                        ; Base      ; Constrained ;
; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 25 13:41:25 2024
Info: Command: quartus_sta VCF_live_concert -c VCF_live_concert
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'vga/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 26.111
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    26.111               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.371               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    19.707               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 27.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.314               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    19.710               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 33.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.129               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    19.751               0.000 u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Wed Sep 25 13:41:27 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


