
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
###############################
#                             #
# Create By Yufan Yue 2023.10 #
#                             #
###############################
set COURSE_NAME $::env(MK_COURSE_NAME)
EECS598-002
puts "\[$COURSE_NAME\] Running script [info script]\n"
[EECS598-002] Running script /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/synth.tcl

set PDK_PATH $::env(SAED32_PATH)
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK
puts "PDK path at $PDK_PATH"
PDK path at /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK
set DESIGN_NAME $::env(MK_DESIGN_NAME)
fft_N_rad2
set RTL_SOURCE_FILES  [glob -nocomplain  src/*.vh src/*.svh src/*.v	src/*.sv]
src/headers.svh src/input_reorder.sv src/fft_N_rad2.sv src/butterfly.sv src/input_folding.sv src/delay.sv src/delay_commutator.sv src/deserializer.sv
set NETLIST_FILES ""
set DESIGN_DEFINES ""
set DESIGN_PATH          "[pwd]"
/home/ksnl/eecs598/final-project/mimo-ofdm
set REPORTS_DIR "${DESIGN_PATH}/reports"
/home/ksnl/eecs598/final-project/mimo-ofdm/reports
set RESULTS_DIR "${DESIGN_PATH}/syn"
/home/ksnl/eecs598/final-project/mimo-ofdm/syn
set CONSTRAINTS_FILE "${DESIGN_PATH}/scripts/constraints.tcl"
/home/ksnl/eecs598/final-project/mimo-ofdm/scripts/constraints.tcl
set USE_NUM_CORES $::env(MK_USE_NUM_CORES)
6
set ADDITIONAL_SEARCH_PATH ""
set MEM_SUFFIX $::env(MK_MEM_SUFFIX)
typ_1d05_25
##########################################################################################
# Library Setup Variables
##########################################################################################
#  Target technology logical libraries
# set MAX_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db"]
set TYP_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db"]
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
# set MIN_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db"]
set corner_case "typ"
typ
set TARGET_LIBRARY_FILES        ${TYP_LIBRARY_SET}
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
set ADDITIONAL_LINK_LIB_FILES   "[glob -nocomplain ${DESIGN_PATH}/memory/db/*_${MEM_SUFFIX}_ccs.db]
                                   [glob -nocomplain ${DESIGN_PATH}/blocks/*/export/*.db]"

                                   
set_app_var sh_new_variable_message false
false
#################################################################################
# Design Compiler Setup Variables
#################################################################################
set_host_options -max_cores [expr min(6, ${USE_NUM_CORES})]
1
if { ! [file exists $REPORTS_DIR] } { file mkdir ${REPORTS_DIR} }
if { ! [file exists $RESULTS_DIR] } { file mkdir ${RESULTS_DIR} }
#################################################################################
# Search Path Setup
#
# Set up the search path to find the libraries and design files.
#################################################################################
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.  . /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn /usr/caen/synopsys-synth-2022.03-SP3/dw/syn_ver /usr/caen/synopsys-synth-2022.03-SP3/dw/sim_ver
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
set_app_var target_library ${TARGET_LIBRARY_FILES}
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
* /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db 
                                    dw_foundation.sldb
check_library > ${REPORTS_DIR}/${DESIGN_NAME}.check_library.rpt
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################
if { ! [file exists ${DESIGN_NAME}_dclib] } { file mkdir ${DESIGN_NAME}_dclib }
define_design_lib WORK -path ${DESIGN_PATH}/${DESIGN_NAME}_dclib
1
if { [llength $NETLIST_FILES] > 0} { read_verilog -netlist $NETLIST_FILES }
if { ![analyze -define ${DESIGN_DEFINES} -f sverilog $RTL_SOURCE_FILES] } { exit 1 }
Running PRESTO HDLC
Compiling source file ./src/headers.svh
Warning:  ./src/headers.svh:1: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ./src/input_reorder.sv
Compiling source file ./src/fft_N_rad2.sv
Compiling source file ./src/butterfly.sv
Compiling source file ./src/input_folding.sv
Compiling source file ./src/delay.sv
Compiling source file ./src/delay_commutator.sv
Compiling source file ./src/deserializer.sv
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
elaborate ${DESIGN_NAME}
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine fft_N_rad2 line 29 in file
		'./src/fft_N_rad2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| twiddle_counter_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  fft_N_rad2/77   |   4    |   96    |      2       |
======================================================
Presto compilation completed successfully. (fft_N_rad2)
Elaborated 1 design.
Current design is now 'fft_N_rad2'.
Information: Building the design 'input_folding' instantiated from design 'fft_N_rad2' with
	the parameters "N=8". (HDL-193)
Presto compilation completed successfully. (input_folding_N8)
Information: Building the design 'butterfly'. (HDL-193)

Inferred memory devices in process
	in routine butterfly line 31 in file
		'./src/butterfly.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      X_ff_1_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      Y_ff_1_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine butterfly line 56 in file
		'./src/butterfly.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      X_ff_2_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   Y_Wout_rr_ff_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   Y_Wout_ii_ff_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   Y_Wout_ri_ff_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   Y_Wout_ir_ff_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine butterfly line 83 in file
		'./src/butterfly.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_3_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      X_ff_3_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      Y_ff_3_reg       | Flip-flop |  48   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (butterfly)
Information: Building the design 'delay_commutator' instantiated from design 'fft_N_rad2' with
	the parameters "DELAY=2". (HDL-193)

Inferred memory devices in process
	in routine delay_commutator_DELAY2 line 36 in file
		'./src/delay_commutator.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| switch_enable_ff_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x0_ff_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      x1_ff_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine delay_commutator_DELAY2 line 69 in file
		'./src/delay_commutator.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| commutator_out_valid_ff_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (delay_commutator_DELAY2)
Information: Building the design 'delay_commutator' instantiated from design 'fft_N_rad2' with
	the parameters "DELAY=1". (HDL-193)

Inferred memory devices in process
	in routine delay_commutator_DELAY1 line 36 in file
		'./src/delay_commutator.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| switch_enable_ff_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x0_ff_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      x1_ff_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine delay_commutator_DELAY1 line 69 in file
		'./src/delay_commutator.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| commutator_out_valid_ff_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (delay_commutator_DELAY1)
Information: Building the design 'deserializer' instantiated from design 'fft_N_rad2' with
	the parameters "N=8". (HDL-193)
Warning:  ./src/deserializer.sv:22: signed to unsigned assignment occurs. (VER-318)
Warning:  ./src/deserializer.sv:35: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine deserializer_N8 line 20 in file
		'./src/deserializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     buffer_reg      | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  buffer_ready_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (deserializer_N8)
Information: Building the design 'input_reorder' instantiated from design 'fft_N_rad2' with
	the parameters "N=8". (HDL-193)

Inferred memory devices in process
	in routine input_reorder_N8 line 34 in file
		'./src/input_reorder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_array_reg   | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================
|  block name/line    | Inputs | Outputs | # sel inputs |
=========================================================
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
| input_reorder_N8/29 |   8    |   64    |      3       |
=========================================================
Presto compilation completed successfully. (input_reorder_N8)
Information: Building the design 'delay' instantiated from design 'input_folding_N8' with
	the parameters "DELAY=4". (HDL-193)

Inferred memory devices in process
	in routine delay_DELAY4 line 17 in file
		'./src/delay.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    delay_reg_reg    | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine delay_DELAY4 line 33 in file
		'./src/delay.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| switch_counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  delay_counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (delay_DELAY4)
Information: Building the design 'delay' instantiated from design 'delay_commutator_DELAY2' with
	the parameters "DELAY=2". (HDL-193)

Inferred memory devices in process
	in routine delay_DELAY2 line 17 in file
		'./src/delay.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    delay_reg_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine delay_DELAY2 line 33 in file
		'./src/delay.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| switch_counter_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  delay_counter_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (delay_DELAY2)
Information: Building the design 'delay' instantiated from design 'delay_commutator_DELAY1' with
	the parameters "DELAY=1". (HDL-193)

Inferred memory devices in process
	in routine delay_DELAY1 line 17 in file
		'./src/delay.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    delay_reg_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine delay_DELAY1 line 33 in file
		'./src/delay.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| switch_counter_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  delay_counter_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (delay_DELAY1)
1
check_design -multiple_designs
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Wed Nov 20 14:14:23 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     80
    Feedthrough (LINT-29)                                          64
    Shorted outputs (LINT-31)                                      16

Cells                                                               6
    Cells do not drive (LINT-1)                                     6

Designs                                                             3
    Multiply instantiated designs (LINT-45)                         3

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'fft_N_rad2', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_N8', cell 'C1663' does not drive any nets. (LINT-1)
Warning: In design 'delay_DELAY4', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'delay_DELAY4', cell 'C323' does not drive any nets. (LINT-1)
Warning: In design 'delay_DELAY2', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'delay_DELAY2', cell 'C189' does not drive any nets. (LINT-1)
Warning: In design 'fft_N_rad2', net 'genblk1[0].dc_2/out_valid' driven by pin 'genblk1[0].dc_2/delay_x1/out_valid' has no loads. (LINT-2)
Warning: In design 'fft_N_rad2', net 'genblk1[1].dc_2/out_valid' driven by pin 'genblk1[1].dc_2/delay_x1/out_valid' has no loads. (LINT-2)
Warning: In design 'input_folding_N8', input port 'data_in[r][31]' is connected directly to output port 'data_out_1[r][31]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][30]' is connected directly to output port 'data_out_1[r][30]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][29]' is connected directly to output port 'data_out_1[r][29]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][28]' is connected directly to output port 'data_out_1[r][28]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][27]' is connected directly to output port 'data_out_1[r][27]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][26]' is connected directly to output port 'data_out_1[r][26]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][25]' is connected directly to output port 'data_out_1[r][25]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][24]' is connected directly to output port 'data_out_1[r][24]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][23]' is connected directly to output port 'data_out_1[r][23]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][22]' is connected directly to output port 'data_out_1[r][22]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][21]' is connected directly to output port 'data_out_1[r][21]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][20]' is connected directly to output port 'data_out_1[r][20]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][19]' is connected directly to output port 'data_out_1[r][19]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][18]' is connected directly to output port 'data_out_1[r][18]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][17]' is connected directly to output port 'data_out_1[r][17]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][16]' is connected directly to output port 'data_out_1[r][16]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][15]' is connected directly to output port 'data_out_1[r][15]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][14]' is connected directly to output port 'data_out_1[r][14]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][13]' is connected directly to output port 'data_out_1[r][13]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][12]' is connected directly to output port 'data_out_1[r][12]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][11]' is connected directly to output port 'data_out_1[r][11]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][10]' is connected directly to output port 'data_out_1[r][10]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][9]' is connected directly to output port 'data_out_1[r][9]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][8]' is connected directly to output port 'data_out_1[r][8]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][7]' is connected directly to output port 'data_out_1[r][7]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][6]' is connected directly to output port 'data_out_1[r][6]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][5]' is connected directly to output port 'data_out_1[r][5]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][4]' is connected directly to output port 'data_out_1[r][4]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][3]' is connected directly to output port 'data_out_1[r][3]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][2]' is connected directly to output port 'data_out_1[r][2]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][1]' is connected directly to output port 'data_out_1[r][1]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[r][0]' is connected directly to output port 'data_out_1[r][0]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][31]' is connected directly to output port 'data_out_1[i][31]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][30]' is connected directly to output port 'data_out_1[i][30]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][29]' is connected directly to output port 'data_out_1[i][29]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][28]' is connected directly to output port 'data_out_1[i][28]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][27]' is connected directly to output port 'data_out_1[i][27]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][26]' is connected directly to output port 'data_out_1[i][26]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][25]' is connected directly to output port 'data_out_1[i][25]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][24]' is connected directly to output port 'data_out_1[i][24]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][23]' is connected directly to output port 'data_out_1[i][23]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][22]' is connected directly to output port 'data_out_1[i][22]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][21]' is connected directly to output port 'data_out_1[i][21]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][20]' is connected directly to output port 'data_out_1[i][20]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][19]' is connected directly to output port 'data_out_1[i][19]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][18]' is connected directly to output port 'data_out_1[i][18]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][17]' is connected directly to output port 'data_out_1[i][17]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][16]' is connected directly to output port 'data_out_1[i][16]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][15]' is connected directly to output port 'data_out_1[i][15]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][14]' is connected directly to output port 'data_out_1[i][14]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][13]' is connected directly to output port 'data_out_1[i][13]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][12]' is connected directly to output port 'data_out_1[i][12]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][11]' is connected directly to output port 'data_out_1[i][11]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][10]' is connected directly to output port 'data_out_1[i][10]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][9]' is connected directly to output port 'data_out_1[i][9]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][8]' is connected directly to output port 'data_out_1[i][8]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][7]' is connected directly to output port 'data_out_1[i][7]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][6]' is connected directly to output port 'data_out_1[i][6]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][5]' is connected directly to output port 'data_out_1[i][5]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][4]' is connected directly to output port 'data_out_1[i][4]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][3]' is connected directly to output port 'data_out_1[i][3]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][2]' is connected directly to output port 'data_out_1[i][2]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][1]' is connected directly to output port 'data_out_1[i][1]'. (LINT-29)
Warning: In design 'input_folding_N8', input port 'data_in[i][0]' is connected directly to output port 'data_out_1[i][0]'. (LINT-29)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][23]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][24]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][25]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][26]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][27]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][28]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][29]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[r][31]' is connected directly to output port 'Y[r][30]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][23]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][24]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][25]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][26]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][27]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][28]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][29]'. (LINT-31)
Warning: In design 'butterfly', output port 'Y[i][31]' is connected directly to output port 'Y[i][30]'. (LINT-31)
Information: Design 'butterfly' is instantiated 3 times. (LINT-45)
         Cell 'genblk1[0].butterfly_inst' in design 'fft_N_rad2' 
         Cell 'genblk1[1].butterfly_inst' in design 'fft_N_rad2' 
         Cell 'butterfly_final' in design 'fft_N_rad2' 
Information: Design 'delay_DELAY2' is instantiated 2 times. (LINT-45)
         Cell 'genblk1[0].dc_2/delay_x1' in design 'fft_N_rad2' 
         Cell 'genblk1[0].dc_2/delay_y0' in design 'fft_N_rad2' 
Information: Design 'delay_DELAY1' is instantiated 2 times. (LINT-45)
         Cell 'genblk1[1].dc_2/delay_x1' in design 'fft_N_rad2' 
         Cell 'genblk1[1].dc_2/delay_y0' in design 'fft_N_rad2' 
1
current_design ${DESIGN_NAME}
Current design is 'fft_N_rad2'.
{fft_N_rad2}
link

  Linking design 'fft_N_rad2'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /home/ksnl/eecs598/final-project/mimo-ofdm/fft_N_rad2.db, etc
  saed32rvt_tt1p05v25c (library)
                              /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
  dw_foundation.sldb (library)
                              /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

1
puts "\[$COURSE_NAME\] Sourcing script file [which ${CONSTRAINTS_FILE}]\n"
[EECS598-002] Sourcing script file /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/constraints.tcl

source -echo -verbose ${CONSTRAINTS_FILE}
set_max_transition 0.150 ${DESIGN_NAME}
1
set_input_transition 0.080 [all_inputs]
1
set_max_transition 0.080 [all_outputs]
1
set clock_period 15
15
set clock_uncertainty [expr $clock_period * 0.10]
1.5
set clock_transition 0.080
0.080
set clock_latency 0.1
0.1
create_clock -name core_clk -period $clock_period [get_ports clk]
1
set_clock_uncertainty $clock_uncertainty [get_clocks core_clk]
1
set_clock_transition $clock_transition [get_clocks core_clk]
1
set_clock_latency $clock_latency [get_clocks core_clk]
1
set_load 0.3 [all_outputs]
1
set_driving_cell -no_design_rule -lib_cell NBUFFX4_RVT [all_inputs]
1
# Need to add own constraints for each top module
# set_input_delay -max [expr $clock_period * 0.2] [get_ports -filter "direction == in" a*] -clock core_clk
# set_input_delay -min [expr $clock_period * 0.1] [get_ports -filter "direction == in" a*] -clock core_clk
# set_input_delay -max [expr $clock_period * 0.2] [get_ports -filter "direction == in" b*] -clock core_clk
# set_input_delay -min [expr $clock_period * 0.1] [get_ports -filter "direction == in" b*] -clock core_clk
# set_output_delay -max [expr $clock_period * 0.5] [get_ports -filter "direction == out" c*] -clock core_clk
# set_output_delay -min [expr $clock_period * 0.4] [get_ports -filter "direction == out" c*] -clock core_clk
# set_output_delay -max [expr $clock_period * 0.3] [get_ports -filter "direction == out" mo*] -clock core_clk
# set_output_delay -min [expr $clock_period * 0.2] [get_ports -filter "direction == out" mo*] -clock core_clk
set_false_path -from [get_ports -filter "direction == in" reset]
1
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.check_timing.rpt {check_timing}
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'input_reorder_N8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'deserializer_N8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'butterfly' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_commutator_DELAY1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'butterfly' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_commutator_DELAY2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'butterfly' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'input_folding_N8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'alt1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_3_2_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_3_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'fft_N_rad2' contains 11 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
enable
data_in[r][31]
data_in[r][30]
data_in[r][29]
data_in[r][28]
data_in[r][27]
data_in[r][26]
data_in[r][25]
data_in[r][24]
data_in[r][23]
data_in[r][22]
data_in[r][21]
data_in[r][20]
data_in[r][19]
data_in[r][18]
data_in[r][17]
data_in[r][16]
data_in[r][15]
data_in[r][14]
data_in[r][13]
data_in[r][12]
data_in[r][11]
data_in[r][10]
data_in[r][9]
data_in[r][8]
data_in[r][7]
data_in[r][6]
data_in[r][5]
data_in[r][4]
data_in[r][3]
data_in[r][2]
data_in[r][1]
data_in[r][0]
data_in[i][31]
data_in[i][30]
data_in[i][29]
data_in[i][28]
data_in[i][27]
data_in[i][26]
data_in[i][25]
data_in[i][24]
data_in[i][23]
data_in[i][22]
data_in[i][21]
data_in[i][20]
data_in[i][19]
data_in[i][18]
data_in[i][17]
data_in[i][16]
data_in[i][15]
data_in[i][14]
data_in[i][13]
data_in[i][12]
data_in[i][11]
data_in[i][10]
data_in[i][9]
data_in[i][8]
data_in[i][7]
data_in[i][6]
data_in[i][5]
data_in[i][4]
data_in[i][3]
data_in[i][2]
data_in[i][1]
data_in[i][0]
W_R_STAGE[0][0][15]
W_R_STAGE[0][0][14]
W_R_STAGE[0][0][13]
W_R_STAGE[0][0][12]
W_R_STAGE[0][0][11]
W_R_STAGE[0][0][10]
W_R_STAGE[0][0][9]
W_R_STAGE[0][0][8]
W_R_STAGE[0][0][7]
W_R_STAGE[0][0][6]
W_R_STAGE[0][0][5]
W_R_STAGE[0][0][4]
W_R_STAGE[0][0][3]
W_R_STAGE[0][0][2]
W_R_STAGE[0][0][1]
W_R_STAGE[0][0][0]
W_R_STAGE[0][1][15]
W_R_STAGE[0][1][14]
W_R_STAGE[0][1][13]
W_R_STAGE[0][1][12]
W_R_STAGE[0][1][11]
W_R_STAGE[0][1][10]
W_R_STAGE[0][1][9]
W_R_STAGE[0][1][8]
W_R_STAGE[0][1][7]
W_R_STAGE[0][1][6]
W_R_STAGE[0][1][5]
W_R_STAGE[0][1][4]
W_R_STAGE[0][1][3]
W_R_STAGE[0][1][2]
W_R_STAGE[0][1][1]
W_R_STAGE[0][1][0]
W_R_STAGE[0][2][15]
W_R_STAGE[0][2][14]
W_R_STAGE[0][2][13]
W_R_STAGE[0][2][12]
W_R_STAGE[0][2][11]
W_R_STAGE[0][2][10]
W_R_STAGE[0][2][9]
W_R_STAGE[0][2][8]
W_R_STAGE[0][2][7]
W_R_STAGE[0][2][6]
W_R_STAGE[0][2][5]
W_R_STAGE[0][2][4]
W_R_STAGE[0][2][3]
W_R_STAGE[0][2][2]
W_R_STAGE[0][2][1]
W_R_STAGE[0][2][0]
W_R_STAGE[0][3][15]
W_R_STAGE[0][3][14]
W_R_STAGE[0][3][13]
W_R_STAGE[0][3][12]
W_R_STAGE[0][3][11]
W_R_STAGE[0][3][10]
W_R_STAGE[0][3][9]
W_R_STAGE[0][3][8]
W_R_STAGE[0][3][7]
W_R_STAGE[0][3][6]
W_R_STAGE[0][3][5]
W_R_STAGE[0][3][4]
W_R_STAGE[0][3][3]
W_R_STAGE[0][3][2]
W_R_STAGE[0][3][1]
W_R_STAGE[0][3][0]
W_R_STAGE[1][0][15]
W_R_STAGE[1][0][14]
W_R_STAGE[1][0][13]
W_R_STAGE[1][0][12]
W_R_STAGE[1][0][11]
W_R_STAGE[1][0][10]
W_R_STAGE[1][0][9]
W_R_STAGE[1][0][8]
W_R_STAGE[1][0][7]
W_R_STAGE[1][0][6]
W_R_STAGE[1][0][5]
W_R_STAGE[1][0][4]
W_R_STAGE[1][0][3]
W_R_STAGE[1][0][2]
W_R_STAGE[1][0][1]
W_R_STAGE[1][0][0]
W_R_STAGE[1][1][15]
W_R_STAGE[1][1][14]
W_R_STAGE[1][1][13]
W_R_STAGE[1][1][12]
W_R_STAGE[1][1][11]
W_R_STAGE[1][1][10]
W_R_STAGE[1][1][9]
W_R_STAGE[1][1][8]
W_R_STAGE[1][1][7]
W_R_STAGE[1][1][6]
W_R_STAGE[1][1][5]
W_R_STAGE[1][1][4]
W_R_STAGE[1][1][3]
W_R_STAGE[1][1][2]
W_R_STAGE[1][1][1]
W_R_STAGE[1][1][0]
W_R_STAGE[1][2][15]
W_R_STAGE[1][2][14]
W_R_STAGE[1][2][13]
W_R_STAGE[1][2][12]
W_R_STAGE[1][2][11]
W_R_STAGE[1][2][10]
W_R_STAGE[1][2][9]
W_R_STAGE[1][2][8]
W_R_STAGE[1][2][7]
W_R_STAGE[1][2][6]
W_R_STAGE[1][2][5]
W_R_STAGE[1][2][4]
W_R_STAGE[1][2][3]
W_R_STAGE[1][2][2]
W_R_STAGE[1][2][1]
W_R_STAGE[1][2][0]
W_R_STAGE[1][3][15]
W_R_STAGE[1][3][14]
W_R_STAGE[1][3][13]
W_R_STAGE[1][3][12]
W_R_STAGE[1][3][11]
W_R_STAGE[1][3][10]
W_R_STAGE[1][3][9]
W_R_STAGE[1][3][8]
W_R_STAGE[1][3][7]
W_R_STAGE[1][3][6]
W_R_STAGE[1][3][5]
W_R_STAGE[1][3][4]
W_R_STAGE[1][3][3]
W_R_STAGE[1][3][2]
W_R_STAGE[1][3][1]
W_R_STAGE[1][3][0]
W_R_STAGE[2][0][15]
W_R_STAGE[2][0][14]
W_R_STAGE[2][0][13]
W_R_STAGE[2][0][12]
W_R_STAGE[2][0][11]
W_R_STAGE[2][0][10]
W_R_STAGE[2][0][9]
W_R_STAGE[2][0][8]
W_R_STAGE[2][0][7]
W_R_STAGE[2][0][6]
W_R_STAGE[2][0][5]
W_R_STAGE[2][0][4]
W_R_STAGE[2][0][3]
W_R_STAGE[2][0][2]
W_R_STAGE[2][0][1]
W_R_STAGE[2][0][0]
W_R_STAGE[2][1][15]
W_R_STAGE[2][1][14]
W_R_STAGE[2][1][13]
W_R_STAGE[2][1][12]
W_R_STAGE[2][1][11]
W_R_STAGE[2][1][10]
W_R_STAGE[2][1][9]
W_R_STAGE[2][1][8]
W_R_STAGE[2][1][7]
W_R_STAGE[2][1][6]
W_R_STAGE[2][1][5]
W_R_STAGE[2][1][4]
W_R_STAGE[2][1][3]
W_R_STAGE[2][1][2]
W_R_STAGE[2][1][1]
W_R_STAGE[2][1][0]
W_R_STAGE[2][2][15]
W_R_STAGE[2][2][14]
W_R_STAGE[2][2][13]
W_R_STAGE[2][2][12]
W_R_STAGE[2][2][11]
W_R_STAGE[2][2][10]
W_R_STAGE[2][2][9]
W_R_STAGE[2][2][8]
W_R_STAGE[2][2][7]
W_R_STAGE[2][2][6]
W_R_STAGE[2][2][5]
W_R_STAGE[2][2][4]
W_R_STAGE[2][2][3]
W_R_STAGE[2][2][2]
W_R_STAGE[2][2][1]
W_R_STAGE[2][2][0]
W_R_STAGE[2][3][15]
W_R_STAGE[2][3][14]
W_R_STAGE[2][3][13]
W_R_STAGE[2][3][12]
W_R_STAGE[2][3][11]
W_R_STAGE[2][3][10]
W_R_STAGE[2][3][9]
W_R_STAGE[2][3][8]
W_R_STAGE[2][3][7]
W_R_STAGE[2][3][6]
W_R_STAGE[2][3][5]
W_R_STAGE[2][3][4]
W_R_STAGE[2][3][3]
W_R_STAGE[2][3][2]
W_R_STAGE[2][3][1]
W_R_STAGE[2][3][0]
W_I_STAGE[0][0][15]
W_I_STAGE[0][0][14]
W_I_STAGE[0][0][13]
W_I_STAGE[0][0][12]
W_I_STAGE[0][0][11]
W_I_STAGE[0][0][10]
W_I_STAGE[0][0][9]
W_I_STAGE[0][0][8]
W_I_STAGE[0][0][7]
W_I_STAGE[0][0][6]
W_I_STAGE[0][0][5]
W_I_STAGE[0][0][4]
W_I_STAGE[0][0][3]
W_I_STAGE[0][0][2]
W_I_STAGE[0][0][1]
W_I_STAGE[0][0][0]
W_I_STAGE[0][1][15]
W_I_STAGE[0][1][14]
W_I_STAGE[0][1][13]
W_I_STAGE[0][1][12]
W_I_STAGE[0][1][11]
W_I_STAGE[0][1][10]
W_I_STAGE[0][1][9]
W_I_STAGE[0][1][8]
W_I_STAGE[0][1][7]
W_I_STAGE[0][1][6]
W_I_STAGE[0][1][5]
W_I_STAGE[0][1][4]
W_I_STAGE[0][1][3]
W_I_STAGE[0][1][2]
W_I_STAGE[0][1][1]
W_I_STAGE[0][1][0]
W_I_STAGE[0][2][15]
W_I_STAGE[0][2][14]
W_I_STAGE[0][2][13]
W_I_STAGE[0][2][12]
W_I_STAGE[0][2][11]
W_I_STAGE[0][2][10]
W_I_STAGE[0][2][9]
W_I_STAGE[0][2][8]
W_I_STAGE[0][2][7]
W_I_STAGE[0][2][6]
W_I_STAGE[0][2][5]
W_I_STAGE[0][2][4]
W_I_STAGE[0][2][3]
W_I_STAGE[0][2][2]
W_I_STAGE[0][2][1]
W_I_STAGE[0][2][0]
W_I_STAGE[0][3][15]
W_I_STAGE[0][3][14]
W_I_STAGE[0][3][13]
W_I_STAGE[0][3][12]
W_I_STAGE[0][3][11]
W_I_STAGE[0][3][10]
W_I_STAGE[0][3][9]
W_I_STAGE[0][3][8]
W_I_STAGE[0][3][7]
W_I_STAGE[0][3][6]
W_I_STAGE[0][3][5]
W_I_STAGE[0][3][4]
W_I_STAGE[0][3][3]
W_I_STAGE[0][3][2]
W_I_STAGE[0][3][1]
W_I_STAGE[0][3][0]
W_I_STAGE[1][0][15]
W_I_STAGE[1][0][14]
W_I_STAGE[1][0][13]
W_I_STAGE[1][0][12]
W_I_STAGE[1][0][11]
W_I_STAGE[1][0][10]
W_I_STAGE[1][0][9]
W_I_STAGE[1][0][8]
W_I_STAGE[1][0][7]
W_I_STAGE[1][0][6]
W_I_STAGE[1][0][5]
W_I_STAGE[1][0][4]
W_I_STAGE[1][0][3]
W_I_STAGE[1][0][2]
W_I_STAGE[1][0][1]
W_I_STAGE[1][0][0]
W_I_STAGE[1][1][15]
W_I_STAGE[1][1][14]
W_I_STAGE[1][1][13]
W_I_STAGE[1][1][12]
W_I_STAGE[1][1][11]
W_I_STAGE[1][1][10]
W_I_STAGE[1][1][9]
W_I_STAGE[1][1][8]
W_I_STAGE[1][1][7]
W_I_STAGE[1][1][6]
W_I_STAGE[1][1][5]
W_I_STAGE[1][1][4]
W_I_STAGE[1][1][3]
W_I_STAGE[1][1][2]
W_I_STAGE[1][1][1]
W_I_STAGE[1][1][0]
W_I_STAGE[1][2][15]
W_I_STAGE[1][2][14]
W_I_STAGE[1][2][13]
W_I_STAGE[1][2][12]
W_I_STAGE[1][2][11]
W_I_STAGE[1][2][10]
W_I_STAGE[1][2][9]
W_I_STAGE[1][2][8]
W_I_STAGE[1][2][7]
W_I_STAGE[1][2][6]
W_I_STAGE[1][2][5]
W_I_STAGE[1][2][4]
W_I_STAGE[1][2][3]
W_I_STAGE[1][2][2]
W_I_STAGE[1][2][1]
W_I_STAGE[1][2][0]
W_I_STAGE[1][3][15]
W_I_STAGE[1][3][14]
W_I_STAGE[1][3][13]
W_I_STAGE[1][3][12]
W_I_STAGE[1][3][11]
W_I_STAGE[1][3][10]
W_I_STAGE[1][3][9]
W_I_STAGE[1][3][8]
W_I_STAGE[1][3][7]
W_I_STAGE[1][3][6]
W_I_STAGE[1][3][5]
W_I_STAGE[1][3][4]
W_I_STAGE[1][3][3]
W_I_STAGE[1][3][2]
W_I_STAGE[1][3][1]
W_I_STAGE[1][3][0]
W_I_STAGE[2][0][15]
W_I_STAGE[2][0][14]
W_I_STAGE[2][0][13]
W_I_STAGE[2][0][12]
W_I_STAGE[2][0][11]
W_I_STAGE[2][0][10]
W_I_STAGE[2][0][9]
W_I_STAGE[2][0][8]
W_I_STAGE[2][0][7]
W_I_STAGE[2][0][6]
W_I_STAGE[2][0][5]
W_I_STAGE[2][0][4]
W_I_STAGE[2][0][3]
W_I_STAGE[2][0][2]
W_I_STAGE[2][0][1]
W_I_STAGE[2][0][0]
W_I_STAGE[2][1][15]
W_I_STAGE[2][1][14]
W_I_STAGE[2][1][13]
W_I_STAGE[2][1][12]
W_I_STAGE[2][1][11]
W_I_STAGE[2][1][10]
W_I_STAGE[2][1][9]
W_I_STAGE[2][1][8]
W_I_STAGE[2][1][7]
W_I_STAGE[2][1][6]
W_I_STAGE[2][1][5]
W_I_STAGE[2][1][4]
W_I_STAGE[2][1][3]
W_I_STAGE[2][1][2]
W_I_STAGE[2][1][1]
W_I_STAGE[2][1][0]
W_I_STAGE[2][2][15]
W_I_STAGE[2][2][14]
W_I_STAGE[2][2][13]
W_I_STAGE[2][2][12]
W_I_STAGE[2][2][11]
W_I_STAGE[2][2][10]
W_I_STAGE[2][2][9]
W_I_STAGE[2][2][8]
W_I_STAGE[2][2][7]
W_I_STAGE[2][2][6]
W_I_STAGE[2][2][5]
W_I_STAGE[2][2][4]
W_I_STAGE[2][2][3]
W_I_STAGE[2][2][2]
W_I_STAGE[2][2][1]
W_I_STAGE[2][2][0]
W_I_STAGE[2][3][15]
W_I_STAGE[2][3][14]
W_I_STAGE[2][3][13]
W_I_STAGE[2][3][12]
W_I_STAGE[2][3][11]
W_I_STAGE[2][3][10]
W_I_STAGE[2][3][9]
W_I_STAGE[2][3][8]
W_I_STAGE[2][3][7]
W_I_STAGE[2][3][6]
W_I_STAGE[2][3][5]
W_I_STAGE[2][3][4]
W_I_STAGE[2][3][3]
W_I_STAGE[2][3][2]
W_I_STAGE[2][3][1]
W_I_STAGE[2][3][0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
fft_out[0][i][0]
fft_out[0][i][1]
fft_out[0][i][2]
fft_out[0][i][3]
fft_out[0][i][4]
fft_out[0][i][5]
fft_out[0][i][6]
fft_out[0][i][7]
fft_out[0][i][8]
fft_out[0][i][9]
fft_out[0][i][10]
fft_out[0][i][11]
fft_out[0][i][12]
fft_out[0][i][13]
fft_out[0][i][14]
fft_out[0][i][15]
fft_out[0][i][16]
fft_out[0][i][17]
fft_out[0][i][18]
fft_out[0][i][19]
fft_out[0][i][20]
fft_out[0][i][21]
fft_out[0][i][22]
fft_out[0][i][23]
fft_out[0][i][24]
fft_out[0][i][25]
fft_out[0][i][26]
fft_out[0][i][27]
fft_out[0][i][28]
fft_out[0][i][29]
fft_out[0][i][30]
fft_out[0][i][31]
fft_out[0][r][0]
fft_out[0][r][1]
fft_out[0][r][2]
fft_out[0][r][3]
fft_out[0][r][4]
fft_out[0][r][5]
fft_out[0][r][6]
fft_out[0][r][7]
fft_out[0][r][8]
fft_out[0][r][9]
fft_out[0][r][10]
fft_out[0][r][11]
fft_out[0][r][12]
fft_out[0][r][13]
fft_out[0][r][14]
fft_out[0][r][15]
fft_out[0][r][16]
fft_out[0][r][17]
fft_out[0][r][18]
fft_out[0][r][19]
fft_out[0][r][20]
fft_out[0][r][21]
fft_out[0][r][22]
fft_out[0][r][23]
fft_out[0][r][24]
fft_out[0][r][25]
fft_out[0][r][26]
fft_out[0][r][27]
fft_out[0][r][28]
fft_out[0][r][29]
fft_out[0][r][30]
fft_out[0][r][31]
fft_out[1][i][0]
fft_out[1][i][1]
fft_out[1][i][2]
fft_out[1][i][3]
fft_out[1][i][4]
fft_out[1][i][5]
fft_out[1][i][6]
fft_out[1][i][7]
fft_out[1][i][8]
fft_out[1][i][9]
fft_out[1][i][10]
fft_out[1][i][11]
fft_out[1][i][12]
fft_out[1][i][13]
fft_out[1][i][14]
fft_out[1][i][15]
fft_out[1][i][16]
fft_out[1][i][17]
fft_out[1][i][18]
fft_out[1][i][19]
fft_out[1][i][20]
fft_out[1][i][21]
fft_out[1][i][22]
fft_out[1][i][23]
fft_out[1][i][24]
fft_out[1][i][25]
fft_out[1][i][26]
fft_out[1][i][27]
fft_out[1][i][28]
fft_out[1][i][29]
fft_out[1][i][30]
fft_out[1][i][31]
fft_out[1][r][0]
fft_out[1][r][1]
fft_out[1][r][2]
fft_out[1][r][3]
fft_out[1][r][4]
fft_out[1][r][5]
fft_out[1][r][6]
fft_out[1][r][7]
fft_out[1][r][8]
fft_out[1][r][9]
fft_out[1][r][10]
fft_out[1][r][11]
fft_out[1][r][12]
fft_out[1][r][13]
fft_out[1][r][14]
fft_out[1][r][15]
fft_out[1][r][16]
fft_out[1][r][17]
fft_out[1][r][18]
fft_out[1][r][19]
fft_out[1][r][20]
fft_out[1][r][21]
fft_out[1][r][22]
fft_out[1][r][23]
fft_out[1][r][24]
fft_out[1][r][25]
fft_out[1][r][26]
fft_out[1][r][27]
fft_out[1][r][28]
fft_out[1][r][29]
fft_out[1][r][30]
fft_out[1][r][31]
fft_out[2][i][0]
fft_out[2][i][1]
fft_out[2][i][2]
fft_out[2][i][3]
fft_out[2][i][4]
fft_out[2][i][5]
fft_out[2][i][6]
fft_out[2][i][7]
fft_out[2][i][8]
fft_out[2][i][9]
fft_out[2][i][10]
fft_out[2][i][11]
fft_out[2][i][12]
fft_out[2][i][13]
fft_out[2][i][14]
fft_out[2][i][15]
fft_out[2][i][16]
fft_out[2][i][17]
fft_out[2][i][18]
fft_out[2][i][19]
fft_out[2][i][20]
fft_out[2][i][21]
fft_out[2][i][22]
fft_out[2][i][23]
fft_out[2][i][24]
fft_out[2][i][25]
fft_out[2][i][26]
fft_out[2][i][27]
fft_out[2][i][28]
fft_out[2][i][29]
fft_out[2][i][30]
fft_out[2][i][31]
fft_out[2][r][0]
fft_out[2][r][1]
fft_out[2][r][2]
fft_out[2][r][3]
fft_out[2][r][4]
fft_out[2][r][5]
fft_out[2][r][6]
fft_out[2][r][7]
fft_out[2][r][8]
fft_out[2][r][9]
fft_out[2][r][10]
fft_out[2][r][11]
fft_out[2][r][12]
fft_out[2][r][13]
fft_out[2][r][14]
fft_out[2][r][15]
fft_out[2][r][16]
fft_out[2][r][17]
fft_out[2][r][18]
fft_out[2][r][19]
fft_out[2][r][20]
fft_out[2][r][21]
fft_out[2][r][22]
fft_out[2][r][23]
fft_out[2][r][24]
fft_out[2][r][25]
fft_out[2][r][26]
fft_out[2][r][27]
fft_out[2][r][28]
fft_out[2][r][29]
fft_out[2][r][30]
fft_out[2][r][31]
fft_out[3][i][0]
fft_out[3][i][1]
fft_out[3][i][2]
fft_out[3][i][3]
fft_out[3][i][4]
fft_out[3][i][5]
fft_out[3][i][6]
fft_out[3][i][7]
fft_out[3][i][8]
fft_out[3][i][9]
fft_out[3][i][10]
fft_out[3][i][11]
fft_out[3][i][12]
fft_out[3][i][13]
fft_out[3][i][14]
fft_out[3][i][15]
fft_out[3][i][16]
fft_out[3][i][17]
fft_out[3][i][18]
fft_out[3][i][19]
fft_out[3][i][20]
fft_out[3][i][21]
fft_out[3][i][22]
fft_out[3][i][23]
fft_out[3][i][24]
fft_out[3][i][25]
fft_out[3][i][26]
fft_out[3][i][27]
fft_out[3][i][28]
fft_out[3][i][29]
fft_out[3][i][30]
fft_out[3][i][31]
fft_out[3][r][0]
fft_out[3][r][1]
fft_out[3][r][2]
fft_out[3][r][3]
fft_out[3][r][4]
fft_out[3][r][5]
fft_out[3][r][6]
fft_out[3][r][7]
fft_out[3][r][8]
fft_out[3][r][9]
fft_out[3][r][10]
fft_out[3][r][11]
fft_out[3][r][12]
fft_out[3][r][13]
fft_out[3][r][14]
fft_out[3][r][15]
fft_out[3][r][16]
fft_out[3][r][17]
fft_out[3][r][18]
fft_out[3][r][19]
fft_out[3][r][20]
fft_out[3][r][21]
fft_out[3][r][22]
fft_out[3][r][23]
fft_out[3][r][24]
fft_out[3][r][25]
fft_out[3][r][26]
fft_out[3][r][27]
fft_out[3][r][28]
fft_out[3][r][29]
fft_out[3][r][30]
fft_out[3][r][31]
fft_out[4][i][0]
fft_out[4][i][1]
fft_out[4][i][2]
fft_out[4][i][3]
fft_out[4][i][4]
fft_out[4][i][5]
fft_out[4][i][6]
fft_out[4][i][7]
fft_out[4][i][8]
fft_out[4][i][9]
fft_out[4][i][10]
fft_out[4][i][11]
fft_out[4][i][12]
fft_out[4][i][13]
fft_out[4][i][14]
fft_out[4][i][15]
fft_out[4][i][16]
fft_out[4][i][17]
fft_out[4][i][18]
fft_out[4][i][19]
fft_out[4][i][20]
fft_out[4][i][21]
fft_out[4][i][22]
fft_out[4][i][23]
fft_out[4][i][24]
fft_out[4][i][25]
fft_out[4][i][26]
fft_out[4][i][27]
fft_out[4][i][28]
fft_out[4][i][29]
fft_out[4][i][30]
fft_out[4][i][31]
fft_out[4][r][0]
fft_out[4][r][1]
fft_out[4][r][2]
fft_out[4][r][3]
fft_out[4][r][4]
fft_out[4][r][5]
fft_out[4][r][6]
fft_out[4][r][7]
fft_out[4][r][8]
fft_out[4][r][9]
fft_out[4][r][10]
fft_out[4][r][11]
fft_out[4][r][12]
fft_out[4][r][13]
fft_out[4][r][14]
fft_out[4][r][15]
fft_out[4][r][16]
fft_out[4][r][17]
fft_out[4][r][18]
fft_out[4][r][19]
fft_out[4][r][20]
fft_out[4][r][21]
fft_out[4][r][22]
fft_out[4][r][23]
fft_out[4][r][24]
fft_out[4][r][25]
fft_out[4][r][26]
fft_out[4][r][27]
fft_out[4][r][28]
fft_out[4][r][29]
fft_out[4][r][30]
fft_out[4][r][31]
fft_out[5][i][0]
fft_out[5][i][1]
fft_out[5][i][2]
fft_out[5][i][3]
fft_out[5][i][4]
fft_out[5][i][5]
fft_out[5][i][6]
fft_out[5][i][7]
fft_out[5][i][8]
fft_out[5][i][9]
fft_out[5][i][10]
fft_out[5][i][11]
fft_out[5][i][12]
fft_out[5][i][13]
fft_out[5][i][14]
fft_out[5][i][15]
fft_out[5][i][16]
fft_out[5][i][17]
fft_out[5][i][18]
fft_out[5][i][19]
fft_out[5][i][20]
fft_out[5][i][21]
fft_out[5][i][22]
fft_out[5][i][23]
fft_out[5][i][24]
fft_out[5][i][25]
fft_out[5][i][26]
fft_out[5][i][27]
fft_out[5][i][28]
fft_out[5][i][29]
fft_out[5][i][30]
fft_out[5][i][31]
fft_out[5][r][0]
fft_out[5][r][1]
fft_out[5][r][2]
fft_out[5][r][3]
fft_out[5][r][4]
fft_out[5][r][5]
fft_out[5][r][6]
fft_out[5][r][7]
fft_out[5][r][8]
fft_out[5][r][9]
fft_out[5][r][10]
fft_out[5][r][11]
fft_out[5][r][12]
fft_out[5][r][13]
fft_out[5][r][14]
fft_out[5][r][15]
fft_out[5][r][16]
fft_out[5][r][17]
fft_out[5][r][18]
fft_out[5][r][19]
fft_out[5][r][20]
fft_out[5][r][21]
fft_out[5][r][22]
fft_out[5][r][23]
fft_out[5][r][24]
fft_out[5][r][25]
fft_out[5][r][26]
fft_out[5][r][27]
fft_out[5][r][28]
fft_out[5][r][29]
fft_out[5][r][30]
fft_out[5][r][31]
fft_out[6][i][0]
fft_out[6][i][1]
fft_out[6][i][2]
fft_out[6][i][3]
fft_out[6][i][4]
fft_out[6][i][5]
fft_out[6][i][6]
fft_out[6][i][7]
fft_out[6][i][8]
fft_out[6][i][9]
fft_out[6][i][10]
fft_out[6][i][11]
fft_out[6][i][12]
fft_out[6][i][13]
fft_out[6][i][14]
fft_out[6][i][15]
fft_out[6][i][16]
fft_out[6][i][17]
fft_out[6][i][18]
fft_out[6][i][19]
fft_out[6][i][20]
fft_out[6][i][21]
fft_out[6][i][22]
fft_out[6][i][23]
fft_out[6][i][24]
fft_out[6][i][25]
fft_out[6][i][26]
fft_out[6][i][27]
fft_out[6][i][28]
fft_out[6][i][29]
fft_out[6][i][30]
fft_out[6][i][31]
fft_out[6][r][0]
fft_out[6][r][1]
fft_out[6][r][2]
fft_out[6][r][3]
fft_out[6][r][4]
fft_out[6][r][5]
fft_out[6][r][6]
fft_out[6][r][7]
fft_out[6][r][8]
fft_out[6][r][9]
fft_out[6][r][10]
fft_out[6][r][11]
fft_out[6][r][12]
fft_out[6][r][13]
fft_out[6][r][14]
fft_out[6][r][15]
fft_out[6][r][16]
fft_out[6][r][17]
fft_out[6][r][18]
fft_out[6][r][19]
fft_out[6][r][20]
fft_out[6][r][21]
fft_out[6][r][22]
fft_out[6][r][23]
fft_out[6][r][24]
fft_out[6][r][25]
fft_out[6][r][26]
fft_out[6][r][27]
fft_out[6][r][28]
fft_out[6][r][29]
fft_out[6][r][30]
fft_out[6][r][31]
fft_out[7][i][0]
fft_out[7][i][1]
fft_out[7][i][2]
fft_out[7][i][3]
fft_out[7][i][4]
fft_out[7][i][5]
fft_out[7][i][6]
fft_out[7][i][7]
fft_out[7][i][8]
fft_out[7][i][9]
fft_out[7][i][10]
fft_out[7][i][11]
fft_out[7][i][12]
fft_out[7][i][13]
fft_out[7][i][14]
fft_out[7][i][15]
fft_out[7][i][16]
fft_out[7][i][17]
fft_out[7][i][18]
fft_out[7][i][19]
fft_out[7][i][20]
fft_out[7][i][21]
fft_out[7][i][22]
fft_out[7][i][23]
fft_out[7][i][24]
fft_out[7][i][25]
fft_out[7][i][26]
fft_out[7][i][27]
fft_out[7][i][28]
fft_out[7][i][29]
fft_out[7][i][30]
fft_out[7][i][31]
fft_out[7][r][0]
fft_out[7][r][1]
fft_out[7][r][2]
fft_out[7][r][3]
fft_out[7][r][4]
fft_out[7][r][5]
fft_out[7][r][6]
fft_out[7][r][7]
fft_out[7][r][8]
fft_out[7][r][9]
fft_out[7][r][10]
fft_out[7][r][11]
fft_out[7][r][12]
fft_out[7][r][13]
fft_out[7][r][14]
fft_out[7][r][15]
fft_out[7][r][16]
fft_out[7][r][17]
fft_out[7][r][18]
fft_out[7][r][19]
fft_out[7][r][20]
fft_out[7][r][21]
fft_out[7][r][22]
fft_out[7][r][23]
fft_out[7][r][24]
fft_out[7][r][25]
fft_out[7][r][26]
fft_out[7][r][27]
fft_out[7][r][28]
fft_out[7][r][29]
fft_out[7][r][30]
fft_out[7][r][31]
input_folding_inst/delay_inst/delay_reg_reg[0][i][0]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][1]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][2]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][3]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][4]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][5]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][6]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][7]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][8]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][9]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][10]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][11]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][12]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][13]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][14]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][15]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][16]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][17]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][18]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][19]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][20]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][21]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][22]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][23]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][24]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][25]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][26]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][27]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][28]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][29]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][30]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][31]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][0]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][1]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][2]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][3]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][4]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][5]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][6]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][7]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][8]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][9]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][10]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][11]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][12]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][13]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][14]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][15]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][16]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][17]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][18]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][19]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][20]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][21]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][22]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][23]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][24]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][25]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][26]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][27]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][28]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][29]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][30]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][31]/next_state
out_valid

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Replace special characters with non-special ones before writing out the synthesized netlist.
# For example \bus[5] -> bus_5_
set_app_var verilogout_no_tri true
true
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Check for Design Problems
#################################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Wed Nov 20 14:14:26 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     80
    Feedthrough (LINT-29)                                          64
    Shorted outputs (LINT-31)                                      16

Cells                                                               1
    Cells do not drive (LINT-1)                                     1

Nets                                                               57
    Unloaded nets (LINT-2)                                         57
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/${DESIGN_NAME}.check_design.rpt
set_app_var compile_ultra_ungroup_dw true
true
ungroup -all -flatten
1
# append compile_ultra_options " -no_autoungroup"
# puts "Information: Starting compile_ultra with the following flags: $compile_ultra_options"
# compile_ultra $compile_ultra_options
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 6 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3631                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 3254                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 5                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 106                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 59 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fft_N_rad2'
Information: The register 'genblk1[1].dc_2/delay_y0/switch_counter_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk1[0].dc_2/delay_y0/switch_counter_reg[1]' will be removed. (OPT-1207)
Information: The register 'genblk1[0].dc_2/delay_y0/switch_counter_reg[0]' will be removed. (OPT-1207)
Information: The register 'input_folding_inst/delay_inst/switch_counter_reg[2]' will be removed. (OPT-1207)
Information: The register 'input_folding_inst/delay_inst/switch_counter_reg[1]' will be removed. (OPT-1207)
Information: The register 'input_folding_inst/delay_inst/switch_counter_reg[0]' will be removed. (OPT-1207)

Loaded alib file './alib-52/saed32rvt_tt1p05v25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fft_N_rad2'
Information: Added key list 'DesignWare' to design 'fft_N_rad2'. (DDB-72)
 Implement Synthetic for 'fft_N_rad2'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'deserializer_inst/w_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_y0/delay_counter_reg[0]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_counter_reg[0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/switch_enable_ff_reg' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/switch_counter_reg[0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][24]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][25]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][26]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][27]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][28]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][29]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][30]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][31]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][24]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][25]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][26]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][27]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][28]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][29]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][30]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][31]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][24]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][25]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][26]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][27]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][28]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][29]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][30]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][31]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][24]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][25]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][26]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][27]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][28]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][29]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][30]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][31]' is removed because it is merged to 'genblk1[1].dc_2/delay_x1/delay_reg_reg[0][i][23]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: In design 'fft_N_rad2', the register 'genblk1[0].butterfly_inst/Y_ff_1_reg[r][0]' is removed because it is merged to 'genblk1[0].butterfly_inst/X_ff_1_reg[r][0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].butterfly_inst/Y_ff_1_reg[i][0]' is removed because it is merged to 'genblk1[0].butterfly_inst/X_ff_1_reg[i][0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].butterfly_inst/Y_ff_1_reg[i][0]' is removed because it is merged to 'genblk1[1].butterfly_inst/X_ff_1_reg[i][0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].butterfly_inst/Y_ff_1_reg[r][0]' is removed because it is merged to 'genblk1[1].butterfly_inst/X_ff_1_reg[r][0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'butterfly_final/Y_ff_1_reg[i][0]' is removed because it is merged to 'butterfly_final/X_ff_1_reg[i][0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'butterfly_final/Y_ff_1_reg[r][0]' is removed because it is merged to 'butterfly_final/X_ff_1_reg[r][0]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][31]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][30]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][29]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][28]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][27]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][26]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][25]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][24]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][31]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][30]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][29]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][28]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][27]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][26]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][25]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][24]' is removed because it is merged to 'genblk1[0].dc_2/delay_x1/delay_reg_reg[1][i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][31]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][30]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][29]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][28]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][27]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][26]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][25]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[r][24]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][31]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][30]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][29]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][28]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][27]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][26]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][25]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[1].dc_2/x1_ff_reg[i][24]' is removed because it is merged to 'genblk1[1].dc_2/x1_ff_reg[i][23]'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:18   78211.0     54.67   24570.3   50006.8                           1881236992.0000
    0:01:19   78152.3     54.67   24555.6   49964.9                           1879654016.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][31]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][30]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][29]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][28]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][27]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][26]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][25]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[r][24]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[r][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][31]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][30]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][29]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][28]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][27]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][26]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][25]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
Information: In design 'fft_N_rad2', the register 'genblk1[0].dc_2/x1_ff_reg[i][24]' is removed because it is merged to 'genblk1[0].dc_2/x1_ff_reg[i][23]'. (OPT-1215)
    0:01:21   79406.0    171.11   49571.1  140404.1                           1883546112.0000
    0:01:21   79406.0    171.11   49571.1  140404.1                           1883546112.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:01:38   62961.1    114.52   28452.4   49431.2                           1656759808.0000
    0:02:27   65547.0     20.72   12743.8   22570.0                           1709591040.0000
    0:02:27   65547.0     20.72   12743.8   22570.0                           1709591040.0000
    0:02:29   65556.2     20.67   12902.8   22582.2                           1708825344.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:02:31   65524.4     20.67   12897.3   22583.3                           1708194304.0000
    0:02:32   65515.3     20.81   12897.6   22498.3                           1707998592.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:40   64584.9     20.64    8304.9   14201.5                           1684555392.0000
    0:02:47   63961.9     20.62    8181.6   12173.1                           1664487552.0000
    0:02:52   64048.4     20.44    7966.6   13331.8                           1666650752.0000
    0:02:52   64122.6     20.44    7925.2   15587.7                           1667775488.0000
    0:02:52   64122.6     20.44    7925.2   15587.7                           1667775488.0000
    0:02:55   63632.6     20.44    7991.4   13476.2                           1662620416.0000
    0:02:55   63632.6     20.44    7991.4   13476.2                           1662620416.0000
    0:03:08   65635.5     18.77    7566.0   14467.2                           1713022976.0000
    0:03:08   65635.5     18.77    7566.0   14467.2                           1713022976.0000
    0:03:09   65650.5     18.64    7533.6   14792.6                           1713097216.0000
    0:03:09   65650.5     18.64    7533.6   14792.6                           1713097216.0000
    0:03:12   65979.3     18.41    7445.8   14497.9                           1720527104.0000
    0:03:12   65979.3     18.41    7445.8   14497.9                           1720527104.0000
    0:04:28   72244.2     10.32    4040.4   26564.0                           1850363520.0000
    0:04:28   72244.2     10.32    4040.4   26564.0                           1850363520.0000
    0:04:35   72687.5     10.25    3947.6   27532.6                           1861437184.0000
    0:04:35   72687.5     10.25    3947.6   27532.6                           1861437184.0000
    0:04:57   73938.1      8.94    3515.3   26508.5                           1887671040.0000
    0:04:57   73938.1      8.94    3515.3   26508.5                           1887671040.0000
    0:05:11   75350.6      8.66    3294.9   27321.6                           1921015424.0000
    0:05:11   75350.6      8.66    3294.9   27321.6                           1921015424.0000
    0:05:54   76190.1      7.46    2708.2   28227.9                           1939409920.0000
    0:05:54   76190.1      7.46    2708.2   28227.9                           1939409920.0000
    0:05:58   76335.2      7.45    2698.2   28087.1                           1942776960.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:58   76335.2      7.45    2698.2   28087.1                           1942776960.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:06:03   76617.6     20.12    6152.8    7794.6 genblk1[0].butterfly_inst/Y_Wout_ii_ff_reg[31]/D 1949653632.0000
    0:06:06   76735.7     15.89    5944.5    4641.3 genblk1[1].butterfly_inst/Y_Wout_ii_ff_reg[31]/D 1952673280.0000
    0:06:10   76771.3     15.43    5916.0    4987.8 genblk1[1].butterfly_inst/Y_Wout_ii_ff_reg[31]/D 1953263616.0000
    0:06:10   76783.0     15.41    5913.9    4987.8                           1953426560.0000
    0:06:23   77590.4     14.74    5588.8    9087.3                           1973460224.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:23   77590.4     14.74    5588.8    9087.3                           1973460224.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:06:42   70950.7     19.84    6048.8    5785.7 genblk1[0].butterfly_inst/Y_Wout_ii_ff_reg[31]/D 1808620928.0000
    0:06:42   70962.1     19.41    6012.2    5785.6                           1808703872.0000
    0:06:45   71059.7     18.33    5348.2    5826.4                           1810825728.0000
    0:06:45   71059.7     18.33    5348.2    5826.4                           1810825728.0000
    0:06:48   70136.6     18.32    5836.7    4737.2                           1797177728.0000
    0:06:48   70136.6     18.32    5836.7    4737.2                           1797177728.0000
    0:07:15   72574.9     14.83    4922.7   12122.9                           1853233408.0000
    0:07:15   72574.9     14.83    4922.7   12122.9                           1853233408.0000
    0:07:15   72575.1     14.61    4830.0   12226.0                           1853418752.0000
    0:07:15   72575.1     14.61    4830.0   12226.0                           1853418752.0000
    0:07:21   72751.8     14.40    4800.8   11740.1                           1857676928.0000
    0:07:21   72751.8     14.40    4800.8   11740.1                           1857676928.0000
    0:09:24   77079.3      8.14    2626.3   48749.1                           1946410368.0000
    0:09:24   77079.3      8.14    2626.3   48749.1                           1946410368.0000
    0:09:25   77168.3      8.13    2604.5   48838.5                           1948571904.0000
    0:09:25   77168.3      8.13    2604.5   48838.5                           1948571904.0000
    0:10:07   78264.4      7.61    2400.8   55545.1                           1971843200.0000
    0:10:07   78264.4      7.61    2400.8   55545.1                           1971843200.0000
    0:10:08   78264.4      7.61    2400.8   55545.1                           1971843200.0000
    0:10:08   78264.4      7.61    2400.8   55545.1                           1971843200.0000
    0:10:09   78264.4      7.61    2400.8   55545.1                           1971843200.0000
    0:10:09   78264.4      7.61    2400.8   55545.1                           1971843200.0000
    0:10:10   78264.4      7.61    2400.8   55545.1                           1971843200.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:11   77669.5      7.71    2393.1   55265.1                           1958627200.0000
    0:10:16   71135.4    210.25   22994.2   29602.3                           1850348672.0000
    0:10:21   71642.9     21.97    7525.3  101115.3                           1860131072.0000
    0:10:22   71587.5     21.97    7520.0   99856.3                           1858049792.0000
    0:10:26   71504.2     21.97    7507.3   97476.0                           1855045376.0000
    0:10:29   71442.7     21.88    7083.1   93960.2                           1852747776.0000
    0:10:29   71442.7     21.88    7083.1   93960.2                           1852747776.0000
    0:10:31   71233.5     21.88    8347.9   33367.4                           1849743744.0000
    0:10:35   70858.7     21.60    6322.4   31616.1                           1837226752.0000
    0:10:40   70964.9     21.60    6320.5   24927.3 net81209                  1840536832.0000
    0:10:44   71282.6     19.48    5871.7   25135.5 genblk1[1].butterfly_inst/Y_Wout_ri_ff_reg[29]/D 1844899328.0000
    0:10:47   71454.6     18.94    5669.8   25582.5 butterfly_final/Y_Wout_ii_ff_reg[30]/D 1847956224.0000
    0:10:51   71663.3     16.05    4944.9   27465.8 butterfly_final/Y_Wout_ii_ff_reg[30]/D 1850625408.0000
    0:10:54   71931.9     14.24    4458.9   28730.4 genblk1[0].butterfly_inst/Y_Wout_rr_ff_reg[31]/D 1854560256.0000
    0:10:59   72089.0     42.94    8518.3   17025.6 genblk1[0].butterfly_inst/Y_Wout_ii_ff_reg[29]/D 1857305472.0000
    0:11:04   72163.4     19.00    5407.6    4878.5 genblk1[1].butterfly_inst/Y_Wout_ir_ff_reg[31]/D 1859136512.0000
    0:11:05   72171.3     18.98    5399.4    3957.4                           1859319040.0000
    0:11:54   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:54   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:56   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:56   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:57   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:57   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:58   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:11:58   72951.0     10.71    3551.6   27400.6                           1875775488.0000
    0:12:06   73159.4     10.66    3469.9   27249.3                           1876786048.0000
    0:12:07   73195.8     10.65    3454.6   27011.2                           1877008640.0000
    0:12:07   73195.8     10.65    3454.6   27011.2                           1877008640.0000
    0:12:07   73197.8     10.62    3454.7   27011.2                           1877008640.0000
    0:12:16   72327.1     10.62    3447.6   25235.0                           1867171584.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fft_N_rad2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 3159 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 6 cores. (OPT-1500)


  Updating timing information
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   72327.1     10.62    3447.6   25235.0                           1867171584.0000
    0:00:32   70012.1     10.59    3097.2    6412.0                           1821142784.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fft_N_rad2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 3159 load(s), 1 driver(s)
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
# If this will be a sub-block in a hierarchical design, uniquify the block
# unique names to avoid name collisions when integrating the design at the
# toplevel
set uniquify_naming_style "${DESIGN_NAME}_%s_%d"
fft_N_rad2_%s_%d
uniquify -force
1
# Use naming rules to preserve structs
define_name_rules verilog -preserve_struct_ports -case_insensitive
1
report_names -rules verilog > ${REPORTS_DIR}/${DESIGN_NAME}.name_change.rpt
change_names -rules verilog -hierarchy
1
#################################################################################
# Write out Design
#################################################################################
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.v
Writing verilog file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fft_N_rad2.mapped.v'.
1
write -format svsim              -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.svsim
Writing svsim file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fft_N_rad2.mapped.svsim'.
1
write -format ddc     -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.ddc
Writing ddc file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fft_N_rad2.mapped.ddc'.
1
#################################################################################
# Write out Design Data
#################################################################################
# Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
write_parasitics -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.spef
Information: Writing parasitics to file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fft_N_rad2.mapped.spef'. (WP-3)
1
write_sdf ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fft_N_rad2.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'fft_N_rad2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
write_sdc -nosplit ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdc
1
#################################################################################
# Generate Final Reports
#################################################################################
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.units.rpt {report_units}
************************************
Report : units
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Nov 20 14:28:21 2024

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-15 Farad(fF)
Resistance_unit      : 1.0e+6 Ohm(MOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-06 Amp(uA)
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.fanout.rpt {report_net_fanout -high_fanout}
 
****************************************
Report : net fanout
        -high_fanout
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Nov 20 14:28:21 2024
****************************************


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
fft_N_rad2             140000            saed32rvt_tt1p05v25c


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                   3159   dr, h        1001029.88    clk
n13499                 512                  758.97      U11015/Y
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.qor.rpt {report_qor}
 
****************************************
Report : qor
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Nov 20 14:28:21 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:         24.07
  Critical Path Slack:         -10.59
  Critical Path Clk Period:     15.00
  Total Negative Slack:      -3097.22
  No. of Violating Paths:      647.00
  Worst Hold Violation:       -325.91
  Total Hold Violation:     -33294.21
  No. of Hold Violations:     3083.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              20941
  Buf/Inv Cell Count:            2747
  Buf Cell Count:                 276
  Inv Cell Count:                2471
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17782
  Sequential Cell Count:         3159
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    49017.007344
  Noncombinational Area: 20995.090660
  Buf/Inv Area:           4724.028668
  Total Buffer Area:           699.91
  Total Inverter Area:        4024.12
  Macro/Black Box Area:      0.000000
  Net Area:              32560.768823
  -----------------------------------
  Cell Area:             70012.098004
  Design Area:          102572.866826


  Design Rules
  -----------------------------------
  Total Number of Nets:         23391
  Nets With Violations:           459
  Max Trans Violations:           459
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi01.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               61.19
  Overall Compile Wall Clock Time:    32.71

  --------------------------------------------------------------------

  Design  WNS: 10.59  TNS: 3097.22  Number of Violating Paths: 647


  Design (Hold)  WNS: 325.91  TNS: 33294.21  Number of Violating Paths: 3083

  --------------------------------------------------------------------


1
report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.timing.rpt
report_clock_timing -type summary > ${REPORTS_DIR}/${DESIGN_NAME}.clock_timing.rpt
report_timing -delay_type max -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.max_timing.rpt
report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.min_timing.rpt
report_area -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.area.rpt
report_power -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.power.rpt
puts "\[$COURSE_NAME\] Completed script [info script]\n"
[EECS598-002] Completed script /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/synth.tcl

exit

Memory usage for this session 373 Mbytes.
Memory usage for this session including child processes 607 Mbytes.
CPU usage for this session 1483 seconds ( 0.41 hours ).
Elapsed time for this session 847 seconds ( 0.24 hours ).

Thank you...
