/** @file

  Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>

  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution.  The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php.

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

**/

#define A16_INV_BLOCK_ADDR 0xfffe0000 // 4294836224
#define A16_INV_CHK_AREA_BASE_ADDR 0xfffefff0 // 4294901744
#define A16_INV_CHK_AREA_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Flash\\A16InvCheckBin\\A16InvCheck.bin"
#define L_A16_INV_CHK_AREA_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Flash\\A16InvCheckBin\\A16InvCheck.bin"
#define A16_INV_CHK_AREA_SIZE 0x10 // 16
#define ALWAYS_DISABLE_ONBOARD_VIDEO 0x0 // 0
#define AMT 0x0 // 0
#define AMT_VERSION 0x30000 // 196608
#define ASCII_TO_UNICODE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\AsciiToUnicode.py"
#define L_ASCII_TO_UNICODE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\AsciiToUnicode.py"
#define AUXILIARYBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\AuxiliaryCompact.fv"
#define L_AUXILIARYBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\AuxiliaryCompact.fv"
#define BACKUPBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\BackupBlock.bin"
#define L_BACKUPBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\BackupBlock.bin"
#define BACKUPBLOCK_BUILDER "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\BackupBlockBuilder.py"
#define L_BACKUPBLOCK_BUILDER L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\BackupBlockBuilder.py"
#define BACKUP_FT_STATE_BASE_ADDR 0xfff24000 // 4293935104
#define BEARLAKE_TYPE ""
#define L_BEARLAKE_TYPE L""
#define BIOS_PRODUCT_BUILD 0x1 // 1
#define BOOTBLOCK2_BACKUP_BASE_ADDR 0xfff90000 // 4294508544
#define BOOTBLOCK2_BASE_ADDR 0xfff10000 // 4293984256
#define BOOTBLOCK2_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\BootBlock2.fv"
#define L_BOOTBLOCK2_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\BootBlock2.fv"
#define BOOTBLOCK2_SIZE 0x20000 // 131072
#define BOOTBLOCK_BASE_ADDR 0xffff0000 // 4294901760
#define BOOTBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\FvRecovery.fv"
#define L_BOOTBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\FvRecovery.fv"
#define BOOTBLOCK_SIZE 0x10000 // 65536
#define BUILD_CVT 0x0 // 0
#define BUILD_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build"
#define L_BUILD_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build"
#define BUILD_INTERMEDIATE_DEBUG_FILE "True"
#define L_BUILD_INTERMEDIATE_DEBUG_FILE L"True"
#define BUILD_MAKE_FILE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\Build.mak"
#define L_BUILD_MAKE_FILE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\Build.mak"
#define BUILD_OUTPUT_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64"
#define L_BUILD_OUTPUT_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64"
#define BUILD_QUALITY_DIGIT "C"
#define L_BUILD_QUALITY_DIGIT L"C"
#define BUILD_RST 0x0 // 0
#define BUILD_TARGET_PROCESSOR "X64"
#define L_BUILD_TARGET_PROCESSOR L"X64"
#define BUILD_THREAD_NUMBER "8"
#define L_BUILD_THREAD_NUMBER L"8"
#define BURN_IN_MODE_SUPPORTED 0x0 // 0
#define CAPSULE_MICROCODES_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\CapsuleMicrocodes.bin"
#define L_CAPSULE_MICROCODES_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\CapsuleMicrocodes.bin"
#define CAPSULE_SIGNATURE_PACKAGING "Crc32SignedFv"
#define L_CAPSULE_SIGNATURE_PACKAGING L"Crc32SignedFv"
#define CAPSULE_SIGNING_METHOD "CRC32"
#define L_CAPSULE_SIGNING_METHOD L"CRC32"
#define CDVMICROCODEBLOCK_BASE_ADDR 0xfffe0000 // 4294836224
#define CDVMICROCODEBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\CDVMicrocode\\CDVMicrocode.bin"
#define L_CDVMICROCODEBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\CDVMicrocode\\CDVMicrocode.bin"
#define CDVMICROCODEBLOCK_SIZE 0xfff0 // 65520
#define CHIPSET_IO_CONTROLLER "SouthCluster"
#define L_CHIPSET_IO_CONTROLLER L"SouthCluster"
#define CHIPSET_IO_CONTROLLER_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\SouthCluster"
#define L_CHIPSET_IO_CONTROLLER_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\SouthCluster"
#define CHIPSET_LAN_DEVICE "Lan"
#define L_CHIPSET_LAN_DEVICE L"Lan"
#define CHIPSET_MEMORY_CONTROLLER "CherryView"
#define L_CHIPSET_MEMORY_CONTROLLER L"CherryView"
#define CHIPSET_MEMORY_CONTROLLER_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView"
#define L_CHIPSET_MEMORY_CONTROLLER_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView"
#define CHIPSET_SIO_CONTROLLER "WPCE791"
#define L_CHIPSET_SIO_CONTROLLER L"WPCE791"
#define COM1_PORT_PRESENT 0x1 // 1
#define COM2_PORT_PRESENT 0x1 // 1
#define CPU_ARCH "CherryView"
#define L_CPU_ARCH L"CherryView"
#define CREATE_ATE_INFO "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateAteInfo.py"
#define L_CREATE_ATE_INFO L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateAteInfo.py"
#define CREATE_BDFINFO "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateBdfInfo.py"
#define L_CREATE_BDFINFO L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateBdfInfo.py"
#define CREATE_DPSD_CAPSULE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateDpsdCapsule.py"
#define L_CREATE_DPSD_CAPSULE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateDpsdCapsule.py"
#define CREATE_ITK_MAP_FILE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateItkMapFile.py"
#define L_CREATE_ITK_MAP_FILE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateItkMapFile.py"
#define CREATE_MICROCODE_BIN_FILE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateMicrocodeBinFile.py"
#define L_CREATE_MICROCODE_BIN_FILE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CreateMicrocodeBinFile.py"
#define CVT_RST_BUILDER "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CvtRst.py"
#define L_CVT_RST_BUILDER L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\CvtRst.py"
#define DISPLAY_ROM_USAGE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\RomSpaceUsage.py"
#define L_DISPLAY_ROM_USAGE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\RomSpaceUsage.py"
#define DPSD_FEATURES_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features"
#define L_DPSD_FEATURES_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features"
#define DPSD_FLASH_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Flash"
#define L_DPSD_FLASH_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Flash"
#define DPSD_MICROCODE_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Microcode"
#define L_DPSD_MICROCODE_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Microcode"
#define DPSD_TOOLS_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd"
#define L_DPSD_TOOLS_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd"
#define DRIVER_FAILING_X64_BUILD "#X64 BUILD FAILURE#"
#define L_DRIVER_FAILING_X64_BUILD L"#X64 BUILD FAILURE#"
#define DSDT_OEM_ID "INTEL "
#define L_DSDT_OEM_ID L"INTEL "
#define DSDT_OEM_TABLE_ID "INTEL   "
#define L_DSDT_OEM_TABLE_ID L"INTEL   "
#define DT_PLAT 0x1 // 1
#define EBU_BUILD_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\EbuBuild"
#define L_EBU_BUILD_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\EbuBuild"
#define EDK_SOURCE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Edk"
#define L_EDK_SOURCE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Edk"
//#define EFI_ACPI_OEM_ID 0x204c45544e49 // 35511952756297
//#define EFI_ACPI_OEM_TABLE_ID 0x2020574d35323544 // 2314946197585016132
#define EFI_ACPI_OEM_TABLE_ID_KT 0x2020544b35323444 // 2314942890460197956
#define EFI_DEBUG_FLAG "YES"
#define L_EFI_DEBUG_FLAG L"YES"
#define EFI_GENERATE_HII_EXPORT "YES"
#define L_EFI_GENERATE_HII_EXPORT L"YES"
//#define EFI_MEMORY_INIT 0x1 // 1
#define EFI_SOURCE "C:\\Haswell_labeled\\R8VlvDevicePkg"
#define L_EFI_SOURCE L"C:\\Haswell_labeled\\R8VlvDevicePkg"
#define EFI_UNLOCK_FWH 0x1 // 1
#define EFI_USB_NATIVE_START_PROTOCOL_SUPPORT 0x1 // 1
#define EMBEDDED_CONTROLLER_SUPPORT 0x0 // 0
#define ERASE_TO_FORCE_RECOVERY_BASE_ADDR 0xfff30000 // 4294115328
#define ERASE_TO_FORCE_RECOVERY_SIZE 0x1000 // 4096
#define FINAL_OUTPUT_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build"
#define L_FINAL_OUTPUT_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build"
#define FIRMWARE_ID_BASE 0xffffffe4 // 4294967268
#define FLASH_BASE_ADDRESS 0xffe00000 // 4292870144
#define FLASH_BLOCK_SIZE 0x10000 // 65536
#define FLASH_CONFIG "16M-8"
#define L_FLASH_CONFIG L"16M-8"
#define FLASH_CONFIGURATION_LIST "RESERVED1,VPDBLOCK,VPD_BACKUP,MICROCODEBLOCK,BOOTBLOCK2,MAINBLOCK,CDVMICROCODEBLOCK,A16_INV_CHK_AREA,BOOTBLOCK"
#define L_FLASH_CONFIGURATION_LIST L"RESERVED1,VPDBLOCK,VPD_BACKUP,MICROCODEBLOCK,BOOTBLOCK2,MAINBLOCK,CDVMICROCODEBLOCK,A16_INV_CHK_AREA,BOOTBLOCK"
#define FLASH_CONFIG_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Flash\\Config\\16M-8"
#define L_FLASH_CONFIG_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform\\Features\\Flash\\Config\\16M-8"
#define FLASH_END_ADDRESS 0x100000000 // 4294967296
#define FLASH_NO_REBOOT_METHOD_SUPPORTED 0x0 // 0
#define FLASH_SIZE 0x200000 // 2097152
#define FLASH_SIZE_LOG2 0x15 // 21
#define FLEX_CAPSULE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\FlexCapsule.py"
#define L_FLEX_CAPSULE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\FlexCapsule.py"
#define FLEX_PAYLOAD "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\FlexPayload.py"
#define L_FLEX_PAYLOAD L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\FlexPayload.py"
#define FLEX_PLAIN_UPDATE_CODE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\FlexPlainImageUpdateCode.rex"
#define L_FLEX_PLAIN_UPDATE_CODE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\FlexPlainImageUpdateCode.rex"
#define FLOPPY_PRESENT 0x0 // 0
#define FV_OUTPUT_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv"
#define L_FV_OUTPUT_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv"
#define GPIO_BOARD_ID_SUPPORT 0x1 // 1
#define HECETA_SUPPORT 0x0 // 0
#define HF_BIOS_DEBUG_MODE 0x0 // 0
#define HIIPACK "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools\\HiiPack"
#define L_HIIPACK L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools\\HiiPack"
#define HW_WATCHDOG_TIMER_SUPPORT 0x0 // 0
#define IA32_ONLY_MODULE "#IA32 ONLY MODULE#"
#define L_IA32_ONLY_MODULE L"#IA32 ONLY MODULE#"
#define ICH_RAID_SKU "IBX"
#define L_ICH_RAID_SKU L"IBX"
#define IDCC2_SUPPORTED 0x0 // 0
#define LANG_DEFAULT "eng,uqi"
#define L_LANG_DEFAULT L"eng,uqi"
#define LPT_PORT_PRESENT 0x1 // 1
#define LT_SUPPORT 0x0 // 0
#define MAINBLOCK_BASE_ADDR 0xffe00000 // 4294115328
#define MAINBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\FvMainCompact.fv"
#define L_MAINBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Fv\\FvMainCompact.fv"
#define MAINBLOCK_SIZE 0x120000 // 720896
#define MANAGEABILITY_ENGINE_BIN_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\ManageabilityEngine\\Afsc"
#define L_MANAGEABILITY_ENGINE_BIN_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\ManageabilityEngine\\Afsc"
#define MANAGEABILITY_ENGINE_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\ManageabilityEngine"
#define L_MANAGEABILITY_ENGINE_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\ManageabilityEngine"
#define MB_PLAT 0x1 // 1
#define MERGED_DSC_OUTPUT "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\MergedOutput.dsc"
#define L_MERGED_DSC_OUTPUT L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\MergedOutput.dsc"
#define MERGE_DSC_FILES "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\MergeDscFiles.py"
#define L_MERGE_DSC_FILES L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\MergeDscFiles.py"
#define ME_FW_BLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\ManageabilityEngine\\Afsc\\Recovery\\ME.bin"
#define L_ME_FW_BLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Chipset\\CherryView\\ManageabilityEngine\\Afsc\\Recovery\\ME.bin"
#define ME_LOCAL_FW_UPDATE 0x0 // 0
#define ME_NOT_PRESENT 0x1 // 1
#define ME_SUPPORT 0x0 // 0

#define MICROCODEBLOCK_BASE_ADDR 0xFFF60000 // 4293951488
#define MICROCODEBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\RomMicrocodes.bin"
#define L_MICROCODEBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\RomMicrocodes.bin"
#define MICROCODEBLOCK_SIZE 0x10000 // 32768

#define MINIMIZE_FV "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools\\MinimizeFv.exe"
#define L_MINIMIZE_FV L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools\\MinimizeFv.exe"
#define MOBILE_BIOS 0x0 // 0
#define MODULE_INFORMATION_OUTPUT_FILE "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\BdfInfo.txt"
#define L_MODULE_INFORMATION_OUTPUT_FILE L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\BdfInfo.txt"
#define NIMAKBIO_SPOOF "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\NimakbioSpoof.py"
#define L_NIMAKBIO_SPOOF L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\NimakbioSpoof.py"
#define OC_SUPPORT 0x0 // 0
#define OPTIONAL_DSC_FILES 'C:\Haswell_labeled\R8VlvDevicePkg\Platform\Prod\ChipsetFamily.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Platform\Prod\Drivers.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Platform\Prod\ProductFamily.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Platform\Prod\Product.dsc'
#define PCIE_PORT_MAX 0x4 // 4
#define PLATFORM_BUILD_FLAGS 0x1 // 1
#define PLATFORM_BUILD_PARAMETER "/D DT_CONFIG /D CONFIG_UP /D CONFIG_MS /D LFD_HOST /D TSEG_SIZE=0x800000"
#define L_PLATFORM_BUILD_PARAMETER L"/D DT_CONFIG /D CONFIG_UP /D CONFIG_MS /D LFD_HOST /D TSEG_SIZE=0x800000"
#define PLATFORM_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform"
#define L_PLATFORM_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Platform"
#define PLATFORM_LOCAL_STACK_SIZE 0x61a8 // 25000
#define PLATFORM_MAX_BUS_NUM 0x3f // 63
#define PLATFORM_OVERRIDE_MAX_BUS 0x1 // 1
#define PLATFORM_PCIE_BASE 0xe0000000 // 3758096384
#define PLATFORM_PCIE_BASE_SIZE 0x40 // 64
#define PLATFORM_SUPPORTED_CPU_SOCKET_NUMBER 0x1 // 1
#define PRE_PRODUCTION_WA_SUPPORT 0x1 // 1
#define PROJECT_VLV_ROOT "Chipset\\CherryView"
#define L_PROJECT_VLV_ROOT L"Chipset\\CherryView"
#define PROJECT_SC_FAMILY "IntelPch"
#define L_PROJECT_SC_FAMILY L"IntelPch"
#define PROJECT_SC_ROOT "Chipset\\SouthCluster"
#define L_PROJECT_SC_ROOT L"Chipset\\SouthCluster"
#define PS2_PORT_PRESENT 0x1 // 1
#define PYTHON "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe"
#define L_PYTHON L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe"
#define R86_ONLY_MODULE ""
#define L_R86_ONLY_MODULE L""
#define R86_OR_NEWER_BUILD 0x1 // 1
#define RAW_CARD_F 0x1 // 1
#define REQUIRED_DSC_FILES 'C:\Haswell_labeled\R8VlvDevicePkg\Tools\Dpsd\Common.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Platform\Common.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Tools\Dpsd\Libraries.ia32.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Edk\Sample\Platform\CommonX64.dsc','C:\Haswell_labeled\R8VlvDevicePkg\Tools\Dpsd\Libraries.x64.dsc'
#define REQUIRED_PLATFROM_PROTOCOL_LIB "ProtocolLib"
#define L_REQUIRED_PLATFROM_PROTOCOL_LIB L"ProtocolLib"
#define RESERVED1_BASE_ADDR 0xffe00000 // 4292870144
#define RESERVED1_SIZE 0x100000 // 1048576
#define RESTORE_CLOCK_ON_S3_RESUME 0x1 // 1
#define ROBSON_SUPPORT 0x0 // 0
#define ROM_BUILDER "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\RomBuilder.py"
#define L_ROM_BUILDER L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\RomBuilder.py"
#define ROM_MICROCODES_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\RomMicrocodes.bin"
#define L_ROM_MICROCODES_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\RomMicrocodes.bin"
#define SECURITY_DRIVER "Edk\\Sample\\Universal\\Security\\SecurityStub\\Dxe\\SecurityStub.inf"
#define L_SECURITY_DRIVER L"Edk\\Sample\\Universal\\Security\\SecurityStub\\Dxe\\SecurityStub.inf"
#define SENSOR_INFO_VAR_SUPPORT 0x0 // 0
#define SHOW_F10_BOOT_MENU 0x1 // 1
#define SHOW_F12_NETWORK_BOOT 0x1 // 1
#define SHOW_F7_UPDATE_BIOS 0x1 // 1
#define SIGNBIOS_EXEC "\\\\OpsdSign\\SignClnt\\SignBios"
#define L_SIGNBIOS_EXEC L"\\\\OpsdSign\\SignClnt\\SignBios"
#define SIGNED_CAPSULE_SECTION_EXTRACTION_DRIVER "Edk\\Sample\\Universal\\FirmwareVolume\\GuidedSectionExtraction\\Crc32SectionExtract\\Dxe\\Crc32SectionExtract.inf"
#define L_SIGNED_CAPSULE_SECTION_EXTRACTION_DRIVER L"Edk\\Sample\\Universal\\FirmwareVolume\\GuidedSectionExtraction\\Crc32SectionExtract\\Dxe\\Crc32SectionExtract.inf"
#define SIO_PRESENT 0x1 // 1
#define SMM_SUPPORT 0x1 // 1
#define SOFTSDV_FLAG_PY "NO"
#define L_SOFTSDV_FLAG_PY L"NO"
#define SO_DIMM 0x1 // 1
#define SUPPORT_DISPLAY_PORT80_IN_SCREEN 0x1 // 1
#define SUPPORT_DISPLAY_SCROLL_BAR 0x0 // 0
#define SUPPORT_FAST_BOOT_WITH_NO_CONFIGURATION_CHANGES 0x0 // 0
#define SUPPORT_FORCE_RECOVERY_WITH_JUMPER 0x1 // 1
#define SUPPORT_LEGACY_FLOPPY_FEATURE 0x1 // 1
#define SUPPORT_LVDS_DISPLAY 0x1 // 1
#define SUPPORT_PROCESSOR_FREQUENCY_PROGRAMMING 0x1 // 1
#define TE_PEIM "BUILD_TYPE=TE_PEIM PACKAGE=TePeimStripped"
#define L_TE_PEIM L"BUILD_TYPE=TE_PEIM PACKAGE=TePeimStripped"
#define TIANO_FLEX_ITK_MAPFILE 0x1 // 1
#define TIANO_TOOLS_OUTPUT "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools"
#define L_TIANO_TOOLS_OUTPUT L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools"
#define TOKENGEN "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\tokengen.exe"
#define L_TOKENGEN L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\tokengen.exe"
#define TOOLS_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools"
#define L_TOOLS_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools"
#define TOOLS_OUTPUT_DIR "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools"
#define L_TOOLS_OUTPUT_DIR L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\Tools"
#define TOP_BLOCK_ADDR 0xffff0000 // 4294901760
#define TURN_OFF_AA_NUMBER_CHECK 0x1 // 1
#define TURN_OFF_BIOS_WP 0x0 // 0
#define TURN_ON_AHCI_RAID_SUPPORT 0x0 // 0
#define UB_DIMM 0x1 // 1
#define USE_GLUE_LIB "SOURCE_OVERRIDE_PATH=$(EFI_SOURCE)\\Edk\\Foundation\\Library\\EdkIIGlueLib\\EntryPoints"
#define L_USE_GLUE_LIB L"SOURCE_OVERRIDE_PATH=$(EFI_SOURCE)\\Edk\\Foundation\\Library\\EdkIIGlueLib\\EntryPoints"
#define VARIABLE_BACKUP_BASE_ADDR 0xfff24048 // 4293935176
#define VARIABLE_BACKUP_SIZE 0x3fb8 // 16312
#define VARIABLE_BLOCK_BASE_ADDR 0xfff20048 // 4293918792
#define VARIABLE_BLOCK_SIZE 0x3fb8 // 16312
#define VPDBLOCK_BASE_ADDR 0xfff20000 // 4293918720
#define VPDBLOCK_BINARY "C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\VpdBlock.bin"
#define L_VPDBLOCK_BINARY L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Build\\X64\\VpdBlock.bin"
#define VPDBLOCK_SIZE 0x4000 // 16384
#define VPD_AREAS_LIST "VPD_FV_VOL_HEADER,VARIABLE_BLOCK"
#define L_VPD_AREAS_LIST L"VPD_FV_VOL_HEADER,VARIABLE_BLOCK"
#define VPD_BACKUP_AREAS_LIST "VPD_BACKUP_FV_VOL_HEADER,VARIABLE_BACKUP"
#define L_VPD_BACKUP_AREAS_LIST L"VPD_BACKUP_FV_VOL_HEADER,VARIABLE_BACKUP"
#define VPD_BACKUP_BASE_ADDR 0xfff24000 // 4293935104
#define VPD_BACKUP_FV_VOL_HEADER_BASE_ADDR 0xfff24000 // 4293935104
#define VPD_BACKUP_FV_VOL_HEADER_SIZE 0x48 // 72
#define VPD_BACKUP_SIZE 0x4000 // 16384
#define VPD_BUILDER "C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\VpdBuilder.py"
#define L_VPD_BUILDER L"C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Bin\\Python\\Ia32\\python.exe C:\\Haswell_labeled\\R8VlvDevicePkg\\Tools\\Dpsd\\VpdBuilder.py"
#define VPD_FT_STATE_BASE_ADDR 0xfff20000 // 4293918720
#define VPD_FT_STATE_SIZE 0x4 // 4
#define VPD_FV_VOL_HEADER_BASE_ADDR 0xfff20000 // 4293918720
#define VPD_FV_VOL_HEADER_SIZE 0x48 // 72
#define VPD_VARIABLE_CHECKSUM_SUPPORT 0x0 // 0
#define V_DEFAULT_SUBSYSTEM_DEVICE_ID 0x574d // 22349
#define V_DEFAULT_SUBSYSTEM_DEVICE_ID_KT 0x544b // 21579
#define V_DEFAULT_SUBSYSTEM_VENDOR_ID 0x8086 // 32902
#define X64_ONLY_MODULE ""
#define L_X64_ONLY_MODULE L""
#define X_AXIS_OFFSET 0x235 // 565
#define YELLOW_FOR_STANDBY 0x1 // 1
#define Y_AXIS_OFFSET 0x154 // 340

