
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.70

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency lfsr_reg[10]$_DFFE_PN1P_/CLK ^
  -0.26 target latency lfsr_reg[0]$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.07    0.00    0.73 ^ input1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.14    0.21    0.95 ^ input1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    0.95 ^ lfsr_reg[7]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.95   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.07    0.15    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.26 ^ lfsr_reg[7]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.26   clock reconvergence pessimism
                          0.15    0.41   library removal time
                                  0.41   data required time
-----------------------------------------------------------------------------
                                  0.41   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: seed_in[3] (input port clocked by core_clock)
Endpoint: lfsr_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v seed_in[3] (in)
                                         seed_in[3] (net)
                  0.00    0.00    0.20 v input11/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.05    0.09    0.29 v input11/X (sky130_fd_sc_hd__clkbuf_1)
                                         net12 (net)
                  0.05    0.00    0.29 v _095_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.06    0.36 ^ _095_/Y (sky130_fd_sc_hd__nand2_1)
                                         _052_ (net)
                  0.04    0.00    0.36 ^ _096_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.05    0.07    0.43 v _096_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _009_ (net)
                  0.05    0.00    0.43 v lfsr_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.07    0.15    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.26 ^ lfsr_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.26   clock reconvergence pessimism
                         -0.04    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[14]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.07    0.00    0.73 ^ input1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.14    0.21    0.95 ^ input1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    0.95 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.05    0.16    0.26    1.20 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.16    0.00    1.21 ^ lfsr_reg[14]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.21   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    5.25 ^ lfsr_reg[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.25   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)


Startpoint: lfsr_reg[13]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.02    0.17    0.60    0.86 ^ lfsr_reg[13]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net23 (net)
                  0.17    0.00    0.86 ^ _067_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.23    0.18    1.04 ^ _067_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _033_ (net)
                  0.23    0.00    1.04 ^ _068_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.18    0.17    1.21 ^ _068_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _034_ (net)
                  0.18    0.00    1.21 ^ _070_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.32 v _070_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _036_ (net)
                  0.06    0.00    1.32 v _072_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.00    0.04    0.18    1.50 v _072_/X (sky130_fd_sc_hd__o22a_1)
                                         _000_ (net)
                  0.04    0.00    1.50 v lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  1.50   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.07    0.15    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    5.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.26   clock reconvergence pessimism
                         -0.06    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  3.70   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[14]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.07    0.00    0.73 ^ input1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.14    0.21    0.95 ^ input1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    0.95 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.05    0.16    0.26    1.20 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.16    0.00    1.21 ^ lfsr_reg[14]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.21   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    5.25 ^ lfsr_reg[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.25   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)


Startpoint: lfsr_reg[13]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.02    0.17    0.60    0.86 ^ lfsr_reg[13]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net23 (net)
                  0.17    0.00    0.86 ^ _067_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.23    0.18    1.04 ^ _067_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _033_ (net)
                  0.23    0.00    1.04 ^ _068_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.18    0.17    1.21 ^ _068_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _034_ (net)
                  0.18    0.00    1.21 ^ _070_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.32 v _070_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _036_ (net)
                  0.06    0.00    1.32 v _072_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.00    0.04    0.18    1.50 v _072_/X (sky130_fd_sc_hd__o22a_1)
                                         _000_ (net)
                  0.04    0.00    1.50 v lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  1.50   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.07    0.15    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    5.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.26   clock reconvergence pessimism
                         -0.06    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  3.70   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.0834312438964844

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7289

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.02846555784344673

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7771

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[13]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.26 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.60    0.86 ^ lfsr_reg[13]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.18    1.04 ^ _067_/Y (sky130_fd_sc_hd__xnor2_1)
   0.17    1.21 ^ _068_/Y (sky130_fd_sc_hd__xnor2_1)
   0.10    1.32 v _070_/Y (sky130_fd_sc_hd__a21oi_1)
   0.18    1.50 v _072_/X (sky130_fd_sc_hd__o22a_1)
   0.00    1.50 v lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           1.50   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    5.26   clock reconvergence pessimism
  -0.06    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -1.50   data arrival time
---------------------------------------------------------
           3.70   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.26 ^ valid_reg$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.63 ^ valid_reg$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.06    0.68 v _112_/Y (sky130_fd_sc_hd__nor2_1)
   0.10    0.78 ^ _113_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.78 ^ valid_reg$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.26 ^ valid_reg$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.26   clock reconvergence pessimism
  -0.04    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2546

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2572

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.4989

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.6957

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
246.560811

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.56e-04   1.63e-05   1.88e-10   1.72e-04  48.7%
Combinational          3.43e-05   3.63e-05   2.19e-10   7.06e-05  20.0%
Clock                  5.67e-05   5.35e-05   2.28e-11   1.10e-04  31.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.47e-04   1.06e-04   4.29e-10   3.53e-04 100.0%
                          69.9%      30.1%       0.0%
