# MIPS Pipeline Processor  

Computer Architecture Course Final Project in Verilog  
Spring of 2022
  
## How

Transformed the single cycle code from [here](https://github.com/parsanoori/ca-project-mips) to pipeline.

[Program.txt](https://github.com/MeysamBavi/arch-project/blob/main/program.txt) is the assembly program used for testing.
