

================================================================
== Vitis HLS Report for 'im_pros'
================================================================
* Date:           Mon Nov  6 16:26:42 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        image_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120660|   120660|  1.207 ms|  1.207 ms|  120661|  120661|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |   120658|   120658|        12|         10|          1|  12065|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageIn, i32 666, i32 17, i32 1"   --->   Operation 16 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageIn, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageIn"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %imageOut, i32 666, i32 17, i32 1"   --->   Operation 20 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imageOut, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %imageOut"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [image_processor.cpp:17]   --->   Operation 25 'br' 'br_ln17' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i7 0, void, i7 %select_ln17_1, void" [image_processor.cpp:20]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.89ns)   --->   "%indvars_iv_next303 = add i7 %i, i7 1" [image_processor.cpp:20]   --->   Operation 27 'add' 'indvars_iv_next303' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next303, i7 0"   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %tmp_2"   --->   Operation 29 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%imageIn_addr_2 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_1"   --->   Operation 30 'getelementptr' 'imageIn_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_2"   --->   Operation 31 'load' 'rhs' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln17, void" [image_processor.cpp:17]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j = phi i7 0, void, i7 %add_ln18, void" [image_processor.cpp:20]   --->   Operation 33 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.86ns)   --->   "%cmp2 = icmp_eq  i7 %i, i7 0" [image_processor.cpp:20]   --->   Operation 34 'icmp' 'cmp2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%rhs = load i14 %imageIn_addr_2"   --->   Operation 35 'load' 'rhs' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_3 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln17 = icmp_eq  i14 %indvar_flatten, i14 12065" [image_processor.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void" [image_processor.cpp:17]   --->   Operation 37 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i7 %j, i7 127" [image_processor.cpp:18]   --->   Operation 38 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.42ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i7 0, i7 %j" [image_processor.cpp:17]   --->   Operation 39 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.42ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i7 %indvars_iv_next303, i7 %i" [image_processor.cpp:17]   --->   Operation 40 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.86ns)   --->   "%cmp2_mid1 = icmp_eq  i7 %indvars_iv_next303, i7 0" [image_processor.cpp:20]   --->   Operation 41 'icmp' 'cmp2_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.26ns)   --->   "%select_ln17_2 = select i1 %icmp_ln18, i1 %cmp2_mid1, i1 %cmp2" [image_processor.cpp:17]   --->   Operation 42 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %select_ln17_1" [image_processor.cpp:17]   --->   Operation 43 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %select_ln17" [image_processor.cpp:34]   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %tmp_9" [image_processor.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%imageOut_addr_2 = getelementptr i8 %imageOut, i64 0, i64 %zext_ln34" [image_processor.cpp:34]   --->   Operation 46 'getelementptr' 'imageOut_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20_1)   --->   "%or_ln20 = or i7 %select_ln17, i7 %select_ln17_1" [image_processor.cpp:20]   --->   Operation 47 'or' 'or_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln20_1 = icmp_eq  i7 %or_ln20, i7 0" [image_processor.cpp:20]   --->   Operation 48 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20_1, void, void" [image_processor.cpp:20]   --->   Operation 49 'br' 'br_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%imageIn_addr_3 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln34"   --->   Operation 50 'getelementptr' 'imageIn_addr_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.35ns)   --->   "%imageIn_load = load i14 %imageIn_addr_3"   --->   Operation 51 'load' 'imageIn_load' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %select_ln17_2, void, void" [image_processor.cpp:24]   --->   Operation 52 'br' 'br_ln24' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 0" [image_processor.cpp:22]   --->   Operation 53 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.33ns)   --->   "%xor_ln17 = xor i1 %trunc_ln17, i1 1" [image_processor.cpp:17]   --->   Operation 54 'xor' 'xor_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp_eq  i7 %select_ln17, i7 0" [image_processor.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (1.35ns)   --->   "%imageIn_load = load i14 %imageIn_addr_3"   --->   Operation 56 'load' 'imageIn_load' <Predicate = (!icmp_ln17 & !icmp_ln20_1)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln17"   --->   Operation 57 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %or_ln"   --->   Operation 58 'sext' 'sext_ln215' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.98ns)   --->   "%add_ln215_2 = add i14 %sext_ln215, i14 %tmp_8"   --->   Operation 59 'add' 'add_ln215_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln215_1 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215_2, i32 7, i32 13"   --->   Operation 60 'partselect' 'lshr_ln215_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln215_1, i7 %select_ln17"   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i14 %tmp_s"   --->   Operation 62 'zext' 'zext_ln215_14' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%imageIn_addr_7 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_14"   --->   Operation 63 'getelementptr' 'imageIn_addr_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.35ns)   --->   "%imageIn_load_6 = load i14 %imageIn_addr_7"   --->   Operation 64 'load' 'imageIn_load_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln20, void, void" [image_processor.cpp:28]   --->   Operation 65 'br' 'br_ln28' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln17, i7 %select_ln17"   --->   Operation 66 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i8 %tmp_7"   --->   Operation 67 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%imageIn_addr_4 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_11"   --->   Operation 68 'getelementptr' 'imageIn_addr_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.35ns)   --->   "%imageIn_load_3 = load i14 %imageIn_addr_4"   --->   Operation 69 'load' 'imageIn_load_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i, i7 0"   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.89ns)   --->   "%indvars_iv_next303_mid1 = add i7 %i, i7 2" [image_processor.cpp:20]   --->   Operation 71 'add' 'indvars_iv_next303_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln17_6 = select i1 %icmp_ln18, i7 %indvars_iv_next303_mid1, i7 %indvars_iv_next303" [image_processor.cpp:17]   --->   Operation 72 'select' 'select_ln17_6' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %select_ln17" [image_processor.cpp:18]   --->   Operation 73 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (1.35ns)   --->   "%imageIn_load_6 = load i14 %imageIn_addr_7"   --->   Operation 74 'load' 'imageIn_load_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %imageIn_load"   --->   Operation 75 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i8 %imageIn_load_6"   --->   Operation 76 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.90ns)   --->   "%ret_4 = add i9 %zext_ln1346_3, i9 %zext_ln1346_2"   --->   Operation 77 'add' 'ret_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_6, i7 %select_ln17"   --->   Operation 78 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i14 %tmp_17"   --->   Operation 79 'zext' 'zext_ln215_18' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%imageIn_addr_8 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_18"   --->   Operation 80 'getelementptr' 'imageIn_addr_8' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (1.35ns)   --->   "%imageIn_load_7 = load i14 %imageIn_addr_8"   --->   Operation 81 'load' 'imageIn_load_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 82 [1/2] (1.35ns)   --->   "%imageIn_load_3 = load i14 %imageIn_addr_4"   --->   Operation 82 'load' 'imageIn_load_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %imageIn_load"   --->   Operation 83 'zext' 'zext_ln1346' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i8 %imageIn_load_3"   --->   Operation 84 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.90ns)   --->   "%ret_11 = add i9 %zext_ln1346_1, i9 %zext_ln1346"   --->   Operation 85 'add' 'ret_11' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.89ns)   --->   "%add_ln26 = add i8 %zext_ln18_1, i8 255" [image_processor.cpp:26]   --->   Operation 86 'add' 'add_ln26' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.89ns)   --->   "%add_ln215 = add i7 %select_ln17, i7 127"   --->   Operation 87 'add' 'add_ln215' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln26, i32 7"   --->   Operation 88 'bitselect' 'tmp_15' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.26ns)   --->   "%select_ln215 = select i1 %tmp_15, i7 127, i7 0"   --->   Operation 89 'select' 'select_ln215' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln215, i7 %add_ln215"   --->   Operation 90 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i14 %tmp_16"   --->   Operation 91 'zext' 'zext_ln215_17' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%imageIn_addr_5 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_17"   --->   Operation 92 'getelementptr' 'imageIn_addr_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_5"   --->   Operation 93 'load' 'rhs_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 6 <SV = 5> <Delay = 2.24>
ST_6 : Operation 94 [1/2] (1.35ns)   --->   "%imageIn_load_7 = load i14 %imageIn_addr_8"   --->   Operation 94 'load' 'imageIn_load_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 95 [1/1] (0.89ns)   --->   "%add_ln215_3 = add i7 %select_ln17, i7 127"   --->   Operation 95 'add' 'add_ln215_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln17_1, i7 %add_ln215_3"   --->   Operation 96 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i14 %tmp_18"   --->   Operation 97 'zext' 'zext_ln215_19' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%imageIn_addr_9 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_19"   --->   Operation 98 'getelementptr' 'imageIn_addr_9' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (1.35ns)   --->   "%rhs_4 = load i14 %imageIn_addr_9"   --->   Operation 99 'load' 'rhs_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 100 [1/2] (1.35ns)   --->   "%rhs_2 = load i14 %imageIn_addr_5"   --->   Operation 100 'load' 'rhs_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_6 : Operation 101 [1/1] (0.89ns)   --->   "%add_ln215_1 = add i7 %select_ln17, i7 1"   --->   Operation 101 'add' 'add_ln215_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i7 %add_ln215_1"   --->   Operation 102 'zext' 'zext_ln215_13' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%imageIn_addr_6 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_13"   --->   Operation 103 'getelementptr' 'imageIn_addr_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_6"   --->   Operation 104 'load' 'rhs_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>

State 7 <SV = 6> <Delay = 3.82>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln17 = or i14 %tmp_8, i14 1" [image_processor.cpp:17]   --->   Operation 105 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %select_ln17" [image_processor.cpp:18]   --->   Operation 106 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%imageOut_addr_1 = getelementptr i8 %imageOut, i64 0, i64 %zext_ln18" [image_processor.cpp:26]   --->   Operation 107 'getelementptr' 'imageOut_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %select_ln17" [image_processor.cpp:18]   --->   Operation 108 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1346_6 = zext i9 %ret_4"   --->   Operation 109 'zext' 'zext_ln1346_6' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1346_7 = zext i8 %imageIn_load_7"   --->   Operation 110 'zext' 'zext_ln1346_7' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_14 = add i10 %zext_ln1346_6, i10 %zext_ln1346_7"   --->   Operation 111 'add' 'ret_14' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 112 [1/2] (1.35ns)   --->   "%rhs_4 = load i14 %imageIn_addr_9"   --->   Operation 112 'load' 'rhs_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1346_8 = zext i8 %rhs_4"   --->   Operation 113 'zext' 'zext_ln1346_8' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_15 = add i10 %ret_14, i10 %zext_ln1346_8"   --->   Operation 114 'add' 'ret_15' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 115 [1/1] (0.98ns)   --->   "%add_ln215_4 = add i14 %zext_ln18_2, i14 %or_ln17"   --->   Operation 115 'add' 'add_ln215_4' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.89ns)   --->   "%add_ln215_5 = add i7 %select_ln17, i7 1"   --->   Operation 116 'add' 'add_ln215_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%lshr_ln215_2 = partselect i7 @_ssdm_op_PartSelect.i7.i14.i32.i32, i14 %add_ln215_4, i32 7, i32 13"   --->   Operation 117 'partselect' 'lshr_ln215_2' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %lshr_ln215_2, i7 %add_ln215_5"   --->   Operation 118 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i14 %tmp_3"   --->   Operation 119 'zext' 'zext_ln215_15' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%imageIn_addr_10 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_15"   --->   Operation 120 'getelementptr' 'imageIn_addr_10' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (1.35ns)   --->   "%rhs_5 = load i14 %imageIn_addr_10"   --->   Operation 121 'load' 'rhs_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i9 %ret_11"   --->   Operation 122 'zext' 'zext_ln215_10' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i8 %rhs_2"   --->   Operation 123 'zext' 'zext_ln215_12' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_12 = add i10 %zext_ln215_10, i10 %zext_ln215_12"   --->   Operation 124 'add' 'ret_12' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 125 [1/2] (1.35ns)   --->   "%rhs_3 = load i14 %imageIn_addr_6"   --->   Operation 125 'load' 'rhs_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i8 %rhs_3"   --->   Operation 126 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_3 = add i10 %ret_12, i10 %zext_ln1346_5"   --->   Operation 127 'add' 'ret_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_3, i32 2, i32 9"   --->   Operation 128 'partselect' 'trunc_ln213_1' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.35ns)   --->   "%store_ln26 = store i8 %trunc_ln213_1, i14 %imageOut_addr_1" [image_processor.cpp:26]   --->   Operation 129 'store' 'store_ln26' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln27 = br void" [image_processor.cpp:27]   --->   Operation 130 'br' 'br_ln27' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & select_ln17_2)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.89ns)   --->   "%add_ln18 = add i7 %select_ln17, i7 1" [image_processor.cpp:18]   --->   Operation 131 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.92>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %tmp"   --->   Operation 133 'zext' 'zext_ln215' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%imageIn_addr = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215"   --->   Operation 134 'getelementptr' 'imageIn_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 135 'load' 'lhs' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next303_mid1, i7 0"   --->   Operation 136 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i14 %tmp_5"   --->   Operation 137 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%imageIn_addr_12 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_6"   --->   Operation 138 'getelementptr' 'imageIn_addr_12' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.35ns)   --->   "%imageIn_load_5 = load i14 %imageIn_addr_12"   --->   Operation 139 'load' 'imageIn_load_5' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_8 : Operation 140 [1/1] (0.54ns)   --->   "%select_ln17_4 = select i1 %icmp_ln18, i14 %tmp_5, i14 %tmp_2" [image_processor.cpp:17]   --->   Operation 140 'select' 'select_ln17_4' <Predicate = (!icmp_ln17)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1346_9 = zext i10 %ret_15"   --->   Operation 141 'zext' 'zext_ln1346_9' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 142 [1/2] (1.35ns)   --->   "%rhs_5 = load i14 %imageIn_addr_10"   --->   Operation 142 'load' 'rhs_5' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1346_10 = zext i8 %rhs_5"   --->   Operation 143 'zext' 'zext_ln1346_10' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (2.48ns) (grouped into DSP with root node mul_ln1364)   --->   "%ret_9 = add i11 %zext_ln1346_9, i11 %zext_ln1346_10"   --->   Operation 144 'add' 'ret_9' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 2.48> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1364)   --->   "%zext_ln1364 = zext i11 %ret_9"   --->   Operation 145 'zext' 'zext_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 146 [4/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 146 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln215 = or i14 %tmp, i14 1"   --->   Operation 147 'or' 'or_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %or_ln215"   --->   Operation 148 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%imageIn_addr_1 = getelementptr i8 %imageIn, i64 0, i64 %tmp_1"   --->   Operation 149 'getelementptr' 'imageIn_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 150 [1/2] (1.35ns)   --->   "%lhs = load i14 %imageIn_addr"   --->   Operation 150 'load' 'lhs' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %lhs"   --->   Operation 151 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %rhs"   --->   Operation 152 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.90ns)   --->   "%ret_10 = add i9 %zext_ln215_3, i9 %zext_ln215_2"   --->   Operation 153 'add' 'ret_10' <Predicate = (!icmp_ln18)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [2/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_1"   --->   Operation 154 'load' 'rhs_1' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln215_1 = or i14 %tmp_2, i14 1"   --->   Operation 155 'or' 'or_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %or_ln215_1"   --->   Operation 156 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%imageIn_addr_11 = getelementptr i8 %imageIn, i64 0, i64 %tmp_4"   --->   Operation 157 'getelementptr' 'imageIn_addr_11' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 158 [1/2] (1.35ns)   --->   "%imageIn_load_5 = load i14 %imageIn_addr_12"   --->   Operation 158 'load' 'imageIn_load_5' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %imageIn_load_5"   --->   Operation 159 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.90ns)   --->   "%add_ln1346_2 = add i9 %zext_ln215_7, i9 %zext_ln215_3"   --->   Operation 160 'add' 'add_ln1346_2' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [2/2] (1.35ns)   --->   "%imageIn_load_8 = load i14 %imageIn_addr_11"   --->   Operation 161 'load' 'imageIn_load_8' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_9 : Operation 162 [1/1] (0.49ns)   --->   "%select_ln17_5 = select i1 %icmp_ln18, i64 %tmp_4, i64 %tmp_1" [image_processor.cpp:17]   --->   Operation 162 'select' 'select_ln17_5' <Predicate = (!icmp_ln17)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [3/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 163 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 164 [1/1] (0.98ns)   --->   "%add_ln17 = add i14 %indvar_flatten, i14 1" [image_processor.cpp:17]   --->   Operation 164 'add' 'add_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i9 %ret_10"   --->   Operation 165 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 166 [1/2] (1.35ns)   --->   "%rhs_1 = load i14 %imageIn_addr_1"   --->   Operation 166 'load' 'rhs_1' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %rhs_1"   --->   Operation 167 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.92ns)   --->   "%ret = add i10 %zext_ln215_4, i10 %zext_ln215_5"   --->   Operation 168 'add' 'ret' <Predicate = (!icmp_ln18)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i9 %add_ln1346_2"   --->   Operation 169 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 170 [1/2] (1.35ns)   --->   "%imageIn_load_8 = load i14 %imageIn_addr_11"   --->   Operation 170 'load' 'imageIn_load_8' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i8 %imageIn_load_8"   --->   Operation 171 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.92ns)   --->   "%add_ln1346_3 = add i10 %zext_ln215_8, i10 %zext_ln215_9"   --->   Operation 172 'add' 'add_ln1346_3' <Predicate = (!icmp_ln17 & icmp_ln18)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.47ns)   --->   "%select_ln17_3 = select i1 %icmp_ln18, i10 %add_ln1346_3, i10 %ret" [image_processor.cpp:17]   --->   Operation 173 'select' 'select_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %select_ln17_3" [image_processor.cpp:17]   --->   Operation 174 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 175 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 175 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i14 %select_ln17_4"   --->   Operation 176 'zext' 'zext_ln215_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%imageIn_addr_13 = getelementptr i8 %imageIn, i64 0, i64 %zext_ln215_16"   --->   Operation 177 'getelementptr' 'imageIn_addr_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (1.35ns)   --->   "%imageIn_load_9 = load i14 %imageIn_addr_13" [image_processor.cpp:17]   --->   Operation 178 'load' 'imageIn_load_9' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_10 : Operation 179 [2/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 179 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 180 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 180 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/2] (1.35ns)   --->   "%imageIn_load_9 = load i14 %imageIn_addr_13" [image_processor.cpp:17]   --->   Operation 181 'load' 'imageIn_load_9' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%imageIn_addr_14 = getelementptr i8 %imageIn, i64 0, i64 %select_ln17_5"   --->   Operation 182 'getelementptr' 'imageIn_addr_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 183 [2/2] (1.35ns)   --->   "%imageIn_load_10 = load i14 %imageIn_addr_14" [image_processor.cpp:17]   --->   Operation 183 'load' 'imageIn_load_10' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_11 : Operation 184 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i23 %zext_ln1364, i23 3277"   --->   Operation 184 'mul' 'mul_ln1364' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln213_3 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %mul_ln1364, i32 14, i32 21"   --->   Operation 185 'partselect' 'trunc_ln213_3' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln34 = store i8 %trunc_ln213_3, i14 %imageOut_addr_2" [image_processor.cpp:34]   --->   Operation 186 'store' 'store_ln34' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln17 & !icmp_ln20_1 & !select_ln17_2 & !icmp_ln20)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.82>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %tmp_8" [image_processor.cpp:22]   --->   Operation 188 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%imageOut_addr = getelementptr i8 %imageOut, i64 0, i64 %zext_ln22" [image_processor.cpp:22]   --->   Operation 189 'getelementptr' 'imageOut_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 190 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 190 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i8 %imageIn_load_9" [image_processor.cpp:17]   --->   Operation 191 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 192 [1/2] (1.35ns)   --->   "%imageIn_load_10 = load i14 %imageIn_addr_14" [image_processor.cpp:17]   --->   Operation 192 'load' 'imageIn_load_10' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i8 %imageIn_load_10" [image_processor.cpp:17]   --->   Operation 193 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1346_4 = zext i9 %ret_4"   --->   Operation 194 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_13 = add i10 %zext_ln1346_4, i10 %zext_ln17_1"   --->   Operation 195 'add' 'ret_13' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 196 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%ret_6 = add i10 %ret_13, i10 %zext_ln17_2"   --->   Operation 196 'add' 'ret_6' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln213_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_6, i32 2, i32 9"   --->   Operation 197 'partselect' 'trunc_ln213_2' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.35ns)   --->   "%store_ln30 = store i8 %trunc_ln213_2, i14 %imageOut_addr" [image_processor.cpp:30]   --->   Operation 198 'store' 'store_ln30' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln31 = br void" [image_processor.cpp:31]   --->   Operation 199 'br' 'br_ln31' <Predicate = (!icmp_ln20_1 & !select_ln17_2 & icmp_ln20)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.35>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 200 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12065, i64 12065, i64 12065"   --->   Operation 201 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 202 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln17 = mul i21 %zext_ln17, i21 1366" [image_processor.cpp:17]   --->   Operation 202 'mul' 'mul_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln213_mid2 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln17, i32 12, i32 19" [image_processor.cpp:17]   --->   Operation 203 'partselect' 'trunc_ln213_mid2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_processor.cpp:18]   --->   Operation 204 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [image_processor.cpp:18]   --->   Operation 205 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (1.35ns)   --->   "%store_ln22 = store i8 %trunc_ln213_mid2, i14 %imageOut_addr" [image_processor.cpp:22]   --->   Operation 206 'store' 'store_ln22' <Predicate = (icmp_ln20_1)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 12288> <RAM>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [image_processor.cpp:23]   --->   Operation 207 'br' 'br_ln23' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [image_processor.cpp:38]   --->   Operation 208 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', image_processor.cpp:17) with incoming values : ('add_ln17', image_processor.cpp:17) [15]  (0.489 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'phi' operation ('i', image_processor.cpp:20) with incoming values : ('select_ln17_1', image_processor.cpp:17) [16]  (0 ns)
	'add' operation ('indvars_iv_next303', image_processor.cpp:20) [20]  (0.897 ns)
	'getelementptr' operation ('imageIn_addr_2') [29]  (0 ns)
	'load' operation ('rhs') on array 'imageIn' [32]  (1.35 ns)

 <State 3>: 2.63ns
The critical path consists of the following:
	'phi' operation ('j', image_processor.cpp:20) with incoming values : ('add_ln18', image_processor.cpp:18) [17]  (0 ns)
	'icmp' operation ('icmp_ln18', image_processor.cpp:18) [44]  (0.863 ns)
	'select' operation ('select_ln17_1', image_processor.cpp:17) [46]  (0.42 ns)
	'getelementptr' operation ('imageIn_addr_3') [97]  (0 ns)
	'load' operation ('imageIn_load') on array 'imageIn' [98]  (1.35 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln215_2') [103]  (0.989 ns)
	'getelementptr' operation ('imageIn_addr_7') [107]  (0 ns)
	'load' operation ('imageIn_load_6') on array 'imageIn' [108]  (1.35 ns)

 <State 5>: 2.67ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next303_mid1', image_processor.cpp:20) [52]  (0.897 ns)
	'select' operation ('select_ln17_6', image_processor.cpp:17) [82]  (0.42 ns)
	'getelementptr' operation ('imageIn_addr_8') [116]  (0 ns)
	'load' operation ('imageIn_load_7') on array 'imageIn' [117]  (1.35 ns)

 <State 6>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln215_3') [121]  (0.897 ns)
	'getelementptr' operation ('imageIn_addr_9') [124]  (0 ns)
	'load' operation ('rhs') on array 'imageIn' [125]  (1.35 ns)

 <State 7>: 3.83ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'imageIn' [172]  (1.35 ns)
	'add' operation ('ret') [174]  (1.12 ns)
	'store' operation ('store_ln26', image_processor.cpp:26) of variable 'trunc_ln213_1' on array 'imageOut' [176]  (1.35 ns)

 <State 8>: 4.93ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'imageIn' [135]  (1.35 ns)
	'add' operation of DSP[139] ('ret') [137]  (2.49 ns)
	'mul' operation of DSP[139] ('mul_ln1364') [139]  (1.09 ns)

 <State 9>: 2.26ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'imageIn' [30]  (1.35 ns)
	'add' operation ('ret') [34]  (0.907 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'imageIn' [36]  (1.35 ns)
	'add' operation ('ret') [38]  (0.921 ns)
	'select' operation ('select_ln17_3', image_processor.cpp:17) [67]  (0.47 ns)
	'mul' operation of DSP[69] ('mul_ln17', image_processor.cpp:17) [69]  (0.698 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'mul' operation of DSP[139] ('mul_ln1364') [139]  (0 ns)
	'store' operation ('store_ln34', image_processor.cpp:34) of variable 'trunc_ln213_3' on array 'imageOut' [141]  (1.35 ns)

 <State 12>: 3.83ns
The critical path consists of the following:
	'load' operation ('imageIn_load_10', image_processor.cpp:17) on array 'imageIn' [78]  (1.35 ns)
	'add' operation ('ret') [146]  (1.12 ns)
	'store' operation ('store_ln30', image_processor.cpp:30) of variable 'trunc_ln213_2' on array 'imageOut' [148]  (1.35 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'mul' operation of DSP[69] ('mul_ln17', image_processor.cpp:17) [69]  (0 ns)
	'store' operation ('store_ln22', image_processor.cpp:22) of variable 'trunc_ln213_mid2', image_processor.cpp:17 on array 'imageOut' [179]  (1.35 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
