<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - documentation-coverage.info - /home/runner/work/NRF24L01_driver/NRF24L01_driver/inc/nrf24l01_defs.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">home/runner/work/NRF24L01_driver/NRF24L01_driver/inc</a> - nrf24l01_defs.h</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">documentation-coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">143</td>
            <td class="headerCovTableEntry">185</td>
            <td class="headerCovTableEntryMed">77.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-30 02:14:53</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span><span class="lineNoCov">          0 : </span></a>
<a name="2"><span class="lineNum">       2 </span>            : /**</a>
<a name="3"><span class="lineNum">       3 </span>            :  * </a>
<a name="4"><span class="lineNum">       4 </span>            :  *  @file</a>
<a name="5"><span class="lineNum">       5 </span>            :  *  @author  Jared Poole</a>
<a name="6"><span class="lineNum">       6 </span>            :  *  @version 1.1.7</a>
<a name="7"><span class="lineNum">       7 </span>            :  * </a>
<a name="8"><span class="lineNum">       8 </span>            :  *  @mainpage NRF24L01 driver documentation</a>
<a name="9"><span class="lineNum">       9 </span>            :  * </a>
<a name="10"><span class="lineNum">      10 </span>            :  *  @tableofcontents</a>
<a name="11"><span class="lineNum">      11 </span>            :  * </a>
<a name="12"><span class="lineNum">      12 </span>            :  *      @section summary    Summary</a>
<a name="13"><span class="lineNum">      13 </span>            :  * </a>
<a name="14"><span class="lineNum">      14 </span>            :  *      The NRF24L01 is a low-cost single chip 2.4GHz transceiver </a>
<a name="15"><span class="lineNum">      15 </span>            :  * </a>
<a name="16"><span class="lineNum">      16 </span>            :  *  Key features (as outlined by the datasheet) are</a>
<a name="17"><span class="lineNum">      17 </span>            :  *   - Worldwide 2.4GHz ISM band operation</a>
<a name="18"><span class="lineNum">      18 </span>            :  *   - Up to 2Mbps on air data rate</a>
<a name="19"><span class="lineNum">      19 </span>            :  *   - Ultra low power operation</a>
<a name="20"><span class="lineNum">      20 </span>            :  *   - 11.3mA TX at 0dBm output power</a>
<a name="21"><span class="lineNum">      21 </span>            :  *   - 12.3mA RX at 2Mbps air data rate</a>
<a name="22"><span class="lineNum">      22 </span>            :  *   - 900nA in power down</a>
<a name="23"><span class="lineNum">      23 </span>            :  *   - 22µA in standby-I</a>
<a name="24"><span class="lineNum">      24 </span>            :  *   - On chip voltage regulator</a>
<a name="25"><span class="lineNum">      25 </span>            :  *   - 1.9 to 3.6V supply range</a>
<a name="26"><span class="lineNum">      26 </span>            :  *   - Enhanced ShockBurst™</a>
<a name="27"><span class="lineNum">      27 </span>            :  *   - Automatic packet handling</a>
<a name="28"><span class="lineNum">      28 </span>            :  *   - Auto packet transaction handling</a>
<a name="29"><span class="lineNum">      29 </span>            :  *   - 6 data pipe MultiCeiver™</a>
<a name="30"><span class="lineNum">      30 </span>            :  *   - Air compatible with nRF2401A, 02, E1 and E2</a>
<a name="31"><span class="lineNum">      31 </span>            :  *   - Low cost BOM</a>
<a name="32"><span class="lineNum">      32 </span>            :  *   - ±60ppm 16MHz crystal</a>
<a name="33"><span class="lineNum">      33 </span>            :  *   - 5V tolerant inputs</a>
<a name="34"><span class="lineNum">      34 </span>            :  *   - Compact 20-pin 4x4mm QFN package</a>
<a name="35"><span class="lineNum">      35 </span>            :  * </a>
<a name="36"><span class="lineNum">      36 </span>            :  *  @section physical   Physical device</a>
<a name="37"><span class="lineNum">      37 </span>            :  *  @subsection pinout  Pinout</a>
<a name="38"><span class="lineNum">      38 </span>            :  * </a>
<a name="39"><span class="lineNum">      39 </span>            :  *  | Pin Number | Pin Name | Full Name           | Function                                                                         |</a>
<a name="40"><span class="lineNum">      40 </span>            :  *  |------------|----------|---------------------|----------------------------------------------------------------------------------|</a>
<a name="41"><span class="lineNum">      41 </span>            :  *  | 1          | GND      | Ground              | Module ground (digital)                                                          |</a>
<a name="42"><span class="lineNum">      42 </span>            :  *  | 2          | VCC      | Power               | 3.3v module power rail                                                           |</a>
<a name="43"><span class="lineNum">      43 </span>            :  *  | 3          | CE       | Chip Enable         | Active high, places module in RX or TX operating mode from Standby-I             |</a>
<a name="44"><span class="lineNum">      44 </span>            :  *  | 4          | CSN      | Chip Select Not     | Selects the NRF24L01 on the SPI bus if multiple devices are present, active low  |</a>
<a name="45"><span class="lineNum">      45 </span>            :  *  | 5          | SCK      | Serial Clock        | SPI bus clock (max 8MHz)                                                         |</a>
<a name="46"><span class="lineNum">      46 </span>            :  *  | 6          | MOSI     | Master Out Slave In | Port through which data is clocked into the module                               |</a>
<a name="47"><span class="lineNum">      47 </span>            :  *  | 7          | MISO     | Master In Slave Out | Port through which data is clocked out of the module                             |</a>
<a name="48"><span class="lineNum">      48 </span>            :  *  | 8          | IRQ      | Interrupt           | Active low, fires when MCU assistance is needed                                  |</a>
<a name="49"><span class="lineNum">      49 </span>            :  * </a>
<a name="50"><span class="lineNum">      50 </span>            :  *      Detailed information on the SPI interface can be found @htmlonly &lt;a href=&quot;nRF24L01_product_specifications.pdf#nameddef=8+Data+and+Control+Interface&quot;&gt;here&lt;/a&gt; @endhtmlonly</a>
<a name="51"><span class="lineNum">      51 </span>            :  * </a>
<a name="52"><span class="lineNum">      52 </span>            :  * </a>
<a name="53"><span class="lineNum">      53 </span>            :  *  @subsection module   Module</a>
<a name="54"><span class="lineNum">      54 </span>            :  *  @image{inline} html  NRF24L01_pinout.png</a>
<a name="55"><span class="lineNum">      55 </span>            :  * </a>
<a name="56"><span class="lineNum">      56 </span>            :  * </a>
<a name="57"><span class="lineNum">      57 </span>            :  *  @section config   Driver configuration</a>
<a name="58"><span class="lineNum">      58 </span>            :  * </a>
<a name="59"><span class="lineNum">      59 </span>            :  *  User options are exposed through macro definitions provided in the user supplied &quot;nrf24l01_config.h&quot; file</a>
<a name="60"><span class="lineNum">      60 </span>            :  *  in the parent directory</a>
<a name="61"><span class="lineNum">      61 </span>            :  * </a>
<a name="62"><span class="lineNum">      62 </span>            :  *  Macro options</a>
<a name="63"><span class="lineNum">      63 </span>            :  *   - `NRF24L01_ENABLE_DEBUG_LOGGING`   can be defined to enable driver debug logging</a>
<a name="64"><span class="lineNum">      64 </span>            :  *   - `NRF24L01_DEBUGGING_LOG`          must be defined if debug logging is enabled to provide platform specific </a>
<a name="65"><span class="lineNum">      65 </span>            :  *                                       method for timestamped, tagged, message logging</a>
<a name="66"><span class="lineNum">      66 </span>            :  *       Ex: #define NRF24L01_DEBUGGING_LOG( ... )   log(__VA_ARGS__)</a>
<a name="67"><span class="lineNum">      67 </span>            :  * </a>
<a name="68"><span class="lineNum">      68 </span>            :  *       - `NRF24L01_DEBUGGING_PRINTF`         </a>
<a name="69"><span class="lineNum">      69 </span>            :  *     must be defined if debug logging is enabled to provide platform specific UART interface method</a>
<a name="70"><span class="lineNum">      70 </span>            :  *     Ex: `#define NRF24L01_DEBUGGING_PRINTF( ... )   printf(__VA_ARGS__)`</a>
<a name="71"><span class="lineNum">      71 </span>            :  * </a>
<a name="72"><span class="lineNum">      72 </span>            :  *   - `NRF24L01_FPTR_RTN_T`        used to specify the return type for the platform specific SPI functions</a>
<a name="73"><span class="lineNum">      73 </span>            :  *                                                                  If this option is not provided, a signed 8-bit integer type is assumed</a>
<a name="74"><span class="lineNum">      74 </span>            :  * </a>
<a name="75"><span class="lineNum">      75 </span>            :  * </a>
<a name="76"><span class="lineNum">      76 </span>            :  * </a>
<a name="77"><span class="lineNum">      77 </span>            :  *  @section terms   Important terminology</a>
<a name="78"><span class="lineNum">      78 </span>            :  * </a>
<a name="79"><span class="lineNum">      79 </span>            :  *   - **DPL** (Dynamic payload length) enabled/disabled globally via a feature register  </a>
<a name="80"><span class="lineNum">      80 </span>            :  *      + when disabled, packet length determined per RX pipe via NRF24L01_RX_PW_Px registers  </a>
<a name="81"><span class="lineNum">      81 </span>            :  *          + when enabled, packet length determined per packet via</a>
<a name="82"><span class="lineNum">      82 </span>            :  * </a>
<a name="83"><span class="lineNum">      83 </span>            :  *   - **AA** (Automatic Acknowledge) packets can be automatically acknowledged in enhanced Shortburst mode</a>
<a name="84"><span class="lineNum">      84 </span>            :  * </a>
<a name="85"><span class="lineNum">      85 </span>            :  *       - **AR** (Automatic Retransmit) </a>
<a name="86"><span class="lineNum">      86 </span>            :  * </a>
<a name="87"><span class="lineNum">      87 </span>            :  *   - **DTA** (Dynamic Transmit ACK)</a>
<a name="88"><span class="lineNum">      88 </span>            :  */              </a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : #ifndef NRF24L01_DEFS_H</a>
<a name="92"><span class="lineNum">      92 </span>            : #define NRF24L01_DEFS_H</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : #ifdef __cplusplus</a>
<a name="95"><span class="lineNum">      95 </span>            : extern &quot;C&quot;{</a>
<a name="96"><span class="lineNum">      96 </span>            : #endif // __cplusplus</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            : #ifndef NRF24L01_FPTR_RTN_T</a>
<a name="99"><span class="lineNum">      99 </span>            :         #warning &quot;Plaform specific function pointer return type not specified, defaulting to int8_t&quot;</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :         #define NRF24L01_FPTR_RTN_T int8_t</span></a>
<a name="101"><span class="lineNum">     101 </span>            : #endif</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            : #ifdef NRF24L01_ENABLE_DEBUG_LOGGING</a>
<a name="104"><span class="lineNum">     104 </span>            :         #if !defined(NRF24L01_DEBUGGING_PRINTF) || !defined(NRF24L01_DEBUGGING_LOG)</a>
<a name="105"><span class="lineNum">     105 </span>            :                 #error &quot;NRF24L01 debug logging platform specific methods not provided&quot;</a>
<a name="106"><span class="lineNum">     106 </span>            :         #else</a>
<a name="107"><span class="lineNum">     107 </span>            :                 #define NRF24L01_ENABLE_PRINT_CONFIG</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :                 /*****************************Define helpers for printing registers in binary************************************/</a>
<a name="110"><span class="lineNum">     110 </span>            :                 //Format strings for use with printf style functions</a>
<a name="111"><span class="lineNum">     111 </span>            :                 #define _1BIT_FMT &quot;0b%c&quot;</a>
<a name="112"><span class="lineNum">     112 </span>            :                 #define _2BIT_FMT &quot;0b%c%c&quot;</a>
<a name="113"><span class="lineNum">     113 </span>            :                 #define _3BIT_FMT &quot;0b%c%c%c&quot;</a>
<a name="114"><span class="lineNum">     114 </span>            :                 #define _4BIT_FMT &quot;0b%c%c%c%c&quot;</a>
<a name="115"><span class="lineNum">     115 </span>            :                 #define _5BIT_FMT &quot;0b%c%c%c%c%c&quot;</a>
<a name="116"><span class="lineNum">     116 </span>            :                 #define _6BIT_FMT &quot;0b%c%c%c%c%c%c&quot;</a>
<a name="117"><span class="lineNum">     117 </span>            :                 #define _7BIT_FMT &quot;0b%c%c%c%c%c%c%c&quot;</a>
<a name="118"><span class="lineNum">     118 </span>            :                 #define _8BIT_FMT &quot;0b%c%c%c%c%c%c%c%c&quot;</a>
<a name="119"><span class="lineNum">     119 </span>            :                 //Helper for expanding a single bit to a character</a>
<a name="120"><span class="lineNum">     120 </span>            :                 #define BIT2STR(val,bit)  ((val)&amp;(1&lt;&lt;(bit)))?'1':'0'</a>
<a name="121"><span class="lineNum">     121 </span>            :                 //Macros for expanding a byte into a string of bits without dynamic memory allocation</a>
<a name="122"><span class="lineNum">     122 </span>            :                 #define _1BIT_STR(val)  BIT2STR((val),0)</a>
<a name="123"><span class="lineNum">     123 </span>            :                 #define _2BIT_STR(val)  BIT2STR((val),1),BIT2STR((val),0)</a>
<a name="124"><span class="lineNum">     124 </span>            :                 #define _3BIT_STR(val)  BIT2STR((val),2),BIT2STR((val),1),BIT2STR((val),0)</a>
<a name="125"><span class="lineNum">     125 </span>            :                 #define _4BIT_STR(val)  BIT2STR((val),3),BIT2STR((val),2),BIT2STR((val),1),BIT2STR((val),0)</a>
<a name="126"><span class="lineNum">     126 </span>            :                 #define _5BIT_STR(val)  BIT2STR((val),4),BIT2STR((val),3),BIT2STR((val),2),BIT2STR((val),1), \</a>
<a name="127"><span class="lineNum">     127 </span>            :                                                                 BIT2STR((val),0)</a>
<a name="128"><span class="lineNum">     128 </span>            :                 #define _6BIT_STR(val)  BIT2STR((val),5),BIT2STR((val),4),BIT2STR((val),3),BIT2STR((val),2), \</a>
<a name="129"><span class="lineNum">     129 </span>            :                                         BIT2STR((val),1),BIT2STR((val),0)</a>
<a name="130"><span class="lineNum">     130 </span>            :                 #define _7BIT_STR(val)  BIT2STR((val),6),BIT2STR((val),5),BIT2STR((val),4),BIT2STR((val),3), \</a>
<a name="131"><span class="lineNum">     131 </span>            :                                         BIT2STR((val),2),BIT2STR((val),1),BIT2STR((val),0)</a>
<a name="132"><span class="lineNum">     132 </span>            :                 #define _8BIT_STR(val)  BIT2STR((val),7),BIT2STR((val),6),BIT2STR((val),5),BIT2STR((val),4), \</a>
<a name="133"><span class="lineNum">     133 </span>            :                                         BIT2STR((val),3),BIT2STR((val),2),BIT2STR((val),1),BIT2STR((val),0)</a>
<a name="134"><span class="lineNum">     134 </span>            :                 /****************************************************************************************************************/</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :         #endif</a>
<a name="137"><span class="lineNum">     137 </span>            : #endif // NRF24L01_ENABLE_DEBUG_LOGGING</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            : /** @name General Commands</a>
<a name="141"><span class="lineNum">     141 </span>            :  *      @brief NRF24L01 general command definitions</a>
<a name="142"><span class="lineNum">     142 </span>            :  * </a>
<a name="143"><span class="lineNum">     143 </span>            :  *  These commands should be shifted out over MOSI directly after asserting CSN</a>
<a name="144"><span class="lineNum">     144 </span>            :  *      Format is &lt;b&gt;NRF24L01_CMD_x&lt;/b&gt; where &lt;b&gt;x&lt;/b&gt; is the name assigned to the command by the datasheet</a>
<a name="145"><span class="lineNum">     145 </span>            :  */</a>
<a name="146"><span class="lineNum">     146 </span>            : /// @{</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">          1 : #define NRF24L01_CMD_R_REGISTER    (uint8_t)0x00  ///&lt; Register read 0b000XXXXX where XXXXX = 5 bit Register Map Address</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">          1 : #define NRF24L01_CMD_W_REGISTER    (uint8_t)0x20  ///&lt; Register write 0b001XXXXX where XXXXX = 5 bit Register Map Address</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">          1 : #define NRF24L01_CMD_R_RX_PAYLOAD  (uint8_t)0x61  ///&lt; Read RX payload</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">          1 : #define NRF24L01_CMD_W_TX_PAYLOAD  (uint8_t)0xA0  ///&lt; Write TX payload</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">          1 : #define NRF24L01_CMD_FLUSH_TX      (uint8_t)0xE1  ///&lt; Flush TX FIFO</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">          1 : #define NRF24L01_CMD_FLUSH_RX      (uint8_t)0xE2  ///&lt; Flush RX FIFO</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">          1 : #define NRF24L01_CMD_REUSE_TX_PL   (uint8_t)0xE3  ///&lt; Reuse TX payload</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">          1 : #define NRF24L01_CMD_ACTIVATE      (uint8_t)0x50  ///&lt; (De)Activates R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK features</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">          1 : #define NRF24L01_CMD_NOP           (uint8_t)0xFF  ///&lt; No operation (used for reading status register for example)</span></a>
<a name="156"><span class="lineNum">     156 </span>            : /// @}</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            : /** @name Feature Commands</a>
<a name="159"><span class="lineNum">     159 </span>            :  *      @brief NRF24L01 special feature command definitions</a>
<a name="160"><span class="lineNum">     160 </span>            :  * </a>
<a name="161"><span class="lineNum">     161 </span>            :  *      These commands are only valid after the ACTIVATE command has been send to toggle on the NRF24L01 special features</a>
<a name="162"><span class="lineNum">     162 </span>            :  *      Format is &lt;b&gt;NRF24L01_FEATURE_CMD_x&lt;/b&gt; where &lt;b&gt;x&lt;/b&gt; is the name assigned to the command by the datasheet</a>
<a name="163"><span class="lineNum">     163 </span>            :  */</a>
<a name="164"><span class="lineNum">     164 </span>            : /// @{</a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_CMD_R_RX_PL_WID             (uint8_t)0x60  ///&lt; Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO.</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_CMD_W_ACK_PAYLOAD       (uint8_t)0xA8  ///&lt; Write ACK payload 0b10101XXX where XXX = 3 bit pipe identifier</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_CMD_W_TX_PAYLOAD_NOACK  (uint8_t)0xB0  ///&lt; Write TX payload and disable AUTOACK</span></a>
<a name="168"><span class="lineNum">     168 </span>            : /// @}</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            : /** @name General Register Addresses</a>
<a name="172"><span class="lineNum">     172 </span>            :  *      @brief NRF24L01 register address definitions</a>
<a name="173"><span class="lineNum">     173 </span>            :  * </a>
<a name="174"><span class="lineNum">     174 </span>            :  *      Format is &lt;b&gt;NRF24L01_REG_ADDR_r&lt;/b&gt; where &lt;b&gt;r&lt;/b&gt; is the name assigned to the register by the datasheet</a>
<a name="175"><span class="lineNum">     175 </span>            :  */</a>
<a name="176"><span class="lineNum">     176 </span>            : /// @{</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_CONFIG       (uint8_t)0x00  ///&lt; Configuration register address</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_EN_AA        (uint8_t)0x01  ///&lt; Enable &quot;Auto acknowledgment&quot; control register address</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_EN_RXADDR    (uint8_t)0x02  ///&lt; Enable RX addresses register address</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_SETUP_AW     (uint8_t)0x03  ///&lt; Setup of address widths register address</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_SETUP_RETR   (uint8_t)0x04  ///&lt; Setup of automatic retransmit register address</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RF_CH        (uint8_t)0x05  ///&lt; RF channel register address</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RF_SETUP     (uint8_t)0x06  ///&lt; RF setup register register address</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_STATUS       (uint8_t)0x07  ///&lt; Status register address</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_OBSERVE_TX   (uint8_t)0x08  ///&lt; Transmit observe register address</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_CD           (uint8_t)0x09  ///&lt; Received power detector register address</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_ADDR_P0   (uint8_t)0x0A  ///&lt; Receive address data pipe 0 register address</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_ADDR_P1   (uint8_t)0x0B  ///&lt; Receive address data pipe 1 register address</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_ADDR_P2   (uint8_t)0x0C  ///&lt; Receive address data pipe 2 register address</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_ADDR_P3   (uint8_t)0x0D  ///&lt; Receive address data pipe 3 register address</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_ADDR_P4   (uint8_t)0x0E  ///&lt; Receive address data pipe 4 register address</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_ADDR_P5   (uint8_t)0x0F  ///&lt; Receive address data pipe 5 register address</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_TX_ADDR      (uint8_t)0x10  ///&lt; Transmit address register address</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_PW_P0     (uint8_t)0x11  ///&lt; Number of bytes in RX payload in data pipe 0 register address</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_PW_P1     (uint8_t)0x12  ///&lt; Number of bytes in RX payload in data pipe 1 register address</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_PW_P2     (uint8_t)0x13  ///&lt; Number of bytes in RX payload in data pipe 2 register address</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_PW_P3     (uint8_t)0x14  ///&lt; Number of bytes in RX payload in data pipe 3 register address</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_PW_P4     (uint8_t)0x15  ///&lt; Number of bytes in RX payload in data pipe 4 register address</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_RX_PW_P5     (uint8_t)0x16  ///&lt; Number of bytes in RX payload in data pipe 5 register address</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">          1 : #define NRF24L01_REG_ADDR_FIFO_STATUS  (uint8_t)0x17  ///&lt; FIFO status register address</span></a>
<a name="201"><span class="lineNum">     201 </span>            : /// @}</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : /** @name Feature Registers</a>
<a name="204"><span class="lineNum">     204 </span>            :  *      @brief NRF24L01 special feature register address definitions</a>
<a name="205"><span class="lineNum">     205 </span>            :  * </a>
<a name="206"><span class="lineNum">     206 </span>            :  *      Format is &lt;b&gt;NRF24L01_FEATURE_REG_ADDR_x&lt;/b&gt; where &lt;b&gt;x&lt;/b&gt; is the name assigned to the special feature register by the datasheet</a>
<a name="207"><span class="lineNum">     207 </span>            :  */</a>
<a name="208"><span class="lineNum">     208 </span>            : /// @{</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_REG_ADDR_DYNPD    (uint8_t)0x1C  ///&lt; Enable dynamic payload length register address</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_REG_ADDR_FEATURE  (uint8_t)0x1D  ///&lt; Feature register address</span></a>
<a name="211"><span class="lineNum">     211 </span>            : /// @}</a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            :  </a>
<a name="217"><span class="lineNum">     217 </span>            : /** @defgroup reg_bits   NRF24L01 SPI Register Bit Definitions  </a>
<a name="218"><span class="lineNum">     218 </span>            :  *  </a>
<a name="219"><span class="lineNum">     219 </span>            :  *  These definitions should be used when trying to control a specific property of the NRF24L01 which could be represented by one of more bits. For definitions designed for masking see @ref reg_masks</a>
<a name="220"><span class="lineNum">     220 </span>            :  * </a>
<a name="221"><span class="lineNum">     221 </span>            :  *  The naming convention for all definitions is &lt;b&gt;NRF24L01_r_REG_BIT_x&lt;/b&gt; where &lt;b&gt;r&lt;/b&gt; is the register name where the bit is found and &lt;b&gt;x&lt;/b&gt; is the name assigned to the register bit by the datasheet</a>
<a name="222"><span class="lineNum">     222 </span>            :  *  If register contains a bit field then REG_BIT is pluralized to REG_BITS</a>
<a name="223"><span class="lineNum">     223 </span>            :  */ </a>
<a name="224"><span class="lineNum">     224 </span>            : /// @{</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span>            : /** @name Configuration Register (CONFIG)</a>
<a name="227"><span class="lineNum">     227 </span>            :  *  @brief Contains IRQ masks, CRC options, and operating mode controls</a>
<a name="228"><span class="lineNum">     228 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=53&amp;search=%22CONFIG%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="229"><span class="lineNum">     229 </span>            :  */ </a>
<a name="230"><span class="lineNum">     230 </span>            : /// @{</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_MASK_RX_DR      (uint8_t)0x40  ///&lt; RX_DR[6] bit in CONFIG register</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_MASK_TX_DS      (uint8_t)0x20  ///&lt; TX_DS[5] bit in CONFIG register</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT     (uint8_t)0x10  ///&lt; MAX_RT[4] bit in CONFIG register</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_EN_CRC          (uint8_t)0x08  ///&lt; EN_CRC[3] bit in CONFIG register</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_CRCO            (uint8_t)0x04  ///&lt; CRCO[2] bit in CONFIG register</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_PWR_UP          (uint8_t)0x02  ///&lt; PWR_UP[1] bit in CONFIG register</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_REG_BIT_PRIM_RX         (uint8_t)0x01  ///&lt; PRIM_RX[0] bit in CONFIG register</span></a>
<a name="238"><span class="lineNum">     238 </span>            : /// @}</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            : /** @name Enhanced ShockBurst™ Enable Register (EN_AA)</a>
<a name="241"><span class="lineNum">     241 </span>            :  *  @brief Contains enable bits for Enhanced ShockBurst™ on each RX pipe</a>
<a name="242"><span class="lineNum">     242 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_AA%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="243"><span class="lineNum">     243 </span>            :  */ </a>
<a name="244"><span class="lineNum">     244 </span>            : /// @{</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_REG_BIT_ENAA_P5          (uint8_t)0x20  ///&lt; ENAA_P5[5] bit in EN_AA register</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_REG_BIT_ENAA_P4          (uint8_t)0x10  ///&lt; ENAA_P4[4] bit in EN_AA register</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_REG_BIT_ENAA_P3          (uint8_t)0x08  ///&lt; ENAA_P3[3] bit in EN_AA register</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_REG_BIT_ENAA_P2          (uint8_t)0x04  ///&lt; ENAA_P2[2] bit in EN_AA register</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_REG_BIT_ENAA_P1          (uint8_t)0x02  ///&lt; ENAA_P1[1] bit in EN_AA register</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_REG_BIT_ENAA_P0          (uint8_t)0x01  ///&lt; ENAA_P0[0] bit in EN_AA register</span></a>
<a name="251"><span class="lineNum">     251 </span>            : /// @}</a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            : /** @name RX Pipe Enable Register (EN_RXADDR)</a>
<a name="254"><span class="lineNum">     254 </span>            :  *  @brief Contains enable bits for each RX pipe</a>
<a name="255"><span class="lineNum">     255 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_RXADDR%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="256"><span class="lineNum">     256 </span>            :  */ </a>
<a name="257"><span class="lineNum">     257 </span>            : /// @{</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_REG_BIT_ERX_P5       (uint8_t)0x20  ///&lt; </span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_REG_BIT_ERX_P4       (uint8_t)0x10  ///&lt;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_REG_BIT_ERX_P3       (uint8_t)0x08  ///&lt;</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_REG_BIT_ERX_P2       (uint8_t)0x04  ///&lt;</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_REG_BIT_ERX_P1       (uint8_t)0x02  ///&lt;</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_REG_BIT_ERX_P0       (uint8_t)0x01  ///&lt;</span></a>
<a name="264"><span class="lineNum">     264 </span>            : /// @}</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            : /** @name Pipe Address Width Common Configuration Register (SETUP_AW)</a>
<a name="267"><span class="lineNum">     267 </span>            :  *  @brief Contains the common address width configuration bits which apply to all pipes</a>
<a name="268"><span class="lineNum">     268 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22SETUP_AW%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="269"><span class="lineNum">     269 </span>            :  */ </a>
<a name="270"><span class="lineNum">     270 </span>            : /// @{</a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">          1 : #define NRF24L01_SETUP_AW_REG_BITS_AW           (uint8_t)0x03  ///&lt; AW[1:0] bits in SETUP_AW register</span></a>
<a name="272"><span class="lineNum">     272 </span>            : /// @}</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            : /** @name Automatic Retransmission Configuration Register (SETUP_RETR)</a>
<a name="275"><span class="lineNum">     275 </span>            :  *  @brief Contains the automatic retransmit delay configuration and the automatic retransmit count configuration</a>
<a name="276"><span class="lineNum">     276 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22SETUP_RETR%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="277"><span class="lineNum">     277 </span>            :  */</a>
<a name="278"><span class="lineNum">     278 </span>            : /// @{</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">          1 : #define NRF24L01_SETUP_RETR_REG_BITS_ARD        (uint8_t)0xF0  ///&lt; ARD[7:4] bits in SETUP_RETR register</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">          1 : #define NRF24L01_SETUP_RETR_REG_BITS_ARC        (uint8_t)0x0F  ///&lt; ARC[3:0] bits in SETUP_RETR register</span></a>
<a name="281"><span class="lineNum">     281 </span>            : /// @}</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            : /** @name RF Channel Configuration Register (RF_CH)</a>
<a name="284"><span class="lineNum">     284 </span>            :  *  @brief Contains the nRF24L01 operating channel frequency as an offset of 2400MHz</a>
<a name="285"><span class="lineNum">     285 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22RF_CH%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="286"><span class="lineNum">     286 </span>            :  */</a>
<a name="287"><span class="lineNum">     287 </span>            : /// @{</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">          1 : #define NRF24L01_RF_CH_REG_BITS_RF_CH           (uint8_t)0x7F  ///&lt; RF_CH[6:0] bits in RF_CH register</span></a>
<a name="289"><span class="lineNum">     289 </span>            : /// @}</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : /** @name RF Configuration Register (RF_SETUP)</a>
<a name="292"><span class="lineNum">     292 </span>            :  *  @brief Contains the PLL force bit, the RF TX output power bits, and the LNA gain configuration bits</a>
<a name="293"><span class="lineNum">     293 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22RF_SETUP%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="294"><span class="lineNum">     294 </span>            :  */</a>
<a name="295"><span class="lineNum">     295 </span>            : /// @{</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">          1 : #define NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK      (uint8_t)0x10  ///&lt; PLL_LOCK[5] bit in RF_SETUP register</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">          1 : #define NRF24L01_RF_SETUP_REG_BIT_RF_DR         (uint8_t)0x08  ///&lt; RF_DR[4] bit in RF_SETUP register</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">          1 : #define NRF24L01_RF_SETUP_REG_BITS_RF_PWR       (uint8_t)0x06  ///&lt; RF_PWR[2:1] bits in RF_SETUP register</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">          1 : #define NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR     (uint8_t)0x01  ///&lt; LNA_HCURR[0] bit in RF_SETUP register</span></a>
<a name="300"><span class="lineNum">     300 </span>            : /// @}</a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            : /** @name Device Status Register (STATUS)</a>
<a name="303"><span class="lineNum">     303 </span>            :  *  @brief Contains the RX data ready, TX data sent and maximum retransmits exceeded interrupt assertion bits, the RX active data pipe bits, and the TX FIFO full bit</a>
<a name="304"><span class="lineNum">     304 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22STATUS%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="305"><span class="lineNum">     305 </span>            :  */</a>
<a name="306"><span class="lineNum">     306 </span>            : /// @{</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_REG_BIT_RX_DR           (uint8_t)0x40  ///&lt; RX_DR[6] interrupt flag bit in STATUS register</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_REG_BIT_TX_DS           (uint8_t)0x20  ///&lt; TX_DS[5] interrupt flag bit in STATUS register</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_REG_BIT_MAX_RT          (uint8_t)0x10  ///&lt; MAX_RT[4] interrupt flag bit in STATUS register</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_REG_BITS_RX_P_NO        (uint8_t)0x0E  ///&lt; RX_P_NO[3:1] pipe number bits in STATUS register</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_REG_BIT_TX_FULL         (uint8_t)0x01  ///&lt; TX_FULL[0] flag bit in STATUS register</span></a>
<a name="312"><span class="lineNum">     312 </span>            : /// @}</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            : /** @name Transmission Observation Register (OBSERVE_TX)</a>
<a name="315"><span class="lineNum">     315 </span>            :  *  @brief Contains the lost packet count bits and packet retransmission count bits</a>
<a name="316"><span class="lineNum">     316 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22OBSERVE_TX%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="317"><span class="lineNum">     317 </span>            :  */</a>
<a name="318"><span class="lineNum">     318 </span>            : /// @{</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">          1 : #define NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT   (uint8_t)0xF0  ///&lt; PLOS_CNT[7:4] lost packet count bits in OBSERVE_TX register</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineCov">          1 : #define NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT    (uint8_t)0x0F  ///&lt; ARC_CNT[3:0] resent packet count bits in OBSERVE_TX register</span></a>
<a name="321"><span class="lineNum">     321 </span>            : /// @}</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            : /** @name Carrier Detect Register (CD)</a>
<a name="324"><span class="lineNum">     324 </span>            :  *  @brief Contains the carrier detect bit which is used to detect channel interference</a>
<a name="325"><span class="lineNum">     325 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22CD%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="326"><span class="lineNum">     326 </span>            :  */</a>
<a name="327"><span class="lineNum">     327 </span>            : /// @{</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">          1 : #define NRF24L01_CD_REG_BIT_CD                  (uint8_t)0x01  ///&lt; CD[0] bit in CD register</span></a>
<a name="329"><span class="lineNum">     329 </span>            : /// @}</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            : /** @name RX Pipe 0 Payload Width Register (RX_PW_P0)</a>
<a name="332"><span class="lineNum">     332 </span>            :  *  @brief Contains the number of bytes in RX payload in data pipe 0 (1 to 32 bytes)</a>
<a name="333"><span class="lineNum">     333 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=56&amp;search=%22RX_PW_P0%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="334"><span class="lineNum">     334 </span>            :  */</a>
<a name="335"><span class="lineNum">     335 </span>            : /// @{</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0     (uint8_t)0x3F  ///&lt; RX_PW_P0[5:0] bits in RX_PW_P0 register</span></a>
<a name="337"><span class="lineNum">     337 </span>            : /// @}</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            : /** @name RX Pipe 1 Payload Width Register (RX_PW_P1)</a>
<a name="340"><span class="lineNum">     340 </span>            :  *  @brief Contains the number of bytes in RX payload in data pipe 1 (1 to 32 bytes)</a>
<a name="341"><span class="lineNum">     341 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=56&amp;search=%22RX_PW_P1%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="342"><span class="lineNum">     342 </span>            :  */</a>
<a name="343"><span class="lineNum">     343 </span>            : /// @{</a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1     (uint8_t)0x3F  ///&lt; RX_PW_P1[5:0] bits in RX_PW_P1 register</span></a>
<a name="345"><span class="lineNum">     345 </span>            : /// @}</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            : /** @name RX Pipe 2 Payload Width Register (RX_PW_P2)</a>
<a name="348"><span class="lineNum">     348 </span>            :  *  @brief Contains the number of bytes in RX payload in data pipe 2 (1 to 32 bytes)</a>
<a name="349"><span class="lineNum">     349 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=56&amp;search=%22RX_PW_P2%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="350"><span class="lineNum">     350 </span>            :  */</a>
<a name="351"><span class="lineNum">     351 </span>            : /// @{</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2     (uint8_t)0x3F  ///&lt; RX_PW_P2[5:0] bits in RX_PW_P2 register</span></a>
<a name="353"><span class="lineNum">     353 </span>            : /// @}</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            : /** @name RX Pipe 3 Payload Width Register (RX_PW_P3)</a>
<a name="356"><span class="lineNum">     356 </span>            :  *  @brief Contains the number of bytes in RX payload in data pipe 3 (1 to 32 bytes)</a>
<a name="357"><span class="lineNum">     357 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=56&amp;search=%22RX_PW_P3%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="358"><span class="lineNum">     358 </span>            :  */</a>
<a name="359"><span class="lineNum">     359 </span>            : /// @{</a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3     (uint8_t)0x3F  ///&lt; RX_PW_P3[5:0] bits in RX_PW_P3 register</span></a>
<a name="361"><span class="lineNum">     361 </span>            : /// @}</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            : /** @name RX Pipe 4 Payload Width Register (RX_PW_P4)</a>
<a name="364"><span class="lineNum">     364 </span>            :  *  @brief Contains the number of bytes in RX payload in data pipe 4 (1 to 32 bytes)</a>
<a name="365"><span class="lineNum">     365 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=56&amp;search=%22RX_PW_P4%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="366"><span class="lineNum">     366 </span>            :  */</a>
<a name="367"><span class="lineNum">     367 </span>            : /// @{</a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4     (uint8_t)0x3F  ///&lt; RX_PW_P4[5:0] bits in RX_PW_P4 register</span></a>
<a name="369"><span class="lineNum">     369 </span>            : /// @}</a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span>            : /** @name RX Pipe 5 Payload Width Register (RX_PW_P5)</a>
<a name="372"><span class="lineNum">     372 </span>            :  *  @brief Contains the number of bytes in RX payload in data pipe 5 (1 to 32 bytes)</a>
<a name="373"><span class="lineNum">     373 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=57&amp;search=%22RX_PW_P5%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="374"><span class="lineNum">     374 </span>            :  */</a>
<a name="375"><span class="lineNum">     375 </span>            : /// @{</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5     (uint8_t)0x3F  ///&lt; RX_PW_P5[5:0] bits in RX_PW_P5 register</span></a>
<a name="377"><span class="lineNum">     377 </span>            : /// @}</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            : /** @name FIFO Status Register (FIFO_STATUS)</a>
<a name="380"><span class="lineNum">     380 </span>            :  *  @brief Contains the TX packet in reuse flag bit, the TX FIFO full flag bit, the TX FIFO empty flag bit, the RX FIFO full flag bit, and the RX FIFO empty flag bit</a>
<a name="381"><span class="lineNum">     381 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=57&amp;search=%22FIFO_STATUS%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="382"><span class="lineNum">     382 </span>            :  */</a>
<a name="383"><span class="lineNum">     383 </span>            : /// @{</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE   (uint8_t)0x40  ///&lt; TX_REUSE[5] status bit in FIFO_STATUS register</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL    (uint8_t)0x20  ///&lt; TX_FULL[6] status bit in FIFO_STATUS register</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY   (uint8_t)0x10  ///&lt; TX_EMPTY[4] status bits [5:4] in FIFO_STATUS register</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL    (uint8_t)0x02  ///&lt; RX_FULL[1] status bit in FIFO_STATUS register</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY   (uint8_t)0x01  ///&lt; RX_EMPTY[0] status bit in FIFO_STATUS register</span></a>
<a name="389"><span class="lineNum">     389 </span>            : /// @}</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            : /** @name Dynamic Payload Length Enable Configuration Register (DYNPD)</a>
<a name="392"><span class="lineNum">     392 </span>            :  *  @brief Contains the dynamic payload length enable bits for each pipe</a>
<a name="393"><span class="lineNum">     393 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=58&amp;search=%22DYNPD%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="394"><span class="lineNum">     394 </span>            :  */</a>
<a name="395"><span class="lineNum">     395 </span>            : /// @{</a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_REG_BIT_DPL_P5           (uint8_t)0x20  ///&lt;</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_REG_BIT_DPL_P4           (uint8_t)0x10  ///&lt;</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_REG_BIT_DPL_P3           (uint8_t)0x08  ///&lt;</span></a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_REG_BIT_DPL_P2           (uint8_t)0x04  ///&lt;</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_REG_BIT_DPL_P1           (uint8_t)0x02  ///&lt;</span></a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_REG_BIT_DPL_P0           (uint8_t)0x01  ///&lt;</span></a>
<a name="402"><span class="lineNum">     402 </span>            : /// @}</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            : /** @name Special Feature Register (FEATURE)</a>
<a name="405"><span class="lineNum">     405 </span>            :  *  @brief Contains the enable bits for the NRF24L01 special features</a>
<a name="406"><span class="lineNum">     406 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=58&amp;search=%22FEATURE%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="407"><span class="lineNum">     407 </span>            :  */</a>
<a name="408"><span class="lineNum">     408 </span>            : /// @{</a>
<a name="409"><span class="lineNum">     409 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_REG_BIT_EN_DPL         (uint8_t)0x04  ///&lt; EN_DPL[2] bit in FEATURE register</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY     (uint8_t)0x02  ///&lt; EN_ACK_PAY[1] bit in FEATURE register</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineCov">          1 : #define NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK     (uint8_t)0x01  ///&lt; EN_DYN_ACK[0] bit in FEATURE register</span></a>
<a name="412"><span class="lineNum">     412 </span>            : /// @}</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span>            : /// @} reg_bits</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            : </a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            : /** @defgroup reg_masks   NRF24L01 SPI Register Mask Definitions  </a>
<a name="419"><span class="lineNum">     419 </span>            :  *  </a>
<a name="420"><span class="lineNum">     420 </span>            :  *  These definitions should be used when trying to mask out on or more properties of the NRF24L01. For individual bit definitions  see @ref reg_bits</a>
<a name="421"><span class="lineNum">     421 </span>            :  * </a>
<a name="422"><span class="lineNum">     422 </span>            :  *  The naming convention for all definitions is &lt;b&gt;NRF24L01_r_MASK_x&lt;/b&gt; where &lt;b&gt;r&lt;/b&gt; is the register name where the bit is found and &lt;b&gt;x&lt;/b&gt; an arbitrary assigned name</a>
<a name="423"><span class="lineNum">     423 </span>            :  *  Each register also has a full mask defined for it under the name &lt;b&gt;NRF24L01_r_MASK_REG&lt;/b&gt;</a>
<a name="424"><span class="lineNum">     424 </span>            :  */ </a>
<a name="425"><span class="lineNum">     425 </span>            : /// @{</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span>            : /** @name Configuration Register (CONFIG) </a>
<a name="429"><span class="lineNum">     429 </span>            :  *      @brief Provides a register mask, an interrupt mask and a CRC mask</a>
<a name="430"><span class="lineNum">     430 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=53&amp;search=%22CONFIG%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="431"><span class="lineNum">     431 </span>            :  */</a>
<a name="432"><span class="lineNum">     432 </span>            : /// @{</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            : ///&lt; Mask for all defined bits[6:0] in CONFIG register </a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_MASK_REG        (uint8_t)(                                \</span></a>
<a name="436"><span class="lineNum">     436 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_MASK_RX_DR  | \</a>
<a name="437"><span class="lineNum">     437 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_MASK_TX_DS  | \</a>
<a name="438"><span class="lineNum">     438 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT | \</a>
<a name="439"><span class="lineNum">     439 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_EN_CRC      | \</a>
<a name="440"><span class="lineNum">     440 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_CRCO        | \</a>
<a name="441"><span class="lineNum">     441 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_PWR_UP      | \</a>
<a name="442"><span class="lineNum">     442 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_PRIM_RX       \</a>
<a name="443"><span class="lineNum">     443 </span>            :                                                                                 )</a>
<a name="444"><span class="lineNum">     444 </span>            : ///&lt; Mask for INTERRUPT[6:4] bits in CONFIG register </a>
<a name="445"><span class="lineNum">     445 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_MASK_INTERRUPT_MASKS (uint8_t)(                           \</span></a>
<a name="446"><span class="lineNum">     446 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_MASK_RX_DR  | \</a>
<a name="447"><span class="lineNum">     447 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_MASK_TX_DS  | \</a>
<a name="448"><span class="lineNum">     448 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT   \</a>
<a name="449"><span class="lineNum">     449 </span>            :                                                                                 )</a>
<a name="450"><span class="lineNum">     450 </span>            : ///&lt; Mask for CRC[3:2] bits in CONFIG register </a>
<a name="451"><span class="lineNum">     451 </span><span class="lineCov">          1 : #define NRF24L01_CONFIG_MASK_CRC                (uint8_t)(                                \</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_EN_CRC      | \</a>
<a name="453"><span class="lineNum">     453 </span>            :                                                                                         NRF24L01_CONFIG_REG_BIT_CRCO          \</a>
<a name="454"><span class="lineNum">     454 </span>            :                                                                                 )</a>
<a name="455"><span class="lineNum">     455 </span>            : /// @}</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            : /** @name Enhanced ShockBurst™ Enable Register (EN_AA)</a>
<a name="459"><span class="lineNum">     459 </span>            :  *  @brief Provides a register mask</a>
<a name="460"><span class="lineNum">     460 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_AA%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="461"><span class="lineNum">     461 </span>            :  */ </a>
<a name="462"><span class="lineNum">     462 </span>            : /// @{</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            : ///&lt; Mask for all defined bits[5:0] in EN_AA register </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineCov">          1 : #define NRF24L01_EN_AA_MASK_REG         (uint8_t)(                                \</span></a>
<a name="466"><span class="lineNum">     466 </span>            :                                                                                         NRF24L01_EN_AA_REG_BIT_ENAA_P5      | \</a>
<a name="467"><span class="lineNum">     467 </span>            :                                                                                         NRF24L01_EN_AA_REG_BIT_ENAA_P4      | \</a>
<a name="468"><span class="lineNum">     468 </span>            :                                                                                         NRF24L01_EN_AA_REG_BIT_ENAA_P3      | \</a>
<a name="469"><span class="lineNum">     469 </span>            :                                                                                         NRF24L01_EN_AA_REG_BIT_ENAA_P2      | \</a>
<a name="470"><span class="lineNum">     470 </span>            :                                                                                         NRF24L01_EN_AA_REG_BIT_ENAA_P1      | \</a>
<a name="471"><span class="lineNum">     471 </span>            :                                                                                         NRF24L01_EN_AA_REG_BIT_ENAA_P0        \</a>
<a name="472"><span class="lineNum">     472 </span>            :                                                                                 )</a>
<a name="473"><span class="lineNum">     473 </span>            : /// @}</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            : /** @name RX Pipe Enable Register (EN_RXADDR)</a>
<a name="477"><span class="lineNum">     477 </span>            :  *  @brief Provides a register mask</a>
<a name="478"><span class="lineNum">     478 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_RXADDR%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="479"><span class="lineNum">     479 </span>            :  */ </a>
<a name="480"><span class="lineNum">     480 </span>            : /// @{</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : ///&lt; Mask for all defined bits[5:0] in EN_RXADDR register </a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">          1 : #define NRF24L01_EN_RXADDR_MASK_REG     (uint8_t)(                                \</span></a>
<a name="484"><span class="lineNum">     484 </span>            :                                                                                         NRF24L01_EN_RXADDR_REG_BIT_ERX_P5   | \</a>
<a name="485"><span class="lineNum">     485 </span>            :                                                                                         NRF24L01_EN_RXADDR_REG_BIT_ERX_P4   | \</a>
<a name="486"><span class="lineNum">     486 </span>            :                                                                                         NRF24L01_EN_RXADDR_REG_BIT_ERX_P3   | \</a>
<a name="487"><span class="lineNum">     487 </span>            :                                                                                         NRF24L01_EN_RXADDR_REG_BIT_ERX_P2   | \</a>
<a name="488"><span class="lineNum">     488 </span>            :                                                                                         NRF24L01_EN_RXADDR_REG_BIT_ERX_P1   | \</a>
<a name="489"><span class="lineNum">     489 </span>            :                                                                                         NRF24L01_EN_RXADDR_REG_BIT_ERX_P0     \</a>
<a name="490"><span class="lineNum">     490 </span>            :                                                                                 )</a>
<a name="491"><span class="lineNum">     491 </span>            : /// @}</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span>            : /** @name Pipe Address Width Common Configuration Register (SETUP_AW)</a>
<a name="495"><span class="lineNum">     495 </span>            :  *  @brief Provides a register mask</a>
<a name="496"><span class="lineNum">     496 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22SETUP_AW%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="497"><span class="lineNum">     497 </span>            :  */ </a>
<a name="498"><span class="lineNum">     498 </span>            : /// @{</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span>            : ///&lt; Mask for all defined bits[1:0] in AW register</a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">          1 : #define NRF24L01_SETUP_AW_MASK_REG      (uint8_t)NRF24L01_SETUP_AW_REG_BITS_AW</span></a>
<a name="502"><span class="lineNum">     502 </span>            : /// @}</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            : /** @name Automatic Retransmission Configuration Register (SETUP_RETR)</a>
<a name="506"><span class="lineNum">     506 </span>            :  *  @brief Provides a register mask</a>
<a name="507"><span class="lineNum">     507 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22SETUP_RETR%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="508"><span class="lineNum">     508 </span>            :  */</a>
<a name="509"><span class="lineNum">     509 </span>            : /// @{</a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span>            : ///&lt; Mask for all defined bits[7:0] in SETUP_RETR register </a>
<a name="512"><span class="lineNum">     512 </span><span class="lineCov">          1 : #define NRF24L01_SETUP_RETR_MASK_REG    (uint8_t)(                                \</span></a>
<a name="513"><span class="lineNum">     513 </span>            :                                                                                         NRF24L01_SETUP_RETR_REG_BITS_ARD    | \</a>
<a name="514"><span class="lineNum">     514 </span>            :                                                                                         NRF24L01_SETUP_RETR_REG_BITS_ARC      \</a>
<a name="515"><span class="lineNum">     515 </span>            :                                                                                 )</a>
<a name="516"><span class="lineNum">     516 </span>            : /// @}</a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            : /** @name RF Channel Configuration Register (RF_CH)</a>
<a name="520"><span class="lineNum">     520 </span>            :  *  @brief Provides a register mask</a>
<a name="521"><span class="lineNum">     521 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22RF_CH%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="522"><span class="lineNum">     522 </span>            :  */</a>
<a name="523"><span class="lineNum">     523 </span>            : /// @{</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span>            : ///&lt; Mask for all defined bits[6:0] in RF_CH register </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">          1 : #define NRF24L01_RF_CH_MASK_REG         (uint8_t)NRF24L01_RF_CH_REG_BITS_RF_CH</span></a>
<a name="527"><span class="lineNum">     527 </span>            : /// @}</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<a name="530"><span class="lineNum">     530 </span>            : /** @name RF Configuration Register (RF_SETUP)</a>
<a name="531"><span class="lineNum">     531 </span>            :  *  @brief Provides a register mask</a>
<a name="532"><span class="lineNum">     532 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=54&amp;search=%22RF_SETUP%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="533"><span class="lineNum">     533 </span>            :  */</a>
<a name="534"><span class="lineNum">     534 </span>            : /// @{</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span>            : ///&lt; Mask for all defined bits[4:0] in RF_SETUP register </a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">          1 : #define NRF24L01_RF_SETUP_MASK_REG      (uint8_t)(                                \</span></a>
<a name="538"><span class="lineNum">     538 </span>            :                                                                                         NRF24L01_RF_SETUP_REG_BIT_PLL_LOCK  | \</a>
<a name="539"><span class="lineNum">     539 </span>            :                                                                                         NRF24L01_RF_SETUP_REG_BIT_RF_DR     | \</a>
<a name="540"><span class="lineNum">     540 </span>            :                                                                                         NRF24L01_RF_SETUP_REG_BITS_RF_PWR   | \</a>
<a name="541"><span class="lineNum">     541 </span>            :                                                                                         NRF24L01_RF_SETUP_REG_BIT_LNA_HCURR   \</a>
<a name="542"><span class="lineNum">     542 </span>            :                                                                                 )</a>
<a name="543"><span class="lineNum">     543 </span>            : /// @}</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            : /** @name Device Status Register (STATUS)</a>
<a name="547"><span class="lineNum">     547 </span>            :  *  @brief Provides a register mask and an IRQ flags mask</a>
<a name="548"><span class="lineNum">     548 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22STATUS%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="549"><span class="lineNum">     549 </span>            :  */</a>
<a name="550"><span class="lineNum">     550 </span>            : /// @{</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            : ///&lt; Mask for all defined bits[6:0] in STATUS register </a>
<a name="553"><span class="lineNum">     553 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_MASK_REG                (uint8_t)(                                \</span></a>
<a name="554"><span class="lineNum">     554 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_RX_DR       | \</a>
<a name="555"><span class="lineNum">     555 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_TX_DS       | \</a>
<a name="556"><span class="lineNum">     556 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_MAX_RT      | \</a>
<a name="557"><span class="lineNum">     557 </span>            :                                                                                         NRF24L01_STATUS_REG_BITS_RX_P_NO    | \</a>
<a name="558"><span class="lineNum">     558 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_TX_FULL       \</a>
<a name="559"><span class="lineNum">     559 </span>            :                                                                                 )</a>
<a name="560"><span class="lineNum">     560 </span>            : ///&lt; Mask for IRQ[6:4] interrupt flag bits in STATUS register</a>
<a name="561"><span class="lineNum">     561 </span><span class="lineCov">          1 : #define NRF24L01_STATUS_MASK_IRQ_FLAGS  (uint8_t)(                                \</span></a>
<a name="562"><span class="lineNum">     562 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_RX_DR       | \</a>
<a name="563"><span class="lineNum">     563 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_TX_DS       | \</a>
<a name="564"><span class="lineNum">     564 </span>            :                                                                                         NRF24L01_STATUS_REG_BIT_MAX_RT        \</a>
<a name="565"><span class="lineNum">     565 </span>            :                                                                                 )</a>
<a name="566"><span class="lineNum">     566 </span>            : /// @}</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span>            : /** @name Transmission Observation Register (OBSERVE_TX)</a>
<a name="570"><span class="lineNum">     570 </span>            :  *  @brief Provides a register mask</a>
<a name="571"><span class="lineNum">     571 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22OBSERVE_TX%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="572"><span class="lineNum">     572 </span>            :  */</a>
<a name="573"><span class="lineNum">     573 </span>            : /// @{</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            : ///&lt; Mask for all defined bits[7:0] in OBSERVE_TX register </a>
<a name="576"><span class="lineNum">     576 </span><span class="lineCov">          1 : #define NRF24L01_OBSERVE_TX_MASK_REG            (uint8_t)(                                  \</span></a>
<a name="577"><span class="lineNum">     577 </span>            :                                                                                                         NRF24L01_OBSERVE_TX_REG_BITS_PLOS_CNT | \</a>
<a name="578"><span class="lineNum">     578 </span>            :                                                                                                         NRF24L01_OBSERVE_TX_REG_BITS_ARC_CNT    \</a>
<a name="579"><span class="lineNum">     579 </span>            :                                                                                                 )</a>
<a name="580"><span class="lineNum">     580 </span>            : /// @}</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span>            : /** @name Carrier Detect Register (CD)</a>
<a name="584"><span class="lineNum">     584 </span>            :  *  @brief Provides a register mask</a>
<a name="585"><span class="lineNum">     585 </span>            :  *  @details &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22CD%22&quot;&gt;&lt;b&gt;&lt;u&gt;View details in datasheet&lt;/u&gt;&lt;/b&gt;&lt;/a&gt; for more information</a>
<a name="586"><span class="lineNum">     586 </span>            :  */</a>
<a name="587"><span class="lineNum">     587 </span>            : /// @{</a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span>            : ///&lt; Mask for all defined bits[0:0] in CD register </a>
<a name="590"><span class="lineNum">     590 </span><span class="lineCov">          1 : #define NRF24L01_CD_MASK_REG                    (uint8_t)NRF24L01_CD_REG_BIT_CD</span></a>
<a name="591"><span class="lineNum">     591 </span>            : /// @}</a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 : #define NRF24L01_RX_PW_P0_MASK_REG              (uint8_t)NRF24L01_RX_PW_P0_REG_BITS_RX_PW_P0</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 : #define NRF24L01_RX_PW_P1_MASK_REG              (uint8_t)NRF24L01_RX_PW_P1_REG_BITS_RX_PW_P1  </span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 : #define NRF24L01_RX_PW_P2_MASK_REG              (uint8_t)NRF24L01_RX_PW_P2_REG_BITS_RX_PW_P2 </span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 : #define NRF24L01_RX_PW_P3_MASK_REG              (uint8_t)NRF24L01_RX_PW_P3_REG_BITS_RX_PW_P3 </span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 : #define NRF24L01_RX_PW_P4_MASK_REG              (uint8_t)NRF24L01_RX_PW_P4_REG_BITS_RX_PW_P4 </span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">          1 : #define NRF24L01_RX_PW_P5_MASK_REG              (uint8_t)NRF24L01_RX_PW_P5_REG_BITS_RX_PW_P5 </span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span>            : ///&lt; Mask for all defined bits in FIFO_STATUS register</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_MASK_REG                   (uint8_t)(                                   \</span></a>
<a name="604"><span class="lineNum">     604 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE  | \</a>
<a name="605"><span class="lineNum">     605 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL   | \</a>
<a name="606"><span class="lineNum">     606 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY  | \</a>
<a name="607"><span class="lineNum">     607 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL   | \</a>
<a name="608"><span class="lineNum">     608 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY    \</a>
<a name="609"><span class="lineNum">     609 </span>            :                                                                                                 )</a>
<a name="610"><span class="lineNum">     610 </span>            : ///&lt; Mask for RX_FIFO[1:0] status bits in FIFO_STATUS register</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_MASK_RX_FLAGS      (uint8_t)(                                   \</span></a>
<a name="612"><span class="lineNum">     612 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_RX_FULL   | \</a>
<a name="613"><span class="lineNum">     613 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_RX_EMPTY    \</a>
<a name="614"><span class="lineNum">     614 </span>            :                                                                                                 )</a>
<a name="615"><span class="lineNum">     615 </span>            : ///&lt; Mask for TX_FIFO[6:4] status bits in FIFO_STATUS register</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">          1 : #define NRF24L01_FIFO_STATUS_MASK_TX_FLAGS      (uint8_t)(                                   \</span></a>
<a name="617"><span class="lineNum">     617 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_TX_REUSE  | \</a>
<a name="618"><span class="lineNum">     618 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_TX_FULL   | \</a>
<a name="619"><span class="lineNum">     619 </span>            :                                                                                                         NRF24L01_FIFO_STATUS_REG_BIT_TX_EMPTY    \</a>
<a name="620"><span class="lineNum">     620 </span>            :                                                                                                 )</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            : ///&lt; Mask for DPL_Px[5:0] bits in DYNPD feature register </a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 : #define NRF24L01_DYNPD_MASK_REG                 (uint8_t)(                            \</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                                                                                                         NRF24L01_DYNPD_REG_BIT_DPL_P5   | \</a>
<a name="625"><span class="lineNum">     625 </span>            :                                                                                                         NRF24L01_DYNPD_REG_BIT_DPL_P4   | \</a>
<a name="626"><span class="lineNum">     626 </span>            :                                                                                                         NRF24L01_DYNPD_REG_BIT_DPL_P3   | \</a>
<a name="627"><span class="lineNum">     627 </span>            :                                                                                                         NRF24L01_DYNPD_REG_BIT_DPL_P2   | \</a>
<a name="628"><span class="lineNum">     628 </span>            :                                                                                                         NRF24L01_DYNPD_REG_BIT_DPL_P1   | \</a>
<a name="629"><span class="lineNum">     629 </span>            :                                                                                                         NRF24L01_DYNPD_REG_BIT_DPL_P0     \</a>
<a name="630"><span class="lineNum">     630 </span>            :                                                                                                 )</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 : #define NRF24L01_FEATURE_MASK_REG               (uint8_t)(                                \</span></a>
<a name="634"><span class="lineNum">     634 </span>            :                                                                                                         NRF24L01_FEATURE_REG_BIT_EN_DPL     | \</a>
<a name="635"><span class="lineNum">     635 </span>            :                                                                                                         NRF24L01_FEATURE_REG_BIT_EN_ACK_PAY | \</a>
<a name="636"><span class="lineNum">     636 </span>            :                                                                                                         NRF24L01_FEATURE_REG_BIT_EN_DYN_ACK   \</a>
<a name="637"><span class="lineNum">     637 </span>            :                                                                                                 )                                                                                       </a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            : /// @} reg_masks</a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">          1 : #define NRF24L01_COMMAND_MASK_REG_ADDR    (uint8_t)0x1F  ///&lt; Mask for AAAAA[4:0] register address bits for CMD_RREG and CMD_WREG commands</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">          1 : #define NRF24L01_COMMAND_MASK_PIPE        (uint8_t)0x07  ///&lt; Mask for PPP[2:0] pipe specifier bits for W_ACK_PAYLOAD command</span></a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span>            : // CRC</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">          1 : #define NRF24L01_ADDR_WIDTH_INVALID       (uint8_t)0x00  ///&lt; Invalid address field width</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">          1 : #define NRF24L01_ADDR_WIDTH_3_BYTES       (uint8_t)0x01  ///&lt; 3 Byte RX/TX address field width</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineCov">          1 : #define NRF24L01_ADDR_WIDTH_4_BYTES       (uint8_t)0x02  ///&lt; 4 Byte RX/TX address field width</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineCov">          1 : #define NRF24L01_ADDR_WIDTH_5_BYTES       (uint8_t)0x03  ///&lt; 5 Byte RX/TX address field width</span></a>
<a name="651"><span class="lineNum">     651 </span>            :  </a>
<a name="652"><span class="lineNum">     652 </span>            : // RF_PWR</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">          1 : #define NRF24L01_TX_PWR_18DBM              (uint8_t)0x00  ///&lt; -18dBm</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineCov">          1 : #define NRF24L01_TX_PWR_12DBM              (uint8_t)0x02  ///&lt; -12dBm</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineCov">          1 : #define NRF24L01_TX_PWR_6DBM               (uint8_t)0x04  ///&lt; -6dBm</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineCov">          1 : #define NRF24L01_TX_PWR_0DBM               (uint8_t)0x06  ///&lt;  0dBm</span></a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span>            : // Timing requirements</a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 : #define NRF24L01_CE_TX_MINIMUM_PULSE_US   10   // In microseconds</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 : #define NRF24L01_POWER_UP_US              5000 // In microseconds</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 : #define NRF24L01_TIMING_RF_SETTLING       130  // In microseconds</span></a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            : // Sizes</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">          1 : #define NRF24L01_TX_FIFO_WIDTH            32  ///&lt; Each TX FIFO entry is 32 bytes wide</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">          1 : #define NRF24L01_TX_FIFO_DEPTH            3   ///&lt; The TX FIFO is 3 entries deep</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineCov">          1 : #define NRF24L01_RX_FIFO_WIDTH            32  ///&lt; Each TX FIFO entry is 32 bytes wide</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineCov">          1 : #define NRF24L01_RX_FIFO_DEPTH            3   ///&lt; The RX FIFO is 3 entries deep</span></a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span>            : // Magic numbers</a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 : #define NRF24L01_MAGIC_NUMBER_ACTIVATE    (uint8_t)0x73</span></a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            : // Must forward declare nrf24l01_platform_t struct as it will be used throughout the following definitions</a>
<a name="675"><span class="lineNum">     675 </span>            : typedef struct nrf24l01_platform_t nrf24l01_platform_t;</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            : // Retransmit delay</a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="679"><span class="lineNum">     679 </span>            :         NRF24L01_ARD_NONE   = (uint8_t)0x00,  ///&lt; Dummy value for case when retransmission is not used</a>
<a name="680"><span class="lineNum">     680 </span>            :         NRF24L01_ARD_250US  = (uint8_t)0x00,</a>
<a name="681"><span class="lineNum">     681 </span>            :         NRF24L01_ARD_500US  = (uint8_t)0x01,</a>
<a name="682"><span class="lineNum">     682 </span>            :         NRF24L01_ARD_750US  = (uint8_t)0x02,</a>
<a name="683"><span class="lineNum">     683 </span>            :         NRF24L01_ARD_1000US = (uint8_t)0x03,</a>
<a name="684"><span class="lineNum">     684 </span>            :         NRF24L01_ARD_1250US = (uint8_t)0x04,</a>
<a name="685"><span class="lineNum">     685 </span>            :         NRF24L01_ARD_1500US = (uint8_t)0x05,</a>
<a name="686"><span class="lineNum">     686 </span>            :         NRF24L01_ARD_1750US = (uint8_t)0x06,</a>
<a name="687"><span class="lineNum">     687 </span>            :         NRF24L01_ARD_2000US = (uint8_t)0x07,</a>
<a name="688"><span class="lineNum">     688 </span>            :         NRF24L01_ARD_2250US = (uint8_t)0x08,</a>
<a name="689"><span class="lineNum">     689 </span>            :         NRF24L01_ARD_2500US = (uint8_t)0x09,</a>
<a name="690"><span class="lineNum">     690 </span>            :         NRF24L01_ARD_2750US = (uint8_t)0x0A,</a>
<a name="691"><span class="lineNum">     691 </span>            :         NRF24L01_ARD_3000US = (uint8_t)0x0B,</a>
<a name="692"><span class="lineNum">     692 </span>            :         NRF24L01_ARD_3250US = (uint8_t)0x0C,</a>
<a name="693"><span class="lineNum">     693 </span>            :         NRF24L01_ARD_3500US = (uint8_t)0x0D,</a>
<a name="694"><span class="lineNum">     694 </span>            :         NRF24L01_ARD_3750US = (uint8_t)0x0E,</a>
<a name="695"><span class="lineNum">     695 </span>            :         NRF24L01_ARD_4000US = (uint8_t)0x0F,</a>
<a name="696"><span class="lineNum">     696 </span>            : } nrf24l01_ar_delay_t;</a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            : // Flags used to mask out interrupt sources. Should be combined with boolean OR</a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 : enum {</span></a>
<a name="700"><span class="lineNum">     700 </span>            :         RX_DR_INTERRUPT_ENABLE   = (uint8_t)0x00,</a>
<a name="701"><span class="lineNum">     701 </span>            :         RX_DR_INTERRUPT_DISABLE  = (uint8_t)0x40,</a>
<a name="702"><span class="lineNum">     702 </span>            :         TX_DS_INTERRUPT_ENABLE   = (uint8_t)0x00,</a>
<a name="703"><span class="lineNum">     703 </span>            :         TX_DS_INTERRUPT_DISABLE  = (uint8_t)0x20,</a>
<a name="704"><span class="lineNum">     704 </span>            :         MAX_RT_INTERRUPT_ENABLE  = (uint8_t)0x00,</a>
<a name="705"><span class="lineNum">     705 </span>            :         MAX_RT_INTERRUPT_DISABLE = (uint8_t)0x10,</a>
<a name="706"><span class="lineNum">     706 </span>            : };</a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 : typedef uint8_t nrf24l01_interrupt_mask_t;</span></a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            : // Retransmit count</a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 : typedef uint8_t nrf24l01_ar_count_t;</span></a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            : // Number of lost autoretransmit packets</a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 : typedef uint8_t nrf24l01_ar_lost_t;</span></a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            : // Data rate</a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="717"><span class="lineNum">     717 </span>            :         NRF24L01_DR_1MBPS    = (uint8_t)0x00,  ///&lt; 1Mbps data rate</a>
<a name="718"><span class="lineNum">     718 </span>            :         NRF24L01_DR_2MBPS    = (uint8_t)0x08,  ///&lt; 2Mbps data rate</a>
<a name="719"><span class="lineNum">     719 </span>            : } nrf24l01_data_rate_t;</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            : // RF output power in TX mode</a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="723"><span class="lineNum">     723 </span>            :         NRF24L01_TXPWR_18DBM = (uint8_t)0x00,  ///&lt; -18dBm</a>
<a name="724"><span class="lineNum">     724 </span>            :         NRF24L01_TXPWR_12DBM = (uint8_t)0x02,  ///&lt; -12dBm</a>
<a name="725"><span class="lineNum">     725 </span>            :         NRF24L01_TXPWR_6DBM  = (uint8_t)0x04,  ///&lt; -6dBm</a>
<a name="726"><span class="lineNum">     726 </span>            :         NRF24L01_TXPWR_0DBM  = (uint8_t)0x06,  ///&lt;  0dBm</a>
<a name="727"><span class="lineNum">     727 </span>            : } nrf24l01_tx_power_t;</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            : // CRC encoding scheme</a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="731"><span class="lineNum">     731 </span>            :         NRF24L01_CRC_OFF   = (uint8_t)0x00,  ///&lt; CRC disabled</a>
<a name="732"><span class="lineNum">     732 </span>            :         NRF24L01_CRC_1BYTE = (uint8_t)0x08,  ///&lt; 1-byte CRC</a>
<a name="733"><span class="lineNum">     733 </span>            :         NRF24L01_CRC_2BYTE = (uint8_t)0x0c,  ///&lt; 2-byte CRC</a>
<a name="734"><span class="lineNum">     734 </span>            : } nrf24l01_crc_scheme_t;</a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            : // RF channel number</a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 : typedef uint8_t nrf24l01_rf_channel_t;</span></a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            : // pipe address width</a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 : typedef uint8_t nrf24l01_address_width_t;</span></a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            : // Status of the RX/TX FIFOs</a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="744"><span class="lineNum">     744 </span>            :         NRF24L01_STATUS_FIFO_DATA  = (uint8_t)0x00,  ///&lt; The FIFO contains data and available locations</a>
<a name="745"><span class="lineNum">     745 </span>            :         NRF24L01_STATUS_FIFO_EMPTY = (uint8_t)0x01,  ///&lt; The FIFO is empty</a>
<a name="746"><span class="lineNum">     746 </span>            :         NRF24L01_STATUS_FIFO_FULL  = (uint8_t)0x02,  ///&lt; The FIFO is full</a>
<a name="747"><span class="lineNum">     747 </span>            :         NRF24L01_STATUS_FIFO_ERROR = (uint8_t)0x03,  ///&lt; Impossible state: FIFO cannot be empty and full at the same time</a>
<a name="748"><span class="lineNum">     748 </span>            : } nrf24l01_fifo_status_t;</a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span>            : // Type of FIFO</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="752"><span class="lineNum">     752 </span>            :         NRF24L01_RX_FIFO  = (uint8_t)0x00,  ///&lt; RX FIFO</a>
<a name="753"><span class="lineNum">     753 </span>            :         NRF24L01_TX_FIFO  = (uint8_t)0x01,  ///&lt; TX_FIFO</a>
<a name="754"><span class="lineNum">     754 </span>            : } nrf24l01_fifo_type_t;</a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span>            : /// Error codes for NRF24L01</a>
<a name="757"><span class="lineNum">     757 </span><span class="lineCov">          1 : typedef enum {</span></a>
<a name="758"><span class="lineNum">     758 </span>            :     NRF24L01_OK = 0,               ///&lt; Driver operation successful</a>
<a name="759"><span class="lineNum">     759 </span>            :     NRF24L01_ERR_UNKNOWN,          ///&lt; An unknown driver occured</a>
<a name="760"><span class="lineNum">     760 </span>            :     NRF24L01_ERR_INVALID_ARG,      ///&lt; One (or more) arguments passed to the API are invalid</a>
<a name="761"><span class="lineNum">     761 </span>            :         NRF24L01_ERR_INVALID_STATE,    ///&lt; Driver or device is in an invalid state</a>
<a name="762"><span class="lineNum">     762 </span>            :     NRF24L01_ERR_DEVICE_NOT_FOUND, ///&lt; Device cannot be found on SPI bus</a>
<a name="763"><span class="lineNum">     763 </span>            :     NRF24L01_ERR_WRITE,            ///&lt; SPI write failed</a>
<a name="764"><span class="lineNum">     764 </span>            :     NRF24L01_ERR_READ,             ///&lt; SPI read failed</a>
<a name="765"><span class="lineNum">     765 </span>            : } nrf24l01_err_t;</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span>            : /** @brief Enumeration of RX pipe addresses and TX address</a>
<a name="768"><span class="lineNum">     768 </span>            :  *  </a>
<a name="769"><span class="lineNum">     769 </span>            :  *  Found in datasheet as @htmlonly &lt;a href=&quot;nRF24L01_product_specifications.pdf#page=55&amp;search=%22RX_P_NO%22&quot;&gt;RX_P_NO[3:1] bits in STATUS register&lt;/a&gt; @endhtmlonly</a>
<a name="770"><span class="lineNum">     770 </span>            :  */ </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineCov">          1 : typedef enum {</span></a>
<a name="772"><span class="lineNum">     772 </span>            :         NRF24L01_PIPE0        = (uint8_t)0x00,  ///&lt; RX pipe0</a>
<a name="773"><span class="lineNum">     773 </span>            :         NRF24L01_PIPE1        = (uint8_t)0x01,  ///&lt; RX pipe1</a>
<a name="774"><span class="lineNum">     774 </span>            :         NRF24L01_PIPE2        = (uint8_t)0x02,  ///&lt; RX pipe2</a>
<a name="775"><span class="lineNum">     775 </span>            :         NRF24L01_PIPE3        = (uint8_t)0x03,  ///&lt; RX pipe3</a>
<a name="776"><span class="lineNum">     776 </span>            :         NRF24L01_PIPE4        = (uint8_t)0x04,  ///&lt; RX pipe4</a>
<a name="777"><span class="lineNum">     777 </span>            :         NRF24L01_PIPE5        = (uint8_t)0x05,  ///&lt; RX pipe5</a>
<a name="778"><span class="lineNum">     778 </span>            :         NRF24L01_PIPETX       = (uint8_t)0x06,  ///&lt; TX address (not a pipe in fact)</a>
<a name="779"><span class="lineNum">     779 </span>            :         NRF24L01_PIPE_UNKNOWN = (uint8_t)0x07,  ///&lt; pipe unknown (usually signifies rx pipe is empty)</a>
<a name="780"><span class="lineNum">     780 </span>            :         NRF24L01_ALL_RX_PIPES,                  ///&lt; Used in the API to configure all RX pipes at the same time</a>
<a name="781"><span class="lineNum">     781 </span>            : } nrf24l01_pipe_t;</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span>            : /** @brief Evaluates to true if the given pipe is for receiving bytes</a>
<a name="784"><span class="lineNum">     784 </span>            :  * </a>
<a name="785"><span class="lineNum">     785 </span>            :  *  @param[in] pipe : Should be a value of type `nrf24l01_pipe_t`</a>
<a name="786"><span class="lineNum">     786 </span>            :  */ </a>
<a name="787"><span class="lineNum">     787 </span><span class="lineCov">          1 : #define NRF24L01_IS_RX_PIPE(pipe)    ( ((pipe) &gt;= NRF24L01_PIPE0 &amp;&amp; (pipe) &lt;= NRF24L01_PIPE5) || ((pipe) == NRF24L01_ALL_RX_PIPES) )</span></a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span>            : /** @brief Evaluates to true if the given pipe is for transmitting bytes</a>
<a name="790"><span class="lineNum">     790 </span>            :  * </a>
<a name="791"><span class="lineNum">     791 </span>            :  *  @param[in] pipe : Should be a value of type `nrf24l01_pipe_t`</a>
<a name="792"><span class="lineNum">     792 </span>            :  */ </a>
<a name="793"><span class="lineNum">     793 </span><span class="lineCov">          1 : #define NRF24L01_IS_TX_PIPE(pipe)    ( (pipe) == NRF24L01_PIPETX )</span></a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            : // nRF24L01 power control</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="799"><span class="lineNum">     799 </span>            :         NRF24L01_PWR_DOWN = (uint8_t)0x00,  ///&lt; Power down</a>
<a name="800"><span class="lineNum">     800 </span>            :         NRF24L01_PWR_UP   = (uint8_t)0x02,  ///&lt; Power up</a>
<a name="801"><span class="lineNum">     801 </span>            : } nrf24l01_power_mode_t;</a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span>            : // Transceiver mode</a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="805"><span class="lineNum">     805 </span>            :         NRF24L01_MODE_RX = (uint8_t)0x01,  ///&lt; PRX</a>
<a name="806"><span class="lineNum">     806 </span>            :         NRF24L01_MODE_TX = (uint8_t)0x00,  ///&lt; PTX</a>
<a name="807"><span class="lineNum">     807 </span>            : } nrf24l01_operational_mode_t;</a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span>            : // Describes if pipe is active or not</a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="811"><span class="lineNum">     811 </span>            :         NRF24L01_PIPE_DISABLED,</a>
<a name="812"><span class="lineNum">     812 </span>            :         NRF24L01_PIPE_ENABLED,</a>
<a name="813"><span class="lineNum">     813 </span>            : } nrf24l01_pipe_mode_t;</a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span>            : // State of auto acknowledgment for specified pipe</a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="817"><span class="lineNum">     817 </span>            :         NRF24L01_AA_OFF = (uint8_t)0x00,</a>
<a name="818"><span class="lineNum">     818 </span>            :         NRF24L01_AA_ON  = (uint8_t)0x01,</a>
<a name="819"><span class="lineNum">     819 </span>            : } nrf24l01_pipe_aa_mode_t;</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span>            : // State of the NRF24L01 special features</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="823"><span class="lineNum">     823 </span>            :         NRF24L01_FEATURES_OFF = (uint8_t)0x00,</a>
<a name="824"><span class="lineNum">     824 </span>            :         NRF24L01_FEATURES_ON  = (uint8_t)0x01,</a>
<a name="825"><span class="lineNum">     825 </span>            : } nrf24l01_feature_mode_t;</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="828"><span class="lineNum">     828 </span>            :         NRF24L01_DPL_OFF = (uint8_t)0x00,</a>
<a name="829"><span class="lineNum">     829 </span>            :         NRF24L01_DPL_ON  = (uint8_t)0x01,</a>
<a name="830"><span class="lineNum">     830 </span>            : } nrf24l01_dpl_mode_t;</a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="833"><span class="lineNum">     833 </span>            :         NRF24L01_DTA_OFF = (uint8_t)0x00, </a>
<a name="834"><span class="lineNum">     834 </span>            :         NRF24L01_DTA_ON  = (uint8_t)0x01,</a>
<a name="835"><span class="lineNum">     835 </span>            : } nrf24l01_dta_mode_t;</a>
<a name="836"><span class="lineNum">     836 </span>            : </a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 : typedef enum {</span></a>
<a name="838"><span class="lineNum">     838 </span>            :         NRF24L01_ACK_PAYLOAD_OFF = (uint8_t)0x00, </a>
<a name="839"><span class="lineNum">     839 </span>            :         NRF24L01_ACK_PAYLOAD_ON  = (uint8_t)0x01,</a>
<a name="840"><span class="lineNum">     840 </span>            : } ack_payload_mode_t;</a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span>            : /** @brief Hardware initialization function pointer which should be used to configure the</a>
<a name="844"><span class="lineNum">     844 </span>            :  *  hardware before communication is attempted</a>
<a name="845"><span class="lineNum">     845 </span>            :  *  </a>
<a name="846"><span class="lineNum">     846 </span>            :  *  Responsibilities</a>
<a name="847"><span class="lineNum">     847 </span>            :  *   - Configure IRQ MCU input. IRQ output pin is active-low. Interrupt pin should be triggered on negative-edge. Pull-up resistor needed</a>
<a name="848"><span class="lineNum">     848 </span>            :  *</a>
<a name="849"><span class="lineNum">     849 </span>            :  *  @param[in] user_ptr      : Pointer to user-defined hardware configuration struct</a>
<a name="850"><span class="lineNum">     850 </span>            :  *</a>
<a name="851"><span class="lineNum">     851 </span>            :  *  @retval 0        -&gt; Success</a>
<a name="852"><span class="lineNum">     852 </span>            :  *  @retval Non-zero -&gt; Fail</a>
<a name="853"><span class="lineNum">     853 </span>            :  */</a>
<a name="854"><span class="lineNum">     854 </span><span class="lineCov">          1 : typedef NRF24L01_FPTR_RTN_T (*nrf24l01_platform_init_fptr_t)(void* user_ptr);</span></a>
<a name="855"><span class="lineNum">     855 </span>            : </a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span>            : /** @brief SPI Bus deinitialization function pointer which should be used to release the</a>
<a name="858"><span class="lineNum">     858 </span>            :  *  hardware when the driver is deinitialized</a>
<a name="859"><span class="lineNum">     859 </span>            :  *</a>
<a name="860"><span class="lineNum">     860 </span>            :  *  @param[in] user_ptr      : Pointer to user-defined hardware configuration struct</a>
<a name="861"><span class="lineNum">     861 </span>            :  *</a>
<a name="862"><span class="lineNum">     862 </span>            :  *  @retval 0        -&gt; Success</a>
<a name="863"><span class="lineNum">     863 </span>            :  *  @retval Non-zero -&gt; Fail</a>
<a name="864"><span class="lineNum">     864 </span>            :  */</a>
<a name="865"><span class="lineNum">     865 </span><span class="lineCov">          1 : typedef NRF24L01_FPTR_RTN_T (*nrf24l01_platform_deinit_fptr_t)(void* user_ptr);</span></a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span>            : </a>
<a name="868"><span class="lineNum">     868 </span>            : /** @brief SPI Bus exchange function pointer which should be mapped to</a>
<a name="869"><span class="lineNum">     869 </span>            :  *  the platform specific write functions of the user</a>
<a name="870"><span class="lineNum">     870 </span>            :  *</a>
<a name="871"><span class="lineNum">     871 </span>            :  *  @param[in] command      : NRF24L01-specific command byte which should be sent </a>
<a name="872"><span class="lineNum">     872 </span>            :  *                            before rx_data and/or tx_data</a>
<a name="873"><span class="lineNum">     873 </span>            :  *  @param[in] rx_data      : Pointer to data buffer into which data which will be</a>
<a name="874"><span class="lineNum">     874 </span>            :  *                            read. Implementation must handle the case where this</a>
<a name="875"><span class="lineNum">     875 </span>            :  *                            value is NULL. When non-NULL, this buffer must have a</a>
<a name="876"><span class="lineNum">     876 </span>            :  *                                                        size of 'len'</a>
<a name="877"><span class="lineNum">     877 </span>            :  *  @param[in] tx_data      : Pointer to data buffer in which data to be written</a>
<a name="878"><span class="lineNum">     878 </span>            :  *                            is stored. Implementation must handle the case where this</a>
<a name="879"><span class="lineNum">     879 </span>            :  *                            value is NULL. When non-NULL, this buffer must have a</a>
<a name="880"><span class="lineNum">     880 </span>            :  *                                                        size of 'len'</a>
<a name="881"><span class="lineNum">     881 </span>            :  *  @param[in] len          : Number of bytes of data to be read/written.</a>
<a name="882"><span class="lineNum">     882 </span>            :  *  @param[in] user_ptr     : Pointer to user-defined hardware configuration struct</a>
<a name="883"><span class="lineNum">     883 </span>            :  *</a>
<a name="884"><span class="lineNum">     884 </span>            :  *  @retval 0        -&gt; Success</a>
<a name="885"><span class="lineNum">     885 </span>            :  *  @retval Non-zero -&gt; Fail</a>
<a name="886"><span class="lineNum">     886 </span>            :  */</a>
<a name="887"><span class="lineNum">     887 </span><span class="lineCov">          1 : typedef NRF24L01_FPTR_RTN_T (*nrf24l01_spi_exchange_fptr_t)(uint8_t command, uint8_t* rx_data, uint8_t* tx_data, uint8_t len, void* user_ptr);</span></a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span>            : /** @brief Set the state of Chip enable GPIO function pointer</a>
<a name="891"><span class="lineNum">     891 </span>            :  *</a>
<a name="892"><span class="lineNum">     892 </span>            :  *  @param[in] state         : Desired state of the chip enable GPIO</a>
<a name="893"><span class="lineNum">     893 </span>            :  *  @param[in] user_ptr      : Pointer to user-defined hardware configuration struct</a>
<a name="894"><span class="lineNum">     894 </span>            :  *</a>
<a name="895"><span class="lineNum">     895 </span>            :  *  @retval 0        -&gt; Success</a>
<a name="896"><span class="lineNum">     896 </span>            :  *  @retval Non-zero -&gt; Fail</a>
<a name="897"><span class="lineNum">     897 </span>            :  */</a>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">          1 : typedef NRF24L01_FPTR_RTN_T (*nrf24l01_gpio_chip_enable_fptr_t)(bool state, void* user_ptr);</span></a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span>            : /** @brief Microsecond delay function pointer which should be mapped to</a>
<a name="902"><span class="lineNum">     902 </span>            :  *  the platform specific delay function of the user</a>
<a name="903"><span class="lineNum">     903 </span>            :  *</a>
<a name="904"><span class="lineNum">     904 </span>            :  *  @param[in] delay      : Number of microseconds to delay</a>
<a name="905"><span class="lineNum">     905 </span>            :  *</a>
<a name="906"><span class="lineNum">     906 </span>            :  *  @retval 0        -&gt; Success</a>
<a name="907"><span class="lineNum">     907 </span>            :  *  @retval Non-zero -&gt; Fail</a>
<a name="908"><span class="lineNum">     908 </span>            :  */</a>
<a name="909"><span class="lineNum">     909 </span><span class="lineCov">          1 : typedef NRF24L01_FPTR_RTN_T (*nrf24l01_delay_us_fptr_t)(uint32_t delay);</span></a>
<a name="910"><span class="lineNum">     910 </span>            : </a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span>            : /** @brief User supplied RX data received callback function pointer</a>
<a name="913"><span class="lineNum">     913 </span>            :  *  </a>
<a name="914"><span class="lineNum">     914 </span>            :  *  @param[in] message_size : Length of the received message in bytes</a>
<a name="915"><span class="lineNum">     915 </span>            :  *  @param[in] pipe         : The RX pipe from which the data was received</a>
<a name="916"><span class="lineNum">     916 </span>            :  *  @param[in] user_ptr     : The user-defined pointer which was provided when the callback was registered</a>
<a name="917"><span class="lineNum">     917 </span>            :  *  @param[in] platform     : Driver instance configuration</a>
<a name="918"><span class="lineNum">     918 </span>            :  */</a>
<a name="919"><span class="lineNum">     919 </span><span class="lineCov">          1 : typedef void (*nrf24l01_rx_dr_callback_fptr_t)(uint8_t message_size, nrf24l01_pipe_t pipe, void* user_ptr, nrf24l01_platform_t* platform);</span></a>
<a name="920"><span class="lineNum">     920 </span>            : </a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span>            : /** @brief User supplied TX data sent callback function pointer</a>
<a name="923"><span class="lineNum">     923 </span>            :  *  </a>
<a name="924"><span class="lineNum">     924 </span>            :  *  @param[in] pipe         : </a>
<a name="925"><span class="lineNum">     925 </span>            :  *  @param[in] user_ptr     : The user-defined pointer which was provided when the callback was registered</a>
<a name="926"><span class="lineNum">     926 </span>            :  *  @param[in] platform     : Driver instance configuration</a>
<a name="927"><span class="lineNum">     927 </span>            :  */</a>
<a name="928"><span class="lineNum">     928 </span><span class="lineCov">          1 : typedef void (*nrf24l01_tx_ds_callback_fptr_t)(nrf24l01_pipe_t pipe, void* user_ptr, nrf24l01_platform_t* platform);</span></a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            : /** @brief User supplied maximum retries exceeded callback function pointer</a>
<a name="932"><span class="lineNum">     932 </span>            :  *  </a>
<a name="933"><span class="lineNum">     933 </span>            :  *  @param[in] user_ptr     : The user-defined pointer which was provided when the callback was registered</a>
<a name="934"><span class="lineNum">     934 </span>            :  *  @param[in] platform     : Driver instance configuration</a>
<a name="935"><span class="lineNum">     935 </span>            :  */</a>
<a name="936"><span class="lineNum">     936 </span><span class="lineCov">          1 : typedef void (*nrf24l01_max_rt_callback_fptr_t)(void* user_ptr, nrf24l01_platform_t* platform);</span></a>
<a name="937"><span class="lineNum">     937 </span>            : </a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 : typedef NRF24L01_FPTR_RTN_T (*nrf24l01_check_for_interrupt_fptr_t)(void* user_ptr);</span></a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span>            : </a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            : /** @brief Driver instance configuration information</a>
<a name="944"><span class="lineNum">     944 </span>            :  * </a>
<a name="945"><span class="lineNum">     945 </span>            :  *  Encapsulates an entire NRF24L01 driver instance to avoid the need for dynamic memory allocation. The application is responsible for</a>
<a name="946"><span class="lineNum">     946 </span>            :  *  keeping this structure in scope while the driver instance is in use</a>
<a name="947"><span class="lineNum">     947 </span>            :  */ </a>
<a name="948"><span class="lineNum">     948 </span><span class="lineCov">          1 : struct nrf24l01_platform_t{</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineCov">          1 :         nrf24l01_delay_us_fptr_t            delay_us;                 ///&lt; Pointer to a platform specific microsecond delay function</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineCov">          1 :         nrf24l01_gpio_chip_enable_fptr_t    gpio_chip_enable;         ///&lt; Pointer to the platform specific chip enable GPIO control function</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineCov">          1 :         nrf24l01_platform_init_fptr_t       platform_init;            ///&lt; Pointer to the platform specific hardware initialization function</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineCov">          1 :         nrf24l01_platform_deinit_fptr_t     platform_deinit;          ///&lt; Pointer to the platform specific hardware deinitialization function</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineCov">          1 :         nrf24l01_spi_exchange_fptr_t        spi_exchange;             ///&lt; Pointer to the platform specific SPI full-duplex transfer function</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         nrf24l01_check_for_interrupt_fptr_t check_for_interrupt;      ///&lt; </span></a>
<a name="955"><span class="lineNum">     955 </span>            :         struct {</a>
<a name="956"><span class="lineNum">     956 </span><span class="lineCov">          1 :                 nrf24l01_rx_dr_callback_fptr_t  rx_dr_callback;           ///&lt; Callback function pointer to be called when RX data is received and the IRQ interrupt is asserted</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineCov">          1 :                 void*                           rx_dr_callback_user_ptr;  ///&lt; User-defined pointer to be passed along when calling rx_dr_callback</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineCov">          1 :                 nrf24l01_tx_ds_callback_fptr_t  tx_ds_callback;           ///&lt; Callback function pointer to be called when TX data is sent and the IRQ interrupt is asserted</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineCov">          1 :                 void*                           tx_ds_callback_user_ptr;  ///&lt; User-defined pointer to be passed along when calling tx_ds_callback</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineCov">          1 :                 nrf24l01_max_rt_callback_fptr_t max_rt_callback;          ///&lt; Callback function pointer to be called when the maximum number of packet transmission retries has been exceeded and the IRQ interrupt is asserted</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineCov">          1 :                 void*                           max_rt_callback_user_ptr; ///&lt; User-defined pointer to be passed along when calling max_rt_callback</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :         } callbacks;</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineCov">          1 :         void*                               user_ptr;                 ///&lt; (optional) Pointer to a user-defined hardware configuration struct</span></a>
<a name="964"><span class="lineNum">     964 </span>            : };</a>
<a name="965"><span class="lineNum">     965 </span>            : </a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span>            : #ifdef __cplusplus</a>
<a name="968"><span class="lineNum">     968 </span>            : }</a>
<a name="969"><span class="lineNum">     969 </span>            : #endif</a>
<a name="970"><span class="lineNum">     970 </span>            : </a>
<a name="971"><span class="lineNum">     971 </span>            : #endif // NRF24L01_DEFS_H</a>
<a name="972"><span class="lineNum">     972 </span>            : </a>
<a name="973"><span class="lineNum">     973 </span>            : </a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
