# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-04-19 20:22:45 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 277597
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:34981' '-nowindow' '-style' 'windows' '-data' 'AAABDHicZY5LCsJAEETfKAZxETyCa0FPkLXbGAW3In5CJDiDJgpu9KjeZKyIEQarmf5UVTdjgOThveeD7l0pImWm+MG8vk1iCNHMnZDJnkGFXrvcWiK9mAknLGtyagoxYzEbSoXlJr6WflF2CsuZij078SlLuftyH6Rc1Y/01zkraYV2nHYqFnLnTNVtdREG8jtdsRw1Df+cDd7MRSB6' '-proj' '/data/vpulav2/Work/Jasper/inputRegister/inputReg/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/inputRegister/inputReg/.tmp/.initCmds.tcl' 'FPV_inputReg.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/inputRegister/inputReg/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/inputReg.v
[-- (VERI-1482)] Analyzing Verilog file './/inputReg.v'
[INFO (VERI-1328)] .//inputReg.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//inputReg.v(42): analyzing included file './/defines.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
% 
% # Elaborate design and properties
% elaborate -top inputRegister
INFO (ISW003): Top module name is "inputRegister".
[INFO (HIER-8002)] .//inputReg.v(60): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(7): port 'DEFAULT_CLOCK' is not connected on this instance
[INFO (VERI-1018)] .//property.sva(1): compiling module 'i_inputRegister'
[INFO (VERI-1018)] .//inputReg.v(46): compiling module 'inputRegister'
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_inputRegister of module i_inputRegister
[WARN (VDB-1013)] .//bindings.sva(7): input port 'DEFAULT_CLOCK' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
inputRegister
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock -infer
INFO (ICK007): The tool has inferred "v_inputRegister.DEFAULT_CLOCK" as a primary clock.
WARNING (WCK024): All inferred clocks were declared with both factor and phase equal to 1.
v_inputRegister.DEFAULT_CLOCK
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "inputRegister"]
---------------------------
# Flops:         0 (1472) (1472 property flop bits)
# Latches:       0 (0)
# Gates:         10355 (385423)
# Nets:          10383
# Ports:         3
# RTL Lines:     427
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  401
# Embedded Covers:      401
1472
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 802 properties to prove with 0 already proven/unreachable
ERROR (ERS033): Reset information is not defined. Use:
    "reset signalName" to declare a reset pin,
    "reset -expression" to use a well defined expression,
    "reset -sequence" to set a reset sequence file,
    "reset -init_state" to set a reset snapshot file,
    "reset -none" for a free-running reset environment,
    "reset -analyze" to help set up the reset environment properly.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 802
                 assertions                   : 401
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 401 (100%)
                  - error                     : 0 (0%)
                 covers                       : 401
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 401 (100%)
                  - error                     : 0 (0%)
failed
ERROR: problem encountered at line 26 in file FPV_inputReg.tcl

[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.502 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
