==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.3
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-2'
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'mul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-1101] Packing variable 'io_cmd.V' (mul.cpp:29) into a 160-bit variable.
@I [XFORM-1101] Packing variable 'io_resp.V' (mul.cpp:29) into a 74-bit variable.
@I [HLS-111] Elapsed time: 4.66 seconds; current memory usage: 0.184 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mul' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mul' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mul' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mul' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mul/io_cmd_V' to 'ap_hs'.
@I [RTGEN-500] Setting interface mode on port 'mul/io_resp_V' to 'ap_hs'.
@I [RTGEN-500] Setting interface mode on function 'mul' to 'ap_ctrl_none'.
@I [RTGEN-100] Generating core module 'mul_mul_64s_64s_64_19': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mul'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.184 MB.
@I [RTMG-282] Generating pipelined core: 'mul_mul_64s_64s_64_19_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mul'.
@I [WVHDL-304] Generating RTL VHDL for 'mul'.
@I [WVLOG-307] Generating RTL Verilog for 'mul'.
@I [HLS-112] Total elapsed time: 22.379 seconds; peak memory usage: 0.184 MB.
@I [LIC-101] Checked in feature [HLS]
