-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Tue Jul 31 22:56:01 2018
-- Host        : apple running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_mixer_0_1_sim_netlist.vhdl
-- Design      : pwm_mixer_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_4\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    \int_isr_reg[0]\ : in STD_LOGIC;
    \ar_hs__0\ : in STD_LOGIC;
    \rdata_reg[0]_i_3\ : in STD_LOGIC;
    int_ap_done_reg : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[1]_i_3\ : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    \rdata_reg[2]_i_3\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    \rdata_reg[3]_i_3\ : in STD_LOGIC;
    int_auto_restart_reg : in STD_LOGIC;
    \rdata_reg[7]_i_4\ : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_regs_in_V_write_reg : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_5_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_6_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_35\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_36\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_51\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_n_52\ : STD_LOGIC;
  signal int_regs_in_V_address1 : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 1;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 6) => B"1111111111",
      ADDRARDADDR(5) => \gen_write[1].mem_reg_i_1_n_0\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 6) => B"1111111111",
      ADDRBWRADDR(5) => int_regs_in_V_address1,
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 18) => DOADO(27 downto 14),
      DOADO(17) => \gen_write[1].mem_reg_n_35\,
      DOADO(16) => \gen_write[1].mem_reg_n_36\,
      DOADO(15 downto 2) => DOADO(13 downto 0),
      DOADO(1) => \gen_write[1].mem_reg_n_51\,
      DOADO(0) => \gen_write[1].mem_reg_n_52\,
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_3_n_0\,
      WEBWE(2) => \gen_write[1].mem_reg_i_4_n_0\,
      WEBWE(1) => \gen_write[1].mem_reg_i_5_n_0\,
      WEBWE(0) => \gen_write[1].mem_reg_i_6_n_0\
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => \ap_CS_fsm_reg[3]\(0),
      O => \gen_write[1].mem_reg_i_1_n_0\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(0),
      O => int_regs_in_V_address1
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(3),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_3_n_0\
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(2),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_4_n_0\
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(1),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_5_n_0\
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => int_regs_in_V_write_reg,
      I2 => s_axi_AXILiteS_WVALID,
      O => \gen_write[1].mem_reg_i_6_n_0\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \int_isr_reg[0]\,
      I1 => \ar_hs__0\,
      I2 => \^dobdo\(0),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[0]_i_3\,
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[10]_i_2\,
      O => \rdata_reg[10]\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[11]_i_2\,
      O => \rdata_reg[11]\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[12]_i_2\,
      O => \rdata_reg[12]\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[13]_i_2\,
      O => \rdata_reg[13]\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[14]_i_2\,
      O => \rdata_reg[14]\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[15]_i_2\,
      O => \rdata_reg[15]\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[16]_i_2\,
      O => \rdata_reg[16]\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[17]_i_2\,
      O => \rdata_reg[17]\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[18]_i_2\,
      O => \rdata_reg[18]\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[19]_i_2\,
      O => \rdata_reg[19]\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => int_ap_done_reg,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => \ar_hs__0\,
      I3 => \^dobdo\(1),
      I4 => \rdata_reg[31]_i_4\,
      I5 => \rdata_reg[1]_i_3\,
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[20]_i_2\,
      O => \rdata_reg[20]\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[21]_i_2\,
      O => \rdata_reg[21]\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[22]_i_2\,
      O => \rdata_reg[22]\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[23]_i_2\,
      O => \rdata_reg[23]\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[24]_i_2\,
      O => \rdata_reg[24]\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[25]_i_2\,
      O => \rdata_reg[25]\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[26]_i_2\,
      O => \rdata_reg[26]\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[27]_i_2\,
      O => \rdata_reg[27]\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[28]_i_2\,
      O => \rdata_reg[28]\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[29]_i_2\,
      O => \rdata_reg[29]\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => int_ap_idle_reg,
      I1 => \ar_hs__0\,
      I2 => \^dobdo\(2),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[2]_i_3\,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[30]_i_2\,
      O => \rdata_reg[30]\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[31]_i_5\,
      O => \rdata_reg[31]\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => int_ap_ready_reg,
      I1 => \ar_hs__0\,
      I2 => \^dobdo\(3),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[3]_i_3\,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[4]_i_2\,
      O => \rdata_reg[4]\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[5]_i_2\,
      O => \rdata_reg[5]\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[6]_i_2\,
      O => \rdata_reg[6]\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => int_auto_restart_reg,
      I1 => \ar_hs__0\,
      I2 => \^dobdo\(7),
      I3 => \rdata_reg[31]_i_4\,
      I4 => \rdata_reg[7]_i_4\,
      O => D(4)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[8]_i_2\,
      O => \rdata_reg[8]\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \rdata_reg[31]_i_4\,
      I2 => \rdata_reg[9]_i_2\,
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer is
  port (
    m_V_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    \waddr_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    regs_in_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_6_5_reg_1100_reg[27]\ : out STD_LOGIC;
    \tmp_5_reg_995_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : out STD_LOGIC;
    \p_scaled_power_V_reg_1346_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_308_ce : out STD_LOGIC;
    \r_V_tr_2_tr_reg_1110_reg[0]\ : out STD_LOGIC;
    \r_V_tr_1_tr_reg_1022_reg[26]\ : out STD_LOGIC;
    \mul5_reg_1241_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_41_reg_1402_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_Val2_6_5_reg_1100_reg[27]_0\ : out STD_LOGIC;
    \tmp_9_reg_1017_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti_reg_1387_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_5_reg_1407_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_1199_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_1285_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_3_reg_1392_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_18_reg_1236_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_2_reg_1372_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti2_reg_1231_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_1204_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti1_reg_1256_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_tmp_reg[14]_0\ : out STD_LOGIC;
    \q_tmp_reg[13]_0\ : out STD_LOGIC;
    \q_tmp_reg[12]_0\ : out STD_LOGIC;
    \q_tmp_reg[11]_0\ : out STD_LOGIC;
    \q_tmp_reg[10]_0\ : out STD_LOGIC;
    \q_tmp_reg[9]_0\ : out STD_LOGIC;
    \q_tmp_reg[8]_0\ : out STD_LOGIC;
    \q_tmp_reg[7]_0\ : out STD_LOGIC;
    \q_tmp_reg[6]_0\ : out STD_LOGIC;
    \q_tmp_reg[5]_0\ : out STD_LOGIC;
    \q_tmp_reg[4]_0\ : out STD_LOGIC;
    \q_tmp_reg[3]_0\ : out STD_LOGIC;
    \q_tmp_reg[2]_0\ : out STD_LOGIC;
    \q_tmp_reg[1]_0\ : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    \int_regs_in_V_shift_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1214_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_4_reg_1188_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_25_reg_1246_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti9_reg_1251_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_38_reg_1305_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \neg_ti4_reg_1361_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_1168_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_32_reg_1178_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_963_ce : out STD_LOGIC;
    grp_fu_969_ce : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_start : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    tmp_7_reg_1315 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : in STD_LOGIC;
    m_V_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY : in STD_LOGIC;
    m_V_BVALID : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_36_reg_1137 : in STD_LOGIC;
    tmp_41_reg_1402 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_30_reg_1061 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_23_reg_1126 : in STD_LOGIC;
    tmp_28_reg_1382 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_17_reg_1115 : in STD_LOGIC;
    tmp_22_reg_1356 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_11_reg_1027 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_reg_1079 : in STD_LOGIC;
    \p_scaled_power_V_1_reg_1320_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_reg_1346_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_2_reg_1372_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_regs_in_V_shift_reg[0]_0\ : in STD_LOGIC;
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_WREADY_i_4_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_WREADY_i_5_n_0 : STD_LOGIC;
  signal \^ap_reg_ioackin_m_v_wready_reg_0\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \^m_v_wready\ : STD_LOGIC;
  signal mem_reg_i_25_n_0 : STD_LOGIC;
  signal mem_reg_i_26_n_0 : STD_LOGIC;
  signal mem_reg_i_27_n_0 : STD_LOGIC;
  signal mem_reg_i_28_n_0 : STD_LOGIC;
  signal mem_reg_i_61_n_0 : STD_LOGIC;
  signal \^mul5_reg_1241_reg[57]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_Val2_6_5_reg_1100[27]_i_8_n_0\ : STD_LOGIC;
  signal \^p_val2_6_5_reg_1100_reg[27]\ : STD_LOGIC;
  signal \^p_val2_6_5_reg_1100_reg[27]_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^r_v_tr_1_tr_reg_1022_reg[26]\ : STD_LOGIC;
  signal \^r_v_tr_2_tr_reg_1110_reg[0]\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \^regs_in_v_ce0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_0 : STD_LOGIC;
  signal show_ahead_i_3_n_0 : STD_LOGIC;
  signal \^tmp_41_reg_1402_reg[0]\ : STD_LOGIC;
  signal \^tmp_5_reg_995_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal \^waddr_reg[7]_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair13";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 17;
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair14";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  ap_reg_ioackin_m_V_WREADY_reg_0 <= \^ap_reg_ioackin_m_v_wready_reg_0\;
  data_valid <= \^data_valid\;
  m_V_WREADY <= \^m_v_wready\;
  \mul5_reg_1241_reg[57]\(0) <= \^mul5_reg_1241_reg[57]\(0);
  \p_Val2_6_5_reg_1100_reg[27]\ <= \^p_val2_6_5_reg_1100_reg[27]\;
  \p_Val2_6_5_reg_1100_reg[27]_0\ <= \^p_val2_6_5_reg_1100_reg[27]_0\;
  \r_V_tr_1_tr_reg_1022_reg[26]\ <= \^r_v_tr_1_tr_reg_1022_reg[26]\;
  \r_V_tr_2_tr_reg_1110_reg[0]\ <= \^r_v_tr_2_tr_reg_1110_reg[0]\;
  regs_in_V_ce0 <= \^regs_in_v_ce0\;
  \tmp_41_reg_1402_reg[0]\ <= \^tmp_41_reg_1402_reg[0]\;
  \tmp_5_reg_995_reg[0]\(0) <= \^tmp_5_reg_995_reg[0]\(0);
  \waddr_reg[7]_0\ <= \^waddr_reg[7]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \ap_CS_fsm_reg[5]_0\(0),
      I2 => \ap_CS_fsm_reg[5]_1\,
      O => \ap_CS_fsm_reg[5]\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F888888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \ap_CS_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \^m_v_wready\,
      I4 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I5 => \ap_CS_fsm_reg[5]_0\(1),
      O => \ap_CS_fsm_reg[5]\(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^p_val2_6_5_reg_1100_reg[27]_0\,
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_NS_fsm1
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => \^r_v_tr_2_tr_reg_1110_reg[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^m_v_wready\,
      I3 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I4 => \ap_CS_fsm_reg[5]_0\(2),
      O => \ap_CS_fsm_reg[5]\(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => \^tmp_41_reg_1402_reg[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^m_v_wready\,
      I3 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      O => \ap_CS_fsm_reg[5]\(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^m_v_wready\,
      I3 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I4 => \ap_CS_fsm_reg[5]_0\(4),
      O => \ap_CS_fsm_reg[5]\(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \^r_v_tr_1_tr_reg_1022_reg[26]\,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => m_V_BVALID,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \ap_CS_fsm_reg[5]_0\(5),
      O => \ap_CS_fsm_reg[5]\(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
ap_reg_ioackin_m_V_WREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I1 => \^m_v_wready\,
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => \^ap_reg_ioackin_m_v_wready_reg_0\,
      I4 => ap_reg_ioackin_m_V_WREADY_i_4_n_0,
      O => ap_reg_ioackin_m_V_WREADY_reg
    );
ap_reg_ioackin_m_V_WREADY_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \ap_CS_fsm_reg[5]_0\(0),
      O => \^ap_reg_ioackin_m_v_wready_reg_0\
    );
ap_reg_ioackin_m_V_WREADY_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \^p_val2_6_5_reg_1100_reg[27]\,
      I2 => ap_reg_ioackin_m_V_WREADY_i_5_n_0,
      I3 => \ap_CS_fsm_reg[5]_1\,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_rst_n,
      O => ap_reg_ioackin_m_V_WREADY_i_4_n_0
    );
ap_reg_ioackin_m_V_WREADY_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \ap_CS_fsm_reg[5]_0\(2),
      I3 => \ap_CS_fsm_reg[5]_0\(4),
      I4 => \ap_CS_fsm_reg[5]_0\(1),
      I5 => \ap_CS_fsm_reg[5]_0\(3),
      O => ap_reg_ioackin_m_V_WREADY_i_5_n_0
    );
buff1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^r_v_tr_2_tr_reg_1110_reg[0]\,
      I1 => \^r_v_tr_1_tr_reg_1022_reg[26]\,
      I2 => \^mul5_reg_1241_reg[57]\(0),
      I3 => \^tmp_41_reg_1402_reg[0]\,
      I4 => \ap_CS_fsm_reg[5]_1\,
      I5 => \^p_val2_6_5_reg_1100_reg[27]\,
      O => grp_fu_308_ce
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^waddr_reg[7]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(15),
      I1 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(0),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(10),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(11),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(12),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(13),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(14),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(15),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(16),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(17),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(1),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(2),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(3),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(4),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(5),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(6),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(7),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(8),
      R => \^waddr_reg[7]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \bus_wide_gen.strb_buf_reg[1]\(9),
      R => \^waddr_reg[7]_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^data_valid\,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      I3 => m_axi_m_V_WREADY,
      I4 => burst_valid,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^data_valid\,
      R => \^waddr_reg[7]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => pop,
      I2 => push,
      I3 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => empty_n_i_3_n_0,
      O => empty_n_i_2_n_0
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^waddr_reg[7]_0\
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^m_v_wready\,
      I1 => \full_n_i_2__0_n_0\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => push,
      O => full_n_i_1_n_0
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \full_n_i_3__1_n_0\,
      O => \full_n_i_2__0_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \usedw_reg__0\(6),
      I3 => \usedw_reg__0\(7),
      O => \full_n_i_3__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_v_wready\,
      R => '0'
    );
\int_regs_in_V_shift[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \ap_CS_fsm_reg[5]_0\(1),
      I2 => \ap_CS_fsm_reg[5]_0\(2),
      I3 => \^regs_in_v_ce0\,
      I4 => \int_regs_in_V_shift_reg[0]_0\,
      O => \int_regs_in_V_shift_reg[0]\
    );
\int_regs_in_V_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^p_val2_6_5_reg_1100_reg[27]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg[5]_0\(0),
      I4 => ap_start,
      I5 => \^tmp_5_reg_995_reg[0]\(0),
      O => \^regs_in_v_ce0\
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => '0',
      DIADI(14 downto 0) => D(14 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => q_buf(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => q_buf(17 downto 16),
      ENARDEN => \^m_v_wready\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_25_n_0,
      I2 => mem_reg_i_26_n_0,
      I3 => raddr(7),
      I4 => pop,
      O => rnext(7)
    );
mem_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => mem_reg_i_25_n_0,
      I1 => mem_reg_i_26_n_0,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(6)
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_25_n_0
    );
mem_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(6),
      I3 => raddr(7),
      I4 => mem_reg_i_61_n_0,
      O => mem_reg_i_26_n_0
    );
mem_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_27_n_0
    );
mem_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_28_n_0
    );
mem_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(14),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(14),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(14),
      O => \q_tmp_reg[14]_0\
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => mem_reg_i_27_n_0,
      I1 => mem_reg_i_26_n_0,
      I2 => raddr(5),
      I3 => pop,
      O => rnext(5)
    );
mem_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(13),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(13),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(13),
      O => \q_tmp_reg[13]_0\
    );
mem_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(12),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(12),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(12),
      O => \q_tmp_reg[12]_0\
    );
mem_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(11),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(11),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(11),
      O => \q_tmp_reg[11]_0\
    );
mem_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(10),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(10),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(10),
      O => \q_tmp_reg[10]_0\
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF002000FFFF0000"
    )
        port map (
      I0 => raddr(3),
      I1 => mem_reg_i_28_n_0,
      I2 => raddr(2),
      I3 => mem_reg_i_26_n_0,
      I4 => raddr(4),
      I5 => pop,
      O => rnext(4)
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(9),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(9),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(9),
      O => \q_tmp_reg[9]_0\
    );
mem_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(8),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(8),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(8),
      O => \q_tmp_reg[8]_0\
    );
mem_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(7),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(7),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(7),
      O => \q_tmp_reg[7]_0\
    );
mem_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(6),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(6),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(6),
      O => \q_tmp_reg[6]_0\
    );
mem_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(5),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(5),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(5),
      O => \q_tmp_reg[5]_0\
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F008000FFFF0000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => mem_reg_i_26_n_0,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(3)
    );
mem_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(4),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(4),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(4),
      O => \q_tmp_reg[4]_0\
    );
mem_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(3),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(3),
      O => \q_tmp_reg[3]_0\
    );
mem_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(2),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(2),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(2),
      O => \q_tmp_reg[2]_0\
    );
mem_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(1),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(1),
      O => \q_tmp_reg[1]_0\
    );
mem_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D8F000F0D8F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \p_scaled_power_V_1_reg_1320_reg[14]\(0),
      I2 => \p_scaled_power_V_reg_1346_reg[14]\(0),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \p_scaled_power_V_2_reg_1372_reg[14]\(0),
      O => \q_tmp_reg[0]_0\
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080FF00"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => mem_reg_i_26_n_0,
      I3 => raddr(2),
      I4 => pop,
      O => rnext(2)
    );
mem_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_61_n_0
    );
mem_reg_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter4,
      O => mem_reg_0
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48F0"
    )
        port map (
      I0 => raddr(0),
      I1 => mem_reg_i_26_n_0,
      I2 => raddr(1),
      I3 => pop,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => mem_reg_i_26_n_0,
      I1 => raddr(0),
      I2 => pop,
      O => rnext(0)
    );
\mul5_reg_1241[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter3,
      O => \^mul5_reg_1241_reg[57]\(0)
    );
\neg_ti1_reg_1256[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^m_v_wready\,
      I3 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I4 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => \neg_ti1_reg_1256_reg[11]\(0)
    );
\neg_ti2_reg_1231[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I3 => \ap_CS_fsm_reg[5]_0\(3),
      I4 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => \neg_ti2_reg_1231_reg[11]\(0)
    );
\neg_ti4_reg_1361[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => \^p_val2_6_5_reg_1100_reg[27]_0\,
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => \neg_ti4_reg_1361_reg[11]\(0)
    );
\neg_ti9_reg_1251[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I3 => \ap_CS_fsm_reg[5]_0\(3),
      I4 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => \neg_ti9_reg_1251_reg[26]\(0)
    );
\neg_ti_reg_1387[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_v_tr_2_tr_reg_1110_reg[0]\,
      I1 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => \neg_ti_reg_1387_reg[11]\(0)
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => push,
      O => S(0)
    );
\p_Val2_6_5_reg_1100[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => \^p_val2_6_5_reg_1100_reg[27]_0\,
      O => \^p_val2_6_5_reg_1100_reg[27]\
    );
\p_Val2_6_5_reg_1100[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEFFAE"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \p_Val2_6_5_reg_1100[27]_i_8_n_0\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => m_V_AWREADY,
      I5 => ap_reg_ioackin_m_V_AWREADY,
      O => \^p_val2_6_5_reg_1100_reg[27]_0\
    );
\p_Val2_6_5_reg_1100[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I1 => \^m_v_wready\,
      O => \p_Val2_6_5_reg_1100[27]_i_8_n_0\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFFCFFA8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(4),
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(2),
      I5 => \ap_CS_fsm_reg[5]_0\(3),
      O => grp_fu_963_ce
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCFFA8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(4),
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg[5]_0\(3),
      I5 => \ap_CS_fsm_reg[5]_1\,
      O => grp_fu_969_ce
    );
\p_scaled_power_V_2_reg_1372[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_v_tr_2_tr_reg_1110_reg[0]\,
      I1 => tmp_22_reg_1356,
      O => \p_scaled_power_V_2_reg_1372_reg[0]\(0)
    );
\p_scaled_power_V_3_reg_1392[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp_41_reg_1402_reg[0]\,
      I1 => tmp_28_reg_1382,
      O => \p_scaled_power_V_3_reg_1392_reg[0]\(0)
    );
\p_scaled_power_V_5_reg_1407[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I3 => \ap_CS_fsm_reg[5]_0\(3),
      I4 => tmp_41_reg_1402,
      O => \p_scaled_power_V_5_reg_1407_reg[0]\(0)
    );
\p_scaled_power_V_reg_1346[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_val2_6_5_reg_1100_reg[27]\,
      I1 => tmp_7_reg_1315,
      O => \p_scaled_power_V_reg_1346_reg[0]\(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(17),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^waddr_reg[7]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^waddr_reg[7]_0\
    );
\r_V_tr_1_tr_reg_1022[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(4),
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter3,
      O => \^r_v_tr_1_tr_reg_1022_reg[26]\
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_i_26_n_0,
      I1 => raddr(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => mem_reg_i_26_n_0,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_i_26_n_0,
      O => \raddr[2]_i_1_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => mem_reg_i_26_n_0,
      O => \raddr[3]_i_1_n_0\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => mem_reg_i_26_n_0,
      O => \raddr[4]_i_1_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAA00000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => mem_reg_i_28_n_0,
      I4 => raddr(3),
      I5 => mem_reg_i_26_n_0,
      O => \raddr[5]_i_1_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_25_n_0,
      I2 => mem_reg_i_26_n_0,
      O => \raddr[6]_i_1_n_0\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^data_valid\,
      I2 => burst_valid,
      I3 => m_axi_m_V_WREADY,
      I4 => \bus_wide_gen.WVALID_Dummy_reg\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_25_n_0,
      I3 => mem_reg_i_26_n_0,
      O => \raddr[7]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_0\,
      Q => raddr(3),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_0\,
      Q => raddr(4),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_0\,
      Q => raddr(5),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_0\,
      Q => raddr(6),
      R => \^waddr_reg[7]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_0\,
      Q => raddr(7),
      R => \^waddr_reg[7]_0\
    );
\reg_243[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[5]_0\(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg[5]_0\(2),
      I5 => \ap_CS_fsm_reg[5]_0\(1),
      O => \^e\(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => push,
      I1 => show_ahead_i_2_n_0,
      I2 => \usedw_reg__0\(6),
      I3 => \usedw_reg__0\(7),
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => pop,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => show_ahead_i_3_n_0,
      O => show_ahead_i_2_n_0
    );
show_ahead_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => show_ahead_i_3_n_0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^waddr_reg[7]_0\
    );
\tmp_12_reg_1168[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => \^p_val2_6_5_reg_1100_reg[27]_0\,
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => \tmp_12_reg_1168_reg[0]\(0)
    );
\tmp_18_reg_1236[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I3 => \ap_CS_fsm_reg[5]_0\(3),
      I4 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => \tmp_18_reg_1236_reg[0]\(0)
    );
\tmp_19_reg_1214[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_41_reg_1402_reg[0]\,
      I1 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => \tmp_19_reg_1214_reg[25]\(0)
    );
\tmp_24_reg_1285[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_v_tr_1_tr_reg_1022_reg[26]\,
      I1 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => \tmp_24_reg_1285_reg[0]\(0)
    );
\tmp_25_reg_1246[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I3 => \ap_CS_fsm_reg[5]_0\(3),
      I4 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => \tmp_25_reg_1246_reg[25]\(0)
    );
\tmp_2_reg_1204[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^m_v_wready\,
      I2 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I3 => ap_reg_pp0_iter2_tmp_reg_1079,
      I4 => \ap_CS_fsm_reg[5]_0\(2),
      O => \tmp_2_reg_1204_reg[0]\(0)
    );
\tmp_31_reg_1199[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_v_tr_2_tr_reg_1110_reg[0]\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => \tmp_31_reg_1199_reg[0]\(0)
    );
\tmp_32_reg_1178[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => \^p_val2_6_5_reg_1100_reg[27]_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => \tmp_32_reg_1178_reg[25]\(0)
    );
\tmp_36_reg_1137[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter3,
      O => \^r_v_tr_2_tr_reg_1110_reg[0]\
    );
\tmp_38_reg_1305[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_v_tr_1_tr_reg_1022_reg[26]\,
      I1 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => \tmp_38_reg_1305_reg[25]\(0)
    );
\tmp_41_reg_1402[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => ap_reg_ioackin_m_V_WREADY_reg_1,
      I2 => \^m_v_wready\,
      I3 => ap_enable_reg_pp0_iter3,
      O => \^tmp_41_reg_1402_reg[0]\
    );
\tmp_4_reg_1188[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_v_tr_2_tr_reg_1110_reg[0]\,
      I1 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => \tmp_4_reg_1188_reg[25]\(0)
    );
\tmp_5_reg_995[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \^tmp_5_reg_995_reg[0]\(0)
    );
\tmp_9_reg_1017[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[5]_0\(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg[5]_0\(4),
      O => \tmp_9_reg_1017_reg[0]\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6A6A666A666A6"
    )
        port map (
      I0 => push,
      I1 => empty_n_reg_n_0,
      I2 => \^data_valid\,
      I3 => burst_valid,
      I4 => m_axi_m_V_WREADY,
      I5 => \bus_wide_gen.WVALID_Dummy_reg\,
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(0),
      Q => \^q\(1),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(1),
      Q => \^q\(2),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(2),
      Q => \^q\(3),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(4),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(5),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^waddr_reg[7]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^waddr_reg[7]_0\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => waddr(6),
      R => \^waddr_reg[7]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => \^waddr_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\ is
  port (
    m_axi_m_V_RREADY : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\ : entity is "mixer_m_V_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \^m_axi_m_v_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair7";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  m_axi_m_V_RREADY <= \^m_axi_m_v_rready\;
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F2"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C08808"
    )
        port map (
      I0 => beat_valid,
      I1 => ap_rst_n,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEEECECE"
    )
        port map (
      I0 => beat_valid,
      I1 => empty_n_reg_n_0,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => beat_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7F0F707070"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => \empty_n_i_3__1_n_0\,
      I2 => pop,
      I3 => m_axi_m_V_RVALID,
      I4 => \^m_axi_m_v_rready\,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^q\(0),
      I3 => \^di\(1),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFF0FFF0F"
    )
        port map (
      I0 => \full_n_i_2__1_n_0\,
      I1 => \full_n_i_3__2_n_0\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => m_axi_m_V_RVALID,
      I5 => \^m_axi_m_v_rready\,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \usedw_reg__0\(6),
      I3 => \usedw_reg__0\(7),
      O => \full_n_i_2__1_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^q\(0),
      I2 => \^di\(3),
      I3 => \^di\(2),
      O => \full_n_i_3__2_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2222"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => beat_valid,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^m_axi_m_v_rready\,
      R => '0'
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \^m_axi_m_v_rready\,
      I1 => m_axi_m_V_RVALID,
      I2 => pop,
      I3 => \^di\(1),
      O => S(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_0\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axi_m_V_RVALID,
      I1 => \^m_axi_m_v_rready\,
      I2 => pop,
      O => \usedw[7]_i_1__0_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(0),
      Q => \^di\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(1),
      Q => \^di\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(2),
      Q => \^di\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(3),
      Q => \^q\(1),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(4),
      Q => \^q\(2),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    p_51_in : out STD_LOGIC;
    next_wreq : out STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_47_in : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awaddr_buf_reg[2]\ : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \q_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[2]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    wreq_handling_reg_0 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    invalid_len_event_reg1 : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_WLAST : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    p_0_in0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[2]\ : in STD_LOGIC;
    \end_addr_buf_reg[3]\ : in STD_LOGIC;
    m_axi_m_V_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_buf_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \bus_wide_gen.data_buf[15]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.last_pad__0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.awaddr_buf_reg[2]\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_47_in\ : STD_LOGIC;
  signal \^p_51_in\ : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair17";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair17";
begin
  E(0) <= \^e\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_buf_reg[0]\(0) <= \^bus_wide_gen.data_buf_reg[0]\(0);
  \bus_wide_gen.data_buf_reg[16]\(0) <= \^bus_wide_gen.data_buf_reg[16]\(0);
  \bus_wide_gen.data_buf_reg[16]_0\(0) <= \^bus_wide_gen.data_buf_reg[16]_0\(0);
  \could_multi_bursts.awaddr_buf_reg[2]\ <= \^could_multi_bursts.awaddr_buf_reg[2]\;
  \could_multi_bursts.last_loop__10\ <= \^could_multi_bursts.last_loop__10\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \in\(2 downto 0) <= \^in\(2 downto 0);
  p_47_in <= \^p_47_in\;
  p_51_in <= \^p_51_in\;
\align_len[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF555500000000"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^could_multi_bursts.last_loop__10\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => CO(0),
      I5 => fifo_wreq_valid,
      O => \align_len_reg[31]\(0)
    );
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => \^p_51_in\,
      I1 => p_52_in,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_m_V_WREADY,
      I4 => m_axi_m_V_WLAST,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^p_51_in\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_m_V_WREADY,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.burst_pack\(9),
      I3 => p_54_in,
      O => \^bus_wide_gen.data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.data_buf[15]_i_4_n_0\,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \bus_wide_gen.data_buf[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(6),
      O => p_54_in
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880888888888"
    )
        port map (
      I0 => data_valid,
      I1 => \bus_wide_gen.first_pad_reg_0\,
      I2 => \^burst_valid\,
      I3 => \bus_wide_gen.data_buf[15]_i_5_n_0\,
      I4 => \bus_wide_gen.data_buf[15]_i_6_n_0\,
      I5 => \bus_wide_gen.burst_pack\(9),
      O => \bus_wide_gen.data_buf[15]_i_4_n_0\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      O => \bus_wide_gen.data_buf[15]_i_5_n_0\
    );
\bus_wide_gen.data_buf[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      O => \bus_wide_gen.data_buf[15]_i_6_n_0\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.burst_pack\(8),
      I3 => p_52_in,
      O => \^bus_wide_gen.data_buf_reg[16]_0\(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      O => \^bus_wide_gen.data_buf_reg[16]\(0)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \empty_n_i_2__0_n_0\,
      I2 => \empty_n_i_3__0_n_0\,
      I3 => Q(6),
      I4 => Q(7),
      O => p_52_in
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => data_valid,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => p_54_in,
      I4 => \bus_wide_gen.burst_pack\(9),
      O => \bus_wide_gen.data_buf[31]_i_4_n_0\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF8A000000"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => m_axi_m_V_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => data_valid,
      I4 => \bus_wide_gen.last_pad__0\,
      I5 => \bus_wide_gen.first_pad_reg_0\,
      O => \bus_wide_gen.first_pad_reg\
    );
\bus_wide_gen.first_pad_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF404040"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(8),
      I1 => \bus_wide_gen.data_buf[15]_i_4_n_0\,
      I2 => p_52_in,
      I3 => data_valid,
      I4 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      O => \bus_wide_gen.last_pad__0\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^p_51_in\,
      I1 => p_52_in,
      I2 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[0]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080AA800080"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I2 => data_valid,
      I3 => p_52_in,
      I4 => \bus_wide_gen.data_buf[15]_i_4_n_0\,
      I5 => \bus_wide_gen.burst_pack\(8),
      O => \^p_51_in\
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_m_V_WREADY,
      I2 => \^burst_valid\,
      O => \bus_wide_gen.len_cnt[7]_i_4_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(9),
      I1 => \bus_wide_gen.data_buf[15]_i_6_n_0\,
      I2 => \bus_wide_gen.data_buf[15]_i_5_n_0\,
      I3 => \^burst_valid\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \bus_wide_gen.len_cnt[7]_i_5_n_0\
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFF80880000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_4_n_0\,
      I1 => \^burst_valid\,
      I2 => m_axi_m_V_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => data_valid,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \bus_wide_gen.pad_oh_reg_reg[1]\
    );
\bus_wide_gen.strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(0),
      I1 => \^e\(0),
      I2 => \dout_buf_reg[17]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_buf_reg[0]\(0),
      O => \bus_wide_gen.strb_buf_reg[0]\
    );
\bus_wide_gen.strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(1),
      I1 => \^e\(0),
      I2 => \dout_buf_reg[17]\(1),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_buf_reg[0]\(0),
      O => \bus_wide_gen.strb_buf_reg[1]\
    );
\bus_wide_gen.strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(2),
      I1 => \^bus_wide_gen.data_buf_reg[16]\(0),
      I2 => \dout_buf_reg[17]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_buf_reg[16]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[2]\
    );
\bus_wide_gen.strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_m_V_WSTRB(3),
      I1 => \^bus_wide_gen.data_buf_reg[16]\(0),
      I2 => \dout_buf_reg[17]\(1),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_buf_reg[16]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[3]\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => AWREADY_Dummy,
      I2 => ap_rst_n,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => invalid_len_event_reg2,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400555500000000"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_4_n_0\,
      I1 => \throttl_cnt_reg[6]\,
      I2 => \throttl_cnt_reg[1]\,
      I3 => m_axi_m_V_AWREADY,
      I4 => AWVALID_Dummy,
      I5 => fifo_resp_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      O => \^could_multi_bursts.awaddr_buf_reg[2]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[0]_0\,
      I1 => \^could_multi_bursts.last_loop__10\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[1]_0\,
      I1 => \^could_multi_bursts.last_loop__10\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.last_loop__10\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I2 => \sect_len_buf_reg[3]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.awlen_buf[3]_i_3_n_0\,
      O => \^could_multi_bursts.last_loop__10\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I1 => \sect_len_buf_reg[3]_0\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_47_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^could_multi_bursts.last_loop__10\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[0]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FA"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => \^could_multi_bursts.last_loop__10\,
      I2 => wreq_handling_reg_0,
      I3 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.sect_handling_reg\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAEFAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \empty_n_i_1__2_n_0\,
      I3 => data_vld_reg_n_0,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[2]\,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D555555555"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \empty_n_i_2__0_n_0\,
      I2 => \empty_n_i_3__0_n_0\,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^p_51_in\,
      O => \empty_n_i_1__2_n_0\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => Q(2),
      I4 => \^q\(1),
      I5 => Q(1),
      O => \empty_n_i_2__0_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => Q(3),
      I1 => \^q\(3),
      I2 => Q(5),
      I3 => Q(4),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777555500000000"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => \^could_multi_bursts.last_loop__10\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => CO(0),
      I5 => empty_n_reg_0,
      O => next_wreq
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FFFF"
    )
        port map (
      I0 => \full_n_i_2__4_n_0\,
      I1 => push,
      I2 => \full_n_i_3__0_n_0\,
      I3 => fifo_burst_ready,
      I4 => ap_rst_n,
      I5 => p_10_in,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      O => \full_n_i_2__4_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => data_vld_reg_n_0,
      O => \full_n_i_3__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^burst_valid\,
      I2 => \^p_51_in\,
      I3 => p_52_in,
      O => p_10_in
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => fifo_burst_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAF0B0F0"
    )
        port map (
      I0 => invalid_len_event_reg1,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => invalid_len_event_reg2,
      I3 => \^p_47_in\,
      I4 => CO(0),
      O => invalid_len_event_reg2_reg
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400555500000000"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_4_n_0\,
      I1 => \throttl_cnt_reg[6]\,
      I2 => \throttl_cnt_reg[1]\,
      I3 => m_axi_m_V_AWREADY,
      I4 => AWVALID_Dummy,
      I5 => fifo_resp_ready,
      O => sel
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => invalid_len_event_reg2,
      I2 => \^could_multi_bursts.next_loop\,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\,
      I1 => \^could_multi_bursts.last_loop__10\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \mem_reg[4][9]_srl5_i_1_n_0\,
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(0),
      I1 => \^could_multi_bursts.awaddr_buf_reg[2]\,
      O => \mem_reg[4][9]_srl5_i_1_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF55FF5400AA00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => data_vld_reg_n_0,
      I4 => \empty_n_i_1__2_n_0\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFF4400FF770080"
    )
        port map (
      I0 => \empty_n_i_1__2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F0F0F0F0F070"
    )
        port map (
      I0 => \empty_n_i_1__2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF5555FFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^could_multi_bursts.last_loop__10\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => CO(0),
      I5 => fifo_wreq_valid,
      O => \q_reg[33]\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \bus_wide_gen.burst_pack\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \bus_wide_gen.burst_pack\(9),
      R => SR(0)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^could_multi_bursts.last_loop__10\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      O => \^p_47_in\
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFD5FFD5FF80AA"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^could_multi_bursts.last_loop__10\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_wreq_valid,
      I5 => fifo_wreq_valid_buf_reg,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[1]\,
      I1 => CO(0),
      I2 => \^p_47_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[2]\,
      I1 => CO(0),
      I2 => \^p_47_in\,
      I3 => \sect_len_buf_reg[0]_0\,
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[3]\,
      I1 => CO(0),
      I2 => \^p_47_in\,
      I3 => \sect_len_buf_reg[1]_0\,
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => CO(0),
      I2 => \^p_47_in\,
      I3 => \sect_len_buf_reg[3]_0\,
      O => \sect_len_buf_reg[3]\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => \^p_47_in\,
      I3 => CO(0),
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\ is
  port (
    rs2f_wreq_ack : out STD_LOGIC;
    fifo_wreq_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_wreq_valid_buf_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg_0 : in STD_LOGIC;
    wreq_handling_reg : in STD_LOGIC;
    p_47_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    wreq_handling_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\ : entity is "mixer_m_V_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\ is
  signal \^align_len_reg[31]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_0\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair21";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair20";
begin
  \align_len_reg[31]\(1 downto 0) <= \^align_len_reg[31]\(1 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \^align_len_reg[31]\(0),
      I2 => \^align_len_reg[31]\(1),
      I3 => E(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[0]\,
      I2 => p_10_in,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => CO(0),
      I2 => p_47_in,
      I3 => wreq_handling_reg,
      I4 => \^fifo_wreq_valid\,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_0
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg_0,
      O => fifo_wreq_valid_buf_reg
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \full_n_i_2__2_n_0\,
      I3 => \^rs2f_wreq_ack\,
      I4 => ap_rst_n,
      I5 => p_10_in,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => data_vld_reg_n_0,
      I2 => \^fifo_wreq_valid\,
      I3 => next_wreq,
      I4 => \^rs2f_wreq_ack\,
      I5 => Q(0),
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(1),
      O => S(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(0),
      O => S(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \^align_len_reg[31]\(0),
      I2 => \^align_len_reg[31]\(1),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(18),
      I1 => \sect_cnt_reg[19]_1\(19),
      I2 => p_0_in0_in(0),
      O => \sect_cnt_reg[19]_0\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(15),
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg[19]_1\(17),
      I3 => \sect_cnt_reg[19]_1\(16),
      O => \sect_cnt_reg[19]_0\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(12),
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg[19]_1\(14),
      I3 => \sect_cnt_reg[19]_1\(13),
      O => \sect_cnt_reg[19]_0\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(9),
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg[19]_1\(11),
      I3 => \sect_cnt_reg[19]_1\(10),
      O => \sect_cnt_reg[19]\(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(6),
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg[19]_1\(8),
      I3 => \sect_cnt_reg[19]_1\(7),
      O => \sect_cnt_reg[19]\(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(3),
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg[19]_1\(5),
      I3 => \sect_cnt_reg[19]_1\(4),
      O => \sect_cnt_reg[19]\(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\(0),
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg[19]_1\(2),
      I3 => \sect_cnt_reg[19]_1\(1),
      O => \sect_cnt_reg[19]\(0)
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][33]_srl5_n_0\
    );
\mem_reg[4][33]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][34]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AAFF54AA5400"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => p_10_in,
      I4 => data_vld_reg_n_0,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFF2200FF3300C0"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => p_10_in,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2F0F0F0F0F0F030"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => p_10_in,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2A2A"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^fifo_wreq_valid\,
      I2 => wreq_handling_reg,
      I3 => p_47_in,
      I4 => CO(0),
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_0
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_0(0),
      D => \mem_reg[4][33]_srl5_n_0\,
      Q => \^align_len_reg[31]\(0),
      R => ap_rst_n_0
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_0(0),
      D => \mem_reg[4][34]_srl5_n_0\,
      Q => \^align_len_reg[31]\(1),
      R => ap_rst_n_0
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFF1111"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => CO(0),
      I3 => p_47_in,
      I4 => wreq_handling_reg,
      I5 => \sect_cnt_reg[19]_1\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02020202"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => \^fifo_wreq_valid\,
      I2 => fifo_wreq_valid_buf_reg_0,
      I3 => CO(0),
      I4 => p_47_in,
      I5 => wreq_handling_reg,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    push : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    m_axi_m_V_BVALID : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : in STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\ : entity is "mixer_m_V_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal full_n4_out : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_3__3_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q[1]_i_1_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F88FF888F88"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \^fifo_resp_ready\,
      I2 => \pout[3]_i_3_n_0\,
      I3 => data_vld_reg_n_0,
      I4 => need_wrsp,
      I5 => next_resp,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFF4F4F4FFF4F"
    )
        port map (
      I0 => full_n4_out,
      I1 => \^fifo_resp_ready\,
      I2 => ap_rst_n,
      I3 => data_vld_reg_n_0,
      I4 => need_wrsp,
      I5 => next_resp,
      O => \full_n_i_1__3_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(3),
      I2 => \pout_reg__0\(1),
      I3 => \full_n_i_3__3_n_0\,
      I4 => \pout_reg__0\(0),
      I5 => data_vld_reg_n_0,
      O => full_n4_out
    );
\full_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \^fifo_resp_ready\,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => data_vld_reg_n_0,
      O => \full_n_i_3__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => sel,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg\,
      I1 => \could_multi_bursts.last_loop__10\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => m_axi_m_V_BVALID,
      I1 => full_n_reg_0,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => aw2b_bdata(0),
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F078F00F0F870F"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \pout_reg__0\(0),
      I3 => need_wrsp,
      I4 => next_resp,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => pout17_out,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => aw2b_bdata(1),
      I4 => next_resp,
      O => push
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000450045004500"
    )
        port map (
      I0 => \pout[3]_i_3_n_0\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_0,
      I4 => \^fifo_resp_ready\,
      I5 => \could_multi_bursts.next_loop\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => pout17_out,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \^fifo_resp_ready\,
      I3 => \could_multi_bursts.next_loop\,
      I4 => data_vld_reg_n_0,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => \q[1]_i_1_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1_n_0\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1_n_0\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\ is
  port (
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_V_BVALID : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \p_scaled_power_V_4_reg_1336_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_37_reg_1341_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti3_reg_1325_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_1_reg_1320_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    \tmp_13_reg_1163_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    tmp_35_reg_1295 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_36_reg_1137 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_17_reg_1115 : in STD_LOGIC;
    tmp_16_reg_1274 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \p_scaled_power_V_3_reg_1392_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    \p_scaled_power_V_4_reg_1336_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    push_0 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_11_reg_1027 : in STD_LOGIC;
    m_V_WREADY : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \p_scaled_power_V_5_reg_1407_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_11\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_12\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_13\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\ : entity is "mixer_m_V_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\ is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \^m_v_bvalid\ : STD_LOGIC;
  signal \^m_axi_m_v_bready\ : STD_LOGIC;
  signal mem_reg_i_30_n_0 : STD_LOGIC;
  signal mem_reg_i_31_n_0 : STD_LOGIC;
  signal mem_reg_i_33_n_0 : STD_LOGIC;
  signal mem_reg_i_35_n_0 : STD_LOGIC;
  signal mem_reg_i_37_n_0 : STD_LOGIC;
  signal mem_reg_i_39_n_0 : STD_LOGIC;
  signal mem_reg_i_41_n_0 : STD_LOGIC;
  signal mem_reg_i_43_n_0 : STD_LOGIC;
  signal mem_reg_i_45_n_0 : STD_LOGIC;
  signal mem_reg_i_47_n_0 : STD_LOGIC;
  signal mem_reg_i_49_n_0 : STD_LOGIC;
  signal mem_reg_i_51_n_0 : STD_LOGIC;
  signal mem_reg_i_53_n_0 : STD_LOGIC;
  signal mem_reg_i_55_n_0 : STD_LOGIC;
  signal mem_reg_i_57_n_0 : STD_LOGIC;
  signal mem_reg_i_59_n_0 : STD_LOGIC;
  signal mem_reg_i_60_n_0 : STD_LOGIC;
  signal mem_reg_i_62_n_0 : STD_LOGIC;
  signal mem_reg_i_63_n_0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair19";
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  m_V_BVALID <= \^m_v_bvalid\;
  m_axi_m_V_BREADY <= \^m_axi_m_v_bready\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A200A2"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_bvalid\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => m_V_WREADY,
      I5 => ap_reg_ioackin_m_V_WREADY_reg_0,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
ap_reg_ioackin_m_V_WREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => Q(2),
      I3 => mem_reg_i_63_n_0,
      I4 => Q(3),
      I5 => Q(1),
      O => ap_reg_ioackin_m_V_WREADY_reg
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \pout_reg_n_0_[0]\,
      I2 => p_10_in,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_0
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => \^m_v_bvalid\,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^m_v_bvalid\,
      R => ap_rst_n_0
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \full_n_i_2__3_n_0\,
      I3 => \^m_axi_m_v_bready\,
      I4 => ap_rst_n,
      I5 => p_10_in,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => data_vld_reg_n_0,
      I2 => \^m_v_bvalid\,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => push_0,
      O => \full_n_i_2__3_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^m_v_bvalid\,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => ap_enable_reg_pp0_iter4,
      O => p_10_in
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^m_axi_m_v_bready\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => ap_start,
      O => ap_ready
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_12\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_33_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(13),
      O => D(13)
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_11\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_35_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(12),
      O => D(12)
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_10\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_37_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(11),
      O => D(11)
    );
mem_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_9\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_39_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(10),
      O => D(10)
    );
mem_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_8\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_41_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(9),
      O => D(9)
    );
mem_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_7\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_43_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(8),
      O => D(8)
    );
mem_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_6\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_45_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(7),
      O => D(7)
    );
mem_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_5\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_47_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(6),
      O => D(6)
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_4\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_49_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(5),
      O => D(5)
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_3\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_51_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(4),
      O => D(4)
    );
mem_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_2\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_53_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(3),
      O => D(3)
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_1\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_55_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(2),
      O => D(2)
    );
mem_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_57_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(1),
      O => D(1)
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_59_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(0),
      O => D(0)
    );
mem_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C8C0"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_i_60_n_0,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg_0,
      O => WEA(0)
    );
mem_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8D88888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \^m_v_bvalid\,
      I4 => Q(5),
      I5 => Q(4),
      O => mem_reg_i_30_n_0
    );
mem_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(14),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(14),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_31_n_0
    );
mem_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(13),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(13),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_33_n_0
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(12),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(12),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_35_n_0
    );
mem_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(11),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(11),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_37_n_0
    );
mem_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(10),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(10),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_39_n_0
    );
mem_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(9),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(9),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_41_n_0
    );
mem_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(8),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(8),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_43_n_0
    );
mem_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(7),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(7),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_45_n_0
    );
mem_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(6),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(6),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_47_n_0
    );
mem_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(5),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(5),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_49_n_0
    );
mem_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(4),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(4),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_51_n_0
    );
mem_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(3),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(3),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_53_n_0
    );
mem_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(2),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(2),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_55_n_0
    );
mem_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(1),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(1),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_57_n_0
    );
mem_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(4),
      I2 => \p_scaled_power_V_3_reg_1392_reg[14]\(0),
      I3 => ap_enable_reg_pp0_iter4_reg,
      I4 => \p_scaled_power_V_4_reg_1336_reg[14]\(0),
      I5 => mem_reg_i_62_n_0,
      O => mem_reg_i_59_n_0
    );
mem_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_i_63_n_0,
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => Q(4),
      I5 => Q(3),
      O => mem_reg_i_60_n_0
    );
mem_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^m_v_bvalid\,
      I3 => Q(5),
      O => mem_reg_i_62_n_0
    );
mem_reg_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => Q(5),
      I1 => \^m_v_bvalid\,
      I2 => ap_enable_reg_pp0_iter4,
      O => mem_reg_i_63_n_0
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F0FFF000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[2]_13\,
      I3 => mem_reg_i_30_n_0,
      I4 => mem_reg_i_31_n_0,
      I5 => \p_scaled_power_V_5_reg_1407_reg[14]\(14),
      O => D(14)
    );
\neg_ti3_reg_1325[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => \neg_ti3_reg_1325_reg[11]\(0)
    );
\p_scaled_power_V_1_reg_1320[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => tmp_16_reg_1274,
      O => \p_scaled_power_V_1_reg_1320_reg[0]\(0)
    );
\p_scaled_power_V_4_reg_1336[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => tmp_35_reg_1295,
      O => \p_scaled_power_V_4_reg_1336_reg[0]\(0)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22DD2233CC33C0"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => p_10_in,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push_0,
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFF2200FF3300C0"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => p_10_in,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push_0,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2F0F0F0F0F0F030"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => p_10_in,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => push_0,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_0
    );
\tmp_13_reg_1163[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => \tmp_13_reg_1163_reg[25]\(0)
    );
\tmp_37_reg_1341[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => \tmp_37_reg_1341_reg[0]\(0)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C8C000000000"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_i_60_n_0,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_reg_ioackin_m_V_WREADY_reg_0,
      I5 => m_V_WREADY,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice is
  port (
    m_V_AWREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_v_awready\ : STD_LOGIC;
  signal m_V_AWVALID : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair22";
begin
  Q(0) <= \^q\(0);
  m_V_AWREADY <= \^m_v_awready\;
ap_reg_ioackin_m_V_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_AWREADY,
      I1 => ap_enable_reg_pp0_iter0_reg_reg,
      I2 => \^m_v_awready\,
      I3 => ap_rst_n,
      I4 => ap_reg_ioackin_m_V_AWREADY1,
      I5 => ap_enable_reg_pp0_iter4_reg,
      O => ap_reg_ioackin_m_V_AWREADY_reg
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFFEEAA"
    )
        port map (
      I0 => \^m_v_awready\,
      I1 => rs2f_wreq_ack,
      I2 => m_V_AWVALID,
      I3 => \^q\(0),
      I4 => state(1),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^m_v_awready\,
      R => ap_rst_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC44CCCC"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^q\(0),
      I2 => \^m_v_awready\,
      I3 => m_V_AWVALID,
      I4 => state(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => state(1),
      I2 => m_V_AWVALID,
      I3 => \^q\(0),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_reg_ioackin_m_V_AWREADY,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => ap_enable_reg_pp0_iter3,
      O => m_V_AWVALID
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => ap_rst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\ : entity is "mixer_m_V_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\ is
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair11";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\s_ready_t_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FAA"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => state(1),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => state(1),
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \^rdata_ack_t\,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \state_reg_n_0_[0]\,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    \req_en__6\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__3\ : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC;
  signal m_axi_m_V_AWVALID_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_m_V_AWVALID_INST_0_i_3_n_0 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \throttl_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \throttl_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \throttl_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2\ : label is "soft_lutpair29";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \could_multi_bursts.loop_cnt_reg[5]\ <= \^could_multi_bursts.loop_cnt_reg[5]\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_m_V_AWREADY,
      I1 => \^could_multi_bursts.loop_cnt_reg[5]\,
      I2 => throttl_cnt_reg(6),
      I3 => throttl_cnt_reg(7),
      I4 => throttl_cnt_reg(5),
      I5 => throttl_cnt_reg(4),
      O => AWREADY_Dummy
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => throttl_cnt_reg(7),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(4),
      O => \could_multi_bursts.loop_cnt_reg[5]_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(3),
      I3 => throttl_cnt_reg(2),
      O => \^could_multi_bursts.loop_cnt_reg[5]\
    );
m_axi_m_V_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(6),
      I4 => m_axi_m_V_AWVALID_INST_0_i_2_n_0,
      I5 => m_axi_m_V_AWVALID_INST_0_i_3_n_0,
      O => \req_en__6\
    );
m_axi_m_V_AWVALID_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => throttl_cnt_reg(3),
      O => m_axi_m_V_AWVALID_INST_0_i_2_n_0
    );
m_axi_m_V_AWVALID_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => m_axi_m_V_AWVALID_INST_0_i_3_n_0
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I1 => \throttl_cnt10_out__3\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => throttl_cnt_reg(2),
      O => \p_0_in__1\(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I1 => \throttl_cnt10_out__3\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(3),
      O => \p_0_in__1\(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444441"
    )
        port map (
      I0 => \throttl_cnt10_out__3\,
      I1 => throttl_cnt_reg(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(3),
      O => \throttl_cnt[4]_i_1_n_0\
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444414444"
    )
        port map (
      I0 => \throttl_cnt10_out__3\,
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(3),
      I3 => throttl_cnt_reg(2),
      I4 => m_axi_m_V_AWVALID_INST_0_i_3_n_0,
      I5 => throttl_cnt_reg(4),
      O => \throttl_cnt[5]_i_1_n_0\
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \throttl_cnt10_out__3\,
      I1 => throttl_cnt_reg(6),
      I2 => \throttl_cnt[7]_i_5_n_0\,
      O => \throttl_cnt[6]_i_1_n_0\
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \throttl_cnt10_out__3\,
      I1 => throttl_cnt_reg(7),
      I2 => \throttl_cnt[7]_i_5_n_0\,
      I3 => throttl_cnt_reg(6),
      O => \throttl_cnt[7]_i_2_n_0\
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(4),
      I4 => m_axi_m_V_AWVALID_INST_0_i_3_n_0,
      I5 => m_axi_m_V_AWVALID_INST_0_i_2_n_0,
      O => \throttl_cnt_reg[0]_0\
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => throttl_cnt_reg(2),
      I4 => throttl_cnt_reg(3),
      I5 => throttl_cnt_reg(5),
      O => \throttl_cnt[7]_i_5_n_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \throttl_cnt[4]_i_1_n_0\,
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \throttl_cnt[5]_i_1_n_0\,
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \throttl_cnt[6]_i_1_n_0\,
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \throttl_cnt[7]_i_2_n_0\,
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 56 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 29 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal \buff4_reg__1_n_75\ : STD_LOGIC;
  signal \buff4_reg__1_n_76\ : STD_LOGIC;
  signal \buff4_reg__1_n_77\ : STD_LOGIC;
  signal \buff4_reg__1_n_78\ : STD_LOGIC;
  signal \buff4_reg__1_n_79\ : STD_LOGIC;
  signal \buff4_reg__1_n_80\ : STD_LOGIC;
  signal \buff4_reg__1_n_81\ : STD_LOGIC;
  signal \buff4_reg__1_n_82\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_25,
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_24,
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_23,
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_22,
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_21,
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_20,
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_19,
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_18,
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_17,
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_16,
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_15,
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_14,
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => a_reg0(29),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(17),
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(17),
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(27),
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(27),
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(28),
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(29),
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(18),
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(18),
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(19),
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(19),
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(20),
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(20),
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(21),
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(21),
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(22),
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(22),
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(23),
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(23),
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(24),
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(24),
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(25),
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(25),
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => b_reg0(26),
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => a_reg0(26),
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_26,
      A(15) => n_0_27,
      A(14) => n_0_28,
      A(13) => n_0_29,
      A(12) => n_0_30,
      A(11) => n_0_31,
      A(10) => n_0_32,
      A(9) => n_0_33,
      A(8) => n_0_34,
      A(7) => n_0_35,
      A(6) => n_0_36,
      A(5) => n_0_37,
      A(4) => n_0_38,
      A(3) => n_0_39,
      A(2) => n_0_40,
      A(1) => n_0_41,
      A(0) => n_0_42,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 13) => in0(3 downto 0),
      B(12) => n_0_0,
      B(11) => n_0_1,
      B(10) => n_0_2,
      B(9) => n_0_3,
      B(8) => n_0_4,
      B(7) => n_0_5,
      B(6) => n_0_6,
      B(5) => n_0_7,
      B(4) => n_0_8,
      B(3) => n_0_9,
      B(2) => n_0_10,
      B(1) => n_0_11,
      B(0) => n_0_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_26,
      A(15) => n_0_27,
      A(14) => n_0_28,
      A(13) => n_0_29,
      A(12) => n_0_30,
      A(11) => n_0_31,
      A(10) => n_0_32,
      A(9) => n_0_33,
      A(8) => n_0_34,
      A(7) => n_0_35,
      A(6) => n_0_36,
      A(5) => n_0_37,
      A(4) => n_0_38,
      A(3) => n_0_39,
      A(2) => n_0_40,
      A(1) => n_0_41,
      A(0) => n_0_42,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_reg0(27),
      B(16) => b_reg0(27),
      B(15) => b_reg0(27),
      B(14) => b_reg0(27),
      B(13) => b_reg0(27),
      B(12) => b_reg0(27),
      B(11) => b_reg0(27),
      B(10 downto 0) => b_reg0(27 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12 downto 0) => a_reg0(29 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_90\,
      Q => D(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_89\,
      Q => D(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(10),
      B(16) => \buff0_reg__1\(10),
      B(15) => \buff0_reg__1\(10),
      B(14) => \buff0_reg__1\(10),
      B(13) => \buff0_reg__1\(10),
      B(12) => \buff0_reg__1\(10),
      B(11) => \buff0_reg__1\(10),
      B(10 downto 0) => \buff0_reg__1\(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30) => \buff4_reg__1_n_75\,
      P(29) => \buff4_reg__1_n_76\,
      P(28) => \buff4_reg__1_n_77\,
      P(27) => \buff4_reg__1_n_78\,
      P(26) => \buff4_reg__1_n_79\,
      P(25) => \buff4_reg__1_n_80\,
      P(24) => \buff4_reg__1_n_81\,
      P(23) => \buff4_reg__1_n_82\,
      P(22 downto 0) => D(56 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_42
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal \buff4_reg__1_n_75\ : STD_LOGIC;
  signal \buff4_reg__1_n_76\ : STD_LOGIC;
  signal \buff4_reg__1_n_77\ : STD_LOGIC;
  signal \buff4_reg__1_n_78\ : STD_LOGIC;
  signal \buff4_reg__1_n_79\ : STD_LOGIC;
  signal \buff4_reg__1_n_80\ : STD_LOGIC;
  signal \buff4_reg__1_n_81\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[28]\,
      B(16) => \b_reg0_reg_n_0_[28]\,
      B(15) => \b_reg0_reg_n_0_[28]\,
      B(14) => \b_reg0_reg_n_0_[28]\,
      B(13) => \b_reg0_reg_n_0_[28]\,
      B(12) => \b_reg0_reg_n_0_[28]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_90\,
      Q => D(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_89\,
      Q => D(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(11),
      B(16) => \buff0_reg__1\(11),
      B(15) => \buff0_reg__1\(11),
      B(14) => \buff0_reg__1\(11),
      B(13) => \buff0_reg__1\(11),
      B(12) => \buff0_reg__1\(11),
      B(11 downto 0) => \buff0_reg__1\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30) => \buff4_reg__1_n_75\,
      P(29) => \buff4_reg__1_n_76\,
      P(28) => \buff4_reg__1_n_77\,
      P(27) => \buff4_reg__1_n_78\,
      P(26) => \buff4_reg__1_n_79\,
      P(25) => \buff4_reg__1_n_80\,
      P(24) => \buff4_reg__1_n_81\,
      P(23 downto 0) => D(57 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3 : entity is "mixer_mul_31ns_29dEe_MulnS_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal \buff4_reg__1_n_75\ : STD_LOGIC;
  signal \buff4_reg__1_n_76\ : STD_LOGIC;
  signal \buff4_reg__1_n_77\ : STD_LOGIC;
  signal \buff4_reg__1_n_78\ : STD_LOGIC;
  signal \buff4_reg__1_n_79\ : STD_LOGIC;
  signal \buff4_reg__1_n_80\ : STD_LOGIC;
  signal \buff4_reg__1_n_81\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[28]\,
      B(16) => \b_reg0_reg_n_0_[28]\,
      B(15) => \b_reg0_reg_n_0_[28]\,
      B(14) => \b_reg0_reg_n_0_[28]\,
      B(13) => \b_reg0_reg_n_0_[28]\,
      B(12) => \b_reg0_reg_n_0_[28]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_90\,
      Q => D(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_89\,
      Q => D(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(11),
      B(16) => \buff0_reg__1\(11),
      B(15) => \buff0_reg__1\(11),
      B(14) => \buff0_reg__1\(11),
      B(13) => \buff0_reg__1\(11),
      B(12) => \buff0_reg__1\(11),
      B(11 downto 0) => \buff0_reg__1\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30) => \buff4_reg__1_n_75\,
      P(29) => \buff4_reg__1_n_76\,
      P(28) => \buff4_reg__1_n_77\,
      P(27) => \buff4_reg__1_n_78\,
      P(26) => \buff4_reg__1_n_79\,
      P(25) => \buff4_reg__1_n_80\,
      P(24) => \buff4_reg__1_n_81\,
      P(23 downto 0) => D(57 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4 : entity is "mixer_mul_31ns_29dEe_MulnS_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal \buff4_reg__1_n_75\ : STD_LOGIC;
  signal \buff4_reg__1_n_76\ : STD_LOGIC;
  signal \buff4_reg__1_n_77\ : STD_LOGIC;
  signal \buff4_reg__1_n_78\ : STD_LOGIC;
  signal \buff4_reg__1_n_79\ : STD_LOGIC;
  signal \buff4_reg__1_n_80\ : STD_LOGIC;
  signal \buff4_reg__1_n_81\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[28]\,
      B(16) => \b_reg0_reg_n_0_[28]\,
      B(15) => \b_reg0_reg_n_0_[28]\,
      B(14) => \b_reg0_reg_n_0_[28]\,
      B(13) => \b_reg0_reg_n_0_[28]\,
      B(12) => \b_reg0_reg_n_0_[28]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_90\,
      Q => D(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_89\,
      Q => D(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(11),
      B(16) => \buff0_reg__1\(11),
      B(15) => \buff0_reg__1\(11),
      B(14) => \buff0_reg__1\(11),
      B(13) => \buff0_reg__1\(11),
      B(12) => \buff0_reg__1\(11),
      B(11 downto 0) => \buff0_reg__1\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30) => \buff4_reg__1_n_75\,
      P(29) => \buff4_reg__1_n_76\,
      P(28) => \buff4_reg__1_n_77\,
      P(27) => \buff4_reg__1_n_78\,
      P(26) => \buff4_reg__1_n_79\,
      P(25) => \buff4_reg__1_n_80\,
      P(24) => \buff4_reg__1_n_81\,
      P(23 downto 0) => D(57 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5 : entity is "mixer_mul_31ns_29dEe_MulnS_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal \buff4_reg__1_n_75\ : STD_LOGIC;
  signal \buff4_reg__1_n_76\ : STD_LOGIC;
  signal \buff4_reg__1_n_77\ : STD_LOGIC;
  signal \buff4_reg__1_n_78\ : STD_LOGIC;
  signal \buff4_reg__1_n_79\ : STD_LOGIC;
  signal \buff4_reg__1_n_80\ : STD_LOGIC;
  signal \buff4_reg__1_n_81\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_14,
      A(15) => n_0_15,
      A(14) => n_0_16,
      A(13) => n_0_17,
      A(12) => n_0_18,
      A(11) => n_0_19,
      A(10) => n_0_20,
      A(9) => n_0_21,
      A(8) => n_0_22,
      A(7) => n_0_23,
      A(6) => n_0_24,
      A(5) => n_0_25,
      A(4) => n_0_26,
      A(3) => n_0_27,
      A(2) => n_0_28,
      A(1) => n_0_29,
      A(0) => n_0_30,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[28]\,
      B(16) => \b_reg0_reg_n_0_[28]\,
      B(15) => \b_reg0_reg_n_0_[28]\,
      B(14) => \b_reg0_reg_n_0_[28]\,
      B(13) => \b_reg0_reg_n_0_[28]\,
      B(12) => \b_reg0_reg_n_0_[28]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_90\,
      Q => D(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_89\,
      Q => D(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(11),
      B(16) => \buff0_reg__1\(11),
      B(15) => \buff0_reg__1\(11),
      B(14) => \buff0_reg__1\(11),
      B(13) => \buff0_reg__1\(11),
      B(12) => \buff0_reg__1\(11),
      B(11 downto 0) => \buff0_reg__1\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30) => \buff4_reg__1_n_75\,
      P(29) => \buff4_reg__1_n_76\,
      P(28) => \buff4_reg__1_n_77\,
      P(27) => \buff4_reg__1_n_78\,
      P(26) => \buff4_reg__1_n_79\,
      P(25) => \buff4_reg__1_n_80\,
      P(24) => \buff4_reg__1_n_81\,
      P(23 downto 0) => D(57 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 58 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal \buff4_reg__1_n_75\ : STD_LOGIC;
  signal \buff4_reg__1_n_76\ : STD_LOGIC;
  signal \buff4_reg__1_n_77\ : STD_LOGIC;
  signal \buff4_reg__1_n_78\ : STD_LOGIC;
  signal \buff4_reg__1_n_79\ : STD_LOGIC;
  signal \buff4_reg__1_n_80\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_14 : STD_LOGIC;
  attribute RTL_KEEP of n_0_14 : signal is "true";
  signal n_0_15 : STD_LOGIC;
  attribute RTL_KEEP of n_0_15 : signal is "true";
  signal n_0_16 : STD_LOGIC;
  attribute RTL_KEEP of n_0_16 : signal is "true";
  signal n_0_17 : STD_LOGIC;
  attribute RTL_KEEP of n_0_17 : signal is "true";
  signal n_0_18 : STD_LOGIC;
  attribute RTL_KEEP of n_0_18 : signal is "true";
  signal n_0_19 : STD_LOGIC;
  attribute RTL_KEEP of n_0_19 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_20 : STD_LOGIC;
  attribute RTL_KEEP of n_0_20 : signal is "true";
  signal n_0_21 : STD_LOGIC;
  attribute RTL_KEEP of n_0_21 : signal is "true";
  signal n_0_22 : STD_LOGIC;
  attribute RTL_KEEP of n_0_22 : signal is "true";
  signal n_0_23 : STD_LOGIC;
  attribute RTL_KEEP of n_0_23 : signal is "true";
  signal n_0_24 : STD_LOGIC;
  attribute RTL_KEEP of n_0_24 : signal is "true";
  signal n_0_25 : STD_LOGIC;
  attribute RTL_KEEP of n_0_25 : signal is "true";
  signal n_0_26 : STD_LOGIC;
  attribute RTL_KEEP of n_0_26 : signal is "true";
  signal n_0_27 : STD_LOGIC;
  attribute RTL_KEEP of n_0_27 : signal is "true";
  signal n_0_28 : STD_LOGIC;
  attribute RTL_KEEP of n_0_28 : signal is "true";
  signal n_0_29 : STD_LOGIC;
  attribute RTL_KEEP of n_0_29 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_30 : STD_LOGIC;
  attribute RTL_KEEP of n_0_30 : signal is "true";
  signal n_0_31 : STD_LOGIC;
  attribute RTL_KEEP of n_0_31 : signal is "true";
  signal n_0_32 : STD_LOGIC;
  attribute RTL_KEEP of n_0_32 : signal is "true";
  signal n_0_33 : STD_LOGIC;
  attribute RTL_KEEP of n_0_33 : signal is "true";
  signal n_0_34 : STD_LOGIC;
  attribute RTL_KEEP of n_0_34 : signal is "true";
  signal n_0_35 : STD_LOGIC;
  attribute RTL_KEEP of n_0_35 : signal is "true";
  signal n_0_36 : STD_LOGIC;
  attribute RTL_KEEP of n_0_36 : signal is "true";
  signal n_0_37 : STD_LOGIC;
  attribute RTL_KEEP of n_0_37 : signal is "true";
  signal n_0_38 : STD_LOGIC;
  attribute RTL_KEEP of n_0_38 : signal is "true";
  signal n_0_39 : STD_LOGIC;
  attribute RTL_KEEP of n_0_39 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_40 : STD_LOGIC;
  attribute RTL_KEEP of n_0_40 : signal is "true";
  signal n_0_41 : STD_LOGIC;
  attribute RTL_KEEP of n_0_41 : signal is "true";
  signal n_0_42 : STD_LOGIC;
  attribute RTL_KEEP of n_0_42 : signal is "true";
  signal n_0_43 : STD_LOGIC;
  attribute RTL_KEEP of n_0_43 : signal is "true";
  signal n_0_44 : STD_LOGIC;
  attribute RTL_KEEP of n_0_44 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_27,
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_26,
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_25,
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_24,
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_23,
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_22,
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_21,
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_20,
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_19,
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_18,
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_17,
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_16,
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_15,
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_14,
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_13,
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_12,
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_2,
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_1,
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_0,
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(0),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(1),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(2),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(3),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(4),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(5),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(6),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_11,
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(7),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(8),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(9),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(10),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(11),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(12),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(13),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => in0(14),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_10,
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_9,
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_8,
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_7,
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_6,
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_5,
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_4,
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => n_0_3,
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_28,
      A(15) => n_0_29,
      A(14) => n_0_30,
      A(13) => n_0_31,
      A(12) => n_0_32,
      A(11) => n_0_33,
      A(10) => n_0_34,
      A(9) => n_0_35,
      A(8) => n_0_36,
      A(7) => n_0_37,
      A(6) => n_0_38,
      A(5) => n_0_39,
      A(4) => n_0_40,
      A(3) => n_0_41,
      A(2) => n_0_42,
      A(1) => n_0_43,
      A(0) => n_0_44,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 13) => in0(3 downto 0),
      B(12) => n_0_0,
      B(11) => n_0_1,
      B(10) => n_0_2,
      B(9) => n_0_3,
      B(8) => n_0_4,
      B(7) => n_0_5,
      B(6) => n_0_6,
      B(5) => n_0_7,
      B(4) => n_0_8,
      B(3) => n_0_9,
      B(2) => n_0_10,
      B(1) => n_0_11,
      B(0) => n_0_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_0_28,
      A(15) => n_0_29,
      A(14) => n_0_30,
      A(13) => n_0_31,
      A(12) => n_0_32,
      A(11) => n_0_33,
      A(10) => n_0_34,
      A(9) => n_0_35,
      A(8) => n_0_36,
      A(7) => n_0_37,
      A(6) => n_0_38,
      A(5) => n_0_39,
      A(4) => n_0_40,
      A(3) => n_0_41,
      A(2) => n_0_42,
      A(1) => n_0_43,
      A(0) => n_0_44,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[27]\,
      B(16) => \b_reg0_reg_n_0_[27]\,
      B(15) => \b_reg0_reg_n_0_[27]\,
      B(14) => \b_reg0_reg_n_0_[27]\,
      B(13) => \b_reg0_reg_n_0_[27]\,
      B(12) => \b_reg0_reg_n_0_[27]\,
      B(11) => \b_reg0_reg_n_0_[27]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_90\,
      Q => D(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_89\,
      Q => D(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_308_ce,
      D => \buff3_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_fu_308_ce,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg_n_0_[14]\,
      A(13) => \buff0_reg_n_0_[13]\,
      A(12) => \buff0_reg_n_0_[12]\,
      A(11) => \buff0_reg_n_0_[11]\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(10),
      B(16) => \buff0_reg__1\(10),
      B(15) => \buff0_reg__1\(10),
      B(14) => \buff0_reg__1\(10),
      B(13) => \buff0_reg__1\(10),
      B(12) => \buff0_reg__1\(10),
      B(11) => \buff0_reg__1\(10),
      B(10 downto 0) => \buff0_reg__1\(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => grp_fu_308_ce,
      CEA2 => grp_fu_308_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => grp_fu_308_ce,
      CEB2 => grp_fu_308_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_308_ce,
      CEP => grp_fu_308_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30) => \buff4_reg__1_n_75\,
      P(29) => \buff4_reg__1_n_76\,
      P(28) => \buff4_reg__1_n_77\,
      P(27) => \buff4_reg__1_n_78\,
      P(26) => \buff4_reg__1_n_79\,
      P(25) => \buff4_reg__1_n_80\,
      P(24 downto 0) => D(58 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_14
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_15
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_16
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_17
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_18
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_19
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_20
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_21
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_22
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_23
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_24
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_25
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_26
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_27
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_28
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_31
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_32
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_33
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_34
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_35
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_36
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_37
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_38
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_39
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_40
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_41
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_42
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_43
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_44
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_969_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1 is
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_13
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_9
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13) => n_0_0,
      A(12) => n_0_1,
      A(11) => n_0_2,
      A(10) => n_0_3,
      A(9) => n_0_4,
      A(8) => n_0_5,
      A(7) => n_0_6,
      A(6) => n_0_7,
      A(5) => n_0_8,
      A(4) => n_0_9,
      A(3) => n_0_10,
      A(2) => n_0_11,
      A(1) => n_0_12,
      A(0) => n_0_13,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(13),
      B(16) => Q(13),
      B(15) => Q(13),
      B(14) => Q(13),
      B(13 downto 0) => Q(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_969_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_969_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_969_ce,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => D(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_963_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0 is
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_10 : STD_LOGIC;
  attribute RTL_KEEP of n_0_10 : signal is "true";
  signal n_0_11 : STD_LOGIC;
  attribute RTL_KEEP of n_0_11 : signal is "true";
  signal n_0_12 : STD_LOGIC;
  attribute RTL_KEEP of n_0_12 : signal is "true";
  signal n_0_13 : STD_LOGIC;
  attribute RTL_KEEP of n_0_13 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal n_0_7 : STD_LOGIC;
  attribute RTL_KEEP of n_0_7 : signal is "true";
  signal n_0_8 : STD_LOGIC;
  attribute RTL_KEEP of n_0_8 : signal is "true";
  signal n_0_9 : STD_LOGIC;
  attribute RTL_KEEP of n_0_9 : signal is "true";
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_10
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_11
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_12
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_13
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_8
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_9
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => n_0_0,
      A(28) => n_0_0,
      A(27) => n_0_0,
      A(26) => n_0_0,
      A(25) => n_0_0,
      A(24) => n_0_0,
      A(23) => n_0_0,
      A(22) => n_0_0,
      A(21) => n_0_0,
      A(20) => n_0_0,
      A(19) => n_0_0,
      A(18) => n_0_0,
      A(17) => n_0_0,
      A(16) => n_0_0,
      A(15) => n_0_0,
      A(14) => n_0_0,
      A(13) => n_0_0,
      A(12) => n_0_1,
      A(11) => n_0_2,
      A(10) => n_0_3,
      A(9) => n_0_4,
      A(8) => n_0_5,
      A(7) => n_0_6,
      A(6) => n_0_7,
      A(5) => n_0_8,
      A(4) => n_0_9,
      A(3) => n_0_10,
      A(2) => n_0_11,
      A(1) => n_0_12,
      A(0) => n_0_13,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(13),
      B(16) => Q(13),
      B(15) => Q(13),
      B(14) => Q(13),
      B(13 downto 0) => Q(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_963_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_963_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_963_ce,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => D(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_9_reg_1017_reg[0]\ : out STD_LOGIC;
    \rdata_reg[31]_i_4\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \rdata_reg[31]_i_4_0\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    \rdata_reg[0]_i_3\ : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rdata_reg[1]_i_3\ : in STD_LOGIC;
    \rdata_reg[2]_i_3\ : in STD_LOGIC;
    \rdata_reg[3]_i_3\ : in STD_LOGIC;
    \rdata_reg[7]_i_4\ : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \reg_243_reg[0]_i_2\ : in STD_LOGIC;
    \reg_243_reg[13]_i_4\ : in STD_LOGIC;
    \reg_243_reg[0]_i_3\ : in STD_LOGIC;
    \reg_243_reg[1]_i_2\ : in STD_LOGIC;
    \reg_243_reg[1]_i_3\ : in STD_LOGIC;
    \reg_243_reg[2]_i_2\ : in STD_LOGIC;
    \reg_243_reg[2]_i_3\ : in STD_LOGIC;
    \reg_243_reg[3]_i_2\ : in STD_LOGIC;
    \reg_243_reg[3]_i_3\ : in STD_LOGIC;
    \reg_243_reg[4]_i_2\ : in STD_LOGIC;
    \reg_243_reg[4]_i_3\ : in STD_LOGIC;
    \reg_243_reg[5]_i_2\ : in STD_LOGIC;
    \reg_243_reg[5]_i_3\ : in STD_LOGIC;
    \reg_243_reg[6]_i_2\ : in STD_LOGIC;
    \reg_243_reg[6]_i_3\ : in STD_LOGIC;
    \reg_243_reg[7]_i_2\ : in STD_LOGIC;
    \reg_243_reg[7]_i_3\ : in STD_LOGIC;
    \reg_243_reg[8]_i_2\ : in STD_LOGIC;
    \reg_243_reg[8]_i_3\ : in STD_LOGIC;
    \reg_243_reg[9]_i_2\ : in STD_LOGIC;
    \reg_243_reg[9]_i_3\ : in STD_LOGIC;
    \reg_243_reg[10]_i_2\ : in STD_LOGIC;
    \reg_243_reg[10]_i_3\ : in STD_LOGIC;
    \reg_243_reg[11]_i_2\ : in STD_LOGIC;
    \reg_243_reg[11]_i_3\ : in STD_LOGIC;
    \reg_243_reg[12]_i_2\ : in STD_LOGIC;
    \reg_243_reg[12]_i_3\ : in STD_LOGIC;
    \reg_243_reg[13]_i_3\ : in STD_LOGIC;
    \reg_243_reg[13]_i_5\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi is
  signal \^doado\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal \ar_hs__0\ : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_regs_in_V_n_60 : STD_LOGIC;
  signal int_regs_in_V_n_61 : STD_LOGIC;
  signal int_regs_in_V_n_62 : STD_LOGIC;
  signal int_regs_in_V_n_63 : STD_LOGIC;
  signal int_regs_in_V_n_64 : STD_LOGIC;
  signal int_regs_in_V_n_65 : STD_LOGIC;
  signal int_regs_in_V_n_66 : STD_LOGIC;
  signal int_regs_in_V_n_67 : STD_LOGIC;
  signal int_regs_in_V_n_68 : STD_LOGIC;
  signal int_regs_in_V_n_69 : STD_LOGIC;
  signal int_regs_in_V_n_70 : STD_LOGIC;
  signal int_regs_in_V_n_71 : STD_LOGIC;
  signal int_regs_in_V_n_72 : STD_LOGIC;
  signal int_regs_in_V_n_73 : STD_LOGIC;
  signal int_regs_in_V_n_74 : STD_LOGIC;
  signal int_regs_in_V_n_75 : STD_LOGIC;
  signal int_regs_in_V_n_76 : STD_LOGIC;
  signal int_regs_in_V_n_77 : STD_LOGIC;
  signal int_regs_in_V_n_78 : STD_LOGIC;
  signal int_regs_in_V_n_79 : STD_LOGIC;
  signal int_regs_in_V_n_80 : STD_LOGIC;
  signal int_regs_in_V_n_81 : STD_LOGIC;
  signal int_regs_in_V_n_82 : STD_LOGIC;
  signal int_regs_in_V_n_83 : STD_LOGIC;
  signal int_regs_in_V_n_84 : STD_LOGIC;
  signal int_regs_in_V_n_85 : STD_LOGIC;
  signal int_regs_in_V_n_86 : STD_LOGIC;
  signal int_regs_in_V_n_87 : STD_LOGIC;
  signal int_regs_in_V_n_88 : STD_LOGIC;
  signal int_regs_in_V_n_89 : STD_LOGIC;
  signal int_regs_in_V_n_90 : STD_LOGIC;
  signal int_regs_in_V_n_91 : STD_LOGIC;
  signal int_regs_in_V_read : STD_LOGIC;
  signal int_regs_in_V_read0 : STD_LOGIC;
  signal int_regs_in_V_write_i_1_n_0 : STD_LOGIC;
  signal int_regs_in_V_write_reg_n_0 : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \^tmp_9_reg_1017_reg[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_regs_in_V_read_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_ARREADY_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_AWREADY_INST_0 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_RVALID_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_WREADY_INST_0 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair5";
begin
  DOADO(27 downto 0) <= \^doado\(27 downto 0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_start <= \^ap_start\;
  \tmp_9_reg_1017_reg[0]\ <= \^tmp_9_reg_1017_reg[0]\;
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_reg_ioackin_m_V_AWREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => \^ap_start\,
      O => ap_reg_ioackin_m_V_AWREADY_reg
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF888888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => int_ap_done_i_2_n_0,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => rstate(0),
      I4 => rstate(1),
      I5 => s_axi_AXILiteS_ARADDR(1),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => Q(0),
      I5 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_ready,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A8CCCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg[5]\,
      I5 => int_ap_start3_out,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => s_axi_AXILiteS_WVALID,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => \ap_CS_fsm_reg[5]\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[1]\,
      I3 => \ap_CS_fsm_reg[5]\,
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
int_regs_in_V: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram
     port map (
      D(4) => int_regs_in_V_n_87,
      D(3) => int_regs_in_V_n_88,
      D(2) => int_regs_in_V_n_89,
      D(1) => int_regs_in_V_n_90,
      D(0) => int_regs_in_V_n_91,
      DOADO(27 downto 0) => \^doado\(27 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => \waddr_reg_n_0_[2]\,
      \ap_CS_fsm_reg[3]\(1 downto 0) => Q(2 downto 1),
      ap_clk => ap_clk,
      \ar_hs__0\ => \ar_hs__0\,
      int_ap_done_reg => \rdata[1]_i_2_n_0\,
      int_ap_idle_reg => \rdata[2]_i_2_n_0\,
      int_ap_ready_reg => \rdata[3]_i_2_n_0\,
      int_auto_restart_reg => \rdata[7]_i_2_n_0\,
      \int_isr_reg[0]\ => \rdata[0]_i_2_n_0\,
      int_regs_in_V_write_reg => int_regs_in_V_write_reg_n_0,
      \rdata_reg[0]_i_3\ => \rdata_reg[0]_i_3\,
      \rdata_reg[10]\ => int_regs_in_V_n_65,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2\,
      \rdata_reg[11]\ => int_regs_in_V_n_66,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2\,
      \rdata_reg[12]\ => int_regs_in_V_n_67,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2\,
      \rdata_reg[13]\ => int_regs_in_V_n_68,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2\,
      \rdata_reg[14]\ => int_regs_in_V_n_69,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2\,
      \rdata_reg[15]\ => int_regs_in_V_n_70,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2\,
      \rdata_reg[16]\ => int_regs_in_V_n_71,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2\,
      \rdata_reg[17]\ => int_regs_in_V_n_72,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2\,
      \rdata_reg[18]\ => int_regs_in_V_n_73,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2\,
      \rdata_reg[19]\ => int_regs_in_V_n_74,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2\,
      \rdata_reg[1]_i_3\ => \rdata_reg[1]_i_3\,
      \rdata_reg[20]\ => int_regs_in_V_n_75,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2\,
      \rdata_reg[21]\ => int_regs_in_V_n_76,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2\,
      \rdata_reg[22]\ => int_regs_in_V_n_77,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2\,
      \rdata_reg[23]\ => int_regs_in_V_n_78,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2\,
      \rdata_reg[24]\ => int_regs_in_V_n_79,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2\,
      \rdata_reg[25]\ => int_regs_in_V_n_80,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2\,
      \rdata_reg[26]\ => int_regs_in_V_n_81,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2\,
      \rdata_reg[27]\ => int_regs_in_V_n_82,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2\,
      \rdata_reg[28]\ => int_regs_in_V_n_83,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2\,
      \rdata_reg[29]\ => int_regs_in_V_n_84,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2\,
      \rdata_reg[2]_i_3\ => \rdata_reg[2]_i_3\,
      \rdata_reg[30]\ => int_regs_in_V_n_85,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2\,
      \rdata_reg[31]\ => int_regs_in_V_n_86,
      \rdata_reg[31]_i_4\ => \rdata_reg[31]_i_4_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5\,
      \rdata_reg[3]_i_3\ => \rdata_reg[3]_i_3\,
      \rdata_reg[4]\ => int_regs_in_V_n_60,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2\,
      \rdata_reg[5]\ => int_regs_in_V_n_61,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2\,
      \rdata_reg[6]\ => int_regs_in_V_n_62,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2\,
      \rdata_reg[7]_i_4\ => \rdata_reg[7]_i_4\,
      \rdata_reg[8]\ => int_regs_in_V_n_63,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2\,
      \rdata_reg[9]\ => int_regs_in_V_n_64,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_AXILiteS_ARADDR(1) => s_axi_AXILiteS_ARADDR(4),
      s_axi_AXILiteS_ARADDR(0) => s_axi_AXILiteS_ARADDR(2),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
int_regs_in_V_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => int_regs_in_V_read0
    );
int_regs_in_V_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_regs_in_V_read0,
      Q => int_regs_in_V_read,
      R => ap_rst_n_inv
    );
\int_regs_in_V_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[3]\,
      Q => \^tmp_9_reg_1017_reg[0]\,
      R => '0'
    );
int_regs_in_V_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => s_axi_AXILiteS_AWADDR(4),
      I1 => aw_hs,
      I2 => s_axi_AXILiteS_AWADDR(3),
      I3 => s_axi_AXILiteS_WVALID,
      I4 => int_regs_in_V_write_reg_n_0,
      O => int_regs_in_V_write_i_1_n_0
    );
int_regs_in_V_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_regs_in_V_write_i_1_n_0,
      Q => int_regs_in_V_write_reg_n_0,
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => \int_isr_reg_n_0_[1]\,
      O => interrupt
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => int_ap_done,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \int_ier_reg_n_0_[1]\,
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \int_isr_reg_n_0_[1]\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_idle,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => int_regs_in_V_read,
      O => \rdata[31]_i_2_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => int_regs_in_V_write_reg_n_0,
      I2 => rstate(1),
      I3 => rstate(0),
      I4 => s_axi_AXILiteS_ARVALID,
      O => \rdata_reg[31]_i_4\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_ready,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => data0(7),
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => \ar_hs__0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_91,
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_65,
      Q => s_axi_AXILiteS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_66,
      Q => s_axi_AXILiteS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_67,
      Q => s_axi_AXILiteS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_68,
      Q => s_axi_AXILiteS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_69,
      Q => s_axi_AXILiteS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_70,
      Q => s_axi_AXILiteS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_71,
      Q => s_axi_AXILiteS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_72,
      Q => s_axi_AXILiteS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_73,
      Q => s_axi_AXILiteS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_74,
      Q => s_axi_AXILiteS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_90,
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_75,
      Q => s_axi_AXILiteS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_76,
      Q => s_axi_AXILiteS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_77,
      Q => s_axi_AXILiteS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_78,
      Q => s_axi_AXILiteS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_79,
      Q => s_axi_AXILiteS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_80,
      Q => s_axi_AXILiteS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_81,
      Q => s_axi_AXILiteS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_82,
      Q => s_axi_AXILiteS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_83,
      Q => s_axi_AXILiteS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_84,
      Q => s_axi_AXILiteS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_89,
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_85,
      Q => s_axi_AXILiteS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_86,
      Q => s_axi_AXILiteS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_88,
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_60,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_61,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_62,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_87,
      Q => s_axi_AXILiteS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_63,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_regs_in_V_n_64,
      Q => s_axi_AXILiteS_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\reg_243[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \reg_243_reg[0]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(0),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[0]_i_3\,
      O => D(0)
    );
\reg_243[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \reg_243_reg[10]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(10),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[10]_i_3\,
      O => D(10)
    );
\reg_243[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \reg_243_reg[11]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(11),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[11]_i_3\,
      O => D(11)
    );
\reg_243[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \reg_243_reg[12]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(12),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[12]_i_3\,
      O => D(12)
    );
\reg_243[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \reg_243_reg[13]_i_3\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(13),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[13]_i_5\,
      O => D(13)
    );
\reg_243[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \reg_243_reg[1]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(1),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[1]_i_3\,
      O => D(1)
    );
\reg_243[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \reg_243_reg[2]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(2),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[2]_i_3\,
      O => D(2)
    );
\reg_243[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \reg_243_reg[3]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(3),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[3]_i_3\,
      O => D(3)
    );
\reg_243[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \reg_243_reg[4]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(4),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[4]_i_3\,
      O => D(4)
    );
\reg_243[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \reg_243_reg[5]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(5),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[5]_i_3\,
      O => D(5)
    );
\reg_243[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \reg_243_reg[6]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(6),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[6]_i_3\,
      O => D(6)
    );
\reg_243[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \reg_243_reg[7]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(7),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[7]_i_3\,
      O => D(7)
    );
\reg_243[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \reg_243_reg[8]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(8),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[8]_i_3\,
      O => D(8)
    );
\reg_243[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \reg_243_reg[9]_i_2\,
      I2 => \^tmp_9_reg_1017_reg[0]\,
      I3 => \^doado\(9),
      I4 => \reg_243_reg[13]_i_4\,
      I5 => \reg_243_reg[9]_i_3\,
      O => D(9)
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE2E"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => s_axi_AXILiteS_RREADY,
      I3 => int_regs_in_V_read,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_AXILiteS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_AXILiteS_ARREADY
    );
s_axi_AXILiteS_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_AWREADY
    );
s_axi_AXILiteS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_BVALID
    );
s_axi_AXILiteS_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rstate(0),
      I1 => int_regs_in_V_read,
      I2 => rstate(1),
      O => s_axi_AXILiteS_RVALID
    );
s_axi_AXILiteS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXILiteS_WREADY
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => wstate(0),
      I3 => s_axi_AXILiteS_WVALID,
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0838"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_AXILiteS_BREADY,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      S => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read is
  port (
    m_axi_m_V_RREADY : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read is
  signal buff_rdata_n_1 : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_5,
      Q(2 downto 1) => usedw_reg(5 downto 4),
      Q(0) => usedw_reg(0),
      S(3) => buff_rdata_n_10,
      S(2) => buff_rdata_n_11,
      S(1) => buff_rdata_n_12,
      S(0) => buff_rdata_n_13,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_9,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => buff_rdata_n_1,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RVALID => m_axi_m_V_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[7]_0\(2) => buff_rdata_n_14,
      \usedw_reg[7]_0\(1) => buff_rdata_n_15,
      \usedw_reg[7]_0\(0) => buff_rdata_n_16
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_9,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_1,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_5,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_10,
      S(2) => buff_rdata_n_11,
      S(1) => buff_rdata_n_12,
      S(0) => buff_rdata_n_13
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_14,
      S(1) => buff_rdata_n_15,
      S(0) => buff_rdata_n_16
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      rdata_ack_t => rdata_ack_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WLAST : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    regs_in_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_6_5_reg_1100_reg[27]\ : out STD_LOGIC;
    \tmp_5_reg_995_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    \p_scaled_power_V_reg_1346_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_308_ce : out STD_LOGIC;
    \r_V_tr_2_tr_reg_1110_reg[0]\ : out STD_LOGIC;
    \r_V_tr_1_tr_reg_1022_reg[26]\ : out STD_LOGIC;
    \mul5_reg_1241_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_41_reg_1402_reg[0]\ : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_scaled_power_V_4_reg_1336_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_37_reg_1341_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti3_reg_1325_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_1_reg_1320_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    \tmp_9_reg_1017_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti_reg_1387_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_5_reg_1407_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_1199_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_1285_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_3_reg_1392_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_18_reg_1236_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_2_reg_1372_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti2_reg_1231_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_1204_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti1_reg_1256_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axi_m_V_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \throttl_cnt10_out__3\ : out STD_LOGIC;
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \int_regs_in_V_shift_reg[0]\ : out STD_LOGIC;
    \tmp_13_reg_1163_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_19_reg_1214_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_4_reg_1188_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_25_reg_1246_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti9_reg_1251_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_38_reg_1305_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti4_reg_1361_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_1168_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_32_reg_1178_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_963_ce : out STD_LOGIC;
    grp_fu_969_ce : out STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    m_axi_m_V_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_start : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : in STD_LOGIC;
    tmp_7_reg_1315 : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_35_reg_1295 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_36_reg_1137 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_17_reg_1115 : in STD_LOGIC;
    tmp_16_reg_1274 : in STD_LOGIC;
    \p_scaled_power_V_3_reg_1392_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_4_reg_1336_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    tmp_41_reg_1402 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_30_reg_1061 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_23_reg_1126 : in STD_LOGIC;
    tmp_28_reg_1382 : in STD_LOGIC;
    tmp_22_reg_1356 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_11_reg_1027 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_reg_1079 : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]_0\ : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    \throttl_cnt_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \req_en__6\ : in STD_LOGIC;
    \p_scaled_power_V_1_reg_1320_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_reg_1346_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_2_reg_1372_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_regs_in_V_shift_reg[0]_0\ : in STD_LOGIC;
    \p_scaled_power_V_5_reg_1407_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \align_len0__0\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal buff_wdata_n_58 : STD_LOGIC;
  signal buff_wdata_n_59 : STD_LOGIC;
  signal buff_wdata_n_60 : STD_LOGIC;
  signal buff_wdata_n_66 : STD_LOGIC;
  signal buff_wdata_n_67 : STD_LOGIC;
  signal buff_wdata_n_68 : STD_LOGIC;
  signal buff_wdata_n_76 : STD_LOGIC;
  signal buff_wdata_n_77 : STD_LOGIC;
  signal buff_wdata_n_78 : STD_LOGIC;
  signal buff_wdata_n_79 : STD_LOGIC;
  signal buff_wdata_n_80 : STD_LOGIC;
  signal buff_wdata_n_81 : STD_LOGIC;
  signal buff_wdata_n_82 : STD_LOGIC;
  signal buff_wdata_n_83 : STD_LOGIC;
  signal buff_wdata_n_84 : STD_LOGIC;
  signal buff_wdata_n_85 : STD_LOGIC;
  signal buff_wdata_n_86 : STD_LOGIC;
  signal buff_wdata_n_87 : STD_LOGIC;
  signal buff_wdata_n_88 : STD_LOGIC;
  signal buff_wdata_n_89 : STD_LOGIC;
  signal buff_wdata_n_90 : STD_LOGIC;
  signal buff_wdata_n_91 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf2_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf3_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf5_out\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_valid : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_resp_to_user_n_11 : STD_LOGIC;
  signal fifo_resp_to_user_n_12 : STD_LOGIC;
  signal fifo_resp_to_user_n_13 : STD_LOGIC;
  signal fifo_resp_to_user_n_14 : STD_LOGIC;
  signal fifo_resp_to_user_n_15 : STD_LOGIC;
  signal fifo_resp_to_user_n_16 : STD_LOGIC;
  signal fifo_resp_to_user_n_17 : STD_LOGIC;
  signal fifo_resp_to_user_n_18 : STD_LOGIC;
  signal fifo_resp_to_user_n_19 : STD_LOGIC;
  signal fifo_resp_to_user_n_20 : STD_LOGIC;
  signal fifo_resp_to_user_n_21 : STD_LOGIC;
  signal fifo_resp_to_user_n_22 : STD_LOGIC;
  signal fifo_resp_to_user_n_23 : STD_LOGIC;
  signal fifo_resp_to_user_n_24 : STD_LOGIC;
  signal fifo_resp_to_user_n_25 : STD_LOGIC;
  signal fifo_resp_to_user_n_26 : STD_LOGIC;
  signal fifo_resp_to_user_n_8 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_2 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_3 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal m_V_AWREADY : STD_LOGIC;
  signal m_V_BVALID : STD_LOGIC;
  signal m_V_WREADY : STD_LOGIC;
  signal \^m_axi_m_v_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_m_v_awlen[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_m_v_bready\ : STD_LOGIC;
  signal \^m_axi_m_v_wlast\ : STD_LOGIC;
  signal \^m_axi_m_v_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_m_v_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_51_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_valid : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_2_n_0\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \^throttl_cnt10_out__3\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair28";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair23";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair25";
begin
  SR(0) <= \^sr\(0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  m_axi_m_V_AWADDR(29 downto 0) <= \^m_axi_m_v_awaddr\(29 downto 0);
  \m_axi_m_V_AWLEN[3]\(2 downto 0) <= \^m_axi_m_v_awlen[3]\(2 downto 0);
  m_axi_m_V_BREADY <= \^m_axi_m_v_bready\;
  m_axi_m_V_WLAST <= \^m_axi_m_v_wlast\;
  m_axi_m_V_WSTRB(3 downto 0) <= \^m_axi_m_v_wstrb\(3 downto 0);
  m_axi_m_V_WVALID <= \^m_axi_m_v_wvalid\;
  \throttl_cnt10_out__3\ <= \^throttl_cnt10_out__3\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_0\,
      CO(2) => \align_len0_inferred__1/i__carry_n_1\,
      CO(1) => \align_len0_inferred__1/i__carry_n_2\,
      CO(0) => \align_len0_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(34 downto 33),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => align_len0(3 downto 1),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_2,
      S(2) => fifo_wreq_n_3,
      S(1 downto 0) => B"11"
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_0\,
      CO(3 downto 0) => \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => align_len0(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \align_len0__0\,
      D => align_len0(1),
      Q => \align_len_reg_n_0_[1]\,
      R => fifo_wreq_n_14
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \align_len0__0\,
      D => align_len0(2),
      Q => \align_len_reg_n_0_[2]\,
      R => fifo_wreq_n_14
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \align_len0__0\,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => fifo_wreq_n_14
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \align_len0__0\,
      D => align_len0(3),
      Q => \align_len_reg_n_0_[3]\,
      R => fifo_wreq_n_14
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer
     port map (
      D(14) => fifo_resp_to_user_n_12,
      D(13) => fifo_resp_to_user_n_13,
      D(12) => fifo_resp_to_user_n_14,
      D(11) => fifo_resp_to_user_n_15,
      D(10) => fifo_resp_to_user_n_16,
      D(9) => fifo_resp_to_user_n_17,
      D(8) => fifo_resp_to_user_n_18,
      D(7) => fifo_resp_to_user_n_19,
      D(6) => fifo_resp_to_user_n_20,
      D(5) => fifo_resp_to_user_n_21,
      D(4) => fifo_resp_to_user_n_22,
      D(3) => fifo_resp_to_user_n_23,
      D(2) => fifo_resp_to_user_n_24,
      D(1) => fifo_resp_to_user_n_25,
      D(0) => fifo_resp_to_user_n_26,
      DI(0) => buff_wdata_n_39,
      E(0) => E(0),
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_wdata_n_57,
      S(2) => buff_wdata_n_58,
      S(1) => buff_wdata_n_59,
      S(0) => buff_wdata_n_60,
      WEA(0) => fifo_resp_to_user_n_11,
      \ap_CS_fsm_reg[5]\(5 downto 0) => D(5 downto 0),
      \ap_CS_fsm_reg[5]_0\(5 downto 0) => Q(5 downto 0),
      \ap_CS_fsm_reg[5]_1\ => \^ap_enable_reg_pp0_iter1_reg\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => ap_enable_reg_pp0_iter0_reg_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => fifo_resp_to_user_n_8,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_ioackin_m_V_AWREADY => ap_reg_ioackin_m_V_AWREADY,
      ap_reg_ioackin_m_V_WREADY_reg => ap_reg_ioackin_m_V_WREADY_reg,
      ap_reg_ioackin_m_V_WREADY_reg_0 => buff_wdata_n_14,
      ap_reg_ioackin_m_V_WREADY_reg_1 => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_reg_pp0_iter1_tmp_11_reg_1027 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      ap_reg_pp0_iter1_tmp_30_reg_1061 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      ap_reg_pp0_iter2_tmp_17_reg_1115 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      ap_reg_pp0_iter2_tmp_23_reg_1126 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      ap_reg_pp0_iter2_tmp_36_reg_1137 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      ap_reg_pp0_iter2_tmp_reg_1079 => ap_reg_pp0_iter2_tmp_reg_1079,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_m_v_wvalid\,
      \bus_wide_gen.strb_buf_reg[1]\(17 downto 16) => tmp_strb(1 downto 0),
      \bus_wide_gen.strb_buf_reg[1]\(15) => buff_wdata_n_76,
      \bus_wide_gen.strb_buf_reg[1]\(14) => buff_wdata_n_77,
      \bus_wide_gen.strb_buf_reg[1]\(13) => buff_wdata_n_78,
      \bus_wide_gen.strb_buf_reg[1]\(12) => buff_wdata_n_79,
      \bus_wide_gen.strb_buf_reg[1]\(11) => buff_wdata_n_80,
      \bus_wide_gen.strb_buf_reg[1]\(10) => buff_wdata_n_81,
      \bus_wide_gen.strb_buf_reg[1]\(9) => buff_wdata_n_82,
      \bus_wide_gen.strb_buf_reg[1]\(8) => buff_wdata_n_83,
      \bus_wide_gen.strb_buf_reg[1]\(7) => buff_wdata_n_84,
      \bus_wide_gen.strb_buf_reg[1]\(6) => buff_wdata_n_85,
      \bus_wide_gen.strb_buf_reg[1]\(5) => buff_wdata_n_86,
      \bus_wide_gen.strb_buf_reg[1]\(4) => buff_wdata_n_87,
      \bus_wide_gen.strb_buf_reg[1]\(3) => buff_wdata_n_88,
      \bus_wide_gen.strb_buf_reg[1]\(2) => buff_wdata_n_89,
      \bus_wide_gen.strb_buf_reg[1]\(1) => buff_wdata_n_90,
      \bus_wide_gen.strb_buf_reg[1]\(0) => buff_wdata_n_91,
      data_valid => data_valid,
      grp_fu_308_ce => grp_fu_308_ce,
      grp_fu_963_ce => grp_fu_963_ce,
      grp_fu_969_ce => grp_fu_969_ce,
      \int_regs_in_V_shift_reg[0]\ => \int_regs_in_V_shift_reg[0]\,
      \int_regs_in_V_shift_reg[0]_0\ => \int_regs_in_V_shift_reg[0]_0\,
      m_V_AWREADY => m_V_AWREADY,
      m_V_BVALID => m_V_BVALID,
      m_V_WREADY => m_V_WREADY,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      mem_reg_0 => buff_wdata_n_55,
      \mul5_reg_1241_reg[57]\(0) => \mul5_reg_1241_reg[57]\(0),
      \neg_ti1_reg_1256_reg[11]\(0) => \neg_ti1_reg_1256_reg[11]\(0),
      \neg_ti2_reg_1231_reg[11]\(0) => \neg_ti2_reg_1231_reg[11]\(0),
      \neg_ti4_reg_1361_reg[11]\(0) => \neg_ti4_reg_1361_reg[11]\(0),
      \neg_ti9_reg_1251_reg[26]\(0) => \neg_ti9_reg_1251_reg[26]\(0),
      \neg_ti_reg_1387_reg[11]\(0) => \neg_ti_reg_1387_reg[11]\(0),
      \p_Val2_6_5_reg_1100_reg[27]\ => \p_Val2_6_5_reg_1100_reg[27]\,
      \p_Val2_6_5_reg_1100_reg[27]_0\ => buff_wdata_n_27,
      \p_scaled_power_V_1_reg_1320_reg[14]\(14 downto 0) => \p_scaled_power_V_1_reg_1320_reg[14]\(14 downto 0),
      \p_scaled_power_V_2_reg_1372_reg[0]\(0) => \p_scaled_power_V_2_reg_1372_reg[0]\(0),
      \p_scaled_power_V_2_reg_1372_reg[14]\(14 downto 0) => \p_scaled_power_V_2_reg_1372_reg[14]\(14 downto 0),
      \p_scaled_power_V_3_reg_1392_reg[0]\(0) => \p_scaled_power_V_3_reg_1392_reg[0]\(0),
      \p_scaled_power_V_5_reg_1407_reg[0]\(0) => \p_scaled_power_V_5_reg_1407_reg[0]\(0),
      \p_scaled_power_V_reg_1346_reg[0]\(0) => \p_scaled_power_V_reg_1346_reg[0]\(0),
      \p_scaled_power_V_reg_1346_reg[14]\(14 downto 0) => \p_scaled_power_V_reg_1346_reg[14]\(14 downto 0),
      push => push_1,
      \q_tmp_reg[0]_0\ => buff_wdata_n_54,
      \q_tmp_reg[10]_0\ => buff_wdata_n_44,
      \q_tmp_reg[11]_0\ => buff_wdata_n_43,
      \q_tmp_reg[12]_0\ => buff_wdata_n_42,
      \q_tmp_reg[13]_0\ => buff_wdata_n_41,
      \q_tmp_reg[14]_0\ => buff_wdata_n_40,
      \q_tmp_reg[1]_0\ => buff_wdata_n_53,
      \q_tmp_reg[2]_0\ => buff_wdata_n_52,
      \q_tmp_reg[3]_0\ => buff_wdata_n_51,
      \q_tmp_reg[4]_0\ => buff_wdata_n_50,
      \q_tmp_reg[5]_0\ => buff_wdata_n_49,
      \q_tmp_reg[6]_0\ => buff_wdata_n_48,
      \q_tmp_reg[7]_0\ => buff_wdata_n_47,
      \q_tmp_reg[8]_0\ => buff_wdata_n_46,
      \q_tmp_reg[9]_0\ => buff_wdata_n_45,
      \r_V_tr_1_tr_reg_1022_reg[26]\ => \r_V_tr_1_tr_reg_1022_reg[26]\,
      \r_V_tr_2_tr_reg_1110_reg[0]\ => \r_V_tr_2_tr_reg_1110_reg[0]\,
      regs_in_V_ce0 => regs_in_V_ce0,
      \tmp_12_reg_1168_reg[0]\(0) => \tmp_12_reg_1168_reg[0]\(0),
      \tmp_18_reg_1236_reg[0]\(0) => \tmp_18_reg_1236_reg[0]\(0),
      \tmp_19_reg_1214_reg[25]\(0) => \tmp_19_reg_1214_reg[25]\(0),
      tmp_22_reg_1356 => tmp_22_reg_1356,
      \tmp_24_reg_1285_reg[0]\(0) => \tmp_24_reg_1285_reg[0]\(0),
      \tmp_25_reg_1246_reg[25]\(0) => \tmp_25_reg_1246_reg[25]\(0),
      tmp_28_reg_1382 => tmp_28_reg_1382,
      \tmp_2_reg_1204_reg[0]\(0) => \tmp_2_reg_1204_reg[0]\(0),
      \tmp_31_reg_1199_reg[0]\(0) => \tmp_31_reg_1199_reg[0]\(0),
      \tmp_32_reg_1178_reg[25]\(0) => \tmp_32_reg_1178_reg[25]\(0),
      \tmp_38_reg_1305_reg[25]\(0) => \tmp_38_reg_1305_reg[25]\(0),
      tmp_41_reg_1402 => tmp_41_reg_1402,
      \tmp_41_reg_1402_reg[0]\ => \tmp_41_reg_1402_reg[0]\,
      \tmp_4_reg_1188_reg[25]\(0) => \tmp_4_reg_1188_reg[25]\(0),
      \tmp_5_reg_995_reg[0]\(0) => \tmp_5_reg_995_reg[0]\(0),
      tmp_7_reg_1315 => tmp_7_reg_1315,
      \tmp_9_reg_1017_reg[0]\(0) => \tmp_9_reg_1017_reg[0]\(0),
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_5\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_6\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_7\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_4,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_5,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_6,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(2) => buff_wdata_n_66,
      \usedw_reg[7]_0\(1) => buff_wdata_n_67,
      \usedw_reg[7]_0\(0) => buff_wdata_n_68,
      \waddr_reg[7]_0\ => \^sr\(0)
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \^m_axi_m_v_wlast\,
      R => \^sr\(0)
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \^m_axi_m_v_wvalid\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_91,
      Q => m_axi_m_V_WDATA(0),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_81,
      Q => m_axi_m_V_WDATA(10),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_80,
      Q => m_axi_m_V_WDATA(11),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_79,
      Q => m_axi_m_V_WDATA(12),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_78,
      Q => m_axi_m_V_WDATA(13),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_77,
      Q => m_axi_m_V_WDATA(14),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_76,
      Q => m_axi_m_V_WDATA(15),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_91,
      Q => m_axi_m_V_WDATA(16),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_90,
      Q => m_axi_m_V_WDATA(17),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_89,
      Q => m_axi_m_V_WDATA(18),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_88,
      Q => m_axi_m_V_WDATA(19),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_90,
      Q => m_axi_m_V_WDATA(1),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_87,
      Q => m_axi_m_V_WDATA(20),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_86,
      Q => m_axi_m_V_WDATA(21),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_85,
      Q => m_axi_m_V_WDATA(22),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_84,
      Q => m_axi_m_V_WDATA(23),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_83,
      Q => m_axi_m_V_WDATA(24),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_82,
      Q => m_axi_m_V_WDATA(25),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_81,
      Q => m_axi_m_V_WDATA(26),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_80,
      Q => m_axi_m_V_WDATA(27),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_79,
      Q => m_axi_m_V_WDATA(28),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_78,
      Q => m_axi_m_V_WDATA(29),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_89,
      Q => m_axi_m_V_WDATA(2),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_77,
      Q => m_axi_m_V_WDATA(30),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_76,
      Q => m_axi_m_V_WDATA(31),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_88,
      Q => m_axi_m_V_WDATA(3),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_87,
      Q => m_axi_m_V_WDATA(4),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_86,
      Q => m_axi_m_V_WDATA(5),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_85,
      Q => m_axi_m_V_WDATA(6),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_84,
      Q => m_axi_m_V_WDATA(7),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_83,
      Q => m_axi_m_V_WDATA(8),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_82,
      Q => m_axi_m_V_WDATA(9),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => last_sect,
      E(0) => \bus_wide_gen.data_buf3_out\,
      O(0) => data1(1),
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => \^sr\(0),
      \align_len_reg[31]\(0) => \align_len0__0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_23\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_15\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^m_axi_m_v_wvalid\,
      \bus_wide_gen.data_buf_reg[0]\(0) => \bus_wide_gen.data_buf5_out\,
      \bus_wide_gen.data_buf_reg[16]\(0) => \bus_wide_gen.data_buf\,
      \bus_wide_gen.data_buf_reg[16]_0\(0) => \bus_wide_gen.data_buf2_out\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.fifo_burst_n_16\,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_22\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.fifo_burst_n_17\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.strb_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_33\,
      \bus_wide_gen.strb_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_32\,
      \bus_wide_gen.strb_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_35\,
      \bus_wide_gen.strb_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_34\,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_1\,
      \could_multi_bursts.awaddr_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_11\,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      \could_multi_bursts.last_sect_buf_reg\ => \bus_wide_gen.fifo_burst_n_18\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \could_multi_bursts.loop_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_26\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_13\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      data_valid => data_valid,
      \dout_buf_reg[17]\(1 downto 0) => tmp_strb(1 downto 0),
      empty_n_reg_0 => fifo_wreq_n_13,
      \end_addr_buf_reg[1]\ => \end_addr_buf_reg_n_0_[1]\,
      \end_addr_buf_reg[2]\ => \end_addr_buf_reg_n_0_[2]\,
      \end_addr_buf_reg[3]\ => \end_addr_buf_reg_n_0_[3]\,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_0,
      \in\(2) => \bus_wide_gen.fifo_burst_n_19\,
      \in\(1) => \bus_wide_gen.fifo_burst_n_20\,
      \in\(0) => \bus_wide_gen.fifo_burst_n_21\,
      invalid_len_event_reg1 => invalid_len_event_reg1,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_14\,
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_WLAST => \^m_axi_m_v_wlast\,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => \^m_axi_m_v_wstrb\(3 downto 0),
      next_wreq => next_wreq,
      p_0_in0_in(0) => p_0_in0_in(0),
      p_47_in => p_47_in,
      p_51_in => p_51_in,
      \q_reg[33]\(0) => \bus_wide_gen.fifo_burst_n_24\,
      \sect_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_25\,
      \sect_cnt_reg[18]\(0) => first_sect,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_36\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_30\,
      \sect_len_buf_reg[0]_0\ => \sect_len_buf_reg_n_0_[0]\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_31\,
      \sect_len_buf_reg[1]_0\ => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_29\,
      \sect_len_buf_reg[3]_0\ => \sect_len_buf_reg_n_0_[3]\,
      sel => push,
      \throttl_cnt_reg[1]\ => \throttl_cnt_reg[1]_0\,
      \throttl_cnt_reg[6]\ => \throttl_cnt_reg[6]\,
      wreq_handling_reg => \bus_wide_gen.fifo_burst_n_12\,
      wreq_handling_reg_0 => wreq_handling_reg_n_0
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => \^sr\(0)
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_6_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_6_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_6_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_in,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_22\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\bus_wide_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \^m_axi_m_v_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \^m_axi_m_v_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \^m_axi_m_v_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \^m_axi_m_v_wstrb\(3),
      R => '0'
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_1\,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[10]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[11]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[2]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[3]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(4),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[4]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(2),
      I1 => \^m_axi_m_v_awlen[3]\(2),
      I2 => \^m_axi_m_v_awlen[3]\(1),
      I3 => \^m_axi_m_v_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(1),
      I1 => \^m_axi_m_v_awlen[3]\(1),
      I2 => \^m_axi_m_v_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(0),
      I1 => \^m_axi_m_v_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(5),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[5]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[6]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[7]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[8]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(4),
      I1 => \^m_axi_m_v_awlen[3]\(2),
      I2 => \^m_axi_m_v_awlen[3]\(0),
      I3 => \^m_axi_m_v_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => \^m_axi_m_v_awaddr\(3),
      I1 => \^m_axi_m_v_awlen[3]\(2),
      I2 => \^m_axi_m_v_awlen[3]\(0),
      I3 => \^m_axi_m_v_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_wide_gen.fifo_burst_n_11\,
      O => \could_multi_bursts.awaddr_buf[9]_i_1_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[10]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[11]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_m_v_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_m_v_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_m_v_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_m_v_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_m_v_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_m_v_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_m_v_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_m_v_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_m_v_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_m_v_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_m_v_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_m_v_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_m_v_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_m_v_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_m_v_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_m_v_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_m_v_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_m_v_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_m_v_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_m_v_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[2]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_m_v_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_m_v_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_m_v_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[3]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[4]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_m_v_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[5]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[6]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[7]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[8]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_m_v_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_m_v_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.awaddr_buf[9]_i_1_n_0\,
      Q => \^m_axi_m_v_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \^m_axi_m_v_awlen[3]\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \^m_axi_m_v_awlen[3]\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \^m_axi_m_v_awlen[3]\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[31]\,
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[1]\,
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[2]\,
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[3]\,
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      \could_multi_bursts.last_sect_buf_reg\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => \^m_axi_m_v_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      push => push_0,
      sel => push
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2\
     port map (
      D(14) => fifo_resp_to_user_n_12,
      D(13) => fifo_resp_to_user_n_13,
      D(12) => fifo_resp_to_user_n_14,
      D(11) => fifo_resp_to_user_n_15,
      D(10) => fifo_resp_to_user_n_16,
      D(9) => fifo_resp_to_user_n_17,
      D(8) => fifo_resp_to_user_n_18,
      D(7) => fifo_resp_to_user_n_19,
      D(6) => fifo_resp_to_user_n_20,
      D(5) => fifo_resp_to_user_n_21,
      D(4) => fifo_resp_to_user_n_22,
      D(3) => fifo_resp_to_user_n_23,
      D(2) => fifo_resp_to_user_n_24,
      D(1) => fifo_resp_to_user_n_25,
      D(0) => fifo_resp_to_user_n_26,
      Q(5 downto 0) => Q(5 downto 0),
      WEA(0) => fifo_resp_to_user_n_11,
      \ap_CS_fsm_reg[0]\ => buff_wdata_n_55,
      \ap_CS_fsm_reg[2]\ => buff_wdata_n_54,
      \ap_CS_fsm_reg[2]_0\ => buff_wdata_n_53,
      \ap_CS_fsm_reg[2]_1\ => buff_wdata_n_52,
      \ap_CS_fsm_reg[2]_10\ => buff_wdata_n_43,
      \ap_CS_fsm_reg[2]_11\ => buff_wdata_n_42,
      \ap_CS_fsm_reg[2]_12\ => buff_wdata_n_41,
      \ap_CS_fsm_reg[2]_13\ => buff_wdata_n_40,
      \ap_CS_fsm_reg[2]_2\ => buff_wdata_n_51,
      \ap_CS_fsm_reg[2]_3\ => buff_wdata_n_50,
      \ap_CS_fsm_reg[2]_4\ => buff_wdata_n_49,
      \ap_CS_fsm_reg[2]_5\ => buff_wdata_n_48,
      \ap_CS_fsm_reg[2]_6\ => buff_wdata_n_47,
      \ap_CS_fsm_reg[2]_7\ => buff_wdata_n_46,
      \ap_CS_fsm_reg[2]_8\ => buff_wdata_n_45,
      \ap_CS_fsm_reg[2]_9\ => buff_wdata_n_44,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1_reg\,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter4_reg => buff_wdata_n_14,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_WREADY_reg => fifo_resp_to_user_n_8,
      ap_reg_ioackin_m_V_WREADY_reg_0 => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_reg_pp0_iter1_tmp_11_reg_1027 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      ap_reg_pp0_iter2_tmp_17_reg_1115 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      ap_reg_pp0_iter2_tmp_36_reg_1137 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_start => ap_start,
      m_V_BVALID => m_V_BVALID,
      m_V_WREADY => m_V_WREADY,
      m_axi_m_V_BREADY => \^m_axi_m_v_bready\,
      \neg_ti3_reg_1325_reg[11]\(0) => \neg_ti3_reg_1325_reg[11]\(0),
      \p_scaled_power_V_1_reg_1320_reg[0]\(0) => \p_scaled_power_V_1_reg_1320_reg[0]\(0),
      \p_scaled_power_V_3_reg_1392_reg[14]\(14 downto 0) => \p_scaled_power_V_3_reg_1392_reg[14]\(14 downto 0),
      \p_scaled_power_V_4_reg_1336_reg[0]\(0) => \p_scaled_power_V_4_reg_1336_reg[0]\(0),
      \p_scaled_power_V_4_reg_1336_reg[14]\(14 downto 0) => \p_scaled_power_V_4_reg_1336_reg[14]\(14 downto 0),
      \p_scaled_power_V_5_reg_1407_reg[14]\(14 downto 0) => \p_scaled_power_V_5_reg_1407_reg[14]\(14 downto 0),
      push => push_1,
      push_0 => push_0,
      \tmp_13_reg_1163_reg[25]\(0) => \tmp_13_reg_1163_reg[25]\(0),
      tmp_16_reg_1274 => tmp_16_reg_1274,
      tmp_35_reg_1295 => tmp_35_reg_1295,
      \tmp_37_reg_1341_reg[0]\(0) => \tmp_37_reg_1341_reg[0]\(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_wreq_n_15,
      D(18) => fifo_wreq_n_16,
      D(17) => fifo_wreq_n_17,
      D(16) => fifo_wreq_n_18,
      D(15) => fifo_wreq_n_19,
      D(14) => fifo_wreq_n_20,
      D(13) => fifo_wreq_n_21,
      D(12) => fifo_wreq_n_22,
      D(11) => fifo_wreq_n_23,
      D(10) => fifo_wreq_n_24,
      D(9) => fifo_wreq_n_25,
      D(8) => fifo_wreq_n_26,
      D(7) => fifo_wreq_n_27,
      D(6) => fifo_wreq_n_28,
      D(5) => fifo_wreq_n_29,
      D(4) => fifo_wreq_n_30,
      D(3) => fifo_wreq_n_31,
      D(2) => fifo_wreq_n_32,
      D(1) => fifo_wreq_n_33,
      D(0) => fifo_wreq_n_34,
      E(0) => \align_len0__0\,
      Q(0) => rs2f_wreq_valid,
      S(1) => fifo_wreq_n_2,
      S(0) => fifo_wreq_n_3,
      SR(0) => fifo_wreq_n_14,
      \align_len_reg[31]\(1 downto 0) => fifo_wreq_data(34 downto 33),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_n_13,
      fifo_wreq_valid_buf_reg_0 => fifo_wreq_valid_buf_reg_n_0,
      invalid_len_event_reg => fifo_wreq_n_35,
      next_wreq => next_wreq,
      p_0_in0_in(0) => p_0_in0_in(0),
      p_47_in => p_47_in,
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[19]\(3) => fifo_wreq_n_6,
      \sect_cnt_reg[19]\(2) => fifo_wreq_n_7,
      \sect_cnt_reg[19]\(1) => fifo_wreq_n_8,
      \sect_cnt_reg[19]\(0) => fifo_wreq_n_9,
      \sect_cnt_reg[19]_0\(2) => fifo_wreq_n_10,
      \sect_cnt_reg[19]_0\(1) => fifo_wreq_n_11,
      \sect_cnt_reg[19]_0\(0) => fifo_wreq_n_12,
      \sect_cnt_reg[19]_1\(19) => \sect_cnt_reg_n_0_[19]\,
      \sect_cnt_reg[19]_1\(18) => \sect_cnt_reg_n_0_[18]\,
      \sect_cnt_reg[19]_1\(17) => \sect_cnt_reg_n_0_[17]\,
      \sect_cnt_reg[19]_1\(16) => \sect_cnt_reg_n_0_[16]\,
      \sect_cnt_reg[19]_1\(15) => \sect_cnt_reg_n_0_[15]\,
      \sect_cnt_reg[19]_1\(14) => \sect_cnt_reg_n_0_[14]\,
      \sect_cnt_reg[19]_1\(13) => \sect_cnt_reg_n_0_[13]\,
      \sect_cnt_reg[19]_1\(12) => \sect_cnt_reg_n_0_[12]\,
      \sect_cnt_reg[19]_1\(11) => \sect_cnt_reg_n_0_[11]\,
      \sect_cnt_reg[19]_1\(10) => \sect_cnt_reg_n_0_[10]\,
      \sect_cnt_reg[19]_1\(9) => \sect_cnt_reg_n_0_[9]\,
      \sect_cnt_reg[19]_1\(8) => \sect_cnt_reg_n_0_[8]\,
      \sect_cnt_reg[19]_1\(7) => \sect_cnt_reg_n_0_[7]\,
      \sect_cnt_reg[19]_1\(6) => \sect_cnt_reg_n_0_[6]\,
      \sect_cnt_reg[19]_1\(5) => \sect_cnt_reg_n_0_[5]\,
      \sect_cnt_reg[19]_1\(4) => \sect_cnt_reg_n_0_[4]\,
      \sect_cnt_reg[19]_1\(3) => \sect_cnt_reg_n_0_[3]\,
      \sect_cnt_reg[19]_1\(2) => \sect_cnt_reg_n_0_[2]\,
      \sect_cnt_reg[19]_1\(1) => \sect_cnt_reg_n_0_[1]\,
      \sect_cnt_reg[19]_1\(0) => \sect_cnt_reg_n_0_[0]\,
      wreq_handling_reg => wreq_handling_reg_n_0,
      wreq_handling_reg_0(0) => \bus_wide_gen.fifo_burst_n_24\
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_0\,
      S(1) => \first_sect_carry__0_i_2_n_0\,
      S(0) => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[18]\,
      I1 => \sect_cnt_reg_n_0_[19]\,
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => \sect_cnt_reg_n_0_[16]\,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[14]\,
      I1 => \sect_cnt_reg_n_0_[13]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => \first_sect_carry__0_i_3_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => \sect_cnt_reg_n_0_[10]\,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => \sect_cnt_reg_n_0_[7]\,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => \sect_cnt_reg_n_0_[4]\,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => \sect_cnt_reg_n_0_[1]\,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => first_sect_carry_i_4_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_6,
      S(2) => fifo_wreq_n_7,
      S(1) => fifo_wreq_n_8,
      S(0) => fifo_wreq_n_9
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_10,
      S(1) => fifo_wreq_n_11,
      S(0) => fifo_wreq_n_12
    );
m_axi_m_V_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \req_en__6\,
      O => m_axi_m_V_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_wdata_n_39,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_wdata_n_57,
      S(2) => buff_wdata_n_58,
      S(1) => buff_wdata_n_59,
      S(0) => buff_wdata_n_60
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_wdata_n_66,
      S(1) => buff_wdata_n_67,
      S(0) => buff_wdata_n_68
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice
     port map (
      Q(0) => rs2f_wreq_valid,
      \ap_CS_fsm_reg[0]\(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg => ap_enable_reg_pp0_iter0_reg_reg,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4_reg => buff_wdata_n_27,
      ap_reg_ioackin_m_V_AWREADY => ap_reg_ioackin_m_V_AWREADY,
      ap_reg_ioackin_m_V_AWREADY1 => ap_reg_ioackin_m_V_AWREADY1,
      ap_reg_ioackin_m_V_AWREADY_reg => ap_reg_ioackin_m_V_AWREADY_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      m_V_AWREADY => m_V_AWREADY,
      rs2f_wreq_ack => rs2f_wreq_ack
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[0]\,
      I1 => first_sect,
      O => \sect_addr_buf[12]_i_1_n_0\
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[1]\,
      I1 => first_sect,
      O => \sect_addr_buf[13]_i_1_n_0\
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => first_sect,
      O => \sect_addr_buf[14]_i_1_n_0\
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[3]\,
      I1 => first_sect,
      O => \sect_addr_buf[15]_i_1_n_0\
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[4]\,
      I1 => first_sect,
      O => \sect_addr_buf[16]_i_1_n_0\
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => first_sect,
      O => \sect_addr_buf[17]_i_1_n_0\
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => first_sect,
      O => \sect_addr_buf[18]_i_1_n_0\
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[7]\,
      I1 => first_sect,
      O => \sect_addr_buf[19]_i_1_n_0\
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => first_sect,
      O => \sect_addr_buf[20]_i_1_n_0\
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[9]\,
      I1 => first_sect,
      O => \sect_addr_buf[21]_i_1_n_0\
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[10]\,
      I1 => first_sect,
      O => \sect_addr_buf[22]_i_1_n_0\
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => first_sect,
      O => \sect_addr_buf[23]_i_1_n_0\
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[12]\,
      I1 => first_sect,
      O => \sect_addr_buf[24]_i_1_n_0\
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[13]\,
      I1 => first_sect,
      O => \sect_addr_buf[25]_i_1_n_0\
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[14]\,
      I1 => first_sect,
      O => \sect_addr_buf[26]_i_1_n_0\
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => first_sect,
      O => \sect_addr_buf[27]_i_1_n_0\
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[16]\,
      I1 => first_sect,
      O => \sect_addr_buf[28]_i_1_n_0\
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => first_sect,
      O => \sect_addr_buf[29]_i_1_n_0\
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[18]\,
      I1 => first_sect,
      O => \sect_addr_buf[30]_i_1_n_0\
    );
\sect_addr_buf[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[19]\,
      I1 => first_sect,
      O => \sect_addr_buf[31]_i_2_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[12]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[13]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[14]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[15]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[16]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[17]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[18]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[19]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[20]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[21]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[22]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[23]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[24]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[25]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[26]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[27]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[28]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[29]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[30]_i_1_n_0\,
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_47_in,
      D => \sect_addr_buf[31]_i_2_n_0\,
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_34,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_24,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_23,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_22,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_2_n_0\,
      CO(3) => \sect_cnt_reg[12]_i_2_n_0\,
      CO(2) => \sect_cnt_reg[12]_i_2_n_1\,
      CO(1) => \sect_cnt_reg[12]_i_2_n_2\,
      CO(0) => \sect_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_21,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_20,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_19,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_18,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_2_n_0\,
      CO(3) => \sect_cnt_reg[16]_i_2_n_0\,
      CO(2) => \sect_cnt_reg[16]_i_2_n_1\,
      CO(1) => \sect_cnt_reg[16]_i_2_n_2\,
      CO(0) => \sect_cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_17,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_16,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_15,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[16]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt_reg[19]_i_3_n_2\,
      CO(0) => \sect_cnt_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_33,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_32,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_31,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_30,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[4]_i_2_n_0\,
      CO(2) => \sect_cnt_reg[4]_i_2_n_1\,
      CO(1) => \sect_cnt_reg[4]_i_2_n_2\,
      CO(0) => \sect_cnt_reg[4]_i_2_n_3\,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_29,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_28,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_27,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_26,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_2_n_0\,
      CO(3) => \sect_cnt_reg[8]_i_2_n_0\,
      CO(2) => \sect_cnt_reg[8]_i_2_n_1\,
      CO(1) => \sect_cnt_reg[8]_i_2_n_2\,
      CO(0) => \sect_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_25\,
      D => fifo_wreq_n_25,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_m_v_awlen[3]\(0),
      I1 => \^throttl_cnt10_out__3\,
      I2 => \throttl_cnt_reg[1]_1\(0),
      O => \throttl_cnt_reg[1]\(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^m_axi_m_v_awlen[3]\(1),
      I1 => \^throttl_cnt10_out__3\,
      I2 => \throttl_cnt_reg[1]_1\(0),
      I3 => \throttl_cnt_reg[1]_1\(1),
      O => \throttl_cnt_reg[1]\(1)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^throttl_cnt10_out__3\,
      I1 => \throttl_cnt_reg[7]\,
      I2 => \^m_axi_m_v_wvalid\,
      I3 => m_axi_m_V_WREADY,
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => AWVALID_Dummy,
      I2 => \^m_axi_m_v_awlen[3]\(1),
      I3 => \^m_axi_m_v_awlen[3]\(0),
      I4 => \^m_axi_m_v_awlen[3]\(2),
      O => \^throttl_cnt10_out__3\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => wreq_handling_reg_n_0,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb is
  port (
    D : out STD_LOGIC_VECTOR ( 56 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb is
begin
mixer_mul_30ns_28bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0
     port map (
      D(56 downto 0) => D(56 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(14 downto 0) => in0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe is
begin
mixer_mul_31ns_29dEe_MulnS_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5
     port map (
      D(57 downto 0) => D(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0 : entity is "mixer_mul_31ns_29dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0 is
begin
mixer_mul_31ns_29dEe_MulnS_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4
     port map (
      D(57 downto 0) => D(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1 : entity is "mixer_mul_31ns_29dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1 is
begin
mixer_mul_31ns_29dEe_MulnS_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3
     port map (
      D(57 downto 0) => D(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 57 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2 : entity is "mixer_mul_31ns_29dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2 is
begin
mixer_mul_31ns_29dEe_MulnS_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2
     port map (
      D(57 downto 0) => D(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28 downto 0) => in0(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud is
  port (
    D : out STD_LOGIC_VECTOR ( 58 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_308_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud is
begin
mixer_mul_32ns_28cud_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1
     port map (
      D(58 downto 0) => D(58 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(14 downto 0) => in0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_969_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi is
begin
mixer_mul_mul_14nfYi_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1
     port map (
      D(27 downto 0) => D(27 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      ap_clk => ap_clk,
      grp_fu_969_ce => grp_fu_969_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_963_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg is
begin
mixer_mul_mul_14seOg_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0
     port map (
      D(27 downto 0) => D(27 downto 0),
      Q(13 downto 0) => Q(13 downto 0),
      ap_clk => ap_clk,
      grp_fu_963_ce => grp_fu_963_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WLAST : out STD_LOGIC;
    m_axi_m_V_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    regs_in_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_6_5_reg_1100_reg[27]\ : out STD_LOGIC;
    \tmp_5_reg_995_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_m_V_WREADY_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_308_ce : out STD_LOGIC;
    \r_V_tr_2_tr_reg_1110_reg[0]\ : out STD_LOGIC;
    \r_V_tr_1_tr_reg_1022_reg[26]\ : out STD_LOGIC;
    \mul5_reg_1241_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_41_reg_1402_reg[0]\ : out STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_scaled_power_V_4_reg_1336_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_37_reg_1341_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti3_reg_1325_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_1_reg_1320_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    \tmp_9_reg_1017_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti_reg_1387_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_5_reg_1407_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_1199_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_1285_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_3_reg_1392_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_18_reg_1236_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_scaled_power_V_2_reg_1372_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti2_reg_1231_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_1204_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti1_reg_1256_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_m_V_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \int_regs_in_V_shift_reg[0]\ : out STD_LOGIC;
    \tmp_13_reg_1163_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_19_reg_1214_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_4_reg_1188_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_25_reg_1246_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti9_reg_1251_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_38_reg_1305_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neg_ti4_reg_1361_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_1168_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_32_reg_1178_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_963_ce : out STD_LOGIC;
    grp_fu_969_ce : out STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    m_axi_m_V_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_start : in STD_LOGIC;
    ap_reg_ioackin_m_V_WREADY_reg_0 : in STD_LOGIC;
    tmp_7_reg_1315 : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : in STD_LOGIC;
    ap_reg_ioackin_m_V_AWREADY1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_35_reg_1295 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_36_reg_1137 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_17_reg_1115 : in STD_LOGIC;
    tmp_16_reg_1274 : in STD_LOGIC;
    \p_scaled_power_V_3_reg_1392_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_4_reg_1336_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    tmp_41_reg_1402 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_30_reg_1061 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_23_reg_1126 : in STD_LOGIC;
    tmp_28_reg_1382 : in STD_LOGIC;
    tmp_22_reg_1356 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_11_reg_1027 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_reg_1079 : in STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    \p_scaled_power_V_1_reg_1320_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_reg_1346_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_scaled_power_V_2_reg_1372_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_regs_in_V_shift_reg[0]_0\ : in STD_LOGIC;
    \p_scaled_power_V_5_reg_1407_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi is
  signal AWREADY_Dummy : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bus_write_n_45 : STD_LOGIC;
  signal \^m_axi_m_v_awlen[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_en__6\ : STD_LOGIC;
  signal \throttl_cnt10_out__3\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_3 : STD_LOGIC;
  signal wreq_throttl_n_4 : STD_LOGIC;
  signal wreq_throttl_n_6 : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \m_axi_m_V_AWLEN[3]\(2 downto 0) <= \^m_axi_m_v_awlen[3]\(2 downto 0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RVALID => m_axi_m_V_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => ap_enable_reg_pp0_iter0_reg_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_AWREADY => ap_reg_ioackin_m_V_AWREADY,
      ap_reg_ioackin_m_V_AWREADY1 => ap_reg_ioackin_m_V_AWREADY1,
      ap_reg_ioackin_m_V_AWREADY_reg => ap_reg_ioackin_m_V_AWREADY_reg,
      ap_reg_ioackin_m_V_WREADY_reg => ap_reg_ioackin_m_V_WREADY_reg,
      ap_reg_ioackin_m_V_WREADY_reg_0 => ap_reg_ioackin_m_V_WREADY_reg_0,
      ap_reg_pp0_iter1_tmp_11_reg_1027 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      ap_reg_pp0_iter1_tmp_30_reg_1061 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      ap_reg_pp0_iter2_tmp_17_reg_1115 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      ap_reg_pp0_iter2_tmp_23_reg_1126 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      ap_reg_pp0_iter2_tmp_36_reg_1137 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      ap_reg_pp0_iter2_tmp_reg_1079 => ap_reg_pp0_iter2_tmp_reg_1079,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      grp_fu_308_ce => grp_fu_308_ce,
      grp_fu_963_ce => grp_fu_963_ce,
      grp_fu_969_ce => grp_fu_969_ce,
      \int_regs_in_V_shift_reg[0]\ => \int_regs_in_V_shift_reg[0]\,
      \int_regs_in_V_shift_reg[0]_0\ => \int_regs_in_V_shift_reg[0]_0\,
      m_axi_m_V_AWADDR(29 downto 0) => m_axi_m_V_AWADDR(29 downto 0),
      \m_axi_m_V_AWLEN[3]\(2 downto 0) => \^m_axi_m_v_awlen[3]\(2 downto 0),
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_AWVALID => m_axi_m_V_AWVALID,
      m_axi_m_V_BREADY => m_axi_m_V_BREADY,
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      m_axi_m_V_WDATA(31 downto 0) => m_axi_m_V_WDATA(31 downto 0),
      m_axi_m_V_WLAST => m_axi_m_V_WLAST,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => m_axi_m_V_WSTRB(3 downto 0),
      m_axi_m_V_WVALID => m_axi_m_V_WVALID,
      \mul5_reg_1241_reg[57]\(0) => \mul5_reg_1241_reg[57]\(0),
      \neg_ti1_reg_1256_reg[11]\(0) => \neg_ti1_reg_1256_reg[11]\(0),
      \neg_ti2_reg_1231_reg[11]\(0) => \neg_ti2_reg_1231_reg[11]\(0),
      \neg_ti3_reg_1325_reg[11]\(0) => \neg_ti3_reg_1325_reg[11]\(0),
      \neg_ti4_reg_1361_reg[11]\(0) => \neg_ti4_reg_1361_reg[11]\(0),
      \neg_ti9_reg_1251_reg[26]\(0) => \neg_ti9_reg_1251_reg[26]\(0),
      \neg_ti_reg_1387_reg[11]\(0) => \neg_ti_reg_1387_reg[11]\(0),
      \p_Val2_6_5_reg_1100_reg[27]\ => \p_Val2_6_5_reg_1100_reg[27]\,
      \p_scaled_power_V_1_reg_1320_reg[0]\(0) => \p_scaled_power_V_1_reg_1320_reg[0]\(0),
      \p_scaled_power_V_1_reg_1320_reg[14]\(14 downto 0) => \p_scaled_power_V_1_reg_1320_reg[14]\(14 downto 0),
      \p_scaled_power_V_2_reg_1372_reg[0]\(0) => \p_scaled_power_V_2_reg_1372_reg[0]\(0),
      \p_scaled_power_V_2_reg_1372_reg[14]\(14 downto 0) => \p_scaled_power_V_2_reg_1372_reg[14]\(14 downto 0),
      \p_scaled_power_V_3_reg_1392_reg[0]\(0) => \p_scaled_power_V_3_reg_1392_reg[0]\(0),
      \p_scaled_power_V_3_reg_1392_reg[14]\(14 downto 0) => \p_scaled_power_V_3_reg_1392_reg[14]\(14 downto 0),
      \p_scaled_power_V_4_reg_1336_reg[0]\(0) => \p_scaled_power_V_4_reg_1336_reg[0]\(0),
      \p_scaled_power_V_4_reg_1336_reg[14]\(14 downto 0) => \p_scaled_power_V_4_reg_1336_reg[14]\(14 downto 0),
      \p_scaled_power_V_5_reg_1407_reg[0]\(0) => \p_scaled_power_V_5_reg_1407_reg[0]\(0),
      \p_scaled_power_V_5_reg_1407_reg[14]\(14 downto 0) => \p_scaled_power_V_5_reg_1407_reg[14]\(14 downto 0),
      \p_scaled_power_V_reg_1346_reg[0]\(0) => SR(0),
      \p_scaled_power_V_reg_1346_reg[14]\(14 downto 0) => \p_scaled_power_V_reg_1346_reg[14]\(14 downto 0),
      \r_V_tr_1_tr_reg_1022_reg[26]\ => \r_V_tr_1_tr_reg_1022_reg[26]\,
      \r_V_tr_2_tr_reg_1110_reg[0]\ => \r_V_tr_2_tr_reg_1110_reg[0]\,
      regs_in_V_ce0 => regs_in_V_ce0,
      \req_en__6\ => \req_en__6\,
      \throttl_cnt10_out__3\ => \throttl_cnt10_out__3\,
      \throttl_cnt_reg[0]\(0) => bus_write_n_45,
      \throttl_cnt_reg[1]\(1 downto 0) => \p_0_in__1\(1 downto 0),
      \throttl_cnt_reg[1]_0\ => wreq_throttl_n_3,
      \throttl_cnt_reg[1]_1\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      \throttl_cnt_reg[6]\ => wreq_throttl_n_6,
      \throttl_cnt_reg[7]\ => wreq_throttl_n_4,
      \tmp_12_reg_1168_reg[0]\(0) => \tmp_12_reg_1168_reg[0]\(0),
      \tmp_13_reg_1163_reg[25]\(0) => \tmp_13_reg_1163_reg[25]\(0),
      tmp_16_reg_1274 => tmp_16_reg_1274,
      \tmp_18_reg_1236_reg[0]\(0) => \tmp_18_reg_1236_reg[0]\(0),
      \tmp_19_reg_1214_reg[25]\(0) => \tmp_19_reg_1214_reg[25]\(0),
      tmp_22_reg_1356 => tmp_22_reg_1356,
      \tmp_24_reg_1285_reg[0]\(0) => \tmp_24_reg_1285_reg[0]\(0),
      \tmp_25_reg_1246_reg[25]\(0) => \tmp_25_reg_1246_reg[25]\(0),
      tmp_28_reg_1382 => tmp_28_reg_1382,
      \tmp_2_reg_1204_reg[0]\(0) => \tmp_2_reg_1204_reg[0]\(0),
      \tmp_31_reg_1199_reg[0]\(0) => \tmp_31_reg_1199_reg[0]\(0),
      \tmp_32_reg_1178_reg[25]\(0) => \tmp_32_reg_1178_reg[25]\(0),
      tmp_35_reg_1295 => tmp_35_reg_1295,
      \tmp_37_reg_1341_reg[0]\(0) => \tmp_37_reg_1341_reg[0]\(0),
      \tmp_38_reg_1305_reg[25]\(0) => \tmp_38_reg_1305_reg[25]\(0),
      tmp_41_reg_1402 => tmp_41_reg_1402,
      \tmp_41_reg_1402_reg[0]\ => \tmp_41_reg_1402_reg[0]\,
      \tmp_4_reg_1188_reg[25]\(0) => \tmp_4_reg_1188_reg[25]\(0),
      \tmp_5_reg_995_reg[0]\(0) => \tmp_5_reg_995_reg[0]\(0),
      tmp_7_reg_1315 => tmp_7_reg_1315,
      \tmp_9_reg_1017_reg[0]\(0) => \tmp_9_reg_1017_reg[0]\(0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(1 downto 0) => \p_0_in__1\(1 downto 0),
      E(0) => bus_write_n_45,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \could_multi_bursts.awlen_buf_reg[3]\(0) => \^m_axi_m_v_awlen[3]\(2),
      \could_multi_bursts.loop_cnt_reg[5]\ => wreq_throttl_n_3,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => wreq_throttl_n_6,
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      \req_en__6\ => \req_en__6\,
      \throttl_cnt10_out__3\ => \throttl_cnt10_out__3\,
      \throttl_cnt_reg[0]_0\ => wreq_throttl_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_WLAST : out STD_LOGIC;
    m_axi_m_V_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_ARVALID : out STD_LOGIC;
    m_axi_m_V_ARREADY : in STD_LOGIC;
    m_axi_m_V_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_RVALID : in STD_LOGIC;
    m_axi_m_V_RREADY : out STD_LOGIC;
    m_axi_m_V_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_RLAST : in STD_LOGIC;
    m_axi_m_V_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_BVALID : in STD_LOGIC;
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_m_V_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_M_AXI_M_V_ADDR_WIDTH : integer;
  attribute C_M_AXI_M_V_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_M_AXI_M_V_ARUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_AWUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_BUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_CACHE_VALUE : string;
  attribute C_M_AXI_M_V_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "4'b0011";
  attribute C_M_AXI_M_V_DATA_WIDTH : integer;
  attribute C_M_AXI_M_V_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_M_AXI_M_V_ID_WIDTH : integer;
  attribute C_M_AXI_M_V_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_PROT_VALUE : string;
  attribute C_M_AXI_M_V_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "3'b000";
  attribute C_M_AXI_M_V_RUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_M_V_TARGET_ADDR : integer;
  attribute C_M_AXI_M_V_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 0;
  attribute C_M_AXI_M_V_USER_VALUE : integer;
  attribute C_M_AXI_M_V_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 0;
  attribute C_M_AXI_M_V_WSTRB_WIDTH : integer;
  attribute C_M_AXI_M_V_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute C_M_AXI_M_V_WUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b000010";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "6'b100000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal OP1_V_1_cast_reg_989 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_ready : STD_LOGIC;
  signal ap_reg_ioackin_m_V_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_m_V_AWREADY1 : STD_LOGIC;
  signal ap_reg_ioackin_m_V_WREADY_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_11_reg_1027 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_30_reg_1061 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_17_reg_1115 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_23_reg_1126 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_36_reg_1137 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_reg_1079 : STD_LOGIC;
  signal ap_reg_pp0_iter3_tmp_36_reg_1137 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal grp_fu_308_ce : STD_LOGIC;
  signal grp_fu_963_ce : STD_LOGIC;
  signal grp_fu_963_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal grp_fu_969_ce : STD_LOGIC;
  signal grp_fu_969_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^m_axi_m_v_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_m_v_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mixer_AXILiteS_s_axi_U_n_0 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_1 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_10 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_11 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_12 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_13 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_14 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_15 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_16 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_17 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_18 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_19 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_2 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_20 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_21 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_22 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_23 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_24 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_25 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_26 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_27 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_28 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_29 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_3 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_30 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_31 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_32 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_33 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_34 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_35 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_36 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_37 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_38 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_39 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_4 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_40 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_41 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_42 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_43 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_44 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_45 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_46 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_47 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_48 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_49 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_5 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_50 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_51 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_52 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_53 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_54 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_55 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_56 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_57 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_58 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_59 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_6 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_60 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_61 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_7 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_70 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_8 : STD_LOGIC;
  signal mixer_AXILiteS_s_axi_U_n_9 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_10 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_13 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_14 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_15 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_16 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_17 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_5 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_74 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_75 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_76 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_77 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_78 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_79 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_8 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_80 : STD_LOGIC;
  signal mixer_m_V_m_axi_U_n_83 : STD_LOGIC;
  signal \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal mul1_reg_1183 : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal mul2_reg_1158 : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal mul3_reg_1173 : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal mul4_reg_1209 : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal mul5_reg_1241 : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal mul_reg_1300 : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal neg_mul1_fu_533_p2 : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal neg_mul2_fu_478_p2 : STD_LOGIC_VECTOR ( 56 downto 31 );
  signal neg_mul3_fu_577_p2 : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal neg_mul4_fu_518_p2 : STD_LOGIC_VECTOR ( 58 downto 33 );
  signal neg_mul5_fu_665_p2 : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal neg_mul_fu_781_p2 : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal neg_ti1_fu_614_p2 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti1_reg_1256 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti1_reg_12560 : STD_LOGIC;
  signal \neg_ti1_reg_1256[11]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[26]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256[26]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti1_reg_1256_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal neg_ti2_fu_571_p2 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti2_reg_1231 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti2_reg_12310 : STD_LOGIC;
  signal \neg_ti2_reg_1231[11]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[26]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231[26]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti2_reg_1231_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal neg_ti3_fu_764_p2 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti3_reg_1325 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti3_reg_13250 : STD_LOGIC;
  signal \neg_ti3_reg_1325[11]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[26]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325[26]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti3_reg_1325_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal neg_ti4_fu_837_p2 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti4_reg_1361 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti4_reg_13610 : STD_LOGIC;
  signal \neg_ti4_reg_1361[11]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[26]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361[26]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti4_reg_1361_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal neg_ti9_fu_605_p2 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti9_reg_1251 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal \neg_ti9_reg_1251[11]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[26]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251[26]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti9_reg_1251_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal neg_ti_fu_893_p2 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti_reg_1387 : STD_LOGIC_VECTOR ( 26 downto 11 );
  signal neg_ti_reg_13870 : STD_LOGIC;
  signal \neg_ti_reg_1387[11]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[15]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[15]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[15]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[15]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[19]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[19]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[19]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[19]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[23]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[23]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[23]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[23]_i_5_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[26]_i_3_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387[26]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \neg_ti_reg_1387_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_Val2_10_1_fu_636_p2 : STD_LOGIC_VECTOR ( 26 downto 12 );
  signal p_Val2_10_2_fu_811_p2 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal p_Val2_10_3_fu_867_p2 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal p_Val2_10_4_fu_689_p2 : STD_LOGIC_VECTOR ( 26 downto 12 );
  signal p_Val2_10_5_fu_918_p2 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal p_Val2_4_cast_reg_10330 : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[19]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[20]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[21]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[22]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[23]\ : STD_LOGIC;
  signal \p_Val2_4_cast_reg_1033_reg_n_0_[24]\ : STD_LOGIC;
  signal p_Val2_4_s_fu_321_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \p_Val2_4_s_reg_1056[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_s_reg_1056_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_5_2_reg_1050 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_5_reg_1006 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_6_2_fu_355_p2 : STD_LOGIC_VECTOR ( 27 downto 12 );
  signal p_Val2_6_2_reg_1085 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_2_reg_1085[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085[27]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_2_reg_1085_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_6_3_fu_359_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_6_3_reg_1090 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_3_reg_1090[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_3_reg_1090_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_6_5_fu_380_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_Val2_6_5_reg_1100 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_5_reg_1100[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[27]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[27]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_5_reg_1100_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_6_fu_300_p2 : STD_LOGIC_VECTOR ( 27 downto 11 );
  signal p_Val2_6_reg_1040 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p_Val2_6_reg_1040[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[18]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[18]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[18]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[18]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[22]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[22]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[22]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[22]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[26]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[26]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[26]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[26]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[26]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_6_reg_1040_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal p_Val2_s_12_fu_732_p2 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal p_scaled_power_V_1_reg_1320 : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_scaled_power_V_1_reg_1320_reg_n_0_[9]\ : STD_LOGIC;
  signal p_scaled_power_V_2_reg_1372 : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_scaled_power_V_2_reg_1372_reg_n_0_[9]\ : STD_LOGIC;
  signal p_scaled_power_V_3_reg_1392 : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_scaled_power_V_3_reg_1392_reg_n_0_[9]\ : STD_LOGIC;
  signal p_scaled_power_V_4_reg_1336 : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_scaled_power_V_4_reg_1336_reg_n_0_[9]\ : STD_LOGIC;
  signal p_scaled_power_V_5_reg_1407 : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_scaled_power_V_5_reg_1407_reg_n_0_[9]\ : STD_LOGIC;
  signal p_scaled_power_V_reg_1346 : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_scaled_power_V_reg_1346_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[19]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[20]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[21]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[22]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[23]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[24]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[25]\ : STD_LOGIC;
  signal \p_shl1_reg_1012_reg_n_0_[26]\ : STD_LOGIC;
  signal p_v1_v_fu_513_p3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_v1_v_reg_1193 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_v1_v_reg_1193_reg[10]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[8]_inv_n_0\ : STD_LOGIC;
  signal \p_v1_v_reg_1193_reg[9]_inv_n_0\ : STD_LOGIC;
  signal p_v2_v_fu_660_p3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_v2_v_reg_1279 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_v2_v_reg_1279_reg[10]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[8]_inv_n_0\ : STD_LOGIC;
  signal \p_v2_v_reg_1279_reg[9]_inv_n_0\ : STD_LOGIC;
  signal p_v3_v_fu_770_p3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_v3_v_reg_1330 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_v3_v_reg_1330_reg[10]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[8]_inv_n_0\ : STD_LOGIC;
  signal \p_v3_v_reg_1330_reg[9]_inv_n_0\ : STD_LOGIC;
  signal p_v4_v_fu_558_p3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_v4_v_reg_1219 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_v4_v_reg_1219_reg[10]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[8]_inv_n_0\ : STD_LOGIC;
  signal \p_v4_v_reg_1219_reg[9]_inv_n_0\ : STD_LOGIC;
  signal p_v5_v_fu_843_p3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_v5_v_reg_1366 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_v5_v_reg_1366_reg[10]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[8]_inv_n_0\ : STD_LOGIC;
  signal \p_v5_v_reg_1366_reg[9]_inv_n_0\ : STD_LOGIC;
  signal p_v_v_fu_563_p3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_v_v_reg_1225 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_v_v_reg_1225_reg[10]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[8]_inv_n_0\ : STD_LOGIC;
  signal \p_v_v_reg_1225_reg[9]_inv_n_0\ : STD_LOGIC;
  signal r_V_tr_0_tr_fu_341_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal r_V_tr_0_tr_reg_1074 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \r_V_tr_0_tr_reg_1074[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[27]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[27]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[27]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[27]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal r_V_tr_1_tr_fu_274_p2 : STD_LOGIC_VECTOR ( 27 downto 13 );
  signal \r_V_tr_1_tr_reg_1022[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[26]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[26]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[26]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022[26]_i_6_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_V_tr_1_tr_reg_1022_reg_n_0_[26]\ : STD_LOGIC;
  signal r_V_tr_2_tr_fu_396_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal r_V_tr_2_tr_reg_1110 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \r_V_tr_2_tr_reg_1110[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[27]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[27]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[27]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[27]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal r_V_tr_3_tr_fu_412_p2 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal r_V_tr_3_tr_reg_1121 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \r_V_tr_3_tr_reg_1121[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal r_V_tr_5_tr_reg_1132 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \r_V_tr_5_tr_reg_1132[13]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal reg_2430 : STD_LOGIC;
  signal \reg_243_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_243_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_243_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_243_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_243_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal regs_in_V_ce0 : STD_LOGIC;
  signal regs_in_V_ce0333_out : STD_LOGIC;
  signal regs_in_V_q0 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal scaled_power_V_1_cas_reg_1269 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \scaled_power_V_1_cas_reg_1269[12]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[12]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[12]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[12]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[4]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[4]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[4]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[8]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[8]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[8]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269[8]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal scaled_power_V_2_cas_reg_1351 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \scaled_power_V_2_cas_reg_1351[13]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[13]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[13]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[13]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[5]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[5]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[5]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[5]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[9]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[9]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[9]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351[9]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal scaled_power_V_3_cas_reg_1377 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \scaled_power_V_3_cas_reg_1377[13]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[13]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[13]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[13]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[5]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[5]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[5]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[5]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[9]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[9]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[9]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377[9]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal scaled_power_V_4_cas_reg_1290 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \scaled_power_V_4_cas_reg_1290[12]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[12]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[12]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[12]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[4]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[4]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[4]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[8]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[8]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[8]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290[8]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal scaled_power_V_5_cas_reg_1397 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \scaled_power_V_5_cas_reg_1397[13]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[13]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[13]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[13]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[5]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[5]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[5]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[5]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[9]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[9]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[9]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397[9]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal scaled_power_V_cast_reg_1310 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \scaled_power_V_cast_reg_1310[13]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[13]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[13]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[13]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[5]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[5]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[5]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[5]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[9]_i_2_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[9]_i_3_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[9]_i_4_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310[9]_i_5_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal tmp_11_reg_1027 : STD_LOGIC;
  signal tmp_12_cast_fu_266_p1 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal tmp_12_reg_1168 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_12_reg_11680 : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[20]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[20]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[20]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[24]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[24]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[24]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[25]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1168_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_13_reg_1163 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_15_fu_630_p3 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \tmp_15_fu_630_p3__0\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal tmp_16_reg_1274 : STD_LOGIC;
  signal \tmp_16_reg_1274[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1274[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1274[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1274_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1274_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_17_reg_1115 : STD_LOGIC;
  signal tmp_18_reg_1236 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_18_reg_12360 : STD_LOGIC;
  signal \tmp_18_reg_1236[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[25]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[25]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_37_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1236_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_19_reg_1214 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_21_fu_805_p3 : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal tmp_22_reg_1356 : STD_LOGIC;
  signal \tmp_22_reg_1356[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1356[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1356_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_23_reg_1126 : STD_LOGIC;
  signal \tmp_23_reg_1126[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1126[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1126[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1126[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1126_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1126_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1126_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_24_reg_1285 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_24_reg_12850 : STD_LOGIC;
  signal \tmp_24_reg_1285[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[25]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[25]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_37_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1285_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_25_reg_1246 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_27_fu_861_p3 : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal tmp_28_reg_1382 : STD_LOGIC;
  signal \tmp_28_reg_1382[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1382[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1382_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_29_fu_363_p3 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal tmp_2_reg_1204 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_2_reg_12040 : STD_LOGIC;
  signal \tmp_2_reg_1204[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[25]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[25]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_37_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1204_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_30_reg_1061 : STD_LOGIC;
  signal \tmp_30_reg_1061[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1061[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1061[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1061_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1061_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_31_reg_1199 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_31_reg_11990 : STD_LOGIC;
  signal \tmp_31_reg_1199[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[10]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[10]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[10]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[14]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[14]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[14]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[14]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[18]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[18]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[18]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[22]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[22]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[22]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[22]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[25]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[25]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[25]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[2]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_37_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1199_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal tmp_32_reg_1178 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_34_fu_683_p3 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \tmp_34_fu_683_p3__0\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal tmp_35_reg_1295 : STD_LOGIC;
  signal \tmp_35_reg_1295[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_1295[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_1295[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_35_reg_1295_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_35_reg_1295_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_36_reg_1137 : STD_LOGIC;
  signal \tmp_36_reg_1137[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_36_reg_1137[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_36_reg_1137[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_36_reg_1137[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_36_reg_1137_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_36_reg_1137_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_36_reg_1137_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_36_reg_1137_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_36_reg_1137_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1137_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal tmp_37_reg_1341 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_37_reg_13410 : STD_LOGIC;
  signal \tmp_37_reg_1341[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[25]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[25]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_37_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_1341_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_38_reg_1305 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_40_fu_912_p3 : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal tmp_41_reg_1402 : STD_LOGIC;
  signal \tmp_41_reg_1402[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_41_reg_1402[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_41_reg_1402_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_4_reg_1188 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp_5_reg_995 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp_6_fu_726_p3 : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal tmp_7_reg_1315 : STD_LOGIC;
  signal \tmp_7_reg_1315[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1315[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1315_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_8_fu_620_p3 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal tmp_8_reg_1261 : STD_LOGIC_VECTOR ( 26 downto 13 );
  signal \tmp_9_cast_reg_1067_reg__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp_9_reg_1017 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp_9_reg_10170 : STD_LOGIC;
  signal tmp_reg_1079 : STD_LOGIC;
  signal \NLW_neg_ti1_reg_1256_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_neg_ti1_reg_1256_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti1_reg_1256_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti1_reg_1256_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neg_ti1_reg_1256_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neg_ti2_reg_1231_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_neg_ti2_reg_1231_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti2_reg_1231_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti2_reg_1231_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neg_ti2_reg_1231_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neg_ti3_reg_1325_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_neg_ti3_reg_1325_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti3_reg_1325_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti3_reg_1325_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neg_ti3_reg_1325_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neg_ti4_reg_1361_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_neg_ti4_reg_1361_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti4_reg_1361_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti4_reg_1361_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neg_ti4_reg_1361_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neg_ti9_reg_1251_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_neg_ti9_reg_1251_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti9_reg_1251_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti9_reg_1251_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neg_ti9_reg_1251_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neg_ti_reg_1387_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_neg_ti_reg_1387_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti_reg_1387_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neg_ti_reg_1387_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neg_ti_reg_1387_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_2_reg_1085_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_6_2_reg_1085_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_3_reg_1090_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_5_reg_1100_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_reg_1040_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_6_reg_1040_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_tr_1_tr_reg_1022_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_V_tr_1_tr_reg_1022_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_V_tr_3_tr_reg_1121_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_V_tr_5_tr_reg_1132_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_scaled_power_V_2_cas_reg_1351_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_scaled_power_V_3_cas_reg_1377_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_scaled_power_V_5_cas_reg_1397_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_scaled_power_V_cast_reg_1310_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1168_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_16_reg_1274_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_16_reg_1274_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_17_reg_1115_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_reg_1115_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_18_reg_1236_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_18_reg_1236_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_1236_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_reg_1356_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_22_reg_1356_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_reg_1126_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_24_reg_1285_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_24_reg_1285_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_1285_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_reg_1382_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_28_reg_1382_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_2_reg_1204_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_2_reg_1204_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1204_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_30_reg_1061_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_30_reg_1061_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_31_reg_1199_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_31_reg_1199_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_1199_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_35_reg_1295_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_35_reg_1295_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_36_reg_1137_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_37_reg_1341_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_37_reg_1341_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_1341_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_41_reg_1402_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_41_reg_1402_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_7_reg_1315_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_7_reg_1315_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg_1079_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_1079_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti1_reg_1256_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti2_reg_1231_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti3_reg_1325_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti4_reg_1361_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti9_reg_1251_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \neg_ti_reg_1387_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[10]_inv_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[12]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[14]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[16]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[17]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[18]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[19]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[1]_inv_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[21]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[23]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[25]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[2]_inv_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[3]_inv_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[4]_inv_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[5]_inv_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[6]_inv_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[7]_inv_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[8]_inv_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_v1_v_reg_1193[9]_inv_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[10]_inv_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[13]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[14]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[15]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[17]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[18]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[19]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[1]_inv_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[20]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[21]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[22]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[23]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[24]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[25]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[2]_inv_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[3]_inv_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[4]_inv_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[5]_inv_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[6]_inv_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[7]_inv_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[8]_inv_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_v2_v_reg_1279[9]_inv_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[10]_inv_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[12]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[16]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[17]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[18]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[19]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[1]_inv_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[20]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[21]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[2]_inv_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[3]_inv_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[4]_inv_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[5]_inv_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[6]_inv_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[7]_inv_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[8]_inv_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_v3_v_reg_1330[9]_inv_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[10]_inv_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[18]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[19]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[1]_inv_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[20]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[22]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[24]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[25]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[2]_inv_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[3]_inv_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[4]_inv_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[5]_inv_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[6]_inv_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[7]_inv_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[8]_inv_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_v4_v_reg_1219[9]_inv_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[10]_inv_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[14]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[15]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[16]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[17]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[18]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[19]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[1]_inv_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[20]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[21]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[23]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[2]_inv_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[3]_inv_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[4]_inv_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[5]_inv_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[6]_inv_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[7]_inv_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[8]_inv_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_v5_v_reg_1366[9]_inv_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[10]_inv_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[18]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[19]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[1]_inv_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[21]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[24]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[2]_inv_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[3]_inv_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[4]_inv_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[5]_inv_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[6]_inv_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[7]_inv_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[8]_inv_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_v_v_reg_1225[9]_inv_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \r_V_tr_3_tr_reg_1121[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_V_tr_5_tr_reg_1132[13]_i_1\ : label is "soft_lutpair112";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_1_cas_reg_1269_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_1_cas_reg_1269_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_1_cas_reg_1269_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \scaled_power_V_2_cas_reg_1351[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scaled_power_V_2_cas_reg_1351[1]_i_1\ : label is "soft_lutpair84";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_2_cas_reg_1351_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_2_cas_reg_1351_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_2_cas_reg_1351_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \scaled_power_V_3_cas_reg_1377[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \scaled_power_V_3_cas_reg_1377[1]_i_1\ : label is "soft_lutpair70";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_3_cas_reg_1377_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_3_cas_reg_1377_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_3_cas_reg_1377_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_4_cas_reg_1290_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_4_cas_reg_1290_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_4_cas_reg_1290_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \scaled_power_V_5_cas_reg_1397[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \scaled_power_V_5_cas_reg_1397[1]_i_1\ : label is "soft_lutpair43";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_5_cas_reg_1397_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_5_cas_reg_1397_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_5_cas_reg_1397_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \scaled_power_V_cast_reg_1310[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \scaled_power_V_cast_reg_1310[1]_i_1\ : label is "soft_lutpair111";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_cast_reg_1310_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_cast_reg_1310_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \scaled_power_V_cast_reg_1310_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_16_reg_1274_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_22_reg_1356_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_28_reg_1382_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_35_reg_1295_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_41_reg_1402_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_7_reg_1315_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_m_V_ARADDR(31) <= \<const0>\;
  m_axi_m_V_ARADDR(30) <= \<const0>\;
  m_axi_m_V_ARADDR(29) <= \<const0>\;
  m_axi_m_V_ARADDR(28) <= \<const0>\;
  m_axi_m_V_ARADDR(27) <= \<const0>\;
  m_axi_m_V_ARADDR(26) <= \<const0>\;
  m_axi_m_V_ARADDR(25) <= \<const0>\;
  m_axi_m_V_ARADDR(24) <= \<const0>\;
  m_axi_m_V_ARADDR(23) <= \<const0>\;
  m_axi_m_V_ARADDR(22) <= \<const0>\;
  m_axi_m_V_ARADDR(21) <= \<const0>\;
  m_axi_m_V_ARADDR(20) <= \<const0>\;
  m_axi_m_V_ARADDR(19) <= \<const0>\;
  m_axi_m_V_ARADDR(18) <= \<const0>\;
  m_axi_m_V_ARADDR(17) <= \<const0>\;
  m_axi_m_V_ARADDR(16) <= \<const0>\;
  m_axi_m_V_ARADDR(15) <= \<const0>\;
  m_axi_m_V_ARADDR(14) <= \<const0>\;
  m_axi_m_V_ARADDR(13) <= \<const0>\;
  m_axi_m_V_ARADDR(12) <= \<const0>\;
  m_axi_m_V_ARADDR(11) <= \<const0>\;
  m_axi_m_V_ARADDR(10) <= \<const0>\;
  m_axi_m_V_ARADDR(9) <= \<const0>\;
  m_axi_m_V_ARADDR(8) <= \<const0>\;
  m_axi_m_V_ARADDR(7) <= \<const0>\;
  m_axi_m_V_ARADDR(6) <= \<const0>\;
  m_axi_m_V_ARADDR(5) <= \<const0>\;
  m_axi_m_V_ARADDR(4) <= \<const0>\;
  m_axi_m_V_ARADDR(3) <= \<const0>\;
  m_axi_m_V_ARADDR(2) <= \<const0>\;
  m_axi_m_V_ARADDR(1) <= \<const0>\;
  m_axi_m_V_ARADDR(0) <= \<const0>\;
  m_axi_m_V_ARBURST(1) <= \<const0>\;
  m_axi_m_V_ARBURST(0) <= \<const1>\;
  m_axi_m_V_ARCACHE(3) <= \<const0>\;
  m_axi_m_V_ARCACHE(2) <= \<const0>\;
  m_axi_m_V_ARCACHE(1) <= \<const1>\;
  m_axi_m_V_ARCACHE(0) <= \<const1>\;
  m_axi_m_V_ARID(0) <= \<const0>\;
  m_axi_m_V_ARLEN(7) <= \<const0>\;
  m_axi_m_V_ARLEN(6) <= \<const0>\;
  m_axi_m_V_ARLEN(5) <= \<const0>\;
  m_axi_m_V_ARLEN(4) <= \<const0>\;
  m_axi_m_V_ARLEN(3) <= \<const0>\;
  m_axi_m_V_ARLEN(2) <= \<const0>\;
  m_axi_m_V_ARLEN(1) <= \<const0>\;
  m_axi_m_V_ARLEN(0) <= \<const0>\;
  m_axi_m_V_ARLOCK(1) <= \<const0>\;
  m_axi_m_V_ARLOCK(0) <= \<const0>\;
  m_axi_m_V_ARPROT(2) <= \<const0>\;
  m_axi_m_V_ARPROT(1) <= \<const0>\;
  m_axi_m_V_ARPROT(0) <= \<const0>\;
  m_axi_m_V_ARQOS(3) <= \<const0>\;
  m_axi_m_V_ARQOS(2) <= \<const0>\;
  m_axi_m_V_ARQOS(1) <= \<const0>\;
  m_axi_m_V_ARQOS(0) <= \<const0>\;
  m_axi_m_V_ARREGION(3) <= \<const0>\;
  m_axi_m_V_ARREGION(2) <= \<const0>\;
  m_axi_m_V_ARREGION(1) <= \<const0>\;
  m_axi_m_V_ARREGION(0) <= \<const0>\;
  m_axi_m_V_ARSIZE(2) <= \<const0>\;
  m_axi_m_V_ARSIZE(1) <= \<const1>\;
  m_axi_m_V_ARSIZE(0) <= \<const0>\;
  m_axi_m_V_ARUSER(0) <= \<const0>\;
  m_axi_m_V_ARVALID <= \<const0>\;
  m_axi_m_V_AWADDR(31 downto 2) <= \^m_axi_m_v_awaddr\(31 downto 2);
  m_axi_m_V_AWADDR(1) <= \<const0>\;
  m_axi_m_V_AWADDR(0) <= \<const0>\;
  m_axi_m_V_AWBURST(1) <= \<const0>\;
  m_axi_m_V_AWBURST(0) <= \<const1>\;
  m_axi_m_V_AWCACHE(3) <= \<const0>\;
  m_axi_m_V_AWCACHE(2) <= \<const0>\;
  m_axi_m_V_AWCACHE(1) <= \<const1>\;
  m_axi_m_V_AWCACHE(0) <= \<const1>\;
  m_axi_m_V_AWID(0) <= \<const0>\;
  m_axi_m_V_AWLEN(7) <= \<const0>\;
  m_axi_m_V_AWLEN(6) <= \<const0>\;
  m_axi_m_V_AWLEN(5) <= \<const0>\;
  m_axi_m_V_AWLEN(4) <= \<const0>\;
  m_axi_m_V_AWLEN(3) <= \^m_axi_m_v_awlen\(3);
  m_axi_m_V_AWLEN(2) <= \^m_axi_m_v_awlen\(3);
  m_axi_m_V_AWLEN(1 downto 0) <= \^m_axi_m_v_awlen\(1 downto 0);
  m_axi_m_V_AWLOCK(1) <= \<const0>\;
  m_axi_m_V_AWLOCK(0) <= \<const0>\;
  m_axi_m_V_AWPROT(2) <= \<const0>\;
  m_axi_m_V_AWPROT(1) <= \<const0>\;
  m_axi_m_V_AWPROT(0) <= \<const0>\;
  m_axi_m_V_AWQOS(3) <= \<const0>\;
  m_axi_m_V_AWQOS(2) <= \<const0>\;
  m_axi_m_V_AWQOS(1) <= \<const0>\;
  m_axi_m_V_AWQOS(0) <= \<const0>\;
  m_axi_m_V_AWREGION(3) <= \<const0>\;
  m_axi_m_V_AWREGION(2) <= \<const0>\;
  m_axi_m_V_AWREGION(1) <= \<const0>\;
  m_axi_m_V_AWREGION(0) <= \<const0>\;
  m_axi_m_V_AWSIZE(2) <= \<const0>\;
  m_axi_m_V_AWSIZE(1) <= \<const1>\;
  m_axi_m_V_AWSIZE(0) <= \<const0>\;
  m_axi_m_V_AWUSER(0) <= \<const0>\;
  m_axi_m_V_WID(0) <= \<const0>\;
  m_axi_m_V_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\OP1_V_1_cast_reg_989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(13),
      Q => OP1_V_1_cast_reg_989(0),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(23),
      Q => OP1_V_1_cast_reg_989(10),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(24),
      Q => OP1_V_1_cast_reg_989(11),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(25),
      Q => OP1_V_1_cast_reg_989(12),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(26),
      Q => OP1_V_1_cast_reg_989(13),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(14),
      Q => OP1_V_1_cast_reg_989(1),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(15),
      Q => OP1_V_1_cast_reg_989(2),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(16),
      Q => OP1_V_1_cast_reg_989(3),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(17),
      Q => OP1_V_1_cast_reg_989(4),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(18),
      Q => OP1_V_1_cast_reg_989(5),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(19),
      Q => OP1_V_1_cast_reg_989(6),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(20),
      Q => OP1_V_1_cast_reg_989(7),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(21),
      Q => OP1_V_1_cast_reg_989(8),
      R => '0'
    );
\OP1_V_1_cast_reg_989_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_12_cast_fu_266_p1(22),
      Q => OP1_V_1_cast_reg_989(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_m_V_AWREADY_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_reg_ioackin_m_V_AWREADY1
    );
ap_reg_ioackin_m_V_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mixer_m_V_m_axi_U_n_17,
      Q => ap_reg_ioackin_m_V_AWREADY,
      R => '0'
    );
ap_reg_ioackin_m_V_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mixer_m_V_m_axi_U_n_10,
      Q => ap_reg_ioackin_m_V_WREADY_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_11_reg_1027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_11_reg_1027,
      Q => ap_reg_pp0_iter1_tmp_11_reg_1027,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_30_reg_1061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_30_reg_1061,
      Q => ap_reg_pp0_iter1_tmp_30_reg_1061,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(0),
      Q => tmp_8_fu_620_p3(13),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(10),
      Q => tmp_8_fu_620_p3(23),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(11),
      Q => tmp_8_fu_620_p3(24),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(12),
      Q => tmp_8_fu_620_p3(25),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(13),
      Q => tmp_8_fu_620_p3(26),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(1),
      Q => tmp_8_fu_620_p3(14),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(2),
      Q => tmp_8_fu_620_p3(15),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(3),
      Q => tmp_8_fu_620_p3(16),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(4),
      Q => tmp_8_fu_620_p3(17),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(5),
      Q => tmp_8_fu_620_p3(18),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(6),
      Q => tmp_8_fu_620_p3(19),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(7),
      Q => tmp_8_fu_620_p3(20),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(8),
      Q => tmp_8_fu_620_p3(21),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_9_reg_1017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_9_reg_1017(9),
      Q => tmp_8_fu_620_p3(22),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_17_reg_1115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => tmp_17_reg_1115,
      Q => ap_reg_pp0_iter2_tmp_17_reg_1115,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_23_reg_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => tmp_23_reg_1126,
      Q => ap_reg_pp0_iter2_tmp_23_reg_1126,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_36_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => tmp_36_reg_1137,
      Q => ap_reg_pp0_iter2_tmp_36_reg_1137,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_reg_1079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => tmp_reg_1079,
      Q => ap_reg_pp0_iter2_tmp_reg_1079,
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_36_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => ap_reg_pp0_iter2_tmp_36_reg_1137,
      Q => ap_reg_pp0_iter3_tmp_36_reg_1137,
      R => '0'
    );
mixer_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi
     port map (
      D(13 downto 0) => regs_in_V_q0(15 downto 2),
      DOADO(27) => mixer_AXILiteS_s_axi_U_n_0,
      DOADO(26) => mixer_AXILiteS_s_axi_U_n_1,
      DOADO(25) => mixer_AXILiteS_s_axi_U_n_2,
      DOADO(24) => mixer_AXILiteS_s_axi_U_n_3,
      DOADO(23) => mixer_AXILiteS_s_axi_U_n_4,
      DOADO(22) => mixer_AXILiteS_s_axi_U_n_5,
      DOADO(21) => mixer_AXILiteS_s_axi_U_n_6,
      DOADO(20) => mixer_AXILiteS_s_axi_U_n_7,
      DOADO(19) => mixer_AXILiteS_s_axi_U_n_8,
      DOADO(18) => mixer_AXILiteS_s_axi_U_n_9,
      DOADO(17) => mixer_AXILiteS_s_axi_U_n_10,
      DOADO(16) => mixer_AXILiteS_s_axi_U_n_11,
      DOADO(15) => mixer_AXILiteS_s_axi_U_n_12,
      DOADO(14) => mixer_AXILiteS_s_axi_U_n_13,
      DOADO(13) => mixer_AXILiteS_s_axi_U_n_14,
      DOADO(12) => mixer_AXILiteS_s_axi_U_n_15,
      DOADO(11) => mixer_AXILiteS_s_axi_U_n_16,
      DOADO(10) => mixer_AXILiteS_s_axi_U_n_17,
      DOADO(9) => mixer_AXILiteS_s_axi_U_n_18,
      DOADO(8) => mixer_AXILiteS_s_axi_U_n_19,
      DOADO(7) => mixer_AXILiteS_s_axi_U_n_20,
      DOADO(6) => mixer_AXILiteS_s_axi_U_n_21,
      DOADO(5) => mixer_AXILiteS_s_axi_U_n_22,
      DOADO(4) => mixer_AXILiteS_s_axi_U_n_23,
      DOADO(3) => mixer_AXILiteS_s_axi_U_n_24,
      DOADO(2) => mixer_AXILiteS_s_axi_U_n_25,
      DOADO(1) => mixer_AXILiteS_s_axi_U_n_26,
      DOADO(0) => mixer_AXILiteS_s_axi_U_n_27,
      DOBDO(31) => mixer_AXILiteS_s_axi_U_n_28,
      DOBDO(30) => mixer_AXILiteS_s_axi_U_n_29,
      DOBDO(29) => mixer_AXILiteS_s_axi_U_n_30,
      DOBDO(28) => mixer_AXILiteS_s_axi_U_n_31,
      DOBDO(27) => mixer_AXILiteS_s_axi_U_n_32,
      DOBDO(26) => mixer_AXILiteS_s_axi_U_n_33,
      DOBDO(25) => mixer_AXILiteS_s_axi_U_n_34,
      DOBDO(24) => mixer_AXILiteS_s_axi_U_n_35,
      DOBDO(23) => mixer_AXILiteS_s_axi_U_n_36,
      DOBDO(22) => mixer_AXILiteS_s_axi_U_n_37,
      DOBDO(21) => mixer_AXILiteS_s_axi_U_n_38,
      DOBDO(20) => mixer_AXILiteS_s_axi_U_n_39,
      DOBDO(19) => mixer_AXILiteS_s_axi_U_n_40,
      DOBDO(18) => mixer_AXILiteS_s_axi_U_n_41,
      DOBDO(17) => mixer_AXILiteS_s_axi_U_n_42,
      DOBDO(16) => mixer_AXILiteS_s_axi_U_n_43,
      DOBDO(15) => mixer_AXILiteS_s_axi_U_n_44,
      DOBDO(14) => mixer_AXILiteS_s_axi_U_n_45,
      DOBDO(13) => mixer_AXILiteS_s_axi_U_n_46,
      DOBDO(12) => mixer_AXILiteS_s_axi_U_n_47,
      DOBDO(11) => mixer_AXILiteS_s_axi_U_n_48,
      DOBDO(10) => mixer_AXILiteS_s_axi_U_n_49,
      DOBDO(9) => mixer_AXILiteS_s_axi_U_n_50,
      DOBDO(8) => mixer_AXILiteS_s_axi_U_n_51,
      DOBDO(7) => mixer_AXILiteS_s_axi_U_n_52,
      DOBDO(6) => mixer_AXILiteS_s_axi_U_n_53,
      DOBDO(5) => mixer_AXILiteS_s_axi_U_n_54,
      DOBDO(4) => mixer_AXILiteS_s_axi_U_n_55,
      DOBDO(3) => mixer_AXILiteS_s_axi_U_n_56,
      DOBDO(2) => mixer_AXILiteS_s_axi_U_n_57,
      DOBDO(1) => mixer_AXILiteS_s_axi_U_n_58,
      DOBDO(0) => mixer_AXILiteS_s_axi_U_n_59,
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[3]\ => mixer_m_V_m_axi_U_n_74,
      \ap_CS_fsm_reg[5]\ => mixer_m_V_m_axi_U_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_AWREADY_reg => mixer_AXILiteS_s_axi_U_n_70,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      interrupt => interrupt,
      \rdata_reg[0]_i_3\ => \rdata_reg[0]_i_3_n_0\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2_n_0\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2_n_0\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2_n_0\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2_n_0\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2_n_0\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2_n_0\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2_n_0\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2_n_0\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2_n_0\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2_n_0\,
      \rdata_reg[1]_i_3\ => \rdata_reg[1]_i_3_n_0\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2_n_0\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2_n_0\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2_n_0\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2_n_0\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2_n_0\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2_n_0\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2_n_0\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2_n_0\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2_n_0\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2_n_0\,
      \rdata_reg[2]_i_3\ => \rdata_reg[2]_i_3_n_0\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2_n_0\,
      \rdata_reg[31]_i_4\ => mixer_AXILiteS_s_axi_U_n_61,
      \rdata_reg[31]_i_4_0\ => \rdata_reg[31]_i_4_n_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5_n_0\,
      \rdata_reg[3]_i_3\ => \rdata_reg[3]_i_3_n_0\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2_n_0\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2_n_0\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2_n_0\,
      \rdata_reg[7]_i_4\ => \rdata_reg[7]_i_4_n_0\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2_n_0\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2_n_0\,
      \reg_243_reg[0]_i_2\ => \reg_243_reg[0]_i_2_n_0\,
      \reg_243_reg[0]_i_3\ => \reg_243_reg[0]_i_3_n_0\,
      \reg_243_reg[10]_i_2\ => \reg_243_reg[10]_i_2_n_0\,
      \reg_243_reg[10]_i_3\ => \reg_243_reg[10]_i_3_n_0\,
      \reg_243_reg[11]_i_2\ => \reg_243_reg[11]_i_2_n_0\,
      \reg_243_reg[11]_i_3\ => \reg_243_reg[11]_i_3_n_0\,
      \reg_243_reg[12]_i_2\ => \reg_243_reg[12]_i_2_n_0\,
      \reg_243_reg[12]_i_3\ => \reg_243_reg[12]_i_3_n_0\,
      \reg_243_reg[13]_i_3\ => \reg_243_reg[13]_i_3_n_0\,
      \reg_243_reg[13]_i_4\ => \reg_243_reg[13]_i_4_n_0\,
      \reg_243_reg[13]_i_5\ => \reg_243_reg[13]_i_5_n_0\,
      \reg_243_reg[1]_i_2\ => \reg_243_reg[1]_i_2_n_0\,
      \reg_243_reg[1]_i_3\ => \reg_243_reg[1]_i_3_n_0\,
      \reg_243_reg[2]_i_2\ => \reg_243_reg[2]_i_2_n_0\,
      \reg_243_reg[2]_i_3\ => \reg_243_reg[2]_i_3_n_0\,
      \reg_243_reg[3]_i_2\ => \reg_243_reg[3]_i_2_n_0\,
      \reg_243_reg[3]_i_3\ => \reg_243_reg[3]_i_3_n_0\,
      \reg_243_reg[4]_i_2\ => \reg_243_reg[4]_i_2_n_0\,
      \reg_243_reg[4]_i_3\ => \reg_243_reg[4]_i_3_n_0\,
      \reg_243_reg[5]_i_2\ => \reg_243_reg[5]_i_2_n_0\,
      \reg_243_reg[5]_i_3\ => \reg_243_reg[5]_i_3_n_0\,
      \reg_243_reg[6]_i_2\ => \reg_243_reg[6]_i_2_n_0\,
      \reg_243_reg[6]_i_3\ => \reg_243_reg[6]_i_3_n_0\,
      \reg_243_reg[7]_i_2\ => \reg_243_reg[7]_i_2_n_0\,
      \reg_243_reg[7]_i_3\ => \reg_243_reg[7]_i_3_n_0\,
      \reg_243_reg[8]_i_2\ => \reg_243_reg[8]_i_2_n_0\,
      \reg_243_reg[8]_i_3\ => \reg_243_reg[8]_i_3_n_0\,
      \reg_243_reg[9]_i_2\ => \reg_243_reg[9]_i_2_n_0\,
      \reg_243_reg[9]_i_3\ => \reg_243_reg[9]_i_3_n_0\,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      \tmp_9_reg_1017_reg[0]\ => mixer_AXILiteS_s_axi_U_n_60
    );
mixer_m_V_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi
     port map (
      D(5 downto 0) => ap_NS_fsm(5 downto 0),
      E(0) => reg_2430,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => p_scaled_power_V_reg_1346,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => mixer_AXILiteS_s_axi_U_n_70,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => mixer_m_V_m_axi_U_n_5,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_ready => ap_ready,
      ap_reg_ioackin_m_V_AWREADY => ap_reg_ioackin_m_V_AWREADY,
      ap_reg_ioackin_m_V_AWREADY1 => ap_reg_ioackin_m_V_AWREADY1,
      ap_reg_ioackin_m_V_AWREADY_reg => mixer_m_V_m_axi_U_n_17,
      ap_reg_ioackin_m_V_WREADY_reg => mixer_m_V_m_axi_U_n_10,
      ap_reg_ioackin_m_V_WREADY_reg_0 => ap_reg_ioackin_m_V_WREADY_reg_n_0,
      ap_reg_pp0_iter1_tmp_11_reg_1027 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      ap_reg_pp0_iter1_tmp_30_reg_1061 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      ap_reg_pp0_iter2_tmp_17_reg_1115 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      ap_reg_pp0_iter2_tmp_23_reg_1126 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      ap_reg_pp0_iter2_tmp_36_reg_1137 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      ap_reg_pp0_iter2_tmp_reg_1079 => ap_reg_pp0_iter2_tmp_reg_1079,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_fu_308_ce => grp_fu_308_ce,
      grp_fu_963_ce => grp_fu_963_ce,
      grp_fu_969_ce => grp_fu_969_ce,
      \int_regs_in_V_shift_reg[0]\ => mixer_m_V_m_axi_U_n_74,
      \int_regs_in_V_shift_reg[0]_0\ => mixer_AXILiteS_s_axi_U_n_60,
      m_axi_m_V_AWADDR(29 downto 0) => \^m_axi_m_v_awaddr\(31 downto 2),
      \m_axi_m_V_AWLEN[3]\(2) => \^m_axi_m_v_awlen\(3),
      \m_axi_m_V_AWLEN[3]\(1 downto 0) => \^m_axi_m_v_awlen\(1 downto 0),
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_AWVALID => m_axi_m_V_AWVALID,
      m_axi_m_V_BREADY => m_axi_m_V_BREADY,
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RVALID => m_axi_m_V_RVALID,
      m_axi_m_V_WDATA(31 downto 0) => m_axi_m_V_WDATA(31 downto 0),
      m_axi_m_V_WLAST => m_axi_m_V_WLAST,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => m_axi_m_V_WSTRB(3 downto 0),
      m_axi_m_V_WVALID => m_axi_m_V_WVALID,
      \mul5_reg_1241_reg[57]\(0) => mixer_m_V_m_axi_U_n_15,
      \neg_ti1_reg_1256_reg[11]\(0) => neg_ti1_reg_12560,
      \neg_ti2_reg_1231_reg[11]\(0) => neg_ti2_reg_12310,
      \neg_ti3_reg_1325_reg[11]\(0) => neg_ti3_reg_13250,
      \neg_ti4_reg_1361_reg[11]\(0) => neg_ti4_reg_13610,
      \neg_ti9_reg_1251_reg[26]\(0) => mixer_m_V_m_axi_U_n_79,
      \neg_ti_reg_1387_reg[11]\(0) => neg_ti_reg_13870,
      \p_Val2_6_5_reg_1100_reg[27]\ => mixer_m_V_m_axi_U_n_8,
      \p_scaled_power_V_1_reg_1320_reg[0]\(0) => p_scaled_power_V_1_reg_1320,
      \p_scaled_power_V_1_reg_1320_reg[14]\(14) => \p_scaled_power_V_1_reg_1320_reg_n_0_[14]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(13) => \p_scaled_power_V_1_reg_1320_reg_n_0_[13]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(12) => \p_scaled_power_V_1_reg_1320_reg_n_0_[12]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(11) => \p_scaled_power_V_1_reg_1320_reg_n_0_[11]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(10) => \p_scaled_power_V_1_reg_1320_reg_n_0_[10]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(9) => \p_scaled_power_V_1_reg_1320_reg_n_0_[9]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(8) => \p_scaled_power_V_1_reg_1320_reg_n_0_[8]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(7) => \p_scaled_power_V_1_reg_1320_reg_n_0_[7]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(6) => \p_scaled_power_V_1_reg_1320_reg_n_0_[6]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(5) => \p_scaled_power_V_1_reg_1320_reg_n_0_[5]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(4) => \p_scaled_power_V_1_reg_1320_reg_n_0_[4]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(3) => \p_scaled_power_V_1_reg_1320_reg_n_0_[3]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(2) => \p_scaled_power_V_1_reg_1320_reg_n_0_[2]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(1) => \p_scaled_power_V_1_reg_1320_reg_n_0_[1]\,
      \p_scaled_power_V_1_reg_1320_reg[14]\(0) => \p_scaled_power_V_1_reg_1320_reg_n_0_[0]\,
      \p_scaled_power_V_2_reg_1372_reg[0]\(0) => p_scaled_power_V_2_reg_1372,
      \p_scaled_power_V_2_reg_1372_reg[14]\(14) => \p_scaled_power_V_2_reg_1372_reg_n_0_[14]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(13) => \p_scaled_power_V_2_reg_1372_reg_n_0_[13]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(12) => \p_scaled_power_V_2_reg_1372_reg_n_0_[12]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(11) => \p_scaled_power_V_2_reg_1372_reg_n_0_[11]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(10) => \p_scaled_power_V_2_reg_1372_reg_n_0_[10]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(9) => \p_scaled_power_V_2_reg_1372_reg_n_0_[9]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(8) => \p_scaled_power_V_2_reg_1372_reg_n_0_[8]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(7) => \p_scaled_power_V_2_reg_1372_reg_n_0_[7]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(6) => \p_scaled_power_V_2_reg_1372_reg_n_0_[6]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(5) => \p_scaled_power_V_2_reg_1372_reg_n_0_[5]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(4) => \p_scaled_power_V_2_reg_1372_reg_n_0_[4]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(3) => \p_scaled_power_V_2_reg_1372_reg_n_0_[3]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(2) => \p_scaled_power_V_2_reg_1372_reg_n_0_[2]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(1) => \p_scaled_power_V_2_reg_1372_reg_n_0_[1]\,
      \p_scaled_power_V_2_reg_1372_reg[14]\(0) => \p_scaled_power_V_2_reg_1372_reg_n_0_[0]\,
      \p_scaled_power_V_3_reg_1392_reg[0]\(0) => p_scaled_power_V_3_reg_1392,
      \p_scaled_power_V_3_reg_1392_reg[14]\(14) => \p_scaled_power_V_3_reg_1392_reg_n_0_[14]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(13) => \p_scaled_power_V_3_reg_1392_reg_n_0_[13]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(12) => \p_scaled_power_V_3_reg_1392_reg_n_0_[12]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(11) => \p_scaled_power_V_3_reg_1392_reg_n_0_[11]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(10) => \p_scaled_power_V_3_reg_1392_reg_n_0_[10]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(9) => \p_scaled_power_V_3_reg_1392_reg_n_0_[9]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(8) => \p_scaled_power_V_3_reg_1392_reg_n_0_[8]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(7) => \p_scaled_power_V_3_reg_1392_reg_n_0_[7]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(6) => \p_scaled_power_V_3_reg_1392_reg_n_0_[6]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(5) => \p_scaled_power_V_3_reg_1392_reg_n_0_[5]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(4) => \p_scaled_power_V_3_reg_1392_reg_n_0_[4]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(3) => \p_scaled_power_V_3_reg_1392_reg_n_0_[3]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(2) => \p_scaled_power_V_3_reg_1392_reg_n_0_[2]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(1) => \p_scaled_power_V_3_reg_1392_reg_n_0_[1]\,
      \p_scaled_power_V_3_reg_1392_reg[14]\(0) => \p_scaled_power_V_3_reg_1392_reg_n_0_[0]\,
      \p_scaled_power_V_4_reg_1336_reg[0]\(0) => p_scaled_power_V_4_reg_1336,
      \p_scaled_power_V_4_reg_1336_reg[14]\(14) => \p_scaled_power_V_4_reg_1336_reg_n_0_[14]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(13) => \p_scaled_power_V_4_reg_1336_reg_n_0_[13]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(12) => \p_scaled_power_V_4_reg_1336_reg_n_0_[12]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(11) => \p_scaled_power_V_4_reg_1336_reg_n_0_[11]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(10) => \p_scaled_power_V_4_reg_1336_reg_n_0_[10]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(9) => \p_scaled_power_V_4_reg_1336_reg_n_0_[9]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(8) => \p_scaled_power_V_4_reg_1336_reg_n_0_[8]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(7) => \p_scaled_power_V_4_reg_1336_reg_n_0_[7]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(6) => \p_scaled_power_V_4_reg_1336_reg_n_0_[6]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(5) => \p_scaled_power_V_4_reg_1336_reg_n_0_[5]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(4) => \p_scaled_power_V_4_reg_1336_reg_n_0_[4]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(3) => \p_scaled_power_V_4_reg_1336_reg_n_0_[3]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(2) => \p_scaled_power_V_4_reg_1336_reg_n_0_[2]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(1) => \p_scaled_power_V_4_reg_1336_reg_n_0_[1]\,
      \p_scaled_power_V_4_reg_1336_reg[14]\(0) => \p_scaled_power_V_4_reg_1336_reg_n_0_[0]\,
      \p_scaled_power_V_5_reg_1407_reg[0]\(0) => p_scaled_power_V_5_reg_1407,
      \p_scaled_power_V_5_reg_1407_reg[14]\(14) => \p_scaled_power_V_5_reg_1407_reg_n_0_[14]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(13) => \p_scaled_power_V_5_reg_1407_reg_n_0_[13]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(12) => \p_scaled_power_V_5_reg_1407_reg_n_0_[12]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(11) => \p_scaled_power_V_5_reg_1407_reg_n_0_[11]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(10) => \p_scaled_power_V_5_reg_1407_reg_n_0_[10]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(9) => \p_scaled_power_V_5_reg_1407_reg_n_0_[9]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(8) => \p_scaled_power_V_5_reg_1407_reg_n_0_[8]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(7) => \p_scaled_power_V_5_reg_1407_reg_n_0_[7]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(6) => \p_scaled_power_V_5_reg_1407_reg_n_0_[6]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(5) => \p_scaled_power_V_5_reg_1407_reg_n_0_[5]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(4) => \p_scaled_power_V_5_reg_1407_reg_n_0_[4]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(3) => \p_scaled_power_V_5_reg_1407_reg_n_0_[3]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(2) => \p_scaled_power_V_5_reg_1407_reg_n_0_[2]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(1) => \p_scaled_power_V_5_reg_1407_reg_n_0_[1]\,
      \p_scaled_power_V_5_reg_1407_reg[14]\(0) => \p_scaled_power_V_5_reg_1407_reg_n_0_[0]\,
      \p_scaled_power_V_reg_1346_reg[14]\(14) => \p_scaled_power_V_reg_1346_reg_n_0_[14]\,
      \p_scaled_power_V_reg_1346_reg[14]\(13) => \p_scaled_power_V_reg_1346_reg_n_0_[13]\,
      \p_scaled_power_V_reg_1346_reg[14]\(12) => \p_scaled_power_V_reg_1346_reg_n_0_[12]\,
      \p_scaled_power_V_reg_1346_reg[14]\(11) => \p_scaled_power_V_reg_1346_reg_n_0_[11]\,
      \p_scaled_power_V_reg_1346_reg[14]\(10) => \p_scaled_power_V_reg_1346_reg_n_0_[10]\,
      \p_scaled_power_V_reg_1346_reg[14]\(9) => \p_scaled_power_V_reg_1346_reg_n_0_[9]\,
      \p_scaled_power_V_reg_1346_reg[14]\(8) => \p_scaled_power_V_reg_1346_reg_n_0_[8]\,
      \p_scaled_power_V_reg_1346_reg[14]\(7) => \p_scaled_power_V_reg_1346_reg_n_0_[7]\,
      \p_scaled_power_V_reg_1346_reg[14]\(6) => \p_scaled_power_V_reg_1346_reg_n_0_[6]\,
      \p_scaled_power_V_reg_1346_reg[14]\(5) => \p_scaled_power_V_reg_1346_reg_n_0_[5]\,
      \p_scaled_power_V_reg_1346_reg[14]\(4) => \p_scaled_power_V_reg_1346_reg_n_0_[4]\,
      \p_scaled_power_V_reg_1346_reg[14]\(3) => \p_scaled_power_V_reg_1346_reg_n_0_[3]\,
      \p_scaled_power_V_reg_1346_reg[14]\(2) => \p_scaled_power_V_reg_1346_reg_n_0_[2]\,
      \p_scaled_power_V_reg_1346_reg[14]\(1) => \p_scaled_power_V_reg_1346_reg_n_0_[1]\,
      \p_scaled_power_V_reg_1346_reg[14]\(0) => \p_scaled_power_V_reg_1346_reg_n_0_[0]\,
      \r_V_tr_1_tr_reg_1022_reg[26]\ => mixer_m_V_m_axi_U_n_14,
      \r_V_tr_2_tr_reg_1110_reg[0]\ => mixer_m_V_m_axi_U_n_13,
      regs_in_V_ce0 => regs_in_V_ce0,
      \tmp_12_reg_1168_reg[0]\(0) => tmp_12_reg_11680,
      \tmp_13_reg_1163_reg[25]\(0) => mixer_m_V_m_axi_U_n_75,
      tmp_16_reg_1274 => tmp_16_reg_1274,
      \tmp_18_reg_1236_reg[0]\(0) => tmp_18_reg_12360,
      \tmp_19_reg_1214_reg[25]\(0) => mixer_m_V_m_axi_U_n_76,
      tmp_22_reg_1356 => tmp_22_reg_1356,
      \tmp_24_reg_1285_reg[0]\(0) => tmp_24_reg_12850,
      \tmp_25_reg_1246_reg[25]\(0) => mixer_m_V_m_axi_U_n_78,
      tmp_28_reg_1382 => tmp_28_reg_1382,
      \tmp_2_reg_1204_reg[0]\(0) => tmp_2_reg_12040,
      \tmp_31_reg_1199_reg[0]\(0) => tmp_31_reg_11990,
      \tmp_32_reg_1178_reg[25]\(0) => mixer_m_V_m_axi_U_n_83,
      tmp_35_reg_1295 => tmp_35_reg_1295,
      \tmp_37_reg_1341_reg[0]\(0) => tmp_37_reg_13410,
      \tmp_38_reg_1305_reg[25]\(0) => mixer_m_V_m_axi_U_n_80,
      tmp_41_reg_1402 => tmp_41_reg_1402,
      \tmp_41_reg_1402_reg[0]\ => mixer_m_V_m_axi_U_n_16,
      \tmp_4_reg_1188_reg[25]\(0) => mixer_m_V_m_axi_U_n_77,
      \tmp_5_reg_995_reg[0]\(0) => regs_in_V_ce0333_out,
      tmp_7_reg_1315 => tmp_7_reg_1315,
      \tmp_9_reg_1017_reg[0]\(0) => tmp_9_reg_10170
    );
mixer_mul_30ns_28bkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb
     port map (
      D(56 downto 0) => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(56 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(14) => tmp_11_reg_1027,
      in0(13) => \r_V_tr_1_tr_reg_1022_reg_n_0_[26]\,
      in0(12) => \r_V_tr_1_tr_reg_1022_reg_n_0_[25]\,
      in0(11) => \r_V_tr_1_tr_reg_1022_reg_n_0_[24]\,
      in0(10) => \r_V_tr_1_tr_reg_1022_reg_n_0_[23]\,
      in0(9) => \r_V_tr_1_tr_reg_1022_reg_n_0_[22]\,
      in0(8) => \r_V_tr_1_tr_reg_1022_reg_n_0_[21]\,
      in0(7) => \r_V_tr_1_tr_reg_1022_reg_n_0_[20]\,
      in0(6) => \r_V_tr_1_tr_reg_1022_reg_n_0_[19]\,
      in0(5) => \r_V_tr_1_tr_reg_1022_reg_n_0_[18]\,
      in0(4) => \r_V_tr_1_tr_reg_1022_reg_n_0_[17]\,
      in0(3) => \r_V_tr_1_tr_reg_1022_reg_n_0_[16]\,
      in0(2) => \r_V_tr_1_tr_reg_1022_reg_n_0_[15]\,
      in0(1) => \r_V_tr_1_tr_reg_1022_reg_n_0_[14]\,
      in0(0) => \r_V_tr_1_tr_reg_1022_reg_n_0_[13]\
    );
mixer_mul_31ns_29dEe_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe
     port map (
      D(57 downto 0) => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_reg_1079,
      in0(27 downto 0) => r_V_tr_0_tr_reg_1074(27 downto 0)
    );
mixer_mul_31ns_29dEe_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0
     port map (
      D(57 downto 0) => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_17_reg_1115,
      in0(27 downto 0) => r_V_tr_2_tr_reg_1110(27 downto 0)
    );
mixer_mul_31ns_29dEe_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1
     port map (
      D(57 downto 0) => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_23_reg_1126,
      in0(27 downto 0) => r_V_tr_3_tr_reg_1121(27 downto 0)
    );
mixer_mul_31ns_29dEe_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2
     port map (
      D(57 downto 0) => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(57 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(28) => tmp_36_reg_1137,
      in0(27 downto 0) => r_V_tr_5_tr_reg_1132(27 downto 0)
    );
mixer_mul_32ns_28cud_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud
     port map (
      D(58 downto 0) => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(58 downto 0),
      ap_clk => ap_clk,
      grp_fu_308_ce => grp_fu_308_ce,
      in0(14) => tmp_30_reg_1061,
      in0(13 downto 0) => tmp_29_fu_363_p3(26 downto 13)
    );
mixer_mul_mul_14nfYi_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi
     port map (
      D(27 downto 0) => grp_fu_969_p2(27 downto 0),
      Q(13 downto 0) => OP1_V_1_cast_reg_989(13 downto 0),
      ap_clk => ap_clk,
      grp_fu_969_ce => grp_fu_969_ce
    );
mixer_mul_mul_14seOg_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg
     port map (
      D(27 downto 0) => grp_fu_963_p2(27 downto 0),
      Q(13 downto 0) => tmp_12_cast_fu_266_p1(26 downto 13),
      ap_clk => ap_clk,
      grp_fu_963_ce => grp_fu_963_ce
    );
\mul1_reg_1183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(0),
      Q => mul1_reg_1183(0),
      R => '0'
    );
\mul1_reg_1183_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(10),
      Q => mul1_reg_1183(10),
      R => '0'
    );
\mul1_reg_1183_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(11),
      Q => mul1_reg_1183(11),
      R => '0'
    );
\mul1_reg_1183_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(12),
      Q => mul1_reg_1183(12),
      R => '0'
    );
\mul1_reg_1183_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(13),
      Q => mul1_reg_1183(13),
      R => '0'
    );
\mul1_reg_1183_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(14),
      Q => mul1_reg_1183(14),
      R => '0'
    );
\mul1_reg_1183_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(15),
      Q => mul1_reg_1183(15),
      R => '0'
    );
\mul1_reg_1183_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(16),
      Q => mul1_reg_1183(16),
      R => '0'
    );
\mul1_reg_1183_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(17),
      Q => mul1_reg_1183(17),
      R => '0'
    );
\mul1_reg_1183_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(18),
      Q => mul1_reg_1183(18),
      R => '0'
    );
\mul1_reg_1183_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(19),
      Q => mul1_reg_1183(19),
      R => '0'
    );
\mul1_reg_1183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(1),
      Q => mul1_reg_1183(1),
      R => '0'
    );
\mul1_reg_1183_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(20),
      Q => mul1_reg_1183(20),
      R => '0'
    );
\mul1_reg_1183_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(21),
      Q => mul1_reg_1183(21),
      R => '0'
    );
\mul1_reg_1183_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(22),
      Q => mul1_reg_1183(22),
      R => '0'
    );
\mul1_reg_1183_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(23),
      Q => mul1_reg_1183(23),
      R => '0'
    );
\mul1_reg_1183_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(24),
      Q => mul1_reg_1183(24),
      R => '0'
    );
\mul1_reg_1183_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(25),
      Q => mul1_reg_1183(25),
      R => '0'
    );
\mul1_reg_1183_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(26),
      Q => mul1_reg_1183(26),
      R => '0'
    );
\mul1_reg_1183_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(27),
      Q => mul1_reg_1183(27),
      R => '0'
    );
\mul1_reg_1183_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(28),
      Q => mul1_reg_1183(28),
      R => '0'
    );
\mul1_reg_1183_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(29),
      Q => mul1_reg_1183(29),
      R => '0'
    );
\mul1_reg_1183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(2),
      Q => mul1_reg_1183(2),
      R => '0'
    );
\mul1_reg_1183_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(30),
      Q => mul1_reg_1183(30),
      R => '0'
    );
\mul1_reg_1183_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(31),
      Q => mul1_reg_1183(31),
      R => '0'
    );
\mul1_reg_1183_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(32),
      Q => mul1_reg_1183(32),
      R => '0'
    );
\mul1_reg_1183_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(33),
      Q => mul1_reg_1183(33),
      R => '0'
    );
\mul1_reg_1183_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(34),
      Q => mul1_reg_1183(34),
      R => '0'
    );
\mul1_reg_1183_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(35),
      Q => mul1_reg_1183(35),
      R => '0'
    );
\mul1_reg_1183_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(36),
      Q => mul1_reg_1183(36),
      R => '0'
    );
\mul1_reg_1183_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(37),
      Q => mul1_reg_1183(37),
      R => '0'
    );
\mul1_reg_1183_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(38),
      Q => mul1_reg_1183(38),
      R => '0'
    );
\mul1_reg_1183_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(39),
      Q => mul1_reg_1183(39),
      R => '0'
    );
\mul1_reg_1183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(3),
      Q => mul1_reg_1183(3),
      R => '0'
    );
\mul1_reg_1183_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(40),
      Q => mul1_reg_1183(40),
      R => '0'
    );
\mul1_reg_1183_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(41),
      Q => mul1_reg_1183(41),
      R => '0'
    );
\mul1_reg_1183_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(42),
      Q => mul1_reg_1183(42),
      R => '0'
    );
\mul1_reg_1183_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(43),
      Q => mul1_reg_1183(43),
      R => '0'
    );
\mul1_reg_1183_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(44),
      Q => mul1_reg_1183(44),
      R => '0'
    );
\mul1_reg_1183_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(45),
      Q => mul1_reg_1183(45),
      R => '0'
    );
\mul1_reg_1183_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(46),
      Q => mul1_reg_1183(46),
      R => '0'
    );
\mul1_reg_1183_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(47),
      Q => mul1_reg_1183(47),
      R => '0'
    );
\mul1_reg_1183_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(48),
      Q => mul1_reg_1183(48),
      R => '0'
    );
\mul1_reg_1183_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(49),
      Q => mul1_reg_1183(49),
      R => '0'
    );
\mul1_reg_1183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(4),
      Q => mul1_reg_1183(4),
      R => '0'
    );
\mul1_reg_1183_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(50),
      Q => mul1_reg_1183(50),
      R => '0'
    );
\mul1_reg_1183_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(51),
      Q => mul1_reg_1183(51),
      R => '0'
    );
\mul1_reg_1183_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(52),
      Q => mul1_reg_1183(52),
      R => '0'
    );
\mul1_reg_1183_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(53),
      Q => mul1_reg_1183(53),
      R => '0'
    );
\mul1_reg_1183_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(54),
      Q => mul1_reg_1183(54),
      R => '0'
    );
\mul1_reg_1183_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(55),
      Q => mul1_reg_1183(55),
      R => '0'
    );
\mul1_reg_1183_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(56),
      Q => mul1_reg_1183(56),
      R => '0'
    );
\mul1_reg_1183_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(57),
      Q => mul1_reg_1183(57),
      R => '0'
    );
\mul1_reg_1183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(5),
      Q => mul1_reg_1183(5),
      R => '0'
    );
\mul1_reg_1183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(6),
      Q => mul1_reg_1183(6),
      R => '0'
    );
\mul1_reg_1183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(7),
      Q => mul1_reg_1183(7),
      R => '0'
    );
\mul1_reg_1183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(8),
      Q => mul1_reg_1183(8),
      R => '0'
    );
\mul1_reg_1183_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(9),
      Q => mul1_reg_1183(9),
      R => '0'
    );
\mul2_reg_1158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(0),
      Q => mul2_reg_1158(0),
      R => '0'
    );
\mul2_reg_1158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(10),
      Q => mul2_reg_1158(10),
      R => '0'
    );
\mul2_reg_1158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(11),
      Q => mul2_reg_1158(11),
      R => '0'
    );
\mul2_reg_1158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(12),
      Q => mul2_reg_1158(12),
      R => '0'
    );
\mul2_reg_1158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(13),
      Q => mul2_reg_1158(13),
      R => '0'
    );
\mul2_reg_1158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(14),
      Q => mul2_reg_1158(14),
      R => '0'
    );
\mul2_reg_1158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(15),
      Q => mul2_reg_1158(15),
      R => '0'
    );
\mul2_reg_1158_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(16),
      Q => mul2_reg_1158(16),
      R => '0'
    );
\mul2_reg_1158_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(17),
      Q => mul2_reg_1158(17),
      R => '0'
    );
\mul2_reg_1158_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(18),
      Q => mul2_reg_1158(18),
      R => '0'
    );
\mul2_reg_1158_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(19),
      Q => mul2_reg_1158(19),
      R => '0'
    );
\mul2_reg_1158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(1),
      Q => mul2_reg_1158(1),
      R => '0'
    );
\mul2_reg_1158_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(20),
      Q => mul2_reg_1158(20),
      R => '0'
    );
\mul2_reg_1158_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(21),
      Q => mul2_reg_1158(21),
      R => '0'
    );
\mul2_reg_1158_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(22),
      Q => mul2_reg_1158(22),
      R => '0'
    );
\mul2_reg_1158_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(23),
      Q => mul2_reg_1158(23),
      R => '0'
    );
\mul2_reg_1158_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(24),
      Q => mul2_reg_1158(24),
      R => '0'
    );
\mul2_reg_1158_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(25),
      Q => mul2_reg_1158(25),
      R => '0'
    );
\mul2_reg_1158_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(26),
      Q => mul2_reg_1158(26),
      R => '0'
    );
\mul2_reg_1158_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(27),
      Q => mul2_reg_1158(27),
      R => '0'
    );
\mul2_reg_1158_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(28),
      Q => mul2_reg_1158(28),
      R => '0'
    );
\mul2_reg_1158_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(29),
      Q => mul2_reg_1158(29),
      R => '0'
    );
\mul2_reg_1158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(2),
      Q => mul2_reg_1158(2),
      R => '0'
    );
\mul2_reg_1158_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(30),
      Q => mul2_reg_1158(30),
      R => '0'
    );
\mul2_reg_1158_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(31),
      Q => mul2_reg_1158(31),
      R => '0'
    );
\mul2_reg_1158_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(32),
      Q => mul2_reg_1158(32),
      R => '0'
    );
\mul2_reg_1158_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(33),
      Q => mul2_reg_1158(33),
      R => '0'
    );
\mul2_reg_1158_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(34),
      Q => mul2_reg_1158(34),
      R => '0'
    );
\mul2_reg_1158_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(35),
      Q => mul2_reg_1158(35),
      R => '0'
    );
\mul2_reg_1158_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(36),
      Q => mul2_reg_1158(36),
      R => '0'
    );
\mul2_reg_1158_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(37),
      Q => mul2_reg_1158(37),
      R => '0'
    );
\mul2_reg_1158_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(38),
      Q => mul2_reg_1158(38),
      R => '0'
    );
\mul2_reg_1158_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(39),
      Q => mul2_reg_1158(39),
      R => '0'
    );
\mul2_reg_1158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(3),
      Q => mul2_reg_1158(3),
      R => '0'
    );
\mul2_reg_1158_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(40),
      Q => mul2_reg_1158(40),
      R => '0'
    );
\mul2_reg_1158_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(41),
      Q => mul2_reg_1158(41),
      R => '0'
    );
\mul2_reg_1158_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(42),
      Q => mul2_reg_1158(42),
      R => '0'
    );
\mul2_reg_1158_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(43),
      Q => mul2_reg_1158(43),
      R => '0'
    );
\mul2_reg_1158_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(44),
      Q => mul2_reg_1158(44),
      R => '0'
    );
\mul2_reg_1158_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(45),
      Q => mul2_reg_1158(45),
      R => '0'
    );
\mul2_reg_1158_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(46),
      Q => mul2_reg_1158(46),
      R => '0'
    );
\mul2_reg_1158_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(47),
      Q => mul2_reg_1158(47),
      R => '0'
    );
\mul2_reg_1158_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(48),
      Q => mul2_reg_1158(48),
      R => '0'
    );
\mul2_reg_1158_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(49),
      Q => mul2_reg_1158(49),
      R => '0'
    );
\mul2_reg_1158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(4),
      Q => mul2_reg_1158(4),
      R => '0'
    );
\mul2_reg_1158_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(50),
      Q => mul2_reg_1158(50),
      R => '0'
    );
\mul2_reg_1158_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(51),
      Q => mul2_reg_1158(51),
      R => '0'
    );
\mul2_reg_1158_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(52),
      Q => mul2_reg_1158(52),
      R => '0'
    );
\mul2_reg_1158_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(53),
      Q => mul2_reg_1158(53),
      R => '0'
    );
\mul2_reg_1158_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(54),
      Q => mul2_reg_1158(54),
      R => '0'
    );
\mul2_reg_1158_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(55),
      Q => mul2_reg_1158(55),
      R => '0'
    );
\mul2_reg_1158_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(56),
      Q => mul2_reg_1158(56),
      R => '0'
    );
\mul2_reg_1158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(5),
      Q => mul2_reg_1158(5),
      R => '0'
    );
\mul2_reg_1158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(6),
      Q => mul2_reg_1158(6),
      R => '0'
    );
\mul2_reg_1158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(7),
      Q => mul2_reg_1158(7),
      R => '0'
    );
\mul2_reg_1158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(8),
      Q => mul2_reg_1158(8),
      R => '0'
    );
\mul2_reg_1158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(9),
      Q => mul2_reg_1158(9),
      R => '0'
    );
\mul3_reg_1173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(0),
      Q => mul3_reg_1173(0),
      R => '0'
    );
\mul3_reg_1173_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(10),
      Q => mul3_reg_1173(10),
      R => '0'
    );
\mul3_reg_1173_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(11),
      Q => mul3_reg_1173(11),
      R => '0'
    );
\mul3_reg_1173_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(12),
      Q => mul3_reg_1173(12),
      R => '0'
    );
\mul3_reg_1173_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(13),
      Q => mul3_reg_1173(13),
      R => '0'
    );
\mul3_reg_1173_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(14),
      Q => mul3_reg_1173(14),
      R => '0'
    );
\mul3_reg_1173_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(15),
      Q => mul3_reg_1173(15),
      R => '0'
    );
\mul3_reg_1173_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(16),
      Q => mul3_reg_1173(16),
      R => '0'
    );
\mul3_reg_1173_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(17),
      Q => mul3_reg_1173(17),
      R => '0'
    );
\mul3_reg_1173_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(18),
      Q => mul3_reg_1173(18),
      R => '0'
    );
\mul3_reg_1173_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(19),
      Q => mul3_reg_1173(19),
      R => '0'
    );
\mul3_reg_1173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(1),
      Q => mul3_reg_1173(1),
      R => '0'
    );
\mul3_reg_1173_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(20),
      Q => mul3_reg_1173(20),
      R => '0'
    );
\mul3_reg_1173_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(21),
      Q => mul3_reg_1173(21),
      R => '0'
    );
\mul3_reg_1173_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(22),
      Q => mul3_reg_1173(22),
      R => '0'
    );
\mul3_reg_1173_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(23),
      Q => mul3_reg_1173(23),
      R => '0'
    );
\mul3_reg_1173_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(24),
      Q => mul3_reg_1173(24),
      R => '0'
    );
\mul3_reg_1173_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(25),
      Q => mul3_reg_1173(25),
      R => '0'
    );
\mul3_reg_1173_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(26),
      Q => mul3_reg_1173(26),
      R => '0'
    );
\mul3_reg_1173_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(27),
      Q => mul3_reg_1173(27),
      R => '0'
    );
\mul3_reg_1173_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(28),
      Q => mul3_reg_1173(28),
      R => '0'
    );
\mul3_reg_1173_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(29),
      Q => mul3_reg_1173(29),
      R => '0'
    );
\mul3_reg_1173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(2),
      Q => mul3_reg_1173(2),
      R => '0'
    );
\mul3_reg_1173_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(30),
      Q => mul3_reg_1173(30),
      R => '0'
    );
\mul3_reg_1173_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(31),
      Q => mul3_reg_1173(31),
      R => '0'
    );
\mul3_reg_1173_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(32),
      Q => mul3_reg_1173(32),
      R => '0'
    );
\mul3_reg_1173_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(33),
      Q => mul3_reg_1173(33),
      R => '0'
    );
\mul3_reg_1173_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(34),
      Q => mul3_reg_1173(34),
      R => '0'
    );
\mul3_reg_1173_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(35),
      Q => mul3_reg_1173(35),
      R => '0'
    );
\mul3_reg_1173_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(36),
      Q => mul3_reg_1173(36),
      R => '0'
    );
\mul3_reg_1173_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(37),
      Q => mul3_reg_1173(37),
      R => '0'
    );
\mul3_reg_1173_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(38),
      Q => mul3_reg_1173(38),
      R => '0'
    );
\mul3_reg_1173_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(39),
      Q => mul3_reg_1173(39),
      R => '0'
    );
\mul3_reg_1173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(3),
      Q => mul3_reg_1173(3),
      R => '0'
    );
\mul3_reg_1173_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(40),
      Q => mul3_reg_1173(40),
      R => '0'
    );
\mul3_reg_1173_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(41),
      Q => mul3_reg_1173(41),
      R => '0'
    );
\mul3_reg_1173_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(42),
      Q => mul3_reg_1173(42),
      R => '0'
    );
\mul3_reg_1173_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(43),
      Q => mul3_reg_1173(43),
      R => '0'
    );
\mul3_reg_1173_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(44),
      Q => mul3_reg_1173(44),
      R => '0'
    );
\mul3_reg_1173_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(45),
      Q => mul3_reg_1173(45),
      R => '0'
    );
\mul3_reg_1173_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(46),
      Q => mul3_reg_1173(46),
      R => '0'
    );
\mul3_reg_1173_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(47),
      Q => mul3_reg_1173(47),
      R => '0'
    );
\mul3_reg_1173_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(48),
      Q => mul3_reg_1173(48),
      R => '0'
    );
\mul3_reg_1173_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(49),
      Q => mul3_reg_1173(49),
      R => '0'
    );
\mul3_reg_1173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(4),
      Q => mul3_reg_1173(4),
      R => '0'
    );
\mul3_reg_1173_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(50),
      Q => mul3_reg_1173(50),
      R => '0'
    );
\mul3_reg_1173_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(51),
      Q => mul3_reg_1173(51),
      R => '0'
    );
\mul3_reg_1173_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(52),
      Q => mul3_reg_1173(52),
      R => '0'
    );
\mul3_reg_1173_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(53),
      Q => mul3_reg_1173(53),
      R => '0'
    );
\mul3_reg_1173_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(54),
      Q => mul3_reg_1173(54),
      R => '0'
    );
\mul3_reg_1173_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(55),
      Q => mul3_reg_1173(55),
      R => '0'
    );
\mul3_reg_1173_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(56),
      Q => mul3_reg_1173(56),
      R => '0'
    );
\mul3_reg_1173_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(57),
      Q => mul3_reg_1173(57),
      R => '0'
    );
\mul3_reg_1173_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(58),
      Q => mul3_reg_1173(58),
      R => '0'
    );
\mul3_reg_1173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(5),
      Q => mul3_reg_1173(5),
      R => '0'
    );
\mul3_reg_1173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(6),
      Q => mul3_reg_1173(6),
      R => '0'
    );
\mul3_reg_1173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(7),
      Q => mul3_reg_1173(7),
      R => '0'
    );
\mul3_reg_1173_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(8),
      Q => mul3_reg_1173(8),
      R => '0'
    );
\mul3_reg_1173_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(9),
      Q => mul3_reg_1173(9),
      R => '0'
    );
\mul4_reg_1209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(0),
      Q => mul4_reg_1209(0),
      R => '0'
    );
\mul4_reg_1209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(10),
      Q => mul4_reg_1209(10),
      R => '0'
    );
\mul4_reg_1209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(11),
      Q => mul4_reg_1209(11),
      R => '0'
    );
\mul4_reg_1209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(12),
      Q => mul4_reg_1209(12),
      R => '0'
    );
\mul4_reg_1209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(13),
      Q => mul4_reg_1209(13),
      R => '0'
    );
\mul4_reg_1209_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(14),
      Q => mul4_reg_1209(14),
      R => '0'
    );
\mul4_reg_1209_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(15),
      Q => mul4_reg_1209(15),
      R => '0'
    );
\mul4_reg_1209_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(16),
      Q => mul4_reg_1209(16),
      R => '0'
    );
\mul4_reg_1209_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(17),
      Q => mul4_reg_1209(17),
      R => '0'
    );
\mul4_reg_1209_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(18),
      Q => mul4_reg_1209(18),
      R => '0'
    );
\mul4_reg_1209_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(19),
      Q => mul4_reg_1209(19),
      R => '0'
    );
\mul4_reg_1209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(1),
      Q => mul4_reg_1209(1),
      R => '0'
    );
\mul4_reg_1209_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(20),
      Q => mul4_reg_1209(20),
      R => '0'
    );
\mul4_reg_1209_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(21),
      Q => mul4_reg_1209(21),
      R => '0'
    );
\mul4_reg_1209_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(22),
      Q => mul4_reg_1209(22),
      R => '0'
    );
\mul4_reg_1209_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(23),
      Q => mul4_reg_1209(23),
      R => '0'
    );
\mul4_reg_1209_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(24),
      Q => mul4_reg_1209(24),
      R => '0'
    );
\mul4_reg_1209_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(25),
      Q => mul4_reg_1209(25),
      R => '0'
    );
\mul4_reg_1209_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(26),
      Q => mul4_reg_1209(26),
      R => '0'
    );
\mul4_reg_1209_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(27),
      Q => mul4_reg_1209(27),
      R => '0'
    );
\mul4_reg_1209_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(28),
      Q => mul4_reg_1209(28),
      R => '0'
    );
\mul4_reg_1209_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(29),
      Q => mul4_reg_1209(29),
      R => '0'
    );
\mul4_reg_1209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(2),
      Q => mul4_reg_1209(2),
      R => '0'
    );
\mul4_reg_1209_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(30),
      Q => mul4_reg_1209(30),
      R => '0'
    );
\mul4_reg_1209_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(31),
      Q => mul4_reg_1209(31),
      R => '0'
    );
\mul4_reg_1209_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(32),
      Q => mul4_reg_1209(32),
      R => '0'
    );
\mul4_reg_1209_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(33),
      Q => mul4_reg_1209(33),
      R => '0'
    );
\mul4_reg_1209_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(34),
      Q => mul4_reg_1209(34),
      R => '0'
    );
\mul4_reg_1209_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(35),
      Q => mul4_reg_1209(35),
      R => '0'
    );
\mul4_reg_1209_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(36),
      Q => mul4_reg_1209(36),
      R => '0'
    );
\mul4_reg_1209_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(37),
      Q => mul4_reg_1209(37),
      R => '0'
    );
\mul4_reg_1209_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(38),
      Q => mul4_reg_1209(38),
      R => '0'
    );
\mul4_reg_1209_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(39),
      Q => mul4_reg_1209(39),
      R => '0'
    );
\mul4_reg_1209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(3),
      Q => mul4_reg_1209(3),
      R => '0'
    );
\mul4_reg_1209_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(40),
      Q => mul4_reg_1209(40),
      R => '0'
    );
\mul4_reg_1209_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(41),
      Q => mul4_reg_1209(41),
      R => '0'
    );
\mul4_reg_1209_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(42),
      Q => mul4_reg_1209(42),
      R => '0'
    );
\mul4_reg_1209_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(43),
      Q => mul4_reg_1209(43),
      R => '0'
    );
\mul4_reg_1209_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(44),
      Q => mul4_reg_1209(44),
      R => '0'
    );
\mul4_reg_1209_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(45),
      Q => mul4_reg_1209(45),
      R => '0'
    );
\mul4_reg_1209_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(46),
      Q => mul4_reg_1209(46),
      R => '0'
    );
\mul4_reg_1209_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(47),
      Q => mul4_reg_1209(47),
      R => '0'
    );
\mul4_reg_1209_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(48),
      Q => mul4_reg_1209(48),
      R => '0'
    );
\mul4_reg_1209_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(49),
      Q => mul4_reg_1209(49),
      R => '0'
    );
\mul4_reg_1209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(4),
      Q => mul4_reg_1209(4),
      R => '0'
    );
\mul4_reg_1209_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(50),
      Q => mul4_reg_1209(50),
      R => '0'
    );
\mul4_reg_1209_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(51),
      Q => mul4_reg_1209(51),
      R => '0'
    );
\mul4_reg_1209_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(52),
      Q => mul4_reg_1209(52),
      R => '0'
    );
\mul4_reg_1209_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(53),
      Q => mul4_reg_1209(53),
      R => '0'
    );
\mul4_reg_1209_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(54),
      Q => mul4_reg_1209(54),
      R => '0'
    );
\mul4_reg_1209_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(55),
      Q => mul4_reg_1209(55),
      R => '0'
    );
\mul4_reg_1209_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(56),
      Q => mul4_reg_1209(56),
      R => '0'
    );
\mul4_reg_1209_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(57),
      Q => mul4_reg_1209(57),
      R => '0'
    );
\mul4_reg_1209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(5),
      Q => mul4_reg_1209(5),
      R => '0'
    );
\mul4_reg_1209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(6),
      Q => mul4_reg_1209(6),
      R => '0'
    );
\mul4_reg_1209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(7),
      Q => mul4_reg_1209(7),
      R => '0'
    );
\mul4_reg_1209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(8),
      Q => mul4_reg_1209(8),
      R => '0'
    );
\mul4_reg_1209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(9),
      Q => mul4_reg_1209(9),
      R => '0'
    );
\mul5_reg_1241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(0),
      Q => mul5_reg_1241(0),
      R => '0'
    );
\mul5_reg_1241_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(10),
      Q => mul5_reg_1241(10),
      R => '0'
    );
\mul5_reg_1241_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(11),
      Q => mul5_reg_1241(11),
      R => '0'
    );
\mul5_reg_1241_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(12),
      Q => mul5_reg_1241(12),
      R => '0'
    );
\mul5_reg_1241_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(13),
      Q => mul5_reg_1241(13),
      R => '0'
    );
\mul5_reg_1241_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(14),
      Q => mul5_reg_1241(14),
      R => '0'
    );
\mul5_reg_1241_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(15),
      Q => mul5_reg_1241(15),
      R => '0'
    );
\mul5_reg_1241_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(16),
      Q => mul5_reg_1241(16),
      R => '0'
    );
\mul5_reg_1241_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(17),
      Q => mul5_reg_1241(17),
      R => '0'
    );
\mul5_reg_1241_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(18),
      Q => mul5_reg_1241(18),
      R => '0'
    );
\mul5_reg_1241_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(19),
      Q => mul5_reg_1241(19),
      R => '0'
    );
\mul5_reg_1241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(1),
      Q => mul5_reg_1241(1),
      R => '0'
    );
\mul5_reg_1241_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(20),
      Q => mul5_reg_1241(20),
      R => '0'
    );
\mul5_reg_1241_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(21),
      Q => mul5_reg_1241(21),
      R => '0'
    );
\mul5_reg_1241_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(22),
      Q => mul5_reg_1241(22),
      R => '0'
    );
\mul5_reg_1241_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(23),
      Q => mul5_reg_1241(23),
      R => '0'
    );
\mul5_reg_1241_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(24),
      Q => mul5_reg_1241(24),
      R => '0'
    );
\mul5_reg_1241_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(25),
      Q => mul5_reg_1241(25),
      R => '0'
    );
\mul5_reg_1241_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(26),
      Q => mul5_reg_1241(26),
      R => '0'
    );
\mul5_reg_1241_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(27),
      Q => mul5_reg_1241(27),
      R => '0'
    );
\mul5_reg_1241_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(28),
      Q => mul5_reg_1241(28),
      R => '0'
    );
\mul5_reg_1241_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(29),
      Q => mul5_reg_1241(29),
      R => '0'
    );
\mul5_reg_1241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(2),
      Q => mul5_reg_1241(2),
      R => '0'
    );
\mul5_reg_1241_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(30),
      Q => mul5_reg_1241(30),
      R => '0'
    );
\mul5_reg_1241_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(31),
      Q => mul5_reg_1241(31),
      R => '0'
    );
\mul5_reg_1241_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(32),
      Q => mul5_reg_1241(32),
      R => '0'
    );
\mul5_reg_1241_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(33),
      Q => mul5_reg_1241(33),
      R => '0'
    );
\mul5_reg_1241_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(34),
      Q => mul5_reg_1241(34),
      R => '0'
    );
\mul5_reg_1241_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(35),
      Q => mul5_reg_1241(35),
      R => '0'
    );
\mul5_reg_1241_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(36),
      Q => mul5_reg_1241(36),
      R => '0'
    );
\mul5_reg_1241_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(37),
      Q => mul5_reg_1241(37),
      R => '0'
    );
\mul5_reg_1241_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(38),
      Q => mul5_reg_1241(38),
      R => '0'
    );
\mul5_reg_1241_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(39),
      Q => mul5_reg_1241(39),
      R => '0'
    );
\mul5_reg_1241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(3),
      Q => mul5_reg_1241(3),
      R => '0'
    );
\mul5_reg_1241_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(40),
      Q => mul5_reg_1241(40),
      R => '0'
    );
\mul5_reg_1241_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(41),
      Q => mul5_reg_1241(41),
      R => '0'
    );
\mul5_reg_1241_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(42),
      Q => mul5_reg_1241(42),
      R => '0'
    );
\mul5_reg_1241_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(43),
      Q => mul5_reg_1241(43),
      R => '0'
    );
\mul5_reg_1241_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(44),
      Q => mul5_reg_1241(44),
      R => '0'
    );
\mul5_reg_1241_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(45),
      Q => mul5_reg_1241(45),
      R => '0'
    );
\mul5_reg_1241_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(46),
      Q => mul5_reg_1241(46),
      R => '0'
    );
\mul5_reg_1241_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(47),
      Q => mul5_reg_1241(47),
      R => '0'
    );
\mul5_reg_1241_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(48),
      Q => mul5_reg_1241(48),
      R => '0'
    );
\mul5_reg_1241_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(49),
      Q => mul5_reg_1241(49),
      R => '0'
    );
\mul5_reg_1241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(4),
      Q => mul5_reg_1241(4),
      R => '0'
    );
\mul5_reg_1241_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(50),
      Q => mul5_reg_1241(50),
      R => '0'
    );
\mul5_reg_1241_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(51),
      Q => mul5_reg_1241(51),
      R => '0'
    );
\mul5_reg_1241_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(52),
      Q => mul5_reg_1241(52),
      R => '0'
    );
\mul5_reg_1241_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(53),
      Q => mul5_reg_1241(53),
      R => '0'
    );
\mul5_reg_1241_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(54),
      Q => mul5_reg_1241(54),
      R => '0'
    );
\mul5_reg_1241_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(55),
      Q => mul5_reg_1241(55),
      R => '0'
    );
\mul5_reg_1241_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(56),
      Q => mul5_reg_1241(56),
      R => '0'
    );
\mul5_reg_1241_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(57),
      Q => mul5_reg_1241(57),
      R => '0'
    );
\mul5_reg_1241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(5),
      Q => mul5_reg_1241(5),
      R => '0'
    );
\mul5_reg_1241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(6),
      Q => mul5_reg_1241(6),
      R => '0'
    );
\mul5_reg_1241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(7),
      Q => mul5_reg_1241(7),
      R => '0'
    );
\mul5_reg_1241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(8),
      Q => mul5_reg_1241(8),
      R => '0'
    );
\mul5_reg_1241_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(9),
      Q => mul5_reg_1241(9),
      R => '0'
    );
\mul_reg_1300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(0),
      Q => mul_reg_1300(0),
      R => '0'
    );
\mul_reg_1300_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(10),
      Q => mul_reg_1300(10),
      R => '0'
    );
\mul_reg_1300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(11),
      Q => mul_reg_1300(11),
      R => '0'
    );
\mul_reg_1300_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(12),
      Q => mul_reg_1300(12),
      R => '0'
    );
\mul_reg_1300_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(13),
      Q => mul_reg_1300(13),
      R => '0'
    );
\mul_reg_1300_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(14),
      Q => mul_reg_1300(14),
      R => '0'
    );
\mul_reg_1300_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(15),
      Q => mul_reg_1300(15),
      R => '0'
    );
\mul_reg_1300_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(16),
      Q => mul_reg_1300(16),
      R => '0'
    );
\mul_reg_1300_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(17),
      Q => mul_reg_1300(17),
      R => '0'
    );
\mul_reg_1300_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(18),
      Q => mul_reg_1300(18),
      R => '0'
    );
\mul_reg_1300_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(19),
      Q => mul_reg_1300(19),
      R => '0'
    );
\mul_reg_1300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(1),
      Q => mul_reg_1300(1),
      R => '0'
    );
\mul_reg_1300_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(20),
      Q => mul_reg_1300(20),
      R => '0'
    );
\mul_reg_1300_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(21),
      Q => mul_reg_1300(21),
      R => '0'
    );
\mul_reg_1300_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(22),
      Q => mul_reg_1300(22),
      R => '0'
    );
\mul_reg_1300_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(23),
      Q => mul_reg_1300(23),
      R => '0'
    );
\mul_reg_1300_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(24),
      Q => mul_reg_1300(24),
      R => '0'
    );
\mul_reg_1300_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(25),
      Q => mul_reg_1300(25),
      R => '0'
    );
\mul_reg_1300_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(26),
      Q => mul_reg_1300(26),
      R => '0'
    );
\mul_reg_1300_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(27),
      Q => mul_reg_1300(27),
      R => '0'
    );
\mul_reg_1300_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(28),
      Q => mul_reg_1300(28),
      R => '0'
    );
\mul_reg_1300_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(29),
      Q => mul_reg_1300(29),
      R => '0'
    );
\mul_reg_1300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(2),
      Q => mul_reg_1300(2),
      R => '0'
    );
\mul_reg_1300_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(30),
      Q => mul_reg_1300(30),
      R => '0'
    );
\mul_reg_1300_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(31),
      Q => mul_reg_1300(31),
      R => '0'
    );
\mul_reg_1300_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(32),
      Q => mul_reg_1300(32),
      R => '0'
    );
\mul_reg_1300_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(33),
      Q => mul_reg_1300(33),
      R => '0'
    );
\mul_reg_1300_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(34),
      Q => mul_reg_1300(34),
      R => '0'
    );
\mul_reg_1300_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(35),
      Q => mul_reg_1300(35),
      R => '0'
    );
\mul_reg_1300_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(36),
      Q => mul_reg_1300(36),
      R => '0'
    );
\mul_reg_1300_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(37),
      Q => mul_reg_1300(37),
      R => '0'
    );
\mul_reg_1300_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(38),
      Q => mul_reg_1300(38),
      R => '0'
    );
\mul_reg_1300_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(39),
      Q => mul_reg_1300(39),
      R => '0'
    );
\mul_reg_1300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(3),
      Q => mul_reg_1300(3),
      R => '0'
    );
\mul_reg_1300_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(40),
      Q => mul_reg_1300(40),
      R => '0'
    );
\mul_reg_1300_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(41),
      Q => mul_reg_1300(41),
      R => '0'
    );
\mul_reg_1300_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(42),
      Q => mul_reg_1300(42),
      R => '0'
    );
\mul_reg_1300_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(43),
      Q => mul_reg_1300(43),
      R => '0'
    );
\mul_reg_1300_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(44),
      Q => mul_reg_1300(44),
      R => '0'
    );
\mul_reg_1300_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(45),
      Q => mul_reg_1300(45),
      R => '0'
    );
\mul_reg_1300_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(46),
      Q => mul_reg_1300(46),
      R => '0'
    );
\mul_reg_1300_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(47),
      Q => mul_reg_1300(47),
      R => '0'
    );
\mul_reg_1300_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(48),
      Q => mul_reg_1300(48),
      R => '0'
    );
\mul_reg_1300_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(49),
      Q => mul_reg_1300(49),
      R => '0'
    );
\mul_reg_1300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(4),
      Q => mul_reg_1300(4),
      R => '0'
    );
\mul_reg_1300_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(50),
      Q => mul_reg_1300(50),
      R => '0'
    );
\mul_reg_1300_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(51),
      Q => mul_reg_1300(51),
      R => '0'
    );
\mul_reg_1300_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(52),
      Q => mul_reg_1300(52),
      R => '0'
    );
\mul_reg_1300_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(53),
      Q => mul_reg_1300(53),
      R => '0'
    );
\mul_reg_1300_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(54),
      Q => mul_reg_1300(54),
      R => '0'
    );
\mul_reg_1300_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(55),
      Q => mul_reg_1300(55),
      R => '0'
    );
\mul_reg_1300_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(56),
      Q => mul_reg_1300(56),
      R => '0'
    );
\mul_reg_1300_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(57),
      Q => mul_reg_1300(57),
      R => '0'
    );
\mul_reg_1300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(5),
      Q => mul_reg_1300(5),
      R => '0'
    );
\mul_reg_1300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(6),
      Q => mul_reg_1300(6),
      R => '0'
    );
\mul_reg_1300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(7),
      Q => mul_reg_1300(7),
      R => '0'
    );
\mul_reg_1300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(8),
      Q => mul_reg_1300(8),
      R => '0'
    );
\mul_reg_1300_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(9),
      Q => mul_reg_1300(9),
      R => '0'
    );
\neg_ti1_reg_1256[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(11),
      O => \neg_ti1_reg_1256[11]_i_3_n_0\
    );
\neg_ti1_reg_1256[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(15),
      O => \neg_ti1_reg_1256[15]_i_2_n_0\
    );
\neg_ti1_reg_1256[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(14),
      O => \neg_ti1_reg_1256[15]_i_3_n_0\
    );
\neg_ti1_reg_1256[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(13),
      O => \neg_ti1_reg_1256[15]_i_4_n_0\
    );
\neg_ti1_reg_1256[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(12),
      O => \neg_ti1_reg_1256[15]_i_5_n_0\
    );
\neg_ti1_reg_1256[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(19),
      O => \neg_ti1_reg_1256[19]_i_2_n_0\
    );
\neg_ti1_reg_1256[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(18),
      O => \neg_ti1_reg_1256[19]_i_3_n_0\
    );
\neg_ti1_reg_1256[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(17),
      O => \neg_ti1_reg_1256[19]_i_4_n_0\
    );
\neg_ti1_reg_1256[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(16),
      O => \neg_ti1_reg_1256[19]_i_5_n_0\
    );
\neg_ti1_reg_1256[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(23),
      O => \neg_ti1_reg_1256[23]_i_2_n_0\
    );
\neg_ti1_reg_1256[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(22),
      O => \neg_ti1_reg_1256[23]_i_3_n_0\
    );
\neg_ti1_reg_1256[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(21),
      O => \neg_ti1_reg_1256[23]_i_4_n_0\
    );
\neg_ti1_reg_1256[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(20),
      O => \neg_ti1_reg_1256[23]_i_5_n_0\
    );
\neg_ti1_reg_1256[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(25),
      O => \neg_ti1_reg_1256[26]_i_3_n_0\
    );
\neg_ti1_reg_1256[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v_v_reg_1225(24),
      O => \neg_ti1_reg_1256[26]_i_4_n_0\
    );
\neg_ti1_reg_1256_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(11),
      Q => neg_ti1_reg_1256(11),
      R => '0'
    );
\neg_ti1_reg_1256_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1256_reg[11]_i_2_n_0\,
      CO(3) => \neg_ti1_reg_1256_reg[11]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1256_reg[11]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1256_reg[11]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_ti1_fu_614_p2(11),
      O(2 downto 0) => \NLW_neg_ti1_reg_1256_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \neg_ti1_reg_1256[11]_i_3_n_0\,
      S(2) => \p_v_v_reg_1225_reg[10]_inv_n_0\,
      S(1) => \p_v_v_reg_1225_reg[9]_inv_n_0\,
      S(0) => \p_v_v_reg_1225_reg[8]_inv_n_0\
    );
\neg_ti1_reg_1256_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1256_reg[11]_i_4_n_0\,
      CO(3) => \neg_ti1_reg_1256_reg[11]_i_2_n_0\,
      CO(2) => \neg_ti1_reg_1256_reg[11]_i_2_n_1\,
      CO(1) => \neg_ti1_reg_1256_reg[11]_i_2_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti1_reg_1256_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v_v_reg_1225_reg[7]_inv_n_0\,
      S(2) => \p_v_v_reg_1225_reg[6]_inv_n_0\,
      S(1) => \p_v_v_reg_1225_reg[5]_inv_n_0\,
      S(0) => \p_v_v_reg_1225_reg[4]_inv_n_0\
    );
\neg_ti1_reg_1256_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti1_reg_1256_reg[11]_i_4_n_0\,
      CO(2) => \neg_ti1_reg_1256_reg[11]_i_4_n_1\,
      CO(1) => \neg_ti1_reg_1256_reg[11]_i_4_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti1_reg_1256_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v_v_reg_1225_reg[3]_inv_n_0\,
      S(2) => \p_v_v_reg_1225_reg[2]_inv_n_0\,
      S(1) => \p_v_v_reg_1225_reg[1]_inv_n_0\,
      S(0) => p_v_v_reg_1225(0)
    );
\neg_ti1_reg_1256_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(12),
      Q => neg_ti1_reg_1256(12),
      R => '0'
    );
\neg_ti1_reg_1256_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(13),
      Q => neg_ti1_reg_1256(13),
      R => '0'
    );
\neg_ti1_reg_1256_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(14),
      Q => neg_ti1_reg_1256(14),
      R => '0'
    );
\neg_ti1_reg_1256_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(15),
      Q => neg_ti1_reg_1256(15),
      R => '0'
    );
\neg_ti1_reg_1256_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1256_reg[11]_i_1_n_0\,
      CO(3) => \neg_ti1_reg_1256_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1256_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1256_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_614_p2(15 downto 12),
      S(3) => \neg_ti1_reg_1256[15]_i_2_n_0\,
      S(2) => \neg_ti1_reg_1256[15]_i_3_n_0\,
      S(1) => \neg_ti1_reg_1256[15]_i_4_n_0\,
      S(0) => \neg_ti1_reg_1256[15]_i_5_n_0\
    );
\neg_ti1_reg_1256_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(16),
      Q => neg_ti1_reg_1256(16),
      R => '0'
    );
\neg_ti1_reg_1256_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(17),
      Q => neg_ti1_reg_1256(17),
      R => '0'
    );
\neg_ti1_reg_1256_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(18),
      Q => neg_ti1_reg_1256(18),
      R => '0'
    );
\neg_ti1_reg_1256_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(19),
      Q => neg_ti1_reg_1256(19),
      R => '0'
    );
\neg_ti1_reg_1256_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1256_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti1_reg_1256_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1256_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1256_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_614_p2(19 downto 16),
      S(3) => \neg_ti1_reg_1256[19]_i_2_n_0\,
      S(2) => \neg_ti1_reg_1256[19]_i_3_n_0\,
      S(1) => \neg_ti1_reg_1256[19]_i_4_n_0\,
      S(0) => \neg_ti1_reg_1256[19]_i_5_n_0\
    );
\neg_ti1_reg_1256_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(20),
      Q => neg_ti1_reg_1256(20),
      R => '0'
    );
\neg_ti1_reg_1256_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(21),
      Q => neg_ti1_reg_1256(21),
      R => '0'
    );
\neg_ti1_reg_1256_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(22),
      Q => neg_ti1_reg_1256(22),
      R => '0'
    );
\neg_ti1_reg_1256_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(23),
      Q => neg_ti1_reg_1256(23),
      R => '0'
    );
\neg_ti1_reg_1256_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1256_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti1_reg_1256_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti1_reg_1256_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti1_reg_1256_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_614_p2(23 downto 20),
      S(3) => \neg_ti1_reg_1256[23]_i_2_n_0\,
      S(2) => \neg_ti1_reg_1256[23]_i_3_n_0\,
      S(1) => \neg_ti1_reg_1256[23]_i_4_n_0\,
      S(0) => \neg_ti1_reg_1256[23]_i_5_n_0\
    );
\neg_ti1_reg_1256_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(24),
      Q => neg_ti1_reg_1256(24),
      R => '0'
    );
\neg_ti1_reg_1256_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(25),
      Q => neg_ti1_reg_1256(25),
      R => '0'
    );
\neg_ti1_reg_1256_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti1_reg_12560,
      D => neg_ti1_fu_614_p2(26),
      Q => neg_ti1_reg_1256(26),
      R => '0'
    );
\neg_ti1_reg_1256_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti1_reg_1256_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neg_ti1_reg_1256_reg[26]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neg_ti1_reg_1256_reg[26]_i_2_n_2\,
      CO(0) => \neg_ti1_reg_1256_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_v_v_reg_1225(25),
      DI(0) => '0',
      O(3) => \NLW_neg_ti1_reg_1256_reg[26]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti1_fu_614_p2(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \neg_ti1_reg_1256[26]_i_3_n_0\,
      S(0) => \neg_ti1_reg_1256[26]_i_4_n_0\
    );
\neg_ti2_reg_1231[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(11),
      O => \neg_ti2_reg_1231[11]_i_3_n_0\
    );
\neg_ti2_reg_1231[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(15),
      O => \neg_ti2_reg_1231[15]_i_2_n_0\
    );
\neg_ti2_reg_1231[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(14),
      O => \neg_ti2_reg_1231[15]_i_3_n_0\
    );
\neg_ti2_reg_1231[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(13),
      O => \neg_ti2_reg_1231[15]_i_4_n_0\
    );
\neg_ti2_reg_1231[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(12),
      O => \neg_ti2_reg_1231[15]_i_5_n_0\
    );
\neg_ti2_reg_1231[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(19),
      O => \neg_ti2_reg_1231[19]_i_2_n_0\
    );
\neg_ti2_reg_1231[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(18),
      O => \neg_ti2_reg_1231[19]_i_3_n_0\
    );
\neg_ti2_reg_1231[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(17),
      O => \neg_ti2_reg_1231[19]_i_4_n_0\
    );
\neg_ti2_reg_1231[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(16),
      O => \neg_ti2_reg_1231[19]_i_5_n_0\
    );
\neg_ti2_reg_1231[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(23),
      O => \neg_ti2_reg_1231[23]_i_2_n_0\
    );
\neg_ti2_reg_1231[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(22),
      O => \neg_ti2_reg_1231[23]_i_3_n_0\
    );
\neg_ti2_reg_1231[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(21),
      O => \neg_ti2_reg_1231[23]_i_4_n_0\
    );
\neg_ti2_reg_1231[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(20),
      O => \neg_ti2_reg_1231[23]_i_5_n_0\
    );
\neg_ti2_reg_1231[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(25),
      O => \neg_ti2_reg_1231[26]_i_3_n_0\
    );
\neg_ti2_reg_1231[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v1_v_reg_1193(24),
      O => \neg_ti2_reg_1231[26]_i_4_n_0\
    );
\neg_ti2_reg_1231_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(11),
      Q => neg_ti2_reg_1231(11),
      R => '0'
    );
\neg_ti2_reg_1231_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1231_reg[11]_i_2_n_0\,
      CO(3) => \neg_ti2_reg_1231_reg[11]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1231_reg[11]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1231_reg[11]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_ti2_fu_571_p2(11),
      O(2 downto 0) => \NLW_neg_ti2_reg_1231_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \neg_ti2_reg_1231[11]_i_3_n_0\,
      S(2) => \p_v1_v_reg_1193_reg[10]_inv_n_0\,
      S(1) => \p_v1_v_reg_1193_reg[9]_inv_n_0\,
      S(0) => \p_v1_v_reg_1193_reg[8]_inv_n_0\
    );
\neg_ti2_reg_1231_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1231_reg[11]_i_4_n_0\,
      CO(3) => \neg_ti2_reg_1231_reg[11]_i_2_n_0\,
      CO(2) => \neg_ti2_reg_1231_reg[11]_i_2_n_1\,
      CO(1) => \neg_ti2_reg_1231_reg[11]_i_2_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti2_reg_1231_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v1_v_reg_1193_reg[7]_inv_n_0\,
      S(2) => \p_v1_v_reg_1193_reg[6]_inv_n_0\,
      S(1) => \p_v1_v_reg_1193_reg[5]_inv_n_0\,
      S(0) => \p_v1_v_reg_1193_reg[4]_inv_n_0\
    );
\neg_ti2_reg_1231_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti2_reg_1231_reg[11]_i_4_n_0\,
      CO(2) => \neg_ti2_reg_1231_reg[11]_i_4_n_1\,
      CO(1) => \neg_ti2_reg_1231_reg[11]_i_4_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti2_reg_1231_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v1_v_reg_1193_reg[3]_inv_n_0\,
      S(2) => \p_v1_v_reg_1193_reg[2]_inv_n_0\,
      S(1) => \p_v1_v_reg_1193_reg[1]_inv_n_0\,
      S(0) => p_v1_v_reg_1193(0)
    );
\neg_ti2_reg_1231_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(12),
      Q => neg_ti2_reg_1231(12),
      R => '0'
    );
\neg_ti2_reg_1231_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(13),
      Q => neg_ti2_reg_1231(13),
      R => '0'
    );
\neg_ti2_reg_1231_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(14),
      Q => neg_ti2_reg_1231(14),
      R => '0'
    );
\neg_ti2_reg_1231_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(15),
      Q => neg_ti2_reg_1231(15),
      R => '0'
    );
\neg_ti2_reg_1231_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1231_reg[11]_i_1_n_0\,
      CO(3) => \neg_ti2_reg_1231_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1231_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1231_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_571_p2(15 downto 12),
      S(3) => \neg_ti2_reg_1231[15]_i_2_n_0\,
      S(2) => \neg_ti2_reg_1231[15]_i_3_n_0\,
      S(1) => \neg_ti2_reg_1231[15]_i_4_n_0\,
      S(0) => \neg_ti2_reg_1231[15]_i_5_n_0\
    );
\neg_ti2_reg_1231_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(16),
      Q => neg_ti2_reg_1231(16),
      R => '0'
    );
\neg_ti2_reg_1231_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(17),
      Q => neg_ti2_reg_1231(17),
      R => '0'
    );
\neg_ti2_reg_1231_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(18),
      Q => neg_ti2_reg_1231(18),
      R => '0'
    );
\neg_ti2_reg_1231_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(19),
      Q => neg_ti2_reg_1231(19),
      R => '0'
    );
\neg_ti2_reg_1231_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1231_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti2_reg_1231_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1231_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1231_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_571_p2(19 downto 16),
      S(3) => \neg_ti2_reg_1231[19]_i_2_n_0\,
      S(2) => \neg_ti2_reg_1231[19]_i_3_n_0\,
      S(1) => \neg_ti2_reg_1231[19]_i_4_n_0\,
      S(0) => \neg_ti2_reg_1231[19]_i_5_n_0\
    );
\neg_ti2_reg_1231_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(20),
      Q => neg_ti2_reg_1231(20),
      R => '0'
    );
\neg_ti2_reg_1231_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(21),
      Q => neg_ti2_reg_1231(21),
      R => '0'
    );
\neg_ti2_reg_1231_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(22),
      Q => neg_ti2_reg_1231(22),
      R => '0'
    );
\neg_ti2_reg_1231_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(23),
      Q => neg_ti2_reg_1231(23),
      R => '0'
    );
\neg_ti2_reg_1231_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1231_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti2_reg_1231_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti2_reg_1231_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti2_reg_1231_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_571_p2(23 downto 20),
      S(3) => \neg_ti2_reg_1231[23]_i_2_n_0\,
      S(2) => \neg_ti2_reg_1231[23]_i_3_n_0\,
      S(1) => \neg_ti2_reg_1231[23]_i_4_n_0\,
      S(0) => \neg_ti2_reg_1231[23]_i_5_n_0\
    );
\neg_ti2_reg_1231_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(24),
      Q => neg_ti2_reg_1231(24),
      R => '0'
    );
\neg_ti2_reg_1231_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(25),
      Q => neg_ti2_reg_1231(25),
      R => '0'
    );
\neg_ti2_reg_1231_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti2_reg_12310,
      D => neg_ti2_fu_571_p2(26),
      Q => neg_ti2_reg_1231(26),
      R => '0'
    );
\neg_ti2_reg_1231_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti2_reg_1231_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neg_ti2_reg_1231_reg[26]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neg_ti2_reg_1231_reg[26]_i_2_n_2\,
      CO(0) => \neg_ti2_reg_1231_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_v1_v_reg_1193(25),
      DI(0) => '0',
      O(3) => \NLW_neg_ti2_reg_1231_reg[26]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti2_fu_571_p2(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \neg_ti2_reg_1231[26]_i_3_n_0\,
      S(0) => \neg_ti2_reg_1231[26]_i_4_n_0\
    );
\neg_ti3_reg_1325[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(11),
      O => \neg_ti3_reg_1325[11]_i_3_n_0\
    );
\neg_ti3_reg_1325[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(15),
      O => \neg_ti3_reg_1325[15]_i_2_n_0\
    );
\neg_ti3_reg_1325[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(14),
      O => \neg_ti3_reg_1325[15]_i_3_n_0\
    );
\neg_ti3_reg_1325[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(13),
      O => \neg_ti3_reg_1325[15]_i_4_n_0\
    );
\neg_ti3_reg_1325[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(12),
      O => \neg_ti3_reg_1325[15]_i_5_n_0\
    );
\neg_ti3_reg_1325[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(19),
      O => \neg_ti3_reg_1325[19]_i_2_n_0\
    );
\neg_ti3_reg_1325[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(18),
      O => \neg_ti3_reg_1325[19]_i_3_n_0\
    );
\neg_ti3_reg_1325[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(17),
      O => \neg_ti3_reg_1325[19]_i_4_n_0\
    );
\neg_ti3_reg_1325[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(16),
      O => \neg_ti3_reg_1325[19]_i_5_n_0\
    );
\neg_ti3_reg_1325[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(23),
      O => \neg_ti3_reg_1325[23]_i_2_n_0\
    );
\neg_ti3_reg_1325[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(22),
      O => \neg_ti3_reg_1325[23]_i_3_n_0\
    );
\neg_ti3_reg_1325[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(21),
      O => \neg_ti3_reg_1325[23]_i_4_n_0\
    );
\neg_ti3_reg_1325[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(20),
      O => \neg_ti3_reg_1325[23]_i_5_n_0\
    );
\neg_ti3_reg_1325[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(25),
      O => \neg_ti3_reg_1325[26]_i_3_n_0\
    );
\neg_ti3_reg_1325[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v2_v_reg_1279(24),
      O => \neg_ti3_reg_1325[26]_i_4_n_0\
    );
\neg_ti3_reg_1325_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(11),
      Q => neg_ti3_reg_1325(11),
      R => '0'
    );
\neg_ti3_reg_1325_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1325_reg[11]_i_2_n_0\,
      CO(3) => \neg_ti3_reg_1325_reg[11]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1325_reg[11]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1325_reg[11]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_ti3_fu_764_p2(11),
      O(2 downto 0) => \NLW_neg_ti3_reg_1325_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \neg_ti3_reg_1325[11]_i_3_n_0\,
      S(2) => \p_v2_v_reg_1279_reg[10]_inv_n_0\,
      S(1) => \p_v2_v_reg_1279_reg[9]_inv_n_0\,
      S(0) => \p_v2_v_reg_1279_reg[8]_inv_n_0\
    );
\neg_ti3_reg_1325_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1325_reg[11]_i_4_n_0\,
      CO(3) => \neg_ti3_reg_1325_reg[11]_i_2_n_0\,
      CO(2) => \neg_ti3_reg_1325_reg[11]_i_2_n_1\,
      CO(1) => \neg_ti3_reg_1325_reg[11]_i_2_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti3_reg_1325_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v2_v_reg_1279_reg[7]_inv_n_0\,
      S(2) => \p_v2_v_reg_1279_reg[6]_inv_n_0\,
      S(1) => \p_v2_v_reg_1279_reg[5]_inv_n_0\,
      S(0) => \p_v2_v_reg_1279_reg[4]_inv_n_0\
    );
\neg_ti3_reg_1325_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti3_reg_1325_reg[11]_i_4_n_0\,
      CO(2) => \neg_ti3_reg_1325_reg[11]_i_4_n_1\,
      CO(1) => \neg_ti3_reg_1325_reg[11]_i_4_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti3_reg_1325_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v2_v_reg_1279_reg[3]_inv_n_0\,
      S(2) => \p_v2_v_reg_1279_reg[2]_inv_n_0\,
      S(1) => \p_v2_v_reg_1279_reg[1]_inv_n_0\,
      S(0) => p_v2_v_reg_1279(0)
    );
\neg_ti3_reg_1325_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(12),
      Q => neg_ti3_reg_1325(12),
      R => '0'
    );
\neg_ti3_reg_1325_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(13),
      Q => neg_ti3_reg_1325(13),
      R => '0'
    );
\neg_ti3_reg_1325_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(14),
      Q => neg_ti3_reg_1325(14),
      R => '0'
    );
\neg_ti3_reg_1325_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(15),
      Q => neg_ti3_reg_1325(15),
      R => '0'
    );
\neg_ti3_reg_1325_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1325_reg[11]_i_1_n_0\,
      CO(3) => \neg_ti3_reg_1325_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1325_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1325_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti3_fu_764_p2(15 downto 12),
      S(3) => \neg_ti3_reg_1325[15]_i_2_n_0\,
      S(2) => \neg_ti3_reg_1325[15]_i_3_n_0\,
      S(1) => \neg_ti3_reg_1325[15]_i_4_n_0\,
      S(0) => \neg_ti3_reg_1325[15]_i_5_n_0\
    );
\neg_ti3_reg_1325_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(16),
      Q => neg_ti3_reg_1325(16),
      R => '0'
    );
\neg_ti3_reg_1325_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(17),
      Q => neg_ti3_reg_1325(17),
      R => '0'
    );
\neg_ti3_reg_1325_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(18),
      Q => neg_ti3_reg_1325(18),
      R => '0'
    );
\neg_ti3_reg_1325_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(19),
      Q => neg_ti3_reg_1325(19),
      R => '0'
    );
\neg_ti3_reg_1325_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1325_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti3_reg_1325_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1325_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1325_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti3_fu_764_p2(19 downto 16),
      S(3) => \neg_ti3_reg_1325[19]_i_2_n_0\,
      S(2) => \neg_ti3_reg_1325[19]_i_3_n_0\,
      S(1) => \neg_ti3_reg_1325[19]_i_4_n_0\,
      S(0) => \neg_ti3_reg_1325[19]_i_5_n_0\
    );
\neg_ti3_reg_1325_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(20),
      Q => neg_ti3_reg_1325(20),
      R => '0'
    );
\neg_ti3_reg_1325_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(21),
      Q => neg_ti3_reg_1325(21),
      R => '0'
    );
\neg_ti3_reg_1325_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(22),
      Q => neg_ti3_reg_1325(22),
      R => '0'
    );
\neg_ti3_reg_1325_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(23),
      Q => neg_ti3_reg_1325(23),
      R => '0'
    );
\neg_ti3_reg_1325_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1325_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti3_reg_1325_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti3_reg_1325_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti3_reg_1325_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti3_fu_764_p2(23 downto 20),
      S(3) => \neg_ti3_reg_1325[23]_i_2_n_0\,
      S(2) => \neg_ti3_reg_1325[23]_i_3_n_0\,
      S(1) => \neg_ti3_reg_1325[23]_i_4_n_0\,
      S(0) => \neg_ti3_reg_1325[23]_i_5_n_0\
    );
\neg_ti3_reg_1325_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(24),
      Q => neg_ti3_reg_1325(24),
      R => '0'
    );
\neg_ti3_reg_1325_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(25),
      Q => neg_ti3_reg_1325(25),
      R => '0'
    );
\neg_ti3_reg_1325_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti3_reg_13250,
      D => neg_ti3_fu_764_p2(26),
      Q => neg_ti3_reg_1325(26),
      R => '0'
    );
\neg_ti3_reg_1325_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti3_reg_1325_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neg_ti3_reg_1325_reg[26]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neg_ti3_reg_1325_reg[26]_i_2_n_2\,
      CO(0) => \neg_ti3_reg_1325_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_v2_v_reg_1279(25),
      DI(0) => '0',
      O(3) => \NLW_neg_ti3_reg_1325_reg[26]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti3_fu_764_p2(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \neg_ti3_reg_1325[26]_i_3_n_0\,
      S(0) => \neg_ti3_reg_1325[26]_i_4_n_0\
    );
\neg_ti4_reg_1361[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(11),
      O => \neg_ti4_reg_1361[11]_i_3_n_0\
    );
\neg_ti4_reg_1361[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(15),
      O => \neg_ti4_reg_1361[15]_i_2_n_0\
    );
\neg_ti4_reg_1361[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(14),
      O => \neg_ti4_reg_1361[15]_i_3_n_0\
    );
\neg_ti4_reg_1361[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(13),
      O => \neg_ti4_reg_1361[15]_i_4_n_0\
    );
\neg_ti4_reg_1361[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(12),
      O => \neg_ti4_reg_1361[15]_i_5_n_0\
    );
\neg_ti4_reg_1361[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(19),
      O => \neg_ti4_reg_1361[19]_i_2_n_0\
    );
\neg_ti4_reg_1361[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(18),
      O => \neg_ti4_reg_1361[19]_i_3_n_0\
    );
\neg_ti4_reg_1361[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(17),
      O => \neg_ti4_reg_1361[19]_i_4_n_0\
    );
\neg_ti4_reg_1361[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(16),
      O => \neg_ti4_reg_1361[19]_i_5_n_0\
    );
\neg_ti4_reg_1361[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(23),
      O => \neg_ti4_reg_1361[23]_i_2_n_0\
    );
\neg_ti4_reg_1361[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(22),
      O => \neg_ti4_reg_1361[23]_i_3_n_0\
    );
\neg_ti4_reg_1361[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(21),
      O => \neg_ti4_reg_1361[23]_i_4_n_0\
    );
\neg_ti4_reg_1361[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(20),
      O => \neg_ti4_reg_1361[23]_i_5_n_0\
    );
\neg_ti4_reg_1361[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(25),
      O => \neg_ti4_reg_1361[26]_i_3_n_0\
    );
\neg_ti4_reg_1361[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v3_v_reg_1330(24),
      O => \neg_ti4_reg_1361[26]_i_4_n_0\
    );
\neg_ti4_reg_1361_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(11),
      Q => neg_ti4_reg_1361(11),
      R => '0'
    );
\neg_ti4_reg_1361_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1361_reg[11]_i_2_n_0\,
      CO(3) => \neg_ti4_reg_1361_reg[11]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1361_reg[11]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1361_reg[11]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_ti4_fu_837_p2(11),
      O(2 downto 0) => \NLW_neg_ti4_reg_1361_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \neg_ti4_reg_1361[11]_i_3_n_0\,
      S(2) => \p_v3_v_reg_1330_reg[10]_inv_n_0\,
      S(1) => \p_v3_v_reg_1330_reg[9]_inv_n_0\,
      S(0) => \p_v3_v_reg_1330_reg[8]_inv_n_0\
    );
\neg_ti4_reg_1361_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1361_reg[11]_i_4_n_0\,
      CO(3) => \neg_ti4_reg_1361_reg[11]_i_2_n_0\,
      CO(2) => \neg_ti4_reg_1361_reg[11]_i_2_n_1\,
      CO(1) => \neg_ti4_reg_1361_reg[11]_i_2_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti4_reg_1361_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v3_v_reg_1330_reg[7]_inv_n_0\,
      S(2) => \p_v3_v_reg_1330_reg[6]_inv_n_0\,
      S(1) => \p_v3_v_reg_1330_reg[5]_inv_n_0\,
      S(0) => \p_v3_v_reg_1330_reg[4]_inv_n_0\
    );
\neg_ti4_reg_1361_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti4_reg_1361_reg[11]_i_4_n_0\,
      CO(2) => \neg_ti4_reg_1361_reg[11]_i_4_n_1\,
      CO(1) => \neg_ti4_reg_1361_reg[11]_i_4_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti4_reg_1361_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v3_v_reg_1330_reg[3]_inv_n_0\,
      S(2) => \p_v3_v_reg_1330_reg[2]_inv_n_0\,
      S(1) => \p_v3_v_reg_1330_reg[1]_inv_n_0\,
      S(0) => p_v3_v_reg_1330(0)
    );
\neg_ti4_reg_1361_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(12),
      Q => neg_ti4_reg_1361(12),
      R => '0'
    );
\neg_ti4_reg_1361_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(13),
      Q => neg_ti4_reg_1361(13),
      R => '0'
    );
\neg_ti4_reg_1361_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(14),
      Q => neg_ti4_reg_1361(14),
      R => '0'
    );
\neg_ti4_reg_1361_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(15),
      Q => neg_ti4_reg_1361(15),
      R => '0'
    );
\neg_ti4_reg_1361_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1361_reg[11]_i_1_n_0\,
      CO(3) => \neg_ti4_reg_1361_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1361_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1361_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti4_fu_837_p2(15 downto 12),
      S(3) => \neg_ti4_reg_1361[15]_i_2_n_0\,
      S(2) => \neg_ti4_reg_1361[15]_i_3_n_0\,
      S(1) => \neg_ti4_reg_1361[15]_i_4_n_0\,
      S(0) => \neg_ti4_reg_1361[15]_i_5_n_0\
    );
\neg_ti4_reg_1361_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(16),
      Q => neg_ti4_reg_1361(16),
      R => '0'
    );
\neg_ti4_reg_1361_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(17),
      Q => neg_ti4_reg_1361(17),
      R => '0'
    );
\neg_ti4_reg_1361_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(18),
      Q => neg_ti4_reg_1361(18),
      R => '0'
    );
\neg_ti4_reg_1361_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(19),
      Q => neg_ti4_reg_1361(19),
      R => '0'
    );
\neg_ti4_reg_1361_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1361_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti4_reg_1361_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1361_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1361_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti4_fu_837_p2(19 downto 16),
      S(3) => \neg_ti4_reg_1361[19]_i_2_n_0\,
      S(2) => \neg_ti4_reg_1361[19]_i_3_n_0\,
      S(1) => \neg_ti4_reg_1361[19]_i_4_n_0\,
      S(0) => \neg_ti4_reg_1361[19]_i_5_n_0\
    );
\neg_ti4_reg_1361_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(20),
      Q => neg_ti4_reg_1361(20),
      R => '0'
    );
\neg_ti4_reg_1361_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(21),
      Q => neg_ti4_reg_1361(21),
      R => '0'
    );
\neg_ti4_reg_1361_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(22),
      Q => neg_ti4_reg_1361(22),
      R => '0'
    );
\neg_ti4_reg_1361_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(23),
      Q => neg_ti4_reg_1361(23),
      R => '0'
    );
\neg_ti4_reg_1361_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1361_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti4_reg_1361_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti4_reg_1361_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti4_reg_1361_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti4_fu_837_p2(23 downto 20),
      S(3) => \neg_ti4_reg_1361[23]_i_2_n_0\,
      S(2) => \neg_ti4_reg_1361[23]_i_3_n_0\,
      S(1) => \neg_ti4_reg_1361[23]_i_4_n_0\,
      S(0) => \neg_ti4_reg_1361[23]_i_5_n_0\
    );
\neg_ti4_reg_1361_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(24),
      Q => neg_ti4_reg_1361(24),
      R => '0'
    );
\neg_ti4_reg_1361_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(25),
      Q => neg_ti4_reg_1361(25),
      R => '0'
    );
\neg_ti4_reg_1361_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti4_reg_13610,
      D => neg_ti4_fu_837_p2(26),
      Q => neg_ti4_reg_1361(26),
      R => '0'
    );
\neg_ti4_reg_1361_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti4_reg_1361_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neg_ti4_reg_1361_reg[26]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neg_ti4_reg_1361_reg[26]_i_2_n_2\,
      CO(0) => \neg_ti4_reg_1361_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_v3_v_reg_1330(25),
      DI(0) => '0',
      O(3) => \NLW_neg_ti4_reg_1361_reg[26]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti4_fu_837_p2(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \neg_ti4_reg_1361[26]_i_3_n_0\,
      S(0) => \neg_ti4_reg_1361[26]_i_4_n_0\
    );
\neg_ti9_reg_1251[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(11),
      O => \neg_ti9_reg_1251[11]_i_3_n_0\
    );
\neg_ti9_reg_1251[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(15),
      O => \neg_ti9_reg_1251[15]_i_2_n_0\
    );
\neg_ti9_reg_1251[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(14),
      O => \neg_ti9_reg_1251[15]_i_3_n_0\
    );
\neg_ti9_reg_1251[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(13),
      O => \neg_ti9_reg_1251[15]_i_4_n_0\
    );
\neg_ti9_reg_1251[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(12),
      O => \neg_ti9_reg_1251[15]_i_5_n_0\
    );
\neg_ti9_reg_1251[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(19),
      O => \neg_ti9_reg_1251[19]_i_2_n_0\
    );
\neg_ti9_reg_1251[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(18),
      O => \neg_ti9_reg_1251[19]_i_3_n_0\
    );
\neg_ti9_reg_1251[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(17),
      O => \neg_ti9_reg_1251[19]_i_4_n_0\
    );
\neg_ti9_reg_1251[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(16),
      O => \neg_ti9_reg_1251[19]_i_5_n_0\
    );
\neg_ti9_reg_1251[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(23),
      O => \neg_ti9_reg_1251[23]_i_2_n_0\
    );
\neg_ti9_reg_1251[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(22),
      O => \neg_ti9_reg_1251[23]_i_3_n_0\
    );
\neg_ti9_reg_1251[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(21),
      O => \neg_ti9_reg_1251[23]_i_4_n_0\
    );
\neg_ti9_reg_1251[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(20),
      O => \neg_ti9_reg_1251[23]_i_5_n_0\
    );
\neg_ti9_reg_1251[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(25),
      O => \neg_ti9_reg_1251[26]_i_3_n_0\
    );
\neg_ti9_reg_1251[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v4_v_reg_1219(24),
      O => \neg_ti9_reg_1251[26]_i_4_n_0\
    );
\neg_ti9_reg_1251_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(11),
      Q => neg_ti9_reg_1251(11),
      R => '0'
    );
\neg_ti9_reg_1251_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1251_reg[11]_i_2_n_0\,
      CO(3) => \neg_ti9_reg_1251_reg[11]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1251_reg[11]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1251_reg[11]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_ti9_fu_605_p2(11),
      O(2 downto 0) => \NLW_neg_ti9_reg_1251_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \neg_ti9_reg_1251[11]_i_3_n_0\,
      S(2) => \p_v4_v_reg_1219_reg[10]_inv_n_0\,
      S(1) => \p_v4_v_reg_1219_reg[9]_inv_n_0\,
      S(0) => \p_v4_v_reg_1219_reg[8]_inv_n_0\
    );
\neg_ti9_reg_1251_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1251_reg[11]_i_4_n_0\,
      CO(3) => \neg_ti9_reg_1251_reg[11]_i_2_n_0\,
      CO(2) => \neg_ti9_reg_1251_reg[11]_i_2_n_1\,
      CO(1) => \neg_ti9_reg_1251_reg[11]_i_2_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti9_reg_1251_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v4_v_reg_1219_reg[7]_inv_n_0\,
      S(2) => \p_v4_v_reg_1219_reg[6]_inv_n_0\,
      S(1) => \p_v4_v_reg_1219_reg[5]_inv_n_0\,
      S(0) => \p_v4_v_reg_1219_reg[4]_inv_n_0\
    );
\neg_ti9_reg_1251_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti9_reg_1251_reg[11]_i_4_n_0\,
      CO(2) => \neg_ti9_reg_1251_reg[11]_i_4_n_1\,
      CO(1) => \neg_ti9_reg_1251_reg[11]_i_4_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti9_reg_1251_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v4_v_reg_1219_reg[3]_inv_n_0\,
      S(2) => \p_v4_v_reg_1219_reg[2]_inv_n_0\,
      S(1) => \p_v4_v_reg_1219_reg[1]_inv_n_0\,
      S(0) => p_v4_v_reg_1219(0)
    );
\neg_ti9_reg_1251_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(12),
      Q => neg_ti9_reg_1251(12),
      R => '0'
    );
\neg_ti9_reg_1251_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(13),
      Q => neg_ti9_reg_1251(13),
      R => '0'
    );
\neg_ti9_reg_1251_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(14),
      Q => neg_ti9_reg_1251(14),
      R => '0'
    );
\neg_ti9_reg_1251_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(15),
      Q => neg_ti9_reg_1251(15),
      R => '0'
    );
\neg_ti9_reg_1251_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1251_reg[11]_i_1_n_0\,
      CO(3) => \neg_ti9_reg_1251_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1251_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1251_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti9_fu_605_p2(15 downto 12),
      S(3) => \neg_ti9_reg_1251[15]_i_2_n_0\,
      S(2) => \neg_ti9_reg_1251[15]_i_3_n_0\,
      S(1) => \neg_ti9_reg_1251[15]_i_4_n_0\,
      S(0) => \neg_ti9_reg_1251[15]_i_5_n_0\
    );
\neg_ti9_reg_1251_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(16),
      Q => neg_ti9_reg_1251(16),
      R => '0'
    );
\neg_ti9_reg_1251_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(17),
      Q => neg_ti9_reg_1251(17),
      R => '0'
    );
\neg_ti9_reg_1251_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(18),
      Q => neg_ti9_reg_1251(18),
      R => '0'
    );
\neg_ti9_reg_1251_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(19),
      Q => neg_ti9_reg_1251(19),
      R => '0'
    );
\neg_ti9_reg_1251_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1251_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti9_reg_1251_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1251_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1251_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti9_fu_605_p2(19 downto 16),
      S(3) => \neg_ti9_reg_1251[19]_i_2_n_0\,
      S(2) => \neg_ti9_reg_1251[19]_i_3_n_0\,
      S(1) => \neg_ti9_reg_1251[19]_i_4_n_0\,
      S(0) => \neg_ti9_reg_1251[19]_i_5_n_0\
    );
\neg_ti9_reg_1251_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(20),
      Q => neg_ti9_reg_1251(20),
      R => '0'
    );
\neg_ti9_reg_1251_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(21),
      Q => neg_ti9_reg_1251(21),
      R => '0'
    );
\neg_ti9_reg_1251_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(22),
      Q => neg_ti9_reg_1251(22),
      R => '0'
    );
\neg_ti9_reg_1251_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(23),
      Q => neg_ti9_reg_1251(23),
      R => '0'
    );
\neg_ti9_reg_1251_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1251_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti9_reg_1251_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti9_reg_1251_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti9_reg_1251_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti9_fu_605_p2(23 downto 20),
      S(3) => \neg_ti9_reg_1251[23]_i_2_n_0\,
      S(2) => \neg_ti9_reg_1251[23]_i_3_n_0\,
      S(1) => \neg_ti9_reg_1251[23]_i_4_n_0\,
      S(0) => \neg_ti9_reg_1251[23]_i_5_n_0\
    );
\neg_ti9_reg_1251_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(24),
      Q => neg_ti9_reg_1251(24),
      R => '0'
    );
\neg_ti9_reg_1251_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(25),
      Q => neg_ti9_reg_1251(25),
      R => '0'
    );
\neg_ti9_reg_1251_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_79,
      D => neg_ti9_fu_605_p2(26),
      Q => neg_ti9_reg_1251(26),
      R => '0'
    );
\neg_ti9_reg_1251_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti9_reg_1251_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neg_ti9_reg_1251_reg[26]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neg_ti9_reg_1251_reg[26]_i_2_n_2\,
      CO(0) => \neg_ti9_reg_1251_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_v4_v_reg_1219(25),
      DI(0) => '0',
      O(3) => \NLW_neg_ti9_reg_1251_reg[26]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti9_fu_605_p2(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \neg_ti9_reg_1251[26]_i_3_n_0\,
      S(0) => \neg_ti9_reg_1251[26]_i_4_n_0\
    );
\neg_ti_reg_1387[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(11),
      O => \neg_ti_reg_1387[11]_i_3_n_0\
    );
\neg_ti_reg_1387[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(15),
      O => \neg_ti_reg_1387[15]_i_2_n_0\
    );
\neg_ti_reg_1387[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(14),
      O => \neg_ti_reg_1387[15]_i_3_n_0\
    );
\neg_ti_reg_1387[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(13),
      O => \neg_ti_reg_1387[15]_i_4_n_0\
    );
\neg_ti_reg_1387[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(12),
      O => \neg_ti_reg_1387[15]_i_5_n_0\
    );
\neg_ti_reg_1387[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(19),
      O => \neg_ti_reg_1387[19]_i_2_n_0\
    );
\neg_ti_reg_1387[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(18),
      O => \neg_ti_reg_1387[19]_i_3_n_0\
    );
\neg_ti_reg_1387[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(17),
      O => \neg_ti_reg_1387[19]_i_4_n_0\
    );
\neg_ti_reg_1387[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(16),
      O => \neg_ti_reg_1387[19]_i_5_n_0\
    );
\neg_ti_reg_1387[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(23),
      O => \neg_ti_reg_1387[23]_i_2_n_0\
    );
\neg_ti_reg_1387[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(22),
      O => \neg_ti_reg_1387[23]_i_3_n_0\
    );
\neg_ti_reg_1387[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(21),
      O => \neg_ti_reg_1387[23]_i_4_n_0\
    );
\neg_ti_reg_1387[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(20),
      O => \neg_ti_reg_1387[23]_i_5_n_0\
    );
\neg_ti_reg_1387[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(25),
      O => \neg_ti_reg_1387[26]_i_3_n_0\
    );
\neg_ti_reg_1387[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_v5_v_reg_1366(24),
      O => \neg_ti_reg_1387[26]_i_4_n_0\
    );
\neg_ti_reg_1387_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(11),
      Q => neg_ti_reg_1387(11),
      R => '0'
    );
\neg_ti_reg_1387_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1387_reg[11]_i_2_n_0\,
      CO(3) => \neg_ti_reg_1387_reg[11]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1387_reg[11]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1387_reg[11]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_ti_fu_893_p2(11),
      O(2 downto 0) => \NLW_neg_ti_reg_1387_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \neg_ti_reg_1387[11]_i_3_n_0\,
      S(2) => \p_v5_v_reg_1366_reg[10]_inv_n_0\,
      S(1) => \p_v5_v_reg_1366_reg[9]_inv_n_0\,
      S(0) => \p_v5_v_reg_1366_reg[8]_inv_n_0\
    );
\neg_ti_reg_1387_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1387_reg[11]_i_4_n_0\,
      CO(3) => \neg_ti_reg_1387_reg[11]_i_2_n_0\,
      CO(2) => \neg_ti_reg_1387_reg[11]_i_2_n_1\,
      CO(1) => \neg_ti_reg_1387_reg[11]_i_2_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_neg_ti_reg_1387_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v5_v_reg_1366_reg[7]_inv_n_0\,
      S(2) => \p_v5_v_reg_1366_reg[6]_inv_n_0\,
      S(1) => \p_v5_v_reg_1366_reg[5]_inv_n_0\,
      S(0) => \p_v5_v_reg_1366_reg[4]_inv_n_0\
    );
\neg_ti_reg_1387_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neg_ti_reg_1387_reg[11]_i_4_n_0\,
      CO(2) => \neg_ti_reg_1387_reg[11]_i_4_n_1\,
      CO(1) => \neg_ti_reg_1387_reg[11]_i_4_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_neg_ti_reg_1387_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_v5_v_reg_1366_reg[3]_inv_n_0\,
      S(2) => \p_v5_v_reg_1366_reg[2]_inv_n_0\,
      S(1) => \p_v5_v_reg_1366_reg[1]_inv_n_0\,
      S(0) => p_v5_v_reg_1366(0)
    );
\neg_ti_reg_1387_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(12),
      Q => neg_ti_reg_1387(12),
      R => '0'
    );
\neg_ti_reg_1387_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(13),
      Q => neg_ti_reg_1387(13),
      R => '0'
    );
\neg_ti_reg_1387_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(14),
      Q => neg_ti_reg_1387(14),
      R => '0'
    );
\neg_ti_reg_1387_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(15),
      Q => neg_ti_reg_1387(15),
      R => '0'
    );
\neg_ti_reg_1387_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1387_reg[11]_i_1_n_0\,
      CO(3) => \neg_ti_reg_1387_reg[15]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1387_reg[15]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1387_reg[15]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_893_p2(15 downto 12),
      S(3) => \neg_ti_reg_1387[15]_i_2_n_0\,
      S(2) => \neg_ti_reg_1387[15]_i_3_n_0\,
      S(1) => \neg_ti_reg_1387[15]_i_4_n_0\,
      S(0) => \neg_ti_reg_1387[15]_i_5_n_0\
    );
\neg_ti_reg_1387_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(16),
      Q => neg_ti_reg_1387(16),
      R => '0'
    );
\neg_ti_reg_1387_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(17),
      Q => neg_ti_reg_1387(17),
      R => '0'
    );
\neg_ti_reg_1387_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(18),
      Q => neg_ti_reg_1387(18),
      R => '0'
    );
\neg_ti_reg_1387_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(19),
      Q => neg_ti_reg_1387(19),
      R => '0'
    );
\neg_ti_reg_1387_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1387_reg[15]_i_1_n_0\,
      CO(3) => \neg_ti_reg_1387_reg[19]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1387_reg[19]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1387_reg[19]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_893_p2(19 downto 16),
      S(3) => \neg_ti_reg_1387[19]_i_2_n_0\,
      S(2) => \neg_ti_reg_1387[19]_i_3_n_0\,
      S(1) => \neg_ti_reg_1387[19]_i_4_n_0\,
      S(0) => \neg_ti_reg_1387[19]_i_5_n_0\
    );
\neg_ti_reg_1387_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(20),
      Q => neg_ti_reg_1387(20),
      R => '0'
    );
\neg_ti_reg_1387_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(21),
      Q => neg_ti_reg_1387(21),
      R => '0'
    );
\neg_ti_reg_1387_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(22),
      Q => neg_ti_reg_1387(22),
      R => '0'
    );
\neg_ti_reg_1387_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(23),
      Q => neg_ti_reg_1387(23),
      R => '0'
    );
\neg_ti_reg_1387_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1387_reg[19]_i_1_n_0\,
      CO(3) => \neg_ti_reg_1387_reg[23]_i_1_n_0\,
      CO(2) => \neg_ti_reg_1387_reg[23]_i_1_n_1\,
      CO(1) => \neg_ti_reg_1387_reg[23]_i_1_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_893_p2(23 downto 20),
      S(3) => \neg_ti_reg_1387[23]_i_2_n_0\,
      S(2) => \neg_ti_reg_1387[23]_i_3_n_0\,
      S(1) => \neg_ti_reg_1387[23]_i_4_n_0\,
      S(0) => \neg_ti_reg_1387[23]_i_5_n_0\
    );
\neg_ti_reg_1387_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(24),
      Q => neg_ti_reg_1387(24),
      R => '0'
    );
\neg_ti_reg_1387_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(25),
      Q => neg_ti_reg_1387(25),
      R => '0'
    );
\neg_ti_reg_1387_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => neg_ti_reg_13870,
      D => neg_ti_fu_893_p2(26),
      Q => neg_ti_reg_1387(26),
      R => '0'
    );
\neg_ti_reg_1387_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \neg_ti_reg_1387_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neg_ti_reg_1387_reg[26]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neg_ti_reg_1387_reg[26]_i_2_n_2\,
      CO(0) => \neg_ti_reg_1387_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_v5_v_reg_1366(25),
      DI(0) => '0',
      O(3) => \NLW_neg_ti_reg_1387_reg[26]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti_fu_893_p2(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \neg_ti_reg_1387[26]_i_3_n_0\,
      S(0) => \neg_ti_reg_1387[26]_i_4_n_0\
    );
\p_Val2_4_cast_reg_1033_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(13),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[12]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(14),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[13]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(15),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[14]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(16),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[15]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(17),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[16]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(18),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[17]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(19),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[18]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(20),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[19]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(21),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[20]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(22),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[21]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(23),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[22]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(24),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[23]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(25),
      Q => \p_Val2_4_cast_reg_1033_reg_n_0_[24]\,
      R => '0'
    );
\p_Val2_4_cast_reg_1033_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_12_cast_fu_266_p1(26),
      Q => p_Val2_4_cast_reg_10330,
      R => '0'
    );
\p_Val2_4_s_reg_1056[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(24),
      I1 => tmp_5_reg_995(11),
      O => \p_Val2_4_s_reg_1056[11]_i_2_n_0\
    );
\p_Val2_4_s_reg_1056[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(23),
      I1 => tmp_5_reg_995(10),
      O => \p_Val2_4_s_reg_1056[11]_i_3_n_0\
    );
\p_Val2_4_s_reg_1056[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(22),
      I1 => tmp_5_reg_995(9),
      O => \p_Val2_4_s_reg_1056[11]_i_4_n_0\
    );
\p_Val2_4_s_reg_1056[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(21),
      I1 => tmp_5_reg_995(8),
      O => \p_Val2_4_s_reg_1056[11]_i_5_n_0\
    );
\p_Val2_4_s_reg_1056[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(16),
      I1 => tmp_5_reg_995(3),
      O => \p_Val2_4_s_reg_1056[3]_i_2_n_0\
    );
\p_Val2_4_s_reg_1056[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(15),
      I1 => tmp_5_reg_995(2),
      O => \p_Val2_4_s_reg_1056[3]_i_3_n_0\
    );
\p_Val2_4_s_reg_1056[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(14),
      I1 => tmp_5_reg_995(1),
      O => \p_Val2_4_s_reg_1056[3]_i_4_n_0\
    );
\p_Val2_4_s_reg_1056[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(13),
      I1 => tmp_5_reg_995(0),
      O => \p_Val2_4_s_reg_1056[3]_i_5_n_0\
    );
\p_Val2_4_s_reg_1056[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(20),
      I1 => tmp_5_reg_995(7),
      O => \p_Val2_4_s_reg_1056[7]_i_2_n_0\
    );
\p_Val2_4_s_reg_1056[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(19),
      I1 => tmp_5_reg_995(6),
      O => \p_Val2_4_s_reg_1056[7]_i_3_n_0\
    );
\p_Val2_4_s_reg_1056[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(18),
      I1 => tmp_5_reg_995(5),
      O => \p_Val2_4_s_reg_1056[7]_i_4_n_0\
    );
\p_Val2_4_s_reg_1056[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(17),
      I1 => tmp_5_reg_995(4),
      O => \p_Val2_4_s_reg_1056[7]_i_5_n_0\
    );
\p_Val2_4_s_reg_1056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(0),
      Q => tmp_29_fu_363_p3(13),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(10),
      Q => tmp_29_fu_363_p3(23),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(11),
      Q => tmp_29_fu_363_p3(24),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_s_reg_1056_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_4_s_reg_1056_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_4_s_reg_1056_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_4_s_reg_1056_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_4_s_reg_1056_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_12_cast_fu_266_p1(24 downto 21),
      O(3 downto 0) => p_Val2_4_s_fu_321_p2(11 downto 8),
      S(3) => \p_Val2_4_s_reg_1056[11]_i_2_n_0\,
      S(2) => \p_Val2_4_s_reg_1056[11]_i_3_n_0\,
      S(1) => \p_Val2_4_s_reg_1056[11]_i_4_n_0\,
      S(0) => \p_Val2_4_s_reg_1056[11]_i_5_n_0\
    );
\p_Val2_4_s_reg_1056_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(12),
      Q => tmp_29_fu_363_p3(25),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(13),
      Q => tmp_29_fu_363_p3(26),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(1),
      Q => tmp_29_fu_363_p3(14),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(2),
      Q => tmp_29_fu_363_p3(15),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(3),
      Q => tmp_29_fu_363_p3(16),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_4_s_reg_1056_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_4_s_reg_1056_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_4_s_reg_1056_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_4_s_reg_1056_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_12_cast_fu_266_p1(16 downto 13),
      O(3 downto 0) => p_Val2_4_s_fu_321_p2(3 downto 0),
      S(3) => \p_Val2_4_s_reg_1056[3]_i_2_n_0\,
      S(2) => \p_Val2_4_s_reg_1056[3]_i_3_n_0\,
      S(1) => \p_Val2_4_s_reg_1056[3]_i_4_n_0\,
      S(0) => \p_Val2_4_s_reg_1056[3]_i_5_n_0\
    );
\p_Val2_4_s_reg_1056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(4),
      Q => tmp_29_fu_363_p3(17),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(5),
      Q => tmp_29_fu_363_p3(18),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(6),
      Q => tmp_29_fu_363_p3(19),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(7),
      Q => tmp_29_fu_363_p3(20),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_s_reg_1056_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_4_s_reg_1056_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_4_s_reg_1056_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_4_s_reg_1056_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_4_s_reg_1056_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_12_cast_fu_266_p1(20 downto 17),
      O(3 downto 0) => p_Val2_4_s_fu_321_p2(7 downto 4),
      S(3) => \p_Val2_4_s_reg_1056[7]_i_2_n_0\,
      S(2) => \p_Val2_4_s_reg_1056[7]_i_3_n_0\,
      S(1) => \p_Val2_4_s_reg_1056[7]_i_4_n_0\,
      S(0) => \p_Val2_4_s_reg_1056[7]_i_5_n_0\
    );
\p_Val2_4_s_reg_1056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(8),
      Q => tmp_29_fu_363_p3(21),
      R => '0'
    );
\p_Val2_4_s_reg_1056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(9),
      Q => tmp_29_fu_363_p3(22),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(0),
      Q => p_Val2_5_2_reg_1050(0),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(10),
      Q => p_Val2_5_2_reg_1050(10),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(11),
      Q => p_Val2_5_2_reg_1050(11),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(12),
      Q => p_Val2_5_2_reg_1050(12),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(13),
      Q => p_Val2_5_2_reg_1050(13),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(14),
      Q => p_Val2_5_2_reg_1050(14),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(15),
      Q => p_Val2_5_2_reg_1050(15),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(16),
      Q => p_Val2_5_2_reg_1050(16),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(17),
      Q => p_Val2_5_2_reg_1050(17),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(18),
      Q => p_Val2_5_2_reg_1050(18),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(19),
      Q => p_Val2_5_2_reg_1050(19),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(1),
      Q => p_Val2_5_2_reg_1050(1),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(20),
      Q => p_Val2_5_2_reg_1050(20),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(21),
      Q => p_Val2_5_2_reg_1050(21),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(22),
      Q => p_Val2_5_2_reg_1050(22),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(23),
      Q => p_Val2_5_2_reg_1050(23),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(24),
      Q => p_Val2_5_2_reg_1050(24),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(25),
      Q => p_Val2_5_2_reg_1050(25),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(26),
      Q => p_Val2_5_2_reg_1050(26),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(27),
      Q => p_Val2_5_2_reg_1050(27),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(2),
      Q => p_Val2_5_2_reg_1050(2),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(3),
      Q => p_Val2_5_2_reg_1050(3),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(4),
      Q => p_Val2_5_2_reg_1050(4),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(5),
      Q => p_Val2_5_2_reg_1050(5),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(6),
      Q => p_Val2_5_2_reg_1050(6),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(7),
      Q => p_Val2_5_2_reg_1050(7),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(8),
      Q => p_Val2_5_2_reg_1050(8),
      R => '0'
    );
\p_Val2_5_2_reg_1050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => grp_fu_969_p2(9),
      Q => p_Val2_5_2_reg_1050(9),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(0),
      Q => p_Val2_5_reg_1006(0),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(10),
      Q => p_Val2_5_reg_1006(10),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(11),
      Q => p_Val2_5_reg_1006(11),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(12),
      Q => p_Val2_5_reg_1006(12),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(13),
      Q => p_Val2_5_reg_1006(13),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(14),
      Q => p_Val2_5_reg_1006(14),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(15),
      Q => p_Val2_5_reg_1006(15),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(16),
      Q => p_Val2_5_reg_1006(16),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(17),
      Q => p_Val2_5_reg_1006(17),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(18),
      Q => p_Val2_5_reg_1006(18),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(19),
      Q => p_Val2_5_reg_1006(19),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(1),
      Q => p_Val2_5_reg_1006(1),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(20),
      Q => p_Val2_5_reg_1006(20),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(21),
      Q => p_Val2_5_reg_1006(21),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(22),
      Q => p_Val2_5_reg_1006(22),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(23),
      Q => p_Val2_5_reg_1006(23),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(24),
      Q => p_Val2_5_reg_1006(24),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(25),
      Q => p_Val2_5_reg_1006(25),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(26),
      Q => p_Val2_5_reg_1006(26),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(27),
      Q => p_Val2_5_reg_1006(27),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(2),
      Q => p_Val2_5_reg_1006(2),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(3),
      Q => p_Val2_5_reg_1006(3),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(4),
      Q => p_Val2_5_reg_1006(4),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(5),
      Q => p_Val2_5_reg_1006(5),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(6),
      Q => p_Val2_5_reg_1006(6),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(7),
      Q => p_Val2_5_reg_1006(7),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(8),
      Q => p_Val2_5_reg_1006(8),
      R => '0'
    );
\p_Val2_5_reg_1006_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => grp_fu_963_p2(9),
      Q => p_Val2_5_reg_1006(9),
      R => '0'
    );
\p_Val2_6_2_reg_1085[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(12),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[12]\,
      O => p_Val2_6_2_fu_355_p2(12)
    );
\p_Val2_6_2_reg_1085[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[15]\,
      I1 => p_Val2_5_2_reg_1050(15),
      O => \p_Val2_6_2_reg_1085[15]_i_2_n_0\
    );
\p_Val2_6_2_reg_1085[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[14]\,
      I1 => p_Val2_5_2_reg_1050(14),
      O => \p_Val2_6_2_reg_1085[15]_i_3_n_0\
    );
\p_Val2_6_2_reg_1085[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[13]\,
      I1 => p_Val2_5_2_reg_1050(13),
      O => \p_Val2_6_2_reg_1085[15]_i_4_n_0\
    );
\p_Val2_6_2_reg_1085[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(12),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[12]\,
      O => \p_Val2_6_2_reg_1085[15]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[19]\,
      I1 => p_Val2_5_2_reg_1050(19),
      O => \p_Val2_6_2_reg_1085[19]_i_2_n_0\
    );
\p_Val2_6_2_reg_1085[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[18]\,
      I1 => p_Val2_5_2_reg_1050(18),
      O => \p_Val2_6_2_reg_1085[19]_i_3_n_0\
    );
\p_Val2_6_2_reg_1085[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[17]\,
      I1 => p_Val2_5_2_reg_1050(17),
      O => \p_Val2_6_2_reg_1085[19]_i_4_n_0\
    );
\p_Val2_6_2_reg_1085[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[16]\,
      I1 => p_Val2_5_2_reg_1050(16),
      O => \p_Val2_6_2_reg_1085[19]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[23]\,
      I1 => p_Val2_5_2_reg_1050(23),
      O => \p_Val2_6_2_reg_1085[23]_i_2_n_0\
    );
\p_Val2_6_2_reg_1085[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[22]\,
      I1 => p_Val2_5_2_reg_1050(22),
      O => \p_Val2_6_2_reg_1085[23]_i_3_n_0\
    );
\p_Val2_6_2_reg_1085[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[21]\,
      I1 => p_Val2_5_2_reg_1050(21),
      O => \p_Val2_6_2_reg_1085[23]_i_4_n_0\
    );
\p_Val2_6_2_reg_1085[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[20]\,
      I1 => p_Val2_5_2_reg_1050(20),
      O => \p_Val2_6_2_reg_1085[23]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_4_cast_reg_10330,
      O => \p_Val2_6_2_reg_1085[27]_i_2_n_0\
    );
\p_Val2_6_2_reg_1085[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(26),
      I1 => p_Val2_5_2_reg_1050(27),
      O => \p_Val2_6_2_reg_1085[27]_i_3_n_0\
    );
\p_Val2_6_2_reg_1085[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(26),
      I1 => p_Val2_4_cast_reg_10330,
      O => \p_Val2_6_2_reg_1085[27]_i_4_n_0\
    );
\p_Val2_6_2_reg_1085[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(25),
      I1 => p_Val2_4_cast_reg_10330,
      O => \p_Val2_6_2_reg_1085[27]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[24]\,
      I1 => p_Val2_5_2_reg_1050(24),
      O => \p_Val2_6_2_reg_1085[27]_i_6_n_0\
    );
\p_Val2_6_2_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(0),
      Q => p_Val2_6_2_reg_1085(0),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(10),
      Q => p_Val2_6_2_reg_1085(10),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(11),
      Q => p_Val2_6_2_reg_1085(11),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(12),
      Q => p_Val2_6_2_reg_1085(12),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(13),
      Q => p_Val2_6_2_reg_1085(13),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(14),
      Q => p_Val2_6_2_reg_1085(14),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(15),
      Q => p_Val2_6_2_reg_1085(15),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_2_reg_1085_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_6_2_reg_1085_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1085_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1085_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(15 downto 12),
      O(3 downto 1) => p_Val2_6_2_fu_355_p2(15 downto 13),
      O(0) => \NLW_p_Val2_6_2_reg_1085_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_Val2_6_2_reg_1085[15]_i_2_n_0\,
      S(2) => \p_Val2_6_2_reg_1085[15]_i_3_n_0\,
      S(1) => \p_Val2_6_2_reg_1085[15]_i_4_n_0\,
      S(0) => \p_Val2_6_2_reg_1085[15]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(16),
      Q => p_Val2_6_2_reg_1085(16),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(17),
      Q => p_Val2_6_2_reg_1085(17),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(18),
      Q => p_Val2_6_2_reg_1085(18),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(19),
      Q => p_Val2_6_2_reg_1085(19),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_2_reg_1085_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_6_2_reg_1085_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_6_2_reg_1085_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1085_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1085_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(19 downto 16),
      O(3 downto 0) => p_Val2_6_2_fu_355_p2(19 downto 16),
      S(3) => \p_Val2_6_2_reg_1085[19]_i_2_n_0\,
      S(2) => \p_Val2_6_2_reg_1085[19]_i_3_n_0\,
      S(1) => \p_Val2_6_2_reg_1085[19]_i_4_n_0\,
      S(0) => \p_Val2_6_2_reg_1085[19]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(1),
      Q => p_Val2_6_2_reg_1085(1),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(20),
      Q => p_Val2_6_2_reg_1085(20),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(21),
      Q => p_Val2_6_2_reg_1085(21),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(22),
      Q => p_Val2_6_2_reg_1085(22),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(23),
      Q => p_Val2_6_2_reg_1085(23),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_2_reg_1085_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_6_2_reg_1085_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_6_2_reg_1085_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1085_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1085_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(23 downto 20),
      O(3 downto 0) => p_Val2_6_2_fu_355_p2(23 downto 20),
      S(3) => \p_Val2_6_2_reg_1085[23]_i_2_n_0\,
      S(2) => \p_Val2_6_2_reg_1085[23]_i_3_n_0\,
      S(1) => \p_Val2_6_2_reg_1085[23]_i_4_n_0\,
      S(0) => \p_Val2_6_2_reg_1085[23]_i_5_n_0\
    );
\p_Val2_6_2_reg_1085_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(24),
      Q => p_Val2_6_2_reg_1085(24),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(25),
      Q => p_Val2_6_2_reg_1085(25),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(26),
      Q => p_Val2_6_2_reg_1085(26),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_2_fu_355_p2(27),
      Q => p_Val2_6_2_reg_1085(27),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_2_reg_1085_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_6_2_reg_1085_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_2_reg_1085_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_6_2_reg_1085_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_6_2_reg_1085_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_6_2_reg_1085[27]_i_2_n_0\,
      DI(1) => p_Val2_4_cast_reg_10330,
      DI(0) => p_Val2_5_2_reg_1050(24),
      O(3 downto 0) => p_Val2_6_2_fu_355_p2(27 downto 24),
      S(3) => \p_Val2_6_2_reg_1085[27]_i_3_n_0\,
      S(2) => \p_Val2_6_2_reg_1085[27]_i_4_n_0\,
      S(1) => \p_Val2_6_2_reg_1085[27]_i_5_n_0\,
      S(0) => \p_Val2_6_2_reg_1085[27]_i_6_n_0\
    );
\p_Val2_6_2_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(2),
      Q => p_Val2_6_2_reg_1085(2),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(3),
      Q => p_Val2_6_2_reg_1085(3),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(4),
      Q => p_Val2_6_2_reg_1085(4),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(5),
      Q => p_Val2_6_2_reg_1085(5),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(6),
      Q => p_Val2_6_2_reg_1085(6),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(7),
      Q => p_Val2_6_2_reg_1085(7),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(8),
      Q => p_Val2_6_2_reg_1085(8),
      R => '0'
    );
\p_Val2_6_2_reg_1085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_5_2_reg_1050(9),
      Q => p_Val2_6_2_reg_1085(9),
      R => '0'
    );
\p_Val2_6_3_reg_1090[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(11),
      O => \p_Val2_6_3_reg_1090[11]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(10),
      O => \p_Val2_6_3_reg_1090[11]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(9),
      O => \p_Val2_6_3_reg_1090[11]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(8),
      O => \p_Val2_6_3_reg_1090[11]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(15),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[15]\,
      O => \p_Val2_6_3_reg_1090[15]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(14),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[14]\,
      O => \p_Val2_6_3_reg_1090[15]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(13),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[13]\,
      O => \p_Val2_6_3_reg_1090[15]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(12),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[12]\,
      O => \p_Val2_6_3_reg_1090[15]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(19),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[19]\,
      O => \p_Val2_6_3_reg_1090[19]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(18),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[18]\,
      O => \p_Val2_6_3_reg_1090[19]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(17),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[17]\,
      O => \p_Val2_6_3_reg_1090[19]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(16),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[16]\,
      O => \p_Val2_6_3_reg_1090[19]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(23),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[23]\,
      O => \p_Val2_6_3_reg_1090[23]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(22),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[22]\,
      O => \p_Val2_6_3_reg_1090[23]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(21),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[21]\,
      O => \p_Val2_6_3_reg_1090[23]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(20),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[20]\,
      O => \p_Val2_6_3_reg_1090[23]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(26),
      I1 => p_Val2_5_reg_1006(27),
      O => \p_Val2_6_3_reg_1090[27]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_10330,
      I1 => p_Val2_5_reg_1006(26),
      O => \p_Val2_6_3_reg_1090[27]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_10330,
      I1 => p_Val2_5_reg_1006(25),
      O => \p_Val2_6_3_reg_1090[27]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(24),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[24]\,
      O => \p_Val2_6_3_reg_1090[27]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(3),
      O => \p_Val2_6_3_reg_1090[3]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(2),
      O => \p_Val2_6_3_reg_1090[3]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(1),
      O => \p_Val2_6_3_reg_1090[3]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(0),
      O => \p_Val2_6_3_reg_1090[3]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(7),
      O => \p_Val2_6_3_reg_1090[7]_i_2_n_0\
    );
\p_Val2_6_3_reg_1090[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(6),
      O => \p_Val2_6_3_reg_1090[7]_i_3_n_0\
    );
\p_Val2_6_3_reg_1090[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(5),
      O => \p_Val2_6_3_reg_1090[7]_i_4_n_0\
    );
\p_Val2_6_3_reg_1090[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_1006(4),
      O => \p_Val2_6_3_reg_1090[7]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(0),
      Q => p_Val2_6_3_reg_1090(0),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(10),
      Q => p_Val2_6_3_reg_1090(10),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(11),
      Q => p_Val2_6_3_reg_1090(11),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1090_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1090_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1090_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(11 downto 8),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(11 downto 8),
      S(3) => \p_Val2_6_3_reg_1090[11]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[11]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[11]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[11]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(12),
      Q => p_Val2_6_3_reg_1090(12),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(13),
      Q => p_Val2_6_3_reg_1090(13),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(14),
      Q => p_Val2_6_3_reg_1090(14),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(15),
      Q => p_Val2_6_3_reg_1090(15),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1090_reg[11]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1090_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1090_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(15 downto 12),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(15 downto 12),
      S(3) => \p_Val2_6_3_reg_1090[15]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[15]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[15]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[15]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(16),
      Q => p_Val2_6_3_reg_1090(16),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(17),
      Q => p_Val2_6_3_reg_1090(17),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(18),
      Q => p_Val2_6_3_reg_1090(18),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(19),
      Q => p_Val2_6_3_reg_1090(19),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1090_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1090_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1090_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(19 downto 16),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(19 downto 16),
      S(3) => \p_Val2_6_3_reg_1090[19]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[19]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[19]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[19]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(1),
      Q => p_Val2_6_3_reg_1090(1),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(20),
      Q => p_Val2_6_3_reg_1090(20),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(21),
      Q => p_Val2_6_3_reg_1090(21),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(22),
      Q => p_Val2_6_3_reg_1090(22),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(23),
      Q => p_Val2_6_3_reg_1090(23),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1090_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1090_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1090_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(23 downto 20),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(23 downto 20),
      S(3) => \p_Val2_6_3_reg_1090[23]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[23]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[23]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[23]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(24),
      Q => p_Val2_6_3_reg_1090(24),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(25),
      Q => p_Val2_6_3_reg_1090(25),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(26),
      Q => p_Val2_6_3_reg_1090(26),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(27),
      Q => p_Val2_6_3_reg_1090(27),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1090_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_6_3_reg_1090_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_3_reg_1090_reg[27]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[27]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_4_cast_reg_10330,
      DI(1 downto 0) => p_Val2_5_reg_1006(25 downto 24),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(27 downto 24),
      S(3) => \p_Val2_6_3_reg_1090[27]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[27]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[27]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[27]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(2),
      Q => p_Val2_6_3_reg_1090(2),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(3),
      Q => p_Val2_6_3_reg_1090(3),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_3_reg_1090_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1090_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_5_reg_1006(3 downto 0),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(3 downto 0),
      S(3) => \p_Val2_6_3_reg_1090[3]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[3]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[3]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[3]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(4),
      Q => p_Val2_6_3_reg_1090(4),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(5),
      Q => p_Val2_6_3_reg_1090(5),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(6),
      Q => p_Val2_6_3_reg_1090(6),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(7),
      Q => p_Val2_6_3_reg_1090(7),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_3_reg_1090_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_6_3_reg_1090_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_6_3_reg_1090_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_6_3_reg_1090_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_6_3_reg_1090_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(7 downto 4),
      O(3 downto 0) => p_Val2_6_3_fu_359_p2(7 downto 4),
      S(3) => \p_Val2_6_3_reg_1090[7]_i_2_n_0\,
      S(2) => \p_Val2_6_3_reg_1090[7]_i_3_n_0\,
      S(1) => \p_Val2_6_3_reg_1090[7]_i_4_n_0\,
      S(0) => \p_Val2_6_3_reg_1090[7]_i_5_n_0\
    );
\p_Val2_6_3_reg_1090_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(8),
      Q => p_Val2_6_3_reg_1090(8),
      R => '0'
    );
\p_Val2_6_3_reg_1090_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_3_fu_359_p2(9),
      Q => p_Val2_6_3_reg_1090(9),
      R => '0'
    );
\p_Val2_6_5_reg_1100[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(11),
      O => \p_Val2_6_5_reg_1100[11]_i_2_n_0\
    );
\p_Val2_6_5_reg_1100[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(10),
      O => \p_Val2_6_5_reg_1100[11]_i_3_n_0\
    );
\p_Val2_6_5_reg_1100[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(9),
      O => \p_Val2_6_5_reg_1100[11]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(8),
      O => \p_Val2_6_5_reg_1100[11]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(15),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[15]\,
      O => \p_Val2_6_5_reg_1100[15]_i_2_n_0\
    );
\p_Val2_6_5_reg_1100[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(14),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[14]\,
      O => \p_Val2_6_5_reg_1100[15]_i_3_n_0\
    );
\p_Val2_6_5_reg_1100[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(13),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[13]\,
      O => \p_Val2_6_5_reg_1100[15]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_4_cast_reg_1033_reg_n_0_[12]\,
      I1 => p_Val2_5_2_reg_1050(12),
      O => \p_Val2_6_5_reg_1100[15]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(19),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[19]\,
      O => \p_Val2_6_5_reg_1100[19]_i_2_n_0\
    );
\p_Val2_6_5_reg_1100[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(18),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[18]\,
      O => \p_Val2_6_5_reg_1100[19]_i_3_n_0\
    );
\p_Val2_6_5_reg_1100[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(17),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[17]\,
      O => \p_Val2_6_5_reg_1100[19]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(16),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[16]\,
      O => \p_Val2_6_5_reg_1100[19]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(23),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[23]\,
      O => \p_Val2_6_5_reg_1100[23]_i_2_n_0\
    );
\p_Val2_6_5_reg_1100[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(22),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[22]\,
      O => \p_Val2_6_5_reg_1100[23]_i_3_n_0\
    );
\p_Val2_6_5_reg_1100[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(21),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[21]\,
      O => \p_Val2_6_5_reg_1100[23]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(20),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[20]\,
      O => \p_Val2_6_5_reg_1100[23]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(26),
      I1 => p_Val2_5_2_reg_1050(27),
      O => \p_Val2_6_5_reg_1100[27]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_10330,
      I1 => p_Val2_5_2_reg_1050(26),
      O => \p_Val2_6_5_reg_1100[27]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_4_cast_reg_10330,
      I1 => p_Val2_5_2_reg_1050(25),
      O => \p_Val2_6_5_reg_1100[27]_i_6_n_0\
    );
\p_Val2_6_5_reg_1100[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(24),
      I1 => \p_Val2_4_cast_reg_1033_reg_n_0_[24]\,
      O => \p_Val2_6_5_reg_1100[27]_i_7_n_0\
    );
\p_Val2_6_5_reg_1100[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(3),
      O => \p_Val2_6_5_reg_1100[3]_i_2_n_0\
    );
\p_Val2_6_5_reg_1100[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(2),
      O => \p_Val2_6_5_reg_1100[3]_i_3_n_0\
    );
\p_Val2_6_5_reg_1100[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(1),
      O => \p_Val2_6_5_reg_1100[3]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(0),
      O => \p_Val2_6_5_reg_1100[3]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(7),
      O => \p_Val2_6_5_reg_1100[7]_i_2_n_0\
    );
\p_Val2_6_5_reg_1100[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(6),
      O => \p_Val2_6_5_reg_1100[7]_i_3_n_0\
    );
\p_Val2_6_5_reg_1100[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(5),
      O => \p_Val2_6_5_reg_1100[7]_i_4_n_0\
    );
\p_Val2_6_5_reg_1100[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_2_reg_1050(4),
      O => \p_Val2_6_5_reg_1100[7]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(0),
      Q => p_Val2_6_5_reg_1100(0),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(10),
      Q => p_Val2_6_5_reg_1100(10),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(11),
      Q => p_Val2_6_5_reg_1100(11),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1100_reg[7]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1100_reg[11]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1100_reg[11]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[11]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(11 downto 8),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(11 downto 8),
      S(3) => \p_Val2_6_5_reg_1100[11]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[11]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[11]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[11]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(12),
      Q => p_Val2_6_5_reg_1100(12),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(13),
      Q => p_Val2_6_5_reg_1100(13),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(14),
      Q => p_Val2_6_5_reg_1100(14),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(15),
      Q => p_Val2_6_5_reg_1100(15),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1100_reg[11]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1100_reg[15]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1100_reg[15]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[15]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(15 downto 12),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(15 downto 12),
      S(3) => \p_Val2_6_5_reg_1100[15]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[15]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[15]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[15]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(16),
      Q => p_Val2_6_5_reg_1100(16),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(17),
      Q => p_Val2_6_5_reg_1100(17),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(18),
      Q => p_Val2_6_5_reg_1100(18),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(19),
      Q => p_Val2_6_5_reg_1100(19),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1100_reg[15]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1100_reg[19]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1100_reg[19]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[19]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(19 downto 16),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(19 downto 16),
      S(3) => \p_Val2_6_5_reg_1100[19]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[19]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[19]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[19]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(1),
      Q => p_Val2_6_5_reg_1100(1),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(20),
      Q => p_Val2_6_5_reg_1100(20),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(21),
      Q => p_Val2_6_5_reg_1100(21),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(22),
      Q => p_Val2_6_5_reg_1100(22),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(23),
      Q => p_Val2_6_5_reg_1100(23),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1100_reg[19]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1100_reg[23]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1100_reg[23]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[23]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(23 downto 20),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(23 downto 20),
      S(3) => \p_Val2_6_5_reg_1100[23]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[23]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[23]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[23]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(24),
      Q => p_Val2_6_5_reg_1100(24),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(25),
      Q => p_Val2_6_5_reg_1100(25),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(26),
      Q => p_Val2_6_5_reg_1100(26),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(27),
      Q => p_Val2_6_5_reg_1100(27),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1100_reg[23]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_6_5_reg_1100_reg[27]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_5_reg_1100_reg[27]_i_2_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[27]_i_2_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_4_cast_reg_10330,
      DI(1 downto 0) => p_Val2_5_2_reg_1050(25 downto 24),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(27 downto 24),
      S(3) => \p_Val2_6_5_reg_1100[27]_i_4_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[27]_i_5_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[27]_i_6_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[27]_i_7_n_0\
    );
\p_Val2_6_5_reg_1100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(2),
      Q => p_Val2_6_5_reg_1100(2),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(3),
      Q => p_Val2_6_5_reg_1100(3),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_5_reg_1100_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1100_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(3 downto 0),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(3 downto 0),
      S(3) => \p_Val2_6_5_reg_1100[3]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[3]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[3]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[3]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(4),
      Q => p_Val2_6_5_reg_1100(4),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(5),
      Q => p_Val2_6_5_reg_1100(5),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(6),
      Q => p_Val2_6_5_reg_1100(6),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(7),
      Q => p_Val2_6_5_reg_1100(7),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_5_reg_1100_reg[3]_i_1_n_0\,
      CO(3) => \p_Val2_6_5_reg_1100_reg[7]_i_1_n_0\,
      CO(2) => \p_Val2_6_5_reg_1100_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_6_5_reg_1100_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_6_5_reg_1100_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_2_reg_1050(7 downto 4),
      O(3 downto 0) => p_Val2_6_5_fu_380_p2(7 downto 4),
      S(3) => \p_Val2_6_5_reg_1100[7]_i_2_n_0\,
      S(2) => \p_Val2_6_5_reg_1100[7]_i_3_n_0\,
      S(1) => \p_Val2_6_5_reg_1100[7]_i_4_n_0\,
      S(0) => \p_Val2_6_5_reg_1100[7]_i_5_n_0\
    );
\p_Val2_6_5_reg_1100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(8),
      Q => p_Val2_6_5_reg_1100(8),
      R => '0'
    );
\p_Val2_6_5_reg_1100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_6_5_fu_380_p2(9),
      Q => p_Val2_6_5_reg_1100(9),
      R => '0'
    );
\p_Val2_6_reg_1040[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(14),
      I1 => tmp_12_cast_fu_266_p1(15),
      O => \p_Val2_6_reg_1040[14]_i_2_n_0\
    );
\p_Val2_6_reg_1040[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(13),
      I1 => tmp_12_cast_fu_266_p1(14),
      O => \p_Val2_6_reg_1040[14]_i_3_n_0\
    );
\p_Val2_6_reg_1040[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(12),
      I1 => tmp_12_cast_fu_266_p1(13),
      O => \p_Val2_6_reg_1040[14]_i_4_n_0\
    );
\p_Val2_6_reg_1040[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(18),
      I1 => tmp_12_cast_fu_266_p1(19),
      O => \p_Val2_6_reg_1040[18]_i_2_n_0\
    );
\p_Val2_6_reg_1040[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(17),
      I1 => tmp_12_cast_fu_266_p1(18),
      O => \p_Val2_6_reg_1040[18]_i_3_n_0\
    );
\p_Val2_6_reg_1040[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(16),
      I1 => tmp_12_cast_fu_266_p1(17),
      O => \p_Val2_6_reg_1040[18]_i_4_n_0\
    );
\p_Val2_6_reg_1040[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(15),
      I1 => tmp_12_cast_fu_266_p1(16),
      O => \p_Val2_6_reg_1040[18]_i_5_n_0\
    );
\p_Val2_6_reg_1040[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(22),
      I1 => tmp_12_cast_fu_266_p1(23),
      O => \p_Val2_6_reg_1040[22]_i_2_n_0\
    );
\p_Val2_6_reg_1040[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(21),
      I1 => tmp_12_cast_fu_266_p1(22),
      O => \p_Val2_6_reg_1040[22]_i_3_n_0\
    );
\p_Val2_6_reg_1040[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(20),
      I1 => tmp_12_cast_fu_266_p1(21),
      O => \p_Val2_6_reg_1040[22]_i_4_n_0\
    );
\p_Val2_6_reg_1040[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(19),
      I1 => tmp_12_cast_fu_266_p1(20),
      O => \p_Val2_6_reg_1040[22]_i_5_n_0\
    );
\p_Val2_6_reg_1040[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(26),
      O => \p_Val2_6_reg_1040[26]_i_2_n_0\
    );
\p_Val2_6_reg_1040[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(26),
      I1 => p_Val2_5_reg_1006(26),
      O => \p_Val2_6_reg_1040[26]_i_3_n_0\
    );
\p_Val2_6_reg_1040[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(26),
      I1 => p_Val2_5_reg_1006(25),
      O => \p_Val2_6_reg_1040[26]_i_4_n_0\
    );
\p_Val2_6_reg_1040[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(24),
      I1 => tmp_12_cast_fu_266_p1(25),
      O => \p_Val2_6_reg_1040[26]_i_5_n_0\
    );
\p_Val2_6_reg_1040[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_5_reg_1006(23),
      I1 => tmp_12_cast_fu_266_p1(24),
      O => \p_Val2_6_reg_1040[26]_i_6_n_0\
    );
\p_Val2_6_reg_1040[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_5_reg_1006(26),
      I1 => p_Val2_5_reg_1006(27),
      O => \p_Val2_6_reg_1040[27]_i_2_n_0\
    );
\p_Val2_6_reg_1040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(0),
      Q => p_Val2_6_reg_1040(0),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(10),
      Q => p_Val2_6_reg_1040(10),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(11),
      Q => p_Val2_6_reg_1040(11),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(12),
      Q => p_Val2_6_reg_1040(12),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(13),
      Q => p_Val2_6_reg_1040(13),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(14),
      Q => p_Val2_6_reg_1040(14),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_reg_1040_reg[14]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1040_reg[14]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1040_reg[14]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1040_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_Val2_5_reg_1006(14 downto 12),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_6_fu_300_p2(14 downto 11),
      S(3) => \p_Val2_6_reg_1040[14]_i_2_n_0\,
      S(2) => \p_Val2_6_reg_1040[14]_i_3_n_0\,
      S(1) => \p_Val2_6_reg_1040[14]_i_4_n_0\,
      S(0) => p_Val2_5_reg_1006(11)
    );
\p_Val2_6_reg_1040_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(15),
      Q => p_Val2_6_reg_1040(15),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(16),
      Q => p_Val2_6_reg_1040(16),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(17),
      Q => p_Val2_6_reg_1040(17),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(18),
      Q => p_Val2_6_reg_1040(18),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1040_reg[14]_i_1_n_0\,
      CO(3) => \p_Val2_6_reg_1040_reg[18]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1040_reg[18]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1040_reg[18]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1040_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(18 downto 15),
      O(3 downto 0) => p_Val2_6_fu_300_p2(18 downto 15),
      S(3) => \p_Val2_6_reg_1040[18]_i_2_n_0\,
      S(2) => \p_Val2_6_reg_1040[18]_i_3_n_0\,
      S(1) => \p_Val2_6_reg_1040[18]_i_4_n_0\,
      S(0) => \p_Val2_6_reg_1040[18]_i_5_n_0\
    );
\p_Val2_6_reg_1040_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(19),
      Q => p_Val2_6_reg_1040(19),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(1),
      Q => p_Val2_6_reg_1040(1),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(20),
      Q => p_Val2_6_reg_1040(20),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(21),
      Q => p_Val2_6_reg_1040(21),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(22),
      Q => p_Val2_6_reg_1040(22),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1040_reg[18]_i_1_n_0\,
      CO(3) => \p_Val2_6_reg_1040_reg[22]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1040_reg[22]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1040_reg[22]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1040_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_5_reg_1006(22 downto 19),
      O(3 downto 0) => p_Val2_6_fu_300_p2(22 downto 19),
      S(3) => \p_Val2_6_reg_1040[22]_i_2_n_0\,
      S(2) => \p_Val2_6_reg_1040[22]_i_3_n_0\,
      S(1) => \p_Val2_6_reg_1040[22]_i_4_n_0\,
      S(0) => \p_Val2_6_reg_1040[22]_i_5_n_0\
    );
\p_Val2_6_reg_1040_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(23),
      Q => p_Val2_6_reg_1040(23),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(24),
      Q => p_Val2_6_reg_1040(24),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(25),
      Q => p_Val2_6_reg_1040(25),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(26),
      Q => p_Val2_6_reg_1040(26),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1040_reg[22]_i_1_n_0\,
      CO(3) => \p_Val2_6_reg_1040_reg[26]_i_1_n_0\,
      CO(2) => \p_Val2_6_reg_1040_reg[26]_i_1_n_1\,
      CO(1) => \p_Val2_6_reg_1040_reg[26]_i_1_n_2\,
      CO(0) => \p_Val2_6_reg_1040_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_6_reg_1040[26]_i_2_n_0\,
      DI(2) => tmp_12_cast_fu_266_p1(26),
      DI(1 downto 0) => p_Val2_5_reg_1006(24 downto 23),
      O(3 downto 0) => p_Val2_6_fu_300_p2(26 downto 23),
      S(3) => \p_Val2_6_reg_1040[26]_i_3_n_0\,
      S(2) => \p_Val2_6_reg_1040[26]_i_4_n_0\,
      S(1) => \p_Val2_6_reg_1040[26]_i_5_n_0\,
      S(0) => \p_Val2_6_reg_1040[26]_i_6_n_0\
    );
\p_Val2_6_reg_1040_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_6_fu_300_p2(27),
      Q => p_Val2_6_reg_1040(27),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_reg_1040_reg[26]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_6_reg_1040_reg[27]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_6_reg_1040_reg[27]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_6_fu_300_p2(27),
      S(3 downto 1) => B"000",
      S(0) => \p_Val2_6_reg_1040[27]_i_2_n_0\
    );
\p_Val2_6_reg_1040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(2),
      Q => p_Val2_6_reg_1040(2),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(3),
      Q => p_Val2_6_reg_1040(3),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(4),
      Q => p_Val2_6_reg_1040(4),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(5),
      Q => p_Val2_6_reg_1040(5),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(6),
      Q => p_Val2_6_reg_1040(6),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(7),
      Q => p_Val2_6_reg_1040(7),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(8),
      Q => p_Val2_6_reg_1040(8),
      R => '0'
    );
\p_Val2_6_reg_1040_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_5_reg_1006(9),
      Q => p_Val2_6_reg_1040(9),
      R => '0'
    );
\p_scaled_power_V_1_reg_1320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(0),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[0]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(10),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[10]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(11),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[11]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(12),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[12]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(13),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[13]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(14),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[14]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(1),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[1]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(2),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[2]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(3),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[3]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(4),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[4]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(5),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[5]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(6),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[6]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(7),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[7]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(8),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[8]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_1_reg_1320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_1_cas_reg_1269(9),
      Q => \p_scaled_power_V_1_reg_1320_reg_n_0_[9]\,
      R => p_scaled_power_V_1_reg_1320
    );
\p_scaled_power_V_2_reg_1372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(0),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[0]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(10),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[10]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(11),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[11]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(12),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[12]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(13),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[13]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(14),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[14]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(1),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[1]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(2),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[2]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(3),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[3]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(4),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[4]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(5),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[5]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(6),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[6]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(7),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[7]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(8),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[8]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_2_reg_1372_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => scaled_power_V_2_cas_reg_1351(9),
      Q => \p_scaled_power_V_2_reg_1372_reg_n_0_[9]\,
      R => p_scaled_power_V_2_reg_1372
    );
\p_scaled_power_V_3_reg_1392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(0),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[0]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(10),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[10]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(11),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[11]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(12),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[12]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(13),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[13]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(14),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[14]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(1),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[1]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(2),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[2]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(3),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[3]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(4),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[4]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(5),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[5]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(6),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[6]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(7),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[7]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(8),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[8]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_3_reg_1392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => scaled_power_V_3_cas_reg_1377(9),
      Q => \p_scaled_power_V_3_reg_1392_reg_n_0_[9]\,
      R => p_scaled_power_V_3_reg_1392
    );
\p_scaled_power_V_4_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(0),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[0]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(10),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[10]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(11),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[11]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(12),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[12]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(13),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[13]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(14),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[14]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(1),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[1]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(2),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[2]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(3),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[3]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(4),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[4]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(5),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[5]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(6),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[6]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(7),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[7]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(8),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[8]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_4_reg_1336_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => scaled_power_V_4_cas_reg_1290(9),
      Q => \p_scaled_power_V_4_reg_1336_reg_n_0_[9]\,
      R => p_scaled_power_V_4_reg_1336
    );
\p_scaled_power_V_5_reg_1407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(0),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[0]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(10),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[10]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(11),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[11]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(12),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[12]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(13),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[13]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(14),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[14]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(1),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[1]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(2),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[2]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(3),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[3]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(4),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[4]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(5),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[5]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(6),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[6]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(7),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[7]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(8),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[8]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_5_reg_1407_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => scaled_power_V_5_cas_reg_1397(9),
      Q => \p_scaled_power_V_5_reg_1407_reg_n_0_[9]\,
      R => p_scaled_power_V_5_reg_1407
    );
\p_scaled_power_V_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(0),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[0]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(10),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[10]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(11),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[11]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(12),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[12]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(13),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[13]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(14),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[14]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(1),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[1]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(2),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[2]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(3),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[3]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(4),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[4]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(5),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[5]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(6),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[6]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(7),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[7]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(8),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[8]\,
      R => p_scaled_power_V_reg_1346
    );
\p_scaled_power_V_reg_1346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => scaled_power_V_cast_reg_1310(9),
      Q => \p_scaled_power_V_reg_1346_reg_n_0_[9]\,
      R => p_scaled_power_V_reg_1346
    );
\p_shl1_reg_1012_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(0),
      Q => \p_shl1_reg_1012_reg_n_0_[13]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(1),
      Q => \p_shl1_reg_1012_reg_n_0_[14]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(2),
      Q => \p_shl1_reg_1012_reg_n_0_[15]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(3),
      Q => \p_shl1_reg_1012_reg_n_0_[16]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(4),
      Q => \p_shl1_reg_1012_reg_n_0_[17]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(5),
      Q => \p_shl1_reg_1012_reg_n_0_[18]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(6),
      Q => \p_shl1_reg_1012_reg_n_0_[19]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(7),
      Q => \p_shl1_reg_1012_reg_n_0_[20]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(8),
      Q => \p_shl1_reg_1012_reg_n_0_[21]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(9),
      Q => \p_shl1_reg_1012_reg_n_0_[22]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(10),
      Q => \p_shl1_reg_1012_reg_n_0_[23]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(11),
      Q => \p_shl1_reg_1012_reg_n_0_[24]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(12),
      Q => \p_shl1_reg_1012_reg_n_0_[25]\,
      R => '0'
    );
\p_shl1_reg_1012_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_5_reg_995(13),
      Q => \p_shl1_reg_1012_reg_n_0_[26]\,
      R => '0'
    );
\p_v1_v_reg_1193[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(0),
      I1 => tmp_13_reg_1163(0),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(0)
    );
\p_v1_v_reg_1193[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(10),
      I1 => tmp_13_reg_1163(10),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(10)
    );
\p_v1_v_reg_1193[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(11),
      I1 => tmp_13_reg_1163(11),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(11)
    );
\p_v1_v_reg_1193[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(12),
      I1 => tmp_13_reg_1163(12),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(12)
    );
\p_v1_v_reg_1193[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(13),
      I1 => tmp_13_reg_1163(13),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(13)
    );
\p_v1_v_reg_1193[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(14),
      I1 => tmp_13_reg_1163(14),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(14)
    );
\p_v1_v_reg_1193[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(15),
      I1 => tmp_13_reg_1163(15),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(15)
    );
\p_v1_v_reg_1193[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(16),
      I1 => tmp_13_reg_1163(16),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(16)
    );
\p_v1_v_reg_1193[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(17),
      I1 => tmp_13_reg_1163(17),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(17)
    );
\p_v1_v_reg_1193[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(18),
      I1 => tmp_13_reg_1163(18),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(18)
    );
\p_v1_v_reg_1193[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(19),
      I1 => tmp_13_reg_1163(19),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(19)
    );
\p_v1_v_reg_1193[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(1),
      I1 => tmp_13_reg_1163(1),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(1)
    );
\p_v1_v_reg_1193[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(20),
      I1 => tmp_13_reg_1163(20),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(20)
    );
\p_v1_v_reg_1193[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(21),
      I1 => tmp_13_reg_1163(21),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(21)
    );
\p_v1_v_reg_1193[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(22),
      I1 => tmp_13_reg_1163(22),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(22)
    );
\p_v1_v_reg_1193[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(23),
      I1 => tmp_13_reg_1163(23),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(23)
    );
\p_v1_v_reg_1193[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(24),
      I1 => tmp_13_reg_1163(24),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(24)
    );
\p_v1_v_reg_1193[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_1168(25),
      I1 => tmp_13_reg_1163(25),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(25)
    );
\p_v1_v_reg_1193[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(2),
      I1 => tmp_13_reg_1163(2),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(2)
    );
\p_v1_v_reg_1193[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(3),
      I1 => tmp_13_reg_1163(3),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(3)
    );
\p_v1_v_reg_1193[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(4),
      I1 => tmp_13_reg_1163(4),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(4)
    );
\p_v1_v_reg_1193[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(5),
      I1 => tmp_13_reg_1163(5),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(5)
    );
\p_v1_v_reg_1193[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(6),
      I1 => tmp_13_reg_1163(6),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(6)
    );
\p_v1_v_reg_1193[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(7),
      I1 => tmp_13_reg_1163(7),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(7)
    );
\p_v1_v_reg_1193[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(8),
      I1 => tmp_13_reg_1163(8),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(8)
    );
\p_v1_v_reg_1193[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_12_reg_1168(9),
      I1 => tmp_13_reg_1163(9),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      O => p_v1_v_fu_513_p3(9)
    );
\p_v1_v_reg_1193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(0),
      Q => p_v1_v_reg_1193(0),
      R => '0'
    );
\p_v1_v_reg_1193_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(10),
      Q => \p_v1_v_reg_1193_reg[10]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(11),
      Q => p_v1_v_reg_1193(11),
      R => '0'
    );
\p_v1_v_reg_1193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(12),
      Q => p_v1_v_reg_1193(12),
      R => '0'
    );
\p_v1_v_reg_1193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(13),
      Q => p_v1_v_reg_1193(13),
      R => '0'
    );
\p_v1_v_reg_1193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(14),
      Q => p_v1_v_reg_1193(14),
      R => '0'
    );
\p_v1_v_reg_1193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(15),
      Q => p_v1_v_reg_1193(15),
      R => '0'
    );
\p_v1_v_reg_1193_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(16),
      Q => p_v1_v_reg_1193(16),
      R => '0'
    );
\p_v1_v_reg_1193_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(17),
      Q => p_v1_v_reg_1193(17),
      R => '0'
    );
\p_v1_v_reg_1193_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(18),
      Q => p_v1_v_reg_1193(18),
      R => '0'
    );
\p_v1_v_reg_1193_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(19),
      Q => p_v1_v_reg_1193(19),
      R => '0'
    );
\p_v1_v_reg_1193_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(1),
      Q => \p_v1_v_reg_1193_reg[1]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(20),
      Q => p_v1_v_reg_1193(20),
      R => '0'
    );
\p_v1_v_reg_1193_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(21),
      Q => p_v1_v_reg_1193(21),
      R => '0'
    );
\p_v1_v_reg_1193_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(22),
      Q => p_v1_v_reg_1193(22),
      R => '0'
    );
\p_v1_v_reg_1193_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(23),
      Q => p_v1_v_reg_1193(23),
      R => '0'
    );
\p_v1_v_reg_1193_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(24),
      Q => p_v1_v_reg_1193(24),
      R => '0'
    );
\p_v1_v_reg_1193_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(25),
      Q => p_v1_v_reg_1193(25),
      R => '0'
    );
\p_v1_v_reg_1193_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(2),
      Q => \p_v1_v_reg_1193_reg[2]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(3),
      Q => \p_v1_v_reg_1193_reg[3]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(4),
      Q => \p_v1_v_reg_1193_reg[4]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(5),
      Q => \p_v1_v_reg_1193_reg[5]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(6),
      Q => \p_v1_v_reg_1193_reg[6]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(7),
      Q => \p_v1_v_reg_1193_reg[7]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(8),
      Q => \p_v1_v_reg_1193_reg[8]_inv_n_0\,
      R => '0'
    );
\p_v1_v_reg_1193_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_v1_v_fu_513_p3(9),
      Q => \p_v1_v_reg_1193_reg[9]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(0),
      I1 => tmp_19_reg_1214(0),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(0)
    );
\p_v2_v_reg_1279[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(10),
      I1 => tmp_19_reg_1214(10),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(10)
    );
\p_v2_v_reg_1279[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(11),
      I1 => tmp_19_reg_1214(11),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(11)
    );
\p_v2_v_reg_1279[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(12),
      I1 => tmp_19_reg_1214(12),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(12)
    );
\p_v2_v_reg_1279[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(13),
      I1 => tmp_19_reg_1214(13),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(13)
    );
\p_v2_v_reg_1279[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(14),
      I1 => tmp_19_reg_1214(14),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(14)
    );
\p_v2_v_reg_1279[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(15),
      I1 => tmp_19_reg_1214(15),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(15)
    );
\p_v2_v_reg_1279[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(16),
      I1 => tmp_19_reg_1214(16),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(16)
    );
\p_v2_v_reg_1279[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(17),
      I1 => tmp_19_reg_1214(17),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(17)
    );
\p_v2_v_reg_1279[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(18),
      I1 => tmp_19_reg_1214(18),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(18)
    );
\p_v2_v_reg_1279[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(19),
      I1 => tmp_19_reg_1214(19),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(19)
    );
\p_v2_v_reg_1279[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(1),
      I1 => tmp_19_reg_1214(1),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(1)
    );
\p_v2_v_reg_1279[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(20),
      I1 => tmp_19_reg_1214(20),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(20)
    );
\p_v2_v_reg_1279[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(21),
      I1 => tmp_19_reg_1214(21),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(21)
    );
\p_v2_v_reg_1279[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(22),
      I1 => tmp_19_reg_1214(22),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(22)
    );
\p_v2_v_reg_1279[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(23),
      I1 => tmp_19_reg_1214(23),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(23)
    );
\p_v2_v_reg_1279[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(24),
      I1 => tmp_19_reg_1214(24),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(24)
    );
\p_v2_v_reg_1279[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_18_reg_1236(25),
      I1 => tmp_19_reg_1214(25),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(25)
    );
\p_v2_v_reg_1279[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(2),
      I1 => tmp_19_reg_1214(2),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(2)
    );
\p_v2_v_reg_1279[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(3),
      I1 => tmp_19_reg_1214(3),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(3)
    );
\p_v2_v_reg_1279[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(4),
      I1 => tmp_19_reg_1214(4),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(4)
    );
\p_v2_v_reg_1279[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(5),
      I1 => tmp_19_reg_1214(5),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(5)
    );
\p_v2_v_reg_1279[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(6),
      I1 => tmp_19_reg_1214(6),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(6)
    );
\p_v2_v_reg_1279[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(7),
      I1 => tmp_19_reg_1214(7),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(7)
    );
\p_v2_v_reg_1279[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(8),
      I1 => tmp_19_reg_1214(8),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(8)
    );
\p_v2_v_reg_1279[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_18_reg_1236(9),
      I1 => tmp_19_reg_1214(9),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      O => p_v2_v_fu_660_p3(9)
    );
\p_v2_v_reg_1279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(0),
      Q => p_v2_v_reg_1279(0),
      R => '0'
    );
\p_v2_v_reg_1279_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(10),
      Q => \p_v2_v_reg_1279_reg[10]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(11),
      Q => p_v2_v_reg_1279(11),
      R => '0'
    );
\p_v2_v_reg_1279_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(12),
      Q => p_v2_v_reg_1279(12),
      R => '0'
    );
\p_v2_v_reg_1279_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(13),
      Q => p_v2_v_reg_1279(13),
      R => '0'
    );
\p_v2_v_reg_1279_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(14),
      Q => p_v2_v_reg_1279(14),
      R => '0'
    );
\p_v2_v_reg_1279_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(15),
      Q => p_v2_v_reg_1279(15),
      R => '0'
    );
\p_v2_v_reg_1279_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(16),
      Q => p_v2_v_reg_1279(16),
      R => '0'
    );
\p_v2_v_reg_1279_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(17),
      Q => p_v2_v_reg_1279(17),
      R => '0'
    );
\p_v2_v_reg_1279_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(18),
      Q => p_v2_v_reg_1279(18),
      R => '0'
    );
\p_v2_v_reg_1279_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(19),
      Q => p_v2_v_reg_1279(19),
      R => '0'
    );
\p_v2_v_reg_1279_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(1),
      Q => \p_v2_v_reg_1279_reg[1]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(20),
      Q => p_v2_v_reg_1279(20),
      R => '0'
    );
\p_v2_v_reg_1279_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(21),
      Q => p_v2_v_reg_1279(21),
      R => '0'
    );
\p_v2_v_reg_1279_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(22),
      Q => p_v2_v_reg_1279(22),
      R => '0'
    );
\p_v2_v_reg_1279_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(23),
      Q => p_v2_v_reg_1279(23),
      R => '0'
    );
\p_v2_v_reg_1279_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(24),
      Q => p_v2_v_reg_1279(24),
      R => '0'
    );
\p_v2_v_reg_1279_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(25),
      Q => p_v2_v_reg_1279(25),
      R => '0'
    );
\p_v2_v_reg_1279_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(2),
      Q => \p_v2_v_reg_1279_reg[2]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(3),
      Q => \p_v2_v_reg_1279_reg[3]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(4),
      Q => \p_v2_v_reg_1279_reg[4]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(5),
      Q => \p_v2_v_reg_1279_reg[5]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(6),
      Q => \p_v2_v_reg_1279_reg[6]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(7),
      Q => \p_v2_v_reg_1279_reg[7]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(8),
      Q => \p_v2_v_reg_1279_reg[8]_inv_n_0\,
      R => '0'
    );
\p_v2_v_reg_1279_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_v2_v_fu_660_p3(9),
      Q => \p_v2_v_reg_1279_reg[9]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(0),
      I1 => tmp_25_reg_1246(0),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(0)
    );
\p_v3_v_reg_1330[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(10),
      I1 => tmp_25_reg_1246(10),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(10)
    );
\p_v3_v_reg_1330[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(11),
      I1 => tmp_25_reg_1246(11),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(11)
    );
\p_v3_v_reg_1330[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(12),
      I1 => tmp_25_reg_1246(12),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(12)
    );
\p_v3_v_reg_1330[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(13),
      I1 => tmp_25_reg_1246(13),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(13)
    );
\p_v3_v_reg_1330[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(14),
      I1 => tmp_25_reg_1246(14),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(14)
    );
\p_v3_v_reg_1330[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(15),
      I1 => tmp_25_reg_1246(15),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(15)
    );
\p_v3_v_reg_1330[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(16),
      I1 => tmp_25_reg_1246(16),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(16)
    );
\p_v3_v_reg_1330[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(17),
      I1 => tmp_25_reg_1246(17),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(17)
    );
\p_v3_v_reg_1330[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(18),
      I1 => tmp_25_reg_1246(18),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(18)
    );
\p_v3_v_reg_1330[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(19),
      I1 => tmp_25_reg_1246(19),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(19)
    );
\p_v3_v_reg_1330[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(1),
      I1 => tmp_25_reg_1246(1),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(1)
    );
\p_v3_v_reg_1330[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(20),
      I1 => tmp_25_reg_1246(20),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(20)
    );
\p_v3_v_reg_1330[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(21),
      I1 => tmp_25_reg_1246(21),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(21)
    );
\p_v3_v_reg_1330[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(22),
      I1 => tmp_25_reg_1246(22),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(22)
    );
\p_v3_v_reg_1330[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(23),
      I1 => tmp_25_reg_1246(23),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(23)
    );
\p_v3_v_reg_1330[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(24),
      I1 => tmp_25_reg_1246(24),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(24)
    );
\p_v3_v_reg_1330[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_24_reg_1285(25),
      I1 => tmp_25_reg_1246(25),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(25)
    );
\p_v3_v_reg_1330[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(2),
      I1 => tmp_25_reg_1246(2),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(2)
    );
\p_v3_v_reg_1330[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(3),
      I1 => tmp_25_reg_1246(3),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(3)
    );
\p_v3_v_reg_1330[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(4),
      I1 => tmp_25_reg_1246(4),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(4)
    );
\p_v3_v_reg_1330[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(5),
      I1 => tmp_25_reg_1246(5),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(5)
    );
\p_v3_v_reg_1330[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(6),
      I1 => tmp_25_reg_1246(6),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(6)
    );
\p_v3_v_reg_1330[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(7),
      I1 => tmp_25_reg_1246(7),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(7)
    );
\p_v3_v_reg_1330[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(8),
      I1 => tmp_25_reg_1246(8),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(8)
    );
\p_v3_v_reg_1330[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_24_reg_1285(9),
      I1 => tmp_25_reg_1246(9),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      O => p_v3_v_fu_770_p3(9)
    );
\p_v3_v_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(0),
      Q => p_v3_v_reg_1330(0),
      R => '0'
    );
\p_v3_v_reg_1330_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(10),
      Q => \p_v3_v_reg_1330_reg[10]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(11),
      Q => p_v3_v_reg_1330(11),
      R => '0'
    );
\p_v3_v_reg_1330_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(12),
      Q => p_v3_v_reg_1330(12),
      R => '0'
    );
\p_v3_v_reg_1330_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(13),
      Q => p_v3_v_reg_1330(13),
      R => '0'
    );
\p_v3_v_reg_1330_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(14),
      Q => p_v3_v_reg_1330(14),
      R => '0'
    );
\p_v3_v_reg_1330_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(15),
      Q => p_v3_v_reg_1330(15),
      R => '0'
    );
\p_v3_v_reg_1330_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(16),
      Q => p_v3_v_reg_1330(16),
      R => '0'
    );
\p_v3_v_reg_1330_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(17),
      Q => p_v3_v_reg_1330(17),
      R => '0'
    );
\p_v3_v_reg_1330_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(18),
      Q => p_v3_v_reg_1330(18),
      R => '0'
    );
\p_v3_v_reg_1330_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(19),
      Q => p_v3_v_reg_1330(19),
      R => '0'
    );
\p_v3_v_reg_1330_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(1),
      Q => \p_v3_v_reg_1330_reg[1]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(20),
      Q => p_v3_v_reg_1330(20),
      R => '0'
    );
\p_v3_v_reg_1330_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(21),
      Q => p_v3_v_reg_1330(21),
      R => '0'
    );
\p_v3_v_reg_1330_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(22),
      Q => p_v3_v_reg_1330(22),
      R => '0'
    );
\p_v3_v_reg_1330_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(23),
      Q => p_v3_v_reg_1330(23),
      R => '0'
    );
\p_v3_v_reg_1330_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(24),
      Q => p_v3_v_reg_1330(24),
      R => '0'
    );
\p_v3_v_reg_1330_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(25),
      Q => p_v3_v_reg_1330(25),
      R => '0'
    );
\p_v3_v_reg_1330_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(2),
      Q => \p_v3_v_reg_1330_reg[2]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(3),
      Q => \p_v3_v_reg_1330_reg[3]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(4),
      Q => \p_v3_v_reg_1330_reg[4]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(5),
      Q => \p_v3_v_reg_1330_reg[5]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(6),
      Q => \p_v3_v_reg_1330_reg[6]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(7),
      Q => \p_v3_v_reg_1330_reg[7]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(8),
      Q => \p_v3_v_reg_1330_reg[8]_inv_n_0\,
      R => '0'
    );
\p_v3_v_reg_1330_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_v3_v_fu_770_p3(9),
      Q => \p_v3_v_reg_1330_reg[9]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(0),
      I1 => tmp_32_reg_1178(0),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(0)
    );
\p_v4_v_reg_1219[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(10),
      I1 => tmp_32_reg_1178(10),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(10)
    );
\p_v4_v_reg_1219[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(11),
      I1 => tmp_32_reg_1178(11),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(11)
    );
\p_v4_v_reg_1219[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(12),
      I1 => tmp_32_reg_1178(12),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(12)
    );
\p_v4_v_reg_1219[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(13),
      I1 => tmp_32_reg_1178(13),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(13)
    );
\p_v4_v_reg_1219[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(14),
      I1 => tmp_32_reg_1178(14),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(14)
    );
\p_v4_v_reg_1219[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(15),
      I1 => tmp_32_reg_1178(15),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(15)
    );
\p_v4_v_reg_1219[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(16),
      I1 => tmp_32_reg_1178(16),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(16)
    );
\p_v4_v_reg_1219[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(17),
      I1 => tmp_32_reg_1178(17),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(17)
    );
\p_v4_v_reg_1219[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(18),
      I1 => tmp_32_reg_1178(18),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(18)
    );
\p_v4_v_reg_1219[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(19),
      I1 => tmp_32_reg_1178(19),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(19)
    );
\p_v4_v_reg_1219[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(1),
      I1 => tmp_32_reg_1178(1),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(1)
    );
\p_v4_v_reg_1219[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(20),
      I1 => tmp_32_reg_1178(20),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(20)
    );
\p_v4_v_reg_1219[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(21),
      I1 => tmp_32_reg_1178(21),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(21)
    );
\p_v4_v_reg_1219[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(22),
      I1 => tmp_32_reg_1178(22),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(22)
    );
\p_v4_v_reg_1219[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(23),
      I1 => tmp_32_reg_1178(23),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(23)
    );
\p_v4_v_reg_1219[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(24),
      I1 => tmp_32_reg_1178(24),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(24)
    );
\p_v4_v_reg_1219[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_31_reg_1199(25),
      I1 => tmp_32_reg_1178(25),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(25)
    );
\p_v4_v_reg_1219[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(2),
      I1 => tmp_32_reg_1178(2),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(2)
    );
\p_v4_v_reg_1219[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(3),
      I1 => tmp_32_reg_1178(3),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(3)
    );
\p_v4_v_reg_1219[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(4),
      I1 => tmp_32_reg_1178(4),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(4)
    );
\p_v4_v_reg_1219[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(5),
      I1 => tmp_32_reg_1178(5),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(5)
    );
\p_v4_v_reg_1219[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(6),
      I1 => tmp_32_reg_1178(6),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(6)
    );
\p_v4_v_reg_1219[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(7),
      I1 => tmp_32_reg_1178(7),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(7)
    );
\p_v4_v_reg_1219[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(8),
      I1 => tmp_32_reg_1178(8),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(8)
    );
\p_v4_v_reg_1219[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_31_reg_1199(9),
      I1 => tmp_32_reg_1178(9),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      O => p_v4_v_fu_558_p3(9)
    );
\p_v4_v_reg_1219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(0),
      Q => p_v4_v_reg_1219(0),
      R => '0'
    );
\p_v4_v_reg_1219_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(10),
      Q => \p_v4_v_reg_1219_reg[10]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(11),
      Q => p_v4_v_reg_1219(11),
      R => '0'
    );
\p_v4_v_reg_1219_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(12),
      Q => p_v4_v_reg_1219(12),
      R => '0'
    );
\p_v4_v_reg_1219_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(13),
      Q => p_v4_v_reg_1219(13),
      R => '0'
    );
\p_v4_v_reg_1219_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(14),
      Q => p_v4_v_reg_1219(14),
      R => '0'
    );
\p_v4_v_reg_1219_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(15),
      Q => p_v4_v_reg_1219(15),
      R => '0'
    );
\p_v4_v_reg_1219_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(16),
      Q => p_v4_v_reg_1219(16),
      R => '0'
    );
\p_v4_v_reg_1219_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(17),
      Q => p_v4_v_reg_1219(17),
      R => '0'
    );
\p_v4_v_reg_1219_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(18),
      Q => p_v4_v_reg_1219(18),
      R => '0'
    );
\p_v4_v_reg_1219_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(19),
      Q => p_v4_v_reg_1219(19),
      R => '0'
    );
\p_v4_v_reg_1219_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(1),
      Q => \p_v4_v_reg_1219_reg[1]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(20),
      Q => p_v4_v_reg_1219(20),
      R => '0'
    );
\p_v4_v_reg_1219_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(21),
      Q => p_v4_v_reg_1219(21),
      R => '0'
    );
\p_v4_v_reg_1219_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(22),
      Q => p_v4_v_reg_1219(22),
      R => '0'
    );
\p_v4_v_reg_1219_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(23),
      Q => p_v4_v_reg_1219(23),
      R => '0'
    );
\p_v4_v_reg_1219_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(24),
      Q => p_v4_v_reg_1219(24),
      R => '0'
    );
\p_v4_v_reg_1219_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(25),
      Q => p_v4_v_reg_1219(25),
      R => '0'
    );
\p_v4_v_reg_1219_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(2),
      Q => \p_v4_v_reg_1219_reg[2]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(3),
      Q => \p_v4_v_reg_1219_reg[3]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(4),
      Q => \p_v4_v_reg_1219_reg[4]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(5),
      Q => \p_v4_v_reg_1219_reg[5]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(6),
      Q => \p_v4_v_reg_1219_reg[6]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(7),
      Q => \p_v4_v_reg_1219_reg[7]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(8),
      Q => \p_v4_v_reg_1219_reg[8]_inv_n_0\,
      R => '0'
    );
\p_v4_v_reg_1219_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_v4_v_fu_558_p3(9),
      Q => \p_v4_v_reg_1219_reg[9]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(0),
      I1 => tmp_38_reg_1305(0),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(0)
    );
\p_v5_v_reg_1366[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(10),
      I1 => tmp_38_reg_1305(10),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(10)
    );
\p_v5_v_reg_1366[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(11),
      I1 => tmp_38_reg_1305(11),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(11)
    );
\p_v5_v_reg_1366[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(12),
      I1 => tmp_38_reg_1305(12),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(12)
    );
\p_v5_v_reg_1366[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(13),
      I1 => tmp_38_reg_1305(13),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(13)
    );
\p_v5_v_reg_1366[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(14),
      I1 => tmp_38_reg_1305(14),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(14)
    );
\p_v5_v_reg_1366[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(15),
      I1 => tmp_38_reg_1305(15),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(15)
    );
\p_v5_v_reg_1366[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(16),
      I1 => tmp_38_reg_1305(16),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(16)
    );
\p_v5_v_reg_1366[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(17),
      I1 => tmp_38_reg_1305(17),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(17)
    );
\p_v5_v_reg_1366[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(18),
      I1 => tmp_38_reg_1305(18),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(18)
    );
\p_v5_v_reg_1366[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(19),
      I1 => tmp_38_reg_1305(19),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(19)
    );
\p_v5_v_reg_1366[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(1),
      I1 => tmp_38_reg_1305(1),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(1)
    );
\p_v5_v_reg_1366[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(20),
      I1 => tmp_38_reg_1305(20),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(20)
    );
\p_v5_v_reg_1366[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(21),
      I1 => tmp_38_reg_1305(21),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(21)
    );
\p_v5_v_reg_1366[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(22),
      I1 => tmp_38_reg_1305(22),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(22)
    );
\p_v5_v_reg_1366[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(23),
      I1 => tmp_38_reg_1305(23),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(23)
    );
\p_v5_v_reg_1366[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(24),
      I1 => tmp_38_reg_1305(24),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(24)
    );
\p_v5_v_reg_1366[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_37_reg_1341(25),
      I1 => tmp_38_reg_1305(25),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(25)
    );
\p_v5_v_reg_1366[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(2),
      I1 => tmp_38_reg_1305(2),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(2)
    );
\p_v5_v_reg_1366[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(3),
      I1 => tmp_38_reg_1305(3),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(3)
    );
\p_v5_v_reg_1366[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(4),
      I1 => tmp_38_reg_1305(4),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(4)
    );
\p_v5_v_reg_1366[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(5),
      I1 => tmp_38_reg_1305(5),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(5)
    );
\p_v5_v_reg_1366[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(6),
      I1 => tmp_38_reg_1305(6),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(6)
    );
\p_v5_v_reg_1366[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(7),
      I1 => tmp_38_reg_1305(7),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(7)
    );
\p_v5_v_reg_1366[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(8),
      I1 => tmp_38_reg_1305(8),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(8)
    );
\p_v5_v_reg_1366[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_37_reg_1341(9),
      I1 => tmp_38_reg_1305(9),
      I2 => ap_reg_pp0_iter2_tmp_36_reg_1137,
      O => p_v5_v_fu_843_p3(9)
    );
\p_v5_v_reg_1366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(0),
      Q => p_v5_v_reg_1366(0),
      R => '0'
    );
\p_v5_v_reg_1366_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(10),
      Q => \p_v5_v_reg_1366_reg[10]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(11),
      Q => p_v5_v_reg_1366(11),
      R => '0'
    );
\p_v5_v_reg_1366_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(12),
      Q => p_v5_v_reg_1366(12),
      R => '0'
    );
\p_v5_v_reg_1366_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(13),
      Q => p_v5_v_reg_1366(13),
      R => '0'
    );
\p_v5_v_reg_1366_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(14),
      Q => p_v5_v_reg_1366(14),
      R => '0'
    );
\p_v5_v_reg_1366_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(15),
      Q => p_v5_v_reg_1366(15),
      R => '0'
    );
\p_v5_v_reg_1366_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(16),
      Q => p_v5_v_reg_1366(16),
      R => '0'
    );
\p_v5_v_reg_1366_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(17),
      Q => p_v5_v_reg_1366(17),
      R => '0'
    );
\p_v5_v_reg_1366_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(18),
      Q => p_v5_v_reg_1366(18),
      R => '0'
    );
\p_v5_v_reg_1366_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(19),
      Q => p_v5_v_reg_1366(19),
      R => '0'
    );
\p_v5_v_reg_1366_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(1),
      Q => \p_v5_v_reg_1366_reg[1]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(20),
      Q => p_v5_v_reg_1366(20),
      R => '0'
    );
\p_v5_v_reg_1366_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(21),
      Q => p_v5_v_reg_1366(21),
      R => '0'
    );
\p_v5_v_reg_1366_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(22),
      Q => p_v5_v_reg_1366(22),
      R => '0'
    );
\p_v5_v_reg_1366_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(23),
      Q => p_v5_v_reg_1366(23),
      R => '0'
    );
\p_v5_v_reg_1366_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(24),
      Q => p_v5_v_reg_1366(24),
      R => '0'
    );
\p_v5_v_reg_1366_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(25),
      Q => p_v5_v_reg_1366(25),
      R => '0'
    );
\p_v5_v_reg_1366_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(2),
      Q => \p_v5_v_reg_1366_reg[2]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(3),
      Q => \p_v5_v_reg_1366_reg[3]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(4),
      Q => \p_v5_v_reg_1366_reg[4]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(5),
      Q => \p_v5_v_reg_1366_reg[5]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(6),
      Q => \p_v5_v_reg_1366_reg[6]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(7),
      Q => \p_v5_v_reg_1366_reg[7]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(8),
      Q => \p_v5_v_reg_1366_reg[8]_inv_n_0\,
      R => '0'
    );
\p_v5_v_reg_1366_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_v5_v_fu_843_p3(9),
      Q => \p_v5_v_reg_1366_reg[9]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(0),
      I1 => tmp_4_reg_1188(0),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(0)
    );
\p_v_v_reg_1225[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(10),
      I1 => tmp_4_reg_1188(10),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(10)
    );
\p_v_v_reg_1225[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(11),
      I1 => tmp_4_reg_1188(11),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(11)
    );
\p_v_v_reg_1225[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(12),
      I1 => tmp_4_reg_1188(12),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(12)
    );
\p_v_v_reg_1225[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(13),
      I1 => tmp_4_reg_1188(13),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(13)
    );
\p_v_v_reg_1225[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(14),
      I1 => tmp_4_reg_1188(14),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(14)
    );
\p_v_v_reg_1225[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(15),
      I1 => tmp_4_reg_1188(15),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(15)
    );
\p_v_v_reg_1225[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(16),
      I1 => tmp_4_reg_1188(16),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(16)
    );
\p_v_v_reg_1225[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(17),
      I1 => tmp_4_reg_1188(17),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(17)
    );
\p_v_v_reg_1225[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(18),
      I1 => tmp_4_reg_1188(18),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(18)
    );
\p_v_v_reg_1225[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(19),
      I1 => tmp_4_reg_1188(19),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(19)
    );
\p_v_v_reg_1225[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(1),
      I1 => tmp_4_reg_1188(1),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(1)
    );
\p_v_v_reg_1225[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(20),
      I1 => tmp_4_reg_1188(20),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(20)
    );
\p_v_v_reg_1225[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(21),
      I1 => tmp_4_reg_1188(21),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(21)
    );
\p_v_v_reg_1225[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(22),
      I1 => tmp_4_reg_1188(22),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(22)
    );
\p_v_v_reg_1225[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(23),
      I1 => tmp_4_reg_1188(23),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(23)
    );
\p_v_v_reg_1225[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(24),
      I1 => tmp_4_reg_1188(24),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(24)
    );
\p_v_v_reg_1225[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_2_reg_1204(25),
      I1 => tmp_4_reg_1188(25),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(25)
    );
\p_v_v_reg_1225[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(2),
      I1 => tmp_4_reg_1188(2),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(2)
    );
\p_v_v_reg_1225[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(3),
      I1 => tmp_4_reg_1188(3),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(3)
    );
\p_v_v_reg_1225[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(4),
      I1 => tmp_4_reg_1188(4),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(4)
    );
\p_v_v_reg_1225[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(5),
      I1 => tmp_4_reg_1188(5),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(5)
    );
\p_v_v_reg_1225[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(6),
      I1 => tmp_4_reg_1188(6),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(6)
    );
\p_v_v_reg_1225[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(7),
      I1 => tmp_4_reg_1188(7),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(7)
    );
\p_v_v_reg_1225[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(8),
      I1 => tmp_4_reg_1188(8),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(8)
    );
\p_v_v_reg_1225[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => tmp_2_reg_1204(9),
      I1 => tmp_4_reg_1188(9),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      O => p_v_v_fu_563_p3(9)
    );
\p_v_v_reg_1225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(0),
      Q => p_v_v_reg_1225(0),
      R => '0'
    );
\p_v_v_reg_1225_reg[10]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(10),
      Q => \p_v_v_reg_1225_reg[10]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(11),
      Q => p_v_v_reg_1225(11),
      R => '0'
    );
\p_v_v_reg_1225_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(12),
      Q => p_v_v_reg_1225(12),
      R => '0'
    );
\p_v_v_reg_1225_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(13),
      Q => p_v_v_reg_1225(13),
      R => '0'
    );
\p_v_v_reg_1225_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(14),
      Q => p_v_v_reg_1225(14),
      R => '0'
    );
\p_v_v_reg_1225_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(15),
      Q => p_v_v_reg_1225(15),
      R => '0'
    );
\p_v_v_reg_1225_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(16),
      Q => p_v_v_reg_1225(16),
      R => '0'
    );
\p_v_v_reg_1225_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(17),
      Q => p_v_v_reg_1225(17),
      R => '0'
    );
\p_v_v_reg_1225_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(18),
      Q => p_v_v_reg_1225(18),
      R => '0'
    );
\p_v_v_reg_1225_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(19),
      Q => p_v_v_reg_1225(19),
      R => '0'
    );
\p_v_v_reg_1225_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(1),
      Q => \p_v_v_reg_1225_reg[1]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(20),
      Q => p_v_v_reg_1225(20),
      R => '0'
    );
\p_v_v_reg_1225_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(21),
      Q => p_v_v_reg_1225(21),
      R => '0'
    );
\p_v_v_reg_1225_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(22),
      Q => p_v_v_reg_1225(22),
      R => '0'
    );
\p_v_v_reg_1225_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(23),
      Q => p_v_v_reg_1225(23),
      R => '0'
    );
\p_v_v_reg_1225_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(24),
      Q => p_v_v_reg_1225(24),
      R => '0'
    );
\p_v_v_reg_1225_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(25),
      Q => p_v_v_reg_1225(25),
      R => '0'
    );
\p_v_v_reg_1225_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(2),
      Q => \p_v_v_reg_1225_reg[2]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(3),
      Q => \p_v_v_reg_1225_reg[3]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(4),
      Q => \p_v_v_reg_1225_reg[4]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(5),
      Q => \p_v_v_reg_1225_reg[5]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(6),
      Q => \p_v_v_reg_1225_reg[6]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(7),
      Q => \p_v_v_reg_1225_reg[7]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[8]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(8),
      Q => \p_v_v_reg_1225_reg[8]_inv_n_0\,
      R => '0'
    );
\p_v_v_reg_1225_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_15,
      D => p_v_v_fu_563_p3(9),
      Q => \p_v_v_reg_1225_reg[9]_inv_n_0\,
      R => '0'
    );
\r_V_tr_0_tr_reg_1074[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(11),
      O => \r_V_tr_0_tr_reg_1074[11]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(10),
      O => \r_V_tr_0_tr_reg_1074[11]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(9),
      O => \r_V_tr_0_tr_reg_1074[11]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(8),
      O => \r_V_tr_0_tr_reg_1074[11]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(15),
      I1 => \p_shl1_reg_1012_reg_n_0_[15]\,
      O => \r_V_tr_0_tr_reg_1074[15]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(14),
      I1 => \p_shl1_reg_1012_reg_n_0_[14]\,
      O => \r_V_tr_0_tr_reg_1074[15]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(13),
      I1 => \p_shl1_reg_1012_reg_n_0_[13]\,
      O => \r_V_tr_0_tr_reg_1074[15]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(12),
      O => \r_V_tr_0_tr_reg_1074[15]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(19),
      I1 => \p_shl1_reg_1012_reg_n_0_[19]\,
      O => \r_V_tr_0_tr_reg_1074[19]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(18),
      I1 => \p_shl1_reg_1012_reg_n_0_[18]\,
      O => \r_V_tr_0_tr_reg_1074[19]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(17),
      I1 => \p_shl1_reg_1012_reg_n_0_[17]\,
      O => \r_V_tr_0_tr_reg_1074[19]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(16),
      I1 => \p_shl1_reg_1012_reg_n_0_[16]\,
      O => \r_V_tr_0_tr_reg_1074[19]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(23),
      I1 => \p_shl1_reg_1012_reg_n_0_[23]\,
      O => \r_V_tr_0_tr_reg_1074[23]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(22),
      I1 => \p_shl1_reg_1012_reg_n_0_[22]\,
      O => \r_V_tr_0_tr_reg_1074[23]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(21),
      I1 => \p_shl1_reg_1012_reg_n_0_[21]\,
      O => \r_V_tr_0_tr_reg_1074[23]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(20),
      I1 => \p_shl1_reg_1012_reg_n_0_[20]\,
      O => \r_V_tr_0_tr_reg_1074[23]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_shl1_reg_1012_reg_n_0_[26]\,
      I1 => p_Val2_6_reg_1040(27),
      O => \r_V_tr_0_tr_reg_1074[27]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_shl1_reg_1012_reg_n_0_[26]\,
      I1 => p_Val2_6_reg_1040(26),
      O => \r_V_tr_0_tr_reg_1074[27]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(25),
      I1 => \p_shl1_reg_1012_reg_n_0_[25]\,
      O => \r_V_tr_0_tr_reg_1074[27]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_reg_1040(24),
      I1 => \p_shl1_reg_1012_reg_n_0_[24]\,
      O => \r_V_tr_0_tr_reg_1074[27]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(3),
      O => \r_V_tr_0_tr_reg_1074[3]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(2),
      O => \r_V_tr_0_tr_reg_1074[3]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(1),
      O => \r_V_tr_0_tr_reg_1074[3]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(0),
      O => \r_V_tr_0_tr_reg_1074[3]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(7),
      O => \r_V_tr_0_tr_reg_1074[7]_i_2_n_0\
    );
\r_V_tr_0_tr_reg_1074[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(6),
      O => \r_V_tr_0_tr_reg_1074[7]_i_3_n_0\
    );
\r_V_tr_0_tr_reg_1074[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(5),
      O => \r_V_tr_0_tr_reg_1074[7]_i_4_n_0\
    );
\r_V_tr_0_tr_reg_1074[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_reg_1040(4),
      O => \r_V_tr_0_tr_reg_1074[7]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(0),
      Q => r_V_tr_0_tr_reg_1074(0),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(10),
      Q => r_V_tr_0_tr_reg_1074(10),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(11),
      Q => r_V_tr_0_tr_reg_1074(11),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_0\,
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1040(11 downto 8),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(11 downto 8),
      S(3) => \r_V_tr_0_tr_reg_1074[11]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[11]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[11]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[11]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(12),
      Q => r_V_tr_0_tr_reg_1074(12),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(13),
      Q => r_V_tr_0_tr_reg_1074(13),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(14),
      Q => r_V_tr_0_tr_reg_1074(14),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(15),
      Q => r_V_tr_0_tr_reg_1074(15),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[11]_i_1_n_0\,
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1040(15 downto 12),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(15 downto 12),
      S(3) => \r_V_tr_0_tr_reg_1074[15]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[15]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[15]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[15]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(16),
      Q => r_V_tr_0_tr_reg_1074(16),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(17),
      Q => r_V_tr_0_tr_reg_1074(17),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(18),
      Q => r_V_tr_0_tr_reg_1074(18),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(19),
      Q => r_V_tr_0_tr_reg_1074(19),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[15]_i_1_n_0\,
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1040(19 downto 16),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(19 downto 16),
      S(3) => \r_V_tr_0_tr_reg_1074[19]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[19]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[19]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[19]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(1),
      Q => r_V_tr_0_tr_reg_1074(1),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(20),
      Q => r_V_tr_0_tr_reg_1074(20),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(21),
      Q => r_V_tr_0_tr_reg_1074(21),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(22),
      Q => r_V_tr_0_tr_reg_1074(22),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(23),
      Q => r_V_tr_0_tr_reg_1074(23),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[19]_i_1_n_0\,
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1040(23 downto 20),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(23 downto 20),
      S(3) => \r_V_tr_0_tr_reg_1074[23]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[23]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[23]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[23]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(24),
      Q => r_V_tr_0_tr_reg_1074(24),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(25),
      Q => r_V_tr_0_tr_reg_1074(25),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(26),
      Q => r_V_tr_0_tr_reg_1074(26),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(27),
      Q => r_V_tr_0_tr_reg_1074(27),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[23]_i_1_n_0\,
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_shl1_reg_1012_reg_n_0_[26]\,
      DI(2 downto 0) => p_Val2_6_reg_1040(26 downto 24),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(27 downto 24),
      S(3) => \r_V_tr_0_tr_reg_1074[27]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[27]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[27]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[27]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(2),
      Q => r_V_tr_0_tr_reg_1074(2),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(3),
      Q => r_V_tr_0_tr_reg_1074(3),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_6_reg_1040(3 downto 0),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(3 downto 0),
      S(3) => \r_V_tr_0_tr_reg_1074[3]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[3]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[3]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[3]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(4),
      Q => r_V_tr_0_tr_reg_1074(4),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(5),
      Q => r_V_tr_0_tr_reg_1074(5),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(6),
      Q => r_V_tr_0_tr_reg_1074(6),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(7),
      Q => r_V_tr_0_tr_reg_1074(7),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[3]_i_1_n_0\,
      CO(3) => \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_0\,
      CO(2) => \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_1\,
      CO(1) => \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_2\,
      CO(0) => \r_V_tr_0_tr_reg_1074_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_reg_1040(7 downto 4),
      O(3 downto 0) => r_V_tr_0_tr_fu_341_p2(7 downto 4),
      S(3) => \r_V_tr_0_tr_reg_1074[7]_i_2_n_0\,
      S(2) => \r_V_tr_0_tr_reg_1074[7]_i_3_n_0\,
      S(1) => \r_V_tr_0_tr_reg_1074[7]_i_4_n_0\,
      S(0) => \r_V_tr_0_tr_reg_1074[7]_i_5_n_0\
    );
\r_V_tr_0_tr_reg_1074_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(8),
      Q => r_V_tr_0_tr_reg_1074(8),
      R => '0'
    );
\r_V_tr_0_tr_reg_1074_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(9),
      Q => r_V_tr_0_tr_reg_1074(9),
      R => '0'
    );
\r_V_tr_1_tr_reg_1022[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(2),
      I1 => tmp_12_cast_fu_266_p1(15),
      O => \r_V_tr_1_tr_reg_1022[15]_i_2_n_0\
    );
\r_V_tr_1_tr_reg_1022[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(1),
      I1 => tmp_12_cast_fu_266_p1(14),
      O => \r_V_tr_1_tr_reg_1022[15]_i_3_n_0\
    );
\r_V_tr_1_tr_reg_1022[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(0),
      I1 => tmp_12_cast_fu_266_p1(13),
      O => \r_V_tr_1_tr_reg_1022[15]_i_4_n_0\
    );
\r_V_tr_1_tr_reg_1022[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(6),
      I1 => tmp_12_cast_fu_266_p1(19),
      O => \r_V_tr_1_tr_reg_1022[19]_i_2_n_0\
    );
\r_V_tr_1_tr_reg_1022[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(5),
      I1 => tmp_12_cast_fu_266_p1(18),
      O => \r_V_tr_1_tr_reg_1022[19]_i_3_n_0\
    );
\r_V_tr_1_tr_reg_1022[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(4),
      I1 => tmp_12_cast_fu_266_p1(17),
      O => \r_V_tr_1_tr_reg_1022[19]_i_4_n_0\
    );
\r_V_tr_1_tr_reg_1022[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(3),
      I1 => tmp_12_cast_fu_266_p1(16),
      O => \r_V_tr_1_tr_reg_1022[19]_i_5_n_0\
    );
\r_V_tr_1_tr_reg_1022[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(10),
      I1 => tmp_12_cast_fu_266_p1(23),
      O => \r_V_tr_1_tr_reg_1022[23]_i_2_n_0\
    );
\r_V_tr_1_tr_reg_1022[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(9),
      I1 => tmp_12_cast_fu_266_p1(22),
      O => \r_V_tr_1_tr_reg_1022[23]_i_3_n_0\
    );
\r_V_tr_1_tr_reg_1022[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(8),
      I1 => tmp_12_cast_fu_266_p1(21),
      O => \r_V_tr_1_tr_reg_1022[23]_i_4_n_0\
    );
\r_V_tr_1_tr_reg_1022[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(7),
      I1 => tmp_12_cast_fu_266_p1(20),
      O => \r_V_tr_1_tr_reg_1022[23]_i_5_n_0\
    );
\r_V_tr_1_tr_reg_1022[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_5_reg_995(13),
      O => \r_V_tr_1_tr_reg_1022[26]_i_3_n_0\
    );
\r_V_tr_1_tr_reg_1022[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(13),
      I1 => tmp_12_cast_fu_266_p1(26),
      O => \r_V_tr_1_tr_reg_1022[26]_i_4_n_0\
    );
\r_V_tr_1_tr_reg_1022[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(12),
      I1 => tmp_12_cast_fu_266_p1(25),
      O => \r_V_tr_1_tr_reg_1022[26]_i_5_n_0\
    );
\r_V_tr_1_tr_reg_1022[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_reg_995(11),
      I1 => tmp_12_cast_fu_266_p1(24),
      O => \r_V_tr_1_tr_reg_1022[26]_i_6_n_0\
    );
\r_V_tr_1_tr_reg_1022_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(13),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[13]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(14),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[14]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(15),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[15]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_0\,
      CO(2) => \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_1\,
      CO(1) => \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_2\,
      CO(0) => \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_5_reg_995(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => r_V_tr_1_tr_fu_274_p2(15 downto 13),
      O(0) => \NLW_r_V_tr_1_tr_reg_1022_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \r_V_tr_1_tr_reg_1022[15]_i_2_n_0\,
      S(2) => \r_V_tr_1_tr_reg_1022[15]_i_3_n_0\,
      S(1) => \r_V_tr_1_tr_reg_1022[15]_i_4_n_0\,
      S(0) => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(16),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[16]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(17),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[17]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(18),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[18]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(19),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[19]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_1_tr_reg_1022_reg[15]_i_1_n_0\,
      CO(3) => \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_0\,
      CO(2) => \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_1\,
      CO(1) => \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_2\,
      CO(0) => \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_reg_995(6 downto 3),
      O(3 downto 0) => r_V_tr_1_tr_fu_274_p2(19 downto 16),
      S(3) => \r_V_tr_1_tr_reg_1022[19]_i_2_n_0\,
      S(2) => \r_V_tr_1_tr_reg_1022[19]_i_3_n_0\,
      S(1) => \r_V_tr_1_tr_reg_1022[19]_i_4_n_0\,
      S(0) => \r_V_tr_1_tr_reg_1022[19]_i_5_n_0\
    );
\r_V_tr_1_tr_reg_1022_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(20),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[20]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(21),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[21]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(22),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[22]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(23),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[23]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_1_tr_reg_1022_reg[19]_i_1_n_0\,
      CO(3) => \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_0\,
      CO(2) => \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_1\,
      CO(1) => \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_2\,
      CO(0) => \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_reg_995(10 downto 7),
      O(3 downto 0) => r_V_tr_1_tr_fu_274_p2(23 downto 20),
      S(3) => \r_V_tr_1_tr_reg_1022[23]_i_2_n_0\,
      S(2) => \r_V_tr_1_tr_reg_1022[23]_i_3_n_0\,
      S(1) => \r_V_tr_1_tr_reg_1022[23]_i_4_n_0\,
      S(0) => \r_V_tr_1_tr_reg_1022[23]_i_5_n_0\
    );
\r_V_tr_1_tr_reg_1022_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(24),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[24]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(25),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[25]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(26),
      Q => \r_V_tr_1_tr_reg_1022_reg_n_0_[26]\,
      R => '0'
    );
\r_V_tr_1_tr_reg_1022_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_1_tr_reg_1022_reg[23]_i_1_n_0\,
      CO(3) => \NLW_r_V_tr_1_tr_reg_1022_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_1\,
      CO(1) => \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_2\,
      CO(0) => \r_V_tr_1_tr_reg_1022_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_V_tr_1_tr_reg_1022[26]_i_3_n_0\,
      DI(1 downto 0) => tmp_5_reg_995(12 downto 11),
      O(3 downto 0) => r_V_tr_1_tr_fu_274_p2(27 downto 24),
      S(3) => '1',
      S(2) => \r_V_tr_1_tr_reg_1022[26]_i_4_n_0\,
      S(1) => \r_V_tr_1_tr_reg_1022[26]_i_5_n_0\,
      S(0) => \r_V_tr_1_tr_reg_1022[26]_i_6_n_0\
    );
\r_V_tr_2_tr_reg_1110[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(11),
      O => \r_V_tr_2_tr_reg_1110[11]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(10),
      O => \r_V_tr_2_tr_reg_1110[11]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(9),
      O => \r_V_tr_2_tr_reg_1110[11]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(8),
      O => \r_V_tr_2_tr_reg_1110[11]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(15),
      I1 => \tmp_9_cast_reg_1067_reg__0\(2),
      O => \r_V_tr_2_tr_reg_1110[15]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(14),
      I1 => \tmp_9_cast_reg_1067_reg__0\(1),
      O => \r_V_tr_2_tr_reg_1110[15]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(13),
      I1 => \tmp_9_cast_reg_1067_reg__0\(0),
      O => \r_V_tr_2_tr_reg_1110[15]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(12),
      O => \r_V_tr_2_tr_reg_1110[15]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(19),
      I1 => \tmp_9_cast_reg_1067_reg__0\(6),
      O => \r_V_tr_2_tr_reg_1110[19]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(18),
      I1 => \tmp_9_cast_reg_1067_reg__0\(5),
      O => \r_V_tr_2_tr_reg_1110[19]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(17),
      I1 => \tmp_9_cast_reg_1067_reg__0\(4),
      O => \r_V_tr_2_tr_reg_1110[19]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(16),
      I1 => \tmp_9_cast_reg_1067_reg__0\(3),
      O => \r_V_tr_2_tr_reg_1110[19]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(23),
      I1 => \tmp_9_cast_reg_1067_reg__0\(10),
      O => \r_V_tr_2_tr_reg_1110[23]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(22),
      I1 => \tmp_9_cast_reg_1067_reg__0\(9),
      O => \r_V_tr_2_tr_reg_1110[23]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(21),
      I1 => \tmp_9_cast_reg_1067_reg__0\(8),
      O => \r_V_tr_2_tr_reg_1110[23]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(20),
      I1 => \tmp_9_cast_reg_1067_reg__0\(7),
      O => \r_V_tr_2_tr_reg_1110[23]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(13),
      I1 => p_Val2_6_2_reg_1085(27),
      O => \r_V_tr_2_tr_reg_1110[27]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(26),
      I1 => \tmp_9_cast_reg_1067_reg__0\(13),
      O => \r_V_tr_2_tr_reg_1110[27]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(25),
      I1 => \tmp_9_cast_reg_1067_reg__0\(12),
      O => \r_V_tr_2_tr_reg_1110[27]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(24),
      I1 => \tmp_9_cast_reg_1067_reg__0\(11),
      O => \r_V_tr_2_tr_reg_1110[27]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(3),
      O => \r_V_tr_2_tr_reg_1110[3]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(2),
      O => \r_V_tr_2_tr_reg_1110[3]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(1),
      O => \r_V_tr_2_tr_reg_1110[3]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(0),
      O => \r_V_tr_2_tr_reg_1110[3]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(7),
      O => \r_V_tr_2_tr_reg_1110[7]_i_2_n_0\
    );
\r_V_tr_2_tr_reg_1110[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(6),
      O => \r_V_tr_2_tr_reg_1110[7]_i_3_n_0\
    );
\r_V_tr_2_tr_reg_1110[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(5),
      O => \r_V_tr_2_tr_reg_1110[7]_i_4_n_0\
    );
\r_V_tr_2_tr_reg_1110[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_2_reg_1085(4),
      O => \r_V_tr_2_tr_reg_1110[7]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(0),
      Q => r_V_tr_2_tr_reg_1110(0),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(10),
      Q => r_V_tr_2_tr_reg_1110(10),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(11),
      Q => r_V_tr_2_tr_reg_1110(11),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_0\,
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1085(11 downto 8),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(11 downto 8),
      S(3) => \r_V_tr_2_tr_reg_1110[11]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[11]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[11]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[11]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(12),
      Q => r_V_tr_2_tr_reg_1110(12),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(13),
      Q => r_V_tr_2_tr_reg_1110(13),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(14),
      Q => r_V_tr_2_tr_reg_1110(14),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(15),
      Q => r_V_tr_2_tr_reg_1110(15),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[11]_i_1_n_0\,
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1085(15 downto 12),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(15 downto 12),
      S(3) => \r_V_tr_2_tr_reg_1110[15]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[15]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[15]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[15]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(16),
      Q => r_V_tr_2_tr_reg_1110(16),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(17),
      Q => r_V_tr_2_tr_reg_1110(17),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(18),
      Q => r_V_tr_2_tr_reg_1110(18),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(19),
      Q => r_V_tr_2_tr_reg_1110(19),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[15]_i_1_n_0\,
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1085(19 downto 16),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(19 downto 16),
      S(3) => \r_V_tr_2_tr_reg_1110[19]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[19]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[19]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[19]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(1),
      Q => r_V_tr_2_tr_reg_1110(1),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(20),
      Q => r_V_tr_2_tr_reg_1110(20),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(21),
      Q => r_V_tr_2_tr_reg_1110(21),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(22),
      Q => r_V_tr_2_tr_reg_1110(22),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(23),
      Q => r_V_tr_2_tr_reg_1110(23),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[19]_i_1_n_0\,
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1085(23 downto 20),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(23 downto 20),
      S(3) => \r_V_tr_2_tr_reg_1110[23]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[23]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[23]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[23]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(24),
      Q => r_V_tr_2_tr_reg_1110(24),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(25),
      Q => r_V_tr_2_tr_reg_1110(25),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(26),
      Q => r_V_tr_2_tr_reg_1110(26),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(27),
      Q => r_V_tr_2_tr_reg_1110(27),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[23]_i_1_n_0\,
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_9_cast_reg_1067_reg__0\(13),
      DI(2 downto 0) => p_Val2_6_2_reg_1085(26 downto 24),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(27 downto 24),
      S(3) => \r_V_tr_2_tr_reg_1110[27]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[27]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[27]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[27]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(2),
      Q => r_V_tr_2_tr_reg_1110(2),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(3),
      Q => r_V_tr_2_tr_reg_1110(3),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_6_2_reg_1085(3 downto 0),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(3 downto 0),
      S(3) => \r_V_tr_2_tr_reg_1110[3]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[3]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[3]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[3]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(4),
      Q => r_V_tr_2_tr_reg_1110(4),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(5),
      Q => r_V_tr_2_tr_reg_1110(5),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(6),
      Q => r_V_tr_2_tr_reg_1110(6),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(7),
      Q => r_V_tr_2_tr_reg_1110(7),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[3]_i_1_n_0\,
      CO(3) => \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_0\,
      CO(2) => \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_1\,
      CO(1) => \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_2\,
      CO(0) => \r_V_tr_2_tr_reg_1110_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_6_2_reg_1085(7 downto 4),
      O(3 downto 0) => r_V_tr_2_tr_fu_396_p2(7 downto 4),
      S(3) => \r_V_tr_2_tr_reg_1110[7]_i_2_n_0\,
      S(2) => \r_V_tr_2_tr_reg_1110[7]_i_3_n_0\,
      S(1) => \r_V_tr_2_tr_reg_1110[7]_i_4_n_0\,
      S(0) => \r_V_tr_2_tr_reg_1110[7]_i_5_n_0\
    );
\r_V_tr_2_tr_reg_1110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(8),
      Q => r_V_tr_2_tr_reg_1110(8),
      R => '0'
    );
\r_V_tr_2_tr_reg_1110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(9),
      Q => r_V_tr_2_tr_reg_1110(9),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(0),
      I1 => p_Val2_6_3_reg_1090(13),
      O => r_V_tr_3_tr_fu_412_p2(13)
    );
\r_V_tr_3_tr_reg_1121[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(3),
      I1 => p_Val2_6_3_reg_1090(16),
      O => \r_V_tr_3_tr_reg_1121[16]_i_2_n_0\
    );
\r_V_tr_3_tr_reg_1121[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(2),
      I1 => p_Val2_6_3_reg_1090(15),
      O => \r_V_tr_3_tr_reg_1121[16]_i_3_n_0\
    );
\r_V_tr_3_tr_reg_1121[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(1),
      I1 => p_Val2_6_3_reg_1090(14),
      O => \r_V_tr_3_tr_reg_1121[16]_i_4_n_0\
    );
\r_V_tr_3_tr_reg_1121[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(0),
      I1 => p_Val2_6_3_reg_1090(13),
      O => \r_V_tr_3_tr_reg_1121[16]_i_5_n_0\
    );
\r_V_tr_3_tr_reg_1121[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(7),
      I1 => p_Val2_6_3_reg_1090(20),
      O => \r_V_tr_3_tr_reg_1121[20]_i_2_n_0\
    );
\r_V_tr_3_tr_reg_1121[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(6),
      I1 => p_Val2_6_3_reg_1090(19),
      O => \r_V_tr_3_tr_reg_1121[20]_i_3_n_0\
    );
\r_V_tr_3_tr_reg_1121[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(5),
      I1 => p_Val2_6_3_reg_1090(18),
      O => \r_V_tr_3_tr_reg_1121[20]_i_4_n_0\
    );
\r_V_tr_3_tr_reg_1121[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(4),
      I1 => p_Val2_6_3_reg_1090(17),
      O => \r_V_tr_3_tr_reg_1121[20]_i_5_n_0\
    );
\r_V_tr_3_tr_reg_1121[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(11),
      I1 => p_Val2_6_3_reg_1090(24),
      O => \r_V_tr_3_tr_reg_1121[24]_i_2_n_0\
    );
\r_V_tr_3_tr_reg_1121[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(10),
      I1 => p_Val2_6_3_reg_1090(23),
      O => \r_V_tr_3_tr_reg_1121[24]_i_3_n_0\
    );
\r_V_tr_3_tr_reg_1121[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(9),
      I1 => p_Val2_6_3_reg_1090(22),
      O => \r_V_tr_3_tr_reg_1121[24]_i_4_n_0\
    );
\r_V_tr_3_tr_reg_1121[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(8),
      I1 => p_Val2_6_3_reg_1090(21),
      O => \r_V_tr_3_tr_reg_1121[24]_i_5_n_0\
    );
\r_V_tr_3_tr_reg_1121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(0),
      Q => r_V_tr_3_tr_reg_1121(0),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(10),
      Q => r_V_tr_3_tr_reg_1121(10),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(11),
      Q => r_V_tr_3_tr_reg_1121(11),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(12),
      Q => r_V_tr_3_tr_reg_1121(12),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(13),
      Q => r_V_tr_3_tr_reg_1121(13),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(14),
      Q => r_V_tr_3_tr_reg_1121(14),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(15),
      Q => r_V_tr_3_tr_reg_1121(15),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(16),
      Q => r_V_tr_3_tr_reg_1121(16),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_0\,
      CO(2) => \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_1\,
      CO(1) => \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_2\,
      CO(0) => \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_9_cast_reg_1067_reg__0\(3 downto 0),
      O(3 downto 1) => r_V_tr_3_tr_fu_412_p2(16 downto 14),
      O(0) => \NLW_r_V_tr_3_tr_reg_1121_reg[16]_i_1_O_UNCONNECTED\(0),
      S(3) => \r_V_tr_3_tr_reg_1121[16]_i_2_n_0\,
      S(2) => \r_V_tr_3_tr_reg_1121[16]_i_3_n_0\,
      S(1) => \r_V_tr_3_tr_reg_1121[16]_i_4_n_0\,
      S(0) => \r_V_tr_3_tr_reg_1121[16]_i_5_n_0\
    );
\r_V_tr_3_tr_reg_1121_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(17),
      Q => r_V_tr_3_tr_reg_1121(17),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(18),
      Q => r_V_tr_3_tr_reg_1121(18),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(19),
      Q => r_V_tr_3_tr_reg_1121(19),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(1),
      Q => r_V_tr_3_tr_reg_1121(1),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(20),
      Q => r_V_tr_3_tr_reg_1121(20),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_3_tr_reg_1121_reg[16]_i_1_n_0\,
      CO(3) => \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_0\,
      CO(2) => \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_1\,
      CO(1) => \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_2\,
      CO(0) => \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_9_cast_reg_1067_reg__0\(7 downto 4),
      O(3 downto 0) => r_V_tr_3_tr_fu_412_p2(20 downto 17),
      S(3) => \r_V_tr_3_tr_reg_1121[20]_i_2_n_0\,
      S(2) => \r_V_tr_3_tr_reg_1121[20]_i_3_n_0\,
      S(1) => \r_V_tr_3_tr_reg_1121[20]_i_4_n_0\,
      S(0) => \r_V_tr_3_tr_reg_1121[20]_i_5_n_0\
    );
\r_V_tr_3_tr_reg_1121_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(21),
      Q => r_V_tr_3_tr_reg_1121(21),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(22),
      Q => r_V_tr_3_tr_reg_1121(22),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(23),
      Q => r_V_tr_3_tr_reg_1121(23),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(24),
      Q => r_V_tr_3_tr_reg_1121(24),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_3_tr_reg_1121_reg[20]_i_1_n_0\,
      CO(3) => \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_0\,
      CO(2) => \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_1\,
      CO(1) => \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_2\,
      CO(0) => \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_9_cast_reg_1067_reg__0\(11 downto 8),
      O(3 downto 0) => r_V_tr_3_tr_fu_412_p2(24 downto 21),
      S(3) => \r_V_tr_3_tr_reg_1121[24]_i_2_n_0\,
      S(2) => \r_V_tr_3_tr_reg_1121[24]_i_3_n_0\,
      S(1) => \r_V_tr_3_tr_reg_1121[24]_i_4_n_0\,
      S(0) => \r_V_tr_3_tr_reg_1121[24]_i_5_n_0\
    );
\r_V_tr_3_tr_reg_1121_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(25),
      Q => r_V_tr_3_tr_reg_1121(25),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(26),
      Q => r_V_tr_3_tr_reg_1121(26),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(27),
      Q => r_V_tr_3_tr_reg_1121(27),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(2),
      Q => r_V_tr_3_tr_reg_1121(2),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(3),
      Q => r_V_tr_3_tr_reg_1121(3),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(4),
      Q => r_V_tr_3_tr_reg_1121(4),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(5),
      Q => r_V_tr_3_tr_reg_1121(5),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(6),
      Q => r_V_tr_3_tr_reg_1121(6),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(7),
      Q => r_V_tr_3_tr_reg_1121(7),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(8),
      Q => r_V_tr_3_tr_reg_1121(8),
      R => '0'
    );
\r_V_tr_3_tr_reg_1121_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_3_reg_1090(9),
      Q => r_V_tr_3_tr_reg_1121(9),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(0),
      I1 => p_Val2_6_5_reg_1100(13),
      O => \r_V_tr_5_tr_reg_1132[13]_i_1_n_0\
    );
\r_V_tr_5_tr_reg_1132[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(3),
      I1 => p_Val2_6_5_reg_1100(16),
      O => \r_V_tr_5_tr_reg_1132[16]_i_2_n_0\
    );
\r_V_tr_5_tr_reg_1132[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(2),
      I1 => p_Val2_6_5_reg_1100(15),
      O => \r_V_tr_5_tr_reg_1132[16]_i_3_n_0\
    );
\r_V_tr_5_tr_reg_1132[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(1),
      I1 => p_Val2_6_5_reg_1100(14),
      O => \r_V_tr_5_tr_reg_1132[16]_i_4_n_0\
    );
\r_V_tr_5_tr_reg_1132[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(0),
      I1 => p_Val2_6_5_reg_1100(13),
      O => \r_V_tr_5_tr_reg_1132[16]_i_5_n_0\
    );
\r_V_tr_5_tr_reg_1132[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(7),
      I1 => p_Val2_6_5_reg_1100(20),
      O => \r_V_tr_5_tr_reg_1132[20]_i_2_n_0\
    );
\r_V_tr_5_tr_reg_1132[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(6),
      I1 => p_Val2_6_5_reg_1100(19),
      O => \r_V_tr_5_tr_reg_1132[20]_i_3_n_0\
    );
\r_V_tr_5_tr_reg_1132[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(5),
      I1 => p_Val2_6_5_reg_1100(18),
      O => \r_V_tr_5_tr_reg_1132[20]_i_4_n_0\
    );
\r_V_tr_5_tr_reg_1132[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(4),
      I1 => p_Val2_6_5_reg_1100(17),
      O => \r_V_tr_5_tr_reg_1132[20]_i_5_n_0\
    );
\r_V_tr_5_tr_reg_1132[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(11),
      I1 => p_Val2_6_5_reg_1100(24),
      O => \r_V_tr_5_tr_reg_1132[24]_i_2_n_0\
    );
\r_V_tr_5_tr_reg_1132[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(10),
      I1 => p_Val2_6_5_reg_1100(23),
      O => \r_V_tr_5_tr_reg_1132[24]_i_3_n_0\
    );
\r_V_tr_5_tr_reg_1132[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(9),
      I1 => p_Val2_6_5_reg_1100(22),
      O => \r_V_tr_5_tr_reg_1132[24]_i_4_n_0\
    );
\r_V_tr_5_tr_reg_1132[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(8),
      I1 => p_Val2_6_5_reg_1100(21),
      O => \r_V_tr_5_tr_reg_1132[24]_i_5_n_0\
    );
\r_V_tr_5_tr_reg_1132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(0),
      Q => r_V_tr_5_tr_reg_1132(0),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(10),
      Q => r_V_tr_5_tr_reg_1132(10),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(11),
      Q => r_V_tr_5_tr_reg_1132(11),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(12),
      Q => r_V_tr_5_tr_reg_1132(12),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132[13]_i_1_n_0\,
      Q => r_V_tr_5_tr_reg_1132(13),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_6\,
      Q => r_V_tr_5_tr_reg_1132(14),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_5\,
      Q => r_V_tr_5_tr_reg_1132(15),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_4\,
      Q => r_V_tr_5_tr_reg_1132(16),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_0\,
      CO(2) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_1\,
      CO(1) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_2\,
      CO(0) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_9_cast_reg_1067_reg__0\(3 downto 0),
      O(3) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_4\,
      O(2) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_5\,
      O(1) => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_6\,
      O(0) => \NLW_r_V_tr_5_tr_reg_1132_reg[16]_i_1_O_UNCONNECTED\(0),
      S(3) => \r_V_tr_5_tr_reg_1132[16]_i_2_n_0\,
      S(2) => \r_V_tr_5_tr_reg_1132[16]_i_3_n_0\,
      S(1) => \r_V_tr_5_tr_reg_1132[16]_i_4_n_0\,
      S(0) => \r_V_tr_5_tr_reg_1132[16]_i_5_n_0\
    );
\r_V_tr_5_tr_reg_1132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_7\,
      Q => r_V_tr_5_tr_reg_1132(17),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_6\,
      Q => r_V_tr_5_tr_reg_1132(18),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_5\,
      Q => r_V_tr_5_tr_reg_1132(19),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(1),
      Q => r_V_tr_5_tr_reg_1132(1),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_4\,
      Q => r_V_tr_5_tr_reg_1132(20),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_5_tr_reg_1132_reg[16]_i_1_n_0\,
      CO(3) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_0\,
      CO(2) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_1\,
      CO(1) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_2\,
      CO(0) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_9_cast_reg_1067_reg__0\(7 downto 4),
      O(3) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_4\,
      O(2) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_5\,
      O(1) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_6\,
      O(0) => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_7\,
      S(3) => \r_V_tr_5_tr_reg_1132[20]_i_2_n_0\,
      S(2) => \r_V_tr_5_tr_reg_1132[20]_i_3_n_0\,
      S(1) => \r_V_tr_5_tr_reg_1132[20]_i_4_n_0\,
      S(0) => \r_V_tr_5_tr_reg_1132[20]_i_5_n_0\
    );
\r_V_tr_5_tr_reg_1132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_7\,
      Q => r_V_tr_5_tr_reg_1132(21),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_6\,
      Q => r_V_tr_5_tr_reg_1132(22),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_5\,
      Q => r_V_tr_5_tr_reg_1132(23),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_4\,
      Q => r_V_tr_5_tr_reg_1132(24),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_5_tr_reg_1132_reg[20]_i_1_n_0\,
      CO(3) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_0\,
      CO(2) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_1\,
      CO(1) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_2\,
      CO(0) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_9_cast_reg_1067_reg__0\(11 downto 8),
      O(3) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_4\,
      O(2) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_5\,
      O(1) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_6\,
      O(0) => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_7\,
      S(3) => \r_V_tr_5_tr_reg_1132[24]_i_2_n_0\,
      S(2) => \r_V_tr_5_tr_reg_1132[24]_i_3_n_0\,
      S(1) => \r_V_tr_5_tr_reg_1132[24]_i_4_n_0\,
      S(0) => \r_V_tr_5_tr_reg_1132[24]_i_5_n_0\
    );
\r_V_tr_5_tr_reg_1132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \tmp_36_reg_1137_reg[0]_i_2_n_7\,
      Q => r_V_tr_5_tr_reg_1132(25),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \tmp_36_reg_1137_reg[0]_i_2_n_6\,
      Q => r_V_tr_5_tr_reg_1132(26),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => \tmp_36_reg_1137_reg[0]_i_2_n_5\,
      Q => r_V_tr_5_tr_reg_1132(27),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(2),
      Q => r_V_tr_5_tr_reg_1132(2),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(3),
      Q => r_V_tr_5_tr_reg_1132(3),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(4),
      Q => r_V_tr_5_tr_reg_1132(4),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(5),
      Q => r_V_tr_5_tr_reg_1132(5),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(6),
      Q => r_V_tr_5_tr_reg_1132(6),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(7),
      Q => r_V_tr_5_tr_reg_1132(7),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(8),
      Q => r_V_tr_5_tr_reg_1132(8),
      R => '0'
    );
\r_V_tr_5_tr_reg_1132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_6_5_reg_1100(9),
      Q => r_V_tr_5_tr_reg_1132(9),
      R => '0'
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_59,
      Q => \rdata_reg[0]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_49,
      Q => \rdata_reg[10]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_48,
      Q => \rdata_reg[11]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_47,
      Q => \rdata_reg[12]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_46,
      Q => \rdata_reg[13]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_45,
      Q => \rdata_reg[14]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_44,
      Q => \rdata_reg[15]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_43,
      Q => \rdata_reg[16]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_42,
      Q => \rdata_reg[17]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_41,
      Q => \rdata_reg[18]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_40,
      Q => \rdata_reg[19]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[1]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_58,
      Q => \rdata_reg[1]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_39,
      Q => \rdata_reg[20]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_38,
      Q => \rdata_reg[21]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_37,
      Q => \rdata_reg[22]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_36,
      Q => \rdata_reg[23]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_35,
      Q => \rdata_reg[24]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_34,
      Q => \rdata_reg[25]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_33,
      Q => \rdata_reg[26]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_32,
      Q => \rdata_reg[27]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_31,
      Q => \rdata_reg[28]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_30,
      Q => \rdata_reg[29]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_57,
      Q => \rdata_reg[2]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_29,
      Q => \rdata_reg[30]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mixer_AXILiteS_s_axi_U_n_61,
      Q => \rdata_reg[31]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_28,
      Q => \rdata_reg[31]_i_5_n_0\,
      R => '0'
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_56,
      Q => \rdata_reg[3]_i_3_n_0\,
      R => '0'
    );
\rdata_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_55,
      Q => \rdata_reg[4]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_54,
      Q => \rdata_reg[5]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_53,
      Q => \rdata_reg[6]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_52,
      Q => \rdata_reg[7]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_51,
      Q => \rdata_reg[8]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_50,
      Q => \rdata_reg[9]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(2),
      Q => tmp_12_cast_fu_266_p1(13),
      R => '0'
    );
\reg_243_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_13,
      Q => \reg_243_reg[0]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_27,
      Q => \reg_243_reg[0]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(12),
      Q => tmp_12_cast_fu_266_p1(23),
      R => '0'
    );
\reg_243_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_3,
      Q => \reg_243_reg[10]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[10]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_17,
      Q => \reg_243_reg[10]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(13),
      Q => tmp_12_cast_fu_266_p1(24),
      R => '0'
    );
\reg_243_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_2,
      Q => \reg_243_reg[11]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[11]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_16,
      Q => \reg_243_reg[11]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(14),
      Q => tmp_12_cast_fu_266_p1(25),
      R => '0'
    );
\reg_243_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_1,
      Q => \reg_243_reg[12]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[12]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_15,
      Q => \reg_243_reg[12]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(15),
      Q => tmp_12_cast_fu_266_p1(26),
      R => '0'
    );
\reg_243_reg[13]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_0,
      Q => \reg_243_reg[13]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[13]_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regs_in_V_ce0,
      Q => \reg_243_reg[13]_i_4_n_0\,
      R => '0'
    );
\reg_243_reg[13]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_14,
      Q => \reg_243_reg[13]_i_5_n_0\,
      R => '0'
    );
\reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(3),
      Q => tmp_12_cast_fu_266_p1(14),
      R => '0'
    );
\reg_243_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_12,
      Q => \reg_243_reg[1]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[1]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_26,
      Q => \reg_243_reg[1]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(4),
      Q => tmp_12_cast_fu_266_p1(15),
      R => '0'
    );
\reg_243_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_11,
      Q => \reg_243_reg[2]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_25,
      Q => \reg_243_reg[2]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(5),
      Q => tmp_12_cast_fu_266_p1(16),
      R => '0'
    );
\reg_243_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_10,
      Q => \reg_243_reg[3]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_24,
      Q => \reg_243_reg[3]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(6),
      Q => tmp_12_cast_fu_266_p1(17),
      R => '0'
    );
\reg_243_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_9,
      Q => \reg_243_reg[4]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[4]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_23,
      Q => \reg_243_reg[4]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(7),
      Q => tmp_12_cast_fu_266_p1(18),
      R => '0'
    );
\reg_243_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_8,
      Q => \reg_243_reg[5]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[5]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_22,
      Q => \reg_243_reg[5]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(8),
      Q => tmp_12_cast_fu_266_p1(19),
      R => '0'
    );
\reg_243_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_7,
      Q => \reg_243_reg[6]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[6]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_21,
      Q => \reg_243_reg[6]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(9),
      Q => tmp_12_cast_fu_266_p1(20),
      R => '0'
    );
\reg_243_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_6,
      Q => \reg_243_reg[7]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[7]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_20,
      Q => \reg_243_reg[7]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(10),
      Q => tmp_12_cast_fu_266_p1(21),
      R => '0'
    );
\reg_243_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_5,
      Q => \reg_243_reg[8]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[8]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_19,
      Q => \reg_243_reg[8]_i_3_n_0\,
      R => '0'
    );
\reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2430,
      D => regs_in_V_q0(11),
      Q => tmp_12_cast_fu_266_p1(22),
      R => '0'
    );
\reg_243_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_4,
      Q => \reg_243_reg[9]_i_2_n_0\,
      R => '0'
    );
\reg_243_reg[9]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_243_reg[13]_i_4_n_0\,
      D => mixer_AXILiteS_s_axi_U_n_18,
      Q => \reg_243_reg[9]_i_3_n_0\,
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti2_reg_1231(11),
      I1 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I2 => p_v1_v_reg_1193(11),
      O => tmp_15_fu_630_p3(11)
    );
\scaled_power_V_1_cas_reg_1269[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(23),
      I1 => p_v1_v_reg_1193(23),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(23),
      O => \scaled_power_V_1_cas_reg_1269[12]_i_2_n_0\
    );
\scaled_power_V_1_cas_reg_1269[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(22),
      I1 => p_v1_v_reg_1193(22),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(22),
      O => \scaled_power_V_1_cas_reg_1269[12]_i_3_n_0\
    );
\scaled_power_V_1_cas_reg_1269[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(21),
      I1 => p_v1_v_reg_1193(21),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(21),
      O => \scaled_power_V_1_cas_reg_1269[12]_i_4_n_0\
    );
\scaled_power_V_1_cas_reg_1269[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(20),
      I1 => p_v1_v_reg_1193(20),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(20),
      O => \scaled_power_V_1_cas_reg_1269[12]_i_5_n_0\
    );
\scaled_power_V_1_cas_reg_1269[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(15),
      I1 => p_v1_v_reg_1193(15),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(15),
      O => \scaled_power_V_1_cas_reg_1269[4]_i_2_n_0\
    );
\scaled_power_V_1_cas_reg_1269[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(14),
      I1 => p_v1_v_reg_1193(14),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(14),
      O => \scaled_power_V_1_cas_reg_1269[4]_i_3_n_0\
    );
\scaled_power_V_1_cas_reg_1269[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(13),
      I1 => p_v1_v_reg_1193(13),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(13),
      O => \scaled_power_V_1_cas_reg_1269[4]_i_4_n_0\
    );
\scaled_power_V_1_cas_reg_1269[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti2_reg_1231(12),
      I1 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I2 => p_v1_v_reg_1193(12),
      O => \tmp_15_fu_630_p3__0\(12)
    );
\scaled_power_V_1_cas_reg_1269[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(19),
      I1 => p_v1_v_reg_1193(19),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(19),
      O => \scaled_power_V_1_cas_reg_1269[8]_i_2_n_0\
    );
\scaled_power_V_1_cas_reg_1269[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(18),
      I1 => p_v1_v_reg_1193(18),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(18),
      O => \scaled_power_V_1_cas_reg_1269[8]_i_3_n_0\
    );
\scaled_power_V_1_cas_reg_1269[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(17),
      I1 => p_v1_v_reg_1193(17),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(17),
      O => \scaled_power_V_1_cas_reg_1269[8]_i_4_n_0\
    );
\scaled_power_V_1_cas_reg_1269[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(16),
      I1 => p_v1_v_reg_1193(16),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(16),
      O => \scaled_power_V_1_cas_reg_1269[8]_i_5_n_0\
    );
\scaled_power_V_1_cas_reg_1269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_15_fu_630_p3(11),
      Q => scaled_power_V_1_cas_reg_1269(0),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(21),
      Q => scaled_power_V_1_cas_reg_1269(10),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(22),
      Q => scaled_power_V_1_cas_reg_1269(11),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(23),
      Q => scaled_power_V_1_cas_reg_1269(12),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_0\,
      CO(3) => \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_0\,
      CO(2) => \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_1\,
      CO(1) => \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_2\,
      CO(0) => \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_fu_620_p3(23 downto 20),
      O(3 downto 0) => p_Val2_10_1_fu_636_p2(23 downto 20),
      S(3) => \scaled_power_V_1_cas_reg_1269[12]_i_2_n_0\,
      S(2) => \scaled_power_V_1_cas_reg_1269[12]_i_3_n_0\,
      S(1) => \scaled_power_V_1_cas_reg_1269[12]_i_4_n_0\,
      S(0) => \scaled_power_V_1_cas_reg_1269[12]_i_5_n_0\
    );
\scaled_power_V_1_cas_reg_1269_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(24),
      Q => scaled_power_V_1_cas_reg_1269(13),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(25),
      Q => scaled_power_V_1_cas_reg_1269(14),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(12),
      Q => scaled_power_V_1_cas_reg_1269(1),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(13),
      Q => scaled_power_V_1_cas_reg_1269(2),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(14),
      Q => scaled_power_V_1_cas_reg_1269(3),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(15),
      Q => scaled_power_V_1_cas_reg_1269(4),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_0\,
      CO(2) => \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_1\,
      CO(1) => \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_2\,
      CO(0) => \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_8_fu_620_p3(15 downto 13),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_10_1_fu_636_p2(15 downto 12),
      S(3) => \scaled_power_V_1_cas_reg_1269[4]_i_2_n_0\,
      S(2) => \scaled_power_V_1_cas_reg_1269[4]_i_3_n_0\,
      S(1) => \scaled_power_V_1_cas_reg_1269[4]_i_4_n_0\,
      S(0) => \tmp_15_fu_630_p3__0\(12)
    );
\scaled_power_V_1_cas_reg_1269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(16),
      Q => scaled_power_V_1_cas_reg_1269(5),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(17),
      Q => scaled_power_V_1_cas_reg_1269(6),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(18),
      Q => scaled_power_V_1_cas_reg_1269(7),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(19),
      Q => scaled_power_V_1_cas_reg_1269(8),
      R => '0'
    );
\scaled_power_V_1_cas_reg_1269_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_1_cas_reg_1269_reg[4]_i_1_n_0\,
      CO(3) => \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_0\,
      CO(2) => \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_1\,
      CO(1) => \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_2\,
      CO(0) => \scaled_power_V_1_cas_reg_1269_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_fu_620_p3(19 downto 16),
      O(3 downto 0) => p_Val2_10_1_fu_636_p2(19 downto 16),
      S(3) => \scaled_power_V_1_cas_reg_1269[8]_i_2_n_0\,
      S(2) => \scaled_power_V_1_cas_reg_1269[8]_i_3_n_0\,
      S(1) => \scaled_power_V_1_cas_reg_1269[8]_i_4_n_0\,
      S(0) => \scaled_power_V_1_cas_reg_1269[8]_i_5_n_0\
    );
\scaled_power_V_1_cas_reg_1269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(20),
      Q => scaled_power_V_1_cas_reg_1269(9),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti3_reg_1325(11),
      I1 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I2 => p_v2_v_reg_1279(11),
      O => tmp_21_fu_805_p3(11)
    );
\scaled_power_V_2_cas_reg_1351[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(24),
      I1 => p_v2_v_reg_1279(24),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(24),
      O => \scaled_power_V_2_cas_reg_1351[13]_i_2_n_0\
    );
\scaled_power_V_2_cas_reg_1351[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(23),
      I1 => p_v2_v_reg_1279(23),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(23),
      O => \scaled_power_V_2_cas_reg_1351[13]_i_3_n_0\
    );
\scaled_power_V_2_cas_reg_1351[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(22),
      I1 => p_v2_v_reg_1279(22),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(22),
      O => \scaled_power_V_2_cas_reg_1351[13]_i_4_n_0\
    );
\scaled_power_V_2_cas_reg_1351[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(21),
      I1 => p_v2_v_reg_1279(21),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(21),
      O => \scaled_power_V_2_cas_reg_1351[13]_i_5_n_0\
    );
\scaled_power_V_2_cas_reg_1351[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti3_reg_1325(12),
      I1 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I2 => p_v2_v_reg_1279(12),
      O => tmp_21_fu_805_p3(12)
    );
\scaled_power_V_2_cas_reg_1351[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v2_v_reg_1279(13),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(13),
      O => p_Val2_10_2_fu_811_p2(13)
    );
\scaled_power_V_2_cas_reg_1351[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(16),
      I1 => p_v2_v_reg_1279(16),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(16),
      O => \scaled_power_V_2_cas_reg_1351[5]_i_2_n_0\
    );
\scaled_power_V_2_cas_reg_1351[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(15),
      I1 => p_v2_v_reg_1279(15),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(15),
      O => \scaled_power_V_2_cas_reg_1351[5]_i_3_n_0\
    );
\scaled_power_V_2_cas_reg_1351[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(14),
      I1 => p_v2_v_reg_1279(14),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(14),
      O => \scaled_power_V_2_cas_reg_1351[5]_i_4_n_0\
    );
\scaled_power_V_2_cas_reg_1351[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v2_v_reg_1279(13),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(13),
      O => \scaled_power_V_2_cas_reg_1351[5]_i_5_n_0\
    );
\scaled_power_V_2_cas_reg_1351[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(20),
      I1 => p_v2_v_reg_1279(20),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(20),
      O => \scaled_power_V_2_cas_reg_1351[9]_i_2_n_0\
    );
\scaled_power_V_2_cas_reg_1351[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(19),
      I1 => p_v2_v_reg_1279(19),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(19),
      O => \scaled_power_V_2_cas_reg_1351[9]_i_3_n_0\
    );
\scaled_power_V_2_cas_reg_1351[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(18),
      I1 => p_v2_v_reg_1279(18),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(18),
      O => \scaled_power_V_2_cas_reg_1351[9]_i_4_n_0\
    );
\scaled_power_V_2_cas_reg_1351[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(17),
      I1 => p_v2_v_reg_1279(17),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(17),
      O => \scaled_power_V_2_cas_reg_1351[9]_i_5_n_0\
    );
\scaled_power_V_2_cas_reg_1351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => tmp_21_fu_805_p3(11),
      Q => scaled_power_V_2_cas_reg_1351(0),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(21),
      Q => scaled_power_V_2_cas_reg_1351(10),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(22),
      Q => scaled_power_V_2_cas_reg_1351(11),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(23),
      Q => scaled_power_V_2_cas_reg_1351(12),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(24),
      Q => scaled_power_V_2_cas_reg_1351(13),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_0\,
      CO(3) => \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_0\,
      CO(2) => \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_1\,
      CO(1) => \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_2\,
      CO(0) => \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(24 downto 21),
      O(3 downto 0) => p_Val2_10_2_fu_811_p2(24 downto 21),
      S(3) => \scaled_power_V_2_cas_reg_1351[13]_i_2_n_0\,
      S(2) => \scaled_power_V_2_cas_reg_1351[13]_i_3_n_0\,
      S(1) => \scaled_power_V_2_cas_reg_1351[13]_i_4_n_0\,
      S(0) => \scaled_power_V_2_cas_reg_1351[13]_i_5_n_0\
    );
\scaled_power_V_2_cas_reg_1351_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(25),
      Q => scaled_power_V_2_cas_reg_1351(14),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => tmp_21_fu_805_p3(12),
      Q => scaled_power_V_2_cas_reg_1351(1),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(13),
      Q => scaled_power_V_2_cas_reg_1351(2),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(14),
      Q => scaled_power_V_2_cas_reg_1351(3),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(15),
      Q => scaled_power_V_2_cas_reg_1351(4),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(16),
      Q => scaled_power_V_2_cas_reg_1351(5),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_0\,
      CO(2) => \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_1\,
      CO(1) => \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_2\,
      CO(0) => \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(16 downto 13),
      O(3 downto 1) => p_Val2_10_2_fu_811_p2(16 downto 14),
      O(0) => \NLW_scaled_power_V_2_cas_reg_1351_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \scaled_power_V_2_cas_reg_1351[5]_i_2_n_0\,
      S(2) => \scaled_power_V_2_cas_reg_1351[5]_i_3_n_0\,
      S(1) => \scaled_power_V_2_cas_reg_1351[5]_i_4_n_0\,
      S(0) => \scaled_power_V_2_cas_reg_1351[5]_i_5_n_0\
    );
\scaled_power_V_2_cas_reg_1351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(17),
      Q => scaled_power_V_2_cas_reg_1351(6),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(18),
      Q => scaled_power_V_2_cas_reg_1351(7),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(19),
      Q => scaled_power_V_2_cas_reg_1351(8),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(20),
      Q => scaled_power_V_2_cas_reg_1351(9),
      R => '0'
    );
\scaled_power_V_2_cas_reg_1351_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_2_cas_reg_1351_reg[5]_i_1_n_0\,
      CO(3) => \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_0\,
      CO(2) => \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_1\,
      CO(1) => \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_2\,
      CO(0) => \scaled_power_V_2_cas_reg_1351_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(20 downto 17),
      O(3 downto 0) => p_Val2_10_2_fu_811_p2(20 downto 17),
      S(3) => \scaled_power_V_2_cas_reg_1351[9]_i_2_n_0\,
      S(2) => \scaled_power_V_2_cas_reg_1351[9]_i_3_n_0\,
      S(1) => \scaled_power_V_2_cas_reg_1351[9]_i_4_n_0\,
      S(0) => \scaled_power_V_2_cas_reg_1351[9]_i_5_n_0\
    );
\scaled_power_V_3_cas_reg_1377[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti4_reg_1361(11),
      I1 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I2 => p_v3_v_reg_1330(11),
      O => tmp_27_fu_861_p3(11)
    );
\scaled_power_V_3_cas_reg_1377[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(24),
      I1 => p_v3_v_reg_1330(24),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(24),
      O => \scaled_power_V_3_cas_reg_1377[13]_i_2_n_0\
    );
\scaled_power_V_3_cas_reg_1377[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(23),
      I1 => p_v3_v_reg_1330(23),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(23),
      O => \scaled_power_V_3_cas_reg_1377[13]_i_3_n_0\
    );
\scaled_power_V_3_cas_reg_1377[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(22),
      I1 => p_v3_v_reg_1330(22),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(22),
      O => \scaled_power_V_3_cas_reg_1377[13]_i_4_n_0\
    );
\scaled_power_V_3_cas_reg_1377[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(21),
      I1 => p_v3_v_reg_1330(21),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(21),
      O => \scaled_power_V_3_cas_reg_1377[13]_i_5_n_0\
    );
\scaled_power_V_3_cas_reg_1377[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti4_reg_1361(12),
      I1 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I2 => p_v3_v_reg_1330(12),
      O => tmp_27_fu_861_p3(12)
    );
\scaled_power_V_3_cas_reg_1377[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v3_v_reg_1330(13),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(13),
      O => p_Val2_10_3_fu_867_p2(13)
    );
\scaled_power_V_3_cas_reg_1377[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(16),
      I1 => p_v3_v_reg_1330(16),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(16),
      O => \scaled_power_V_3_cas_reg_1377[5]_i_2_n_0\
    );
\scaled_power_V_3_cas_reg_1377[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(15),
      I1 => p_v3_v_reg_1330(15),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(15),
      O => \scaled_power_V_3_cas_reg_1377[5]_i_3_n_0\
    );
\scaled_power_V_3_cas_reg_1377[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(14),
      I1 => p_v3_v_reg_1330(14),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(14),
      O => \scaled_power_V_3_cas_reg_1377[5]_i_4_n_0\
    );
\scaled_power_V_3_cas_reg_1377[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v3_v_reg_1330(13),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(13),
      O => \scaled_power_V_3_cas_reg_1377[5]_i_5_n_0\
    );
\scaled_power_V_3_cas_reg_1377[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(20),
      I1 => p_v3_v_reg_1330(20),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(20),
      O => \scaled_power_V_3_cas_reg_1377[9]_i_2_n_0\
    );
\scaled_power_V_3_cas_reg_1377[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(19),
      I1 => p_v3_v_reg_1330(19),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(19),
      O => \scaled_power_V_3_cas_reg_1377[9]_i_3_n_0\
    );
\scaled_power_V_3_cas_reg_1377[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(18),
      I1 => p_v3_v_reg_1330(18),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(18),
      O => \scaled_power_V_3_cas_reg_1377[9]_i_4_n_0\
    );
\scaled_power_V_3_cas_reg_1377[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(17),
      I1 => p_v3_v_reg_1330(17),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(17),
      O => \scaled_power_V_3_cas_reg_1377[9]_i_5_n_0\
    );
\scaled_power_V_3_cas_reg_1377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => tmp_27_fu_861_p3(11),
      Q => scaled_power_V_3_cas_reg_1377(0),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(21),
      Q => scaled_power_V_3_cas_reg_1377(10),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(22),
      Q => scaled_power_V_3_cas_reg_1377(11),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(23),
      Q => scaled_power_V_3_cas_reg_1377(12),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(24),
      Q => scaled_power_V_3_cas_reg_1377(13),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_0\,
      CO(3) => \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_0\,
      CO(2) => \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_1\,
      CO(1) => \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_2\,
      CO(0) => \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(24 downto 21),
      O(3 downto 0) => p_Val2_10_3_fu_867_p2(24 downto 21),
      S(3) => \scaled_power_V_3_cas_reg_1377[13]_i_2_n_0\,
      S(2) => \scaled_power_V_3_cas_reg_1377[13]_i_3_n_0\,
      S(1) => \scaled_power_V_3_cas_reg_1377[13]_i_4_n_0\,
      S(0) => \scaled_power_V_3_cas_reg_1377[13]_i_5_n_0\
    );
\scaled_power_V_3_cas_reg_1377_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(25),
      Q => scaled_power_V_3_cas_reg_1377(14),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => tmp_27_fu_861_p3(12),
      Q => scaled_power_V_3_cas_reg_1377(1),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(13),
      Q => scaled_power_V_3_cas_reg_1377(2),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(14),
      Q => scaled_power_V_3_cas_reg_1377(3),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(15),
      Q => scaled_power_V_3_cas_reg_1377(4),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(16),
      Q => scaled_power_V_3_cas_reg_1377(5),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_0\,
      CO(2) => \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_1\,
      CO(1) => \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_2\,
      CO(0) => \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(16 downto 13),
      O(3 downto 1) => p_Val2_10_3_fu_867_p2(16 downto 14),
      O(0) => \NLW_scaled_power_V_3_cas_reg_1377_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \scaled_power_V_3_cas_reg_1377[5]_i_2_n_0\,
      S(2) => \scaled_power_V_3_cas_reg_1377[5]_i_3_n_0\,
      S(1) => \scaled_power_V_3_cas_reg_1377[5]_i_4_n_0\,
      S(0) => \scaled_power_V_3_cas_reg_1377[5]_i_5_n_0\
    );
\scaled_power_V_3_cas_reg_1377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(17),
      Q => scaled_power_V_3_cas_reg_1377(6),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(18),
      Q => scaled_power_V_3_cas_reg_1377(7),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(19),
      Q => scaled_power_V_3_cas_reg_1377(8),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(20),
      Q => scaled_power_V_3_cas_reg_1377(9),
      R => '0'
    );
\scaled_power_V_3_cas_reg_1377_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_3_cas_reg_1377_reg[5]_i_1_n_0\,
      CO(3) => \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_0\,
      CO(2) => \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_1\,
      CO(1) => \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_2\,
      CO(0) => \scaled_power_V_3_cas_reg_1377_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(20 downto 17),
      O(3 downto 0) => p_Val2_10_3_fu_867_p2(20 downto 17),
      S(3) => \scaled_power_V_3_cas_reg_1377[9]_i_2_n_0\,
      S(2) => \scaled_power_V_3_cas_reg_1377[9]_i_3_n_0\,
      S(1) => \scaled_power_V_3_cas_reg_1377[9]_i_4_n_0\,
      S(0) => \scaled_power_V_3_cas_reg_1377[9]_i_5_n_0\
    );
\scaled_power_V_4_cas_reg_1290[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_v4_v_reg_1219(11),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I2 => neg_ti9_reg_1251(11),
      O => tmp_34_fu_683_p3(11)
    );
\scaled_power_V_4_cas_reg_1290[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(23),
      I1 => neg_ti9_reg_1251(23),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(23),
      O => \scaled_power_V_4_cas_reg_1290[12]_i_2_n_0\
    );
\scaled_power_V_4_cas_reg_1290[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(22),
      I1 => neg_ti9_reg_1251(22),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(22),
      O => \scaled_power_V_4_cas_reg_1290[12]_i_3_n_0\
    );
\scaled_power_V_4_cas_reg_1290[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(21),
      I1 => neg_ti9_reg_1251(21),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(21),
      O => \scaled_power_V_4_cas_reg_1290[12]_i_4_n_0\
    );
\scaled_power_V_4_cas_reg_1290[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(20),
      I1 => neg_ti9_reg_1251(20),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(20),
      O => \scaled_power_V_4_cas_reg_1290[12]_i_5_n_0\
    );
\scaled_power_V_4_cas_reg_1290[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(15),
      I1 => neg_ti9_reg_1251(15),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(15),
      O => \scaled_power_V_4_cas_reg_1290[4]_i_2_n_0\
    );
\scaled_power_V_4_cas_reg_1290[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(14),
      I1 => neg_ti9_reg_1251(14),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(14),
      O => \scaled_power_V_4_cas_reg_1290[4]_i_3_n_0\
    );
\scaled_power_V_4_cas_reg_1290[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(13),
      I1 => neg_ti9_reg_1251(13),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(13),
      O => \scaled_power_V_4_cas_reg_1290[4]_i_4_n_0\
    );
\scaled_power_V_4_cas_reg_1290[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_v4_v_reg_1219(12),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I2 => neg_ti9_reg_1251(12),
      O => \tmp_34_fu_683_p3__0\(12)
    );
\scaled_power_V_4_cas_reg_1290[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(19),
      I1 => neg_ti9_reg_1251(19),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(19),
      O => \scaled_power_V_4_cas_reg_1290[8]_i_2_n_0\
    );
\scaled_power_V_4_cas_reg_1290[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(18),
      I1 => neg_ti9_reg_1251(18),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(18),
      O => \scaled_power_V_4_cas_reg_1290[8]_i_3_n_0\
    );
\scaled_power_V_4_cas_reg_1290[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(17),
      I1 => neg_ti9_reg_1251(17),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(17),
      O => \scaled_power_V_4_cas_reg_1290[8]_i_4_n_0\
    );
\scaled_power_V_4_cas_reg_1290[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(16),
      I1 => neg_ti9_reg_1251(16),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(16),
      O => \scaled_power_V_4_cas_reg_1290[8]_i_5_n_0\
    );
\scaled_power_V_4_cas_reg_1290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_34_fu_683_p3(11),
      Q => scaled_power_V_4_cas_reg_1290(0),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(21),
      Q => scaled_power_V_4_cas_reg_1290(10),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(22),
      Q => scaled_power_V_4_cas_reg_1290(11),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(23),
      Q => scaled_power_V_4_cas_reg_1290(12),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_0\,
      CO(3) => \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_0\,
      CO(2) => \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_1\,
      CO(1) => \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_2\,
      CO(0) => \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_fu_620_p3(23 downto 20),
      O(3 downto 0) => p_Val2_10_4_fu_689_p2(23 downto 20),
      S(3) => \scaled_power_V_4_cas_reg_1290[12]_i_2_n_0\,
      S(2) => \scaled_power_V_4_cas_reg_1290[12]_i_3_n_0\,
      S(1) => \scaled_power_V_4_cas_reg_1290[12]_i_4_n_0\,
      S(0) => \scaled_power_V_4_cas_reg_1290[12]_i_5_n_0\
    );
\scaled_power_V_4_cas_reg_1290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(24),
      Q => scaled_power_V_4_cas_reg_1290(13),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(25),
      Q => scaled_power_V_4_cas_reg_1290(14),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(12),
      Q => scaled_power_V_4_cas_reg_1290(1),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(13),
      Q => scaled_power_V_4_cas_reg_1290(2),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(14),
      Q => scaled_power_V_4_cas_reg_1290(3),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(15),
      Q => scaled_power_V_4_cas_reg_1290(4),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_0\,
      CO(2) => \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_1\,
      CO(1) => \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_2\,
      CO(0) => \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_8_fu_620_p3(15 downto 13),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_10_4_fu_689_p2(15 downto 12),
      S(3) => \scaled_power_V_4_cas_reg_1290[4]_i_2_n_0\,
      S(2) => \scaled_power_V_4_cas_reg_1290[4]_i_3_n_0\,
      S(1) => \scaled_power_V_4_cas_reg_1290[4]_i_4_n_0\,
      S(0) => \tmp_34_fu_683_p3__0\(12)
    );
\scaled_power_V_4_cas_reg_1290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(16),
      Q => scaled_power_V_4_cas_reg_1290(5),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(17),
      Q => scaled_power_V_4_cas_reg_1290(6),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(18),
      Q => scaled_power_V_4_cas_reg_1290(7),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(19),
      Q => scaled_power_V_4_cas_reg_1290(8),
      R => '0'
    );
\scaled_power_V_4_cas_reg_1290_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_4_cas_reg_1290_reg[4]_i_1_n_0\,
      CO(3) => \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_0\,
      CO(2) => \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_1\,
      CO(1) => \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_2\,
      CO(0) => \scaled_power_V_4_cas_reg_1290_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_fu_620_p3(19 downto 16),
      O(3 downto 0) => p_Val2_10_4_fu_689_p2(19 downto 16),
      S(3) => \scaled_power_V_4_cas_reg_1290[8]_i_2_n_0\,
      S(2) => \scaled_power_V_4_cas_reg_1290[8]_i_3_n_0\,
      S(1) => \scaled_power_V_4_cas_reg_1290[8]_i_4_n_0\,
      S(0) => \scaled_power_V_4_cas_reg_1290[8]_i_5_n_0\
    );
\scaled_power_V_4_cas_reg_1290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(20),
      Q => scaled_power_V_4_cas_reg_1290(9),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti_reg_1387(11),
      I1 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I2 => p_v5_v_reg_1366(11),
      O => tmp_40_fu_912_p3(11)
    );
\scaled_power_V_5_cas_reg_1397[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(24),
      I1 => p_v5_v_reg_1366(24),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(24),
      O => \scaled_power_V_5_cas_reg_1397[13]_i_2_n_0\
    );
\scaled_power_V_5_cas_reg_1397[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(23),
      I1 => p_v5_v_reg_1366(23),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(23),
      O => \scaled_power_V_5_cas_reg_1397[13]_i_3_n_0\
    );
\scaled_power_V_5_cas_reg_1397[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(22),
      I1 => p_v5_v_reg_1366(22),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(22),
      O => \scaled_power_V_5_cas_reg_1397[13]_i_4_n_0\
    );
\scaled_power_V_5_cas_reg_1397[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(21),
      I1 => p_v5_v_reg_1366(21),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(21),
      O => \scaled_power_V_5_cas_reg_1397[13]_i_5_n_0\
    );
\scaled_power_V_5_cas_reg_1397[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti_reg_1387(12),
      I1 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I2 => p_v5_v_reg_1366(12),
      O => tmp_40_fu_912_p3(12)
    );
\scaled_power_V_5_cas_reg_1397[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v5_v_reg_1366(13),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(13),
      O => p_Val2_10_5_fu_918_p2(13)
    );
\scaled_power_V_5_cas_reg_1397[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(16),
      I1 => p_v5_v_reg_1366(16),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(16),
      O => \scaled_power_V_5_cas_reg_1397[5]_i_2_n_0\
    );
\scaled_power_V_5_cas_reg_1397[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(15),
      I1 => p_v5_v_reg_1366(15),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(15),
      O => \scaled_power_V_5_cas_reg_1397[5]_i_3_n_0\
    );
\scaled_power_V_5_cas_reg_1397[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(14),
      I1 => p_v5_v_reg_1366(14),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(14),
      O => \scaled_power_V_5_cas_reg_1397[5]_i_4_n_0\
    );
\scaled_power_V_5_cas_reg_1397[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v5_v_reg_1366(13),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(13),
      O => \scaled_power_V_5_cas_reg_1397[5]_i_5_n_0\
    );
\scaled_power_V_5_cas_reg_1397[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(20),
      I1 => p_v5_v_reg_1366(20),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(20),
      O => \scaled_power_V_5_cas_reg_1397[9]_i_2_n_0\
    );
\scaled_power_V_5_cas_reg_1397[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(19),
      I1 => p_v5_v_reg_1366(19),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(19),
      O => \scaled_power_V_5_cas_reg_1397[9]_i_3_n_0\
    );
\scaled_power_V_5_cas_reg_1397[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(18),
      I1 => p_v5_v_reg_1366(18),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(18),
      O => \scaled_power_V_5_cas_reg_1397[9]_i_4_n_0\
    );
\scaled_power_V_5_cas_reg_1397[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(17),
      I1 => p_v5_v_reg_1366(17),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(17),
      O => \scaled_power_V_5_cas_reg_1397[9]_i_5_n_0\
    );
\scaled_power_V_5_cas_reg_1397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_40_fu_912_p3(11),
      Q => scaled_power_V_5_cas_reg_1397(0),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(21),
      Q => scaled_power_V_5_cas_reg_1397(10),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(22),
      Q => scaled_power_V_5_cas_reg_1397(11),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(23),
      Q => scaled_power_V_5_cas_reg_1397(12),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(24),
      Q => scaled_power_V_5_cas_reg_1397(13),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_0\,
      CO(3) => \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_0\,
      CO(2) => \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_1\,
      CO(1) => \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_2\,
      CO(0) => \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(24 downto 21),
      O(3 downto 0) => p_Val2_10_5_fu_918_p2(24 downto 21),
      S(3) => \scaled_power_V_5_cas_reg_1397[13]_i_2_n_0\,
      S(2) => \scaled_power_V_5_cas_reg_1397[13]_i_3_n_0\,
      S(1) => \scaled_power_V_5_cas_reg_1397[13]_i_4_n_0\,
      S(0) => \scaled_power_V_5_cas_reg_1397[13]_i_5_n_0\
    );
\scaled_power_V_5_cas_reg_1397_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(25),
      Q => scaled_power_V_5_cas_reg_1397(14),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => tmp_40_fu_912_p3(12),
      Q => scaled_power_V_5_cas_reg_1397(1),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(13),
      Q => scaled_power_V_5_cas_reg_1397(2),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(14),
      Q => scaled_power_V_5_cas_reg_1397(3),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(15),
      Q => scaled_power_V_5_cas_reg_1397(4),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(16),
      Q => scaled_power_V_5_cas_reg_1397(5),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_0\,
      CO(2) => \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_1\,
      CO(1) => \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_2\,
      CO(0) => \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(16 downto 13),
      O(3 downto 1) => p_Val2_10_5_fu_918_p2(16 downto 14),
      O(0) => \NLW_scaled_power_V_5_cas_reg_1397_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \scaled_power_V_5_cas_reg_1397[5]_i_2_n_0\,
      S(2) => \scaled_power_V_5_cas_reg_1397[5]_i_3_n_0\,
      S(1) => \scaled_power_V_5_cas_reg_1397[5]_i_4_n_0\,
      S(0) => \scaled_power_V_5_cas_reg_1397[5]_i_5_n_0\
    );
\scaled_power_V_5_cas_reg_1397_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(17),
      Q => scaled_power_V_5_cas_reg_1397(6),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(18),
      Q => scaled_power_V_5_cas_reg_1397(7),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(19),
      Q => scaled_power_V_5_cas_reg_1397(8),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(20),
      Q => scaled_power_V_5_cas_reg_1397(9),
      R => '0'
    );
\scaled_power_V_5_cas_reg_1397_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_5_cas_reg_1397_reg[5]_i_1_n_0\,
      CO(3) => \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_0\,
      CO(2) => \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_1\,
      CO(1) => \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_2\,
      CO(0) => \scaled_power_V_5_cas_reg_1397_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(20 downto 17),
      O(3 downto 0) => p_Val2_10_5_fu_918_p2(20 downto 17),
      S(3) => \scaled_power_V_5_cas_reg_1397[9]_i_2_n_0\,
      S(2) => \scaled_power_V_5_cas_reg_1397[9]_i_3_n_0\,
      S(1) => \scaled_power_V_5_cas_reg_1397[9]_i_4_n_0\,
      S(0) => \scaled_power_V_5_cas_reg_1397[9]_i_5_n_0\
    );
\scaled_power_V_cast_reg_1310[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti1_reg_1256(11),
      I1 => ap_reg_pp0_iter2_tmp_reg_1079,
      I2 => p_v_v_reg_1225(11),
      O => tmp_6_fu_726_p3(11)
    );
\scaled_power_V_cast_reg_1310[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(24),
      I1 => p_v_v_reg_1225(24),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(24),
      O => \scaled_power_V_cast_reg_1310[13]_i_2_n_0\
    );
\scaled_power_V_cast_reg_1310[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(23),
      I1 => p_v_v_reg_1225(23),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(23),
      O => \scaled_power_V_cast_reg_1310[13]_i_3_n_0\
    );
\scaled_power_V_cast_reg_1310[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(22),
      I1 => p_v_v_reg_1225(22),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(22),
      O => \scaled_power_V_cast_reg_1310[13]_i_4_n_0\
    );
\scaled_power_V_cast_reg_1310[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(21),
      I1 => p_v_v_reg_1225(21),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(21),
      O => \scaled_power_V_cast_reg_1310[13]_i_5_n_0\
    );
\scaled_power_V_cast_reg_1310[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => neg_ti1_reg_1256(12),
      I1 => ap_reg_pp0_iter2_tmp_reg_1079,
      I2 => p_v_v_reg_1225(12),
      O => tmp_6_fu_726_p3(12)
    );
\scaled_power_V_cast_reg_1310[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v_v_reg_1225(13),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(13),
      O => p_Val2_s_12_fu_732_p2(13)
    );
\scaled_power_V_cast_reg_1310[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(16),
      I1 => p_v_v_reg_1225(16),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(16),
      O => \scaled_power_V_cast_reg_1310[5]_i_2_n_0\
    );
\scaled_power_V_cast_reg_1310[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(15),
      I1 => p_v_v_reg_1225(15),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(15),
      O => \scaled_power_V_cast_reg_1310[5]_i_3_n_0\
    );
\scaled_power_V_cast_reg_1310[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(14),
      I1 => p_v_v_reg_1225(14),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(14),
      O => \scaled_power_V_cast_reg_1310[5]_i_4_n_0\
    );
\scaled_power_V_cast_reg_1310[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(13),
      I1 => p_v_v_reg_1225(13),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(13),
      O => \scaled_power_V_cast_reg_1310[5]_i_5_n_0\
    );
\scaled_power_V_cast_reg_1310[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(20),
      I1 => p_v_v_reg_1225(20),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(20),
      O => \scaled_power_V_cast_reg_1310[9]_i_2_n_0\
    );
\scaled_power_V_cast_reg_1310[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(19),
      I1 => p_v_v_reg_1225(19),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(19),
      O => \scaled_power_V_cast_reg_1310[9]_i_3_n_0\
    );
\scaled_power_V_cast_reg_1310[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(18),
      I1 => p_v_v_reg_1225(18),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(18),
      O => \scaled_power_V_cast_reg_1310[9]_i_4_n_0\
    );
\scaled_power_V_cast_reg_1310[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(17),
      I1 => p_v_v_reg_1225(17),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(17),
      O => \scaled_power_V_cast_reg_1310[9]_i_5_n_0\
    );
\scaled_power_V_cast_reg_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_6_fu_726_p3(11),
      Q => scaled_power_V_cast_reg_1310(0),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(21),
      Q => scaled_power_V_cast_reg_1310(10),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(22),
      Q => scaled_power_V_cast_reg_1310(11),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(23),
      Q => scaled_power_V_cast_reg_1310(12),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(24),
      Q => scaled_power_V_cast_reg_1310(13),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_0\,
      CO(3) => \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_0\,
      CO(2) => \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_1\,
      CO(1) => \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_2\,
      CO(0) => \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(24 downto 21),
      O(3 downto 0) => p_Val2_s_12_fu_732_p2(24 downto 21),
      S(3) => \scaled_power_V_cast_reg_1310[13]_i_2_n_0\,
      S(2) => \scaled_power_V_cast_reg_1310[13]_i_3_n_0\,
      S(1) => \scaled_power_V_cast_reg_1310[13]_i_4_n_0\,
      S(0) => \scaled_power_V_cast_reg_1310[13]_i_5_n_0\
    );
\scaled_power_V_cast_reg_1310_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(25),
      Q => scaled_power_V_cast_reg_1310(14),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => tmp_6_fu_726_p3(12),
      Q => scaled_power_V_cast_reg_1310(1),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(13),
      Q => scaled_power_V_cast_reg_1310(2),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(14),
      Q => scaled_power_V_cast_reg_1310(3),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(15),
      Q => scaled_power_V_cast_reg_1310(4),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(16),
      Q => scaled_power_V_cast_reg_1310(5),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_0\,
      CO(2) => \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_1\,
      CO(1) => \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_2\,
      CO(0) => \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(16 downto 13),
      O(3 downto 1) => p_Val2_s_12_fu_732_p2(16 downto 14),
      O(0) => \NLW_scaled_power_V_cast_reg_1310_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \scaled_power_V_cast_reg_1310[5]_i_2_n_0\,
      S(2) => \scaled_power_V_cast_reg_1310[5]_i_3_n_0\,
      S(1) => \scaled_power_V_cast_reg_1310[5]_i_4_n_0\,
      S(0) => \scaled_power_V_cast_reg_1310[5]_i_5_n_0\
    );
\scaled_power_V_cast_reg_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(17),
      Q => scaled_power_V_cast_reg_1310(6),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(18),
      Q => scaled_power_V_cast_reg_1310(7),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(19),
      Q => scaled_power_V_cast_reg_1310(8),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(20),
      Q => scaled_power_V_cast_reg_1310(9),
      R => '0'
    );
\scaled_power_V_cast_reg_1310_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_cast_reg_1310_reg[5]_i_1_n_0\,
      CO(3) => \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_0\,
      CO(2) => \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_1\,
      CO(1) => \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_2\,
      CO(0) => \scaled_power_V_cast_reg_1310_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_8_reg_1261(20 downto 17),
      O(3 downto 0) => p_Val2_s_12_fu_732_p2(20 downto 17),
      S(3) => \scaled_power_V_cast_reg_1310[9]_i_2_n_0\,
      S(2) => \scaled_power_V_cast_reg_1310[9]_i_3_n_0\,
      S(1) => \scaled_power_V_cast_reg_1310[9]_i_4_n_0\,
      S(0) => \scaled_power_V_cast_reg_1310[9]_i_5_n_0\
    );
\tmp_11_reg_1027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => r_V_tr_1_tr_fu_274_p2(27),
      Q => tmp_11_reg_1027,
      R => '0'
    );
\tmp_12_reg_1168[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(25),
      O => \tmp_12_reg_1168[0]_i_10_n_0\
    );
\tmp_12_reg_1168[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(24),
      O => \tmp_12_reg_1168[0]_i_11_n_0\
    );
\tmp_12_reg_1168[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(23),
      O => \tmp_12_reg_1168[0]_i_13_n_0\
    );
\tmp_12_reg_1168[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(22),
      O => \tmp_12_reg_1168[0]_i_14_n_0\
    );
\tmp_12_reg_1168[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(21),
      O => \tmp_12_reg_1168[0]_i_15_n_0\
    );
\tmp_12_reg_1168[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(20),
      O => \tmp_12_reg_1168[0]_i_16_n_0\
    );
\tmp_12_reg_1168[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(19),
      O => \tmp_12_reg_1168[0]_i_18_n_0\
    );
\tmp_12_reg_1168[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(18),
      O => \tmp_12_reg_1168[0]_i_19_n_0\
    );
\tmp_12_reg_1168[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(17),
      O => \tmp_12_reg_1168[0]_i_20_n_0\
    );
\tmp_12_reg_1168[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(16),
      O => \tmp_12_reg_1168[0]_i_21_n_0\
    );
\tmp_12_reg_1168[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(15),
      O => \tmp_12_reg_1168[0]_i_23_n_0\
    );
\tmp_12_reg_1168[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(14),
      O => \tmp_12_reg_1168[0]_i_24_n_0\
    );
\tmp_12_reg_1168[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(13),
      O => \tmp_12_reg_1168[0]_i_25_n_0\
    );
\tmp_12_reg_1168[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(12),
      O => \tmp_12_reg_1168[0]_i_26_n_0\
    );
\tmp_12_reg_1168[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(11),
      O => \tmp_12_reg_1168[0]_i_28_n_0\
    );
\tmp_12_reg_1168[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(10),
      O => \tmp_12_reg_1168[0]_i_29_n_0\
    );
\tmp_12_reg_1168[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(31),
      O => \tmp_12_reg_1168[0]_i_3_n_0\
    );
\tmp_12_reg_1168[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(9),
      O => \tmp_12_reg_1168[0]_i_30_n_0\
    );
\tmp_12_reg_1168[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(8),
      O => \tmp_12_reg_1168[0]_i_31_n_0\
    );
\tmp_12_reg_1168[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(7),
      O => \tmp_12_reg_1168[0]_i_33_n_0\
    );
\tmp_12_reg_1168[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(6),
      O => \tmp_12_reg_1168[0]_i_34_n_0\
    );
\tmp_12_reg_1168[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(5),
      O => \tmp_12_reg_1168[0]_i_35_n_0\
    );
\tmp_12_reg_1168[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(4),
      O => \tmp_12_reg_1168[0]_i_36_n_0\
    );
\tmp_12_reg_1168[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(3),
      O => \tmp_12_reg_1168[0]_i_37_n_0\
    );
\tmp_12_reg_1168[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(2),
      O => \tmp_12_reg_1168[0]_i_38_n_0\
    );
\tmp_12_reg_1168[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(1),
      O => \tmp_12_reg_1168[0]_i_39_n_0\
    );
\tmp_12_reg_1168[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(30),
      O => \tmp_12_reg_1168[0]_i_4_n_0\
    );
\tmp_12_reg_1168[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(29),
      O => \tmp_12_reg_1168[0]_i_5_n_0\
    );
\tmp_12_reg_1168[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(28),
      O => \tmp_12_reg_1168[0]_i_6_n_0\
    );
\tmp_12_reg_1168[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(27),
      O => \tmp_12_reg_1168[0]_i_8_n_0\
    );
\tmp_12_reg_1168[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(26),
      O => \tmp_12_reg_1168[0]_i_9_n_0\
    );
\tmp_12_reg_1168[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(43),
      O => \tmp_12_reg_1168[12]_i_2_n_0\
    );
\tmp_12_reg_1168[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(42),
      O => \tmp_12_reg_1168[12]_i_3_n_0\
    );
\tmp_12_reg_1168[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(41),
      O => \tmp_12_reg_1168[12]_i_4_n_0\
    );
\tmp_12_reg_1168[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(40),
      O => \tmp_12_reg_1168[12]_i_5_n_0\
    );
\tmp_12_reg_1168[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(47),
      O => \tmp_12_reg_1168[16]_i_2_n_0\
    );
\tmp_12_reg_1168[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(46),
      O => \tmp_12_reg_1168[16]_i_3_n_0\
    );
\tmp_12_reg_1168[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(45),
      O => \tmp_12_reg_1168[16]_i_4_n_0\
    );
\tmp_12_reg_1168[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(44),
      O => \tmp_12_reg_1168[16]_i_5_n_0\
    );
\tmp_12_reg_1168[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(51),
      O => \tmp_12_reg_1168[20]_i_2_n_0\
    );
\tmp_12_reg_1168[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(50),
      O => \tmp_12_reg_1168[20]_i_3_n_0\
    );
\tmp_12_reg_1168[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(49),
      O => \tmp_12_reg_1168[20]_i_4_n_0\
    );
\tmp_12_reg_1168[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(48),
      O => \tmp_12_reg_1168[20]_i_5_n_0\
    );
\tmp_12_reg_1168[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(55),
      O => \tmp_12_reg_1168[24]_i_2_n_0\
    );
\tmp_12_reg_1168[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(54),
      O => \tmp_12_reg_1168[24]_i_3_n_0\
    );
\tmp_12_reg_1168[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(53),
      O => \tmp_12_reg_1168[24]_i_4_n_0\
    );
\tmp_12_reg_1168[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(52),
      O => \tmp_12_reg_1168[24]_i_5_n_0\
    );
\tmp_12_reg_1168[25]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(56),
      O => \tmp_12_reg_1168[25]_i_3_n_0\
    );
\tmp_12_reg_1168[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(35),
      O => \tmp_12_reg_1168[4]_i_2_n_0\
    );
\tmp_12_reg_1168[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(34),
      O => \tmp_12_reg_1168[4]_i_3_n_0\
    );
\tmp_12_reg_1168[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(33),
      O => \tmp_12_reg_1168[4]_i_4_n_0\
    );
\tmp_12_reg_1168[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(32),
      O => \tmp_12_reg_1168[4]_i_5_n_0\
    );
\tmp_12_reg_1168[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(39),
      O => \tmp_12_reg_1168[8]_i_2_n_0\
    );
\tmp_12_reg_1168[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(38),
      O => \tmp_12_reg_1168[8]_i_3_n_0\
    );
\tmp_12_reg_1168[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(37),
      O => \tmp_12_reg_1168[8]_i_4_n_0\
    );
\tmp_12_reg_1168[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul2_reg_1158(36),
      O => \tmp_12_reg_1168[8]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(31),
      Q => tmp_12_reg_1168(0),
      R => '0'
    );
\tmp_12_reg_1168_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_2_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_mul2_fu_478_p2(31),
      O(2 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_3_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_4_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_5_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_6_n_0\
    );
\tmp_12_reg_1168_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_17_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_12_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_12_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_12_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_18_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_19_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_20_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_21_n_0\
    );
\tmp_12_reg_1168_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_22_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_17_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_17_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_17_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_23_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_24_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_25_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_26_n_0\
    );
\tmp_12_reg_1168_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_7_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_2_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_2_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_2_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_8_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_9_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_10_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_11_n_0\
    );
\tmp_12_reg_1168_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_27_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_22_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_22_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_22_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_28_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_29_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_30_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_31_n_0\
    );
\tmp_12_reg_1168_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_32_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_27_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_27_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_27_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_33_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_34_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_35_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_36_n_0\
    );
\tmp_12_reg_1168_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_1168_reg[0]_i_32_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_32_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_32_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_37_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_38_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_39_n_0\,
      S(0) => mul2_reg_1158(0)
    );
\tmp_12_reg_1168_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_12_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[0]_i_7_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[0]_i_7_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[0]_i_7_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1168_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1168[0]_i_13_n_0\,
      S(2) => \tmp_12_reg_1168[0]_i_14_n_0\,
      S(1) => \tmp_12_reg_1168[0]_i_15_n_0\,
      S(0) => \tmp_12_reg_1168[0]_i_16_n_0\
    );
\tmp_12_reg_1168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(41),
      Q => tmp_12_reg_1168(10),
      R => '0'
    );
\tmp_12_reg_1168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(42),
      Q => tmp_12_reg_1168(11),
      R => '0'
    );
\tmp_12_reg_1168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(43),
      Q => tmp_12_reg_1168(12),
      R => '0'
    );
\tmp_12_reg_1168_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[8]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[12]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[12]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[12]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_478_p2(43 downto 40),
      S(3) => \tmp_12_reg_1168[12]_i_2_n_0\,
      S(2) => \tmp_12_reg_1168[12]_i_3_n_0\,
      S(1) => \tmp_12_reg_1168[12]_i_4_n_0\,
      S(0) => \tmp_12_reg_1168[12]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(44),
      Q => tmp_12_reg_1168(13),
      R => '0'
    );
\tmp_12_reg_1168_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(45),
      Q => tmp_12_reg_1168(14),
      R => '0'
    );
\tmp_12_reg_1168_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(46),
      Q => tmp_12_reg_1168(15),
      R => '0'
    );
\tmp_12_reg_1168_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(47),
      Q => tmp_12_reg_1168(16),
      R => '0'
    );
\tmp_12_reg_1168_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[12]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[16]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[16]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[16]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_478_p2(47 downto 44),
      S(3) => \tmp_12_reg_1168[16]_i_2_n_0\,
      S(2) => \tmp_12_reg_1168[16]_i_3_n_0\,
      S(1) => \tmp_12_reg_1168[16]_i_4_n_0\,
      S(0) => \tmp_12_reg_1168[16]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(48),
      Q => tmp_12_reg_1168(17),
      R => '0'
    );
\tmp_12_reg_1168_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(49),
      Q => tmp_12_reg_1168(18),
      R => '0'
    );
\tmp_12_reg_1168_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(50),
      Q => tmp_12_reg_1168(19),
      R => '0'
    );
\tmp_12_reg_1168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(32),
      Q => tmp_12_reg_1168(1),
      R => '0'
    );
\tmp_12_reg_1168_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(51),
      Q => tmp_12_reg_1168(20),
      R => '0'
    );
\tmp_12_reg_1168_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[16]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[20]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[20]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[20]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_478_p2(51 downto 48),
      S(3) => \tmp_12_reg_1168[20]_i_2_n_0\,
      S(2) => \tmp_12_reg_1168[20]_i_3_n_0\,
      S(1) => \tmp_12_reg_1168[20]_i_4_n_0\,
      S(0) => \tmp_12_reg_1168[20]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(52),
      Q => tmp_12_reg_1168(21),
      R => '0'
    );
\tmp_12_reg_1168_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(53),
      Q => tmp_12_reg_1168(22),
      R => '0'
    );
\tmp_12_reg_1168_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(54),
      Q => tmp_12_reg_1168(23),
      R => '0'
    );
\tmp_12_reg_1168_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(55),
      Q => tmp_12_reg_1168(24),
      R => '0'
    );
\tmp_12_reg_1168_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[20]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[24]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[24]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[24]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_478_p2(55 downto 52),
      S(3) => \tmp_12_reg_1168[24]_i_2_n_0\,
      S(2) => \tmp_12_reg_1168[24]_i_3_n_0\,
      S(1) => \tmp_12_reg_1168[24]_i_4_n_0\,
      S(0) => \tmp_12_reg_1168[24]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(56),
      Q => tmp_12_reg_1168(25),
      R => '0'
    );
\tmp_12_reg_1168_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_12_reg_1168_reg[25]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_12_reg_1168_reg[25]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => neg_mul2_fu_478_p2(56),
      S(3 downto 1) => B"000",
      S(0) => \tmp_12_reg_1168[25]_i_3_n_0\
    );
\tmp_12_reg_1168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(33),
      Q => tmp_12_reg_1168(2),
      R => '0'
    );
\tmp_12_reg_1168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(34),
      Q => tmp_12_reg_1168(3),
      R => '0'
    );
\tmp_12_reg_1168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(35),
      Q => tmp_12_reg_1168(4),
      R => '0'
    );
\tmp_12_reg_1168_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[0]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[4]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[4]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[4]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_478_p2(35 downto 32),
      S(3) => \tmp_12_reg_1168[4]_i_2_n_0\,
      S(2) => \tmp_12_reg_1168[4]_i_3_n_0\,
      S(1) => \tmp_12_reg_1168[4]_i_4_n_0\,
      S(0) => \tmp_12_reg_1168[4]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(36),
      Q => tmp_12_reg_1168(5),
      R => '0'
    );
\tmp_12_reg_1168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(37),
      Q => tmp_12_reg_1168(6),
      R => '0'
    );
\tmp_12_reg_1168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(38),
      Q => tmp_12_reg_1168(7),
      R => '0'
    );
\tmp_12_reg_1168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(39),
      Q => tmp_12_reg_1168(8),
      R => '0'
    );
\tmp_12_reg_1168_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1168_reg[4]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1168_reg[8]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1168_reg[8]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1168_reg[8]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1168_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_478_p2(39 downto 36),
      S(3) => \tmp_12_reg_1168[8]_i_2_n_0\,
      S(2) => \tmp_12_reg_1168[8]_i_3_n_0\,
      S(1) => \tmp_12_reg_1168[8]_i_4_n_0\,
      S(0) => \tmp_12_reg_1168[8]_i_5_n_0\
    );
\tmp_12_reg_1168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_11680,
      D => neg_mul2_fu_478_p2(40),
      Q => tmp_12_reg_1168(9),
      R => '0'
    );
\tmp_13_reg_1163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(31),
      Q => tmp_13_reg_1163(0),
      R => '0'
    );
\tmp_13_reg_1163_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(41),
      Q => tmp_13_reg_1163(10),
      R => '0'
    );
\tmp_13_reg_1163_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(42),
      Q => tmp_13_reg_1163(11),
      R => '0'
    );
\tmp_13_reg_1163_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(43),
      Q => tmp_13_reg_1163(12),
      R => '0'
    );
\tmp_13_reg_1163_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(44),
      Q => tmp_13_reg_1163(13),
      R => '0'
    );
\tmp_13_reg_1163_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(45),
      Q => tmp_13_reg_1163(14),
      R => '0'
    );
\tmp_13_reg_1163_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(46),
      Q => tmp_13_reg_1163(15),
      R => '0'
    );
\tmp_13_reg_1163_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(47),
      Q => tmp_13_reg_1163(16),
      R => '0'
    );
\tmp_13_reg_1163_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(48),
      Q => tmp_13_reg_1163(17),
      R => '0'
    );
\tmp_13_reg_1163_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(49),
      Q => tmp_13_reg_1163(18),
      R => '0'
    );
\tmp_13_reg_1163_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(50),
      Q => tmp_13_reg_1163(19),
      R => '0'
    );
\tmp_13_reg_1163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(32),
      Q => tmp_13_reg_1163(1),
      R => '0'
    );
\tmp_13_reg_1163_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(51),
      Q => tmp_13_reg_1163(20),
      R => '0'
    );
\tmp_13_reg_1163_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(52),
      Q => tmp_13_reg_1163(21),
      R => '0'
    );
\tmp_13_reg_1163_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(53),
      Q => tmp_13_reg_1163(22),
      R => '0'
    );
\tmp_13_reg_1163_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(54),
      Q => tmp_13_reg_1163(23),
      R => '0'
    );
\tmp_13_reg_1163_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(55),
      Q => tmp_13_reg_1163(24),
      R => '0'
    );
\tmp_13_reg_1163_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(56),
      Q => tmp_13_reg_1163(25),
      R => '0'
    );
\tmp_13_reg_1163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(33),
      Q => tmp_13_reg_1163(2),
      R => '0'
    );
\tmp_13_reg_1163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(34),
      Q => tmp_13_reg_1163(3),
      R => '0'
    );
\tmp_13_reg_1163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(35),
      Q => tmp_13_reg_1163(4),
      R => '0'
    );
\tmp_13_reg_1163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(36),
      Q => tmp_13_reg_1163(5),
      R => '0'
    );
\tmp_13_reg_1163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(37),
      Q => tmp_13_reg_1163(6),
      R => '0'
    );
\tmp_13_reg_1163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(38),
      Q => tmp_13_reg_1163(7),
      R => '0'
    );
\tmp_13_reg_1163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(39),
      Q => tmp_13_reg_1163(8),
      R => '0'
    );
\tmp_13_reg_1163_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_75,
      D => \mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg\(40),
      Q => tmp_13_reg_1163(9),
      R => '0'
    );
\tmp_16_reg_1274[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(26),
      I1 => p_v1_v_reg_1193(25),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(26),
      O => \tmp_16_reg_1274[0]_i_2_n_0\
    );
\tmp_16_reg_1274[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(25),
      I1 => p_v1_v_reg_1193(25),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(25),
      O => \tmp_16_reg_1274[0]_i_3_n_0\
    );
\tmp_16_reg_1274[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(24),
      I1 => p_v1_v_reg_1193(24),
      I2 => ap_reg_pp0_iter1_tmp_11_reg_1027,
      I3 => neg_ti2_reg_1231(24),
      O => \tmp_16_reg_1274[0]_i_4_n_0\
    );
\tmp_16_reg_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_1_fu_636_p2(26),
      Q => tmp_16_reg_1274,
      R => '0'
    );
\tmp_16_reg_1274_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_1_cas_reg_1269_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_16_reg_1274_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_16_reg_1274_reg[0]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1274_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_8_fu_620_p3(25 downto 24),
      O(3) => \NLW_tmp_16_reg_1274_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_10_1_fu_636_p2(26 downto 24),
      S(3) => '0',
      S(2) => \tmp_16_reg_1274[0]_i_2_n_0\,
      S(1) => \tmp_16_reg_1274[0]_i_3_n_0\,
      S(0) => \tmp_16_reg_1274[0]_i_4_n_0\
    );
\tmp_17_reg_1115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_2_tr_fu_396_p2(28),
      Q => tmp_17_reg_1115,
      R => '0'
    );
\tmp_17_reg_1115_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_2_tr_reg_1110_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_17_reg_1115_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_17_reg_1115_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_tr_2_tr_fu_396_p2(28),
      S(3 downto 0) => B"0001"
    );
\tmp_18_reg_1236[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(43),
      O => \tmp_18_reg_1236[11]_i_2_n_0\
    );
\tmp_18_reg_1236[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(42),
      O => \tmp_18_reg_1236[11]_i_3_n_0\
    );
\tmp_18_reg_1236[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(41),
      O => \tmp_18_reg_1236[11]_i_4_n_0\
    );
\tmp_18_reg_1236[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(40),
      O => \tmp_18_reg_1236[11]_i_5_n_0\
    );
\tmp_18_reg_1236[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(47),
      O => \tmp_18_reg_1236[15]_i_2_n_0\
    );
\tmp_18_reg_1236[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(46),
      O => \tmp_18_reg_1236[15]_i_3_n_0\
    );
\tmp_18_reg_1236[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(45),
      O => \tmp_18_reg_1236[15]_i_4_n_0\
    );
\tmp_18_reg_1236[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(44),
      O => \tmp_18_reg_1236[15]_i_5_n_0\
    );
\tmp_18_reg_1236[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(51),
      O => \tmp_18_reg_1236[19]_i_2_n_0\
    );
\tmp_18_reg_1236[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(50),
      O => \tmp_18_reg_1236[19]_i_3_n_0\
    );
\tmp_18_reg_1236[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(49),
      O => \tmp_18_reg_1236[19]_i_4_n_0\
    );
\tmp_18_reg_1236[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(48),
      O => \tmp_18_reg_1236[19]_i_5_n_0\
    );
\tmp_18_reg_1236[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(55),
      O => \tmp_18_reg_1236[23]_i_2_n_0\
    );
\tmp_18_reg_1236[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(54),
      O => \tmp_18_reg_1236[23]_i_3_n_0\
    );
\tmp_18_reg_1236[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(53),
      O => \tmp_18_reg_1236[23]_i_4_n_0\
    );
\tmp_18_reg_1236[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(52),
      O => \tmp_18_reg_1236[23]_i_5_n_0\
    );
\tmp_18_reg_1236[25]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(57),
      O => \tmp_18_reg_1236[25]_i_3_n_0\
    );
\tmp_18_reg_1236[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(56),
      O => \tmp_18_reg_1236[25]_i_4_n_0\
    );
\tmp_18_reg_1236[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(29),
      O => \tmp_18_reg_1236[3]_i_10_n_0\
    );
\tmp_18_reg_1236[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(28),
      O => \tmp_18_reg_1236[3]_i_11_n_0\
    );
\tmp_18_reg_1236[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(27),
      O => \tmp_18_reg_1236[3]_i_13_n_0\
    );
\tmp_18_reg_1236[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(26),
      O => \tmp_18_reg_1236[3]_i_14_n_0\
    );
\tmp_18_reg_1236[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(25),
      O => \tmp_18_reg_1236[3]_i_15_n_0\
    );
\tmp_18_reg_1236[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(24),
      O => \tmp_18_reg_1236[3]_i_16_n_0\
    );
\tmp_18_reg_1236[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(23),
      O => \tmp_18_reg_1236[3]_i_18_n_0\
    );
\tmp_18_reg_1236[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(22),
      O => \tmp_18_reg_1236[3]_i_19_n_0\
    );
\tmp_18_reg_1236[3]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(21),
      O => \tmp_18_reg_1236[3]_i_20_n_0\
    );
\tmp_18_reg_1236[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(20),
      O => \tmp_18_reg_1236[3]_i_21_n_0\
    );
\tmp_18_reg_1236[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(19),
      O => \tmp_18_reg_1236[3]_i_23_n_0\
    );
\tmp_18_reg_1236[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(18),
      O => \tmp_18_reg_1236[3]_i_24_n_0\
    );
\tmp_18_reg_1236[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(17),
      O => \tmp_18_reg_1236[3]_i_25_n_0\
    );
\tmp_18_reg_1236[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(16),
      O => \tmp_18_reg_1236[3]_i_26_n_0\
    );
\tmp_18_reg_1236[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(15),
      O => \tmp_18_reg_1236[3]_i_28_n_0\
    );
\tmp_18_reg_1236[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(14),
      O => \tmp_18_reg_1236[3]_i_29_n_0\
    );
\tmp_18_reg_1236[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(35),
      O => \tmp_18_reg_1236[3]_i_3_n_0\
    );
\tmp_18_reg_1236[3]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(13),
      O => \tmp_18_reg_1236[3]_i_30_n_0\
    );
\tmp_18_reg_1236[3]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(12),
      O => \tmp_18_reg_1236[3]_i_31_n_0\
    );
\tmp_18_reg_1236[3]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(11),
      O => \tmp_18_reg_1236[3]_i_33_n_0\
    );
\tmp_18_reg_1236[3]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(10),
      O => \tmp_18_reg_1236[3]_i_34_n_0\
    );
\tmp_18_reg_1236[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(9),
      O => \tmp_18_reg_1236[3]_i_35_n_0\
    );
\tmp_18_reg_1236[3]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(8),
      O => \tmp_18_reg_1236[3]_i_36_n_0\
    );
\tmp_18_reg_1236[3]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(7),
      O => \tmp_18_reg_1236[3]_i_38_n_0\
    );
\tmp_18_reg_1236[3]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(6),
      O => \tmp_18_reg_1236[3]_i_39_n_0\
    );
\tmp_18_reg_1236[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(34),
      O => \tmp_18_reg_1236[3]_i_4_n_0\
    );
\tmp_18_reg_1236[3]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(5),
      O => \tmp_18_reg_1236[3]_i_40_n_0\
    );
\tmp_18_reg_1236[3]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(4),
      O => \tmp_18_reg_1236[3]_i_41_n_0\
    );
\tmp_18_reg_1236[3]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(3),
      O => \tmp_18_reg_1236[3]_i_42_n_0\
    );
\tmp_18_reg_1236[3]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(2),
      O => \tmp_18_reg_1236[3]_i_43_n_0\
    );
\tmp_18_reg_1236[3]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(1),
      O => \tmp_18_reg_1236[3]_i_44_n_0\
    );
\tmp_18_reg_1236[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(33),
      O => \tmp_18_reg_1236[3]_i_5_n_0\
    );
\tmp_18_reg_1236[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(32),
      O => \tmp_18_reg_1236[3]_i_6_n_0\
    );
\tmp_18_reg_1236[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(31),
      O => \tmp_18_reg_1236[3]_i_8_n_0\
    );
\tmp_18_reg_1236[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(30),
      O => \tmp_18_reg_1236[3]_i_9_n_0\
    );
\tmp_18_reg_1236[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(39),
      O => \tmp_18_reg_1236[7]_i_2_n_0\
    );
\tmp_18_reg_1236[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(38),
      O => \tmp_18_reg_1236[7]_i_3_n_0\
    );
\tmp_18_reg_1236[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(37),
      O => \tmp_18_reg_1236[7]_i_4_n_0\
    );
\tmp_18_reg_1236[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul4_reg_1209(36),
      O => \tmp_18_reg_1236[7]_i_5_n_0\
    );
\tmp_18_reg_1236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(32),
      Q => tmp_18_reg_1236(0),
      R => '0'
    );
\tmp_18_reg_1236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(42),
      Q => tmp_18_reg_1236(10),
      R => '0'
    );
\tmp_18_reg_1236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(43),
      Q => tmp_18_reg_1236(11),
      R => '0'
    );
\tmp_18_reg_1236_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[7]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[11]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[11]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[11]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul3_fu_577_p2(43 downto 40),
      S(3) => \tmp_18_reg_1236[11]_i_2_n_0\,
      S(2) => \tmp_18_reg_1236[11]_i_3_n_0\,
      S(1) => \tmp_18_reg_1236[11]_i_4_n_0\,
      S(0) => \tmp_18_reg_1236[11]_i_5_n_0\
    );
\tmp_18_reg_1236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(44),
      Q => tmp_18_reg_1236(12),
      R => '0'
    );
\tmp_18_reg_1236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(45),
      Q => tmp_18_reg_1236(13),
      R => '0'
    );
\tmp_18_reg_1236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(46),
      Q => tmp_18_reg_1236(14),
      R => '0'
    );
\tmp_18_reg_1236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(47),
      Q => tmp_18_reg_1236(15),
      R => '0'
    );
\tmp_18_reg_1236_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[11]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[15]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[15]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[15]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul3_fu_577_p2(47 downto 44),
      S(3) => \tmp_18_reg_1236[15]_i_2_n_0\,
      S(2) => \tmp_18_reg_1236[15]_i_3_n_0\,
      S(1) => \tmp_18_reg_1236[15]_i_4_n_0\,
      S(0) => \tmp_18_reg_1236[15]_i_5_n_0\
    );
\tmp_18_reg_1236_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(48),
      Q => tmp_18_reg_1236(16),
      R => '0'
    );
\tmp_18_reg_1236_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(49),
      Q => tmp_18_reg_1236(17),
      R => '0'
    );
\tmp_18_reg_1236_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(50),
      Q => tmp_18_reg_1236(18),
      R => '0'
    );
\tmp_18_reg_1236_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(51),
      Q => tmp_18_reg_1236(19),
      R => '0'
    );
\tmp_18_reg_1236_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[15]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[19]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[19]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[19]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul3_fu_577_p2(51 downto 48),
      S(3) => \tmp_18_reg_1236[19]_i_2_n_0\,
      S(2) => \tmp_18_reg_1236[19]_i_3_n_0\,
      S(1) => \tmp_18_reg_1236[19]_i_4_n_0\,
      S(0) => \tmp_18_reg_1236[19]_i_5_n_0\
    );
\tmp_18_reg_1236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(33),
      Q => tmp_18_reg_1236(1),
      R => '0'
    );
\tmp_18_reg_1236_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(52),
      Q => tmp_18_reg_1236(20),
      R => '0'
    );
\tmp_18_reg_1236_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(53),
      Q => tmp_18_reg_1236(21),
      R => '0'
    );
\tmp_18_reg_1236_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(54),
      Q => tmp_18_reg_1236(22),
      R => '0'
    );
\tmp_18_reg_1236_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(55),
      Q => tmp_18_reg_1236(23),
      R => '0'
    );
\tmp_18_reg_1236_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[19]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[23]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[23]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[23]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul3_fu_577_p2(55 downto 52),
      S(3) => \tmp_18_reg_1236[23]_i_2_n_0\,
      S(2) => \tmp_18_reg_1236[23]_i_3_n_0\,
      S(1) => \tmp_18_reg_1236[23]_i_4_n_0\,
      S(0) => \tmp_18_reg_1236[23]_i_5_n_0\
    );
\tmp_18_reg_1236_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(56),
      Q => tmp_18_reg_1236(24),
      R => '0'
    );
\tmp_18_reg_1236_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(57),
      Q => tmp_18_reg_1236(25),
      R => '0'
    );
\tmp_18_reg_1236_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_18_reg_1236_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_18_reg_1236_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_18_reg_1236_reg[25]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neg_mul3_fu_577_p2(57 downto 56),
      S(3 downto 2) => B"00",
      S(1) => \tmp_18_reg_1236[25]_i_3_n_0\,
      S(0) => \tmp_18_reg_1236[25]_i_4_n_0\
    );
\tmp_18_reg_1236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(34),
      Q => tmp_18_reg_1236(2),
      R => '0'
    );
\tmp_18_reg_1236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(35),
      Q => tmp_18_reg_1236(3),
      R => '0'
    );
\tmp_18_reg_1236_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_2_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul3_fu_577_p2(35 downto 32),
      S(3) => \tmp_18_reg_1236[3]_i_3_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_4_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_5_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_6_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_17_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_12_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_12_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_12_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_18_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_19_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_20_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_21_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_22_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_17_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_17_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_17_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_23_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_24_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_25_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_26_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_7_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_2_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_2_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_2_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_8_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_9_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_10_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_11_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_27_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_22_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_22_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_22_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_28_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_29_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_30_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_31_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_32_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_27_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_27_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_27_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_33_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_34_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_35_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_36_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_37_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_32_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_32_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_32_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_38_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_39_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_40_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_41_n_0\
    );
\tmp_18_reg_1236_reg[3]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_18_reg_1236_reg[3]_i_37_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_37_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_37_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_42_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_43_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_44_n_0\,
      S(0) => mul4_reg_1209(0)
    );
\tmp_18_reg_1236_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_12_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[3]_i_7_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[3]_i_7_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[3]_i_7_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_18_reg_1236_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_1236[3]_i_13_n_0\,
      S(2) => \tmp_18_reg_1236[3]_i_14_n_0\,
      S(1) => \tmp_18_reg_1236[3]_i_15_n_0\,
      S(0) => \tmp_18_reg_1236[3]_i_16_n_0\
    );
\tmp_18_reg_1236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(36),
      Q => tmp_18_reg_1236(4),
      R => '0'
    );
\tmp_18_reg_1236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(37),
      Q => tmp_18_reg_1236(5),
      R => '0'
    );
\tmp_18_reg_1236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(38),
      Q => tmp_18_reg_1236(6),
      R => '0'
    );
\tmp_18_reg_1236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(39),
      Q => tmp_18_reg_1236(7),
      R => '0'
    );
\tmp_18_reg_1236_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1236_reg[3]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1236_reg[7]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1236_reg[7]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1236_reg[7]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1236_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul3_fu_577_p2(39 downto 36),
      S(3) => \tmp_18_reg_1236[7]_i_2_n_0\,
      S(2) => \tmp_18_reg_1236[7]_i_3_n_0\,
      S(1) => \tmp_18_reg_1236[7]_i_4_n_0\,
      S(0) => \tmp_18_reg_1236[7]_i_5_n_0\
    );
\tmp_18_reg_1236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(40),
      Q => tmp_18_reg_1236(8),
      R => '0'
    );
\tmp_18_reg_1236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_12360,
      D => neg_mul3_fu_577_p2(41),
      Q => tmp_18_reg_1236(9),
      R => '0'
    );
\tmp_19_reg_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(32),
      Q => tmp_19_reg_1214(0),
      R => '0'
    );
\tmp_19_reg_1214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(42),
      Q => tmp_19_reg_1214(10),
      R => '0'
    );
\tmp_19_reg_1214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(43),
      Q => tmp_19_reg_1214(11),
      R => '0'
    );
\tmp_19_reg_1214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(44),
      Q => tmp_19_reg_1214(12),
      R => '0'
    );
\tmp_19_reg_1214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(45),
      Q => tmp_19_reg_1214(13),
      R => '0'
    );
\tmp_19_reg_1214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(46),
      Q => tmp_19_reg_1214(14),
      R => '0'
    );
\tmp_19_reg_1214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(47),
      Q => tmp_19_reg_1214(15),
      R => '0'
    );
\tmp_19_reg_1214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(48),
      Q => tmp_19_reg_1214(16),
      R => '0'
    );
\tmp_19_reg_1214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(49),
      Q => tmp_19_reg_1214(17),
      R => '0'
    );
\tmp_19_reg_1214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(50),
      Q => tmp_19_reg_1214(18),
      R => '0'
    );
\tmp_19_reg_1214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(51),
      Q => tmp_19_reg_1214(19),
      R => '0'
    );
\tmp_19_reg_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(33),
      Q => tmp_19_reg_1214(1),
      R => '0'
    );
\tmp_19_reg_1214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(52),
      Q => tmp_19_reg_1214(20),
      R => '0'
    );
\tmp_19_reg_1214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(53),
      Q => tmp_19_reg_1214(21),
      R => '0'
    );
\tmp_19_reg_1214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(54),
      Q => tmp_19_reg_1214(22),
      R => '0'
    );
\tmp_19_reg_1214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(55),
      Q => tmp_19_reg_1214(23),
      R => '0'
    );
\tmp_19_reg_1214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(56),
      Q => tmp_19_reg_1214(24),
      R => '0'
    );
\tmp_19_reg_1214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(57),
      Q => tmp_19_reg_1214(25),
      R => '0'
    );
\tmp_19_reg_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(34),
      Q => tmp_19_reg_1214(2),
      R => '0'
    );
\tmp_19_reg_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(35),
      Q => tmp_19_reg_1214(3),
      R => '0'
    );
\tmp_19_reg_1214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(36),
      Q => tmp_19_reg_1214(4),
      R => '0'
    );
\tmp_19_reg_1214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(37),
      Q => tmp_19_reg_1214(5),
      R => '0'
    );
\tmp_19_reg_1214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(38),
      Q => tmp_19_reg_1214(6),
      R => '0'
    );
\tmp_19_reg_1214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(39),
      Q => tmp_19_reg_1214(7),
      R => '0'
    );
\tmp_19_reg_1214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(40),
      Q => tmp_19_reg_1214(8),
      R => '0'
    );
\tmp_19_reg_1214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_76,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0\(41),
      Q => tmp_19_reg_1214(9),
      R => '0'
    );
\tmp_22_reg_1356[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(26),
      I1 => p_v2_v_reg_1279(25),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(26),
      O => \tmp_22_reg_1356[0]_i_2_n_0\
    );
\tmp_22_reg_1356[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(25),
      I1 => p_v2_v_reg_1279(25),
      I2 => ap_reg_pp0_iter2_tmp_17_reg_1115,
      I3 => neg_ti3_reg_1325(25),
      O => \tmp_22_reg_1356[0]_i_3_n_0\
    );
\tmp_22_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => p_Val2_10_2_fu_811_p2(26),
      Q => tmp_22_reg_1356,
      R => '0'
    );
\tmp_22_reg_1356_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_2_cas_reg_1351_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_22_reg_1356_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_22_reg_1356_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_8_reg_1261(25),
      O(3 downto 2) => \NLW_tmp_22_reg_1356_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_10_2_fu_811_p2(26 downto 25),
      S(3 downto 2) => B"00",
      S(1) => \tmp_22_reg_1356[0]_i_2_n_0\,
      S(0) => \tmp_22_reg_1356[0]_i_3_n_0\
    );
\tmp_23_reg_1126[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_3_reg_1090(26),
      O => \tmp_23_reg_1126[0]_i_2_n_0\
    );
\tmp_23_reg_1126[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_3_reg_1090(26),
      I1 => p_Val2_6_3_reg_1090(27),
      O => \tmp_23_reg_1126[0]_i_3_n_0\
    );
\tmp_23_reg_1126[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_6_3_reg_1090(26),
      I1 => \tmp_9_cast_reg_1067_reg__0\(13),
      O => \tmp_23_reg_1126[0]_i_4_n_0\
    );
\tmp_23_reg_1126[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(12),
      I1 => p_Val2_6_3_reg_1090(25),
      O => \tmp_23_reg_1126[0]_i_5_n_0\
    );
\tmp_23_reg_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => r_V_tr_3_tr_fu_412_p2(28),
      Q => tmp_23_reg_1126,
      R => '0'
    );
\tmp_23_reg_1126_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_3_tr_reg_1121_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_23_reg_1126_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_23_reg_1126_reg[0]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1126_reg[0]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1126_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_6_3_reg_1090(26),
      DI(1) => \tmp_23_reg_1126[0]_i_2_n_0\,
      DI(0) => \tmp_9_cast_reg_1067_reg__0\(12),
      O(3 downto 0) => r_V_tr_3_tr_fu_412_p2(28 downto 25),
      S(3) => '1',
      S(2) => \tmp_23_reg_1126[0]_i_3_n_0\,
      S(1) => \tmp_23_reg_1126[0]_i_4_n_0\,
      S(0) => \tmp_23_reg_1126[0]_i_5_n_0\
    );
\tmp_24_reg_1285[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(43),
      O => \tmp_24_reg_1285[11]_i_2_n_0\
    );
\tmp_24_reg_1285[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(42),
      O => \tmp_24_reg_1285[11]_i_3_n_0\
    );
\tmp_24_reg_1285[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(41),
      O => \tmp_24_reg_1285[11]_i_4_n_0\
    );
\tmp_24_reg_1285[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(40),
      O => \tmp_24_reg_1285[11]_i_5_n_0\
    );
\tmp_24_reg_1285[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(47),
      O => \tmp_24_reg_1285[15]_i_2_n_0\
    );
\tmp_24_reg_1285[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(46),
      O => \tmp_24_reg_1285[15]_i_3_n_0\
    );
\tmp_24_reg_1285[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(45),
      O => \tmp_24_reg_1285[15]_i_4_n_0\
    );
\tmp_24_reg_1285[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(44),
      O => \tmp_24_reg_1285[15]_i_5_n_0\
    );
\tmp_24_reg_1285[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(51),
      O => \tmp_24_reg_1285[19]_i_2_n_0\
    );
\tmp_24_reg_1285[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(50),
      O => \tmp_24_reg_1285[19]_i_3_n_0\
    );
\tmp_24_reg_1285[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(49),
      O => \tmp_24_reg_1285[19]_i_4_n_0\
    );
\tmp_24_reg_1285[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(48),
      O => \tmp_24_reg_1285[19]_i_5_n_0\
    );
\tmp_24_reg_1285[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(55),
      O => \tmp_24_reg_1285[23]_i_2_n_0\
    );
\tmp_24_reg_1285[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(54),
      O => \tmp_24_reg_1285[23]_i_3_n_0\
    );
\tmp_24_reg_1285[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(53),
      O => \tmp_24_reg_1285[23]_i_4_n_0\
    );
\tmp_24_reg_1285[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(52),
      O => \tmp_24_reg_1285[23]_i_5_n_0\
    );
\tmp_24_reg_1285[25]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(57),
      O => \tmp_24_reg_1285[25]_i_3_n_0\
    );
\tmp_24_reg_1285[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(56),
      O => \tmp_24_reg_1285[25]_i_4_n_0\
    );
\tmp_24_reg_1285[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(29),
      O => \tmp_24_reg_1285[3]_i_10_n_0\
    );
\tmp_24_reg_1285[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(28),
      O => \tmp_24_reg_1285[3]_i_11_n_0\
    );
\tmp_24_reg_1285[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(27),
      O => \tmp_24_reg_1285[3]_i_13_n_0\
    );
\tmp_24_reg_1285[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(26),
      O => \tmp_24_reg_1285[3]_i_14_n_0\
    );
\tmp_24_reg_1285[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(25),
      O => \tmp_24_reg_1285[3]_i_15_n_0\
    );
\tmp_24_reg_1285[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(24),
      O => \tmp_24_reg_1285[3]_i_16_n_0\
    );
\tmp_24_reg_1285[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(23),
      O => \tmp_24_reg_1285[3]_i_18_n_0\
    );
\tmp_24_reg_1285[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(22),
      O => \tmp_24_reg_1285[3]_i_19_n_0\
    );
\tmp_24_reg_1285[3]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(21),
      O => \tmp_24_reg_1285[3]_i_20_n_0\
    );
\tmp_24_reg_1285[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(20),
      O => \tmp_24_reg_1285[3]_i_21_n_0\
    );
\tmp_24_reg_1285[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(19),
      O => \tmp_24_reg_1285[3]_i_23_n_0\
    );
\tmp_24_reg_1285[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(18),
      O => \tmp_24_reg_1285[3]_i_24_n_0\
    );
\tmp_24_reg_1285[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(17),
      O => \tmp_24_reg_1285[3]_i_25_n_0\
    );
\tmp_24_reg_1285[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(16),
      O => \tmp_24_reg_1285[3]_i_26_n_0\
    );
\tmp_24_reg_1285[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(15),
      O => \tmp_24_reg_1285[3]_i_28_n_0\
    );
\tmp_24_reg_1285[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(14),
      O => \tmp_24_reg_1285[3]_i_29_n_0\
    );
\tmp_24_reg_1285[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(35),
      O => \tmp_24_reg_1285[3]_i_3_n_0\
    );
\tmp_24_reg_1285[3]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(13),
      O => \tmp_24_reg_1285[3]_i_30_n_0\
    );
\tmp_24_reg_1285[3]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(12),
      O => \tmp_24_reg_1285[3]_i_31_n_0\
    );
\tmp_24_reg_1285[3]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(11),
      O => \tmp_24_reg_1285[3]_i_33_n_0\
    );
\tmp_24_reg_1285[3]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(10),
      O => \tmp_24_reg_1285[3]_i_34_n_0\
    );
\tmp_24_reg_1285[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(9),
      O => \tmp_24_reg_1285[3]_i_35_n_0\
    );
\tmp_24_reg_1285[3]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(8),
      O => \tmp_24_reg_1285[3]_i_36_n_0\
    );
\tmp_24_reg_1285[3]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(7),
      O => \tmp_24_reg_1285[3]_i_38_n_0\
    );
\tmp_24_reg_1285[3]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(6),
      O => \tmp_24_reg_1285[3]_i_39_n_0\
    );
\tmp_24_reg_1285[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(34),
      O => \tmp_24_reg_1285[3]_i_4_n_0\
    );
\tmp_24_reg_1285[3]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(5),
      O => \tmp_24_reg_1285[3]_i_40_n_0\
    );
\tmp_24_reg_1285[3]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(4),
      O => \tmp_24_reg_1285[3]_i_41_n_0\
    );
\tmp_24_reg_1285[3]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(3),
      O => \tmp_24_reg_1285[3]_i_42_n_0\
    );
\tmp_24_reg_1285[3]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(2),
      O => \tmp_24_reg_1285[3]_i_43_n_0\
    );
\tmp_24_reg_1285[3]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(1),
      O => \tmp_24_reg_1285[3]_i_44_n_0\
    );
\tmp_24_reg_1285[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(33),
      O => \tmp_24_reg_1285[3]_i_5_n_0\
    );
\tmp_24_reg_1285[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(32),
      O => \tmp_24_reg_1285[3]_i_6_n_0\
    );
\tmp_24_reg_1285[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(31),
      O => \tmp_24_reg_1285[3]_i_8_n_0\
    );
\tmp_24_reg_1285[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(30),
      O => \tmp_24_reg_1285[3]_i_9_n_0\
    );
\tmp_24_reg_1285[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(39),
      O => \tmp_24_reg_1285[7]_i_2_n_0\
    );
\tmp_24_reg_1285[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(38),
      O => \tmp_24_reg_1285[7]_i_3_n_0\
    );
\tmp_24_reg_1285[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(37),
      O => \tmp_24_reg_1285[7]_i_4_n_0\
    );
\tmp_24_reg_1285[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul5_reg_1241(36),
      O => \tmp_24_reg_1285[7]_i_5_n_0\
    );
\tmp_24_reg_1285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(32),
      Q => tmp_24_reg_1285(0),
      R => '0'
    );
\tmp_24_reg_1285_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(42),
      Q => tmp_24_reg_1285(10),
      R => '0'
    );
\tmp_24_reg_1285_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(43),
      Q => tmp_24_reg_1285(11),
      R => '0'
    );
\tmp_24_reg_1285_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[7]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[11]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[11]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[11]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul5_fu_665_p2(43 downto 40),
      S(3) => \tmp_24_reg_1285[11]_i_2_n_0\,
      S(2) => \tmp_24_reg_1285[11]_i_3_n_0\,
      S(1) => \tmp_24_reg_1285[11]_i_4_n_0\,
      S(0) => \tmp_24_reg_1285[11]_i_5_n_0\
    );
\tmp_24_reg_1285_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(44),
      Q => tmp_24_reg_1285(12),
      R => '0'
    );
\tmp_24_reg_1285_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(45),
      Q => tmp_24_reg_1285(13),
      R => '0'
    );
\tmp_24_reg_1285_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(46),
      Q => tmp_24_reg_1285(14),
      R => '0'
    );
\tmp_24_reg_1285_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(47),
      Q => tmp_24_reg_1285(15),
      R => '0'
    );
\tmp_24_reg_1285_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[11]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[15]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[15]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[15]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul5_fu_665_p2(47 downto 44),
      S(3) => \tmp_24_reg_1285[15]_i_2_n_0\,
      S(2) => \tmp_24_reg_1285[15]_i_3_n_0\,
      S(1) => \tmp_24_reg_1285[15]_i_4_n_0\,
      S(0) => \tmp_24_reg_1285[15]_i_5_n_0\
    );
\tmp_24_reg_1285_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(48),
      Q => tmp_24_reg_1285(16),
      R => '0'
    );
\tmp_24_reg_1285_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(49),
      Q => tmp_24_reg_1285(17),
      R => '0'
    );
\tmp_24_reg_1285_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(50),
      Q => tmp_24_reg_1285(18),
      R => '0'
    );
\tmp_24_reg_1285_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(51),
      Q => tmp_24_reg_1285(19),
      R => '0'
    );
\tmp_24_reg_1285_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[15]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[19]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[19]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[19]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul5_fu_665_p2(51 downto 48),
      S(3) => \tmp_24_reg_1285[19]_i_2_n_0\,
      S(2) => \tmp_24_reg_1285[19]_i_3_n_0\,
      S(1) => \tmp_24_reg_1285[19]_i_4_n_0\,
      S(0) => \tmp_24_reg_1285[19]_i_5_n_0\
    );
\tmp_24_reg_1285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(33),
      Q => tmp_24_reg_1285(1),
      R => '0'
    );
\tmp_24_reg_1285_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(52),
      Q => tmp_24_reg_1285(20),
      R => '0'
    );
\tmp_24_reg_1285_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(53),
      Q => tmp_24_reg_1285(21),
      R => '0'
    );
\tmp_24_reg_1285_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(54),
      Q => tmp_24_reg_1285(22),
      R => '0'
    );
\tmp_24_reg_1285_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(55),
      Q => tmp_24_reg_1285(23),
      R => '0'
    );
\tmp_24_reg_1285_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[19]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[23]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[23]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[23]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul5_fu_665_p2(55 downto 52),
      S(3) => \tmp_24_reg_1285[23]_i_2_n_0\,
      S(2) => \tmp_24_reg_1285[23]_i_3_n_0\,
      S(1) => \tmp_24_reg_1285[23]_i_4_n_0\,
      S(0) => \tmp_24_reg_1285[23]_i_5_n_0\
    );
\tmp_24_reg_1285_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(56),
      Q => tmp_24_reg_1285(24),
      R => '0'
    );
\tmp_24_reg_1285_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(57),
      Q => tmp_24_reg_1285(25),
      R => '0'
    );
\tmp_24_reg_1285_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_24_reg_1285_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_24_reg_1285_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_24_reg_1285_reg[25]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neg_mul5_fu_665_p2(57 downto 56),
      S(3 downto 2) => B"00",
      S(1) => \tmp_24_reg_1285[25]_i_3_n_0\,
      S(0) => \tmp_24_reg_1285[25]_i_4_n_0\
    );
\tmp_24_reg_1285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(34),
      Q => tmp_24_reg_1285(2),
      R => '0'
    );
\tmp_24_reg_1285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(35),
      Q => tmp_24_reg_1285(3),
      R => '0'
    );
\tmp_24_reg_1285_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_2_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul5_fu_665_p2(35 downto 32),
      S(3) => \tmp_24_reg_1285[3]_i_3_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_4_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_5_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_6_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_17_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_12_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_12_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_12_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_18_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_19_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_20_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_21_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_22_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_17_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_17_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_17_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_23_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_24_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_25_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_26_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_7_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_2_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_2_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_2_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_8_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_9_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_10_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_11_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_27_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_22_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_22_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_22_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_28_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_29_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_30_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_31_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_32_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_27_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_27_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_27_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_33_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_34_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_35_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_36_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_37_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_32_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_32_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_32_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_38_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_39_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_40_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_41_n_0\
    );
\tmp_24_reg_1285_reg[3]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_24_reg_1285_reg[3]_i_37_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_37_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_37_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_42_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_43_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_44_n_0\,
      S(0) => mul5_reg_1241(0)
    );
\tmp_24_reg_1285_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_12_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[3]_i_7_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[3]_i_7_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[3]_i_7_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_24_reg_1285_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_24_reg_1285[3]_i_13_n_0\,
      S(2) => \tmp_24_reg_1285[3]_i_14_n_0\,
      S(1) => \tmp_24_reg_1285[3]_i_15_n_0\,
      S(0) => \tmp_24_reg_1285[3]_i_16_n_0\
    );
\tmp_24_reg_1285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(36),
      Q => tmp_24_reg_1285(4),
      R => '0'
    );
\tmp_24_reg_1285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(37),
      Q => tmp_24_reg_1285(5),
      R => '0'
    );
\tmp_24_reg_1285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(38),
      Q => tmp_24_reg_1285(6),
      R => '0'
    );
\tmp_24_reg_1285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(39),
      Q => tmp_24_reg_1285(7),
      R => '0'
    );
\tmp_24_reg_1285_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1285_reg[3]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1285_reg[7]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1285_reg[7]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1285_reg[7]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1285_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul5_fu_665_p2(39 downto 36),
      S(3) => \tmp_24_reg_1285[7]_i_2_n_0\,
      S(2) => \tmp_24_reg_1285[7]_i_3_n_0\,
      S(1) => \tmp_24_reg_1285[7]_i_4_n_0\,
      S(0) => \tmp_24_reg_1285[7]_i_5_n_0\
    );
\tmp_24_reg_1285_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(40),
      Q => tmp_24_reg_1285(8),
      R => '0'
    );
\tmp_24_reg_1285_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_12850,
      D => neg_mul5_fu_665_p2(41),
      Q => tmp_24_reg_1285(9),
      R => '0'
    );
\tmp_25_reg_1246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(32),
      Q => tmp_25_reg_1246(0),
      R => '0'
    );
\tmp_25_reg_1246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(42),
      Q => tmp_25_reg_1246(10),
      R => '0'
    );
\tmp_25_reg_1246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(43),
      Q => tmp_25_reg_1246(11),
      R => '0'
    );
\tmp_25_reg_1246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(44),
      Q => tmp_25_reg_1246(12),
      R => '0'
    );
\tmp_25_reg_1246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(45),
      Q => tmp_25_reg_1246(13),
      R => '0'
    );
\tmp_25_reg_1246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(46),
      Q => tmp_25_reg_1246(14),
      R => '0'
    );
\tmp_25_reg_1246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(47),
      Q => tmp_25_reg_1246(15),
      R => '0'
    );
\tmp_25_reg_1246_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(48),
      Q => tmp_25_reg_1246(16),
      R => '0'
    );
\tmp_25_reg_1246_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(49),
      Q => tmp_25_reg_1246(17),
      R => '0'
    );
\tmp_25_reg_1246_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(50),
      Q => tmp_25_reg_1246(18),
      R => '0'
    );
\tmp_25_reg_1246_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(51),
      Q => tmp_25_reg_1246(19),
      R => '0'
    );
\tmp_25_reg_1246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(33),
      Q => tmp_25_reg_1246(1),
      R => '0'
    );
\tmp_25_reg_1246_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(52),
      Q => tmp_25_reg_1246(20),
      R => '0'
    );
\tmp_25_reg_1246_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(53),
      Q => tmp_25_reg_1246(21),
      R => '0'
    );
\tmp_25_reg_1246_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(54),
      Q => tmp_25_reg_1246(22),
      R => '0'
    );
\tmp_25_reg_1246_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(55),
      Q => tmp_25_reg_1246(23),
      R => '0'
    );
\tmp_25_reg_1246_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(56),
      Q => tmp_25_reg_1246(24),
      R => '0'
    );
\tmp_25_reg_1246_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(57),
      Q => tmp_25_reg_1246(25),
      R => '0'
    );
\tmp_25_reg_1246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(34),
      Q => tmp_25_reg_1246(2),
      R => '0'
    );
\tmp_25_reg_1246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(35),
      Q => tmp_25_reg_1246(3),
      R => '0'
    );
\tmp_25_reg_1246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(36),
      Q => tmp_25_reg_1246(4),
      R => '0'
    );
\tmp_25_reg_1246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(37),
      Q => tmp_25_reg_1246(5),
      R => '0'
    );
\tmp_25_reg_1246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(38),
      Q => tmp_25_reg_1246(6),
      R => '0'
    );
\tmp_25_reg_1246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(39),
      Q => tmp_25_reg_1246(7),
      R => '0'
    );
\tmp_25_reg_1246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(40),
      Q => tmp_25_reg_1246(8),
      R => '0'
    );
\tmp_25_reg_1246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_78,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1\(41),
      Q => tmp_25_reg_1246(9),
      R => '0'
    );
\tmp_28_reg_1382[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(26),
      I1 => p_v3_v_reg_1330(25),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(26),
      O => \tmp_28_reg_1382[0]_i_2_n_0\
    );
\tmp_28_reg_1382[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(25),
      I1 => p_v3_v_reg_1330(25),
      I2 => ap_reg_pp0_iter2_tmp_23_reg_1126,
      I3 => neg_ti4_reg_1361(25),
      O => \tmp_28_reg_1382[0]_i_3_n_0\
    );
\tmp_28_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_Val2_10_3_fu_867_p2(26),
      Q => tmp_28_reg_1382,
      R => '0'
    );
\tmp_28_reg_1382_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_3_cas_reg_1377_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_28_reg_1382_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_28_reg_1382_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_8_reg_1261(25),
      O(3 downto 2) => \NLW_tmp_28_reg_1382_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_10_3_fu_867_p2(26 downto 25),
      S(3 downto 2) => B"00",
      S(1) => \tmp_28_reg_1382[0]_i_2_n_0\,
      S(0) => \tmp_28_reg_1382[0]_i_3_n_0\
    );
\tmp_2_reg_1204[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(43),
      O => \tmp_2_reg_1204[11]_i_2_n_0\
    );
\tmp_2_reg_1204[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(42),
      O => \tmp_2_reg_1204[11]_i_3_n_0\
    );
\tmp_2_reg_1204[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(41),
      O => \tmp_2_reg_1204[11]_i_4_n_0\
    );
\tmp_2_reg_1204[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(40),
      O => \tmp_2_reg_1204[11]_i_5_n_0\
    );
\tmp_2_reg_1204[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(47),
      O => \tmp_2_reg_1204[15]_i_2_n_0\
    );
\tmp_2_reg_1204[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(46),
      O => \tmp_2_reg_1204[15]_i_3_n_0\
    );
\tmp_2_reg_1204[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(45),
      O => \tmp_2_reg_1204[15]_i_4_n_0\
    );
\tmp_2_reg_1204[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(44),
      O => \tmp_2_reg_1204[15]_i_5_n_0\
    );
\tmp_2_reg_1204[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(51),
      O => \tmp_2_reg_1204[19]_i_2_n_0\
    );
\tmp_2_reg_1204[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(50),
      O => \tmp_2_reg_1204[19]_i_3_n_0\
    );
\tmp_2_reg_1204[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(49),
      O => \tmp_2_reg_1204[19]_i_4_n_0\
    );
\tmp_2_reg_1204[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(48),
      O => \tmp_2_reg_1204[19]_i_5_n_0\
    );
\tmp_2_reg_1204[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(55),
      O => \tmp_2_reg_1204[23]_i_2_n_0\
    );
\tmp_2_reg_1204[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(54),
      O => \tmp_2_reg_1204[23]_i_3_n_0\
    );
\tmp_2_reg_1204[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(53),
      O => \tmp_2_reg_1204[23]_i_4_n_0\
    );
\tmp_2_reg_1204[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(52),
      O => \tmp_2_reg_1204[23]_i_5_n_0\
    );
\tmp_2_reg_1204[25]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(57),
      O => \tmp_2_reg_1204[25]_i_3_n_0\
    );
\tmp_2_reg_1204[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(56),
      O => \tmp_2_reg_1204[25]_i_4_n_0\
    );
\tmp_2_reg_1204[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(29),
      O => \tmp_2_reg_1204[3]_i_10_n_0\
    );
\tmp_2_reg_1204[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(28),
      O => \tmp_2_reg_1204[3]_i_11_n_0\
    );
\tmp_2_reg_1204[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(27),
      O => \tmp_2_reg_1204[3]_i_13_n_0\
    );
\tmp_2_reg_1204[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(26),
      O => \tmp_2_reg_1204[3]_i_14_n_0\
    );
\tmp_2_reg_1204[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(25),
      O => \tmp_2_reg_1204[3]_i_15_n_0\
    );
\tmp_2_reg_1204[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(24),
      O => \tmp_2_reg_1204[3]_i_16_n_0\
    );
\tmp_2_reg_1204[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(23),
      O => \tmp_2_reg_1204[3]_i_18_n_0\
    );
\tmp_2_reg_1204[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(22),
      O => \tmp_2_reg_1204[3]_i_19_n_0\
    );
\tmp_2_reg_1204[3]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(21),
      O => \tmp_2_reg_1204[3]_i_20_n_0\
    );
\tmp_2_reg_1204[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(20),
      O => \tmp_2_reg_1204[3]_i_21_n_0\
    );
\tmp_2_reg_1204[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(19),
      O => \tmp_2_reg_1204[3]_i_23_n_0\
    );
\tmp_2_reg_1204[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(18),
      O => \tmp_2_reg_1204[3]_i_24_n_0\
    );
\tmp_2_reg_1204[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(17),
      O => \tmp_2_reg_1204[3]_i_25_n_0\
    );
\tmp_2_reg_1204[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(16),
      O => \tmp_2_reg_1204[3]_i_26_n_0\
    );
\tmp_2_reg_1204[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(15),
      O => \tmp_2_reg_1204[3]_i_28_n_0\
    );
\tmp_2_reg_1204[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(14),
      O => \tmp_2_reg_1204[3]_i_29_n_0\
    );
\tmp_2_reg_1204[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(35),
      O => \tmp_2_reg_1204[3]_i_3_n_0\
    );
\tmp_2_reg_1204[3]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(13),
      O => \tmp_2_reg_1204[3]_i_30_n_0\
    );
\tmp_2_reg_1204[3]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(12),
      O => \tmp_2_reg_1204[3]_i_31_n_0\
    );
\tmp_2_reg_1204[3]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(11),
      O => \tmp_2_reg_1204[3]_i_33_n_0\
    );
\tmp_2_reg_1204[3]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(10),
      O => \tmp_2_reg_1204[3]_i_34_n_0\
    );
\tmp_2_reg_1204[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(9),
      O => \tmp_2_reg_1204[3]_i_35_n_0\
    );
\tmp_2_reg_1204[3]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(8),
      O => \tmp_2_reg_1204[3]_i_36_n_0\
    );
\tmp_2_reg_1204[3]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(7),
      O => \tmp_2_reg_1204[3]_i_38_n_0\
    );
\tmp_2_reg_1204[3]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(6),
      O => \tmp_2_reg_1204[3]_i_39_n_0\
    );
\tmp_2_reg_1204[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(34),
      O => \tmp_2_reg_1204[3]_i_4_n_0\
    );
\tmp_2_reg_1204[3]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(5),
      O => \tmp_2_reg_1204[3]_i_40_n_0\
    );
\tmp_2_reg_1204[3]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(4),
      O => \tmp_2_reg_1204[3]_i_41_n_0\
    );
\tmp_2_reg_1204[3]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(3),
      O => \tmp_2_reg_1204[3]_i_42_n_0\
    );
\tmp_2_reg_1204[3]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(2),
      O => \tmp_2_reg_1204[3]_i_43_n_0\
    );
\tmp_2_reg_1204[3]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(1),
      O => \tmp_2_reg_1204[3]_i_44_n_0\
    );
\tmp_2_reg_1204[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(33),
      O => \tmp_2_reg_1204[3]_i_5_n_0\
    );
\tmp_2_reg_1204[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(32),
      O => \tmp_2_reg_1204[3]_i_6_n_0\
    );
\tmp_2_reg_1204[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(31),
      O => \tmp_2_reg_1204[3]_i_8_n_0\
    );
\tmp_2_reg_1204[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(30),
      O => \tmp_2_reg_1204[3]_i_9_n_0\
    );
\tmp_2_reg_1204[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(39),
      O => \tmp_2_reg_1204[7]_i_2_n_0\
    );
\tmp_2_reg_1204[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(38),
      O => \tmp_2_reg_1204[7]_i_3_n_0\
    );
\tmp_2_reg_1204[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(37),
      O => \tmp_2_reg_1204[7]_i_4_n_0\
    );
\tmp_2_reg_1204[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1183(36),
      O => \tmp_2_reg_1204[7]_i_5_n_0\
    );
\tmp_2_reg_1204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(32),
      Q => tmp_2_reg_1204(0),
      R => '0'
    );
\tmp_2_reg_1204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(42),
      Q => tmp_2_reg_1204(10),
      R => '0'
    );
\tmp_2_reg_1204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(43),
      Q => tmp_2_reg_1204(11),
      R => '0'
    );
\tmp_2_reg_1204_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[7]_i_1_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[11]_i_1_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[11]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[11]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul1_fu_533_p2(43 downto 40),
      S(3) => \tmp_2_reg_1204[11]_i_2_n_0\,
      S(2) => \tmp_2_reg_1204[11]_i_3_n_0\,
      S(1) => \tmp_2_reg_1204[11]_i_4_n_0\,
      S(0) => \tmp_2_reg_1204[11]_i_5_n_0\
    );
\tmp_2_reg_1204_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(44),
      Q => tmp_2_reg_1204(12),
      R => '0'
    );
\tmp_2_reg_1204_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(45),
      Q => tmp_2_reg_1204(13),
      R => '0'
    );
\tmp_2_reg_1204_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(46),
      Q => tmp_2_reg_1204(14),
      R => '0'
    );
\tmp_2_reg_1204_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(47),
      Q => tmp_2_reg_1204(15),
      R => '0'
    );
\tmp_2_reg_1204_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[11]_i_1_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[15]_i_1_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[15]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[15]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul1_fu_533_p2(47 downto 44),
      S(3) => \tmp_2_reg_1204[15]_i_2_n_0\,
      S(2) => \tmp_2_reg_1204[15]_i_3_n_0\,
      S(1) => \tmp_2_reg_1204[15]_i_4_n_0\,
      S(0) => \tmp_2_reg_1204[15]_i_5_n_0\
    );
\tmp_2_reg_1204_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(48),
      Q => tmp_2_reg_1204(16),
      R => '0'
    );
\tmp_2_reg_1204_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(49),
      Q => tmp_2_reg_1204(17),
      R => '0'
    );
\tmp_2_reg_1204_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(50),
      Q => tmp_2_reg_1204(18),
      R => '0'
    );
\tmp_2_reg_1204_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(51),
      Q => tmp_2_reg_1204(19),
      R => '0'
    );
\tmp_2_reg_1204_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[15]_i_1_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[19]_i_1_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[19]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[19]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul1_fu_533_p2(51 downto 48),
      S(3) => \tmp_2_reg_1204[19]_i_2_n_0\,
      S(2) => \tmp_2_reg_1204[19]_i_3_n_0\,
      S(1) => \tmp_2_reg_1204[19]_i_4_n_0\,
      S(0) => \tmp_2_reg_1204[19]_i_5_n_0\
    );
\tmp_2_reg_1204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(33),
      Q => tmp_2_reg_1204(1),
      R => '0'
    );
\tmp_2_reg_1204_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(52),
      Q => tmp_2_reg_1204(20),
      R => '0'
    );
\tmp_2_reg_1204_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(53),
      Q => tmp_2_reg_1204(21),
      R => '0'
    );
\tmp_2_reg_1204_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(54),
      Q => tmp_2_reg_1204(22),
      R => '0'
    );
\tmp_2_reg_1204_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(55),
      Q => tmp_2_reg_1204(23),
      R => '0'
    );
\tmp_2_reg_1204_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[19]_i_1_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[23]_i_1_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[23]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[23]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul1_fu_533_p2(55 downto 52),
      S(3) => \tmp_2_reg_1204[23]_i_2_n_0\,
      S(2) => \tmp_2_reg_1204[23]_i_3_n_0\,
      S(1) => \tmp_2_reg_1204[23]_i_4_n_0\,
      S(0) => \tmp_2_reg_1204[23]_i_5_n_0\
    );
\tmp_2_reg_1204_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(56),
      Q => tmp_2_reg_1204(24),
      R => '0'
    );
\tmp_2_reg_1204_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(57),
      Q => tmp_2_reg_1204(25),
      R => '0'
    );
\tmp_2_reg_1204_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_2_reg_1204_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_2_reg_1204_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_2_reg_1204_reg[25]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neg_mul1_fu_533_p2(57 downto 56),
      S(3 downto 2) => B"00",
      S(1) => \tmp_2_reg_1204[25]_i_3_n_0\,
      S(0) => \tmp_2_reg_1204[25]_i_4_n_0\
    );
\tmp_2_reg_1204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(34),
      Q => tmp_2_reg_1204(2),
      R => '0'
    );
\tmp_2_reg_1204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(35),
      Q => tmp_2_reg_1204(3),
      R => '0'
    );
\tmp_2_reg_1204_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_2_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_1_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul1_fu_533_p2(35 downto 32),
      S(3) => \tmp_2_reg_1204[3]_i_3_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_4_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_5_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_6_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_17_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_12_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_12_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_12_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_18_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_19_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_20_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_21_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_22_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_17_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_17_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_17_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_23_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_24_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_25_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_26_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_7_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_2_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_2_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_2_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_8_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_9_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_10_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_11_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_27_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_22_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_22_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_22_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_28_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_29_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_30_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_31_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_32_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_27_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_27_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_27_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_33_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_34_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_35_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_36_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_37_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_32_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_32_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_32_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_38_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_39_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_40_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_41_n_0\
    );
\tmp_2_reg_1204_reg[3]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_2_reg_1204_reg[3]_i_37_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_37_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_37_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_42_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_43_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_44_n_0\,
      S(0) => mul1_reg_1183(0)
    );
\tmp_2_reg_1204_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_12_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[3]_i_7_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[3]_i_7_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[3]_i_7_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_2_reg_1204_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1204[3]_i_13_n_0\,
      S(2) => \tmp_2_reg_1204[3]_i_14_n_0\,
      S(1) => \tmp_2_reg_1204[3]_i_15_n_0\,
      S(0) => \tmp_2_reg_1204[3]_i_16_n_0\
    );
\tmp_2_reg_1204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(36),
      Q => tmp_2_reg_1204(4),
      R => '0'
    );
\tmp_2_reg_1204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(37),
      Q => tmp_2_reg_1204(5),
      R => '0'
    );
\tmp_2_reg_1204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(38),
      Q => tmp_2_reg_1204(6),
      R => '0'
    );
\tmp_2_reg_1204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(39),
      Q => tmp_2_reg_1204(7),
      R => '0'
    );
\tmp_2_reg_1204_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1204_reg[3]_i_1_n_0\,
      CO(3) => \tmp_2_reg_1204_reg[7]_i_1_n_0\,
      CO(2) => \tmp_2_reg_1204_reg[7]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1204_reg[7]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1204_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul1_fu_533_p2(39 downto 36),
      S(3) => \tmp_2_reg_1204[7]_i_2_n_0\,
      S(2) => \tmp_2_reg_1204[7]_i_3_n_0\,
      S(1) => \tmp_2_reg_1204[7]_i_4_n_0\,
      S(0) => \tmp_2_reg_1204[7]_i_5_n_0\
    );
\tmp_2_reg_1204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(40),
      Q => tmp_2_reg_1204(8),
      R => '0'
    );
\tmp_2_reg_1204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_12040,
      D => neg_mul1_fu_533_p2(41),
      Q => tmp_2_reg_1204(9),
      R => '0'
    );
\tmp_30_reg_1061[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(26),
      O => \tmp_30_reg_1061[0]_i_2_n_0\
    );
\tmp_30_reg_1061[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(26),
      I1 => tmp_5_reg_995(13),
      O => \tmp_30_reg_1061[0]_i_3_n_0\
    );
\tmp_30_reg_1061[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_cast_fu_266_p1(25),
      I1 => tmp_5_reg_995(12),
      O => \tmp_30_reg_1061[0]_i_4_n_0\
    );
\tmp_30_reg_1061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_4_s_fu_321_p2(14),
      Q => tmp_30_reg_1061,
      R => '0'
    );
\tmp_30_reg_1061_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_s_reg_1056_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_30_reg_1061_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_30_reg_1061_reg[0]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1061_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_30_reg_1061[0]_i_2_n_0\,
      DI(0) => tmp_12_cast_fu_266_p1(25),
      O(3) => \NLW_tmp_30_reg_1061_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_4_s_fu_321_p2(14 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \tmp_30_reg_1061[0]_i_3_n_0\,
      S(0) => \tmp_30_reg_1061[0]_i_4_n_0\
    );
\tmp_31_reg_1199[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(43),
      O => \tmp_31_reg_1199[10]_i_2_n_0\
    );
\tmp_31_reg_1199[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(42),
      O => \tmp_31_reg_1199[10]_i_3_n_0\
    );
\tmp_31_reg_1199[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(41),
      O => \tmp_31_reg_1199[10]_i_4_n_0\
    );
\tmp_31_reg_1199[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(40),
      O => \tmp_31_reg_1199[10]_i_5_n_0\
    );
\tmp_31_reg_1199[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(47),
      O => \tmp_31_reg_1199[14]_i_2_n_0\
    );
\tmp_31_reg_1199[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(46),
      O => \tmp_31_reg_1199[14]_i_3_n_0\
    );
\tmp_31_reg_1199[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(45),
      O => \tmp_31_reg_1199[14]_i_4_n_0\
    );
\tmp_31_reg_1199[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(44),
      O => \tmp_31_reg_1199[14]_i_5_n_0\
    );
\tmp_31_reg_1199[18]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(51),
      O => \tmp_31_reg_1199[18]_i_2_n_0\
    );
\tmp_31_reg_1199[18]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(50),
      O => \tmp_31_reg_1199[18]_i_3_n_0\
    );
\tmp_31_reg_1199[18]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(49),
      O => \tmp_31_reg_1199[18]_i_4_n_0\
    );
\tmp_31_reg_1199[18]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(48),
      O => \tmp_31_reg_1199[18]_i_5_n_0\
    );
\tmp_31_reg_1199[22]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(55),
      O => \tmp_31_reg_1199[22]_i_2_n_0\
    );
\tmp_31_reg_1199[22]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(54),
      O => \tmp_31_reg_1199[22]_i_3_n_0\
    );
\tmp_31_reg_1199[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(53),
      O => \tmp_31_reg_1199[22]_i_4_n_0\
    );
\tmp_31_reg_1199[22]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(52),
      O => \tmp_31_reg_1199[22]_i_5_n_0\
    );
\tmp_31_reg_1199[25]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(58),
      O => \tmp_31_reg_1199[25]_i_3_n_0\
    );
\tmp_31_reg_1199[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(57),
      O => \tmp_31_reg_1199[25]_i_4_n_0\
    );
\tmp_31_reg_1199[25]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(56),
      O => \tmp_31_reg_1199[25]_i_5_n_0\
    );
\tmp_31_reg_1199[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(29),
      O => \tmp_31_reg_1199[2]_i_10_n_0\
    );
\tmp_31_reg_1199[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(28),
      O => \tmp_31_reg_1199[2]_i_11_n_0\
    );
\tmp_31_reg_1199[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(27),
      O => \tmp_31_reg_1199[2]_i_13_n_0\
    );
\tmp_31_reg_1199[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(26),
      O => \tmp_31_reg_1199[2]_i_14_n_0\
    );
\tmp_31_reg_1199[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(25),
      O => \tmp_31_reg_1199[2]_i_15_n_0\
    );
\tmp_31_reg_1199[2]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(24),
      O => \tmp_31_reg_1199[2]_i_16_n_0\
    );
\tmp_31_reg_1199[2]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(23),
      O => \tmp_31_reg_1199[2]_i_18_n_0\
    );
\tmp_31_reg_1199[2]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(22),
      O => \tmp_31_reg_1199[2]_i_19_n_0\
    );
\tmp_31_reg_1199[2]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(21),
      O => \tmp_31_reg_1199[2]_i_20_n_0\
    );
\tmp_31_reg_1199[2]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(20),
      O => \tmp_31_reg_1199[2]_i_21_n_0\
    );
\tmp_31_reg_1199[2]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(19),
      O => \tmp_31_reg_1199[2]_i_23_n_0\
    );
\tmp_31_reg_1199[2]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(18),
      O => \tmp_31_reg_1199[2]_i_24_n_0\
    );
\tmp_31_reg_1199[2]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(17),
      O => \tmp_31_reg_1199[2]_i_25_n_0\
    );
\tmp_31_reg_1199[2]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(16),
      O => \tmp_31_reg_1199[2]_i_26_n_0\
    );
\tmp_31_reg_1199[2]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(15),
      O => \tmp_31_reg_1199[2]_i_28_n_0\
    );
\tmp_31_reg_1199[2]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(14),
      O => \tmp_31_reg_1199[2]_i_29_n_0\
    );
\tmp_31_reg_1199[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(35),
      O => \tmp_31_reg_1199[2]_i_3_n_0\
    );
\tmp_31_reg_1199[2]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(13),
      O => \tmp_31_reg_1199[2]_i_30_n_0\
    );
\tmp_31_reg_1199[2]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(12),
      O => \tmp_31_reg_1199[2]_i_31_n_0\
    );
\tmp_31_reg_1199[2]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(11),
      O => \tmp_31_reg_1199[2]_i_33_n_0\
    );
\tmp_31_reg_1199[2]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(10),
      O => \tmp_31_reg_1199[2]_i_34_n_0\
    );
\tmp_31_reg_1199[2]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(9),
      O => \tmp_31_reg_1199[2]_i_35_n_0\
    );
\tmp_31_reg_1199[2]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(8),
      O => \tmp_31_reg_1199[2]_i_36_n_0\
    );
\tmp_31_reg_1199[2]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(7),
      O => \tmp_31_reg_1199[2]_i_38_n_0\
    );
\tmp_31_reg_1199[2]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(6),
      O => \tmp_31_reg_1199[2]_i_39_n_0\
    );
\tmp_31_reg_1199[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(34),
      O => \tmp_31_reg_1199[2]_i_4_n_0\
    );
\tmp_31_reg_1199[2]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(5),
      O => \tmp_31_reg_1199[2]_i_40_n_0\
    );
\tmp_31_reg_1199[2]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(4),
      O => \tmp_31_reg_1199[2]_i_41_n_0\
    );
\tmp_31_reg_1199[2]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(3),
      O => \tmp_31_reg_1199[2]_i_42_n_0\
    );
\tmp_31_reg_1199[2]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(2),
      O => \tmp_31_reg_1199[2]_i_43_n_0\
    );
\tmp_31_reg_1199[2]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(1),
      O => \tmp_31_reg_1199[2]_i_44_n_0\
    );
\tmp_31_reg_1199[2]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(33),
      O => \tmp_31_reg_1199[2]_i_5_n_0\
    );
\tmp_31_reg_1199[2]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(32),
      O => \tmp_31_reg_1199[2]_i_6_n_0\
    );
\tmp_31_reg_1199[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(31),
      O => \tmp_31_reg_1199[2]_i_8_n_0\
    );
\tmp_31_reg_1199[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(30),
      O => \tmp_31_reg_1199[2]_i_9_n_0\
    );
\tmp_31_reg_1199[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(39),
      O => \tmp_31_reg_1199[6]_i_2_n_0\
    );
\tmp_31_reg_1199[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(38),
      O => \tmp_31_reg_1199[6]_i_3_n_0\
    );
\tmp_31_reg_1199[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(37),
      O => \tmp_31_reg_1199[6]_i_4_n_0\
    );
\tmp_31_reg_1199[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul3_reg_1173(36),
      O => \tmp_31_reg_1199[6]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(33),
      Q => tmp_31_reg_1199(0),
      R => '0'
    );
\tmp_31_reg_1199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(43),
      Q => tmp_31_reg_1199(10),
      R => '0'
    );
\tmp_31_reg_1199_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[6]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[10]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[10]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[10]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul4_fu_518_p2(43 downto 40),
      S(3) => \tmp_31_reg_1199[10]_i_2_n_0\,
      S(2) => \tmp_31_reg_1199[10]_i_3_n_0\,
      S(1) => \tmp_31_reg_1199[10]_i_4_n_0\,
      S(0) => \tmp_31_reg_1199[10]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(44),
      Q => tmp_31_reg_1199(11),
      R => '0'
    );
\tmp_31_reg_1199_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(45),
      Q => tmp_31_reg_1199(12),
      R => '0'
    );
\tmp_31_reg_1199_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(46),
      Q => tmp_31_reg_1199(13),
      R => '0'
    );
\tmp_31_reg_1199_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(47),
      Q => tmp_31_reg_1199(14),
      R => '0'
    );
\tmp_31_reg_1199_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[10]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[14]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[14]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[14]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul4_fu_518_p2(47 downto 44),
      S(3) => \tmp_31_reg_1199[14]_i_2_n_0\,
      S(2) => \tmp_31_reg_1199[14]_i_3_n_0\,
      S(1) => \tmp_31_reg_1199[14]_i_4_n_0\,
      S(0) => \tmp_31_reg_1199[14]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(48),
      Q => tmp_31_reg_1199(15),
      R => '0'
    );
\tmp_31_reg_1199_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(49),
      Q => tmp_31_reg_1199(16),
      R => '0'
    );
\tmp_31_reg_1199_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(50),
      Q => tmp_31_reg_1199(17),
      R => '0'
    );
\tmp_31_reg_1199_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(51),
      Q => tmp_31_reg_1199(18),
      R => '0'
    );
\tmp_31_reg_1199_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[14]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[18]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[18]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[18]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul4_fu_518_p2(51 downto 48),
      S(3) => \tmp_31_reg_1199[18]_i_2_n_0\,
      S(2) => \tmp_31_reg_1199[18]_i_3_n_0\,
      S(1) => \tmp_31_reg_1199[18]_i_4_n_0\,
      S(0) => \tmp_31_reg_1199[18]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(52),
      Q => tmp_31_reg_1199(19),
      R => '0'
    );
\tmp_31_reg_1199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(34),
      Q => tmp_31_reg_1199(1),
      R => '0'
    );
\tmp_31_reg_1199_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(53),
      Q => tmp_31_reg_1199(20),
      R => '0'
    );
\tmp_31_reg_1199_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(54),
      Q => tmp_31_reg_1199(21),
      R => '0'
    );
\tmp_31_reg_1199_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(55),
      Q => tmp_31_reg_1199(22),
      R => '0'
    );
\tmp_31_reg_1199_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[18]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[22]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[22]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[22]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul4_fu_518_p2(55 downto 52),
      S(3) => \tmp_31_reg_1199[22]_i_2_n_0\,
      S(2) => \tmp_31_reg_1199[22]_i_3_n_0\,
      S(1) => \tmp_31_reg_1199[22]_i_4_n_0\,
      S(0) => \tmp_31_reg_1199[22]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(56),
      Q => tmp_31_reg_1199(23),
      R => '0'
    );
\tmp_31_reg_1199_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(57),
      Q => tmp_31_reg_1199(24),
      R => '0'
    );
\tmp_31_reg_1199_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(58),
      Q => tmp_31_reg_1199(25),
      R => '0'
    );
\tmp_31_reg_1199_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[22]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_31_reg_1199_reg[25]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_31_reg_1199_reg[25]_i_2_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_31_reg_1199_reg[25]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_mul4_fu_518_p2(58 downto 56),
      S(3) => '0',
      S(2) => \tmp_31_reg_1199[25]_i_3_n_0\,
      S(1) => \tmp_31_reg_1199[25]_i_4_n_0\,
      S(0) => \tmp_31_reg_1199[25]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(35),
      Q => tmp_31_reg_1199(2),
      R => '0'
    );
\tmp_31_reg_1199_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_2_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => neg_mul4_fu_518_p2(35 downto 33),
      O(0) => \NLW_tmp_31_reg_1199_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_31_reg_1199[2]_i_3_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_4_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_5_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_6_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_17_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_12_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_12_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_12_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_18_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_19_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_20_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_21_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_22_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_17_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_17_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_17_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_23_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_24_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_25_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_26_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_7_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_2_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_2_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_2_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_8_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_9_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_10_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_11_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_27_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_22_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_22_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_22_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_28_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_29_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_30_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_31_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_32_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_27_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_27_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_27_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_33_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_34_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_35_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_36_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_37_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_32_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_32_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_32_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_38_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_39_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_40_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_41_n_0\
    );
\tmp_31_reg_1199_reg[2]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_31_reg_1199_reg[2]_i_37_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_37_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_37_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_42_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_43_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_44_n_0\,
      S(0) => mul3_reg_1173(0)
    );
\tmp_31_reg_1199_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_12_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[2]_i_7_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[2]_i_7_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[2]_i_7_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[2]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_1199_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_1199[2]_i_13_n_0\,
      S(2) => \tmp_31_reg_1199[2]_i_14_n_0\,
      S(1) => \tmp_31_reg_1199[2]_i_15_n_0\,
      S(0) => \tmp_31_reg_1199[2]_i_16_n_0\
    );
\tmp_31_reg_1199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(36),
      Q => tmp_31_reg_1199(3),
      R => '0'
    );
\tmp_31_reg_1199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(37),
      Q => tmp_31_reg_1199(4),
      R => '0'
    );
\tmp_31_reg_1199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(38),
      Q => tmp_31_reg_1199(5),
      R => '0'
    );
\tmp_31_reg_1199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(39),
      Q => tmp_31_reg_1199(6),
      R => '0'
    );
\tmp_31_reg_1199_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1199_reg[2]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1199_reg[6]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1199_reg[6]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1199_reg[6]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1199_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul4_fu_518_p2(39 downto 36),
      S(3) => \tmp_31_reg_1199[6]_i_2_n_0\,
      S(2) => \tmp_31_reg_1199[6]_i_3_n_0\,
      S(1) => \tmp_31_reg_1199[6]_i_4_n_0\,
      S(0) => \tmp_31_reg_1199[6]_i_5_n_0\
    );
\tmp_31_reg_1199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(40),
      Q => tmp_31_reg_1199(7),
      R => '0'
    );
\tmp_31_reg_1199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(41),
      Q => tmp_31_reg_1199(8),
      R => '0'
    );
\tmp_31_reg_1199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11990,
      D => neg_mul4_fu_518_p2(42),
      Q => tmp_31_reg_1199(9),
      R => '0'
    );
\tmp_32_reg_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(33),
      Q => tmp_32_reg_1178(0),
      R => '0'
    );
\tmp_32_reg_1178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(43),
      Q => tmp_32_reg_1178(10),
      R => '0'
    );
\tmp_32_reg_1178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(44),
      Q => tmp_32_reg_1178(11),
      R => '0'
    );
\tmp_32_reg_1178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(45),
      Q => tmp_32_reg_1178(12),
      R => '0'
    );
\tmp_32_reg_1178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(46),
      Q => tmp_32_reg_1178(13),
      R => '0'
    );
\tmp_32_reg_1178_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(47),
      Q => tmp_32_reg_1178(14),
      R => '0'
    );
\tmp_32_reg_1178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(48),
      Q => tmp_32_reg_1178(15),
      R => '0'
    );
\tmp_32_reg_1178_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(49),
      Q => tmp_32_reg_1178(16),
      R => '0'
    );
\tmp_32_reg_1178_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(50),
      Q => tmp_32_reg_1178(17),
      R => '0'
    );
\tmp_32_reg_1178_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(51),
      Q => tmp_32_reg_1178(18),
      R => '0'
    );
\tmp_32_reg_1178_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(52),
      Q => tmp_32_reg_1178(19),
      R => '0'
    );
\tmp_32_reg_1178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(34),
      Q => tmp_32_reg_1178(1),
      R => '0'
    );
\tmp_32_reg_1178_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(53),
      Q => tmp_32_reg_1178(20),
      R => '0'
    );
\tmp_32_reg_1178_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(54),
      Q => tmp_32_reg_1178(21),
      R => '0'
    );
\tmp_32_reg_1178_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(55),
      Q => tmp_32_reg_1178(22),
      R => '0'
    );
\tmp_32_reg_1178_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(56),
      Q => tmp_32_reg_1178(23),
      R => '0'
    );
\tmp_32_reg_1178_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(57),
      Q => tmp_32_reg_1178(24),
      R => '0'
    );
\tmp_32_reg_1178_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(58),
      Q => tmp_32_reg_1178(25),
      R => '0'
    );
\tmp_32_reg_1178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(35),
      Q => tmp_32_reg_1178(2),
      R => '0'
    );
\tmp_32_reg_1178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(36),
      Q => tmp_32_reg_1178(3),
      R => '0'
    );
\tmp_32_reg_1178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(37),
      Q => tmp_32_reg_1178(4),
      R => '0'
    );
\tmp_32_reg_1178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(38),
      Q => tmp_32_reg_1178(5),
      R => '0'
    );
\tmp_32_reg_1178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(39),
      Q => tmp_32_reg_1178(6),
      R => '0'
    );
\tmp_32_reg_1178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(40),
      Q => tmp_32_reg_1178(7),
      R => '0'
    );
\tmp_32_reg_1178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(41),
      Q => tmp_32_reg_1178(8),
      R => '0'
    );
\tmp_32_reg_1178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_83,
      D => \mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg\(42),
      Q => tmp_32_reg_1178(9),
      R => '0'
    );
\tmp_35_reg_1295[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(26),
      I1 => neg_ti9_reg_1251(26),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(25),
      O => \tmp_35_reg_1295[0]_i_2_n_0\
    );
\tmp_35_reg_1295[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(25),
      I1 => neg_ti9_reg_1251(25),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(25),
      O => \tmp_35_reg_1295[0]_i_3_n_0\
    );
\tmp_35_reg_1295[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_fu_620_p3(24),
      I1 => neg_ti9_reg_1251(24),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_1061,
      I3 => p_v4_v_reg_1219(24),
      O => \tmp_35_reg_1295[0]_i_4_n_0\
    );
\tmp_35_reg_1295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => p_Val2_10_4_fu_689_p2(26),
      Q => tmp_35_reg_1295,
      R => '0'
    );
\tmp_35_reg_1295_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_4_cas_reg_1290_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_35_reg_1295_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_35_reg_1295_reg[0]_i_1_n_2\,
      CO(0) => \tmp_35_reg_1295_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_8_fu_620_p3(25 downto 24),
      O(3) => \NLW_tmp_35_reg_1295_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_10_4_fu_689_p2(26 downto 24),
      S(3) => '0',
      S(2) => \tmp_35_reg_1295[0]_i_2_n_0\,
      S(1) => \tmp_35_reg_1295[0]_i_3_n_0\,
      S(0) => \tmp_35_reg_1295[0]_i_4_n_0\
    );
\tmp_36_reg_1137[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_6_5_reg_1100(26),
      O => \tmp_36_reg_1137[0]_i_3_n_0\
    );
\tmp_36_reg_1137[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_6_5_reg_1100(26),
      I1 => p_Val2_6_5_reg_1100(27),
      O => \tmp_36_reg_1137[0]_i_4_n_0\
    );
\tmp_36_reg_1137[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_6_5_reg_1100(26),
      I1 => \tmp_9_cast_reg_1067_reg__0\(13),
      O => \tmp_36_reg_1137[0]_i_5_n_0\
    );
\tmp_36_reg_1137[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_cast_reg_1067_reg__0\(12),
      I1 => p_Val2_6_5_reg_1100(25),
      O => \tmp_36_reg_1137[0]_i_6_n_0\
    );
\tmp_36_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_13,
      D => p_0_in,
      Q => tmp_36_reg_1137,
      R => '0'
    );
\tmp_36_reg_1137_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_5_tr_reg_1132_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_36_reg_1137_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_36_reg_1137_reg[0]_i_2_n_1\,
      CO(1) => \tmp_36_reg_1137_reg[0]_i_2_n_2\,
      CO(0) => \tmp_36_reg_1137_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_Val2_6_5_reg_1100(26),
      DI(1) => \tmp_36_reg_1137[0]_i_3_n_0\,
      DI(0) => \tmp_9_cast_reg_1067_reg__0\(12),
      O(3) => p_0_in,
      O(2) => \tmp_36_reg_1137_reg[0]_i_2_n_5\,
      O(1) => \tmp_36_reg_1137_reg[0]_i_2_n_6\,
      O(0) => \tmp_36_reg_1137_reg[0]_i_2_n_7\,
      S(3) => '1',
      S(2) => \tmp_36_reg_1137[0]_i_4_n_0\,
      S(1) => \tmp_36_reg_1137[0]_i_5_n_0\,
      S(0) => \tmp_36_reg_1137[0]_i_6_n_0\
    );
\tmp_37_reg_1341[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(43),
      O => \tmp_37_reg_1341[11]_i_2_n_0\
    );
\tmp_37_reg_1341[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(42),
      O => \tmp_37_reg_1341[11]_i_3_n_0\
    );
\tmp_37_reg_1341[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(41),
      O => \tmp_37_reg_1341[11]_i_4_n_0\
    );
\tmp_37_reg_1341[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(40),
      O => \tmp_37_reg_1341[11]_i_5_n_0\
    );
\tmp_37_reg_1341[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(47),
      O => \tmp_37_reg_1341[15]_i_2_n_0\
    );
\tmp_37_reg_1341[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(46),
      O => \tmp_37_reg_1341[15]_i_3_n_0\
    );
\tmp_37_reg_1341[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(45),
      O => \tmp_37_reg_1341[15]_i_4_n_0\
    );
\tmp_37_reg_1341[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(44),
      O => \tmp_37_reg_1341[15]_i_5_n_0\
    );
\tmp_37_reg_1341[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(51),
      O => \tmp_37_reg_1341[19]_i_2_n_0\
    );
\tmp_37_reg_1341[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(50),
      O => \tmp_37_reg_1341[19]_i_3_n_0\
    );
\tmp_37_reg_1341[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(49),
      O => \tmp_37_reg_1341[19]_i_4_n_0\
    );
\tmp_37_reg_1341[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(48),
      O => \tmp_37_reg_1341[19]_i_5_n_0\
    );
\tmp_37_reg_1341[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(55),
      O => \tmp_37_reg_1341[23]_i_2_n_0\
    );
\tmp_37_reg_1341[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(54),
      O => \tmp_37_reg_1341[23]_i_3_n_0\
    );
\tmp_37_reg_1341[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(53),
      O => \tmp_37_reg_1341[23]_i_4_n_0\
    );
\tmp_37_reg_1341[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(52),
      O => \tmp_37_reg_1341[23]_i_5_n_0\
    );
\tmp_37_reg_1341[25]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(57),
      O => \tmp_37_reg_1341[25]_i_3_n_0\
    );
\tmp_37_reg_1341[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(56),
      O => \tmp_37_reg_1341[25]_i_4_n_0\
    );
\tmp_37_reg_1341[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(29),
      O => \tmp_37_reg_1341[3]_i_10_n_0\
    );
\tmp_37_reg_1341[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(28),
      O => \tmp_37_reg_1341[3]_i_11_n_0\
    );
\tmp_37_reg_1341[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(27),
      O => \tmp_37_reg_1341[3]_i_13_n_0\
    );
\tmp_37_reg_1341[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(26),
      O => \tmp_37_reg_1341[3]_i_14_n_0\
    );
\tmp_37_reg_1341[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(25),
      O => \tmp_37_reg_1341[3]_i_15_n_0\
    );
\tmp_37_reg_1341[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(24),
      O => \tmp_37_reg_1341[3]_i_16_n_0\
    );
\tmp_37_reg_1341[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(23),
      O => \tmp_37_reg_1341[3]_i_18_n_0\
    );
\tmp_37_reg_1341[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(22),
      O => \tmp_37_reg_1341[3]_i_19_n_0\
    );
\tmp_37_reg_1341[3]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(21),
      O => \tmp_37_reg_1341[3]_i_20_n_0\
    );
\tmp_37_reg_1341[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(20),
      O => \tmp_37_reg_1341[3]_i_21_n_0\
    );
\tmp_37_reg_1341[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(19),
      O => \tmp_37_reg_1341[3]_i_23_n_0\
    );
\tmp_37_reg_1341[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(18),
      O => \tmp_37_reg_1341[3]_i_24_n_0\
    );
\tmp_37_reg_1341[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(17),
      O => \tmp_37_reg_1341[3]_i_25_n_0\
    );
\tmp_37_reg_1341[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(16),
      O => \tmp_37_reg_1341[3]_i_26_n_0\
    );
\tmp_37_reg_1341[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(15),
      O => \tmp_37_reg_1341[3]_i_28_n_0\
    );
\tmp_37_reg_1341[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(14),
      O => \tmp_37_reg_1341[3]_i_29_n_0\
    );
\tmp_37_reg_1341[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(35),
      O => \tmp_37_reg_1341[3]_i_3_n_0\
    );
\tmp_37_reg_1341[3]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(13),
      O => \tmp_37_reg_1341[3]_i_30_n_0\
    );
\tmp_37_reg_1341[3]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(12),
      O => \tmp_37_reg_1341[3]_i_31_n_0\
    );
\tmp_37_reg_1341[3]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(11),
      O => \tmp_37_reg_1341[3]_i_33_n_0\
    );
\tmp_37_reg_1341[3]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(10),
      O => \tmp_37_reg_1341[3]_i_34_n_0\
    );
\tmp_37_reg_1341[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(9),
      O => \tmp_37_reg_1341[3]_i_35_n_0\
    );
\tmp_37_reg_1341[3]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(8),
      O => \tmp_37_reg_1341[3]_i_36_n_0\
    );
\tmp_37_reg_1341[3]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(7),
      O => \tmp_37_reg_1341[3]_i_38_n_0\
    );
\tmp_37_reg_1341[3]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(6),
      O => \tmp_37_reg_1341[3]_i_39_n_0\
    );
\tmp_37_reg_1341[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(34),
      O => \tmp_37_reg_1341[3]_i_4_n_0\
    );
\tmp_37_reg_1341[3]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(5),
      O => \tmp_37_reg_1341[3]_i_40_n_0\
    );
\tmp_37_reg_1341[3]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(4),
      O => \tmp_37_reg_1341[3]_i_41_n_0\
    );
\tmp_37_reg_1341[3]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(3),
      O => \tmp_37_reg_1341[3]_i_42_n_0\
    );
\tmp_37_reg_1341[3]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(2),
      O => \tmp_37_reg_1341[3]_i_43_n_0\
    );
\tmp_37_reg_1341[3]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(1),
      O => \tmp_37_reg_1341[3]_i_44_n_0\
    );
\tmp_37_reg_1341[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(33),
      O => \tmp_37_reg_1341[3]_i_5_n_0\
    );
\tmp_37_reg_1341[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(32),
      O => \tmp_37_reg_1341[3]_i_6_n_0\
    );
\tmp_37_reg_1341[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(31),
      O => \tmp_37_reg_1341[3]_i_8_n_0\
    );
\tmp_37_reg_1341[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(30),
      O => \tmp_37_reg_1341[3]_i_9_n_0\
    );
\tmp_37_reg_1341[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(39),
      O => \tmp_37_reg_1341[7]_i_2_n_0\
    );
\tmp_37_reg_1341[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(38),
      O => \tmp_37_reg_1341[7]_i_3_n_0\
    );
\tmp_37_reg_1341[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(37),
      O => \tmp_37_reg_1341[7]_i_4_n_0\
    );
\tmp_37_reg_1341[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1300(36),
      O => \tmp_37_reg_1341[7]_i_5_n_0\
    );
\tmp_37_reg_1341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(32),
      Q => tmp_37_reg_1341(0),
      R => '0'
    );
\tmp_37_reg_1341_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(42),
      Q => tmp_37_reg_1341(10),
      R => '0'
    );
\tmp_37_reg_1341_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(43),
      Q => tmp_37_reg_1341(11),
      R => '0'
    );
\tmp_37_reg_1341_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[7]_i_1_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[11]_i_1_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[11]_i_1_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[11]_i_1_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_781_p2(43 downto 40),
      S(3) => \tmp_37_reg_1341[11]_i_2_n_0\,
      S(2) => \tmp_37_reg_1341[11]_i_3_n_0\,
      S(1) => \tmp_37_reg_1341[11]_i_4_n_0\,
      S(0) => \tmp_37_reg_1341[11]_i_5_n_0\
    );
\tmp_37_reg_1341_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(44),
      Q => tmp_37_reg_1341(12),
      R => '0'
    );
\tmp_37_reg_1341_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(45),
      Q => tmp_37_reg_1341(13),
      R => '0'
    );
\tmp_37_reg_1341_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(46),
      Q => tmp_37_reg_1341(14),
      R => '0'
    );
\tmp_37_reg_1341_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(47),
      Q => tmp_37_reg_1341(15),
      R => '0'
    );
\tmp_37_reg_1341_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[11]_i_1_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[15]_i_1_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[15]_i_1_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[15]_i_1_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_781_p2(47 downto 44),
      S(3) => \tmp_37_reg_1341[15]_i_2_n_0\,
      S(2) => \tmp_37_reg_1341[15]_i_3_n_0\,
      S(1) => \tmp_37_reg_1341[15]_i_4_n_0\,
      S(0) => \tmp_37_reg_1341[15]_i_5_n_0\
    );
\tmp_37_reg_1341_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(48),
      Q => tmp_37_reg_1341(16),
      R => '0'
    );
\tmp_37_reg_1341_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(49),
      Q => tmp_37_reg_1341(17),
      R => '0'
    );
\tmp_37_reg_1341_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(50),
      Q => tmp_37_reg_1341(18),
      R => '0'
    );
\tmp_37_reg_1341_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(51),
      Q => tmp_37_reg_1341(19),
      R => '0'
    );
\tmp_37_reg_1341_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[15]_i_1_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[19]_i_1_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[19]_i_1_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[19]_i_1_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_781_p2(51 downto 48),
      S(3) => \tmp_37_reg_1341[19]_i_2_n_0\,
      S(2) => \tmp_37_reg_1341[19]_i_3_n_0\,
      S(1) => \tmp_37_reg_1341[19]_i_4_n_0\,
      S(0) => \tmp_37_reg_1341[19]_i_5_n_0\
    );
\tmp_37_reg_1341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(33),
      Q => tmp_37_reg_1341(1),
      R => '0'
    );
\tmp_37_reg_1341_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(52),
      Q => tmp_37_reg_1341(20),
      R => '0'
    );
\tmp_37_reg_1341_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(53),
      Q => tmp_37_reg_1341(21),
      R => '0'
    );
\tmp_37_reg_1341_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(54),
      Q => tmp_37_reg_1341(22),
      R => '0'
    );
\tmp_37_reg_1341_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(55),
      Q => tmp_37_reg_1341(23),
      R => '0'
    );
\tmp_37_reg_1341_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[19]_i_1_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[23]_i_1_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[23]_i_1_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[23]_i_1_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_781_p2(55 downto 52),
      S(3) => \tmp_37_reg_1341[23]_i_2_n_0\,
      S(2) => \tmp_37_reg_1341[23]_i_3_n_0\,
      S(1) => \tmp_37_reg_1341[23]_i_4_n_0\,
      S(0) => \tmp_37_reg_1341[23]_i_5_n_0\
    );
\tmp_37_reg_1341_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(56),
      Q => tmp_37_reg_1341(24),
      R => '0'
    );
\tmp_37_reg_1341_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(57),
      Q => tmp_37_reg_1341(25),
      R => '0'
    );
\tmp_37_reg_1341_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_37_reg_1341_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_37_reg_1341_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_37_reg_1341_reg[25]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neg_mul_fu_781_p2(57 downto 56),
      S(3 downto 2) => B"00",
      S(1) => \tmp_37_reg_1341[25]_i_3_n_0\,
      S(0) => \tmp_37_reg_1341[25]_i_4_n_0\
    );
\tmp_37_reg_1341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(34),
      Q => tmp_37_reg_1341(2),
      R => '0'
    );
\tmp_37_reg_1341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(35),
      Q => tmp_37_reg_1341(3),
      R => '0'
    );
\tmp_37_reg_1341_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_2_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_1_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_1_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_1_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_781_p2(35 downto 32),
      S(3) => \tmp_37_reg_1341[3]_i_3_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_4_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_5_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_6_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_17_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_12_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_12_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_12_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_18_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_19_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_20_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_21_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_22_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_17_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_17_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_17_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_23_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_24_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_25_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_26_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_7_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_2_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_2_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_2_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_8_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_9_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_10_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_11_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_27_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_22_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_22_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_22_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_28_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_29_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_30_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_31_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_32_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_27_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_27_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_27_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_33_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_34_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_35_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_36_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_37_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_32_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_32_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_32_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_38_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_39_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_40_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_41_n_0\
    );
\tmp_37_reg_1341_reg[3]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_37_reg_1341_reg[3]_i_37_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_37_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_37_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_42_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_43_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_44_n_0\,
      S(0) => mul_reg_1300(0)
    );
\tmp_37_reg_1341_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_12_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[3]_i_7_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[3]_i_7_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[3]_i_7_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_37_reg_1341_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_1341[3]_i_13_n_0\,
      S(2) => \tmp_37_reg_1341[3]_i_14_n_0\,
      S(1) => \tmp_37_reg_1341[3]_i_15_n_0\,
      S(0) => \tmp_37_reg_1341[3]_i_16_n_0\
    );
\tmp_37_reg_1341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(36),
      Q => tmp_37_reg_1341(4),
      R => '0'
    );
\tmp_37_reg_1341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(37),
      Q => tmp_37_reg_1341(5),
      R => '0'
    );
\tmp_37_reg_1341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(38),
      Q => tmp_37_reg_1341(6),
      R => '0'
    );
\tmp_37_reg_1341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(39),
      Q => tmp_37_reg_1341(7),
      R => '0'
    );
\tmp_37_reg_1341_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_1341_reg[3]_i_1_n_0\,
      CO(3) => \tmp_37_reg_1341_reg[7]_i_1_n_0\,
      CO(2) => \tmp_37_reg_1341_reg[7]_i_1_n_1\,
      CO(1) => \tmp_37_reg_1341_reg[7]_i_1_n_2\,
      CO(0) => \tmp_37_reg_1341_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_781_p2(39 downto 36),
      S(3) => \tmp_37_reg_1341[7]_i_2_n_0\,
      S(2) => \tmp_37_reg_1341[7]_i_3_n_0\,
      S(1) => \tmp_37_reg_1341[7]_i_4_n_0\,
      S(0) => \tmp_37_reg_1341[7]_i_5_n_0\
    );
\tmp_37_reg_1341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(40),
      Q => tmp_37_reg_1341(8),
      R => '0'
    );
\tmp_37_reg_1341_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_reg_13410,
      D => neg_mul_fu_781_p2(41),
      Q => tmp_37_reg_1341(9),
      R => '0'
    );
\tmp_38_reg_1305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(32),
      Q => tmp_38_reg_1305(0),
      R => '0'
    );
\tmp_38_reg_1305_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(42),
      Q => tmp_38_reg_1305(10),
      R => '0'
    );
\tmp_38_reg_1305_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(43),
      Q => tmp_38_reg_1305(11),
      R => '0'
    );
\tmp_38_reg_1305_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(44),
      Q => tmp_38_reg_1305(12),
      R => '0'
    );
\tmp_38_reg_1305_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(45),
      Q => tmp_38_reg_1305(13),
      R => '0'
    );
\tmp_38_reg_1305_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(46),
      Q => tmp_38_reg_1305(14),
      R => '0'
    );
\tmp_38_reg_1305_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(47),
      Q => tmp_38_reg_1305(15),
      R => '0'
    );
\tmp_38_reg_1305_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(48),
      Q => tmp_38_reg_1305(16),
      R => '0'
    );
\tmp_38_reg_1305_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(49),
      Q => tmp_38_reg_1305(17),
      R => '0'
    );
\tmp_38_reg_1305_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(50),
      Q => tmp_38_reg_1305(18),
      R => '0'
    );
\tmp_38_reg_1305_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(51),
      Q => tmp_38_reg_1305(19),
      R => '0'
    );
\tmp_38_reg_1305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(33),
      Q => tmp_38_reg_1305(1),
      R => '0'
    );
\tmp_38_reg_1305_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(52),
      Q => tmp_38_reg_1305(20),
      R => '0'
    );
\tmp_38_reg_1305_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(53),
      Q => tmp_38_reg_1305(21),
      R => '0'
    );
\tmp_38_reg_1305_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(54),
      Q => tmp_38_reg_1305(22),
      R => '0'
    );
\tmp_38_reg_1305_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(55),
      Q => tmp_38_reg_1305(23),
      R => '0'
    );
\tmp_38_reg_1305_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(56),
      Q => tmp_38_reg_1305(24),
      R => '0'
    );
\tmp_38_reg_1305_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(57),
      Q => tmp_38_reg_1305(25),
      R => '0'
    );
\tmp_38_reg_1305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(34),
      Q => tmp_38_reg_1305(2),
      R => '0'
    );
\tmp_38_reg_1305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(35),
      Q => tmp_38_reg_1305(3),
      R => '0'
    );
\tmp_38_reg_1305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(36),
      Q => tmp_38_reg_1305(4),
      R => '0'
    );
\tmp_38_reg_1305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(37),
      Q => tmp_38_reg_1305(5),
      R => '0'
    );
\tmp_38_reg_1305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(38),
      Q => tmp_38_reg_1305(6),
      R => '0'
    );
\tmp_38_reg_1305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(39),
      Q => tmp_38_reg_1305(7),
      R => '0'
    );
\tmp_38_reg_1305_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(40),
      Q => tmp_38_reg_1305(8),
      R => '0'
    );
\tmp_38_reg_1305_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_80,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2\(41),
      Q => tmp_38_reg_1305(9),
      R => '0'
    );
\tmp_41_reg_1402[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(26),
      I1 => p_v5_v_reg_1366(25),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(26),
      O => \tmp_41_reg_1402[0]_i_3_n_0\
    );
\tmp_41_reg_1402[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(25),
      I1 => p_v5_v_reg_1366(25),
      I2 => ap_reg_pp0_iter3_tmp_36_reg_1137,
      I3 => neg_ti_reg_1387(25),
      O => \tmp_41_reg_1402[0]_i_4_n_0\
    );
\tmp_41_reg_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_16,
      D => p_Val2_10_5_fu_918_p2(26),
      Q => tmp_41_reg_1402,
      R => '0'
    );
\tmp_41_reg_1402_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_5_cas_reg_1397_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_41_reg_1402_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_41_reg_1402_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_8_reg_1261(25),
      O(3 downto 2) => \NLW_tmp_41_reg_1402_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_10_5_fu_918_p2(26 downto 25),
      S(3 downto 2) => B"00",
      S(1) => \tmp_41_reg_1402[0]_i_3_n_0\,
      S(0) => \tmp_41_reg_1402[0]_i_4_n_0\
    );
\tmp_4_reg_1188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(32),
      Q => tmp_4_reg_1188(0),
      R => '0'
    );
\tmp_4_reg_1188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(42),
      Q => tmp_4_reg_1188(10),
      R => '0'
    );
\tmp_4_reg_1188_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(43),
      Q => tmp_4_reg_1188(11),
      R => '0'
    );
\tmp_4_reg_1188_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(44),
      Q => tmp_4_reg_1188(12),
      R => '0'
    );
\tmp_4_reg_1188_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(45),
      Q => tmp_4_reg_1188(13),
      R => '0'
    );
\tmp_4_reg_1188_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(46),
      Q => tmp_4_reg_1188(14),
      R => '0'
    );
\tmp_4_reg_1188_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(47),
      Q => tmp_4_reg_1188(15),
      R => '0'
    );
\tmp_4_reg_1188_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(48),
      Q => tmp_4_reg_1188(16),
      R => '0'
    );
\tmp_4_reg_1188_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(49),
      Q => tmp_4_reg_1188(17),
      R => '0'
    );
\tmp_4_reg_1188_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(50),
      Q => tmp_4_reg_1188(18),
      R => '0'
    );
\tmp_4_reg_1188_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(51),
      Q => tmp_4_reg_1188(19),
      R => '0'
    );
\tmp_4_reg_1188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(33),
      Q => tmp_4_reg_1188(1),
      R => '0'
    );
\tmp_4_reg_1188_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(52),
      Q => tmp_4_reg_1188(20),
      R => '0'
    );
\tmp_4_reg_1188_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(53),
      Q => tmp_4_reg_1188(21),
      R => '0'
    );
\tmp_4_reg_1188_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(54),
      Q => tmp_4_reg_1188(22),
      R => '0'
    );
\tmp_4_reg_1188_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(55),
      Q => tmp_4_reg_1188(23),
      R => '0'
    );
\tmp_4_reg_1188_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(56),
      Q => tmp_4_reg_1188(24),
      R => '0'
    );
\tmp_4_reg_1188_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(57),
      Q => tmp_4_reg_1188(25),
      R => '0'
    );
\tmp_4_reg_1188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(34),
      Q => tmp_4_reg_1188(2),
      R => '0'
    );
\tmp_4_reg_1188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(35),
      Q => tmp_4_reg_1188(3),
      R => '0'
    );
\tmp_4_reg_1188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(36),
      Q => tmp_4_reg_1188(4),
      R => '0'
    );
\tmp_4_reg_1188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(37),
      Q => tmp_4_reg_1188(5),
      R => '0'
    );
\tmp_4_reg_1188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(38),
      Q => tmp_4_reg_1188(6),
      R => '0'
    );
\tmp_4_reg_1188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(39),
      Q => tmp_4_reg_1188(7),
      R => '0'
    );
\tmp_4_reg_1188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(40),
      Q => tmp_4_reg_1188(8),
      R => '0'
    );
\tmp_4_reg_1188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_77,
      D => \mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg\(41),
      Q => tmp_4_reg_1188(9),
      R => '0'
    );
\tmp_5_reg_995_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(2),
      Q => tmp_5_reg_995(0),
      R => '0'
    );
\tmp_5_reg_995_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(12),
      Q => tmp_5_reg_995(10),
      R => '0'
    );
\tmp_5_reg_995_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(13),
      Q => tmp_5_reg_995(11),
      R => '0'
    );
\tmp_5_reg_995_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(14),
      Q => tmp_5_reg_995(12),
      R => '0'
    );
\tmp_5_reg_995_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(15),
      Q => tmp_5_reg_995(13),
      R => '0'
    );
\tmp_5_reg_995_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(3),
      Q => tmp_5_reg_995(1),
      R => '0'
    );
\tmp_5_reg_995_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(4),
      Q => tmp_5_reg_995(2),
      R => '0'
    );
\tmp_5_reg_995_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(5),
      Q => tmp_5_reg_995(3),
      R => '0'
    );
\tmp_5_reg_995_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(6),
      Q => tmp_5_reg_995(4),
      R => '0'
    );
\tmp_5_reg_995_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(7),
      Q => tmp_5_reg_995(5),
      R => '0'
    );
\tmp_5_reg_995_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(8),
      Q => tmp_5_reg_995(6),
      R => '0'
    );
\tmp_5_reg_995_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(9),
      Q => tmp_5_reg_995(7),
      R => '0'
    );
\tmp_5_reg_995_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(10),
      Q => tmp_5_reg_995(8),
      R => '0'
    );
\tmp_5_reg_995_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regs_in_V_ce0333_out,
      D => regs_in_V_q0(11),
      Q => tmp_5_reg_995(9),
      R => '0'
    );
\tmp_7_reg_1315[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(26),
      I1 => p_v_v_reg_1225(25),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(26),
      O => \tmp_7_reg_1315[0]_i_2_n_0\
    );
\tmp_7_reg_1315[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => tmp_8_reg_1261(25),
      I1 => p_v_v_reg_1225(25),
      I2 => ap_reg_pp0_iter2_tmp_reg_1079,
      I3 => neg_ti1_reg_1256(25),
      O => \tmp_7_reg_1315[0]_i_3_n_0\
    );
\tmp_7_reg_1315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_5,
      D => p_Val2_s_12_fu_732_p2(26),
      Q => tmp_7_reg_1315,
      R => '0'
    );
\tmp_7_reg_1315_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \scaled_power_V_cast_reg_1310_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_7_reg_1315_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_7_reg_1315_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_8_reg_1261(25),
      O(3 downto 2) => \NLW_tmp_7_reg_1315_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_s_12_fu_732_p2(26 downto 25),
      S(3 downto 2) => B"00",
      S(1) => \tmp_7_reg_1315[0]_i_2_n_0\,
      S(0) => \tmp_7_reg_1315[0]_i_3_n_0\
    );
\tmp_8_reg_1261_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(13),
      Q => tmp_8_reg_1261(13),
      R => '0'
    );
\tmp_8_reg_1261_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(14),
      Q => tmp_8_reg_1261(14),
      R => '0'
    );
\tmp_8_reg_1261_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(15),
      Q => tmp_8_reg_1261(15),
      R => '0'
    );
\tmp_8_reg_1261_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(16),
      Q => tmp_8_reg_1261(16),
      R => '0'
    );
\tmp_8_reg_1261_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(17),
      Q => tmp_8_reg_1261(17),
      R => '0'
    );
\tmp_8_reg_1261_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(18),
      Q => tmp_8_reg_1261(18),
      R => '0'
    );
\tmp_8_reg_1261_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(19),
      Q => tmp_8_reg_1261(19),
      R => '0'
    );
\tmp_8_reg_1261_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(20),
      Q => tmp_8_reg_1261(20),
      R => '0'
    );
\tmp_8_reg_1261_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(21),
      Q => tmp_8_reg_1261(21),
      R => '0'
    );
\tmp_8_reg_1261_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(22),
      Q => tmp_8_reg_1261(22),
      R => '0'
    );
\tmp_8_reg_1261_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(23),
      Q => tmp_8_reg_1261(23),
      R => '0'
    );
\tmp_8_reg_1261_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(24),
      Q => tmp_8_reg_1261(24),
      R => '0'
    );
\tmp_8_reg_1261_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(25),
      Q => tmp_8_reg_1261(25),
      R => '0'
    );
\tmp_8_reg_1261_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_14,
      D => tmp_8_fu_620_p3(26),
      Q => tmp_8_reg_1261(26),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[13]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(0),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[14]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(1),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[15]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(2),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[16]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(3),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[17]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(4),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[18]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(5),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[19]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(6),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[20]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(7),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[21]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(8),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[22]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(9),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[23]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(10),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[24]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(11),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[25]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(12),
      R => '0'
    );
\tmp_9_cast_reg_1067_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => \p_shl1_reg_1012_reg_n_0_[26]\,
      Q => \tmp_9_cast_reg_1067_reg__0\(13),
      R => '0'
    );
\tmp_9_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(2),
      Q => tmp_9_reg_1017(0),
      R => '0'
    );
\tmp_9_reg_1017_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(12),
      Q => tmp_9_reg_1017(10),
      R => '0'
    );
\tmp_9_reg_1017_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(13),
      Q => tmp_9_reg_1017(11),
      R => '0'
    );
\tmp_9_reg_1017_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(14),
      Q => tmp_9_reg_1017(12),
      R => '0'
    );
\tmp_9_reg_1017_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(15),
      Q => tmp_9_reg_1017(13),
      R => '0'
    );
\tmp_9_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(3),
      Q => tmp_9_reg_1017(1),
      R => '0'
    );
\tmp_9_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(4),
      Q => tmp_9_reg_1017(2),
      R => '0'
    );
\tmp_9_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(5),
      Q => tmp_9_reg_1017(3),
      R => '0'
    );
\tmp_9_reg_1017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(6),
      Q => tmp_9_reg_1017(4),
      R => '0'
    );
\tmp_9_reg_1017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(7),
      Q => tmp_9_reg_1017(5),
      R => '0'
    );
\tmp_9_reg_1017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(8),
      Q => tmp_9_reg_1017(6),
      R => '0'
    );
\tmp_9_reg_1017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(9),
      Q => tmp_9_reg_1017(7),
      R => '0'
    );
\tmp_9_reg_1017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(10),
      Q => tmp_9_reg_1017(8),
      R => '0'
    );
\tmp_9_reg_1017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_10170,
      D => regs_in_V_q0(11),
      Q => tmp_9_reg_1017(9),
      R => '0'
    );
\tmp_reg_1079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mixer_m_V_m_axi_U_n_8,
      D => r_V_tr_0_tr_fu_341_p2(28),
      Q => tmp_reg_1079,
      R => '0'
    );
\tmp_reg_1079_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_tr_0_tr_reg_1074_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp_reg_1079_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_reg_1079_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_tr_0_tr_fu_341_p2(28),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_m_V_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_AWVALID : out STD_LOGIC;
    m_axi_m_V_AWREADY : in STD_LOGIC;
    m_axi_m_V_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_WLAST : out STD_LOGIC;
    m_axi_m_V_WVALID : out STD_LOGIC;
    m_axi_m_V_WREADY : in STD_LOGIC;
    m_axi_m_V_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_BVALID : in STD_LOGIC;
    m_axi_m_V_BREADY : out STD_LOGIC;
    m_axi_m_V_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_m_V_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_m_V_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_m_V_ARVALID : out STD_LOGIC;
    m_axi_m_V_ARREADY : in STD_LOGIC;
    m_axi_m_V_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_m_V_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_m_V_RLAST : in STD_LOGIC;
    m_axi_m_V_RVALID : in STD_LOGIC;
    m_axi_m_V_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pwm_mixer_0_1,mixer,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mixer,Vivado 2017.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_m_V_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_m_V_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_M_V_ADDR_WIDTH : integer;
  attribute C_M_AXI_M_V_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_M_V_ARUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_AWUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_BUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_CACHE_VALUE : string;
  attribute C_M_AXI_M_V_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_M_V_DATA_WIDTH : integer;
  attribute C_M_AXI_M_V_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_M_V_ID_WIDTH : integer;
  attribute C_M_AXI_M_V_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_PROT_VALUE : string;
  attribute C_M_AXI_M_V_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_M_V_RUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_M_V_TARGET_ADDR : integer;
  attribute C_M_AXI_M_V_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_M_V_USER_VALUE : integer;
  attribute C_M_AXI_M_V_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_M_V_WSTRB_WIDTH : integer;
  attribute C_M_AXI_M_V_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_M_V_WUSER_WIDTH : integer;
  attribute C_M_AXI_M_V_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "6'b000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "6'b000010";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "6'b000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "6'b001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "6'b010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "6'b100000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST";
  attribute X_INTERFACE_INFO of m_axi_m_V_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_m_V_RREADY : signal is "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_m_V_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST";
  attribute X_INTERFACE_INFO of m_axi_m_V_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY";
  attribute X_INTERFACE_INFO of m_axi_m_V_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION";
  attribute X_INTERFACE_INFO of m_axi_m_V_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION";
  attribute X_INTERFACE_INFO of m_axi_m_V_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_m_V_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP";
  attribute X_INTERFACE_INFO of m_axi_m_V_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA";
  attribute X_INTERFACE_INFO of m_axi_m_V_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP";
  attribute X_INTERFACE_INFO of m_axi_m_V_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA";
  attribute X_INTERFACE_INFO of m_axi_m_V_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_m_V_ARADDR(31 downto 0) => m_axi_m_V_ARADDR(31 downto 0),
      m_axi_m_V_ARBURST(1 downto 0) => m_axi_m_V_ARBURST(1 downto 0),
      m_axi_m_V_ARCACHE(3 downto 0) => m_axi_m_V_ARCACHE(3 downto 0),
      m_axi_m_V_ARID(0) => NLW_inst_m_axi_m_V_ARID_UNCONNECTED(0),
      m_axi_m_V_ARLEN(7 downto 0) => m_axi_m_V_ARLEN(7 downto 0),
      m_axi_m_V_ARLOCK(1 downto 0) => m_axi_m_V_ARLOCK(1 downto 0),
      m_axi_m_V_ARPROT(2 downto 0) => m_axi_m_V_ARPROT(2 downto 0),
      m_axi_m_V_ARQOS(3 downto 0) => m_axi_m_V_ARQOS(3 downto 0),
      m_axi_m_V_ARREADY => m_axi_m_V_ARREADY,
      m_axi_m_V_ARREGION(3 downto 0) => m_axi_m_V_ARREGION(3 downto 0),
      m_axi_m_V_ARSIZE(2 downto 0) => m_axi_m_V_ARSIZE(2 downto 0),
      m_axi_m_V_ARUSER(0) => NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED(0),
      m_axi_m_V_ARVALID => m_axi_m_V_ARVALID,
      m_axi_m_V_AWADDR(31 downto 0) => m_axi_m_V_AWADDR(31 downto 0),
      m_axi_m_V_AWBURST(1 downto 0) => m_axi_m_V_AWBURST(1 downto 0),
      m_axi_m_V_AWCACHE(3 downto 0) => m_axi_m_V_AWCACHE(3 downto 0),
      m_axi_m_V_AWID(0) => NLW_inst_m_axi_m_V_AWID_UNCONNECTED(0),
      m_axi_m_V_AWLEN(7 downto 0) => m_axi_m_V_AWLEN(7 downto 0),
      m_axi_m_V_AWLOCK(1 downto 0) => m_axi_m_V_AWLOCK(1 downto 0),
      m_axi_m_V_AWPROT(2 downto 0) => m_axi_m_V_AWPROT(2 downto 0),
      m_axi_m_V_AWQOS(3 downto 0) => m_axi_m_V_AWQOS(3 downto 0),
      m_axi_m_V_AWREADY => m_axi_m_V_AWREADY,
      m_axi_m_V_AWREGION(3 downto 0) => m_axi_m_V_AWREGION(3 downto 0),
      m_axi_m_V_AWSIZE(2 downto 0) => m_axi_m_V_AWSIZE(2 downto 0),
      m_axi_m_V_AWUSER(0) => NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED(0),
      m_axi_m_V_AWVALID => m_axi_m_V_AWVALID,
      m_axi_m_V_BID(0) => '0',
      m_axi_m_V_BREADY => m_axi_m_V_BREADY,
      m_axi_m_V_BRESP(1 downto 0) => m_axi_m_V_BRESP(1 downto 0),
      m_axi_m_V_BUSER(0) => '0',
      m_axi_m_V_BVALID => m_axi_m_V_BVALID,
      m_axi_m_V_RDATA(31 downto 0) => m_axi_m_V_RDATA(31 downto 0),
      m_axi_m_V_RID(0) => '0',
      m_axi_m_V_RLAST => m_axi_m_V_RLAST,
      m_axi_m_V_RREADY => m_axi_m_V_RREADY,
      m_axi_m_V_RRESP(1 downto 0) => m_axi_m_V_RRESP(1 downto 0),
      m_axi_m_V_RUSER(0) => '0',
      m_axi_m_V_RVALID => m_axi_m_V_RVALID,
      m_axi_m_V_WDATA(31 downto 0) => m_axi_m_V_WDATA(31 downto 0),
      m_axi_m_V_WID(0) => NLW_inst_m_axi_m_V_WID_UNCONNECTED(0),
      m_axi_m_V_WLAST => m_axi_m_V_WLAST,
      m_axi_m_V_WREADY => m_axi_m_V_WREADY,
      m_axi_m_V_WSTRB(3 downto 0) => m_axi_m_V_WSTRB(3 downto 0),
      m_axi_m_V_WUSER(0) => NLW_inst_m_axi_m_V_WUSER_UNCONNECTED(0),
      m_axi_m_V_WVALID => m_axi_m_V_WVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
