<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_tracelog.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_tracelog.sv<span style="font-size: 80%;"> (source / <a href="scr1_tracelog.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntry">5</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_tracelog.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Core tracelog module</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L8"><span class="lineNum">       8</span>              : `include &quot;scr1_csr.svh&quot;</span>
<span id="L9"><span class="lineNum">       9</span>              : </span>
<span id="L10"><span class="lineNum">      10</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L11"><span class="lineNum">      11</span>              : </span>
<span id="L12"><span class="lineNum">      12</span>              : module scr1_tracelog (</span>
<span id="L13"><span class="lineNum">      13</span>              :     input   logic                                 rst_n,                        // Tracelog reset</span>
<span id="L14"><span class="lineNum">      14</span>              :     input   logic                                 clk                           // Tracelog clock</span>
<span id="L15"><span class="lineNum">      15</span>              : `ifdef SCR1_TRACE_LOG_EN</span>
<span id="L16"><span class="lineNum">      16</span>              :     ,</span>
<span id="L17"><span class="lineNum">      17</span>              :     input   logic [`SCR1_XLEN-1:0]                soc2pipe_fuse_mhartid_i,      // Fuse MHARTID</span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              :     // MPRF</span>
<span id="L20"><span class="lineNum">      20</span>              : `ifdef  SCR1_MPRF_RAM</span>
<span id="L21"><span class="lineNum">      21</span>              :     input   logic   [`SCR1_XLEN-1:0]            mprf2trace_int_i   [1:`SCR1_MPRF_SIZE-1], // MPRF registers content</span>
<span id="L22"><span class="lineNum">      22</span>              : `else // SCR1_MPRF_RAM</span>
<span id="L23"><span class="lineNum">      23</span>              :     input   type_scr1_mprf_v [1:`SCR1_MPRF_SIZE-1] mprf2trace_int_i,             // MPRF registers content</span>
<span id="L24"><span class="lineNum">      24</span>              : `endif // SCR1_MPRF_RAM</span>
<span id="L25"><span class="lineNum">      25</span>              :     input   logic                                 mprf2trace_wr_en_i,           // MPRF write enable</span>
<span id="L26"><span class="lineNum">      26</span>              :     input   logic [`SCR1_MPRF_AWIDTH-1:0]         mprf2trace_wr_addr_i,         // MPRF write address</span>
<span id="L27"><span class="lineNum">      27</span>              :     input   logic [`SCR1_XLEN-1:0]                mprf2trace_wr_data_i,         // MPRF write data</span>
<span id="L28"><span class="lineNum">      28</span>              : </span>
<span id="L29"><span class="lineNum">      29</span>              :     // EXU</span>
<span id="L30"><span class="lineNum">      30</span>              :     input   logic                                 exu2trace_update_pc_en_i,     // PC updated flag</span>
<span id="L31"><span class="lineNum">      31</span>              :     input   logic [`SCR1_XLEN-1:0]                exu2trace_update_pc_i,        // Next PC value</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              :     // IFU</span>
<span id="L34"><span class="lineNum">      34</span>              :     input   logic [`SCR1_IMEM_DWIDTH-1:0]         ifu2trace_instr_i,            // Current instruction from IFU stage</span>
<span id="L35"><span class="lineNum">      35</span>              : </span>
<span id="L36"><span class="lineNum">      36</span>              :     // CSR</span>
<span id="L37"><span class="lineNum">      37</span>              :     input   logic                                 csr2trace_mstatus_mie_i,      // CSR MSTATUS.mie bit</span>
<span id="L38"><span class="lineNum">      38</span>              :     input   logic                                 csr2trace_mstatus_mpie_i,     // CSR MSTATUS.mpie bit</span>
<span id="L39"><span class="lineNum">      39</span>              :     input   logic [`SCR1_XLEN-1:6]                csr2trace_mtvec_base_i,       // CSR MTVEC.</span>
<span id="L40"><span class="lineNum">      40</span>              :     input   logic                                 csr2trace_mtvec_mode_i,       // CSR MTVEC.</span>
<span id="L41"><span class="lineNum">      41</span>              :     input   logic                                 csr2trace_mie_meie_i,         // CSR MIE.meie bit</span>
<span id="L42"><span class="lineNum">      42</span>              :     input   logic                                 csr2trace_mie_mtie_i,         // CSR MIE.mtie bit</span>
<span id="L43"><span class="lineNum">      43</span>              :     input   logic                                 csr2trace_mie_msie_i,         // CSR MIE.msie bit</span>
<span id="L44"><span class="lineNum">      44</span>              :     input   logic                                 csr2trace_mip_meip_i,         // CSR MIP.meip bit</span>
<span id="L45"><span class="lineNum">      45</span>              :     input   logic                                 csr2trace_mip_mtip_i,         // CSR MIP.mtip bit</span>
<span id="L46"><span class="lineNum">      46</span>              :     input   logic                                 csr2trace_mip_msip_i,         // CSR MIP.msip bit</span>
<span id="L47"><span class="lineNum">      47</span>              :  `ifdef SCR1_RVC_EXT</span>
<span id="L48"><span class="lineNum">      48</span>              :     input   logic [`SCR1_XLEN-1:1]                csr2trace_mepc_i,             // CSR MEPC register</span>
<span id="L49"><span class="lineNum">      49</span>              :  `else // SCR1_RVC_EXT</span>
<span id="L50"><span class="lineNum">      50</span>              :     input   logic [`SCR1_XLEN-1:2]                csr2trace_mepc_i,             // CSR MEPC register</span>
<span id="L51"><span class="lineNum">      51</span>              :  `endif // SCR1_RVC_EXT</span>
<span id="L52"><span class="lineNum">      52</span>              :     input   logic                                 csr2trace_mcause_irq_i,       // CSR MCAUSE.interrupt bit</span>
<span id="L53"><span class="lineNum">      53</span>              :     input   type_scr1_exc_code_e                  csr2trace_mcause_ec_i,        // CSR MCAUSE.exception_code bit</span>
<span id="L54"><span class="lineNum">      54</span>              :     input   logic [`SCR1_XLEN-1:0]                csr2trace_mtval_i,            // CSR MTVAL register</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              :     // Events</span>
<span id="L57"><span class="lineNum">      57</span>              :     input   logic                                 csr2trace_e_exc_i,            // exception event</span>
<span id="L58"><span class="lineNum">      58</span>              :     input   logic                                 csr2trace_e_irq_i,            // interrupt event</span>
<span id="L59"><span class="lineNum">      59</span>              :     input   logic                                 pipe2trace_e_wake_i           // pipe wakeup event</span>
<span id="L60"><span class="lineNum">      60</span>              : `endif // SCR1_TRACE_LOG_EN</span>
<span id="L61"><span class="lineNum">      61</span>              : );</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              : //-------------------------------------------------------------------------------</span>
<span id="L64"><span class="lineNum">      64</span>              : // Local types declaration</span>
<span id="L65"><span class="lineNum">      65</span>              : //-------------------------------------------------------------------------------</span>
<span id="L66"><span class="lineNum">      66</span>              : `ifdef SCR1_TRACE_LOG_EN</span>
<span id="L67"><span class="lineNum">      67</span>              : typedef struct {</span>
<span id="L68"><span class="lineNum">      68</span>              :     logic [`SCR1_XLEN-1:0]      INT_00_ZERO ;</span>
<span id="L69"><span class="lineNum">      69</span>              :     logic [`SCR1_XLEN-1:0]      INT_01_RA   ;</span>
<span id="L70"><span class="lineNum">      70</span>              :     logic [`SCR1_XLEN-1:0]      INT_02_SP   ;</span>
<span id="L71"><span class="lineNum">      71</span>              :     logic [`SCR1_XLEN-1:0]      INT_03_GP   ;</span>
<span id="L72"><span class="lineNum">      72</span>              :     logic [`SCR1_XLEN-1:0]      INT_04_TP   ;</span>
<span id="L73"><span class="lineNum">      73</span>              :     logic [`SCR1_XLEN-1:0]      INT_05_T0   ;</span>
<span id="L74"><span class="lineNum">      74</span>              :     logic [`SCR1_XLEN-1:0]      INT_06_T1   ;</span>
<span id="L75"><span class="lineNum">      75</span>              :     logic [`SCR1_XLEN-1:0]      INT_07_T2   ;</span>
<span id="L76"><span class="lineNum">      76</span>              :     logic [`SCR1_XLEN-1:0]      INT_08_S0   ;</span>
<span id="L77"><span class="lineNum">      77</span>              :     logic [`SCR1_XLEN-1:0]      INT_09_S1   ;</span>
<span id="L78"><span class="lineNum">      78</span>              :     logic [`SCR1_XLEN-1:0]      INT_10_A0   ;</span>
<span id="L79"><span class="lineNum">      79</span>              :     logic [`SCR1_XLEN-1:0]      INT_11_A1   ;</span>
<span id="L80"><span class="lineNum">      80</span>              :     logic [`SCR1_XLEN-1:0]      INT_12_A2   ;</span>
<span id="L81"><span class="lineNum">      81</span>              :     logic [`SCR1_XLEN-1:0]      INT_13_A3   ;</span>
<span id="L82"><span class="lineNum">      82</span>              :     logic [`SCR1_XLEN-1:0]      INT_14_A4   ;</span>
<span id="L83"><span class="lineNum">      83</span>              :     logic [`SCR1_XLEN-1:0]      INT_15_A5   ;</span>
<span id="L84"><span class="lineNum">      84</span>              : `ifndef SCR1_RVE_EXT</span>
<span id="L85"><span class="lineNum">      85</span>              :     logic [`SCR1_XLEN-1:0]      INT_16_A6   ;</span>
<span id="L86"><span class="lineNum">      86</span>              :     logic [`SCR1_XLEN-1:0]      INT_17_A7   ;</span>
<span id="L87"><span class="lineNum">      87</span>              :     logic [`SCR1_XLEN-1:0]      INT_18_S2   ;</span>
<span id="L88"><span class="lineNum">      88</span>              :     logic [`SCR1_XLEN-1:0]      INT_19_S3   ;</span>
<span id="L89"><span class="lineNum">      89</span>              :     logic [`SCR1_XLEN-1:0]      INT_20_S4   ;</span>
<span id="L90"><span class="lineNum">      90</span>              :     logic [`SCR1_XLEN-1:0]      INT_21_S5   ;</span>
<span id="L91"><span class="lineNum">      91</span>              :     logic [`SCR1_XLEN-1:0]      INT_22_S6   ;</span>
<span id="L92"><span class="lineNum">      92</span>              :     logic [`SCR1_XLEN-1:0]      INT_23_S7   ;</span>
<span id="L93"><span class="lineNum">      93</span>              :     logic [`SCR1_XLEN-1:0]      INT_24_S8   ;</span>
<span id="L94"><span class="lineNum">      94</span>              :     logic [`SCR1_XLEN-1:0]      INT_25_S9   ;</span>
<span id="L95"><span class="lineNum">      95</span>              :     logic [`SCR1_XLEN-1:0]      INT_26_S10  ;</span>
<span id="L96"><span class="lineNum">      96</span>              :     logic [`SCR1_XLEN-1:0]      INT_27_S11  ;</span>
<span id="L97"><span class="lineNum">      97</span>              :     logic [`SCR1_XLEN-1:0]      INT_28_T3   ;</span>
<span id="L98"><span class="lineNum">      98</span>              :     logic [`SCR1_XLEN-1:0]      INT_29_T4   ;</span>
<span id="L99"><span class="lineNum">      99</span>              :     logic [`SCR1_XLEN-1:0]      INT_30_T5   ;</span>
<span id="L100"><span class="lineNum">     100</span>              :     logic [`SCR1_XLEN-1:0]      INT_31_T6   ;</span>
<span id="L101"><span class="lineNum">     101</span>              : `endif // SCR1_RVE_EXT</span>
<span id="L102"><span class="lineNum">     102</span>              : } type_scr1_ireg_name_s;</span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              : typedef struct packed {</span>
<span id="L105"><span class="lineNum">     105</span>              :     logic [`SCR1_XLEN-1:0]  mstatus;</span>
<span id="L106"><span class="lineNum">     106</span>              :     logic [`SCR1_XLEN-1:0]  mtvec;</span>
<span id="L107"><span class="lineNum">     107</span>              :     logic [`SCR1_XLEN-1:0]  mie;</span>
<span id="L108"><span class="lineNum">     108</span>              :     logic [`SCR1_XLEN-1:0]  mip;</span>
<span id="L109"><span class="lineNum">     109</span>              :     logic [`SCR1_XLEN-1:0]  mepc;</span>
<span id="L110"><span class="lineNum">     110</span>              :     logic [`SCR1_XLEN-1:0]  mcause;</span>
<span id="L111"><span class="lineNum">     111</span>              :     logic [`SCR1_XLEN-1:0]  mtval;</span>
<span id="L112"><span class="lineNum">     112</span>              : } type_scr1_csr_trace_s;</span>
<span id="L113"><span class="lineNum">     113</span>              : `endif // SCR1_TRACE_LOG_EN</span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              : //-------------------------------------------------------------------------------</span>
<span id="L116"><span class="lineNum">     116</span>              : // Local Signal Declaration</span>
<span id="L117"><span class="lineNum">     117</span>              : //-------------------------------------------------------------------------------</span>
<span id="L118"><span class="lineNum">     118</span>              : `ifdef SCR1_TRACE_LOG_EN</span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span>              : type_scr1_ireg_name_s               mprf_int_alias;</span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span>              : </span>
<span id="L123"><span class="lineNum">     123</span>              : time                                current_time;</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : // Tracelog control signals</span>
<span id="L126"><span class="lineNum">     126</span>              : logic                               trace_flag;</span>
<span id="L127"><span class="lineNum">     127</span>              : logic                               trace_update;</span>
<span id="L128"><span class="lineNum">     128</span>              : logic                               trace_update_r;</span>
<span id="L129"><span class="lineNum">     129</span>              : byte                                event_type;</span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span>              : logic [`SCR1_XLEN-1:0]              trace_pc;</span>
<span id="L132"><span class="lineNum">     132</span>              : logic [`SCR1_XLEN-1:0]              trace_npc;</span>
<span id="L133"><span class="lineNum">     133</span>              : logic [`SCR1_IMEM_DWIDTH-1:0]       trace_instr;</span>
<span id="L134"><span class="lineNum">     134</span>              : </span>
<span id="L135"><span class="lineNum">     135</span>              : type_scr1_csr_trace_s               csr_trace1;</span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span>              : // File handlers</span>
<span id="L138"><span class="lineNum">     138</span>              : int unsigned                        trace_fhandler_core;</span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span>              : // MPRF signals</span>
<span id="L141"><span class="lineNum">     141</span>              : logic                               mprf_up;</span>
<span id="L142"><span class="lineNum">     142</span>              : logic [`SCR1_MPRF_AWIDTH-1:0]       mprf_addr;</span>
<span id="L143"><span class="lineNum">     143</span>              : logic [`SCR1_XLEN-1:0]              mprf_wdata;</span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              : string                              hart;</span>
<span id="L146"><span class="lineNum">     146</span>              : string                              test_name;</span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              : `endif // SCR1_TRACE_LOG_EN</span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              : //-------------------------------------------------------------------------------</span>
<span id="L151"><span class="lineNum">     151</span>              : // Local tasks</span>
<span id="L152"><span class="lineNum">     152</span>              : //-------------------------------------------------------------------------------</span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span>              : `ifdef SCR1_TRACE_LOG_EN</span>
<span id="L155"><span class="lineNum">     155</span>              : </span>
<span id="L156"><span class="lineNum">     156</span>              : task trace_write_common;</span>
<span id="L157"><span class="lineNum">     157</span>              :     $fwrite(trace_fhandler_core, &quot;%16d  &quot;, current_time);</span>
<span id="L158"><span class="lineNum">     158</span>              :     // $fwrite(trace_fhandler_core, &quot; 0  &quot;);</span>
<span id="L159"><span class="lineNum">     159</span>              :     $fwrite(trace_fhandler_core, &quot; %s  &quot;,  event_type);</span>
<span id="L160"><span class="lineNum">     160</span>              :     $fwrite(trace_fhandler_core, &quot; %8x  &quot;, trace_pc);</span>
<span id="L161"><span class="lineNum">     161</span>              :     $fwrite(trace_fhandler_core, &quot; %8x  &quot;, trace_instr);</span>
<span id="L162"><span class="lineNum">     162</span>              :     $fwrite(trace_fhandler_core, &quot; %8x  &quot;, trace_npc);</span>
<span id="L163"><span class="lineNum">     163</span>              : endtask // trace_write_common</span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              : task trace_write_int_walias;</span>
<span id="L166"><span class="lineNum">     166</span>              :     case (mprf_addr)</span>
<span id="L167"><span class="lineNum">     167</span>              :         0  :  $fwrite(trace_fhandler_core, &quot; x00_zero  &quot;);</span>
<span id="L168"><span class="lineNum">     168</span>              :         1  :  $fwrite(trace_fhandler_core, &quot; x01_ra    &quot;);</span>
<span id="L169"><span class="lineNum">     169</span>              :         2  :  $fwrite(trace_fhandler_core, &quot; x02_sp    &quot;);</span>
<span id="L170"><span class="lineNum">     170</span>              :         3  :  $fwrite(trace_fhandler_core, &quot; x03_gp    &quot;);</span>
<span id="L171"><span class="lineNum">     171</span>              :         4  :  $fwrite(trace_fhandler_core, &quot; x04_tp    &quot;);</span>
<span id="L172"><span class="lineNum">     172</span>              :         5  :  $fwrite(trace_fhandler_core, &quot; x05_t0    &quot;);</span>
<span id="L173"><span class="lineNum">     173</span>              :         6  :  $fwrite(trace_fhandler_core, &quot; x06_t1    &quot;);</span>
<span id="L174"><span class="lineNum">     174</span>              :         7  :  $fwrite(trace_fhandler_core, &quot; x07_t2    &quot;);</span>
<span id="L175"><span class="lineNum">     175</span>              :         8  :  $fwrite(trace_fhandler_core, &quot; x08_s0    &quot;);</span>
<span id="L176"><span class="lineNum">     176</span>              :         9  :  $fwrite(trace_fhandler_core, &quot; x09_s1    &quot;);</span>
<span id="L177"><span class="lineNum">     177</span>              :         10 :  $fwrite(trace_fhandler_core, &quot; x10_a0    &quot;);</span>
<span id="L178"><span class="lineNum">     178</span>              :         11 :  $fwrite(trace_fhandler_core, &quot; x11_a1    &quot;);</span>
<span id="L179"><span class="lineNum">     179</span>              :         12 :  $fwrite(trace_fhandler_core, &quot; x12_a2    &quot;);</span>
<span id="L180"><span class="lineNum">     180</span>              :         13 :  $fwrite(trace_fhandler_core, &quot; x13_a3    &quot;);</span>
<span id="L181"><span class="lineNum">     181</span>              :         14 :  $fwrite(trace_fhandler_core, &quot; x14_a4    &quot;);</span>
<span id="L182"><span class="lineNum">     182</span>              :         15 :  $fwrite(trace_fhandler_core, &quot; x15_a5    &quot;);</span>
<span id="L183"><span class="lineNum">     183</span>              : `ifndef SCR1_RVE_EXT</span>
<span id="L184"><span class="lineNum">     184</span>              :         16 :  $fwrite(trace_fhandler_core, &quot; x16_a6    &quot;);</span>
<span id="L185"><span class="lineNum">     185</span>              :         17 :  $fwrite(trace_fhandler_core, &quot; x17_a7    &quot;);</span>
<span id="L186"><span class="lineNum">     186</span>              :         18 :  $fwrite(trace_fhandler_core, &quot; x18_s2    &quot;);</span>
<span id="L187"><span class="lineNum">     187</span>              :         19 :  $fwrite(trace_fhandler_core, &quot; x19_s3    &quot;);</span>
<span id="L188"><span class="lineNum">     188</span>              :         20 :  $fwrite(trace_fhandler_core, &quot; x20_s4    &quot;);</span>
<span id="L189"><span class="lineNum">     189</span>              :         21 :  $fwrite(trace_fhandler_core, &quot; x21_s5    &quot;);</span>
<span id="L190"><span class="lineNum">     190</span>              :         22 :  $fwrite(trace_fhandler_core, &quot; x22_s6    &quot;);</span>
<span id="L191"><span class="lineNum">     191</span>              :         23 :  $fwrite(trace_fhandler_core, &quot; x23_s7    &quot;);</span>
<span id="L192"><span class="lineNum">     192</span>              :         24 :  $fwrite(trace_fhandler_core, &quot; x24_s8    &quot;);</span>
<span id="L193"><span class="lineNum">     193</span>              :         25 :  $fwrite(trace_fhandler_core, &quot; x25_s9    &quot;);</span>
<span id="L194"><span class="lineNum">     194</span>              :         26 :  $fwrite(trace_fhandler_core, &quot; x26_s10   &quot;);</span>
<span id="L195"><span class="lineNum">     195</span>              :         27 :  $fwrite(trace_fhandler_core, &quot; x27_s11   &quot;);</span>
<span id="L196"><span class="lineNum">     196</span>              :         28 :  $fwrite(trace_fhandler_core, &quot; x28_t3    &quot;);</span>
<span id="L197"><span class="lineNum">     197</span>              :         29 :  $fwrite(trace_fhandler_core, &quot; x29_t4    &quot;);</span>
<span id="L198"><span class="lineNum">     198</span>              :         30 :  $fwrite(trace_fhandler_core, &quot; x30_t5    &quot;);</span>
<span id="L199"><span class="lineNum">     199</span>              :         31 :  $fwrite(trace_fhandler_core, &quot; x31_t6    &quot;);</span>
<span id="L200"><span class="lineNum">     200</span>              : `endif // SCR1_RVE_EXT</span>
<span id="L201"><span class="lineNum">     201</span>              :         default: begin</span>
<span id="L202"><span class="lineNum">     202</span>              :               $fwrite(trace_fhandler_core, &quot; xxx       &quot;);</span>
<span id="L203"><span class="lineNum">     203</span>              :         end</span>
<span id="L204"><span class="lineNum">     204</span>              :     endcase</span>
<span id="L205"><span class="lineNum">     205</span>              : endtask</span>
<span id="L206"><span class="lineNum">     206</span>              : </span>
<span id="L207"><span class="lineNum">     207</span>              : //-------------------------------------------------------------------------------</span>
<span id="L208"><span class="lineNum">     208</span>              : // MPRF Registers assignment</span>
<span id="L209"><span class="lineNum">     209</span>              : //-------------------------------------------------------------------------------</span>
<span id="L210"><span class="lineNum">     210</span>              : assign mprf_int_alias.INT_00_ZERO   = '0;</span>
<span id="L211"><span class="lineNum">     211</span>              : assign mprf_int_alias.INT_01_RA     = mprf2trace_int_i[1];</span>
<span id="L212"><span class="lineNum">     212</span>              : assign mprf_int_alias.INT_02_SP     = mprf2trace_int_i[2];</span>
<span id="L213"><span class="lineNum">     213</span>              : assign mprf_int_alias.INT_03_GP     = mprf2trace_int_i[3];</span>
<span id="L214"><span class="lineNum">     214</span>              : assign mprf_int_alias.INT_04_TP     = mprf2trace_int_i[4];</span>
<span id="L215"><span class="lineNum">     215</span>              : assign mprf_int_alias.INT_05_T0     = mprf2trace_int_i[5];</span>
<span id="L216"><span class="lineNum">     216</span>              : assign mprf_int_alias.INT_06_T1     = mprf2trace_int_i[6];</span>
<span id="L217"><span class="lineNum">     217</span>              : assign mprf_int_alias.INT_07_T2     = mprf2trace_int_i[7];</span>
<span id="L218"><span class="lineNum">     218</span>              : assign mprf_int_alias.INT_08_S0     = mprf2trace_int_i[8];</span>
<span id="L219"><span class="lineNum">     219</span>              : assign mprf_int_alias.INT_09_S1     = mprf2trace_int_i[9];</span>
<span id="L220"><span class="lineNum">     220</span>              : assign mprf_int_alias.INT_10_A0     = mprf2trace_int_i[10];</span>
<span id="L221"><span class="lineNum">     221</span>              : assign mprf_int_alias.INT_11_A1     = mprf2trace_int_i[11];</span>
<span id="L222"><span class="lineNum">     222</span>              : assign mprf_int_alias.INT_12_A2     = mprf2trace_int_i[12];</span>
<span id="L223"><span class="lineNum">     223</span>              : assign mprf_int_alias.INT_13_A3     = mprf2trace_int_i[13];</span>
<span id="L224"><span class="lineNum">     224</span>              : assign mprf_int_alias.INT_14_A4     = mprf2trace_int_i[14];</span>
<span id="L225"><span class="lineNum">     225</span>              : assign mprf_int_alias.INT_15_A5     = mprf2trace_int_i[15];</span>
<span id="L226"><span class="lineNum">     226</span>              : `ifndef SCR1_RVE_EXT</span>
<span id="L227"><span class="lineNum">     227</span>              : assign mprf_int_alias.INT_16_A6     = mprf2trace_int_i[16];</span>
<span id="L228"><span class="lineNum">     228</span>              : assign mprf_int_alias.INT_17_A7     = mprf2trace_int_i[17];</span>
<span id="L229"><span class="lineNum">     229</span>              : assign mprf_int_alias.INT_18_S2     = mprf2trace_int_i[18];</span>
<span id="L230"><span class="lineNum">     230</span>              : assign mprf_int_alias.INT_19_S3     = mprf2trace_int_i[19];</span>
<span id="L231"><span class="lineNum">     231</span>              : assign mprf_int_alias.INT_20_S4     = mprf2trace_int_i[20];</span>
<span id="L232"><span class="lineNum">     232</span>              : assign mprf_int_alias.INT_21_S5     = mprf2trace_int_i[21];</span>
<span id="L233"><span class="lineNum">     233</span>              : assign mprf_int_alias.INT_22_S6     = mprf2trace_int_i[22];</span>
<span id="L234"><span class="lineNum">     234</span>              : assign mprf_int_alias.INT_23_S7     = mprf2trace_int_i[23];</span>
<span id="L235"><span class="lineNum">     235</span>              : assign mprf_int_alias.INT_24_S8     = mprf2trace_int_i[24];</span>
<span id="L236"><span class="lineNum">     236</span>              : assign mprf_int_alias.INT_25_S9     = mprf2trace_int_i[25];</span>
<span id="L237"><span class="lineNum">     237</span>              : assign mprf_int_alias.INT_26_S10    = mprf2trace_int_i[26];</span>
<span id="L238"><span class="lineNum">     238</span>              : assign mprf_int_alias.INT_27_S11    = mprf2trace_int_i[27];</span>
<span id="L239"><span class="lineNum">     239</span>              : assign mprf_int_alias.INT_28_T3     = mprf2trace_int_i[28];</span>
<span id="L240"><span class="lineNum">     240</span>              : assign mprf_int_alias.INT_29_T4     = mprf2trace_int_i[29];</span>
<span id="L241"><span class="lineNum">     241</span>              : assign mprf_int_alias.INT_30_T5     = mprf2trace_int_i[30];</span>
<span id="L242"><span class="lineNum">     242</span>              : assign mprf_int_alias.INT_31_T6     = mprf2trace_int_i[31];</span>
<span id="L243"><span class="lineNum">     243</span>              : `endif // SCR1_RVE_EXT</span>
<span id="L244"><span class="lineNum">     244</span>              : `endif // SCR1_TRACE_LOG_EN</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              : //-------------------------------------------------------------------------------</span>
<span id="L247"><span class="lineNum">     247</span>              : // Legacy time counter</span>
<span id="L248"><span class="lineNum">     248</span>              : //-------------------------------------------------------------------------------</span>
<span id="L249"><span class="lineNum">     249</span>              : // The counter is left for compatibility with the current UVM environment</span>
<span id="L250"><span class="lineNum">     250</span>              : </span>
<span id="L251"><span class="lineNum">     251</span>              : int     time_cnt;</span>
<span id="L252"><span class="lineNum">     252</span>              : </span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">        1793 :         time_cnt    &lt;= 0;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaGNC">     1282703 :         time_cnt    &lt;= time_cnt + 1;</span></span>
<span id="L258"><span class="lineNum">     258</span>              :     end</span>
<span id="L259"><span class="lineNum">     259</span>              : end</span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              : //-------------------------------------------------------------------------------</span>
<span id="L262"><span class="lineNum">     262</span>              : // Initial part pipeline tracelog</span>
<span id="L263"><span class="lineNum">     263</span>              : //-------------------------------------------------------------------------------</span>
<span id="L264"><span class="lineNum">     264</span>              : </span>
<span id="L265"><span class="lineNum">     265</span>              : `ifdef SCR1_TRACE_LOG_EN</span>
<span id="L266"><span class="lineNum">     266</span>              : // Files opening and writing initial header</span>
<span id="L267"><span class="lineNum">     267</span>              : initial begin</span>
<span id="L268"><span class="lineNum">     268</span>              :     $timeformat(-9, 0, &quot; ns&quot;, 10);</span>
<span id="L269"><span class="lineNum">     269</span>              :     #1 hart.hextoa(soc2pipe_fuse_mhartid_i);</span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
<span id="L271"><span class="lineNum">     271</span>              :     trace_fhandler_core = $fopen({&quot;tracelog_core_&quot;, hart, &quot;.log&quot;}, &quot;w&quot;);</span>
<span id="L272"><span class="lineNum">     272</span>              : </span>
<span id="L273"><span class="lineNum">     273</span>              :     // Writing initial header</span>
<span id="L274"><span class="lineNum">     274</span>              :     $fwrite(trace_fhandler_core,  &quot;# RTL_ID %h\n&quot;, SCR1_CSR_MIMPID);</span>
<span id="L275"><span class="lineNum">     275</span>              :     $fwrite(trace_fhandler_core,  &quot;#\n&quot;);</span>
<span id="L276"><span class="lineNum">     276</span>              :     // $fwrite(trace_fhandler_core,  &quot;# R - return from trap:\n&quot;);</span>
<span id="L277"><span class="lineNum">     277</span>              :     // $fwrite(trace_fhandler_core,  &quot;#    1 - MRET\n&quot;);</span>
<span id="L278"><span class="lineNum">     278</span>              :     // $fwrite(trace_fhandler_core,  &quot;#    0 - no return\n&quot;);</span>
<span id="L279"><span class="lineNum">     279</span>              :     $fwrite(trace_fhandler_core,  &quot;# Events:\n&quot;);</span>
<span id="L280"><span class="lineNum">     280</span>              :     $fwrite(trace_fhandler_core,  &quot;#    N - no event\n&quot;);</span>
<span id="L281"><span class="lineNum">     281</span>              :     $fwrite(trace_fhandler_core,  &quot;#    E - exception\n&quot;);</span>
<span id="L282"><span class="lineNum">     282</span>              :     $fwrite(trace_fhandler_core,  &quot;#    I - interrupt\n&quot;);</span>
<span id="L283"><span class="lineNum">     283</span>              :     $fwrite(trace_fhandler_core,  &quot;#    W - wakeup\n&quot;);</span>
<span id="L284"><span class="lineNum">     284</span>              : end</span>
<span id="L285"><span class="lineNum">     285</span>              : </span>
<span id="L286"><span class="lineNum">     286</span>              : // Core reset logging and header printing</span>
<span id="L287"><span class="lineNum">     287</span>              : always @(posedge rst_n) begin</span>
<span id="L288"><span class="lineNum">     288</span>              :     $fwrite(trace_fhandler_core, &quot;# =====================================================================================\n&quot;);</span>
<span id="L289"><span class="lineNum">     289</span>              : `ifndef VERILATOR</span>
<span id="L290"><span class="lineNum">     290</span>              :     $fwrite(trace_fhandler_core, &quot;# %16d ns : Core Reset\n&quot;, $time());</span>
<span id="L291"><span class="lineNum">     291</span>              : `else</span>
<span id="L292"><span class="lineNum">     292</span>              :     $fwrite(trace_fhandler_core, &quot;# : Core Reset\n&quot;);</span>
<span id="L293"><span class="lineNum">     293</span>              : `endif</span>
<span id="L294"><span class="lineNum">     294</span>              :     $fwrite(trace_fhandler_core, &quot;# =====================================================================================\n&quot;);</span>
<span id="L295"><span class="lineNum">     295</span>              :     $fwrite(trace_fhandler_core,  &quot;# Test: %s\n&quot;, test_name);</span>
<span id="L296"><span class="lineNum">     296</span>              :     $fwrite(trace_fhandler_core,  &quot;#           Time  &quot;);</span>
<span id="L297"><span class="lineNum">     297</span>              :     // $fwrite(trace_fhandler_core,  &quot; R  &quot;);</span>
<span id="L298"><span class="lineNum">     298</span>              :     $fwrite(trace_fhandler_core,  &quot; Ev &quot;);</span>
<span id="L299"><span class="lineNum">     299</span>              :     $fwrite(trace_fhandler_core,  &quot; Curr_PC   &quot;);</span>
<span id="L300"><span class="lineNum">     300</span>              :     $fwrite(trace_fhandler_core,  &quot; Instr     &quot;);</span>
<span id="L301"><span class="lineNum">     301</span>              :     $fwrite(trace_fhandler_core,  &quot; Next_PC   &quot;);</span>
<span id="L302"><span class="lineNum">     302</span>              :     $fwrite(trace_fhandler_core,  &quot; Reg       &quot;);</span>
<span id="L303"><span class="lineNum">     303</span>              :     $fwrite(trace_fhandler_core,  &quot; Value     &quot;);</span>
<span id="L304"><span class="lineNum">     304</span>              :     $fwrite(trace_fhandler_core, &quot;\n&quot;);</span>
<span id="L305"><span class="lineNum">     305</span>              :     $fwrite(trace_fhandler_core, &quot;# =====================================================================================\n&quot;);</span>
<span id="L306"><span class="lineNum">     306</span>              : end</span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span>              : //-------------------------------------------------------------------------------</span>
<span id="L309"><span class="lineNum">     309</span>              : // Common trace part</span>
<span id="L310"><span class="lineNum">     310</span>              : //-------------------------------------------------------------------------------</span>
<span id="L311"><span class="lineNum">     311</span>              : </span>
<span id="L312"><span class="lineNum">     312</span>              : assign trace_flag   = 1'b1;</span>
<span id="L313"><span class="lineNum">     313</span>              : assign trace_update = (exu2trace_update_pc_en_i | mprf2trace_wr_en_i) &amp; trace_flag;</span>
<span id="L314"><span class="lineNum">     314</span>              : </span>
<span id="L315"><span class="lineNum">     315</span>              : always_ff @(posedge clk) begin</span>
<span id="L316"><span class="lineNum">     316</span>              :     if (~rst_n) begin</span>
<span id="L317"><span class="lineNum">     317</span>              :         current_time    &lt;= 0;</span>
<span id="L318"><span class="lineNum">     318</span>              :         event_type      &lt;= &quot;N&quot;;</span>
<span id="L319"><span class="lineNum">     319</span>              : </span>
<span id="L320"><span class="lineNum">     320</span>              :         trace_pc        &lt;= 'x;</span>
<span id="L321"><span class="lineNum">     321</span>              :         trace_npc       &lt;= 'x;</span>
<span id="L322"><span class="lineNum">     322</span>              :         trace_instr     &lt;= 'x;</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              :         trace_update_r  &lt;= 1'b0;</span>
<span id="L325"><span class="lineNum">     325</span>              : </span>
<span id="L326"><span class="lineNum">     326</span>              :         mprf_up         &lt;= '0;</span>
<span id="L327"><span class="lineNum">     327</span>              :         mprf_addr       &lt;= '0;</span>
<span id="L328"><span class="lineNum">     328</span>              :         mprf_wdata      &lt;= '0;</span>
<span id="L329"><span class="lineNum">     329</span>              :     end else begin</span>
<span id="L330"><span class="lineNum">     330</span>              :         trace_update_r &lt;= trace_update;</span>
<span id="L331"><span class="lineNum">     331</span>              :         if (trace_update) begin</span>
<span id="L332"><span class="lineNum">     332</span>              : `ifdef VERILATOR</span>
<span id="L333"><span class="lineNum">     333</span>              :             current_time  &lt;= time_cnt;</span>
<span id="L334"><span class="lineNum">     334</span>              : `else</span>
<span id="L335"><span class="lineNum">     335</span>              :             current_time  &lt;= $time();</span>
<span id="L336"><span class="lineNum">     336</span>              : `endif</span>
<span id="L337"><span class="lineNum">     337</span>              :             trace_pc      &lt;= trace_npc;</span>
<span id="L338"><span class="lineNum">     338</span>              :             trace_npc     &lt;= exu2trace_update_pc_i;</span>
<span id="L339"><span class="lineNum">     339</span>              :             trace_instr   &lt;= ifu2trace_instr_i;</span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span>              :             if (csr2trace_e_exc_i) begin</span>
<span id="L342"><span class="lineNum">     342</span>              :                 // Exception</span>
<span id="L343"><span class="lineNum">     343</span>              :                 event_type  &lt;= &quot;E&quot;;</span>
<span id="L344"><span class="lineNum">     344</span>              :             end</span>
<span id="L345"><span class="lineNum">     345</span>              :             else if (csr2trace_e_irq_i) begin</span>
<span id="L346"><span class="lineNum">     346</span>              :                 // IRQ</span>
<span id="L347"><span class="lineNum">     347</span>              :                 event_type  &lt;= &quot;I&quot;;</span>
<span id="L348"><span class="lineNum">     348</span>              :             end</span>
<span id="L349"><span class="lineNum">     349</span>              :             else if (pipe2trace_e_wake_i) begin</span>
<span id="L350"><span class="lineNum">     350</span>              :                 // Wake</span>
<span id="L351"><span class="lineNum">     351</span>              :                 event_type &lt;= &quot;W&quot;;</span>
<span id="L352"><span class="lineNum">     352</span>              :             end</span>
<span id="L353"><span class="lineNum">     353</span>              :             else begin</span>
<span id="L354"><span class="lineNum">     354</span>              :                 // No event</span>
<span id="L355"><span class="lineNum">     355</span>              :                 event_type &lt;= &quot;N&quot;;</span>
<span id="L356"><span class="lineNum">     356</span>              :             end</span>
<span id="L357"><span class="lineNum">     357</span>              :         end</span>
<span id="L358"><span class="lineNum">     358</span>              : </span>
<span id="L359"><span class="lineNum">     359</span>              :         // Write log signals</span>
<span id="L360"><span class="lineNum">     360</span>              :         mprf_up    &lt;= mprf2trace_wr_en_i;</span>
<span id="L361"><span class="lineNum">     361</span>              :         mprf_addr  &lt;= mprf2trace_wr_en_i ? mprf2trace_wr_addr_i : 'x;</span>
<span id="L362"><span class="lineNum">     362</span>              :         mprf_wdata &lt;= mprf2trace_wr_en_i ? mprf2trace_wr_data_i : 'x;</span>
<span id="L363"><span class="lineNum">     363</span>              :     end</span>
<span id="L364"><span class="lineNum">     364</span>              : end</span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span>              : //-------------------------------------------------------------------------------</span>
<span id="L367"><span class="lineNum">     367</span>              : // Core MPRF logging</span>
<span id="L368"><span class="lineNum">     368</span>              : //-------------------------------------------------------------------------------</span>
<span id="L369"><span class="lineNum">     369</span>              : </span>
<span id="L370"><span class="lineNum">     370</span>              : always_ff @(negedge rst_n, posedge clk) begin</span>
<span id="L371"><span class="lineNum">     371</span>              :     if (~rst_n) begin</span>
<span id="L372"><span class="lineNum">     372</span>              :     end else begin</span>
<span id="L373"><span class="lineNum">     373</span>              :         if (trace_update_r) begin</span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              :             trace_write_common();</span>
<span id="L376"><span class="lineNum">     376</span>              : </span>
<span id="L377"><span class="lineNum">     377</span>              :             case (event_type)</span>
<span id="L378"><span class="lineNum">     378</span>              :                 &quot;W&quot;     : begin</span>
<span id="L379"><span class="lineNum">     379</span>              :                     // Wakeup</span>
<span id="L380"><span class="lineNum">     380</span>              :                     if (csr_trace1.mip &amp; csr_trace1.mie) begin</span>
<span id="L381"><span class="lineNum">     381</span>              :                         $fwrite(trace_fhandler_core, &quot; mip        %08x\n&quot;, csr_trace1.mip );</span>
<span id="L382"><span class="lineNum">     382</span>              :                         trace_write_common();</span>
<span id="L383"><span class="lineNum">     383</span>              :                         $fwrite(trace_fhandler_core, &quot; mie        %08x&quot;, csr_trace1.mie );</span>
<span id="L384"><span class="lineNum">     384</span>              :                     end</span>
<span id="L385"><span class="lineNum">     385</span>              :                 end</span>
<span id="L386"><span class="lineNum">     386</span>              :                 &quot;N&quot;     : begin</span>
<span id="L387"><span class="lineNum">     387</span>              :                     // Regular</span>
<span id="L388"><span class="lineNum">     388</span>              :                     if (mprf_up &amp;&amp; mprf_addr != 0) begin</span>
<span id="L389"><span class="lineNum">     389</span>              :                         // $fwrite(trace_fhandler_core, &quot; x%2d      %08x&quot;, mprf_addr, mprf_wdata);</span>
<span id="L390"><span class="lineNum">     390</span>              :                         trace_write_int_walias();</span>
<span id="L391"><span class="lineNum">     391</span>              :                         $fwrite(trace_fhandler_core, &quot; %08x&quot;, mprf_wdata);</span>
<span id="L392"><span class="lineNum">     392</span>              :                     end else begin</span>
<span id="L393"><span class="lineNum">     393</span>              :                         $fwrite(trace_fhandler_core, &quot; ---        --------&quot;);</span>
<span id="L394"><span class="lineNum">     394</span>              :                     end</span>
<span id="L395"><span class="lineNum">     395</span>              :                 end</span>
<span id="L396"><span class="lineNum">     396</span>              :                 &quot;R&quot;     : begin</span>
<span id="L397"><span class="lineNum">     397</span>              :                     // MRET</span>
<span id="L398"><span class="lineNum">     398</span>              :                     $fwrite(trace_fhandler_core, &quot; mstatus    %08x&quot;, csr_trace1.mstatus);</span>
<span id="L399"><span class="lineNum">     399</span>              :                 end</span>
<span id="L400"><span class="lineNum">     400</span>              :                 &quot;E&quot;, &quot;I&quot;: begin</span>
<span id="L401"><span class="lineNum">     401</span>              :                     // IRQ/Exception</span>
<span id="L402"><span class="lineNum">     402</span>              :                     $fwrite(trace_fhandler_core, &quot; mstatus    %08x\n&quot;, csr_trace1.mstatus);</span>
<span id="L403"><span class="lineNum">     403</span>              :                     trace_write_common();</span>
<span id="L404"><span class="lineNum">     404</span>              :                     $fwrite(trace_fhandler_core, &quot; mepc       %08x\n&quot;, csr_trace1.mepc);</span>
<span id="L405"><span class="lineNum">     405</span>              :                     trace_write_common();</span>
<span id="L406"><span class="lineNum">     406</span>              :                     $fwrite(trace_fhandler_core, &quot; mcause     %08x\n&quot;, csr_trace1.mcause);</span>
<span id="L407"><span class="lineNum">     407</span>              :                     trace_write_common();</span>
<span id="L408"><span class="lineNum">     408</span>              :                     $fwrite(trace_fhandler_core, &quot; mtval      %08x&quot;,   csr_trace1.mtval);</span>
<span id="L409"><span class="lineNum">     409</span>              :                 end</span>
<span id="L410"><span class="lineNum">     410</span>              :                 default : begin</span>
<span id="L411"><span class="lineNum">     411</span>              :                     $fwrite(trace_fhandler_core,  &quot;\n&quot;);</span>
<span id="L412"><span class="lineNum">     412</span>              :                 end</span>
<span id="L413"><span class="lineNum">     413</span>              :             endcase</span>
<span id="L414"><span class="lineNum">     414</span>              :             $fwrite(trace_fhandler_core,  &quot;\n&quot;);</span>
<span id="L415"><span class="lineNum">     415</span>              :         end</span>
<span id="L416"><span class="lineNum">     416</span>              :     end</span>
<span id="L417"><span class="lineNum">     417</span>              : end</span>
<span id="L418"><span class="lineNum">     418</span>              : </span>
<span id="L419"><span class="lineNum">     419</span>              : //-------------------------------------------------------------------------------</span>
<span id="L420"><span class="lineNum">     420</span>              : // Core CSR logging</span>
<span id="L421"><span class="lineNum">     421</span>              : //-------------------------------------------------------------------------------</span>
<span id="L422"><span class="lineNum">     422</span>              : </span>
<span id="L423"><span class="lineNum">     423</span>              : always_comb begin</span>
<span id="L424"><span class="lineNum">     424</span>              :     csr_trace1.mtvec        = {csr2trace_mtvec_base_i, 4'd0, 2'(csr2trace_mtvec_mode_i)};</span>
<span id="L425"><span class="lineNum">     425</span>              :     csr_trace1.mepc         =</span>
<span id="L426"><span class="lineNum">     426</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L427"><span class="lineNum">     427</span>              :                               {csr2trace_mepc_i, 1'b0};</span>
<span id="L428"><span class="lineNum">     428</span>              : `else // SCR1_RVC_EXT</span>
<span id="L429"><span class="lineNum">     429</span>              :                               {csr2trace_mepc_i, 2'b00};</span>
<span id="L430"><span class="lineNum">     430</span>              : `endif // SCR1_RVC_EXT</span>
<span id="L431"><span class="lineNum">     431</span>              :     csr_trace1.mcause       = {csr2trace_mcause_irq_i, type_scr1_csr_mcause_ec_v'(csr2trace_mcause_ec_i)};</span>
<span id="L432"><span class="lineNum">     432</span>              :     csr_trace1.mtval        = csr2trace_mtval_i;</span>
<span id="L433"><span class="lineNum">     433</span>              : </span>
<span id="L434"><span class="lineNum">     434</span>              :     csr_trace1.mstatus      = '0;</span>
<span id="L435"><span class="lineNum">     435</span>              :     csr_trace1.mie          = '0;</span>
<span id="L436"><span class="lineNum">     436</span>              :     csr_trace1.mip          = '0;</span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              :     csr_trace1.mstatus[SCR1_CSR_MSTATUS_MIE_OFFSET]     = csr2trace_mstatus_mie_i;</span>
<span id="L439"><span class="lineNum">     439</span>              :     csr_trace1.mstatus[SCR1_CSR_MSTATUS_MPIE_OFFSET]    = csr2trace_mstatus_mpie_i;</span>
<span id="L440"><span class="lineNum">     440</span>              :     csr_trace1.mstatus[SCR1_CSR_MSTATUS_MPP_OFFSET+1:SCR1_CSR_MSTATUS_MPP_OFFSET]   = SCR1_CSR_MSTATUS_MPP;</span>
<span id="L441"><span class="lineNum">     441</span>              :     csr_trace1.mie[SCR1_CSR_MIE_MSIE_OFFSET]            = csr2trace_mie_msie_i;</span>
<span id="L442"><span class="lineNum">     442</span>              :     csr_trace1.mie[SCR1_CSR_MIE_MTIE_OFFSET]            = csr2trace_mie_mtie_i;</span>
<span id="L443"><span class="lineNum">     443</span>              :     csr_trace1.mie[SCR1_CSR_MIE_MEIE_OFFSET]            = csr2trace_mie_meie_i;</span>
<span id="L444"><span class="lineNum">     444</span>              :     csr_trace1.mip[SCR1_CSR_MIE_MSIE_OFFSET]            = csr2trace_mip_msip_i;</span>
<span id="L445"><span class="lineNum">     445</span>              :     csr_trace1.mip[SCR1_CSR_MIE_MTIE_OFFSET]            = csr2trace_mip_mtip_i;</span>
<span id="L446"><span class="lineNum">     446</span>              :     csr_trace1.mip[SCR1_CSR_MIE_MEIE_OFFSET]            = csr2trace_mip_meip_i;</span>
<span id="L447"><span class="lineNum">     447</span>              : end</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              : `endif // SCR1_TRACE_LOG_EN</span>
<span id="L450"><span class="lineNum">     450</span>              : </span>
<span id="L451"><span class="lineNum">     451</span>              : endmodule : scr1_tracelog</span>
<span id="L452"><span class="lineNum">     452</span>              : </span>
<span id="L453"><span class="lineNum">     453</span>              : `endif // SCR1_TRGT_SIMULATION</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
