;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	SPL @12, #10
	ADD 270, 1
	JMP @12, #262
	SUB 3, 0
	SPL @12, #10
	SPL -7, @-20
	SUB #72, @209
	SUB #72, @209
	ADD 218, 10
	DJN -1, @7
	SUB @12, @10
	MOV 0, @42
	SUB #12, @70
	JMZ -7, @-429
	JMZ -7, @-429
	JMZ -7, @-429
	JMZ -7, @-429
	MOV @121, 106
	ADD -7, <-20
	JMZ -1, @-26
	ADD 270, 1
	CMP 0, @42
	MOV 218, 10
	ADD -7, <-429
	ADD 10, 9
	ADD 10, 9
	ADD 270, 1
	ADD 270, 1
	ADD 218, 10
	DJN 0, <42
	ADD 218, 10
	CMP -7, <-420
	SPL 12, <10
	SUB #0, @600
	ADD 270, 1
	ADD 270, 1
	SUB #0, @600
	SUB #0, @600
	SUB #0, @600
	ADD 270, 1
	SPL 12, <10
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, #2
	SPL @12, #10
