Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 22:55:35 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab6_control_sets_placed.rpt
| Design       : lab6
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   183 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           15 |
| Yes          | No                    | No                     |            1702 |          414 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             142 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |       Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG         | uart/tx_out_i_1_n_0       |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | window_index_A[3]_i_1_n_0 | FSM_onehot_mult_current[7]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG         |                           | current                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG         | out_index_B               |                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG         | ramB/E[0]                 |                                    |                2 |              4 |         2.00 |
|  P_next_reg[4]_i_2_n_0 |                           |                                    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG         | out_index_A[4]_i_1_n_0    | FSM_onehot_mult_current[7]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG         | address_B                 |                                    |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | address_A[6]_i_1_n_0      | FSM_onehot_mult_current[7]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | ramA/E[0]                 | FSM_onehot_mult_current[7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | ramB/current_max_B        | ramB/current_reg[2]                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[0][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[0][4][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[1][1][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_A[1][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A                  |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[1][3][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[1][4][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[2][0][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[0][3][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_A[1][0][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[0][1][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[4][3][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[2][2][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[2][4][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_A[2][1][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[4][2][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_A[4][0][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_A[3][4][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[4][1][7]_i_1_n_0 |                                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | pooled_A[3][0][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[3][3][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[3][1][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_A[2][3][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[3][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_A[4][4][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[3][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[4][1][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[3][4][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[3][1][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[1][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[1][1][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_B[4][0][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[4][3][7]_i_1_n_0 |                                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | pooled_B[4][4][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_B[3][0][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[4][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[3][3][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[0][2][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_B[0][4][7]_i_1_n_0 |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | pooled_B[1][0][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_B[1][3][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[0][1][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[0][3][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[2][0][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[2][1][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_B[0][0][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[1][4][7]_i_1_n_0 |                                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | pooled_B[2][2][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | pooled_B[2][3][7]_i_1_n_0 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | pooled_B[2][4][7]_i_1_n_0 |                                    |                2 |              8 |         4.00 |
|  mult_next0            |                           |                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | uart/tx_bits_remaining    |                                    |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG         | CEM                       | FSM_onehot_mult_current[7]_i_1_n_0 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG         | matrix[4][3][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[0][4][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[4][0][18]_i_1_n_0  |                                    |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG         | matrix[1][1][18]_i_1_n_0  |                                    |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG         | matrix[3][4][18]_i_1_n_0  |                                    |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG         | matrix[2][4][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[4][2][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[2][2][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | sum[18]_i_1_n_0           | FSM_onehot_mult_current[7]_i_1_n_0 |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG         | matrix[2][0][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[3][0][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[1][2][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[0][1][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[3][3][18]_i_1_n_0  |                                    |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG         | matrix[1][0][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[2][1][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[1][4][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[3][2][18]_i_1_n_0  |                                    |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG         | matrix[1][3][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[0][3][18]_i_1_n_0  |                                    |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG         | matrix[4][4][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[2][3][18]_i_1_n_0  |                                    |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG         | matrix[3][1][18]_i_1_n_0  |                                    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG         | matrix[0][0][18]_i_1_n_0  |                                    |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG         | matrix[0][2][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         | matrix[4][1][18]_i_1_n_0  |                                    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG         |                           | FSM_onehot_mult_current[7]_i_1_n_0 |               12 |             27 |         2.25 |
|  clk_IBUF_BUFG         |                           |                                    |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG         | data[35][2]_i_2_n_0       | data[35][2]_i_1_n_0                |               35 |             75 |         2.14 |
|  clk_IBUF_BUFG         | transformed0_out          |                                    |               43 |            200 |         4.65 |
|  clk_IBUF_BUFG         | data[35][2]_i_2_n_0       |                                    |              146 |            600 |         4.11 |
+------------------------+---------------------------+------------------------------------+------------------+----------------+--------------+


