<root><simulation><result_generated_time />2023-05-16 17:15:07<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 32768, 'I': 2880000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />25/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [960, 1, 1], 'O': [15, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], []], [[('C', 2)], [('C', 32)]], [], []]<I />[[], [[('OY', 15), ('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('OY', 15)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OX', 5), ('OX', 6)], [('K', 16), ('OY', 10), ('OX', 5)], []]<I />[[('K', 16), ('C', 2), ('OX', 5), ('OX', 6), ('K', 16)], [('OY', 10)], [('OX', 5)]]<O />[[('K', 16), ('C', 2)], [('OX', 5), ('OX', 6), ('K', 16), ('OY', 10)], [('OX', 5)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [15.0, 30, 50, 1], 'I': [1.0, 256.0, 1.0, 1.0], 'O': [64.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 262144, 262144], 'I': [480, 4608000, 23040000], 'O': [128, 9216000, 46080000], 'O_partial': [128, 0, 0], 'O_final': [0, 9216000, 46080000]}<actual_mem_utilization_individual />{'W': [0.5, 0.01, 0.0], 'I': [0.94, 0.14, 0.0], 'O': [0.25, 0.27, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.42, 0.0], 'I': [0.94, 0.42, 0.0], 'O': [0.25, 0.42, 0.0]}<effective_mem_size_bit />{'W': [256, 262144, 262144], 'I': [480, 4608000, 23040000], 'O': [128, 1843200, 9216000], 'O_partial': [128, 0, 0], 'O_final': [0, 1843200, 9216000]}<total_unit_count />{'W': [960, 64, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 15, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [960, 960, 1, 1], 'O': [15, 15, 1, 1]}<duplicate_unit_count />{'W': [15.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[49152000, 1638400], [1638400, 32768], [32768, 0]]<I />[[46080000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(5760000, 11520000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(5760000, 11520000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6144000, 204800], [25600, 512], [128, 0]]<I />[[5760000, 360000], [45000, 45000], [11250, 0]]<O />[[(720000, 1440000), (720000, 0)], [(0, 90000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([720000, 1440000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [720000, 0]), ([0, 90000], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />49152000</mac_count></basic_info><energy><total_energy />1614231513.2<mem_energy_breakdown><W />[2139.2, 2742.7, 170.5]<I />[2066.8, 8918.4, 14983.3]<O />[1008.8, 17836.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />2457600.0<total />1614151680.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.926<utilization_without_data_loading />0.9375<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.9877<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />777544<latency_cycle_without_data_loading />768000<ideal_computing_cycle />768000<data_loading><load_cycle_total />9544<load_cycle_individual />{'W': [32, 512, 0], 'I': [900, 9000, 0]}<load_cycle_combined />{'W': 512, 'I': 9000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-767999], [-763844, -741472], [-768000, -768000]], 'I': [[-767999], [-46648, -2940], [-578400, -605400]], 'O': [[-768000], [-720000, -672000], [-678000, -745500]]}<mem_stall_cycle_shared />{'W': [[-767999], [-763844, 0], [0, 0]], 'I': [[-767999], [-46648, 0], [0, 0]], 'O': [[-768000], [-720000, -672000], [-678000, -745500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 262144, 262144], 'I': [480, 4608000, 23040000], 'O': [128, 9216000, 46080000], 'O_partial': [128, 0, 0], 'O_final': [0, 9216000, 46080000]}<data_size_each_level_total />{'W': [16384, 262144, 262144], 'I': [460800, 4608000, 23040000], 'O': [1920, 9216000, 46080000]}<loop_cycles_each_level />{'W': [960, 768000, 768000], 'I': [15360, 153600, 768000], 'O': [32, 153600, 768000]}<top_ir_loop_size />{'W': [30, 50, 1], 'I': [16, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [17.1, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.0], [30.0, 30.0], [30.0, 30.0]], 'O': [[8.0, 4.0], [60.0, 60.0], [60.0, 60.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 17.1], [17.1, 0.3]], 'I': [[8.0, 0.5], [480.0, 30.0], [30.0, 30.0]], 'O': [[8.0, 8.0], [120.0, 60.0], [60.0, 60.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [17.1, 0.3], [0.3, 0]], 'I': [[8.0, 0.5], [480.0, 30.0], [30.0, 0]], 'O': [[8.0, 4.0], [60.0, 60.0], [60.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [557.1, 90.3], [30.3, 60.0]], 'I': [[8.0, 0.5], [557.1, 90.3], [30.3, 60.0]], 'O': [[8.0, 4.0], [557.1, 90.3], [30.3, 60.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 768000], [960, 960, 800], [768000, 768000, 1]], 'I': [[1, 1, 768000], [960, 15360, 50], [153600, 153600, 5]], 'O': [[1, 1, 768000], [32, 32, 24000], [153600, 153600, 5]]}<trans_time_real />{'W': [[0, 1, 768000], [[4, 960, 800], [32, 960, 800]], [[512, 768000, 1], [128, 768000, 1]]], 'I': [[0, 1, 768000], [[8, 15360, 50], [900, 15360, 50]], [[9000, 153600, 5], [2250, 153600, 5]]], 'O': [[0, 1, 768000], [[2, 32, 24000], [4, 32, 24000]], [[18000, 153600, 5], [4500, 153600, 5]]]}<single_stall_cycle />{'W': [[-1], [-956, -928], [-767488, -767872]], 'I': [[-1], [-952, -60], [-144600, -151350]], 'O': [[-1], [-30, -28], [-135600, -149100]]}<single_stall_count />{'W': [767999, 799, 0], 'I': [767999, 49, 4], 'O': [768000, 24000, 5]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [36000, 0], 'O': [90000, 0]}, 1: {'W': [25568, 0], 'I': [44100, 36000], 'O': [96000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-732000, -768000], [-678000, -768000]], 1: [[-698332, -732000], [-672000, -678000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>