C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 1   


C51 COMPILER V9.56.0.0, COMPILATION OF MODULE LCDDRAW
OBJECT MODULE PLACED IN .\Objects\LcdDraw.obj
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE ..\..\SrcCode\Middle\Gui\Core\LcdDraw.c LARGE OPTIMIZE(0,SPEED) BROWSE I
                    -NCDIR(..\..\SrcCode\Bsp\Inc;..\..\SrcCode\Logic\Inc;..\..\SrcCode\Middle\Gui\Inc;..\..\SrcCode\Middle\Input\Inc;..\..\Sd
                    -kTool\Si8051Base;..\..\SdkTool\EFM8UB2\Inc;..\..\SdkTool\EFM8UB2\Perip\Inc;..\..\SdkTool\EFM8UB2\Xpress\Inc) DEBUG OBJEC
                    -TEXTEND CODE LISTINCLUDE SYMBOLS PRINT(.\Listings\LcdDraw.lst) TABS(2) PREPRINT(.\Listings\LcdDraw.i) OBJECT(.\Objects\L
                    -cdDraw.obj)

line level    source

   1          #include "LcdDraw.h"
   1      =1  #ifndef __LCDDRAW_H
   2      =1  #define __LCDDRAW_H
   3      =1  
   4      =1  #include "LcdBase.h"
   1      =2  #ifndef __LCDBASE_H
   2      =2  #define __LCDBASE_H
   3      =2  /**
   4      =2    **************************************************************************************************
   5      =2    * File    Name  :
   6      =2    * Creat   Time  :
   7      =2    * Revise  Time  :
   8      =2    * Creat   Author:
   9      =2    * Revise  Author:
  10      =2    * Describe      :
  11      =2  **/
  12      =2  #include "ReMap.h"
   1      =3  #ifndef __BSPREMAP_H
   2      =3  #define __BSPREMAP_H
   3      =3  
   4      =3  #include "TypeDef.h"
   1      =4  #ifndef __TYPEDEF_H
   2      =4  #define __TYPEDEF_H
   3      =4  
   4      =4  #include "Stdint.h"
   1      =5  /**************************************************************************//**
   2      =5   * Copyright (c) 2015 by Silicon Laboratories Inc. All rights reserved.
   3      =5   *
   4      =5   * http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   5      =5   *****************************************************************************/
   6      =5  
   7      =5  #ifndef STDINT_H
   8      =5  #define STDINT_H
   9      =5  
  10      =5  #if defined __C51__
  11      =5  
  12      =5  typedef bit bool;
  13      =5  typedef enum{ false = 0, true = !false }BoolDef, BoolTypeDef;
  14      =5  
  15      =5  typedef unsigned char     uint8_t;
  16      =5  typedef unsigned short    uint16_t;
  17      =5  typedef unsigned long     uint32_t;
  18      =5  typedef uint32_t          uint64_t[2];
  19      =5  
  20      =5  typedef signed char       sint8_t;
  21      =5  typedef short             sint16_t;
  22      =5  typedef long              sint32_t;
  23      =5  typedef long              sint64_t[2];
  24      =5  
  25      =5  typedef signed char       int8_t;
  26      =5  typedef short             int16_t;
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 2   

  27      =5  typedef long              int32_t;
  28      =5  typedef long              int64_t[2];
  29      =5  
  30      =5  #endif
  31      =5  
  32      =5  #endif
   5      =4  #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
   1      =5  //------------------------------------------------------------------------------
   2      =5  // Copyright 2014 Silicon Laboratories, Inc.
   3      =5  // All rights reserved. This program and the accompanying materials
   4      =5  // are made available under the terms of the Silicon Laboratories End User
   5      =5  // License Agreement which accompanies this distribution, and is available at
   6      =5  // http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   7      =5  // Original content and implementation provided by Silicon Laboratories.
   8      =5  //------------------------------------------------------------------------------
   9      =5  //Supported Devices:
  10      =5  //  EFM8UB20F32G_QFN32
  11      =5  //  EFM8UB20F32G_QFP32
  12      =5  //  EFM8UB20F32G_QFP48
  13      =5  //  EFM8UB20F64G_QFN32
  14      =5  //  EFM8UB20F64G_QFP32
  15      =5  //  EFM8UB20F64G_QFP48
  16      =5  
  17      =5  #ifndef SI_EFM8UB2_REGISTER_ENUMS_H
  18      =5  #define SI_EFM8UB2_REGISTER_ENUMS_H
  19      =5  
  20      =5  //Standard device includes
  21      =5  #include "SI_EFM8UB2_Defs.h"
   1      =6  //------------------------------------------------------------------------------
   2      =6  // Copyright 2014 Silicon Laboratories, Inc.
   3      =6  // All rights reserved. This program and the accompanying materials
   4      =6  // are made available under the terms of the Silicon Laboratories End User
   5      =6  // License Agreement which accompanies this distribution, and is available at
   6      =6  // http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   7      =6  // Original content and implementation provided by Silicon Laboratories.
   8      =6  //------------------------------------------------------------------------------
   9      =6  //Supported Devices:
  10      =6  //  EFM8UB20F32G_QFN32
  11      =6  //  EFM8UB20F32G_QFP32
  12      =6  //  EFM8UB20F32G_QFP48
  13      =6  //  EFM8UB20F64G_QFN32
  14      =6  //  EFM8UB20F64G_QFP32
  15      =6  //  EFM8UB20F64G_QFP48
  16      =6  
  17      =6  #ifndef SI_EFM8UB2_DEFS_H
  18      =6  #define SI_EFM8UB2_DEFS_H
  19      =6  
  20      =6  #include <si_toolchain.h>
   1      =7  /******************************************************************************
   2      =7   * Copyright (c) 2015 by Silicon Laboratories Inc. All rights reserved.
   3      =7   *
   4      =7   * http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   5      =7   *****************************************************************************/
   6      =7  
   7      =7  #ifndef __SI_TOOLCHAIN_H__
   8      =7  #define __SI_TOOLCHAIN_H__
   9      =7  
  10      =7  #include <stdint.h>
   1      =8  /**************************************************************************//**
   2      =8   * Copyright (c) 2015 by Silicon Laboratories Inc. All rights reserved.
   3      =8   *
   4      =8   * http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 3   

   5      =8   *****************************************************************************/
   6      =8  
   7      =8  #ifndef STDINT_H
           =8 #define STDINT_H
           =8 
           =8 #if defined __C51__
           =8 
           =8 typedef bit bool;
           =8 typedef enum{ false = 0, true = !false }BoolDef, BoolTypeDef;
           =8 
           =8 typedef unsigned char     uint8_t;
           =8 typedef unsigned short    uint16_t;
           =8 typedef unsigned long     uint32_t;
           =8 typedef uint32_t          uint64_t[2];
           =8 
           =8 typedef signed char       sint8_t;
           =8 typedef short             sint16_t;
           =8 typedef long              sint32_t;
           =8 typedef long              sint64_t[2];
           =8 
           =8 typedef signed char       int8_t;
           =8 typedef short             int16_t;
           =8 typedef long              int32_t;
           =8 typedef long              int64_t[2];
           =8 
           =8 #endif
           =8 
           =8 #endif
  11      =7  
  12      =7  /**************************************************************************//**
  13      =7   *
  14      =7   * @addtogroup toolchain_group Toolchain Abstraction
  15      =7   *
  16      =7   * @brief Macros for toolchain abstraction.
  17      =7   *
  18      =7   * # Introduction #
  19      =7   *
  20      =7   * This header file contains macros that are used to provide an abstraction
  21      =7   * for toolchain use in source code.  The 8051 compiler requires C-language
  22      =7   * extensions in order to fully use features of the 8051 architecture.  All
  23      =7   * compilers for 8051 implement a set of extensions but use different names
  24      =7   * and ways of implementing those extensions.  This header file provides
  25      =7   * macros that are defined for each supported toolchain and can be used in
  26      =7   * the source code.  This allows the source code to use 8051 extensions and
  27      =7   * remain independent of which toolchain is used for compilation.
  28      =7   *
  29      =7   * ## Variable and Pointer Declarations ##
  30      =7   *
  31      =7   * It is often useful to specify the memory area (or segment) of a variable,
  32      =7   * pointer, or pointer target.  For example, you may wish to place all
  33      =7   * variables in XDATA by default, but for variables used in time-sensitive
  34      =7   * code you use DATA for efficient access.  In this case you declare the
  35      =7   * XDATA variable in the normal C way, but declare the variables to be located
  36      =7   * in the DATA segment using @ref SI_SEGMENT_VARIABLE.
  37      =7   *
  38      =7   * Pointers are more complicated because there are two memory spaces
  39      =7   * associated with a pointer, the pointer target, and the pointer variable
  40      =7   * itself.  When using default memory segment for the pointer location and
  41      =7   * target, then no special macro is needed.  But if you wish to specify the
  42      =7   * pointer variable location, or target memory segment, then you can use one
  43      =7   * of the following macros to do this in a toolchain-independent way.
  44      =7   *
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 4   

  45      =7   * |Pointer segment|Target segment|Macro                                   |
  46      =7   * |---------------|--------------|----------------------------------------|
  47      =7   * |default        |generic       |None                                    |
  48      =7   * |default        |specific      |@ref SI_VARIABLE_SEGMENT_POINTER        |
  49      =7   * |specific       |generic       |@ref SI_SEGMENT_POINTER                 |
  50      =7   * |specific       |specific      |@ref SI_SEGMENT_VARIABLE_SEGMENT_POINTER|
  51      =7   *
  52      =7   * ## Prior Toolchain Abstraction Header File ##
  53      =7   *
  54      =7   * This file supercedes an earlier header file named `compiler_defs.h`.  We
  55      =7   * are deprecating the use of compiler_defs.h, however it will remain for
  56      =7   * backwards compatibility.  This file was created to normalize macro names,
  57      =7   * remove unused macros, and to provide documentation.
  58      =7   *
  59      =7   * ## Supported Toolchains ##
  60      =7   *
  61      =7   * - Keil/ARM C51
  62      =7   *
  63      =7   * @{
  64      =7   *
  65      =7   *****************************************************************************/
  66      =7  
  67      =7  // Make sure there is a NULL defined if the toolchain does not provide it.
  68      =7  #ifndef NULL
  69      =7  #define NULL ((void *)0)
  70      =7  #endif
  71      =7  
  72      =7  // -------------------------------
  73      =7  // Keil/ARM C51
  74      =7  //
  75      =7  #if defined(__C51__)
  76      =7  
  77      =7  /// Used with pointers, declares a generic pointer.  Generic pointers
  78      =7  /// work with any memory space but are inefficient.
  79      =7  #define SI_SEG_GENERIC
  80      =7  
  81      =7  /// Declares a variable to be located in 8051 DATA space.
  82      =7  #define SI_SEG_DATA data
  83      =7  
  84      =7  /// Declares a variable to be located in 8051 IDATA space.
  85      =7  #define SI_SEG_IDATA idata
  86      =7  
  87      =7  /// Declares a variable to be located in 8051 XDATA space.
  88      =7  #define SI_SEG_XDATA xdata
  89      =7  
  90      =7  /// Declares a variable to be located in 8051 PDATA space.
  91      =7  #define SI_SEG_PDATA pdata
  92      =7  
  93      =7  /// Declares a variable to be located in 8051 BDATA (bit-addressable) space.
  94      =7  #define SI_SEG_BDATA bdata
  95      =7  
  96      =7  /// Declares a variable to be located in 8051 CODE space.
  97      =7  #define SI_SEG_CODE code
  98      =7  
  99      =7  /**************************************************************************//**
 100      =7   * Declares a bit variable in a bit-addressable SFR or memory space.
 101      =7   *
 102      =7   * @param name The name of the bit variable.
 103      =7   * @param address The address of the byte containing the bit.
 104      =7   * @param bitnum The bit number (0-7) within the byte.
 105      =7   *
 106      =7   * This cannot be used to make any arbitrary SFR or variable into
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 5   

 107      =7   * a bit variable.  The underlying memory must support bit-addressability.
 108      =7   *****************************************************************************/
 109      =7  #define SI_SBIT(name, address, bitnum) sbit name = address^bitnum
 110      =7  
 111      =7  /**************************************************************************//**
 112      =7   * Declares an 8-bit special function register (SFR) variable.
 113      =7   *
 114      =7   * @param name The name of the SFR variable.
 115      =7   * @param address The address of the SFR.
 116      =7   *
 117      =7   * This creates a C variable (8-bit) that maps to a physical special function
 118      =7   * register of the 8051.  This cannot be used to make any arbitrary memory
 119      =7   * location into an SFR.  The _address_ must map to a real SFR in the memory
 120      =7   * map.
 121      =7   *****************************************************************************/
 122      =7  #define SI_SFR(name, address) sfr name = address
 123      =7  
 124      =7  /**************************************************************************//**
 125      =7   * Declares a 16-bit special function register (SFR) variable.
 126      =7   *
 127      =7   * @param name The name of the SFR variable.
 128      =7   * @param address The address of the 16-bit SFR.
 129      =7   *
 130      =7   * This creates a C variable (16-bit) that maps to a physical special function
 131      =7   * register of the 8051.  This cannot be used to make any arbitrary memory
 132      =7   * location into an SFR.  The _address_ must map to a real 16-bit SFR in the
 133      =7   * memory map.
 134      =7   *****************************************************************************/
 135      =7  #define SI_SFR16(name, address) sfr16 name = address
 136      =7  
 137      =7  #ifndef __SLS_IDE__
 138      =7  /**************************************************************************//**
 139      =7   * Define an interrupt handler function for an interrupt vector.
 140      =7   *
 141      =7   * @param name The name of the interrupt handler function.
 142      =7   * @param vector The interrupt vector number.
 143      =7   *
 144      =7   * This macro defines a function to be an interrupt handler.  The _vector_
 145      =7   * parameter is the 8051 interrupt vector number, not the address.  This
 146      =7   * will cause the compiler to treat the function as the interrupt handler
 147      =7   * and generate the appropriate prolog/epilog code.
 148      =7   *
 149      =7   * @note This macro is used to define the function implementation.  To declare
 150      =7   * the interrupt function prototype, use @ref SI_INTERRUPT_PROTO.
 151      =7   *****************************************************************************/
 152      =7  #define SI_INTERRUPT(name, vector) void name (void) interrupt vector
 153      =7  
 154      =7  /**************************************************************************//**
 155      =7   * Define an interrupt handler function using a specific register bank.
 156      =7   *
 157      =7   * @param name The name of the interrupt handler function.
 158      =7   * @param vector The interrupt vector number.
 159      =7   * @param regnum The register bank number (0-3).
 160      =7   *
 161      =7   * This macro defines a function to be an interrupt handler, using a specific
 162      =7   * register bank for the interrupt code.  The _vector_ parameter is the 8051
 163      =7   * interrupt vector number, not the address.  The _regnum_ parameter is the
 164      =7   * register bank number (0-3) that will be used as general purpose registers
 165      =7   * for the instructions in the compiled code.  Using dedicated register banks
 166      =7   * for interrupt handlers allows the prolog code to just switch banks instead
 167      =7   * of saving and restoring all the general purpose registers.  This can make
 168      =7   * interrupt entry/exit faster but requires dedicating a register bank for
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 6   

 169      =7   * the interrupt handler.
 170      =7   *
 171      =7   * @note This macro is used to define the function implementation.  To declare
 172      =7   * the interrupt function prototype, use @ref SI_INTERRUPT_PROTO_USING.
 173      =7   *****************************************************************************/
 174      =7  #define SI_INTERRUPT_USING(name, vector, regnum)                             \
 175      =7               void name (void) interrupt vector using regnum
 176      =7  
 177      =7  /**************************************************************************//**
 178      =7   * Declare an interrupt handler prototype for an interrupt vector.
 179      =7   *
 180      =7   * @param name The name of the interrupt handler function.
 181      =7   * @param vector The interrupt vector number.
 182      =7   *
 183      =7   * This macro declares a function prototype for an interrupt handler.  The
 184      =7   * _vector_ parameter is the 8051 interrupt vector number, not the address.
 185      =7   * Declaring the function prototype this way will cause the compiler to
 186      =7   * recognize that the function is an interrupt handler and not a normal C
 187      =7   * function.
 188      =7   *
 189      =7   * @note This macro is used to declare a prototype for the interrupt function.
 190      =7   * To define the interrupt function implementation, use @ref SI_INTERRUPT.
 191      =7   *****************************************************************************/
 192      =7  #define SI_INTERRUPT_PROTO(name, vector) void name (void)
 193      =7  
 194      =7  /**************************************************************************//**
 195      =7   * Declare an interrupt handler prototype using a specific register bank.
 196      =7   *
 197      =7   * @param name The name of the interrupt handler function.
 198      =7   * @param vector The interrupt vector number.
 199      =7   * @param regnum The register bank number (0-3).
 200      =7   *
 201      =7   * This macro declares a function prototype for an interrupt handler, for a
 202      =7   * function that uses a specific register bank for the interrupt code.  The
 203      =7   * _vector_ parameter is the 8051 interrupt vector number, not the address.
 204      =7   * The _regnum_ parameter is the register bank number (0-3) that will be used
 205      =7   * as general purpose registers in the function.  Declaring the function
 206      =7   * prototype this way will cause the compiler to recognize that the function
 207      =7   * is an interrupt handler and is not a normal C function.
 208      =7   *
 209      =7   * @note This macro is used to declare a prototype for the interrupt function.
 210      =7   * To define the interrupt function implementation,
 211      =7   * use @ref SI_INTERRUPT_USING.
 212      =7   *****************************************************************************/
 213      =7  #define SI_INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
 214      =7  
 215      =7  /**************************************************************************//**
 216      =7   * Define a function to use a specific register bank.
 217      =7   *
 218      =7   * @param name The name of the function.
 219      =7   * @param return_value The data type of the function return value
 220      =7   * (void, int, etc).
 221      =7   * @param parameter One C function parameter (or "void") (type and name).
 222      =7   * @param regnum The register bank number (0-3).
 223      =7   *
 224      =7   * This macro defines a function that uses a specific register bank.  The
 225      =7   * _regnum_ parameter is the register bank number (0-3) that will be used as
 226      =7   * general purpose registers for the instructions in the compiled function
 227      =7   * code.  Using dedicated register banks for a function can reduce the amount
 228      =7   * of registers saving and restoring needed on entry and exit to the
 229      =7   * function.  However, this is an advanced feature and you should not use it
 230      =7   * unless you fully understand how and when to use register banking.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 7   

 231      =7   *
 232      =7   * You must specify the _return_value_ which is the type of the function.  It
 233      =7   * can be `void` or any other C type or typedef.  The _parameters_ argument
 234      =7   * is the list of function parameters.  It can be `void` or else it must be
 235      =7   * a parameter data type and name.  It can also be multiple parameters but
 236      =7   * they must be enclosed in parentheses and separated by commas.
 237      =7   *
 238      =7   * __Example__
 239      =7   *
 240      =7   * ~~~~~~~~.c
 241      =7   * // The following is used to implement a function with the following
 242      =7   * // signature, and that uses register bank 3 ...
 243      =7   * uint16_t myFunction(uint8_t parm1, uint8_t parm2);
 244      =7   *
 245      =7   * SI_FUNCTION_USING(myFunction, uint16_t, (uint8_t parm1, uint8_t parm2), 3)
 246      =7   * {
 247      =7   *   // Function implementation body
 248      =7   * }
 249      =7   * ~~~~~~~~
 250      =7   *
 251      =7   * @note This macro is used to define the function implementation.  To declare
 252      =7   * the function prototype, use @ref SI_FUNCTION_PROTO_USING.
 253      =7   *****************************************************************************/
 254      =7  #define SI_FUNCTION_USING(name, return_value, parameter, regnum)              \
 255      =7               return_value name (parameter) using regnum
 256      =7  
 257      =7  /**************************************************************************//**
 258      =7   * Declare a function that uses a specific register bank.
 259      =7   *
 260      =7   * @param name The name of the function.
 261      =7   * @param return_value The data type of the function return value
 262      =7   * (void, int, etc).
 263      =7   * @param parameter One C function parameter (or "void") (type and name).
 264      =7   * @param regnum The register bank number (0-3).
 265      =7   *
 266      =7   * This macro declares a function prototype for a C function that uses a
 267      =7   * specific register its working registers.  See the documentation for
 268      =7   * @ref SI_FUNCTION_USING for an explanation of the macro arguments.  This is
 269      =7   * an advanced feature.
 270      =7   *
 271      =7   * @note This macro is used to declare a prototype for the function.  To
 272      =7   * define the function implementation, use @ref SI_FUNCTION_USING.
 273      =7   *****************************************************************************/
 274      =7  #define SI_FUNCTION_PROTO_USING(name, return_value, parameter, regnum)        \
 275      =7               return_value name (parameter)
 276      =7  
 277      =7  /**************************************************************************//**
 278      =7   * Declare a variable to be located in a specific memory segment.
 279      =7   *
 280      =7   * @param name The variable name.
 281      =7   * @param vartype The variable data type.
 282      =7   * @param memseg The memory segment to use for the variable.
 283      =7   *
 284      =7   * This macro declares a variable to be located in a specific memory area
 285      =7   * (or segment) of the 8051 memory space.  It is only necessary to use this
 286      =7   * macro if you want to force the variable into a specific memory space instead
 287      =7   * of the default memory space used by the compiler.  The segment can be
 288      =7   * one of the following:
 289      =7   *
 290      =7   * - @ref SI_SEG_DATA
 291      =7   * - @ref SI_SEG_IDATA
 292      =7   * - @ref SI_SEG_BDATA
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 8   

 293      =7   * - @ref SI_SEG_PDATA
 294      =7   * - @ref SI_SEG_XDATA
 295      =7   * - @ref SI_SEG_CODE
 296      =7   *
 297      =7   * __Example__
 298      =7   *
 299      =7   * ~~~~~~~~.c
 300      =7   * // The following macro can be used to create a variable located in
 301      =7   * // XDATA with the following signature:
 302      =7   * uint8_t myVar;
 303      =7   *
 304      =7   * SI_SEGMENT_VARIABLE(myVar, uint8_t, SEG_XDATA);
 305      =7   * ~~~~~~~~
 306      =7   *****************************************************************************/
 307      =7  #define SI_SEGMENT_VARIABLE(name, vartype, memseg) vartype memseg name
 308      =7  
 309      =7  /**************************************************************************//**
 310      =7   * Declare a memory segment specific pointer variable.
 311      =7   *
 312      =7   * @param name The pointer variable name.
 313      =7   * @param vartype The pointer data type.
 314      =7   * @param targseg The target memory segment for the pointer.
 315      =7   *
 316      =7   * This macro declares a pointer that points at a specific memory area
 317      =7   * (or segment).  The memory segment of the pointer variable itself is not
 318      =7   * specified and the default is used.  The segment can be one of the following:
 319      =7   *
 320      =7   * - @ref SI_SEG_DATA
 321      =7   * - @ref SI_SEG_IDATA
 322      =7   * - @ref SI_SEG_BDATA
 323      =7   * - @ref SI_SEG_PDATA
 324      =7   * - @ref SI_SEG_XDATA
 325      =7   * - @ref SI_SEG_CODE
 326      =7   *
 327      =7   * __Example__
 328      =7   *
 329      =7   * ~~~~~~~~.c
 330      =7   * // The following macro can be used to create a pointer that points to
 331      =7   * // a location in XDATA with the following signature:
 332      =7   * uint8_t *pVar; // where pVar is pointing at XDATA
 333      =7   *
 334      =7   * SI_VARIABLE_SEGMENT_POINTER(pVar, uint8_t, SEG_XDATA);
 335      =7   * ~~~~~~~~
 336      =7   *****************************************************************************/
 337      =7  #define SI_VARIABLE_SEGMENT_POINTER(name, vartype, targseg)                  \
 338      =7               vartype targseg * name
 339      =7  
 340      =7  /**************************************************************************//**
 341      =7   * Declare a memory segment specific pointer variable, in a specific segment.
 342      =7   *
 343      =7   * @param name The pointer variable name.
 344      =7   * @param vartype The pointer data type.
 345      =7   * @param targseg The target memory segment for the pointer.
 346      =7   * @param memseg The memory segment to use for the pointer variable.
 347      =7   *
 348      =7   * This macro declares a pointer that points at a specific memory area
 349      =7   * (or segment).  The pointer variable itself is also located in a specified
 350      =7   * memory segment by _memseg_.  The arguments _targseg_ and _memseg_ can be
 351      =7   * one of the following:
 352      =7   *
 353      =7   * - @ref SI_SEG_DATA
 354      =7   * - @ref SI_SEG_IDATA
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 9   

 355      =7   * - @ref SI_SEG_BDATA
 356      =7   * - @ref SI_SEG_PDATA
 357      =7   * - @ref SI_SEG_XDATA
 358      =7   * - @ref SI_SEG_CODE
 359      =7   *
 360      =7   * __Example__
 361      =7   *
 362      =7   * ~~~~~~~~.c
 363      =7   * // The following macro can be used to create a pointer that points to
 364      =7   * // a location in XDATA while the pointer itself is located in DATA, with
 365      =7   * // the following signature:
 366      =7   * uint8_t *pVar; // where pVar is located in DATA and is pointing at XDATA
 367      =7   *
 368      =7   * SI_SEGMENT_VARIABLE_SEGMENT_POINTER(pVar, uint8_t, SEG_XDATA, SEG_DATA);
 369      =7   * ~~~~~~~~
 370      =7   *****************************************************************************/
 371      =7  #define SI_SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targseg, memseg)  \
 372      =7               vartype targseg * memseg name
 373      =7  
 374      =7  /**************************************************************************//**
 375      =7   * Declare a generic pointer variable that is located in a specific segment.
 376      =7   *
 377      =7   * @param name The pointer variable name.
 378      =7   * @param vartype The pointer data type.
 379      =7   * @param memseg The memory segment to use for the pointer variable.
 380      =7   *
 381      =7   * This macro declares a pointer that is a generic pointer.  This means it can
 382      =7   * point at any kind of memory location.  However the pointer variable itself
 383      =7   * is located in a specific memory segment by _memseg_, which can be one of
 384      =7   * the following:
 385      =7   *
 386      =7   * - @ref SI_SEG_DATA
 387      =7   * - @ref SI_SEG_IDATA
 388      =7   * - @ref SI_SEG_BDATA
 389      =7   * - @ref SI_SEG_PDATA
 390      =7   * - @ref SI_SEG_XDATA
 391      =7   * - @ref SI_SEG_CODE
 392      =7   *
 393      =7   * __Example__
 394      =7   *
 395      =7   * ~~~~~~~~.c
 396      =7   * // The following macro can be used to create a generic pointer that
 397      =7   * // is located in DATA and points at any memory type, with the
 398      =7   * // following signature:
 399      =7   * uint8_t *pVar; // where pVar is located in DATA and is a generic pointer
 400      =7   *
 401      =7   * SI_SEGMENT_POINTER(pVar, uint8_t, SEG_DATA);
 402      =7   * ~~~~~~~~
 403      =7   *****************************************************************************/
 404      =7  #define SI_SEGMENT_POINTER(name, vartype, memseg) vartype * memseg name
 405      =7  
 406      =7  /**************************************************************************//**
 407      =7   * Declare an uninitialized variable that is located at a specific address.
 408      =7   *
 409      =7   * @param name The variable name.
 410      =7   * @param vartype The variable data type.
 411      =7   * @param memseg The memory segment to use for the variable.
 412      =7   * @param address The memory address of the variable.
 413      =7   *
 414      =7   * This macro allows declaring a variable that can be placed at a specific
 415      =7   * location in memory.  This can only be used for variables that do not need
 416      =7   * initializers.  The _address_ is the memory address within the specified
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 10  

 417      =7   * segment.  The memory segment, _memseg_, can be one of the following:
 418      =7   *
 419      =7   * - @ref SI_SEG_DATA
 420      =7   * - @ref SI_SEG_IDATA
 421      =7   * - @ref SI_SEG_BDATA
 422      =7   * - @ref SI_SEG_PDATA
 423      =7   * - @ref SI_SEG_XDATA
 424      =7   * - @ref SI_SEG_CODE
 425      =7   *
 426      =7   * __Example__
 427      =7   *
 428      =7   * ~~~~~~~~.c
 429      =7   * // The following declares a variable located at 0x4000 in XDATA with
 430      =7   * // the following signature:
 431      =7   * uint8_t myMemVar;
 432      =7   *
 433      =7   * SI_LOCATED_VARIABLE_NO_INIT(myMemVar, uint8_t, SEG_DATA, 0x4000);
 434      =7   * ~~~~~~~~
 435      =7   *****************************************************************************/
 436      =7  #define SI_LOCATED_VARIABLE_NO_INIT(name, vartype, memseg, address)          \
 437      =7               vartype memseg name _at_ address
 438      =7  
 439      =7  #else  // __SLS_IDE__ : Macros defined to remove syntax errors within Simplicity Studio
           =7 #define SI_INTERRUPT(name, vector) void name (void)
           =7 #define SI_INTERRUPT_USING(name, vector, regnum) void name (void)
           =7 #define SI_INTERRUPT_PROTO(name, vector) void name (void)
           =7 #define SI_INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =7 
           =7 #define SI_FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =7 #define SI_FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =7 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =7 
           =7 #define SI_SEGMENT_VARIABLE(name, vartype, locsegment) vartype name
           =7 #define SI_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype * name
           =7 #define SI_SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype * name
           =7 #define SI_SEGMENT_POINTER(name, vartype, locsegment) vartype * name
           =7 #define SI_LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype name
           =7 #endif // __SLS_IDE__
 455      =7  
 456      =7  // The following are used for byte ordering when referring to individual
 457      =7  // bytes within a SI_UU32_t.  B0 is the least significant byte.
 458      =7  #define B0 3 ///< Least significant byte of a 4 byte word
 459      =7  #define B1 2 ///< Byte 1 of a 4-byte word, where byte 0 is LSB
 460      =7  #define B2 1 ///< Byte 2 of a 4-byte word, where byte 0 is LSB
 461      =7  #define B3 0 ///< Most significant byte of a 4-byte word
 462      =7  
 463      =7  #define LSB 1 ///< Index to least significant bit of a 2 byte word
 464      =7  #define MSB 0 ///< Index to most significant bit of a 2 byte word
 465      =7  
 466      =7  /// A union type to make it easier to access individual bytes of a 16-bit
 467      =7  /// word, and to use as signed or unsigned type.
 468      =7  typedef union SI_UU16{
 469      =7    uint16_t u16;   ///< The two byte value as a 16-bit unsigned integer.
 470      =7    int16_t s16;    ///< The two byte value as a 16-bit signed integer.
 471      =7    uint8_t u8[2];  ///< The two byte value as two unsigned 8-bit integers.
 472      =7    int8_t s8[2];   ///< The two byte value as two signed 8-bit integers.
 473      =7  } SI_UU16_t;
 474      =7  
 475      =7  /// A union type to make it easier to access individual bytes within a
 476      =7  /// 32-bit word, or to access it as variations of 16-bit words, or to
 477      =7  /// use as signed or unsigned type.
 478      =7  typedef union SI_UU32{
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 11  

 479      =7    uint32_t u32;       ///< The 4-byte value as a 32-bit unsigned integer.
 480      =7    int32_t s32;        ///< The 4-byte value as a 32-bit signed integer.
 481      =7    SI_UU16_t uu16[2];  ///< The 4-byte value as a SI_UU16_t.
 482      =7    uint16_t u16[2];    ///< The 4-byte value as two unsigned 16-bit integers.
 483      =7    int16_t s16[2];     ///< The 4-byte value as two signed 16-bit integers.
 484      =7    uint8_t u8[4];      ///< The 4-byte value as 4 unsigned 8-bit integers.
 485      =7    int8_t s8[4];       ///< The 4-byte value as 4 signed 8-bit integers.
 486      =7  } SI_UU32_t;
 487      =7  
 488      =7  // Generic pointer memory segment constants.
 489      =7  #define SI_GPTR                   ///< Generic pointer indeterminate type.
 490      =7  #define SI_GPTR_MTYPE_DATA  0x00  ///< Generic pointer for DATA segment.
 491      =7  #define SI_GPTR_MTYPE_IDATA 0x00  ///< Generic pointer for IDATA segment.
 492      =7  #define SI_GPTR_MTYPE_BDATA 0x00  ///< Generic pointer for BDATA segment.
 493      =7  #define SI_GPTR_MTYPE_PDATA 0xFE  ///< Generic pointer for PDATA segment.
 494      =7  #define SI_GPTR_MTYPE_XDATA 0x01  ///< Generic pointer for XDATA segment.
 495      =7  #define SI_GPTR_MTYPE_CODE  0xFF  ///< Generic pointer for CODE segment.
 496      =7  
 497      =7  // Generic pointer structure containing the type and address.
 498      =7  typedef struct{
 499      =7    uint8_t memtype;    ///< The type of memory of the generic pointer.
 500      =7    SI_UU16_t address;  ///< The address of the generic pointer.
 501      =7  } GPTR_t;
 502      =7  
 503      =7  // A union type to allow access to the fields of a generic pointer.
 504      =7  // A generic pointer has a field indicating the type of memory and an
 505      =7  // address within the memory.
 506      =7  typedef union SI_GEN_PTR{
 507      =7    uint8_t u8[3];    ///< 3-byte generic pointer as 3 unsigned 8-bit integers.
 508      =7    GPTR_t gptr;      ///< 3-byte generic pointer as pointer structure
 509      =7  } SI_GEN_PTR_t;
 510      =7  
 511      =7  // Declaration of Keil intrinisc
 512      =7  extern void _nop_(void);
 513      =7  // Macro to insert a no-operation (NOP) instruction.
 514      =7  #define NOP() _nop_()
 515      =7  
 516      =7  // -------------------------------
 517      =7  // GCC for ARM Cortex-M
 518      =7  // Provides support for code that can be compiled for 8 or 32-bit
 519      =7  //
 520      =7  #elif defined (__GNUC__)
           =7 #if defined(__ARMEL__) && ((__ARMEL__ == 1) && ((__ARM_ARCH == 6) || (__ARM_ARCH == 7)))
           =7 
           =7 // these ignore any memory segment directives
           =7 #define SI_SEG_GENERIC
           =7 #define SI_SEG_DATA
           =7 #define SI_SEG_IDATA
           =7 #define SI_SEG_XDATA
           =7 #define SI_SEG_PDATA
           =7 #define SI_SEG_BDATA
           =7 #define SI_SEG_CODE
           =7 
           =7 // the following create a variable of the specified name but ignore the
           =7 // address and bit number.  If the using-code cares about the actual
           =7 // address or bit number, this probably will break it
           =7 #define SI_SBIT(name, address, bitnum) uint8_t name
           =7 #define SI_SFR(name, address) uint8_t name
           =7 #define SI_SFR16(name, address) uint16_t name
           =7 
           =7 // the following create function and variable names of the specified types
           =7 // but the 8051-specific aspects (like memory segment) are ignored
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 12  

           =7 #define SI_INTERRUPT(name, vector) void name (void)
           =7 #define SI_INTERRUPT_USING(name, vector, regnum) void name (void)
           =7 #define SI_INTERRUPT_PROTO(name, vector) void name (void)
           =7 #define SI_INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =7 #define SI_FUNCTION_USING(name, return_value, parameter, regnum)              \
           =7              return_value name (parameter)
           =7 #define SI_FUNCTION_PROTO_USING(name, return_value, parameter, regnum)        \
           =7              return_value name (parameter)
           =7 #define SI_SEGMENT_VARIABLE(name, vartype, memseg) vartype name
           =7 #define SI_VARIABLE_SEGMENT_POINTER(name, vartype, targseg)                  \
           =7              vartype * name
           =7 #define SI_SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targseg, memseg)  \
           =7              vartype * name
           =7 #define SI_SEGMENT_POINTER(name, vartype, memseg) vartype * name
           =7 #define SI_LOCATED_VARIABLE_NO_INIT(name, vartype, memseg, address)          \
           =7              vartype name
           =7 
           =7 #define B0 0
           =7 #define B1 1
           =7 #define B2 2
           =7 #define B3 3
           =7 #define LSB 0
           =7 #define MSB 1
           =7 typedef union SI_UU16{
           =7   uint16_t u16;
           =7   int16_t s16;
           =7   uint8_t u8[2];
           =7   int8_t s8[2];
           =7 } SI_UU16_t;
           =7 
           =7 typedef union SI_UU32{
           =7   uint32_t u32;
           =7   int32_t s32;
           =7   SI_UU16_t uu16[2];
           =7   uint16_t u16[2];
           =7   int16_t s16[2];
           =7   uint8_t u8[4];
           =7   int8_t s8[4];
           =7 } SI_UU32_t;
           =7 
           =7 // Generic pointer stuff is left out because if you are accessing
           =7 // generic pointer fields then it will need to be rewritten for 32-bit
           =7 
           =7 // __NOP should be declared in cmsis header core_cmInstr.h
           =7 extern void __NOP(void);
           =7 /// Macro to insert a no-operation (NOP) instruction.
           =7 #define NOP() __NOP()
           =7 
           =7 #else // ARM_ARCH 6 | 7
           =7 #error unsupported ARM arch
           =7 #endif
           =7 
           =7 #else // unknown toolchain
           =7 #error Unrecognized toolchain in si_toolchain.h
           =7 #endif
 596      =7  
 597      =7  /** @} */
 598      =7  
 599      =7  #endif
  21      =6  
  22      =6  //-----------------------------------------------------------------------------
  23      =6  // Register Definitions
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 13  

  24      =6  //-----------------------------------------------------------------------------
  25      =6  SI_SFR (ACC,      0xE0); ///< Accumulator                           
  26      =6  SI_SFR (ADC0CF,   0xBC); ///< ADC0 Configuration                    
  27      =6  SI_SFR (ADC0CN0,  0xE8); ///< ADC0 Control                          
  28      =6  SI_SFR (ADC0GTH,  0xC4); ///< ADC0 Greater-Than High Byte           
  29      =6  SI_SFR (ADC0GTL,  0xC3); ///< ADC0 Greater-Than Low Byte            
  30      =6  SI_SFR (ADC0H,    0xBE); ///< ADC0 Data Word High Byte              
  31      =6  SI_SFR (ADC0L,    0xBD); ///< ADC0 Data Word Low Byte               
  32      =6  SI_SFR (ADC0LTH,  0xC6); ///< ADC0 Less-Than High Byte              
  33      =6  SI_SFR (ADC0LTL,  0xC5); ///< ADC0 Less-Than Low Byte               
  34      =6  SI_SFR (AMX0N,    0xBA); ///< AMUX0 Negative Multiplexer Selection  
  35      =6  SI_SFR (AMX0P,    0xBB); ///< AMUX0 Positive Multiplexer Selection  
  36      =6  SI_SFR (B,        0xF0); ///< B Register                            
  37      =6  SI_SFR (CKCON0,   0x8E); ///< Clock Control 0                       
  38      =6  SI_SFR (CKCON1,   0xE4); ///< Clock Control 1                       
  39      =6  SI_SFR (CLKSEL,   0xA9); ///< Clock Select                          
  40      =6  SI_SFR (CMP0CN0,  0x9B); ///< Comparator 0 Control 0                
  41      =6  SI_SFR (CMP0MD,   0x9D); ///< Comparator 0 Mode                     
  42      =6  SI_SFR (CMP0MX,   0x9F); ///< Comparator 0 Multiplexer Selection    
  43      =6  SI_SFR (CMP1CN0,  0x9A); ///< Comparator 1 Control 0                
  44      =6  SI_SFR (CMP1MD,   0x9C); ///< Comparator 1 Mode                     
  45      =6  SI_SFR (CMP1MX,   0x9E); ///< Comparator 1 Multiplexer Selection    
  46      =6  SI_SFR (DPH,      0x83); ///< Data Pointer High                     
  47      =6  SI_SFR (DPL,      0x82); ///< Data Pointer Low                      
  48      =6  SI_SFR (EIE1,     0xE6); ///< Extended Interrupt Enable 1           
  49      =6  SI_SFR (EIE2,     0xE7); ///< Extended Interrupt Enable 2           
  50      =6  SI_SFR (EIP1,     0xF6); ///< Extended Interrupt Priority 1         
  51      =6  SI_SFR (EIP2,     0xF7); ///< Extended Interrupt Priority 2         
  52      =6  SI_SFR (EMI0CF,   0x85); ///< External Memory Configuration         
  53      =6  SI_SFR (EMI0CN,   0xAA); ///< External Memory Interface Control     
  54      =6  SI_SFR (EMI0TC,   0x84); ///< External Memory Timing Control        
  55      =6  SI_SFR (FLKEY,    0xB7); ///< Flash Lock and Key                    
  56      =6  SI_SFR (FLSCL,    0xB6); ///< Flash Scale                           
  57      =6  SI_SFR (HFO0CAL,  0xB3); ///< High Frequency Oscillator Calibration 
  58      =6  SI_SFR (HFO0CN,   0xB2); ///< High Frequency Oscillator Control     
  59      =6  SI_SFR (IE,       0xA8); ///< Interrupt Enable                      
  60      =6  SI_SFR (IP,       0xB8); ///< Interrupt Priority                    
  61      =6  SI_SFR (IT01CF,   0xE4); ///< INT0/INT1 Configuration               
  62      =6  SI_SFR (LFO0CN,   0x86); ///< Low Frequency Oscillator Control      
  63      =6  SI_SFR (P0,       0x80); ///< Port 0 Pin Latch                      
  64      =6  SI_SFR (P0MDIN,   0xF1); ///< Port 0 Input Mode                     
  65      =6  SI_SFR (P0MDOUT,  0xA4); ///< Port 0 Output Mode                    
  66      =6  SI_SFR (P0SKIP,   0xD4); ///< Port 0 Skip                           
  67      =6  SI_SFR (P1,       0x90); ///< Port 1 Pin Latch                      
  68      =6  SI_SFR (P1MDIN,   0xF2); ///< Port 1 Input Mode                     
  69      =6  SI_SFR (P1MDOUT,  0xA5); ///< Port 1 Output Mode                    
  70      =6  SI_SFR (P1SKIP,   0xD5); ///< Port 1 Skip                           
  71      =6  SI_SFR (P2,       0xA0); ///< Port 2 Pin Latch                      
  72      =6  SI_SFR (P2MDIN,   0xF3); ///< Port 2 Input Mode                     
  73      =6  SI_SFR (P2MDOUT,  0xA6); ///< Port 2 Output Mode                    
  74      =6  SI_SFR (P2SKIP,   0xD6); ///< Port 2 Skip                           
  75      =6  SI_SFR (P3,       0xB0); ///< Port 3 Pin Latch                      
  76      =6  SI_SFR (P3MDIN,   0xF4); ///< Port 3 Input Mode                     
  77      =6  SI_SFR (P3MDOUT,  0xA7); ///< Port 3 Output Mode                    
  78      =6  SI_SFR (P3SKIP,   0xDF); ///< Port 3 Skip                           
  79      =6  SI_SFR (P4,       0xC7); ///< Port 4 Pin Latch                      
  80      =6  SI_SFR (P4MDIN,   0xF5); ///< Port 4 Input Mode                     
  81      =6  SI_SFR (P4MDOUT,  0xAE); ///< Port 4 Output Mode                    
  82      =6  SI_SFR (PCA0CN0,  0xD8); ///< PCA Control 0                         
  83      =6  SI_SFR (PCA0CPH0, 0xFC); ///< PCA Channel 0 Capture Module High Byte
  84      =6  SI_SFR (PCA0CPH1, 0xEA); ///< PCA Channel 1 Capture Module High Byte
  85      =6  SI_SFR (PCA0CPH2, 0xEC); ///< PCA Channel 2 Capture Module High Byte
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 14  

  86      =6  SI_SFR (PCA0CPH3, 0xEE); ///< PCA Channel 3 Capture Module High Byte
  87      =6  SI_SFR (PCA0CPH4, 0xFE); ///< PCA Channel 4 Capture Module High Byte
  88      =6  SI_SFR (PCA0CPL0, 0xFB); ///< PCA Channel 0 Capture Module Low Byte 
  89      =6  SI_SFR (PCA0CPL1, 0xE9); ///< PCA Channel 1 Capture Module Low Byte 
  90      =6  SI_SFR (PCA0CPL2, 0xEB); ///< PCA Channel 2 Capture Module Low Byte 
  91      =6  SI_SFR (PCA0CPL3, 0xED); ///< PCA Channel 3 Capture Module Low Byte 
  92      =6  SI_SFR (PCA0CPL4, 0xFD); ///< PCA Channel 4 Capture Module Low Byte 
  93      =6  SI_SFR (PCA0CPM0, 0xDA); ///< PCA Channel 0 Capture/Compare Mode    
  94      =6  SI_SFR (PCA0CPM1, 0xDB); ///< PCA Channel 1 Capture/Compare Mode    
  95      =6  SI_SFR (PCA0CPM2, 0xDC); ///< PCA Channel 2 Capture/Compare Mode    
  96      =6  SI_SFR (PCA0CPM3, 0xDD); ///< PCA Channel 3 Capture/Compare Mode    
  97      =6  SI_SFR (PCA0CPM4, 0xDE); ///< PCA Channel 4 Capture/Compare Mode    
  98      =6  SI_SFR (PCA0H,    0xFA); ///< PCA Counter/Timer High Byte           
  99      =6  SI_SFR (PCA0L,    0xF9); ///< PCA Counter/Timer Low Byte            
 100      =6  SI_SFR (PCA0MD,   0xD9); ///< PCA Mode                              
 101      =6  SI_SFR (PCON0,    0x87); ///< Power Control                         
 102      =6  SI_SFR (PFE0CN,   0xAF); ///< Prefetch Engine Control               
 103      =6  SI_SFR (PSCTL,    0x8F); ///< Program Store Control                 
 104      =6  SI_SFR (PSW,      0xD0); ///< Program Status Word                   
 105      =6  SI_SFR (REF0CN,   0xD1); ///< Voltage Reference Control             
 106      =6  SI_SFR (REG01CN,  0xC9); ///< Voltage Regulator Control             
 107      =6  SI_SFR (RSTSRC,   0xEF); ///< Reset Source                          
 108      =6  SI_SFR (SBCON1,   0xAC); ///< UART1 Baud Rate Generator Control     
 109      =6  SI_SFR (SBRLH1,   0xB5); ///< UART1 Baud Rate Generator High Byte   
 110      =6  SI_SFR (SBRLL1,   0xB4); ///< UART1 Baud Rate Generator Low Byte    
 111      =6  SI_SFR (SBUF0,    0x99); ///< UART0 Serial Port Data Buffer         
 112      =6  SI_SFR (SBUF1,    0xD3); ///< UART1 Serial Port Data Buffer         
 113      =6  SI_SFR (SCON0,    0x98); ///< UART0 Serial Port Control             
 114      =6  SI_SFR (SCON1,    0xD2); ///< UART1 Serial Port Control             
 115      =6  SI_SFR (SFRPAGE,  0xBF); ///< SFR Page                              
 116      =6  SI_SFR (SMB0ADM,  0xCE); ///< SMBus 0 Slave Address Mask            
 117      =6  SI_SFR (SMB0ADR,  0xCF); ///< SMBus 0 Slave Address                 
 118      =6  SI_SFR (SMB0CF,   0xC1); ///< SMBus 0 Configuration                 
 119      =6  SI_SFR (SMB0CN0,  0xC0); ///< SMBus 0 Control                       
 120      =6  SI_SFR (SMB0DAT,  0xC2); ///< SMBus 0 Data                          
 121      =6  SI_SFR (SMB1ADM,  0xCE); ///< SMBus 1 Slave Address Mask            
 122      =6  SI_SFR (SMB1ADR,  0xCF); ///< SMBus 1 Slave Address                 
 123      =6  SI_SFR (SMB1CF,   0xC1); ///< SMBus 1 Configuration                 
 124      =6  SI_SFR (SMB1CN0,  0xC0); ///< SMBus 1 Control                       
 125      =6  SI_SFR (SMB1DAT,  0xC2); ///< SMBus 1 Data                          
 126      =6  SI_SFR (SMBTC,    0xB9); ///< SMBus Timing and Pin Control          
 127      =6  SI_SFR (SMOD1,    0xE5); ///< UART1 Mode                            
 128      =6  SI_SFR (SP,       0x81); ///< Stack Pointer                         
 129      =6  SI_SFR (SPI0CFG,  0xA1); ///< SPI0 Configuration                    
 130      =6  SI_SFR (SPI0CKR,  0xA2); ///< SPI0 Clock Rate                       
 131      =6  SI_SFR (SPI0CN0,  0xF8); ///< SPI0 Control                          
 132      =6  SI_SFR (SPI0DAT,  0xA3); ///< SPI0 Data                             
 133      =6  SI_SFR (TCON,     0x88); ///< Timer 0/1 Control                     
 134      =6  SI_SFR (TH0,      0x8C); ///< Timer 0 High Byte                     
 135      =6  SI_SFR (TH1,      0x8D); ///< Timer 1 High Byte                     
 136      =6  SI_SFR (TL0,      0x8A); ///< Timer 0 Low Byte                      
 137      =6  SI_SFR (TL1,      0x8B); ///< Timer 1 Low Byte                      
 138      =6  SI_SFR (TMOD,     0x89); ///< Timer 0/1 Mode                        
 139      =6  SI_SFR (TMR2CN0,  0xC8); ///< Timer 2 Control 0                     
 140      =6  SI_SFR (TMR2H,    0xCD); ///< Timer 2 High Byte                     
 141      =6  SI_SFR (TMR2L,    0xCC); ///< Timer 2 Low Byte                      
 142      =6  SI_SFR (TMR2RLH,  0xCB); ///< Timer 2 Reload High Byte              
 143      =6  SI_SFR (TMR2RLL,  0xCA); ///< Timer 2 Reload Low Byte               
 144      =6  SI_SFR (TMR3CN0,  0x91); ///< Timer 3 Control 0                     
 145      =6  SI_SFR (TMR3H,    0x95); ///< Timer 3 High Byte                     
 146      =6  SI_SFR (TMR3L,    0x94); ///< Timer 3 Low Byte                      
 147      =6  SI_SFR (TMR3RLH,  0x93); ///< Timer 3 Reload High Byte              
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 15  

 148      =6  SI_SFR (TMR3RLL,  0x92); ///< Timer 3 Reload Low Byte               
 149      =6  SI_SFR (TMR4CN0,  0x91); ///< Timer 4 Control 0                     
 150      =6  SI_SFR (TMR4H,    0x95); ///< Timer 4 High Byte                     
 151      =6  SI_SFR (TMR4L,    0x94); ///< Timer 4 Low Byte                      
 152      =6  SI_SFR (TMR4RLH,  0x93); ///< Timer 4 Reload High Byte              
 153      =6  SI_SFR (TMR4RLL,  0x92); ///< Timer 4 Reload Low Byte               
 154      =6  SI_SFR (TMR5CN0,  0xC8); ///< Timer 5 Control 0                     
 155      =6  SI_SFR (TMR5H,    0xCD); ///< Timer 5 High Byte                     
 156      =6  SI_SFR (TMR5L,    0xCC); ///< Timer 5 Low Byte                      
 157      =6  SI_SFR (TMR5RLH,  0xCB); ///< Timer 5 Reload High Byte              
 158      =6  SI_SFR (TMR5RLL,  0xCA); ///< Timer 5 Reload Low Byte               
 159      =6  SI_SFR (USB0ADR,  0x96); ///< USB0 Indirect Address                 
 160      =6  SI_SFR (USB0DAT,  0x97); ///< USB0 Data                             
 161      =6  SI_SFR (USB0XCN,  0xD7); ///< USB0 Transceiver Control              
 162      =6  SI_SFR (VDM0CN,   0xFF); ///< Supply Monitor Control                
 163      =6  SI_SFR (XBR0,     0xE1); ///< Port I/O Crossbar 0                   
 164      =6  SI_SFR (XBR1,     0xE2); ///< Port I/O Crossbar 1                   
 165      =6  SI_SFR (XBR2,     0xE3); ///< Port I/O Crossbar 2                   
 166      =6  SI_SFR (XOSC0CN,  0xB1); ///< External Oscillator Control           
 167      =6  
 168      =6  //------------------------------------------------------------------------------
 169      =6  // 16-bit Register Definitions (may not work on all compilers)
 170      =6  //------------------------------------------------------------------------------
 171      =6  SI_SFR16 (ADC0GT,  0xC3); ///< ADC0 Greater-Than            
 172      =6  SI_SFR16 (ADC0,    0xBD); ///< ADC0 Data Word               
 173      =6  SI_SFR16 (ADC0LT,  0xC5); ///< ADC0 Less-Than               
 174      =6  SI_SFR16 (DP,      0x82); ///< Data Pointer                 
 175      =6  SI_SFR16 (PCA0CP0, 0xFB); ///< PCA Channel 0 Capture Module 
 176      =6  SI_SFR16 (PCA0CP1, 0xE9); ///< PCA Channel 1 Capture Module 
 177      =6  SI_SFR16 (PCA0CP2, 0xEB); ///< PCA Channel 2 Capture Module 
 178      =6  SI_SFR16 (PCA0CP3, 0xED); ///< PCA Channel 3 Capture Module 
 179      =6  SI_SFR16 (PCA0CP4, 0xFD); ///< PCA Channel 4 Capture Module 
 180      =6  SI_SFR16 (PCA0,    0xF9); ///< PCA Counter/Timer            
 181      =6  SI_SFR16 (SBRL1,   0xB4); ///< UART1 Baud Rate Generator    
 182      =6  SI_SFR16 (TMR2,    0xCC); ///< Timer 2                      
 183      =6  SI_SFR16 (TMR2RL,  0xCA); ///< Timer 2 Reload               
 184      =6  SI_SFR16 (TMR3,    0x94); ///< Timer 3                      
 185      =6  SI_SFR16 (TMR3RL,  0x92); ///< Timer 3 Reload               
 186      =6  SI_SFR16 (TMR4,    0x94); ///< Timer 4                      
 187      =6  SI_SFR16 (TMR4RL,  0x92); ///< Timer 4 Reload               
 188      =6  SI_SFR16 (TMR5,    0xCC); ///< Timer 5                      
 189      =6  SI_SFR16 (TMR5RL,  0xCA); ///< Timer 5 Reload               
 190      =6  
 191      =6  //------------------------------------------------------------------------------
 192      =6  // Indirect Register Definitions
 193      =6  //------------------------------------------------------------------------------
 194      =6  #define CLKREC   0x0F ///< USB0 Clock Recovery Control       
 195      =6  #define CMIE     0x0B ///< USB0 Common Interrupt Enable      
 196      =6  #define CMINT    0x06 ///< USB0 Common Interrupt             
 197      =6  #define E0CNT    0x16 ///< USB0 Endpoint0 Data Count         
 198      =6  #define E0CSR    0x11 ///< USB0 Endpoint0 Control            
 199      =6  #define EENABLE  0x1E ///< USB0 Endpoint Enable              
 200      =6  #define EINCSRH  0x12 ///< USB0 IN Endpoint Control High     
 201      =6  #define EINCSRL  0x11 ///< USB0 IN Endpoint Control          
 202      =6  #define EOUTCNTH 0x17 ///< USB0 OUT Endpoint Count High      
 203      =6  #define EOUTCNTL 0x16 ///< USB0 OUT Endpoint Count           
 204      =6  #define EOUTCSRH 0x15 ///< USB0 OUT Endpoint Control High    
 205      =6  #define EOUTCSRL 0x14 ///< USB0 OUT Endpoint Control         
 206      =6  #define FADDR    0x00 ///< USB0 Function Address             
 207      =6  #define FIFO0    0x20 ///< USB0 Endpoint 0 FIFO Access       
 208      =6  #define FIFO1    0x21 ///< USB0 Endpoint 1 FIFO Access       
 209      =6  #define FIFO2    0x22 ///< USB0 Endpoint 2 FIFO Access       
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 16  

 210      =6  #define FIFO3    0x23 ///< USB0 Endpoint 3 FIFO Access       
 211      =6  #define FRAMEH   0x0D ///< USB0 Frame Number High            
 212      =6  #define FRAMEL   0x0C ///< USB0 Frame Number                 
 213      =6  #define IN1IE    0x07 ///< USB0 IN Endpoint Interrupt Enable 
 214      =6  #define IN1INT   0x02 ///< USB0 IN Endpoint Interrupt        
 215      =6  #define INDEX    0x0E ///< USB0 Endpoint Index               
 216      =6  #define OUT1IE   0x09 ///< USB0 OUT Endpoint Interrupt Enable
 217      =6  #define OUT1INT  0x04 ///< USB0 OUT Endpoint Interrupt       
 218      =6  #define POWER    0x01 ///< USB0 Power                        
 219      =6  
 220      =6  //------------------------------------------------------------------------------
 221      =6  // Bit Definitions
 222      =6  //------------------------------------------------------------------------------
 223      =6  
 224      =6  // ACC (Accumulator)
 225      =6  #define SFR_ACC 0xE0
 226      =6  SI_SBIT (ACC_ACC0, SFR_ACC, 0); ///< Accumulator Bit 0
 227      =6  SI_SBIT (ACC_ACC1, SFR_ACC, 1); ///< Accumulator Bit 1
 228      =6  SI_SBIT (ACC_ACC2, SFR_ACC, 2); ///< Accumulator Bit 2
 229      =6  SI_SBIT (ACC_ACC3, SFR_ACC, 3); ///< Accumulator Bit 3
 230      =6  SI_SBIT (ACC_ACC4, SFR_ACC, 4); ///< Accumulator Bit 4
 231      =6  SI_SBIT (ACC_ACC5, SFR_ACC, 5); ///< Accumulator Bit 5
 232      =6  SI_SBIT (ACC_ACC6, SFR_ACC, 6); ///< Accumulator Bit 6
 233      =6  SI_SBIT (ACC_ACC7, SFR_ACC, 7); ///< Accumulator Bit 7
 234      =6  
 235      =6  // ADC0CN0 (ADC0 Control)
 236      =6  #define SFR_ADC0CN0 0xE8
 237      =6  SI_SBIT (ADC0CN0_ADCM0,  SFR_ADC0CN0, 0); ///< Start of Conversion Mode Select Bit 0
 238      =6  SI_SBIT (ADC0CN0_ADCM1,  SFR_ADC0CN0, 1); ///< Start of Conversion Mode Select Bit 1
 239      =6  SI_SBIT (ADC0CN0_ADCM2,  SFR_ADC0CN0, 2); ///< Start of Conversion Mode Select Bit 2
 240      =6  SI_SBIT (ADC0CN0_ADWINT, SFR_ADC0CN0, 3); ///< Window Compare Interrupt Flag        
 241      =6  SI_SBIT (ADC0CN0_ADBUSY, SFR_ADC0CN0, 4); ///< ADC Busy                             
 242      =6  SI_SBIT (ADC0CN0_ADINT,  SFR_ADC0CN0, 5); ///< Conversion Complete Interrupt Flag   
 243      =6  SI_SBIT (ADC0CN0_ADTM,   SFR_ADC0CN0, 6); ///< Track Mode                           
 244      =6  SI_SBIT (ADC0CN0_ADEN,   SFR_ADC0CN0, 7); ///< ADC Enable                           
 245      =6  
 246      =6  // B (B Register)
 247      =6  #define SFR_B 0xF0
 248      =6  SI_SBIT (B_B0, SFR_B, 0); ///< B Register Bit 0
 249      =6  SI_SBIT (B_B1, SFR_B, 1); ///< B Register Bit 1
 250      =6  SI_SBIT (B_B2, SFR_B, 2); ///< B Register Bit 2
 251      =6  SI_SBIT (B_B3, SFR_B, 3); ///< B Register Bit 3
 252      =6  SI_SBIT (B_B4, SFR_B, 4); ///< B Register Bit 4
 253      =6  SI_SBIT (B_B5, SFR_B, 5); ///< B Register Bit 5
 254      =6  SI_SBIT (B_B6, SFR_B, 6); ///< B Register Bit 6
 255      =6  SI_SBIT (B_B7, SFR_B, 7); ///< B Register Bit 7
 256      =6  
 257      =6  // IE (Interrupt Enable)
 258      =6  #define SFR_IE 0xA8
 259      =6  SI_SBIT (IE_EX0,   SFR_IE, 0); ///< External Interrupt 0 Enable
 260      =6  SI_SBIT (IE_ET0,   SFR_IE, 1); ///< Timer 0 Interrupt Enable   
 261      =6  SI_SBIT (IE_EX1,   SFR_IE, 2); ///< External Interrupt 1 Enable
 262      =6  SI_SBIT (IE_ET1,   SFR_IE, 3); ///< Timer 1 Interrupt Enable   
 263      =6  SI_SBIT (IE_ES0,   SFR_IE, 4); ///< UART0 Interrupt Enable     
 264      =6  SI_SBIT (IE_ET2,   SFR_IE, 5); ///< Timer 2 Interrupt Enable   
 265      =6  SI_SBIT (IE_ESPI0, SFR_IE, 6); ///< SPI0 Interrupt Enable      
 266      =6  SI_SBIT (IE_EA,    SFR_IE, 7); ///< All Interrupts Enable      
 267      =6  
 268      =6  // IP (Interrupt Priority)
 269      =6  #define SFR_IP 0xB8
 270      =6  SI_SBIT (IP_PX0,   SFR_IP, 0); ///< External Interrupt 0 Priority Control                        
 271      =6  SI_SBIT (IP_PT0,   SFR_IP, 1); ///< Timer 0 Interrupt Priority Control                           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 17  

 272      =6  SI_SBIT (IP_PX1,   SFR_IP, 2); ///< External Interrupt 1 Priority Control                        
 273      =6  SI_SBIT (IP_PT1,   SFR_IP, 3); ///< Timer 1 Interrupt Priority Control                           
 274      =6  SI_SBIT (IP_PS0,   SFR_IP, 4); ///< UART0 Interrupt Priority Control                             
 275      =6  SI_SBIT (IP_PT2,   SFR_IP, 5); ///< Timer 2 Interrupt Priority Control                           
 276      =6  SI_SBIT (IP_PSPI0, SFR_IP, 6); ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
 277      =6  
 278      =6  // P0 (Port 0 Pin Latch)
 279      =6  #define SFR_P0 0x80
 280      =6  SI_SBIT (P0_B0, SFR_P0, 0); ///< Port 0 Bit 0 Latch
 281      =6  SI_SBIT (P0_B1, SFR_P0, 1); ///< Port 0 Bit 1 Latch
 282      =6  SI_SBIT (P0_B2, SFR_P0, 2); ///< Port 0 Bit 2 Latch
 283      =6  SI_SBIT (P0_B3, SFR_P0, 3); ///< Port 0 Bit 3 Latch
 284      =6  SI_SBIT (P0_B4, SFR_P0, 4); ///< Port 0 Bit 4 Latch
 285      =6  SI_SBIT (P0_B5, SFR_P0, 5); ///< Port 0 Bit 5 Latch
 286      =6  SI_SBIT (P0_B6, SFR_P0, 6); ///< Port 0 Bit 6 Latch
 287      =6  SI_SBIT (P0_B7, SFR_P0, 7); ///< Port 0 Bit 7 Latch
 288      =6  
 289      =6  // P1 (Port 1 Pin Latch)
 290      =6  #define SFR_P1 0x90
 291      =6  SI_SBIT (P1_B0, SFR_P1, 0); ///< Port 1 Bit 0 Latch
 292      =6  SI_SBIT (P1_B1, SFR_P1, 1); ///< Port 1 Bit 1 Latch
 293      =6  SI_SBIT (P1_B2, SFR_P1, 2); ///< Port 1 Bit 2 Latch
 294      =6  SI_SBIT (P1_B3, SFR_P1, 3); ///< Port 1 Bit 3 Latch
 295      =6  SI_SBIT (P1_B4, SFR_P1, 4); ///< Port 1 Bit 4 Latch
 296      =6  SI_SBIT (P1_B5, SFR_P1, 5); ///< Port 1 Bit 5 Latch
 297      =6  SI_SBIT (P1_B6, SFR_P1, 6); ///< Port 1 Bit 6 Latch
 298      =6  SI_SBIT (P1_B7, SFR_P1, 7); ///< Port 1 Bit 7 Latch
 299      =6  
 300      =6  // P2 (Port 2 Pin Latch)
 301      =6  #define SFR_P2 0xA0
 302      =6  SI_SBIT (P2_B0, SFR_P2, 0); ///< Port 2 Bit 0 Latch
 303      =6  SI_SBIT (P2_B1, SFR_P2, 1); ///< Port 2 Bit 1 Latch
 304      =6  SI_SBIT (P2_B2, SFR_P2, 2); ///< Port 2 Bit 2 Latch
 305      =6  SI_SBIT (P2_B3, SFR_P2, 3); ///< Port 2 Bit 3 Latch
 306      =6  SI_SBIT (P2_B4, SFR_P2, 4); ///< Port 2 Bit 4 Latch
 307      =6  SI_SBIT (P2_B5, SFR_P2, 5); ///< Port 2 Bit 5 Latch
 308      =6  SI_SBIT (P2_B6, SFR_P2, 6); ///< Port 2 Bit 6 Latch
 309      =6  SI_SBIT (P2_B7, SFR_P2, 7); ///< Port 2 Bit 7 Latch
 310      =6  
 311      =6  // P3 (Port 3 Pin Latch)
 312      =6  #define SFR_P3 0xB0
 313      =6  SI_SBIT (P3_B0, SFR_P3, 0); ///< Port 3 Bit 0 Latch
 314      =6  SI_SBIT (P3_B1, SFR_P3, 1); ///< Port 3 Bit 1 Latch
 315      =6  SI_SBIT (P3_B2, SFR_P3, 2); ///< Port 3 Bit 2 Latch
 316      =6  SI_SBIT (P3_B3, SFR_P3, 3); ///< Port 3 Bit 3 Latch
 317      =6  SI_SBIT (P3_B4, SFR_P3, 4); ///< Port 3 Bit 4 Latch
 318      =6  SI_SBIT (P3_B5, SFR_P3, 5); ///< Port 3 Bit 5 Latch
 319      =6  SI_SBIT (P3_B6, SFR_P3, 6); ///< Port 3 Bit 6 Latch
 320      =6  SI_SBIT (P3_B7, SFR_P3, 7); ///< Port 3 Bit 7 Latch
 321      =6  
 322      =6  // PCA0CN0 (PCA Control 0)
 323      =6  #define SFR_PCA0CN0 0xD8
 324      =6  SI_SBIT (PCA0CN0_CCF0, SFR_PCA0CN0, 0); ///< PCA Module 0 Capture/Compare Flag
 325      =6  SI_SBIT (PCA0CN0_CCF1, SFR_PCA0CN0, 1); ///< PCA Module 1 Capture/Compare Flag
 326      =6  SI_SBIT (PCA0CN0_CCF2, SFR_PCA0CN0, 2); ///< PCA Module 2 Capture/Compare Flag
 327      =6  SI_SBIT (PCA0CN0_CCF3, SFR_PCA0CN0, 3); ///< PCA Module 3 Capture/Compare Flag
 328      =6  SI_SBIT (PCA0CN0_CCF4, SFR_PCA0CN0, 4); ///< PCA Module 4 Capture/Compare Flag
 329      =6  SI_SBIT (PCA0CN0_CR,   SFR_PCA0CN0, 6); ///< PCA Counter/Timer Run Control    
 330      =6  SI_SBIT (PCA0CN0_CF,   SFR_PCA0CN0, 7); ///< PCA Counter/Timer Overflow Flag  
 331      =6  
 332      =6  // PSW (Program Status Word)
 333      =6  #define SFR_PSW 0xD0
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 18  

 334      =6  SI_SBIT (PSW_PARITY, SFR_PSW, 0); ///< Parity Flag               
 335      =6  SI_SBIT (PSW_F1,     SFR_PSW, 1); ///< User Flag 1               
 336      =6  SI_SBIT (PSW_OV,     SFR_PSW, 2); ///< Overflow Flag             
 337      =6  SI_SBIT (PSW_RS0,    SFR_PSW, 3); ///< Register Bank Select Bit 0
 338      =6  SI_SBIT (PSW_RS1,    SFR_PSW, 4); ///< Register Bank Select Bit 1
 339      =6  SI_SBIT (PSW_F0,     SFR_PSW, 5); ///< User Flag 0               
 340      =6  SI_SBIT (PSW_AC,     SFR_PSW, 6); ///< Auxiliary Carry Flag      
 341      =6  SI_SBIT (PSW_CY,     SFR_PSW, 7); ///< Carry Flag                
 342      =6  
 343      =6  // SCON0 (UART0 Serial Port Control)
 344      =6  #define SFR_SCON0 0x98
 345      =6  SI_SBIT (SCON0_RI,    SFR_SCON0, 0); ///< Receive Interrupt Flag             
 346      =6  SI_SBIT (SCON0_TI,    SFR_SCON0, 1); ///< Transmit Interrupt Flag            
 347      =6  SI_SBIT (SCON0_RB8,   SFR_SCON0, 2); ///< Ninth Receive Bit                  
 348      =6  SI_SBIT (SCON0_TB8,   SFR_SCON0, 3); ///< Ninth Transmission Bit             
 349      =6  SI_SBIT (SCON0_REN,   SFR_SCON0, 4); ///< Receive Enable                     
 350      =6  SI_SBIT (SCON0_MCE,   SFR_SCON0, 5); ///< Multiprocessor Communication Enable
 351      =6  SI_SBIT (SCON0_SMODE, SFR_SCON0, 7); ///< Serial Port 0 Operation Mode       
 352      =6  
 353      =6  // SMB0CN0 (SMBus 0 Control)
 354      =6  #define SFR_SMB0CN0 0xC0
 355      =6  SI_SBIT (SMB0CN0_SI,      SFR_SMB0CN0, 0); ///< SMBus Interrupt Flag            
 356      =6  SI_SBIT (SMB0CN0_ACK,     SFR_SMB0CN0, 1); ///< SMBus Acknowledge               
 357      =6  SI_SBIT (SMB0CN0_ARBLOST, SFR_SMB0CN0, 2); ///< SMBus Arbitration Lost Indicator
 358      =6  SI_SBIT (SMB0CN0_ACKRQ,   SFR_SMB0CN0, 3); ///< SMBus Acknowledge Request       
 359      =6  SI_SBIT (SMB0CN0_STO,     SFR_SMB0CN0, 4); ///< SMBus Stop Flag                 
 360      =6  SI_SBIT (SMB0CN0_STA,     SFR_SMB0CN0, 5); ///< SMBus Start Flag                
 361      =6  SI_SBIT (SMB0CN0_TXMODE,  SFR_SMB0CN0, 6); ///< SMBus Transmit Mode Indicator   
 362      =6  SI_SBIT (SMB0CN0_MASTER,  SFR_SMB0CN0, 7); ///< SMBus Master/Slave Indicator    
 363      =6  
 364      =6  // SMB1CN0 (SMBus 1 Control)
 365      =6  #define SFR_SMB1CN0 0xC0
 366      =6  SI_SBIT (SMB1CN0_SI,      SFR_SMB1CN0, 0); ///< SMBus Interrupt Flag            
 367      =6  SI_SBIT (SMB1CN0_ACK,     SFR_SMB1CN0, 1); ///< SMBus Acknowledge               
 368      =6  SI_SBIT (SMB1CN0_ARBLOST, SFR_SMB1CN0, 2); ///< SMBus Arbitration Lost Indicator
 369      =6  SI_SBIT (SMB1CN0_ACKRQ,   SFR_SMB1CN0, 3); ///< SMBus Acknowledge Request       
 370      =6  SI_SBIT (SMB1CN0_STO,     SFR_SMB1CN0, 4); ///< SMBus Stop Flag                 
 371      =6  SI_SBIT (SMB1CN0_STA,     SFR_SMB1CN0, 5); ///< SMBus Start Flag                
 372      =6  SI_SBIT (SMB1CN0_TXMODE,  SFR_SMB1CN0, 6); ///< SMBus Transmit Mode Indicator   
 373      =6  SI_SBIT (SMB1CN0_MASTER,  SFR_SMB1CN0, 7); ///< SMBus Master/Slave Indicator    
 374      =6  
 375      =6  // SPI0CN0 (SPI0 Control)
 376      =6  #define SFR_SPI0CN0 0xF8
 377      =6  SI_SBIT (SPI0CN0_SPIEN,  SFR_SPI0CN0, 0); ///< SPI0 Enable            
 378      =6  SI_SBIT (SPI0CN0_TXBMT,  SFR_SPI0CN0, 1); ///< Transmit Buffer Empty  
 379      =6  SI_SBIT (SPI0CN0_NSSMD0, SFR_SPI0CN0, 2); ///< Slave Select Mode Bit 0
 380      =6  SI_SBIT (SPI0CN0_NSSMD1, SFR_SPI0CN0, 3); ///< Slave Select Mode Bit 1
 381      =6  SI_SBIT (SPI0CN0_RXOVRN, SFR_SPI0CN0, 4); ///< Receive Overrun Flag   
 382      =6  SI_SBIT (SPI0CN0_MODF,   SFR_SPI0CN0, 5); ///< Mode Fault Flag        
 383      =6  SI_SBIT (SPI0CN0_WCOL,   SFR_SPI0CN0, 6); ///< Write Collision Flag   
 384      =6  SI_SBIT (SPI0CN0_SPIF,   SFR_SPI0CN0, 7); ///< SPI0 Interrupt Flag    
 385      =6  
 386      =6  // TCON (Timer 0/1 Control)
 387      =6  #define SFR_TCON 0x88
 388      =6  SI_SBIT (TCON_IT0, SFR_TCON, 0); ///< Interrupt 0 Type Select
 389      =6  SI_SBIT (TCON_IE0, SFR_TCON, 1); ///< External Interrupt 0   
 390      =6  SI_SBIT (TCON_IT1, SFR_TCON, 2); ///< Interrupt 1 Type Select
 391      =6  SI_SBIT (TCON_IE1, SFR_TCON, 3); ///< External Interrupt 1   
 392      =6  SI_SBIT (TCON_TR0, SFR_TCON, 4); ///< Timer 0 Run Control    
 393      =6  SI_SBIT (TCON_TF0, SFR_TCON, 5); ///< Timer 0 Overflow Flag  
 394      =6  SI_SBIT (TCON_TR1, SFR_TCON, 6); ///< Timer 1 Run Control    
 395      =6  SI_SBIT (TCON_TF1, SFR_TCON, 7); ///< Timer 1 Overflow Flag  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 19  

 396      =6  
 397      =6  // TMR2CN0 (Timer 2 Control 0)
 398      =6  #define SFR_TMR2CN0 0xC8
 399      =6  SI_SBIT (TMR2CN0_T2XCLK,  SFR_TMR2CN0, 0); ///< Timer 2 External Clock Select    
 400      =6  SI_SBIT (TMR2CN0_T2CSS,   SFR_TMR2CN0, 1); ///< Timer 2 Capture Source Select    
 401      =6  SI_SBIT (TMR2CN0_TR2,     SFR_TMR2CN0, 2); ///< Timer 2 Run Control              
 402      =6  SI_SBIT (TMR2CN0_T2SPLIT, SFR_TMR2CN0, 3); ///< Timer 2 Split Mode Enable        
 403      =6  SI_SBIT (TMR2CN0_TF2CEN,  SFR_TMR2CN0, 4); ///< Timer 2 Capture Enable           
 404      =6  SI_SBIT (TMR2CN0_TF2LEN,  SFR_TMR2CN0, 5); ///< Timer 2 Low Byte Interrupt Enable
 405      =6  SI_SBIT (TMR2CN0_TF2L,    SFR_TMR2CN0, 6); ///< Timer 2 Low Byte Overflow Flag   
 406      =6  SI_SBIT (TMR2CN0_TF2H,    SFR_TMR2CN0, 7); ///< Timer 2 High Byte Overflow Flag  
 407      =6  
 408      =6  // TMR5CN0 (Timer 5 Control 0)
 409      =6  #define SFR_TMR5CN0 0xC8
 410      =6  SI_SBIT (TMR5CN0_T5XCLK,  SFR_TMR5CN0, 0); ///< Timer 5 External Clock Select    
 411      =6  SI_SBIT (TMR5CN0_TR5,     SFR_TMR5CN0, 2); ///< Timer 5 Run Control              
 412      =6  SI_SBIT (TMR5CN0_T5SPLIT, SFR_TMR5CN0, 3); ///< Timer 5 Split Mode Enable        
 413      =6  SI_SBIT (TMR5CN0_TF5LEN,  SFR_TMR5CN0, 5); ///< Timer 5 Low Byte Interrupt Enable
 414      =6  SI_SBIT (TMR5CN0_TF5L,    SFR_TMR5CN0, 6); ///< Timer 5 Low Byte Overflow Flag   
 415      =6  SI_SBIT (TMR5CN0_TF5H,    SFR_TMR5CN0, 7); ///< Timer 5 High Byte Overflow Flag  
 416      =6  
 417      =6  //------------------------------------------------------------------------------
 418      =6  // Interrupt Definitions
 419      =6  //------------------------------------------------------------------------------
 420      =6  #define INT0_IRQn    0  ///< External Interrupt 0  
 421      =6  #define TIMER0_IRQn  1  ///< Timer 0 Overflow      
 422      =6  #define INT1_IRQn    2  ///< External Interrupt 1  
 423      =6  #define TIMER1_IRQn  3  ///< Timer 1 Overflow      
 424      =6  #define UART0_IRQn   4  ///< UART 0                
 425      =6  #define TIMER2_IRQn  5  ///< Timer 2 Overflow      
 426      =6  #define SPI0_IRQn    6  ///< SPI0                  
 427      =6  #define SMBUS0_IRQn  7  ///< SMBus 0               
 428      =6  #define USB0_IRQn    8  ///< USB0                  
 429      =6  #define ADC0WC_IRQn  9  ///< ADC0 Window Compare   
 430      =6  #define ADC0EOC_IRQn 10 ///< ADC0 End of Conversion
 431      =6  #define PCA0_IRQn    11 ///< PCA0                  
 432      =6  #define CMP0_IRQn    12 ///< Comparator 0          
 433      =6  #define CMP1_IRQn    13 ///< Comparator 1          
 434      =6  #define TIMER3_IRQn  14 ///< Timer 3 Overflow      
 435      =6  #define VBUSLVL_IRQn 15 ///< VBUS Level            
 436      =6  #define UART1_IRQn   16 ///< UART 1                
 437      =6  #define SMBUS1_IRQn  18 ///< SMBus 1               
 438      =6  #define TIMER4_IRQn  19 ///< Timer 4 Overflow      
 439      =6  #define TIMER5_IRQn  20 ///< Timer 5 Overflow      
 440      =6  
 441      =6  //------------------------------------------------------------------------------
 442      =6  // SFR Page Definitions
 443      =6  //------------------------------------------------------------------------------
 444      =6  #define LEGACY_PAGE 0x00 ///< Legacy SFR Page                   
 445      =6  #define CONFIG_PAGE 0x0F ///< System and Port Configuration Page
 446      =6  #define SMB1_PAGE   0x0F ///< SMBus 1 Page                      
 447      =6  
 448      =6  //-----------------------------------------------------------------------------
 449      =6  // SDCC PDATA External Memory Paging Support
 450      =6  //-----------------------------------------------------------------------------
 451      =6  
 452      =6  #if defined SDCC
           =6 
           =6 SI_SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =6 
           =6 #endif
 457      =6  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 20  

 458      =6  #endif // SI_EFM8UB2_DEFS_H
 459      =6  //-eof--------------------------------------------------------------------------
 460      =6  
  22      =5  //------------------------------------------------------------------------------
  23      =5  // ADC0CF Enums (ADC0 Configuration @ 0xBC)
  24      =5  //------------------------------------------------------------------------------
  25      =5  #define ADC0CF_ADLJST__BMASK           0x04 ///< ADC0 Left Justify Select                   
  26      =5  #define ADC0CF_ADLJST__SHIFT           0x02 ///< ADC0 Left Justify Select                   
  27      =5  #define ADC0CF_ADLJST__RIGHT_JUSTIFIED 0x00 ///< Data in the ADC0H:ADC0L registers is right-
  28      =5                                              ///< justified.                                 
  29      =5  #define ADC0CF_ADLJST__LEFT_JUSTIFIED  0x04 ///< Data in the ADC0H:ADC0L registers is left- 
  30      =5                                              ///< justified.                                 
  31      =5                                                                                              
  32      =5  #define ADC0CF_ADSC__FMASK             0xF8 ///< SAR Clock Divider                          
  33      =5  #define ADC0CF_ADSC__SHIFT             0x03 ///< SAR Clock Divider                          
  34      =5                                                                                              
  35      =5  //------------------------------------------------------------------------------
  36      =5  // ADC0CN0 Enums (ADC0 Control @ 0xE8)
  37      =5  //------------------------------------------------------------------------------
  38      =5  #define ADC0CN0_ADCM__FMASK         0x07 ///< Start of Conversion Mode Select                   
  39      =5  #define ADC0CN0_ADCM__SHIFT         0x00 ///< Start of Conversion Mode Select                   
  40      =5  #define ADC0CN0_ADCM__ADBUSY        0x00 ///< ADC0 conversion initiated on write of 1 to ADBUSY.
  41      =5  #define ADC0CN0_ADCM__TIMER0        0x01 ///< ADC0 conversion initiated on overflow of Timer 0. 
  42      =5  #define ADC0CN0_ADCM__TIMER2        0x02 ///< ADC0 conversion initiated on overflow of Timer 2. 
  43      =5  #define ADC0CN0_ADCM__TIMER1        0x03 ///< ADC0 conversion initiated on overflow of Timer 1. 
  44      =5  #define ADC0CN0_ADCM__CNVSTR        0x04 ///< ADC0 conversion initiated on rising edge of       
  45      =5                                           ///< CNVSTR.                                           
  46      =5  #define ADC0CN0_ADCM__TIMER3        0x05 ///< ADC0 conversion initiated on overflow of Timer 3. 
  47      =5  #define ADC0CN0_ADCM__TIMER4        0x06 ///< ADC0 conversion initiated on overflow of Timer 4. 
  48      =5  #define ADC0CN0_ADCM__TIMER5        0x07 ///< ADC0 conversion initiated on overflow of Timer 5. 
  49      =5                                                                                                  
  50      =5  #define ADC0CN0_ADWINT__BMASK       0x08 ///< Window Compare Interrupt Flag                     
  51      =5  #define ADC0CN0_ADWINT__SHIFT       0x03 ///< Window Compare Interrupt Flag                     
  52      =5  #define ADC0CN0_ADWINT__NOT_SET     0x00 ///< An ADC window compare event did not occur.        
  53      =5  #define ADC0CN0_ADWINT__SET         0x08 ///< An ADC window compare event occurred.             
  54      =5                                                                                                  
  55      =5  #define ADC0CN0_ADBUSY__BMASK       0x10 ///< ADC Busy                                          
  56      =5  #define ADC0CN0_ADBUSY__SHIFT       0x04 ///< ADC Busy                                          
  57      =5  #define ADC0CN0_ADBUSY__NOT_SET     0x00 ///< An ADC0 conversion is not currently in progress.  
  58      =5  #define ADC0CN0_ADBUSY__SET         0x10 ///< ADC0 conversion is in progress or start an ADC0   
  59      =5                                           ///< conversion.                                       
  60      =5                                                                                                  
  61      =5  #define ADC0CN0_ADINT__BMASK        0x20 ///< Conversion Complete Interrupt Flag                
  62      =5  #define ADC0CN0_ADINT__SHIFT        0x05 ///< Conversion Complete Interrupt Flag                
  63      =5  #define ADC0CN0_ADINT__NOT_SET      0x00 ///< ADC0 has not completed a conversion since the last
  64      =5                                           ///< time ADINT was cleared.                           
  65      =5  #define ADC0CN0_ADINT__SET          0x20 ///< ADC0 completed a data conversion.                 
  66      =5                                                                                                  
  67      =5  #define ADC0CN0_ADTM__BMASK         0x40 ///< Track Mode                                        
  68      =5  #define ADC0CN0_ADTM__SHIFT         0x06 ///< Track Mode                                        
  69      =5  #define ADC0CN0_ADTM__TRACK_NORMAL  0x00 ///< Normal Track Mode. When ADC0 is enabled,          
  70      =5                                           ///< conversion begins immediately following the start-
  71      =5                                           ///< of-conversion signal.                             
  72      =5  #define ADC0CN0_ADTM__TRACK_DELAYED 0x40 ///< Delayed Track Mode. When ADC0 is enabled,         
  73      =5                                           ///< conversion begins 3 SAR clock cycles following the
  74      =5                                           ///< start-of-conversion signal. The ADC is allowed to 
  75      =5                                           ///< track during this time. Note that there is not a  
  76      =5                                           ///< tracking delay when the external conversion start 
  77      =5                                           ///< (CNVSTR) is used as the start-of-conversion       
  78      =5                                           ///< source.                                           
  79      =5                                                                                                  
  80      =5  #define ADC0CN0_ADEN__BMASK         0x80 ///< ADC Enable                                        
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 21  

  81      =5  #define ADC0CN0_ADEN__SHIFT         0x07 ///< ADC Enable                                        
  82      =5  #define ADC0CN0_ADEN__DISABLED      0x00 ///< ADC0 Disabled (low-power shutdown).               
  83      =5  #define ADC0CN0_ADEN__ENABLED       0x80 ///< ADC0 Enabled (active and ready for data           
  84      =5                                           ///< conversions).                                     
  85      =5                                                                                                  
  86      =5  //------------------------------------------------------------------------------
  87      =5  // ADC0GTH Enums (ADC0 Greater-Than High Byte @ 0xC4)
  88      =5  //------------------------------------------------------------------------------
  89      =5  #define ADC0GTH_ADC0GTH__FMASK 0xFF ///< Greater-Than High Byte
  90      =5  #define ADC0GTH_ADC0GTH__SHIFT 0x00 ///< Greater-Than High Byte
  91      =5                                                                 
  92      =5  //------------------------------------------------------------------------------
  93      =5  // ADC0GTL Enums (ADC0 Greater-Than Low Byte @ 0xC3)
  94      =5  //------------------------------------------------------------------------------
  95      =5  #define ADC0GTL_ADC0GTL__FMASK 0xFF ///< Greater-Than Low Byte
  96      =5  #define ADC0GTL_ADC0GTL__SHIFT 0x00 ///< Greater-Than Low Byte
  97      =5                                                                
  98      =5  //------------------------------------------------------------------------------
  99      =5  // ADC0H Enums (ADC0 Data Word High Byte @ 0xBE)
 100      =5  //------------------------------------------------------------------------------
 101      =5  #define ADC0H_ADC0H__FMASK 0xFF ///< Data Word High Byte
 102      =5  #define ADC0H_ADC0H__SHIFT 0x00 ///< Data Word High Byte
 103      =5                                                          
 104      =5  //------------------------------------------------------------------------------
 105      =5  // ADC0L Enums (ADC0 Data Word Low Byte @ 0xBD)
 106      =5  //------------------------------------------------------------------------------
 107      =5  #define ADC0L_ADC0L__FMASK 0xFF ///< Data Word Low Byte
 108      =5  #define ADC0L_ADC0L__SHIFT 0x00 ///< Data Word Low Byte
 109      =5                                                         
 110      =5  //------------------------------------------------------------------------------
 111      =5  // ADC0LTH Enums (ADC0 Less-Than High Byte @ 0xC6)
 112      =5  //------------------------------------------------------------------------------
 113      =5  #define ADC0LTH_ADC0LTH__FMASK 0xFF ///< Less-Than High Byte
 114      =5  #define ADC0LTH_ADC0LTH__SHIFT 0x00 ///< Less-Than High Byte
 115      =5                                                              
 116      =5  //------------------------------------------------------------------------------
 117      =5  // ADC0LTL Enums (ADC0 Less-Than Low Byte @ 0xC5)
 118      =5  //------------------------------------------------------------------------------
 119      =5  #define ADC0LTL_ADC0LTL__FMASK 0xFF ///< Less-Than Low Byte
 120      =5  #define ADC0LTL_ADC0LTL__SHIFT 0x00 ///< Less-Than Low Byte
 121      =5                                                             
 122      =5  //------------------------------------------------------------------------------
 123      =5  // AMX0N Enums (AMUX0 Negative Multiplexer Selection @ 0xBA)
 124      =5  //------------------------------------------------------------------------------
 125      =5  #define AMX0N_AMX0N__FMASK   0x3F ///< AMUX0 Negative Input Selection
 126      =5  #define AMX0N_AMX0N__SHIFT   0x00 ///< AMUX0 Negative Input Selection
 127      =5  #define AMX0N_AMX0N__ADC0N0  0x00 ///< Select ADC0N.0.               
 128      =5  #define AMX0N_AMX0N__ADC0N1  0x01 ///< Select ADC0N.1.               
 129      =5  #define AMX0N_AMX0N__ADC0N2  0x02 ///< Select ADC0N.2.               
 130      =5  #define AMX0N_AMX0N__ADC0N3  0x03 ///< Select ADC0N.3.               
 131      =5  #define AMX0N_AMX0N__ADC0N4  0x04 ///< Select ADC0N.4.               
 132      =5  #define AMX0N_AMX0N__ADC0N5  0x05 ///< Select ADC0N.5.               
 133      =5  #define AMX0N_AMX0N__ADC0N6  0x06 ///< Select ADC0N.6.               
 134      =5  #define AMX0N_AMX0N__ADC0N7  0x07 ///< Select ADC0N.7.               
 135      =5  #define AMX0N_AMX0N__ADC0N8  0x08 ///< Select ADC0N.8.               
 136      =5  #define AMX0N_AMX0N__ADC0N9  0x09 ///< Select ADC0N.9.               
 137      =5  #define AMX0N_AMX0N__ADC0N10 0x0A ///< Select ADC0N.10.              
 138      =5  #define AMX0N_AMX0N__ADC0N11 0x0B ///< Select ADC0N.11.              
 139      =5  #define AMX0N_AMX0N__ADC0N12 0x0C ///< Select ADC0N.12.              
 140      =5  #define AMX0N_AMX0N__ADC0N13 0x0D ///< Select ADC0N.13.              
 141      =5  #define AMX0N_AMX0N__ADC0N14 0x0E ///< Select ADC0N.14.              
 142      =5  #define AMX0N_AMX0N__ADC0N15 0x0F ///< Select ADC0N.15.              
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 22  

 143      =5  #define AMX0N_AMX0N__ADC0N16 0x10 ///< Select ADC0N.16.              
 144      =5  #define AMX0N_AMX0N__ADC0N17 0x11 ///< Select ADC0N.17.              
 145      =5  #define AMX0N_AMX0N__ADC0N18 0x12 ///< Select ADC0N.18.              
 146      =5  #define AMX0N_AMX0N__ADC0N19 0x13 ///< Select ADC0N.19.              
 147      =5  #define AMX0N_AMX0N__ADC0N20 0x14 ///< Select ADC0N.20.              
 148      =5  #define AMX0N_AMX0N__ADC0N21 0x15 ///< Select ADC0N.21.              
 149      =5  #define AMX0N_AMX0N__ADC0N22 0x16 ///< Select ADC0N.22.              
 150      =5  #define AMX0N_AMX0N__ADC0N23 0x17 ///< Select ADC0N.23.              
 151      =5  #define AMX0N_AMX0N__ADC0N24 0x18 ///< Select ADC0N.24.              
 152      =5  #define AMX0N_AMX0N__ADC0N25 0x19 ///< Select ADC0N.25.              
 153      =5  #define AMX0N_AMX0N__ADC0N26 0x1A ///< Select ADC0N.26.              
 154      =5  #define AMX0N_AMX0N__ADC0N27 0x1B ///< Select ADC0N.27.              
 155      =5  #define AMX0N_AMX0N__ADC0N28 0x1C ///< Select ADC0N.28.              
 156      =5  #define AMX0N_AMX0N__ADC0N29 0x1D ///< Select ADC0N.29.              
 157      =5  #define AMX0N_AMX0N__VREF    0x1E ///< Internal Voltage Reference.   
 158      =5  #define AMX0N_AMX0N__GND     0x1F ///< Ground (single-ended mode).   
 159      =5  #define AMX0N_AMX0N__ADC0N32 0x20 ///< Select ADC0N.32.              
 160      =5  #define AMX0N_AMX0N__ADC0N33 0x21 ///< Select ADC0N.33.              
 161      =5  #define AMX0N_AMX0N__ADC0N34 0x22 ///< Select ADC0N.34.              
 162      =5                                                                       
 163      =5  //------------------------------------------------------------------------------
 164      =5  // AMX0P Enums (AMUX0 Positive Multiplexer Selection @ 0xBB)
 165      =5  //------------------------------------------------------------------------------
 166      =5  #define AMX0P_AMX0P__FMASK   0x3F ///< AMUX0 Positive Input Selection
 167      =5  #define AMX0P_AMX0P__SHIFT   0x00 ///< AMUX0 Positive Input Selection
 168      =5  #define AMX0P_AMX0P__ADC0P0  0x00 ///< Select ADC0P.0.               
 169      =5  #define AMX0P_AMX0P__ADC0P1  0x01 ///< Select ADC0P.1.               
 170      =5  #define AMX0P_AMX0P__ADC0P2  0x02 ///< Select ADC0P.2.               
 171      =5  #define AMX0P_AMX0P__ADC0P3  0x03 ///< Select ADC0P.3.               
 172      =5  #define AMX0P_AMX0P__ADC0P4  0x04 ///< Select ADC0P.4.               
 173      =5  #define AMX0P_AMX0P__ADC0P5  0x05 ///< Select ADC0P.5.               
 174      =5  #define AMX0P_AMX0P__ADC0P6  0x06 ///< Select ADC0P.6.               
 175      =5  #define AMX0P_AMX0P__ADC0P7  0x07 ///< Select ADC0P.7.               
 176      =5  #define AMX0P_AMX0P__ADC0P8  0x08 ///< Select ADC0P.8.               
 177      =5  #define AMX0P_AMX0P__ADC0P9  0x09 ///< Select ADC0P.9.               
 178      =5  #define AMX0P_AMX0P__ADC0P10 0x0A ///< Select ADC0P.10.              
 179      =5  #define AMX0P_AMX0P__ADC0P11 0x0B ///< Select ADC0P.11.              
 180      =5  #define AMX0P_AMX0P__ADC0P12 0x0C ///< Select ADC0P.12.              
 181      =5  #define AMX0P_AMX0P__ADC0P13 0x0D ///< Select ADC0P.13.              
 182      =5  #define AMX0P_AMX0P__ADC0P14 0x0E ///< Select ADC0P.14.              
 183      =5  #define AMX0P_AMX0P__ADC0P15 0x0F ///< Select ADC0P.15.              
 184      =5  #define AMX0P_AMX0P__ADC0P16 0x10 ///< Select ADC0P.16.              
 185      =5  #define AMX0P_AMX0P__ADC0P17 0x11 ///< Select ADC0P.17.              
 186      =5  #define AMX0P_AMX0P__ADC0P18 0x12 ///< Select ADC0P.18.              
 187      =5  #define AMX0P_AMX0P__ADC0P19 0x13 ///< Select ADC0P.19.              
 188      =5  #define AMX0P_AMX0P__ADC0P20 0x14 ///< Select ADC0P.20.              
 189      =5  #define AMX0P_AMX0P__ADC0P21 0x15 ///< Select ADC0P.21.              
 190      =5  #define AMX0P_AMX0P__ADC0P22 0x16 ///< Select ADC0P.22.              
 191      =5  #define AMX0P_AMX0P__ADC0P23 0x17 ///< Select ADC0P.23.              
 192      =5  #define AMX0P_AMX0P__ADC0P24 0x18 ///< Select ADC0P.24.              
 193      =5  #define AMX0P_AMX0P__ADC0P25 0x19 ///< Select ADC0P.25.              
 194      =5  #define AMX0P_AMX0P__ADC0P26 0x1A ///< Select ADC0P.26.              
 195      =5  #define AMX0P_AMX0P__ADC0P27 0x1B ///< Select ADC0P.27.              
 196      =5  #define AMX0P_AMX0P__ADC0P28 0x1C ///< Select ADC0P.28.              
 197      =5  #define AMX0P_AMX0P__ADC0P29 0x1D ///< Select ADC0P.29.              
 198      =5  #define AMX0P_AMX0P__TEMP    0x1E ///< Temperature sensor.           
 199      =5  #define AMX0P_AMX0P__VDD     0x1F ///< VDD Supply Voltage.           
 200      =5  #define AMX0P_AMX0P__ADC0P32 0x20 ///< Select ADC0P.32.              
 201      =5  #define AMX0P_AMX0P__ADC0P33 0x21 ///< Select ADC0P.33.              
 202      =5  #define AMX0P_AMX0P__ADC0P34 0x22 ///< Select ADC0P.34.              
 203      =5                                                                       
 204      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 23  

 205      =5  // ACC Enums (Accumulator @ 0xE0)
 206      =5  //------------------------------------------------------------------------------
 207      =5  #define ACC_ACC__FMASK 0xFF ///< Accumulator
 208      =5  #define ACC_ACC__SHIFT 0x00 ///< Accumulator
 209      =5                                              
 210      =5  //------------------------------------------------------------------------------
 211      =5  // B Enums (B Register @ 0xF0)
 212      =5  //------------------------------------------------------------------------------
 213      =5  #define B_B__FMASK 0xFF ///< B Register
 214      =5  #define B_B__SHIFT 0x00 ///< B Register
 215      =5                                         
 216      =5  //------------------------------------------------------------------------------
 217      =5  // DPH Enums (Data Pointer High @ 0x83)
 218      =5  //------------------------------------------------------------------------------
 219      =5  #define DPH_DPH__FMASK 0xFF ///< Data Pointer High
 220      =5  #define DPH_DPH__SHIFT 0x00 ///< Data Pointer High
 221      =5                                                    
 222      =5  //------------------------------------------------------------------------------
 223      =5  // DPL Enums (Data Pointer Low @ 0x82)
 224      =5  //------------------------------------------------------------------------------
 225      =5  #define DPL_DPL__FMASK 0xFF ///< Data Pointer Low
 226      =5  #define DPL_DPL__SHIFT 0x00 ///< Data Pointer Low
 227      =5                                                   
 228      =5  //------------------------------------------------------------------------------
 229      =5  // PFE0CN Enums (Prefetch Engine Control @ 0xAF)
 230      =5  //------------------------------------------------------------------------------
 231      =5  #define PFE0CN_FLBWE__BMASK                0x01 ///< Flash Block Write Enable                      
 232      =5  #define PFE0CN_FLBWE__SHIFT                0x00 ///< Flash Block Write Enable                      
 233      =5  #define PFE0CN_FLBWE__BLOCK_WRITE_DISABLED 0x00 ///< Each byte of a firmware flash write is written
 234      =5                                                  ///< individually.                                 
 235      =5  #define PFE0CN_FLBWE__BLOCK_WRITE_ENABLED  0x01 ///< Flash bytes are written in groups of two.     
 236      =5                                                                                                     
 237      =5  #define PFE0CN_PFEN__BMASK                 0x20 ///< Prefetch Enable                               
 238      =5  #define PFE0CN_PFEN__SHIFT                 0x05 ///< Prefetch Enable                               
 239      =5  #define PFE0CN_PFEN__DISABLED              0x00 ///< Disable the prefetch engine (SYSCLK < 25 MHz).
 240      =5  #define PFE0CN_PFEN__ENABLED               0x20 ///< Enable the prefetch engine (SYSCLK > 25 MHz). 
 241      =5                                                                                                     
 242      =5  //------------------------------------------------------------------------------
 243      =5  // PSW Enums (Program Status Word @ 0xD0)
 244      =5  //------------------------------------------------------------------------------
 245      =5  #define PSW_PARITY__BMASK   0x01 ///< Parity Flag                                       
 246      =5  #define PSW_PARITY__SHIFT   0x00 ///< Parity Flag                                       
 247      =5  #define PSW_PARITY__NOT_SET 0x00 ///< The sum of the 8 bits in the accumulator is even. 
 248      =5  #define PSW_PARITY__SET     0x01 ///< The sum of the 8 bits in the accumulator is odd.  
 249      =5                                                                                          
 250      =5  #define PSW_F1__BMASK       0x02 ///< User Flag 1                                       
 251      =5  #define PSW_F1__SHIFT       0x01 ///< User Flag 1                                       
 252      =5  #define PSW_F1__NOT_SET     0x00 ///< Flag is not set.                                  
 253      =5  #define PSW_F1__SET         0x02 ///< Flag is set.                                      
 254      =5                                                                                          
 255      =5  #define PSW_OV__BMASK       0x04 ///< Overflow Flag                                     
 256      =5  #define PSW_OV__SHIFT       0x02 ///< Overflow Flag                                     
 257      =5  #define PSW_OV__NOT_SET     0x00 ///< An overflow did not occur.                        
 258      =5  #define PSW_OV__SET         0x04 ///< An overflow occurred.                             
 259      =5                                                                                          
 260      =5  #define PSW_RS__FMASK       0x18 ///< Register Bank Select                              
 261      =5  #define PSW_RS__SHIFT       0x03 ///< Register Bank Select                              
 262      =5  #define PSW_RS__BANK0       0x00 ///< Bank 0, Addresses 0x00-0x07                       
 263      =5  #define PSW_RS__BANK1       0x08 ///< Bank 1, Addresses 0x08-0x0F                       
 264      =5  #define PSW_RS__BANK2       0x10 ///< Bank 2, Addresses 0x10-0x17                       
 265      =5  #define PSW_RS__BANK3       0x18 ///< Bank 3, Addresses 0x18-0x1F                       
 266      =5                                                                                          
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 24  

 267      =5  #define PSW_F0__BMASK       0x20 ///< User Flag 0                                       
 268      =5  #define PSW_F0__SHIFT       0x05 ///< User Flag 0                                       
 269      =5  #define PSW_F0__NOT_SET     0x00 ///< Flag is not set.                                  
 270      =5  #define PSW_F0__SET         0x20 ///< Flag is set.                                      
 271      =5                                                                                          
 272      =5  #define PSW_AC__BMASK       0x40 ///< Auxiliary Carry Flag                              
 273      =5  #define PSW_AC__SHIFT       0x06 ///< Auxiliary Carry Flag                              
 274      =5  #define PSW_AC__NOT_SET     0x00 ///< A carry into (addition) or borrow from            
 275      =5                                   ///< (subtraction) the high order nibble did not occur.
 276      =5  #define PSW_AC__SET         0x40 ///< A carry into (addition) or borrow from            
 277      =5                                   ///< (subtraction) the high order nibble occurred.     
 278      =5                                                                                          
 279      =5  #define PSW_CY__BMASK       0x80 ///< Carry Flag                                        
 280      =5  #define PSW_CY__SHIFT       0x07 ///< Carry Flag                                        
 281      =5  #define PSW_CY__NOT_SET     0x00 ///< A carry (addition) or borrow (subtraction) did not
 282      =5                                   ///< occur.                                            
 283      =5  #define PSW_CY__SET         0x80 ///< A carry (addition) or borrow (subtraction)        
 284      =5                                   ///< occurred.                                         
 285      =5                                                                                          
 286      =5  //------------------------------------------------------------------------------
 287      =5  // SP Enums (Stack Pointer @ 0x81)
 288      =5  //------------------------------------------------------------------------------
 289      =5  #define SP_SP__FMASK 0xFF ///< Stack Pointer
 290      =5  #define SP_SP__SHIFT 0x00 ///< Stack Pointer
 291      =5                                              
 292      =5  //------------------------------------------------------------------------------
 293      =5  // CLKSEL Enums (Clock Select @ 0xA9)
 294      =5  //------------------------------------------------------------------------------
 295      =5  #define CLKSEL_CLKSL__FMASK               0x07 ///< System Clock Source Select Bits                   
 296      =5  #define CLKSEL_CLKSL__SHIFT               0x00 ///< System Clock Source Select Bits                   
 297      =5  #define CLKSEL_CLKSL__DIVIDED_HFOSC_DIV_4 0x00 ///< Clock (SYSCLK) derived from the Internal High-    
 298      =5                                                 ///< Frequency Oscillator / 4 and scaled per the IFCN  
 299      =5                                                 ///< bits in register OSCICN.                          
 300      =5  #define CLKSEL_CLKSL__EXTOSC              0x01 ///< Clock (SYSCLK) derived from the External          
 301      =5                                                 ///< Oscillator circuit.                               
 302      =5  #define CLKSEL_CLKSL__HFOSC_DIV_2         0x02 ///< Clock (SYSCLK) derived from the Internal High-    
 303      =5                                                 ///< Frequency Oscillator / 2.                         
 304      =5  #define CLKSEL_CLKSL__HFOSC               0x03 ///< Clock (SYSCLK) derived from the Internal High-    
 305      =5                                                 ///< Frequency Oscillator.                             
 306      =5  #define CLKSEL_CLKSL__LFOSC               0x04 ///< Clock (SYSCLK) derived from the Internal Low-     
 307      =5                                                 ///< Frequency Oscillator and scaled per the OSCLD bits
 308      =5                                                 ///< in register OSCLCN.                               
 309      =5                                                                                                        
 310      =5  #define CLKSEL_OUTCLK__BMASK              0x08 ///< Crossbar Clock Out Select                         
 311      =5  #define CLKSEL_OUTCLK__SHIFT              0x03 ///< Crossbar Clock Out Select                         
 312      =5  #define CLKSEL_OUTCLK__SYSCLK             0x00 ///< Enabling the Crossbar SYSCLK signal outputs       
 313      =5                                                 ///< SYSCLK.                                           
 314      =5  #define CLKSEL_OUTCLK__SYSCLK_SYNC_IO     0x08 ///< Enabling the Crossbar SYSCLK signal outputs SYSCLK
 315      =5                                                 ///< synchronized with the Port I/O.                   
 316      =5                                                                                                        
 317      =5  #define CLKSEL_USBCLK__FMASK              0x70 ///< USB Clock Source Select Bits                      
 318      =5  #define CLKSEL_USBCLK__SHIFT              0x04 ///< USB Clock Source Select Bits                      
 319      =5  #define CLKSEL_USBCLK__HFOSC              0x00 ///< USB clock (USBCLK) derived from the Internal High-
 320      =5                                                 ///< Frequency Oscillator.                             
 321      =5  #define CLKSEL_USBCLK__HFOSC_DIV_8        0x10 ///< USB clock (USBCLK) derived from the Internal High-
 322      =5                                                 ///< Frequency Oscillator / 8.                         
 323      =5  #define CLKSEL_USBCLK__EXTOSC             0x20 ///< USB clock (USBCLK) derived from the External      
 324      =5                                                 ///< Oscillator.                                       
 325      =5  #define CLKSEL_USBCLK__EXTOSC_DIV_2       0x30 ///< USB clock (USBCLK) derived from the External      
 326      =5                                                 ///< Oscillator / 2.                                   
 327      =5  #define CLKSEL_USBCLK__EXTOSC_DIV_3       0x40 ///< USB clock (USBCLK) derived from the External      
 328      =5                                                 ///< Oscillator / 3.                                   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 25  

 329      =5  #define CLKSEL_USBCLK__EXTOSC_DIV_4       0x50 ///< USB clock (USBCLK) derived from the External      
 330      =5                                                 ///< Oscillator / 4.                                   
 331      =5  #define CLKSEL_USBCLK__LFOSC              0x60 ///< USB clock (USBCLK) derived from the Internal Low- 
 332      =5                                                 ///< Frequency Oscillator.                             
 333      =5                                                                                                        
 334      =5  //------------------------------------------------------------------------------
 335      =5  // CMP0CN0 Enums (Comparator 0 Control 0 @ 0x9B)
 336      =5  //------------------------------------------------------------------------------
 337      =5  #define CMP0CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
 338      =5  #define CMP0CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
 339      =5  #define CMP0CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
 340      =5  #define CMP0CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
 341      =5  #define CMP0CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
 342      =5  #define CMP0CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
 343      =5                                                                                                          
 344      =5  #define CMP0CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
 345      =5  #define CMP0CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
 346      =5  #define CMP0CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
 347      =5  #define CMP0CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
 348      =5  #define CMP0CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
 349      =5  #define CMP0CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
 350      =5                                                                                                          
 351      =5  #define CMP0CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
 352      =5  #define CMP0CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
 353      =5  #define CMP0CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
 354      =5                                                   ///< flag was last cleared.                            
 355      =5  #define CMP0CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
 356      =5                                                                                                          
 357      =5  #define CMP0CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
 358      =5  #define CMP0CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
 359      =5  #define CMP0CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
 360      =5                                                   ///< flag was last cleared.                            
 361      =5  #define CMP0CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
 362      =5                                                                                                          
 363      =5  #define CMP0CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
 364      =5  #define CMP0CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
 365      =5  #define CMP0CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP0P < CP0N.                           
 366      =5  #define CMP0CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP0P > CP0N.                           
 367      =5                                                                                                          
 368      =5  #define CMP0CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
 369      =5  #define CMP0CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
 370      =5  #define CMP0CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
 371      =5  #define CMP0CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
 372      =5                                                                                                          
 373      =5  //------------------------------------------------------------------------------
 374      =5  // CMP0MD Enums (Comparator 0 Mode @ 0x9D)
 375      =5  //------------------------------------------------------------------------------
 376      =5  #define CMP0MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
 377      =5  #define CMP0MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
 378      =5  #define CMP0MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
 379      =5                                               ///< Consumption)                                
 380      =5  #define CMP0MD_CPMD__MODE1              0x01 ///< Mode 1                                      
 381      =5  #define CMP0MD_CPMD__MODE2              0x02 ///< Mode 2                                      
 382      =5  #define CMP0MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
 383      =5                                               ///< Consumption)                                
 384      =5                                                                                                
 385      =5  #define CMP0MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
 386      =5  #define CMP0MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
 387      =5  #define CMP0MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
 388      =5  #define CMP0MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
 389      =5                                                                                                
 390      =5  #define CMP0MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 26  

 391      =5  #define CMP0MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
 392      =5  #define CMP0MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
 393      =5  #define CMP0MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
 394      =5                                                                                                
 395      =5  //------------------------------------------------------------------------------
 396      =5  // CMP0MX Enums (Comparator 0 Multiplexer Selection @ 0x9F)
 397      =5  //------------------------------------------------------------------------------
 398      =5  #define CMP0MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
 399      =5  #define CMP0MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
 400      =5  #define CMP0MX_CMXP__CMP0P0 0x00 ///< External pin CMP0P.0.                  
 401      =5  #define CMP0MX_CMXP__CMP0P1 0x01 ///< External pin CMP0P.1.                  
 402      =5  #define CMP0MX_CMXP__CMP0P2 0x02 ///< External pin CMP0P.2.                  
 403      =5  #define CMP0MX_CMXP__CMP0P3 0x03 ///< External pin CMP0P.3.                  
 404      =5  #define CMP0MX_CMXP__CMP0P4 0x04 ///< External pin CMP0P.4.                  
 405      =5                                                                               
 406      =5  #define CMP0MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
 407      =5  #define CMP0MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
 408      =5  #define CMP0MX_CMXN__CMP0N0 0x00 ///< External pin CMP0N.0.                  
 409      =5  #define CMP0MX_CMXN__CMP0N1 0x10 ///< External pin CMP0N.1.                  
 410      =5  #define CMP0MX_CMXN__CMP0N2 0x20 ///< External pin CMP0N.2.                  
 411      =5  #define CMP0MX_CMXN__CMP0N3 0x30 ///< External pin CMP0N.3.                  
 412      =5  #define CMP0MX_CMXN__CMP0N4 0x40 ///< External pin CMP0N.4.                  
 413      =5                                                                               
 414      =5  //------------------------------------------------------------------------------
 415      =5  // CMP1CN0 Enums (Comparator 1 Control 0 @ 0x9A)
 416      =5  //------------------------------------------------------------------------------
 417      =5  #define CMP1CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
 418      =5  #define CMP1CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
 419      =5  #define CMP1CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
 420      =5  #define CMP1CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
 421      =5  #define CMP1CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
 422      =5  #define CMP1CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
 423      =5                                                                                                          
 424      =5  #define CMP1CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
 425      =5  #define CMP1CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
 426      =5  #define CMP1CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
 427      =5  #define CMP1CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
 428      =5  #define CMP1CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
 429      =5  #define CMP1CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
 430      =5                                                                                                          
 431      =5  #define CMP1CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
 432      =5  #define CMP1CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
 433      =5  #define CMP1CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
 434      =5                                                   ///< flag was last cleared.                            
 435      =5  #define CMP1CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
 436      =5                                                                                                          
 437      =5  #define CMP1CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
 438      =5  #define CMP1CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
 439      =5  #define CMP1CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
 440      =5                                                   ///< flag was last cleared.                            
 441      =5  #define CMP1CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
 442      =5                                                                                                          
 443      =5  #define CMP1CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
 444      =5  #define CMP1CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
 445      =5  #define CMP1CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP1P < CP1N.                           
 446      =5  #define CMP1CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP1P > CP1N.                           
 447      =5                                                                                                          
 448      =5  #define CMP1CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
 449      =5  #define CMP1CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
 450      =5  #define CMP1CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
 451      =5  #define CMP1CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
 452      =5                                                                                                          
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 27  

 453      =5  //------------------------------------------------------------------------------
 454      =5  // CMP1MD Enums (Comparator 1 Mode @ 0x9C)
 455      =5  //------------------------------------------------------------------------------
 456      =5  #define CMP1MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
 457      =5  #define CMP1MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
 458      =5  #define CMP1MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
 459      =5                                               ///< Consumption)                                
 460      =5  #define CMP1MD_CPMD__MODE1              0x01 ///< Mode 1                                      
 461      =5  #define CMP1MD_CPMD__MODE2              0x02 ///< Mode 2                                      
 462      =5  #define CMP1MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
 463      =5                                               ///< Consumption)                                
 464      =5                                                                                                
 465      =5  #define CMP1MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
 466      =5  #define CMP1MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
 467      =5  #define CMP1MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
 468      =5  #define CMP1MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
 469      =5                                                                                                
 470      =5  #define CMP1MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
 471      =5  #define CMP1MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
 472      =5  #define CMP1MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
 473      =5  #define CMP1MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
 474      =5                                                                                                
 475      =5  //------------------------------------------------------------------------------
 476      =5  // CMP1MX Enums (Comparator 1 Multiplexer Selection @ 0x9E)
 477      =5  //------------------------------------------------------------------------------
 478      =5  #define CMP1MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
 479      =5  #define CMP1MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
 480      =5  #define CMP1MX_CMXP__CMP1P0 0x00 ///< External pin CMP1P.0.                  
 481      =5  #define CMP1MX_CMXP__CMP1P1 0x01 ///< External pin CMP1P.1.                  
 482      =5  #define CMP1MX_CMXP__CMP1P2 0x02 ///< External pin CMP1P.2.                  
 483      =5  #define CMP1MX_CMXP__CMP1P3 0x03 ///< External pin CMP1P.3.                  
 484      =5  #define CMP1MX_CMXP__CMP1P4 0x04 ///< External pin CMP1P.4.                  
 485      =5                                                                               
 486      =5  #define CMP1MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
 487      =5  #define CMP1MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
 488      =5  #define CMP1MX_CMXN__CMP1N0 0x00 ///< External pin CMP1N.0.                  
 489      =5  #define CMP1MX_CMXN__CMP1N1 0x10 ///< External pin CMP1N.1.                  
 490      =5  #define CMP1MX_CMXN__CMP1N2 0x20 ///< External pin CMP1N.2.                  
 491      =5  #define CMP1MX_CMXN__CMP1N3 0x30 ///< External pin CMP1N.3.                  
 492      =5  #define CMP1MX_CMXN__CMP1N4 0x40 ///< External pin CMP1N.4.                  
 493      =5                                                                               
 494      =5  //------------------------------------------------------------------------------
 495      =5  // IT01CF Enums (INT0/INT1 Configuration @ 0xE4)
 496      =5  //------------------------------------------------------------------------------
 497      =5  #define IT01CF_IN0SL__FMASK       0x07 ///< INT0 Port Pin Selection   
 498      =5  #define IT01CF_IN0SL__SHIFT       0x00 ///< INT0 Port Pin Selection   
 499      =5  #define IT01CF_IN0SL__P0_0        0x00 ///< Select P0.0.              
 500      =5  #define IT01CF_IN0SL__P0_1        0x01 ///< Select P0.1.              
 501      =5  #define IT01CF_IN0SL__P0_2        0x02 ///< Select P0.2.              
 502      =5  #define IT01CF_IN0SL__P0_3        0x03 ///< Select P0.3.              
 503      =5  #define IT01CF_IN0SL__P0_4        0x04 ///< Select P0.4.              
 504      =5  #define IT01CF_IN0SL__P0_5        0x05 ///< Select P0.5.              
 505      =5  #define IT01CF_IN0SL__P0_6        0x06 ///< Select P0.6.              
 506      =5  #define IT01CF_IN0SL__P0_7        0x07 ///< Select P0.7.              
 507      =5                                                                        
 508      =5  #define IT01CF_IN0PL__BMASK       0x08 ///< INT0 Polarity             
 509      =5  #define IT01CF_IN0PL__SHIFT       0x03 ///< INT0 Polarity             
 510      =5  #define IT01CF_IN0PL__ACTIVE_LOW  0x00 ///< INT0 input is active low. 
 511      =5  #define IT01CF_IN0PL__ACTIVE_HIGH 0x08 ///< INT0 input is active high.
 512      =5                                                                        
 513      =5  #define IT01CF_IN1SL__FMASK       0x70 ///< INT1 Port Pin Selection   
 514      =5  #define IT01CF_IN1SL__SHIFT       0x04 ///< INT1 Port Pin Selection   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 28  

 515      =5  #define IT01CF_IN1SL__P0_0        0x00 ///< Select P0.0.              
 516      =5  #define IT01CF_IN1SL__P0_1        0x10 ///< Select P0.1.              
 517      =5  #define IT01CF_IN1SL__P0_2        0x20 ///< Select P0.2.              
 518      =5  #define IT01CF_IN1SL__P0_3        0x30 ///< Select P0.3.              
 519      =5  #define IT01CF_IN1SL__P0_4        0x40 ///< Select P0.4.              
 520      =5  #define IT01CF_IN1SL__P0_5        0x50 ///< Select P0.5.              
 521      =5  #define IT01CF_IN1SL__P0_6        0x60 ///< Select P0.6.              
 522      =5  #define IT01CF_IN1SL__P0_7        0x70 ///< Select P0.7.              
 523      =5                                                                        
 524      =5  #define IT01CF_IN1PL__BMASK       0x80 ///< INT1 Polarity             
 525      =5  #define IT01CF_IN1PL__SHIFT       0x07 ///< INT1 Polarity             
 526      =5  #define IT01CF_IN1PL__ACTIVE_LOW  0x00 ///< INT1 input is active low. 
 527      =5  #define IT01CF_IN1PL__ACTIVE_HIGH 0x80 ///< INT1 input is active high.
 528      =5                                                                        
 529      =5  //------------------------------------------------------------------------------
 530      =5  // XOSC0CN Enums (External Oscillator Control @ 0xB1)
 531      =5  //------------------------------------------------------------------------------
 532      =5  #define XOSC0CN_XFCN__FMASK           0x07 ///< External Oscillator Frequency Control            
 533      =5  #define XOSC0CN_XFCN__SHIFT           0x00 ///< External Oscillator Frequency Control            
 534      =5  #define XOSC0CN_XFCN__MODE0           0x00 ///< Select external oscillator mode 0: Crystal       
 535      =5                                             ///< frequency <= 20 kHz, RC/C frequency <= 25 kHz, C 
 536      =5                                             ///< mode K factor = 0.87.                            
 537      =5  #define XOSC0CN_XFCN__MODE1           0x01 ///< Select external oscillator mode 1: 20 kHz <      
 538      =5                                             ///< Crystal frequency <= 58 kHz, 25 kHz < RC/C       
 539      =5                                             ///< frequency <= 50 kHz, C mode K factor = 2.6.      
 540      =5  #define XOSC0CN_XFCN__MODE2           0x02 ///< Select external oscillator mode 2: 58 kHz <      
 541      =5                                             ///< Crystal frequency <= 155 kHz, 50 kHz < RC/C      
 542      =5                                             ///< frequency <= 100 kHz, C mode K factor = 7.7.     
 543      =5  #define XOSC0CN_XFCN__MODE3           0x03 ///< Select external oscillator mode 3: 155 kHz <     
 544      =5                                             ///< Crystal frequency <= 415 kHz, 100 kHz < RC/C     
 545      =5                                             ///< frequency <= 200 kHz, C mode K factor = 22.      
 546      =5  #define XOSC0CN_XFCN__MODE4           0x04 ///< Select external oscillator mode 4: 415 kHz <     
 547      =5                                             ///< Crystal frequency <= 1.1 MHz, 200 kHz < RC/C     
 548      =5                                             ///< frequency <= 400 kHz, C mode K factor = 65.      
 549      =5  #define XOSC0CN_XFCN__MODE5           0x05 ///< Select external oscillator mode 5: 1.1 MHz <     
 550      =5                                             ///< Crystal frequency <= 3.1 MHz, 400 kHz < RC/C     
 551      =5                                             ///< frequency <= 800 kHz, C mode K factor = 180.     
 552      =5  #define XOSC0CN_XFCN__MODE6           0x06 ///< Select external oscillator mode 6: 3.1 MHz <     
 553      =5                                             ///< Crystal frequency <= 8.2 kHz, 800 kHz < RC/C     
 554      =5                                             ///< frequency <= 1.6 MHz, C mode K factor = 664.     
 555      =5  #define XOSC0CN_XFCN__MODE7           0x07 ///< Select external oscillator mode 7: 8.2 MHz <     
 556      =5                                             ///< Crystal frequency <= 25 MHz, 1.6 MHz < RC/C      
 557      =5                                             ///< frequency <= 3.2 MHz, C mode K factor = 1590.    
 558      =5                                                                                                   
 559      =5  #define XOSC0CN_XOSCMD__FMASK         0x70 ///< External Oscillator Mode                         
 560      =5  #define XOSC0CN_XOSCMD__SHIFT         0x04 ///< External Oscillator Mode                         
 561      =5  #define XOSC0CN_XOSCMD__DISABLED      0x00 ///< External Oscillator circuit disabled.            
 562      =5  #define XOSC0CN_XOSCMD__CMOS          0x20 ///< External CMOS Clock Mode.                        
 563      =5  #define XOSC0CN_XOSCMD__CMOS_DIV_2    0x30 ///< External CMOS Clock Mode with divide by 2 stage. 
 564      =5  #define XOSC0CN_XOSCMD__RC_DIV_2      0x40 ///< RC Oscillator Mode with divide by 2 stage.       
 565      =5  #define XOSC0CN_XOSCMD__C_DIV_2       0x50 ///< Capacitor Oscillator Mode with divide by 2 stage.
 566      =5  #define XOSC0CN_XOSCMD__CRYSTAL       0x60 ///< Crystal Oscillator Mode.                         
 567      =5  #define XOSC0CN_XOSCMD__CRYSTAL_DIV_2 0x70 ///< Crystal Oscillator Mode with divide by 2 stage.  
 568      =5                                                                                                   
 569      =5  #define XOSC0CN_XCLKVLD__BMASK        0x80 ///< External Oscillator Valid Flag                   
 570      =5  #define XOSC0CN_XCLKVLD__SHIFT        0x07 ///< External Oscillator Valid Flag                   
 571      =5  #define XOSC0CN_XCLKVLD__NOT_SET      0x00 ///< External Oscillator is unused or not yet stable. 
 572      =5  #define XOSC0CN_XCLKVLD__SET          0x80 ///< External Oscillator is running and stable.       
 573      =5                                                                                                   
 574      =5  //------------------------------------------------------------------------------
 575      =5  // FLKEY Enums (Flash Lock and Key @ 0xB7)
 576      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 29  

 577      =5  #define FLKEY_FLKEY__FMASK    0xFF ///< Flash Lock and Key                             
 578      =5  #define FLKEY_FLKEY__SHIFT    0x00 ///< Flash Lock and Key                             
 579      =5  #define FLKEY_FLKEY__LOCKED   0x00 ///< Flash is write/erase locked.                   
 580      =5  #define FLKEY_FLKEY__FIRST    0x01 ///< The first key code has been written (0xA5).    
 581      =5  #define FLKEY_FLKEY__UNLOCKED 0x02 ///< Flash is unlocked (writes/erases allowed).     
 582      =5  #define FLKEY_FLKEY__DISABLED 0x03 ///< Flash writes/erases are disabled until the next
 583      =5                                     ///< reset.                                         
 584      =5  #define FLKEY_FLKEY__KEY1     0xA5 ///< Flash writes and erases are enabled by writing 
 585      =5                                     ///< 0xA5 followed by 0xF1 to the FLKEY register.   
 586      =5  #define FLKEY_FLKEY__KEY2     0xF1 ///< Flash writes and erases are enabled by writing 
 587      =5                                     ///< 0xA5 followed by 0xF1 to the FLKEY register.   
 588      =5                                                                                         
 589      =5  //------------------------------------------------------------------------------
 590      =5  // FLSCL Enums (Flash Scale @ 0xB6)
 591      =5  //------------------------------------------------------------------------------
 592      =5  #define FLSCL_FLRT__BMASK               0x10 ///< Flash Read Timing                       
 593      =5  #define FLSCL_FLRT__SHIFT               0x04 ///< Flash Read Timing                       
 594      =5  #define FLSCL_FLRT__SYSCLK_BELOW_25_MHZ 0x00 ///< SYSCLK <= 25 MHz.                       
 595      =5  #define FLSCL_FLRT__SYSCLK_BELOW_48_MHZ 0x10 ///< SYSCLK <= 48 MHz.                       
 596      =5                                                                                            
 597      =5  #define FLSCL_FOSE__BMASK               0x80 ///< Flash One-Shot Enable                   
 598      =5  #define FLSCL_FOSE__SHIFT               0x07 ///< Flash One-Shot Enable                   
 599      =5  #define FLSCL_FOSE__DISABLED            0x00 ///< Disable the flash one-shot.             
 600      =5  #define FLSCL_FOSE__ENABLED             0x80 ///< Enable the flash one-shot (recommended).
 601      =5                                                                                            
 602      =5  //------------------------------------------------------------------------------
 603      =5  // PSCTL Enums (Program Store Control @ 0x8F)
 604      =5  //------------------------------------------------------------------------------
 605      =5  #define PSCTL_PSWE__BMASK          0x01 ///< Program Store Write Enable                      
 606      =5  #define PSCTL_PSWE__SHIFT          0x00 ///< Program Store Write Enable                      
 607      =5  #define PSCTL_PSWE__WRITE_DISABLED 0x00 ///< Writes to flash program memory disabled.        
 608      =5  #define PSCTL_PSWE__WRITE_ENABLED  0x01 ///< Writes to flash program memory enabled; the MOVX
 609      =5                                          ///< write instruction targets flash memory.         
 610      =5                                                                                               
 611      =5  #define PSCTL_PSEE__BMASK          0x02 ///< Program Store Erase Enable                      
 612      =5  #define PSCTL_PSEE__SHIFT          0x01 ///< Program Store Erase Enable                      
 613      =5  #define PSCTL_PSEE__ERASE_DISABLED 0x00 ///< Flash program memory erasure disabled.          
 614      =5  #define PSCTL_PSEE__ERASE_ENABLED  0x02 ///< Flash program memory erasure enabled.           
 615      =5                                                                                               
 616      =5  //------------------------------------------------------------------------------
 617      =5  // HFO0CAL Enums (High Frequency Oscillator Calibration @ 0xB3)
 618      =5  //------------------------------------------------------------------------------
 619      =5  #define HFO0CAL_OSCICL__FMASK 0x7F ///< Internal Oscillator Calibration
 620      =5  #define HFO0CAL_OSCICL__SHIFT 0x00 ///< Internal Oscillator Calibration
 621      =5                                                                         
 622      =5  //------------------------------------------------------------------------------
 623      =5  // HFO0CN Enums (High Frequency Oscillator Control @ 0xB2)
 624      =5  //------------------------------------------------------------------------------
 625      =5  #define HFO0CN_IFCN__FMASK        0x03 ///< Oscillator Frequency Divider Control              
 626      =5  #define HFO0CN_IFCN__SHIFT        0x00 ///< Oscillator Frequency Divider Control              
 627      =5  #define HFO0CN_IFCN__SYSCLK_DIV_8 0x00 ///< SYSCLK can be derived from Internal H-F Oscillator
 628      =5                                         ///< divided by 8 (1.5 MHz).                           
 629      =5  #define HFO0CN_IFCN__SYSCLK_DIV_4 0x01 ///< SYSCLK can be derived from Internal H-F Oscillator
 630      =5                                         ///< divided by 4 (3 MHz).                             
 631      =5  #define HFO0CN_IFCN__SYSCLK_DIV_2 0x02 ///< SYSCLK can be derived from Internal H-F Oscillator
 632      =5                                         ///< divided by 2 (6 MHz).                             
 633      =5  #define HFO0CN_IFCN__SYSCLK_DIV_1 0x03 ///< SYSCLK can be derived from Internal H-F Oscillator
 634      =5                                         ///< divided by 1 (12 MHz).                            
 635      =5                                                                                                
 636      =5  #define HFO0CN_SUSPEND__BMASK     0x20 ///< Oscillator Suspend Enable                         
 637      =5  #define HFO0CN_SUSPEND__SHIFT     0x05 ///< Oscillator Suspend Enable                         
 638      =5  #define HFO0CN_SUSPEND__DISABLED  0x00 ///< The internal oscillator is not in suspend mode.   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 30  

 639      =5  #define HFO0CN_SUSPEND__ENABLED   0x20 ///< Place the internal oscillator in suspend mode.    
 640      =5                                                                                                
 641      =5  #define HFO0CN_IFRDY__BMASK       0x40 ///< Oscillator Frequency Ready Flag                   
 642      =5  #define HFO0CN_IFRDY__SHIFT       0x06 ///< Oscillator Frequency Ready Flag                   
 643      =5  #define HFO0CN_IFRDY__NOT_SET     0x00 ///< The Internal High Frequency Oscillator is not     
 644      =5                                         ///< running at the programmed frequency.              
 645      =5  #define HFO0CN_IFRDY__SET         0x40 ///< The Internal High Frequency Oscillator is running 
 646      =5                                         ///< at the programmed frequency.                      
 647      =5                                                                                                
 648      =5  #define HFO0CN_IOSCEN__BMASK      0x80 ///< Oscillator Enable                                 
 649      =5  #define HFO0CN_IOSCEN__SHIFT      0x07 ///< Oscillator Enable                                 
 650      =5  #define HFO0CN_IOSCEN__DISABLED   0x00 ///< Disable the High Frequency Oscillator.            
 651      =5  #define HFO0CN_IOSCEN__ENABLED    0x80 ///< Enable the High Frequency Oscillator.             
 652      =5                                                                                                
 653      =5  //------------------------------------------------------------------------------
 654      =5  // EIE1 Enums (Extended Interrupt Enable 1 @ 0xE6)
 655      =5  //------------------------------------------------------------------------------
 656      =5  #define EIE1_ESMB0__BMASK     0x01 ///< SMBus (SMB0) Interrupt Enable                     
 657      =5  #define EIE1_ESMB0__SHIFT     0x00 ///< SMBus (SMB0) Interrupt Enable                     
 658      =5  #define EIE1_ESMB0__DISABLED  0x00 ///< Disable all SMB0 interrupts.                      
 659      =5  #define EIE1_ESMB0__ENABLED   0x01 ///< Enable interrupt requests generated by SMB0.      
 660      =5                                                                                            
 661      =5  #define EIE1_EUSB0__BMASK     0x02 ///< USB (USB0) Interrupt Enable                       
 662      =5  #define EIE1_EUSB0__SHIFT     0x01 ///< USB (USB0) Interrupt Enable                       
 663      =5  #define EIE1_EUSB0__DISABLED  0x00 ///< Disable all USB0 interrupts.                      
 664      =5  #define EIE1_EUSB0__ENABLED   0x02 ///< Enable interrupt requests generated by USB0.      
 665      =5                                                                                            
 666      =5  #define EIE1_EWADC0__BMASK    0x04 ///< ADC0 Window Comparison Interrupt Enable           
 667      =5  #define EIE1_EWADC0__SHIFT    0x02 ///< ADC0 Window Comparison Interrupt Enable           
 668      =5  #define EIE1_EWADC0__DISABLED 0x00 ///< Disable ADC0 Window Comparison interrupt.         
 669      =5  #define EIE1_EWADC0__ENABLED  0x04 ///< Enable interrupt requests generated by ADC0 Window
 670      =5                                     ///< Compare flag (ADWINT).                            
 671      =5                                                                                            
 672      =5  #define EIE1_EADC0__BMASK     0x08 ///< ADC0 Conversion Complete Interrupt Enable         
 673      =5  #define EIE1_EADC0__SHIFT     0x03 ///< ADC0 Conversion Complete Interrupt Enable         
 674      =5  #define EIE1_EADC0__DISABLED  0x00 ///< Disable ADC0 Conversion Complete interrupt.       
 675      =5  #define EIE1_EADC0__ENABLED   0x08 ///< Enable interrupt requests generated by the ADINT  
 676      =5                                     ///< flag.                                             
 677      =5                                                                                            
 678      =5  #define EIE1_EPCA0__BMASK     0x10 ///< Programmable Counter Array (PCA0) Interrupt Enable
 679      =5  #define EIE1_EPCA0__SHIFT     0x04 ///< Programmable Counter Array (PCA0) Interrupt Enable
 680      =5  #define EIE1_EPCA0__DISABLED  0x00 ///< Disable all PCA0 interrupts.                      
 681      =5  #define EIE1_EPCA0__ENABLED   0x10 ///< Enable interrupt requests generated by PCA0.      
 682      =5                                                                                            
 683      =5  #define EIE1_ECP0__BMASK      0x20 ///< Comparator0 (CP0) Interrupt Enable                
 684      =5  #define EIE1_ECP0__SHIFT      0x05 ///< Comparator0 (CP0) Interrupt Enable                
 685      =5  #define EIE1_ECP0__DISABLED   0x00 ///< Disable CP0 interrupts.                           
 686      =5  #define EIE1_ECP0__ENABLED    0x20 ///< Enable interrupt requests generated by the        
 687      =5                                     ///< comparator 0 CPRIF or CPFIF flags.                
 688      =5                                                                                            
 689      =5  #define EIE1_ECP1__BMASK      0x40 ///< Comparator1 (CP1) Interrupt Enable                
 690      =5  #define EIE1_ECP1__SHIFT      0x06 ///< Comparator1 (CP1) Interrupt Enable                
 691      =5  #define EIE1_ECP1__DISABLED   0x00 ///< Disable CP1 interrupts.                           
 692      =5  #define EIE1_ECP1__ENABLED    0x40 ///< Enable interrupt requests generated by the        
 693      =5                                     ///< comparator 1 CPRIF or CPFIF flags.                
 694      =5                                                                                            
 695      =5  #define EIE1_ET3__BMASK       0x80 ///< Timer 3 Interrupt Enable                          
 696      =5  #define EIE1_ET3__SHIFT       0x07 ///< Timer 3 Interrupt Enable                          
 697      =5  #define EIE1_ET3__DISABLED    0x00 ///< Disable Timer 3 interrupts.                       
 698      =5  #define EIE1_ET3__ENABLED     0x80 ///< Enable interrupt requests generated by the TF3L or
 699      =5                                     ///< TF3H flags.                                       
 700      =5                                                                                            
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 31  

 701      =5  //------------------------------------------------------------------------------
 702      =5  // EIE2 Enums (Extended Interrupt Enable 2 @ 0xE7)
 703      =5  //------------------------------------------------------------------------------
 704      =5  #define EIE2_EVBUS__BMASK    0x01 ///< VBUS Level Interrupt Enable                       
 705      =5  #define EIE2_EVBUS__SHIFT    0x00 ///< VBUS Level Interrupt Enable                       
 706      =5  #define EIE2_EVBUS__DISABLED 0x00 ///< Disable all VBUS interrupts.                      
 707      =5  #define EIE2_EVBUS__ENABLED  0x01 ///< Enable interrupt requests generated by VBUS level 
 708      =5                                    ///< sense.                                            
 709      =5                                                                                           
 710      =5  #define EIE2_ES1__BMASK      0x02 ///< UART1 Interrupt Enable                            
 711      =5  #define EIE2_ES1__SHIFT      0x01 ///< UART1 Interrupt Enable                            
 712      =5  #define EIE2_ES1__DISABLED   0x00 ///< Disable UART1 interrupt.                          
 713      =5  #define EIE2_ES1__ENABLED    0x02 ///< Enable UART1 interrupt.                           
 714      =5                                                                                           
 715      =5  #define EIE2_ESMB1__BMASK    0x08 ///< SMBus1 Interrupt Enable                           
 716      =5  #define EIE2_ESMB1__SHIFT    0x03 ///< SMBus1 Interrupt Enable                           
 717      =5  #define EIE2_ESMB1__DISABLED 0x00 ///< Disable all SMB1 interrupts.                      
 718      =5  #define EIE2_ESMB1__ENABLED  0x08 ///< Enable interrupt requests generated by SMB1.      
 719      =5                                                                                           
 720      =5  #define EIE2_ET4__BMASK      0x10 ///< Timer 4 Interrupt Enable                          
 721      =5  #define EIE2_ET4__SHIFT      0x04 ///< Timer 4 Interrupt Enable                          
 722      =5  #define EIE2_ET4__DISABLED   0x00 ///< Disable Timer 4interrupts.                        
 723      =5  #define EIE2_ET4__ENABLED    0x10 ///< Enable interrupt requests generated by the TF4L or
 724      =5                                    ///< TF4H flags.                                       
 725      =5                                                                                           
 726      =5  #define EIE2_ET5__BMASK      0x20 ///< Timer 5 Interrupt Enable                          
 727      =5  #define EIE2_ET5__SHIFT      0x05 ///< Timer 5 Interrupt Enable                          
 728      =5  #define EIE2_ET5__DISABLED   0x00 ///< Disable Timer 5 interrupts.                       
 729      =5  #define EIE2_ET5__ENABLED    0x20 ///< Enable interrupt requests generated by the TF5L or
 730      =5                                    ///< TF5H flags.                                       
 731      =5                                                                                           
 732      =5  //------------------------------------------------------------------------------
 733      =5  // EIP1 Enums (Extended Interrupt Priority 1 @ 0xF6)
 734      =5  //------------------------------------------------------------------------------
 735      =5  #define EIP1_PSMB0__BMASK  0x01 ///< SMBus (SMB0) Interrupt Priority Control                     
 736      =5  #define EIP1_PSMB0__SHIFT  0x00 ///< SMBus (SMB0) Interrupt Priority Control                     
 737      =5  #define EIP1_PSMB0__LOW    0x00 ///< SMB0 interrupt set to low priority level.                   
 738      =5  #define EIP1_PSMB0__HIGH   0x01 ///< SMB0 interrupt set to high priority level.                  
 739      =5                                                                                                   
 740      =5  #define EIP1_PUSB0__BMASK  0x02 ///< USB (USB0) Interrupt Priority Control                       
 741      =5  #define EIP1_PUSB0__SHIFT  0x01 ///< USB (USB0) Interrupt Priority Control                       
 742      =5  #define EIP1_PUSB0__LOW    0x00 ///< USB0 interrupt set to low priority level.                   
 743      =5  #define EIP1_PUSB0__HIGH   0x02 ///< USB0 interrupt set to high priority level.                  
 744      =5                                                                                                   
 745      =5  #define EIP1_PWADC0__BMASK 0x04 ///< ADC0 Window Comparator Interrupt Priority Control           
 746      =5  #define EIP1_PWADC0__SHIFT 0x02 ///< ADC0 Window Comparator Interrupt Priority Control           
 747      =5  #define EIP1_PWADC0__LOW   0x00 ///< ADC0 Window interrupt set to low priority level.            
 748      =5  #define EIP1_PWADC0__HIGH  0x04 ///< ADC0 Window interrupt set to high priority level.           
 749      =5                                                                                                   
 750      =5  #define EIP1_PADC0__BMASK  0x08 ///< ADC0 Conversion Complete Interrupt Priority Control         
 751      =5  #define EIP1_PADC0__SHIFT  0x03 ///< ADC0 Conversion Complete Interrupt Priority Control         
 752      =5  #define EIP1_PADC0__LOW    0x00 ///< ADC0 Conversion Complete interrupt set to low               
 753      =5                                  ///< priority level.                                             
 754      =5  #define EIP1_PADC0__HIGH   0x08 ///< ADC0 Conversion Complete interrupt set to high              
 755      =5                                  ///< priority level.                                             
 756      =5                                                                                                   
 757      =5  #define EIP1_PPCA0__BMASK  0x10 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
 758      =5  #define EIP1_PPCA0__SHIFT  0x04 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
 759      =5  #define EIP1_PPCA0__LOW    0x00 ///< PCA0 interrupt set to low priority level.                   
 760      =5  #define EIP1_PPCA0__HIGH   0x10 ///< PCA0 interrupt set to high priority level.                  
 761      =5                                                                                                   
 762      =5  #define EIP1_PCP0__BMASK   0x20 ///< Comparator0 (CP0) Interrupt Priority Control                
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 32  

 763      =5  #define EIP1_PCP0__SHIFT   0x05 ///< Comparator0 (CP0) Interrupt Priority Control                
 764      =5  #define EIP1_PCP0__LOW     0x00 ///< CP0 interrupt set to low priority level.                    
 765      =5  #define EIP1_PCP0__HIGH    0x20 ///< CP0 interrupt set to high priority level.                   
 766      =5                                                                                                   
 767      =5  #define EIP1_PCP1__BMASK   0x40 ///< Comparator1 (CP1) Interrupt Priority Control                
 768      =5  #define EIP1_PCP1__SHIFT   0x06 ///< Comparator1 (CP1) Interrupt Priority Control                
 769      =5  #define EIP1_PCP1__LOW     0x00 ///< CP1 interrupt set to low priority level.                    
 770      =5  #define EIP1_PCP1__HIGH    0x40 ///< CP1 interrupt set to high priority level.                   
 771      =5                                                                                                   
 772      =5  #define EIP1_PT3__BMASK    0x80 ///< Timer 3 Interrupt Priority Control                          
 773      =5  #define EIP1_PT3__SHIFT    0x07 ///< Timer 3 Interrupt Priority Control                          
 774      =5  #define EIP1_PT3__LOW      0x00 ///< Timer 3 interrupts set to low priority level.               
 775      =5  #define EIP1_PT3__HIGH     0x80 ///< Timer 3 interrupts set to high priority level.              
 776      =5                                                                                                   
 777      =5  //------------------------------------------------------------------------------
 778      =5  // EIP2 Enums (Extended Interrupt Priority 2 @ 0xF7)
 779      =5  //------------------------------------------------------------------------------
 780      =5  #define EIP2_PVBUS__BMASK 0x01 ///< VBUS Level Interrupt Priority Control        
 781      =5  #define EIP2_PVBUS__SHIFT 0x00 ///< VBUS Level Interrupt Priority Control        
 782      =5  #define EIP2_PVBUS__LOW   0x00 ///< VBUS interrupt set to low priority level.    
 783      =5  #define EIP2_PVBUS__HIGH  0x01 ///< VBUS interrupt set to high priority level.   
 784      =5                                                                                   
 785      =5  #define EIP2_PS1__BMASK   0x02 ///< UART1 Interrupt Priority Control             
 786      =5  #define EIP2_PS1__SHIFT   0x01 ///< UART1 Interrupt Priority Control             
 787      =5  #define EIP2_PS1__LOW     0x00 ///< UART1 interrupt set to low priority level.   
 788      =5  #define EIP2_PS1__HIGH    0x02 ///< UART1 interrupt set to high priority level.  
 789      =5                                                                                   
 790      =5  #define EIP2_PSMB1__BMASK 0x08 ///< SMBus1 Interrupt Priority Control            
 791      =5  #define EIP2_PSMB1__SHIFT 0x03 ///< SMBus1 Interrupt Priority Control            
 792      =5  #define EIP2_PSMB1__LOW   0x00 ///< SMB1 interrupt set to low priority level.    
 793      =5  #define EIP2_PSMB1__HIGH  0x08 ///< SMB1 interrupt set to high priority level.   
 794      =5                                                                                   
 795      =5  #define EIP2_PT4__BMASK   0x10 ///< Timer 4 Interrupt Priority Control           
 796      =5  #define EIP2_PT4__SHIFT   0x04 ///< Timer 4 Interrupt Priority Control           
 797      =5  #define EIP2_PT4__LOW     0x00 ///< Timer 4 interrupt set to low priority level. 
 798      =5  #define EIP2_PT4__HIGH    0x10 ///< Timer 4 interrupt set to high priority level.
 799      =5                                                                                   
 800      =5  #define EIP2_PT5__BMASK   0x20 ///< Timer 5 Interrupt Priority Control           
 801      =5  #define EIP2_PT5__SHIFT   0x05 ///< Timer 5 Interrupt Priority Control           
 802      =5  #define EIP2_PT5__LOW     0x00 ///< Timer 5 interrupt set to low priority level. 
 803      =5  #define EIP2_PT5__HIGH    0x20 ///< Timer 5 interrupt set to high priority level.
 804      =5                                                                                   
 805      =5  //------------------------------------------------------------------------------
 806      =5  // IE Enums (Interrupt Enable @ 0xA8)
 807      =5  //------------------------------------------------------------------------------
 808      =5  #define IE_EX0__BMASK      0x01 ///< External Interrupt 0 Enable                       
 809      =5  #define IE_EX0__SHIFT      0x00 ///< External Interrupt 0 Enable                       
 810      =5  #define IE_EX0__DISABLED   0x00 ///< Disable external interrupt 0.                     
 811      =5  #define IE_EX0__ENABLED    0x01 ///< Enable interrupt requests generated by the INT0   
 812      =5                                  ///< input.                                            
 813      =5                                                                                         
 814      =5  #define IE_ET0__BMASK      0x02 ///< Timer 0 Interrupt Enable                          
 815      =5  #define IE_ET0__SHIFT      0x01 ///< Timer 0 Interrupt Enable                          
 816      =5  #define IE_ET0__DISABLED   0x00 ///< Disable all Timer 0 interrupt.                    
 817      =5  #define IE_ET0__ENABLED    0x02 ///< Enable interrupt requests generated by the TF0    
 818      =5                                  ///< flag.                                             
 819      =5                                                                                         
 820      =5  #define IE_EX1__BMASK      0x04 ///< External Interrupt 1 Enable                       
 821      =5  #define IE_EX1__SHIFT      0x02 ///< External Interrupt 1 Enable                       
 822      =5  #define IE_EX1__DISABLED   0x00 ///< Disable external interrupt 1.                     
 823      =5  #define IE_EX1__ENABLED    0x04 ///< Enable interrupt requests generated by the INT1   
 824      =5                                  ///< input.                                            
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 33  

 825      =5                                                                                         
 826      =5  #define IE_ET1__BMASK      0x08 ///< Timer 1 Interrupt Enable                          
 827      =5  #define IE_ET1__SHIFT      0x03 ///< Timer 1 Interrupt Enable                          
 828      =5  #define IE_ET1__DISABLED   0x00 ///< Disable all Timer 1 interrupt.                    
 829      =5  #define IE_ET1__ENABLED    0x08 ///< Enable interrupt requests generated by the TF1    
 830      =5                                  ///< flag.                                             
 831      =5                                                                                         
 832      =5  #define IE_ES0__BMASK      0x10 ///< UART0 Interrupt Enable                            
 833      =5  #define IE_ES0__SHIFT      0x04 ///< UART0 Interrupt Enable                            
 834      =5  #define IE_ES0__DISABLED   0x00 ///< Disable UART0 interrupt.                          
 835      =5  #define IE_ES0__ENABLED    0x10 ///< Enable UART0 interrupt.                           
 836      =5                                                                                         
 837      =5  #define IE_ET2__BMASK      0x20 ///< Timer 2 Interrupt Enable                          
 838      =5  #define IE_ET2__SHIFT      0x05 ///< Timer 2 Interrupt Enable                          
 839      =5  #define IE_ET2__DISABLED   0x00 ///< Disable Timer 2 interrupt.                        
 840      =5  #define IE_ET2__ENABLED    0x20 ///< Enable interrupt requests generated by the TF2L or
 841      =5                                  ///< TF2H flags.                                       
 842      =5                                                                                         
 843      =5  #define IE_ESPI0__BMASK    0x40 ///< SPI0 Interrupt Enable                             
 844      =5  #define IE_ESPI0__SHIFT    0x06 ///< SPI0 Interrupt Enable                             
 845      =5  #define IE_ESPI0__DISABLED 0x00 ///< Disable all SPI0 interrupts.                      
 846      =5  #define IE_ESPI0__ENABLED  0x40 ///< Enable interrupt requests generated by SPI0.      
 847      =5                                                                                         
 848      =5  #define IE_EA__BMASK       0x80 ///< All Interrupts Enable                             
 849      =5  #define IE_EA__SHIFT       0x07 ///< All Interrupts Enable                             
 850      =5  #define IE_EA__DISABLED    0x00 ///< Disable all interrupt sources.                    
 851      =5  #define IE_EA__ENABLED     0x80 ///< Enable each interrupt according to its individual 
 852      =5                                  ///< mask setting.                                     
 853      =5                                                                                         
 854      =5  //------------------------------------------------------------------------------
 855      =5  // IP Enums (Interrupt Priority @ 0xB8)
 856      =5  //------------------------------------------------------------------------------
 857      =5  #define IP_PX0__BMASK   0x01 ///< External Interrupt 0 Priority Control                        
 858      =5  #define IP_PX0__SHIFT   0x00 ///< External Interrupt 0 Priority Control                        
 859      =5  #define IP_PX0__LOW     0x00 ///< External Interrupt 0 set to low priority level.              
 860      =5  #define IP_PX0__HIGH    0x01 ///< External Interrupt 0 set to high priority level.             
 861      =5                                                                                                 
 862      =5  #define IP_PT0__BMASK   0x02 ///< Timer 0 Interrupt Priority Control                           
 863      =5  #define IP_PT0__SHIFT   0x01 ///< Timer 0 Interrupt Priority Control                           
 864      =5  #define IP_PT0__LOW     0x00 ///< Timer 0 interrupt set to low priority level.                 
 865      =5  #define IP_PT0__HIGH    0x02 ///< Timer 0 interrupt set to high priority level.                
 866      =5                                                                                                 
 867      =5  #define IP_PX1__BMASK   0x04 ///< External Interrupt 1 Priority Control                        
 868      =5  #define IP_PX1__SHIFT   0x02 ///< External Interrupt 1 Priority Control                        
 869      =5  #define IP_PX1__LOW     0x00 ///< External Interrupt 1 set to low priority level.              
 870      =5  #define IP_PX1__HIGH    0x04 ///< External Interrupt 1 set to high priority level.             
 871      =5                                                                                                 
 872      =5  #define IP_PT1__BMASK   0x08 ///< Timer 1 Interrupt Priority Control                           
 873      =5  #define IP_PT1__SHIFT   0x03 ///< Timer 1 Interrupt Priority Control                           
 874      =5  #define IP_PT1__LOW     0x00 ///< Timer 1 interrupt set to low priority level.                 
 875      =5  #define IP_PT1__HIGH    0x08 ///< Timer 1 interrupt set to high priority level.                
 876      =5                                                                                                 
 877      =5  #define IP_PS0__BMASK   0x10 ///< UART0 Interrupt Priority Control                             
 878      =5  #define IP_PS0__SHIFT   0x04 ///< UART0 Interrupt Priority Control                             
 879      =5  #define IP_PS0__LOW     0x00 ///< UART0 interrupt set to low priority level.                   
 880      =5  #define IP_PS0__HIGH    0x10 ///< UART0 interrupt set to high priority level.                  
 881      =5                                                                                                 
 882      =5  #define IP_PT2__BMASK   0x20 ///< Timer 2 Interrupt Priority Control                           
 883      =5  #define IP_PT2__SHIFT   0x05 ///< Timer 2 Interrupt Priority Control                           
 884      =5  #define IP_PT2__LOW     0x00 ///< Timer 2 interrupt set to low priority level.                 
 885      =5  #define IP_PT2__HIGH    0x20 ///< Timer 2 interrupt set to high priority level.                
 886      =5                                                                                                 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 34  

 887      =5  #define IP_PSPI0__BMASK 0x40 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
 888      =5  #define IP_PSPI0__SHIFT 0x06 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
 889      =5  #define IP_PSPI0__LOW   0x00 ///< SPI0 interrupt set to low priority level.                    
 890      =5  #define IP_PSPI0__HIGH  0x40 ///< SPI0 interrupt set to high priority level.                   
 891      =5                                                                                                 
 892      =5  //------------------------------------------------------------------------------
 893      =5  // LFO0CN Enums (Low Frequency Oscillator Control @ 0x86)
 894      =5  //------------------------------------------------------------------------------
 895      =5  #define LFO0CN_OSCLD__FMASK       0x03 ///< Internal L-F Oscillator Divider Select           
 896      =5  #define LFO0CN_OSCLD__SHIFT       0x00 ///< Internal L-F Oscillator Divider Select           
 897      =5  #define LFO0CN_OSCLD__DIVIDE_BY_8 0x00 ///< Divide by 8 selected.                            
 898      =5  #define LFO0CN_OSCLD__DIVIDE_BY_4 0x01 ///< Divide by 4 selected.                            
 899      =5  #define LFO0CN_OSCLD__DIVIDE_BY_2 0x02 ///< Divide by 2 selected.                            
 900      =5  #define LFO0CN_OSCLD__DIVIDE_BY_1 0x03 ///< Divide by 1 selected.                            
 901      =5                                                                                               
 902      =5  #define LFO0CN_OSCLF__FMASK       0x3C ///< Internal L-F Oscillator Frequency Control        
 903      =5  #define LFO0CN_OSCLF__SHIFT       0x02 ///< Internal L-F Oscillator Frequency Control        
 904      =5                                                                                               
 905      =5  #define LFO0CN_OSCLRDY__BMASK     0x40 ///< Internal L-F Oscillator Ready                    
 906      =5  #define LFO0CN_OSCLRDY__SHIFT     0x06 ///< Internal L-F Oscillator Ready                    
 907      =5  #define LFO0CN_OSCLRDY__NOT_SET   0x00 ///< Internal L-F Oscillator frequency not stabilized.
 908      =5  #define LFO0CN_OSCLRDY__SET       0x40 ///< Internal L-F Oscillator frequency stabilized.    
 909      =5                                                                                               
 910      =5  #define LFO0CN_OSCLEN__BMASK      0x80 ///< Internal L-F Oscillator Enable                   
 911      =5  #define LFO0CN_OSCLEN__SHIFT      0x07 ///< Internal L-F Oscillator Enable                   
 912      =5  #define LFO0CN_OSCLEN__DISABLED   0x00 ///< Internal L-F Oscillator Disabled.                
 913      =5  #define LFO0CN_OSCLEN__ENABLED    0x80 ///< Internal L-F Oscillator Enabled.                 
 914      =5                                                                                               
 915      =5  //------------------------------------------------------------------------------
 916      =5  // XBR0 Enums (Port I/O Crossbar 0 @ 0xE1)
 917      =5  //------------------------------------------------------------------------------
 918      =5  #define XBR0_URT0E__BMASK     0x01 ///< UART0 I/O Output Enable                        
 919      =5  #define XBR0_URT0E__SHIFT     0x00 ///< UART0 I/O Output Enable                        
 920      =5  #define XBR0_URT0E__DISABLED  0x00 ///< UART0 I/O unavailable at Port pin.             
 921      =5  #define XBR0_URT0E__ENABLED   0x01 ///< UART0 TX, RX routed to Port pins P0.4 and P0.5.
 922      =5                                                                                         
 923      =5  #define XBR0_SPI0E__BMASK     0x02 ///< SPI I/O Enable                                 
 924      =5  #define XBR0_SPI0E__SHIFT     0x01 ///< SPI I/O Enable                                 
 925      =5  #define XBR0_SPI0E__DISABLED  0x00 ///< SPI I/O unavailable at Port pins.              
 926      =5  #define XBR0_SPI0E__ENABLED   0x02 ///< SPI I/O routed to Port pins. The SPI can be    
 927      =5                                     ///< assigned either 3 or 4 GPIO pins.              
 928      =5                                                                                         
 929      =5  #define XBR0_SMB0E__BMASK     0x04 ///< SMB0 I/O Enable                                
 930      =5  #define XBR0_SMB0E__SHIFT     0x02 ///< SMB0 I/O Enable                                
 931      =5  #define XBR0_SMB0E__DISABLED  0x00 ///< SMBus 0 I/O unavailable at Port pins.          
 932      =5  #define XBR0_SMB0E__ENABLED   0x04 ///< SMBus 0 I/O routed to Port pins.               
 933      =5                                                                                         
 934      =5  #define XBR0_SYSCKE__BMASK    0x08 ///< SYSCLK Output Enable                           
 935      =5  #define XBR0_SYSCKE__SHIFT    0x03 ///< SYSCLK Output Enable                           
 936      =5  #define XBR0_SYSCKE__DISABLED 0x00 ///< SYSCLK unavailable at Port pin.                
 937      =5  #define XBR0_SYSCKE__ENABLED  0x08 ///< SYSCLK output routed to Port pin.              
 938      =5                                                                                         
 939      =5  #define XBR0_CP0E__BMASK      0x10 ///< Comparator0 Output Enable                      
 940      =5  #define XBR0_CP0E__SHIFT      0x04 ///< Comparator0 Output Enable                      
 941      =5  #define XBR0_CP0E__DISABLED   0x00 ///< CP0 unavailable at Port pin.                   
 942      =5  #define XBR0_CP0E__ENABLED    0x10 ///< CP0 routed to Port pin.                        
 943      =5                                                                                         
 944      =5  #define XBR0_CP0AE__BMASK     0x20 ///< Comparator0 Asynchronous Output Enable         
 945      =5  #define XBR0_CP0AE__SHIFT     0x05 ///< Comparator0 Asynchronous Output Enable         
 946      =5  #define XBR0_CP0AE__DISABLED  0x00 ///< Asynchronous CP0 unavailable at Port pin.      
 947      =5  #define XBR0_CP0AE__ENABLED   0x20 ///< Asynchronous CP0 routed to Port pin.           
 948      =5                                                                                         
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 35  

 949      =5  #define XBR0_CP1E__BMASK      0x40 ///< Comparator1 Output Enable                      
 950      =5  #define XBR0_CP1E__SHIFT      0x06 ///< Comparator1 Output Enable                      
 951      =5  #define XBR0_CP1E__DISABLED   0x00 ///< CP1 unavailable at Port pin.                   
 952      =5  #define XBR0_CP1E__ENABLED    0x40 ///< CP1 routed to Port pin.                        
 953      =5                                                                                         
 954      =5  #define XBR0_CP1AE__BMASK     0x80 ///< Comparator1 Asynchronous Output Enable         
 955      =5  #define XBR0_CP1AE__SHIFT     0x07 ///< Comparator1 Asynchronous Output Enable         
 956      =5  #define XBR0_CP1AE__DISABLED  0x00 ///< Asynchronous CP1 unavailable at Port pin.      
 957      =5  #define XBR0_CP1AE__ENABLED   0x80 ///< Asynchronous CP1 routed to Port pin.           
 958      =5                                                                                         
 959      =5  //------------------------------------------------------------------------------
 960      =5  // XBR1 Enums (Port I/O Crossbar 1 @ 0xE2)
 961      =5  //------------------------------------------------------------------------------
 962      =5  #define XBR1_PCA0ME__FMASK                    0x07 ///< PCA Module I/O Enable                            
 963      =5  #define XBR1_PCA0ME__SHIFT                    0x00 ///< PCA Module I/O Enable                            
 964      =5  #define XBR1_PCA0ME__DISABLED                 0x00 ///< All PCA I/O unavailable at Port pins.            
 965      =5  #define XBR1_PCA0ME__CEX0                     0x01 ///< CEX0 routed to Port pin.                         
 966      =5  #define XBR1_PCA0ME__CEX0_CEX1                0x02 ///< CEX0, CEX1 routed to Port pins.                  
 967      =5  #define XBR1_PCA0ME__CEX0_CEX1_CEX2           0x03 ///< CEX0, CEX1, CEX2 routed to Port pins.            
 968      =5  #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3      0x04 ///< CEX0, CEX1, CEX2, CEX3 routed to Port pins.      
 969      =5  #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3_CEX4 0x05 ///< CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
 970      =5                                                                                                           
 971      =5  #define XBR1_ECIE__BMASK                      0x08 ///< PCA0 External Counter Input Enable               
 972      =5  #define XBR1_ECIE__SHIFT                      0x03 ///< PCA0 External Counter Input Enable               
 973      =5  #define XBR1_ECIE__DISABLED                   0x00 ///< ECI unavailable at Port pin.                     
 974      =5  #define XBR1_ECIE__ENABLED                    0x08 ///< ECI routed to Port pin.                          
 975      =5                                                                                                           
 976      =5  #define XBR1_T0E__BMASK                       0x10 ///< T0 Enable                                        
 977      =5  #define XBR1_T0E__SHIFT                       0x04 ///< T0 Enable                                        
 978      =5  #define XBR1_T0E__DISABLED                    0x00 ///< T0 unavailable at Port pin.                      
 979      =5  #define XBR1_T0E__ENABLED                     0x10 ///< T0 routed to Port pin.                           
 980      =5                                                                                                           
 981      =5  #define XBR1_T1E__BMASK                       0x20 ///< T1 Enable                                        
 982      =5  #define XBR1_T1E__SHIFT                       0x05 ///< T1 Enable                                        
 983      =5  #define XBR1_T1E__DISABLED                    0x00 ///< T1 unavailable at Port pin.                      
 984      =5  #define XBR1_T1E__ENABLED                     0x20 ///< T1 routed to Port pin.                           
 985      =5                                                                                                           
 986      =5  #define XBR1_XBARE__BMASK                     0x40 ///< Crossbar Enable                                  
 987      =5  #define XBR1_XBARE__SHIFT                     0x06 ///< Crossbar Enable                                  
 988      =5  #define XBR1_XBARE__DISABLED                  0x00 ///< Crossbar disabled.                               
 989      =5  #define XBR1_XBARE__ENABLED                   0x40 ///< Crossbar enabled.                                
 990      =5                                                                                                           
 991      =5  #define XBR1_WEAKPUD__BMASK                   0x80 ///< Port I/O Weak Pullup Disable                     
 992      =5  #define XBR1_WEAKPUD__SHIFT                   0x07 ///< Port I/O Weak Pullup Disable                     
 993      =5  #define XBR1_WEAKPUD__PULL_UPS_ENABLED        0x00 ///< Weak Pullups enabled (except for Ports whose I/O 
 994      =5                                                     ///< are configured for analog mode).                 
 995      =5  #define XBR1_WEAKPUD__PULL_UPS_DISABLED       0x80 ///< Weak Pullups disabled.                           
 996      =5                                                                                                           
 997      =5  //------------------------------------------------------------------------------
 998      =5  // XBR2 Enums (Port I/O Crossbar 2 @ 0xE3)
 999      =5  //------------------------------------------------------------------------------
1000      =5  #define XBR2_URT1E__BMASK    0x01 ///< UART1 I/O Output Enable             
1001      =5  #define XBR2_URT1E__SHIFT    0x00 ///< UART1 I/O Output Enable             
1002      =5  #define XBR2_URT1E__DISABLED 0x00 ///< UART1 I/O unavailable at Port pin.  
1003      =5  #define XBR2_URT1E__ENABLED  0x01 ///< UART1 TX, RX routed to Port pins.   
1004      =5                                                                             
1005      =5  #define XBR2_SMB1E__BMASK    0x02 ///< SMBus1 I/O Enable                   
1006      =5  #define XBR2_SMB1E__SHIFT    0x01 ///< SMBus1 I/O Enable                   
1007      =5  #define XBR2_SMB1E__DISABLED 0x00 ///< SMBus1 I/O unavailable at Port pins.
1008      =5  #define XBR2_SMB1E__ENABLED  0x02 ///< SMBus1 I/O routed to Port pins.     
1009      =5                                                                             
1010      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 36  

1011      =5  // PCA0CPH0 Enums (PCA Channel 0 Capture Module High Byte @ 0xFC)
1012      =5  //------------------------------------------------------------------------------
1013      =5  #define PCA0CPH0_PCA0CPH0__FMASK 0xFF ///< PCA Channel 0 Capture Module High Byte
1014      =5  #define PCA0CPH0_PCA0CPH0__SHIFT 0x00 ///< PCA Channel 0 Capture Module High Byte
1015      =5                                                                                   
1016      =5  //------------------------------------------------------------------------------
1017      =5  // PCA0CPL0 Enums (PCA Channel 0 Capture Module Low Byte @ 0xFB)
1018      =5  //------------------------------------------------------------------------------
1019      =5  #define PCA0CPL0_PCA0CPL0__FMASK 0xFF ///< PCA Channel 0 Capture Module Low Byte
1020      =5  #define PCA0CPL0_PCA0CPL0__SHIFT 0x00 ///< PCA Channel 0 Capture Module Low Byte
1021      =5                                                                                  
1022      =5  //------------------------------------------------------------------------------
1023      =5  // PCA0CPM0 Enums (PCA Channel 0 Capture/Compare Mode @ 0xDA)
1024      =5  //------------------------------------------------------------------------------
1025      =5  #define PCA0CPM0_ECCF__BMASK    0x01 ///< Channel 0 Capture/Compare Flag Interrupt Enable
1026      =5  #define PCA0CPM0_ECCF__SHIFT    0x00 ///< Channel 0 Capture/Compare Flag Interrupt Enable
1027      =5  #define PCA0CPM0_ECCF__DISABLED 0x00 ///< Disable CCF0 interrupts.                       
1028      =5  #define PCA0CPM0_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1029      =5                                       ///< when CCF0 is set.                              
1030      =5                                                                                           
1031      =5  #define PCA0CPM0_PWM__BMASK     0x02 ///< Channel 0 Pulse Width Modulation Mode Enable   
1032      =5  #define PCA0CPM0_PWM__SHIFT     0x01 ///< Channel 0 Pulse Width Modulation Mode Enable   
1033      =5  #define PCA0CPM0_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1034      =5  #define PCA0CPM0_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1035      =5                                                                                           
1036      =5  #define PCA0CPM0_TOG__BMASK     0x04 ///< Channel 0 Toggle Function Enable               
1037      =5  #define PCA0CPM0_TOG__SHIFT     0x02 ///< Channel 0 Toggle Function Enable               
1038      =5  #define PCA0CPM0_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1039      =5  #define PCA0CPM0_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1040      =5                                                                                           
1041      =5  #define PCA0CPM0_MAT__BMASK     0x08 ///< Channel 0 Match Function Enable                
1042      =5  #define PCA0CPM0_MAT__SHIFT     0x03 ///< Channel 0 Match Function Enable                
1043      =5  #define PCA0CPM0_MAT__DISABLED  0x00 ///< Disable match function.                        
1044      =5  #define PCA0CPM0_MAT__ENABLED   0x08 ///< Enable match function.                         
1045      =5                                                                                           
1046      =5  #define PCA0CPM0_CAPN__BMASK    0x10 ///< Channel 0 Capture Negative Function Enable     
1047      =5  #define PCA0CPM0_CAPN__SHIFT    0x04 ///< Channel 0 Capture Negative Function Enable     
1048      =5  #define PCA0CPM0_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1049      =5  #define PCA0CPM0_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1050      =5                                                                                           
1051      =5  #define PCA0CPM0_CAPP__BMASK    0x20 ///< Channel 0 Capture Positive Function Enable     
1052      =5  #define PCA0CPM0_CAPP__SHIFT    0x05 ///< Channel 0 Capture Positive Function Enable     
1053      =5  #define PCA0CPM0_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1054      =5  #define PCA0CPM0_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1055      =5                                                                                           
1056      =5  #define PCA0CPM0_ECOM__BMASK    0x40 ///< Channel 0 Comparator Function Enable           
1057      =5  #define PCA0CPM0_ECOM__SHIFT    0x06 ///< Channel 0 Comparator Function Enable           
1058      =5  #define PCA0CPM0_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1059      =5  #define PCA0CPM0_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1060      =5                                                                                           
1061      =5  #define PCA0CPM0_PWM16__BMASK   0x80 ///< Channel 0 16-bit Pulse Width Modulation Enable 
1062      =5  #define PCA0CPM0_PWM16__SHIFT   0x07 ///< Channel 0 16-bit Pulse Width Modulation Enable 
1063      =5  #define PCA0CPM0_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1064      =5  #define PCA0CPM0_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1065      =5                                                                                           
1066      =5  //------------------------------------------------------------------------------
1067      =5  // PCA0CPH1 Enums (PCA Channel 1 Capture Module High Byte @ 0xEA)
1068      =5  //------------------------------------------------------------------------------
1069      =5  #define PCA0CPH1_PCA0CPH1__FMASK 0xFF ///< PCA Channel 1 Capture Module High Byte
1070      =5  #define PCA0CPH1_PCA0CPH1__SHIFT 0x00 ///< PCA Channel 1 Capture Module High Byte
1071      =5                                                                                   
1072      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 37  

1073      =5  // PCA0CPL1 Enums (PCA Channel 1 Capture Module Low Byte @ 0xE9)
1074      =5  //------------------------------------------------------------------------------
1075      =5  #define PCA0CPL1_PCA0CPL1__FMASK 0xFF ///< PCA Channel 1 Capture Module Low Byte
1076      =5  #define PCA0CPL1_PCA0CPL1__SHIFT 0x00 ///< PCA Channel 1 Capture Module Low Byte
1077      =5                                                                                  
1078      =5  //------------------------------------------------------------------------------
1079      =5  // PCA0CPM1 Enums (PCA Channel 1 Capture/Compare Mode @ 0xDB)
1080      =5  //------------------------------------------------------------------------------
1081      =5  #define PCA0CPM1_ECCF__BMASK    0x01 ///< Channel 1 Capture/Compare Flag Interrupt Enable
1082      =5  #define PCA0CPM1_ECCF__SHIFT    0x00 ///< Channel 1 Capture/Compare Flag Interrupt Enable
1083      =5  #define PCA0CPM1_ECCF__DISABLED 0x00 ///< Disable CCF1 interrupts.                       
1084      =5  #define PCA0CPM1_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1085      =5                                       ///< when CCF1 is set.                              
1086      =5                                                                                           
1087      =5  #define PCA0CPM1_PWM__BMASK     0x02 ///< Channel 1 Pulse Width Modulation Mode Enable   
1088      =5  #define PCA0CPM1_PWM__SHIFT     0x01 ///< Channel 1 Pulse Width Modulation Mode Enable   
1089      =5  #define PCA0CPM1_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1090      =5  #define PCA0CPM1_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1091      =5                                                                                           
1092      =5  #define PCA0CPM1_TOG__BMASK     0x04 ///< Channel 1 Toggle Function Enable               
1093      =5  #define PCA0CPM1_TOG__SHIFT     0x02 ///< Channel 1 Toggle Function Enable               
1094      =5  #define PCA0CPM1_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1095      =5  #define PCA0CPM1_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1096      =5                                                                                           
1097      =5  #define PCA0CPM1_MAT__BMASK     0x08 ///< Channel 1 Match Function Enable                
1098      =5  #define PCA0CPM1_MAT__SHIFT     0x03 ///< Channel 1 Match Function Enable                
1099      =5  #define PCA0CPM1_MAT__DISABLED  0x00 ///< Disable match function.                        
1100      =5  #define PCA0CPM1_MAT__ENABLED   0x08 ///< Enable match function.                         
1101      =5                                                                                           
1102      =5  #define PCA0CPM1_CAPN__BMASK    0x10 ///< Channel 1 Capture Negative Function Enable     
1103      =5  #define PCA0CPM1_CAPN__SHIFT    0x04 ///< Channel 1 Capture Negative Function Enable     
1104      =5  #define PCA0CPM1_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1105      =5  #define PCA0CPM1_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1106      =5                                                                                           
1107      =5  #define PCA0CPM1_CAPP__BMASK    0x20 ///< Channel 1 Capture Positive Function Enable     
1108      =5  #define PCA0CPM1_CAPP__SHIFT    0x05 ///< Channel 1 Capture Positive Function Enable     
1109      =5  #define PCA0CPM1_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1110      =5  #define PCA0CPM1_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1111      =5                                                                                           
1112      =5  #define PCA0CPM1_ECOM__BMASK    0x40 ///< Channel 1 Comparator Function Enable           
1113      =5  #define PCA0CPM1_ECOM__SHIFT    0x06 ///< Channel 1 Comparator Function Enable           
1114      =5  #define PCA0CPM1_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1115      =5  #define PCA0CPM1_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1116      =5                                                                                           
1117      =5  #define PCA0CPM1_PWM16__BMASK   0x80 ///< Channel 1 16-bit Pulse Width Modulation Enable 
1118      =5  #define PCA0CPM1_PWM16__SHIFT   0x07 ///< Channel 1 16-bit Pulse Width Modulation Enable 
1119      =5  #define PCA0CPM1_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1120      =5  #define PCA0CPM1_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1121      =5                                                                                           
1122      =5  //------------------------------------------------------------------------------
1123      =5  // PCA0CPH2 Enums (PCA Channel 2 Capture Module High Byte @ 0xEC)
1124      =5  //------------------------------------------------------------------------------
1125      =5  #define PCA0CPH2_PCA0CPH2__FMASK 0xFF ///< PCA Channel 2 Capture Module High Byte
1126      =5  #define PCA0CPH2_PCA0CPH2__SHIFT 0x00 ///< PCA Channel 2 Capture Module High Byte
1127      =5                                                                                   
1128      =5  //------------------------------------------------------------------------------
1129      =5  // PCA0CPL2 Enums (PCA Channel 2 Capture Module Low Byte @ 0xEB)
1130      =5  //------------------------------------------------------------------------------
1131      =5  #define PCA0CPL2_PCA0CPL2__FMASK 0xFF ///< PCA Channel 2 Capture Module Low Byte
1132      =5  #define PCA0CPL2_PCA0CPL2__SHIFT 0x00 ///< PCA Channel 2 Capture Module Low Byte
1133      =5                                                                                  
1134      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 38  

1135      =5  // PCA0CPM2 Enums (PCA Channel 2 Capture/Compare Mode @ 0xDC)
1136      =5  //------------------------------------------------------------------------------
1137      =5  #define PCA0CPM2_ECCF__BMASK    0x01 ///< Channel 2 Capture/Compare Flag Interrupt Enable
1138      =5  #define PCA0CPM2_ECCF__SHIFT    0x00 ///< Channel 2 Capture/Compare Flag Interrupt Enable
1139      =5  #define PCA0CPM2_ECCF__DISABLED 0x00 ///< Disable CCF2 interrupts.                       
1140      =5  #define PCA0CPM2_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1141      =5                                       ///< when CCF2 is set.                              
1142      =5                                                                                           
1143      =5  #define PCA0CPM2_PWM__BMASK     0x02 ///< Channel 2 Pulse Width Modulation Mode Enable   
1144      =5  #define PCA0CPM2_PWM__SHIFT     0x01 ///< Channel 2 Pulse Width Modulation Mode Enable   
1145      =5  #define PCA0CPM2_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1146      =5  #define PCA0CPM2_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1147      =5                                                                                           
1148      =5  #define PCA0CPM2_TOG__BMASK     0x04 ///< Channel 2 Toggle Function Enable               
1149      =5  #define PCA0CPM2_TOG__SHIFT     0x02 ///< Channel 2 Toggle Function Enable               
1150      =5  #define PCA0CPM2_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1151      =5  #define PCA0CPM2_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1152      =5                                                                                           
1153      =5  #define PCA0CPM2_MAT__BMASK     0x08 ///< Channel 2 Match Function Enable                
1154      =5  #define PCA0CPM2_MAT__SHIFT     0x03 ///< Channel 2 Match Function Enable                
1155      =5  #define PCA0CPM2_MAT__DISABLED  0x00 ///< Disable match function.                        
1156      =5  #define PCA0CPM2_MAT__ENABLED   0x08 ///< Enable match function.                         
1157      =5                                                                                           
1158      =5  #define PCA0CPM2_CAPN__BMASK    0x10 ///< Channel 2 Capture Negative Function Enable     
1159      =5  #define PCA0CPM2_CAPN__SHIFT    0x04 ///< Channel 2 Capture Negative Function Enable     
1160      =5  #define PCA0CPM2_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1161      =5  #define PCA0CPM2_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1162      =5                                                                                           
1163      =5  #define PCA0CPM2_CAPP__BMASK    0x20 ///< Channel 2 Capture Positive Function Enable     
1164      =5  #define PCA0CPM2_CAPP__SHIFT    0x05 ///< Channel 2 Capture Positive Function Enable     
1165      =5  #define PCA0CPM2_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1166      =5  #define PCA0CPM2_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1167      =5                                                                                           
1168      =5  #define PCA0CPM2_ECOM__BMASK    0x40 ///< Channel 2 Comparator Function Enable           
1169      =5  #define PCA0CPM2_ECOM__SHIFT    0x06 ///< Channel 2 Comparator Function Enable           
1170      =5  #define PCA0CPM2_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1171      =5  #define PCA0CPM2_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1172      =5                                                                                           
1173      =5  #define PCA0CPM2_PWM16__BMASK   0x80 ///< Channel 2 16-bit Pulse Width Modulation Enable 
1174      =5  #define PCA0CPM2_PWM16__SHIFT   0x07 ///< Channel 2 16-bit Pulse Width Modulation Enable 
1175      =5  #define PCA0CPM2_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1176      =5  #define PCA0CPM2_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1177      =5                                                                                           
1178      =5  //------------------------------------------------------------------------------
1179      =5  // PCA0CPH3 Enums (PCA Channel 3 Capture Module High Byte @ 0xEE)
1180      =5  //------------------------------------------------------------------------------
1181      =5  #define PCA0CPH3_PCA0CPH3__FMASK 0xFF ///< PCA Channel 3 Capture Module High Byte
1182      =5  #define PCA0CPH3_PCA0CPH3__SHIFT 0x00 ///< PCA Channel 3 Capture Module High Byte
1183      =5                                                                                   
1184      =5  //------------------------------------------------------------------------------
1185      =5  // PCA0CPL3 Enums (PCA Channel 3 Capture Module Low Byte @ 0xED)
1186      =5  //------------------------------------------------------------------------------
1187      =5  #define PCA0CPL3_PCA0CPL3__FMASK 0xFF ///< PCA Channel 3 Capture Module Low Byte
1188      =5  #define PCA0CPL3_PCA0CPL3__SHIFT 0x00 ///< PCA Channel 3 Capture Module Low Byte
1189      =5                                                                                  
1190      =5  //------------------------------------------------------------------------------
1191      =5  // PCA0CPM3 Enums (PCA Channel 3 Capture/Compare Mode @ 0xDD)
1192      =5  //------------------------------------------------------------------------------
1193      =5  #define PCA0CPM3_ECCF__BMASK    0x01 ///< Channel 3 Capture/Compare Flag Interrupt Enable
1194      =5  #define PCA0CPM3_ECCF__SHIFT    0x00 ///< Channel 3 Capture/Compare Flag Interrupt Enable
1195      =5  #define PCA0CPM3_ECCF__DISABLED 0x00 ///< Disable CCF3 interrupts.                       
1196      =5  #define PCA0CPM3_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 39  

1197      =5                                       ///< when CCF3 is set.                              
1198      =5                                                                                           
1199      =5  #define PCA0CPM3_PWM__BMASK     0x02 ///< Channel 3 Pulse Width Modulation Mode Enable   
1200      =5  #define PCA0CPM3_PWM__SHIFT     0x01 ///< Channel 3 Pulse Width Modulation Mode Enable   
1201      =5  #define PCA0CPM3_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1202      =5  #define PCA0CPM3_PWM__ENABLED   0x02 ///< Enable PWM function.                           
1203      =5                                                                                           
1204      =5  #define PCA0CPM3_TOG__BMASK     0x04 ///< Channel 3 Toggle Function Enable               
1205      =5  #define PCA0CPM3_TOG__SHIFT     0x02 ///< Channel 3 Toggle Function Enable               
1206      =5  #define PCA0CPM3_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1207      =5  #define PCA0CPM3_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1208      =5                                                                                           
1209      =5  #define PCA0CPM3_MAT__BMASK     0x08 ///< Channel 3 Match Function Enable                
1210      =5  #define PCA0CPM3_MAT__SHIFT     0x03 ///< Channel 3 Match Function Enable                
1211      =5  #define PCA0CPM3_MAT__DISABLED  0x00 ///< Disable match function.                        
1212      =5  #define PCA0CPM3_MAT__ENABLED   0x08 ///< Enable match function.                         
1213      =5                                                                                           
1214      =5  #define PCA0CPM3_CAPN__BMASK    0x10 ///< Channel 3 Capture Negative Function Enable     
1215      =5  #define PCA0CPM3_CAPN__SHIFT    0x04 ///< Channel 3 Capture Negative Function Enable     
1216      =5  #define PCA0CPM3_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1217      =5  #define PCA0CPM3_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1218      =5                                                                                           
1219      =5  #define PCA0CPM3_CAPP__BMASK    0x20 ///< Channel 3 Capture Positive Function Enable     
1220      =5  #define PCA0CPM3_CAPP__SHIFT    0x05 ///< Channel 3 Capture Positive Function Enable     
1221      =5  #define PCA0CPM3_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1222      =5  #define PCA0CPM3_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1223      =5                                                                                           
1224      =5  #define PCA0CPM3_ECOM__BMASK    0x40 ///< Channel 3 Comparator Function Enable           
1225      =5  #define PCA0CPM3_ECOM__SHIFT    0x06 ///< Channel 3 Comparator Function Enable           
1226      =5  #define PCA0CPM3_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1227      =5  #define PCA0CPM3_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1228      =5                                                                                           
1229      =5  #define PCA0CPM3_PWM16__BMASK   0x80 ///< Channel 3 16-bit Pulse Width Modulation Enable 
1230      =5  #define PCA0CPM3_PWM16__SHIFT   0x07 ///< Channel 3 16-bit Pulse Width Modulation Enable 
1231      =5  #define PCA0CPM3_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1232      =5  #define PCA0CPM3_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1233      =5                                                                                           
1234      =5  //------------------------------------------------------------------------------
1235      =5  // PCA0CPH4 Enums (PCA Channel 4 Capture Module High Byte @ 0xFE)
1236      =5  //------------------------------------------------------------------------------
1237      =5  #define PCA0CPH4_PCA0CPH4__FMASK 0xFF ///< PCA Channel 4 Capture Module High Byte
1238      =5  #define PCA0CPH4_PCA0CPH4__SHIFT 0x00 ///< PCA Channel 4 Capture Module High Byte
1239      =5                                                                                   
1240      =5  //------------------------------------------------------------------------------
1241      =5  // PCA0CPL4 Enums (PCA Channel 4 Capture Module Low Byte @ 0xFD)
1242      =5  //------------------------------------------------------------------------------
1243      =5  #define PCA0CPL4_PCA0CPL4__FMASK 0xFF ///< PCA Channel 4 Capture Module Low Byte
1244      =5  #define PCA0CPL4_PCA0CPL4__SHIFT 0x00 ///< PCA Channel 4 Capture Module Low Byte
1245      =5                                                                                  
1246      =5  //------------------------------------------------------------------------------
1247      =5  // PCA0CPM4 Enums (PCA Channel 4 Capture/Compare Mode @ 0xDE)
1248      =5  //------------------------------------------------------------------------------
1249      =5  #define PCA0CPM4_ECCF__BMASK    0x01 ///< Channel 4 Capture/Compare Flag Interrupt Enable
1250      =5  #define PCA0CPM4_ECCF__SHIFT    0x00 ///< Channel 4 Capture/Compare Flag Interrupt Enable
1251      =5  #define PCA0CPM4_ECCF__DISABLED 0x00 ///< Disable CCF4 interrupts.                       
1252      =5  #define PCA0CPM4_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
1253      =5                                       ///< when CCF4 is set.                              
1254      =5                                                                                           
1255      =5  #define PCA0CPM4_PWM__BMASK     0x02 ///< Channel 4 Pulse Width Modulation Mode Enable   
1256      =5  #define PCA0CPM4_PWM__SHIFT     0x01 ///< Channel 4 Pulse Width Modulation Mode Enable   
1257      =5  #define PCA0CPM4_PWM__DISABLED  0x00 ///< Disable PWM function.                          
1258      =5  #define PCA0CPM4_PWM__ENABLED   0x02 ///< Enable PWM function.                           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 40  

1259      =5                                                                                           
1260      =5  #define PCA0CPM4_TOG__BMASK     0x04 ///< Channel 4 Toggle Function Enable               
1261      =5  #define PCA0CPM4_TOG__SHIFT     0x02 ///< Channel 4 Toggle Function Enable               
1262      =5  #define PCA0CPM4_TOG__DISABLED  0x00 ///< Disable toggle function.                       
1263      =5  #define PCA0CPM4_TOG__ENABLED   0x04 ///< Enable toggle function.                        
1264      =5                                                                                           
1265      =5  #define PCA0CPM4_MAT__BMASK     0x08 ///< Channel 4 Match Function Enable                
1266      =5  #define PCA0CPM4_MAT__SHIFT     0x03 ///< Channel 4 Match Function Enable                
1267      =5  #define PCA0CPM4_MAT__DISABLED  0x00 ///< Disable match function.                        
1268      =5  #define PCA0CPM4_MAT__ENABLED   0x08 ///< Enable match function.                         
1269      =5                                                                                           
1270      =5  #define PCA0CPM4_CAPN__BMASK    0x10 ///< Channel 4 Capture Negative Function Enable     
1271      =5  #define PCA0CPM4_CAPN__SHIFT    0x04 ///< Channel 4 Capture Negative Function Enable     
1272      =5  #define PCA0CPM4_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
1273      =5  #define PCA0CPM4_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
1274      =5                                                                                           
1275      =5  #define PCA0CPM4_CAPP__BMASK    0x20 ///< Channel 4 Capture Positive Function Enable     
1276      =5  #define PCA0CPM4_CAPP__SHIFT    0x05 ///< Channel 4 Capture Positive Function Enable     
1277      =5  #define PCA0CPM4_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
1278      =5  #define PCA0CPM4_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
1279      =5                                                                                           
1280      =5  #define PCA0CPM4_ECOM__BMASK    0x40 ///< Channel 4 Comparator Function Enable           
1281      =5  #define PCA0CPM4_ECOM__SHIFT    0x06 ///< Channel 4 Comparator Function Enable           
1282      =5  #define PCA0CPM4_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
1283      =5  #define PCA0CPM4_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
1284      =5                                                                                           
1285      =5  #define PCA0CPM4_PWM16__BMASK   0x80 ///< Channel 4 16-bit Pulse Width Modulation Enable 
1286      =5  #define PCA0CPM4_PWM16__SHIFT   0x07 ///< Channel 4 16-bit Pulse Width Modulation Enable 
1287      =5  #define PCA0CPM4_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
1288      =5  #define PCA0CPM4_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
1289      =5                                                                                           
1290      =5  //------------------------------------------------------------------------------
1291      =5  // PCA0CN0 Enums (PCA Control 0 @ 0xD8)
1292      =5  //------------------------------------------------------------------------------
1293      =5  #define PCA0CN0_CCF0__BMASK   0x01 ///< PCA Module 0 Capture/Compare Flag             
1294      =5  #define PCA0CN0_CCF0__SHIFT   0x00 ///< PCA Module 0 Capture/Compare Flag             
1295      =5  #define PCA0CN0_CCF0__NOT_SET 0x00 ///< A match or capture did not occur on channel 0.
1296      =5  #define PCA0CN0_CCF0__SET     0x01 ///< A match or capture occurred on channel 0.     
1297      =5                                                                                        
1298      =5  #define PCA0CN0_CCF1__BMASK   0x02 ///< PCA Module 1 Capture/Compare Flag             
1299      =5  #define PCA0CN0_CCF1__SHIFT   0x01 ///< PCA Module 1 Capture/Compare Flag             
1300      =5  #define PCA0CN0_CCF1__NOT_SET 0x00 ///< A match or capture did not occur on channel 1.
1301      =5  #define PCA0CN0_CCF1__SET     0x02 ///< A match or capture occurred on channel 1.     
1302      =5                                                                                        
1303      =5  #define PCA0CN0_CCF2__BMASK   0x04 ///< PCA Module 2 Capture/Compare Flag             
1304      =5  #define PCA0CN0_CCF2__SHIFT   0x02 ///< PCA Module 2 Capture/Compare Flag             
1305      =5  #define PCA0CN0_CCF2__NOT_SET 0x00 ///< A match or capture did not occur on channel 2.
1306      =5  #define PCA0CN0_CCF2__SET     0x04 ///< A match or capture occurred on channel 2.     
1307      =5                                                                                        
1308      =5  #define PCA0CN0_CCF3__BMASK   0x08 ///< PCA Module 3 Capture/Compare Flag             
1309      =5  #define PCA0CN0_CCF3__SHIFT   0x03 ///< PCA Module 3 Capture/Compare Flag             
1310      =5  #define PCA0CN0_CCF3__NOT_SET 0x00 ///< A match or capture did not occur on channel 3.
1311      =5  #define PCA0CN0_CCF3__SET     0x08 ///< A match or capture occurred on channel 3.     
1312      =5                                                                                        
1313      =5  #define PCA0CN0_CCF4__BMASK   0x10 ///< PCA Module 4 Capture/Compare Flag             
1314      =5  #define PCA0CN0_CCF4__SHIFT   0x04 ///< PCA Module 4 Capture/Compare Flag             
1315      =5  #define PCA0CN0_CCF4__NOT_SET 0x00 ///< A match or capture did not occur on channel 4.
1316      =5  #define PCA0CN0_CCF4__SET     0x10 ///< A match or capture occurred on channel 4.     
1317      =5                                                                                        
1318      =5  #define PCA0CN0_CR__BMASK     0x40 ///< PCA Counter/Timer Run Control                 
1319      =5  #define PCA0CN0_CR__SHIFT     0x06 ///< PCA Counter/Timer Run Control                 
1320      =5  #define PCA0CN0_CR__STOP      0x00 ///< Stop the PCA Counter/Timer.                   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 41  

1321      =5  #define PCA0CN0_CR__RUN       0x40 ///< Start the PCA Counter/Timer running.          
1322      =5                                                                                        
1323      =5  #define PCA0CN0_CF__BMASK     0x80 ///< PCA Counter/Timer Overflow Flag               
1324      =5  #define PCA0CN0_CF__SHIFT     0x07 ///< PCA Counter/Timer Overflow Flag               
1325      =5  #define PCA0CN0_CF__NOT_SET   0x00 ///< The PCA counter/timer did not overflow.       
1326      =5  #define PCA0CN0_CF__SET       0x80 ///< The PCA counter/timer overflowed.             
1327      =5                                                                                        
1328      =5  //------------------------------------------------------------------------------
1329      =5  // PCA0H Enums (PCA Counter/Timer High Byte @ 0xFA)
1330      =5  //------------------------------------------------------------------------------
1331      =5  #define PCA0H_PCA0H__FMASK 0xFF ///< PCA Counter/Timer High Byte
1332      =5  #define PCA0H_PCA0H__SHIFT 0x00 ///< PCA Counter/Timer High Byte
1333      =5                                                                  
1334      =5  //------------------------------------------------------------------------------
1335      =5  // PCA0L Enums (PCA Counter/Timer Low Byte @ 0xF9)
1336      =5  //------------------------------------------------------------------------------
1337      =5  #define PCA0L_PCA0L__FMASK 0xFF ///< PCA Counter/Timer Low Byte
1338      =5  #define PCA0L_PCA0L__SHIFT 0x00 ///< PCA Counter/Timer Low Byte
1339      =5                                                                 
1340      =5  //------------------------------------------------------------------------------
1341      =5  // PCA0MD Enums (PCA Mode @ 0xD9)
1342      =5  //------------------------------------------------------------------------------
1343      =5  #define PCA0MD_ECF__BMASK            0x01 ///< PCA Counter/Timer Overflow Interrupt Enable       
1344      =5  #define PCA0MD_ECF__SHIFT            0x00 ///< PCA Counter/Timer Overflow Interrupt Enable       
1345      =5  #define PCA0MD_ECF__OVF_INT_DISABLED 0x00 ///< Disable the CF interrupt.                         
1346      =5  #define PCA0MD_ECF__OVF_INT_ENABLED  0x01 ///< Enable a PCA Counter/Timer Overflow interrupt     
1347      =5                                            ///< request when CF is set.                           
1348      =5                                                                                                   
1349      =5  #define PCA0MD_CPS__FMASK            0x0E ///< PCA Counter/Timer Pulse Select                    
1350      =5  #define PCA0MD_CPS__SHIFT            0x01 ///< PCA Counter/Timer Pulse Select                    
1351      =5  #define PCA0MD_CPS__SYSCLK_DIV_12    0x00 ///< System clock divided by 12.                       
1352      =5  #define PCA0MD_CPS__SYSCLK_DIV_4     0x02 ///< System clock divided by 4.                        
1353      =5  #define PCA0MD_CPS__T0_OVERFLOW      0x04 ///< Timer 0 overflow.                                 
1354      =5  #define PCA0MD_CPS__ECI              0x06 ///< High-to-low transitions on ECI (max rate = system 
1355      =5                                            ///< clock divided by 4).                              
1356      =5  #define PCA0MD_CPS__SYSCLK           0x08 ///< System clock.                                     
1357      =5  #define PCA0MD_CPS__EXTOSC_DIV_8     0x0A ///< External clock divided by 8 (synchronized with the
1358      =5                                            ///< system clock).                                    
1359      =5                                                                                                   
1360      =5  #define PCA0MD_WDLCK__BMASK          0x20 ///< Watchdog Timer Lock                               
1361      =5  #define PCA0MD_WDLCK__SHIFT          0x05 ///< Watchdog Timer Lock                               
1362      =5  #define PCA0MD_WDLCK__UNLOCKED       0x00 ///< Watchdog Timer Enable unlocked.                   
1363      =5  #define PCA0MD_WDLCK__LOCKED         0x20 ///< Watchdog Timer Enable locked.                     
1364      =5                                                                                                   
1365      =5  #define PCA0MD_WDTE__BMASK           0x40 ///< Watchdog Timer Enable                             
1366      =5  #define PCA0MD_WDTE__SHIFT           0x06 ///< Watchdog Timer Enable                             
1367      =5  #define PCA0MD_WDTE__DISABLED        0x00 ///< Disable Watchdog Timer.                           
1368      =5  #define PCA0MD_WDTE__ENABLED         0x40 ///< Enable PCA Module 4 as the Watchdog Timer.        
1369      =5                                                                                                   
1370      =5  #define PCA0MD_CIDL__BMASK           0x80 ///< PCA Counter/Timer Idle Control                    
1371      =5  #define PCA0MD_CIDL__SHIFT           0x07 ///< PCA Counter/Timer Idle Control                    
1372      =5  #define PCA0MD_CIDL__NORMAL          0x00 ///< PCA continues to function normally while the      
1373      =5                                            ///< system controller is in Idle Mode.                
1374      =5  #define PCA0MD_CIDL__SUSPEND         0x80 ///< PCA operation is suspended while the system       
1375      =5                                            ///< controller is in Idle Mode.                       
1376      =5                                                                                                   
1377      =5  //------------------------------------------------------------------------------
1378      =5  // PCON0 Enums (Power Control @ 0x87)
1379      =5  //------------------------------------------------------------------------------
1380      =5  #define PCON0_IDLE__BMASK  0x01 ///< Idle Mode Select                                
1381      =5  #define PCON0_IDLE__SHIFT  0x00 ///< Idle Mode Select                                
1382      =5  #define PCON0_IDLE__NORMAL 0x00 ///< Idle mode not activated.                        
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 42  

1383      =5  #define PCON0_IDLE__IDLE   0x01 ///< CPU goes into Idle mode (shuts off clock to CPU,
1384      =5                                  ///< but clocks to enabled peripherals are still     
1385      =5                                  ///< active).                                        
1386      =5                                                                                       
1387      =5  #define PCON0_STOP__BMASK  0x02 ///< Stop Mode Select                                
1388      =5  #define PCON0_STOP__SHIFT  0x01 ///< Stop Mode Select                                
1389      =5  #define PCON0_STOP__NORMAL 0x00 ///< Stop mode not activated.                        
1390      =5  #define PCON0_STOP__STOP   0x02 ///< CPU goes into Stop mode (internal oscillator    
1391      =5                                  ///< stopped).                                       
1392      =5                                                                                       
1393      =5  #define PCON0_GF0__BMASK   0x04 ///< General Purpose Flag 0                          
1394      =5  #define PCON0_GF0__SHIFT   0x02 ///< General Purpose Flag 0                          
1395      =5  #define PCON0_GF0__NOT_SET 0x00 ///< The GF0 flag is not set. Clear the GF0 flag.    
1396      =5  #define PCON0_GF0__SET     0x04 ///< The GF0 flag is set. Set the GF0 flag.          
1397      =5                                                                                       
1398      =5  #define PCON0_GF1__BMASK   0x08 ///< General Purpose Flag 1                          
1399      =5  #define PCON0_GF1__SHIFT   0x03 ///< General Purpose Flag 1                          
1400      =5  #define PCON0_GF1__NOT_SET 0x00 ///< The GF1 flag is not set. Clear the GF1 flag.    
1401      =5  #define PCON0_GF1__SET     0x08 ///< The GF1 flag is set. Set the GF1 flag.          
1402      =5                                                                                       
1403      =5  #define PCON0_GF2__BMASK   0x10 ///< General Purpose Flag 2                          
1404      =5  #define PCON0_GF2__SHIFT   0x04 ///< General Purpose Flag 2                          
1405      =5  #define PCON0_GF2__NOT_SET 0x00 ///< The GF2 flag is not set. Clear the GF2 flag.    
1406      =5  #define PCON0_GF2__SET     0x10 ///< The GF2 flag is set. Set the GF2 flag.          
1407      =5                                                                                       
1408      =5  #define PCON0_GF3__BMASK   0x20 ///< General Purpose Flag 3                          
1409      =5  #define PCON0_GF3__SHIFT   0x05 ///< General Purpose Flag 3                          
1410      =5  #define PCON0_GF3__NOT_SET 0x00 ///< The GF3 flag is not set. Clear the GF3 flag.    
1411      =5  #define PCON0_GF3__SET     0x20 ///< The GF3 flag is set. Set the GF3 flag.          
1412      =5                                                                                       
1413      =5  #define PCON0_GF4__BMASK   0x40 ///< General Purpose Flag 4                          
1414      =5  #define PCON0_GF4__SHIFT   0x06 ///< General Purpose Flag 4                          
1415      =5  #define PCON0_GF4__NOT_SET 0x00 ///< The GF4 flag is not set. Clear the GF4 flag.    
1416      =5  #define PCON0_GF4__SET     0x40 ///< The GF4 flag is set. Set the GF4 flag.          
1417      =5                                                                                       
1418      =5  #define PCON0_GF5__BMASK   0x80 ///< General Purpose Flag 5                          
1419      =5  #define PCON0_GF5__SHIFT   0x07 ///< General Purpose Flag 5                          
1420      =5  #define PCON0_GF5__NOT_SET 0x00 ///< The GF5 flag is not set. Clear the GF5 flag.    
1421      =5  #define PCON0_GF5__SET     0x80 ///< The GF5 flag is set. Set the GF5 flag.          
1422      =5                                                                                       
1423      =5  //------------------------------------------------------------------------------
1424      =5  // P0 Enums (Port 0 Pin Latch @ 0x80)
1425      =5  //------------------------------------------------------------------------------
1426      =5  #define P0_B0__BMASK 0x01 ///< Port 0 Bit 0 Latch                            
1427      =5  #define P0_B0__SHIFT 0x00 ///< Port 0 Bit 0 Latch                            
1428      =5  #define P0_B0__LOW   0x00 ///< P0.0 is low. Set P0.0 to drive low.           
1429      =5  #define P0_B0__HIGH  0x01 ///< P0.0 is high. Set P0.0 to drive or float high.
1430      =5                                                                               
1431      =5  #define P0_B1__BMASK 0x02 ///< Port 0 Bit 1 Latch                            
1432      =5  #define P0_B1__SHIFT 0x01 ///< Port 0 Bit 1 Latch                            
1433      =5  #define P0_B1__LOW   0x00 ///< P0.1 is low. Set P0.1 to drive low.           
1434      =5  #define P0_B1__HIGH  0x02 ///< P0.1 is high. Set P0.1 to drive or float high.
1435      =5                                                                               
1436      =5  #define P0_B2__BMASK 0x04 ///< Port 0 Bit 2 Latch                            
1437      =5  #define P0_B2__SHIFT 0x02 ///< Port 0 Bit 2 Latch                            
1438      =5  #define P0_B2__LOW   0x00 ///< P0.2 is low. Set P0.2 to drive low.           
1439      =5  #define P0_B2__HIGH  0x04 ///< P0.2 is high. Set P0.2 to drive or float high.
1440      =5                                                                               
1441      =5  #define P0_B3__BMASK 0x08 ///< Port 0 Bit 3 Latch                            
1442      =5  #define P0_B3__SHIFT 0x03 ///< Port 0 Bit 3 Latch                            
1443      =5  #define P0_B3__LOW   0x00 ///< P0.3 is low. Set P0.3 to drive low.           
1444      =5  #define P0_B3__HIGH  0x08 ///< P0.3 is high. Set P0.3 to drive or float high.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 43  

1445      =5                                                                               
1446      =5  #define P0_B4__BMASK 0x10 ///< Port 0 Bit 4 Latch                            
1447      =5  #define P0_B4__SHIFT 0x04 ///< Port 0 Bit 4 Latch                            
1448      =5  #define P0_B4__LOW   0x00 ///< P0.4 is low. Set P0.4 to drive low.           
1449      =5  #define P0_B4__HIGH  0x10 ///< P0.4 is high. Set P0.4 to drive or float high.
1450      =5                                                                               
1451      =5  #define P0_B5__BMASK 0x20 ///< Port 0 Bit 5 Latch                            
1452      =5  #define P0_B5__SHIFT 0x05 ///< Port 0 Bit 5 Latch                            
1453      =5  #define P0_B5__LOW   0x00 ///< P0.5 is low. Set P0.5 to drive low.           
1454      =5  #define P0_B5__HIGH  0x20 ///< P0.5 is high. Set P0.5 to drive or float high.
1455      =5                                                                               
1456      =5  #define P0_B6__BMASK 0x40 ///< Port 0 Bit 6 Latch                            
1457      =5  #define P0_B6__SHIFT 0x06 ///< Port 0 Bit 6 Latch                            
1458      =5  #define P0_B6__LOW   0x00 ///< P0.6 is low. Set P0.6 to drive low.           
1459      =5  #define P0_B6__HIGH  0x40 ///< P0.6 is high. Set P0.6 to drive or float high.
1460      =5                                                                               
1461      =5  #define P0_B7__BMASK 0x80 ///< Port 0 Bit 7 Latch                            
1462      =5  #define P0_B7__SHIFT 0x07 ///< Port 0 Bit 7 Latch                            
1463      =5  #define P0_B7__LOW   0x00 ///< P0.7 is low. Set P0.7 to drive low.           
1464      =5  #define P0_B7__HIGH  0x80 ///< P0.7 is high. Set P0.7 to drive or float high.
1465      =5                                                                               
1466      =5  //------------------------------------------------------------------------------
1467      =5  // P0MDIN Enums (Port 0 Input Mode @ 0xF1)
1468      =5  //------------------------------------------------------------------------------
1469      =5  #define P0MDIN_B0__BMASK   0x01 ///< Port 0 Bit 0 Input Mode                 
1470      =5  #define P0MDIN_B0__SHIFT   0x00 ///< Port 0 Bit 0 Input Mode                 
1471      =5  #define P0MDIN_B0__ANALOG  0x00 ///< P0.0 pin is configured for analog mode. 
1472      =5  #define P0MDIN_B0__DIGITAL 0x01 ///< P0.0 pin is configured for digital mode.
1473      =5                                                                               
1474      =5  #define P0MDIN_B1__BMASK   0x02 ///< Port 0 Bit 1 Input Mode                 
1475      =5  #define P0MDIN_B1__SHIFT   0x01 ///< Port 0 Bit 1 Input Mode                 
1476      =5  #define P0MDIN_B1__ANALOG  0x00 ///< P0.1 pin is configured for analog mode. 
1477      =5  #define P0MDIN_B1__DIGITAL 0x02 ///< P0.1 pin is configured for digital mode.
1478      =5                                                                               
1479      =5  #define P0MDIN_B2__BMASK   0x04 ///< Port 0 Bit 2 Input Mode                 
1480      =5  #define P0MDIN_B2__SHIFT   0x02 ///< Port 0 Bit 2 Input Mode                 
1481      =5  #define P0MDIN_B2__ANALOG  0x00 ///< P0.2 pin is configured for analog mode. 
1482      =5  #define P0MDIN_B2__DIGITAL 0x04 ///< P0.2 pin is configured for digital mode.
1483      =5                                                                               
1484      =5  #define P0MDIN_B3__BMASK   0x08 ///< Port 0 Bit 3 Input Mode                 
1485      =5  #define P0MDIN_B3__SHIFT   0x03 ///< Port 0 Bit 3 Input Mode                 
1486      =5  #define P0MDIN_B3__ANALOG  0x00 ///< P0.3 pin is configured for analog mode. 
1487      =5  #define P0MDIN_B3__DIGITAL 0x08 ///< P0.3 pin is configured for digital mode.
1488      =5                                                                               
1489      =5  #define P0MDIN_B4__BMASK   0x10 ///< Port 0 Bit 4 Input Mode                 
1490      =5  #define P0MDIN_B4__SHIFT   0x04 ///< Port 0 Bit 4 Input Mode                 
1491      =5  #define P0MDIN_B4__ANALOG  0x00 ///< P0.4 pin is configured for analog mode. 
1492      =5  #define P0MDIN_B4__DIGITAL 0x10 ///< P0.4 pin is configured for digital mode.
1493      =5                                                                               
1494      =5  #define P0MDIN_B5__BMASK   0x20 ///< Port 0 Bit 5 Input Mode                 
1495      =5  #define P0MDIN_B5__SHIFT   0x05 ///< Port 0 Bit 5 Input Mode                 
1496      =5  #define P0MDIN_B5__ANALOG  0x00 ///< P0.5 pin is configured for analog mode. 
1497      =5  #define P0MDIN_B5__DIGITAL 0x20 ///< P0.5 pin is configured for digital mode.
1498      =5                                                                               
1499      =5  #define P0MDIN_B6__BMASK   0x40 ///< Port 0 Bit 6 Input Mode                 
1500      =5  #define P0MDIN_B6__SHIFT   0x06 ///< Port 0 Bit 6 Input Mode                 
1501      =5  #define P0MDIN_B6__ANALOG  0x00 ///< P0.6 pin is configured for analog mode. 
1502      =5  #define P0MDIN_B6__DIGITAL 0x40 ///< P0.6 pin is configured for digital mode.
1503      =5                                                                               
1504      =5  #define P0MDIN_B7__BMASK   0x80 ///< Port 0 Bit 7 Input Mode                 
1505      =5  #define P0MDIN_B7__SHIFT   0x07 ///< Port 0 Bit 7 Input Mode                 
1506      =5  #define P0MDIN_B7__ANALOG  0x00 ///< P0.7 pin is configured for analog mode. 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 44  

1507      =5  #define P0MDIN_B7__DIGITAL 0x80 ///< P0.7 pin is configured for digital mode.
1508      =5                                                                               
1509      =5  //------------------------------------------------------------------------------
1510      =5  // P0MDOUT Enums (Port 0 Output Mode @ 0xA4)
1511      =5  //------------------------------------------------------------------------------
1512      =5  #define P0MDOUT_B0__BMASK      0x01 ///< Port 0 Bit 0 Output Mode  
1513      =5  #define P0MDOUT_B0__SHIFT      0x00 ///< Port 0 Bit 0 Output Mode  
1514      =5  #define P0MDOUT_B0__OPEN_DRAIN 0x00 ///< P0.0 output is open-drain.
1515      =5  #define P0MDOUT_B0__PUSH_PULL  0x01 ///< P0.0 output is push-pull. 
1516      =5                                                                     
1517      =5  #define P0MDOUT_B1__BMASK      0x02 ///< Port 0 Bit 1 Output Mode  
1518      =5  #define P0MDOUT_B1__SHIFT      0x01 ///< Port 0 Bit 1 Output Mode  
1519      =5  #define P0MDOUT_B1__OPEN_DRAIN 0x00 ///< P0.1 output is open-drain.
1520      =5  #define P0MDOUT_B1__PUSH_PULL  0x02 ///< P0.1 output is push-pull. 
1521      =5                                                                     
1522      =5  #define P0MDOUT_B2__BMASK      0x04 ///< Port 0 Bit 2 Output Mode  
1523      =5  #define P0MDOUT_B2__SHIFT      0x02 ///< Port 0 Bit 2 Output Mode  
1524      =5  #define P0MDOUT_B2__OPEN_DRAIN 0x00 ///< P0.2 output is open-drain.
1525      =5  #define P0MDOUT_B2__PUSH_PULL  0x04 ///< P0.2 output is push-pull. 
1526      =5                                                                     
1527      =5  #define P0MDOUT_B3__BMASK      0x08 ///< Port 0 Bit 3 Output Mode  
1528      =5  #define P0MDOUT_B3__SHIFT      0x03 ///< Port 0 Bit 3 Output Mode  
1529      =5  #define P0MDOUT_B3__OPEN_DRAIN 0x00 ///< P0.3 output is open-drain.
1530      =5  #define P0MDOUT_B3__PUSH_PULL  0x08 ///< P0.3 output is push-pull. 
1531      =5                                                                     
1532      =5  #define P0MDOUT_B4__BMASK      0x10 ///< Port 0 Bit 4 Output Mode  
1533      =5  #define P0MDOUT_B4__SHIFT      0x04 ///< Port 0 Bit 4 Output Mode  
1534      =5  #define P0MDOUT_B4__OPEN_DRAIN 0x00 ///< P0.4 output is open-drain.
1535      =5  #define P0MDOUT_B4__PUSH_PULL  0x10 ///< P0.4 output is push-pull. 
1536      =5                                                                     
1537      =5  #define P0MDOUT_B5__BMASK      0x20 ///< Port 0 Bit 5 Output Mode  
1538      =5  #define P0MDOUT_B5__SHIFT      0x05 ///< Port 0 Bit 5 Output Mode  
1539      =5  #define P0MDOUT_B5__OPEN_DRAIN 0x00 ///< P0.5 output is open-drain.
1540      =5  #define P0MDOUT_B5__PUSH_PULL  0x20 ///< P0.5 output is push-pull. 
1541      =5                                                                     
1542      =5  #define P0MDOUT_B6__BMASK      0x40 ///< Port 0 Bit 6 Output Mode  
1543      =5  #define P0MDOUT_B6__SHIFT      0x06 ///< Port 0 Bit 6 Output Mode  
1544      =5  #define P0MDOUT_B6__OPEN_DRAIN 0x00 ///< P0.6 output is open-drain.
1545      =5  #define P0MDOUT_B6__PUSH_PULL  0x40 ///< P0.6 output is push-pull. 
1546      =5                                                                     
1547      =5  #define P0MDOUT_B7__BMASK      0x80 ///< Port 0 Bit 7 Output Mode  
1548      =5  #define P0MDOUT_B7__SHIFT      0x07 ///< Port 0 Bit 7 Output Mode  
1549      =5  #define P0MDOUT_B7__OPEN_DRAIN 0x00 ///< P0.7 output is open-drain.
1550      =5  #define P0MDOUT_B7__PUSH_PULL  0x80 ///< P0.7 output is push-pull. 
1551      =5                                                                     
1552      =5  //------------------------------------------------------------------------------
1553      =5  // P0SKIP Enums (Port 0 Skip @ 0xD4)
1554      =5  //------------------------------------------------------------------------------
1555      =5  #define P0SKIP_B0__BMASK       0x01 ///< Port 0 Bit 0 Skip                       
1556      =5  #define P0SKIP_B0__SHIFT       0x00 ///< Port 0 Bit 0 Skip                       
1557      =5  #define P0SKIP_B0__NOT_SKIPPED 0x00 ///< P0.0 pin is not skipped by the crossbar.
1558      =5  #define P0SKIP_B0__SKIPPED     0x01 ///< P0.0 pin is skipped by the crossbar.    
1559      =5                                                                                   
1560      =5  #define P0SKIP_B1__BMASK       0x02 ///< Port 0 Bit 1 Skip                       
1561      =5  #define P0SKIP_B1__SHIFT       0x01 ///< Port 0 Bit 1 Skip                       
1562      =5  #define P0SKIP_B1__NOT_SKIPPED 0x00 ///< P0.1 pin is not skipped by the crossbar.
1563      =5  #define P0SKIP_B1__SKIPPED     0x02 ///< P0.1 pin is skipped by the crossbar.    
1564      =5                                                                                   
1565      =5  #define P0SKIP_B2__BMASK       0x04 ///< Port 0 Bit 2 Skip                       
1566      =5  #define P0SKIP_B2__SHIFT       0x02 ///< Port 0 Bit 2 Skip                       
1567      =5  #define P0SKIP_B2__NOT_SKIPPED 0x00 ///< P0.2 pin is not skipped by the crossbar.
1568      =5  #define P0SKIP_B2__SKIPPED     0x04 ///< P0.2 pin is skipped by the crossbar.    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 45  

1569      =5                                                                                   
1570      =5  #define P0SKIP_B3__BMASK       0x08 ///< Port 0 Bit 3 Skip                       
1571      =5  #define P0SKIP_B3__SHIFT       0x03 ///< Port 0 Bit 3 Skip                       
1572      =5  #define P0SKIP_B3__NOT_SKIPPED 0x00 ///< P0.3 pin is not skipped by the crossbar.
1573      =5  #define P0SKIP_B3__SKIPPED     0x08 ///< P0.3 pin is skipped by the crossbar.    
1574      =5                                                                                   
1575      =5  #define P0SKIP_B4__BMASK       0x10 ///< Port 0 Bit 4 Skip                       
1576      =5  #define P0SKIP_B4__SHIFT       0x04 ///< Port 0 Bit 4 Skip                       
1577      =5  #define P0SKIP_B4__NOT_SKIPPED 0x00 ///< P0.4 pin is not skipped by the crossbar.
1578      =5  #define P0SKIP_B4__SKIPPED     0x10 ///< P0.4 pin is skipped by the crossbar.    
1579      =5                                                                                   
1580      =5  #define P0SKIP_B5__BMASK       0x20 ///< Port 0 Bit 5 Skip                       
1581      =5  #define P0SKIP_B5__SHIFT       0x05 ///< Port 0 Bit 5 Skip                       
1582      =5  #define P0SKIP_B5__NOT_SKIPPED 0x00 ///< P0.5 pin is not skipped by the crossbar.
1583      =5  #define P0SKIP_B5__SKIPPED     0x20 ///< P0.5 pin is skipped by the crossbar.    
1584      =5                                                                                   
1585      =5  #define P0SKIP_B6__BMASK       0x40 ///< Port 0 Bit 6 Skip                       
1586      =5  #define P0SKIP_B6__SHIFT       0x06 ///< Port 0 Bit 6 Skip                       
1587      =5  #define P0SKIP_B6__NOT_SKIPPED 0x00 ///< P0.6 pin is not skipped by the crossbar.
1588      =5  #define P0SKIP_B6__SKIPPED     0x40 ///< P0.6 pin is skipped by the crossbar.    
1589      =5                                                                                   
1590      =5  #define P0SKIP_B7__BMASK       0x80 ///< Port 0 Bit 7 Skip                       
1591      =5  #define P0SKIP_B7__SHIFT       0x07 ///< Port 0 Bit 7 Skip                       
1592      =5  #define P0SKIP_B7__NOT_SKIPPED 0x00 ///< P0.7 pin is not skipped by the crossbar.
1593      =5  #define P0SKIP_B7__SKIPPED     0x80 ///< P0.7 pin is skipped by the crossbar.    
1594      =5                                                                                   
1595      =5  //------------------------------------------------------------------------------
1596      =5  // P1 Enums (Port 1 Pin Latch @ 0x90)
1597      =5  //------------------------------------------------------------------------------
1598      =5  #define P1_B0__BMASK 0x01 ///< Port 1 Bit 0 Latch                            
1599      =5  #define P1_B0__SHIFT 0x00 ///< Port 1 Bit 0 Latch                            
1600      =5  #define P1_B0__LOW   0x00 ///< P1.0 is low. Set P1.0 to drive low.           
1601      =5  #define P1_B0__HIGH  0x01 ///< P1.0 is high. Set P1.0 to drive or float high.
1602      =5                                                                               
1603      =5  #define P1_B1__BMASK 0x02 ///< Port 1 Bit 1 Latch                            
1604      =5  #define P1_B1__SHIFT 0x01 ///< Port 1 Bit 1 Latch                            
1605      =5  #define P1_B1__LOW   0x00 ///< P1.1 is low. Set P1.1 to drive low.           
1606      =5  #define P1_B1__HIGH  0x02 ///< P1.1 is high. Set P1.1 to drive or float high.
1607      =5                                                                               
1608      =5  #define P1_B2__BMASK 0x04 ///< Port 1 Bit 2 Latch                            
1609      =5  #define P1_B2__SHIFT 0x02 ///< Port 1 Bit 2 Latch                            
1610      =5  #define P1_B2__LOW   0x00 ///< P1.2 is low. Set P1.2 to drive low.           
1611      =5  #define P1_B2__HIGH  0x04 ///< P1.2 is high. Set P1.2 to drive or float high.
1612      =5                                                                               
1613      =5  #define P1_B3__BMASK 0x08 ///< Port 1 Bit 3 Latch                            
1614      =5  #define P1_B3__SHIFT 0x03 ///< Port 1 Bit 3 Latch                            
1615      =5  #define P1_B3__LOW   0x00 ///< P1.3 is low. Set P1.3 to drive low.           
1616      =5  #define P1_B3__HIGH  0x08 ///< P1.3 is high. Set P1.3 to drive or float high.
1617      =5                                                                               
1618      =5  #define P1_B4__BMASK 0x10 ///< Port 1 Bit 4 Latch                            
1619      =5  #define P1_B4__SHIFT 0x04 ///< Port 1 Bit 4 Latch                            
1620      =5  #define P1_B4__LOW   0x00 ///< P1.4 is low. Set P1.4 to drive low.           
1621      =5  #define P1_B4__HIGH  0x10 ///< P1.4 is high. Set P1.4 to drive or float high.
1622      =5                                                                               
1623      =5  #define P1_B5__BMASK 0x20 ///< Port 1 Bit 5 Latch                            
1624      =5  #define P1_B5__SHIFT 0x05 ///< Port 1 Bit 5 Latch                            
1625      =5  #define P1_B5__LOW   0x00 ///< P1.5 is low. Set P1.5 to drive low.           
1626      =5  #define P1_B5__HIGH  0x20 ///< P1.5 is high. Set P1.5 to drive or float high.
1627      =5                                                                               
1628      =5  #define P1_B6__BMASK 0x40 ///< Port 1 Bit 6 Latch                            
1629      =5  #define P1_B6__SHIFT 0x06 ///< Port 1 Bit 6 Latch                            
1630      =5  #define P1_B6__LOW   0x00 ///< P1.6 is low. Set P1.6 to drive low.           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 46  

1631      =5  #define P1_B6__HIGH  0x40 ///< P1.6 is high. Set P1.6 to drive or float high.
1632      =5                                                                               
1633      =5  #define P1_B7__BMASK 0x80 ///< Port 1 Bit 7 Latch                            
1634      =5  #define P1_B7__SHIFT 0x07 ///< Port 1 Bit 7 Latch                            
1635      =5  #define P1_B7__LOW   0x00 ///< P1.7 is low. Set P1.7 to drive low.           
1636      =5  #define P1_B7__HIGH  0x80 ///< P1.7 is high. Set P1.7 to drive or float high.
1637      =5                                                                               
1638      =5  //------------------------------------------------------------------------------
1639      =5  // P1MDIN Enums (Port 1 Input Mode @ 0xF2)
1640      =5  //------------------------------------------------------------------------------
1641      =5  #define P1MDIN_B0__BMASK   0x01 ///< Port 1 Bit 0 Input Mode                 
1642      =5  #define P1MDIN_B0__SHIFT   0x00 ///< Port 1 Bit 0 Input Mode                 
1643      =5  #define P1MDIN_B0__ANALOG  0x00 ///< P1.0 pin is configured for analog mode. 
1644      =5  #define P1MDIN_B0__DIGITAL 0x01 ///< P1.0 pin is configured for digital mode.
1645      =5                                                                               
1646      =5  #define P1MDIN_B1__BMASK   0x02 ///< Port 1 Bit 1 Input Mode                 
1647      =5  #define P1MDIN_B1__SHIFT   0x01 ///< Port 1 Bit 1 Input Mode                 
1648      =5  #define P1MDIN_B1__ANALOG  0x00 ///< P1.1 pin is configured for analog mode. 
1649      =5  #define P1MDIN_B1__DIGITAL 0x02 ///< P1.1 pin is configured for digital mode.
1650      =5                                                                               
1651      =5  #define P1MDIN_B2__BMASK   0x04 ///< Port 1 Bit 2 Input Mode                 
1652      =5  #define P1MDIN_B2__SHIFT   0x02 ///< Port 1 Bit 2 Input Mode                 
1653      =5  #define P1MDIN_B2__ANALOG  0x00 ///< P1.2 pin is configured for analog mode. 
1654      =5  #define P1MDIN_B2__DIGITAL 0x04 ///< P1.2 pin is configured for digital mode.
1655      =5                                                                               
1656      =5  #define P1MDIN_B3__BMASK   0x08 ///< Port 1 Bit 3 Input Mode                 
1657      =5  #define P1MDIN_B3__SHIFT   0x03 ///< Port 1 Bit 3 Input Mode                 
1658      =5  #define P1MDIN_B3__ANALOG  0x00 ///< P1.3 pin is configured for analog mode. 
1659      =5  #define P1MDIN_B3__DIGITAL 0x08 ///< P1.3 pin is configured for digital mode.
1660      =5                                                                               
1661      =5  #define P1MDIN_B4__BMASK   0x10 ///< Port 1 Bit 4 Input Mode                 
1662      =5  #define P1MDIN_B4__SHIFT   0x04 ///< Port 1 Bit 4 Input Mode                 
1663      =5  #define P1MDIN_B4__ANALOG  0x00 ///< P1.4 pin is configured for analog mode. 
1664      =5  #define P1MDIN_B4__DIGITAL 0x10 ///< P1.4 pin is configured for digital mode.
1665      =5                                                                               
1666      =5  #define P1MDIN_B5__BMASK   0x20 ///< Port 1 Bit 5 Input Mode                 
1667      =5  #define P1MDIN_B5__SHIFT   0x05 ///< Port 1 Bit 5 Input Mode                 
1668      =5  #define P1MDIN_B5__ANALOG  0x00 ///< P1.5 pin is configured for analog mode. 
1669      =5  #define P1MDIN_B5__DIGITAL 0x20 ///< P1.5 pin is configured for digital mode.
1670      =5                                                                               
1671      =5  #define P1MDIN_B6__BMASK   0x40 ///< Port 1 Bit 6 Input Mode                 
1672      =5  #define P1MDIN_B6__SHIFT   0x06 ///< Port 1 Bit 6 Input Mode                 
1673      =5  #define P1MDIN_B6__ANALOG  0x00 ///< P1.6 pin is configured for analog mode. 
1674      =5  #define P1MDIN_B6__DIGITAL 0x40 ///< P1.6 pin is configured for digital mode.
1675      =5                                                                               
1676      =5  #define P1MDIN_B7__BMASK   0x80 ///< Port 1 Bit 7 Input Mode                 
1677      =5  #define P1MDIN_B7__SHIFT   0x07 ///< Port 1 Bit 7 Input Mode                 
1678      =5  #define P1MDIN_B7__ANALOG  0x00 ///< P1.7 pin is configured for analog mode. 
1679      =5  #define P1MDIN_B7__DIGITAL 0x80 ///< P1.7 pin is configured for digital mode.
1680      =5                                                                               
1681      =5  //------------------------------------------------------------------------------
1682      =5  // P1MDOUT Enums (Port 1 Output Mode @ 0xA5)
1683      =5  //------------------------------------------------------------------------------
1684      =5  #define P1MDOUT_B0__BMASK      0x01 ///< Port 1 Bit 0 Output Mode  
1685      =5  #define P1MDOUT_B0__SHIFT      0x00 ///< Port 1 Bit 0 Output Mode  
1686      =5  #define P1MDOUT_B0__OPEN_DRAIN 0x00 ///< P1.0 output is open-drain.
1687      =5  #define P1MDOUT_B0__PUSH_PULL  0x01 ///< P1.0 output is push-pull. 
1688      =5                                                                     
1689      =5  #define P1MDOUT_B1__BMASK      0x02 ///< Port 1 Bit 1 Output Mode  
1690      =5  #define P1MDOUT_B1__SHIFT      0x01 ///< Port 1 Bit 1 Output Mode  
1691      =5  #define P1MDOUT_B1__OPEN_DRAIN 0x00 ///< P1.1 output is open-drain.
1692      =5  #define P1MDOUT_B1__PUSH_PULL  0x02 ///< P1.1 output is push-pull. 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 47  

1693      =5                                                                     
1694      =5  #define P1MDOUT_B2__BMASK      0x04 ///< Port 1 Bit 2 Output Mode  
1695      =5  #define P1MDOUT_B2__SHIFT      0x02 ///< Port 1 Bit 2 Output Mode  
1696      =5  #define P1MDOUT_B2__OPEN_DRAIN 0x00 ///< P1.2 output is open-drain.
1697      =5  #define P1MDOUT_B2__PUSH_PULL  0x04 ///< P1.2 output is push-pull. 
1698      =5                                                                     
1699      =5  #define P1MDOUT_B3__BMASK      0x08 ///< Port 1 Bit 3 Output Mode  
1700      =5  #define P1MDOUT_B3__SHIFT      0x03 ///< Port 1 Bit 3 Output Mode  
1701      =5  #define P1MDOUT_B3__OPEN_DRAIN 0x00 ///< P1.3 output is open-drain.
1702      =5  #define P1MDOUT_B3__PUSH_PULL  0x08 ///< P1.3 output is push-pull. 
1703      =5                                                                     
1704      =5  #define P1MDOUT_B4__BMASK      0x10 ///< Port 1 Bit 4 Output Mode  
1705      =5  #define P1MDOUT_B4__SHIFT      0x04 ///< Port 1 Bit 4 Output Mode  
1706      =5  #define P1MDOUT_B4__OPEN_DRAIN 0x00 ///< P1.4 output is open-drain.
1707      =5  #define P1MDOUT_B4__PUSH_PULL  0x10 ///< P1.4 output is push-pull. 
1708      =5                                                                     
1709      =5  #define P1MDOUT_B5__BMASK      0x20 ///< Port 1 Bit 5 Output Mode  
1710      =5  #define P1MDOUT_B5__SHIFT      0x05 ///< Port 1 Bit 5 Output Mode  
1711      =5  #define P1MDOUT_B5__OPEN_DRAIN 0x00 ///< P1.5 output is open-drain.
1712      =5  #define P1MDOUT_B5__PUSH_PULL  0x20 ///< P1.5 output is push-pull. 
1713      =5                                                                     
1714      =5  #define P1MDOUT_B6__BMASK      0x40 ///< Port 1 Bit 6 Output Mode  
1715      =5  #define P1MDOUT_B6__SHIFT      0x06 ///< Port 1 Bit 6 Output Mode  
1716      =5  #define P1MDOUT_B6__OPEN_DRAIN 0x00 ///< P1.6 output is open-drain.
1717      =5  #define P1MDOUT_B6__PUSH_PULL  0x40 ///< P1.6 output is push-pull. 
1718      =5                                                                     
1719      =5  #define P1MDOUT_B7__BMASK      0x80 ///< Port 1 Bit 7 Output Mode  
1720      =5  #define P1MDOUT_B7__SHIFT      0x07 ///< Port 1 Bit 7 Output Mode  
1721      =5  #define P1MDOUT_B7__OPEN_DRAIN 0x00 ///< P1.7 output is open-drain.
1722      =5  #define P1MDOUT_B7__PUSH_PULL  0x80 ///< P1.7 output is push-pull. 
1723      =5                                                                     
1724      =5  //------------------------------------------------------------------------------
1725      =5  // P1SKIP Enums (Port 1 Skip @ 0xD5)
1726      =5  //------------------------------------------------------------------------------
1727      =5  #define P1SKIP_B0__BMASK       0x01 ///< Port 1 Bit 0 Skip                       
1728      =5  #define P1SKIP_B0__SHIFT       0x00 ///< Port 1 Bit 0 Skip                       
1729      =5  #define P1SKIP_B0__NOT_SKIPPED 0x00 ///< P1.0 pin is not skipped by the crossbar.
1730      =5  #define P1SKIP_B0__SKIPPED     0x01 ///< P1.0 pin is skipped by the crossbar.    
1731      =5                                                                                   
1732      =5  #define P1SKIP_B1__BMASK       0x02 ///< Port 1 Bit 1 Skip                       
1733      =5  #define P1SKIP_B1__SHIFT       0x01 ///< Port 1 Bit 1 Skip                       
1734      =5  #define P1SKIP_B1__NOT_SKIPPED 0x00 ///< P1.1 pin is not skipped by the crossbar.
1735      =5  #define P1SKIP_B1__SKIPPED     0x02 ///< P1.1 pin is skipped by the crossbar.    
1736      =5                                                                                   
1737      =5  #define P1SKIP_B2__BMASK       0x04 ///< Port 1 Bit 2 Skip                       
1738      =5  #define P1SKIP_B2__SHIFT       0x02 ///< Port 1 Bit 2 Skip                       
1739      =5  #define P1SKIP_B2__NOT_SKIPPED 0x00 ///< P1.2 pin is not skipped by the crossbar.
1740      =5  #define P1SKIP_B2__SKIPPED     0x04 ///< P1.2 pin is skipped by the crossbar.    
1741      =5                                                                                   
1742      =5  #define P1SKIP_B3__BMASK       0x08 ///< Port 1 Bit 3 Skip                       
1743      =5  #define P1SKIP_B3__SHIFT       0x03 ///< Port 1 Bit 3 Skip                       
1744      =5  #define P1SKIP_B3__NOT_SKIPPED 0x00 ///< P1.3 pin is not skipped by the crossbar.
1745      =5  #define P1SKIP_B3__SKIPPED     0x08 ///< P1.3 pin is skipped by the crossbar.    
1746      =5                                                                                   
1747      =5  #define P1SKIP_B4__BMASK       0x10 ///< Port 1 Bit 4 Skip                       
1748      =5  #define P1SKIP_B4__SHIFT       0x04 ///< Port 1 Bit 4 Skip                       
1749      =5  #define P1SKIP_B4__NOT_SKIPPED 0x00 ///< P1.4 pin is not skipped by the crossbar.
1750      =5  #define P1SKIP_B4__SKIPPED     0x10 ///< P1.4 pin is skipped by the crossbar.    
1751      =5                                                                                   
1752      =5  #define P1SKIP_B5__BMASK       0x20 ///< Port 1 Bit 5 Skip                       
1753      =5  #define P1SKIP_B5__SHIFT       0x05 ///< Port 1 Bit 5 Skip                       
1754      =5  #define P1SKIP_B5__NOT_SKIPPED 0x00 ///< P1.5 pin is not skipped by the crossbar.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 48  

1755      =5  #define P1SKIP_B5__SKIPPED     0x20 ///< P1.5 pin is skipped by the crossbar.    
1756      =5                                                                                   
1757      =5  #define P1SKIP_B6__BMASK       0x40 ///< Port 1 Bit 6 Skip                       
1758      =5  #define P1SKIP_B6__SHIFT       0x06 ///< Port 1 Bit 6 Skip                       
1759      =5  #define P1SKIP_B6__NOT_SKIPPED 0x00 ///< P1.6 pin is not skipped by the crossbar.
1760      =5  #define P1SKIP_B6__SKIPPED     0x40 ///< P1.6 pin is skipped by the crossbar.    
1761      =5                                                                                   
1762      =5  #define P1SKIP_B7__BMASK       0x80 ///< Port 1 Bit 7 Skip                       
1763      =5  #define P1SKIP_B7__SHIFT       0x07 ///< Port 1 Bit 7 Skip                       
1764      =5  #define P1SKIP_B7__NOT_SKIPPED 0x00 ///< P1.7 pin is not skipped by the crossbar.
1765      =5  #define P1SKIP_B7__SKIPPED     0x80 ///< P1.7 pin is skipped by the crossbar.    
1766      =5                                                                                   
1767      =5  //------------------------------------------------------------------------------
1768      =5  // P2 Enums (Port 2 Pin Latch @ 0xA0)
1769      =5  //------------------------------------------------------------------------------
1770      =5  #define P2_B0__BMASK 0x01 ///< Port 2 Bit 0 Latch                            
1771      =5  #define P2_B0__SHIFT 0x00 ///< Port 2 Bit 0 Latch                            
1772      =5  #define P2_B0__LOW   0x00 ///< P2.0 is low. Set P2.0 to drive low.           
1773      =5  #define P2_B0__HIGH  0x01 ///< P2.0 is high. Set P2.0 to drive or float high.
1774      =5                                                                               
1775      =5  #define P2_B1__BMASK 0x02 ///< Port 2 Bit 1 Latch                            
1776      =5  #define P2_B1__SHIFT 0x01 ///< Port 2 Bit 1 Latch                            
1777      =5  #define P2_B1__LOW   0x00 ///< P2.1 is low. Set P2.1 to drive low.           
1778      =5  #define P2_B1__HIGH  0x02 ///< P2.1 is high. Set P2.1 to drive or float high.
1779      =5                                                                               
1780      =5  #define P2_B2__BMASK 0x04 ///< Port 2 Bit 2 Latch                            
1781      =5  #define P2_B2__SHIFT 0x02 ///< Port 2 Bit 2 Latch                            
1782      =5  #define P2_B2__LOW   0x00 ///< P2.2 is low. Set P2.2 to drive low.           
1783      =5  #define P2_B2__HIGH  0x04 ///< P2.2 is high. Set P2.2 to drive or float high.
1784      =5                                                                               
1785      =5  #define P2_B3__BMASK 0x08 ///< Port 2 Bit 3 Latch                            
1786      =5  #define P2_B3__SHIFT 0x03 ///< Port 2 Bit 3 Latch                            
1787      =5  #define P2_B3__LOW   0x00 ///< P2.3 is low. Set P2.3 to drive low.           
1788      =5  #define P2_B3__HIGH  0x08 ///< P2.3 is high. Set P2.3 to drive or float high.
1789      =5                                                                               
1790      =5  #define P2_B4__BMASK 0x10 ///< Port 2 Bit 4 Latch                            
1791      =5  #define P2_B4__SHIFT 0x04 ///< Port 2 Bit 4 Latch                            
1792      =5  #define P2_B4__LOW   0x00 ///< P2.4 is low. Set P2.4 to drive low.           
1793      =5  #define P2_B4__HIGH  0x10 ///< P2.4 is high. Set P2.4 to drive or float high.
1794      =5                                                                               
1795      =5  #define P2_B5__BMASK 0x20 ///< Port 2 Bit 5 Latch                            
1796      =5  #define P2_B5__SHIFT 0x05 ///< Port 2 Bit 5 Latch                            
1797      =5  #define P2_B5__LOW   0x00 ///< P2.5 is low. Set P2.5 to drive low.           
1798      =5  #define P2_B5__HIGH  0x20 ///< P2.5 is high. Set P2.5 to drive or float high.
1799      =5                                                                               
1800      =5  #define P2_B6__BMASK 0x40 ///< Port 2 Bit 6 Latch                            
1801      =5  #define P2_B6__SHIFT 0x06 ///< Port 2 Bit 6 Latch                            
1802      =5  #define P2_B6__LOW   0x00 ///< P2.6 is low. Set P2.6 to drive low.           
1803      =5  #define P2_B6__HIGH  0x40 ///< P2.6 is high. Set P2.6 to drive or float high.
1804      =5                                                                               
1805      =5  #define P2_B7__BMASK 0x80 ///< Port 2 Bit 7 Latch                            
1806      =5  #define P2_B7__SHIFT 0x07 ///< Port 2 Bit 7 Latch                            
1807      =5  #define P2_B7__LOW   0x00 ///< P2.7 is low. Set P2.7 to drive low.           
1808      =5  #define P2_B7__HIGH  0x80 ///< P2.7 is high. Set P2.7 to drive or float high.
1809      =5                                                                               
1810      =5  //------------------------------------------------------------------------------
1811      =5  // P2MDIN Enums (Port 2 Input Mode @ 0xF3)
1812      =5  //------------------------------------------------------------------------------
1813      =5  #define P2MDIN_B0__BMASK   0x01 ///< Port 2 Bit 0 Input Mode                 
1814      =5  #define P2MDIN_B0__SHIFT   0x00 ///< Port 2 Bit 0 Input Mode                 
1815      =5  #define P2MDIN_B0__ANALOG  0x00 ///< P2.0 pin is configured for analog mode. 
1816      =5  #define P2MDIN_B0__DIGITAL 0x01 ///< P2.0 pin is configured for digital mode.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 49  

1817      =5                                                                               
1818      =5  #define P2MDIN_B1__BMASK   0x02 ///< Port 2 Bit 1 Input Mode                 
1819      =5  #define P2MDIN_B1__SHIFT   0x01 ///< Port 2 Bit 1 Input Mode                 
1820      =5  #define P2MDIN_B1__ANALOG  0x00 ///< P2.1 pin is configured for analog mode. 
1821      =5  #define P2MDIN_B1__DIGITAL 0x02 ///< P2.1 pin is configured for digital mode.
1822      =5                                                                               
1823      =5  #define P2MDIN_B2__BMASK   0x04 ///< Port 2 Bit 2 Input Mode                 
1824      =5  #define P2MDIN_B2__SHIFT   0x02 ///< Port 2 Bit 2 Input Mode                 
1825      =5  #define P2MDIN_B2__ANALOG  0x00 ///< P2.2 pin is configured for analog mode. 
1826      =5  #define P2MDIN_B2__DIGITAL 0x04 ///< P2.2 pin is configured for digital mode.
1827      =5                                                                               
1828      =5  #define P2MDIN_B3__BMASK   0x08 ///< Port 2 Bit 3 Input Mode                 
1829      =5  #define P2MDIN_B3__SHIFT   0x03 ///< Port 2 Bit 3 Input Mode                 
1830      =5  #define P2MDIN_B3__ANALOG  0x00 ///< P2.3 pin is configured for analog mode. 
1831      =5  #define P2MDIN_B3__DIGITAL 0x08 ///< P2.3 pin is configured for digital mode.
1832      =5                                                                               
1833      =5  #define P2MDIN_B4__BMASK   0x10 ///< Port 2 Bit 4 Input Mode                 
1834      =5  #define P2MDIN_B4__SHIFT   0x04 ///< Port 2 Bit 4 Input Mode                 
1835      =5  #define P2MDIN_B4__ANALOG  0x00 ///< P2.4 pin is configured for analog mode. 
1836      =5  #define P2MDIN_B4__DIGITAL 0x10 ///< P2.4 pin is configured for digital mode.
1837      =5                                                                               
1838      =5  #define P2MDIN_B5__BMASK   0x20 ///< Port 2 Bit 5 Input Mode                 
1839      =5  #define P2MDIN_B5__SHIFT   0x05 ///< Port 2 Bit 5 Input Mode                 
1840      =5  #define P2MDIN_B5__ANALOG  0x00 ///< P2.5 pin is configured for analog mode. 
1841      =5  #define P2MDIN_B5__DIGITAL 0x20 ///< P2.5 pin is configured for digital mode.
1842      =5                                                                               
1843      =5  #define P2MDIN_B6__BMASK   0x40 ///< Port 2 Bit 6 Input Mode                 
1844      =5  #define P2MDIN_B6__SHIFT   0x06 ///< Port 2 Bit 6 Input Mode                 
1845      =5  #define P2MDIN_B6__ANALOG  0x00 ///< P2.6 pin is configured for analog mode. 
1846      =5  #define P2MDIN_B6__DIGITAL 0x40 ///< P2.6 pin is configured for digital mode.
1847      =5                                                                               
1848      =5  #define P2MDIN_B7__BMASK   0x80 ///< Port 2 Bit 7 Input Mode                 
1849      =5  #define P2MDIN_B7__SHIFT   0x07 ///< Port 2 Bit 7 Input Mode                 
1850      =5  #define P2MDIN_B7__ANALOG  0x00 ///< P2.7 pin is configured for analog mode. 
1851      =5  #define P2MDIN_B7__DIGITAL 0x80 ///< P2.7 pin is configured for digital mode.
1852      =5                                                                               
1853      =5  //------------------------------------------------------------------------------
1854      =5  // P2MDOUT Enums (Port 2 Output Mode @ 0xA6)
1855      =5  //------------------------------------------------------------------------------
1856      =5  #define P2MDOUT_B0__BMASK      0x01 ///< Port 2 Bit 0 Output Mode  
1857      =5  #define P2MDOUT_B0__SHIFT      0x00 ///< Port 2 Bit 0 Output Mode  
1858      =5  #define P2MDOUT_B0__OPEN_DRAIN 0x00 ///< P2.0 output is open-drain.
1859      =5  #define P2MDOUT_B0__PUSH_PULL  0x01 ///< P2.0 output is push-pull. 
1860      =5                                                                     
1861      =5  #define P2MDOUT_B1__BMASK      0x02 ///< Port 2 Bit 1 Output Mode  
1862      =5  #define P2MDOUT_B1__SHIFT      0x01 ///< Port 2 Bit 1 Output Mode  
1863      =5  #define P2MDOUT_B1__OPEN_DRAIN 0x00 ///< P2.1 output is open-drain.
1864      =5  #define P2MDOUT_B1__PUSH_PULL  0x02 ///< P2.1 output is push-pull. 
1865      =5                                                                     
1866      =5  #define P2MDOUT_B2__BMASK      0x04 ///< Port 2 Bit 2 Output Mode  
1867      =5  #define P2MDOUT_B2__SHIFT      0x02 ///< Port 2 Bit 2 Output Mode  
1868      =5  #define P2MDOUT_B2__OPEN_DRAIN 0x00 ///< P2.2 output is open-drain.
1869      =5  #define P2MDOUT_B2__PUSH_PULL  0x04 ///< P2.2 output is push-pull. 
1870      =5                                                                     
1871      =5  #define P2MDOUT_B3__BMASK      0x08 ///< Port 2 Bit 3 Output Mode  
1872      =5  #define P2MDOUT_B3__SHIFT      0x03 ///< Port 2 Bit 3 Output Mode  
1873      =5  #define P2MDOUT_B3__OPEN_DRAIN 0x00 ///< P2.3 output is open-drain.
1874      =5  #define P2MDOUT_B3__PUSH_PULL  0x08 ///< P2.3 output is push-pull. 
1875      =5                                                                     
1876      =5  #define P2MDOUT_B4__BMASK      0x10 ///< Port 2 Bit 4 Output Mode  
1877      =5  #define P2MDOUT_B4__SHIFT      0x04 ///< Port 2 Bit 4 Output Mode  
1878      =5  #define P2MDOUT_B4__OPEN_DRAIN 0x00 ///< P2.4 output is open-drain.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 50  

1879      =5  #define P2MDOUT_B4__PUSH_PULL  0x10 ///< P2.4 output is push-pull. 
1880      =5                                                                     
1881      =5  #define P2MDOUT_B5__BMASK      0x20 ///< Port 2 Bit 5 Output Mode  
1882      =5  #define P2MDOUT_B5__SHIFT      0x05 ///< Port 2 Bit 5 Output Mode  
1883      =5  #define P2MDOUT_B5__OPEN_DRAIN 0x00 ///< P2.5 output is open-drain.
1884      =5  #define P2MDOUT_B5__PUSH_PULL  0x20 ///< P2.5 output is push-pull. 
1885      =5                                                                     
1886      =5  #define P2MDOUT_B6__BMASK      0x40 ///< Port 2 Bit 6 Output Mode  
1887      =5  #define P2MDOUT_B6__SHIFT      0x06 ///< Port 2 Bit 6 Output Mode  
1888      =5  #define P2MDOUT_B6__OPEN_DRAIN 0x00 ///< P2.6 output is open-drain.
1889      =5  #define P2MDOUT_B6__PUSH_PULL  0x40 ///< P2.6 output is push-pull. 
1890      =5                                                                     
1891      =5  #define P2MDOUT_B7__BMASK      0x80 ///< Port 2 Bit 7 Output Mode  
1892      =5  #define P2MDOUT_B7__SHIFT      0x07 ///< Port 2 Bit 7 Output Mode  
1893      =5  #define P2MDOUT_B7__OPEN_DRAIN 0x00 ///< P2.7 output is open-drain.
1894      =5  #define P2MDOUT_B7__PUSH_PULL  0x80 ///< P2.7 output is push-pull. 
1895      =5                                                                     
1896      =5  //------------------------------------------------------------------------------
1897      =5  // P2SKIP Enums (Port 2 Skip @ 0xD6)
1898      =5  //------------------------------------------------------------------------------
1899      =5  #define P2SKIP_B0__BMASK       0x01 ///< Port 2 Bit 0 Skip                       
1900      =5  #define P2SKIP_B0__SHIFT       0x00 ///< Port 2 Bit 0 Skip                       
1901      =5  #define P2SKIP_B0__NOT_SKIPPED 0x00 ///< P2.0 pin is not skipped by the crossbar.
1902      =5  #define P2SKIP_B0__SKIPPED     0x01 ///< P2.0 pin is skipped by the crossbar.    
1903      =5                                                                                   
1904      =5  #define P2SKIP_B1__BMASK       0x02 ///< Port 2 Bit 1 Skip                       
1905      =5  #define P2SKIP_B1__SHIFT       0x01 ///< Port 2 Bit 1 Skip                       
1906      =5  #define P2SKIP_B1__NOT_SKIPPED 0x00 ///< P2.1 pin is not skipped by the crossbar.
1907      =5  #define P2SKIP_B1__SKIPPED     0x02 ///< P2.1 pin is skipped by the crossbar.    
1908      =5                                                                                   
1909      =5  #define P2SKIP_B2__BMASK       0x04 ///< Port 2 Bit 2 Skip                       
1910      =5  #define P2SKIP_B2__SHIFT       0x02 ///< Port 2 Bit 2 Skip                       
1911      =5  #define P2SKIP_B2__NOT_SKIPPED 0x00 ///< P2.2 pin is not skipped by the crossbar.
1912      =5  #define P2SKIP_B2__SKIPPED     0x04 ///< P2.2 pin is skipped by the crossbar.    
1913      =5                                                                                   
1914      =5  #define P2SKIP_B3__BMASK       0x08 ///< Port 2 Bit 3 Skip                       
1915      =5  #define P2SKIP_B3__SHIFT       0x03 ///< Port 2 Bit 3 Skip                       
1916      =5  #define P2SKIP_B3__NOT_SKIPPED 0x00 ///< P2.3 pin is not skipped by the crossbar.
1917      =5  #define P2SKIP_B3__SKIPPED     0x08 ///< P2.3 pin is skipped by the crossbar.    
1918      =5                                                                                   
1919      =5  #define P2SKIP_B4__BMASK       0x10 ///< Port 2 Bit 4 Skip                       
1920      =5  #define P2SKIP_B4__SHIFT       0x04 ///< Port 2 Bit 4 Skip                       
1921      =5  #define P2SKIP_B4__NOT_SKIPPED 0x00 ///< P2.4 pin is not skipped by the crossbar.
1922      =5  #define P2SKIP_B4__SKIPPED     0x10 ///< P2.4 pin is skipped by the crossbar.    
1923      =5                                                                                   
1924      =5  #define P2SKIP_B5__BMASK       0x20 ///< Port 2 Bit 5 Skip                       
1925      =5  #define P2SKIP_B5__SHIFT       0x05 ///< Port 2 Bit 5 Skip                       
1926      =5  #define P2SKIP_B5__NOT_SKIPPED 0x00 ///< P2.5 pin is not skipped by the crossbar.
1927      =5  #define P2SKIP_B5__SKIPPED     0x20 ///< P2.5 pin is skipped by the crossbar.    
1928      =5                                                                                   
1929      =5  #define P2SKIP_B6__BMASK       0x40 ///< Port 2 Bit 6 Skip                       
1930      =5  #define P2SKIP_B6__SHIFT       0x06 ///< Port 2 Bit 6 Skip                       
1931      =5  #define P2SKIP_B6__NOT_SKIPPED 0x00 ///< P2.6 pin is not skipped by the crossbar.
1932      =5  #define P2SKIP_B6__SKIPPED     0x40 ///< P2.6 pin is skipped by the crossbar.    
1933      =5                                                                                   
1934      =5  #define P2SKIP_B7__BMASK       0x80 ///< Port 2 Bit 7 Skip                       
1935      =5  #define P2SKIP_B7__SHIFT       0x07 ///< Port 2 Bit 7 Skip                       
1936      =5  #define P2SKIP_B7__NOT_SKIPPED 0x00 ///< P2.7 pin is not skipped by the crossbar.
1937      =5  #define P2SKIP_B7__SKIPPED     0x80 ///< P2.7 pin is skipped by the crossbar.    
1938      =5                                                                                   
1939      =5  //------------------------------------------------------------------------------
1940      =5  // P3 Enums (Port 3 Pin Latch @ 0xB0)
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 51  

1941      =5  //------------------------------------------------------------------------------
1942      =5  #define P3_B0__BMASK 0x01 ///< Port 3 Bit 0 Latch                            
1943      =5  #define P3_B0__SHIFT 0x00 ///< Port 3 Bit 0 Latch                            
1944      =5  #define P3_B0__LOW   0x00 ///< P3.0 is low. Set P3.0 to drive low.           
1945      =5  #define P3_B0__HIGH  0x01 ///< P3.0 is high. Set P3.0 to drive or float high.
1946      =5                                                                               
1947      =5  #define P3_B1__BMASK 0x02 ///< Port 3 Bit 1 Latch                            
1948      =5  #define P3_B1__SHIFT 0x01 ///< Port 3 Bit 1 Latch                            
1949      =5  #define P3_B1__LOW   0x00 ///< P3.1 is low. Set P3.1 to drive low.           
1950      =5  #define P3_B1__HIGH  0x02 ///< P3.1 is high. Set P3.1 to drive or float high.
1951      =5                                                                               
1952      =5  #define P3_B2__BMASK 0x04 ///< Port 3 Bit 2 Latch                            
1953      =5  #define P3_B2__SHIFT 0x02 ///< Port 3 Bit 2 Latch                            
1954      =5  #define P3_B2__LOW   0x00 ///< P3.2 is low. Set P3.2 to drive low.           
1955      =5  #define P3_B2__HIGH  0x04 ///< P3.2 is high. Set P3.2 to drive or float high.
1956      =5                                                                               
1957      =5  #define P3_B3__BMASK 0x08 ///< Port 3 Bit 3 Latch                            
1958      =5  #define P3_B3__SHIFT 0x03 ///< Port 3 Bit 3 Latch                            
1959      =5  #define P3_B3__LOW   0x00 ///< P3.3 is low. Set P3.3 to drive low.           
1960      =5  #define P3_B3__HIGH  0x08 ///< P3.3 is high. Set P3.3 to drive or float high.
1961      =5                                                                               
1962      =5  #define P3_B4__BMASK 0x10 ///< Port 3 Bit 4 Latch                            
1963      =5  #define P3_B4__SHIFT 0x04 ///< Port 3 Bit 4 Latch                            
1964      =5  #define P3_B4__LOW   0x00 ///< P3.4 is low. Set P3.4 to drive low.           
1965      =5  #define P3_B4__HIGH  0x10 ///< P3.4 is high. Set P3.4 to drive or float high.
1966      =5                                                                               
1967      =5  #define P3_B5__BMASK 0x20 ///< Port 3 Bit 5 Latch                            
1968      =5  #define P3_B5__SHIFT 0x05 ///< Port 3 Bit 5 Latch                            
1969      =5  #define P3_B5__LOW   0x00 ///< P3.5 is low. Set P3.5 to drive low.           
1970      =5  #define P3_B5__HIGH  0x20 ///< P3.5 is high. Set P3.5 to drive or float high.
1971      =5                                                                               
1972      =5  #define P3_B6__BMASK 0x40 ///< Port 3 Bit 6 Latch                            
1973      =5  #define P3_B6__SHIFT 0x06 ///< Port 3 Bit 6 Latch                            
1974      =5  #define P3_B6__LOW   0x00 ///< P3.6 is low. Set P3.6 to drive low.           
1975      =5  #define P3_B6__HIGH  0x40 ///< P3.6 is high. Set P3.6 to drive or float high.
1976      =5                                                                               
1977      =5  #define P3_B7__BMASK 0x80 ///< Port 3 Bit 7 Latch                            
1978      =5  #define P3_B7__SHIFT 0x07 ///< Port 3 Bit 7 Latch                            
1979      =5  #define P3_B7__LOW   0x00 ///< P3.7 is low. Set P3.7 to drive low.           
1980      =5  #define P3_B7__HIGH  0x80 ///< P3.7 is high. Set P3.7 to drive or float high.
1981      =5                                                                               
1982      =5  //------------------------------------------------------------------------------
1983      =5  // P3MDIN Enums (Port 3 Input Mode @ 0xF4)
1984      =5  //------------------------------------------------------------------------------
1985      =5  #define P3MDIN_B0__BMASK   0x01 ///< Port 3 Bit 0 Input Mode                 
1986      =5  #define P3MDIN_B0__SHIFT   0x00 ///< Port 3 Bit 0 Input Mode                 
1987      =5  #define P3MDIN_B0__ANALOG  0x00 ///< P3.0 pin is configured for analog mode. 
1988      =5  #define P3MDIN_B0__DIGITAL 0x01 ///< P3.0 pin is configured for digital mode.
1989      =5                                                                               
1990      =5  #define P3MDIN_B1__BMASK   0x02 ///< Port 3 Bit 1 Input Mode                 
1991      =5  #define P3MDIN_B1__SHIFT   0x01 ///< Port 3 Bit 1 Input Mode                 
1992      =5  #define P3MDIN_B1__ANALOG  0x00 ///< P3.1 pin is configured for analog mode. 
1993      =5  #define P3MDIN_B1__DIGITAL 0x02 ///< P3.1 pin is configured for digital mode.
1994      =5                                                                               
1995      =5  #define P3MDIN_B2__BMASK   0x04 ///< Port 3 Bit 2 Input Mode                 
1996      =5  #define P3MDIN_B2__SHIFT   0x02 ///< Port 3 Bit 2 Input Mode                 
1997      =5  #define P3MDIN_B2__ANALOG  0x00 ///< P3.2 pin is configured for analog mode. 
1998      =5  #define P3MDIN_B2__DIGITAL 0x04 ///< P3.2 pin is configured for digital mode.
1999      =5                                                                               
2000      =5  #define P3MDIN_B3__BMASK   0x08 ///< Port 3 Bit 3 Input Mode                 
2001      =5  #define P3MDIN_B3__SHIFT   0x03 ///< Port 3 Bit 3 Input Mode                 
2002      =5  #define P3MDIN_B3__ANALOG  0x00 ///< P3.3 pin is configured for analog mode. 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 52  

2003      =5  #define P3MDIN_B3__DIGITAL 0x08 ///< P3.3 pin is configured for digital mode.
2004      =5                                                                               
2005      =5  #define P3MDIN_B4__BMASK   0x10 ///< Port 3 Bit 4 Input Mode                 
2006      =5  #define P3MDIN_B4__SHIFT   0x04 ///< Port 3 Bit 4 Input Mode                 
2007      =5  #define P3MDIN_B4__ANALOG  0x00 ///< P3.4 pin is configured for analog mode. 
2008      =5  #define P3MDIN_B4__DIGITAL 0x10 ///< P3.4 pin is configured for digital mode.
2009      =5                                                                               
2010      =5  #define P3MDIN_B5__BMASK   0x20 ///< Port 3 Bit 5 Input Mode                 
2011      =5  #define P3MDIN_B5__SHIFT   0x05 ///< Port 3 Bit 5 Input Mode                 
2012      =5  #define P3MDIN_B5__ANALOG  0x00 ///< P3.5 pin is configured for analog mode. 
2013      =5  #define P3MDIN_B5__DIGITAL 0x20 ///< P3.5 pin is configured for digital mode.
2014      =5                                                                               
2015      =5  #define P3MDIN_B6__BMASK   0x40 ///< Port 3 Bit 6 Input Mode                 
2016      =5  #define P3MDIN_B6__SHIFT   0x06 ///< Port 3 Bit 6 Input Mode                 
2017      =5  #define P3MDIN_B6__ANALOG  0x00 ///< P3.6 pin is configured for analog mode. 
2018      =5  #define P3MDIN_B6__DIGITAL 0x40 ///< P3.6 pin is configured for digital mode.
2019      =5                                                                               
2020      =5  #define P3MDIN_B7__BMASK   0x80 ///< Port 3 Bit 7 Input Mode                 
2021      =5  #define P3MDIN_B7__SHIFT   0x07 ///< Port 3 Bit 7 Input Mode                 
2022      =5  #define P3MDIN_B7__ANALOG  0x00 ///< P3.7 pin is configured for analog mode. 
2023      =5  #define P3MDIN_B7__DIGITAL 0x80 ///< P3.7 pin is configured for digital mode.
2024      =5                                                                               
2025      =5  //------------------------------------------------------------------------------
2026      =5  // P3MDOUT Enums (Port 3 Output Mode @ 0xA7)
2027      =5  //------------------------------------------------------------------------------
2028      =5  #define P3MDOUT_B0__BMASK      0x01 ///< Port 3 Bit 0 Output Mode  
2029      =5  #define P3MDOUT_B0__SHIFT      0x00 ///< Port 3 Bit 0 Output Mode  
2030      =5  #define P3MDOUT_B0__OPEN_DRAIN 0x00 ///< P3.0 output is open-drain.
2031      =5  #define P3MDOUT_B0__PUSH_PULL  0x01 ///< P3.0 output is push-pull. 
2032      =5                                                                     
2033      =5  #define P3MDOUT_B1__BMASK      0x02 ///< Port 3 Bit 1 Output Mode  
2034      =5  #define P3MDOUT_B1__SHIFT      0x01 ///< Port 3 Bit 1 Output Mode  
2035      =5  #define P3MDOUT_B1__OPEN_DRAIN 0x00 ///< P3.1 output is open-drain.
2036      =5  #define P3MDOUT_B1__PUSH_PULL  0x02 ///< P3.1 output is push-pull. 
2037      =5                                                                     
2038      =5  #define P3MDOUT_B2__BMASK      0x04 ///< Port 3 Bit 2 Output Mode  
2039      =5  #define P3MDOUT_B2__SHIFT      0x02 ///< Port 3 Bit 2 Output Mode  
2040      =5  #define P3MDOUT_B2__OPEN_DRAIN 0x00 ///< P3.2 output is open-drain.
2041      =5  #define P3MDOUT_B2__PUSH_PULL  0x04 ///< P3.2 output is push-pull. 
2042      =5                                                                     
2043      =5  #define P3MDOUT_B3__BMASK      0x08 ///< Port 3 Bit 3 Output Mode  
2044      =5  #define P3MDOUT_B3__SHIFT      0x03 ///< Port 3 Bit 3 Output Mode  
2045      =5  #define P3MDOUT_B3__OPEN_DRAIN 0x00 ///< P3.3 output is open-drain.
2046      =5  #define P3MDOUT_B3__PUSH_PULL  0x08 ///< P3.3 output is push-pull. 
2047      =5                                                                     
2048      =5  #define P3MDOUT_B4__BMASK      0x10 ///< Port 3 Bit 4 Output Mode  
2049      =5  #define P3MDOUT_B4__SHIFT      0x04 ///< Port 3 Bit 4 Output Mode  
2050      =5  #define P3MDOUT_B4__OPEN_DRAIN 0x00 ///< P3.4 output is open-drain.
2051      =5  #define P3MDOUT_B4__PUSH_PULL  0x10 ///< P3.4 output is push-pull. 
2052      =5                                                                     
2053      =5  #define P3MDOUT_B5__BMASK      0x20 ///< Port 3 Bit 5 Output Mode  
2054      =5  #define P3MDOUT_B5__SHIFT      0x05 ///< Port 3 Bit 5 Output Mode  
2055      =5  #define P3MDOUT_B5__OPEN_DRAIN 0x00 ///< P3.5 output is open-drain.
2056      =5  #define P3MDOUT_B5__PUSH_PULL  0x20 ///< P3.5 output is push-pull. 
2057      =5                                                                     
2058      =5  #define P3MDOUT_B6__BMASK      0x40 ///< Port 3 Bit 6 Output Mode  
2059      =5  #define P3MDOUT_B6__SHIFT      0x06 ///< Port 3 Bit 6 Output Mode  
2060      =5  #define P3MDOUT_B6__OPEN_DRAIN 0x00 ///< P3.6 output is open-drain.
2061      =5  #define P3MDOUT_B6__PUSH_PULL  0x40 ///< P3.6 output is push-pull. 
2062      =5                                                                     
2063      =5  #define P3MDOUT_B7__BMASK      0x80 ///< Port 3 Bit 7 Output Mode  
2064      =5  #define P3MDOUT_B7__SHIFT      0x07 ///< Port 3 Bit 7 Output Mode  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 53  

2065      =5  #define P3MDOUT_B7__OPEN_DRAIN 0x00 ///< P3.7 output is open-drain.
2066      =5  #define P3MDOUT_B7__PUSH_PULL  0x80 ///< P3.7 output is push-pull. 
2067      =5                                                                     
2068      =5  //------------------------------------------------------------------------------
2069      =5  // P3SKIP Enums (Port 3 Skip @ 0xDF)
2070      =5  //------------------------------------------------------------------------------
2071      =5  #define P3SKIP_B0__BMASK       0x01 ///< Port 3 Bit 0 Skip                       
2072      =5  #define P3SKIP_B0__SHIFT       0x00 ///< Port 3 Bit 0 Skip                       
2073      =5  #define P3SKIP_B0__NOT_SKIPPED 0x00 ///< P3.0 pin is not skipped by the crossbar.
2074      =5  #define P3SKIP_B0__SKIPPED     0x01 ///< P3.0 pin is skipped by the crossbar.    
2075      =5                                                                                   
2076      =5  #define P3SKIP_B1__BMASK       0x02 ///< Port 3 Bit 1 Skip                       
2077      =5  #define P3SKIP_B1__SHIFT       0x01 ///< Port 3 Bit 1 Skip                       
2078      =5  #define P3SKIP_B1__NOT_SKIPPED 0x00 ///< P3.1 pin is not skipped by the crossbar.
2079      =5  #define P3SKIP_B1__SKIPPED     0x02 ///< P3.1 pin is skipped by the crossbar.    
2080      =5                                                                                   
2081      =5  #define P3SKIP_B2__BMASK       0x04 ///< Port 3 Bit 2 Skip                       
2082      =5  #define P3SKIP_B2__SHIFT       0x02 ///< Port 3 Bit 2 Skip                       
2083      =5  #define P3SKIP_B2__NOT_SKIPPED 0x00 ///< P3.2 pin is not skipped by the crossbar.
2084      =5  #define P3SKIP_B2__SKIPPED     0x04 ///< P3.2 pin is skipped by the crossbar.    
2085      =5                                                                                   
2086      =5  #define P3SKIP_B3__BMASK       0x08 ///< Port 3 Bit 3 Skip                       
2087      =5  #define P3SKIP_B3__SHIFT       0x03 ///< Port 3 Bit 3 Skip                       
2088      =5  #define P3SKIP_B3__NOT_SKIPPED 0x00 ///< P3.3 pin is not skipped by the crossbar.
2089      =5  #define P3SKIP_B3__SKIPPED     0x08 ///< P3.3 pin is skipped by the crossbar.    
2090      =5                                                                                   
2091      =5  #define P3SKIP_B4__BMASK       0x10 ///< Port 3 Bit 4 Skip                       
2092      =5  #define P3SKIP_B4__SHIFT       0x04 ///< Port 3 Bit 4 Skip                       
2093      =5  #define P3SKIP_B4__NOT_SKIPPED 0x00 ///< P3.4 pin is not skipped by the crossbar.
2094      =5  #define P3SKIP_B4__SKIPPED     0x10 ///< P3.4 pin is skipped by the crossbar.    
2095      =5                                                                                   
2096      =5  #define P3SKIP_B5__BMASK       0x20 ///< Port 3 Bit 5 Skip                       
2097      =5  #define P3SKIP_B5__SHIFT       0x05 ///< Port 3 Bit 5 Skip                       
2098      =5  #define P3SKIP_B5__NOT_SKIPPED 0x00 ///< P3.5 pin is not skipped by the crossbar.
2099      =5  #define P3SKIP_B5__SKIPPED     0x20 ///< P3.5 pin is skipped by the crossbar.    
2100      =5                                                                                   
2101      =5  #define P3SKIP_B6__BMASK       0x40 ///< Port 3 Bit 6 Skip                       
2102      =5  #define P3SKIP_B6__SHIFT       0x06 ///< Port 3 Bit 6 Skip                       
2103      =5  #define P3SKIP_B6__NOT_SKIPPED 0x00 ///< P3.6 pin is not skipped by the crossbar.
2104      =5  #define P3SKIP_B6__SKIPPED     0x40 ///< P3.6 pin is skipped by the crossbar.    
2105      =5                                                                                   
2106      =5  #define P3SKIP_B7__BMASK       0x80 ///< Port 3 Bit 7 Skip                       
2107      =5  #define P3SKIP_B7__SHIFT       0x07 ///< Port 3 Bit 7 Skip                       
2108      =5  #define P3SKIP_B7__NOT_SKIPPED 0x00 ///< P3.7 pin is not skipped by the crossbar.
2109      =5  #define P3SKIP_B7__SKIPPED     0x80 ///< P3.7 pin is skipped by the crossbar.    
2110      =5                                                                                   
2111      =5  //------------------------------------------------------------------------------
2112      =5  // P4 Enums (Port 4 Pin Latch @ 0xC7)
2113      =5  //------------------------------------------------------------------------------
2114      =5  #define P4_B0__BMASK 0x01 ///< Port 4 Bit 0 Latch                            
2115      =5  #define P4_B0__SHIFT 0x00 ///< Port 4 Bit 0 Latch                            
2116      =5  #define P4_B0__LOW   0x00 ///< P4.0 is low. Set P4.0 to drive low.           
2117      =5  #define P4_B0__HIGH  0x01 ///< P4.0 is high. Set P4.0 to drive or float high.
2118      =5                                                                               
2119      =5  #define P4_B1__BMASK 0x02 ///< Port 4 Bit 1 Latch                            
2120      =5  #define P4_B1__SHIFT 0x01 ///< Port 4 Bit 1 Latch                            
2121      =5  #define P4_B1__LOW   0x00 ///< P4.1 is low. Set P4.1 to drive low.           
2122      =5  #define P4_B1__HIGH  0x02 ///< P4.1 is high. Set P4.1 to drive or float high.
2123      =5                                                                               
2124      =5  #define P4_B2__BMASK 0x04 ///< Port 4 Bit 2 Latch                            
2125      =5  #define P4_B2__SHIFT 0x02 ///< Port 4 Bit 2 Latch                            
2126      =5  #define P4_B2__LOW   0x00 ///< P4.2 is low. Set P4.2 to drive low.           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 54  

2127      =5  #define P4_B2__HIGH  0x04 ///< P4.2 is high. Set P4.2 to drive or float high.
2128      =5                                                                               
2129      =5  #define P4_B3__BMASK 0x08 ///< Port 4 Bit 3 Latch                            
2130      =5  #define P4_B3__SHIFT 0x03 ///< Port 4 Bit 3 Latch                            
2131      =5  #define P4_B3__LOW   0x00 ///< P4.3 is low. Set P4.3 to drive low.           
2132      =5  #define P4_B3__HIGH  0x08 ///< P4.3 is high. Set P4.3 to drive or float high.
2133      =5                                                                               
2134      =5  #define P4_B4__BMASK 0x10 ///< Port 4 Bit 4 Latch                            
2135      =5  #define P4_B4__SHIFT 0x04 ///< Port 4 Bit 4 Latch                            
2136      =5  #define P4_B4__LOW   0x00 ///< P4.4 is low. Set P4.4 to drive low.           
2137      =5  #define P4_B4__HIGH  0x10 ///< P4.4 is high. Set P4.4 to drive or float high.
2138      =5                                                                               
2139      =5  #define P4_B5__BMASK 0x20 ///< Port 4 Bit 5 Latch                            
2140      =5  #define P4_B5__SHIFT 0x05 ///< Port 4 Bit 5 Latch                            
2141      =5  #define P4_B5__LOW   0x00 ///< P4.5 is low. Set P4.5 to drive low.           
2142      =5  #define P4_B5__HIGH  0x20 ///< P4.5 is high. Set P4.5 to drive or float high.
2143      =5                                                                               
2144      =5  #define P4_B6__BMASK 0x40 ///< Port 4 Bit 6 Latch                            
2145      =5  #define P4_B6__SHIFT 0x06 ///< Port 4 Bit 6 Latch                            
2146      =5  #define P4_B6__LOW   0x00 ///< P4.6 is low. Set P4.6 to drive low.           
2147      =5  #define P4_B6__HIGH  0x40 ///< P4.6 is high. Set P4.6 to drive or float high.
2148      =5                                                                               
2149      =5  #define P4_B7__BMASK 0x80 ///< Port 4 Bit 7 Latch                            
2150      =5  #define P4_B7__SHIFT 0x07 ///< Port 4 Bit 7 Latch                            
2151      =5  #define P4_B7__LOW   0x00 ///< P4.7 is low. Set P4.7 to drive low.           
2152      =5  #define P4_B7__HIGH  0x80 ///< P4.7 is high. Set P4.7 to drive or float high.
2153      =5                                                                               
2154      =5  //------------------------------------------------------------------------------
2155      =5  // P4MDIN Enums (Port 4 Input Mode @ 0xF5)
2156      =5  //------------------------------------------------------------------------------
2157      =5  #define P4MDIN_B0__BMASK   0x01 ///< Port 4 Bit 0 Input Mode                 
2158      =5  #define P4MDIN_B0__SHIFT   0x00 ///< Port 4 Bit 0 Input Mode                 
2159      =5  #define P4MDIN_B0__ANALOG  0x00 ///< P4.0 pin is configured for analog mode. 
2160      =5  #define P4MDIN_B0__DIGITAL 0x01 ///< P4.0 pin is configured for digital mode.
2161      =5                                                                               
2162      =5  #define P4MDIN_B1__BMASK   0x02 ///< Port 4 Bit 1 Input Mode                 
2163      =5  #define P4MDIN_B1__SHIFT   0x01 ///< Port 4 Bit 1 Input Mode                 
2164      =5  #define P4MDIN_B1__ANALOG  0x00 ///< P4.1 pin is configured for analog mode. 
2165      =5  #define P4MDIN_B1__DIGITAL 0x02 ///< P4.1 pin is configured for digital mode.
2166      =5                                                                               
2167      =5  #define P4MDIN_B2__BMASK   0x04 ///< Port 4 Bit 2 Input Mode                 
2168      =5  #define P4MDIN_B2__SHIFT   0x02 ///< Port 4 Bit 2 Input Mode                 
2169      =5  #define P4MDIN_B2__ANALOG  0x00 ///< P4.2 pin is configured for analog mode. 
2170      =5  #define P4MDIN_B2__DIGITAL 0x04 ///< P4.2 pin is configured for digital mode.
2171      =5                                                                               
2172      =5  #define P4MDIN_B3__BMASK   0x08 ///< Port 4 Bit 3 Input Mode                 
2173      =5  #define P4MDIN_B3__SHIFT   0x03 ///< Port 4 Bit 3 Input Mode                 
2174      =5  #define P4MDIN_B3__ANALOG  0x00 ///< P4.3 pin is configured for analog mode. 
2175      =5  #define P4MDIN_B3__DIGITAL 0x08 ///< P4.3 pin is configured for digital mode.
2176      =5                                                                               
2177      =5  #define P4MDIN_B4__BMASK   0x10 ///< Port 4 Bit 4 Input Mode                 
2178      =5  #define P4MDIN_B4__SHIFT   0x04 ///< Port 4 Bit 4 Input Mode                 
2179      =5  #define P4MDIN_B4__ANALOG  0x00 ///< P4.4 pin is configured for analog mode. 
2180      =5  #define P4MDIN_B4__DIGITAL 0x10 ///< P4.4 pin is configured for digital mode.
2181      =5                                                                               
2182      =5  #define P4MDIN_B5__BMASK   0x20 ///< Port 4 Bit 5 Input Mode                 
2183      =5  #define P4MDIN_B5__SHIFT   0x05 ///< Port 4 Bit 5 Input Mode                 
2184      =5  #define P4MDIN_B5__ANALOG  0x00 ///< P4.5 pin is configured for analog mode. 
2185      =5  #define P4MDIN_B5__DIGITAL 0x20 ///< P4.5 pin is configured for digital mode.
2186      =5                                                                               
2187      =5  #define P4MDIN_B6__BMASK   0x40 ///< Port 4 Bit 6 Input Mode                 
2188      =5  #define P4MDIN_B6__SHIFT   0x06 ///< Port 4 Bit 6 Input Mode                 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 55  

2189      =5  #define P4MDIN_B6__ANALOG  0x00 ///< P4.6 pin is configured for analog mode. 
2190      =5  #define P4MDIN_B6__DIGITAL 0x40 ///< P4.6 pin is configured for digital mode.
2191      =5                                                                               
2192      =5  #define P4MDIN_B7__BMASK   0x80 ///< Port 4 Bit 7 Input Mode                 
2193      =5  #define P4MDIN_B7__SHIFT   0x07 ///< Port 4 Bit 7 Input Mode                 
2194      =5  #define P4MDIN_B7__ANALOG  0x00 ///< P4.7 pin is configured for analog mode. 
2195      =5  #define P4MDIN_B7__DIGITAL 0x80 ///< P4.7 pin is configured for digital mode.
2196      =5                                                                               
2197      =5  //------------------------------------------------------------------------------
2198      =5  // P4MDOUT Enums (Port 4 Output Mode @ 0xAE)
2199      =5  //------------------------------------------------------------------------------
2200      =5  #define P4MDOUT_B0__BMASK      0x01 ///< Port 4 Bit 0 Output Mode  
2201      =5  #define P4MDOUT_B0__SHIFT      0x00 ///< Port 4 Bit 0 Output Mode  
2202      =5  #define P4MDOUT_B0__OPEN_DRAIN 0x00 ///< P4.0 output is open-drain.
2203      =5  #define P4MDOUT_B0__PUSH_PULL  0x01 ///< P4.0 output is push-pull. 
2204      =5                                                                     
2205      =5  #define P4MDOUT_B1__BMASK      0x02 ///< Port 4 Bit 1 Output Mode  
2206      =5  #define P4MDOUT_B1__SHIFT      0x01 ///< Port 4 Bit 1 Output Mode  
2207      =5  #define P4MDOUT_B1__OPEN_DRAIN 0x00 ///< P4.1 output is open-drain.
2208      =5  #define P4MDOUT_B1__PUSH_PULL  0x02 ///< P4.1 output is push-pull. 
2209      =5                                                                     
2210      =5  #define P4MDOUT_B2__BMASK      0x04 ///< Port 4 Bit 2 Output Mode  
2211      =5  #define P4MDOUT_B2__SHIFT      0x02 ///< Port 4 Bit 2 Output Mode  
2212      =5  #define P4MDOUT_B2__OPEN_DRAIN 0x00 ///< P4.2 output is open-drain.
2213      =5  #define P4MDOUT_B2__PUSH_PULL  0x04 ///< P4.2 output is push-pull. 
2214      =5                                                                     
2215      =5  #define P4MDOUT_B3__BMASK      0x08 ///< Port 4 Bit 3 Output Mode  
2216      =5  #define P4MDOUT_B3__SHIFT      0x03 ///< Port 4 Bit 3 Output Mode  
2217      =5  #define P4MDOUT_B3__OPEN_DRAIN 0x00 ///< P4.3 output is open-drain.
2218      =5  #define P4MDOUT_B3__PUSH_PULL  0x08 ///< P4.3 output is push-pull. 
2219      =5                                                                     
2220      =5  #define P4MDOUT_B4__BMASK      0x10 ///< Port 4 Bit 4 Output Mode  
2221      =5  #define P4MDOUT_B4__SHIFT      0x04 ///< Port 4 Bit 4 Output Mode  
2222      =5  #define P4MDOUT_B4__OPEN_DRAIN 0x00 ///< P4.4 output is open-drain.
2223      =5  #define P4MDOUT_B4__PUSH_PULL  0x10 ///< P4.4 output is push-pull. 
2224      =5                                                                     
2225      =5  #define P4MDOUT_B5__BMASK      0x20 ///< Port 4 Bit 5 Output Mode  
2226      =5  #define P4MDOUT_B5__SHIFT      0x05 ///< Port 4 Bit 5 Output Mode  
2227      =5  #define P4MDOUT_B5__OPEN_DRAIN 0x00 ///< P4.5 output is open-drain.
2228      =5  #define P4MDOUT_B5__PUSH_PULL  0x20 ///< P4.5 output is push-pull. 
2229      =5                                                                     
2230      =5  #define P4MDOUT_B6__BMASK      0x40 ///< Port 4 Bit 6 Output Mode  
2231      =5  #define P4MDOUT_B6__SHIFT      0x06 ///< Port 4 Bit 6 Output Mode  
2232      =5  #define P4MDOUT_B6__OPEN_DRAIN 0x00 ///< P4.6 output is open-drain.
2233      =5  #define P4MDOUT_B6__PUSH_PULL  0x40 ///< P4.6 output is push-pull. 
2234      =5                                                                     
2235      =5  #define P4MDOUT_B7__BMASK      0x80 ///< Port 4 Bit 7 Output Mode  
2236      =5  #define P4MDOUT_B7__SHIFT      0x07 ///< Port 4 Bit 7 Output Mode  
2237      =5  #define P4MDOUT_B7__OPEN_DRAIN 0x00 ///< P4.7 output is open-drain.
2238      =5  #define P4MDOUT_B7__PUSH_PULL  0x80 ///< P4.7 output is push-pull. 
2239      =5                                                                     
2240      =5  //------------------------------------------------------------------------------
2241      =5  // RSTSRC Enums (Reset Source @ 0xEF)
2242      =5  //------------------------------------------------------------------------------
2243      =5  #define RSTSRC_PINRSF__BMASK   0x01 ///< HW Pin Reset Flag                                                
             -    
2244      =5  #define RSTSRC_PINRSF__SHIFT   0x00 ///< HW Pin Reset Flag                                                
             -    
2245      =5  #define RSTSRC_PINRSF__NOT_SET 0x00 ///< The RSTb pin did not cause the last reset.                       
             -    
2246      =5  #define RSTSRC_PINRSF__SET     0x01 ///< The RSTb pin caused the last reset.                              
             -    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 56  

2247      =5                                                                                                            
             -    
2248      =5  #define RSTSRC_PORSF__BMASK    0x02 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
2249      =5  #define RSTSRC_PORSF__SHIFT    0x01 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
2250      =5  #define RSTSRC_PORSF__NOT_SET  0x00 ///< A power-on or supply monitor reset did not occur.                
             -    
2251      =5  #define RSTSRC_PORSF__SET      0x02 ///< A power-on or supply monitor reset occurred.                     
             -    
2252      =5                                                                                                            
             -    
2253      =5  #define RSTSRC_MCDRSF__BMASK   0x04 ///< Missing Clock Detector Enable and Flag                           
             -    
2254      =5  #define RSTSRC_MCDRSF__SHIFT   0x02 ///< Missing Clock Detector Enable and Flag                           
             -    
2255      =5  #define RSTSRC_MCDRSF__NOT_SET 0x00 ///< A missing clock detector reset did not occur.                    
             -    
2256      =5  #define RSTSRC_MCDRSF__SET     0x04 ///< A missing clock detector reset occurred.                         
             -    
2257      =5                                                                                                            
             -    
2258      =5  #define RSTSRC_WDTRSF__BMASK   0x08 ///< Watchdog Timer Reset Flag                                        
             -    
2259      =5  #define RSTSRC_WDTRSF__SHIFT   0x03 ///< Watchdog Timer Reset Flag                                        
             -    
2260      =5  #define RSTSRC_WDTRSF__NOT_SET 0x00 ///< A watchdog timer overflow reset did not occur.                   
             -    
2261      =5  #define RSTSRC_WDTRSF__SET     0x08 ///< A watchdog timer overflow reset occurred.                        
             -    
2262      =5                                                                                                            
             -    
2263      =5  #define RSTSRC_SWRSF__BMASK    0x10 ///< Software Reset Force and Flag                                    
             -    
2264      =5  #define RSTSRC_SWRSF__SHIFT    0x04 ///< Software Reset Force and Flag                                    
             -    
2265      =5  #define RSTSRC_SWRSF__NOT_SET  0x00 ///< A software reset did not occur.                                  
             -    
2266      =5  #define RSTSRC_SWRSF__SET      0x10 ///< A software reset occurred.                                       
             -    
2267      =5                                                                                                            
             -    
2268      =5  #define RSTSRC_C0RSEF__BMASK   0x20 ///< Comparator0 Reset Enable and Flag                                
             -    
2269      =5  #define RSTSRC_C0RSEF__SHIFT   0x05 ///< Comparator0 Reset Enable and Flag                                
             -    
2270      =5  #define RSTSRC_C0RSEF__NOT_SET 0x00 ///< A Comparator 0 reset did not occur.                              
             -    
2271      =5  #define RSTSRC_C0RSEF__SET     0x20 ///< A Comparator 0 reset occurred.                                   
             -    
2272      =5                                                                                                            
             -    
2273      =5  #define RSTSRC_FERROR__BMASK   0x40 ///< Flash Error Reset Flag                                           
             -    
2274      =5  #define RSTSRC_FERROR__SHIFT   0x06 ///< Flash Error Reset Flag                                           
             -    
2275      =5  #define RSTSRC_FERROR__NOT_SET 0x00 ///< A flash error reset did not occur.                               
             -    
2276      =5  #define RSTSRC_FERROR__SET     0x40 ///< A flash error reset occurred.                                    
             -    
2277      =5                                                                                                            
             -    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 57  

2278      =5  #define RSTSRC_USBRSF__BMASK   0x80 ///< USB Reset Enable and Flag                                        
             -    
2279      =5  #define RSTSRC_USBRSF__SHIFT   0x07 ///< USB Reset Enable and Flag                                        
             -    
2280      =5  #define RSTSRC_USBRSF__NOT_SET 0x00 ///< A USB0 reset did not occur.                                      
             -    
2281      =5  #define RSTSRC_USBRSF__SET     0x80 ///< A USB0 reset occurred.                                           
             -    
2282      =5                                                                                                            
             -    
2283      =5  //------------------------------------------------------------------------------
2284      =5  // SFRPAGE Enums (SFR Page @ 0xBF)
2285      =5  //------------------------------------------------------------------------------
2286      =5  #define SFRPAGE_SFRPAGE__FMASK 0xFF ///< SFR Page
2287      =5  #define SFRPAGE_SFRPAGE__SHIFT 0x00 ///< SFR Page
2288      =5                                                   
2289      =5  //------------------------------------------------------------------------------
2290      =5  // SMB0ADM Enums (SMBus 0 Slave Address Mask @ 0xCE)
2291      =5  //------------------------------------------------------------------------------
2292      =5  #define SMB0ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
2293      =5  #define SMB0ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
2294      =5  #define SMB0ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
2295      =5                                                ///< address and data bytes.                         
2296      =5  #define SMB0ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
2297      =5                                                ///< acknowledge is enabled.                         
2298      =5                                                                                                     
2299      =5  #define SMB0ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
2300      =5  #define SMB0ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
2301      =5                                                                                                     
2302      =5  //------------------------------------------------------------------------------
2303      =5  // SMB0ADR Enums (SMBus 0 Slave Address @ 0xCF)
2304      =5  //------------------------------------------------------------------------------
2305      =5  #define SMB0ADR_GC__BMASK      0x01 ///< General Call Address Enable        
2306      =5  #define SMB0ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
2307      =5  #define SMB0ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
2308      =5  #define SMB0ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
2309      =5                                                                              
2310      =5  #define SMB0ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
2311      =5  #define SMB0ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
2312      =5                                                                              
2313      =5  //------------------------------------------------------------------------------
2314      =5  // SMB0CF Enums (SMBus 0 Configuration @ 0xC1)
2315      =5  //------------------------------------------------------------------------------
2316      =5  #define SMB0CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
2317      =5  #define SMB0CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
2318      =5  #define SMB0CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
2319      =5  #define SMB0CF_SMBCS__TIMER1            0x01 ///< Timer 1 Overflow.                                
2320      =5  #define SMB0CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
2321      =5  #define SMB0CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
2322      =5                                                                                                     
2323      =5  #define SMB0CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
2324      =5  #define SMB0CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
2325      =5  #define SMB0CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
2326      =5  #define SMB0CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
2327      =5                                               ///< considered free if SCL and SDA remain high for   
2328      =5                                               ///< more than 10 SMBus clock source periods.         
2329      =5                                                                                                     
2330      =5  #define SMB0CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
2331      =5  #define SMB0CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
2332      =5  #define SMB0CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
2333      =5  #define SMB0CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
2334      =5                                                                                                     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 58  

2335      =5  #define SMB0CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
2336      =5  #define SMB0CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
2337      =5  #define SMB0CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
2338      =5  #define SMB0CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
2339      =5                                                                                                     
2340      =5  #define SMB0CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
2341      =5  #define SMB0CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
2342      =5  #define SMB0CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
2343      =5  #define SMB0CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
2344      =5                                               ///< progress.                                        
2345      =5                                                                                                     
2346      =5  #define SMB0CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
2347      =5  #define SMB0CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
2348      =5  #define SMB0CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
2349      =5  #define SMB0CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
2350      =5                                                                                                     
2351      =5  #define SMB0CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
2352      =5  #define SMB0CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
2353      =5  #define SMB0CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
2354      =5  #define SMB0CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
2355      =5                                                                                                     
2356      =5  //------------------------------------------------------------------------------
2357      =5  // SMB0CN0 Enums (SMBus 0 Control @ 0xC0)
2358      =5  //------------------------------------------------------------------------------
2359      =5  #define SMB0CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
2360      =5  #define SMB0CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
2361      =5  #define SMB0CN0_SI__NOT_SET         0x00 ///<                                                
2362      =5  #define SMB0CN0_SI__SET             0x01 ///<                                                
2363      =5                                                                                               
2364      =5  #define SMB0CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
2365      =5  #define SMB0CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
2366      =5  #define SMB0CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
2367      =5  #define SMB0CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
2368      =5                                                                                               
2369      =5  #define SMB0CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
2370      =5  #define SMB0CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
2371      =5  #define SMB0CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
2372      =5  #define SMB0CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
2373      =5                                                                                               
2374      =5  #define SMB0CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
2375      =5  #define SMB0CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
2376      =5  #define SMB0CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
2377      =5  #define SMB0CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
2378      =5                                                                                               
2379      =5  #define SMB0CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
2380      =5  #define SMB0CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
2381      =5  #define SMB0CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
2382      =5  #define SMB0CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
2383      =5                                                                                               
2384      =5  #define SMB0CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
2385      =5  #define SMB0CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
2386      =5  #define SMB0CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
2387      =5  #define SMB0CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
2388      =5                                           ///< currently pending.                             
2389      =5                                                                                               
2390      =5  #define SMB0CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
2391      =5  #define SMB0CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
2392      =5  #define SMB0CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
2393      =5  #define SMB0CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
2394      =5                                                                                               
2395      =5  #define SMB0CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
2396      =5  #define SMB0CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 59  

2397      =5  #define SMB0CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
2398      =5  #define SMB0CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
2399      =5                                                                                               
2400      =5  //------------------------------------------------------------------------------
2401      =5  // SMB0DAT Enums (SMBus 0 Data @ 0xC2)
2402      =5  //------------------------------------------------------------------------------
2403      =5  #define SMB0DAT_SMB0DAT__FMASK 0xFF ///< SMBus 0 Data
2404      =5  #define SMB0DAT_SMB0DAT__SHIFT 0x00 ///< SMBus 0 Data
2405      =5                                                       
2406      =5  //------------------------------------------------------------------------------
2407      =5  // SMB1ADM Enums (SMBus 1 Slave Address Mask @ 0xCE)
2408      =5  //------------------------------------------------------------------------------
2409      =5  #define SMB1ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
2410      =5  #define SMB1ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
2411      =5  #define SMB1ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
2412      =5                                                ///< address and data bytes.                         
2413      =5  #define SMB1ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
2414      =5                                                ///< acknowledge is enabled.                         
2415      =5                                                                                                     
2416      =5  #define SMB1ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
2417      =5  #define SMB1ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
2418      =5                                                                                                     
2419      =5  //------------------------------------------------------------------------------
2420      =5  // SMB1ADR Enums (SMBus 1 Slave Address @ 0xCF)
2421      =5  //------------------------------------------------------------------------------
2422      =5  #define SMB1ADR_GC__BMASK      0x01 ///< General Call Address Enable        
2423      =5  #define SMB1ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
2424      =5  #define SMB1ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
2425      =5  #define SMB1ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
2426      =5                                                                              
2427      =5  #define SMB1ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
2428      =5  #define SMB1ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
2429      =5                                                                              
2430      =5  //------------------------------------------------------------------------------
2431      =5  // SMB1CF Enums (SMBus 1 Configuration @ 0xC1)
2432      =5  //------------------------------------------------------------------------------
2433      =5  #define SMB1CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
2434      =5  #define SMB1CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
2435      =5  #define SMB1CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
2436      =5  #define SMB1CF_SMBCS__TIMER5            0x01 ///< Timer 5 Overflow.                                
2437      =5  #define SMB1CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
2438      =5  #define SMB1CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
2439      =5                                                                                                     
2440      =5  #define SMB1CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
2441      =5  #define SMB1CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
2442      =5  #define SMB1CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
2443      =5  #define SMB1CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
2444      =5                                               ///< considered free if SCL and SDA remain high for   
2445      =5                                               ///< more than 10 SMBus clock source periods.         
2446      =5                                                                                                     
2447      =5  #define SMB1CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
2448      =5  #define SMB1CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
2449      =5  #define SMB1CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
2450      =5  #define SMB1CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
2451      =5                                                                                                     
2452      =5  #define SMB1CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
2453      =5  #define SMB1CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
2454      =5  #define SMB1CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
2455      =5  #define SMB1CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
2456      =5                                                                                                     
2457      =5  #define SMB1CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
2458      =5  #define SMB1CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 60  

2459      =5  #define SMB1CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
2460      =5  #define SMB1CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
2461      =5                                               ///< progress.                                        
2462      =5                                                                                                     
2463      =5  #define SMB1CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
2464      =5  #define SMB1CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
2465      =5  #define SMB1CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
2466      =5  #define SMB1CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
2467      =5                                                                                                     
2468      =5  #define SMB1CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
2469      =5  #define SMB1CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
2470      =5  #define SMB1CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
2471      =5  #define SMB1CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
2472      =5                                                                                                     
2473      =5  //------------------------------------------------------------------------------
2474      =5  // SMB1CN0 Enums (SMBus 1 Control @ 0xC0)
2475      =5  //------------------------------------------------------------------------------
2476      =5  #define SMB1CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
2477      =5  #define SMB1CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
2478      =5  #define SMB1CN0_SI__NOT_SET         0x00 ///<                                                
2479      =5  #define SMB1CN0_SI__SET             0x01 ///<                                                
2480      =5                                                                                               
2481      =5  #define SMB1CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
2482      =5  #define SMB1CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
2483      =5  #define SMB1CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
2484      =5  #define SMB1CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
2485      =5                                                                                               
2486      =5  #define SMB1CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
2487      =5  #define SMB1CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
2488      =5  #define SMB1CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
2489      =5  #define SMB1CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
2490      =5                                                                                               
2491      =5  #define SMB1CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
2492      =5  #define SMB1CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
2493      =5  #define SMB1CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
2494      =5  #define SMB1CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
2495      =5                                                                                               
2496      =5  #define SMB1CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
2497      =5  #define SMB1CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
2498      =5  #define SMB1CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
2499      =5  #define SMB1CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
2500      =5                                                                                               
2501      =5  #define SMB1CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
2502      =5  #define SMB1CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
2503      =5  #define SMB1CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
2504      =5  #define SMB1CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
2505      =5                                           ///< currently pending.                             
2506      =5                                                                                               
2507      =5  #define SMB1CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
2508      =5  #define SMB1CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
2509      =5  #define SMB1CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
2510      =5  #define SMB1CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
2511      =5                                                                                               
2512      =5  #define SMB1CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
2513      =5  #define SMB1CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
2514      =5  #define SMB1CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
2515      =5  #define SMB1CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
2516      =5                                                                                               
2517      =5  //------------------------------------------------------------------------------
2518      =5  // SMB1DAT Enums (SMBus 1 Data @ 0xC2)
2519      =5  //------------------------------------------------------------------------------
2520      =5  #define SMB1DAT_SMB1DAT__FMASK 0xFF ///< SMBus 1 Data
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 61  

2521      =5  #define SMB1DAT_SMB1DAT__SHIFT 0x00 ///< SMBus 1 Data
2522      =5                                                       
2523      =5  //------------------------------------------------------------------------------
2524      =5  // SMBTC Enums (SMBus Timing and Pin Control @ 0xB9)
2525      =5  //------------------------------------------------------------------------------
2526      =5  #define SMBTC_SMB0SDD__FMASK         0x03 ///< SMBus 0 Start Detection Window                   
2527      =5  #define SMBTC_SMB0SDD__SHIFT         0x00 ///< SMBus 0 Start Detection Window                   
2528      =5  #define SMBTC_SMB0SDD__NONE          0x00 ///< No additional hold time window (0-1 SYSCLK).     
2529      =5  #define SMBTC_SMB0SDD__ADD_2_SYSCLKS 0x01 ///< Increase hold time window to 2-3 SYSCLKs.        
2530      =5  #define SMBTC_SMB0SDD__ADD_4_SYSCLKS 0x02 ///< Increase hold time window to 4-5 SYSCLKs.        
2531      =5  #define SMBTC_SMB0SDD__ADD_8_SYSCLKS 0x03 ///< Increase hold time window to 8-9 SYSCLKs.        
2532      =5                                                                                                  
2533      =5  #define SMBTC_SMB1SDD__FMASK         0x0C ///< SMBus 1 Start Detection Window                   
2534      =5  #define SMBTC_SMB1SDD__SHIFT         0x02 ///< SMBus 1 Start Detection Window                   
2535      =5  #define SMBTC_SMB1SDD__NONE          0x00 ///< No additional hold time requirement (0-1 SYSCLK).
2536      =5  #define SMBTC_SMB1SDD__ADD_2_SYSCLKS 0x04 ///< Increase hold time window to 2-3 SYSCLKs.        
2537      =5  #define SMBTC_SMB1SDD__ADD_4_SYSCLKS 0x08 ///< Increase hold time window to 4-5 SYSCLKs.        
2538      =5  #define SMBTC_SMB1SDD__ADD_8_SYSCLKS 0x0C ///< Increase hold time window to 8-9 SYSCLKs.        
2539      =5                                                                                                  
2540      =5  //------------------------------------------------------------------------------
2541      =5  // SPI0CFG Enums (SPI0 Configuration @ 0xA1)
2542      =5  //------------------------------------------------------------------------------
2543      =5  #define SPI0CFG_RXBMT__BMASK                0x01 ///< Receive Buffer Empty                              
2544      =5  #define SPI0CFG_RXBMT__SHIFT                0x00 ///< Receive Buffer Empty                              
2545      =5  #define SPI0CFG_RXBMT__NOT_SET              0x00 ///< New data is available in the receive buffer (Slave
2546      =5                                                   ///< mode).                                            
2547      =5  #define SPI0CFG_RXBMT__SET                  0x01 ///< No new data in the receive buffer (Slave mode).   
2548      =5                                                                                                          
2549      =5  #define SPI0CFG_SRMT__BMASK                 0x02 ///< Shift Register Empty                              
2550      =5  #define SPI0CFG_SRMT__SHIFT                 0x01 ///< Shift Register Empty                              
2551      =5  #define SPI0CFG_SRMT__NOT_SET               0x00 ///< The shift register is not empty.                  
2552      =5  #define SPI0CFG_SRMT__SET                   0x02 ///< The shift register is empty.                      
2553      =5                                                                                                          
2554      =5  #define SPI0CFG_NSSIN__BMASK                0x04 ///< NSS Instantaneous Pin Input                       
2555      =5  #define SPI0CFG_NSSIN__SHIFT                0x02 ///< NSS Instantaneous Pin Input                       
2556      =5  #define SPI0CFG_NSSIN__LOW                  0x00 ///< The NSS pin is low.                               
2557      =5  #define SPI0CFG_NSSIN__HIGH                 0x04 ///< The NSS pin is high.                              
2558      =5                                                                                                          
2559      =5  #define SPI0CFG_SLVSEL__BMASK               0x08 ///< Slave Selected Flag                               
2560      =5  #define SPI0CFG_SLVSEL__SHIFT               0x03 ///< Slave Selected Flag                               
2561      =5  #define SPI0CFG_SLVSEL__NOT_SELECTED        0x00 ///< The Slave is not selected (NSS is high).          
2562      =5  #define SPI0CFG_SLVSEL__SELECTED            0x08 ///< The Slave is selected (NSS is low).               
2563      =5                                                                                                          
2564      =5  #define SPI0CFG_CKPOL__BMASK                0x10 ///< SPI0 Clock Polarity                               
2565      =5  #define SPI0CFG_CKPOL__SHIFT                0x04 ///< SPI0 Clock Polarity                               
2566      =5  #define SPI0CFG_CKPOL__IDLE_LOW             0x00 ///< SCK line low in idle state.                       
2567      =5  #define SPI0CFG_CKPOL__IDLE_HIGH            0x10 ///< SCK line high in idle state.                      
2568      =5                                                                                                          
2569      =5  #define SPI0CFG_CKPHA__BMASK                0x20 ///< SPI0 Clock Phase                                  
2570      =5  #define SPI0CFG_CKPHA__SHIFT                0x05 ///< SPI0 Clock Phase                                  
2571      =5  #define SPI0CFG_CKPHA__DATA_CENTERED_FIRST  0x00 ///< Data centered on first edge of SCK period.        
2572      =5  #define SPI0CFG_CKPHA__DATA_CENTERED_SECOND 0x20 ///< Data centered on second edge of SCK period.       
2573      =5                                                                                                          
2574      =5  #define SPI0CFG_MSTEN__BMASK                0x40 ///< Master Mode Enable                                
2575      =5  #define SPI0CFG_MSTEN__SHIFT                0x06 ///< Master Mode Enable                                
2576      =5  #define SPI0CFG_MSTEN__MASTER_DISABLED      0x00 ///< Disable master mode. Operate in slave mode.       
2577      =5  #define SPI0CFG_MSTEN__MASTER_ENABLED       0x40 ///< Enable master mode. Operate as a master.          
2578      =5                                                                                                          
2579      =5  #define SPI0CFG_SPIBSY__BMASK               0x80 ///< SPI Busy                                          
2580      =5  #define SPI0CFG_SPIBSY__SHIFT               0x07 ///< SPI Busy                                          
2581      =5  #define SPI0CFG_SPIBSY__NOT_SET             0x00 ///< A SPI transfer is not in progress.                
2582      =5  #define SPI0CFG_SPIBSY__SET                 0x80 ///< A SPI transfer is in progress.                    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 62  

2583      =5                                                                                                          
2584      =5  //------------------------------------------------------------------------------
2585      =5  // SPI0CKR Enums (SPI0 Clock Rate @ 0xA2)
2586      =5  //------------------------------------------------------------------------------
2587      =5  #define SPI0CKR_SPI0CKR__FMASK 0xFF ///< SPI0 Clock Rate
2588      =5  #define SPI0CKR_SPI0CKR__SHIFT 0x00 ///< SPI0 Clock Rate
2589      =5                                                          
2590      =5  //------------------------------------------------------------------------------
2591      =5  // SPI0CN0 Enums (SPI0 Control @ 0xF8)
2592      =5  //------------------------------------------------------------------------------
2593      =5  #define SPI0CN0_SPIEN__BMASK                  0x01 ///< SPI0 Enable                                       
2594      =5  #define SPI0CN0_SPIEN__SHIFT                  0x00 ///< SPI0 Enable                                       
2595      =5  #define SPI0CN0_SPIEN__DISABLED               0x00 ///< Disable the SPI module.                           
2596      =5  #define SPI0CN0_SPIEN__ENABLED                0x01 ///< Enable the SPI module.                            
2597      =5                                                                                                            
2598      =5  #define SPI0CN0_TXBMT__BMASK                  0x02 ///< Transmit Buffer Empty                             
2599      =5  #define SPI0CN0_TXBMT__SHIFT                  0x01 ///< Transmit Buffer Empty                             
2600      =5  #define SPI0CN0_TXBMT__NOT_SET                0x00 ///< The transmit buffer is not empty.                 
2601      =5  #define SPI0CN0_TXBMT__SET                    0x02 ///< The transmit buffer is empty.                     
2602      =5                                                                                                            
2603      =5  #define SPI0CN0_NSSMD__FMASK                  0x0C ///< Slave Select Mode                                 
2604      =5  #define SPI0CN0_NSSMD__SHIFT                  0x02 ///< Slave Select Mode                                 
2605      =5  #define SPI0CN0_NSSMD__3_WIRE                 0x00 ///< 3-Wire Slave or 3-Wire Master Mode. NSS signal is 
2606      =5                                                     ///< not routed to a port pin.                         
2607      =5  #define SPI0CN0_NSSMD__4_WIRE_SLAVE           0x04 ///< 4-Wire Slave or Multi-Master Mode. NSS is an input
2608      =5                                                     ///< to the device.                                    
2609      =5  #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_LOW  0x08 ///< 4-Wire Single-Master Mode. NSS is an output and   
2610      =5                                                     ///< logic low.                                        
2611      =5  #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_HIGH 0x0C ///< 4-Wire Single-Master Mode. NSS is an output and   
2612      =5                                                     ///< logic high.                                       
2613      =5                                                                                                            
2614      =5  #define SPI0CN0_RXOVRN__BMASK                 0x10 ///< Receive Overrun Flag                              
2615      =5  #define SPI0CN0_RXOVRN__SHIFT                 0x04 ///< Receive Overrun Flag                              
2616      =5  #define SPI0CN0_RXOVRN__NOT_SET               0x00 ///< A receive overrun did not occur.                  
2617      =5  #define SPI0CN0_RXOVRN__SET                   0x10 ///< A receive overrun occurred.                       
2618      =5                                                                                                            
2619      =5  #define SPI0CN0_MODF__BMASK                   0x20 ///< Mode Fault Flag                                   
2620      =5  #define SPI0CN0_MODF__SHIFT                   0x05 ///< Mode Fault Flag                                   
2621      =5  #define SPI0CN0_MODF__NOT_SET                 0x00 ///< A master collision did not occur.                 
2622      =5  #define SPI0CN0_MODF__SET                     0x20 ///< A master collision occurred.                      
2623      =5                                                                                                            
2624      =5  #define SPI0CN0_WCOL__BMASK                   0x40 ///< Write Collision Flag                              
2625      =5  #define SPI0CN0_WCOL__SHIFT                   0x06 ///< Write Collision Flag                              
2626      =5  #define SPI0CN0_WCOL__NOT_SET                 0x00 ///< A write collision did not occur.                  
2627      =5  #define SPI0CN0_WCOL__SET                     0x40 ///< A write collision occurred.                       
2628      =5                                                                                                            
2629      =5  #define SPI0CN0_SPIF__BMASK                   0x80 ///< SPI0 Interrupt Flag                               
2630      =5  #define SPI0CN0_SPIF__SHIFT                   0x07 ///< SPI0 Interrupt Flag                               
2631      =5  #define SPI0CN0_SPIF__NOT_SET                 0x00 ///< A data transfer has not completed since the last  
2632      =5                                                     ///< time SPIF was cleared.                            
2633      =5  #define SPI0CN0_SPIF__SET                     0x80 ///< A data transfer completed.                        
2634      =5                                                                                                            
2635      =5  //------------------------------------------------------------------------------
2636      =5  // SPI0DAT Enums (SPI0 Data @ 0xA3)
2637      =5  //------------------------------------------------------------------------------
2638      =5  #define SPI0DAT_SPI0DAT__FMASK 0xFF ///< SPI0 Transmit and Receive Data
2639      =5  #define SPI0DAT_SPI0DAT__SHIFT 0x00 ///< SPI0 Transmit and Receive Data
2640      =5                                                                         
2641      =5  //------------------------------------------------------------------------------
2642      =5  // TH0 Enums (Timer 0 High Byte @ 0x8C)
2643      =5  //------------------------------------------------------------------------------
2644      =5  #define TH0_TH0__FMASK 0xFF ///< Timer 0 High Byte
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 63  

2645      =5  #define TH0_TH0__SHIFT 0x00 ///< Timer 0 High Byte
2646      =5                                                    
2647      =5  //------------------------------------------------------------------------------
2648      =5  // TH1 Enums (Timer 1 High Byte @ 0x8D)
2649      =5  //------------------------------------------------------------------------------
2650      =5  #define TH1_TH1__FMASK 0xFF ///< Timer 1 High Byte
2651      =5  #define TH1_TH1__SHIFT 0x00 ///< Timer 1 High Byte
2652      =5                                                    
2653      =5  //------------------------------------------------------------------------------
2654      =5  // TL0 Enums (Timer 0 Low Byte @ 0x8A)
2655      =5  //------------------------------------------------------------------------------
2656      =5  #define TL0_TL0__FMASK 0xFF ///< Timer 0 Low Byte
2657      =5  #define TL0_TL0__SHIFT 0x00 ///< Timer 0 Low Byte
2658      =5                                                   
2659      =5  //------------------------------------------------------------------------------
2660      =5  // TL1 Enums (Timer 1 Low Byte @ 0x8B)
2661      =5  //------------------------------------------------------------------------------
2662      =5  #define TL1_TL1__FMASK 0xFF ///< Timer 1 Low Byte
2663      =5  #define TL1_TL1__SHIFT 0x00 ///< Timer 1 Low Byte
2664      =5                                                   
2665      =5  //------------------------------------------------------------------------------
2666      =5  // TMR2CN0 Enums (Timer 2 Control 0 @ 0xC8)
2667      =5  //------------------------------------------------------------------------------
2668      =5  #define TMR2CN0_T2XCLK__BMASK          0x01 ///< Timer 2 External Clock Select                    
2669      =5  #define TMR2CN0_T2XCLK__SHIFT          0x00 ///< Timer 2 External Clock Select                    
2670      =5  #define TMR2CN0_T2XCLK__SYSCLK_DIV_12  0x00 ///< Timer 2 clock is the system clock divided by 12. 
2671      =5  #define TMR2CN0_T2XCLK__EXTOSC_DIV_8   0x01 ///< Timer 2 clock is the external oscillator divided 
2672      =5                                              ///< by 8 (synchronized with SYSCLK).                 
2673      =5                                                                                                    
2674      =5  #define TMR2CN0_T2CSS__BMASK           0x02 ///< Timer 2 Capture Source Select                    
2675      =5  #define TMR2CN0_T2CSS__SHIFT           0x01 ///< Timer 2 Capture Source Select                    
2676      =5  #define TMR2CN0_T2CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
2677      =5  #define TMR2CN0_T2CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
2678      =5                                              ///< Oscillator.                                      
2679      =5                                                                                                    
2680      =5  #define TMR2CN0_TR2__BMASK             0x04 ///< Timer 2 Run Control                              
2681      =5  #define TMR2CN0_TR2__SHIFT             0x02 ///< Timer 2 Run Control                              
2682      =5  #define TMR2CN0_TR2__STOP              0x00 ///< Stop Timer 2.                                    
2683      =5  #define TMR2CN0_TR2__RUN               0x04 ///< Start Timer 2 running.                           
2684      =5                                                                                                    
2685      =5  #define TMR2CN0_T2SPLIT__BMASK         0x08 ///< Timer 2 Split Mode Enable                        
2686      =5  #define TMR2CN0_T2SPLIT__SHIFT         0x03 ///< Timer 2 Split Mode Enable                        
2687      =5  #define TMR2CN0_T2SPLIT__16_BIT_RELOAD 0x00 ///< Timer 2 operates in 16-bit auto-reload mode.     
2688      =5  #define TMR2CN0_T2SPLIT__8_BIT_RELOAD  0x08 ///< Timer 2 operates as two 8-bit auto-reload timers.
2689      =5                                                                                                    
2690      =5  #define TMR2CN0_TF2CEN__BMASK          0x10 ///< Timer 2 Capture Enable                           
2691      =5  #define TMR2CN0_TF2CEN__SHIFT          0x04 ///< Timer 2 Capture Enable                           
2692      =5  #define TMR2CN0_TF2CEN__DISABLED       0x00 ///< Disable capture mode.                            
2693      =5  #define TMR2CN0_TF2CEN__ENABLED        0x10 ///< Enable capture mode.                             
2694      =5                                                                                                    
2695      =5  #define TMR2CN0_TF2LEN__BMASK          0x20 ///< Timer 2 Low Byte Interrupt Enable                
2696      =5  #define TMR2CN0_TF2LEN__SHIFT          0x05 ///< Timer 2 Low Byte Interrupt Enable                
2697      =5  #define TMR2CN0_TF2LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2698      =5  #define TMR2CN0_TF2LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2699      =5                                                                                                    
2700      =5  #define TMR2CN0_TF2L__BMASK            0x40 ///< Timer 2 Low Byte Overflow Flag                   
2701      =5  #define TMR2CN0_TF2L__SHIFT            0x06 ///< Timer 2 Low Byte Overflow Flag                   
2702      =5  #define TMR2CN0_TF2L__NOT_SET          0x00 ///< Timer 2 low byte did not overflow.               
2703      =5  #define TMR2CN0_TF2L__SET              0x40 ///< Timer 2 low byte overflowed.                     
2704      =5                                                                                                    
2705      =5  #define TMR2CN0_TF2H__BMASK            0x80 ///< Timer 2 High Byte Overflow Flag                  
2706      =5  #define TMR2CN0_TF2H__SHIFT            0x07 ///< Timer 2 High Byte Overflow Flag                  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 64  

2707      =5  #define TMR2CN0_TF2H__NOT_SET          0x00 ///< Timer 2 8-bit high byte or 16-bit value did not  
2708      =5                                              ///< overflow.                                        
2709      =5  #define TMR2CN0_TF2H__SET              0x80 ///< Timer 2 8-bit high byte or 16-bit value          
2710      =5                                              ///< overflowed.                                      
2711      =5                                                                                                    
2712      =5  //------------------------------------------------------------------------------
2713      =5  // TMR2H Enums (Timer 2 High Byte @ 0xCD)
2714      =5  //------------------------------------------------------------------------------
2715      =5  #define TMR2H_TMR2H__FMASK 0xFF ///< Timer 2 High Byte
2716      =5  #define TMR2H_TMR2H__SHIFT 0x00 ///< Timer 2 High Byte
2717      =5                                                        
2718      =5  //------------------------------------------------------------------------------
2719      =5  // TMR2L Enums (Timer 2 Low Byte @ 0xCC)
2720      =5  //------------------------------------------------------------------------------
2721      =5  #define TMR2L_TMR2L__FMASK 0xFF ///< Timer 2 Low Byte
2722      =5  #define TMR2L_TMR2L__SHIFT 0x00 ///< Timer 2 Low Byte
2723      =5                                                       
2724      =5  //------------------------------------------------------------------------------
2725      =5  // TMR2RLH Enums (Timer 2 Reload High Byte @ 0xCB)
2726      =5  //------------------------------------------------------------------------------
2727      =5  #define TMR2RLH_TMR2RLH__FMASK 0xFF ///< Timer 2 Reload High Byte
2728      =5  #define TMR2RLH_TMR2RLH__SHIFT 0x00 ///< Timer 2 Reload High Byte
2729      =5                                                                   
2730      =5  //------------------------------------------------------------------------------
2731      =5  // TMR2RLL Enums (Timer 2 Reload Low Byte @ 0xCA)
2732      =5  //------------------------------------------------------------------------------
2733      =5  #define TMR2RLL_TMR2RLL__FMASK 0xFF ///< Timer 2 Reload Low Byte
2734      =5  #define TMR2RLL_TMR2RLL__SHIFT 0x00 ///< Timer 2 Reload Low Byte
2735      =5                                                                  
2736      =5  //------------------------------------------------------------------------------
2737      =5  // TMR3CN0 Enums (Timer 3 Control 0 @ 0x91)
2738      =5  //------------------------------------------------------------------------------
2739      =5  #define TMR3CN0_T3XCLK__BMASK          0x01 ///< Timer 3 External Clock Select                    
2740      =5  #define TMR3CN0_T3XCLK__SHIFT          0x00 ///< Timer 3 External Clock Select                    
2741      =5  #define TMR3CN0_T3XCLK__SYSCLK_DIV_12  0x00 ///< Timer 3 clock is the system clock divided by 12. 
2742      =5  #define TMR3CN0_T3XCLK__EXTOSC_DIV_8   0x01 ///< Timer 3 clock is the external oscillator divided 
2743      =5                                              ///< by 8 (synchronized with SYSCLK).                 
2744      =5                                                                                                    
2745      =5  #define TMR3CN0_T3CSS__BMASK           0x02 ///< Timer 3 Capture Source Select                    
2746      =5  #define TMR3CN0_T3CSS__SHIFT           0x01 ///< Timer 3 Capture Source Select                    
2747      =5  #define TMR3CN0_T3CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
2748      =5  #define TMR3CN0_T3CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
2749      =5                                              ///< Oscillator.                                      
2750      =5                                                                                                    
2751      =5  #define TMR3CN0_TR3__BMASK             0x04 ///< Timer 3 Run Control                              
2752      =5  #define TMR3CN0_TR3__SHIFT             0x02 ///< Timer 3 Run Control                              
2753      =5  #define TMR3CN0_TR3__STOP              0x00 ///< Stop Timer 3.                                    
2754      =5  #define TMR3CN0_TR3__RUN               0x04 ///< Start Timer 3 running.                           
2755      =5                                                                                                    
2756      =5  #define TMR3CN0_T3SPLIT__BMASK         0x08 ///< Timer 3 Split Mode Enable                        
2757      =5  #define TMR3CN0_T3SPLIT__SHIFT         0x03 ///< Timer 3 Split Mode Enable                        
2758      =5  #define TMR3CN0_T3SPLIT__16_BIT_RELOAD 0x00 ///< Timer 3 operates in 16-bit auto-reload mode.     
2759      =5  #define TMR3CN0_T3SPLIT__8_BIT_RELOAD  0x08 ///< Timer 3 operates as two 8-bit auto-reload timers.
2760      =5                                                                                                    
2761      =5  #define TMR3CN0_TF3CEN__BMASK          0x10 ///< Timer 3 Capture Enable                           
2762      =5  #define TMR3CN0_TF3CEN__SHIFT          0x04 ///< Timer 3 Capture Enable                           
2763      =5  #define TMR3CN0_TF3CEN__DISABLED       0x00 ///< Disable capture mode.                            
2764      =5  #define TMR3CN0_TF3CEN__ENABLED        0x10 ///< Enable capture mode.                             
2765      =5                                                                                                    
2766      =5  #define TMR3CN0_TF3LEN__BMASK          0x20 ///< Timer 3 Low Byte Interrupt Enable                
2767      =5  #define TMR3CN0_TF3LEN__SHIFT          0x05 ///< Timer 3 Low Byte Interrupt Enable                
2768      =5  #define TMR3CN0_TF3LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 65  

2769      =5  #define TMR3CN0_TF3LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2770      =5                                                                                                    
2771      =5  #define TMR3CN0_TF3L__BMASK            0x40 ///< Timer 3 Low Byte Overflow Flag                   
2772      =5  #define TMR3CN0_TF3L__SHIFT            0x06 ///< Timer 3 Low Byte Overflow Flag                   
2773      =5  #define TMR3CN0_TF3L__NOT_SET          0x00 ///< Timer 3 low byte did not overflow.               
2774      =5  #define TMR3CN0_TF3L__SET              0x40 ///< Timer 3 low byte overflowed.                     
2775      =5                                                                                                    
2776      =5  #define TMR3CN0_TF3H__BMASK            0x80 ///< Timer 3 High Byte Overflow Flag                  
2777      =5  #define TMR3CN0_TF3H__SHIFT            0x07 ///< Timer 3 High Byte Overflow Flag                  
2778      =5  #define TMR3CN0_TF3H__NOT_SET          0x00 ///< Timer 3 8-bit high byte or 16-bit value did not  
2779      =5                                              ///< overflow.                                        
2780      =5  #define TMR3CN0_TF3H__SET              0x80 ///< Timer 3 8-bit high byte or 16-bit value          
2781      =5                                              ///< overflowed.                                      
2782      =5  
2783      =5  #define TMR3CN0_TR2_EN()               TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__RUN; 
2784      =5  #define TMR3CN0_TR2_DIS()              TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__STOP; 
2785      =5  #define TMR3CN0_TR2_HOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3H__BMASK))|TMR3CN0_TF3H__NOT_SET;  
2786      =5  #define TMR3CN0_TR2_LOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3L__BMASK))|TMR3CN0_TF3L__NOT_SET; 
2787      =5  
2788      =5  //------------------------------------------------------------------------------
2789      =5  // TMR3H Enums (Timer 3 High Byte @ 0x95)
2790      =5  //------------------------------------------------------------------------------
2791      =5  #define TMR3H_TMR3H__FMASK 0xFF ///< Timer 3 High Byte
2792      =5  #define TMR3H_TMR3H__SHIFT 0x00 ///< Timer 3 High Byte
2793      =5                                                        
2794      =5  //------------------------------------------------------------------------------
2795      =5  // TMR3L Enums (Timer 3 Low Byte @ 0x94)
2796      =5  //------------------------------------------------------------------------------
2797      =5  #define TMR3L_TMR3L__FMASK 0xFF ///< Timer 3 Low Byte
2798      =5  #define TMR3L_TMR3L__SHIFT 0x00 ///< Timer 3 Low Byte
2799      =5                                                       
2800      =5  //------------------------------------------------------------------------------
2801      =5  // TMR3RLH Enums (Timer 3 Reload High Byte @ 0x93)
2802      =5  //------------------------------------------------------------------------------
2803      =5  #define TMR3RLH_TMR3RLH__FMASK 0xFF ///< Timer 3 Reload High Byte
2804      =5  #define TMR3RLH_TMR3RLH__SHIFT 0x00 ///< Timer 3 Reload High Byte
2805      =5                                                                   
2806      =5  //------------------------------------------------------------------------------
2807      =5  // TMR3RLL Enums (Timer 3 Reload Low Byte @ 0x92)
2808      =5  //------------------------------------------------------------------------------
2809      =5  #define TMR3RLL_TMR3RLL__FMASK 0xFF ///< Timer 3 Reload Low Byte
2810      =5  #define TMR3RLL_TMR3RLL__SHIFT 0x00 ///< Timer 3 Reload Low Byte
2811      =5                                                                  
2812      =5  //------------------------------------------------------------------------------
2813      =5  // TMR4CN0 Enums (Timer 4 Control 0 @ 0x91)
2814      =5  //------------------------------------------------------------------------------
2815      =5  #define TMR4CN0_T4XCLK__BMASK          0x01 ///< Timer 4 External Clock Select                    
2816      =5  #define TMR4CN0_T4XCLK__SHIFT          0x00 ///< Timer 4 External Clock Select                    
2817      =5  #define TMR4CN0_T4XCLK__SYSCLK_DIV_12  0x00 ///< Timer 4 clock is the system clock divided by 12. 
2818      =5  #define TMR4CN0_T4XCLK__EXTOSC_DIV_8   0x01 ///< Timer 4 clock is the external oscillator divided 
2819      =5                                              ///< by 8 (synchronized with SYSCLK).                 
2820      =5                                                                                                    
2821      =5  #define TMR4CN0_TR4__BMASK             0x04 ///< Timer 4 Run Control                              
2822      =5  #define TMR4CN0_TR4__SHIFT             0x02 ///< Timer 4 Run Control                              
2823      =5  #define TMR4CN0_TR4__STOP              0x00 ///< Stop Timer 4.                                    
2824      =5  #define TMR4CN0_TR4__RUN               0x04 ///< Start Timer 4 running.                           
2825      =5                                                                                                    
2826      =5  #define TMR4CN0_T4SPLIT__BMASK         0x08 ///< Timer 4 Split Mode Enable                        
2827      =5  #define TMR4CN0_T4SPLIT__SHIFT         0x03 ///< Timer 4 Split Mode Enable                        
2828      =5  #define TMR4CN0_T4SPLIT__16_BIT_RELOAD 0x00 ///< Timer 4 operates in 16-bit auto-reload mode.     
2829      =5  #define TMR4CN0_T4SPLIT__8_BIT_RELOAD  0x08 ///< Timer 4 operates as two 8-bit auto-reload timers.
2830      =5                                                                                                    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 66  

2831      =5  #define TMR4CN0_TF4LEN__BMASK          0x20 ///< Timer 4 Low Byte Interrupt Enable                
2832      =5  #define TMR4CN0_TF4LEN__SHIFT          0x05 ///< Timer 4 Low Byte Interrupt Enable                
2833      =5  #define TMR4CN0_TF4LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2834      =5  #define TMR4CN0_TF4LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2835      =5                                                                                                    
2836      =5  #define TMR4CN0_TF4L__BMASK            0x40 ///< Timer 4 Low Byte Overflow Flag                   
2837      =5  #define TMR4CN0_TF4L__SHIFT            0x06 ///< Timer 4 Low Byte Overflow Flag                   
2838      =5  #define TMR4CN0_TF4L__NOT_SET          0x00 ///< Timer 4 low byte did not overflow.               
2839      =5  #define TMR4CN0_TF4L__SET              0x40 ///< Timer 4 low byte overflowed.                     
2840      =5                                                                                                    
2841      =5  #define TMR4CN0_TF4H__BMASK            0x80 ///< Timer 4 High Byte Overflow Flag                  
2842      =5  #define TMR4CN0_TF4H__SHIFT            0x07 ///< Timer 4 High Byte Overflow Flag                  
2843      =5  #define TMR4CN0_TF4H__NOT_SET          0x00 ///< Timer 4 8-bit high byte or 16-bit value did not  
2844      =5                                              ///< overflow.                                        
2845      =5  #define TMR4CN0_TF4H__SET              0x80 ///< Timer 4 8-bit high byte or 16-bit value          
2846      =5                                              ///< overflowed.                                      
2847      =5                                                                                                    
2848      =5  //------------------------------------------------------------------------------
2849      =5  // TMR4H Enums (Timer 4 High Byte @ 0x95)
2850      =5  //------------------------------------------------------------------------------
2851      =5  #define TMR4H_TMR4H__FMASK 0xFF ///< Timer 4 High Byte
2852      =5  #define TMR4H_TMR4H__SHIFT 0x00 ///< Timer 4 High Byte
2853      =5                                                        
2854      =5  //------------------------------------------------------------------------------
2855      =5  // TMR4L Enums (Timer 4 Low Byte @ 0x94)
2856      =5  //------------------------------------------------------------------------------
2857      =5  #define TMR4L_TMR4L__FMASK 0xFF ///< Timer 4 Low Byte
2858      =5  #define TMR4L_TMR4L__SHIFT 0x00 ///< Timer 4 Low Byte
2859      =5                                                       
2860      =5  //------------------------------------------------------------------------------
2861      =5  // TMR4RLH Enums (Timer 4 Reload High Byte @ 0x93)
2862      =5  //------------------------------------------------------------------------------
2863      =5  #define TMR4RLH_TMR4RLH__FMASK 0xFF ///< Timer 4 Reload High Byte
2864      =5  #define TMR4RLH_TMR4RLH__SHIFT 0x00 ///< Timer 4 Reload High Byte
2865      =5                                                                   
2866      =5  //------------------------------------------------------------------------------
2867      =5  // TMR4RLL Enums (Timer 4 Reload Low Byte @ 0x92)
2868      =5  //------------------------------------------------------------------------------
2869      =5  #define TMR4RLL_TMR4RLL__FMASK 0xFF ///< Timer 4 Reload Low Byte
2870      =5  #define TMR4RLL_TMR4RLL__SHIFT 0x00 ///< Timer 4 Reload Low Byte
2871      =5                                                                  
2872      =5  //------------------------------------------------------------------------------
2873      =5  // TMR5CN0 Enums (Timer 5 Control 0 @ 0xC8)
2874      =5  //------------------------------------------------------------------------------
2875      =5  #define TMR5CN0_T5XCLK__BMASK          0x01 ///< Timer 5 External Clock Select                    
2876      =5  #define TMR5CN0_T5XCLK__SHIFT          0x00 ///< Timer 5 External Clock Select                    
2877      =5  #define TMR5CN0_T5XCLK__SYSCLK_DIV_12  0x00 ///< Timer 5 clock is the system clock divided by 12. 
2878      =5  #define TMR5CN0_T5XCLK__EXTOSC_DIV_8   0x01 ///< Timer 5 clock is the external oscillator divided 
2879      =5                                              ///< by 8 (synchronized with SYSCLK).                 
2880      =5                                                                                                    
2881      =5  #define TMR5CN0_TR5__BMASK             0x04 ///< Timer 5 Run Control                              
2882      =5  #define TMR5CN0_TR5__SHIFT             0x02 ///< Timer 5 Run Control                              
2883      =5  #define TMR5CN0_TR5__STOP              0x00 ///< Stop Timer 5.                                    
2884      =5  #define TMR5CN0_TR5__RUN               0x04 ///< Start Timer 5 running.                           
2885      =5                                                                                                    
2886      =5  #define TMR5CN0_T5SPLIT__BMASK         0x08 ///< Timer 5 Split Mode Enable                        
2887      =5  #define TMR5CN0_T5SPLIT__SHIFT         0x03 ///< Timer 5 Split Mode Enable                        
2888      =5  #define TMR5CN0_T5SPLIT__16_BIT_RELOAD 0x00 ///< Timer 5 operates in 16-bit auto-reload mode.     
2889      =5  #define TMR5CN0_T5SPLIT__8_BIT_RELOAD  0x08 ///< Timer 5 operates as two 8-bit auto-reload timers.
2890      =5                                                                                                    
2891      =5  #define TMR5CN0_TF5LEN__BMASK          0x20 ///< Timer 5 Low Byte Interrupt Enable                
2892      =5  #define TMR5CN0_TF5LEN__SHIFT          0x05 ///< Timer 5 Low Byte Interrupt Enable                
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 67  

2893      =5  #define TMR5CN0_TF5LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
2894      =5  #define TMR5CN0_TF5LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
2895      =5                                                                                                    
2896      =5  #define TMR5CN0_TF5L__BMASK            0x40 ///< Timer 5 Low Byte Overflow Flag                   
2897      =5  #define TMR5CN0_TF5L__SHIFT            0x06 ///< Timer 5 Low Byte Overflow Flag                   
2898      =5  #define TMR5CN0_TF5L__NOT_SET          0x00 ///< Timer 5 low byte did not overflow.               
2899      =5  #define TMR5CN0_TF5L__SET              0x40 ///< Timer 5 low byte overflowed.                     
2900      =5                                                                                                    
2901      =5  #define TMR5CN0_TF5H__BMASK            0x80 ///< Timer 5 High Byte Overflow Flag                  
2902      =5  #define TMR5CN0_TF5H__SHIFT            0x07 ///< Timer 5 High Byte Overflow Flag                  
2903      =5  #define TMR5CN0_TF5H__NOT_SET          0x00 ///< Timer 5 8-bit high byte or 16-bit value did not  
2904      =5                                              ///< overflow.                                        
2905      =5  #define TMR5CN0_TF5H__SET              0x80 ///< Timer 5 8-bit high byte or 16-bit value          
2906      =5                                              ///< overflowed.                                      
2907      =5                                                                                                    
2908      =5  //------------------------------------------------------------------------------
2909      =5  // TMR5H Enums (Timer 5 High Byte @ 0xCD)
2910      =5  //------------------------------------------------------------------------------
2911      =5  #define TMR5H_TMR5H__FMASK 0xFF ///< Timer 5 High Byte
2912      =5  #define TMR5H_TMR5H__SHIFT 0x00 ///< Timer 5 High Byte
2913      =5                                                        
2914      =5  //------------------------------------------------------------------------------
2915      =5  // TMR5L Enums (Timer 5 Low Byte @ 0xCC)
2916      =5  //------------------------------------------------------------------------------
2917      =5  #define TMR5L_TMR5L__FMASK 0xFF ///< Timer 5 Low Byte
2918      =5  #define TMR5L_TMR5L__SHIFT 0x00 ///< Timer 5 Low Byte
2919      =5                                                       
2920      =5  //------------------------------------------------------------------------------
2921      =5  // TMR5RLH Enums (Timer 5 Reload High Byte @ 0xCB)
2922      =5  //------------------------------------------------------------------------------
2923      =5  #define TMR5RLH_TMR5RLH__FMASK 0xFF ///< Timer 5 Reload High Byte
2924      =5  #define TMR5RLH_TMR5RLH__SHIFT 0x00 ///< Timer 5 Reload High Byte
2925      =5                                                                   
2926      =5  //------------------------------------------------------------------------------
2927      =5  // TMR5RLL Enums (Timer 5 Reload Low Byte @ 0xCA)
2928      =5  //------------------------------------------------------------------------------
2929      =5  #define TMR5RLL_TMR5RLL__FMASK 0xFF ///< Timer 5 Reload Low Byte
2930      =5  #define TMR5RLL_TMR5RLL__SHIFT 0x00 ///< Timer 5 Reload Low Byte
2931      =5                                                                  
2932      =5  //------------------------------------------------------------------------------
2933      =5  // CKCON0 Enums (Clock Control 0 @ 0x8E)
2934      =5  //------------------------------------------------------------------------------
2935      =5  #define CKCON0_SCA__FMASK           0x03 ///< Timer 0/1 Prescale                                
2936      =5  #define CKCON0_SCA__SHIFT           0x00 ///< Timer 0/1 Prescale                                
2937      =5  #define CKCON0_SCA__SYSCLK_DIV_12   0x00 ///< System clock divided by 12.                       
2938      =5  #define CKCON0_SCA__SYSCLK_DIV_4    0x01 ///< System clock divided by 4.                        
2939      =5  #define CKCON0_SCA__SYSCLK_DIV_48   0x02 ///< System clock divided by 48.                       
2940      =5  #define CKCON0_SCA__EXTOSC_DIV_8    0x03 ///< External oscillator divided by 8 (synchronized    
2941      =5                                           ///< with the system clock).                           
2942      =5                                                                                                  
2943      =5  #define CKCON0_T0M__BMASK           0x04 ///< Timer 0 Clock Select                              
2944      =5  #define CKCON0_T0M__SHIFT           0x02 ///< Timer 0 Clock Select                              
2945      =5  #define CKCON0_T0M__PRESCALE        0x00 ///< Counter/Timer 0 uses the clock defined by the     
2946      =5                                           ///< prescale field, SCA.                              
2947      =5  #define CKCON0_T0M__SYSCLK          0x04 ///< Counter/Timer 0 uses the system clock.            
2948      =5                                                                                                  
2949      =5  #define CKCON0_T1M__BMASK           0x08 ///< Timer 1 Clock Select                              
2950      =5  #define CKCON0_T1M__SHIFT           0x03 ///< Timer 1 Clock Select                              
2951      =5  #define CKCON0_T1M__PRESCALE        0x00 ///< Timer 1 uses the clock defined by the prescale    
2952      =5                                           ///< field, SCA.                                       
2953      =5  #define CKCON0_T1M__SYSCLK          0x08 ///< Timer 1 uses the system clock.                    
2954      =5                                                                                                  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 68  

2955      =5  #define CKCON0_T2ML__BMASK          0x10 ///< Timer 2 Low Byte Clock Select                     
2956      =5  #define CKCON0_T2ML__SHIFT          0x04 ///< Timer 2 Low Byte Clock Select                     
2957      =5  #define CKCON0_T2ML__EXTERNAL_CLOCK 0x00 ///< Timer 2 low byte uses the clock defined by T2XCLK 
2958      =5                                           ///< in TMR2CN0.                                       
2959      =5  #define CKCON0_T2ML__SYSCLK         0x10 ///< Timer 2 low byte uses the system clock.           
2960      =5                                                                                                  
2961      =5  #define CKCON0_T2MH__BMASK          0x20 ///< Timer 2 High Byte Clock Select                    
2962      =5  #define CKCON0_T2MH__SHIFT          0x05 ///< Timer 2 High Byte Clock Select                    
2963      =5  #define CKCON0_T2MH__EXTERNAL_CLOCK 0x00 ///< Timer 2 high byte uses the clock defined by T2XCLK
2964      =5                                           ///< in TMR2CN0.                                       
2965      =5  #define CKCON0_T2MH__SYSCLK         0x20 ///< Timer 2 high byte uses the system clock.          
2966      =5                                                                                                  
2967      =5  #define CKCON0_T3ML__BMASK          0x40 ///< Timer 3 Low Byte Clock Select                     
2968      =5  #define CKCON0_T3ML__SHIFT          0x06 ///< Timer 3 Low Byte Clock Select                     
2969      =5  #define CKCON0_T3ML__EXTERNAL_CLOCK 0x00 ///< Timer 3 low byte uses the clock defined by T3XCLK 
2970      =5                                           ///< in TMR3CN0.                                       
2971      =5  #define CKCON0_T3ML__SYSCLK         0x40 ///< Timer 3 low byte uses the system clock.           
2972      =5                                                                                                  
2973      =5  #define CKCON0_T3MH__BMASK          0x80 ///< Timer 3 High Byte Clock Select                    
2974      =5  #define CKCON0_T3MH__SHIFT          0x07 ///< Timer 3 High Byte Clock Select                    
2975      =5  #define CKCON0_T3MH__EXTERNAL_CLOCK 0x00 ///< Timer 3 high byte uses the clock defined by T3XCLK
2976      =5                                           ///< in TMR3CN0.                                       
2977      =5  #define CKCON0_T3MH__SYSCLK         0x80 ///< Timer 3 high byte uses the system clock.          
2978      =5                                                                                                  
2979      =5  //------------------------------------------------------------------------------
2980      =5  // CKCON1 Enums (Clock Control 1 @ 0xE4)
2981      =5  //------------------------------------------------------------------------------
2982      =5  #define CKCON1_T4ML__BMASK          0x01 ///< Timer 4 Low Byte Clock Select                     
2983      =5  #define CKCON1_T4ML__SHIFT          0x00 ///< Timer 4 Low Byte Clock Select                     
2984      =5  #define CKCON1_T4ML__EXTERNAL_CLOCK 0x00 ///< Timer 4 low byte uses the clock defined by T4XCLK 
2985      =5                                           ///< in TMR4CN0.                                       
2986      =5  #define CKCON1_T4ML__SYSCLK         0x01 ///< Timer 4 low byte uses the system clock.           
2987      =5                                                                                                  
2988      =5  #define CKCON1_T4MH__BMASK          0x02 ///< Timer 4 High Byte Clock Select                    
2989      =5  #define CKCON1_T4MH__SHIFT          0x01 ///< Timer 4 High Byte Clock Select                    
2990      =5  #define CKCON1_T4MH__EXTERNAL_CLOCK 0x00 ///< Timer 4 high byte uses the clock defined by T4XCLK
2991      =5                                           ///< in TMR4CN0.                                       
2992      =5  #define CKCON1_T4MH__SYSCLK         0x02 ///< Timer 4 high byte uses the system clock.          
2993      =5                                                                                                  
2994      =5  #define CKCON1_T5ML__BMASK          0x04 ///< Timer 5 Low Byte Clock Select                     
2995      =5  #define CKCON1_T5ML__SHIFT          0x02 ///< Timer 5 Low Byte Clock Select                     
2996      =5  #define CKCON1_T5ML__EXTERNAL_CLOCK 0x00 ///< Timer 5 low byte uses the clock defined by T5XCLK 
2997      =5                                           ///< in TMR5CN.                                        
2998      =5  #define CKCON1_T5ML__SYSCLK         0x04 ///< Timer 5 low byte uses the system clock.           
2999      =5                                                                                                  
3000      =5  #define CKCON1_T5MH__BMASK          0x08 ///< Timer 5 High Byte Clock Select                    
3001      =5  #define CKCON1_T5MH__SHIFT          0x03 ///< Timer 5 High Byte Clock Select                    
3002      =5  #define CKCON1_T5MH__EXTERNAL_CLOCK 0x00 ///< Timer 5 high byte uses the clock defined by T5XCLK
3003      =5                                           ///< in TMR5CN.                                        
3004      =5  #define CKCON1_T5MH__SYSCLK         0x08 ///< Timer 5 high byte uses the system clock.          
3005      =5                                                                                                  
3006      =5  //------------------------------------------------------------------------------
3007      =5  // TCON Enums (Timer 0/1 Control @ 0x88)
3008      =5  //------------------------------------------------------------------------------
3009      =5  #define TCON_IT0__BMASK   0x01 ///< Interrupt 0 Type Select  
3010      =5  #define TCON_IT0__SHIFT   0x00 ///< Interrupt 0 Type Select  
3011      =5  #define TCON_IT0__LEVEL   0x00 ///< INT0 is level triggered. 
3012      =5  #define TCON_IT0__EDGE    0x01 ///< INT0 is edge triggered.  
3013      =5                                                               
3014      =5  #define TCON_IE0__BMASK   0x02 ///< External Interrupt 0     
3015      =5  #define TCON_IE0__SHIFT   0x01 ///< External Interrupt 0     
3016      =5  #define TCON_IE0__NOT_SET 0x00 ///< Edge/level not detected. 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 69  

3017      =5  #define TCON_IE0__SET     0x02 ///< Edge/level detected      
3018      =5                                                               
3019      =5  #define TCON_IT1__BMASK   0x04 ///< Interrupt 1 Type Select  
3020      =5  #define TCON_IT1__SHIFT   0x02 ///< Interrupt 1 Type Select  
3021      =5  #define TCON_IT1__LEVEL   0x00 ///< INT1 is level triggered. 
3022      =5  #define TCON_IT1__EDGE    0x04 ///< INT1 is edge triggered.  
3023      =5                                                               
3024      =5  #define TCON_IE1__BMASK   0x08 ///< External Interrupt 1     
3025      =5  #define TCON_IE1__SHIFT   0x03 ///< External Interrupt 1     
3026      =5  #define TCON_IE1__NOT_SET 0x00 ///< Edge/level not detected. 
3027      =5  #define TCON_IE1__SET     0x08 ///< Edge/level detected      
3028      =5                                                               
3029      =5  #define TCON_TR0__BMASK   0x10 ///< Timer 0 Run Control      
3030      =5  #define TCON_TR0__SHIFT   0x04 ///< Timer 0 Run Control      
3031      =5  #define TCON_TR0__STOP    0x00 ///< Stop Timer 0.            
3032      =5  #define TCON_TR0__RUN     0x10 ///< Start Timer 0 running.   
3033      =5                                                               
3034      =5  #define TCON_TF0__BMASK   0x20 ///< Timer 0 Overflow Flag    
3035      =5  #define TCON_TF0__SHIFT   0x05 ///< Timer 0 Overflow Flag    
3036      =5  #define TCON_TF0__NOT_SET 0x00 ///< Timer 0 did not overflow.
3037      =5  #define TCON_TF0__SET     0x20 ///< Timer 0 overflowed.      
3038      =5                                                               
3039      =5  #define TCON_TR1__BMASK   0x40 ///< Timer 1 Run Control      
3040      =5  #define TCON_TR1__SHIFT   0x06 ///< Timer 1 Run Control      
3041      =5  #define TCON_TR1__STOP    0x00 ///< Stop Timer 1.            
3042      =5  #define TCON_TR1__RUN     0x40 ///< Start Timer 1 running.   
3043      =5                                                               
3044      =5  #define TCON_TF1__BMASK   0x80 ///< Timer 1 Overflow Flag    
3045      =5  #define TCON_TF1__SHIFT   0x07 ///< Timer 1 Overflow Flag    
3046      =5  #define TCON_TF1__NOT_SET 0x00 ///< Timer 1 did not overflow.
3047      =5  #define TCON_TF1__SET     0x80 ///< Timer 1 overflowed.      
3048      =5                                                               
3049      =5  //------------------------------------------------------------------------------
3050      =5  // TMOD Enums (Timer 0/1 Mode @ 0x89)
3051      =5  //------------------------------------------------------------------------------
3052      =5  #define TMOD_T0M__FMASK      0x03 ///< Timer 0 Mode Select                               
3053      =5  #define TMOD_T0M__SHIFT      0x00 ///< Timer 0 Mode Select                               
3054      =5  #define TMOD_T0M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
3055      =5  #define TMOD_T0M__MODE1      0x01 ///< Mode 1, 16-bit Counter/Timer                      
3056      =5  #define TMOD_T0M__MODE2      0x02 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
3057      =5  #define TMOD_T0M__MODE3      0x03 ///< Mode 3, Two 8-bit Counter/Timers                  
3058      =5                                                                                           
3059      =5  #define TMOD_CT0__BMASK      0x04 ///< Counter/Timer 0 Select                            
3060      =5  #define TMOD_CT0__SHIFT      0x02 ///< Counter/Timer 0 Select                            
3061      =5  #define TMOD_CT0__TIMER      0x00 ///< Timer Mode. Timer 0 increments on the clock       
3062      =5                                    ///< defined by T0M in the CKCON0 register.            
3063      =5  #define TMOD_CT0__COUNTER    0x04 ///< Counter Mode. Timer 0 increments on high-to-low   
3064      =5                                    ///< transitions of an external pin (T0).              
3065      =5                                                                                           
3066      =5  #define TMOD_GATE0__BMASK    0x08 ///< Timer 0 Gate Control                              
3067      =5  #define TMOD_GATE0__SHIFT    0x03 ///< Timer 0 Gate Control                              
3068      =5  #define TMOD_GATE0__DISABLED 0x00 ///< Timer 0 enabled when TR0 = 1 irrespective of INT0 
3069      =5                                    ///< logic level.                                      
3070      =5  #define TMOD_GATE0__ENABLED  0x08 ///< Timer 0 enabled only when TR0 = 1 and INT0 is     
3071      =5                                    ///< active as defined by bit IN0PL in register IT01CF.
3072      =5                                                                                           
3073      =5  #define TMOD_T1M__FMASK      0x30 ///< Timer 1 Mode Select                               
3074      =5  #define TMOD_T1M__SHIFT      0x04 ///< Timer 1 Mode Select                               
3075      =5  #define TMOD_T1M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
3076      =5  #define TMOD_T1M__MODE1      0x10 ///< Mode 1, 16-bit Counter/Timer                      
3077      =5  #define TMOD_T1M__MODE2      0x20 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
3078      =5  #define TMOD_T1M__MODE3      0x30 ///< Mode 3, Timer 1 Inactive                          
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 70  

3079      =5                                                                                           
3080      =5  #define TMOD_CT1__BMASK      0x40 ///< Counter/Timer 1 Select                            
3081      =5  #define TMOD_CT1__SHIFT      0x06 ///< Counter/Timer 1 Select                            
3082      =5  #define TMOD_CT1__TIMER      0x00 ///< Timer Mode. Timer 1 increments on the clock       
3083      =5                                    ///< defined by T1M in the CKCON0 register.            
3084      =5  #define TMOD_CT1__COUNTER    0x40 ///< Counter Mode. Timer 1 increments on high-to-low   
3085      =5                                    ///< transitions of an external pin (T1).              
3086      =5                                                                                           
3087      =5  #define TMOD_GATE1__BMASK    0x80 ///< Timer 1 Gate Control                              
3088      =5  #define TMOD_GATE1__SHIFT    0x07 ///< Timer 1 Gate Control                              
3089      =5  #define TMOD_GATE1__DISABLED 0x00 ///< Timer 1 enabled when TR1 = 1 irrespective of INT1 
3090      =5                                    ///< logic level.                                      
3091      =5  #define TMOD_GATE1__ENABLED  0x80 ///< Timer 1 enabled only when TR1 = 1 and INT1 is     
3092      =5                                    ///< active as defined by bit IN1PL in register IT01CF.
3093      =5                                                                                           
3094      =5  //------------------------------------------------------------------------------
3095      =5  // SBCON1 Enums (UART1 Baud Rate Generator Control @ 0xAC)
3096      =5  //------------------------------------------------------------------------------
3097      =5  #define SBCON1_BPS__FMASK     0x03 ///< Baud Rate Prescaler Select                     
3098      =5  #define SBCON1_BPS__SHIFT     0x00 ///< Baud Rate Prescaler Select                     
3099      =5  #define SBCON1_BPS__DIV_BY_12 0x00 ///< Prescaler = 12.                                
3100      =5  #define SBCON1_BPS__DIV_BY_4  0x01 ///< Prescaler = 4.                                 
3101      =5  #define SBCON1_BPS__DIV_BY_48 0x02 ///< Prescaler = 48.                                
3102      =5  #define SBCON1_BPS__DIV_BY_1  0x03 ///< Prescaler = 1.                                 
3103      =5                                                                                         
3104      =5  #define SBCON1_BREN__BMASK    0x40 ///< Baud Rate Generator Enable                     
3105      =5  #define SBCON1_BREN__SHIFT    0x06 ///< Baud Rate Generator Enable                     
3106      =5  #define SBCON1_BREN__DISABLED 0x00 ///< Disable the baud rate generator. UART1 will not
3107      =5                                     ///< function.                                      
3108      =5  #define SBCON1_BREN__ENABLED  0x40 ///< Enable the baud rate generator.                
3109      =5                                                                                         
3110      =5  //------------------------------------------------------------------------------
3111      =5  // SBRLH1 Enums (UART1 Baud Rate Generator High Byte @ 0xB5)
3112      =5  //------------------------------------------------------------------------------
3113      =5  #define SBRLH1_BRH__FMASK 0xFF ///< UART1 Baud Rate Reload High
3114      =5  #define SBRLH1_BRH__SHIFT 0x00 ///< UART1 Baud Rate Reload High
3115      =5                                                                 
3116      =5  //------------------------------------------------------------------------------
3117      =5  // SBRLL1 Enums (UART1 Baud Rate Generator Low Byte @ 0xB4)
3118      =5  //------------------------------------------------------------------------------
3119      =5  #define SBRLL1_BRL__FMASK 0xFF ///< UART1 Baud Rate Reload Low
3120      =5  #define SBRLL1_BRL__SHIFT 0x00 ///< UART1 Baud Rate Reload Low
3121      =5                                                                
3122      =5  //------------------------------------------------------------------------------
3123      =5  // SBUF1 Enums (UART1 Serial Port Data Buffer @ 0xD3)
3124      =5  //------------------------------------------------------------------------------
3125      =5  #define SBUF1_SBUF1__FMASK 0xFF ///< Serial Port Data Buffer
3126      =5  #define SBUF1_SBUF1__SHIFT 0x00 ///< Serial Port Data Buffer
3127      =5                                                              
3128      =5  //------------------------------------------------------------------------------
3129      =5  // SCON1 Enums (UART1 Serial Port Control @ 0xD2)
3130      =5  //------------------------------------------------------------------------------
3131      =5  #define SCON1_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
3132      =5  #define SCON1_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
3133      =5  #define SCON1_RI__NOT_SET           0x00 ///< New data has not been received by UART1.         
3134      =5  #define SCON1_RI__SET               0x01 ///< UART1 received one or more data bytes.           
3135      =5                                                                                                 
3136      =5  #define SCON1_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
3137      =5  #define SCON1_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
3138      =5  #define SCON1_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART1.
3139      =5  #define SCON1_TI__SET               0x02 ///< UART1 transmitted a byte of data.                
3140      =5                                                                                                 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 71  

3141      =5  #define SCON1_RBX__BMASK            0x04 ///< Extra Receive Bit                                
3142      =5  #define SCON1_RBX__SHIFT            0x02 ///< Extra Receive Bit                                
3143      =5  #define SCON1_RBX__LOW              0x00 ///< The extra bit or the first stop bit is 0.        
3144      =5  #define SCON1_RBX__HIGH             0x04 ///< The extra bit or the first stop bit is 1.        
3145      =5                                                                                                 
3146      =5  #define SCON1_TBX__BMASK            0x08 ///< Extra Transmission Bit                           
3147      =5  #define SCON1_TBX__SHIFT            0x03 ///< Extra Transmission Bit                           
3148      =5  #define SCON1_TBX__LOW              0x00 ///< Set extra bit to 0 (low).                        
3149      =5  #define SCON1_TBX__HIGH             0x08 ///< Set extra bit to 1 (high).                       
3150      =5                                                                                                 
3151      =5  #define SCON1_REN__BMASK            0x10 ///< Receive Enable                                   
3152      =5  #define SCON1_REN__SHIFT            0x04 ///< Receive Enable                                   
3153      =5  #define SCON1_REN__RECEIVE_DISABLED 0x00 ///< UART1 reception disabled.                        
3154      =5  #define SCON1_REN__RECEIVE_ENABLED  0x10 ///< UART1 reception enabled.                         
3155      =5                                                                                                 
3156      =5  #define SCON1_PERR__BMASK           0x40 ///< Parity Error Flag                                
3157      =5  #define SCON1_PERR__SHIFT           0x06 ///< Parity Error Flag                                
3158      =5  #define SCON1_PERR__NOT_SET         0x00 ///< Parity error has not occurred.                   
3159      =5  #define SCON1_PERR__SET             0x40 ///< Parity error has occurred.                       
3160      =5                                                                                                 
3161      =5  #define SCON1_OVR__BMASK            0x80 ///< Receive FIFO Overrun Flag                        
3162      =5  #define SCON1_OVR__SHIFT            0x07 ///< Receive FIFO Overrun Flag                        
3163      =5  #define SCON1_OVR__NOT_SET          0x00 ///< Receive FIFO overrun has not occurred.           
3164      =5  #define SCON1_OVR__SET              0x80 ///< Receive FIFO overrun has occurred.               
3165      =5                                                                                                 
3166      =5  //------------------------------------------------------------------------------
3167      =5  // SMOD1 Enums (UART1 Mode @ 0xE5)
3168      =5  //------------------------------------------------------------------------------
3169      =5  #define SMOD1_SBL__BMASK          0x01 ///< Stop Bit Length                                 
3170      =5  #define SMOD1_SBL__SHIFT          0x00 ///< Stop Bit Length                                 
3171      =5  #define SMOD1_SBL__SHORT          0x00 ///< Short: Stop bit is active for one bit time.     
3172      =5  #define SMOD1_SBL__LONG           0x01 ///< Long: Stop bit is active for two bit times (data
3173      =5                                         ///< length = 6, 7, or 8 bits) or 1.5 bit times (data
3174      =5                                         ///< length = 5 bits).                               
3175      =5                                                                                              
3176      =5  #define SMOD1_XBE__BMASK          0x02 ///< Extra Bit Enable                                
3177      =5  #define SMOD1_XBE__SHIFT          0x01 ///< Extra Bit Enable                                
3178      =5  #define SMOD1_XBE__DISABLED       0x00 ///< Disable the extra bit.                          
3179      =5  #define SMOD1_XBE__ENABLED        0x02 ///< Enable the extra bit.                           
3180      =5                                                                                              
3181      =5  #define SMOD1_SDL__FMASK          0x0C ///< Data Length                                     
3182      =5  #define SMOD1_SDL__SHIFT          0x02 ///< Data Length                                     
3183      =5  #define SMOD1_SDL__5_BITS         0x00 ///< 5 bits.                                         
3184      =5  #define SMOD1_SDL__6_BITS         0x04 ///< 6 bits.                                         
3185      =5  #define SMOD1_SDL__7_BITS         0x08 ///< 7 bits.                                         
3186      =5  #define SMOD1_SDL__8_BITS         0x0C ///< 8 bits.                                         
3187      =5                                                                                              
3188      =5  #define SMOD1_PE__BMASK           0x10 ///< Parity Enable                                   
3189      =5  #define SMOD1_PE__SHIFT           0x04 ///< Parity Enable                                   
3190      =5  #define SMOD1_PE__PARITY_DISABLED 0x00 ///< Disable hardware parity.                        
3191      =5  #define SMOD1_PE__PARITY_ENABLED  0x10 ///< Enable hardware parity.                         
3192      =5                                                                                              
3193      =5  #define SMOD1_SPT__FMASK          0x60 ///< Parity Type                                     
3194      =5  #define SMOD1_SPT__SHIFT          0x05 ///< Parity Type                                     
3195      =5  #define SMOD1_SPT__ODD_PARITY     0x00 ///< Odd.                                            
3196      =5  #define SMOD1_SPT__EVEN_PARITY    0x20 ///< Even.                                           
3197      =5  #define SMOD1_SPT__MARK_PARITY    0x40 ///< Mark.                                           
3198      =5  #define SMOD1_SPT__SPACE_PARITY   0x60 ///< Space.                                          
3199      =5                                                                                              
3200      =5  #define SMOD1_MCE__BMASK          0x80 ///< Multiprocessor Communication Enable             
3201      =5  #define SMOD1_MCE__SHIFT          0x07 ///< Multiprocessor Communication Enable             
3202      =5  #define SMOD1_MCE__MULTI_DISABLED 0x00 ///< RI will be activated if the stop bits are 1.    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 72  

3203      =5  #define SMOD1_MCE__MULTI_ENABLED  0x80 ///< RI will be activated if the stop bits and extra 
3204      =5                                         ///< bit are 1. The extra bit must be enabled using  
3205      =5                                         ///< XBE.                                            
3206      =5                                                                                              
3207      =5  //------------------------------------------------------------------------------
3208      =5  // SBUF0 Enums (UART0 Serial Port Data Buffer @ 0x99)
3209      =5  //------------------------------------------------------------------------------
3210      =5  #define SBUF0_SBUF0__FMASK 0xFF ///< Serial Data Buffer
3211      =5  #define SBUF0_SBUF0__SHIFT 0x00 ///< Serial Data Buffer
3212      =5                                                         
3213      =5  //------------------------------------------------------------------------------
3214      =5  // SCON0 Enums (UART0 Serial Port Control @ 0x98)
3215      =5  //------------------------------------------------------------------------------
3216      =5  #define SCON0_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
3217      =5  #define SCON0_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
3218      =5  #define SCON0_RI__NOT_SET           0x00 ///< A byte of data has not been received by UART0.   
3219      =5  #define SCON0_RI__SET               0x01 ///< UART0 received a byte of data.                   
3220      =5                                                                                                 
3221      =5  #define SCON0_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
3222      =5  #define SCON0_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
3223      =5  #define SCON0_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART0.
3224      =5  #define SCON0_TI__SET               0x02 ///< UART0 transmitted a byte of data.                
3225      =5                                                                                                 
3226      =5  #define SCON0_RB8__BMASK            0x04 ///< Ninth Receive Bit                                
3227      =5  #define SCON0_RB8__SHIFT            0x02 ///< Ninth Receive Bit                                
3228      =5  #define SCON0_RB8__CLEARED_TO_0     0x00 ///< In Mode 0, the STOP bit was 0. In Mode 1, the 9th
3229      =5                                           ///< bit was 0.                                       
3230      =5  #define SCON0_RB8__SET_TO_1         0x04 ///< In Mode 0, the STOP bit was 1. In Mode 1, the 9th
3231      =5                                           ///< bit was 1.                                       
3232      =5                                                                                                 
3233      =5  #define SCON0_TB8__BMASK            0x08 ///< Ninth Transmission Bit                           
3234      =5  #define SCON0_TB8__SHIFT            0x03 ///< Ninth Transmission Bit                           
3235      =5  #define SCON0_TB8__CLEARED_TO_0     0x00 ///< In Mode 1, set the 9th transmission bit to 0.    
3236      =5  #define SCON0_TB8__SET_TO_1         0x08 ///< In Mode 1, set the 9th transmission bit to 1.    
3237      =5                                                                                                 
3238      =5  #define SCON0_REN__BMASK            0x10 ///< Receive Enable                                   
3239      =5  #define SCON0_REN__SHIFT            0x04 ///< Receive Enable                                   
3240      =5  #define SCON0_REN__RECEIVE_DISABLED 0x00 ///< UART0 reception disabled.                        
3241      =5  #define SCON0_REN__RECEIVE_ENABLED  0x10 ///< UART0 reception enabled.                         
3242      =5                                                                                                 
3243      =5  #define SCON0_MCE__BMASK            0x20 ///< Multiprocessor Communication Enable              
3244      =5  #define SCON0_MCE__SHIFT            0x05 ///< Multiprocessor Communication Enable              
3245      =5  #define SCON0_MCE__MULTI_DISABLED   0x00 ///< Ignore level of 9th bit / Stop bit.              
3246      =5  #define SCON0_MCE__MULTI_ENABLED    0x20 ///< RI is set and an interrupt is generated only when
3247      =5                                           ///< the stop bit is logic 1 (Mode 0) or when the 9th 
3248      =5                                           ///< bit is logic 1 (Mode 1).                         
3249      =5                                                                                                 
3250      =5  #define SCON0_SMODE__BMASK          0x80 ///< Serial Port 0 Operation Mode                     
3251      =5  #define SCON0_SMODE__SHIFT          0x07 ///< Serial Port 0 Operation Mode                     
3252      =5  #define SCON0_SMODE__8_BIT          0x00 ///< 8-bit UART with Variable Baud Rate (Mode 0).     
3253      =5  #define SCON0_SMODE__9_BIT          0x80 ///< 9-bit UART with Variable Baud Rate (Mode 1).     
3254      =5                                                                                                 
3255      =5  //------------------------------------------------------------------------------
3256      =5  // CLKREC Enums (USB0 Clock Recovery Control @ 0x0F)
3257      =5  //------------------------------------------------------------------------------
3258      =5  #define CLKREC_CRLOW__BMASK      0x20 ///< Low Speed Clock Recovery Mode               
3259      =5  #define CLKREC_CRLOW__SHIFT      0x05 ///< Low Speed Clock Recovery Mode               
3260      =5  #define CLKREC_CRLOW__FULL_SPEED 0x00 ///< Full Speed Mode.                            
3261      =5  #define CLKREC_CRLOW__LOW_SPEED  0x20 ///< Low Speed Mode.                             
3262      =5                                                                                         
3263      =5  #define CLKREC_CRSSEN__BMASK     0x40 ///< Clock Recovery Single Step                  
3264      =5  #define CLKREC_CRSSEN__SHIFT     0x06 ///< Clock Recovery Single Step                  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 73  

3265      =5  #define CLKREC_CRSSEN__DISABLED  0x00 ///< Disable single-step mode (normal calibration
3266      =5                                        ///< mode).                                      
3267      =5  #define CLKREC_CRSSEN__ENABLED   0x40 ///< Enable single-step mode.                    
3268      =5                                                                                         
3269      =5  #define CLKREC_CRE__BMASK        0x80 ///< Clock Recovery Enable                       
3270      =5  #define CLKREC_CRE__SHIFT        0x07 ///< Clock Recovery Enable                       
3271      =5  #define CLKREC_CRE__DISABLED     0x00 ///< Disable clock recovery.                     
3272      =5  #define CLKREC_CRE__ENABLED      0x80 ///< Enable clock recovery.                      
3273      =5                                                                                         
3274      =5  //------------------------------------------------------------------------------
3275      =5  // CMIE Enums (USB0 Common Interrupt Enable @ 0x0B)
3276      =5  //------------------------------------------------------------------------------
3277      =5  #define CMIE_SUSINTE__BMASK    0x01 ///< Suspend Interrupt Enable       
3278      =5  #define CMIE_SUSINTE__SHIFT    0x00 ///< Suspend Interrupt Enable       
3279      =5  #define CMIE_SUSINTE__DISABLED 0x00 ///< Disable suspend interrupts.    
3280      =5  #define CMIE_SUSINTE__ENABLED  0x01 ///< Enable suspend interrupts.     
3281      =5                                                                          
3282      =5  #define CMIE_RSUINTE__BMASK    0x02 ///< Resume Interrupt Enable        
3283      =5  #define CMIE_RSUINTE__SHIFT    0x01 ///< Resume Interrupt Enable        
3284      =5  #define CMIE_RSUINTE__DISABLED 0x00 ///< Disable resume interrupts.     
3285      =5  #define CMIE_RSUINTE__ENABLED  0x02 ///< Enable resume interrupts.      
3286      =5                                                                          
3287      =5  #define CMIE_RSTINTE__BMASK    0x04 ///< Reset Interrupt Enable         
3288      =5  #define CMIE_RSTINTE__SHIFT    0x02 ///< Reset Interrupt Enable         
3289      =5  #define CMIE_RSTINTE__DISABLED 0x00 ///< Disable reset interrupts.      
3290      =5  #define CMIE_RSTINTE__ENABLED  0x04 ///< Enable reset interrupts.       
3291      =5                                                                          
3292      =5  #define CMIE_SOFE__BMASK       0x08 ///< Start of Frame Interrupt Enable
3293      =5  #define CMIE_SOFE__SHIFT       0x03 ///< Start of Frame Interrupt Enable
3294      =5  #define CMIE_SOFE__DISABLED    0x00 ///< Disable SOF interrupts.        
3295      =5  #define CMIE_SOFE__ENABLED     0x08 ///< Enable SOF interrupts.         
3296      =5                                                                          
3297      =5  //------------------------------------------------------------------------------
3298      =5  // CMINT Enums (USB0 Common Interrupt @ 0x06)
3299      =5  //------------------------------------------------------------------------------
3300      =5  #define CMINT_SUSINT__BMASK   0x01 ///< Suspend Interrupt Flag       
3301      =5  #define CMINT_SUSINT__SHIFT   0x00 ///< Suspend Interrupt Flag       
3302      =5  #define CMINT_SUSINT__NOT_SET 0x00 ///< Suspend interrupt inactive.  
3303      =5  #define CMINT_SUSINT__SET     0x01 ///< Suspend interrupt active.    
3304      =5                                                                       
3305      =5  #define CMINT_RSUINT__BMASK   0x02 ///< Resume Interrupt Flag        
3306      =5  #define CMINT_RSUINT__SHIFT   0x01 ///< Resume Interrupt Flag        
3307      =5  #define CMINT_RSUINT__NOT_SET 0x00 ///< Resume interrupt inactive.   
3308      =5  #define CMINT_RSUINT__SET     0x02 ///< Resume interrupt active.     
3309      =5                                                                       
3310      =5  #define CMINT_RSTINT__BMASK   0x04 ///< Reset Interrupt Flag         
3311      =5  #define CMINT_RSTINT__SHIFT   0x02 ///< Reset Interrupt Flag         
3312      =5  #define CMINT_RSTINT__NOT_SET 0x00 ///< Reset interrupt inactive.    
3313      =5  #define CMINT_RSTINT__SET     0x04 ///< Reset interrupt active.      
3314      =5                                                                       
3315      =5  #define CMINT_SOF__BMASK      0x08 ///< Start of Frame Interrupt Flag
3316      =5  #define CMINT_SOF__SHIFT      0x03 ///< Start of Frame Interrupt Flag
3317      =5  #define CMINT_SOF__NOT_SET    0x00 ///< SOF interrupt inactive.      
3318      =5  #define CMINT_SOF__SET        0x08 ///< SOF interrupt active.        
3319      =5                                                                       
3320      =5  //------------------------------------------------------------------------------
3321      =5  // E0CNT Enums (USB0 Endpoint0 Data Count @ 0x16)
3322      =5  //------------------------------------------------------------------------------
3323      =5  #define E0CNT_E0CNT__FMASK 0x7F ///< Endpoint 0 Data Count
3324      =5  #define E0CNT_E0CNT__SHIFT 0x00 ///< Endpoint 0 Data Count
3325      =5                                                            
3326      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 74  

3327      =5  // E0CSR Enums (USB0 Endpoint0 Control @ 0x11)
3328      =5  //------------------------------------------------------------------------------
3329      =5  #define E0CSR_OPRDY__BMASK     0x01 ///< OUT Packet Ready                                  
3330      =5  #define E0CSR_OPRDY__SHIFT     0x00 ///< OUT Packet Ready                                  
3331      =5  #define E0CSR_OPRDY__NOT_SET   0x00 ///< A data packet has not been received.              
3332      =5  #define E0CSR_OPRDY__SET       0x01 ///< A data packet has been received.                  
3333      =5                                                                                             
3334      =5  #define E0CSR_INPRDY__BMASK    0x02 ///< IN Packet Ready                                   
3335      =5  #define E0CSR_INPRDY__SHIFT    0x01 ///< IN Packet Ready                                   
3336      =5  #define E0CSR_INPRDY__NOT_SET  0x00 ///< An IN packet is not ready to transmit.            
3337      =5  #define E0CSR_INPRDY__SET      0x02 ///< An IN packet is ready to transmit.                
3338      =5                                                                                             
3339      =5  #define E0CSR_STSTL__BMASK     0x04 ///< Sent Stall                                        
3340      =5  #define E0CSR_STSTL__SHIFT     0x02 ///< Sent Stall                                        
3341      =5  #define E0CSR_STSTL__NOT_SET   0x00 ///< A STALL handshake signal was not transmitted.     
3342      =5  #define E0CSR_STSTL__SET       0x04 ///< A STALL handshake signal was transmitted.         
3343      =5                                                                                             
3344      =5  #define E0CSR_DATAEND__BMASK   0x08 ///< Data End                                          
3345      =5  #define E0CSR_DATAEND__SHIFT   0x03 ///< Data End                                          
3346      =5  #define E0CSR_DATAEND__NOT_SET 0x00 ///< This is not the last data packet.                 
3347      =5  #define E0CSR_DATAEND__SET     0x08 ///< This is the last data packet.                     
3348      =5                                                                                             
3349      =5  #define E0CSR_SUEND__BMASK     0x10 ///< Setup End                                         
3350      =5  #define E0CSR_SUEND__SHIFT     0x04 ///< Setup End                                         
3351      =5  #define E0CSR_SUEND__NOT_SET   0x00 ///< A control transaction did not end before firmware 
3352      =5                                      ///< wrote a 1 to the DATAEND bit.                     
3353      =5  #define E0CSR_SUEND__SET       0x10 ///< A control transaction ended before firmware wrote 
3354      =5                                      ///< a 1 to the DATAEND bit.                           
3355      =5                                                                                             
3356      =5  #define E0CSR_SDSTL__BMASK     0x20 ///< Send Stall                                        
3357      =5  #define E0CSR_SDSTL__SHIFT     0x05 ///< Send Stall                                        
3358      =5  #define E0CSR_SDSTL__NOT_SET   0x00 ///< Do not send a STALL.                              
3359      =5  #define E0CSR_SDSTL__SET       0x20 ///< Send a STALL.                                     
3360      =5                                                                                             
3361      =5  #define E0CSR_SOPRDY__BMASK    0x40 ///< Serviced OPRDY                                    
3362      =5  #define E0CSR_SOPRDY__SHIFT    0x06 ///< Serviced OPRDY                                    
3363      =5  #define E0CSR_SOPRDY__NOT_SET  0x00 ///< OUT packet has not been serviced.                 
3364      =5  #define E0CSR_SOPRDY__SET      0x40 ///< OUT packet has been serviced.                     
3365      =5                                                                                             
3366      =5  #define E0CSR_SSUEND__BMASK    0x80 ///< Serviced Setup End                                
3367      =5  #define E0CSR_SSUEND__SHIFT    0x07 ///< Serviced Setup End                                
3368      =5  #define E0CSR_SSUEND__NOT_SET  0x00 ///< The setup end (SUEND) event has not been serviced.
3369      =5  #define E0CSR_SSUEND__SET      0x80 ///< The setup end (SUEND) event has been serviced.    
3370      =5                                                                                             
3371      =5  //------------------------------------------------------------------------------
3372      =5  // EENABLE Enums (USB0 Endpoint Enable @ 0x1E)
3373      =5  //------------------------------------------------------------------------------
3374      =5  #define EENABLE_EEN1__BMASK    0x02 ///< Endpoint 1 Enable                                
3375      =5  #define EENABLE_EEN1__SHIFT    0x01 ///< Endpoint 1 Enable                                
3376      =5  #define EENABLE_EEN1__DISABLED 0x00 ///< Disable Endpoint 1 (no NACK, ACK, or STALL on the
3377      =5                                      ///< USB network).                                    
3378      =5  #define EENABLE_EEN1__ENABLED  0x02 ///< Enable Endpoint 1 (normal).                      
3379      =5                                                                                            
3380      =5  #define EENABLE_EEN2__BMASK    0x04 ///< Endpoint 2 Enable                                
3381      =5  #define EENABLE_EEN2__SHIFT    0x02 ///< Endpoint 2 Enable                                
3382      =5  #define EENABLE_EEN2__DISABLED 0x00 ///< Disable Endpoint 2 (no NACK, ACK, or STALL on the
3383      =5                                      ///< USB network).                                    
3384      =5  #define EENABLE_EEN2__ENABLED  0x04 ///< Enable Endpoint 2 (normal).                      
3385      =5                                                                                            
3386      =5  #define EENABLE_EEN3__BMASK    0x08 ///< Endpoint 3 Enable                                
3387      =5  #define EENABLE_EEN3__SHIFT    0x03 ///< Endpoint 3 Enable                                
3388      =5  #define EENABLE_EEN3__DISABLED 0x00 ///< Disable Endpoint 3 (no NACK, ACK, or STALL on the
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 75  

3389      =5                                      ///< USB network).                                    
3390      =5  #define EENABLE_EEN3__ENABLED  0x08 ///< Enable Endpoint 3 (normal).                      
3391      =5                                                                                            
3392      =5  //------------------------------------------------------------------------------
3393      =5  // EINCSRH Enums (USB0 IN Endpoint Control High @ 0x12)
3394      =5  //------------------------------------------------------------------------------
3395      =5  #define EINCSRH_SPLIT__BMASK        0x04 ///< FIFO Split Enable                                
3396      =5  #define EINCSRH_SPLIT__SHIFT        0x02 ///< FIFO Split Enable                                
3397      =5  #define EINCSRH_SPLIT__DISABLED     0x00 ///< Disable split mode.                              
3398      =5  #define EINCSRH_SPLIT__ENABLED      0x04 ///< Enable split mode.                               
3399      =5                                                                                                 
3400      =5  #define EINCSRH_FCDT__BMASK         0x08 ///< Force Data Toggle                                
3401      =5  #define EINCSRH_FCDT__SHIFT         0x03 ///< Force Data Toggle                                
3402      =5  #define EINCSRH_FCDT__ACK_TOGGLE    0x00 ///< Endpoint data toggle switches only when an ACK is
3403      =5                                           ///< received following a data packet transmission.   
3404      =5  #define EINCSRH_FCDT__ALWAYS_TOGGLE 0x08 ///< Endpoint data toggle forced to switch after every
3405      =5                                           ///< data packet is transmitted, regardless of ACK    
3406      =5                                           ///< reception.                                       
3407      =5                                                                                                 
3408      =5  #define EINCSRH_DIRSEL__BMASK       0x20 ///< Endpoint Direction Select                        
3409      =5  #define EINCSRH_DIRSEL__SHIFT       0x05 ///< Endpoint Direction Select                        
3410      =5  #define EINCSRH_DIRSEL__OUT         0x00 ///< Endpoint direction selected as OUT.              
3411      =5  #define EINCSRH_DIRSEL__IN          0x20 ///< Endpoint direction selected as IN.               
3412      =5                                                                                                 
3413      =5  #define EINCSRH_ISO__BMASK          0x40 ///< Isochronous Transfer Enable                      
3414      =5  #define EINCSRH_ISO__SHIFT          0x06 ///< Isochronous Transfer Enable                      
3415      =5  #define EINCSRH_ISO__DISABLED       0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
3416      =5  #define EINCSRH_ISO__ENABLED        0x40 ///< Endpoint configured for Isochronous transfers.   
3417      =5                                                                                                 
3418      =5  #define EINCSRH_DBIEN__BMASK        0x80 ///< IN Endpoint Double-Buffer Enable                 
3419      =5  #define EINCSRH_DBIEN__SHIFT        0x07 ///< IN Endpoint Double-Buffer Enable                 
3420      =5  #define EINCSRH_DBIEN__DISABLED     0x00 ///< Disable double-buffering for the selected IN     
3421      =5                                           ///< endpoint.                                        
3422      =5  #define EINCSRH_DBIEN__ENABLED      0x80 ///< Enable double-buffering for the selected IN      
3423      =5                                           ///< endpoint.                                        
3424      =5                                                                                                 
3425      =5  //------------------------------------------------------------------------------
3426      =5  // EINCSRL Enums (USB0 IN Endpoint Control Low @ 0x11)
3427      =5  //------------------------------------------------------------------------------
3428      =5  #define EINCSRL_INPRDY__BMASK     0x01 ///< In Packet Ready                                   
3429      =5  #define EINCSRL_INPRDY__SHIFT     0x00 ///< In Packet Ready                                   
3430      =5  #define EINCSRL_INPRDY__NOT_SET   0x00 ///< A packet is not available in the Endpoint IN FIFO.
3431      =5  #define EINCSRL_INPRDY__SET       0x01 ///< A packet is available in the Endpoint IN FIFO.    
3432      =5                                                                                                
3433      =5  #define EINCSRL_FIFONE__BMASK     0x02 ///< FIFO Not Empty                                    
3434      =5  #define EINCSRL_FIFONE__SHIFT     0x01 ///< FIFO Not Empty                                    
3435      =5  #define EINCSRL_FIFONE__EMPTY     0x00 ///< The IN Endpoint FIFO is empty.                    
3436      =5  #define EINCSRL_FIFONE__NOT_EMPTY 0x02 ///< The IN Endpoint FIFO contains one or more packets.
3437      =5                                                                                                
3438      =5  #define EINCSRL_UNDRUN__BMASK     0x04 ///< Data Underrun Flag                                
3439      =5  #define EINCSRL_UNDRUN__SHIFT     0x02 ///< Data Underrun Flag                                
3440      =5  #define EINCSRL_UNDRUN__NOT_SET   0x00 ///< A data underrun did not occur.                    
3441      =5  #define EINCSRL_UNDRUN__SET       0x04 ///< A data underrun occurred.                         
3442      =5                                                                                                
3443      =5  #define EINCSRL_FLUSH__BMASK      0x08 ///< FIFO Flush                                        
3444      =5  #define EINCSRL_FLUSH__SHIFT      0x03 ///< FIFO Flush                                        
3445      =5  #define EINCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
3446      =5  #define EINCSRL_FLUSH__SET        0x08 ///< Flush the next packet to be transmitted from the  
3447      =5                                         ///< IN Endpoint FIFO.                                 
3448      =5                                                                                                
3449      =5  #define EINCSRL_SDSTL__BMASK      0x10 ///< Send Stall                                        
3450      =5  #define EINCSRL_SDSTL__SHIFT      0x04 ///< Send Stall                                        
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 76  

3451      =5  #define EINCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
3452      =5  #define EINCSRL_SDSTL__SET        0x10 ///< Generate a STALL in response to an IN token.      
3453      =5                                                                                                
3454      =5  #define EINCSRL_STSTL__BMASK      0x20 ///< Sent Stall Flag                                   
3455      =5  #define EINCSRL_STSTL__SHIFT      0x05 ///< Sent Stall Flag                                   
3456      =5  #define EINCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
3457      =5  #define EINCSRL_STSTL__SET        0x20 ///< A STALL handshake was transmitted.                
3458      =5                                                                                                
3459      =5  #define EINCSRL_CLRDT__BMASK      0x40 ///< Clear Data Toggle                                 
3460      =5  #define EINCSRL_CLRDT__SHIFT      0x06 ///< Clear Data Toggle                                 
3461      =5  #define EINCSRL_CLRDT__CLEAR      0x00 ///< Clear the IN Endpoint data toggle.                
3462      =5                                                                                                
3463      =5  //------------------------------------------------------------------------------
3464      =5  // EOUTCNTH Enums (USB0 OUT Endpoint Count High @ 0x17)
3465      =5  //------------------------------------------------------------------------------
3466      =5  #define EOUTCNTH_EOCH__FMASK 0x03 ///< OUT Endpoint Count High
3467      =5  #define EOUTCNTH_EOCH__SHIFT 0x00 ///< OUT Endpoint Count High
3468      =5                                                                
3469      =5  //------------------------------------------------------------------------------
3470      =5  // EOUTCNTL Enums (USB0 OUT Endpoint Count Low @ 0x16)
3471      =5  //------------------------------------------------------------------------------
3472      =5  #define EOUTCNTL_EOCL__FMASK 0xFF ///< OUT Endpoint Count Low
3473      =5  #define EOUTCNTL_EOCL__SHIFT 0x00 ///< OUT Endpoint Count Low
3474      =5                                                               
3475      =5  //------------------------------------------------------------------------------
3476      =5  // EOUTCSRH Enums (USB0 OUT Endpoint Control High @ 0x15)
3477      =5  //------------------------------------------------------------------------------
3478      =5  #define EOUTCSRH_ISO__BMASK      0x40 ///< Isochronous Transfer Enable                      
3479      =5  #define EOUTCSRH_ISO__SHIFT      0x06 ///< Isochronous Transfer Enable                      
3480      =5  #define EOUTCSRH_ISO__DISABLED   0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
3481      =5  #define EOUTCSRH_ISO__ENABLED    0x40 ///< Endpoint configured for Isochronous transfers.   
3482      =5                                                                                              
3483      =5  #define EOUTCSRH_DBOEN__BMASK    0x80 ///< Double-Buffer Enable                             
3484      =5  #define EOUTCSRH_DBOEN__SHIFT    0x07 ///< Double-Buffer Enable                             
3485      =5  #define EOUTCSRH_DBOEN__DISABLED 0x00 ///< Disable double-buffering for the selected OUT    
3486      =5                                        ///< endpoint.                                        
3487      =5  #define EOUTCSRH_DBOEN__ENABLED  0x80 ///< Enable double-buffering for the selected OUT     
3488      =5                                        ///< endpoint.                                        
3489      =5                                                                                              
3490      =5  //------------------------------------------------------------------------------
3491      =5  // EOUTCSRL Enums (USB0 OUT Endpoint Control Low @ 0x14)
3492      =5  //------------------------------------------------------------------------------
3493      =5  #define EOUTCSRL_OPRDY__BMASK      0x01 ///< OUT Packet Ready                                  
3494      =5  #define EOUTCSRL_OPRDY__SHIFT      0x00 ///< OUT Packet Ready                                  
3495      =5  #define EOUTCSRL_OPRDY__NOT_SET    0x00 ///< A data packet is not available in the Endpoint OUT
3496      =5                                          ///< FIFO.                                             
3497      =5  #define EOUTCSRL_OPRDY__SET        0x01 ///< A data packet is available in the Endpoint OUT    
3498      =5                                          ///< FIFO.                                             
3499      =5                                                                                                 
3500      =5  #define EOUTCSRL_FIFOFUL__BMASK    0x02 ///< OUT FIFO Full                                     
3501      =5  #define EOUTCSRL_FIFOFUL__SHIFT    0x01 ///< OUT FIFO Full                                     
3502      =5  #define EOUTCSRL_FIFOFUL__NOT_FULL 0x00 ///< OUT endpoint FIFO is not full.                    
3503      =5  #define EOUTCSRL_FIFOFUL__FULL     0x02 ///< OUT endpoint FIFO is full.                        
3504      =5                                                                                                 
3505      =5  #define EOUTCSRL_OVRUN__BMASK      0x04 ///< Data Overrun Flag                                 
3506      =5  #define EOUTCSRL_OVRUN__SHIFT      0x02 ///< Data Overrun Flag                                 
3507      =5  #define EOUTCSRL_OVRUN__NOT_SET    0x00 ///< No data overrun.                                  
3508      =5  #define EOUTCSRL_OVRUN__SET        0x04 ///< A data packet was lost because of a full FIFO     
3509      =5                                          ///< since this flag was last cleared.                 
3510      =5                                                                                                 
3511      =5  #define EOUTCSRL_DATERR__BMASK     0x08 ///< Data Error Flag                                   
3512      =5  #define EOUTCSRL_DATERR__SHIFT     0x03 ///< Data Error Flag                                   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 77  

3513      =5  #define EOUTCSRL_DATERR__NOT_SET   0x00 ///< A received packet does not have a CRC or bit-     
3514      =5                                          ///< stuffing error.                                   
3515      =5  #define EOUTCSRL_DATERR__SET       0x08 ///< A received packet has a CRC or bit-stuffing error.
3516      =5                                                                                                 
3517      =5  #define EOUTCSRL_FLUSH__BMASK      0x10 ///< FIFO Flush                                        
3518      =5  #define EOUTCSRL_FLUSH__SHIFT      0x04 ///< FIFO Flush                                        
3519      =5  #define EOUTCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
3520      =5  #define EOUTCSRL_FLUSH__SET        0x10 ///< Flush the next packet to be read from the OUT     
3521      =5                                          ///< endpoint FIFO.                                    
3522      =5                                                                                                 
3523      =5  #define EOUTCSRL_SDSTL__BMASK      0x20 ///< Send Stall                                        
3524      =5  #define EOUTCSRL_SDSTL__SHIFT      0x05 ///< Send Stall                                        
3525      =5  #define EOUTCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
3526      =5  #define EOUTCSRL_SDSTL__SET        0x20 ///< Generate a STALL handshake.                       
3527      =5                                                                                                 
3528      =5  #define EOUTCSRL_STSTL__BMASK      0x40 ///< Sent Stall Flag                                   
3529      =5  #define EOUTCSRL_STSTL__SHIFT      0x06 ///< Sent Stall Flag                                   
3530      =5  #define EOUTCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
3531      =5  #define EOUTCSRL_STSTL__SET        0x40 ///< A STALL handshake was transmitted.                
3532      =5                                                                                                 
3533      =5  #define EOUTCSRL_CLRDT__BMASK      0x80 ///< Clear Data Toggle                                 
3534      =5  #define EOUTCSRL_CLRDT__SHIFT      0x07 ///< Clear Data Toggle                                 
3535      =5  #define EOUTCSRL_CLRDT__CLEAR      0x00 ///< Clear the OUT Endpoint data toggle.               
3536      =5                                                                                                 
3537      =5  //------------------------------------------------------------------------------
3538      =5  // FADDR Enums (USB0 Function Address @ 0x00)
3539      =5  //------------------------------------------------------------------------------
3540      =5  #define FADDR_FADDR__FMASK    0x7F ///< Function Address                               
3541      =5  #define FADDR_FADDR__SHIFT    0x00 ///< Function Address                               
3542      =5                                                                                         
3543      =5  #define FADDR_UPDATE__BMASK   0x80 ///< Function Address Update                        
3544      =5  #define FADDR_UPDATE__SHIFT   0x07 ///< Function Address Update                        
3545      =5  #define FADDR_UPDATE__NOT_SET 0x00 ///< The last address written to FADDR is in effect.
3546      =5  #define FADDR_UPDATE__SET     0x80 ///< The last address written to FADDR is not yet in
3547      =5                                     ///< effect.                                        
3548      =5                                                                                         
3549      =5  //------------------------------------------------------------------------------
3550      =5  // FIFO0 Enums (USB0 Endpoint 0 FIFO Access @ 0x20)
3551      =5  //------------------------------------------------------------------------------
3552      =5  #define FIFO0_FIFODATA__FMASK 0xFF ///< Endpoint 0 FIFO Access
3553      =5  #define FIFO0_FIFODATA__SHIFT 0x00 ///< Endpoint 0 FIFO Access
3554      =5                                                                
3555      =5  //------------------------------------------------------------------------------
3556      =5  // FIFO1 Enums (USB0 Endpoint 1 FIFO Access @ 0x21)
3557      =5  //------------------------------------------------------------------------------
3558      =5  #define FIFO1_FIFODATA__FMASK 0xFF ///< Endpoint 1 FIFO Access
3559      =5  #define FIFO1_FIFODATA__SHIFT 0x00 ///< Endpoint 1 FIFO Access
3560      =5                                                                
3561      =5  //------------------------------------------------------------------------------
3562      =5  // FIFO2 Enums (USB0 Endpoint 2 FIFO Access @ 0x22)
3563      =5  //------------------------------------------------------------------------------
3564      =5  #define FIFO2_FIFODATA__FMASK 0xFF ///< Endpoint 2 FIFO Access
3565      =5  #define FIFO2_FIFODATA__SHIFT 0x00 ///< Endpoint 2 FIFO Access
3566      =5                                                                
3567      =5  //------------------------------------------------------------------------------
3568      =5  // FIFO3 Enums (USB0 Endpoint 3 FIFO Access @ 0x23)
3569      =5  //------------------------------------------------------------------------------
3570      =5  #define FIFO3_FIFODATA__FMASK 0xFF ///< Endpoint 3 FIFO Access
3571      =5  #define FIFO3_FIFODATA__SHIFT 0x00 ///< Endpoint 3 FIFO Access
3572      =5                                                                
3573      =5  //------------------------------------------------------------------------------
3574      =5  // FRAMEH Enums (USB0 Frame Number High @ 0x0D)
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 78  

3575      =5  //------------------------------------------------------------------------------
3576      =5  #define FRAMEH_FRMEH__FMASK 0x07 ///< Frame Number High
3577      =5  #define FRAMEH_FRMEH__SHIFT 0x00 ///< Frame Number High
3578      =5                                                         
3579      =5  //------------------------------------------------------------------------------
3580      =5  // FRAMEL Enums (USB0 Frame Number Low @ 0x0C)
3581      =5  //------------------------------------------------------------------------------
3582      =5  #define FRAMEL_FRMEL__FMASK 0xFF ///< Frame Number Low
3583      =5  #define FRAMEL_FRMEL__SHIFT 0x00 ///< Frame Number Low
3584      =5                                                        
3585      =5  //------------------------------------------------------------------------------
3586      =5  // IN1IE Enums (USB0 IN Endpoint Interrupt Enable @ 0x07)
3587      =5  //------------------------------------------------------------------------------
3588      =5  #define IN1IE_EP0E__BMASK    0x01 ///< Endpoint 0 Interrupt Enable      
3589      =5  #define IN1IE_EP0E__SHIFT    0x00 ///< Endpoint 0 Interrupt Enable      
3590      =5  #define IN1IE_EP0E__DISABLED 0x00 ///< Disable Endpoint 0 interrupts.   
3591      =5  #define IN1IE_EP0E__ENABLED  0x01 ///< Enable Endpoint 0 interrupts.    
3592      =5                                                                          
3593      =5  #define IN1IE_IN1E__BMASK    0x02 ///< IN Endpoint 1 Interrupt Enable   
3594      =5  #define IN1IE_IN1E__SHIFT    0x01 ///< IN Endpoint 1 Interrupt Enable   
3595      =5  #define IN1IE_IN1E__DISABLED 0x00 ///< Disable Endpoint 1 IN interrupts.
3596      =5  #define IN1IE_IN1E__ENABLED  0x02 ///< Enable Endpoint 1 IN interrupts. 
3597      =5                                                                          
3598      =5  #define IN1IE_IN2E__BMASK    0x04 ///< IN Endpoint 2 Interrupt Enable   
3599      =5  #define IN1IE_IN2E__SHIFT    0x02 ///< IN Endpoint 2 Interrupt Enable   
3600      =5  #define IN1IE_IN2E__DISABLED 0x00 ///< Disable Endpoint 2 IN interrupts.
3601      =5  #define IN1IE_IN2E__ENABLED  0x04 ///< Enable Endpoint 2 IN interrupts. 
3602      =5                                                                          
3603      =5  #define IN1IE_IN3E__BMASK    0x08 ///< IN Endpoint 3 Interrupt Enable   
3604      =5  #define IN1IE_IN3E__SHIFT    0x03 ///< IN Endpoint 3 Interrupt Enable   
3605      =5  #define IN1IE_IN3E__DISABLED 0x00 ///< Disable Endpoint 3 IN interrupts.
3606      =5  #define IN1IE_IN3E__ENABLED  0x08 ///< Enable Endpoint 3 IN interrupts. 
3607      =5                                                                          
3608      =5  //------------------------------------------------------------------------------
3609      =5  // IN1INT Enums (USB0 IN Endpoint Interrupt @ 0x02)
3610      =5  //------------------------------------------------------------------------------
3611      =5  #define IN1INT_EP0__BMASK   0x01 ///< Endpoint 0 Interrupt Flag        
3612      =5  #define IN1INT_EP0__SHIFT   0x00 ///< Endpoint 0 Interrupt Flag        
3613      =5  #define IN1INT_EP0__NOT_SET 0x00 ///< Endpoint 0 interrupt inactive.   
3614      =5  #define IN1INT_EP0__SET     0x01 ///< Endpoint 0 interrupt active.     
3615      =5                                                                         
3616      =5  #define IN1INT_IN1__BMASK   0x02 ///< IN Endpoint 1 Interrupt Flag     
3617      =5  #define IN1INT_IN1__SHIFT   0x01 ///< IN Endpoint 1 Interrupt Flag     
3618      =5  #define IN1INT_IN1__NOT_SET 0x00 ///< IN Endpoint 1 interrupt inactive.
3619      =5  #define IN1INT_IN1__SET     0x02 ///< IN Endpoint 1 interrupt active.  
3620      =5                                                                         
3621      =5  #define IN1INT_IN2__BMASK   0x04 ///< IN Endpoint 2 Interrupt Flag     
3622      =5  #define IN1INT_IN2__SHIFT   0x02 ///< IN Endpoint 2 Interrupt Flag     
3623      =5  #define IN1INT_IN2__NOT_SET 0x00 ///< IN Endpoint 2 interrupt inactive.
3624      =5  #define IN1INT_IN2__SET     0x04 ///< IN Endpoint 2 interrupt active.  
3625      =5                                                                         
3626      =5  #define IN1INT_IN3__BMASK   0x08 ///< IN Endpoint 3 Interrupt Flag     
3627      =5  #define IN1INT_IN3__SHIFT   0x03 ///< IN Endpoint 3 Interrupt Flag     
3628      =5  #define IN1INT_IN3__NOT_SET 0x00 ///< IN Endpoint 3 interrupt inactive.
3629      =5  #define IN1INT_IN3__SET     0x08 ///< IN Endpoint 3 interrupt active.  
3630      =5                                                                         
3631      =5  //------------------------------------------------------------------------------
3632      =5  // INDEX Enums (USB0 Endpoint Index @ 0x0E)
3633      =5  //------------------------------------------------------------------------------
3634      =5  #define INDEX_EPSEL__FMASK      0x0F ///< Endpoint Select Bits
3635      =5  #define INDEX_EPSEL__SHIFT      0x00 ///< Endpoint Select Bits
3636      =5  #define INDEX_EPSEL__ENDPOINT_0 0x00 ///< Endpoint 0.         
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 79  

3637      =5  #define INDEX_EPSEL__ENDPOINT_1 0x01 ///< Endpoint 1.         
3638      =5  #define INDEX_EPSEL__ENDPOINT_2 0x02 ///< Endpoint 2.         
3639      =5  #define INDEX_EPSEL__ENDPOINT_3 0x03 ///< Endpoint 3.         
3640      =5                                                                
3641      =5  //------------------------------------------------------------------------------
3642      =5  // OUT1IE Enums (USB0 OUT Endpoint Interrupt Enable @ 0x09)
3643      =5  //------------------------------------------------------------------------------
3644      =5  #define OUT1IE_OUT1E__BMASK    0x02 ///< OUT Endpoint 1 Interrupt Enable   
3645      =5  #define OUT1IE_OUT1E__SHIFT    0x01 ///< OUT Endpoint 1 Interrupt Enable   
3646      =5  #define OUT1IE_OUT1E__DISABLED 0x00 ///< Disable Endpoint 1 OUT interrupts.
3647      =5  #define OUT1IE_OUT1E__ENABLED  0x02 ///< Enable Endpoint 1 OUT interrupts. 
3648      =5                                                                             
3649      =5  #define OUT1IE_OUT2E__BMASK    0x04 ///< OUT Endpoint 2 Interrupt Enable   
3650      =5  #define OUT1IE_OUT2E__SHIFT    0x02 ///< OUT Endpoint 2 Interrupt Enable   
3651      =5  #define OUT1IE_OUT2E__DISABLED 0x00 ///< Disable Endpoint 2 OUT interrupts.
3652      =5  #define OUT1IE_OUT2E__ENABLED  0x04 ///< Enable Endpoint 2 OUT interrupts. 
3653      =5                                                                             
3654      =5  #define OUT1IE_OUT3E__BMASK    0x08 ///< OUT Endpoint 3 Interrupt Enable   
3655      =5  #define OUT1IE_OUT3E__SHIFT    0x03 ///< OUT Endpoint 3 Interrupt Enable   
3656      =5  #define OUT1IE_OUT3E__DISABLED 0x00 ///< Disable Endpoint 3 OUT interrupts.
3657      =5  #define OUT1IE_OUT3E__ENABLED  0x08 ///< Enable Endpoint 3 OUT interrupts. 
3658      =5                                                                             
3659      =5  //------------------------------------------------------------------------------
3660      =5  // OUT1INT Enums (USB0 OUT Endpoint Interrupt @ 0x04)
3661      =5  //------------------------------------------------------------------------------
3662      =5  #define OUT1INT_OUT1__BMASK   0x02 ///< OUT Endpoint 1 Interrupt Flag     
3663      =5  #define OUT1INT_OUT1__SHIFT   0x01 ///< OUT Endpoint 1 Interrupt Flag     
3664      =5  #define OUT1INT_OUT1__NOT_SET 0x00 ///< OUT Endpoint 1 interrupt inactive.
3665      =5  #define OUT1INT_OUT1__SET     0x02 ///< OUT Endpoint 1 interrupt active.  
3666      =5                                                                            
3667      =5  #define OUT1INT_OUT2__BMASK   0x04 ///< OUT Endpoint 2 Interrupt Flag     
3668      =5  #define OUT1INT_OUT2__SHIFT   0x02 ///< OUT Endpoint 2 Interrupt Flag     
3669      =5  #define OUT1INT_OUT2__NOT_SET 0x00 ///< OUT Endpoint 2 interrupt inactive.
3670      =5  #define OUT1INT_OUT2__SET     0x04 ///< OUT Endpoint 2 interrupt active.  
3671      =5                                                                            
3672      =5  #define OUT1INT_OUT3__BMASK   0x08 ///< OUT Endpoint 3 Interrupt Flag     
3673      =5  #define OUT1INT_OUT3__SHIFT   0x03 ///< OUT Endpoint 3 Interrupt Flag     
3674      =5  #define OUT1INT_OUT3__NOT_SET 0x00 ///< OUT Endpoint 3 interrupt inactive.
3675      =5  #define OUT1INT_OUT3__SET     0x08 ///< OUT Endpoint 3 interrupt active.  
3676      =5                                                                            
3677      =5  //------------------------------------------------------------------------------
3678      =5  // POWER Enums (USB0 Power @ 0x01)
3679      =5  //------------------------------------------------------------------------------
3680      =5  #define POWER_SUSEN__BMASK         0x01 ///< Suspend Detection Enable                          
3681      =5  #define POWER_SUSEN__SHIFT         0x00 ///< Suspend Detection Enable                          
3682      =5  #define POWER_SUSEN__DISABLED      0x00 ///< Disable suspend detection. USB0 will ignore       
3683      =5                                          ///< suspend signaling on the bus.                     
3684      =5  #define POWER_SUSEN__ENABLED       0x01 ///< Enable suspend detection. USB0 will enter suspend 
3685      =5                                          ///< mode if it detects suspend signaling on the bus.  
3686      =5                                                                                                 
3687      =5  #define POWER_SUSMD__BMASK         0x02 ///< Suspend Mode                                      
3688      =5  #define POWER_SUSMD__SHIFT         0x01 ///< Suspend Mode                                      
3689      =5  #define POWER_SUSMD__NOT_SUSPENDED 0x00 ///< USB0 not in suspend mode.                         
3690      =5  #define POWER_SUSMD__SUSPENDED     0x02 ///< USB0 in suspend mode.                             
3691      =5                                                                                                 
3692      =5  #define POWER_RESUME__BMASK        0x04 ///< Force Resume                                      
3693      =5  #define POWER_RESUME__SHIFT        0x02 ///< Force Resume                                      
3694      =5  #define POWER_RESUME__START        0x04 ///< Generate resume signalling to create a remote     
3695      =5                                          ///< wakeup event.                                     
3696      =5                                                                                                 
3697      =5  #define POWER_USBRST__BMASK        0x08 ///< Reset Detect                                      
3698      =5  #define POWER_USBRST__SHIFT        0x03 ///< Reset Detect                                      
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 80  

3699      =5  #define POWER_USBRST__NOT_SET      0x00 ///< USB reset signalling not detected.                
3700      =5  #define POWER_USBRST__SET          0x08 ///< USB reset signalling detected.                    
3701      =5                                                                                                 
3702      =5  #define POWER_USBINH__BMASK        0x10 ///< USB0 Inhibit                                      
3703      =5  #define POWER_USBINH__SHIFT        0x04 ///< USB0 Inhibit                                      
3704      =5  #define POWER_USBINH__ENABLED      0x00 ///< USB0 enabled.                                     
3705      =5  #define POWER_USBINH__DISABLED     0x10 ///< USB0 inhibited. All USB traffic is ignored.       
3706      =5                                                                                                 
3707      =5  #define POWER_ISOUD__BMASK         0x80 ///< Isochronous Update Mode                           
3708      =5  #define POWER_ISOUD__SHIFT         0x07 ///< Isochronous Update Mode                           
3709      =5  #define POWER_ISOUD__IN_TOKEN      0x00 ///< When firmware writes INPRDY = 1, USB0 will send   
3710      =5                                          ///< the packet when the next IN token is received.    
3711      =5  #define POWER_ISOUD__SOF_TOKEN     0x80 ///< When firmware writes INPRDY = 1, USB0 will wait   
3712      =5                                          ///< for a SOF token before sending the packet. If an  
3713      =5                                          ///< IN token is received before a SOF token, USB0 will
3714      =5                                          ///< send a zero-length data packet.                   
3715      =5                                                                                                 
3716      =5  //------------------------------------------------------------------------------
3717      =5  // USB0ADR Enums (USB0 Indirect Address @ 0x96)
3718      =5  //------------------------------------------------------------------------------
3719      =5  #define USB0ADR_USB0ADR__FMASK          0x3F ///< USB0 Indirect Register Address                    
3720      =5  #define USB0ADR_USB0ADR__SHIFT          0x00 ///< USB0 Indirect Register Address                    
3721      =5  #define USB0ADR_USB0ADR__FADDR          0x00 ///< Function Address.                                 
3722      =5  #define USB0ADR_USB0ADR__POWER          0x01 ///< Power Management.                                 
3723      =5  #define USB0ADR_USB0ADR__IN1INT         0x02 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Flags.  
3724      =5  #define USB0ADR_USB0ADR__OUT1INT        0x04 ///< Endpoints 1-3 OUT Interrupt Flags.                
3725      =5  #define USB0ADR_USB0ADR__CMINT          0x06 ///< Common USB Interrupt Flags.                       
3726      =5  #define USB0ADR_USB0ADR__IN1IE          0x07 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Enables.
3727      =5  #define USB0ADR_USB0ADR__OUT1IE         0x09 ///< Endpoints 1-3 OUT Interrupt Enables.              
3728      =5  #define USB0ADR_USB0ADR__CMIE           0x0B ///< Common USB Interrupt Enables.                     
3729      =5  #define USB0ADR_USB0ADR__FRAMEL         0x0C ///< Frame Number Low Byte.                            
3730      =5  #define USB0ADR_USB0ADR__FRAMEH         0x0D ///< Frame Number High Byte.                           
3731      =5  #define USB0ADR_USB0ADR__INDEX          0x0E ///< Endpoint Index Selection.                         
3732      =5  #define USB0ADR_USB0ADR__CLKREC         0x0F ///< Clock Recovery Control.                           
3733      =5  #define USB0ADR_USB0ADR__E0CSR_EINCSRL  0x11 ///< Endpoint 0 Control / Status, Endpoint IN Control /
3734      =5                                               ///< Status Low Byte.                                  
3735      =5  #define USB0ADR_USB0ADR__EINCSRH        0x12 ///< Endpoint IN Control / Status High Byte.           
3736      =5  #define USB0ADR_USB0ADR__EOUTCSRL       0x14 ///< Endpoint OUT Control / Status Low Byte.           
3737      =5  #define USB0ADR_USB0ADR__EOUTCSRH       0x15 ///< Endpoint OUT Control / Status High Byte.          
3738      =5  #define USB0ADR_USB0ADR__E0CNT_EOUTCNTL 0x16 ///< Number of Received Bytes in Endpoint 0 FIFO,      
3739      =5                                               ///< Endpoint OUT Packet Count Low Byte.               
3740      =5  #define USB0ADR_USB0ADR__EOUTCNTH       0x17 ///< Endpoint OUT Packet Count High Byte.              
3741      =5  #define USB0ADR_USB0ADR__EENABLE        0x1E ///< Endpoint Enable.                                  
3742      =5  #define USB0ADR_USB0ADR__FIFO0          0x20 ///< Endpoint 0 FIFO.                                  
3743      =5  #define USB0ADR_USB0ADR__FIFO1          0x21 ///< Endpoint 1 FIFO.                                  
3744      =5  #define USB0ADR_USB0ADR__FIFO2          0x22 ///< Endpoint 2 FIFO.                                  
3745      =5  #define USB0ADR_USB0ADR__FIFO3          0x23 ///< Endpoint 3 FIFO.                                  
3746      =5                                                                                                      
3747      =5  #define USB0ADR_AUTORD__BMASK           0x40 ///< USB0 Register Auto-Read Flag                      
3748      =5  #define USB0ADR_AUTORD__SHIFT           0x06 ///< USB0 Register Auto-Read Flag                      
3749      =5  #define USB0ADR_AUTORD__DISABLED        0x00 ///< BUSY must be written manually for each USB0       
3750      =5                                               ///< indirect register read.                           
3751      =5  #define USB0ADR_AUTORD__ENABLED         0x40 ///< The next indirect register read will automatically
3752      =5                                               ///< be initiated when firmware reads USB0DAT (USBADDR 
3753      =5                                               ///< bits will not be changed).                        
3754      =5                                                                                                      
3755      =5  #define USB0ADR_BUSY__BMASK             0x80 ///< USB0 Register Read Busy Flag                      
3756      =5  #define USB0ADR_BUSY__SHIFT             0x07 ///< USB0 Register Read Busy Flag                      
3757      =5  #define USB0ADR_BUSY__NOT_SET           0x00 ///< A read is not in progress.                        
3758      =5  #define USB0ADR_BUSY__SET               0x80 ///< Initiate a read or a read is in progress.         
3759      =5                                                                                                      
3760      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 81  

3761      =5  // USB0DAT Enums (USB0 Data @ 0x97)
3762      =5  //------------------------------------------------------------------------------
3763      =5  #define USB0DAT_USB0DAT__FMASK 0xFF ///< USB0 Data
3764      =5  #define USB0DAT_USB0DAT__SHIFT 0x00 ///< USB0 Data
3765      =5                                                    
3766      =5  //------------------------------------------------------------------------------
3767      =5  // USB0XCN Enums (USB0 Transceiver Control @ 0xD7)
3768      =5  //------------------------------------------------------------------------------
3769      =5  #define USB0XCN_Dn__BMASK                0x01 ///< D- Signal Status                                 
3770      =5  #define USB0XCN_Dn__SHIFT                0x00 ///< D- Signal Status                                 
3771      =5  #define USB0XCN_Dn__LOW                  0x00 ///< D- signal currently at logic 0.                  
3772      =5  #define USB0XCN_Dn__HIGH                 0x01 ///< D- signal currently at logic 1.                  
3773      =5                                                                                                      
3774      =5  #define USB0XCN_Dp__BMASK                0x02 ///< D+ Signal Status                                 
3775      =5  #define USB0XCN_Dp__SHIFT                0x01 ///< D+ Signal Status                                 
3776      =5  #define USB0XCN_Dp__LOW                  0x00 ///< D+ signal currently at logic 0.                  
3777      =5  #define USB0XCN_Dp__HIGH                 0x02 ///< D+ signal currently at logic 1.                  
3778      =5                                                                                                      
3779      =5  #define USB0XCN_DFREC__BMASK             0x04 ///< Differential Receiver                            
3780      =5  #define USB0XCN_DFREC__SHIFT             0x02 ///< Differential Receiver                            
3781      =5  #define USB0XCN_DFREC__DIFFERENTIAL_ZERO 0x00 ///< Differential 0 signalling on the bus.            
3782      =5  #define USB0XCN_DFREC__DIFFERENTIAL_ONE  0x04 ///< Differential 1 signalling on the bus.            
3783      =5                                                                                                      
3784      =5  #define USB0XCN_PHYTST__FMASK            0x18 ///< Physical Layer Test                              
3785      =5  #define USB0XCN_PHYTST__SHIFT            0x03 ///< Physical Layer Test                              
3786      =5  #define USB0XCN_PHYTST__MODE0            0x00 ///< Mode 0: Normal (non-test mode) (D+ = X, D- = X). 
3787      =5  #define USB0XCN_PHYTST__MODE1            0x08 ///< Mode 1: Differential 1 forced (D+ = 1, D- = 0).  
3788      =5  #define USB0XCN_PHYTST__MODE2            0x10 ///< Mode 2: Differential 0 forced (D+ = 0, D- = 1).  
3789      =5  #define USB0XCN_PHYTST__MODE3            0x18 ///< Mode 3: Single-Ended 0 forced (D+ = 0, D- = 0).  
3790      =5                                                                                                      
3791      =5  #define USB0XCN_SPEED__BMASK             0x20 ///< USB0 Speed Select                                
3792      =5  #define USB0XCN_SPEED__SHIFT             0x05 ///< USB0 Speed Select                                
3793      =5  #define USB0XCN_SPEED__LOW_SPEED         0x00 ///< USB0 operates as a Low Speed device. If enabled, 
3794      =5                                                ///< the internal pull-up resistor appears on the D-  
3795      =5                                                ///< line.                                            
3796      =5  #define USB0XCN_SPEED__FULL_SPEED        0x20 ///< USB0 operates as a Full Speed device. If enabled,
3797      =5                                                ///< the internal pull-up resistor appears on the D+  
3798      =5                                                ///< line.                                            
3799      =5                                                                                                      
3800      =5  #define USB0XCN_PHYEN__BMASK             0x40 ///< Physical Layer Enable                            
3801      =5  #define USB0XCN_PHYEN__SHIFT             0x06 ///< Physical Layer Enable                            
3802      =5  #define USB0XCN_PHYEN__DISABLED          0x00 ///< Disable the USB0 physical layer transceiver      
3803      =5                                                ///< (suspend).                                       
3804      =5  #define USB0XCN_PHYEN__ENABLED           0x40 ///< Enable the USB0 physical layer transceiver       
3805      =5                                                ///< (normal).                                        
3806      =5                                                                                                      
3807      =5  #define USB0XCN_PREN__BMASK              0x80 ///< Internal Pull-up Resistor Enable                 
3808      =5  #define USB0XCN_PREN__SHIFT              0x07 ///< Internal Pull-up Resistor Enable                 
3809      =5  #define USB0XCN_PREN__PULL_UP_DISABLED   0x00 ///< Internal pull-up resistor disabled (device       
3810      =5                                                ///< effectively detached from USB network).          
3811      =5  #define USB0XCN_PREN__PULL_UP_ENABLED    0x80 ///< Internal pull-up resistor enabled when VBUS is   
3812      =5                                                ///< present (device attached to the USB network).    
3813      =5                                                                                                      
3814      =5  //------------------------------------------------------------------------------
3815      =5  // VDM0CN Enums (Supply Monitor Control @ 0xFF)
3816      =5  //------------------------------------------------------------------------------
3817      =5  #define VDM0CN_VDDSTAT__BMASK  0x40 ///< Supply Status                                   
3818      =5  #define VDM0CN_VDDSTAT__SHIFT  0x06 ///< Supply Status                                   
3819      =5  #define VDM0CN_VDDSTAT__BELOW  0x00 ///< VDD is at or below the supply monitor threshold.
3820      =5  #define VDM0CN_VDDSTAT__ABOVE  0x40 ///< VDD is above the supply monitor threshold.      
3821      =5                                                                                           
3822      =5  #define VDM0CN_VDMEN__BMASK    0x80 ///< Supply Monitor Enable                           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 82  

3823      =5  #define VDM0CN_VDMEN__SHIFT    0x07 ///< Supply Monitor Enable                           
3824      =5  #define VDM0CN_VDMEN__DISABLED 0x00 ///< Supply Monitor Disabled.                        
3825      =5  #define VDM0CN_VDMEN__ENABLED  0x80 ///< Supply Monitor Enabled.                         
3826      =5                                                                                           
3827      =5  //------------------------------------------------------------------------------
3828      =5  // REF0CN Enums (Voltage Reference Control @ 0xD1)
3829      =5  //------------------------------------------------------------------------------
3830      =5  #define REF0CN_REFBE__BMASK    0x01 ///< Internal Reference Buffer Enable                  
3831      =5  #define REF0CN_REFBE__SHIFT    0x00 ///< Internal Reference Buffer Enable                  
3832      =5  #define REF0CN_REFBE__DISABLED 0x00 ///< Disable the internal reference buffer.            
3833      =5  #define REF0CN_REFBE__ENABLED  0x01 ///< Enable the internal reference buffer. The internal
3834      =5                                      ///< voltage reference is driven on the VREF pin.      
3835      =5                                                                                             
3836      =5  #define REF0CN_TEMPE__BMASK    0x04 ///< Temperature Sensor Enable                         
3837      =5  #define REF0CN_TEMPE__SHIFT    0x02 ///< Temperature Sensor Enable                         
3838      =5  #define REF0CN_TEMPE__DISABLED 0x00 ///< Disable the internal Temperature Sensor.          
3839      =5  #define REF0CN_TEMPE__ENABLED  0x04 ///< Enable the internal Temperature Sensor.           
3840      =5                                                                                             
3841      =5  #define REF0CN_REFSL__BMASK    0x08 ///< Voltage Reference Select                          
3842      =5  #define REF0CN_REFSL__SHIFT    0x03 ///< Voltage Reference Select                          
3843      =5  #define REF0CN_REFSL__VREF     0x00 ///< Use the VREF pin as the voltage reference.        
3844      =5  #define REF0CN_REFSL__VDD      0x08 ///< Use VDD as the voltage reference.                 
3845      =5                                                                                             
3846      =5  #define REF0CN_REGOVR__BMASK   0x10 ///< Regulator Reference Override                      
3847      =5  #define REF0CN_REGOVR__SHIFT   0x04 ///< Regulator Reference Override                      
3848      =5  #define REF0CN_REGOVR__REFSL   0x00 ///< The REFSL bit selects the voltage reference       
3849      =5                                      ///< source.                                           
3850      =5  #define REF0CN_REGOVR__VREG    0x10 ///< Use the output of the internal regulator as the   
3851      =5                                      ///< voltage reference source.                         
3852      =5                                                                                             
3853      =5  #define REF0CN_REFBGS__BMASK   0x80 ///< Reference Buffer Gain Select                      
3854      =5  #define REF0CN_REFBGS__SHIFT   0x07 ///< Reference Buffer Gain Select                      
3855      =5  #define REF0CN_REFBGS__GAIN_2  0x00 ///< The on-chip voltage reference buffer gain is 2.   
3856      =5  #define REF0CN_REFBGS__GAIN_1  0x80 ///< The on-chip voltage reference buffer gain is 1.   
3857      =5                                                                                             
3858      =5  //------------------------------------------------------------------------------
3859      =5  // REG01CN Enums (Voltage Regulator Control @ 0xC9)
3860      =5  //------------------------------------------------------------------------------
3861      =5  #define REG01CN_REG1MD__BMASK     0x02 ///< VREG1 Voltage Regulator Mode                     
3862      =5  #define REG01CN_REG1MD__SHIFT     0x01 ///< VREG1 Voltage Regulator Mode                     
3863      =5  #define REG01CN_REG1MD__NORMAL    0x00 ///< VREG1 Voltage Regulator in normal mode.          
3864      =5  #define REG01CN_REG1MD__LOW_POWER 0x02 ///< VREG1 Voltage Regulator in low power mode.       
3865      =5                                                                                               
3866      =5  #define REG01CN_STOPCF__BMASK     0x08 ///< VREG1 Stop and Shutdown Mode Configuration       
3867      =5  #define REG01CN_STOPCF__SHIFT     0x03 ///< VREG1 Stop and Shutdown Mode Configuration       
3868      =5  #define REG01CN_STOPCF__ACTIVE    0x00 ///< VREG1 Regulator is still active in stop mode. Any
3869      =5                                         ///< enabled reset source will reset the device.      
3870      =5  #define REG01CN_STOPCF__SHUTDOWN  0x08 ///< VREG1 Regulator is shut down in stop mode (device
3871      =5                                         ///< enters Shutdown mode). Only the RSTb pin or power
3872      =5                                         ///< cycle can reset the device.                      
3873      =5                                                                                               
3874      =5  #define REG01CN_REG0MD__BMASK     0x10 ///< VREG0 Voltage Regulator Mode                     
3875      =5  #define REG01CN_REG0MD__SHIFT     0x04 ///< VREG0 Voltage Regulator Mode                     
3876      =5  #define REG01CN_REG0MD__NORMAL    0x00 ///< VREG0 Voltage Regulator in normal mode.          
3877      =5  #define REG01CN_REG0MD__LOW_POWER 0x10 ///< VREG0 Voltage Regulator in low power mode.       
3878      =5                                                                                               
3879      =5  #define REG01CN_VBSTAT__BMASK     0x40 ///< VBUS Signal Status                               
3880      =5  #define REG01CN_VBSTAT__SHIFT     0x06 ///< VBUS Signal Status                               
3881      =5  #define REG01CN_VBSTAT__NOT_SET   0x00 ///< VBUS signal currently absent (device not attached
3882      =5                                         ///< to USB network).                                 
3883      =5  #define REG01CN_VBSTAT__SET       0x40 ///< VBUS signal currently present (device attached to
3884      =5                                         ///< USB network).                                    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 83  

3885      =5                                                                                               
3886      =5  #define REG01CN_REG0DIS__BMASK    0x80 ///< Voltage Regulator (REG0) Disable                 
3887      =5  #define REG01CN_REG0DIS__SHIFT    0x07 ///< Voltage Regulator (REG0) Disable                 
3888      =5  #define REG01CN_REG0DIS__ENABLED  0x00 ///< Enable the VREG0 Voltage Regulator.              
3889      =5  #define REG01CN_REG0DIS__DISABLED 0x80 ///< Disable the VREG0 Voltage Regulator.             
3890      =5                                                                                               
3891      =5  //------------------------------------------------------------------------------
3892      =5  // EMI0CF Enums (External Memory Configuration @ 0x85)
3893      =5  //------------------------------------------------------------------------------
3894      =5  #define EMI0CF_EALE__FMASK                    0x03 ///< ALE Pulse-Width Select                            
3895      =5  #define EMI0CF_EALE__SHIFT                    0x00 ///< ALE Pulse-Width Select                            
3896      =5  #define EMI0CF_EALE__1_CLOCK                  0x00 ///< ALE high and ALE low pulse width = 1 SYSCLK cycle.
3897      =5  #define EMI0CF_EALE__2_CLOCKS                 0x01 ///< ALE high and ALE low pulse width = 2 SYSCLK       
3898      =5                                                     ///< cycles.                                           
3899      =5  #define EMI0CF_EALE__3_CLOCKS                 0x02 ///< ALE high and ALE low pulse width = 3 SYSCLK       
3900      =5                                                     ///< cycles.                                           
3901      =5  #define EMI0CF_EALE__4_CLOCKS                 0x03 ///< ALE high and ALE low pulse width = 4 SYSCLK       
3902      =5                                                     ///< cycles.                                           
3903      =5                                                                                                            
3904      =5  #define EMI0CF_EMD__FMASK                     0x0C ///< EMIF Operating Mode Select                        
3905      =5  #define EMI0CF_EMD__SHIFT                     0x02 ///< EMIF Operating Mode Select                        
3906      =5  #define EMI0CF_EMD__INTERNAL_ONLY             0x00 ///< Internal Only: MOVX accesses on-chip XRAM only.   
3907      =5                                                     ///< All effective addresses alias to on-chip memory   
3908      =5                                                     ///< space.                                            
3909      =5  #define EMI0CF_EMD__SPLIT_WITHOUT_BANK_SELECT 0x04 ///< Split Mode without Bank Select: Accesses below the
3910      =5                                                     ///< internal XRAM boundary are directed on-chip.      
3911      =5                                                     ///< Accesses above the internal XRAM boundary are     
3912      =5                                                     ///< directed off-chip. 8-bit off-chip MOVX operations 
3913      =5                                                     ///< use the current contents of the Address high port 
3914      =5                                                     ///< latches to resolve the upper address byte. To     
3915      =5                                                     ///< access off chip space, EMI0CN must be set to a    
3916      =5                                                     ///< page that is not contained in the on-chip address 
3917      =5                                                     ///< space.                                            
3918      =5  #define EMI0CF_EMD__SPLIT_WITH_BANK_SELECT    0x08 ///< Split Mode with Bank Select: Accesses below the   
3919      =5                                                     ///< internal XRAM boundary are directed on-chip.      
3920      =5                                                     ///< Accesses above the internal XRAM boundary are     
3921      =5                                                     ///< directed off-chip. 8-bit off-chip MOVX operations 
3922      =5                                                     ///< uses the contents of EMI0CN to determine the high-
3923      =5                                                     ///< byte of the address.                              
3924      =5  #define EMI0CF_EMD__EXTERNAL_ONLY             0x0C ///< External Only: MOVX accesses off-chip XRAM only.  
3925      =5                                                     ///< On-chip XRAM is not visible to the core.          
3926      =5                                                                                                            
3927      =5  #define EMI0CF_MUXMD__BMASK                   0x10 ///< EMIF Multiplex Mode Select                        
3928      =5  #define EMI0CF_MUXMD__SHIFT                   0x04 ///< EMIF Multiplex Mode Select                        
3929      =5  #define EMI0CF_MUXMD__MULTIPLEXED             0x00 ///< EMIF operates in multiplexed address/data mode.   
3930      =5  #define EMI0CF_MUXMD__NON_MULTIPLEXED         0x10 ///< EMIF operates in non-multiplexed mode (separate   
3931      =5                                                     ///< address and data pins).                           
3932      =5                                                                                                            
3933      =5  #define EMI0CF_USBFAE__BMASK                  0x40 ///< USB FIFO Access Enable                            
3934      =5  #define EMI0CF_USBFAE__SHIFT                  0x06 ///< USB FIFO Access Enable                            
3935      =5  #define EMI0CF_USBFAE__FIFO_ACCESS_DISABLED   0x00 ///< USB FIFO RAM not available through MOVX           
3936      =5                                                     ///< instructions.                                     
3937      =5  #define EMI0CF_USBFAE__FIFO_ACCESS_ENABLED    0x40 ///< USB FIFO RAM available using MOVX instructions.   
3938      =5                                                     ///< The 1 KB of USB RAM will be mapped in XRAM space  
3939      =5                                                     ///< at addresses 0x0400 to 0x07FF. The USB clock must 
3940      =5                                                     ///< be active and greater than or equal to twice the  
3941      =5                                                     ///< SYSCLK (USBCLK > 2 x SYSCLK) to access this area  
3942      =5                                                     ///< with MOVX instructions.                           
3943      =5                                                                                                            
3944      =5  //------------------------------------------------------------------------------
3945      =5  // EMI0CN Enums (External Memory Interface Control @ 0xAA)
3946      =5  //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 84  

3947      =5  #define EMI0CN_PGSEL__FMASK 0xFF ///< XRAM Page Select
3948      =5  #define EMI0CN_PGSEL__SHIFT 0x00 ///< XRAM Page Select
3949      =5                                                        
3950      =5  //------------------------------------------------------------------------------
3951      =5  // EMI0TC Enums (External Memory Timing Control @ 0x84)
3952      =5  //------------------------------------------------------------------------------
3953      =5  #define EMI0TC_AHOLD__FMASK      0x03 ///< EMIF Address Hold Time                      
3954      =5  #define EMI0TC_AHOLD__SHIFT      0x00 ///< EMIF Address Hold Time                      
3955      =5  #define EMI0TC_AHOLD__0_CLOCKS   0x00 ///< Address hold time = 0 SYSCLK cycles.        
3956      =5  #define EMI0TC_AHOLD__1_CLOCK    0x01 ///< Address hold time = 1 SYSCLK cycle.         
3957      =5  #define EMI0TC_AHOLD__2_CLOCKS   0x02 ///< Address hold time = 2 SYSCLK cycles.        
3958      =5  #define EMI0TC_AHOLD__3_CLOCKS   0x03 ///< Address hold time = 3 SYSCLK cycles.        
3959      =5                                                                                         
3960      =5  #define EMI0TC_PWIDTH__FMASK     0x3C ///< EMIF /WR and /RD Pulse-Width Control        
3961      =5  #define EMI0TC_PWIDTH__SHIFT     0x02 ///< EMIF /WR and /RD Pulse-Width Control        
3962      =5  #define EMI0TC_PWIDTH__1_CLOCK   0x00 ///< /WR and /RD pulse width is 1 SYSCLK cycle.  
3963      =5  #define EMI0TC_PWIDTH__2_CLOCKS  0x04 ///< /WR and /RD pulse width is 2 SYSCLK cycles. 
3964      =5  #define EMI0TC_PWIDTH__3_CLOCKS  0x08 ///< /WR and /RD pulse width is 3 SYSCLK cycles. 
3965      =5  #define EMI0TC_PWIDTH__4_CLOCKS  0x0C ///< /WR and /RD pulse width is 4 SYSCLK cycles. 
3966      =5  #define EMI0TC_PWIDTH__5_CLOCKS  0x10 ///< /WR and /RD pulse width is 5 SYSCLK cycles. 
3967      =5  #define EMI0TC_PWIDTH__6_CLOCKS  0x14 ///< /WR and /RD pulse width is 6 SYSCLK cycles. 
3968      =5  #define EMI0TC_PWIDTH__7_CLOCKS  0x18 ///< /WR and /RD pulse width is 7 SYSCLK cycles. 
3969      =5  #define EMI0TC_PWIDTH__8_CLOCKS  0x1C ///< /WR and /RD pulse width is 8 SYSCLK cycles. 
3970      =5  #define EMI0TC_PWIDTH__9_CLOCKS  0x20 ///< /WR and /RD pulse width is 9 SYSCLK cycles. 
3971      =5  #define EMI0TC_PWIDTH__10_CLOCKS 0x24 ///< /WR and /RD pulse width is 10 SYSCLK cycles.
3972      =5  #define EMI0TC_PWIDTH__11_CLOCKS 0x28 ///< /WR and /RD pulse width is 11 SYSCLK cycles.
3973      =5  #define EMI0TC_PWIDTH__12_CLOCKS 0x2C ///< /WR and /RD pulse width is 12 SYSCLK cycles.
3974      =5  #define EMI0TC_PWIDTH__13_CLOCKS 0x30 ///< /WR and /RD pulse width is 13 SYSCLK cycles.
3975      =5  #define EMI0TC_PWIDTH__14_CLOCKS 0x34 ///< /WR and /RD pulse width is 14 SYSCLK cycles.
3976      =5  #define EMI0TC_PWIDTH__15_CLOCKS 0x38 ///< /WR and /RD pulse width is 15 SYSCLK cycles.
3977      =5  #define EMI0TC_PWIDTH__16_CLOCKS 0x3C ///< /WR and /RD pulse width is 16 SYSCLK cycles.
3978      =5                                                                                         
3979      =5  #define EMI0TC_ASETUP__FMASK     0xC0 ///< EMIF Address Setup Time                     
3980      =5  #define EMI0TC_ASETUP__SHIFT     0x06 ///< EMIF Address Setup Time                     
3981      =5  #define EMI0TC_ASETUP__0_CLOCKS  0x00 ///< Address setup time = 0 SYSCLK cycles.       
3982      =5  #define EMI0TC_ASETUP__1_CLOCK   0x40 ///< Address setup time = 1 SYSCLK cycle.        
3983      =5  #define EMI0TC_ASETUP__2_CLOCKS  0x80 ///< Address setup time = 2 SYSCLK cycles.       
3984      =5  #define EMI0TC_ASETUP__3_CLOCKS  0xC0 ///< Address setup time = 3 SYSCLK cycles.       
3985      =5                                                                                         
3986      =5  #endif // SI_EFM8UB2_REGISTER_ENUMS_H
3987      =5  //-eof--------------------------------------------------------------------------
3988      =5  
   6      =4  
   7      =4  #include <limits.h>
   1      =5  /*--------------------------------------------------------------------------
   2      =5  LIMITS.H
   3      =5  
   4      =5  ANSI standard include file.
   5      =5  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
   6      =5  Copyright (c) 2009 ARM Germany GmbH
   7      =5  All rights reserved.
   8      =5  --------------------------------------------------------------------------*/
   9      =5  
  10      =5  #ifndef __LIMITS_H__
  11      =5  #define __LIMITS_H__
  12      =5  
  13      =5  #define CHAR_BIT         8              /* Number of bits in any "char" */
  14      =5  #define CHAR_MAX         127            /* Max             "char" value */
  15      =5  #define CHAR_MIN       (-128)           /* Min             "char" value */
  16      =5  #define SCHAR_MAX        127            /* Max "signed"    "char" value */
  17      =5  #define SCHAR_MIN      (-128)           /* Min "signed"    "char" value */
  18      =5  #define UCHAR_MAX        255            /* Max "unsigned"  "char" value */
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 85  

  19      =5  #define SHRT_MAX         32767          /* Max ("signed") "short" value */
  20      =5  #define SHRT_MIN       (-32767-1)       /* Min ("signed") "short" value */
  21      =5  #define USHRT_MAX        0xFFFF         /* Max "unsigned" "short" value */
  22      =5  #define INT_MAX          32767          /* Max ("signed")   "int" value */
  23      =5  #define INT_MIN        (-32767-1)       /* Min ("signed")   "int" value */
  24      =5  #define UINT_MAX         0xFFFF         /* Max "unsigned"   "int" value */
  25      =5  #define LONG_MAX         2147483647     /* Max ("signed")  "long" value */
  26      =5  #define LONG_MIN   (-2147483647L-1L)    /* Min ("signed")  "long" value */
  27      =5  #define ULONG_MAX        0xFFFFFFFF     /* Max "unsigned"  "long" value */
  28      =5  
  29      =5  #endif
   8      =4  
   9      =4  #define ENABLE   1
  10      =4  #define DISABLE  0
  11      =4  
  12      =4  #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
  13      =4  #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
  14      =4  
  15      =4  #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
  16      =4  #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
  17      =4  
  18      =4  #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
  19      =4  #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
  20      =4  
  21      =4  #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
  22      =4  #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
  23      =4  #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
  24      =4  
  25      =4  #define bool_t   bit
  26      =4  
  27      =4  #define sRom    code
  28      =4  #define sRam    
  29      =4  
  30      =4  #define cRam    data     
  31      =4  #define iRam    
  32      =4  #define bRam    
  33      =4  #define pRam    
  34      =4  #define xRam    
  35      =4  
  36      =4  typedef         signed char   sChar;
  37      =4  typedef       unsigned char   uChar;
  38      =4  typedef         signed char   sChar_t;
  39      =4  typedef       unsigned char   uChar_t;
  40      =4  
  41      =4  typedef         signed char*  sString;
  42      =4  typedef       unsigned char*  uString;
  43      =4  typedef         signed char*  sString_t;
  44      =4  typedef       unsigned char*  uString_t;
  45      =4  
  46      =4  typedef         signed char*  STR;
  47      =4  typedef const   signed char*  CSTR;
  48      =4  
  49      =4  typedef         signed char*  AscString;
  50      =4  typedef const   signed char*  CAscString;
  51      =4  
  52      =4  
  53      =4  
  54      =4  
  55      =4  #endif
   5      =3  
   6      =3  // LCD_PIN
   7      =3  SI_SBIT (LCD_RS,      SFR_P0, 2);
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 86  

   8      =3  SI_SBIT (LCD_RST,     SFR_P1, 3);
   9      =3  
  10      =3  SI_SBIT (LCD_CS,      SFR_P0, 6);
  11      =3  SI_SBIT (LCD_SCK,     SFR_P0, 3);
  12      =3  SI_SBIT (LCD_SDA,     SFR_P0, 5);
  13      =3  
  14      =3  // BTN_PIN
  15      =3  SI_SBIT (BtnEntGpio,  SFR_P0, 0);
  16      =3  SI_SBIT (BtnExtGpio,  SFR_P0, 1);
  17      =3  
  18      =3  SI_SBIT (BtnUpGpio,   SFR_P1, 4);
  19      =3  SI_SBIT (BtnDwGpio,   SFR_P1, 5);
  20      =3  
  21      =3  SI_SBIT (RC_OUT,      SFR_P0, 4);         // 
  22      =3  
  23      =3  #endif
  24      =3  
  13      =2  #include "Global.h"
   1      =3  #ifndef __GLOBAL_H
   2      =3  #define __GLOBAL_H
   3      =3  
   4      =3  #include "TypeDef.h"
   1      =4  #ifndef __TYPEDEF_H
           =4 #define __TYPEDEF_H
           =4 
           =4 #include "Stdint.h"
           =4 #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
           =4 
           =4 #include <limits.h>
           =4 
           =4 #define ENABLE   1
           =4 #define DISABLE  0
           =4 
           =4 #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
           =4 #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
           =4 
           =4 #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
           =4 #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
           =4 
           =4 #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
           =4 #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
           =4 
           =4 #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
           =4 #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
           =4 #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
           =4 
           =4 #define bool_t   bit
           =4 
           =4 #define sRom    code
           =4 #define sRam    
           =4 
           =4 #define cRam    data     
           =4 #define iRam    
           =4 #define bRam    
           =4 #define pRam    
           =4 #define xRam    
           =4 
           =4 typedef         signed char   sChar;
           =4 typedef       unsigned char   uChar;
           =4 typedef         signed char   sChar_t;
           =4 typedef       unsigned char   uChar_t;
           =4 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 87  

           =4 typedef         signed char*  sString;
           =4 typedef       unsigned char*  uString;
           =4 typedef         signed char*  sString_t;
           =4 typedef       unsigned char*  uString_t;
           =4 
           =4 typedef         signed char*  STR;
           =4 typedef const   signed char*  CSTR;
           =4 
           =4 typedef         signed char*  AscString;
           =4 typedef const   signed char*  CAscString;
           =4 
           =4 
           =4 
           =4 
           =4 #endif
   5      =3  #include "SI_EFM8UB2_Register_Enums.h"
   1      =4  //------------------------------------------------------------------------------
   2      =4  // Copyright 2014 Silicon Laboratories, Inc.
   3      =4  // All rights reserved. This program and the accompanying materials
   4      =4  // are made available under the terms of the Silicon Laboratories End User
   5      =4  // License Agreement which accompanies this distribution, and is available at
   6      =4  // http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
   7      =4  // Original content and implementation provided by Silicon Laboratories.
   8      =4  //------------------------------------------------------------------------------
   9      =4  //Supported Devices:
  10      =4  //  EFM8UB20F32G_QFN32
  11      =4  //  EFM8UB20F32G_QFP32
  12      =4  //  EFM8UB20F32G_QFP48
  13      =4  //  EFM8UB20F64G_QFN32
  14      =4  //  EFM8UB20F64G_QFP32
  15      =4  //  EFM8UB20F64G_QFP48
  16      =4  
  17      =4  #ifndef SI_EFM8UB2_REGISTER_ENUMS_H
           =4 #define SI_EFM8UB2_REGISTER_ENUMS_H
           =4 
           =4 //Standard device includes
           =4 #include "SI_EFM8UB2_Defs.h"
           =4 //------------------------------------------------------------------------------
           =4 // ADC0CF Enums (ADC0 Configuration @ 0xBC)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0CF_ADLJST__BMASK           0x04 ///< ADC0 Left Justify Select                   
           =4 #define ADC0CF_ADLJST__SHIFT           0x02 ///< ADC0 Left Justify Select                   
           =4 #define ADC0CF_ADLJST__RIGHT_JUSTIFIED 0x00 ///< Data in the ADC0H:ADC0L registers is right-
           =4                                             ///< justified.                                 
           =4 #define ADC0CF_ADLJST__LEFT_JUSTIFIED  0x04 ///< Data in the ADC0H:ADC0L registers is left- 
           =4                                             ///< justified.                                 
           =4                                                                                             
           =4 #define ADC0CF_ADSC__FMASK             0xF8 ///< SAR Clock Divider                          
           =4 #define ADC0CF_ADSC__SHIFT             0x03 ///< SAR Clock Divider                          
           =4                                                                                             
           =4 //------------------------------------------------------------------------------
           =4 // ADC0CN0 Enums (ADC0 Control @ 0xE8)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0CN0_ADCM__FMASK         0x07 ///< Start of Conversion Mode Select                   
           =4 #define ADC0CN0_ADCM__SHIFT         0x00 ///< Start of Conversion Mode Select                   
           =4 #define ADC0CN0_ADCM__ADBUSY        0x00 ///< ADC0 conversion initiated on write of 1 to ADBUSY.
           =4 #define ADC0CN0_ADCM__TIMER0        0x01 ///< ADC0 conversion initiated on overflow of Timer 0. 
           =4 #define ADC0CN0_ADCM__TIMER2        0x02 ///< ADC0 conversion initiated on overflow of Timer 2. 
           =4 #define ADC0CN0_ADCM__TIMER1        0x03 ///< ADC0 conversion initiated on overflow of Timer 1. 
           =4 #define ADC0CN0_ADCM__CNVSTR        0x04 ///< ADC0 conversion initiated on rising edge of       
           =4                                          ///< CNVSTR.                                           
           =4 #define ADC0CN0_ADCM__TIMER3        0x05 ///< ADC0 conversion initiated on overflow of Timer 3. 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 88  

           =4 #define ADC0CN0_ADCM__TIMER4        0x06 ///< ADC0 conversion initiated on overflow of Timer 4. 
           =4 #define ADC0CN0_ADCM__TIMER5        0x07 ///< ADC0 conversion initiated on overflow of Timer 5. 
           =4                                                                                                 
           =4 #define ADC0CN0_ADWINT__BMASK       0x08 ///< Window Compare Interrupt Flag                     
           =4 #define ADC0CN0_ADWINT__SHIFT       0x03 ///< Window Compare Interrupt Flag                     
           =4 #define ADC0CN0_ADWINT__NOT_SET     0x00 ///< An ADC window compare event did not occur.        
           =4 #define ADC0CN0_ADWINT__SET         0x08 ///< An ADC window compare event occurred.             
           =4                                                                                                 
           =4 #define ADC0CN0_ADBUSY__BMASK       0x10 ///< ADC Busy                                          
           =4 #define ADC0CN0_ADBUSY__SHIFT       0x04 ///< ADC Busy                                          
           =4 #define ADC0CN0_ADBUSY__NOT_SET     0x00 ///< An ADC0 conversion is not currently in progress.  
           =4 #define ADC0CN0_ADBUSY__SET         0x10 ///< ADC0 conversion is in progress or start an ADC0   
           =4                                          ///< conversion.                                       
           =4                                                                                                 
           =4 #define ADC0CN0_ADINT__BMASK        0x20 ///< Conversion Complete Interrupt Flag                
           =4 #define ADC0CN0_ADINT__SHIFT        0x05 ///< Conversion Complete Interrupt Flag                
           =4 #define ADC0CN0_ADINT__NOT_SET      0x00 ///< ADC0 has not completed a conversion since the last
           =4                                          ///< time ADINT was cleared.                           
           =4 #define ADC0CN0_ADINT__SET          0x20 ///< ADC0 completed a data conversion.                 
           =4                                                                                                 
           =4 #define ADC0CN0_ADTM__BMASK         0x40 ///< Track Mode                                        
           =4 #define ADC0CN0_ADTM__SHIFT         0x06 ///< Track Mode                                        
           =4 #define ADC0CN0_ADTM__TRACK_NORMAL  0x00 ///< Normal Track Mode. When ADC0 is enabled,          
           =4                                          ///< conversion begins immediately following the start-
           =4                                          ///< of-conversion signal.                             
           =4 #define ADC0CN0_ADTM__TRACK_DELAYED 0x40 ///< Delayed Track Mode. When ADC0 is enabled,         
           =4                                          ///< conversion begins 3 SAR clock cycles following the
           =4                                          ///< start-of-conversion signal. The ADC is allowed to 
           =4                                          ///< track during this time. Note that there is not a  
           =4                                          ///< tracking delay when the external conversion start 
           =4                                          ///< (CNVSTR) is used as the start-of-conversion       
           =4                                          ///< source.                                           
           =4                                                                                                 
           =4 #define ADC0CN0_ADEN__BMASK         0x80 ///< ADC Enable                                        
           =4 #define ADC0CN0_ADEN__SHIFT         0x07 ///< ADC Enable                                        
           =4 #define ADC0CN0_ADEN__DISABLED      0x00 ///< ADC0 Disabled (low-power shutdown).               
           =4 #define ADC0CN0_ADEN__ENABLED       0x80 ///< ADC0 Enabled (active and ready for data           
           =4                                          ///< conversions).                                     
           =4                                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // ADC0GTH Enums (ADC0 Greater-Than High Byte @ 0xC4)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0GTH_ADC0GTH__FMASK 0xFF ///< Greater-Than High Byte
           =4 #define ADC0GTH_ADC0GTH__SHIFT 0x00 ///< Greater-Than High Byte
           =4                                                                
           =4 //------------------------------------------------------------------------------
           =4 // ADC0GTL Enums (ADC0 Greater-Than Low Byte @ 0xC3)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0GTL_ADC0GTL__FMASK 0xFF ///< Greater-Than Low Byte
           =4 #define ADC0GTL_ADC0GTL__SHIFT 0x00 ///< Greater-Than Low Byte
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // ADC0H Enums (ADC0 Data Word High Byte @ 0xBE)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0H_ADC0H__FMASK 0xFF ///< Data Word High Byte
           =4 #define ADC0H_ADC0H__SHIFT 0x00 ///< Data Word High Byte
           =4                                                         
           =4 //------------------------------------------------------------------------------
           =4 // ADC0L Enums (ADC0 Data Word Low Byte @ 0xBD)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0L_ADC0L__FMASK 0xFF ///< Data Word Low Byte
           =4 #define ADC0L_ADC0L__SHIFT 0x00 ///< Data Word Low Byte
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 89  

           =4                                                        
           =4 //------------------------------------------------------------------------------
           =4 // ADC0LTH Enums (ADC0 Less-Than High Byte @ 0xC6)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0LTH_ADC0LTH__FMASK 0xFF ///< Less-Than High Byte
           =4 #define ADC0LTH_ADC0LTH__SHIFT 0x00 ///< Less-Than High Byte
           =4                                                             
           =4 //------------------------------------------------------------------------------
           =4 // ADC0LTL Enums (ADC0 Less-Than Low Byte @ 0xC5)
           =4 //------------------------------------------------------------------------------
           =4 #define ADC0LTL_ADC0LTL__FMASK 0xFF ///< Less-Than Low Byte
           =4 #define ADC0LTL_ADC0LTL__SHIFT 0x00 ///< Less-Than Low Byte
           =4                                                            
           =4 //------------------------------------------------------------------------------
           =4 // AMX0N Enums (AMUX0 Negative Multiplexer Selection @ 0xBA)
           =4 //------------------------------------------------------------------------------
           =4 #define AMX0N_AMX0N__FMASK   0x3F ///< AMUX0 Negative Input Selection
           =4 #define AMX0N_AMX0N__SHIFT   0x00 ///< AMUX0 Negative Input Selection
           =4 #define AMX0N_AMX0N__ADC0N0  0x00 ///< Select ADC0N.0.               
           =4 #define AMX0N_AMX0N__ADC0N1  0x01 ///< Select ADC0N.1.               
           =4 #define AMX0N_AMX0N__ADC0N2  0x02 ///< Select ADC0N.2.               
           =4 #define AMX0N_AMX0N__ADC0N3  0x03 ///< Select ADC0N.3.               
           =4 #define AMX0N_AMX0N__ADC0N4  0x04 ///< Select ADC0N.4.               
           =4 #define AMX0N_AMX0N__ADC0N5  0x05 ///< Select ADC0N.5.               
           =4 #define AMX0N_AMX0N__ADC0N6  0x06 ///< Select ADC0N.6.               
           =4 #define AMX0N_AMX0N__ADC0N7  0x07 ///< Select ADC0N.7.               
           =4 #define AMX0N_AMX0N__ADC0N8  0x08 ///< Select ADC0N.8.               
           =4 #define AMX0N_AMX0N__ADC0N9  0x09 ///< Select ADC0N.9.               
           =4 #define AMX0N_AMX0N__ADC0N10 0x0A ///< Select ADC0N.10.              
           =4 #define AMX0N_AMX0N__ADC0N11 0x0B ///< Select ADC0N.11.              
           =4 #define AMX0N_AMX0N__ADC0N12 0x0C ///< Select ADC0N.12.              
           =4 #define AMX0N_AMX0N__ADC0N13 0x0D ///< Select ADC0N.13.              
           =4 #define AMX0N_AMX0N__ADC0N14 0x0E ///< Select ADC0N.14.              
           =4 #define AMX0N_AMX0N__ADC0N15 0x0F ///< Select ADC0N.15.              
           =4 #define AMX0N_AMX0N__ADC0N16 0x10 ///< Select ADC0N.16.              
           =4 #define AMX0N_AMX0N__ADC0N17 0x11 ///< Select ADC0N.17.              
           =4 #define AMX0N_AMX0N__ADC0N18 0x12 ///< Select ADC0N.18.              
           =4 #define AMX0N_AMX0N__ADC0N19 0x13 ///< Select ADC0N.19.              
           =4 #define AMX0N_AMX0N__ADC0N20 0x14 ///< Select ADC0N.20.              
           =4 #define AMX0N_AMX0N__ADC0N21 0x15 ///< Select ADC0N.21.              
           =4 #define AMX0N_AMX0N__ADC0N22 0x16 ///< Select ADC0N.22.              
           =4 #define AMX0N_AMX0N__ADC0N23 0x17 ///< Select ADC0N.23.              
           =4 #define AMX0N_AMX0N__ADC0N24 0x18 ///< Select ADC0N.24.              
           =4 #define AMX0N_AMX0N__ADC0N25 0x19 ///< Select ADC0N.25.              
           =4 #define AMX0N_AMX0N__ADC0N26 0x1A ///< Select ADC0N.26.              
           =4 #define AMX0N_AMX0N__ADC0N27 0x1B ///< Select ADC0N.27.              
           =4 #define AMX0N_AMX0N__ADC0N28 0x1C ///< Select ADC0N.28.              
           =4 #define AMX0N_AMX0N__ADC0N29 0x1D ///< Select ADC0N.29.              
           =4 #define AMX0N_AMX0N__VREF    0x1E ///< Internal Voltage Reference.   
           =4 #define AMX0N_AMX0N__GND     0x1F ///< Ground (single-ended mode).   
           =4 #define AMX0N_AMX0N__ADC0N32 0x20 ///< Select ADC0N.32.              
           =4 #define AMX0N_AMX0N__ADC0N33 0x21 ///< Select ADC0N.33.              
           =4 #define AMX0N_AMX0N__ADC0N34 0x22 ///< Select ADC0N.34.              
           =4                                                                      
           =4 //------------------------------------------------------------------------------
           =4 // AMX0P Enums (AMUX0 Positive Multiplexer Selection @ 0xBB)
           =4 //------------------------------------------------------------------------------
           =4 #define AMX0P_AMX0P__FMASK   0x3F ///< AMUX0 Positive Input Selection
           =4 #define AMX0P_AMX0P__SHIFT   0x00 ///< AMUX0 Positive Input Selection
           =4 #define AMX0P_AMX0P__ADC0P0  0x00 ///< Select ADC0P.0.               
           =4 #define AMX0P_AMX0P__ADC0P1  0x01 ///< Select ADC0P.1.               
           =4 #define AMX0P_AMX0P__ADC0P2  0x02 ///< Select ADC0P.2.               
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 90  

           =4 #define AMX0P_AMX0P__ADC0P3  0x03 ///< Select ADC0P.3.               
           =4 #define AMX0P_AMX0P__ADC0P4  0x04 ///< Select ADC0P.4.               
           =4 #define AMX0P_AMX0P__ADC0P5  0x05 ///< Select ADC0P.5.               
           =4 #define AMX0P_AMX0P__ADC0P6  0x06 ///< Select ADC0P.6.               
           =4 #define AMX0P_AMX0P__ADC0P7  0x07 ///< Select ADC0P.7.               
           =4 #define AMX0P_AMX0P__ADC0P8  0x08 ///< Select ADC0P.8.               
           =4 #define AMX0P_AMX0P__ADC0P9  0x09 ///< Select ADC0P.9.               
           =4 #define AMX0P_AMX0P__ADC0P10 0x0A ///< Select ADC0P.10.              
           =4 #define AMX0P_AMX0P__ADC0P11 0x0B ///< Select ADC0P.11.              
           =4 #define AMX0P_AMX0P__ADC0P12 0x0C ///< Select ADC0P.12.              
           =4 #define AMX0P_AMX0P__ADC0P13 0x0D ///< Select ADC0P.13.              
           =4 #define AMX0P_AMX0P__ADC0P14 0x0E ///< Select ADC0P.14.              
           =4 #define AMX0P_AMX0P__ADC0P15 0x0F ///< Select ADC0P.15.              
           =4 #define AMX0P_AMX0P__ADC0P16 0x10 ///< Select ADC0P.16.              
           =4 #define AMX0P_AMX0P__ADC0P17 0x11 ///< Select ADC0P.17.              
           =4 #define AMX0P_AMX0P__ADC0P18 0x12 ///< Select ADC0P.18.              
           =4 #define AMX0P_AMX0P__ADC0P19 0x13 ///< Select ADC0P.19.              
           =4 #define AMX0P_AMX0P__ADC0P20 0x14 ///< Select ADC0P.20.              
           =4 #define AMX0P_AMX0P__ADC0P21 0x15 ///< Select ADC0P.21.              
           =4 #define AMX0P_AMX0P__ADC0P22 0x16 ///< Select ADC0P.22.              
           =4 #define AMX0P_AMX0P__ADC0P23 0x17 ///< Select ADC0P.23.              
           =4 #define AMX0P_AMX0P__ADC0P24 0x18 ///< Select ADC0P.24.              
           =4 #define AMX0P_AMX0P__ADC0P25 0x19 ///< Select ADC0P.25.              
           =4 #define AMX0P_AMX0P__ADC0P26 0x1A ///< Select ADC0P.26.              
           =4 #define AMX0P_AMX0P__ADC0P27 0x1B ///< Select ADC0P.27.              
           =4 #define AMX0P_AMX0P__ADC0P28 0x1C ///< Select ADC0P.28.              
           =4 #define AMX0P_AMX0P__ADC0P29 0x1D ///< Select ADC0P.29.              
           =4 #define AMX0P_AMX0P__TEMP    0x1E ///< Temperature sensor.           
           =4 #define AMX0P_AMX0P__VDD     0x1F ///< VDD Supply Voltage.           
           =4 #define AMX0P_AMX0P__ADC0P32 0x20 ///< Select ADC0P.32.              
           =4 #define AMX0P_AMX0P__ADC0P33 0x21 ///< Select ADC0P.33.              
           =4 #define AMX0P_AMX0P__ADC0P34 0x22 ///< Select ADC0P.34.              
           =4                                                                      
           =4 //------------------------------------------------------------------------------
           =4 // ACC Enums (Accumulator @ 0xE0)
           =4 //------------------------------------------------------------------------------
           =4 #define ACC_ACC__FMASK 0xFF ///< Accumulator
           =4 #define ACC_ACC__SHIFT 0x00 ///< Accumulator
           =4                                             
           =4 //------------------------------------------------------------------------------
           =4 // B Enums (B Register @ 0xF0)
           =4 //------------------------------------------------------------------------------
           =4 #define B_B__FMASK 0xFF ///< B Register
           =4 #define B_B__SHIFT 0x00 ///< B Register
           =4                                        
           =4 //------------------------------------------------------------------------------
           =4 // DPH Enums (Data Pointer High @ 0x83)
           =4 //------------------------------------------------------------------------------
           =4 #define DPH_DPH__FMASK 0xFF ///< Data Pointer High
           =4 #define DPH_DPH__SHIFT 0x00 ///< Data Pointer High
           =4                                                   
           =4 //------------------------------------------------------------------------------
           =4 // DPL Enums (Data Pointer Low @ 0x82)
           =4 //------------------------------------------------------------------------------
           =4 #define DPL_DPL__FMASK 0xFF ///< Data Pointer Low
           =4 #define DPL_DPL__SHIFT 0x00 ///< Data Pointer Low
           =4                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PFE0CN Enums (Prefetch Engine Control @ 0xAF)
           =4 //------------------------------------------------------------------------------
           =4 #define PFE0CN_FLBWE__BMASK                0x01 ///< Flash Block Write Enable                      
           =4 #define PFE0CN_FLBWE__SHIFT                0x00 ///< Flash Block Write Enable                      
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 91  

           =4 #define PFE0CN_FLBWE__BLOCK_WRITE_DISABLED 0x00 ///< Each byte of a firmware flash write is written
           =4                                                 ///< individually.                                 
           =4 #define PFE0CN_FLBWE__BLOCK_WRITE_ENABLED  0x01 ///< Flash bytes are written in groups of two.     
           =4                                                                                                    
           =4 #define PFE0CN_PFEN__BMASK                 0x20 ///< Prefetch Enable                               
           =4 #define PFE0CN_PFEN__SHIFT                 0x05 ///< Prefetch Enable                               
           =4 #define PFE0CN_PFEN__DISABLED              0x00 ///< Disable the prefetch engine (SYSCLK < 25 MHz).
           =4 #define PFE0CN_PFEN__ENABLED               0x20 ///< Enable the prefetch engine (SYSCLK > 25 MHz). 
           =4                                                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // PSW Enums (Program Status Word @ 0xD0)
           =4 //------------------------------------------------------------------------------
           =4 #define PSW_PARITY__BMASK   0x01 ///< Parity Flag                                       
           =4 #define PSW_PARITY__SHIFT   0x00 ///< Parity Flag                                       
           =4 #define PSW_PARITY__NOT_SET 0x00 ///< The sum of the 8 bits in the accumulator is even. 
           =4 #define PSW_PARITY__SET     0x01 ///< The sum of the 8 bits in the accumulator is odd.  
           =4                                                                                         
           =4 #define PSW_F1__BMASK       0x02 ///< User Flag 1                                       
           =4 #define PSW_F1__SHIFT       0x01 ///< User Flag 1                                       
           =4 #define PSW_F1__NOT_SET     0x00 ///< Flag is not set.                                  
           =4 #define PSW_F1__SET         0x02 ///< Flag is set.                                      
           =4                                                                                         
           =4 #define PSW_OV__BMASK       0x04 ///< Overflow Flag                                     
           =4 #define PSW_OV__SHIFT       0x02 ///< Overflow Flag                                     
           =4 #define PSW_OV__NOT_SET     0x00 ///< An overflow did not occur.                        
           =4 #define PSW_OV__SET         0x04 ///< An overflow occurred.                             
           =4                                                                                         
           =4 #define PSW_RS__FMASK       0x18 ///< Register Bank Select                              
           =4 #define PSW_RS__SHIFT       0x03 ///< Register Bank Select                              
           =4 #define PSW_RS__BANK0       0x00 ///< Bank 0, Addresses 0x00-0x07                       
           =4 #define PSW_RS__BANK1       0x08 ///< Bank 1, Addresses 0x08-0x0F                       
           =4 #define PSW_RS__BANK2       0x10 ///< Bank 2, Addresses 0x10-0x17                       
           =4 #define PSW_RS__BANK3       0x18 ///< Bank 3, Addresses 0x18-0x1F                       
           =4                                                                                         
           =4 #define PSW_F0__BMASK       0x20 ///< User Flag 0                                       
           =4 #define PSW_F0__SHIFT       0x05 ///< User Flag 0                                       
           =4 #define PSW_F0__NOT_SET     0x00 ///< Flag is not set.                                  
           =4 #define PSW_F0__SET         0x20 ///< Flag is set.                                      
           =4                                                                                         
           =4 #define PSW_AC__BMASK       0x40 ///< Auxiliary Carry Flag                              
           =4 #define PSW_AC__SHIFT       0x06 ///< Auxiliary Carry Flag                              
           =4 #define PSW_AC__NOT_SET     0x00 ///< A carry into (addition) or borrow from            
           =4                                  ///< (subtraction) the high order nibble did not occur.
           =4 #define PSW_AC__SET         0x40 ///< A carry into (addition) or borrow from            
           =4                                  ///< (subtraction) the high order nibble occurred.     
           =4                                                                                         
           =4 #define PSW_CY__BMASK       0x80 ///< Carry Flag                                        
           =4 #define PSW_CY__SHIFT       0x07 ///< Carry Flag                                        
           =4 #define PSW_CY__NOT_SET     0x00 ///< A carry (addition) or borrow (subtraction) did not
           =4                                  ///< occur.                                            
           =4 #define PSW_CY__SET         0x80 ///< A carry (addition) or borrow (subtraction)        
           =4                                  ///< occurred.                                         
           =4                                                                                         
           =4 //------------------------------------------------------------------------------
           =4 // SP Enums (Stack Pointer @ 0x81)
           =4 //------------------------------------------------------------------------------
           =4 #define SP_SP__FMASK 0xFF ///< Stack Pointer
           =4 #define SP_SP__SHIFT 0x00 ///< Stack Pointer
           =4                                             
           =4 //------------------------------------------------------------------------------
           =4 // CLKSEL Enums (Clock Select @ 0xA9)
           =4 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 92  

           =4 #define CLKSEL_CLKSL__FMASK               0x07 ///< System Clock Source Select Bits                   
           =4 #define CLKSEL_CLKSL__SHIFT               0x00 ///< System Clock Source Select Bits                   
           =4 #define CLKSEL_CLKSL__DIVIDED_HFOSC_DIV_4 0x00 ///< Clock (SYSCLK) derived from the Internal High-    
           =4                                                ///< Frequency Oscillator / 4 and scaled per the IFCN  
           =4                                                ///< bits in register OSCICN.                          
           =4 #define CLKSEL_CLKSL__EXTOSC              0x01 ///< Clock (SYSCLK) derived from the External          
           =4                                                ///< Oscillator circuit.                               
           =4 #define CLKSEL_CLKSL__HFOSC_DIV_2         0x02 ///< Clock (SYSCLK) derived from the Internal High-    
           =4                                                ///< Frequency Oscillator / 2.                         
           =4 #define CLKSEL_CLKSL__HFOSC               0x03 ///< Clock (SYSCLK) derived from the Internal High-    
           =4                                                ///< Frequency Oscillator.                             
           =4 #define CLKSEL_CLKSL__LFOSC               0x04 ///< Clock (SYSCLK) derived from the Internal Low-     
           =4                                                ///< Frequency Oscillator and scaled per the OSCLD bits
           =4                                                ///< in register OSCLCN.                               
           =4                                                                                                       
           =4 #define CLKSEL_OUTCLK__BMASK              0x08 ///< Crossbar Clock Out Select                         
           =4 #define CLKSEL_OUTCLK__SHIFT              0x03 ///< Crossbar Clock Out Select                         
           =4 #define CLKSEL_OUTCLK__SYSCLK             0x00 ///< Enabling the Crossbar SYSCLK signal outputs       
           =4                                                ///< SYSCLK.                                           
           =4 #define CLKSEL_OUTCLK__SYSCLK_SYNC_IO     0x08 ///< Enabling the Crossbar SYSCLK signal outputs SYSCLK
           =4                                                ///< synchronized with the Port I/O.                   
           =4                                                                                                       
           =4 #define CLKSEL_USBCLK__FMASK              0x70 ///< USB Clock Source Select Bits                      
           =4 #define CLKSEL_USBCLK__SHIFT              0x04 ///< USB Clock Source Select Bits                      
           =4 #define CLKSEL_USBCLK__HFOSC              0x00 ///< USB clock (USBCLK) derived from the Internal High-
           =4                                                ///< Frequency Oscillator.                             
           =4 #define CLKSEL_USBCLK__HFOSC_DIV_8        0x10 ///< USB clock (USBCLK) derived from the Internal High-
           =4                                                ///< Frequency Oscillator / 8.                         
           =4 #define CLKSEL_USBCLK__EXTOSC             0x20 ///< USB clock (USBCLK) derived from the External      
           =4                                                ///< Oscillator.                                       
           =4 #define CLKSEL_USBCLK__EXTOSC_DIV_2       0x30 ///< USB clock (USBCLK) derived from the External      
           =4                                                ///< Oscillator / 2.                                   
           =4 #define CLKSEL_USBCLK__EXTOSC_DIV_3       0x40 ///< USB clock (USBCLK) derived from the External      
           =4                                                ///< Oscillator / 3.                                   
           =4 #define CLKSEL_USBCLK__EXTOSC_DIV_4       0x50 ///< USB clock (USBCLK) derived from the External      
           =4                                                ///< Oscillator / 4.                                   
           =4 #define CLKSEL_USBCLK__LFOSC              0x60 ///< USB clock (USBCLK) derived from the Internal Low- 
           =4                                                ///< Frequency Oscillator.                             
           =4                                                                                                       
           =4 //------------------------------------------------------------------------------
           =4 // CMP0CN0 Enums (Comparator 0 Control 0 @ 0x9B)
           =4 //------------------------------------------------------------------------------
           =4 #define CMP0CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
           =4 #define CMP0CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
           =4 #define CMP0CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
           =4 #define CMP0CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
           =4 #define CMP0CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
           =4 #define CMP0CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
           =4                                                                                                         
           =4 #define CMP0CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
           =4 #define CMP0CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
           =4 #define CMP0CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
           =4 #define CMP0CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
           =4 #define CMP0CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
           =4 #define CMP0CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
           =4                                                                                                         
           =4 #define CMP0CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
           =4 #define CMP0CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
           =4 #define CMP0CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
           =4                                                  ///< flag was last cleared.                            
           =4 #define CMP0CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
           =4                                                                                                         
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 93  

           =4 #define CMP0CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
           =4 #define CMP0CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
           =4 #define CMP0CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
           =4                                                  ///< flag was last cleared.                            
           =4 #define CMP0CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
           =4                                                                                                         
           =4 #define CMP0CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
           =4 #define CMP0CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
           =4 #define CMP0CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP0P < CP0N.                           
           =4 #define CMP0CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP0P > CP0N.                           
           =4                                                                                                         
           =4 #define CMP0CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
           =4 #define CMP0CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
           =4 #define CMP0CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
           =4 #define CMP0CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
           =4                                                                                                         
           =4 //------------------------------------------------------------------------------
           =4 // CMP0MD Enums (Comparator 0 Mode @ 0x9D)
           =4 //------------------------------------------------------------------------------
           =4 #define CMP0MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
           =4 #define CMP0MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
           =4 #define CMP0MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
           =4                                              ///< Consumption)                                
           =4 #define CMP0MD_CPMD__MODE1              0x01 ///< Mode 1                                      
           =4 #define CMP0MD_CPMD__MODE2              0x02 ///< Mode 2                                      
           =4 #define CMP0MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
           =4                                              ///< Consumption)                                
           =4                                                                                               
           =4 #define CMP0MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
           =4 #define CMP0MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
           =4 #define CMP0MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
           =4 #define CMP0MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
           =4                                                                                               
           =4 #define CMP0MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
           =4 #define CMP0MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
           =4 #define CMP0MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
           =4 #define CMP0MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
           =4                                                                                               
           =4 //------------------------------------------------------------------------------
           =4 // CMP0MX Enums (Comparator 0 Multiplexer Selection @ 0x9F)
           =4 //------------------------------------------------------------------------------
           =4 #define CMP0MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
           =4 #define CMP0MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
           =4 #define CMP0MX_CMXP__CMP0P0 0x00 ///< External pin CMP0P.0.                  
           =4 #define CMP0MX_CMXP__CMP0P1 0x01 ///< External pin CMP0P.1.                  
           =4 #define CMP0MX_CMXP__CMP0P2 0x02 ///< External pin CMP0P.2.                  
           =4 #define CMP0MX_CMXP__CMP0P3 0x03 ///< External pin CMP0P.3.                  
           =4 #define CMP0MX_CMXP__CMP0P4 0x04 ///< External pin CMP0P.4.                  
           =4                                                                              
           =4 #define CMP0MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
           =4 #define CMP0MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
           =4 #define CMP0MX_CMXN__CMP0N0 0x00 ///< External pin CMP0N.0.                  
           =4 #define CMP0MX_CMXN__CMP0N1 0x10 ///< External pin CMP0N.1.                  
           =4 #define CMP0MX_CMXN__CMP0N2 0x20 ///< External pin CMP0N.2.                  
           =4 #define CMP0MX_CMXN__CMP0N3 0x30 ///< External pin CMP0N.3.                  
           =4 #define CMP0MX_CMXN__CMP0N4 0x40 ///< External pin CMP0N.4.                  
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // CMP1CN0 Enums (Comparator 1 Control 0 @ 0x9A)
           =4 //------------------------------------------------------------------------------
           =4 #define CMP1CN0_CPHYN__FMASK                0x03 ///< Comparator Negative Hysteresis Control            
           =4 #define CMP1CN0_CPHYN__SHIFT                0x00 ///< Comparator Negative Hysteresis Control            
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 94  

           =4 #define CMP1CN0_CPHYN__DISABLED             0x00 ///< Negative Hysteresis disabled.                     
           =4 #define CMP1CN0_CPHYN__ENABLED_MODE1        0x01 ///< Negative Hysteresis = Hysteresis 1.               
           =4 #define CMP1CN0_CPHYN__ENABLED_MODE2        0x02 ///< Negative Hysteresis = Hysteresis 2.               
           =4 #define CMP1CN0_CPHYN__ENABLED_MODE3        0x03 ///< Negative Hysteresis = Hysteresis 3 (Maximum).     
           =4                                                                                                         
           =4 #define CMP1CN0_CPHYP__FMASK                0x0C ///< Comparator Positive Hysteresis Control            
           =4 #define CMP1CN0_CPHYP__SHIFT                0x02 ///< Comparator Positive Hysteresis Control            
           =4 #define CMP1CN0_CPHYP__DISABLED             0x00 ///< Positive Hysteresis disabled.                     
           =4 #define CMP1CN0_CPHYP__ENABLED_MODE1        0x04 ///< Positive Hysteresis = Hysteresis 1.               
           =4 #define CMP1CN0_CPHYP__ENABLED_MODE2        0x08 ///< Positive Hysteresis = Hysteresis 2.               
           =4 #define CMP1CN0_CPHYP__ENABLED_MODE3        0x0C ///< Positive Hysteresis = Hysteresis 3 (Maximum).     
           =4                                                                                                         
           =4 #define CMP1CN0_CPFIF__BMASK                0x10 ///< Comparator Falling-Edge Flag                      
           =4 #define CMP1CN0_CPFIF__SHIFT                0x04 ///< Comparator Falling-Edge Flag                      
           =4 #define CMP1CN0_CPFIF__NOT_SET              0x00 ///< No comparator falling edge has occurred since this
           =4                                                  ///< flag was last cleared.                            
           =4 #define CMP1CN0_CPFIF__FALLING_EDGE         0x10 ///< Comparator falling edge has occurred.             
           =4                                                                                                         
           =4 #define CMP1CN0_CPRIF__BMASK                0x20 ///< Comparator Rising-Edge Flag                       
           =4 #define CMP1CN0_CPRIF__SHIFT                0x05 ///< Comparator Rising-Edge Flag                       
           =4 #define CMP1CN0_CPRIF__NOT_SET              0x00 ///< No comparator rising edge has occurred since this 
           =4                                                  ///< flag was last cleared.                            
           =4 #define CMP1CN0_CPRIF__RISING_EDGE          0x20 ///< Comparator rising edge has occurred.              
           =4                                                                                                         
           =4 #define CMP1CN0_CPOUT__BMASK                0x40 ///< Comparator Output State Flag                      
           =4 #define CMP1CN0_CPOUT__SHIFT                0x06 ///< Comparator Output State Flag                      
           =4 #define CMP1CN0_CPOUT__POS_LESS_THAN_NEG    0x00 ///< Voltage on CP1P < CP1N.                           
           =4 #define CMP1CN0_CPOUT__POS_GREATER_THAN_NEG 0x40 ///< Voltage on CP1P > CP1N.                           
           =4                                                                                                         
           =4 #define CMP1CN0_CPEN__BMASK                 0x80 ///< Comparator Enable                                 
           =4 #define CMP1CN0_CPEN__SHIFT                 0x07 ///< Comparator Enable                                 
           =4 #define CMP1CN0_CPEN__DISABLED              0x00 ///< Comparator disabled.                              
           =4 #define CMP1CN0_CPEN__ENABLED               0x80 ///< Comparator enabled.                               
           =4                                                                                                         
           =4 //------------------------------------------------------------------------------
           =4 // CMP1MD Enums (Comparator 1 Mode @ 0x9C)
           =4 //------------------------------------------------------------------------------
           =4 #define CMP1MD_CPMD__FMASK              0x03 ///< Comparator Mode Select                      
           =4 #define CMP1MD_CPMD__SHIFT              0x00 ///< Comparator Mode Select                      
           =4 #define CMP1MD_CPMD__MODE0              0x00 ///< Mode 0 (Fastest Response Time, Highest Power
           =4                                              ///< Consumption)                                
           =4 #define CMP1MD_CPMD__MODE1              0x01 ///< Mode 1                                      
           =4 #define CMP1MD_CPMD__MODE2              0x02 ///< Mode 2                                      
           =4 #define CMP1MD_CPMD__MODE3              0x03 ///< Mode 3 (Slowest Response Time, Lowest Power 
           =4                                              ///< Consumption)                                
           =4                                                                                               
           =4 #define CMP1MD_CPFIE__BMASK             0x10 ///< Comparator Falling-Edge Interrupt Enable    
           =4 #define CMP1MD_CPFIE__SHIFT             0x04 ///< Comparator Falling-Edge Interrupt Enable    
           =4 #define CMP1MD_CPFIE__FALL_INT_DISABLED 0x00 ///< Comparator falling-edge interrupt disabled. 
           =4 #define CMP1MD_CPFIE__FALL_INT_ENABLED  0x10 ///< Comparator falling-edge interrupt enabled.  
           =4                                                                                               
           =4 #define CMP1MD_CPRIE__BMASK             0x20 ///< Comparator Rising-Edge Interrupt Enable     
           =4 #define CMP1MD_CPRIE__SHIFT             0x05 ///< Comparator Rising-Edge Interrupt Enable     
           =4 #define CMP1MD_CPRIE__RISE_INT_DISABLED 0x00 ///< Comparator rising-edge interrupt disabled.  
           =4 #define CMP1MD_CPRIE__RISE_INT_ENABLED  0x20 ///< Comparator rising-edge interrupt enabled.   
           =4                                                                                               
           =4 //------------------------------------------------------------------------------
           =4 // CMP1MX Enums (Comparator 1 Multiplexer Selection @ 0x9E)
           =4 //------------------------------------------------------------------------------
           =4 #define CMP1MX_CMXP__FMASK  0x07 ///< Comparator Positive Input MUX Selection
           =4 #define CMP1MX_CMXP__SHIFT  0x00 ///< Comparator Positive Input MUX Selection
           =4 #define CMP1MX_CMXP__CMP1P0 0x00 ///< External pin CMP1P.0.                  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 95  

           =4 #define CMP1MX_CMXP__CMP1P1 0x01 ///< External pin CMP1P.1.                  
           =4 #define CMP1MX_CMXP__CMP1P2 0x02 ///< External pin CMP1P.2.                  
           =4 #define CMP1MX_CMXP__CMP1P3 0x03 ///< External pin CMP1P.3.                  
           =4 #define CMP1MX_CMXP__CMP1P4 0x04 ///< External pin CMP1P.4.                  
           =4                                                                              
           =4 #define CMP1MX_CMXN__FMASK  0x70 ///< Comparator Negative Input MUX Selection
           =4 #define CMP1MX_CMXN__SHIFT  0x04 ///< Comparator Negative Input MUX Selection
           =4 #define CMP1MX_CMXN__CMP1N0 0x00 ///< External pin CMP1N.0.                  
           =4 #define CMP1MX_CMXN__CMP1N1 0x10 ///< External pin CMP1N.1.                  
           =4 #define CMP1MX_CMXN__CMP1N2 0x20 ///< External pin CMP1N.2.                  
           =4 #define CMP1MX_CMXN__CMP1N3 0x30 ///< External pin CMP1N.3.                  
           =4 #define CMP1MX_CMXN__CMP1N4 0x40 ///< External pin CMP1N.4.                  
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // IT01CF Enums (INT0/INT1 Configuration @ 0xE4)
           =4 //------------------------------------------------------------------------------
           =4 #define IT01CF_IN0SL__FMASK       0x07 ///< INT0 Port Pin Selection   
           =4 #define IT01CF_IN0SL__SHIFT       0x00 ///< INT0 Port Pin Selection   
           =4 #define IT01CF_IN0SL__P0_0        0x00 ///< Select P0.0.              
           =4 #define IT01CF_IN0SL__P0_1        0x01 ///< Select P0.1.              
           =4 #define IT01CF_IN0SL__P0_2        0x02 ///< Select P0.2.              
           =4 #define IT01CF_IN0SL__P0_3        0x03 ///< Select P0.3.              
           =4 #define IT01CF_IN0SL__P0_4        0x04 ///< Select P0.4.              
           =4 #define IT01CF_IN0SL__P0_5        0x05 ///< Select P0.5.              
           =4 #define IT01CF_IN0SL__P0_6        0x06 ///< Select P0.6.              
           =4 #define IT01CF_IN0SL__P0_7        0x07 ///< Select P0.7.              
           =4                                                                       
           =4 #define IT01CF_IN0PL__BMASK       0x08 ///< INT0 Polarity             
           =4 #define IT01CF_IN0PL__SHIFT       0x03 ///< INT0 Polarity             
           =4 #define IT01CF_IN0PL__ACTIVE_LOW  0x00 ///< INT0 input is active low. 
           =4 #define IT01CF_IN0PL__ACTIVE_HIGH 0x08 ///< INT0 input is active high.
           =4                                                                       
           =4 #define IT01CF_IN1SL__FMASK       0x70 ///< INT1 Port Pin Selection   
           =4 #define IT01CF_IN1SL__SHIFT       0x04 ///< INT1 Port Pin Selection   
           =4 #define IT01CF_IN1SL__P0_0        0x00 ///< Select P0.0.              
           =4 #define IT01CF_IN1SL__P0_1        0x10 ///< Select P0.1.              
           =4 #define IT01CF_IN1SL__P0_2        0x20 ///< Select P0.2.              
           =4 #define IT01CF_IN1SL__P0_3        0x30 ///< Select P0.3.              
           =4 #define IT01CF_IN1SL__P0_4        0x40 ///< Select P0.4.              
           =4 #define IT01CF_IN1SL__P0_5        0x50 ///< Select P0.5.              
           =4 #define IT01CF_IN1SL__P0_6        0x60 ///< Select P0.6.              
           =4 #define IT01CF_IN1SL__P0_7        0x70 ///< Select P0.7.              
           =4                                                                       
           =4 #define IT01CF_IN1PL__BMASK       0x80 ///< INT1 Polarity             
           =4 #define IT01CF_IN1PL__SHIFT       0x07 ///< INT1 Polarity             
           =4 #define IT01CF_IN1PL__ACTIVE_LOW  0x00 ///< INT1 input is active low. 
           =4 #define IT01CF_IN1PL__ACTIVE_HIGH 0x80 ///< INT1 input is active high.
           =4                                                                       
           =4 //------------------------------------------------------------------------------
           =4 // XOSC0CN Enums (External Oscillator Control @ 0xB1)
           =4 //------------------------------------------------------------------------------
           =4 #define XOSC0CN_XFCN__FMASK           0x07 ///< External Oscillator Frequency Control            
           =4 #define XOSC0CN_XFCN__SHIFT           0x00 ///< External Oscillator Frequency Control            
           =4 #define XOSC0CN_XFCN__MODE0           0x00 ///< Select external oscillator mode 0: Crystal       
           =4                                            ///< frequency <= 20 kHz, RC/C frequency <= 25 kHz, C 
           =4                                            ///< mode K factor = 0.87.                            
           =4 #define XOSC0CN_XFCN__MODE1           0x01 ///< Select external oscillator mode 1: 20 kHz <      
           =4                                            ///< Crystal frequency <= 58 kHz, 25 kHz < RC/C       
           =4                                            ///< frequency <= 50 kHz, C mode K factor = 2.6.      
           =4 #define XOSC0CN_XFCN__MODE2           0x02 ///< Select external oscillator mode 2: 58 kHz <      
           =4                                            ///< Crystal frequency <= 155 kHz, 50 kHz < RC/C      
           =4                                            ///< frequency <= 100 kHz, C mode K factor = 7.7.     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 96  

           =4 #define XOSC0CN_XFCN__MODE3           0x03 ///< Select external oscillator mode 3: 155 kHz <     
           =4                                            ///< Crystal frequency <= 415 kHz, 100 kHz < RC/C     
           =4                                            ///< frequency <= 200 kHz, C mode K factor = 22.      
           =4 #define XOSC0CN_XFCN__MODE4           0x04 ///< Select external oscillator mode 4: 415 kHz <     
           =4                                            ///< Crystal frequency <= 1.1 MHz, 200 kHz < RC/C     
           =4                                            ///< frequency <= 400 kHz, C mode K factor = 65.      
           =4 #define XOSC0CN_XFCN__MODE5           0x05 ///< Select external oscillator mode 5: 1.1 MHz <     
           =4                                            ///< Crystal frequency <= 3.1 MHz, 400 kHz < RC/C     
           =4                                            ///< frequency <= 800 kHz, C mode K factor = 180.     
           =4 #define XOSC0CN_XFCN__MODE6           0x06 ///< Select external oscillator mode 6: 3.1 MHz <     
           =4                                            ///< Crystal frequency <= 8.2 kHz, 800 kHz < RC/C     
           =4                                            ///< frequency <= 1.6 MHz, C mode K factor = 664.     
           =4 #define XOSC0CN_XFCN__MODE7           0x07 ///< Select external oscillator mode 7: 8.2 MHz <     
           =4                                            ///< Crystal frequency <= 25 MHz, 1.6 MHz < RC/C      
           =4                                            ///< frequency <= 3.2 MHz, C mode K factor = 1590.    
           =4                                                                                                  
           =4 #define XOSC0CN_XOSCMD__FMASK         0x70 ///< External Oscillator Mode                         
           =4 #define XOSC0CN_XOSCMD__SHIFT         0x04 ///< External Oscillator Mode                         
           =4 #define XOSC0CN_XOSCMD__DISABLED      0x00 ///< External Oscillator circuit disabled.            
           =4 #define XOSC0CN_XOSCMD__CMOS          0x20 ///< External CMOS Clock Mode.                        
           =4 #define XOSC0CN_XOSCMD__CMOS_DIV_2    0x30 ///< External CMOS Clock Mode with divide by 2 stage. 
           =4 #define XOSC0CN_XOSCMD__RC_DIV_2      0x40 ///< RC Oscillator Mode with divide by 2 stage.       
           =4 #define XOSC0CN_XOSCMD__C_DIV_2       0x50 ///< Capacitor Oscillator Mode with divide by 2 stage.
           =4 #define XOSC0CN_XOSCMD__CRYSTAL       0x60 ///< Crystal Oscillator Mode.                         
           =4 #define XOSC0CN_XOSCMD__CRYSTAL_DIV_2 0x70 ///< Crystal Oscillator Mode with divide by 2 stage.  
           =4                                                                                                  
           =4 #define XOSC0CN_XCLKVLD__BMASK        0x80 ///< External Oscillator Valid Flag                   
           =4 #define XOSC0CN_XCLKVLD__SHIFT        0x07 ///< External Oscillator Valid Flag                   
           =4 #define XOSC0CN_XCLKVLD__NOT_SET      0x00 ///< External Oscillator is unused or not yet stable. 
           =4 #define XOSC0CN_XCLKVLD__SET          0x80 ///< External Oscillator is running and stable.       
           =4                                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // FLKEY Enums (Flash Lock and Key @ 0xB7)
           =4 //------------------------------------------------------------------------------
           =4 #define FLKEY_FLKEY__FMASK    0xFF ///< Flash Lock and Key                             
           =4 #define FLKEY_FLKEY__SHIFT    0x00 ///< Flash Lock and Key                             
           =4 #define FLKEY_FLKEY__LOCKED   0x00 ///< Flash is write/erase locked.                   
           =4 #define FLKEY_FLKEY__FIRST    0x01 ///< The first key code has been written (0xA5).    
           =4 #define FLKEY_FLKEY__UNLOCKED 0x02 ///< Flash is unlocked (writes/erases allowed).     
           =4 #define FLKEY_FLKEY__DISABLED 0x03 ///< Flash writes/erases are disabled until the next
           =4                                    ///< reset.                                         
           =4 #define FLKEY_FLKEY__KEY1     0xA5 ///< Flash writes and erases are enabled by writing 
           =4                                    ///< 0xA5 followed by 0xF1 to the FLKEY register.   
           =4 #define FLKEY_FLKEY__KEY2     0xF1 ///< Flash writes and erases are enabled by writing 
           =4                                    ///< 0xA5 followed by 0xF1 to the FLKEY register.   
           =4                                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // FLSCL Enums (Flash Scale @ 0xB6)
           =4 //------------------------------------------------------------------------------
           =4 #define FLSCL_FLRT__BMASK               0x10 ///< Flash Read Timing                       
           =4 #define FLSCL_FLRT__SHIFT               0x04 ///< Flash Read Timing                       
           =4 #define FLSCL_FLRT__SYSCLK_BELOW_25_MHZ 0x00 ///< SYSCLK <= 25 MHz.                       
           =4 #define FLSCL_FLRT__SYSCLK_BELOW_48_MHZ 0x10 ///< SYSCLK <= 48 MHz.                       
           =4                                                                                           
           =4 #define FLSCL_FOSE__BMASK               0x80 ///< Flash One-Shot Enable                   
           =4 #define FLSCL_FOSE__SHIFT               0x07 ///< Flash One-Shot Enable                   
           =4 #define FLSCL_FOSE__DISABLED            0x00 ///< Disable the flash one-shot.             
           =4 #define FLSCL_FOSE__ENABLED             0x80 ///< Enable the flash one-shot (recommended).
           =4                                                                                           
           =4 //------------------------------------------------------------------------------
           =4 // PSCTL Enums (Program Store Control @ 0x8F)
           =4 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 97  

           =4 #define PSCTL_PSWE__BMASK          0x01 ///< Program Store Write Enable                      
           =4 #define PSCTL_PSWE__SHIFT          0x00 ///< Program Store Write Enable                      
           =4 #define PSCTL_PSWE__WRITE_DISABLED 0x00 ///< Writes to flash program memory disabled.        
           =4 #define PSCTL_PSWE__WRITE_ENABLED  0x01 ///< Writes to flash program memory enabled; the MOVX
           =4                                         ///< write instruction targets flash memory.         
           =4                                                                                              
           =4 #define PSCTL_PSEE__BMASK          0x02 ///< Program Store Erase Enable                      
           =4 #define PSCTL_PSEE__SHIFT          0x01 ///< Program Store Erase Enable                      
           =4 #define PSCTL_PSEE__ERASE_DISABLED 0x00 ///< Flash program memory erasure disabled.          
           =4 #define PSCTL_PSEE__ERASE_ENABLED  0x02 ///< Flash program memory erasure enabled.           
           =4                                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // HFO0CAL Enums (High Frequency Oscillator Calibration @ 0xB3)
           =4 //------------------------------------------------------------------------------
           =4 #define HFO0CAL_OSCICL__FMASK 0x7F ///< Internal Oscillator Calibration
           =4 #define HFO0CAL_OSCICL__SHIFT 0x00 ///< Internal Oscillator Calibration
           =4                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // HFO0CN Enums (High Frequency Oscillator Control @ 0xB2)
           =4 //------------------------------------------------------------------------------
           =4 #define HFO0CN_IFCN__FMASK        0x03 ///< Oscillator Frequency Divider Control              
           =4 #define HFO0CN_IFCN__SHIFT        0x00 ///< Oscillator Frequency Divider Control              
           =4 #define HFO0CN_IFCN__SYSCLK_DIV_8 0x00 ///< SYSCLK can be derived from Internal H-F Oscillator
           =4                                        ///< divided by 8 (1.5 MHz).                           
           =4 #define HFO0CN_IFCN__SYSCLK_DIV_4 0x01 ///< SYSCLK can be derived from Internal H-F Oscillator
           =4                                        ///< divided by 4 (3 MHz).                             
           =4 #define HFO0CN_IFCN__SYSCLK_DIV_2 0x02 ///< SYSCLK can be derived from Internal H-F Oscillator
           =4                                        ///< divided by 2 (6 MHz).                             
           =4 #define HFO0CN_IFCN__SYSCLK_DIV_1 0x03 ///< SYSCLK can be derived from Internal H-F Oscillator
           =4                                        ///< divided by 1 (12 MHz).                            
           =4                                                                                               
           =4 #define HFO0CN_SUSPEND__BMASK     0x20 ///< Oscillator Suspend Enable                         
           =4 #define HFO0CN_SUSPEND__SHIFT     0x05 ///< Oscillator Suspend Enable                         
           =4 #define HFO0CN_SUSPEND__DISABLED  0x00 ///< The internal oscillator is not in suspend mode.   
           =4 #define HFO0CN_SUSPEND__ENABLED   0x20 ///< Place the internal oscillator in suspend mode.    
           =4                                                                                               
           =4 #define HFO0CN_IFRDY__BMASK       0x40 ///< Oscillator Frequency Ready Flag                   
           =4 #define HFO0CN_IFRDY__SHIFT       0x06 ///< Oscillator Frequency Ready Flag                   
           =4 #define HFO0CN_IFRDY__NOT_SET     0x00 ///< The Internal High Frequency Oscillator is not     
           =4                                        ///< running at the programmed frequency.              
           =4 #define HFO0CN_IFRDY__SET         0x40 ///< The Internal High Frequency Oscillator is running 
           =4                                        ///< at the programmed frequency.                      
           =4                                                                                               
           =4 #define HFO0CN_IOSCEN__BMASK      0x80 ///< Oscillator Enable                                 
           =4 #define HFO0CN_IOSCEN__SHIFT      0x07 ///< Oscillator Enable                                 
           =4 #define HFO0CN_IOSCEN__DISABLED   0x00 ///< Disable the High Frequency Oscillator.            
           =4 #define HFO0CN_IOSCEN__ENABLED    0x80 ///< Enable the High Frequency Oscillator.             
           =4                                                                                               
           =4 //------------------------------------------------------------------------------
           =4 // EIE1 Enums (Extended Interrupt Enable 1 @ 0xE6)
           =4 //------------------------------------------------------------------------------
           =4 #define EIE1_ESMB0__BMASK     0x01 ///< SMBus (SMB0) Interrupt Enable                     
           =4 #define EIE1_ESMB0__SHIFT     0x00 ///< SMBus (SMB0) Interrupt Enable                     
           =4 #define EIE1_ESMB0__DISABLED  0x00 ///< Disable all SMB0 interrupts.                      
           =4 #define EIE1_ESMB0__ENABLED   0x01 ///< Enable interrupt requests generated by SMB0.      
           =4                                                                                           
           =4 #define EIE1_EUSB0__BMASK     0x02 ///< USB (USB0) Interrupt Enable                       
           =4 #define EIE1_EUSB0__SHIFT     0x01 ///< USB (USB0) Interrupt Enable                       
           =4 #define EIE1_EUSB0__DISABLED  0x00 ///< Disable all USB0 interrupts.                      
           =4 #define EIE1_EUSB0__ENABLED   0x02 ///< Enable interrupt requests generated by USB0.      
           =4                                                                                           
           =4 #define EIE1_EWADC0__BMASK    0x04 ///< ADC0 Window Comparison Interrupt Enable           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 98  

           =4 #define EIE1_EWADC0__SHIFT    0x02 ///< ADC0 Window Comparison Interrupt Enable           
           =4 #define EIE1_EWADC0__DISABLED 0x00 ///< Disable ADC0 Window Comparison interrupt.         
           =4 #define EIE1_EWADC0__ENABLED  0x04 ///< Enable interrupt requests generated by ADC0 Window
           =4                                    ///< Compare flag (ADWINT).                            
           =4                                                                                           
           =4 #define EIE1_EADC0__BMASK     0x08 ///< ADC0 Conversion Complete Interrupt Enable         
           =4 #define EIE1_EADC0__SHIFT     0x03 ///< ADC0 Conversion Complete Interrupt Enable         
           =4 #define EIE1_EADC0__DISABLED  0x00 ///< Disable ADC0 Conversion Complete interrupt.       
           =4 #define EIE1_EADC0__ENABLED   0x08 ///< Enable interrupt requests generated by the ADINT  
           =4                                    ///< flag.                                             
           =4                                                                                           
           =4 #define EIE1_EPCA0__BMASK     0x10 ///< Programmable Counter Array (PCA0) Interrupt Enable
           =4 #define EIE1_EPCA0__SHIFT     0x04 ///< Programmable Counter Array (PCA0) Interrupt Enable
           =4 #define EIE1_EPCA0__DISABLED  0x00 ///< Disable all PCA0 interrupts.                      
           =4 #define EIE1_EPCA0__ENABLED   0x10 ///< Enable interrupt requests generated by PCA0.      
           =4                                                                                           
           =4 #define EIE1_ECP0__BMASK      0x20 ///< Comparator0 (CP0) Interrupt Enable                
           =4 #define EIE1_ECP0__SHIFT      0x05 ///< Comparator0 (CP0) Interrupt Enable                
           =4 #define EIE1_ECP0__DISABLED   0x00 ///< Disable CP0 interrupts.                           
           =4 #define EIE1_ECP0__ENABLED    0x20 ///< Enable interrupt requests generated by the        
           =4                                    ///< comparator 0 CPRIF or CPFIF flags.                
           =4                                                                                           
           =4 #define EIE1_ECP1__BMASK      0x40 ///< Comparator1 (CP1) Interrupt Enable                
           =4 #define EIE1_ECP1__SHIFT      0x06 ///< Comparator1 (CP1) Interrupt Enable                
           =4 #define EIE1_ECP1__DISABLED   0x00 ///< Disable CP1 interrupts.                           
           =4 #define EIE1_ECP1__ENABLED    0x40 ///< Enable interrupt requests generated by the        
           =4                                    ///< comparator 1 CPRIF or CPFIF flags.                
           =4                                                                                           
           =4 #define EIE1_ET3__BMASK       0x80 ///< Timer 3 Interrupt Enable                          
           =4 #define EIE1_ET3__SHIFT       0x07 ///< Timer 3 Interrupt Enable                          
           =4 #define EIE1_ET3__DISABLED    0x00 ///< Disable Timer 3 interrupts.                       
           =4 #define EIE1_ET3__ENABLED     0x80 ///< Enable interrupt requests generated by the TF3L or
           =4                                    ///< TF3H flags.                                       
           =4                                                                                           
           =4 //------------------------------------------------------------------------------
           =4 // EIE2 Enums (Extended Interrupt Enable 2 @ 0xE7)
           =4 //------------------------------------------------------------------------------
           =4 #define EIE2_EVBUS__BMASK    0x01 ///< VBUS Level Interrupt Enable                       
           =4 #define EIE2_EVBUS__SHIFT    0x00 ///< VBUS Level Interrupt Enable                       
           =4 #define EIE2_EVBUS__DISABLED 0x00 ///< Disable all VBUS interrupts.                      
           =4 #define EIE2_EVBUS__ENABLED  0x01 ///< Enable interrupt requests generated by VBUS level 
           =4                                   ///< sense.                                            
           =4                                                                                          
           =4 #define EIE2_ES1__BMASK      0x02 ///< UART1 Interrupt Enable                            
           =4 #define EIE2_ES1__SHIFT      0x01 ///< UART1 Interrupt Enable                            
           =4 #define EIE2_ES1__DISABLED   0x00 ///< Disable UART1 interrupt.                          
           =4 #define EIE2_ES1__ENABLED    0x02 ///< Enable UART1 interrupt.                           
           =4                                                                                          
           =4 #define EIE2_ESMB1__BMASK    0x08 ///< SMBus1 Interrupt Enable                           
           =4 #define EIE2_ESMB1__SHIFT    0x03 ///< SMBus1 Interrupt Enable                           
           =4 #define EIE2_ESMB1__DISABLED 0x00 ///< Disable all SMB1 interrupts.                      
           =4 #define EIE2_ESMB1__ENABLED  0x08 ///< Enable interrupt requests generated by SMB1.      
           =4                                                                                          
           =4 #define EIE2_ET4__BMASK      0x10 ///< Timer 4 Interrupt Enable                          
           =4 #define EIE2_ET4__SHIFT      0x04 ///< Timer 4 Interrupt Enable                          
           =4 #define EIE2_ET4__DISABLED   0x00 ///< Disable Timer 4interrupts.                        
           =4 #define EIE2_ET4__ENABLED    0x10 ///< Enable interrupt requests generated by the TF4L or
           =4                                   ///< TF4H flags.                                       
           =4                                                                                          
           =4 #define EIE2_ET5__BMASK      0x20 ///< Timer 5 Interrupt Enable                          
           =4 #define EIE2_ET5__SHIFT      0x05 ///< Timer 5 Interrupt Enable                          
           =4 #define EIE2_ET5__DISABLED   0x00 ///< Disable Timer 5 interrupts.                       
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 99  

           =4 #define EIE2_ET5__ENABLED    0x20 ///< Enable interrupt requests generated by the TF5L or
           =4                                   ///< TF5H flags.                                       
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // EIP1 Enums (Extended Interrupt Priority 1 @ 0xF6)
           =4 //------------------------------------------------------------------------------
           =4 #define EIP1_PSMB0__BMASK  0x01 ///< SMBus (SMB0) Interrupt Priority Control                     
           =4 #define EIP1_PSMB0__SHIFT  0x00 ///< SMBus (SMB0) Interrupt Priority Control                     
           =4 #define EIP1_PSMB0__LOW    0x00 ///< SMB0 interrupt set to low priority level.                   
           =4 #define EIP1_PSMB0__HIGH   0x01 ///< SMB0 interrupt set to high priority level.                  
           =4                                                                                                  
           =4 #define EIP1_PUSB0__BMASK  0x02 ///< USB (USB0) Interrupt Priority Control                       
           =4 #define EIP1_PUSB0__SHIFT  0x01 ///< USB (USB0) Interrupt Priority Control                       
           =4 #define EIP1_PUSB0__LOW    0x00 ///< USB0 interrupt set to low priority level.                   
           =4 #define EIP1_PUSB0__HIGH   0x02 ///< USB0 interrupt set to high priority level.                  
           =4                                                                                                  
           =4 #define EIP1_PWADC0__BMASK 0x04 ///< ADC0 Window Comparator Interrupt Priority Control           
           =4 #define EIP1_PWADC0__SHIFT 0x02 ///< ADC0 Window Comparator Interrupt Priority Control           
           =4 #define EIP1_PWADC0__LOW   0x00 ///< ADC0 Window interrupt set to low priority level.            
           =4 #define EIP1_PWADC0__HIGH  0x04 ///< ADC0 Window interrupt set to high priority level.           
           =4                                                                                                  
           =4 #define EIP1_PADC0__BMASK  0x08 ///< ADC0 Conversion Complete Interrupt Priority Control         
           =4 #define EIP1_PADC0__SHIFT  0x03 ///< ADC0 Conversion Complete Interrupt Priority Control         
           =4 #define EIP1_PADC0__LOW    0x00 ///< ADC0 Conversion Complete interrupt set to low               
           =4                                 ///< priority level.                                             
           =4 #define EIP1_PADC0__HIGH   0x08 ///< ADC0 Conversion Complete interrupt set to high              
           =4                                 ///< priority level.                                             
           =4                                                                                                  
           =4 #define EIP1_PPCA0__BMASK  0x10 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
           =4 #define EIP1_PPCA0__SHIFT  0x04 ///< Programmable Counter Array (PCA0) Interrupt Priority Control
           =4 #define EIP1_PPCA0__LOW    0x00 ///< PCA0 interrupt set to low priority level.                   
           =4 #define EIP1_PPCA0__HIGH   0x10 ///< PCA0 interrupt set to high priority level.                  
           =4                                                                                                  
           =4 #define EIP1_PCP0__BMASK   0x20 ///< Comparator0 (CP0) Interrupt Priority Control                
           =4 #define EIP1_PCP0__SHIFT   0x05 ///< Comparator0 (CP0) Interrupt Priority Control                
           =4 #define EIP1_PCP0__LOW     0x00 ///< CP0 interrupt set to low priority level.                    
           =4 #define EIP1_PCP0__HIGH    0x20 ///< CP0 interrupt set to high priority level.                   
           =4                                                                                                  
           =4 #define EIP1_PCP1__BMASK   0x40 ///< Comparator1 (CP1) Interrupt Priority Control                
           =4 #define EIP1_PCP1__SHIFT   0x06 ///< Comparator1 (CP1) Interrupt Priority Control                
           =4 #define EIP1_PCP1__LOW     0x00 ///< CP1 interrupt set to low priority level.                    
           =4 #define EIP1_PCP1__HIGH    0x40 ///< CP1 interrupt set to high priority level.                   
           =4                                                                                                  
           =4 #define EIP1_PT3__BMASK    0x80 ///< Timer 3 Interrupt Priority Control                          
           =4 #define EIP1_PT3__SHIFT    0x07 ///< Timer 3 Interrupt Priority Control                          
           =4 #define EIP1_PT3__LOW      0x00 ///< Timer 3 interrupts set to low priority level.               
           =4 #define EIP1_PT3__HIGH     0x80 ///< Timer 3 interrupts set to high priority level.              
           =4                                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // EIP2 Enums (Extended Interrupt Priority 2 @ 0xF7)
           =4 //------------------------------------------------------------------------------
           =4 #define EIP2_PVBUS__BMASK 0x01 ///< VBUS Level Interrupt Priority Control        
           =4 #define EIP2_PVBUS__SHIFT 0x00 ///< VBUS Level Interrupt Priority Control        
           =4 #define EIP2_PVBUS__LOW   0x00 ///< VBUS interrupt set to low priority level.    
           =4 #define EIP2_PVBUS__HIGH  0x01 ///< VBUS interrupt set to high priority level.   
           =4                                                                                  
           =4 #define EIP2_PS1__BMASK   0x02 ///< UART1 Interrupt Priority Control             
           =4 #define EIP2_PS1__SHIFT   0x01 ///< UART1 Interrupt Priority Control             
           =4 #define EIP2_PS1__LOW     0x00 ///< UART1 interrupt set to low priority level.   
           =4 #define EIP2_PS1__HIGH    0x02 ///< UART1 interrupt set to high priority level.  
           =4                                                                                  
           =4 #define EIP2_PSMB1__BMASK 0x08 ///< SMBus1 Interrupt Priority Control            
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 100 

           =4 #define EIP2_PSMB1__SHIFT 0x03 ///< SMBus1 Interrupt Priority Control            
           =4 #define EIP2_PSMB1__LOW   0x00 ///< SMB1 interrupt set to low priority level.    
           =4 #define EIP2_PSMB1__HIGH  0x08 ///< SMB1 interrupt set to high priority level.   
           =4                                                                                  
           =4 #define EIP2_PT4__BMASK   0x10 ///< Timer 4 Interrupt Priority Control           
           =4 #define EIP2_PT4__SHIFT   0x04 ///< Timer 4 Interrupt Priority Control           
           =4 #define EIP2_PT4__LOW     0x00 ///< Timer 4 interrupt set to low priority level. 
           =4 #define EIP2_PT4__HIGH    0x10 ///< Timer 4 interrupt set to high priority level.
           =4                                                                                  
           =4 #define EIP2_PT5__BMASK   0x20 ///< Timer 5 Interrupt Priority Control           
           =4 #define EIP2_PT5__SHIFT   0x05 ///< Timer 5 Interrupt Priority Control           
           =4 #define EIP2_PT5__LOW     0x00 ///< Timer 5 interrupt set to low priority level. 
           =4 #define EIP2_PT5__HIGH    0x20 ///< Timer 5 interrupt set to high priority level.
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // IE Enums (Interrupt Enable @ 0xA8)
           =4 //------------------------------------------------------------------------------
           =4 #define IE_EX0__BMASK      0x01 ///< External Interrupt 0 Enable                       
           =4 #define IE_EX0__SHIFT      0x00 ///< External Interrupt 0 Enable                       
           =4 #define IE_EX0__DISABLED   0x00 ///< Disable external interrupt 0.                     
           =4 #define IE_EX0__ENABLED    0x01 ///< Enable interrupt requests generated by the INT0   
           =4                                 ///< input.                                            
           =4                                                                                        
           =4 #define IE_ET0__BMASK      0x02 ///< Timer 0 Interrupt Enable                          
           =4 #define IE_ET0__SHIFT      0x01 ///< Timer 0 Interrupt Enable                          
           =4 #define IE_ET0__DISABLED   0x00 ///< Disable all Timer 0 interrupt.                    
           =4 #define IE_ET0__ENABLED    0x02 ///< Enable interrupt requests generated by the TF0    
           =4                                 ///< flag.                                             
           =4                                                                                        
           =4 #define IE_EX1__BMASK      0x04 ///< External Interrupt 1 Enable                       
           =4 #define IE_EX1__SHIFT      0x02 ///< External Interrupt 1 Enable                       
           =4 #define IE_EX1__DISABLED   0x00 ///< Disable external interrupt 1.                     
           =4 #define IE_EX1__ENABLED    0x04 ///< Enable interrupt requests generated by the INT1   
           =4                                 ///< input.                                            
           =4                                                                                        
           =4 #define IE_ET1__BMASK      0x08 ///< Timer 1 Interrupt Enable                          
           =4 #define IE_ET1__SHIFT      0x03 ///< Timer 1 Interrupt Enable                          
           =4 #define IE_ET1__DISABLED   0x00 ///< Disable all Timer 1 interrupt.                    
           =4 #define IE_ET1__ENABLED    0x08 ///< Enable interrupt requests generated by the TF1    
           =4                                 ///< flag.                                             
           =4                                                                                        
           =4 #define IE_ES0__BMASK      0x10 ///< UART0 Interrupt Enable                            
           =4 #define IE_ES0__SHIFT      0x04 ///< UART0 Interrupt Enable                            
           =4 #define IE_ES0__DISABLED   0x00 ///< Disable UART0 interrupt.                          
           =4 #define IE_ES0__ENABLED    0x10 ///< Enable UART0 interrupt.                           
           =4                                                                                        
           =4 #define IE_ET2__BMASK      0x20 ///< Timer 2 Interrupt Enable                          
           =4 #define IE_ET2__SHIFT      0x05 ///< Timer 2 Interrupt Enable                          
           =4 #define IE_ET2__DISABLED   0x00 ///< Disable Timer 2 interrupt.                        
           =4 #define IE_ET2__ENABLED    0x20 ///< Enable interrupt requests generated by the TF2L or
           =4                                 ///< TF2H flags.                                       
           =4                                                                                        
           =4 #define IE_ESPI0__BMASK    0x40 ///< SPI0 Interrupt Enable                             
           =4 #define IE_ESPI0__SHIFT    0x06 ///< SPI0 Interrupt Enable                             
           =4 #define IE_ESPI0__DISABLED 0x00 ///< Disable all SPI0 interrupts.                      
           =4 #define IE_ESPI0__ENABLED  0x40 ///< Enable interrupt requests generated by SPI0.      
           =4                                                                                        
           =4 #define IE_EA__BMASK       0x80 ///< All Interrupts Enable                             
           =4 #define IE_EA__SHIFT       0x07 ///< All Interrupts Enable                             
           =4 #define IE_EA__DISABLED    0x00 ///< Disable all interrupt sources.                    
           =4 #define IE_EA__ENABLED     0x80 ///< Enable each interrupt according to its individual 
           =4                                 ///< mask setting.                                     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 101 

           =4                                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // IP Enums (Interrupt Priority @ 0xB8)
           =4 //------------------------------------------------------------------------------
           =4 #define IP_PX0__BMASK   0x01 ///< External Interrupt 0 Priority Control                        
           =4 #define IP_PX0__SHIFT   0x00 ///< External Interrupt 0 Priority Control                        
           =4 #define IP_PX0__LOW     0x00 ///< External Interrupt 0 set to low priority level.              
           =4 #define IP_PX0__HIGH    0x01 ///< External Interrupt 0 set to high priority level.             
           =4                                                                                                
           =4 #define IP_PT0__BMASK   0x02 ///< Timer 0 Interrupt Priority Control                           
           =4 #define IP_PT0__SHIFT   0x01 ///< Timer 0 Interrupt Priority Control                           
           =4 #define IP_PT0__LOW     0x00 ///< Timer 0 interrupt set to low priority level.                 
           =4 #define IP_PT0__HIGH    0x02 ///< Timer 0 interrupt set to high priority level.                
           =4                                                                                                
           =4 #define IP_PX1__BMASK   0x04 ///< External Interrupt 1 Priority Control                        
           =4 #define IP_PX1__SHIFT   0x02 ///< External Interrupt 1 Priority Control                        
           =4 #define IP_PX1__LOW     0x00 ///< External Interrupt 1 set to low priority level.              
           =4 #define IP_PX1__HIGH    0x04 ///< External Interrupt 1 set to high priority level.             
           =4                                                                                                
           =4 #define IP_PT1__BMASK   0x08 ///< Timer 1 Interrupt Priority Control                           
           =4 #define IP_PT1__SHIFT   0x03 ///< Timer 1 Interrupt Priority Control                           
           =4 #define IP_PT1__LOW     0x00 ///< Timer 1 interrupt set to low priority level.                 
           =4 #define IP_PT1__HIGH    0x08 ///< Timer 1 interrupt set to high priority level.                
           =4                                                                                                
           =4 #define IP_PS0__BMASK   0x10 ///< UART0 Interrupt Priority Control                             
           =4 #define IP_PS0__SHIFT   0x04 ///< UART0 Interrupt Priority Control                             
           =4 #define IP_PS0__LOW     0x00 ///< UART0 interrupt set to low priority level.                   
           =4 #define IP_PS0__HIGH    0x10 ///< UART0 interrupt set to high priority level.                  
           =4                                                                                                
           =4 #define IP_PT2__BMASK   0x20 ///< Timer 2 Interrupt Priority Control                           
           =4 #define IP_PT2__SHIFT   0x05 ///< Timer 2 Interrupt Priority Control                           
           =4 #define IP_PT2__LOW     0x00 ///< Timer 2 interrupt set to low priority level.                 
           =4 #define IP_PT2__HIGH    0x20 ///< Timer 2 interrupt set to high priority level.                
           =4                                                                                                
           =4 #define IP_PSPI0__BMASK 0x40 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
           =4 #define IP_PSPI0__SHIFT 0x06 ///< Serial Peripheral Interface (SPI0) Interrupt Priority Control
           =4 #define IP_PSPI0__LOW   0x00 ///< SPI0 interrupt set to low priority level.                    
           =4 #define IP_PSPI0__HIGH  0x40 ///< SPI0 interrupt set to high priority level.                   
           =4                                                                                                
           =4 //------------------------------------------------------------------------------
           =4 // LFO0CN Enums (Low Frequency Oscillator Control @ 0x86)
           =4 //------------------------------------------------------------------------------
           =4 #define LFO0CN_OSCLD__FMASK       0x03 ///< Internal L-F Oscillator Divider Select           
           =4 #define LFO0CN_OSCLD__SHIFT       0x00 ///< Internal L-F Oscillator Divider Select           
           =4 #define LFO0CN_OSCLD__DIVIDE_BY_8 0x00 ///< Divide by 8 selected.                            
           =4 #define LFO0CN_OSCLD__DIVIDE_BY_4 0x01 ///< Divide by 4 selected.                            
           =4 #define LFO0CN_OSCLD__DIVIDE_BY_2 0x02 ///< Divide by 2 selected.                            
           =4 #define LFO0CN_OSCLD__DIVIDE_BY_1 0x03 ///< Divide by 1 selected.                            
           =4                                                                                              
           =4 #define LFO0CN_OSCLF__FMASK       0x3C ///< Internal L-F Oscillator Frequency Control        
           =4 #define LFO0CN_OSCLF__SHIFT       0x02 ///< Internal L-F Oscillator Frequency Control        
           =4                                                                                              
           =4 #define LFO0CN_OSCLRDY__BMASK     0x40 ///< Internal L-F Oscillator Ready                    
           =4 #define LFO0CN_OSCLRDY__SHIFT     0x06 ///< Internal L-F Oscillator Ready                    
           =4 #define LFO0CN_OSCLRDY__NOT_SET   0x00 ///< Internal L-F Oscillator frequency not stabilized.
           =4 #define LFO0CN_OSCLRDY__SET       0x40 ///< Internal L-F Oscillator frequency stabilized.    
           =4                                                                                              
           =4 #define LFO0CN_OSCLEN__BMASK      0x80 ///< Internal L-F Oscillator Enable                   
           =4 #define LFO0CN_OSCLEN__SHIFT      0x07 ///< Internal L-F Oscillator Enable                   
           =4 #define LFO0CN_OSCLEN__DISABLED   0x00 ///< Internal L-F Oscillator Disabled.                
           =4 #define LFO0CN_OSCLEN__ENABLED    0x80 ///< Internal L-F Oscillator Enabled.                 
           =4                                                                                              
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 102 

           =4 //------------------------------------------------------------------------------
           =4 // XBR0 Enums (Port I/O Crossbar 0 @ 0xE1)
           =4 //------------------------------------------------------------------------------
           =4 #define XBR0_URT0E__BMASK     0x01 ///< UART0 I/O Output Enable                        
           =4 #define XBR0_URT0E__SHIFT     0x00 ///< UART0 I/O Output Enable                        
           =4 #define XBR0_URT0E__DISABLED  0x00 ///< UART0 I/O unavailable at Port pin.             
           =4 #define XBR0_URT0E__ENABLED   0x01 ///< UART0 TX, RX routed to Port pins P0.4 and P0.5.
           =4                                                                                        
           =4 #define XBR0_SPI0E__BMASK     0x02 ///< SPI I/O Enable                                 
           =4 #define XBR0_SPI0E__SHIFT     0x01 ///< SPI I/O Enable                                 
           =4 #define XBR0_SPI0E__DISABLED  0x00 ///< SPI I/O unavailable at Port pins.              
           =4 #define XBR0_SPI0E__ENABLED   0x02 ///< SPI I/O routed to Port pins. The SPI can be    
           =4                                    ///< assigned either 3 or 4 GPIO pins.              
           =4                                                                                        
           =4 #define XBR0_SMB0E__BMASK     0x04 ///< SMB0 I/O Enable                                
           =4 #define XBR0_SMB0E__SHIFT     0x02 ///< SMB0 I/O Enable                                
           =4 #define XBR0_SMB0E__DISABLED  0x00 ///< SMBus 0 I/O unavailable at Port pins.          
           =4 #define XBR0_SMB0E__ENABLED   0x04 ///< SMBus 0 I/O routed to Port pins.               
           =4                                                                                        
           =4 #define XBR0_SYSCKE__BMASK    0x08 ///< SYSCLK Output Enable                           
           =4 #define XBR0_SYSCKE__SHIFT    0x03 ///< SYSCLK Output Enable                           
           =4 #define XBR0_SYSCKE__DISABLED 0x00 ///< SYSCLK unavailable at Port pin.                
           =4 #define XBR0_SYSCKE__ENABLED  0x08 ///< SYSCLK output routed to Port pin.              
           =4                                                                                        
           =4 #define XBR0_CP0E__BMASK      0x10 ///< Comparator0 Output Enable                      
           =4 #define XBR0_CP0E__SHIFT      0x04 ///< Comparator0 Output Enable                      
           =4 #define XBR0_CP0E__DISABLED   0x00 ///< CP0 unavailable at Port pin.                   
           =4 #define XBR0_CP0E__ENABLED    0x10 ///< CP0 routed to Port pin.                        
           =4                                                                                        
           =4 #define XBR0_CP0AE__BMASK     0x20 ///< Comparator0 Asynchronous Output Enable         
           =4 #define XBR0_CP0AE__SHIFT     0x05 ///< Comparator0 Asynchronous Output Enable         
           =4 #define XBR0_CP0AE__DISABLED  0x00 ///< Asynchronous CP0 unavailable at Port pin.      
           =4 #define XBR0_CP0AE__ENABLED   0x20 ///< Asynchronous CP0 routed to Port pin.           
           =4                                                                                        
           =4 #define XBR0_CP1E__BMASK      0x40 ///< Comparator1 Output Enable                      
           =4 #define XBR0_CP1E__SHIFT      0x06 ///< Comparator1 Output Enable                      
           =4 #define XBR0_CP1E__DISABLED   0x00 ///< CP1 unavailable at Port pin.                   
           =4 #define XBR0_CP1E__ENABLED    0x40 ///< CP1 routed to Port pin.                        
           =4                                                                                        
           =4 #define XBR0_CP1AE__BMASK     0x80 ///< Comparator1 Asynchronous Output Enable         
           =4 #define XBR0_CP1AE__SHIFT     0x07 ///< Comparator1 Asynchronous Output Enable         
           =4 #define XBR0_CP1AE__DISABLED  0x00 ///< Asynchronous CP1 unavailable at Port pin.      
           =4 #define XBR0_CP1AE__ENABLED   0x80 ///< Asynchronous CP1 routed to Port pin.           
           =4                                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // XBR1 Enums (Port I/O Crossbar 1 @ 0xE2)
           =4 //------------------------------------------------------------------------------
           =4 #define XBR1_PCA0ME__FMASK                    0x07 ///< PCA Module I/O Enable                            
           =4 #define XBR1_PCA0ME__SHIFT                    0x00 ///< PCA Module I/O Enable                            
           =4 #define XBR1_PCA0ME__DISABLED                 0x00 ///< All PCA I/O unavailable at Port pins.            
           =4 #define XBR1_PCA0ME__CEX0                     0x01 ///< CEX0 routed to Port pin.                         
           =4 #define XBR1_PCA0ME__CEX0_CEX1                0x02 ///< CEX0, CEX1 routed to Port pins.                  
           =4 #define XBR1_PCA0ME__CEX0_CEX1_CEX2           0x03 ///< CEX0, CEX1, CEX2 routed to Port pins.            
           =4 #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3      0x04 ///< CEX0, CEX1, CEX2, CEX3 routed to Port pins.      
           =4 #define XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3_CEX4 0x05 ///< CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
           =4                                                                                                          
           =4 #define XBR1_ECIE__BMASK                      0x08 ///< PCA0 External Counter Input Enable               
           =4 #define XBR1_ECIE__SHIFT                      0x03 ///< PCA0 External Counter Input Enable               
           =4 #define XBR1_ECIE__DISABLED                   0x00 ///< ECI unavailable at Port pin.                     
           =4 #define XBR1_ECIE__ENABLED                    0x08 ///< ECI routed to Port pin.                          
           =4                                                                                                          
           =4 #define XBR1_T0E__BMASK                       0x10 ///< T0 Enable                                        
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 103 

           =4 #define XBR1_T0E__SHIFT                       0x04 ///< T0 Enable                                        
           =4 #define XBR1_T0E__DISABLED                    0x00 ///< T0 unavailable at Port pin.                      
           =4 #define XBR1_T0E__ENABLED                     0x10 ///< T0 routed to Port pin.                           
           =4                                                                                                          
           =4 #define XBR1_T1E__BMASK                       0x20 ///< T1 Enable                                        
           =4 #define XBR1_T1E__SHIFT                       0x05 ///< T1 Enable                                        
           =4 #define XBR1_T1E__DISABLED                    0x00 ///< T1 unavailable at Port pin.                      
           =4 #define XBR1_T1E__ENABLED                     0x20 ///< T1 routed to Port pin.                           
           =4                                                                                                          
           =4 #define XBR1_XBARE__BMASK                     0x40 ///< Crossbar Enable                                  
           =4 #define XBR1_XBARE__SHIFT                     0x06 ///< Crossbar Enable                                  
           =4 #define XBR1_XBARE__DISABLED                  0x00 ///< Crossbar disabled.                               
           =4 #define XBR1_XBARE__ENABLED                   0x40 ///< Crossbar enabled.                                
           =4                                                                                                          
           =4 #define XBR1_WEAKPUD__BMASK                   0x80 ///< Port I/O Weak Pullup Disable                     
           =4 #define XBR1_WEAKPUD__SHIFT                   0x07 ///< Port I/O Weak Pullup Disable                     
           =4 #define XBR1_WEAKPUD__PULL_UPS_ENABLED        0x00 ///< Weak Pullups enabled (except for Ports whose I/O 
           =4                                                    ///< are configured for analog mode).                 
           =4 #define XBR1_WEAKPUD__PULL_UPS_DISABLED       0x80 ///< Weak Pullups disabled.                           
           =4                                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // XBR2 Enums (Port I/O Crossbar 2 @ 0xE3)
           =4 //------------------------------------------------------------------------------
           =4 #define XBR2_URT1E__BMASK    0x01 ///< UART1 I/O Output Enable             
           =4 #define XBR2_URT1E__SHIFT    0x00 ///< UART1 I/O Output Enable             
           =4 #define XBR2_URT1E__DISABLED 0x00 ///< UART1 I/O unavailable at Port pin.  
           =4 #define XBR2_URT1E__ENABLED  0x01 ///< UART1 TX, RX routed to Port pins.   
           =4                                                                            
           =4 #define XBR2_SMB1E__BMASK    0x02 ///< SMBus1 I/O Enable                   
           =4 #define XBR2_SMB1E__SHIFT    0x01 ///< SMBus1 I/O Enable                   
           =4 #define XBR2_SMB1E__DISABLED 0x00 ///< SMBus1 I/O unavailable at Port pins.
           =4 #define XBR2_SMB1E__ENABLED  0x02 ///< SMBus1 I/O routed to Port pins.     
           =4                                                                            
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPH0 Enums (PCA Channel 0 Capture Module High Byte @ 0xFC)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPH0_PCA0CPH0__FMASK 0xFF ///< PCA Channel 0 Capture Module High Byte
           =4 #define PCA0CPH0_PCA0CPH0__SHIFT 0x00 ///< PCA Channel 0 Capture Module High Byte
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPL0 Enums (PCA Channel 0 Capture Module Low Byte @ 0xFB)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPL0_PCA0CPL0__FMASK 0xFF ///< PCA Channel 0 Capture Module Low Byte
           =4 #define PCA0CPL0_PCA0CPL0__SHIFT 0x00 ///< PCA Channel 0 Capture Module Low Byte
           =4                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPM0 Enums (PCA Channel 0 Capture/Compare Mode @ 0xDA)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPM0_ECCF__BMASK    0x01 ///< Channel 0 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM0_ECCF__SHIFT    0x00 ///< Channel 0 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM0_ECCF__DISABLED 0x00 ///< Disable CCF0 interrupts.                       
           =4 #define PCA0CPM0_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =4                                      ///< when CCF0 is set.                              
           =4                                                                                          
           =4 #define PCA0CPM0_PWM__BMASK     0x02 ///< Channel 0 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM0_PWM__SHIFT     0x01 ///< Channel 0 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM0_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =4 #define PCA0CPM0_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =4                                                                                          
           =4 #define PCA0CPM0_TOG__BMASK     0x04 ///< Channel 0 Toggle Function Enable               
           =4 #define PCA0CPM0_TOG__SHIFT     0x02 ///< Channel 0 Toggle Function Enable               
           =4 #define PCA0CPM0_TOG__DISABLED  0x00 ///< Disable toggle function.                       
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 104 

           =4 #define PCA0CPM0_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =4                                                                                          
           =4 #define PCA0CPM0_MAT__BMASK     0x08 ///< Channel 0 Match Function Enable                
           =4 #define PCA0CPM0_MAT__SHIFT     0x03 ///< Channel 0 Match Function Enable                
           =4 #define PCA0CPM0_MAT__DISABLED  0x00 ///< Disable match function.                        
           =4 #define PCA0CPM0_MAT__ENABLED   0x08 ///< Enable match function.                         
           =4                                                                                          
           =4 #define PCA0CPM0_CAPN__BMASK    0x10 ///< Channel 0 Capture Negative Function Enable     
           =4 #define PCA0CPM0_CAPN__SHIFT    0x04 ///< Channel 0 Capture Negative Function Enable     
           =4 #define PCA0CPM0_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =4 #define PCA0CPM0_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM0_CAPP__BMASK    0x20 ///< Channel 0 Capture Positive Function Enable     
           =4 #define PCA0CPM0_CAPP__SHIFT    0x05 ///< Channel 0 Capture Positive Function Enable     
           =4 #define PCA0CPM0_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =4 #define PCA0CPM0_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM0_ECOM__BMASK    0x40 ///< Channel 0 Comparator Function Enable           
           =4 #define PCA0CPM0_ECOM__SHIFT    0x06 ///< Channel 0 Comparator Function Enable           
           =4 #define PCA0CPM0_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =4 #define PCA0CPM0_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =4                                                                                          
           =4 #define PCA0CPM0_PWM16__BMASK   0x80 ///< Channel 0 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM0_PWM16__SHIFT   0x07 ///< Channel 0 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM0_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =4 #define PCA0CPM0_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPH1 Enums (PCA Channel 1 Capture Module High Byte @ 0xEA)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPH1_PCA0CPH1__FMASK 0xFF ///< PCA Channel 1 Capture Module High Byte
           =4 #define PCA0CPH1_PCA0CPH1__SHIFT 0x00 ///< PCA Channel 1 Capture Module High Byte
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPL1 Enums (PCA Channel 1 Capture Module Low Byte @ 0xE9)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPL1_PCA0CPL1__FMASK 0xFF ///< PCA Channel 1 Capture Module Low Byte
           =4 #define PCA0CPL1_PCA0CPL1__SHIFT 0x00 ///< PCA Channel 1 Capture Module Low Byte
           =4                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPM1 Enums (PCA Channel 1 Capture/Compare Mode @ 0xDB)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPM1_ECCF__BMASK    0x01 ///< Channel 1 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM1_ECCF__SHIFT    0x00 ///< Channel 1 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM1_ECCF__DISABLED 0x00 ///< Disable CCF1 interrupts.                       
           =4 #define PCA0CPM1_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =4                                      ///< when CCF1 is set.                              
           =4                                                                                          
           =4 #define PCA0CPM1_PWM__BMASK     0x02 ///< Channel 1 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM1_PWM__SHIFT     0x01 ///< Channel 1 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM1_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =4 #define PCA0CPM1_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =4                                                                                          
           =4 #define PCA0CPM1_TOG__BMASK     0x04 ///< Channel 1 Toggle Function Enable               
           =4 #define PCA0CPM1_TOG__SHIFT     0x02 ///< Channel 1 Toggle Function Enable               
           =4 #define PCA0CPM1_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =4 #define PCA0CPM1_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =4                                                                                          
           =4 #define PCA0CPM1_MAT__BMASK     0x08 ///< Channel 1 Match Function Enable                
           =4 #define PCA0CPM1_MAT__SHIFT     0x03 ///< Channel 1 Match Function Enable                
           =4 #define PCA0CPM1_MAT__DISABLED  0x00 ///< Disable match function.                        
           =4 #define PCA0CPM1_MAT__ENABLED   0x08 ///< Enable match function.                         
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 105 

           =4                                                                                          
           =4 #define PCA0CPM1_CAPN__BMASK    0x10 ///< Channel 1 Capture Negative Function Enable     
           =4 #define PCA0CPM1_CAPN__SHIFT    0x04 ///< Channel 1 Capture Negative Function Enable     
           =4 #define PCA0CPM1_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =4 #define PCA0CPM1_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM1_CAPP__BMASK    0x20 ///< Channel 1 Capture Positive Function Enable     
           =4 #define PCA0CPM1_CAPP__SHIFT    0x05 ///< Channel 1 Capture Positive Function Enable     
           =4 #define PCA0CPM1_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =4 #define PCA0CPM1_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM1_ECOM__BMASK    0x40 ///< Channel 1 Comparator Function Enable           
           =4 #define PCA0CPM1_ECOM__SHIFT    0x06 ///< Channel 1 Comparator Function Enable           
           =4 #define PCA0CPM1_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =4 #define PCA0CPM1_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =4                                                                                          
           =4 #define PCA0CPM1_PWM16__BMASK   0x80 ///< Channel 1 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM1_PWM16__SHIFT   0x07 ///< Channel 1 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM1_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =4 #define PCA0CPM1_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPH2 Enums (PCA Channel 2 Capture Module High Byte @ 0xEC)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPH2_PCA0CPH2__FMASK 0xFF ///< PCA Channel 2 Capture Module High Byte
           =4 #define PCA0CPH2_PCA0CPH2__SHIFT 0x00 ///< PCA Channel 2 Capture Module High Byte
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPL2 Enums (PCA Channel 2 Capture Module Low Byte @ 0xEB)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPL2_PCA0CPL2__FMASK 0xFF ///< PCA Channel 2 Capture Module Low Byte
           =4 #define PCA0CPL2_PCA0CPL2__SHIFT 0x00 ///< PCA Channel 2 Capture Module Low Byte
           =4                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPM2 Enums (PCA Channel 2 Capture/Compare Mode @ 0xDC)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPM2_ECCF__BMASK    0x01 ///< Channel 2 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM2_ECCF__SHIFT    0x00 ///< Channel 2 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM2_ECCF__DISABLED 0x00 ///< Disable CCF2 interrupts.                       
           =4 #define PCA0CPM2_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =4                                      ///< when CCF2 is set.                              
           =4                                                                                          
           =4 #define PCA0CPM2_PWM__BMASK     0x02 ///< Channel 2 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM2_PWM__SHIFT     0x01 ///< Channel 2 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM2_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =4 #define PCA0CPM2_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =4                                                                                          
           =4 #define PCA0CPM2_TOG__BMASK     0x04 ///< Channel 2 Toggle Function Enable               
           =4 #define PCA0CPM2_TOG__SHIFT     0x02 ///< Channel 2 Toggle Function Enable               
           =4 #define PCA0CPM2_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =4 #define PCA0CPM2_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =4                                                                                          
           =4 #define PCA0CPM2_MAT__BMASK     0x08 ///< Channel 2 Match Function Enable                
           =4 #define PCA0CPM2_MAT__SHIFT     0x03 ///< Channel 2 Match Function Enable                
           =4 #define PCA0CPM2_MAT__DISABLED  0x00 ///< Disable match function.                        
           =4 #define PCA0CPM2_MAT__ENABLED   0x08 ///< Enable match function.                         
           =4                                                                                          
           =4 #define PCA0CPM2_CAPN__BMASK    0x10 ///< Channel 2 Capture Negative Function Enable     
           =4 #define PCA0CPM2_CAPN__SHIFT    0x04 ///< Channel 2 Capture Negative Function Enable     
           =4 #define PCA0CPM2_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =4 #define PCA0CPM2_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =4                                                                                          
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 106 

           =4 #define PCA0CPM2_CAPP__BMASK    0x20 ///< Channel 2 Capture Positive Function Enable     
           =4 #define PCA0CPM2_CAPP__SHIFT    0x05 ///< Channel 2 Capture Positive Function Enable     
           =4 #define PCA0CPM2_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =4 #define PCA0CPM2_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM2_ECOM__BMASK    0x40 ///< Channel 2 Comparator Function Enable           
           =4 #define PCA0CPM2_ECOM__SHIFT    0x06 ///< Channel 2 Comparator Function Enable           
           =4 #define PCA0CPM2_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =4 #define PCA0CPM2_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =4                                                                                          
           =4 #define PCA0CPM2_PWM16__BMASK   0x80 ///< Channel 2 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM2_PWM16__SHIFT   0x07 ///< Channel 2 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM2_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =4 #define PCA0CPM2_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPH3 Enums (PCA Channel 3 Capture Module High Byte @ 0xEE)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPH3_PCA0CPH3__FMASK 0xFF ///< PCA Channel 3 Capture Module High Byte
           =4 #define PCA0CPH3_PCA0CPH3__SHIFT 0x00 ///< PCA Channel 3 Capture Module High Byte
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPL3 Enums (PCA Channel 3 Capture Module Low Byte @ 0xED)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPL3_PCA0CPL3__FMASK 0xFF ///< PCA Channel 3 Capture Module Low Byte
           =4 #define PCA0CPL3_PCA0CPL3__SHIFT 0x00 ///< PCA Channel 3 Capture Module Low Byte
           =4                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPM3 Enums (PCA Channel 3 Capture/Compare Mode @ 0xDD)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPM3_ECCF__BMASK    0x01 ///< Channel 3 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM3_ECCF__SHIFT    0x00 ///< Channel 3 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM3_ECCF__DISABLED 0x00 ///< Disable CCF3 interrupts.                       
           =4 #define PCA0CPM3_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =4                                      ///< when CCF3 is set.                              
           =4                                                                                          
           =4 #define PCA0CPM3_PWM__BMASK     0x02 ///< Channel 3 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM3_PWM__SHIFT     0x01 ///< Channel 3 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM3_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =4 #define PCA0CPM3_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =4                                                                                          
           =4 #define PCA0CPM3_TOG__BMASK     0x04 ///< Channel 3 Toggle Function Enable               
           =4 #define PCA0CPM3_TOG__SHIFT     0x02 ///< Channel 3 Toggle Function Enable               
           =4 #define PCA0CPM3_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =4 #define PCA0CPM3_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =4                                                                                          
           =4 #define PCA0CPM3_MAT__BMASK     0x08 ///< Channel 3 Match Function Enable                
           =4 #define PCA0CPM3_MAT__SHIFT     0x03 ///< Channel 3 Match Function Enable                
           =4 #define PCA0CPM3_MAT__DISABLED  0x00 ///< Disable match function.                        
           =4 #define PCA0CPM3_MAT__ENABLED   0x08 ///< Enable match function.                         
           =4                                                                                          
           =4 #define PCA0CPM3_CAPN__BMASK    0x10 ///< Channel 3 Capture Negative Function Enable     
           =4 #define PCA0CPM3_CAPN__SHIFT    0x04 ///< Channel 3 Capture Negative Function Enable     
           =4 #define PCA0CPM3_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =4 #define PCA0CPM3_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM3_CAPP__BMASK    0x20 ///< Channel 3 Capture Positive Function Enable     
           =4 #define PCA0CPM3_CAPP__SHIFT    0x05 ///< Channel 3 Capture Positive Function Enable     
           =4 #define PCA0CPM3_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =4 #define PCA0CPM3_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM3_ECOM__BMASK    0x40 ///< Channel 3 Comparator Function Enable           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 107 

           =4 #define PCA0CPM3_ECOM__SHIFT    0x06 ///< Channel 3 Comparator Function Enable           
           =4 #define PCA0CPM3_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =4 #define PCA0CPM3_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =4                                                                                          
           =4 #define PCA0CPM3_PWM16__BMASK   0x80 ///< Channel 3 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM3_PWM16__SHIFT   0x07 ///< Channel 3 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM3_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =4 #define PCA0CPM3_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPH4 Enums (PCA Channel 4 Capture Module High Byte @ 0xFE)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPH4_PCA0CPH4__FMASK 0xFF ///< PCA Channel 4 Capture Module High Byte
           =4 #define PCA0CPH4_PCA0CPH4__SHIFT 0x00 ///< PCA Channel 4 Capture Module High Byte
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPL4 Enums (PCA Channel 4 Capture Module Low Byte @ 0xFD)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPL4_PCA0CPL4__FMASK 0xFF ///< PCA Channel 4 Capture Module Low Byte
           =4 #define PCA0CPL4_PCA0CPL4__SHIFT 0x00 ///< PCA Channel 4 Capture Module Low Byte
           =4                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CPM4 Enums (PCA Channel 4 Capture/Compare Mode @ 0xDE)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CPM4_ECCF__BMASK    0x01 ///< Channel 4 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM4_ECCF__SHIFT    0x00 ///< Channel 4 Capture/Compare Flag Interrupt Enable
           =4 #define PCA0CPM4_ECCF__DISABLED 0x00 ///< Disable CCF4 interrupts.                       
           =4 #define PCA0CPM4_ECCF__ENABLED  0x01 ///< Enable a Capture/Compare Flag interrupt request
           =4                                      ///< when CCF4 is set.                              
           =4                                                                                          
           =4 #define PCA0CPM4_PWM__BMASK     0x02 ///< Channel 4 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM4_PWM__SHIFT     0x01 ///< Channel 4 Pulse Width Modulation Mode Enable   
           =4 #define PCA0CPM4_PWM__DISABLED  0x00 ///< Disable PWM function.                          
           =4 #define PCA0CPM4_PWM__ENABLED   0x02 ///< Enable PWM function.                           
           =4                                                                                          
           =4 #define PCA0CPM4_TOG__BMASK     0x04 ///< Channel 4 Toggle Function Enable               
           =4 #define PCA0CPM4_TOG__SHIFT     0x02 ///< Channel 4 Toggle Function Enable               
           =4 #define PCA0CPM4_TOG__DISABLED  0x00 ///< Disable toggle function.                       
           =4 #define PCA0CPM4_TOG__ENABLED   0x04 ///< Enable toggle function.                        
           =4                                                                                          
           =4 #define PCA0CPM4_MAT__BMASK     0x08 ///< Channel 4 Match Function Enable                
           =4 #define PCA0CPM4_MAT__SHIFT     0x03 ///< Channel 4 Match Function Enable                
           =4 #define PCA0CPM4_MAT__DISABLED  0x00 ///< Disable match function.                        
           =4 #define PCA0CPM4_MAT__ENABLED   0x08 ///< Enable match function.                         
           =4                                                                                          
           =4 #define PCA0CPM4_CAPN__BMASK    0x10 ///< Channel 4 Capture Negative Function Enable     
           =4 #define PCA0CPM4_CAPN__SHIFT    0x04 ///< Channel 4 Capture Negative Function Enable     
           =4 #define PCA0CPM4_CAPN__DISABLED 0x00 ///< Disable negative edge capture.                 
           =4 #define PCA0CPM4_CAPN__ENABLED  0x10 ///< Enable negative edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM4_CAPP__BMASK    0x20 ///< Channel 4 Capture Positive Function Enable     
           =4 #define PCA0CPM4_CAPP__SHIFT    0x05 ///< Channel 4 Capture Positive Function Enable     
           =4 #define PCA0CPM4_CAPP__DISABLED 0x00 ///< Disable positive edge capture.                 
           =4 #define PCA0CPM4_CAPP__ENABLED  0x20 ///< Enable positive edge capture.                  
           =4                                                                                          
           =4 #define PCA0CPM4_ECOM__BMASK    0x40 ///< Channel 4 Comparator Function Enable           
           =4 #define PCA0CPM4_ECOM__SHIFT    0x06 ///< Channel 4 Comparator Function Enable           
           =4 #define PCA0CPM4_ECOM__DISABLED 0x00 ///< Disable comparator function.                   
           =4 #define PCA0CPM4_ECOM__ENABLED  0x40 ///< Enable comparator function.                    
           =4                                                                                          
           =4 #define PCA0CPM4_PWM16__BMASK   0x80 ///< Channel 4 16-bit Pulse Width Modulation Enable 
           =4 #define PCA0CPM4_PWM16__SHIFT   0x07 ///< Channel 4 16-bit Pulse Width Modulation Enable 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 108 

           =4 #define PCA0CPM4_PWM16__8_BIT   0x00 ///< 8-bit PWM selected.                            
           =4 #define PCA0CPM4_PWM16__16_BIT  0x80 ///< 16-bit PWM selected.                           
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // PCA0CN0 Enums (PCA Control 0 @ 0xD8)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0CN0_CCF0__BMASK   0x01 ///< PCA Module 0 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF0__SHIFT   0x00 ///< PCA Module 0 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF0__NOT_SET 0x00 ///< A match or capture did not occur on channel 0.
           =4 #define PCA0CN0_CCF0__SET     0x01 ///< A match or capture occurred on channel 0.     
           =4                                                                                       
           =4 #define PCA0CN0_CCF1__BMASK   0x02 ///< PCA Module 1 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF1__SHIFT   0x01 ///< PCA Module 1 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF1__NOT_SET 0x00 ///< A match or capture did not occur on channel 1.
           =4 #define PCA0CN0_CCF1__SET     0x02 ///< A match or capture occurred on channel 1.     
           =4                                                                                       
           =4 #define PCA0CN0_CCF2__BMASK   0x04 ///< PCA Module 2 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF2__SHIFT   0x02 ///< PCA Module 2 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF2__NOT_SET 0x00 ///< A match or capture did not occur on channel 2.
           =4 #define PCA0CN0_CCF2__SET     0x04 ///< A match or capture occurred on channel 2.     
           =4                                                                                       
           =4 #define PCA0CN0_CCF3__BMASK   0x08 ///< PCA Module 3 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF3__SHIFT   0x03 ///< PCA Module 3 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF3__NOT_SET 0x00 ///< A match or capture did not occur on channel 3.
           =4 #define PCA0CN0_CCF3__SET     0x08 ///< A match or capture occurred on channel 3.     
           =4                                                                                       
           =4 #define PCA0CN0_CCF4__BMASK   0x10 ///< PCA Module 4 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF4__SHIFT   0x04 ///< PCA Module 4 Capture/Compare Flag             
           =4 #define PCA0CN0_CCF4__NOT_SET 0x00 ///< A match or capture did not occur on channel 4.
           =4 #define PCA0CN0_CCF4__SET     0x10 ///< A match or capture occurred on channel 4.     
           =4                                                                                       
           =4 #define PCA0CN0_CR__BMASK     0x40 ///< PCA Counter/Timer Run Control                 
           =4 #define PCA0CN0_CR__SHIFT     0x06 ///< PCA Counter/Timer Run Control                 
           =4 #define PCA0CN0_CR__STOP      0x00 ///< Stop the PCA Counter/Timer.                   
           =4 #define PCA0CN0_CR__RUN       0x40 ///< Start the PCA Counter/Timer running.          
           =4                                                                                       
           =4 #define PCA0CN0_CF__BMASK     0x80 ///< PCA Counter/Timer Overflow Flag               
           =4 #define PCA0CN0_CF__SHIFT     0x07 ///< PCA Counter/Timer Overflow Flag               
           =4 #define PCA0CN0_CF__NOT_SET   0x00 ///< The PCA counter/timer did not overflow.       
           =4 #define PCA0CN0_CF__SET       0x80 ///< The PCA counter/timer overflowed.             
           =4                                                                                       
           =4 //------------------------------------------------------------------------------
           =4 // PCA0H Enums (PCA Counter/Timer High Byte @ 0xFA)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0H_PCA0H__FMASK 0xFF ///< PCA Counter/Timer High Byte
           =4 #define PCA0H_PCA0H__SHIFT 0x00 ///< PCA Counter/Timer High Byte
           =4                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // PCA0L Enums (PCA Counter/Timer Low Byte @ 0xF9)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0L_PCA0L__FMASK 0xFF ///< PCA Counter/Timer Low Byte
           =4 #define PCA0L_PCA0L__SHIFT 0x00 ///< PCA Counter/Timer Low Byte
           =4                                                                
           =4 //------------------------------------------------------------------------------
           =4 // PCA0MD Enums (PCA Mode @ 0xD9)
           =4 //------------------------------------------------------------------------------
           =4 #define PCA0MD_ECF__BMASK            0x01 ///< PCA Counter/Timer Overflow Interrupt Enable       
           =4 #define PCA0MD_ECF__SHIFT            0x00 ///< PCA Counter/Timer Overflow Interrupt Enable       
           =4 #define PCA0MD_ECF__OVF_INT_DISABLED 0x00 ///< Disable the CF interrupt.                         
           =4 #define PCA0MD_ECF__OVF_INT_ENABLED  0x01 ///< Enable a PCA Counter/Timer Overflow interrupt     
           =4                                           ///< request when CF is set.                           
           =4                                                                                                  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 109 

           =4 #define PCA0MD_CPS__FMASK            0x0E ///< PCA Counter/Timer Pulse Select                    
           =4 #define PCA0MD_CPS__SHIFT            0x01 ///< PCA Counter/Timer Pulse Select                    
           =4 #define PCA0MD_CPS__SYSCLK_DIV_12    0x00 ///< System clock divided by 12.                       
           =4 #define PCA0MD_CPS__SYSCLK_DIV_4     0x02 ///< System clock divided by 4.                        
           =4 #define PCA0MD_CPS__T0_OVERFLOW      0x04 ///< Timer 0 overflow.                                 
           =4 #define PCA0MD_CPS__ECI              0x06 ///< High-to-low transitions on ECI (max rate = system 
           =4                                           ///< clock divided by 4).                              
           =4 #define PCA0MD_CPS__SYSCLK           0x08 ///< System clock.                                     
           =4 #define PCA0MD_CPS__EXTOSC_DIV_8     0x0A ///< External clock divided by 8 (synchronized with the
           =4                                           ///< system clock).                                    
           =4                                                                                                  
           =4 #define PCA0MD_WDLCK__BMASK          0x20 ///< Watchdog Timer Lock                               
           =4 #define PCA0MD_WDLCK__SHIFT          0x05 ///< Watchdog Timer Lock                               
           =4 #define PCA0MD_WDLCK__UNLOCKED       0x00 ///< Watchdog Timer Enable unlocked.                   
           =4 #define PCA0MD_WDLCK__LOCKED         0x20 ///< Watchdog Timer Enable locked.                     
           =4                                                                                                  
           =4 #define PCA0MD_WDTE__BMASK           0x40 ///< Watchdog Timer Enable                             
           =4 #define PCA0MD_WDTE__SHIFT           0x06 ///< Watchdog Timer Enable                             
           =4 #define PCA0MD_WDTE__DISABLED        0x00 ///< Disable Watchdog Timer.                           
           =4 #define PCA0MD_WDTE__ENABLED         0x40 ///< Enable PCA Module 4 as the Watchdog Timer.        
           =4                                                                                                  
           =4 #define PCA0MD_CIDL__BMASK           0x80 ///< PCA Counter/Timer Idle Control                    
           =4 #define PCA0MD_CIDL__SHIFT           0x07 ///< PCA Counter/Timer Idle Control                    
           =4 #define PCA0MD_CIDL__NORMAL          0x00 ///< PCA continues to function normally while the      
           =4                                           ///< system controller is in Idle Mode.                
           =4 #define PCA0MD_CIDL__SUSPEND         0x80 ///< PCA operation is suspended while the system       
           =4                                           ///< controller is in Idle Mode.                       
           =4                                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // PCON0 Enums (Power Control @ 0x87)
           =4 //------------------------------------------------------------------------------
           =4 #define PCON0_IDLE__BMASK  0x01 ///< Idle Mode Select                                
           =4 #define PCON0_IDLE__SHIFT  0x00 ///< Idle Mode Select                                
           =4 #define PCON0_IDLE__NORMAL 0x00 ///< Idle mode not activated.                        
           =4 #define PCON0_IDLE__IDLE   0x01 ///< CPU goes into Idle mode (shuts off clock to CPU,
           =4                                 ///< but clocks to enabled peripherals are still     
           =4                                 ///< active).                                        
           =4                                                                                      
           =4 #define PCON0_STOP__BMASK  0x02 ///< Stop Mode Select                                
           =4 #define PCON0_STOP__SHIFT  0x01 ///< Stop Mode Select                                
           =4 #define PCON0_STOP__NORMAL 0x00 ///< Stop mode not activated.                        
           =4 #define PCON0_STOP__STOP   0x02 ///< CPU goes into Stop mode (internal oscillator    
           =4                                 ///< stopped).                                       
           =4                                                                                      
           =4 #define PCON0_GF0__BMASK   0x04 ///< General Purpose Flag 0                          
           =4 #define PCON0_GF0__SHIFT   0x02 ///< General Purpose Flag 0                          
           =4 #define PCON0_GF0__NOT_SET 0x00 ///< The GF0 flag is not set. Clear the GF0 flag.    
           =4 #define PCON0_GF0__SET     0x04 ///< The GF0 flag is set. Set the GF0 flag.          
           =4                                                                                      
           =4 #define PCON0_GF1__BMASK   0x08 ///< General Purpose Flag 1                          
           =4 #define PCON0_GF1__SHIFT   0x03 ///< General Purpose Flag 1                          
           =4 #define PCON0_GF1__NOT_SET 0x00 ///< The GF1 flag is not set. Clear the GF1 flag.    
           =4 #define PCON0_GF1__SET     0x08 ///< The GF1 flag is set. Set the GF1 flag.          
           =4                                                                                      
           =4 #define PCON0_GF2__BMASK   0x10 ///< General Purpose Flag 2                          
           =4 #define PCON0_GF2__SHIFT   0x04 ///< General Purpose Flag 2                          
           =4 #define PCON0_GF2__NOT_SET 0x00 ///< The GF2 flag is not set. Clear the GF2 flag.    
           =4 #define PCON0_GF2__SET     0x10 ///< The GF2 flag is set. Set the GF2 flag.          
           =4                                                                                      
           =4 #define PCON0_GF3__BMASK   0x20 ///< General Purpose Flag 3                          
           =4 #define PCON0_GF3__SHIFT   0x05 ///< General Purpose Flag 3                          
           =4 #define PCON0_GF3__NOT_SET 0x00 ///< The GF3 flag is not set. Clear the GF3 flag.    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 110 

           =4 #define PCON0_GF3__SET     0x20 ///< The GF3 flag is set. Set the GF3 flag.          
           =4                                                                                      
           =4 #define PCON0_GF4__BMASK   0x40 ///< General Purpose Flag 4                          
           =4 #define PCON0_GF4__SHIFT   0x06 ///< General Purpose Flag 4                          
           =4 #define PCON0_GF4__NOT_SET 0x00 ///< The GF4 flag is not set. Clear the GF4 flag.    
           =4 #define PCON0_GF4__SET     0x40 ///< The GF4 flag is set. Set the GF4 flag.          
           =4                                                                                      
           =4 #define PCON0_GF5__BMASK   0x80 ///< General Purpose Flag 5                          
           =4 #define PCON0_GF5__SHIFT   0x07 ///< General Purpose Flag 5                          
           =4 #define PCON0_GF5__NOT_SET 0x00 ///< The GF5 flag is not set. Clear the GF5 flag.    
           =4 #define PCON0_GF5__SET     0x80 ///< The GF5 flag is set. Set the GF5 flag.          
           =4                                                                                      
           =4 //------------------------------------------------------------------------------
           =4 // P0 Enums (Port 0 Pin Latch @ 0x80)
           =4 //------------------------------------------------------------------------------
           =4 #define P0_B0__BMASK 0x01 ///< Port 0 Bit 0 Latch                            
           =4 #define P0_B0__SHIFT 0x00 ///< Port 0 Bit 0 Latch                            
           =4 #define P0_B0__LOW   0x00 ///< P0.0 is low. Set P0.0 to drive low.           
           =4 #define P0_B0__HIGH  0x01 ///< P0.0 is high. Set P0.0 to drive or float high.
           =4                                                                              
           =4 #define P0_B1__BMASK 0x02 ///< Port 0 Bit 1 Latch                            
           =4 #define P0_B1__SHIFT 0x01 ///< Port 0 Bit 1 Latch                            
           =4 #define P0_B1__LOW   0x00 ///< P0.1 is low. Set P0.1 to drive low.           
           =4 #define P0_B1__HIGH  0x02 ///< P0.1 is high. Set P0.1 to drive or float high.
           =4                                                                              
           =4 #define P0_B2__BMASK 0x04 ///< Port 0 Bit 2 Latch                            
           =4 #define P0_B2__SHIFT 0x02 ///< Port 0 Bit 2 Latch                            
           =4 #define P0_B2__LOW   0x00 ///< P0.2 is low. Set P0.2 to drive low.           
           =4 #define P0_B2__HIGH  0x04 ///< P0.2 is high. Set P0.2 to drive or float high.
           =4                                                                              
           =4 #define P0_B3__BMASK 0x08 ///< Port 0 Bit 3 Latch                            
           =4 #define P0_B3__SHIFT 0x03 ///< Port 0 Bit 3 Latch                            
           =4 #define P0_B3__LOW   0x00 ///< P0.3 is low. Set P0.3 to drive low.           
           =4 #define P0_B3__HIGH  0x08 ///< P0.3 is high. Set P0.3 to drive or float high.
           =4                                                                              
           =4 #define P0_B4__BMASK 0x10 ///< Port 0 Bit 4 Latch                            
           =4 #define P0_B4__SHIFT 0x04 ///< Port 0 Bit 4 Latch                            
           =4 #define P0_B4__LOW   0x00 ///< P0.4 is low. Set P0.4 to drive low.           
           =4 #define P0_B4__HIGH  0x10 ///< P0.4 is high. Set P0.4 to drive or float high.
           =4                                                                              
           =4 #define P0_B5__BMASK 0x20 ///< Port 0 Bit 5 Latch                            
           =4 #define P0_B5__SHIFT 0x05 ///< Port 0 Bit 5 Latch                            
           =4 #define P0_B5__LOW   0x00 ///< P0.5 is low. Set P0.5 to drive low.           
           =4 #define P0_B5__HIGH  0x20 ///< P0.5 is high. Set P0.5 to drive or float high.
           =4                                                                              
           =4 #define P0_B6__BMASK 0x40 ///< Port 0 Bit 6 Latch                            
           =4 #define P0_B6__SHIFT 0x06 ///< Port 0 Bit 6 Latch                            
           =4 #define P0_B6__LOW   0x00 ///< P0.6 is low. Set P0.6 to drive low.           
           =4 #define P0_B6__HIGH  0x40 ///< P0.6 is high. Set P0.6 to drive or float high.
           =4                                                                              
           =4 #define P0_B7__BMASK 0x80 ///< Port 0 Bit 7 Latch                            
           =4 #define P0_B7__SHIFT 0x07 ///< Port 0 Bit 7 Latch                            
           =4 #define P0_B7__LOW   0x00 ///< P0.7 is low. Set P0.7 to drive low.           
           =4 #define P0_B7__HIGH  0x80 ///< P0.7 is high. Set P0.7 to drive or float high.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P0MDIN Enums (Port 0 Input Mode @ 0xF1)
           =4 //------------------------------------------------------------------------------
           =4 #define P0MDIN_B0__BMASK   0x01 ///< Port 0 Bit 0 Input Mode                 
           =4 #define P0MDIN_B0__SHIFT   0x00 ///< Port 0 Bit 0 Input Mode                 
           =4 #define P0MDIN_B0__ANALOG  0x00 ///< P0.0 pin is configured for analog mode. 
           =4 #define P0MDIN_B0__DIGITAL 0x01 ///< P0.0 pin is configured for digital mode.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 111 

           =4                                                                              
           =4 #define P0MDIN_B1__BMASK   0x02 ///< Port 0 Bit 1 Input Mode                 
           =4 #define P0MDIN_B1__SHIFT   0x01 ///< Port 0 Bit 1 Input Mode                 
           =4 #define P0MDIN_B1__ANALOG  0x00 ///< P0.1 pin is configured for analog mode. 
           =4 #define P0MDIN_B1__DIGITAL 0x02 ///< P0.1 pin is configured for digital mode.
           =4                                                                              
           =4 #define P0MDIN_B2__BMASK   0x04 ///< Port 0 Bit 2 Input Mode                 
           =4 #define P0MDIN_B2__SHIFT   0x02 ///< Port 0 Bit 2 Input Mode                 
           =4 #define P0MDIN_B2__ANALOG  0x00 ///< P0.2 pin is configured for analog mode. 
           =4 #define P0MDIN_B2__DIGITAL 0x04 ///< P0.2 pin is configured for digital mode.
           =4                                                                              
           =4 #define P0MDIN_B3__BMASK   0x08 ///< Port 0 Bit 3 Input Mode                 
           =4 #define P0MDIN_B3__SHIFT   0x03 ///< Port 0 Bit 3 Input Mode                 
           =4 #define P0MDIN_B3__ANALOG  0x00 ///< P0.3 pin is configured for analog mode. 
           =4 #define P0MDIN_B3__DIGITAL 0x08 ///< P0.3 pin is configured for digital mode.
           =4                                                                              
           =4 #define P0MDIN_B4__BMASK   0x10 ///< Port 0 Bit 4 Input Mode                 
           =4 #define P0MDIN_B4__SHIFT   0x04 ///< Port 0 Bit 4 Input Mode                 
           =4 #define P0MDIN_B4__ANALOG  0x00 ///< P0.4 pin is configured for analog mode. 
           =4 #define P0MDIN_B4__DIGITAL 0x10 ///< P0.4 pin is configured for digital mode.
           =4                                                                              
           =4 #define P0MDIN_B5__BMASK   0x20 ///< Port 0 Bit 5 Input Mode                 
           =4 #define P0MDIN_B5__SHIFT   0x05 ///< Port 0 Bit 5 Input Mode                 
           =4 #define P0MDIN_B5__ANALOG  0x00 ///< P0.5 pin is configured for analog mode. 
           =4 #define P0MDIN_B5__DIGITAL 0x20 ///< P0.5 pin is configured for digital mode.
           =4                                                                              
           =4 #define P0MDIN_B6__BMASK   0x40 ///< Port 0 Bit 6 Input Mode                 
           =4 #define P0MDIN_B6__SHIFT   0x06 ///< Port 0 Bit 6 Input Mode                 
           =4 #define P0MDIN_B6__ANALOG  0x00 ///< P0.6 pin is configured for analog mode. 
           =4 #define P0MDIN_B6__DIGITAL 0x40 ///< P0.6 pin is configured for digital mode.
           =4                                                                              
           =4 #define P0MDIN_B7__BMASK   0x80 ///< Port 0 Bit 7 Input Mode                 
           =4 #define P0MDIN_B7__SHIFT   0x07 ///< Port 0 Bit 7 Input Mode                 
           =4 #define P0MDIN_B7__ANALOG  0x00 ///< P0.7 pin is configured for analog mode. 
           =4 #define P0MDIN_B7__DIGITAL 0x80 ///< P0.7 pin is configured for digital mode.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P0MDOUT Enums (Port 0 Output Mode @ 0xA4)
           =4 //------------------------------------------------------------------------------
           =4 #define P0MDOUT_B0__BMASK      0x01 ///< Port 0 Bit 0 Output Mode  
           =4 #define P0MDOUT_B0__SHIFT      0x00 ///< Port 0 Bit 0 Output Mode  
           =4 #define P0MDOUT_B0__OPEN_DRAIN 0x00 ///< P0.0 output is open-drain.
           =4 #define P0MDOUT_B0__PUSH_PULL  0x01 ///< P0.0 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B1__BMASK      0x02 ///< Port 0 Bit 1 Output Mode  
           =4 #define P0MDOUT_B1__SHIFT      0x01 ///< Port 0 Bit 1 Output Mode  
           =4 #define P0MDOUT_B1__OPEN_DRAIN 0x00 ///< P0.1 output is open-drain.
           =4 #define P0MDOUT_B1__PUSH_PULL  0x02 ///< P0.1 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B2__BMASK      0x04 ///< Port 0 Bit 2 Output Mode  
           =4 #define P0MDOUT_B2__SHIFT      0x02 ///< Port 0 Bit 2 Output Mode  
           =4 #define P0MDOUT_B2__OPEN_DRAIN 0x00 ///< P0.2 output is open-drain.
           =4 #define P0MDOUT_B2__PUSH_PULL  0x04 ///< P0.2 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B3__BMASK      0x08 ///< Port 0 Bit 3 Output Mode  
           =4 #define P0MDOUT_B3__SHIFT      0x03 ///< Port 0 Bit 3 Output Mode  
           =4 #define P0MDOUT_B3__OPEN_DRAIN 0x00 ///< P0.3 output is open-drain.
           =4 #define P0MDOUT_B3__PUSH_PULL  0x08 ///< P0.3 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B4__BMASK      0x10 ///< Port 0 Bit 4 Output Mode  
           =4 #define P0MDOUT_B4__SHIFT      0x04 ///< Port 0 Bit 4 Output Mode  
           =4 #define P0MDOUT_B4__OPEN_DRAIN 0x00 ///< P0.4 output is open-drain.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 112 

           =4 #define P0MDOUT_B4__PUSH_PULL  0x10 ///< P0.4 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B5__BMASK      0x20 ///< Port 0 Bit 5 Output Mode  
           =4 #define P0MDOUT_B5__SHIFT      0x05 ///< Port 0 Bit 5 Output Mode  
           =4 #define P0MDOUT_B5__OPEN_DRAIN 0x00 ///< P0.5 output is open-drain.
           =4 #define P0MDOUT_B5__PUSH_PULL  0x20 ///< P0.5 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B6__BMASK      0x40 ///< Port 0 Bit 6 Output Mode  
           =4 #define P0MDOUT_B6__SHIFT      0x06 ///< Port 0 Bit 6 Output Mode  
           =4 #define P0MDOUT_B6__OPEN_DRAIN 0x00 ///< P0.6 output is open-drain.
           =4 #define P0MDOUT_B6__PUSH_PULL  0x40 ///< P0.6 output is push-pull. 
           =4                                                                    
           =4 #define P0MDOUT_B7__BMASK      0x80 ///< Port 0 Bit 7 Output Mode  
           =4 #define P0MDOUT_B7__SHIFT      0x07 ///< Port 0 Bit 7 Output Mode  
           =4 #define P0MDOUT_B7__OPEN_DRAIN 0x00 ///< P0.7 output is open-drain.
           =4 #define P0MDOUT_B7__PUSH_PULL  0x80 ///< P0.7 output is push-pull. 
           =4                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // P0SKIP Enums (Port 0 Skip @ 0xD4)
           =4 //------------------------------------------------------------------------------
           =4 #define P0SKIP_B0__BMASK       0x01 ///< Port 0 Bit 0 Skip                       
           =4 #define P0SKIP_B0__SHIFT       0x00 ///< Port 0 Bit 0 Skip                       
           =4 #define P0SKIP_B0__NOT_SKIPPED 0x00 ///< P0.0 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B0__SKIPPED     0x01 ///< P0.0 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B1__BMASK       0x02 ///< Port 0 Bit 1 Skip                       
           =4 #define P0SKIP_B1__SHIFT       0x01 ///< Port 0 Bit 1 Skip                       
           =4 #define P0SKIP_B1__NOT_SKIPPED 0x00 ///< P0.1 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B1__SKIPPED     0x02 ///< P0.1 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B2__BMASK       0x04 ///< Port 0 Bit 2 Skip                       
           =4 #define P0SKIP_B2__SHIFT       0x02 ///< Port 0 Bit 2 Skip                       
           =4 #define P0SKIP_B2__NOT_SKIPPED 0x00 ///< P0.2 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B2__SKIPPED     0x04 ///< P0.2 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B3__BMASK       0x08 ///< Port 0 Bit 3 Skip                       
           =4 #define P0SKIP_B3__SHIFT       0x03 ///< Port 0 Bit 3 Skip                       
           =4 #define P0SKIP_B3__NOT_SKIPPED 0x00 ///< P0.3 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B3__SKIPPED     0x08 ///< P0.3 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B4__BMASK       0x10 ///< Port 0 Bit 4 Skip                       
           =4 #define P0SKIP_B4__SHIFT       0x04 ///< Port 0 Bit 4 Skip                       
           =4 #define P0SKIP_B4__NOT_SKIPPED 0x00 ///< P0.4 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B4__SKIPPED     0x10 ///< P0.4 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B5__BMASK       0x20 ///< Port 0 Bit 5 Skip                       
           =4 #define P0SKIP_B5__SHIFT       0x05 ///< Port 0 Bit 5 Skip                       
           =4 #define P0SKIP_B5__NOT_SKIPPED 0x00 ///< P0.5 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B5__SKIPPED     0x20 ///< P0.5 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B6__BMASK       0x40 ///< Port 0 Bit 6 Skip                       
           =4 #define P0SKIP_B6__SHIFT       0x06 ///< Port 0 Bit 6 Skip                       
           =4 #define P0SKIP_B6__NOT_SKIPPED 0x00 ///< P0.6 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B6__SKIPPED     0x40 ///< P0.6 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P0SKIP_B7__BMASK       0x80 ///< Port 0 Bit 7 Skip                       
           =4 #define P0SKIP_B7__SHIFT       0x07 ///< Port 0 Bit 7 Skip                       
           =4 #define P0SKIP_B7__NOT_SKIPPED 0x00 ///< P0.7 pin is not skipped by the crossbar.
           =4 #define P0SKIP_B7__SKIPPED     0x80 ///< P0.7 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // P1 Enums (Port 1 Pin Latch @ 0x90)
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 113 

           =4 //------------------------------------------------------------------------------
           =4 #define P1_B0__BMASK 0x01 ///< Port 1 Bit 0 Latch                            
           =4 #define P1_B0__SHIFT 0x00 ///< Port 1 Bit 0 Latch                            
           =4 #define P1_B0__LOW   0x00 ///< P1.0 is low. Set P1.0 to drive low.           
           =4 #define P1_B0__HIGH  0x01 ///< P1.0 is high. Set P1.0 to drive or float high.
           =4                                                                              
           =4 #define P1_B1__BMASK 0x02 ///< Port 1 Bit 1 Latch                            
           =4 #define P1_B1__SHIFT 0x01 ///< Port 1 Bit 1 Latch                            
           =4 #define P1_B1__LOW   0x00 ///< P1.1 is low. Set P1.1 to drive low.           
           =4 #define P1_B1__HIGH  0x02 ///< P1.1 is high. Set P1.1 to drive or float high.
           =4                                                                              
           =4 #define P1_B2__BMASK 0x04 ///< Port 1 Bit 2 Latch                            
           =4 #define P1_B2__SHIFT 0x02 ///< Port 1 Bit 2 Latch                            
           =4 #define P1_B2__LOW   0x00 ///< P1.2 is low. Set P1.2 to drive low.           
           =4 #define P1_B2__HIGH  0x04 ///< P1.2 is high. Set P1.2 to drive or float high.
           =4                                                                              
           =4 #define P1_B3__BMASK 0x08 ///< Port 1 Bit 3 Latch                            
           =4 #define P1_B3__SHIFT 0x03 ///< Port 1 Bit 3 Latch                            
           =4 #define P1_B3__LOW   0x00 ///< P1.3 is low. Set P1.3 to drive low.           
           =4 #define P1_B3__HIGH  0x08 ///< P1.3 is high. Set P1.3 to drive or float high.
           =4                                                                              
           =4 #define P1_B4__BMASK 0x10 ///< Port 1 Bit 4 Latch                            
           =4 #define P1_B4__SHIFT 0x04 ///< Port 1 Bit 4 Latch                            
           =4 #define P1_B4__LOW   0x00 ///< P1.4 is low. Set P1.4 to drive low.           
           =4 #define P1_B4__HIGH  0x10 ///< P1.4 is high. Set P1.4 to drive or float high.
           =4                                                                              
           =4 #define P1_B5__BMASK 0x20 ///< Port 1 Bit 5 Latch                            
           =4 #define P1_B5__SHIFT 0x05 ///< Port 1 Bit 5 Latch                            
           =4 #define P1_B5__LOW   0x00 ///< P1.5 is low. Set P1.5 to drive low.           
           =4 #define P1_B5__HIGH  0x20 ///< P1.5 is high. Set P1.5 to drive or float high.
           =4                                                                              
           =4 #define P1_B6__BMASK 0x40 ///< Port 1 Bit 6 Latch                            
           =4 #define P1_B6__SHIFT 0x06 ///< Port 1 Bit 6 Latch                            
           =4 #define P1_B6__LOW   0x00 ///< P1.6 is low. Set P1.6 to drive low.           
           =4 #define P1_B6__HIGH  0x40 ///< P1.6 is high. Set P1.6 to drive or float high.
           =4                                                                              
           =4 #define P1_B7__BMASK 0x80 ///< Port 1 Bit 7 Latch                            
           =4 #define P1_B7__SHIFT 0x07 ///< Port 1 Bit 7 Latch                            
           =4 #define P1_B7__LOW   0x00 ///< P1.7 is low. Set P1.7 to drive low.           
           =4 #define P1_B7__HIGH  0x80 ///< P1.7 is high. Set P1.7 to drive or float high.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P1MDIN Enums (Port 1 Input Mode @ 0xF2)
           =4 //------------------------------------------------------------------------------
           =4 #define P1MDIN_B0__BMASK   0x01 ///< Port 1 Bit 0 Input Mode                 
           =4 #define P1MDIN_B0__SHIFT   0x00 ///< Port 1 Bit 0 Input Mode                 
           =4 #define P1MDIN_B0__ANALOG  0x00 ///< P1.0 pin is configured for analog mode. 
           =4 #define P1MDIN_B0__DIGITAL 0x01 ///< P1.0 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B1__BMASK   0x02 ///< Port 1 Bit 1 Input Mode                 
           =4 #define P1MDIN_B1__SHIFT   0x01 ///< Port 1 Bit 1 Input Mode                 
           =4 #define P1MDIN_B1__ANALOG  0x00 ///< P1.1 pin is configured for analog mode. 
           =4 #define P1MDIN_B1__DIGITAL 0x02 ///< P1.1 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B2__BMASK   0x04 ///< Port 1 Bit 2 Input Mode                 
           =4 #define P1MDIN_B2__SHIFT   0x02 ///< Port 1 Bit 2 Input Mode                 
           =4 #define P1MDIN_B2__ANALOG  0x00 ///< P1.2 pin is configured for analog mode. 
           =4 #define P1MDIN_B2__DIGITAL 0x04 ///< P1.2 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B3__BMASK   0x08 ///< Port 1 Bit 3 Input Mode                 
           =4 #define P1MDIN_B3__SHIFT   0x03 ///< Port 1 Bit 3 Input Mode                 
           =4 #define P1MDIN_B3__ANALOG  0x00 ///< P1.3 pin is configured for analog mode. 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 114 

           =4 #define P1MDIN_B3__DIGITAL 0x08 ///< P1.3 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B4__BMASK   0x10 ///< Port 1 Bit 4 Input Mode                 
           =4 #define P1MDIN_B4__SHIFT   0x04 ///< Port 1 Bit 4 Input Mode                 
           =4 #define P1MDIN_B4__ANALOG  0x00 ///< P1.4 pin is configured for analog mode. 
           =4 #define P1MDIN_B4__DIGITAL 0x10 ///< P1.4 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B5__BMASK   0x20 ///< Port 1 Bit 5 Input Mode                 
           =4 #define P1MDIN_B5__SHIFT   0x05 ///< Port 1 Bit 5 Input Mode                 
           =4 #define P1MDIN_B5__ANALOG  0x00 ///< P1.5 pin is configured for analog mode. 
           =4 #define P1MDIN_B5__DIGITAL 0x20 ///< P1.5 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B6__BMASK   0x40 ///< Port 1 Bit 6 Input Mode                 
           =4 #define P1MDIN_B6__SHIFT   0x06 ///< Port 1 Bit 6 Input Mode                 
           =4 #define P1MDIN_B6__ANALOG  0x00 ///< P1.6 pin is configured for analog mode. 
           =4 #define P1MDIN_B6__DIGITAL 0x40 ///< P1.6 pin is configured for digital mode.
           =4                                                                              
           =4 #define P1MDIN_B7__BMASK   0x80 ///< Port 1 Bit 7 Input Mode                 
           =4 #define P1MDIN_B7__SHIFT   0x07 ///< Port 1 Bit 7 Input Mode                 
           =4 #define P1MDIN_B7__ANALOG  0x00 ///< P1.7 pin is configured for analog mode. 
           =4 #define P1MDIN_B7__DIGITAL 0x80 ///< P1.7 pin is configured for digital mode.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P1MDOUT Enums (Port 1 Output Mode @ 0xA5)
           =4 //------------------------------------------------------------------------------
           =4 #define P1MDOUT_B0__BMASK      0x01 ///< Port 1 Bit 0 Output Mode  
           =4 #define P1MDOUT_B0__SHIFT      0x00 ///< Port 1 Bit 0 Output Mode  
           =4 #define P1MDOUT_B0__OPEN_DRAIN 0x00 ///< P1.0 output is open-drain.
           =4 #define P1MDOUT_B0__PUSH_PULL  0x01 ///< P1.0 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B1__BMASK      0x02 ///< Port 1 Bit 1 Output Mode  
           =4 #define P1MDOUT_B1__SHIFT      0x01 ///< Port 1 Bit 1 Output Mode  
           =4 #define P1MDOUT_B1__OPEN_DRAIN 0x00 ///< P1.1 output is open-drain.
           =4 #define P1MDOUT_B1__PUSH_PULL  0x02 ///< P1.1 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B2__BMASK      0x04 ///< Port 1 Bit 2 Output Mode  
           =4 #define P1MDOUT_B2__SHIFT      0x02 ///< Port 1 Bit 2 Output Mode  
           =4 #define P1MDOUT_B2__OPEN_DRAIN 0x00 ///< P1.2 output is open-drain.
           =4 #define P1MDOUT_B2__PUSH_PULL  0x04 ///< P1.2 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B3__BMASK      0x08 ///< Port 1 Bit 3 Output Mode  
           =4 #define P1MDOUT_B3__SHIFT      0x03 ///< Port 1 Bit 3 Output Mode  
           =4 #define P1MDOUT_B3__OPEN_DRAIN 0x00 ///< P1.3 output is open-drain.
           =4 #define P1MDOUT_B3__PUSH_PULL  0x08 ///< P1.3 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B4__BMASK      0x10 ///< Port 1 Bit 4 Output Mode  
           =4 #define P1MDOUT_B4__SHIFT      0x04 ///< Port 1 Bit 4 Output Mode  
           =4 #define P1MDOUT_B4__OPEN_DRAIN 0x00 ///< P1.4 output is open-drain.
           =4 #define P1MDOUT_B4__PUSH_PULL  0x10 ///< P1.4 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B5__BMASK      0x20 ///< Port 1 Bit 5 Output Mode  
           =4 #define P1MDOUT_B5__SHIFT      0x05 ///< Port 1 Bit 5 Output Mode  
           =4 #define P1MDOUT_B5__OPEN_DRAIN 0x00 ///< P1.5 output is open-drain.
           =4 #define P1MDOUT_B5__PUSH_PULL  0x20 ///< P1.5 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B6__BMASK      0x40 ///< Port 1 Bit 6 Output Mode  
           =4 #define P1MDOUT_B6__SHIFT      0x06 ///< Port 1 Bit 6 Output Mode  
           =4 #define P1MDOUT_B6__OPEN_DRAIN 0x00 ///< P1.6 output is open-drain.
           =4 #define P1MDOUT_B6__PUSH_PULL  0x40 ///< P1.6 output is push-pull. 
           =4                                                                    
           =4 #define P1MDOUT_B7__BMASK      0x80 ///< Port 1 Bit 7 Output Mode  
           =4 #define P1MDOUT_B7__SHIFT      0x07 ///< Port 1 Bit 7 Output Mode  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 115 

           =4 #define P1MDOUT_B7__OPEN_DRAIN 0x00 ///< P1.7 output is open-drain.
           =4 #define P1MDOUT_B7__PUSH_PULL  0x80 ///< P1.7 output is push-pull. 
           =4                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // P1SKIP Enums (Port 1 Skip @ 0xD5)
           =4 //------------------------------------------------------------------------------
           =4 #define P1SKIP_B0__BMASK       0x01 ///< Port 1 Bit 0 Skip                       
           =4 #define P1SKIP_B0__SHIFT       0x00 ///< Port 1 Bit 0 Skip                       
           =4 #define P1SKIP_B0__NOT_SKIPPED 0x00 ///< P1.0 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B0__SKIPPED     0x01 ///< P1.0 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B1__BMASK       0x02 ///< Port 1 Bit 1 Skip                       
           =4 #define P1SKIP_B1__SHIFT       0x01 ///< Port 1 Bit 1 Skip                       
           =4 #define P1SKIP_B1__NOT_SKIPPED 0x00 ///< P1.1 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B1__SKIPPED     0x02 ///< P1.1 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B2__BMASK       0x04 ///< Port 1 Bit 2 Skip                       
           =4 #define P1SKIP_B2__SHIFT       0x02 ///< Port 1 Bit 2 Skip                       
           =4 #define P1SKIP_B2__NOT_SKIPPED 0x00 ///< P1.2 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B2__SKIPPED     0x04 ///< P1.2 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B3__BMASK       0x08 ///< Port 1 Bit 3 Skip                       
           =4 #define P1SKIP_B3__SHIFT       0x03 ///< Port 1 Bit 3 Skip                       
           =4 #define P1SKIP_B3__NOT_SKIPPED 0x00 ///< P1.3 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B3__SKIPPED     0x08 ///< P1.3 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B4__BMASK       0x10 ///< Port 1 Bit 4 Skip                       
           =4 #define P1SKIP_B4__SHIFT       0x04 ///< Port 1 Bit 4 Skip                       
           =4 #define P1SKIP_B4__NOT_SKIPPED 0x00 ///< P1.4 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B4__SKIPPED     0x10 ///< P1.4 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B5__BMASK       0x20 ///< Port 1 Bit 5 Skip                       
           =4 #define P1SKIP_B5__SHIFT       0x05 ///< Port 1 Bit 5 Skip                       
           =4 #define P1SKIP_B5__NOT_SKIPPED 0x00 ///< P1.5 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B5__SKIPPED     0x20 ///< P1.5 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B6__BMASK       0x40 ///< Port 1 Bit 6 Skip                       
           =4 #define P1SKIP_B6__SHIFT       0x06 ///< Port 1 Bit 6 Skip                       
           =4 #define P1SKIP_B6__NOT_SKIPPED 0x00 ///< P1.6 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B6__SKIPPED     0x40 ///< P1.6 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P1SKIP_B7__BMASK       0x80 ///< Port 1 Bit 7 Skip                       
           =4 #define P1SKIP_B7__SHIFT       0x07 ///< Port 1 Bit 7 Skip                       
           =4 #define P1SKIP_B7__NOT_SKIPPED 0x00 ///< P1.7 pin is not skipped by the crossbar.
           =4 #define P1SKIP_B7__SKIPPED     0x80 ///< P1.7 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // P2 Enums (Port 2 Pin Latch @ 0xA0)
           =4 //------------------------------------------------------------------------------
           =4 #define P2_B0__BMASK 0x01 ///< Port 2 Bit 0 Latch                            
           =4 #define P2_B0__SHIFT 0x00 ///< Port 2 Bit 0 Latch                            
           =4 #define P2_B0__LOW   0x00 ///< P2.0 is low. Set P2.0 to drive low.           
           =4 #define P2_B0__HIGH  0x01 ///< P2.0 is high. Set P2.0 to drive or float high.
           =4                                                                              
           =4 #define P2_B1__BMASK 0x02 ///< Port 2 Bit 1 Latch                            
           =4 #define P2_B1__SHIFT 0x01 ///< Port 2 Bit 1 Latch                            
           =4 #define P2_B1__LOW   0x00 ///< P2.1 is low. Set P2.1 to drive low.           
           =4 #define P2_B1__HIGH  0x02 ///< P2.1 is high. Set P2.1 to drive or float high.
           =4                                                                              
           =4 #define P2_B2__BMASK 0x04 ///< Port 2 Bit 2 Latch                            
           =4 #define P2_B2__SHIFT 0x02 ///< Port 2 Bit 2 Latch                            
           =4 #define P2_B2__LOW   0x00 ///< P2.2 is low. Set P2.2 to drive low.           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 116 

           =4 #define P2_B2__HIGH  0x04 ///< P2.2 is high. Set P2.2 to drive or float high.
           =4                                                                              
           =4 #define P2_B3__BMASK 0x08 ///< Port 2 Bit 3 Latch                            
           =4 #define P2_B3__SHIFT 0x03 ///< Port 2 Bit 3 Latch                            
           =4 #define P2_B3__LOW   0x00 ///< P2.3 is low. Set P2.3 to drive low.           
           =4 #define P2_B3__HIGH  0x08 ///< P2.3 is high. Set P2.3 to drive or float high.
           =4                                                                              
           =4 #define P2_B4__BMASK 0x10 ///< Port 2 Bit 4 Latch                            
           =4 #define P2_B4__SHIFT 0x04 ///< Port 2 Bit 4 Latch                            
           =4 #define P2_B4__LOW   0x00 ///< P2.4 is low. Set P2.4 to drive low.           
           =4 #define P2_B4__HIGH  0x10 ///< P2.4 is high. Set P2.4 to drive or float high.
           =4                                                                              
           =4 #define P2_B5__BMASK 0x20 ///< Port 2 Bit 5 Latch                            
           =4 #define P2_B5__SHIFT 0x05 ///< Port 2 Bit 5 Latch                            
           =4 #define P2_B5__LOW   0x00 ///< P2.5 is low. Set P2.5 to drive low.           
           =4 #define P2_B5__HIGH  0x20 ///< P2.5 is high. Set P2.5 to drive or float high.
           =4                                                                              
           =4 #define P2_B6__BMASK 0x40 ///< Port 2 Bit 6 Latch                            
           =4 #define P2_B6__SHIFT 0x06 ///< Port 2 Bit 6 Latch                            
           =4 #define P2_B6__LOW   0x00 ///< P2.6 is low. Set P2.6 to drive low.           
           =4 #define P2_B6__HIGH  0x40 ///< P2.6 is high. Set P2.6 to drive or float high.
           =4                                                                              
           =4 #define P2_B7__BMASK 0x80 ///< Port 2 Bit 7 Latch                            
           =4 #define P2_B7__SHIFT 0x07 ///< Port 2 Bit 7 Latch                            
           =4 #define P2_B7__LOW   0x00 ///< P2.7 is low. Set P2.7 to drive low.           
           =4 #define P2_B7__HIGH  0x80 ///< P2.7 is high. Set P2.7 to drive or float high.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P2MDIN Enums (Port 2 Input Mode @ 0xF3)
           =4 //------------------------------------------------------------------------------
           =4 #define P2MDIN_B0__BMASK   0x01 ///< Port 2 Bit 0 Input Mode                 
           =4 #define P2MDIN_B0__SHIFT   0x00 ///< Port 2 Bit 0 Input Mode                 
           =4 #define P2MDIN_B0__ANALOG  0x00 ///< P2.0 pin is configured for analog mode. 
           =4 #define P2MDIN_B0__DIGITAL 0x01 ///< P2.0 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B1__BMASK   0x02 ///< Port 2 Bit 1 Input Mode                 
           =4 #define P2MDIN_B1__SHIFT   0x01 ///< Port 2 Bit 1 Input Mode                 
           =4 #define P2MDIN_B1__ANALOG  0x00 ///< P2.1 pin is configured for analog mode. 
           =4 #define P2MDIN_B1__DIGITAL 0x02 ///< P2.1 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B2__BMASK   0x04 ///< Port 2 Bit 2 Input Mode                 
           =4 #define P2MDIN_B2__SHIFT   0x02 ///< Port 2 Bit 2 Input Mode                 
           =4 #define P2MDIN_B2__ANALOG  0x00 ///< P2.2 pin is configured for analog mode. 
           =4 #define P2MDIN_B2__DIGITAL 0x04 ///< P2.2 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B3__BMASK   0x08 ///< Port 2 Bit 3 Input Mode                 
           =4 #define P2MDIN_B3__SHIFT   0x03 ///< Port 2 Bit 3 Input Mode                 
           =4 #define P2MDIN_B3__ANALOG  0x00 ///< P2.3 pin is configured for analog mode. 
           =4 #define P2MDIN_B3__DIGITAL 0x08 ///< P2.3 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B4__BMASK   0x10 ///< Port 2 Bit 4 Input Mode                 
           =4 #define P2MDIN_B4__SHIFT   0x04 ///< Port 2 Bit 4 Input Mode                 
           =4 #define P2MDIN_B4__ANALOG  0x00 ///< P2.4 pin is configured for analog mode. 
           =4 #define P2MDIN_B4__DIGITAL 0x10 ///< P2.4 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B5__BMASK   0x20 ///< Port 2 Bit 5 Input Mode                 
           =4 #define P2MDIN_B5__SHIFT   0x05 ///< Port 2 Bit 5 Input Mode                 
           =4 #define P2MDIN_B5__ANALOG  0x00 ///< P2.5 pin is configured for analog mode. 
           =4 #define P2MDIN_B5__DIGITAL 0x20 ///< P2.5 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B6__BMASK   0x40 ///< Port 2 Bit 6 Input Mode                 
           =4 #define P2MDIN_B6__SHIFT   0x06 ///< Port 2 Bit 6 Input Mode                 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 117 

           =4 #define P2MDIN_B6__ANALOG  0x00 ///< P2.6 pin is configured for analog mode. 
           =4 #define P2MDIN_B6__DIGITAL 0x40 ///< P2.6 pin is configured for digital mode.
           =4                                                                              
           =4 #define P2MDIN_B7__BMASK   0x80 ///< Port 2 Bit 7 Input Mode                 
           =4 #define P2MDIN_B7__SHIFT   0x07 ///< Port 2 Bit 7 Input Mode                 
           =4 #define P2MDIN_B7__ANALOG  0x00 ///< P2.7 pin is configured for analog mode. 
           =4 #define P2MDIN_B7__DIGITAL 0x80 ///< P2.7 pin is configured for digital mode.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P2MDOUT Enums (Port 2 Output Mode @ 0xA6)
           =4 //------------------------------------------------------------------------------
           =4 #define P2MDOUT_B0__BMASK      0x01 ///< Port 2 Bit 0 Output Mode  
           =4 #define P2MDOUT_B0__SHIFT      0x00 ///< Port 2 Bit 0 Output Mode  
           =4 #define P2MDOUT_B0__OPEN_DRAIN 0x00 ///< P2.0 output is open-drain.
           =4 #define P2MDOUT_B0__PUSH_PULL  0x01 ///< P2.0 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B1__BMASK      0x02 ///< Port 2 Bit 1 Output Mode  
           =4 #define P2MDOUT_B1__SHIFT      0x01 ///< Port 2 Bit 1 Output Mode  
           =4 #define P2MDOUT_B1__OPEN_DRAIN 0x00 ///< P2.1 output is open-drain.
           =4 #define P2MDOUT_B1__PUSH_PULL  0x02 ///< P2.1 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B2__BMASK      0x04 ///< Port 2 Bit 2 Output Mode  
           =4 #define P2MDOUT_B2__SHIFT      0x02 ///< Port 2 Bit 2 Output Mode  
           =4 #define P2MDOUT_B2__OPEN_DRAIN 0x00 ///< P2.2 output is open-drain.
           =4 #define P2MDOUT_B2__PUSH_PULL  0x04 ///< P2.2 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B3__BMASK      0x08 ///< Port 2 Bit 3 Output Mode  
           =4 #define P2MDOUT_B3__SHIFT      0x03 ///< Port 2 Bit 3 Output Mode  
           =4 #define P2MDOUT_B3__OPEN_DRAIN 0x00 ///< P2.3 output is open-drain.
           =4 #define P2MDOUT_B3__PUSH_PULL  0x08 ///< P2.3 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B4__BMASK      0x10 ///< Port 2 Bit 4 Output Mode  
           =4 #define P2MDOUT_B4__SHIFT      0x04 ///< Port 2 Bit 4 Output Mode  
           =4 #define P2MDOUT_B4__OPEN_DRAIN 0x00 ///< P2.4 output is open-drain.
           =4 #define P2MDOUT_B4__PUSH_PULL  0x10 ///< P2.4 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B5__BMASK      0x20 ///< Port 2 Bit 5 Output Mode  
           =4 #define P2MDOUT_B5__SHIFT      0x05 ///< Port 2 Bit 5 Output Mode  
           =4 #define P2MDOUT_B5__OPEN_DRAIN 0x00 ///< P2.5 output is open-drain.
           =4 #define P2MDOUT_B5__PUSH_PULL  0x20 ///< P2.5 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B6__BMASK      0x40 ///< Port 2 Bit 6 Output Mode  
           =4 #define P2MDOUT_B6__SHIFT      0x06 ///< Port 2 Bit 6 Output Mode  
           =4 #define P2MDOUT_B6__OPEN_DRAIN 0x00 ///< P2.6 output is open-drain.
           =4 #define P2MDOUT_B6__PUSH_PULL  0x40 ///< P2.6 output is push-pull. 
           =4                                                                    
           =4 #define P2MDOUT_B7__BMASK      0x80 ///< Port 2 Bit 7 Output Mode  
           =4 #define P2MDOUT_B7__SHIFT      0x07 ///< Port 2 Bit 7 Output Mode  
           =4 #define P2MDOUT_B7__OPEN_DRAIN 0x00 ///< P2.7 output is open-drain.
           =4 #define P2MDOUT_B7__PUSH_PULL  0x80 ///< P2.7 output is push-pull. 
           =4                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // P2SKIP Enums (Port 2 Skip @ 0xD6)
           =4 //------------------------------------------------------------------------------
           =4 #define P2SKIP_B0__BMASK       0x01 ///< Port 2 Bit 0 Skip                       
           =4 #define P2SKIP_B0__SHIFT       0x00 ///< Port 2 Bit 0 Skip                       
           =4 #define P2SKIP_B0__NOT_SKIPPED 0x00 ///< P2.0 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B0__SKIPPED     0x01 ///< P2.0 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B1__BMASK       0x02 ///< Port 2 Bit 1 Skip                       
           =4 #define P2SKIP_B1__SHIFT       0x01 ///< Port 2 Bit 1 Skip                       
           =4 #define P2SKIP_B1__NOT_SKIPPED 0x00 ///< P2.1 pin is not skipped by the crossbar.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 118 

           =4 #define P2SKIP_B1__SKIPPED     0x02 ///< P2.1 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B2__BMASK       0x04 ///< Port 2 Bit 2 Skip                       
           =4 #define P2SKIP_B2__SHIFT       0x02 ///< Port 2 Bit 2 Skip                       
           =4 #define P2SKIP_B2__NOT_SKIPPED 0x00 ///< P2.2 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B2__SKIPPED     0x04 ///< P2.2 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B3__BMASK       0x08 ///< Port 2 Bit 3 Skip                       
           =4 #define P2SKIP_B3__SHIFT       0x03 ///< Port 2 Bit 3 Skip                       
           =4 #define P2SKIP_B3__NOT_SKIPPED 0x00 ///< P2.3 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B3__SKIPPED     0x08 ///< P2.3 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B4__BMASK       0x10 ///< Port 2 Bit 4 Skip                       
           =4 #define P2SKIP_B4__SHIFT       0x04 ///< Port 2 Bit 4 Skip                       
           =4 #define P2SKIP_B4__NOT_SKIPPED 0x00 ///< P2.4 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B4__SKIPPED     0x10 ///< P2.4 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B5__BMASK       0x20 ///< Port 2 Bit 5 Skip                       
           =4 #define P2SKIP_B5__SHIFT       0x05 ///< Port 2 Bit 5 Skip                       
           =4 #define P2SKIP_B5__NOT_SKIPPED 0x00 ///< P2.5 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B5__SKIPPED     0x20 ///< P2.5 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B6__BMASK       0x40 ///< Port 2 Bit 6 Skip                       
           =4 #define P2SKIP_B6__SHIFT       0x06 ///< Port 2 Bit 6 Skip                       
           =4 #define P2SKIP_B6__NOT_SKIPPED 0x00 ///< P2.6 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B6__SKIPPED     0x40 ///< P2.6 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P2SKIP_B7__BMASK       0x80 ///< Port 2 Bit 7 Skip                       
           =4 #define P2SKIP_B7__SHIFT       0x07 ///< Port 2 Bit 7 Skip                       
           =4 #define P2SKIP_B7__NOT_SKIPPED 0x00 ///< P2.7 pin is not skipped by the crossbar.
           =4 #define P2SKIP_B7__SKIPPED     0x80 ///< P2.7 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // P3 Enums (Port 3 Pin Latch @ 0xB0)
           =4 //------------------------------------------------------------------------------
           =4 #define P3_B0__BMASK 0x01 ///< Port 3 Bit 0 Latch                            
           =4 #define P3_B0__SHIFT 0x00 ///< Port 3 Bit 0 Latch                            
           =4 #define P3_B0__LOW   0x00 ///< P3.0 is low. Set P3.0 to drive low.           
           =4 #define P3_B0__HIGH  0x01 ///< P3.0 is high. Set P3.0 to drive or float high.
           =4                                                                              
           =4 #define P3_B1__BMASK 0x02 ///< Port 3 Bit 1 Latch                            
           =4 #define P3_B1__SHIFT 0x01 ///< Port 3 Bit 1 Latch                            
           =4 #define P3_B1__LOW   0x00 ///< P3.1 is low. Set P3.1 to drive low.           
           =4 #define P3_B1__HIGH  0x02 ///< P3.1 is high. Set P3.1 to drive or float high.
           =4                                                                              
           =4 #define P3_B2__BMASK 0x04 ///< Port 3 Bit 2 Latch                            
           =4 #define P3_B2__SHIFT 0x02 ///< Port 3 Bit 2 Latch                            
           =4 #define P3_B2__LOW   0x00 ///< P3.2 is low. Set P3.2 to drive low.           
           =4 #define P3_B2__HIGH  0x04 ///< P3.2 is high. Set P3.2 to drive or float high.
           =4                                                                              
           =4 #define P3_B3__BMASK 0x08 ///< Port 3 Bit 3 Latch                            
           =4 #define P3_B3__SHIFT 0x03 ///< Port 3 Bit 3 Latch                            
           =4 #define P3_B3__LOW   0x00 ///< P3.3 is low. Set P3.3 to drive low.           
           =4 #define P3_B3__HIGH  0x08 ///< P3.3 is high. Set P3.3 to drive or float high.
           =4                                                                              
           =4 #define P3_B4__BMASK 0x10 ///< Port 3 Bit 4 Latch                            
           =4 #define P3_B4__SHIFT 0x04 ///< Port 3 Bit 4 Latch                            
           =4 #define P3_B4__LOW   0x00 ///< P3.4 is low. Set P3.4 to drive low.           
           =4 #define P3_B4__HIGH  0x10 ///< P3.4 is high. Set P3.4 to drive or float high.
           =4                                                                              
           =4 #define P3_B5__BMASK 0x20 ///< Port 3 Bit 5 Latch                            
           =4 #define P3_B5__SHIFT 0x05 ///< Port 3 Bit 5 Latch                            
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 119 

           =4 #define P3_B5__LOW   0x00 ///< P3.5 is low. Set P3.5 to drive low.           
           =4 #define P3_B5__HIGH  0x20 ///< P3.5 is high. Set P3.5 to drive or float high.
           =4                                                                              
           =4 #define P3_B6__BMASK 0x40 ///< Port 3 Bit 6 Latch                            
           =4 #define P3_B6__SHIFT 0x06 ///< Port 3 Bit 6 Latch                            
           =4 #define P3_B6__LOW   0x00 ///< P3.6 is low. Set P3.6 to drive low.           
           =4 #define P3_B6__HIGH  0x40 ///< P3.6 is high. Set P3.6 to drive or float high.
           =4                                                                              
           =4 #define P3_B7__BMASK 0x80 ///< Port 3 Bit 7 Latch                            
           =4 #define P3_B7__SHIFT 0x07 ///< Port 3 Bit 7 Latch                            
           =4 #define P3_B7__LOW   0x00 ///< P3.7 is low. Set P3.7 to drive low.           
           =4 #define P3_B7__HIGH  0x80 ///< P3.7 is high. Set P3.7 to drive or float high.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P3MDIN Enums (Port 3 Input Mode @ 0xF4)
           =4 //------------------------------------------------------------------------------
           =4 #define P3MDIN_B0__BMASK   0x01 ///< Port 3 Bit 0 Input Mode                 
           =4 #define P3MDIN_B0__SHIFT   0x00 ///< Port 3 Bit 0 Input Mode                 
           =4 #define P3MDIN_B0__ANALOG  0x00 ///< P3.0 pin is configured for analog mode. 
           =4 #define P3MDIN_B0__DIGITAL 0x01 ///< P3.0 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B1__BMASK   0x02 ///< Port 3 Bit 1 Input Mode                 
           =4 #define P3MDIN_B1__SHIFT   0x01 ///< Port 3 Bit 1 Input Mode                 
           =4 #define P3MDIN_B1__ANALOG  0x00 ///< P3.1 pin is configured for analog mode. 
           =4 #define P3MDIN_B1__DIGITAL 0x02 ///< P3.1 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B2__BMASK   0x04 ///< Port 3 Bit 2 Input Mode                 
           =4 #define P3MDIN_B2__SHIFT   0x02 ///< Port 3 Bit 2 Input Mode                 
           =4 #define P3MDIN_B2__ANALOG  0x00 ///< P3.2 pin is configured for analog mode. 
           =4 #define P3MDIN_B2__DIGITAL 0x04 ///< P3.2 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B3__BMASK   0x08 ///< Port 3 Bit 3 Input Mode                 
           =4 #define P3MDIN_B3__SHIFT   0x03 ///< Port 3 Bit 3 Input Mode                 
           =4 #define P3MDIN_B3__ANALOG  0x00 ///< P3.3 pin is configured for analog mode. 
           =4 #define P3MDIN_B3__DIGITAL 0x08 ///< P3.3 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B4__BMASK   0x10 ///< Port 3 Bit 4 Input Mode                 
           =4 #define P3MDIN_B4__SHIFT   0x04 ///< Port 3 Bit 4 Input Mode                 
           =4 #define P3MDIN_B4__ANALOG  0x00 ///< P3.4 pin is configured for analog mode. 
           =4 #define P3MDIN_B4__DIGITAL 0x10 ///< P3.4 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B5__BMASK   0x20 ///< Port 3 Bit 5 Input Mode                 
           =4 #define P3MDIN_B5__SHIFT   0x05 ///< Port 3 Bit 5 Input Mode                 
           =4 #define P3MDIN_B5__ANALOG  0x00 ///< P3.5 pin is configured for analog mode. 
           =4 #define P3MDIN_B5__DIGITAL 0x20 ///< P3.5 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B6__BMASK   0x40 ///< Port 3 Bit 6 Input Mode                 
           =4 #define P3MDIN_B6__SHIFT   0x06 ///< Port 3 Bit 6 Input Mode                 
           =4 #define P3MDIN_B6__ANALOG  0x00 ///< P3.6 pin is configured for analog mode. 
           =4 #define P3MDIN_B6__DIGITAL 0x40 ///< P3.6 pin is configured for digital mode.
           =4                                                                              
           =4 #define P3MDIN_B7__BMASK   0x80 ///< Port 3 Bit 7 Input Mode                 
           =4 #define P3MDIN_B7__SHIFT   0x07 ///< Port 3 Bit 7 Input Mode                 
           =4 #define P3MDIN_B7__ANALOG  0x00 ///< P3.7 pin is configured for analog mode. 
           =4 #define P3MDIN_B7__DIGITAL 0x80 ///< P3.7 pin is configured for digital mode.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P3MDOUT Enums (Port 3 Output Mode @ 0xA7)
           =4 //------------------------------------------------------------------------------
           =4 #define P3MDOUT_B0__BMASK      0x01 ///< Port 3 Bit 0 Output Mode  
           =4 #define P3MDOUT_B0__SHIFT      0x00 ///< Port 3 Bit 0 Output Mode  
           =4 #define P3MDOUT_B0__OPEN_DRAIN 0x00 ///< P3.0 output is open-drain.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 120 

           =4 #define P3MDOUT_B0__PUSH_PULL  0x01 ///< P3.0 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B1__BMASK      0x02 ///< Port 3 Bit 1 Output Mode  
           =4 #define P3MDOUT_B1__SHIFT      0x01 ///< Port 3 Bit 1 Output Mode  
           =4 #define P3MDOUT_B1__OPEN_DRAIN 0x00 ///< P3.1 output is open-drain.
           =4 #define P3MDOUT_B1__PUSH_PULL  0x02 ///< P3.1 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B2__BMASK      0x04 ///< Port 3 Bit 2 Output Mode  
           =4 #define P3MDOUT_B2__SHIFT      0x02 ///< Port 3 Bit 2 Output Mode  
           =4 #define P3MDOUT_B2__OPEN_DRAIN 0x00 ///< P3.2 output is open-drain.
           =4 #define P3MDOUT_B2__PUSH_PULL  0x04 ///< P3.2 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B3__BMASK      0x08 ///< Port 3 Bit 3 Output Mode  
           =4 #define P3MDOUT_B3__SHIFT      0x03 ///< Port 3 Bit 3 Output Mode  
           =4 #define P3MDOUT_B3__OPEN_DRAIN 0x00 ///< P3.3 output is open-drain.
           =4 #define P3MDOUT_B3__PUSH_PULL  0x08 ///< P3.3 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B4__BMASK      0x10 ///< Port 3 Bit 4 Output Mode  
           =4 #define P3MDOUT_B4__SHIFT      0x04 ///< Port 3 Bit 4 Output Mode  
           =4 #define P3MDOUT_B4__OPEN_DRAIN 0x00 ///< P3.4 output is open-drain.
           =4 #define P3MDOUT_B4__PUSH_PULL  0x10 ///< P3.4 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B5__BMASK      0x20 ///< Port 3 Bit 5 Output Mode  
           =4 #define P3MDOUT_B5__SHIFT      0x05 ///< Port 3 Bit 5 Output Mode  
           =4 #define P3MDOUT_B5__OPEN_DRAIN 0x00 ///< P3.5 output is open-drain.
           =4 #define P3MDOUT_B5__PUSH_PULL  0x20 ///< P3.5 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B6__BMASK      0x40 ///< Port 3 Bit 6 Output Mode  
           =4 #define P3MDOUT_B6__SHIFT      0x06 ///< Port 3 Bit 6 Output Mode  
           =4 #define P3MDOUT_B6__OPEN_DRAIN 0x00 ///< P3.6 output is open-drain.
           =4 #define P3MDOUT_B6__PUSH_PULL  0x40 ///< P3.6 output is push-pull. 
           =4                                                                    
           =4 #define P3MDOUT_B7__BMASK      0x80 ///< Port 3 Bit 7 Output Mode  
           =4 #define P3MDOUT_B7__SHIFT      0x07 ///< Port 3 Bit 7 Output Mode  
           =4 #define P3MDOUT_B7__OPEN_DRAIN 0x00 ///< P3.7 output is open-drain.
           =4 #define P3MDOUT_B7__PUSH_PULL  0x80 ///< P3.7 output is push-pull. 
           =4                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // P3SKIP Enums (Port 3 Skip @ 0xDF)
           =4 //------------------------------------------------------------------------------
           =4 #define P3SKIP_B0__BMASK       0x01 ///< Port 3 Bit 0 Skip                       
           =4 #define P3SKIP_B0__SHIFT       0x00 ///< Port 3 Bit 0 Skip                       
           =4 #define P3SKIP_B0__NOT_SKIPPED 0x00 ///< P3.0 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B0__SKIPPED     0x01 ///< P3.0 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B1__BMASK       0x02 ///< Port 3 Bit 1 Skip                       
           =4 #define P3SKIP_B1__SHIFT       0x01 ///< Port 3 Bit 1 Skip                       
           =4 #define P3SKIP_B1__NOT_SKIPPED 0x00 ///< P3.1 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B1__SKIPPED     0x02 ///< P3.1 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B2__BMASK       0x04 ///< Port 3 Bit 2 Skip                       
           =4 #define P3SKIP_B2__SHIFT       0x02 ///< Port 3 Bit 2 Skip                       
           =4 #define P3SKIP_B2__NOT_SKIPPED 0x00 ///< P3.2 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B2__SKIPPED     0x04 ///< P3.2 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B3__BMASK       0x08 ///< Port 3 Bit 3 Skip                       
           =4 #define P3SKIP_B3__SHIFT       0x03 ///< Port 3 Bit 3 Skip                       
           =4 #define P3SKIP_B3__NOT_SKIPPED 0x00 ///< P3.3 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B3__SKIPPED     0x08 ///< P3.3 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B4__BMASK       0x10 ///< Port 3 Bit 4 Skip                       
           =4 #define P3SKIP_B4__SHIFT       0x04 ///< Port 3 Bit 4 Skip                       
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 121 

           =4 #define P3SKIP_B4__NOT_SKIPPED 0x00 ///< P3.4 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B4__SKIPPED     0x10 ///< P3.4 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B5__BMASK       0x20 ///< Port 3 Bit 5 Skip                       
           =4 #define P3SKIP_B5__SHIFT       0x05 ///< Port 3 Bit 5 Skip                       
           =4 #define P3SKIP_B5__NOT_SKIPPED 0x00 ///< P3.5 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B5__SKIPPED     0x20 ///< P3.5 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B6__BMASK       0x40 ///< Port 3 Bit 6 Skip                       
           =4 #define P3SKIP_B6__SHIFT       0x06 ///< Port 3 Bit 6 Skip                       
           =4 #define P3SKIP_B6__NOT_SKIPPED 0x00 ///< P3.6 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B6__SKIPPED     0x40 ///< P3.6 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 #define P3SKIP_B7__BMASK       0x80 ///< Port 3 Bit 7 Skip                       
           =4 #define P3SKIP_B7__SHIFT       0x07 ///< Port 3 Bit 7 Skip                       
           =4 #define P3SKIP_B7__NOT_SKIPPED 0x00 ///< P3.7 pin is not skipped by the crossbar.
           =4 #define P3SKIP_B7__SKIPPED     0x80 ///< P3.7 pin is skipped by the crossbar.    
           =4                                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // P4 Enums (Port 4 Pin Latch @ 0xC7)
           =4 //------------------------------------------------------------------------------
           =4 #define P4_B0__BMASK 0x01 ///< Port 4 Bit 0 Latch                            
           =4 #define P4_B0__SHIFT 0x00 ///< Port 4 Bit 0 Latch                            
           =4 #define P4_B0__LOW   0x00 ///< P4.0 is low. Set P4.0 to drive low.           
           =4 #define P4_B0__HIGH  0x01 ///< P4.0 is high. Set P4.0 to drive or float high.
           =4                                                                              
           =4 #define P4_B1__BMASK 0x02 ///< Port 4 Bit 1 Latch                            
           =4 #define P4_B1__SHIFT 0x01 ///< Port 4 Bit 1 Latch                            
           =4 #define P4_B1__LOW   0x00 ///< P4.1 is low. Set P4.1 to drive low.           
           =4 #define P4_B1__HIGH  0x02 ///< P4.1 is high. Set P4.1 to drive or float high.
           =4                                                                              
           =4 #define P4_B2__BMASK 0x04 ///< Port 4 Bit 2 Latch                            
           =4 #define P4_B2__SHIFT 0x02 ///< Port 4 Bit 2 Latch                            
           =4 #define P4_B2__LOW   0x00 ///< P4.2 is low. Set P4.2 to drive low.           
           =4 #define P4_B2__HIGH  0x04 ///< P4.2 is high. Set P4.2 to drive or float high.
           =4                                                                              
           =4 #define P4_B3__BMASK 0x08 ///< Port 4 Bit 3 Latch                            
           =4 #define P4_B3__SHIFT 0x03 ///< Port 4 Bit 3 Latch                            
           =4 #define P4_B3__LOW   0x00 ///< P4.3 is low. Set P4.3 to drive low.           
           =4 #define P4_B3__HIGH  0x08 ///< P4.3 is high. Set P4.3 to drive or float high.
           =4                                                                              
           =4 #define P4_B4__BMASK 0x10 ///< Port 4 Bit 4 Latch                            
           =4 #define P4_B4__SHIFT 0x04 ///< Port 4 Bit 4 Latch                            
           =4 #define P4_B4__LOW   0x00 ///< P4.4 is low. Set P4.4 to drive low.           
           =4 #define P4_B4__HIGH  0x10 ///< P4.4 is high. Set P4.4 to drive or float high.
           =4                                                                              
           =4 #define P4_B5__BMASK 0x20 ///< Port 4 Bit 5 Latch                            
           =4 #define P4_B5__SHIFT 0x05 ///< Port 4 Bit 5 Latch                            
           =4 #define P4_B5__LOW   0x00 ///< P4.5 is low. Set P4.5 to drive low.           
           =4 #define P4_B5__HIGH  0x20 ///< P4.5 is high. Set P4.5 to drive or float high.
           =4                                                                              
           =4 #define P4_B6__BMASK 0x40 ///< Port 4 Bit 6 Latch                            
           =4 #define P4_B6__SHIFT 0x06 ///< Port 4 Bit 6 Latch                            
           =4 #define P4_B6__LOW   0x00 ///< P4.6 is low. Set P4.6 to drive low.           
           =4 #define P4_B6__HIGH  0x40 ///< P4.6 is high. Set P4.6 to drive or float high.
           =4                                                                              
           =4 #define P4_B7__BMASK 0x80 ///< Port 4 Bit 7 Latch                            
           =4 #define P4_B7__SHIFT 0x07 ///< Port 4 Bit 7 Latch                            
           =4 #define P4_B7__LOW   0x00 ///< P4.7 is low. Set P4.7 to drive low.           
           =4 #define P4_B7__HIGH  0x80 ///< P4.7 is high. Set P4.7 to drive or float high.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 122 

           =4 // P4MDIN Enums (Port 4 Input Mode @ 0xF5)
           =4 //------------------------------------------------------------------------------
           =4 #define P4MDIN_B0__BMASK   0x01 ///< Port 4 Bit 0 Input Mode                 
           =4 #define P4MDIN_B0__SHIFT   0x00 ///< Port 4 Bit 0 Input Mode                 
           =4 #define P4MDIN_B0__ANALOG  0x00 ///< P4.0 pin is configured for analog mode. 
           =4 #define P4MDIN_B0__DIGITAL 0x01 ///< P4.0 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B1__BMASK   0x02 ///< Port 4 Bit 1 Input Mode                 
           =4 #define P4MDIN_B1__SHIFT   0x01 ///< Port 4 Bit 1 Input Mode                 
           =4 #define P4MDIN_B1__ANALOG  0x00 ///< P4.1 pin is configured for analog mode. 
           =4 #define P4MDIN_B1__DIGITAL 0x02 ///< P4.1 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B2__BMASK   0x04 ///< Port 4 Bit 2 Input Mode                 
           =4 #define P4MDIN_B2__SHIFT   0x02 ///< Port 4 Bit 2 Input Mode                 
           =4 #define P4MDIN_B2__ANALOG  0x00 ///< P4.2 pin is configured for analog mode. 
           =4 #define P4MDIN_B2__DIGITAL 0x04 ///< P4.2 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B3__BMASK   0x08 ///< Port 4 Bit 3 Input Mode                 
           =4 #define P4MDIN_B3__SHIFT   0x03 ///< Port 4 Bit 3 Input Mode                 
           =4 #define P4MDIN_B3__ANALOG  0x00 ///< P4.3 pin is configured for analog mode. 
           =4 #define P4MDIN_B3__DIGITAL 0x08 ///< P4.3 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B4__BMASK   0x10 ///< Port 4 Bit 4 Input Mode                 
           =4 #define P4MDIN_B4__SHIFT   0x04 ///< Port 4 Bit 4 Input Mode                 
           =4 #define P4MDIN_B4__ANALOG  0x00 ///< P4.4 pin is configured for analog mode. 
           =4 #define P4MDIN_B4__DIGITAL 0x10 ///< P4.4 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B5__BMASK   0x20 ///< Port 4 Bit 5 Input Mode                 
           =4 #define P4MDIN_B5__SHIFT   0x05 ///< Port 4 Bit 5 Input Mode                 
           =4 #define P4MDIN_B5__ANALOG  0x00 ///< P4.5 pin is configured for analog mode. 
           =4 #define P4MDIN_B5__DIGITAL 0x20 ///< P4.5 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B6__BMASK   0x40 ///< Port 4 Bit 6 Input Mode                 
           =4 #define P4MDIN_B6__SHIFT   0x06 ///< Port 4 Bit 6 Input Mode                 
           =4 #define P4MDIN_B6__ANALOG  0x00 ///< P4.6 pin is configured for analog mode. 
           =4 #define P4MDIN_B6__DIGITAL 0x40 ///< P4.6 pin is configured for digital mode.
           =4                                                                              
           =4 #define P4MDIN_B7__BMASK   0x80 ///< Port 4 Bit 7 Input Mode                 
           =4 #define P4MDIN_B7__SHIFT   0x07 ///< Port 4 Bit 7 Input Mode                 
           =4 #define P4MDIN_B7__ANALOG  0x00 ///< P4.7 pin is configured for analog mode. 
           =4 #define P4MDIN_B7__DIGITAL 0x80 ///< P4.7 pin is configured for digital mode.
           =4                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // P4MDOUT Enums (Port 4 Output Mode @ 0xAE)
           =4 //------------------------------------------------------------------------------
           =4 #define P4MDOUT_B0__BMASK      0x01 ///< Port 4 Bit 0 Output Mode  
           =4 #define P4MDOUT_B0__SHIFT      0x00 ///< Port 4 Bit 0 Output Mode  
           =4 #define P4MDOUT_B0__OPEN_DRAIN 0x00 ///< P4.0 output is open-drain.
           =4 #define P4MDOUT_B0__PUSH_PULL  0x01 ///< P4.0 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B1__BMASK      0x02 ///< Port 4 Bit 1 Output Mode  
           =4 #define P4MDOUT_B1__SHIFT      0x01 ///< Port 4 Bit 1 Output Mode  
           =4 #define P4MDOUT_B1__OPEN_DRAIN 0x00 ///< P4.1 output is open-drain.
           =4 #define P4MDOUT_B1__PUSH_PULL  0x02 ///< P4.1 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B2__BMASK      0x04 ///< Port 4 Bit 2 Output Mode  
           =4 #define P4MDOUT_B2__SHIFT      0x02 ///< Port 4 Bit 2 Output Mode  
           =4 #define P4MDOUT_B2__OPEN_DRAIN 0x00 ///< P4.2 output is open-drain.
           =4 #define P4MDOUT_B2__PUSH_PULL  0x04 ///< P4.2 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B3__BMASK      0x08 ///< Port 4 Bit 3 Output Mode  
           =4 #define P4MDOUT_B3__SHIFT      0x03 ///< Port 4 Bit 3 Output Mode  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 123 

           =4 #define P4MDOUT_B3__OPEN_DRAIN 0x00 ///< P4.3 output is open-drain.
           =4 #define P4MDOUT_B3__PUSH_PULL  0x08 ///< P4.3 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B4__BMASK      0x10 ///< Port 4 Bit 4 Output Mode  
           =4 #define P4MDOUT_B4__SHIFT      0x04 ///< Port 4 Bit 4 Output Mode  
           =4 #define P4MDOUT_B4__OPEN_DRAIN 0x00 ///< P4.4 output is open-drain.
           =4 #define P4MDOUT_B4__PUSH_PULL  0x10 ///< P4.4 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B5__BMASK      0x20 ///< Port 4 Bit 5 Output Mode  
           =4 #define P4MDOUT_B5__SHIFT      0x05 ///< Port 4 Bit 5 Output Mode  
           =4 #define P4MDOUT_B5__OPEN_DRAIN 0x00 ///< P4.5 output is open-drain.
           =4 #define P4MDOUT_B5__PUSH_PULL  0x20 ///< P4.5 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B6__BMASK      0x40 ///< Port 4 Bit 6 Output Mode  
           =4 #define P4MDOUT_B6__SHIFT      0x06 ///< Port 4 Bit 6 Output Mode  
           =4 #define P4MDOUT_B6__OPEN_DRAIN 0x00 ///< P4.6 output is open-drain.
           =4 #define P4MDOUT_B6__PUSH_PULL  0x40 ///< P4.6 output is push-pull. 
           =4                                                                    
           =4 #define P4MDOUT_B7__BMASK      0x80 ///< Port 4 Bit 7 Output Mode  
           =4 #define P4MDOUT_B7__SHIFT      0x07 ///< Port 4 Bit 7 Output Mode  
           =4 #define P4MDOUT_B7__OPEN_DRAIN 0x00 ///< P4.7 output is open-drain.
           =4 #define P4MDOUT_B7__PUSH_PULL  0x80 ///< P4.7 output is push-pull. 
           =4                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // RSTSRC Enums (Reset Source @ 0xEF)
           =4 //------------------------------------------------------------------------------
           =4 #define RSTSRC_PINRSF__BMASK   0x01 ///< HW Pin Reset Flag                                                
             -    
           =4 #define RSTSRC_PINRSF__SHIFT   0x00 ///< HW Pin Reset Flag                                                
             -    
           =4 #define RSTSRC_PINRSF__NOT_SET 0x00 ///< The RSTb pin did not cause the last reset.                       
             -    
           =4 #define RSTSRC_PINRSF__SET     0x01 ///< The RSTb pin caused the last reset.                              
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_PORSF__BMASK    0x02 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
           =4 #define RSTSRC_PORSF__SHIFT    0x01 ///< Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset En
             -able
           =4 #define RSTSRC_PORSF__NOT_SET  0x00 ///< A power-on or supply monitor reset did not occur.                
             -    
           =4 #define RSTSRC_PORSF__SET      0x02 ///< A power-on or supply monitor reset occurred.                     
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_MCDRSF__BMASK   0x04 ///< Missing Clock Detector Enable and Flag                           
             -    
           =4 #define RSTSRC_MCDRSF__SHIFT   0x02 ///< Missing Clock Detector Enable and Flag                           
             -    
           =4 #define RSTSRC_MCDRSF__NOT_SET 0x00 ///< A missing clock detector reset did not occur.                    
             -    
           =4 #define RSTSRC_MCDRSF__SET     0x04 ///< A missing clock detector reset occurred.                         
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_WDTRSF__BMASK   0x08 ///< Watchdog Timer Reset Flag                                        
             -    
           =4 #define RSTSRC_WDTRSF__SHIFT   0x03 ///< Watchdog Timer Reset Flag                                        
             -    
           =4 #define RSTSRC_WDTRSF__NOT_SET 0x00 ///< A watchdog timer overflow reset did not occur.                   
             -    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 124 

           =4 #define RSTSRC_WDTRSF__SET     0x08 ///< A watchdog timer overflow reset occurred.                        
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_SWRSF__BMASK    0x10 ///< Software Reset Force and Flag                                    
             -    
           =4 #define RSTSRC_SWRSF__SHIFT    0x04 ///< Software Reset Force and Flag                                    
             -    
           =4 #define RSTSRC_SWRSF__NOT_SET  0x00 ///< A software reset did not occur.                                  
             -    
           =4 #define RSTSRC_SWRSF__SET      0x10 ///< A software reset occurred.                                       
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_C0RSEF__BMASK   0x20 ///< Comparator0 Reset Enable and Flag                                
             -    
           =4 #define RSTSRC_C0RSEF__SHIFT   0x05 ///< Comparator0 Reset Enable and Flag                                
             -    
           =4 #define RSTSRC_C0RSEF__NOT_SET 0x00 ///< A Comparator 0 reset did not occur.                              
             -    
           =4 #define RSTSRC_C0RSEF__SET     0x20 ///< A Comparator 0 reset occurred.                                   
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_FERROR__BMASK   0x40 ///< Flash Error Reset Flag                                           
             -    
           =4 #define RSTSRC_FERROR__SHIFT   0x06 ///< Flash Error Reset Flag                                           
             -    
           =4 #define RSTSRC_FERROR__NOT_SET 0x00 ///< A flash error reset did not occur.                               
             -    
           =4 #define RSTSRC_FERROR__SET     0x40 ///< A flash error reset occurred.                                    
             -    
           =4                                                                                                           
             -    
           =4 #define RSTSRC_USBRSF__BMASK   0x80 ///< USB Reset Enable and Flag                                        
             -    
           =4 #define RSTSRC_USBRSF__SHIFT   0x07 ///< USB Reset Enable and Flag                                        
             -    
           =4 #define RSTSRC_USBRSF__NOT_SET 0x00 ///< A USB0 reset did not occur.                                      
             -    
           =4 #define RSTSRC_USBRSF__SET     0x80 ///< A USB0 reset occurred.                                           
             -    
           =4                                                                                                           
             -    
           =4 //------------------------------------------------------------------------------
           =4 // SFRPAGE Enums (SFR Page @ 0xBF)
           =4 //------------------------------------------------------------------------------
           =4 #define SFRPAGE_SFRPAGE__FMASK 0xFF ///< SFR Page
           =4 #define SFRPAGE_SFRPAGE__SHIFT 0x00 ///< SFR Page
           =4                                                  
           =4 //------------------------------------------------------------------------------
           =4 // SMB0ADM Enums (SMBus 0 Slave Address Mask @ 0xCE)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB0ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
           =4 #define SMB0ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
           =4 #define SMB0ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
           =4                                               ///< address and data bytes.                         
           =4 #define SMB0ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
           =4                                               ///< acknowledge is enabled.                         
           =4                                                                                                    
           =4 #define SMB0ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
           =4 #define SMB0ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 125 

           =4                                                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // SMB0ADR Enums (SMBus 0 Slave Address @ 0xCF)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB0ADR_GC__BMASK      0x01 ///< General Call Address Enable        
           =4 #define SMB0ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
           =4 #define SMB0ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
           =4 #define SMB0ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
           =4                                                                             
           =4 #define SMB0ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
           =4 #define SMB0ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
           =4                                                                             
           =4 //------------------------------------------------------------------------------
           =4 // SMB0CF Enums (SMBus 0 Configuration @ 0xC1)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB0CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
           =4 #define SMB0CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
           =4 #define SMB0CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
           =4 #define SMB0CF_SMBCS__TIMER1            0x01 ///< Timer 1 Overflow.                                
           =4 #define SMB0CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
           =4 #define SMB0CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
           =4                                                                                                    
           =4 #define SMB0CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
           =4 #define SMB0CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
           =4 #define SMB0CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
           =4 #define SMB0CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
           =4                                              ///< considered free if SCL and SDA remain high for   
           =4                                              ///< more than 10 SMBus clock source periods.         
           =4                                                                                                    
           =4 #define SMB0CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
           =4 #define SMB0CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
           =4 #define SMB0CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
           =4 #define SMB0CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
           =4                                                                                                    
           =4 #define SMB0CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
           =4 #define SMB0CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
           =4 #define SMB0CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
           =4 #define SMB0CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
           =4                                                                                                    
           =4 #define SMB0CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
           =4 #define SMB0CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
           =4 #define SMB0CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
           =4 #define SMB0CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
           =4                                              ///< progress.                                        
           =4                                                                                                    
           =4 #define SMB0CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
           =4 #define SMB0CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
           =4 #define SMB0CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
           =4 #define SMB0CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
           =4                                                                                                    
           =4 #define SMB0CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
           =4 #define SMB0CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
           =4 #define SMB0CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
           =4 #define SMB0CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
           =4                                                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // SMB0CN0 Enums (SMBus 0 Control @ 0xC0)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB0CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
           =4 #define SMB0CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
           =4 #define SMB0CN0_SI__NOT_SET         0x00 ///<                                                
           =4 #define SMB0CN0_SI__SET             0x01 ///<                                                
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 126 

           =4                                                                                              
           =4 #define SMB0CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
           =4 #define SMB0CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
           =4 #define SMB0CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
           =4 #define SMB0CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
           =4                                                                                              
           =4 #define SMB0CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
           =4 #define SMB0CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
           =4 #define SMB0CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
           =4 #define SMB0CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
           =4                                                                                              
           =4 #define SMB0CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
           =4 #define SMB0CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
           =4 #define SMB0CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
           =4 #define SMB0CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
           =4                                                                                              
           =4 #define SMB0CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
           =4 #define SMB0CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
           =4 #define SMB0CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
           =4 #define SMB0CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
           =4                                                                                              
           =4 #define SMB0CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
           =4 #define SMB0CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
           =4 #define SMB0CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
           =4 #define SMB0CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
           =4                                          ///< currently pending.                             
           =4                                                                                              
           =4 #define SMB0CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
           =4 #define SMB0CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
           =4 #define SMB0CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
           =4 #define SMB0CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
           =4                                                                                              
           =4 #define SMB0CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
           =4 #define SMB0CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
           =4 #define SMB0CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
           =4 #define SMB0CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
           =4                                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // SMB0DAT Enums (SMBus 0 Data @ 0xC2)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB0DAT_SMB0DAT__FMASK 0xFF ///< SMBus 0 Data
           =4 #define SMB0DAT_SMB0DAT__SHIFT 0x00 ///< SMBus 0 Data
           =4                                                      
           =4 //------------------------------------------------------------------------------
           =4 // SMB1ADM Enums (SMBus 1 Slave Address Mask @ 0xCE)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB1ADM_EHACK__BMASK             0x01 ///< Hardware Acknowledge Enable                     
           =4 #define SMB1ADM_EHACK__SHIFT             0x00 ///< Hardware Acknowledge Enable                     
           =4 #define SMB1ADM_EHACK__ADR_ACK_MANUAL    0x00 ///< Firmware must manually acknowledge all incoming 
           =4                                               ///< address and data bytes.                         
           =4 #define SMB1ADM_EHACK__ADR_ACK_AUTOMATIC 0x01 ///< Automatic slave address recognition and hardware
           =4                                               ///< acknowledge is enabled.                         
           =4                                                                                                    
           =4 #define SMB1ADM_SLVM__FMASK              0xFE ///< SMBus Slave Address Mask                        
           =4 #define SMB1ADM_SLVM__SHIFT              0x01 ///< SMBus Slave Address Mask                        
           =4                                                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // SMB1ADR Enums (SMBus 1 Slave Address @ 0xCF)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB1ADR_GC__BMASK      0x01 ///< General Call Address Enable        
           =4 #define SMB1ADR_GC__SHIFT      0x00 ///< General Call Address Enable        
           =4 #define SMB1ADR_GC__IGNORED    0x00 ///< General Call Address is ignored.   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 127 

           =4 #define SMB1ADR_GC__RECOGNIZED 0x01 ///< General Call Address is recognized.
           =4                                                                             
           =4 #define SMB1ADR_SLV__FMASK     0xFE ///< SMBus Hardware Slave Address       
           =4 #define SMB1ADR_SLV__SHIFT     0x01 ///< SMBus Hardware Slave Address       
           =4                                                                             
           =4 //------------------------------------------------------------------------------
           =4 // SMB1CF Enums (SMBus 1 Configuration @ 0xC1)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB1CF_SMBCS__FMASK             0x03 ///< SMBus Clock Source Selection                     
           =4 #define SMB1CF_SMBCS__SHIFT             0x00 ///< SMBus Clock Source Selection                     
           =4 #define SMB1CF_SMBCS__TIMER0            0x00 ///< Timer 0 Overflow.                                
           =4 #define SMB1CF_SMBCS__TIMER5            0x01 ///< Timer 5 Overflow.                                
           =4 #define SMB1CF_SMBCS__TIMER2_HIGH       0x02 ///< Timer 2 High Byte Overflow.                      
           =4 #define SMB1CF_SMBCS__TIMER2_LOW        0x03 ///< Timer 2 Low Byte Overflow.                       
           =4                                                                                                    
           =4 #define SMB1CF_SMBFTE__BMASK            0x04 ///< SMBus Free Timeout Detection Enable              
           =4 #define SMB1CF_SMBFTE__SHIFT            0x02 ///< SMBus Free Timeout Detection Enable              
           =4 #define SMB1CF_SMBFTE__FREE_TO_DISABLED 0x00 ///< Disable bus free timeouts.                       
           =4 #define SMB1CF_SMBFTE__FREE_TO_ENABLED  0x04 ///< Enable bus free timeouts. The bus the bus will be
           =4                                              ///< considered free if SCL and SDA remain high for   
           =4                                              ///< more than 10 SMBus clock source periods.         
           =4                                                                                                    
           =4 #define SMB1CF_SMBTOE__BMASK            0x08 ///< SMBus SCL Timeout Detection Enable               
           =4 #define SMB1CF_SMBTOE__SHIFT            0x03 ///< SMBus SCL Timeout Detection Enable               
           =4 #define SMB1CF_SMBTOE__SCL_TO_DISABLED  0x00 ///< Disable SCL low timeouts.                        
           =4 #define SMB1CF_SMBTOE__SCL_TO_ENABLED   0x08 ///< Enable SCL low timeouts.                         
           =4                                                                                                    
           =4 #define SMB1CF_EXTHOLD__BMASK           0x10 ///< SMBus Setup and Hold Time Extension Enable       
           =4 #define SMB1CF_EXTHOLD__SHIFT           0x04 ///< SMBus Setup and Hold Time Extension Enable       
           =4 #define SMB1CF_EXTHOLD__DISABLED        0x00 ///< Disable SDA extended setup and hold times.       
           =4 #define SMB1CF_EXTHOLD__ENABLED         0x10 ///< Enable SDA extended setup and hold times.        
           =4                                                                                                    
           =4 #define SMB1CF_BUSY__BMASK              0x20 ///< SMBus Busy Indicator                             
           =4 #define SMB1CF_BUSY__SHIFT              0x05 ///< SMBus Busy Indicator                             
           =4 #define SMB1CF_BUSY__NOT_SET            0x00 ///< The bus is not busy.                             
           =4 #define SMB1CF_BUSY__SET                0x20 ///< The bus is busy and a transfer is currently in   
           =4                                              ///< progress.                                        
           =4                                                                                                    
           =4 #define SMB1CF_INH__BMASK               0x40 ///< SMBus Slave Inhibit                              
           =4 #define SMB1CF_INH__SHIFT               0x06 ///< SMBus Slave Inhibit                              
           =4 #define SMB1CF_INH__SLAVE_ENABLED       0x00 ///< Slave states are enabled.                        
           =4 #define SMB1CF_INH__SLAVE_DISABLED      0x40 ///< Slave states are inhibited.                      
           =4                                                                                                    
           =4 #define SMB1CF_ENSMB__BMASK             0x80 ///< SMBus Enable                                     
           =4 #define SMB1CF_ENSMB__SHIFT             0x07 ///< SMBus Enable                                     
           =4 #define SMB1CF_ENSMB__DISABLED          0x00 ///< Disable the SMBus module.                        
           =4 #define SMB1CF_ENSMB__ENABLED           0x80 ///< Enable the SMBus module.                         
           =4                                                                                                    
           =4 //------------------------------------------------------------------------------
           =4 // SMB1CN0 Enums (SMBus 1 Control @ 0xC0)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB1CN0_SI__BMASK           0x01 ///< SMBus Interrupt Flag                           
           =4 #define SMB1CN0_SI__SHIFT           0x00 ///< SMBus Interrupt Flag                           
           =4 #define SMB1CN0_SI__NOT_SET         0x00 ///<                                                
           =4 #define SMB1CN0_SI__SET             0x01 ///<                                                
           =4                                                                                              
           =4 #define SMB1CN0_ACK__BMASK          0x02 ///< SMBus Acknowledge                              
           =4 #define SMB1CN0_ACK__SHIFT          0x01 ///< SMBus Acknowledge                              
           =4 #define SMB1CN0_ACK__NOT_SET        0x00 ///< Generate a NACK, or the response was a NACK.   
           =4 #define SMB1CN0_ACK__SET            0x02 ///< Generate an ACK, or the response was an ACK.   
           =4                                                                                              
           =4 #define SMB1CN0_ARBLOST__BMASK      0x04 ///< SMBus Arbitration Lost Indicator               
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 128 

           =4 #define SMB1CN0_ARBLOST__SHIFT      0x02 ///< SMBus Arbitration Lost Indicator               
           =4 #define SMB1CN0_ARBLOST__NOT_SET    0x00 ///< No arbitration error.                          
           =4 #define SMB1CN0_ARBLOST__ERROR      0x04 ///< Arbitration error occurred.                    
           =4                                                                                              
           =4 #define SMB1CN0_ACKRQ__BMASK        0x08 ///< SMBus Acknowledge Request                      
           =4 #define SMB1CN0_ACKRQ__SHIFT        0x03 ///< SMBus Acknowledge Request                      
           =4 #define SMB1CN0_ACKRQ__NOT_SET      0x00 ///< No ACK requested.                              
           =4 #define SMB1CN0_ACKRQ__REQUESTED    0x08 ///< ACK requested.                                 
           =4                                                                                              
           =4 #define SMB1CN0_STO__BMASK          0x10 ///< SMBus Stop Flag                                
           =4 #define SMB1CN0_STO__SHIFT          0x04 ///< SMBus Stop Flag                                
           =4 #define SMB1CN0_STO__NOT_SET        0x00 ///< A STOP is not pending.                         
           =4 #define SMB1CN0_STO__SET            0x10 ///< Generate a STOP or a STOP is currently pending.
           =4                                                                                              
           =4 #define SMB1CN0_STA__BMASK          0x20 ///< SMBus Start Flag                               
           =4 #define SMB1CN0_STA__SHIFT          0x05 ///< SMBus Start Flag                               
           =4 #define SMB1CN0_STA__NOT_SET        0x00 ///< A START was not detected.                      
           =4 #define SMB1CN0_STA__SET            0x20 ///< Generate a START, repeated START, or a START is
           =4                                          ///< currently pending.                             
           =4                                                                                              
           =4 #define SMB1CN0_TXMODE__BMASK       0x40 ///< SMBus Transmit Mode Indicator                  
           =4 #define SMB1CN0_TXMODE__SHIFT       0x06 ///< SMBus Transmit Mode Indicator                  
           =4 #define SMB1CN0_TXMODE__RECEIVER    0x00 ///< SMBus in Receiver Mode.                        
           =4 #define SMB1CN0_TXMODE__TRANSMITTER 0x40 ///< SMBus in Transmitter Mode.                     
           =4                                                                                              
           =4 #define SMB1CN0_MASTER__BMASK       0x80 ///< SMBus Master/Slave Indicator                   
           =4 #define SMB1CN0_MASTER__SHIFT       0x07 ///< SMBus Master/Slave Indicator                   
           =4 #define SMB1CN0_MASTER__SLAVE       0x00 ///< SMBus operating in slave mode.                 
           =4 #define SMB1CN0_MASTER__MASTER      0x80 ///< SMBus operating in master mode.                
           =4                                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // SMB1DAT Enums (SMBus 1 Data @ 0xC2)
           =4 //------------------------------------------------------------------------------
           =4 #define SMB1DAT_SMB1DAT__FMASK 0xFF ///< SMBus 1 Data
           =4 #define SMB1DAT_SMB1DAT__SHIFT 0x00 ///< SMBus 1 Data
           =4                                                      
           =4 //------------------------------------------------------------------------------
           =4 // SMBTC Enums (SMBus Timing and Pin Control @ 0xB9)
           =4 //------------------------------------------------------------------------------
           =4 #define SMBTC_SMB0SDD__FMASK         0x03 ///< SMBus 0 Start Detection Window                   
           =4 #define SMBTC_SMB0SDD__SHIFT         0x00 ///< SMBus 0 Start Detection Window                   
           =4 #define SMBTC_SMB0SDD__NONE          0x00 ///< No additional hold time window (0-1 SYSCLK).     
           =4 #define SMBTC_SMB0SDD__ADD_2_SYSCLKS 0x01 ///< Increase hold time window to 2-3 SYSCLKs.        
           =4 #define SMBTC_SMB0SDD__ADD_4_SYSCLKS 0x02 ///< Increase hold time window to 4-5 SYSCLKs.        
           =4 #define SMBTC_SMB0SDD__ADD_8_SYSCLKS 0x03 ///< Increase hold time window to 8-9 SYSCLKs.        
           =4                                                                                                 
           =4 #define SMBTC_SMB1SDD__FMASK         0x0C ///< SMBus 1 Start Detection Window                   
           =4 #define SMBTC_SMB1SDD__SHIFT         0x02 ///< SMBus 1 Start Detection Window                   
           =4 #define SMBTC_SMB1SDD__NONE          0x00 ///< No additional hold time requirement (0-1 SYSCLK).
           =4 #define SMBTC_SMB1SDD__ADD_2_SYSCLKS 0x04 ///< Increase hold time window to 2-3 SYSCLKs.        
           =4 #define SMBTC_SMB1SDD__ADD_4_SYSCLKS 0x08 ///< Increase hold time window to 4-5 SYSCLKs.        
           =4 #define SMBTC_SMB1SDD__ADD_8_SYSCLKS 0x0C ///< Increase hold time window to 8-9 SYSCLKs.        
           =4                                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // SPI0CFG Enums (SPI0 Configuration @ 0xA1)
           =4 //------------------------------------------------------------------------------
           =4 #define SPI0CFG_RXBMT__BMASK                0x01 ///< Receive Buffer Empty                              
           =4 #define SPI0CFG_RXBMT__SHIFT                0x00 ///< Receive Buffer Empty                              
           =4 #define SPI0CFG_RXBMT__NOT_SET              0x00 ///< New data is available in the receive buffer (Slave
           =4                                                  ///< mode).                                            
           =4 #define SPI0CFG_RXBMT__SET                  0x01 ///< No new data in the receive buffer (Slave mode).   
           =4                                                                                                         
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 129 

           =4 #define SPI0CFG_SRMT__BMASK                 0x02 ///< Shift Register Empty                              
           =4 #define SPI0CFG_SRMT__SHIFT                 0x01 ///< Shift Register Empty                              
           =4 #define SPI0CFG_SRMT__NOT_SET               0x00 ///< The shift register is not empty.                  
           =4 #define SPI0CFG_SRMT__SET                   0x02 ///< The shift register is empty.                      
           =4                                                                                                         
           =4 #define SPI0CFG_NSSIN__BMASK                0x04 ///< NSS Instantaneous Pin Input                       
           =4 #define SPI0CFG_NSSIN__SHIFT                0x02 ///< NSS Instantaneous Pin Input                       
           =4 #define SPI0CFG_NSSIN__LOW                  0x00 ///< The NSS pin is low.                               
           =4 #define SPI0CFG_NSSIN__HIGH                 0x04 ///< The NSS pin is high.                              
           =4                                                                                                         
           =4 #define SPI0CFG_SLVSEL__BMASK               0x08 ///< Slave Selected Flag                               
           =4 #define SPI0CFG_SLVSEL__SHIFT               0x03 ///< Slave Selected Flag                               
           =4 #define SPI0CFG_SLVSEL__NOT_SELECTED        0x00 ///< The Slave is not selected (NSS is high).          
           =4 #define SPI0CFG_SLVSEL__SELECTED            0x08 ///< The Slave is selected (NSS is low).               
           =4                                                                                                         
           =4 #define SPI0CFG_CKPOL__BMASK                0x10 ///< SPI0 Clock Polarity                               
           =4 #define SPI0CFG_CKPOL__SHIFT                0x04 ///< SPI0 Clock Polarity                               
           =4 #define SPI0CFG_CKPOL__IDLE_LOW             0x00 ///< SCK line low in idle state.                       
           =4 #define SPI0CFG_CKPOL__IDLE_HIGH            0x10 ///< SCK line high in idle state.                      
           =4                                                                                                         
           =4 #define SPI0CFG_CKPHA__BMASK                0x20 ///< SPI0 Clock Phase                                  
           =4 #define SPI0CFG_CKPHA__SHIFT                0x05 ///< SPI0 Clock Phase                                  
           =4 #define SPI0CFG_CKPHA__DATA_CENTERED_FIRST  0x00 ///< Data centered on first edge of SCK period.        
           =4 #define SPI0CFG_CKPHA__DATA_CENTERED_SECOND 0x20 ///< Data centered on second edge of SCK period.       
           =4                                                                                                         
           =4 #define SPI0CFG_MSTEN__BMASK                0x40 ///< Master Mode Enable                                
           =4 #define SPI0CFG_MSTEN__SHIFT                0x06 ///< Master Mode Enable                                
           =4 #define SPI0CFG_MSTEN__MASTER_DISABLED      0x00 ///< Disable master mode. Operate in slave mode.       
           =4 #define SPI0CFG_MSTEN__MASTER_ENABLED       0x40 ///< Enable master mode. Operate as a master.          
           =4                                                                                                         
           =4 #define SPI0CFG_SPIBSY__BMASK               0x80 ///< SPI Busy                                          
           =4 #define SPI0CFG_SPIBSY__SHIFT               0x07 ///< SPI Busy                                          
           =4 #define SPI0CFG_SPIBSY__NOT_SET             0x00 ///< A SPI transfer is not in progress.                
           =4 #define SPI0CFG_SPIBSY__SET                 0x80 ///< A SPI transfer is in progress.                    
           =4                                                                                                         
           =4 //------------------------------------------------------------------------------
           =4 // SPI0CKR Enums (SPI0 Clock Rate @ 0xA2)
           =4 //------------------------------------------------------------------------------
           =4 #define SPI0CKR_SPI0CKR__FMASK 0xFF ///< SPI0 Clock Rate
           =4 #define SPI0CKR_SPI0CKR__SHIFT 0x00 ///< SPI0 Clock Rate
           =4                                                         
           =4 //------------------------------------------------------------------------------
           =4 // SPI0CN0 Enums (SPI0 Control @ 0xF8)
           =4 //------------------------------------------------------------------------------
           =4 #define SPI0CN0_SPIEN__BMASK                  0x01 ///< SPI0 Enable                                       
           =4 #define SPI0CN0_SPIEN__SHIFT                  0x00 ///< SPI0 Enable                                       
           =4 #define SPI0CN0_SPIEN__DISABLED               0x00 ///< Disable the SPI module.                           
           =4 #define SPI0CN0_SPIEN__ENABLED                0x01 ///< Enable the SPI module.                            
           =4                                                                                                           
           =4 #define SPI0CN0_TXBMT__BMASK                  0x02 ///< Transmit Buffer Empty                             
           =4 #define SPI0CN0_TXBMT__SHIFT                  0x01 ///< Transmit Buffer Empty                             
           =4 #define SPI0CN0_TXBMT__NOT_SET                0x00 ///< The transmit buffer is not empty.                 
           =4 #define SPI0CN0_TXBMT__SET                    0x02 ///< The transmit buffer is empty.                     
           =4                                                                                                           
           =4 #define SPI0CN0_NSSMD__FMASK                  0x0C ///< Slave Select Mode                                 
           =4 #define SPI0CN0_NSSMD__SHIFT                  0x02 ///< Slave Select Mode                                 
           =4 #define SPI0CN0_NSSMD__3_WIRE                 0x00 ///< 3-Wire Slave or 3-Wire Master Mode. NSS signal is 
           =4                                                    ///< not routed to a port pin.                         
           =4 #define SPI0CN0_NSSMD__4_WIRE_SLAVE           0x04 ///< 4-Wire Slave or Multi-Master Mode. NSS is an input
           =4                                                    ///< to the device.                                    
           =4 #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_LOW  0x08 ///< 4-Wire Single-Master Mode. NSS is an output and   
           =4                                                    ///< logic low.                                        
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 130 

           =4 #define SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_HIGH 0x0C ///< 4-Wire Single-Master Mode. NSS is an output and   
           =4                                                    ///< logic high.                                       
           =4                                                                                                           
           =4 #define SPI0CN0_RXOVRN__BMASK                 0x10 ///< Receive Overrun Flag                              
           =4 #define SPI0CN0_RXOVRN__SHIFT                 0x04 ///< Receive Overrun Flag                              
           =4 #define SPI0CN0_RXOVRN__NOT_SET               0x00 ///< A receive overrun did not occur.                  
           =4 #define SPI0CN0_RXOVRN__SET                   0x10 ///< A receive overrun occurred.                       
           =4                                                                                                           
           =4 #define SPI0CN0_MODF__BMASK                   0x20 ///< Mode Fault Flag                                   
           =4 #define SPI0CN0_MODF__SHIFT                   0x05 ///< Mode Fault Flag                                   
           =4 #define SPI0CN0_MODF__NOT_SET                 0x00 ///< A master collision did not occur.                 
           =4 #define SPI0CN0_MODF__SET                     0x20 ///< A master collision occurred.                      
           =4                                                                                                           
           =4 #define SPI0CN0_WCOL__BMASK                   0x40 ///< Write Collision Flag                              
           =4 #define SPI0CN0_WCOL__SHIFT                   0x06 ///< Write Collision Flag                              
           =4 #define SPI0CN0_WCOL__NOT_SET                 0x00 ///< A write collision did not occur.                  
           =4 #define SPI0CN0_WCOL__SET                     0x40 ///< A write collision occurred.                       
           =4                                                                                                           
           =4 #define SPI0CN0_SPIF__BMASK                   0x80 ///< SPI0 Interrupt Flag                               
           =4 #define SPI0CN0_SPIF__SHIFT                   0x07 ///< SPI0 Interrupt Flag                               
           =4 #define SPI0CN0_SPIF__NOT_SET                 0x00 ///< A data transfer has not completed since the last  
           =4                                                    ///< time SPIF was cleared.                            
           =4 #define SPI0CN0_SPIF__SET                     0x80 ///< A data transfer completed.                        
           =4                                                                                                           
           =4 //------------------------------------------------------------------------------
           =4 // SPI0DAT Enums (SPI0 Data @ 0xA3)
           =4 //------------------------------------------------------------------------------
           =4 #define SPI0DAT_SPI0DAT__FMASK 0xFF ///< SPI0 Transmit and Receive Data
           =4 #define SPI0DAT_SPI0DAT__SHIFT 0x00 ///< SPI0 Transmit and Receive Data
           =4                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // TH0 Enums (Timer 0 High Byte @ 0x8C)
           =4 //------------------------------------------------------------------------------
           =4 #define TH0_TH0__FMASK 0xFF ///< Timer 0 High Byte
           =4 #define TH0_TH0__SHIFT 0x00 ///< Timer 0 High Byte
           =4                                                   
           =4 //------------------------------------------------------------------------------
           =4 // TH1 Enums (Timer 1 High Byte @ 0x8D)
           =4 //------------------------------------------------------------------------------
           =4 #define TH1_TH1__FMASK 0xFF ///< Timer 1 High Byte
           =4 #define TH1_TH1__SHIFT 0x00 ///< Timer 1 High Byte
           =4                                                   
           =4 //------------------------------------------------------------------------------
           =4 // TL0 Enums (Timer 0 Low Byte @ 0x8A)
           =4 //------------------------------------------------------------------------------
           =4 #define TL0_TL0__FMASK 0xFF ///< Timer 0 Low Byte
           =4 #define TL0_TL0__SHIFT 0x00 ///< Timer 0 Low Byte
           =4                                                  
           =4 //------------------------------------------------------------------------------
           =4 // TL1 Enums (Timer 1 Low Byte @ 0x8B)
           =4 //------------------------------------------------------------------------------
           =4 #define TL1_TL1__FMASK 0xFF ///< Timer 1 Low Byte
           =4 #define TL1_TL1__SHIFT 0x00 ///< Timer 1 Low Byte
           =4                                                  
           =4 //------------------------------------------------------------------------------
           =4 // TMR2CN0 Enums (Timer 2 Control 0 @ 0xC8)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR2CN0_T2XCLK__BMASK          0x01 ///< Timer 2 External Clock Select                    
           =4 #define TMR2CN0_T2XCLK__SHIFT          0x00 ///< Timer 2 External Clock Select                    
           =4 #define TMR2CN0_T2XCLK__SYSCLK_DIV_12  0x00 ///< Timer 2 clock is the system clock divided by 12. 
           =4 #define TMR2CN0_T2XCLK__EXTOSC_DIV_8   0x01 ///< Timer 2 clock is the external oscillator divided 
           =4                                             ///< by 8 (synchronized with SYSCLK).                 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 131 

           =4                                                                                                   
           =4 #define TMR2CN0_T2CSS__BMASK           0x02 ///< Timer 2 Capture Source Select                    
           =4 #define TMR2CN0_T2CSS__SHIFT           0x01 ///< Timer 2 Capture Source Select                    
           =4 #define TMR2CN0_T2CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
           =4 #define TMR2CN0_T2CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
           =4                                             ///< Oscillator.                                      
           =4                                                                                                   
           =4 #define TMR2CN0_TR2__BMASK             0x04 ///< Timer 2 Run Control                              
           =4 #define TMR2CN0_TR2__SHIFT             0x02 ///< Timer 2 Run Control                              
           =4 #define TMR2CN0_TR2__STOP              0x00 ///< Stop Timer 2.                                    
           =4 #define TMR2CN0_TR2__RUN               0x04 ///< Start Timer 2 running.                           
           =4                                                                                                   
           =4 #define TMR2CN0_T2SPLIT__BMASK         0x08 ///< Timer 2 Split Mode Enable                        
           =4 #define TMR2CN0_T2SPLIT__SHIFT         0x03 ///< Timer 2 Split Mode Enable                        
           =4 #define TMR2CN0_T2SPLIT__16_BIT_RELOAD 0x00 ///< Timer 2 operates in 16-bit auto-reload mode.     
           =4 #define TMR2CN0_T2SPLIT__8_BIT_RELOAD  0x08 ///< Timer 2 operates as two 8-bit auto-reload timers.
           =4                                                                                                   
           =4 #define TMR2CN0_TF2CEN__BMASK          0x10 ///< Timer 2 Capture Enable                           
           =4 #define TMR2CN0_TF2CEN__SHIFT          0x04 ///< Timer 2 Capture Enable                           
           =4 #define TMR2CN0_TF2CEN__DISABLED       0x00 ///< Disable capture mode.                            
           =4 #define TMR2CN0_TF2CEN__ENABLED        0x10 ///< Enable capture mode.                             
           =4                                                                                                   
           =4 #define TMR2CN0_TF2LEN__BMASK          0x20 ///< Timer 2 Low Byte Interrupt Enable                
           =4 #define TMR2CN0_TF2LEN__SHIFT          0x05 ///< Timer 2 Low Byte Interrupt Enable                
           =4 #define TMR2CN0_TF2LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =4 #define TMR2CN0_TF2LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =4                                                                                                   
           =4 #define TMR2CN0_TF2L__BMASK            0x40 ///< Timer 2 Low Byte Overflow Flag                   
           =4 #define TMR2CN0_TF2L__SHIFT            0x06 ///< Timer 2 Low Byte Overflow Flag                   
           =4 #define TMR2CN0_TF2L__NOT_SET          0x00 ///< Timer 2 low byte did not overflow.               
           =4 #define TMR2CN0_TF2L__SET              0x40 ///< Timer 2 low byte overflowed.                     
           =4                                                                                                   
           =4 #define TMR2CN0_TF2H__BMASK            0x80 ///< Timer 2 High Byte Overflow Flag                  
           =4 #define TMR2CN0_TF2H__SHIFT            0x07 ///< Timer 2 High Byte Overflow Flag                  
           =4 #define TMR2CN0_TF2H__NOT_SET          0x00 ///< Timer 2 8-bit high byte or 16-bit value did not  
           =4                                             ///< overflow.                                        
           =4 #define TMR2CN0_TF2H__SET              0x80 ///< Timer 2 8-bit high byte or 16-bit value          
           =4                                             ///< overflowed.                                      
           =4                                                                                                   
           =4 //------------------------------------------------------------------------------
           =4 // TMR2H Enums (Timer 2 High Byte @ 0xCD)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR2H_TMR2H__FMASK 0xFF ///< Timer 2 High Byte
           =4 #define TMR2H_TMR2H__SHIFT 0x00 ///< Timer 2 High Byte
           =4                                                       
           =4 //------------------------------------------------------------------------------
           =4 // TMR2L Enums (Timer 2 Low Byte @ 0xCC)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR2L_TMR2L__FMASK 0xFF ///< Timer 2 Low Byte
           =4 #define TMR2L_TMR2L__SHIFT 0x00 ///< Timer 2 Low Byte
           =4                                                      
           =4 //------------------------------------------------------------------------------
           =4 // TMR2RLH Enums (Timer 2 Reload High Byte @ 0xCB)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR2RLH_TMR2RLH__FMASK 0xFF ///< Timer 2 Reload High Byte
           =4 #define TMR2RLH_TMR2RLH__SHIFT 0x00 ///< Timer 2 Reload High Byte
           =4                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // TMR2RLL Enums (Timer 2 Reload Low Byte @ 0xCA)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR2RLL_TMR2RLL__FMASK 0xFF ///< Timer 2 Reload Low Byte
           =4 #define TMR2RLL_TMR2RLL__SHIFT 0x00 ///< Timer 2 Reload Low Byte
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 132 

           =4                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // TMR3CN0 Enums (Timer 3 Control 0 @ 0x91)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR3CN0_T3XCLK__BMASK          0x01 ///< Timer 3 External Clock Select                    
           =4 #define TMR3CN0_T3XCLK__SHIFT          0x00 ///< Timer 3 External Clock Select                    
           =4 #define TMR3CN0_T3XCLK__SYSCLK_DIV_12  0x00 ///< Timer 3 clock is the system clock divided by 12. 
           =4 #define TMR3CN0_T3XCLK__EXTOSC_DIV_8   0x01 ///< Timer 3 clock is the external oscillator divided 
           =4                                             ///< by 8 (synchronized with SYSCLK).                 
           =4                                                                                                   
           =4 #define TMR3CN0_T3CSS__BMASK           0x02 ///< Timer 3 Capture Source Select                    
           =4 #define TMR3CN0_T3CSS__SHIFT           0x01 ///< Timer 3 Capture Source Select                    
           =4 #define TMR3CN0_T3CSS__USB_SOF_CAPTURE 0x00 ///< Capture source is USB SOF event.                 
           =4 #define TMR3CN0_T3CSS__LFOSC_CAPTURE   0x02 ///< Capture source is falling edge of Low-Frequency  
           =4                                             ///< Oscillator.                                      
           =4                                                                                                   
           =4 #define TMR3CN0_TR3__BMASK             0x04 ///< Timer 3 Run Control                              
           =4 #define TMR3CN0_TR3__SHIFT             0x02 ///< Timer 3 Run Control                              
           =4 #define TMR3CN0_TR3__STOP              0x00 ///< Stop Timer 3.                                    
           =4 #define TMR3CN0_TR3__RUN               0x04 ///< Start Timer 3 running.                           
           =4                                                                                                   
           =4 #define TMR3CN0_T3SPLIT__BMASK         0x08 ///< Timer 3 Split Mode Enable                        
           =4 #define TMR3CN0_T3SPLIT__SHIFT         0x03 ///< Timer 3 Split Mode Enable                        
           =4 #define TMR3CN0_T3SPLIT__16_BIT_RELOAD 0x00 ///< Timer 3 operates in 16-bit auto-reload mode.     
           =4 #define TMR3CN0_T3SPLIT__8_BIT_RELOAD  0x08 ///< Timer 3 operates as two 8-bit auto-reload timers.
           =4                                                                                                   
           =4 #define TMR3CN0_TF3CEN__BMASK          0x10 ///< Timer 3 Capture Enable                           
           =4 #define TMR3CN0_TF3CEN__SHIFT          0x04 ///< Timer 3 Capture Enable                           
           =4 #define TMR3CN0_TF3CEN__DISABLED       0x00 ///< Disable capture mode.                            
           =4 #define TMR3CN0_TF3CEN__ENABLED        0x10 ///< Enable capture mode.                             
           =4                                                                                                   
           =4 #define TMR3CN0_TF3LEN__BMASK          0x20 ///< Timer 3 Low Byte Interrupt Enable                
           =4 #define TMR3CN0_TF3LEN__SHIFT          0x05 ///< Timer 3 Low Byte Interrupt Enable                
           =4 #define TMR3CN0_TF3LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =4 #define TMR3CN0_TF3LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =4                                                                                                   
           =4 #define TMR3CN0_TF3L__BMASK            0x40 ///< Timer 3 Low Byte Overflow Flag                   
           =4 #define TMR3CN0_TF3L__SHIFT            0x06 ///< Timer 3 Low Byte Overflow Flag                   
           =4 #define TMR3CN0_TF3L__NOT_SET          0x00 ///< Timer 3 low byte did not overflow.               
           =4 #define TMR3CN0_TF3L__SET              0x40 ///< Timer 3 low byte overflowed.                     
           =4                                                                                                   
           =4 #define TMR3CN0_TF3H__BMASK            0x80 ///< Timer 3 High Byte Overflow Flag                  
           =4 #define TMR3CN0_TF3H__SHIFT            0x07 ///< Timer 3 High Byte Overflow Flag                  
           =4 #define TMR3CN0_TF3H__NOT_SET          0x00 ///< Timer 3 8-bit high byte or 16-bit value did not  
           =4                                             ///< overflow.                                        
           =4 #define TMR3CN0_TF3H__SET              0x80 ///< Timer 3 8-bit high byte or 16-bit value          
           =4                                             ///< overflowed.                                      
           =4 
           =4 #define TMR3CN0_TR2_EN()               TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__RUN; 
           =4 #define TMR3CN0_TR2_DIS()              TMR3CN0 = (TMR3CN0&(~TMR3CN0_TR3__BMASK))|TMR3CN0_TR3__STOP; 
           =4 #define TMR3CN0_TR2_HOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3H__BMASK))|TMR3CN0_TF3H__NOT_SET;  
           =4 #define TMR3CN0_TR2_LOF_CLR()          TMR3CN0 = (TMR3CN0&(~TMR3CN0_TF3L__BMASK))|TMR3CN0_TF3L__NOT_SET; 
           =4 
           =4 //------------------------------------------------------------------------------
           =4 // TMR3H Enums (Timer 3 High Byte @ 0x95)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR3H_TMR3H__FMASK 0xFF ///< Timer 3 High Byte
           =4 #define TMR3H_TMR3H__SHIFT 0x00 ///< Timer 3 High Byte
           =4                                                       
           =4 //------------------------------------------------------------------------------
           =4 // TMR3L Enums (Timer 3 Low Byte @ 0x94)
           =4 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 133 

           =4 #define TMR3L_TMR3L__FMASK 0xFF ///< Timer 3 Low Byte
           =4 #define TMR3L_TMR3L__SHIFT 0x00 ///< Timer 3 Low Byte
           =4                                                      
           =4 //------------------------------------------------------------------------------
           =4 // TMR3RLH Enums (Timer 3 Reload High Byte @ 0x93)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR3RLH_TMR3RLH__FMASK 0xFF ///< Timer 3 Reload High Byte
           =4 #define TMR3RLH_TMR3RLH__SHIFT 0x00 ///< Timer 3 Reload High Byte
           =4                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // TMR3RLL Enums (Timer 3 Reload Low Byte @ 0x92)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR3RLL_TMR3RLL__FMASK 0xFF ///< Timer 3 Reload Low Byte
           =4 #define TMR3RLL_TMR3RLL__SHIFT 0x00 ///< Timer 3 Reload Low Byte
           =4                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // TMR4CN0 Enums (Timer 4 Control 0 @ 0x91)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR4CN0_T4XCLK__BMASK          0x01 ///< Timer 4 External Clock Select                    
           =4 #define TMR4CN0_T4XCLK__SHIFT          0x00 ///< Timer 4 External Clock Select                    
           =4 #define TMR4CN0_T4XCLK__SYSCLK_DIV_12  0x00 ///< Timer 4 clock is the system clock divided by 12. 
           =4 #define TMR4CN0_T4XCLK__EXTOSC_DIV_8   0x01 ///< Timer 4 clock is the external oscillator divided 
           =4                                             ///< by 8 (synchronized with SYSCLK).                 
           =4                                                                                                   
           =4 #define TMR4CN0_TR4__BMASK             0x04 ///< Timer 4 Run Control                              
           =4 #define TMR4CN0_TR4__SHIFT             0x02 ///< Timer 4 Run Control                              
           =4 #define TMR4CN0_TR4__STOP              0x00 ///< Stop Timer 4.                                    
           =4 #define TMR4CN0_TR4__RUN               0x04 ///< Start Timer 4 running.                           
           =4                                                                                                   
           =4 #define TMR4CN0_T4SPLIT__BMASK         0x08 ///< Timer 4 Split Mode Enable                        
           =4 #define TMR4CN0_T4SPLIT__SHIFT         0x03 ///< Timer 4 Split Mode Enable                        
           =4 #define TMR4CN0_T4SPLIT__16_BIT_RELOAD 0x00 ///< Timer 4 operates in 16-bit auto-reload mode.     
           =4 #define TMR4CN0_T4SPLIT__8_BIT_RELOAD  0x08 ///< Timer 4 operates as two 8-bit auto-reload timers.
           =4                                                                                                   
           =4 #define TMR4CN0_TF4LEN__BMASK          0x20 ///< Timer 4 Low Byte Interrupt Enable                
           =4 #define TMR4CN0_TF4LEN__SHIFT          0x05 ///< Timer 4 Low Byte Interrupt Enable                
           =4 #define TMR4CN0_TF4LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =4 #define TMR4CN0_TF4LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =4                                                                                                   
           =4 #define TMR4CN0_TF4L__BMASK            0x40 ///< Timer 4 Low Byte Overflow Flag                   
           =4 #define TMR4CN0_TF4L__SHIFT            0x06 ///< Timer 4 Low Byte Overflow Flag                   
           =4 #define TMR4CN0_TF4L__NOT_SET          0x00 ///< Timer 4 low byte did not overflow.               
           =4 #define TMR4CN0_TF4L__SET              0x40 ///< Timer 4 low byte overflowed.                     
           =4                                                                                                   
           =4 #define TMR4CN0_TF4H__BMASK            0x80 ///< Timer 4 High Byte Overflow Flag                  
           =4 #define TMR4CN0_TF4H__SHIFT            0x07 ///< Timer 4 High Byte Overflow Flag                  
           =4 #define TMR4CN0_TF4H__NOT_SET          0x00 ///< Timer 4 8-bit high byte or 16-bit value did not  
           =4                                             ///< overflow.                                        
           =4 #define TMR4CN0_TF4H__SET              0x80 ///< Timer 4 8-bit high byte or 16-bit value          
           =4                                             ///< overflowed.                                      
           =4                                                                                                   
           =4 //------------------------------------------------------------------------------
           =4 // TMR4H Enums (Timer 4 High Byte @ 0x95)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR4H_TMR4H__FMASK 0xFF ///< Timer 4 High Byte
           =4 #define TMR4H_TMR4H__SHIFT 0x00 ///< Timer 4 High Byte
           =4                                                       
           =4 //------------------------------------------------------------------------------
           =4 // TMR4L Enums (Timer 4 Low Byte @ 0x94)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR4L_TMR4L__FMASK 0xFF ///< Timer 4 Low Byte
           =4 #define TMR4L_TMR4L__SHIFT 0x00 ///< Timer 4 Low Byte
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 134 

           =4                                                      
           =4 //------------------------------------------------------------------------------
           =4 // TMR4RLH Enums (Timer 4 Reload High Byte @ 0x93)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR4RLH_TMR4RLH__FMASK 0xFF ///< Timer 4 Reload High Byte
           =4 #define TMR4RLH_TMR4RLH__SHIFT 0x00 ///< Timer 4 Reload High Byte
           =4                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // TMR4RLL Enums (Timer 4 Reload Low Byte @ 0x92)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR4RLL_TMR4RLL__FMASK 0xFF ///< Timer 4 Reload Low Byte
           =4 #define TMR4RLL_TMR4RLL__SHIFT 0x00 ///< Timer 4 Reload Low Byte
           =4                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // TMR5CN0 Enums (Timer 5 Control 0 @ 0xC8)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR5CN0_T5XCLK__BMASK          0x01 ///< Timer 5 External Clock Select                    
           =4 #define TMR5CN0_T5XCLK__SHIFT          0x00 ///< Timer 5 External Clock Select                    
           =4 #define TMR5CN0_T5XCLK__SYSCLK_DIV_12  0x00 ///< Timer 5 clock is the system clock divided by 12. 
           =4 #define TMR5CN0_T5XCLK__EXTOSC_DIV_8   0x01 ///< Timer 5 clock is the external oscillator divided 
           =4                                             ///< by 8 (synchronized with SYSCLK).                 
           =4                                                                                                   
           =4 #define TMR5CN0_TR5__BMASK             0x04 ///< Timer 5 Run Control                              
           =4 #define TMR5CN0_TR5__SHIFT             0x02 ///< Timer 5 Run Control                              
           =4 #define TMR5CN0_TR5__STOP              0x00 ///< Stop Timer 5.                                    
           =4 #define TMR5CN0_TR5__RUN               0x04 ///< Start Timer 5 running.                           
           =4                                                                                                   
           =4 #define TMR5CN0_T5SPLIT__BMASK         0x08 ///< Timer 5 Split Mode Enable                        
           =4 #define TMR5CN0_T5SPLIT__SHIFT         0x03 ///< Timer 5 Split Mode Enable                        
           =4 #define TMR5CN0_T5SPLIT__16_BIT_RELOAD 0x00 ///< Timer 5 operates in 16-bit auto-reload mode.     
           =4 #define TMR5CN0_T5SPLIT__8_BIT_RELOAD  0x08 ///< Timer 5 operates as two 8-bit auto-reload timers.
           =4                                                                                                   
           =4 #define TMR5CN0_TF5LEN__BMASK          0x20 ///< Timer 5 Low Byte Interrupt Enable                
           =4 #define TMR5CN0_TF5LEN__SHIFT          0x05 ///< Timer 5 Low Byte Interrupt Enable                
           =4 #define TMR5CN0_TF5LEN__DISABLED       0x00 ///< Disable low byte interrupts.                     
           =4 #define TMR5CN0_TF5LEN__ENABLED        0x20 ///< Enable low byte interrupts.                      
           =4                                                                                                   
           =4 #define TMR5CN0_TF5L__BMASK            0x40 ///< Timer 5 Low Byte Overflow Flag                   
           =4 #define TMR5CN0_TF5L__SHIFT            0x06 ///< Timer 5 Low Byte Overflow Flag                   
           =4 #define TMR5CN0_TF5L__NOT_SET          0x00 ///< Timer 5 low byte did not overflow.               
           =4 #define TMR5CN0_TF5L__SET              0x40 ///< Timer 5 low byte overflowed.                     
           =4                                                                                                   
           =4 #define TMR5CN0_TF5H__BMASK            0x80 ///< Timer 5 High Byte Overflow Flag                  
           =4 #define TMR5CN0_TF5H__SHIFT            0x07 ///< Timer 5 High Byte Overflow Flag                  
           =4 #define TMR5CN0_TF5H__NOT_SET          0x00 ///< Timer 5 8-bit high byte or 16-bit value did not  
           =4                                             ///< overflow.                                        
           =4 #define TMR5CN0_TF5H__SET              0x80 ///< Timer 5 8-bit high byte or 16-bit value          
           =4                                             ///< overflowed.                                      
           =4                                                                                                   
           =4 //------------------------------------------------------------------------------
           =4 // TMR5H Enums (Timer 5 High Byte @ 0xCD)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR5H_TMR5H__FMASK 0xFF ///< Timer 5 High Byte
           =4 #define TMR5H_TMR5H__SHIFT 0x00 ///< Timer 5 High Byte
           =4                                                       
           =4 //------------------------------------------------------------------------------
           =4 // TMR5L Enums (Timer 5 Low Byte @ 0xCC)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR5L_TMR5L__FMASK 0xFF ///< Timer 5 Low Byte
           =4 #define TMR5L_TMR5L__SHIFT 0x00 ///< Timer 5 Low Byte
           =4                                                      
           =4 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 135 

           =4 // TMR5RLH Enums (Timer 5 Reload High Byte @ 0xCB)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR5RLH_TMR5RLH__FMASK 0xFF ///< Timer 5 Reload High Byte
           =4 #define TMR5RLH_TMR5RLH__SHIFT 0x00 ///< Timer 5 Reload High Byte
           =4                                                                  
           =4 //------------------------------------------------------------------------------
           =4 // TMR5RLL Enums (Timer 5 Reload Low Byte @ 0xCA)
           =4 //------------------------------------------------------------------------------
           =4 #define TMR5RLL_TMR5RLL__FMASK 0xFF ///< Timer 5 Reload Low Byte
           =4 #define TMR5RLL_TMR5RLL__SHIFT 0x00 ///< Timer 5 Reload Low Byte
           =4                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // CKCON0 Enums (Clock Control 0 @ 0x8E)
           =4 //------------------------------------------------------------------------------
           =4 #define CKCON0_SCA__FMASK           0x03 ///< Timer 0/1 Prescale                                
           =4 #define CKCON0_SCA__SHIFT           0x00 ///< Timer 0/1 Prescale                                
           =4 #define CKCON0_SCA__SYSCLK_DIV_12   0x00 ///< System clock divided by 12.                       
           =4 #define CKCON0_SCA__SYSCLK_DIV_4    0x01 ///< System clock divided by 4.                        
           =4 #define CKCON0_SCA__SYSCLK_DIV_48   0x02 ///< System clock divided by 48.                       
           =4 #define CKCON0_SCA__EXTOSC_DIV_8    0x03 ///< External oscillator divided by 8 (synchronized    
           =4                                          ///< with the system clock).                           
           =4                                                                                                 
           =4 #define CKCON0_T0M__BMASK           0x04 ///< Timer 0 Clock Select                              
           =4 #define CKCON0_T0M__SHIFT           0x02 ///< Timer 0 Clock Select                              
           =4 #define CKCON0_T0M__PRESCALE        0x00 ///< Counter/Timer 0 uses the clock defined by the     
           =4                                          ///< prescale field, SCA.                              
           =4 #define CKCON0_T0M__SYSCLK          0x04 ///< Counter/Timer 0 uses the system clock.            
           =4                                                                                                 
           =4 #define CKCON0_T1M__BMASK           0x08 ///< Timer 1 Clock Select                              
           =4 #define CKCON0_T1M__SHIFT           0x03 ///< Timer 1 Clock Select                              
           =4 #define CKCON0_T1M__PRESCALE        0x00 ///< Timer 1 uses the clock defined by the prescale    
           =4                                          ///< field, SCA.                                       
           =4 #define CKCON0_T1M__SYSCLK          0x08 ///< Timer 1 uses the system clock.                    
           =4                                                                                                 
           =4 #define CKCON0_T2ML__BMASK          0x10 ///< Timer 2 Low Byte Clock Select                     
           =4 #define CKCON0_T2ML__SHIFT          0x04 ///< Timer 2 Low Byte Clock Select                     
           =4 #define CKCON0_T2ML__EXTERNAL_CLOCK 0x00 ///< Timer 2 low byte uses the clock defined by T2XCLK 
           =4                                          ///< in TMR2CN0.                                       
           =4 #define CKCON0_T2ML__SYSCLK         0x10 ///< Timer 2 low byte uses the system clock.           
           =4                                                                                                 
           =4 #define CKCON0_T2MH__BMASK          0x20 ///< Timer 2 High Byte Clock Select                    
           =4 #define CKCON0_T2MH__SHIFT          0x05 ///< Timer 2 High Byte Clock Select                    
           =4 #define CKCON0_T2MH__EXTERNAL_CLOCK 0x00 ///< Timer 2 high byte uses the clock defined by T2XCLK
           =4                                          ///< in TMR2CN0.                                       
           =4 #define CKCON0_T2MH__SYSCLK         0x20 ///< Timer 2 high byte uses the system clock.          
           =4                                                                                                 
           =4 #define CKCON0_T3ML__BMASK          0x40 ///< Timer 3 Low Byte Clock Select                     
           =4 #define CKCON0_T3ML__SHIFT          0x06 ///< Timer 3 Low Byte Clock Select                     
           =4 #define CKCON0_T3ML__EXTERNAL_CLOCK 0x00 ///< Timer 3 low byte uses the clock defined by T3XCLK 
           =4                                          ///< in TMR3CN0.                                       
           =4 #define CKCON0_T3ML__SYSCLK         0x40 ///< Timer 3 low byte uses the system clock.           
           =4                                                                                                 
           =4 #define CKCON0_T3MH__BMASK          0x80 ///< Timer 3 High Byte Clock Select                    
           =4 #define CKCON0_T3MH__SHIFT          0x07 ///< Timer 3 High Byte Clock Select                    
           =4 #define CKCON0_T3MH__EXTERNAL_CLOCK 0x00 ///< Timer 3 high byte uses the clock defined by T3XCLK
           =4                                          ///< in TMR3CN0.                                       
           =4 #define CKCON0_T3MH__SYSCLK         0x80 ///< Timer 3 high byte uses the system clock.          
           =4                                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // CKCON1 Enums (Clock Control 1 @ 0xE4)
           =4 //------------------------------------------------------------------------------
           =4 #define CKCON1_T4ML__BMASK          0x01 ///< Timer 4 Low Byte Clock Select                     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 136 

           =4 #define CKCON1_T4ML__SHIFT          0x00 ///< Timer 4 Low Byte Clock Select                     
           =4 #define CKCON1_T4ML__EXTERNAL_CLOCK 0x00 ///< Timer 4 low byte uses the clock defined by T4XCLK 
           =4                                          ///< in TMR4CN0.                                       
           =4 #define CKCON1_T4ML__SYSCLK         0x01 ///< Timer 4 low byte uses the system clock.           
           =4                                                                                                 
           =4 #define CKCON1_T4MH__BMASK          0x02 ///< Timer 4 High Byte Clock Select                    
           =4 #define CKCON1_T4MH__SHIFT          0x01 ///< Timer 4 High Byte Clock Select                    
           =4 #define CKCON1_T4MH__EXTERNAL_CLOCK 0x00 ///< Timer 4 high byte uses the clock defined by T4XCLK
           =4                                          ///< in TMR4CN0.                                       
           =4 #define CKCON1_T4MH__SYSCLK         0x02 ///< Timer 4 high byte uses the system clock.          
           =4                                                                                                 
           =4 #define CKCON1_T5ML__BMASK          0x04 ///< Timer 5 Low Byte Clock Select                     
           =4 #define CKCON1_T5ML__SHIFT          0x02 ///< Timer 5 Low Byte Clock Select                     
           =4 #define CKCON1_T5ML__EXTERNAL_CLOCK 0x00 ///< Timer 5 low byte uses the clock defined by T5XCLK 
           =4                                          ///< in TMR5CN.                                        
           =4 #define CKCON1_T5ML__SYSCLK         0x04 ///< Timer 5 low byte uses the system clock.           
           =4                                                                                                 
           =4 #define CKCON1_T5MH__BMASK          0x08 ///< Timer 5 High Byte Clock Select                    
           =4 #define CKCON1_T5MH__SHIFT          0x03 ///< Timer 5 High Byte Clock Select                    
           =4 #define CKCON1_T5MH__EXTERNAL_CLOCK 0x00 ///< Timer 5 high byte uses the clock defined by T5XCLK
           =4                                          ///< in TMR5CN.                                        
           =4 #define CKCON1_T5MH__SYSCLK         0x08 ///< Timer 5 high byte uses the system clock.          
           =4                                                                                                 
           =4 //------------------------------------------------------------------------------
           =4 // TCON Enums (Timer 0/1 Control @ 0x88)
           =4 //------------------------------------------------------------------------------
           =4 #define TCON_IT0__BMASK   0x01 ///< Interrupt 0 Type Select  
           =4 #define TCON_IT0__SHIFT   0x00 ///< Interrupt 0 Type Select  
           =4 #define TCON_IT0__LEVEL   0x00 ///< INT0 is level triggered. 
           =4 #define TCON_IT0__EDGE    0x01 ///< INT0 is edge triggered.  
           =4                                                              
           =4 #define TCON_IE0__BMASK   0x02 ///< External Interrupt 0     
           =4 #define TCON_IE0__SHIFT   0x01 ///< External Interrupt 0     
           =4 #define TCON_IE0__NOT_SET 0x00 ///< Edge/level not detected. 
           =4 #define TCON_IE0__SET     0x02 ///< Edge/level detected      
           =4                                                              
           =4 #define TCON_IT1__BMASK   0x04 ///< Interrupt 1 Type Select  
           =4 #define TCON_IT1__SHIFT   0x02 ///< Interrupt 1 Type Select  
           =4 #define TCON_IT1__LEVEL   0x00 ///< INT1 is level triggered. 
           =4 #define TCON_IT1__EDGE    0x04 ///< INT1 is edge triggered.  
           =4                                                              
           =4 #define TCON_IE1__BMASK   0x08 ///< External Interrupt 1     
           =4 #define TCON_IE1__SHIFT   0x03 ///< External Interrupt 1     
           =4 #define TCON_IE1__NOT_SET 0x00 ///< Edge/level not detected. 
           =4 #define TCON_IE1__SET     0x08 ///< Edge/level detected      
           =4                                                              
           =4 #define TCON_TR0__BMASK   0x10 ///< Timer 0 Run Control      
           =4 #define TCON_TR0__SHIFT   0x04 ///< Timer 0 Run Control      
           =4 #define TCON_TR0__STOP    0x00 ///< Stop Timer 0.            
           =4 #define TCON_TR0__RUN     0x10 ///< Start Timer 0 running.   
           =4                                                              
           =4 #define TCON_TF0__BMASK   0x20 ///< Timer 0 Overflow Flag    
           =4 #define TCON_TF0__SHIFT   0x05 ///< Timer 0 Overflow Flag    
           =4 #define TCON_TF0__NOT_SET 0x00 ///< Timer 0 did not overflow.
           =4 #define TCON_TF0__SET     0x20 ///< Timer 0 overflowed.      
           =4                                                              
           =4 #define TCON_TR1__BMASK   0x40 ///< Timer 1 Run Control      
           =4 #define TCON_TR1__SHIFT   0x06 ///< Timer 1 Run Control      
           =4 #define TCON_TR1__STOP    0x00 ///< Stop Timer 1.            
           =4 #define TCON_TR1__RUN     0x40 ///< Start Timer 1 running.   
           =4                                                              
           =4 #define TCON_TF1__BMASK   0x80 ///< Timer 1 Overflow Flag    
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 137 

           =4 #define TCON_TF1__SHIFT   0x07 ///< Timer 1 Overflow Flag    
           =4 #define TCON_TF1__NOT_SET 0x00 ///< Timer 1 did not overflow.
           =4 #define TCON_TF1__SET     0x80 ///< Timer 1 overflowed.      
           =4                                                              
           =4 //------------------------------------------------------------------------------
           =4 // TMOD Enums (Timer 0/1 Mode @ 0x89)
           =4 //------------------------------------------------------------------------------
           =4 #define TMOD_T0M__FMASK      0x03 ///< Timer 0 Mode Select                               
           =4 #define TMOD_T0M__SHIFT      0x00 ///< Timer 0 Mode Select                               
           =4 #define TMOD_T0M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
           =4 #define TMOD_T0M__MODE1      0x01 ///< Mode 1, 16-bit Counter/Timer                      
           =4 #define TMOD_T0M__MODE2      0x02 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
           =4 #define TMOD_T0M__MODE3      0x03 ///< Mode 3, Two 8-bit Counter/Timers                  
           =4                                                                                          
           =4 #define TMOD_CT0__BMASK      0x04 ///< Counter/Timer 0 Select                            
           =4 #define TMOD_CT0__SHIFT      0x02 ///< Counter/Timer 0 Select                            
           =4 #define TMOD_CT0__TIMER      0x00 ///< Timer Mode. Timer 0 increments on the clock       
           =4                                   ///< defined by T0M in the CKCON0 register.            
           =4 #define TMOD_CT0__COUNTER    0x04 ///< Counter Mode. Timer 0 increments on high-to-low   
           =4                                   ///< transitions of an external pin (T0).              
           =4                                                                                          
           =4 #define TMOD_GATE0__BMASK    0x08 ///< Timer 0 Gate Control                              
           =4 #define TMOD_GATE0__SHIFT    0x03 ///< Timer 0 Gate Control                              
           =4 #define TMOD_GATE0__DISABLED 0x00 ///< Timer 0 enabled when TR0 = 1 irrespective of INT0 
           =4                                   ///< logic level.                                      
           =4 #define TMOD_GATE0__ENABLED  0x08 ///< Timer 0 enabled only when TR0 = 1 and INT0 is     
           =4                                   ///< active as defined by bit IN0PL in register IT01CF.
           =4                                                                                          
           =4 #define TMOD_T1M__FMASK      0x30 ///< Timer 1 Mode Select                               
           =4 #define TMOD_T1M__SHIFT      0x04 ///< Timer 1 Mode Select                               
           =4 #define TMOD_T1M__MODE0      0x00 ///< Mode 0, 13-bit Counter/Timer                      
           =4 #define TMOD_T1M__MODE1      0x10 ///< Mode 1, 16-bit Counter/Timer                      
           =4 #define TMOD_T1M__MODE2      0x20 ///< Mode 2, 8-bit Counter/Timer with Auto-Reload      
           =4 #define TMOD_T1M__MODE3      0x30 ///< Mode 3, Timer 1 Inactive                          
           =4                                                                                          
           =4 #define TMOD_CT1__BMASK      0x40 ///< Counter/Timer 1 Select                            
           =4 #define TMOD_CT1__SHIFT      0x06 ///< Counter/Timer 1 Select                            
           =4 #define TMOD_CT1__TIMER      0x00 ///< Timer Mode. Timer 1 increments on the clock       
           =4                                   ///< defined by T1M in the CKCON0 register.            
           =4 #define TMOD_CT1__COUNTER    0x40 ///< Counter Mode. Timer 1 increments on high-to-low   
           =4                                   ///< transitions of an external pin (T1).              
           =4                                                                                          
           =4 #define TMOD_GATE1__BMASK    0x80 ///< Timer 1 Gate Control                              
           =4 #define TMOD_GATE1__SHIFT    0x07 ///< Timer 1 Gate Control                              
           =4 #define TMOD_GATE1__DISABLED 0x00 ///< Timer 1 enabled when TR1 = 1 irrespective of INT1 
           =4                                   ///< logic level.                                      
           =4 #define TMOD_GATE1__ENABLED  0x80 ///< Timer 1 enabled only when TR1 = 1 and INT1 is     
           =4                                   ///< active as defined by bit IN1PL in register IT01CF.
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // SBCON1 Enums (UART1 Baud Rate Generator Control @ 0xAC)
           =4 //------------------------------------------------------------------------------
           =4 #define SBCON1_BPS__FMASK     0x03 ///< Baud Rate Prescaler Select                     
           =4 #define SBCON1_BPS__SHIFT     0x00 ///< Baud Rate Prescaler Select                     
           =4 #define SBCON1_BPS__DIV_BY_12 0x00 ///< Prescaler = 12.                                
           =4 #define SBCON1_BPS__DIV_BY_4  0x01 ///< Prescaler = 4.                                 
           =4 #define SBCON1_BPS__DIV_BY_48 0x02 ///< Prescaler = 48.                                
           =4 #define SBCON1_BPS__DIV_BY_1  0x03 ///< Prescaler = 1.                                 
           =4                                                                                        
           =4 #define SBCON1_BREN__BMASK    0x40 ///< Baud Rate Generator Enable                     
           =4 #define SBCON1_BREN__SHIFT    0x06 ///< Baud Rate Generator Enable                     
           =4 #define SBCON1_BREN__DISABLED 0x00 ///< Disable the baud rate generator. UART1 will not
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 138 

           =4                                    ///< function.                                      
           =4 #define SBCON1_BREN__ENABLED  0x40 ///< Enable the baud rate generator.                
           =4                                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // SBRLH1 Enums (UART1 Baud Rate Generator High Byte @ 0xB5)
           =4 //------------------------------------------------------------------------------
           =4 #define SBRLH1_BRH__FMASK 0xFF ///< UART1 Baud Rate Reload High
           =4 #define SBRLH1_BRH__SHIFT 0x00 ///< UART1 Baud Rate Reload High
           =4                                                                
           =4 //------------------------------------------------------------------------------
           =4 // SBRLL1 Enums (UART1 Baud Rate Generator Low Byte @ 0xB4)
           =4 //------------------------------------------------------------------------------
           =4 #define SBRLL1_BRL__FMASK 0xFF ///< UART1 Baud Rate Reload Low
           =4 #define SBRLL1_BRL__SHIFT 0x00 ///< UART1 Baud Rate Reload Low
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // SBUF1 Enums (UART1 Serial Port Data Buffer @ 0xD3)
           =4 //------------------------------------------------------------------------------
           =4 #define SBUF1_SBUF1__FMASK 0xFF ///< Serial Port Data Buffer
           =4 #define SBUF1_SBUF1__SHIFT 0x00 ///< Serial Port Data Buffer
           =4                                                             
           =4 //------------------------------------------------------------------------------
           =4 // SCON1 Enums (UART1 Serial Port Control @ 0xD2)
           =4 //------------------------------------------------------------------------------
           =4 #define SCON1_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
           =4 #define SCON1_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
           =4 #define SCON1_RI__NOT_SET           0x00 ///< New data has not been received by UART1.         
           =4 #define SCON1_RI__SET               0x01 ///< UART1 received one or more data bytes.           
           =4                                                                                                
           =4 #define SCON1_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
           =4 #define SCON1_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
           =4 #define SCON1_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART1.
           =4 #define SCON1_TI__SET               0x02 ///< UART1 transmitted a byte of data.                
           =4                                                                                                
           =4 #define SCON1_RBX__BMASK            0x04 ///< Extra Receive Bit                                
           =4 #define SCON1_RBX__SHIFT            0x02 ///< Extra Receive Bit                                
           =4 #define SCON1_RBX__LOW              0x00 ///< The extra bit or the first stop bit is 0.        
           =4 #define SCON1_RBX__HIGH             0x04 ///< The extra bit or the first stop bit is 1.        
           =4                                                                                                
           =4 #define SCON1_TBX__BMASK            0x08 ///< Extra Transmission Bit                           
           =4 #define SCON1_TBX__SHIFT            0x03 ///< Extra Transmission Bit                           
           =4 #define SCON1_TBX__LOW              0x00 ///< Set extra bit to 0 (low).                        
           =4 #define SCON1_TBX__HIGH             0x08 ///< Set extra bit to 1 (high).                       
           =4                                                                                                
           =4 #define SCON1_REN__BMASK            0x10 ///< Receive Enable                                   
           =4 #define SCON1_REN__SHIFT            0x04 ///< Receive Enable                                   
           =4 #define SCON1_REN__RECEIVE_DISABLED 0x00 ///< UART1 reception disabled.                        
           =4 #define SCON1_REN__RECEIVE_ENABLED  0x10 ///< UART1 reception enabled.                         
           =4                                                                                                
           =4 #define SCON1_PERR__BMASK           0x40 ///< Parity Error Flag                                
           =4 #define SCON1_PERR__SHIFT           0x06 ///< Parity Error Flag                                
           =4 #define SCON1_PERR__NOT_SET         0x00 ///< Parity error has not occurred.                   
           =4 #define SCON1_PERR__SET             0x40 ///< Parity error has occurred.                       
           =4                                                                                                
           =4 #define SCON1_OVR__BMASK            0x80 ///< Receive FIFO Overrun Flag                        
           =4 #define SCON1_OVR__SHIFT            0x07 ///< Receive FIFO Overrun Flag                        
           =4 #define SCON1_OVR__NOT_SET          0x00 ///< Receive FIFO overrun has not occurred.           
           =4 #define SCON1_OVR__SET              0x80 ///< Receive FIFO overrun has occurred.               
           =4                                                                                                
           =4 //------------------------------------------------------------------------------
           =4 // SMOD1 Enums (UART1 Mode @ 0xE5)
           =4 //------------------------------------------------------------------------------
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 139 

           =4 #define SMOD1_SBL__BMASK          0x01 ///< Stop Bit Length                                 
           =4 #define SMOD1_SBL__SHIFT          0x00 ///< Stop Bit Length                                 
           =4 #define SMOD1_SBL__SHORT          0x00 ///< Short: Stop bit is active for one bit time.     
           =4 #define SMOD1_SBL__LONG           0x01 ///< Long: Stop bit is active for two bit times (data
           =4                                        ///< length = 6, 7, or 8 bits) or 1.5 bit times (data
           =4                                        ///< length = 5 bits).                               
           =4                                                                                             
           =4 #define SMOD1_XBE__BMASK          0x02 ///< Extra Bit Enable                                
           =4 #define SMOD1_XBE__SHIFT          0x01 ///< Extra Bit Enable                                
           =4 #define SMOD1_XBE__DISABLED       0x00 ///< Disable the extra bit.                          
           =4 #define SMOD1_XBE__ENABLED        0x02 ///< Enable the extra bit.                           
           =4                                                                                             
           =4 #define SMOD1_SDL__FMASK          0x0C ///< Data Length                                     
           =4 #define SMOD1_SDL__SHIFT          0x02 ///< Data Length                                     
           =4 #define SMOD1_SDL__5_BITS         0x00 ///< 5 bits.                                         
           =4 #define SMOD1_SDL__6_BITS         0x04 ///< 6 bits.                                         
           =4 #define SMOD1_SDL__7_BITS         0x08 ///< 7 bits.                                         
           =4 #define SMOD1_SDL__8_BITS         0x0C ///< 8 bits.                                         
           =4                                                                                             
           =4 #define SMOD1_PE__BMASK           0x10 ///< Parity Enable                                   
           =4 #define SMOD1_PE__SHIFT           0x04 ///< Parity Enable                                   
           =4 #define SMOD1_PE__PARITY_DISABLED 0x00 ///< Disable hardware parity.                        
           =4 #define SMOD1_PE__PARITY_ENABLED  0x10 ///< Enable hardware parity.                         
           =4                                                                                             
           =4 #define SMOD1_SPT__FMASK          0x60 ///< Parity Type                                     
           =4 #define SMOD1_SPT__SHIFT          0x05 ///< Parity Type                                     
           =4 #define SMOD1_SPT__ODD_PARITY     0x00 ///< Odd.                                            
           =4 #define SMOD1_SPT__EVEN_PARITY    0x20 ///< Even.                                           
           =4 #define SMOD1_SPT__MARK_PARITY    0x40 ///< Mark.                                           
           =4 #define SMOD1_SPT__SPACE_PARITY   0x60 ///< Space.                                          
           =4                                                                                             
           =4 #define SMOD1_MCE__BMASK          0x80 ///< Multiprocessor Communication Enable             
           =4 #define SMOD1_MCE__SHIFT          0x07 ///< Multiprocessor Communication Enable             
           =4 #define SMOD1_MCE__MULTI_DISABLED 0x00 ///< RI will be activated if the stop bits are 1.    
           =4 #define SMOD1_MCE__MULTI_ENABLED  0x80 ///< RI will be activated if the stop bits and extra 
           =4                                        ///< bit are 1. The extra bit must be enabled using  
           =4                                        ///< XBE.                                            
           =4                                                                                             
           =4 //------------------------------------------------------------------------------
           =4 // SBUF0 Enums (UART0 Serial Port Data Buffer @ 0x99)
           =4 //------------------------------------------------------------------------------
           =4 #define SBUF0_SBUF0__FMASK 0xFF ///< Serial Data Buffer
           =4 #define SBUF0_SBUF0__SHIFT 0x00 ///< Serial Data Buffer
           =4                                                        
           =4 //------------------------------------------------------------------------------
           =4 // SCON0 Enums (UART0 Serial Port Control @ 0x98)
           =4 //------------------------------------------------------------------------------
           =4 #define SCON0_RI__BMASK             0x01 ///< Receive Interrupt Flag                           
           =4 #define SCON0_RI__SHIFT             0x00 ///< Receive Interrupt Flag                           
           =4 #define SCON0_RI__NOT_SET           0x00 ///< A byte of data has not been received by UART0.   
           =4 #define SCON0_RI__SET               0x01 ///< UART0 received a byte of data.                   
           =4                                                                                                
           =4 #define SCON0_TI__BMASK             0x02 ///< Transmit Interrupt Flag                          
           =4 #define SCON0_TI__SHIFT             0x01 ///< Transmit Interrupt Flag                          
           =4 #define SCON0_TI__NOT_SET           0x00 ///< A byte of data has not been transmitted by UART0.
           =4 #define SCON0_TI__SET               0x02 ///< UART0 transmitted a byte of data.                
           =4                                                                                                
           =4 #define SCON0_RB8__BMASK            0x04 ///< Ninth Receive Bit                                
           =4 #define SCON0_RB8__SHIFT            0x02 ///< Ninth Receive Bit                                
           =4 #define SCON0_RB8__CLEARED_TO_0     0x00 ///< In Mode 0, the STOP bit was 0. In Mode 1, the 9th
           =4                                          ///< bit was 0.                                       
           =4 #define SCON0_RB8__SET_TO_1         0x04 ///< In Mode 0, the STOP bit was 1. In Mode 1, the 9th
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 140 

           =4                                          ///< bit was 1.                                       
           =4                                                                                                
           =4 #define SCON0_TB8__BMASK            0x08 ///< Ninth Transmission Bit                           
           =4 #define SCON0_TB8__SHIFT            0x03 ///< Ninth Transmission Bit                           
           =4 #define SCON0_TB8__CLEARED_TO_0     0x00 ///< In Mode 1, set the 9th transmission bit to 0.    
           =4 #define SCON0_TB8__SET_TO_1         0x08 ///< In Mode 1, set the 9th transmission bit to 1.    
           =4                                                                                                
           =4 #define SCON0_REN__BMASK            0x10 ///< Receive Enable                                   
           =4 #define SCON0_REN__SHIFT            0x04 ///< Receive Enable                                   
           =4 #define SCON0_REN__RECEIVE_DISABLED 0x00 ///< UART0 reception disabled.                        
           =4 #define SCON0_REN__RECEIVE_ENABLED  0x10 ///< UART0 reception enabled.                         
           =4                                                                                                
           =4 #define SCON0_MCE__BMASK            0x20 ///< Multiprocessor Communication Enable              
           =4 #define SCON0_MCE__SHIFT            0x05 ///< Multiprocessor Communication Enable              
           =4 #define SCON0_MCE__MULTI_DISABLED   0x00 ///< Ignore level of 9th bit / Stop bit.              
           =4 #define SCON0_MCE__MULTI_ENABLED    0x20 ///< RI is set and an interrupt is generated only when
           =4                                          ///< the stop bit is logic 1 (Mode 0) or when the 9th 
           =4                                          ///< bit is logic 1 (Mode 1).                         
           =4                                                                                                
           =4 #define SCON0_SMODE__BMASK          0x80 ///< Serial Port 0 Operation Mode                     
           =4 #define SCON0_SMODE__SHIFT          0x07 ///< Serial Port 0 Operation Mode                     
           =4 #define SCON0_SMODE__8_BIT          0x00 ///< 8-bit UART with Variable Baud Rate (Mode 0).     
           =4 #define SCON0_SMODE__9_BIT          0x80 ///< 9-bit UART with Variable Baud Rate (Mode 1).     
           =4                                                                                                
           =4 //------------------------------------------------------------------------------
           =4 // CLKREC Enums (USB0 Clock Recovery Control @ 0x0F)
           =4 //------------------------------------------------------------------------------
           =4 #define CLKREC_CRLOW__BMASK      0x20 ///< Low Speed Clock Recovery Mode               
           =4 #define CLKREC_CRLOW__SHIFT      0x05 ///< Low Speed Clock Recovery Mode               
           =4 #define CLKREC_CRLOW__FULL_SPEED 0x00 ///< Full Speed Mode.                            
           =4 #define CLKREC_CRLOW__LOW_SPEED  0x20 ///< Low Speed Mode.                             
           =4                                                                                        
           =4 #define CLKREC_CRSSEN__BMASK     0x40 ///< Clock Recovery Single Step                  
           =4 #define CLKREC_CRSSEN__SHIFT     0x06 ///< Clock Recovery Single Step                  
           =4 #define CLKREC_CRSSEN__DISABLED  0x00 ///< Disable single-step mode (normal calibration
           =4                                       ///< mode).                                      
           =4 #define CLKREC_CRSSEN__ENABLED   0x40 ///< Enable single-step mode.                    
           =4                                                                                        
           =4 #define CLKREC_CRE__BMASK        0x80 ///< Clock Recovery Enable                       
           =4 #define CLKREC_CRE__SHIFT        0x07 ///< Clock Recovery Enable                       
           =4 #define CLKREC_CRE__DISABLED     0x00 ///< Disable clock recovery.                     
           =4 #define CLKREC_CRE__ENABLED      0x80 ///< Enable clock recovery.                      
           =4                                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // CMIE Enums (USB0 Common Interrupt Enable @ 0x0B)
           =4 //------------------------------------------------------------------------------
           =4 #define CMIE_SUSINTE__BMASK    0x01 ///< Suspend Interrupt Enable       
           =4 #define CMIE_SUSINTE__SHIFT    0x00 ///< Suspend Interrupt Enable       
           =4 #define CMIE_SUSINTE__DISABLED 0x00 ///< Disable suspend interrupts.    
           =4 #define CMIE_SUSINTE__ENABLED  0x01 ///< Enable suspend interrupts.     
           =4                                                                         
           =4 #define CMIE_RSUINTE__BMASK    0x02 ///< Resume Interrupt Enable        
           =4 #define CMIE_RSUINTE__SHIFT    0x01 ///< Resume Interrupt Enable        
           =4 #define CMIE_RSUINTE__DISABLED 0x00 ///< Disable resume interrupts.     
           =4 #define CMIE_RSUINTE__ENABLED  0x02 ///< Enable resume interrupts.      
           =4                                                                         
           =4 #define CMIE_RSTINTE__BMASK    0x04 ///< Reset Interrupt Enable         
           =4 #define CMIE_RSTINTE__SHIFT    0x02 ///< Reset Interrupt Enable         
           =4 #define CMIE_RSTINTE__DISABLED 0x00 ///< Disable reset interrupts.      
           =4 #define CMIE_RSTINTE__ENABLED  0x04 ///< Enable reset interrupts.       
           =4                                                                         
           =4 #define CMIE_SOFE__BMASK       0x08 ///< Start of Frame Interrupt Enable
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 141 

           =4 #define CMIE_SOFE__SHIFT       0x03 ///< Start of Frame Interrupt Enable
           =4 #define CMIE_SOFE__DISABLED    0x00 ///< Disable SOF interrupts.        
           =4 #define CMIE_SOFE__ENABLED     0x08 ///< Enable SOF interrupts.         
           =4                                                                         
           =4 //------------------------------------------------------------------------------
           =4 // CMINT Enums (USB0 Common Interrupt @ 0x06)
           =4 //------------------------------------------------------------------------------
           =4 #define CMINT_SUSINT__BMASK   0x01 ///< Suspend Interrupt Flag       
           =4 #define CMINT_SUSINT__SHIFT   0x00 ///< Suspend Interrupt Flag       
           =4 #define CMINT_SUSINT__NOT_SET 0x00 ///< Suspend interrupt inactive.  
           =4 #define CMINT_SUSINT__SET     0x01 ///< Suspend interrupt active.    
           =4                                                                      
           =4 #define CMINT_RSUINT__BMASK   0x02 ///< Resume Interrupt Flag        
           =4 #define CMINT_RSUINT__SHIFT   0x01 ///< Resume Interrupt Flag        
           =4 #define CMINT_RSUINT__NOT_SET 0x00 ///< Resume interrupt inactive.   
           =4 #define CMINT_RSUINT__SET     0x02 ///< Resume interrupt active.     
           =4                                                                      
           =4 #define CMINT_RSTINT__BMASK   0x04 ///< Reset Interrupt Flag         
           =4 #define CMINT_RSTINT__SHIFT   0x02 ///< Reset Interrupt Flag         
           =4 #define CMINT_RSTINT__NOT_SET 0x00 ///< Reset interrupt inactive.    
           =4 #define CMINT_RSTINT__SET     0x04 ///< Reset interrupt active.      
           =4                                                                      
           =4 #define CMINT_SOF__BMASK      0x08 ///< Start of Frame Interrupt Flag
           =4 #define CMINT_SOF__SHIFT      0x03 ///< Start of Frame Interrupt Flag
           =4 #define CMINT_SOF__NOT_SET    0x00 ///< SOF interrupt inactive.      
           =4 #define CMINT_SOF__SET        0x08 ///< SOF interrupt active.        
           =4                                                                      
           =4 //------------------------------------------------------------------------------
           =4 // E0CNT Enums (USB0 Endpoint0 Data Count @ 0x16)
           =4 //------------------------------------------------------------------------------
           =4 #define E0CNT_E0CNT__FMASK 0x7F ///< Endpoint 0 Data Count
           =4 #define E0CNT_E0CNT__SHIFT 0x00 ///< Endpoint 0 Data Count
           =4                                                           
           =4 //------------------------------------------------------------------------------
           =4 // E0CSR Enums (USB0 Endpoint0 Control @ 0x11)
           =4 //------------------------------------------------------------------------------
           =4 #define E0CSR_OPRDY__BMASK     0x01 ///< OUT Packet Ready                                  
           =4 #define E0CSR_OPRDY__SHIFT     0x00 ///< OUT Packet Ready                                  
           =4 #define E0CSR_OPRDY__NOT_SET   0x00 ///< A data packet has not been received.              
           =4 #define E0CSR_OPRDY__SET       0x01 ///< A data packet has been received.                  
           =4                                                                                            
           =4 #define E0CSR_INPRDY__BMASK    0x02 ///< IN Packet Ready                                   
           =4 #define E0CSR_INPRDY__SHIFT    0x01 ///< IN Packet Ready                                   
           =4 #define E0CSR_INPRDY__NOT_SET  0x00 ///< An IN packet is not ready to transmit.            
           =4 #define E0CSR_INPRDY__SET      0x02 ///< An IN packet is ready to transmit.                
           =4                                                                                            
           =4 #define E0CSR_STSTL__BMASK     0x04 ///< Sent Stall                                        
           =4 #define E0CSR_STSTL__SHIFT     0x02 ///< Sent Stall                                        
           =4 #define E0CSR_STSTL__NOT_SET   0x00 ///< A STALL handshake signal was not transmitted.     
           =4 #define E0CSR_STSTL__SET       0x04 ///< A STALL handshake signal was transmitted.         
           =4                                                                                            
           =4 #define E0CSR_DATAEND__BMASK   0x08 ///< Data End                                          
           =4 #define E0CSR_DATAEND__SHIFT   0x03 ///< Data End                                          
           =4 #define E0CSR_DATAEND__NOT_SET 0x00 ///< This is not the last data packet.                 
           =4 #define E0CSR_DATAEND__SET     0x08 ///< This is the last data packet.                     
           =4                                                                                            
           =4 #define E0CSR_SUEND__BMASK     0x10 ///< Setup End                                         
           =4 #define E0CSR_SUEND__SHIFT     0x04 ///< Setup End                                         
           =4 #define E0CSR_SUEND__NOT_SET   0x00 ///< A control transaction did not end before firmware 
           =4                                     ///< wrote a 1 to the DATAEND bit.                     
           =4 #define E0CSR_SUEND__SET       0x10 ///< A control transaction ended before firmware wrote 
           =4                                     ///< a 1 to the DATAEND bit.                           
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 142 

           =4                                                                                            
           =4 #define E0CSR_SDSTL__BMASK     0x20 ///< Send Stall                                        
           =4 #define E0CSR_SDSTL__SHIFT     0x05 ///< Send Stall                                        
           =4 #define E0CSR_SDSTL__NOT_SET   0x00 ///< Do not send a STALL.                              
           =4 #define E0CSR_SDSTL__SET       0x20 ///< Send a STALL.                                     
           =4                                                                                            
           =4 #define E0CSR_SOPRDY__BMASK    0x40 ///< Serviced OPRDY                                    
           =4 #define E0CSR_SOPRDY__SHIFT    0x06 ///< Serviced OPRDY                                    
           =4 #define E0CSR_SOPRDY__NOT_SET  0x00 ///< OUT packet has not been serviced.                 
           =4 #define E0CSR_SOPRDY__SET      0x40 ///< OUT packet has been serviced.                     
           =4                                                                                            
           =4 #define E0CSR_SSUEND__BMASK    0x80 ///< Serviced Setup End                                
           =4 #define E0CSR_SSUEND__SHIFT    0x07 ///< Serviced Setup End                                
           =4 #define E0CSR_SSUEND__NOT_SET  0x00 ///< The setup end (SUEND) event has not been serviced.
           =4 #define E0CSR_SSUEND__SET      0x80 ///< The setup end (SUEND) event has been serviced.    
           =4                                                                                            
           =4 //------------------------------------------------------------------------------
           =4 // EENABLE Enums (USB0 Endpoint Enable @ 0x1E)
           =4 //------------------------------------------------------------------------------
           =4 #define EENABLE_EEN1__BMASK    0x02 ///< Endpoint 1 Enable                                
           =4 #define EENABLE_EEN1__SHIFT    0x01 ///< Endpoint 1 Enable                                
           =4 #define EENABLE_EEN1__DISABLED 0x00 ///< Disable Endpoint 1 (no NACK, ACK, or STALL on the
           =4                                     ///< USB network).                                    
           =4 #define EENABLE_EEN1__ENABLED  0x02 ///< Enable Endpoint 1 (normal).                      
           =4                                                                                           
           =4 #define EENABLE_EEN2__BMASK    0x04 ///< Endpoint 2 Enable                                
           =4 #define EENABLE_EEN2__SHIFT    0x02 ///< Endpoint 2 Enable                                
           =4 #define EENABLE_EEN2__DISABLED 0x00 ///< Disable Endpoint 2 (no NACK, ACK, or STALL on the
           =4                                     ///< USB network).                                    
           =4 #define EENABLE_EEN2__ENABLED  0x04 ///< Enable Endpoint 2 (normal).                      
           =4                                                                                           
           =4 #define EENABLE_EEN3__BMASK    0x08 ///< Endpoint 3 Enable                                
           =4 #define EENABLE_EEN3__SHIFT    0x03 ///< Endpoint 3 Enable                                
           =4 #define EENABLE_EEN3__DISABLED 0x00 ///< Disable Endpoint 3 (no NACK, ACK, or STALL on the
           =4                                     ///< USB network).                                    
           =4 #define EENABLE_EEN3__ENABLED  0x08 ///< Enable Endpoint 3 (normal).                      
           =4                                                                                           
           =4 //------------------------------------------------------------------------------
           =4 // EINCSRH Enums (USB0 IN Endpoint Control High @ 0x12)
           =4 //------------------------------------------------------------------------------
           =4 #define EINCSRH_SPLIT__BMASK        0x04 ///< FIFO Split Enable                                
           =4 #define EINCSRH_SPLIT__SHIFT        0x02 ///< FIFO Split Enable                                
           =4 #define EINCSRH_SPLIT__DISABLED     0x00 ///< Disable split mode.                              
           =4 #define EINCSRH_SPLIT__ENABLED      0x04 ///< Enable split mode.                               
           =4                                                                                                
           =4 #define EINCSRH_FCDT__BMASK         0x08 ///< Force Data Toggle                                
           =4 #define EINCSRH_FCDT__SHIFT         0x03 ///< Force Data Toggle                                
           =4 #define EINCSRH_FCDT__ACK_TOGGLE    0x00 ///< Endpoint data toggle switches only when an ACK is
           =4                                          ///< received following a data packet transmission.   
           =4 #define EINCSRH_FCDT__ALWAYS_TOGGLE 0x08 ///< Endpoint data toggle forced to switch after every
           =4                                          ///< data packet is transmitted, regardless of ACK    
           =4                                          ///< reception.                                       
           =4                                                                                                
           =4 #define EINCSRH_DIRSEL__BMASK       0x20 ///< Endpoint Direction Select                        
           =4 #define EINCSRH_DIRSEL__SHIFT       0x05 ///< Endpoint Direction Select                        
           =4 #define EINCSRH_DIRSEL__OUT         0x00 ///< Endpoint direction selected as OUT.              
           =4 #define EINCSRH_DIRSEL__IN          0x20 ///< Endpoint direction selected as IN.               
           =4                                                                                                
           =4 #define EINCSRH_ISO__BMASK          0x40 ///< Isochronous Transfer Enable                      
           =4 #define EINCSRH_ISO__SHIFT          0x06 ///< Isochronous Transfer Enable                      
           =4 #define EINCSRH_ISO__DISABLED       0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
           =4 #define EINCSRH_ISO__ENABLED        0x40 ///< Endpoint configured for Isochronous transfers.   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 143 

           =4                                                                                                
           =4 #define EINCSRH_DBIEN__BMASK        0x80 ///< IN Endpoint Double-Buffer Enable                 
           =4 #define EINCSRH_DBIEN__SHIFT        0x07 ///< IN Endpoint Double-Buffer Enable                 
           =4 #define EINCSRH_DBIEN__DISABLED     0x00 ///< Disable double-buffering for the selected IN     
           =4                                          ///< endpoint.                                        
           =4 #define EINCSRH_DBIEN__ENABLED      0x80 ///< Enable double-buffering for the selected IN      
           =4                                          ///< endpoint.                                        
           =4                                                                                                
           =4 //------------------------------------------------------------------------------
           =4 // EINCSRL Enums (USB0 IN Endpoint Control Low @ 0x11)
           =4 //------------------------------------------------------------------------------
           =4 #define EINCSRL_INPRDY__BMASK     0x01 ///< In Packet Ready                                   
           =4 #define EINCSRL_INPRDY__SHIFT     0x00 ///< In Packet Ready                                   
           =4 #define EINCSRL_INPRDY__NOT_SET   0x00 ///< A packet is not available in the Endpoint IN FIFO.
           =4 #define EINCSRL_INPRDY__SET       0x01 ///< A packet is available in the Endpoint IN FIFO.    
           =4                                                                                               
           =4 #define EINCSRL_FIFONE__BMASK     0x02 ///< FIFO Not Empty                                    
           =4 #define EINCSRL_FIFONE__SHIFT     0x01 ///< FIFO Not Empty                                    
           =4 #define EINCSRL_FIFONE__EMPTY     0x00 ///< The IN Endpoint FIFO is empty.                    
           =4 #define EINCSRL_FIFONE__NOT_EMPTY 0x02 ///< The IN Endpoint FIFO contains one or more packets.
           =4                                                                                               
           =4 #define EINCSRL_UNDRUN__BMASK     0x04 ///< Data Underrun Flag                                
           =4 #define EINCSRL_UNDRUN__SHIFT     0x02 ///< Data Underrun Flag                                
           =4 #define EINCSRL_UNDRUN__NOT_SET   0x00 ///< A data underrun did not occur.                    
           =4 #define EINCSRL_UNDRUN__SET       0x04 ///< A data underrun occurred.                         
           =4                                                                                               
           =4 #define EINCSRL_FLUSH__BMASK      0x08 ///< FIFO Flush                                        
           =4 #define EINCSRL_FLUSH__SHIFT      0x03 ///< FIFO Flush                                        
           =4 #define EINCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
           =4 #define EINCSRL_FLUSH__SET        0x08 ///< Flush the next packet to be transmitted from the  
           =4                                        ///< IN Endpoint FIFO.                                 
           =4                                                                                               
           =4 #define EINCSRL_SDSTL__BMASK      0x10 ///< Send Stall                                        
           =4 #define EINCSRL_SDSTL__SHIFT      0x04 ///< Send Stall                                        
           =4 #define EINCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
           =4 #define EINCSRL_SDSTL__SET        0x10 ///< Generate a STALL in response to an IN token.      
           =4                                                                                               
           =4 #define EINCSRL_STSTL__BMASK      0x20 ///< Sent Stall Flag                                   
           =4 #define EINCSRL_STSTL__SHIFT      0x05 ///< Sent Stall Flag                                   
           =4 #define EINCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
           =4 #define EINCSRL_STSTL__SET        0x20 ///< A STALL handshake was transmitted.                
           =4                                                                                               
           =4 #define EINCSRL_CLRDT__BMASK      0x40 ///< Clear Data Toggle                                 
           =4 #define EINCSRL_CLRDT__SHIFT      0x06 ///< Clear Data Toggle                                 
           =4 #define EINCSRL_CLRDT__CLEAR      0x00 ///< Clear the IN Endpoint data toggle.                
           =4                                                                                               
           =4 //------------------------------------------------------------------------------
           =4 // EOUTCNTH Enums (USB0 OUT Endpoint Count High @ 0x17)
           =4 //------------------------------------------------------------------------------
           =4 #define EOUTCNTH_EOCH__FMASK 0x03 ///< OUT Endpoint Count High
           =4 #define EOUTCNTH_EOCH__SHIFT 0x00 ///< OUT Endpoint Count High
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // EOUTCNTL Enums (USB0 OUT Endpoint Count Low @ 0x16)
           =4 //------------------------------------------------------------------------------
           =4 #define EOUTCNTL_EOCL__FMASK 0xFF ///< OUT Endpoint Count Low
           =4 #define EOUTCNTL_EOCL__SHIFT 0x00 ///< OUT Endpoint Count Low
           =4                                                              
           =4 //------------------------------------------------------------------------------
           =4 // EOUTCSRH Enums (USB0 OUT Endpoint Control High @ 0x15)
           =4 //------------------------------------------------------------------------------
           =4 #define EOUTCSRH_ISO__BMASK      0x40 ///< Isochronous Transfer Enable                      
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 144 

           =4 #define EOUTCSRH_ISO__SHIFT      0x06 ///< Isochronous Transfer Enable                      
           =4 #define EOUTCSRH_ISO__DISABLED   0x00 ///< Endpoint configured for Bulk/Interrupt transfers.
           =4 #define EOUTCSRH_ISO__ENABLED    0x40 ///< Endpoint configured for Isochronous transfers.   
           =4                                                                                             
           =4 #define EOUTCSRH_DBOEN__BMASK    0x80 ///< Double-Buffer Enable                             
           =4 #define EOUTCSRH_DBOEN__SHIFT    0x07 ///< Double-Buffer Enable                             
           =4 #define EOUTCSRH_DBOEN__DISABLED 0x00 ///< Disable double-buffering for the selected OUT    
           =4                                       ///< endpoint.                                        
           =4 #define EOUTCSRH_DBOEN__ENABLED  0x80 ///< Enable double-buffering for the selected OUT     
           =4                                       ///< endpoint.                                        
           =4                                                                                             
           =4 //------------------------------------------------------------------------------
           =4 // EOUTCSRL Enums (USB0 OUT Endpoint Control Low @ 0x14)
           =4 //------------------------------------------------------------------------------
           =4 #define EOUTCSRL_OPRDY__BMASK      0x01 ///< OUT Packet Ready                                  
           =4 #define EOUTCSRL_OPRDY__SHIFT      0x00 ///< OUT Packet Ready                                  
           =4 #define EOUTCSRL_OPRDY__NOT_SET    0x00 ///< A data packet is not available in the Endpoint OUT
           =4                                         ///< FIFO.                                             
           =4 #define EOUTCSRL_OPRDY__SET        0x01 ///< A data packet is available in the Endpoint OUT    
           =4                                         ///< FIFO.                                             
           =4                                                                                                
           =4 #define EOUTCSRL_FIFOFUL__BMASK    0x02 ///< OUT FIFO Full                                     
           =4 #define EOUTCSRL_FIFOFUL__SHIFT    0x01 ///< OUT FIFO Full                                     
           =4 #define EOUTCSRL_FIFOFUL__NOT_FULL 0x00 ///< OUT endpoint FIFO is not full.                    
           =4 #define EOUTCSRL_FIFOFUL__FULL     0x02 ///< OUT endpoint FIFO is full.                        
           =4                                                                                                
           =4 #define EOUTCSRL_OVRUN__BMASK      0x04 ///< Data Overrun Flag                                 
           =4 #define EOUTCSRL_OVRUN__SHIFT      0x02 ///< Data Overrun Flag                                 
           =4 #define EOUTCSRL_OVRUN__NOT_SET    0x00 ///< No data overrun.                                  
           =4 #define EOUTCSRL_OVRUN__SET        0x04 ///< A data packet was lost because of a full FIFO     
           =4                                         ///< since this flag was last cleared.                 
           =4                                                                                                
           =4 #define EOUTCSRL_DATERR__BMASK     0x08 ///< Data Error Flag                                   
           =4 #define EOUTCSRL_DATERR__SHIFT     0x03 ///< Data Error Flag                                   
           =4 #define EOUTCSRL_DATERR__NOT_SET   0x00 ///< A received packet does not have a CRC or bit-     
           =4                                         ///< stuffing error.                                   
           =4 #define EOUTCSRL_DATERR__SET       0x08 ///< A received packet has a CRC or bit-stuffing error.
           =4                                                                                                
           =4 #define EOUTCSRL_FLUSH__BMASK      0x10 ///< FIFO Flush                                        
           =4 #define EOUTCSRL_FLUSH__SHIFT      0x04 ///< FIFO Flush                                        
           =4 #define EOUTCSRL_FLUSH__NOT_SET    0x00 ///< Do not flush the next packet.                     
           =4 #define EOUTCSRL_FLUSH__SET        0x10 ///< Flush the next packet to be read from the OUT     
           =4                                         ///< endpoint FIFO.                                    
           =4                                                                                                
           =4 #define EOUTCSRL_SDSTL__BMASK      0x20 ///< Send Stall                                        
           =4 #define EOUTCSRL_SDSTL__SHIFT      0x05 ///< Send Stall                                        
           =4 #define EOUTCSRL_SDSTL__NOT_SET    0x00 ///< Terminate the STALL.                              
           =4 #define EOUTCSRL_SDSTL__SET        0x20 ///< Generate a STALL handshake.                       
           =4                                                                                                
           =4 #define EOUTCSRL_STSTL__BMASK      0x40 ///< Sent Stall Flag                                   
           =4 #define EOUTCSRL_STSTL__SHIFT      0x06 ///< Sent Stall Flag                                   
           =4 #define EOUTCSRL_STSTL__NOT_SET    0x00 ///< A STALL handshake was not transmitted.            
           =4 #define EOUTCSRL_STSTL__SET        0x40 ///< A STALL handshake was transmitted.                
           =4                                                                                                
           =4 #define EOUTCSRL_CLRDT__BMASK      0x80 ///< Clear Data Toggle                                 
           =4 #define EOUTCSRL_CLRDT__SHIFT      0x07 ///< Clear Data Toggle                                 
           =4 #define EOUTCSRL_CLRDT__CLEAR      0x00 ///< Clear the OUT Endpoint data toggle.               
           =4                                                                                                
           =4 //------------------------------------------------------------------------------
           =4 // FADDR Enums (USB0 Function Address @ 0x00)
           =4 //------------------------------------------------------------------------------
           =4 #define FADDR_FADDR__FMASK    0x7F ///< Function Address                               
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 145 

           =4 #define FADDR_FADDR__SHIFT    0x00 ///< Function Address                               
           =4                                                                                        
           =4 #define FADDR_UPDATE__BMASK   0x80 ///< Function Address Update                        
           =4 #define FADDR_UPDATE__SHIFT   0x07 ///< Function Address Update                        
           =4 #define FADDR_UPDATE__NOT_SET 0x00 ///< The last address written to FADDR is in effect.
           =4 #define FADDR_UPDATE__SET     0x80 ///< The last address written to FADDR is not yet in
           =4                                    ///< effect.                                        
           =4                                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // FIFO0 Enums (USB0 Endpoint 0 FIFO Access @ 0x20)
           =4 //------------------------------------------------------------------------------
           =4 #define FIFO0_FIFODATA__FMASK 0xFF ///< Endpoint 0 FIFO Access
           =4 #define FIFO0_FIFODATA__SHIFT 0x00 ///< Endpoint 0 FIFO Access
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // FIFO1 Enums (USB0 Endpoint 1 FIFO Access @ 0x21)
           =4 //------------------------------------------------------------------------------
           =4 #define FIFO1_FIFODATA__FMASK 0xFF ///< Endpoint 1 FIFO Access
           =4 #define FIFO1_FIFODATA__SHIFT 0x00 ///< Endpoint 1 FIFO Access
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // FIFO2 Enums (USB0 Endpoint 2 FIFO Access @ 0x22)
           =4 //------------------------------------------------------------------------------
           =4 #define FIFO2_FIFODATA__FMASK 0xFF ///< Endpoint 2 FIFO Access
           =4 #define FIFO2_FIFODATA__SHIFT 0x00 ///< Endpoint 2 FIFO Access
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // FIFO3 Enums (USB0 Endpoint 3 FIFO Access @ 0x23)
           =4 //------------------------------------------------------------------------------
           =4 #define FIFO3_FIFODATA__FMASK 0xFF ///< Endpoint 3 FIFO Access
           =4 #define FIFO3_FIFODATA__SHIFT 0x00 ///< Endpoint 3 FIFO Access
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // FRAMEH Enums (USB0 Frame Number High @ 0x0D)
           =4 //------------------------------------------------------------------------------
           =4 #define FRAMEH_FRMEH__FMASK 0x07 ///< Frame Number High
           =4 #define FRAMEH_FRMEH__SHIFT 0x00 ///< Frame Number High
           =4                                                        
           =4 //------------------------------------------------------------------------------
           =4 // FRAMEL Enums (USB0 Frame Number Low @ 0x0C)
           =4 //------------------------------------------------------------------------------
           =4 #define FRAMEL_FRMEL__FMASK 0xFF ///< Frame Number Low
           =4 #define FRAMEL_FRMEL__SHIFT 0x00 ///< Frame Number Low
           =4                                                       
           =4 //------------------------------------------------------------------------------
           =4 // IN1IE Enums (USB0 IN Endpoint Interrupt Enable @ 0x07)
           =4 //------------------------------------------------------------------------------
           =4 #define IN1IE_EP0E__BMASK    0x01 ///< Endpoint 0 Interrupt Enable      
           =4 #define IN1IE_EP0E__SHIFT    0x00 ///< Endpoint 0 Interrupt Enable      
           =4 #define IN1IE_EP0E__DISABLED 0x00 ///< Disable Endpoint 0 interrupts.   
           =4 #define IN1IE_EP0E__ENABLED  0x01 ///< Enable Endpoint 0 interrupts.    
           =4                                                                         
           =4 #define IN1IE_IN1E__BMASK    0x02 ///< IN Endpoint 1 Interrupt Enable   
           =4 #define IN1IE_IN1E__SHIFT    0x01 ///< IN Endpoint 1 Interrupt Enable   
           =4 #define IN1IE_IN1E__DISABLED 0x00 ///< Disable Endpoint 1 IN interrupts.
           =4 #define IN1IE_IN1E__ENABLED  0x02 ///< Enable Endpoint 1 IN interrupts. 
           =4                                                                         
           =4 #define IN1IE_IN2E__BMASK    0x04 ///< IN Endpoint 2 Interrupt Enable   
           =4 #define IN1IE_IN2E__SHIFT    0x02 ///< IN Endpoint 2 Interrupt Enable   
           =4 #define IN1IE_IN2E__DISABLED 0x00 ///< Disable Endpoint 2 IN interrupts.
           =4 #define IN1IE_IN2E__ENABLED  0x04 ///< Enable Endpoint 2 IN interrupts. 
           =4                                                                         
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 146 

           =4 #define IN1IE_IN3E__BMASK    0x08 ///< IN Endpoint 3 Interrupt Enable   
           =4 #define IN1IE_IN3E__SHIFT    0x03 ///< IN Endpoint 3 Interrupt Enable   
           =4 #define IN1IE_IN3E__DISABLED 0x00 ///< Disable Endpoint 3 IN interrupts.
           =4 #define IN1IE_IN3E__ENABLED  0x08 ///< Enable Endpoint 3 IN interrupts. 
           =4                                                                         
           =4 //------------------------------------------------------------------------------
           =4 // IN1INT Enums (USB0 IN Endpoint Interrupt @ 0x02)
           =4 //------------------------------------------------------------------------------
           =4 #define IN1INT_EP0__BMASK   0x01 ///< Endpoint 0 Interrupt Flag        
           =4 #define IN1INT_EP0__SHIFT   0x00 ///< Endpoint 0 Interrupt Flag        
           =4 #define IN1INT_EP0__NOT_SET 0x00 ///< Endpoint 0 interrupt inactive.   
           =4 #define IN1INT_EP0__SET     0x01 ///< Endpoint 0 interrupt active.     
           =4                                                                        
           =4 #define IN1INT_IN1__BMASK   0x02 ///< IN Endpoint 1 Interrupt Flag     
           =4 #define IN1INT_IN1__SHIFT   0x01 ///< IN Endpoint 1 Interrupt Flag     
           =4 #define IN1INT_IN1__NOT_SET 0x00 ///< IN Endpoint 1 interrupt inactive.
           =4 #define IN1INT_IN1__SET     0x02 ///< IN Endpoint 1 interrupt active.  
           =4                                                                        
           =4 #define IN1INT_IN2__BMASK   0x04 ///< IN Endpoint 2 Interrupt Flag     
           =4 #define IN1INT_IN2__SHIFT   0x02 ///< IN Endpoint 2 Interrupt Flag     
           =4 #define IN1INT_IN2__NOT_SET 0x00 ///< IN Endpoint 2 interrupt inactive.
           =4 #define IN1INT_IN2__SET     0x04 ///< IN Endpoint 2 interrupt active.  
           =4                                                                        
           =4 #define IN1INT_IN3__BMASK   0x08 ///< IN Endpoint 3 Interrupt Flag     
           =4 #define IN1INT_IN3__SHIFT   0x03 ///< IN Endpoint 3 Interrupt Flag     
           =4 #define IN1INT_IN3__NOT_SET 0x00 ///< IN Endpoint 3 interrupt inactive.
           =4 #define IN1INT_IN3__SET     0x08 ///< IN Endpoint 3 interrupt active.  
           =4                                                                        
           =4 //------------------------------------------------------------------------------
           =4 // INDEX Enums (USB0 Endpoint Index @ 0x0E)
           =4 //------------------------------------------------------------------------------
           =4 #define INDEX_EPSEL__FMASK      0x0F ///< Endpoint Select Bits
           =4 #define INDEX_EPSEL__SHIFT      0x00 ///< Endpoint Select Bits
           =4 #define INDEX_EPSEL__ENDPOINT_0 0x00 ///< Endpoint 0.         
           =4 #define INDEX_EPSEL__ENDPOINT_1 0x01 ///< Endpoint 1.         
           =4 #define INDEX_EPSEL__ENDPOINT_2 0x02 ///< Endpoint 2.         
           =4 #define INDEX_EPSEL__ENDPOINT_3 0x03 ///< Endpoint 3.         
           =4                                                               
           =4 //------------------------------------------------------------------------------
           =4 // OUT1IE Enums (USB0 OUT Endpoint Interrupt Enable @ 0x09)
           =4 //------------------------------------------------------------------------------
           =4 #define OUT1IE_OUT1E__BMASK    0x02 ///< OUT Endpoint 1 Interrupt Enable   
           =4 #define OUT1IE_OUT1E__SHIFT    0x01 ///< OUT Endpoint 1 Interrupt Enable   
           =4 #define OUT1IE_OUT1E__DISABLED 0x00 ///< Disable Endpoint 1 OUT interrupts.
           =4 #define OUT1IE_OUT1E__ENABLED  0x02 ///< Enable Endpoint 1 OUT interrupts. 
           =4                                                                            
           =4 #define OUT1IE_OUT2E__BMASK    0x04 ///< OUT Endpoint 2 Interrupt Enable   
           =4 #define OUT1IE_OUT2E__SHIFT    0x02 ///< OUT Endpoint 2 Interrupt Enable   
           =4 #define OUT1IE_OUT2E__DISABLED 0x00 ///< Disable Endpoint 2 OUT interrupts.
           =4 #define OUT1IE_OUT2E__ENABLED  0x04 ///< Enable Endpoint 2 OUT interrupts. 
           =4                                                                            
           =4 #define OUT1IE_OUT3E__BMASK    0x08 ///< OUT Endpoint 3 Interrupt Enable   
           =4 #define OUT1IE_OUT3E__SHIFT    0x03 ///< OUT Endpoint 3 Interrupt Enable   
           =4 #define OUT1IE_OUT3E__DISABLED 0x00 ///< Disable Endpoint 3 OUT interrupts.
           =4 #define OUT1IE_OUT3E__ENABLED  0x08 ///< Enable Endpoint 3 OUT interrupts. 
           =4                                                                            
           =4 //------------------------------------------------------------------------------
           =4 // OUT1INT Enums (USB0 OUT Endpoint Interrupt @ 0x04)
           =4 //------------------------------------------------------------------------------
           =4 #define OUT1INT_OUT1__BMASK   0x02 ///< OUT Endpoint 1 Interrupt Flag     
           =4 #define OUT1INT_OUT1__SHIFT   0x01 ///< OUT Endpoint 1 Interrupt Flag     
           =4 #define OUT1INT_OUT1__NOT_SET 0x00 ///< OUT Endpoint 1 interrupt inactive.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 147 

           =4 #define OUT1INT_OUT1__SET     0x02 ///< OUT Endpoint 1 interrupt active.  
           =4                                                                           
           =4 #define OUT1INT_OUT2__BMASK   0x04 ///< OUT Endpoint 2 Interrupt Flag     
           =4 #define OUT1INT_OUT2__SHIFT   0x02 ///< OUT Endpoint 2 Interrupt Flag     
           =4 #define OUT1INT_OUT2__NOT_SET 0x00 ///< OUT Endpoint 2 interrupt inactive.
           =4 #define OUT1INT_OUT2__SET     0x04 ///< OUT Endpoint 2 interrupt active.  
           =4                                                                           
           =4 #define OUT1INT_OUT3__BMASK   0x08 ///< OUT Endpoint 3 Interrupt Flag     
           =4 #define OUT1INT_OUT3__SHIFT   0x03 ///< OUT Endpoint 3 Interrupt Flag     
           =4 #define OUT1INT_OUT3__NOT_SET 0x00 ///< OUT Endpoint 3 interrupt inactive.
           =4 #define OUT1INT_OUT3__SET     0x08 ///< OUT Endpoint 3 interrupt active.  
           =4                                                                           
           =4 //------------------------------------------------------------------------------
           =4 // POWER Enums (USB0 Power @ 0x01)
           =4 //------------------------------------------------------------------------------
           =4 #define POWER_SUSEN__BMASK         0x01 ///< Suspend Detection Enable                          
           =4 #define POWER_SUSEN__SHIFT         0x00 ///< Suspend Detection Enable                          
           =4 #define POWER_SUSEN__DISABLED      0x00 ///< Disable suspend detection. USB0 will ignore       
           =4                                         ///< suspend signaling on the bus.                     
           =4 #define POWER_SUSEN__ENABLED       0x01 ///< Enable suspend detection. USB0 will enter suspend 
           =4                                         ///< mode if it detects suspend signaling on the bus.  
           =4                                                                                                
           =4 #define POWER_SUSMD__BMASK         0x02 ///< Suspend Mode                                      
           =4 #define POWER_SUSMD__SHIFT         0x01 ///< Suspend Mode                                      
           =4 #define POWER_SUSMD__NOT_SUSPENDED 0x00 ///< USB0 not in suspend mode.                         
           =4 #define POWER_SUSMD__SUSPENDED     0x02 ///< USB0 in suspend mode.                             
           =4                                                                                                
           =4 #define POWER_RESUME__BMASK        0x04 ///< Force Resume                                      
           =4 #define POWER_RESUME__SHIFT        0x02 ///< Force Resume                                      
           =4 #define POWER_RESUME__START        0x04 ///< Generate resume signalling to create a remote     
           =4                                         ///< wakeup event.                                     
           =4                                                                                                
           =4 #define POWER_USBRST__BMASK        0x08 ///< Reset Detect                                      
           =4 #define POWER_USBRST__SHIFT        0x03 ///< Reset Detect                                      
           =4 #define POWER_USBRST__NOT_SET      0x00 ///< USB reset signalling not detected.                
           =4 #define POWER_USBRST__SET          0x08 ///< USB reset signalling detected.                    
           =4                                                                                                
           =4 #define POWER_USBINH__BMASK        0x10 ///< USB0 Inhibit                                      
           =4 #define POWER_USBINH__SHIFT        0x04 ///< USB0 Inhibit                                      
           =4 #define POWER_USBINH__ENABLED      0x00 ///< USB0 enabled.                                     
           =4 #define POWER_USBINH__DISABLED     0x10 ///< USB0 inhibited. All USB traffic is ignored.       
           =4                                                                                                
           =4 #define POWER_ISOUD__BMASK         0x80 ///< Isochronous Update Mode                           
           =4 #define POWER_ISOUD__SHIFT         0x07 ///< Isochronous Update Mode                           
           =4 #define POWER_ISOUD__IN_TOKEN      0x00 ///< When firmware writes INPRDY = 1, USB0 will send   
           =4                                         ///< the packet when the next IN token is received.    
           =4 #define POWER_ISOUD__SOF_TOKEN     0x80 ///< When firmware writes INPRDY = 1, USB0 will wait   
           =4                                         ///< for a SOF token before sending the packet. If an  
           =4                                         ///< IN token is received before a SOF token, USB0 will
           =4                                         ///< send a zero-length data packet.                   
           =4                                                                                                
           =4 //------------------------------------------------------------------------------
           =4 // USB0ADR Enums (USB0 Indirect Address @ 0x96)
           =4 //------------------------------------------------------------------------------
           =4 #define USB0ADR_USB0ADR__FMASK          0x3F ///< USB0 Indirect Register Address                    
           =4 #define USB0ADR_USB0ADR__SHIFT          0x00 ///< USB0 Indirect Register Address                    
           =4 #define USB0ADR_USB0ADR__FADDR          0x00 ///< Function Address.                                 
           =4 #define USB0ADR_USB0ADR__POWER          0x01 ///< Power Management.                                 
           =4 #define USB0ADR_USB0ADR__IN1INT         0x02 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Flags.  
           =4 #define USB0ADR_USB0ADR__OUT1INT        0x04 ///< Endpoints 1-3 OUT Interrupt Flags.                
           =4 #define USB0ADR_USB0ADR__CMINT          0x06 ///< Common USB Interrupt Flags.                       
           =4 #define USB0ADR_USB0ADR__IN1IE          0x07 ///< Endpoint 0 and Endpoints 1-3 IN Interrupt Enables.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 148 

           =4 #define USB0ADR_USB0ADR__OUT1IE         0x09 ///< Endpoints 1-3 OUT Interrupt Enables.              
           =4 #define USB0ADR_USB0ADR__CMIE           0x0B ///< Common USB Interrupt Enables.                     
           =4 #define USB0ADR_USB0ADR__FRAMEL         0x0C ///< Frame Number Low Byte.                            
           =4 #define USB0ADR_USB0ADR__FRAMEH         0x0D ///< Frame Number High Byte.                           
           =4 #define USB0ADR_USB0ADR__INDEX          0x0E ///< Endpoint Index Selection.                         
           =4 #define USB0ADR_USB0ADR__CLKREC         0x0F ///< Clock Recovery Control.                           
           =4 #define USB0ADR_USB0ADR__E0CSR_EINCSRL  0x11 ///< Endpoint 0 Control / Status, Endpoint IN Control /
           =4                                              ///< Status Low Byte.                                  
           =4 #define USB0ADR_USB0ADR__EINCSRH        0x12 ///< Endpoint IN Control / Status High Byte.           
           =4 #define USB0ADR_USB0ADR__EOUTCSRL       0x14 ///< Endpoint OUT Control / Status Low Byte.           
           =4 #define USB0ADR_USB0ADR__EOUTCSRH       0x15 ///< Endpoint OUT Control / Status High Byte.          
           =4 #define USB0ADR_USB0ADR__E0CNT_EOUTCNTL 0x16 ///< Number of Received Bytes in Endpoint 0 FIFO,      
           =4                                              ///< Endpoint OUT Packet Count Low Byte.               
           =4 #define USB0ADR_USB0ADR__EOUTCNTH       0x17 ///< Endpoint OUT Packet Count High Byte.              
           =4 #define USB0ADR_USB0ADR__EENABLE        0x1E ///< Endpoint Enable.                                  
           =4 #define USB0ADR_USB0ADR__FIFO0          0x20 ///< Endpoint 0 FIFO.                                  
           =4 #define USB0ADR_USB0ADR__FIFO1          0x21 ///< Endpoint 1 FIFO.                                  
           =4 #define USB0ADR_USB0ADR__FIFO2          0x22 ///< Endpoint 2 FIFO.                                  
           =4 #define USB0ADR_USB0ADR__FIFO3          0x23 ///< Endpoint 3 FIFO.                                  
           =4                                                                                                     
           =4 #define USB0ADR_AUTORD__BMASK           0x40 ///< USB0 Register Auto-Read Flag                      
           =4 #define USB0ADR_AUTORD__SHIFT           0x06 ///< USB0 Register Auto-Read Flag                      
           =4 #define USB0ADR_AUTORD__DISABLED        0x00 ///< BUSY must be written manually for each USB0       
           =4                                              ///< indirect register read.                           
           =4 #define USB0ADR_AUTORD__ENABLED         0x40 ///< The next indirect register read will automatically
           =4                                              ///< be initiated when firmware reads USB0DAT (USBADDR 
           =4                                              ///< bits will not be changed).                        
           =4                                                                                                     
           =4 #define USB0ADR_BUSY__BMASK             0x80 ///< USB0 Register Read Busy Flag                      
           =4 #define USB0ADR_BUSY__SHIFT             0x07 ///< USB0 Register Read Busy Flag                      
           =4 #define USB0ADR_BUSY__NOT_SET           0x00 ///< A read is not in progress.                        
           =4 #define USB0ADR_BUSY__SET               0x80 ///< Initiate a read or a read is in progress.         
           =4                                                                                                     
           =4 //------------------------------------------------------------------------------
           =4 // USB0DAT Enums (USB0 Data @ 0x97)
           =4 //------------------------------------------------------------------------------
           =4 #define USB0DAT_USB0DAT__FMASK 0xFF ///< USB0 Data
           =4 #define USB0DAT_USB0DAT__SHIFT 0x00 ///< USB0 Data
           =4                                                   
           =4 //------------------------------------------------------------------------------
           =4 // USB0XCN Enums (USB0 Transceiver Control @ 0xD7)
           =4 //------------------------------------------------------------------------------
           =4 #define USB0XCN_Dn__BMASK                0x01 ///< D- Signal Status                                 
           =4 #define USB0XCN_Dn__SHIFT                0x00 ///< D- Signal Status                                 
           =4 #define USB0XCN_Dn__LOW                  0x00 ///< D- signal currently at logic 0.                  
           =4 #define USB0XCN_Dn__HIGH                 0x01 ///< D- signal currently at logic 1.                  
           =4                                                                                                     
           =4 #define USB0XCN_Dp__BMASK                0x02 ///< D+ Signal Status                                 
           =4 #define USB0XCN_Dp__SHIFT                0x01 ///< D+ Signal Status                                 
           =4 #define USB0XCN_Dp__LOW                  0x00 ///< D+ signal currently at logic 0.                  
           =4 #define USB0XCN_Dp__HIGH                 0x02 ///< D+ signal currently at logic 1.                  
           =4                                                                                                     
           =4 #define USB0XCN_DFREC__BMASK             0x04 ///< Differential Receiver                            
           =4 #define USB0XCN_DFREC__SHIFT             0x02 ///< Differential Receiver                            
           =4 #define USB0XCN_DFREC__DIFFERENTIAL_ZERO 0x00 ///< Differential 0 signalling on the bus.            
           =4 #define USB0XCN_DFREC__DIFFERENTIAL_ONE  0x04 ///< Differential 1 signalling on the bus.            
           =4                                                                                                     
           =4 #define USB0XCN_PHYTST__FMASK            0x18 ///< Physical Layer Test                              
           =4 #define USB0XCN_PHYTST__SHIFT            0x03 ///< Physical Layer Test                              
           =4 #define USB0XCN_PHYTST__MODE0            0x00 ///< Mode 0: Normal (non-test mode) (D+ = X, D- = X). 
           =4 #define USB0XCN_PHYTST__MODE1            0x08 ///< Mode 1: Differential 1 forced (D+ = 1, D- = 0).  
           =4 #define USB0XCN_PHYTST__MODE2            0x10 ///< Mode 2: Differential 0 forced (D+ = 0, D- = 1).  
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 149 

           =4 #define USB0XCN_PHYTST__MODE3            0x18 ///< Mode 3: Single-Ended 0 forced (D+ = 0, D- = 0).  
           =4                                                                                                     
           =4 #define USB0XCN_SPEED__BMASK             0x20 ///< USB0 Speed Select                                
           =4 #define USB0XCN_SPEED__SHIFT             0x05 ///< USB0 Speed Select                                
           =4 #define USB0XCN_SPEED__LOW_SPEED         0x00 ///< USB0 operates as a Low Speed device. If enabled, 
           =4                                               ///< the internal pull-up resistor appears on the D-  
           =4                                               ///< line.                                            
           =4 #define USB0XCN_SPEED__FULL_SPEED        0x20 ///< USB0 operates as a Full Speed device. If enabled,
           =4                                               ///< the internal pull-up resistor appears on the D+  
           =4                                               ///< line.                                            
           =4                                                                                                     
           =4 #define USB0XCN_PHYEN__BMASK             0x40 ///< Physical Layer Enable                            
           =4 #define USB0XCN_PHYEN__SHIFT             0x06 ///< Physical Layer Enable                            
           =4 #define USB0XCN_PHYEN__DISABLED          0x00 ///< Disable the USB0 physical layer transceiver      
           =4                                               ///< (suspend).                                       
           =4 #define USB0XCN_PHYEN__ENABLED           0x40 ///< Enable the USB0 physical layer transceiver       
           =4                                               ///< (normal).                                        
           =4                                                                                                     
           =4 #define USB0XCN_PREN__BMASK              0x80 ///< Internal Pull-up Resistor Enable                 
           =4 #define USB0XCN_PREN__SHIFT              0x07 ///< Internal Pull-up Resistor Enable                 
           =4 #define USB0XCN_PREN__PULL_UP_DISABLED   0x00 ///< Internal pull-up resistor disabled (device       
           =4                                               ///< effectively detached from USB network).          
           =4 #define USB0XCN_PREN__PULL_UP_ENABLED    0x80 ///< Internal pull-up resistor enabled when VBUS is   
           =4                                               ///< present (device attached to the USB network).    
           =4                                                                                                     
           =4 //------------------------------------------------------------------------------
           =4 // VDM0CN Enums (Supply Monitor Control @ 0xFF)
           =4 //------------------------------------------------------------------------------
           =4 #define VDM0CN_VDDSTAT__BMASK  0x40 ///< Supply Status                                   
           =4 #define VDM0CN_VDDSTAT__SHIFT  0x06 ///< Supply Status                                   
           =4 #define VDM0CN_VDDSTAT__BELOW  0x00 ///< VDD is at or below the supply monitor threshold.
           =4 #define VDM0CN_VDDSTAT__ABOVE  0x40 ///< VDD is above the supply monitor threshold.      
           =4                                                                                          
           =4 #define VDM0CN_VDMEN__BMASK    0x80 ///< Supply Monitor Enable                           
           =4 #define VDM0CN_VDMEN__SHIFT    0x07 ///< Supply Monitor Enable                           
           =4 #define VDM0CN_VDMEN__DISABLED 0x00 ///< Supply Monitor Disabled.                        
           =4 #define VDM0CN_VDMEN__ENABLED  0x80 ///< Supply Monitor Enabled.                         
           =4                                                                                          
           =4 //------------------------------------------------------------------------------
           =4 // REF0CN Enums (Voltage Reference Control @ 0xD1)
           =4 //------------------------------------------------------------------------------
           =4 #define REF0CN_REFBE__BMASK    0x01 ///< Internal Reference Buffer Enable                  
           =4 #define REF0CN_REFBE__SHIFT    0x00 ///< Internal Reference Buffer Enable                  
           =4 #define REF0CN_REFBE__DISABLED 0x00 ///< Disable the internal reference buffer.            
           =4 #define REF0CN_REFBE__ENABLED  0x01 ///< Enable the internal reference buffer. The internal
           =4                                     ///< voltage reference is driven on the VREF pin.      
           =4                                                                                            
           =4 #define REF0CN_TEMPE__BMASK    0x04 ///< Temperature Sensor Enable                         
           =4 #define REF0CN_TEMPE__SHIFT    0x02 ///< Temperature Sensor Enable                         
           =4 #define REF0CN_TEMPE__DISABLED 0x00 ///< Disable the internal Temperature Sensor.          
           =4 #define REF0CN_TEMPE__ENABLED  0x04 ///< Enable the internal Temperature Sensor.           
           =4                                                                                            
           =4 #define REF0CN_REFSL__BMASK    0x08 ///< Voltage Reference Select                          
           =4 #define REF0CN_REFSL__SHIFT    0x03 ///< Voltage Reference Select                          
           =4 #define REF0CN_REFSL__VREF     0x00 ///< Use the VREF pin as the voltage reference.        
           =4 #define REF0CN_REFSL__VDD      0x08 ///< Use VDD as the voltage reference.                 
           =4                                                                                            
           =4 #define REF0CN_REGOVR__BMASK   0x10 ///< Regulator Reference Override                      
           =4 #define REF0CN_REGOVR__SHIFT   0x04 ///< Regulator Reference Override                      
           =4 #define REF0CN_REGOVR__REFSL   0x00 ///< The REFSL bit selects the voltage reference       
           =4                                     ///< source.                                           
           =4 #define REF0CN_REGOVR__VREG    0x10 ///< Use the output of the internal regulator as the   
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 150 

           =4                                     ///< voltage reference source.                         
           =4                                                                                            
           =4 #define REF0CN_REFBGS__BMASK   0x80 ///< Reference Buffer Gain Select                      
           =4 #define REF0CN_REFBGS__SHIFT   0x07 ///< Reference Buffer Gain Select                      
           =4 #define REF0CN_REFBGS__GAIN_2  0x00 ///< The on-chip voltage reference buffer gain is 2.   
           =4 #define REF0CN_REFBGS__GAIN_1  0x80 ///< The on-chip voltage reference buffer gain is 1.   
           =4                                                                                            
           =4 //------------------------------------------------------------------------------
           =4 // REG01CN Enums (Voltage Regulator Control @ 0xC9)
           =4 //------------------------------------------------------------------------------
           =4 #define REG01CN_REG1MD__BMASK     0x02 ///< VREG1 Voltage Regulator Mode                     
           =4 #define REG01CN_REG1MD__SHIFT     0x01 ///< VREG1 Voltage Regulator Mode                     
           =4 #define REG01CN_REG1MD__NORMAL    0x00 ///< VREG1 Voltage Regulator in normal mode.          
           =4 #define REG01CN_REG1MD__LOW_POWER 0x02 ///< VREG1 Voltage Regulator in low power mode.       
           =4                                                                                              
           =4 #define REG01CN_STOPCF__BMASK     0x08 ///< VREG1 Stop and Shutdown Mode Configuration       
           =4 #define REG01CN_STOPCF__SHIFT     0x03 ///< VREG1 Stop and Shutdown Mode Configuration       
           =4 #define REG01CN_STOPCF__ACTIVE    0x00 ///< VREG1 Regulator is still active in stop mode. Any
           =4                                        ///< enabled reset source will reset the device.      
           =4 #define REG01CN_STOPCF__SHUTDOWN  0x08 ///< VREG1 Regulator is shut down in stop mode (device
           =4                                        ///< enters Shutdown mode). Only the RSTb pin or power
           =4                                        ///< cycle can reset the device.                      
           =4                                                                                              
           =4 #define REG01CN_REG0MD__BMASK     0x10 ///< VREG0 Voltage Regulator Mode                     
           =4 #define REG01CN_REG0MD__SHIFT     0x04 ///< VREG0 Voltage Regulator Mode                     
           =4 #define REG01CN_REG0MD__NORMAL    0x00 ///< VREG0 Voltage Regulator in normal mode.          
           =4 #define REG01CN_REG0MD__LOW_POWER 0x10 ///< VREG0 Voltage Regulator in low power mode.       
           =4                                                                                              
           =4 #define REG01CN_VBSTAT__BMASK     0x40 ///< VBUS Signal Status                               
           =4 #define REG01CN_VBSTAT__SHIFT     0x06 ///< VBUS Signal Status                               
           =4 #define REG01CN_VBSTAT__NOT_SET   0x00 ///< VBUS signal currently absent (device not attached
           =4                                        ///< to USB network).                                 
           =4 #define REG01CN_VBSTAT__SET       0x40 ///< VBUS signal currently present (device attached to
           =4                                        ///< USB network).                                    
           =4                                                                                              
           =4 #define REG01CN_REG0DIS__BMASK    0x80 ///< Voltage Regulator (REG0) Disable                 
           =4 #define REG01CN_REG0DIS__SHIFT    0x07 ///< Voltage Regulator (REG0) Disable                 
           =4 #define REG01CN_REG0DIS__ENABLED  0x00 ///< Enable the VREG0 Voltage Regulator.              
           =4 #define REG01CN_REG0DIS__DISABLED 0x80 ///< Disable the VREG0 Voltage Regulator.             
           =4                                                                                              
           =4 //------------------------------------------------------------------------------
           =4 // EMI0CF Enums (External Memory Configuration @ 0x85)
           =4 //------------------------------------------------------------------------------
           =4 #define EMI0CF_EALE__FMASK                    0x03 ///< ALE Pulse-Width Select                            
           =4 #define EMI0CF_EALE__SHIFT                    0x00 ///< ALE Pulse-Width Select                            
           =4 #define EMI0CF_EALE__1_CLOCK                  0x00 ///< ALE high and ALE low pulse width = 1 SYSCLK cycle.
           =4 #define EMI0CF_EALE__2_CLOCKS                 0x01 ///< ALE high and ALE low pulse width = 2 SYSCLK       
           =4                                                    ///< cycles.                                           
           =4 #define EMI0CF_EALE__3_CLOCKS                 0x02 ///< ALE high and ALE low pulse width = 3 SYSCLK       
           =4                                                    ///< cycles.                                           
           =4 #define EMI0CF_EALE__4_CLOCKS                 0x03 ///< ALE high and ALE low pulse width = 4 SYSCLK       
           =4                                                    ///< cycles.                                           
           =4                                                                                                           
           =4 #define EMI0CF_EMD__FMASK                     0x0C ///< EMIF Operating Mode Select                        
           =4 #define EMI0CF_EMD__SHIFT                     0x02 ///< EMIF Operating Mode Select                        
           =4 #define EMI0CF_EMD__INTERNAL_ONLY             0x00 ///< Internal Only: MOVX accesses on-chip XRAM only.   
           =4                                                    ///< All effective addresses alias to on-chip memory   
           =4                                                    ///< space.                                            
           =4 #define EMI0CF_EMD__SPLIT_WITHOUT_BANK_SELECT 0x04 ///< Split Mode without Bank Select: Accesses below the
           =4                                                    ///< internal XRAM boundary are directed on-chip.      
           =4                                                    ///< Accesses above the internal XRAM boundary are     
           =4                                                    ///< directed off-chip. 8-bit off-chip MOVX operations 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 151 

           =4                                                    ///< use the current contents of the Address high port 
           =4                                                    ///< latches to resolve the upper address byte. To     
           =4                                                    ///< access off chip space, EMI0CN must be set to a    
           =4                                                    ///< page that is not contained in the on-chip address 
           =4                                                    ///< space.                                            
           =4 #define EMI0CF_EMD__SPLIT_WITH_BANK_SELECT    0x08 ///< Split Mode with Bank Select: Accesses below the   
           =4                                                    ///< internal XRAM boundary are directed on-chip.      
           =4                                                    ///< Accesses above the internal XRAM boundary are     
           =4                                                    ///< directed off-chip. 8-bit off-chip MOVX operations 
           =4                                                    ///< uses the contents of EMI0CN to determine the high-
           =4                                                    ///< byte of the address.                              
           =4 #define EMI0CF_EMD__EXTERNAL_ONLY             0x0C ///< External Only: MOVX accesses off-chip XRAM only.  
           =4                                                    ///< On-chip XRAM is not visible to the core.          
           =4                                                                                                           
           =4 #define EMI0CF_MUXMD__BMASK                   0x10 ///< EMIF Multiplex Mode Select                        
           =4 #define EMI0CF_MUXMD__SHIFT                   0x04 ///< EMIF Multiplex Mode Select                        
           =4 #define EMI0CF_MUXMD__MULTIPLEXED             0x00 ///< EMIF operates in multiplexed address/data mode.   
           =4 #define EMI0CF_MUXMD__NON_MULTIPLEXED         0x10 ///< EMIF operates in non-multiplexed mode (separate   
           =4                                                    ///< address and data pins).                           
           =4                                                                                                           
           =4 #define EMI0CF_USBFAE__BMASK                  0x40 ///< USB FIFO Access Enable                            
           =4 #define EMI0CF_USBFAE__SHIFT                  0x06 ///< USB FIFO Access Enable                            
           =4 #define EMI0CF_USBFAE__FIFO_ACCESS_DISABLED   0x00 ///< USB FIFO RAM not available through MOVX           
           =4                                                    ///< instructions.                                     
           =4 #define EMI0CF_USBFAE__FIFO_ACCESS_ENABLED    0x40 ///< USB FIFO RAM available using MOVX instructions.   
           =4                                                    ///< The 1 KB of USB RAM will be mapped in XRAM space  
           =4                                                    ///< at addresses 0x0400 to 0x07FF. The USB clock must 
           =4                                                    ///< be active and greater than or equal to twice the  
           =4                                                    ///< SYSCLK (USBCLK > 2 x SYSCLK) to access this area  
           =4                                                    ///< with MOVX instructions.                           
           =4                                                                                                           
           =4 //------------------------------------------------------------------------------
           =4 // EMI0CN Enums (External Memory Interface Control @ 0xAA)
           =4 //------------------------------------------------------------------------------
           =4 #define EMI0CN_PGSEL__FMASK 0xFF ///< XRAM Page Select
           =4 #define EMI0CN_PGSEL__SHIFT 0x00 ///< XRAM Page Select
           =4                                                       
           =4 //------------------------------------------------------------------------------
           =4 // EMI0TC Enums (External Memory Timing Control @ 0x84)
           =4 //------------------------------------------------------------------------------
           =4 #define EMI0TC_AHOLD__FMASK      0x03 ///< EMIF Address Hold Time                      
           =4 #define EMI0TC_AHOLD__SHIFT      0x00 ///< EMIF Address Hold Time                      
           =4 #define EMI0TC_AHOLD__0_CLOCKS   0x00 ///< Address hold time = 0 SYSCLK cycles.        
           =4 #define EMI0TC_AHOLD__1_CLOCK    0x01 ///< Address hold time = 1 SYSCLK cycle.         
           =4 #define EMI0TC_AHOLD__2_CLOCKS   0x02 ///< Address hold time = 2 SYSCLK cycles.        
           =4 #define EMI0TC_AHOLD__3_CLOCKS   0x03 ///< Address hold time = 3 SYSCLK cycles.        
           =4                                                                                        
           =4 #define EMI0TC_PWIDTH__FMASK     0x3C ///< EMIF /WR and /RD Pulse-Width Control        
           =4 #define EMI0TC_PWIDTH__SHIFT     0x02 ///< EMIF /WR and /RD Pulse-Width Control        
           =4 #define EMI0TC_PWIDTH__1_CLOCK   0x00 ///< /WR and /RD pulse width is 1 SYSCLK cycle.  
           =4 #define EMI0TC_PWIDTH__2_CLOCKS  0x04 ///< /WR and /RD pulse width is 2 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__3_CLOCKS  0x08 ///< /WR and /RD pulse width is 3 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__4_CLOCKS  0x0C ///< /WR and /RD pulse width is 4 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__5_CLOCKS  0x10 ///< /WR and /RD pulse width is 5 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__6_CLOCKS  0x14 ///< /WR and /RD pulse width is 6 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__7_CLOCKS  0x18 ///< /WR and /RD pulse width is 7 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__8_CLOCKS  0x1C ///< /WR and /RD pulse width is 8 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__9_CLOCKS  0x20 ///< /WR and /RD pulse width is 9 SYSCLK cycles. 
           =4 #define EMI0TC_PWIDTH__10_CLOCKS 0x24 ///< /WR and /RD pulse width is 10 SYSCLK cycles.
           =4 #define EMI0TC_PWIDTH__11_CLOCKS 0x28 ///< /WR and /RD pulse width is 11 SYSCLK cycles.
           =4 #define EMI0TC_PWIDTH__12_CLOCKS 0x2C ///< /WR and /RD pulse width is 12 SYSCLK cycles.
           =4 #define EMI0TC_PWIDTH__13_CLOCKS 0x30 ///< /WR and /RD pulse width is 13 SYSCLK cycles.
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 152 

           =4 #define EMI0TC_PWIDTH__14_CLOCKS 0x34 ///< /WR and /RD pulse width is 14 SYSCLK cycles.
           =4 #define EMI0TC_PWIDTH__15_CLOCKS 0x38 ///< /WR and /RD pulse width is 15 SYSCLK cycles.
           =4 #define EMI0TC_PWIDTH__16_CLOCKS 0x3C ///< /WR and /RD pulse width is 16 SYSCLK cycles.
           =4                                                                                        
           =4 #define EMI0TC_ASETUP__FMASK     0xC0 ///< EMIF Address Setup Time                     
           =4 #define EMI0TC_ASETUP__SHIFT     0x06 ///< EMIF Address Setup Time                     
           =4 #define EMI0TC_ASETUP__0_CLOCKS  0x00 ///< Address setup time = 0 SYSCLK cycles.       
           =4 #define EMI0TC_ASETUP__1_CLOCK   0x40 ///< Address setup time = 1 SYSCLK cycle.        
           =4 #define EMI0TC_ASETUP__2_CLOCKS  0x80 ///< Address setup time = 2 SYSCLK cycles.       
           =4 #define EMI0TC_ASETUP__3_CLOCKS  0xC0 ///< Address setup time = 3 SYSCLK cycles.       
           =4                                                                                        
           =4 #endif // SI_EFM8UB2_REGISTER_ENUMS_H
3987      =4  //-eof--------------------------------------------------------------------------
3988      =4  
   6      =3  
   7      =3  #include "ReMap.h"
   1      =4  #ifndef __BSPREMAP_H
           =4 #define __BSPREMAP_H
           =4 
           =4 #include "TypeDef.h"
           =4 
           =4 // LCD_PIN
           =4 SI_SBIT (LCD_RS,      SFR_P0, 2);
           =4 SI_SBIT (LCD_RST,     SFR_P1, 3);
           =4 
           =4 SI_SBIT (LCD_CS,      SFR_P0, 6);
           =4 SI_SBIT (LCD_SCK,     SFR_P0, 3);
           =4 SI_SBIT (LCD_SDA,     SFR_P0, 5);
           =4 
           =4 // BTN_PIN
           =4 SI_SBIT (BtnEntGpio,  SFR_P0, 0);
           =4 SI_SBIT (BtnExtGpio,  SFR_P0, 1);
           =4 
           =4 SI_SBIT (BtnUpGpio,   SFR_P1, 4);
           =4 SI_SBIT (BtnDwGpio,   SFR_P1, 5);
           =4 
           =4 SI_SBIT (RC_OUT,      SFR_P0, 4);         // 
           =4 
           =4 #endif
  24      =4  
   8      =3  #include "AppDef.h"
   1      =4  #ifndef __APPDEF_H
   2      =4  #define __APPDEF_H
   3      =4  
   4      =4  #include "TypeDef.h"
   1      =5  #ifndef __TYPEDEF_H
           =5 #define __TYPEDEF_H
           =5 
           =5 #include "Stdint.h"
           =5 #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
           =5 
           =5 #include <limits.h>
           =5 
           =5 #define ENABLE   1
           =5 #define DISABLE  0
           =5 
           =5 #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
           =5 #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
           =5 
           =5 #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
           =5 #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
           =5 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 153 

           =5 #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
           =5 #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
           =5 
           =5 #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
           =5 #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
           =5 #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
           =5 
           =5 #define bool_t   bit
           =5 
           =5 #define sRom    code
           =5 #define sRam    
           =5 
           =5 #define cRam    data     
           =5 #define iRam    
           =5 #define bRam    
           =5 #define pRam    
           =5 #define xRam    
           =5 
           =5 typedef         signed char   sChar;
           =5 typedef       unsigned char   uChar;
           =5 typedef         signed char   sChar_t;
           =5 typedef       unsigned char   uChar_t;
           =5 
           =5 typedef         signed char*  sString;
           =5 typedef       unsigned char*  uString;
           =5 typedef         signed char*  sString_t;
           =5 typedef       unsigned char*  uString_t;
           =5 
           =5 typedef         signed char*  STR;
           =5 typedef const   signed char*  CSTR;
           =5 
           =5 typedef         signed char*  AscString;
           =5 typedef const   signed char*  CAscString;
           =5 
           =5 
           =5 
           =5 
           =5 #endif
   5      =4  
   6      =4  typedef enum{
   7      =4    LNG_CHS = 0x00,
   8      =4    LNG_ENG = 0x01,
   9      =4  }LngDef, LngTypeDef;
  10      =4  
  11      =4  typedef struct{   
  12      =4    int16_t Mark;                               
  13      =4    
  14      =4    int16_t Version;                            // 
  15      =4                       
  16      =4    int16_t LightSw;                            // 
  17      =4    int16_t LightTim;                           // 
  18      =4    int16_t Contrast;                           // 
  19      =4   
  20      =4    int16_t Language;                           // 
  21      =4  }TxSysDef, TxSysTypeDef;
  22      =4  
  23      =4  
  24      =4  #endif
   9      =3  #include "InitDevice.h"
   1      =4  //=========================================================
   2      =4  // inc/InitDevice.h: generated by Hardware Configurator
   3      =4  //
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 154 

   4      =4  // This file will be regenerated when saving a document.
   5      =4  // leave the sections inside the "$[...]" comment tags alone
   6      =4  // or they will be overwritten!
   7      =4  //=========================================================
   8      =4  #ifndef __INIT_DEVICE_H__
   9      =4  #define __INIT_DEVICE_H__
  10      =4  
  11      =4  // USER CONSTANTS
  12      =4  // USER PROTOTYPES
  13      =4  
  14      =4  // $[Mode Transition Prototypes]
  15      =4  extern void enter_DefaultMode_from_RESET(void);
  16      =4  // [Mode Transition Prototypes]$
  17      =4  
  18      =4  // $[Config(Per-Module Mode)Transition Prototypes]
  19      =4  extern void PCA_0_enter_DefaultMode_from_RESET(void);
  20      =4  extern void PCACH_0_enter_DefaultMode_from_RESET(void);
  21      =4  extern void PCACH_4_enter_DefaultMode_from_RESET(void);
  22      =4  extern void PORTS_0_enter_DefaultMode_from_RESET(void);
  23      =4  extern void PORTS_1_enter_DefaultMode_from_RESET(void);
  24      =4  extern void PORTS_2_enter_DefaultMode_from_RESET(void);
  25      =4  extern void PBCFG_0_enter_DefaultMode_from_RESET(void);
  26      =4  extern void ADC_0_enter_DefaultMode_from_RESET(void);
  27      =4  extern void HFOSC_0_enter_DefaultMode_from_RESET(void);
  28      =4  extern void CLOCK_0_enter_DefaultMode_from_RESET(void);
  29      =4  extern void TIMER01_0_enter_DefaultMode_from_RESET(void);
  30      =4  extern void TIMER16_2_enter_DefaultMode_from_RESET(void);
  31      =4  extern void TIMER16_3_enter_DefaultMode_from_RESET(void);
  32      =4  extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void);
  33      =4  extern void UARTE_1_enter_DefaultMode_from_RESET(void);
  34      =4  extern void EXTINT_0_enter_DefaultMode_from_RESET(void);
  35      =4  extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void);
  36      =4  // [Config(Per-Module Mode)Transition Prototypes]$
  37      =4  
  38      =4  
  39      =4  #endif
  40      =4  
  10      =3  
  11      =3  #include "InputBtn.h"
   1      =4  #ifndef __INPUTBTN_H
   2      =4  #define __INPUTBTN_H
   3      =4  
   4      =4  #include "Global.h"
           =3 #include "Page.h"
           =3 
           =3 #include "Esc.h"
           =3 #include "Battery.h"
           =3 #include "Stablizer.h"
           =3 #include "Sterring.h"
           =3 // Bug,,,
           =3 #define TickTimeInt(x)            TCON_IT1 = x
           =3 
           =3 #define BTN_CNT_TRIG              100
           =3 #define BTN_CNT_FREQ              10
           =3 
           =3 #define ESC_1TH_HANDLE_MSAK       0x02
           =3 #define ESC_2TH_HANDLE_MSAK      0x04
           =3 #define ESC_3TH_HANDLE_MSAK       0x20
           =3 #define LIPOCELLS_HANDLE_MSAK     0x08
           =3 #define STABLIZER_HANDLE_MSAK     0x10
           =3 #define STERRING_HANDLE_MSAK      0x20
           =3 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 155 

           =3 #define ESC_MODULE                0x04
           =3 #define LIPOCELLS_MODULE          0x02
           =3 #define STABLIZER_MODULE          0x01
           =3 #define STERRING_MODULE           0x08
           =3 
           =3 #define TX_CMD              0x8D  // 
           =3 #define TX_ACK_CMD          0xFF  //   
           =3 #define TX_CMD_SIZE         0x01  // 
           =3       
           =3 #define RX_CMD              0xD8  //  
           =3 #define RX_ACK_CMD          0xCC  // 
           =3 #define RX_CMD_SIZE         0x01  // 
           =3 
           =3 #define TX_DATA_SIZE        0x0A
           =3 #define RX_DATA_SIZE        0x0A
           =3 #define TX_BUFFER_SIZE      (TX_DATA_SIZE + 0x03)
           =3 #define RX_BUFFER_SIZE      (RX_DATA_SIZE + 0x03)
           =3 
           =3 #define STABLIZER_SIZE      18
           =3 
           =3 #define IDX_BUILD           17    //  []
           =3 
           =3 #define IDX_SW              13    //  []  
           =3 #define IDX_SW_P1           9     //  0 []
           =3 #define IDX_SW_P2           10    //  1 []
           =3 #define IDX_SW_P3           11    //  2 []  
           =3 
           =3 #define IDX_YAW_DIR         14    //  []  
           =3 #define IDX_YAW_ANGLE       3     //  []
           =3 #define IDX_YAW_RATE        6     //  []
           =3 
           =3 #define IDX_ROLL_DIR        15    //  []
           =3 #define IDX_ROLL_ANGLE      1     //  []
           =3 #define IDX_ROLL_RATE       4     //  []
           =3 
           =3 #define IDX_PITCH_DIR       16    //  []
           =3 #define IDX_PITCH_RATE      5     //  []
           =3 #define IDX_PITCH_ANGLE     2     //  []
           =3 
           =3 #define IDX_ROLL_OFFSET     7     //  []
           =3 #define IDX_PITCH_OFFSET    8     //  []
           =3 
           =3 #define IDX_MOUNT_DIR       0     //  []
           =3 #define IDX_WING_TYPE       12    //  []  
           =3  
           =3 #define ESC_PARAM_SIZE      24    
           =3 
           =3 extern uint16_t cRam TickCnt1ms;
           =3 extern uint16_t bRam SysTaskHandle;
           =3 extern uint16_t bRam SysModuleEnable;
           =3 
           =3 extern TxSysDef xRam TxSys;
           =3 
           =3 extern uint8_t AdcCovOkFlag;
           =3 extern uint8_t AdcCovEnTrigger;
           =3 extern uint16_t xRam BatVoltage[9];          //   [9] 
           =3 
           =3 extern uint8_t bRam PgmStatus;
           =3 extern int16_t xRam EscParam[ESC_PARAM_SIZE];
           =3 extern int16_t xRam EscTxParam[ESC_PARAM_SIZE];
           =3 
           =3 extern uint8_t xRam RxTxStatue;
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 156 

           =3 extern int16_t xRam StabilizerParam[STABLIZER_SIZE];
           =3 
           =3 extern void EscDatInit(void);
           =3 extern uint8_t EscDatCharge(int16_t *pDat, uint8_t DatSize);
           =3 
           =3 extern void SysDatInit(void);
           =3 extern void DelayMs(uint16_t mTim); 
           =3 
           =3 #endif
   4      =4  #ifndef __INPUTBTN_H
   4      =4  #define __INPUTBTN_H
   4      =4  
   4      =4  #include "Global.h"
   5      =4  #include "InputBtnBsp.h"
   1      =5  #ifndef __INPUTBTNBSP_H
   2      =5  #define __INPUTBTNBSP_H
   3      =5  
   4      =5  #include "ReMap.h"
   1      =6  #ifndef __BSPREMAP_H
           =6 #define __BSPREMAP_H
           =6 
           =6 #include "TypeDef.h"
           =6 
           =6 // LCD_PIN
           =6 SI_SBIT (LCD_RS,      SFR_P0, 2);
           =6 SI_SBIT (LCD_RST,     SFR_P1, 3);
           =6 
           =6 SI_SBIT (LCD_CS,      SFR_P0, 6);
           =6 SI_SBIT (LCD_SCK,     SFR_P0, 3);
           =6 SI_SBIT (LCD_SDA,     SFR_P0, 5);
           =6 
           =6 // BTN_PIN
           =6 SI_SBIT (BtnEntGpio,  SFR_P0, 0);
           =6 SI_SBIT (BtnExtGpio,  SFR_P0, 1);
           =6 
           =6 SI_SBIT (BtnUpGpio,   SFR_P1, 4);
           =6 SI_SBIT (BtnDwGpio,   SFR_P1, 5);
           =6 
           =6 SI_SBIT (RC_OUT,      SFR_P0, 4);         // 
           =6 
           =6 #endif
  24      =6  
   5      =5  
   6      =5  //**************************************************************************************************
   7      =5  #define IDX_BTN_UP            ((uint8_t)(0x01))
   8      =5  #define IDX_BTN_DW            ((uint8_t)(0x02)) 
   9      =5  #define IDX_BTN_ENT           ((uint8_t)(0x04))
  10      =5  #define IDX_BTN_EXT           ((uint8_t)(0x08))
  11      =5  //**************************************************************************************************
  12      =5  extern uint8_t BtnGetState(uint8_t IdxBtn);
  13      =5  
  14      =5  #endif
   6      =4  //**************************************************************************************************
   7      =4  #define BTN_UP                ((uint8_t)(0x01))
   8      =4  #define BTN_DW                ((uint8_t)(0x02))
   9      =4  #define BTN_ENT               ((uint8_t)(0x04))
  10      =4  #define BTN_EXT               ((uint8_t)(0x08))
  11      =4  #define BTN_MASK              ((uint8_t)(BTN_ENT|BTN_EXT|BTN_UP|BTN_DW))
  12      =4  //**************************************************************************************************
  13      =4  extern void BtnDatInit(void);
  14      =4  //**************************************************************************************************
  15      =4  extern void BtnScanHandle(void);
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 157 

  16      =4  //**************************************************************************************************
  17      =4  extern void BtnFlush(void);
  18      =4  extern void BtnStopCnt(void);
  19      =4  extern void BtnClearDown(uint8_t BtnMask);
  20      =4  extern uint8_t BtnTstStat(uint8_t BtnMask);
  21      =4  extern uint8_t BtnTstDown(uint8_t BtnMask);
  22      =4  extern uint8_t BtnTstHold(uint8_t BtnMask);
  23      =4  
  24      =4  #endif
   1      =4  #ifndef __PAGE_H
   2      =4  #define __PAGE_H
   3      =4  
   4      =4  #include "Global.h"
   4      =4  #ifndef __PAGE_H
   4      =4  #define __PAGE_H
   4      =4  
   4      =4  #include "Global.h"
   5      =4  #include "LcdDraw.h"
   1      =5  #ifndef __LCDDRAW_H
           =5 #define __LCDDRAW_H
           =5 
           =5 #include "LcdBase.h"
           =5 #include <math.h>
           =5 #include <stdio.h>
           =5 #include <string.h>
           =5 //**************************************************************************************************
           =5 #define LCD_H          64
           =5 #define LCD_W          128
           =5 //**************************************************************************************************
           =5 extern uint8_t xRam LcdBw;   
           =5 //**************************************************************************************************
           =5 extern void LcdDrawClr(uint8_t Bw);
           =5 //**************************************************************************************************
           =5 extern void LcdDrawPixelXY(uint16_t x, uint16_t y, uint16_t color);
           =5 extern void LcdDrawHLine(uint16_t x1, uint16_t x2, uint16_t y, uint16_t color);
           =5 extern void LcdDrawVLine(uint16_t x, uint16_t y1, uint16_t y2, uint16_t color);
           =5 extern void LcdDrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color);
           =5 extern void LcdDrawRect(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color);
           =5 //**************************************************************************************************
           =5 extern void LcdDrawBmpToArray(uint16_t x, uint16_t y, uint8_t *pImageDat);
           =5 extern void LcdDrawGeChar(uint16_t x, uint16_t y, uint8_t width, uint8_t yOffset, uint8_t height, uint8_t 
             -*pImageDat);
           =5 //**************************************************************************************************
           =5 extern void LcdDrawChsChar(uint16_t x, uint16_t y, uint16_t iChs);
           =5 extern void LcdDrawAscChar(uint16_t x, uint16_t y, uint8_t iAsc);
           =5 extern uint16_t LcdDrawTextString(uint16_t x, uint16_t y, uint8_t *pText);
           =5 //**************************************************************************************************
           =5 extern void LcdDrawInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, uint8_
             -t ar);
           =5 //**************************************************************************************************
           =5 extern void LcdDrawMiniBmp(uint16_t x, uint16_t y, uint8_t iTab);
           =5 extern void LcdDrawMiniAsc(uint16_t x, uint16_t y, uint8_t *pAsc);
           =5 extern void LcdDrawMiniInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, ui
             -nt8_t ar);
           =5 //**************************************************************************************************
           =5 extern void LcdDatInit(void);
           =5 extern void LcdDrawInit(void);
           =5 
           =5 #endif
   6      =4  #include "InputBtn.h"
   1      =5  #ifndef __INPUTBTN_H
           =5 #define __INPUTBTN_H
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 158 

           =5 
           =5 #include "Global.h"
           =5 #include "InputBtnBsp.h"
           =5 //**************************************************************************************************
           =5 #define BTN_UP                ((uint8_t)(0x01))
           =5 #define BTN_DW                ((uint8_t)(0x02))
           =5 #define BTN_ENT               ((uint8_t)(0x04))
           =5 #define BTN_EXT               ((uint8_t)(0x08))
           =5 #define BTN_MASK              ((uint8_t)(BTN_ENT|BTN_EXT|BTN_UP|BTN_DW))
           =5 //**************************************************************************************************
           =5 extern void BtnDatInit(void);
           =5 //**************************************************************************************************
           =5 extern void BtnScanHandle(void);
           =5 //**************************************************************************************************
           =5 extern void BtnFlush(void);
           =5 extern void BtnStopCnt(void);
           =5 extern void BtnClearDown(uint8_t BtnMask);
           =5 extern uint8_t BtnTstStat(uint8_t BtnMask);
           =5 extern uint8_t BtnTstDown(uint8_t BtnMask);
           =5 extern uint8_t BtnTstHold(uint8_t BtnMask);
           =5 
           =5 #endif
   7      =4  #include "Stablizer.h"
   1      =5  #ifndef __STABLIZER_H
   2      =5  #define __STABLIZER_H
   3      =5  
   4      =5  #define READ_COMMAND    0x01
   5      =5  #define WRITE_COMMAND   0x02
   6      =5  
   7      =5  extern void StablizerDatInit(void);
   8      =5  extern void StablizerDetect(void);
   9      =5  extern void DetectChargeParameter(int16_t *p_data, uint8_t ArraySize);
  10      =5  extern void StablizerProcessHandle(void);
  11      =5  
  12      =5  #endif
   8      =4  
   9      =4  #define PAGE_LEVEL        3  // 
  10      =4  #define LCD_MENU_LINES    3  // ,
  11      =4  
  12      =4  //**************************************************************************************************
  13      =4  typedef enum{
  14      =4    PD_TITLE  = 0x01,
  15      =4    PD_LIST   = 0x02,
  16      =4    PD_IDX    = 0x04,
  17      =4    PD_VALUE  = 0x08,
  18      =4    PD_ALL    = 0xFF,
  19      =4  }PdDef, PdTypeDef;
  20      =4  
  21      =4  typedef enum{
  22      =4    PV_INIT   = 0x01,         // 
  23      =4    PV_RUN    = 0x02,         // 
  24      =4    PV_END    = 0x04,         // 
  25      =4    PV_REDRAW = 0x08,         //     
  26      =4    PV_PARAM  = 0x10,         // 
  27      =4  }PvInitDef, PvInitTypeDef;
  28      =4  
  29      =4  typedef uint8_t (*PageFun)(uint8_t Event);
  30      =4  
  31      =4  typedef struct{
  32      =4    uint8_t     Init;         // 
  33      =4    uint8_t     DrawMask,     //   
  34      =4                Focus,        // 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 159 

  35      =4                Start,        // 
  36      =4                Total;        // 
  37      =4    uint8_t     ItemEdit;     // 
  38      =4  }MenuStat, MenuStatDef, MenuStatTypeDef;
  39      =4  
  40      =4  typedef struct{
  41      =4    sString     Title;        // 
  42      =4    PageFun     SubItem;      // 
  43      =4    sString   * ValueList;    //   
  44      =4    int16_t     Min, Max;     // 
  45      =4    int16_t   * pValue;       // 
  46      =4    uint8_t     Data;         // 
  47      =4    sString     Text;         // 
  48      =4  }MenuItem, MenuItemDef, MenuItemTypeDef;
  49      =4  
  50      =4  //**************************************************************************************************
  51      =4  extern uint8_t cRam PageStackIdx;
  52      =4  extern PageFun cRam PageStack[PAGE_LEVEL];
  53      =4  //--------------------------------------------------------------------------------------------------
  54      =4  extern void PageInit(PageFun Page, uint8_t Msg);
  55      =4  extern void PageGoto(PageFun Page, uint8_t Msg);
  56      =4  extern void PageEnter(PageFun Page, uint8_t Msg);
  57      =4  extern void PageReturn(uint8_t Msg);
  58      =4  //--------------------------------------------------------------------------------------------------
  59      =4  extern void PageMenuStatDatInit(void);
  60      =4  //--------------------------------------------------------------------------------------------------
  61      =4  extern void PageMenuProc(MenuItem *pmi, MenuStat *pms);
  62      =4  //**************************************************************************************************
  63      =4  extern uint8_t PageEscParam(uint8_t event); 
  64      =4  //--------------------------------------------------------------------------------------------------
  65      =4  extern uint8_t PageEsc1th(uint8_t event);
  66      =4  extern uint8_t PageEsc2th(uint8_t event);
  67      =4  extern uint8_t PageEsc3th(uint8_t event);
  68      =4  //--------------------------------------------------------------------------------------------------
  69      =4  extern uint8_t PageEsc1thRst(uint8_t event);
  70      =4  extern uint8_t PageEsc2thRst(uint8_t event);
  71      =4  extern uint8_t PageEsc3thRst(uint8_t event);
  72      =4  extern uint8_t PageEsc3thAbout(uint8_t event);
  73      =4  //--------------------------------------------------------------------------------------------------
  74      =4  extern uint8_t PageAutoFly(uint8_t event);
  75      =4  //--------------------------------------------------------------------------------------------------
  76      =4  extern uint8_t PageAutoFlyMode(uint8_t event);
  77      =4  extern uint8_t PageStablizerBuild(uint8_t event);
  78      =4  extern uint8_t PageAutoFlyYawGain(uint8_t event);
  79      =4  extern uint8_t PageAutoFlyRollGain(uint8_t event);
  80      =4  extern uint8_t PageAutoFlyPitchGain(uint8_t event);
  81      =4  //--------------------------------------------------------------------------------------------------
  82      =4  extern uint8_t PageBatVolt(uint8_t event);
  83      =4  //--------------------------------------------------------------------------------------------------
  84      =4  extern uint8_t PageSterring(uint8_t event);
  85      =4  //**************************************************************************************************
  86      =4  extern MenuStat xRam EscMs;
  87      =4  //--------------------------------------------------------------------------------------------------
  88      =4  extern MenuStat xRam Esc1thMs;
  89      =4  extern MenuStat xRam Esc2thMs;
  90      =4  extern MenuStat xRam Esc3thMs;
  91      =4  //--------------------------------------------------------------------------------------------------
  92      =4  extern MenuStat xRam AutoFlyMs;
  93      =4  extern MenuStat xRam AutoFlyModeMs;
  94      =4  extern MenuStat xRam AutoFlyYawGainMs;
  95      =4  extern MenuStat xRam AutoFlyRollGainMs;
  96      =4  extern MenuStat xRam AutoFlyPitchGainMs;
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 160 

  97      =4  //--------------------------------------------------------------------------------------------------
  98      =4  extern MenuStat xRam LipoCellsEscMs;
  99      =4  //--------------------------------------------------------------------------------------------------
 100      =4  extern MenuStat xRam SterringMs;
 101      =4  //**************************************************************************************************
 102      =4  
 103      =4  #endif
   1      =4  #ifndef __ESC_H
   2      =4  #define __ESC_H
   3      =4  
   4      =4  #define PGM_WRITE_ING     0x20
   5      =4  #define PGM_WRITE_PEND    0x40
   6      =4  
   7      =4  extern void EscDetect(void);
   8      =4  
   9      =4  #endif
   1      =4  #ifndef __BATTERY_H
   2      =4  #define __BATTERY_H
   3      =4  
   4      =4  extern void LipoCellsProcessHandle(void);
   5      =4  extern void LipoCellsDatInit(void);
   6      =4  extern void LipoCellsDetect(void);
   7      =4  
   8      =4  #endif
   1      =4  #ifndef __STABLIZER_H
           =4 #define __STABLIZER_H
           =4 
           =4 #define READ_COMMAND    0x01
           =4 #define WRITE_COMMAND   0x02
           =4 
           =4 extern void StablizerDatInit(void);
           =4 extern void StablizerDetect(void);
           =4 extern void DetectChargeParameter(int16_t *p_data, uint8_t ArraySize);
           =4 extern void StablizerProcessHandle(void);
           =4 
           =4 #endif
   1      =4  #ifndef __STERRING_H
   2      =4  #define __STERRING_H
   3      =4  
   4      =4  #define IDX_TESTMODE  0x00
   5      =4  #define IDX_LOCATION  0x01
   6      =4  #define IDX_AUTOSTEP  0x02
   7      =4  extern sint16_t xRam SterringParam[3];
   8      =4  
   9      =4  extern void SterringDatInit(void);
  10      =4  extern void SterringDetect(void);
  11      =4  extern void SterringProcessHandle(void);
  12      =4  
  13      =4  #endif
  14      =2  #include "PageRes.h"
   1      =3  #ifndef __PAGERES_H
   2      =3  #define __PAGERES_H
   3      =3  
   4      =3  #include "TypeDef.h"
   1      =4  #ifndef __TYPEDEF_H
           =4 #define __TYPEDEF_H
           =4 
           =4 #include "Stdint.h"
           =4 #include "SI_EFM8UB2_Register_Enums.h"        // SFR declarations
           =4 
           =4 #include <limits.h>
           =4 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 161 

           =4 #define ENABLE   1
           =4 #define DISABLE  0
           =4 
           =4 #define SINT8_MAX         (+127)              /* Max "signed"    "char" value */
           =4 #define SINT8_MIN         (-128)              /* Min "signed"    "char" value */
           =4 
           =4 #define SINT16_MAX        (+32767)            /* Max ("signed")   "int" value */
           =4 #define SINT16_MIN        (-32767-1)          /* Min ("signed")   "int" value */
           =4 
           =4 #define SINT32_MAX        (+2147483647)       /* Max ("signed")  "long" value */
           =4 #define SINT32_MIN        (-2147483647L-1L)   /* Min ("signed")  "long" value */
           =4 
           =4 #define UINT8_MAX         (0xFF)              /* Max "unsigned"  "char" value */
           =4 #define UINT16_MAX        (0xFFFF)            /* Max "unsigned"   "int" value */
           =4 #define Uint32_MAX        (0xFFFFFFFF)        /* Max "unsigned"  "long" value */
           =4 
           =4 #define bool_t   bit
           =4 
           =4 #define sRom    code
           =4 #define sRam    
           =4 
           =4 #define cRam    data     
           =4 #define iRam    
           =4 #define bRam    
           =4 #define pRam    
           =4 #define xRam    
           =4 
           =4 typedef         signed char   sChar;
           =4 typedef       unsigned char   uChar;
           =4 typedef         signed char   sChar_t;
           =4 typedef       unsigned char   uChar_t;
           =4 
           =4 typedef         signed char*  sString;
           =4 typedef       unsigned char*  uString;
           =4 typedef         signed char*  sString_t;
           =4 typedef       unsigned char*  uString_t;
           =4 
           =4 typedef         signed char*  STR;
           =4 typedef const   signed char*  CSTR;
           =4 
           =4 typedef         signed char*  AscString;
           =4 typedef const   signed char*  CAscString;
           =4 
           =4 
           =4 
           =4 
           =4 #endif
   5      =3  
   6      =3  //**************************************************************************************************
   7      =3  #define ASCSUM    127
   8      =3  #define CHSSUM    2
   9      =3  #define MINISUM   50
  10      =3  //**************************************************************************************************
  11      =3  #define LCD_MN_DOT      10
  12      =3  #define LCD_MN_MINUS    11
  13      =3  #define LCD_MN_MW1      12
  14      =3  #define LCD_MN_MW2      13
  15      =3  #define LCD_MN_MW3      14
  16      =3  #define LCD_MN_SP       15
  17      =3  #define LCD_MN_PLUS     16
  18      =3  #define LCD_MN_SPA      17
  19      =3  #define LCD_MN_COL      18
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 162 

  20      =3  #define LCD_MN_A        23
  21      =3  #define LCD_MN_CHAR(X)  (X-'A'+LCD_MN_A)
  22      =3  //**************************************************************************************************
  23      =3  extern uint8_t sRom AscFontTableMask[ASCSUM*6];
  24      =3  extern uint8_t sRom ChsFontTableMask[CHSSUM*26];
  25      =3  extern uint8_t sRom MinFontTableMask[MINISUM][4];
  26      =3  //**************************************************************************************************
  27      =3  extern uint8_t sRom PageMainBmp[1088];
  28      =3  
  29      =3  #endif
  15      =2  
  16      =2  //**************************************************************************************************
  17      =2  #undef SPI_MODE_BYTE
  18      =2  #define SPI_MODE_SERIES
  19      =2  //**************************************************************************************************
  20      =2  #define LCD_IC_H              72    // ST7567_132 Reserve
  21      =2  #define LCD_IC_W              132   // ST7567_72  Reserve
  22      =2  
  23      =2  #define LCD_PHY_PAGES         8
  24      =2  #define LCD_PHY_WIDTH         128
  25      =2  //**************************************************************************************************      
             -         
  26      =2  #define LCD_STATIC_LOG_ON     0xAD  // 8
  27      =2  #define LCD_STATIC_LOG_OFF    0xAC
  28      =2  
  29      =2  #define LCD_BOOST_RATIO       0x00  // 0x00:2,3,4, 0x01:5, 0x03:6
  30      =2  
  31      =2  #define LCD_BEGIN_RMW         0xE0  // 
  32      =2  #define LCD_END_RMW           0xEE  // 
  33      =2  //--------------------------------------------------------------------------------------------------
  34      =2  #define LCD_TEST_MASK         0xF0  
  35      =2  #define LCD_ADDR_PAG_MASK     0xB0  // 0xB0->0xB8 >> 0x00->0x08     
  36      =2  #define LCD_ADDR_MSB_LIN_MASK 0x10  // 
  37      =2  #define LCD_ADDR_LSB_LIN_MASK 0x00  // 
  38      =2  //--------------------------------------------------------------------------------------------------
  39      =2  #define LCD_NOP               0xE3  // NOP
  40      =2  #define LCD_CMD_RST           0xE2  // 
  41      =2  
  42      =2  #define LCD_PWR_BOOST_ON      0x2C  // 
  43      =2  #define LCD_PWR_BOOST_ADJ     0x2E  // 
  44      =2  #define LCD_PWR_BOOST_TRACK   0x2F  // 
  45      =2   
  46      =2  #define LCD_CONTRAST_MAIN     0x24  // :0x20-0x27     
  47      =2  #define LCD_CONTRAST_KEK      0x81  //  
  48      =2  #define LCD_CONTRAST_SUB      0x1A  // :0x00-0x3F
  49      =2  
  50      =2  #define LCD_BIAS_9DIV         0xA2  // 1/9  
  51      =2  #define LCD_BIAS_7DIV         0XA3  // 1/7 
  52      =2  
  53      =2  #define LCD_LINE_INC          0xC0  // _
  54      =2  #define LCD_LINE_DEC          0xC8  // _
  55      =2  #define LCD_COLUMN_INC        0xA0  // _
  56      =2  #define LCD_COLUMN_DEC        0xA1  // _
  57      =2  
  58      =2  #define LCD_COLUMN_OFFSET     0x40  // DDRAM_0x40->0x64 >> 0x00->0x63  
  59      =2  
  60      =2  #define LCD_DISPLAY_NOR       0xA6  // 
  61      =2  #define LCD_DISPLAY_REV       0xA7  // 
  62      =2  #define LCD_REFRESH_ALL       0xA4  // ()
  63      =2  #define LCD_REFRESH_NOR       0xA5  // 
  64      =2  
  65      =2  #define LCD_ON                0xAF  // 
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 163 

  66      =2  #define LCD_OFF               0xAE  //   
  67      =2  //**************************************************************************************************
  68      =2  extern void Lcd_Init(void);
  69      =2  //**************************************************************************************************
  70      =2  extern void Lcd_SetPage(uint8_t Page);
  71      =2  extern void Lcd_SetColumn(uint8_t Column);
  72      =2  extern void Lcd_SetPageColumn(uint8_t Page, uint8_t Column);
  73      =2  //**************************************************************************************************
  74      =2  extern void LcdWriteClr(uint8_t Bw);
  75      =2  extern void LcdWriteDatLine(uint8_t Dat);
  76      =2  extern void LcdWriteClrline(uint8_t nClr, uint8_t mDat);
  77      =2  //**************************************************************************************************
  78      =2  extern void LcdWriteAscChar(uint8_t iAsc, uint8_t mBw);
  79      =2  extern void LcdWriteAscString(uint8_t iPage, uint8_t iColumn, uint8_t mBw, sString pString);
  80      =2  //**************************************************************************************************
  81      =2  extern void LcdDrawBufferRefresh(void);
  82      =2  
  83      =2  #endif
   5      =1  #include <math.h>
   1      =2  /*--------------------------------------------------------------------------
   2      =2  MATH.H
   3      =2  
   4      =2  Prototypes for mathematic functions.
   5      =2  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
   6      =2  Copyright (c) 2008-2016 ARM Germany GmbH
   7      =2  All rights reserved.
   8      =2  --------------------------------------------------------------------------*/
   9      =2  
  10      =2  #ifndef __MATH_H__
  11      =2  #define __MATH_H__
  12      =2  
  13      =2  #if defined __CX2__ && (__CX2__ >= 558 || __CX2__ == 556 && __CX2_MINOR__ >= 207)
           =2 #ifndef HUGE_VAL
           =2 #define HUGE_VAL __inf__
           =2 #endif // HUGE_VAL
           =2 
           =2 #ifndef NAN
           =2 #define NAN __nan__
           =2 #endif // NAN
           =2 
           =2 #pragma SAVE
           =2 #pragma FUNCTIONS(STATIC)
           =2 /* intrinsic functions are reentrant, but need static attribute */
           =2 extern int    abs  (int   val);
           =2 #pragma RESTORE
           =2 #endif
  28      =2  
  29      =2  #pragma SAVE
  30      =2  #pragma REGPARMS
  31      =2  #if !defined (__CX2__)
  32      =2  extern char  cabs  (char  val);
  33      =2  extern int    abs  (int   val);
  34      =2  extern long  labs  (long  val);
  35      =2  #endif
  36      =2  
  37      =2  extern float fabs  (float val);
  38      =2  extern float sqrt  (float val);
  39      =2  extern float exp   (float val);
  40      =2  extern float log   (float val);
  41      =2  extern float log10 (float val);
  42      =2  extern float sin   (float val);
  43      =2  extern float cos   (float val);
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 164 

  44      =2  extern float tan   (float val);
  45      =2  extern float asin  (float val);
  46      =2  extern float acos  (float val);
  47      =2  extern float atan  (float val);
  48      =2  extern float sinh  (float val);
  49      =2  extern float cosh  (float val);
  50      =2  extern float tanh  (float val);
  51      =2  extern float atan2 (float y, float x);
  52      =2  
  53      =2  extern float ceil  (float val);
  54      =2  extern float floor (float val);
  55      =2  extern float modf  (float val, float *n);
  56      =2  extern float fmod  (float x, float y);
  57      =2  extern float pow   (float x, float y);
  58      =2  
  59      =2  #if defined (__CX2__)
           =2 extern float frexp (float val, int *exp);
           =2 extern float ldexp (float val, int exp);
           =2 #endif
  63      =2  
  64      =2  #pragma RESTORE
  65      =2  
  66      =2  #endif
   6      =1  #include <stdio.h>
   1      =2  /*--------------------------------------------------------------------------
   2      =2  STDIO.H
   3      =2  
   4      =2  Prototypes for standard I/O functions.
   5      =2  Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc.
   6      =2  All rights reserved.
   7      =2  --------------------------------------------------------------------------*/
   8      =2  
   9      =2  #ifndef __STDIO_H__
  10      =2  #define __STDIO_H__
  11      =2  
  12      =2  #ifndef EOF
  13      =2   #define EOF -1
  14      =2  #endif
  15      =2  
  16      =2  #ifndef NULL
           =2  #define NULL ((void *) 0)
           =2 #endif
  19      =2  
  20      =2  #ifndef _SIZE_T
  21      =2   #define _SIZE_T
  22      =2   typedef unsigned int size_t;
  23      =2  #endif
  24      =2  
  25      =2  #pragma SAVE
  26      =2  #pragma REGPARMS
  27      =2  extern char _getkey (void);
  28      =2  extern char getchar (void);
  29      =2  extern char ungetchar (char);
  30      =2  extern char putchar (char);
  31      =2  extern int printf   (const char *, ...);
  32      =2  extern int sprintf  (char *, const char *, ...);
  33      =2  extern int vprintf  (const char *, char *);
  34      =2  extern int vsprintf (char *, const char *, char *);
  35      =2  extern char *gets (char *, int n);
  36      =2  extern int scanf (const char *, ...);
  37      =2  extern int sscanf (char *, const char *, ...);
  38      =2  extern int puts (const char *);
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 165 

  39      =2  
  40      =2  #pragma RESTORE
  41      =2  
  42      =2  #endif
  43      =2  
   7      =1  #include <string.h>
   1      =2  /*--------------------------------------------------------------------------
   2      =2  STRING.H
   3      =2  
   4      =2  String functions.
   5      =2  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
   6      =2  Copyright (c) 2008-2016 ARM Germany GmbH
   7      =2  All rights reserved.
   8      =2  --------------------------------------------------------------------------*/
   9      =2  
  10      =2  #ifndef __STRING_H__
  11      =2  #define __STRING_H__
  12      =2  
  13      =2  #ifndef _SIZE_T
           =2  #define _SIZE_T
           =2  typedef unsigned int size_t;
           =2 #endif
  17      =2  
  18      =2  #ifndef NULL
           =2  #define NULL ((void *)0)
           =2 #endif
  21      =2  
  22      =2  #pragma SAVE
  23      =2  #pragma REGPARMS
  24      =2  extern char  *strcat  (char *s1, const char *s2);
  25      =2  extern char  *strncat (char *s1, const char *s2, size_t n);
  26      =2  
  27      =2  extern char   strcmp  (const char *s1, const char *s2);
  28      =2  extern char   strncmp (const char *s1, const char *s2, size_t n);
  29      =2  
  30      =2  extern char  *strcpy  (char *s1, const char *s2);
  31      =2  extern char  *strncpy (char *s1, const char *s2, size_t n);
  32      =2  
  33      =2  extern size_t strlen  (const char *);
  34      =2  
  35      =2  extern char  *strchr  (const char *s, char c);
  36      =2  extern int    strpos  (const char *s, char c);
  37      =2  extern char  *strrchr (const char *s, char c);
  38      =2  extern int    strrpos (const char *s, char c);
  39      =2  
  40      =2  extern size_t strspn  (const char *s, const char *set);
  41      =2  extern size_t strcspn (const char *s, const char *set);
  42      =2  extern char  *strpbrk (const char *s, const char *set);
  43      =2  extern char  *strrpbrk(const char *s, const char *set);
  44      =2  extern char  *strstr  (const char *s, const char *sub);
  45      =2  extern char  *strtok  (char *str, const char *set);
  46      =2  
  47      =2  extern char   memcmp  (const void *s1, const void *s2, size_t n);
  48      =2  extern void  *memcpy  (void *s1, const void *s2, size_t n);
  49      =2  extern void  *memchr  (const void *s, char val, size_t n);
  50      =2  extern void  *memccpy (void *s1, const void *s2, char val, size_t n);
  51      =2  extern void  *memmove (void *s1, const void *s2, size_t n);
  52      =2  extern void  *memset  (void *s, char val, size_t n);
  53      =2  #pragma RESTORE
  54      =2  
  55      =2  #endif
   8      =1  //**************************************************************************************************
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 166 

   9      =1  #define LCD_H          64
  10      =1  #define LCD_W          128
  11      =1  //**************************************************************************************************
  12      =1  extern uint8_t xRam LcdBw;   
  13      =1  //**************************************************************************************************
  14      =1  extern void LcdDrawClr(uint8_t Bw);
  15      =1  //**************************************************************************************************
  16      =1  extern void LcdDrawPixelXY(uint16_t x, uint16_t y, uint16_t color);
  17      =1  extern void LcdDrawHLine(uint16_t x1, uint16_t x2, uint16_t y, uint16_t color);
  18      =1  extern void LcdDrawVLine(uint16_t x, uint16_t y1, uint16_t y2, uint16_t color);
  19      =1  extern void LcdDrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color);
  20      =1  extern void LcdDrawRect(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color);
  21      =1  //**************************************************************************************************
  22      =1  extern void LcdDrawBmpToArray(uint16_t x, uint16_t y, uint8_t *pImageDat);
  23      =1  extern void LcdDrawGeChar(uint16_t x, uint16_t y, uint8_t width, uint8_t yOffset, uint8_t height, uint8_t 
             -*pImageDat);
  24      =1  //**************************************************************************************************
  25      =1  extern void LcdDrawChsChar(uint16_t x, uint16_t y, uint16_t iChs);
  26      =1  extern void LcdDrawAscChar(uint16_t x, uint16_t y, uint8_t iAsc);
  27      =1  extern uint16_t LcdDrawTextString(uint16_t x, uint16_t y, uint8_t *pText);
  28      =1  //**************************************************************************************************
  29      =1  extern void LcdDrawInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, uint8_
             -t ar);
  30      =1  //**************************************************************************************************
  31      =1  extern void LcdDrawMiniBmp(uint16_t x, uint16_t y, uint8_t iTab);
  32      =1  extern void LcdDrawMiniAsc(uint16_t x, uint16_t y, uint8_t *pAsc);
  33      =1  extern void LcdDrawMiniInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, ui
             -nt8_t ar);
  34      =1  //**************************************************************************************************
  35      =1  extern void LcdDatInit(void);
  36      =1  extern void LcdDrawInit(void);
  37      =1  
  38      =1  #endif
   2          
   3          //**************************************************************************************************
   4          uint8_t xRam LcdBw = 0;
   5          //**************************************************************************************************
   6          uint8_t xRam LcdDispImg[LCD_PHY_WIDTH * LCD_PHY_PAGES];
   7          uint8_t xRam LcdDispBuf[LCD_PHY_WIDTH];
   8          //**************************************************************************************************
   9          typedef enum{
  10            DRAW_NWSE = 0,
  11            DRAW_SWNE = 1,
  12          }DrawDirDef, DrawDirTypeDef;
  13          //--------------------------------------------------------------------------------------------------
  14          uint8_t xRam LcdDir = 0; //static
  15          uint16_t xRam LcdXpos = 0, LcdYpos = 0; //static
  16          uint16_t xRam LcdLeft = 0, LcdRight = 0; //static
  17          //**************************************************************************************************
  18          static void LcdDrawStart(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, DrawDirDef DrawDir) {
  19   1        if (DrawDir == DRAW_SWNE) {
  20   2          LcdYpos = y1;  // bug fix: must do it this way to draw bmp
  21   2          LcdDir = -1;
  22   2        } else {
  23   2          LcdYpos = y0;
  24   2          LcdDir = 1;
  25   2        }
  26   1        LcdXpos = x0;
  27   1        LcdLeft = x0;
  28   1        LcdRight = x1;
  29   1      }
  30          static void LcdDrawPixel(uint16_t Color) {
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 167 

  31   1        uint8_t sRam YColumn = LcdYpos / 0x08;
  32   1        uint8_t sRam YByteIdxBit = LcdYpos % 0x08;
  33   1        
  34   1        if (Color) {
  35   2          LcdDispImg[YColumn * LCD_PHY_WIDTH + LcdXpos] |= 1 << YByteIdxBit;
  36   2        } else {
  37   2          LcdDispImg[YColumn * LCD_PHY_WIDTH + LcdXpos] &= ~(1 << YByteIdxBit);
  38   2        }
  39   1        LcdDispBuf[LcdXpos] |= 1 << YColumn;
  40   1      
  41   1        LcdXpos++;
  42   1        if (LcdXpos > LcdRight) {
  43   2          LcdXpos = LcdLeft;
  44   2          LcdYpos += LcdDir;
  45   2        }
  46   1      }
  47          static void LcdDrawMaskX(uint16_t x, uint16_t y, uint8_t mask, uint8_t n) {
  48   1        uint8_t sRam j, c;
  49   1        uint16_t sRam  mv = 1 << n;
  50   1        // BIT:MSB -> LSB, DIR:Left->Right
  51   1        for (j = 0; j < n; j++) {
  52   2          mv >>= 1;
  53   2          c = mask & mv;
  54   2          LcdDrawPixelXY(x + j, y, LcdBw ? !c : c);
  55   2        }
  56   1      }
  57          static void LcdDrawMaskY(uint16_t x, uint16_t y, uint8_t mask, uint8_t n) {
  58   1        uint8_t sRam j, c;
  59   1        uint16_t sRam mv = 1 << n;
  60   1        // BIT:MSB -> LSB, DIR:Up->Down
  61   1        for (j = 0; j < n; j++) {
  62   2          mv >>= 1;
  63   2          c = mask & mv;
  64   2          LcdDrawPixelXY(x, y + j, LcdBw ? !c : c);
  65   2        }
  66   1      }
  67          static void LcdDrawHzLine(uint16_t x, uint16_t y, uint16_t mask, uint16_t numble) {
  68   1        uint16_t sRam j;
  69   1        uint16_t sRam mv = 1;
  70   1        for (j = 0; j < numble; j++) {
  71   2          LcdDrawPixelXY(x, y + j, mask & mv);
  72   2          mv <<= 1;
  73   2        }
  74   1      }
  75          
  76          //**************************************************************************************************
  77          void LcdDatInit(void){
  78   1        uint16_t i;
  79   1        
  80   1        for(i = 0; i < (uint16_t)(LCD_PHY_WIDTH*LCD_PHY_PAGES); i++){
  81   2          LcdDispImg[i] = 0;
  82   2        }
  83   1        for(i = 0; i < (uint16_t)(LCD_PHY_WIDTH); i++){
  84   2          LcdDispBuf[i] = 0;
  85   2        }
  86   1        
  87   1        LcdBw = 0;
  88   1        LcdDir = 0; 
  89   1        LcdXpos = 0; LcdYpos = 0;
  90   1        LcdLeft = 0; LcdRight = 0;
  91   1      }
  92          void LcdDrawInit(void) {
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 168 

  93   1        LcdBw = 0;
  94   1      }
  95          //**************************************************************************************************
  96          void LcdDrawClr(uint8_t Bw) {
  97   1        uint16_t Idx = 0;
  98   1        
  99   1        Bw = Bw ? 0xFF : 0x00;
 100   1        for(Idx = 0; Idx < LCD_PHY_WIDTH * LCD_PHY_PAGES; Idx++){
 101   2          LcdDispImg[Idx] = Bw;
 102   2        }
 103   1      //memset(LcdDispImg, Bw, sizeof(LcdDispImg));  
 104   1        for(Idx = 0; Idx < LCD_PHY_WIDTH; Idx++){
 105   2          LcdDispBuf[Idx] = 0xFF;
 106   2        }
 107   1      
 108   1      //memset(LcdDispBuf, 0xFF, sizeof(LcdDispBuf));
 109   1      }
 110          //**************************************************************************************************
 111          void LcdDrawPixelXY(uint16_t x, uint16_t y, uint16_t color) {
 112   1        LcdXpos = x;
 113   1        LcdYpos = y;
 114   1        LcdDrawPixel(color);
 115   1      }
 116          void LcdDrawHLine(uint16_t x1, uint16_t x2, uint16_t y, uint16_t color) {
 117   1        // DIR:Left->Right
 118   1        while (x1 <= x2) {
 119   2          LcdDrawPixelXY(x1++, y, color);
 120   2        }
 121   1      }
 122          void LcdDrawVLine(uint16_t x, uint16_t y1, uint16_t y2, uint16_t color) {
 123   1        // DIR:Up->Down
 124   1        while (y1 <= y2) {
 125   2          LcdDrawPixelXY(x, y1++, color);
 126   2        }
 127   1      }
 128          void LcdDrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 129   1        int16_t sRam t = 0;
 130   1        int16_t sRam dx = 0, dy = 0, err = 0, steep = 0, ystep = 0;
 131   1        
 132   1        #define swap(x, y) t = x; x = y; y = t;
 133   1      
 134   1        steep = abs(y1 - y0) > abs(x1 - x0);
 135   1        if (steep != 0) {
 136   2          swap(x0, y0);
 137   2          swap(x1, y1);
 138   2        }
 139   1      
 140   1        if (x0 > x1) {
 141   2          swap(x0, x1);
 142   2          swap(y0, y1);
 143   2        }
 144   1      
 145   1        dx = x1 - x0;
 146   1        dy = abs(y1 - y0);
 147   1        err = dx / 2;
 148   1      
 149   1        if (y0 < y1) {
 150   2          ystep = 1;
 151   2        } else {
 152   2          ystep = -1;
 153   2        }
 154   1      
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 169 

 155   1        for (; x0 <= x1; x0++) {
 156   2          if (steep) {
 157   3            LcdDrawPixelXY(y0, x0, color);
 158   3          } else {
 159   3            LcdDrawPixelXY(x0, y0, color);
 160   3          }
 161   2      
 162   2          err -= dy;
 163   2          if (err < 0) {
 164   3            y0 += ystep;
 165   3            err += dx;
 166   3          }
 167   2        }
 168   1      }
 169          void LcdDrawRect(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 170   1        uint16_t sRam y = 0;
 171   1        while (x0 <= x1) {
 172   2          for (y = y0; y <= y1; y++) {
 173   3            LcdDrawPixelXY(x0, y, color);
 174   3          }
 175   2          x0++;
 176   2        }
 177   1      }
 178          //**************************************************************************************************
 179          void LcdDrawBmpToArray(uint16_t x, uint16_t y, uint8_t *pImageDat) {
 180   1        // ,  0xFFFF,64K
 181   1        uint8_t sRam iPix = 0, uPixDat = 0;
 182   1        uint16_t sRam iWidth = 0, iHeight = 0;
 183   1        
 184   1        uint16_t sRam iDat = (uint16_t)pImageDat[0x0A];
 185   1        uint16_t sRam iImgWidth = ((uint16_t)(*(pImageDat + 0x13)) << 8)|((uint16_t)(*(pImageDat + 0x12)));
 186   1        uint16_t sRam iImgHeight = ((uint16_t)(*(pImageDat + 0x17)) << 8)|((uint16_t)(*(pImageDat + 0x16)));
 187   1        
 188   1        //BIT:MSB -> LSB, DIR:Left->Right
 189   1        LcdDrawStart(x, y, x + iImgWidth - 1, y + iImgHeight - 1, DRAW_SWNE);
 190   1      
 191   1        if (pImageDat[0x1C] == 1) {
 192   2          for (iHeight = 0; iHeight < iImgHeight; iHeight++) {
 193   3            for (iWidth = iPix = 0; iWidth < iImgWidth; iWidth++) {
 194   4              if (iPix == 0) {
 195   5                uPixDat = pImageDat[iDat++];
 196   5                iPix = 0x80;
 197   5              }
 198   4              LcdDrawPixel(uPixDat & iPix);
 199   4              iPix >>= 1;
 200   4            }
 201   3      
 202   3            iWidth = (iWidth + 7) / 8;
 203   3            while (iWidth % 4) {
 204   4              uPixDat = pImageDat[iDat++];
 205   4              iWidth++;
 206   4            }
 207   3          }
 208   2        }
 209   1      
 210   1        if (pImageDat[0x1C] == 8) {
 211   2          for (iHeight = 0; iHeight < iImgHeight; iHeight++) {
 212   3            for (iWidth = 0; iWidth < iImgWidth; iWidth++) {
 213   4              LcdDrawPixel(pImageDat[iDat++]);
 214   4            }
 215   3          }
 216   2        }
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 170 

 217   1      }
 218          void LcdDrawGeChar(uint16_t x, uint16_t y, uint8_t width, uint8_t yOffset, uint8_t height, uint8_t *pImage
             -Dat) {
 219   1        uint8_t sRam i = 0;
 220   1        uint32_t sRam mDat = 0;
 221   1      
 222   1        for (i = 0; i < width; i++) {
 223   2          if (height > 8) {
 224   3            mDat = (((uint32_t)pImageDat[i + width] << 8) | pImageDat[i]) << yOffset;
 225   3          }else {
 226   3            mDat = pImageDat[i] << yOffset;
 227   3          }
 228   2          if (LcdBw) {
 229   3            mDat = ~mDat;
 230   3          }
 231   2          LcdDrawHzLine(x + i, y, mDat, height);
 232   2        }
 233   1      }
 234          //**************************************************************************************************
 235          void LcdDrawAscChar(uint16_t x, uint16_t y, uint8_t iAsc) {
 236   1        uint8_t sRam iDatLine = 0;
 237   1        uint16_t sRam cDatLine = 0;
 238   1      
 239   1        uint8_t * sRam pBmpAscChar = AscFontTableMask + (uint16_t) iAsc * 6;
 240   1      
 241   1        for (iDatLine = 0; iDatLine < 6; iDatLine++) {
 242   2          cDatLine = pBmpAscChar[iDatLine] << 3;
 243   2          if (LcdBw) {
 244   3            cDatLine = ~cDatLine;
 245   3          }
 246   2          LcdDrawHzLine(x + iDatLine, y, cDatLine, 11);
 247   2        }
 248   1      }
 249          void LcdDrawChsChar(uint16_t x, uint16_t y, uint16_t iChs) {
 250   1        uint16_t sRam i = 0;
 251   1        uint16_t sRam iChsTmp = 0, cDatLine = 0;
 252   1        
 253   1        uint8_t * sRam pBmpChsChar = NULL;
 254   1      
 255   1        for (i = 0; i < CHSSUM; i++) {
 256   2          iChsTmp = ((uint16_t) ChsFontTableMask[i * 26 + 1] << 8) + ChsFontTableMask[i * 26];
 257   2          if (iChsTmp == iChs)
 258   2            break;
 259   2        }
 260   1        pBmpChsChar = ChsFontTableMask + i * 26 + 2;
 261   1      
 262   1        for (i = 0; i < 12; i++) {
 263   2          uint16_t cDatLine = ((uint16_t) pBmpChsChar[i + 12] << 8) | pBmpChsChar[i];
 264   2          cDatLine = cDatLine << 1;
 265   2          if (LcdBw)
 266   2            cDatLine = ~cDatLine;
 267   2          LcdDrawHzLine(x + i, y, cDatLine, 16);
 268   2        }
 269   1      }
 270          uint16_t LcdDrawTextString(uint16_t x, uint16_t y, uString AscText) {
 271   1        while (*AscText) {
 272   2          if (*AscText > '~') {
 273   3            LcdDrawChsChar(x, y, *(uint16_t*) AscText);
 274   3            x += 12;
 275   3            AscText += 2;
 276   3          } else {
 277   3            LcdDrawAscChar(x, y, *AscText);
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 171 

 278   3            x += 6;
 279   3            AscText += 1;
 280   3          }
 281   2        }
 282   1        return x;
 283   1      }
 284          //**************************************************************************************************
 285          //**************************************************************************************************
 286          /////////////////////////////////////////////
 287          // 
 288          // x,y   
 289          // value 
 290          // n     n=0
 291          // dot   0
 292          // plus  value+
             -plus=0xff   0 
 293          // ar    01
 294          void LcdDrawInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, uint8_t ar)
 295          {
 296   1        int16_t sRam ValueTmp, mask;
 297   1        uint8_t sRam w, i, sz, minus = ' ';
 298   1      
 299   1        if(value < 0){
 300   2          minus = '-';
 301   2          value = -value;
 302   2        }else if(value > 0){
 303   2         if(plus) minus = '+';
 304   2        }
 305   1      
 306   1        ValueTmp = value;
 307   1        if(n == 0) for(n = 0; ValueTmp; n++, ValueTmp /= 10);
 308   1        if(n <= dot) n = dot+1;
 309   1      
 310   1        w = n*6;
 311   1        if(dot != 0) w += 6;
 312   1        if(plus != 0xff)  w += 6;
 313   1      
 314   1        mask = 1;
 315   1        for(i = 0; i < n-1; i++) mask *= 10;
 316   1      
 317   1        if(ar) x -= w;
 318   1      
 319   1        if(plus != 0xff){
 320   2          LcdDrawAscChar(x, y, minus);
 321   2          x += 6;
 322   2        }
 323   1      
 324   1        sz = 0;
 325   1        for(i = 0; i < n; i++){
 326   2          ValueTmp = value/mask%10;
 327   2          if(i == n-1) sz = 1;
 328   2          if(i == (n-1-dot)&&dot){
 329   3            sz = 1;
 330   3            LcdDrawAscChar(x, y, ValueTmp+'0');  x += 6;
 331   3            LcdDrawAscChar(x, y, '.');  x += 6;
 332   3          }else{
 333   3            if(ValueTmp) sz = 1;
 334   3            else if(!sz) ValueTmp = ' '-'0';
 335   3      
 336   3            LcdDrawAscChar(x, y, ValueTmp + '0');
 337   3            x += 6;
 338   3          }
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 172 

 339   2          mask /= 10;
 340   2        }
 341   1      }
 342          //**************************************************************************************************
 343          void LcdDrawMiniBmp(uint16_t x, uint16_t y, uint8_t iTab)
 344          {
 345   1        uint8_t sRam i = 0;
 346   1        for(i = 0; i < 4; i++){
 347   2          LcdDrawMaskY(x+i, y, MinFontTableMask[iTab][i], 5);
 348   2        }
 349   1      }
 350          void LcdDrawMiniAsc(uint16_t x, uint16_t y, uint8_t *pAsc)
 351          {
 352   1        while(*pAsc){
 353   2          char c = *pAsc;
 354   2          if(c >= 'a'&&c <= 'z') c = c-'a'+'A';
 355   2      
 356   2          if(c >= 'A'&&c <= 'Z') LcdDrawMiniBmp(x, y, LCD_MN_CHAR(c));
 357   2          else if(c >= '0'&&c <= '9') LcdDrawMiniBmp(x, y, c-'0');
 358   2          else if(c==' ') LcdDrawMiniBmp(x, y, LCD_MN_SP);
 359   2          else LcdDrawMiniBmp(x, y, c);
 360   2      
 361   2          pAsc++; x += 4;
 362   2        }
 363   1      }
 364          /////////////////////////////////////////////
 365          // 
 366          // x,y   
 367          // value 
 368          // n     n=0
 369          // dot   0
 370          // plus  value+
             -plus=0xff   0 
 371          // ar    01
 372          void LcdDrawMiniInt(uint16_t x, uint16_t y, int16_t value, uint8_t n, uint8_t dot, uint8_t plus, uint8_t a
             -r)
 373          {
 374   1        int16_t sRam ValueTmp = 0, mask = 0;
 375   1        uint8_t sRam w = 0, sz = 0, i = 0, minus = LCD_MN_SP;
 376   1      
 377   1        if(value < 0){
 378   2          minus = LCD_MN_MINUS;
 379   2          value = -value;
 380   2        }else if(value > 0){
 381   2          if(plus) minus = LCD_MN_PLUS;
 382   2        }
 383   1      
 384   1        ValueTmp = value;
 385   1        if(n == 0) for(n = 0; ValueTmp; n++, ValueTmp /= 10);
 386   1        if(n <= dot) n = dot+1;
 387   1      
 388   1        w = n*4;
 389   1        if(dot != 0) w += 2;
 390   1        if(plus != 0xFF) w += 4;
 391   1      
 392   1        mask = 1;
 393   1        for(i = 0; i < n-1; i++) mask *= 10;
 394   1      
 395   1        if(ar) x -= w;
 396   1      
 397   1        if(plus != 0xff){
 398   2          LcdDrawMiniBmp(x, y, minus); x += 4;
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 173 

 399   2        }
 400   1      
 401   1        for(i = 0; i < n; i++){
 402   2          ValueTmp = value/mask%10;
 403   2          if(i == n-1){
 404   3            sz = 1;
 405   3          }
 406   2          if(i == (n-1-dot)&&dot){
 407   3            sz = 1;
 408   3            LcdDrawMiniBmp(x, y, ValueTmp); x += 4;
 409   3            LcdDrawMiniBmp(x, y, LCD_MN_DOT); x += 2;
 410   3          }else{
 411   3            if(ValueTmp){
 412   4              sz = 1;
 413   4            }else if(!sz){
 414   4              ValueTmp = LCD_MN_SP;
 415   4            }
 416   3            LcdDrawMiniBmp(x, y, ValueTmp);
 417   3            x += 4;
 418   3          }
 419   2          mask /= 10;
 420   2        }
 421   1      }
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 174 

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _LcdDrawStart (BEGIN)
                                           ; SOURCE LINE # 18
0000 900000      R     MOV     DPTR,#x0
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y0
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#x1
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 19
0018 900000      R     MOV     DPTR,#DrawDir
001B E0                MOVX    A,@DPTR
001C FF                MOV     R7,A
001D EF                MOV     A,R7
001E B40118            CJNE    A,#01H,?C0001
                                           ; SOURCE LINE # 20
0021 900000      R     MOV     DPTR,#y1
0024 E0                MOVX    A,@DPTR
0025 FE                MOV     R6,A
0026 A3                INC     DPTR
0027 E0                MOVX    A,@DPTR
0028 FF                MOV     R7,A
0029 900000      R     MOV     DPTR,#LcdYpos
002C EE                MOV     A,R6
002D F0                MOVX    @DPTR,A
002E A3                INC     DPTR
002F EF                MOV     A,R7
0030 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 21
0031 900000      R     MOV     DPTR,#LcdDir
0034 74FF              MOV     A,#0FFH
0036 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 22
0037 8016              SJMP    ?C0002
0039         ?C0001:
                                           ; SOURCE LINE # 23
0039 900000      R     MOV     DPTR,#y0
003C E0                MOVX    A,@DPTR
003D FE                MOV     R6,A
003E A3                INC     DPTR
003F E0                MOVX    A,@DPTR
0040 FF                MOV     R7,A
0041 900000      R     MOV     DPTR,#LcdYpos
0044 EE                MOV     A,R6
0045 F0                MOVX    @DPTR,A
0046 A3                INC     DPTR
0047 EF                MOV     A,R7
0048 F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 175 

                                           ; SOURCE LINE # 24
0049 900000      R     MOV     DPTR,#LcdDir
004C 7401              MOV     A,#01H
004E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 25
004F         ?C0002:
                                           ; SOURCE LINE # 26
004F 900000      R     MOV     DPTR,#x0
0052 E0                MOVX    A,@DPTR
0053 FE                MOV     R6,A
0054 A3                INC     DPTR
0055 E0                MOVX    A,@DPTR
0056 FF                MOV     R7,A
0057 900000      R     MOV     DPTR,#LcdXpos
005A EE                MOV     A,R6
005B F0                MOVX    @DPTR,A
005C A3                INC     DPTR
005D EF                MOV     A,R7
005E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 27
005F 900000      R     MOV     DPTR,#x0
0062 E0                MOVX    A,@DPTR
0063 FE                MOV     R6,A
0064 A3                INC     DPTR
0065 E0                MOVX    A,@DPTR
0066 FF                MOV     R7,A
0067 900000      R     MOV     DPTR,#LcdLeft
006A EE                MOV     A,R6
006B F0                MOVX    @DPTR,A
006C A3                INC     DPTR
006D EF                MOV     A,R7
006E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 28
006F 900000      R     MOV     DPTR,#x1
0072 E0                MOVX    A,@DPTR
0073 FE                MOV     R6,A
0074 A3                INC     DPTR
0075 E0                MOVX    A,@DPTR
0076 FF                MOV     R7,A
0077 900000      R     MOV     DPTR,#LcdRight
007A EE                MOV     A,R6
007B F0                MOVX    @DPTR,A
007C A3                INC     DPTR
007D EF                MOV     A,R7
007E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 29
007F         ?C0003:
007F 22                RET     
             ; FUNCTION _LcdDrawStart (END)

             ; FUNCTION _LcdDrawPixel (BEGIN)
                                           ; SOURCE LINE # 30
0000 900000      R     MOV     DPTR,#Color
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 31
0008 900000      R     MOV     DPTR,#LcdYpos
000B E0                MOVX    A,@DPTR
000C FE                MOV     R6,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 176 

000D A3                INC     DPTR
000E E0                MOVX    A,@DPTR
000F FF                MOV     R7,A
0010 EF                MOV     A,R7
0011 7803              MOV     R0,#03H
0013         ?C0181:
0013 CE                XCH     A,R6
0014 C3                CLR     C
0015 13                RRC     A
0016 CE                XCH     A,R6
0017 13                RRC     A
0018 D8F9              DJNZ    R0,?C0181
001A FF                MOV     R7,A
001B 900000      R     MOV     DPTR,#YColumn
001E EF                MOV     A,R7
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 32
0020 900000      R     MOV     DPTR,#LcdYpos
0023 E0                MOVX    A,@DPTR
0024 FE                MOV     R6,A
0025 A3                INC     DPTR
0026 E0                MOVX    A,@DPTR
0027 FF                MOV     R7,A
0028 7E00              MOV     R6,#00H
002A EF                MOV     A,R7
002B 5407              ANL     A,#07H
002D FF                MOV     R7,A
002E 900000      R     MOV     DPTR,#YByteIdxBit
0031 EF                MOV     A,R7
0032 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 34
0033 900000      R     MOV     DPTR,#Color
0036 E0                MOVX    A,@DPTR
0037 FE                MOV     R6,A
0038 A3                INC     DPTR
0039 E0                MOVX    A,@DPTR
003A FF                MOV     R7,A
003B EF                MOV     A,R7
003C 4E                ORL     A,R6
003D 604F              JZ      ?C0004
                                           ; SOURCE LINE # 35
003F 900000      R     MOV     DPTR,#LcdXpos
0042 E0                MOVX    A,@DPTR
0043 FE                MOV     R6,A
0044 A3                INC     DPTR
0045 E0                MOVX    A,@DPTR
0046 FF                MOV     R7,A
0047 900000      R     MOV     DPTR,#YColumn
004A E0                MOVX    A,@DPTR
004B FD                MOV     R5,A
004C 75F080            MOV     B,#080H
004F ED                MOV     A,R5
0050 A4                MUL     AB
0051 F582              MOV     DPL,A
0053 85F083            MOV     DPH,B
0056 E582              MOV     A,DPL
0058 2F                ADD     A,R7
0059 F582              MOV     DPL,A
005B E583              MOV     A,DPH
005D 3E                ADDC    A,R6
005E F583              MOV     DPH,A
0060 E582              MOV     A,DPL
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 177 

0062 2400        R     ADD     A,#LOW LcdDispImg
0064 F582              MOV     DPL,A
0066 E583              MOV     A,DPH
0068 3400        R     ADDC    A,#HIGH LcdDispImg
006A F583              MOV     DPH,A
006C C083              PUSH    DPH
006E C082              PUSH    DPL
0070 E0                MOVX    A,@DPTR
0071 FF                MOV     R7,A
0072 900000      R     MOV     DPTR,#YByteIdxBit
0075 E0                MOVX    A,@DPTR
0076 FE                MOV     R6,A
0077 7401              MOV     A,#01H
0079 A806              MOV     R0,AR6
007B 08                INC     R0
007C 8002              SJMP    ?C0183
007E         ?C0182:
007E C3                CLR     C
007F 33                RLC     A
0080         ?C0183:
0080 D8FC              DJNZ    R0,?C0182
0082 FE                MOV     R6,A
0083 EF                MOV     A,R7
0084 4E                ORL     A,R6
0085 FF                MOV     R7,A
0086 D082              POP     DPL
0088 D083              POP     DPH
008A EF                MOV     A,R7
008B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 36
008C 8050              SJMP    ?C0005
008E         ?C0004:
                                           ; SOURCE LINE # 37
008E 900000      R     MOV     DPTR,#LcdXpos
0091 E0                MOVX    A,@DPTR
0092 FE                MOV     R6,A
0093 A3                INC     DPTR
0094 E0                MOVX    A,@DPTR
0095 FF                MOV     R7,A
0096 900000      R     MOV     DPTR,#YColumn
0099 E0                MOVX    A,@DPTR
009A FD                MOV     R5,A
009B 75F080            MOV     B,#080H
009E ED                MOV     A,R5
009F A4                MUL     AB
00A0 F582              MOV     DPL,A
00A2 85F083            MOV     DPH,B
00A5 E582              MOV     A,DPL
00A7 2F                ADD     A,R7
00A8 F582              MOV     DPL,A
00AA E583              MOV     A,DPH
00AC 3E                ADDC    A,R6
00AD F583              MOV     DPH,A
00AF E582              MOV     A,DPL
00B1 2400        R     ADD     A,#LOW LcdDispImg
00B3 F582              MOV     DPL,A
00B5 E583              MOV     A,DPH
00B7 3400        R     ADDC    A,#HIGH LcdDispImg
00B9 F583              MOV     DPH,A
00BB C083              PUSH    DPH
00BD C082              PUSH    DPL
00BF E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 178 

00C0 FF                MOV     R7,A
00C1 900000      R     MOV     DPTR,#YByteIdxBit
00C4 E0                MOVX    A,@DPTR
00C5 FE                MOV     R6,A
00C6 7401              MOV     A,#01H
00C8 A806              MOV     R0,AR6
00CA 08                INC     R0
00CB 8002              SJMP    ?C0185
00CD         ?C0184:
00CD C3                CLR     C
00CE 33                RLC     A
00CF         ?C0185:
00CF D8FC              DJNZ    R0,?C0184
00D1 FE                MOV     R6,A
00D2 EE                MOV     A,R6
00D3 F4                CPL     A
00D4 FE                MOV     R6,A
00D5 EF                MOV     A,R7
00D6 5E                ANL     A,R6
00D7 FF                MOV     R7,A
00D8 D082              POP     DPL
00DA D083              POP     DPH
00DC EF                MOV     A,R7
00DD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 38
00DE         ?C0005:
                                           ; SOURCE LINE # 39
00DE 900000      R     MOV     DPTR,#LcdXpos
00E1 E0                MOVX    A,@DPTR
00E2 FE                MOV     R6,A
00E3 A3                INC     DPTR
00E4 E0                MOVX    A,@DPTR
00E5 FF                MOV     R7,A
00E6 7400        R     MOV     A,#LOW LcdDispBuf
00E8 2F                ADD     A,R7
00E9 F582              MOV     DPL,A
00EB 7400        R     MOV     A,#HIGH LcdDispBuf
00ED 3E                ADDC    A,R6
00EE F583              MOV     DPH,A
00F0 C083              PUSH    DPH
00F2 C082              PUSH    DPL
00F4 E0                MOVX    A,@DPTR
00F5 FF                MOV     R7,A
00F6 900000      R     MOV     DPTR,#YColumn
00F9 E0                MOVX    A,@DPTR
00FA FE                MOV     R6,A
00FB 7401              MOV     A,#01H
00FD A806              MOV     R0,AR6
00FF 08                INC     R0
0100 8002              SJMP    ?C0187
0102         ?C0186:
0102 C3                CLR     C
0103 33                RLC     A
0104         ?C0187:
0104 D8FC              DJNZ    R0,?C0186
0106 FE                MOV     R6,A
0107 EF                MOV     A,R7
0108 4E                ORL     A,R6
0109 FF                MOV     R7,A
010A D082              POP     DPL
010C D083              POP     DPH
010E EF                MOV     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 179 

010F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 41
0110 900000      R     MOV     DPTR,#LcdXpos+01H
0113 E0                MOVX    A,@DPTR
0114 04                INC     A
0115 F0                MOVX    @DPTR,A
0116 7006              JNZ     ?C0188
0118 900000      R     MOV     DPTR,#LcdXpos
011B E0                MOVX    A,@DPTR
011C 04                INC     A
011D F0                MOVX    @DPTR,A
011E         ?C0188:
                                           ; SOURCE LINE # 42
011E 900000      R     MOV     DPTR,#LcdRight
0121 E0                MOVX    A,@DPTR
0122 FE                MOV     R6,A
0123 A3                INC     DPTR
0124 E0                MOVX    A,@DPTR
0125 FF                MOV     R7,A
0126 900000      R     MOV     DPTR,#LcdXpos
0129 E0                MOVX    A,@DPTR
012A FC                MOV     R4,A
012B A3                INC     DPTR
012C E0                MOVX    A,@DPTR
012D FD                MOV     R5,A
012E D3                SETB    C
012F ED                MOV     A,R5
0130 9F                SUBB    A,R7
0131 EC                MOV     A,R4
0132 9E                SUBB    A,R6
0133 4023              JC      ?C0007
                                           ; SOURCE LINE # 43
0135 900000      R     MOV     DPTR,#LcdLeft
0138 E0                MOVX    A,@DPTR
0139 FE                MOV     R6,A
013A A3                INC     DPTR
013B E0                MOVX    A,@DPTR
013C FF                MOV     R7,A
013D 900000      R     MOV     DPTR,#LcdXpos
0140 EE                MOV     A,R6
0141 F0                MOVX    @DPTR,A
0142 A3                INC     DPTR
0143 EF                MOV     A,R7
0144 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 44
0145 900000      R     MOV     DPTR,#LcdDir
0148 E0                MOVX    A,@DPTR
0149 FF                MOV     R7,A
014A 7E00              MOV     R6,#00H
014C 900000      R     MOV     DPTR,#LcdYpos+01H
014F E0                MOVX    A,@DPTR
0150 2F                ADD     A,R7
0151 F0                MOVX    @DPTR,A
0152 900000      R     MOV     DPTR,#LcdYpos
0155 E0                MOVX    A,@DPTR
0156 3E                ADDC    A,R6
0157 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 45
0158         ?C0006:
                                           ; SOURCE LINE # 46
0158         ?C0007:
0158 22                RET     
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 180 

             ; FUNCTION _LcdDrawPixel (END)

             ; FUNCTION _LcdDrawMaskX (BEGIN)
                                           ; SOURCE LINE # 47
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#mask
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 49
0015 900000      R     MOV     DPTR,#n
0018 E0                MOVX    A,@DPTR
0019 FF                MOV     R7,A
001A 7401              MOV     A,#01H
001C 7E00              MOV     R6,#00H
001E A807              MOV     R0,AR7
0020 08                INC     R0
0021 8005              SJMP    ?C0190
0023         ?C0189:
0023 C3                CLR     C
0024 33                RLC     A
0025 CE                XCH     A,R6
0026 33                RLC     A
0027 CE                XCH     A,R6
0028         ?C0190:
0028 D8F9              DJNZ    R0,?C0189
002A FF                MOV     R7,A
002B 900000      R     MOV     DPTR,#mv
002E EE                MOV     A,R6
002F F0                MOVX    @DPTR,A
0030 A3                INC     DPTR
0031 EF                MOV     A,R7
0032 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 51
0033 900000      R     MOV     DPTR,#j
0036 E4                CLR     A
0037 F0                MOVX    @DPTR,A
0038         ?C0008:
0038 900000      R     MOV     DPTR,#n
003B E0                MOVX    A,@DPTR
003C FF                MOV     R7,A
003D 900000      R     MOV     DPTR,#j
0040 E0                MOVX    A,@DPTR
0041 FE                MOV     R6,A
0042 EE                MOV     A,R6
0043 C3                CLR     C
0044 9F                SUBB    A,R7
0045 5074              JNC     ?C0015
                                           ; SOURCE LINE # 52
0047 900000      R     MOV     DPTR,#mv
004A E0                MOVX    A,@DPTR
004B FE                MOV     R6,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 181 

004C A3                INC     DPTR
004D E0                MOVX    A,@DPTR
004E FF                MOV     R7,A
004F EE                MOV     A,R6
0050 C3                CLR     C
0051 13                RRC     A
0052 FE                MOV     R6,A
0053 EF                MOV     A,R7
0054 13                RRC     A
0055 FF                MOV     R7,A
0056 900000      R     MOV     DPTR,#mv
0059 EE                MOV     A,R6
005A F0                MOVX    @DPTR,A
005B A3                INC     DPTR
005C EF                MOV     A,R7
005D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 53
005E 900000      R     MOV     DPTR,#mv
0061 E0                MOVX    A,@DPTR
0062 FE                MOV     R6,A
0063 A3                INC     DPTR
0064 E0                MOVX    A,@DPTR
0065 FF                MOV     R7,A
0066 900000      R     MOV     DPTR,#mask
0069 E0                MOVX    A,@DPTR
006A FE                MOV     R6,A
006B EF                MOV     A,R7
006C 5E                ANL     A,R6
006D FF                MOV     R7,A
006E 900000      R     MOV     DPTR,#c
0071 EF                MOV     A,R7
0072 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 54
0073 900000      R     MOV     DPTR,#j
0076 E0                MOVX    A,@DPTR
0077 FF                MOV     R7,A
0078 7E00              MOV     R6,#00H
007A 900000      R     MOV     DPTR,#x
007D E0                MOVX    A,@DPTR
007E FC                MOV     R4,A
007F A3                INC     DPTR
0080 E0                MOVX    A,@DPTR
0081 FD                MOV     R5,A
0082 EF                MOV     A,R7
0083 2D                ADD     A,R5
0084 FF                MOV     R7,A
0085 EE                MOV     A,R6
0086 3C                ADDC    A,R4
0087 FE                MOV     R6,A
0088 900000      R     MOV     DPTR,#y
008B E0                MOVX    A,@DPTR
008C FC                MOV     R4,A
008D A3                INC     DPTR
008E E0                MOVX    A,@DPTR
008F FD                MOV     R5,A
0090 900000      R     MOV     DPTR,#LcdBw
0093 E0                MOVX    A,@DPTR
0094 FB                MOV     R3,A
0095 EB                MOV     A,R3
0096 6010              JZ      ?C0011
0098 900000      R     MOV     DPTR,#c
009B E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 182 

009C FB                MOV     R3,A
009D EB                MOV     A,R3
009E 7004              JNZ     ?C0013
00A0 7B01              MOV     R3,#01H
00A2 8002              SJMP    ?C0014
00A4         ?C0013:
00A4 7B00              MOV     R3,#00H
00A6         ?C0014:
00A6 8005              SJMP    ?C0012
00A8         ?C0011:
00A8 900000      R     MOV     DPTR,#c
00AB E0                MOVX    A,@DPTR
00AC FB                MOV     R3,A
00AD         ?C0012:
00AD 7A00              MOV     R2,#00H
00AF 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 55
00B2         ?C0010:
00B2 900000      R     MOV     DPTR,#j
00B5 E0                MOVX    A,@DPTR
00B6 04                INC     A
00B7 F0                MOVX    @DPTR,A
00B8 020000      R     LJMP    ?C0008
00BB         ?C0009:
                                           ; SOURCE LINE # 56
00BB         ?C0015:
00BB 22                RET     
             ; FUNCTION _LcdDrawMaskX (END)

             ; FUNCTION _LcdDrawMaskY (BEGIN)
                                           ; SOURCE LINE # 57
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#mask
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 59
0015 900000      R     MOV     DPTR,#n
0018 E0                MOVX    A,@DPTR
0019 FF                MOV     R7,A
001A 7401              MOV     A,#01H
001C 7E00              MOV     R6,#00H
001E A807              MOV     R0,AR7
0020 08                INC     R0
0021 8005              SJMP    ?C0192
0023         ?C0191:
0023 C3                CLR     C
0024 33                RLC     A
0025 CE                XCH     A,R6
0026 33                RLC     A
0027 CE                XCH     A,R6
0028         ?C0192:
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 183 

0028 D8F9              DJNZ    R0,?C0191
002A FF                MOV     R7,A
002B 900000      R     MOV     DPTR,#mv
002E EE                MOV     A,R6
002F F0                MOVX    @DPTR,A
0030 A3                INC     DPTR
0031 EF                MOV     A,R7
0032 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 61
0033 900000      R     MOV     DPTR,#j
0036 E4                CLR     A
0037 F0                MOVX    @DPTR,A
0038         ?C0016:
0038 900000      R     MOV     DPTR,#n
003B E0                MOVX    A,@DPTR
003C FF                MOV     R7,A
003D 900000      R     MOV     DPTR,#j
0040 E0                MOVX    A,@DPTR
0041 FE                MOV     R6,A
0042 EE                MOV     A,R6
0043 C3                CLR     C
0044 9F                SUBB    A,R7
0045 5074              JNC     ?C0023
                                           ; SOURCE LINE # 62
0047 900000      R     MOV     DPTR,#mv
004A E0                MOVX    A,@DPTR
004B FE                MOV     R6,A
004C A3                INC     DPTR
004D E0                MOVX    A,@DPTR
004E FF                MOV     R7,A
004F EE                MOV     A,R6
0050 C3                CLR     C
0051 13                RRC     A
0052 FE                MOV     R6,A
0053 EF                MOV     A,R7
0054 13                RRC     A
0055 FF                MOV     R7,A
0056 900000      R     MOV     DPTR,#mv
0059 EE                MOV     A,R6
005A F0                MOVX    @DPTR,A
005B A3                INC     DPTR
005C EF                MOV     A,R7
005D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 63
005E 900000      R     MOV     DPTR,#mv
0061 E0                MOVX    A,@DPTR
0062 FE                MOV     R6,A
0063 A3                INC     DPTR
0064 E0                MOVX    A,@DPTR
0065 FF                MOV     R7,A
0066 900000      R     MOV     DPTR,#mask
0069 E0                MOVX    A,@DPTR
006A FE                MOV     R6,A
006B EF                MOV     A,R7
006C 5E                ANL     A,R6
006D FF                MOV     R7,A
006E 900000      R     MOV     DPTR,#c
0071 EF                MOV     A,R7
0072 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 64
0073 900000      R     MOV     DPTR,#x
0076 E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 184 

0077 FE                MOV     R6,A
0078 A3                INC     DPTR
0079 E0                MOVX    A,@DPTR
007A FF                MOV     R7,A
007B 900000      R     MOV     DPTR,#j
007E E0                MOVX    A,@DPTR
007F FD                MOV     R5,A
0080 7C00              MOV     R4,#00H
0082 900000      R     MOV     DPTR,#y
0085 E0                MOVX    A,@DPTR
0086 FA                MOV     R2,A
0087 A3                INC     DPTR
0088 E0                MOVX    A,@DPTR
0089 FB                MOV     R3,A
008A ED                MOV     A,R5
008B 2B                ADD     A,R3
008C FD                MOV     R5,A
008D EC                MOV     A,R4
008E 3A                ADDC    A,R2
008F FC                MOV     R4,A
0090 900000      R     MOV     DPTR,#LcdBw
0093 E0                MOVX    A,@DPTR
0094 FB                MOV     R3,A
0095 EB                MOV     A,R3
0096 6010              JZ      ?C0019
0098 900000      R     MOV     DPTR,#c
009B E0                MOVX    A,@DPTR
009C FB                MOV     R3,A
009D EB                MOV     A,R3
009E 7004              JNZ     ?C0021
00A0 7B01              MOV     R3,#01H
00A2 8002              SJMP    ?C0022
00A4         ?C0021:
00A4 7B00              MOV     R3,#00H
00A6         ?C0022:
00A6 8005              SJMP    ?C0020
00A8         ?C0019:
00A8 900000      R     MOV     DPTR,#c
00AB E0                MOVX    A,@DPTR
00AC FB                MOV     R3,A
00AD         ?C0020:
00AD 7A00              MOV     R2,#00H
00AF 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 65
00B2         ?C0018:
00B2 900000      R     MOV     DPTR,#j
00B5 E0                MOVX    A,@DPTR
00B6 04                INC     A
00B7 F0                MOVX    @DPTR,A
00B8 020000      R     LJMP    ?C0016
00BB         ?C0017:
                                           ; SOURCE LINE # 66
00BB         ?C0023:
00BB 22                RET     
             ; FUNCTION _LcdDrawMaskY (END)

             ; FUNCTION _LcdDrawHzLine (BEGIN)
                                           ; SOURCE LINE # 67
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 185 

0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#mask
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 69
0018 900000      R     MOV     DPTR,#mv
001B E4                CLR     A
001C F0                MOVX    @DPTR,A
001D A3                INC     DPTR
001E 7401              MOV     A,#01H
0020 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 70
0021 900000      R     MOV     DPTR,#j
0024 E4                CLR     A
0025 F0                MOVX    @DPTR,A
0026 A3                INC     DPTR
0027 E4                CLR     A
0028 F0                MOVX    @DPTR,A
0029         ?C0024:
0029 900000      R     MOV     DPTR,#numble
002C E0                MOVX    A,@DPTR
002D FE                MOV     R6,A
002E A3                INC     DPTR
002F E0                MOVX    A,@DPTR
0030 FF                MOV     R7,A
0031 900000      R     MOV     DPTR,#j
0034 E0                MOVX    A,@DPTR
0035 FC                MOV     R4,A
0036 A3                INC     DPTR
0037 E0                MOVX    A,@DPTR
0038 FD                MOV     R5,A
0039 C3                CLR     C
003A ED                MOV     A,R5
003B 9F                SUBB    A,R7
003C EC                MOV     A,R4
003D 9E                SUBB    A,R6
003E 5066              JNC     ?C0027
                                           ; SOURCE LINE # 71
0040 900000      R     MOV     DPTR,#x
0043 E0                MOVX    A,@DPTR
0044 FE                MOV     R6,A
0045 A3                INC     DPTR
0046 E0                MOVX    A,@DPTR
0047 FF                MOV     R7,A
0048 C006              PUSH    AR6
004A C007              PUSH    AR7
004C 900000      R     MOV     DPTR,#j
004F E0                MOVX    A,@DPTR
0050 FE                MOV     R6,A
0051 A3                INC     DPTR
0052 E0                MOVX    A,@DPTR
0053 FF                MOV     R7,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 186 

0054 900000      R     MOV     DPTR,#y
0057 E0                MOVX    A,@DPTR
0058 FC                MOV     R4,A
0059 A3                INC     DPTR
005A E0                MOVX    A,@DPTR
005B FD                MOV     R5,A
005C ED                MOV     A,R5
005D 2F                ADD     A,R7
005E FD                MOV     R5,A
005F EC                MOV     A,R4
0060 3E                ADDC    A,R6
0061 FC                MOV     R4,A
0062 900000      R     MOV     DPTR,#mv
0065 E0                MOVX    A,@DPTR
0066 FE                MOV     R6,A
0067 A3                INC     DPTR
0068 E0                MOVX    A,@DPTR
0069 FF                MOV     R7,A
006A 900000      R     MOV     DPTR,#mask
006D E0                MOVX    A,@DPTR
006E FA                MOV     R2,A
006F A3                INC     DPTR
0070 E0                MOVX    A,@DPTR
0071 FB                MOV     R3,A
0072 EA                MOV     A,R2
0073 5E                ANL     A,R6
0074 FA                MOV     R2,A
0075 EB                MOV     A,R3
0076 5F                ANL     A,R7
0077 FB                MOV     R3,A
0078 D007              POP     AR7
007A D006              POP     AR6
007C 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 72
007F 900000      R     MOV     DPTR,#mv
0082 E0                MOVX    A,@DPTR
0083 FE                MOV     R6,A
0084 A3                INC     DPTR
0085 E0                MOVX    A,@DPTR
0086 FF                MOV     R7,A
0087 EF                MOV     A,R7
0088 25E0              ADD     A,ACC
008A FF                MOV     R7,A
008B EE                MOV     A,R6
008C 33                RLC     A
008D FE                MOV     R6,A
008E 900000      R     MOV     DPTR,#mv
0091 EE                MOV     A,R6
0092 F0                MOVX    @DPTR,A
0093 A3                INC     DPTR
0094 EF                MOV     A,R7
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 73
0096         ?C0026:
0096 900000      R     MOV     DPTR,#j+01H
0099 E0                MOVX    A,@DPTR
009A 04                INC     A
009B F0                MOVX    @DPTR,A
009C 7006              JNZ     ?C0193
009E 900000      R     MOV     DPTR,#j
00A1 E0                MOVX    A,@DPTR
00A2 04                INC     A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 187 

00A3 F0                MOVX    @DPTR,A
00A4         ?C0193:
00A4 8083              SJMP    ?C0024
00A6         ?C0025:
                                           ; SOURCE LINE # 74
00A6         ?C0027:
00A6 22                RET     
             ; FUNCTION _LcdDrawHzLine (END)

             ; FUNCTION LcdDatInit (BEGIN)
                                           ; SOURCE LINE # 77
                                           ; SOURCE LINE # 80
0000 900000      R     MOV     DPTR,#i
0003 E4                CLR     A
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 E4                CLR     A
0007 F0                MOVX    @DPTR,A
0008         ?C0028:
0008 900000      R     MOV     DPTR,#i
000B E0                MOVX    A,@DPTR
000C FE                MOV     R6,A
000D A3                INC     DPTR
000E E0                MOVX    A,@DPTR
000F FF                MOV     R7,A
0010 C3                CLR     C
0011 EE                MOV     A,R6
0012 9404              SUBB    A,#04H
0014 5024              JNC     ?C0029
                                           ; SOURCE LINE # 81
0016 900000      R     MOV     DPTR,#i
0019 E0                MOVX    A,@DPTR
001A FE                MOV     R6,A
001B A3                INC     DPTR
001C E0                MOVX    A,@DPTR
001D FF                MOV     R7,A
001E 7400        R     MOV     A,#LOW LcdDispImg
0020 2F                ADD     A,R7
0021 F582              MOV     DPL,A
0023 7400        R     MOV     A,#HIGH LcdDispImg
0025 3E                ADDC    A,R6
0026 F583              MOV     DPH,A
0028 E4                CLR     A
0029 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 82
002A         ?C0030:
002A 900000      R     MOV     DPTR,#i+01H
002D E0                MOVX    A,@DPTR
002E 04                INC     A
002F F0                MOVX    @DPTR,A
0030 7006              JNZ     ?C0194
0032 900000      R     MOV     DPTR,#i
0035 E0                MOVX    A,@DPTR
0036 04                INC     A
0037 F0                MOVX    @DPTR,A
0038         ?C0194:
0038 80CE              SJMP    ?C0028
003A         ?C0029:
                                           ; SOURCE LINE # 83
003A 900000      R     MOV     DPTR,#i
003D E4                CLR     A
003E F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 188 

003F A3                INC     DPTR
0040 E4                CLR     A
0041 F0                MOVX    @DPTR,A
0042         ?C0031:
0042 900000      R     MOV     DPTR,#i
0045 E0                MOVX    A,@DPTR
0046 FE                MOV     R6,A
0047 A3                INC     DPTR
0048 E0                MOVX    A,@DPTR
0049 FF                MOV     R7,A
004A C3                CLR     C
004B EF                MOV     A,R7
004C 9480              SUBB    A,#080H
004E EE                MOV     A,R6
004F 9400              SUBB    A,#00H
0051 5024              JNC     ?C0032
                                           ; SOURCE LINE # 84
0053 900000      R     MOV     DPTR,#i
0056 E0                MOVX    A,@DPTR
0057 FE                MOV     R6,A
0058 A3                INC     DPTR
0059 E0                MOVX    A,@DPTR
005A FF                MOV     R7,A
005B 7400        R     MOV     A,#LOW LcdDispBuf
005D 2F                ADD     A,R7
005E F582              MOV     DPL,A
0060 7400        R     MOV     A,#HIGH LcdDispBuf
0062 3E                ADDC    A,R6
0063 F583              MOV     DPH,A
0065 E4                CLR     A
0066 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 85
0067         ?C0033:
0067 900000      R     MOV     DPTR,#i+01H
006A E0                MOVX    A,@DPTR
006B 04                INC     A
006C F0                MOVX    @DPTR,A
006D 7006              JNZ     ?C0195
006F 900000      R     MOV     DPTR,#i
0072 E0                MOVX    A,@DPTR
0073 04                INC     A
0074 F0                MOVX    @DPTR,A
0075         ?C0195:
0075 80CB              SJMP    ?C0031
0077         ?C0032:
                                           ; SOURCE LINE # 87
0077 900000      R     MOV     DPTR,#LcdBw
007A E4                CLR     A
007B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 88
007C 900000      R     MOV     DPTR,#LcdDir
007F E4                CLR     A
0080 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 89
0081 900000      R     MOV     DPTR,#LcdXpos
0084 E4                CLR     A
0085 F0                MOVX    @DPTR,A
0086 A3                INC     DPTR
0087 E4                CLR     A
0088 F0                MOVX    @DPTR,A
0089 900000      R     MOV     DPTR,#LcdYpos
008C E4                CLR     A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 189 

008D F0                MOVX    @DPTR,A
008E A3                INC     DPTR
008F E4                CLR     A
0090 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 90
0091 900000      R     MOV     DPTR,#LcdLeft
0094 E4                CLR     A
0095 F0                MOVX    @DPTR,A
0096 A3                INC     DPTR
0097 E4                CLR     A
0098 F0                MOVX    @DPTR,A
0099 900000      R     MOV     DPTR,#LcdRight
009C E4                CLR     A
009D F0                MOVX    @DPTR,A
009E A3                INC     DPTR
009F E4                CLR     A
00A0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 91
00A1         ?C0034:
00A1 22                RET     
             ; FUNCTION LcdDatInit (END)

             ; FUNCTION LcdDrawInit (BEGIN)
                                           ; SOURCE LINE # 92
                                           ; SOURCE LINE # 93
0000 900000      R     MOV     DPTR,#LcdBw
0003 E4                CLR     A
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 94
0005         ?C0035:
0005 22                RET     
             ; FUNCTION LcdDrawInit (END)

             ; FUNCTION _LcdDrawClr (BEGIN)
                                           ; SOURCE LINE # 96
0000 900000      R     MOV     DPTR,#Bw
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 97
0005 900000      R     MOV     DPTR,#Idx
0008 E4                CLR     A
0009 F0                MOVX    @DPTR,A
000A A3                INC     DPTR
000B E4                CLR     A
000C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 99
000D 900000      R     MOV     DPTR,#Bw
0010 E0                MOVX    A,@DPTR
0011 FF                MOV     R7,A
0012 EF                MOV     A,R7
0013 6004              JZ      ?C0036
0015 7FFF              MOV     R7,#0FFH
0017 8002              SJMP    ?C0037
0019         ?C0036:
0019 7F00              MOV     R7,#00H
001B         ?C0037:
001B 900000      R     MOV     DPTR,#Bw
001E EF                MOV     A,R7
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 100
0020 900000      R     MOV     DPTR,#Idx
0023 E4                CLR     A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 190 

0024 F0                MOVX    @DPTR,A
0025 A3                INC     DPTR
0026 E4                CLR     A
0027 F0                MOVX    @DPTR,A
0028         ?C0038:
0028 900000      R     MOV     DPTR,#Idx
002B E0                MOVX    A,@DPTR
002C FE                MOV     R6,A
002D A3                INC     DPTR
002E E0                MOVX    A,@DPTR
002F FF                MOV     R7,A
0030 C3                CLR     C
0031 EE                MOV     A,R6
0032 9404              SUBB    A,#04H
0034 5029              JNC     ?C0039
                                           ; SOURCE LINE # 101
0036 900000      R     MOV     DPTR,#Bw
0039 E0                MOVX    A,@DPTR
003A FF                MOV     R7,A
003B 900000      R     MOV     DPTR,#Idx
003E E0                MOVX    A,@DPTR
003F FC                MOV     R4,A
0040 A3                INC     DPTR
0041 E0                MOVX    A,@DPTR
0042 FD                MOV     R5,A
0043 7400        R     MOV     A,#LOW LcdDispImg
0045 2D                ADD     A,R5
0046 F582              MOV     DPL,A
0048 7400        R     MOV     A,#HIGH LcdDispImg
004A 3C                ADDC    A,R4
004B F583              MOV     DPH,A
004D EF                MOV     A,R7
004E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 102
004F         ?C0040:
004F 900000      R     MOV     DPTR,#Idx+01H
0052 E0                MOVX    A,@DPTR
0053 04                INC     A
0054 F0                MOVX    @DPTR,A
0055 7006              JNZ     ?C0196
0057 900000      R     MOV     DPTR,#Idx
005A E0                MOVX    A,@DPTR
005B 04                INC     A
005C F0                MOVX    @DPTR,A
005D         ?C0196:
005D 80C9              SJMP    ?C0038
005F         ?C0039:
                                           ; SOURCE LINE # 104
005F 900000      R     MOV     DPTR,#Idx
0062 E4                CLR     A
0063 F0                MOVX    @DPTR,A
0064 A3                INC     DPTR
0065 E4                CLR     A
0066 F0                MOVX    @DPTR,A
0067         ?C0041:
0067 900000      R     MOV     DPTR,#Idx
006A E0                MOVX    A,@DPTR
006B FE                MOV     R6,A
006C A3                INC     DPTR
006D E0                MOVX    A,@DPTR
006E FF                MOV     R7,A
006F C3                CLR     C
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 191 

0070 EF                MOV     A,R7
0071 9480              SUBB    A,#080H
0073 EE                MOV     A,R6
0074 9400              SUBB    A,#00H
0076 5025              JNC     ?C0044
                                           ; SOURCE LINE # 105
0078 900000      R     MOV     DPTR,#Idx
007B E0                MOVX    A,@DPTR
007C FE                MOV     R6,A
007D A3                INC     DPTR
007E E0                MOVX    A,@DPTR
007F FF                MOV     R7,A
0080 7400        R     MOV     A,#LOW LcdDispBuf
0082 2F                ADD     A,R7
0083 F582              MOV     DPL,A
0085 7400        R     MOV     A,#HIGH LcdDispBuf
0087 3E                ADDC    A,R6
0088 F583              MOV     DPH,A
008A 74FF              MOV     A,#0FFH
008C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 106
008D         ?C0043:
008D 900000      R     MOV     DPTR,#Idx+01H
0090 E0                MOVX    A,@DPTR
0091 04                INC     A
0092 F0                MOVX    @DPTR,A
0093 7006              JNZ     ?C0197
0095 900000      R     MOV     DPTR,#Idx
0098 E0                MOVX    A,@DPTR
0099 04                INC     A
009A F0                MOVX    @DPTR,A
009B         ?C0197:
009B 80CA              SJMP    ?C0041
009D         ?C0042:
                                           ; SOURCE LINE # 109
009D         ?C0044:
009D 22                RET     
             ; FUNCTION _LcdDrawClr (END)

             ; FUNCTION _LcdDrawPixelXY (BEGIN)
                                           ; SOURCE LINE # 111
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#color
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 112
0018 900000      R     MOV     DPTR,#x
001B E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 192 

001C FE                MOV     R6,A
001D A3                INC     DPTR
001E E0                MOVX    A,@DPTR
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#LcdXpos
0023 EE                MOV     A,R6
0024 F0                MOVX    @DPTR,A
0025 A3                INC     DPTR
0026 EF                MOV     A,R7
0027 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 113
0028 900000      R     MOV     DPTR,#y
002B E0                MOVX    A,@DPTR
002C FE                MOV     R6,A
002D A3                INC     DPTR
002E E0                MOVX    A,@DPTR
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#LcdYpos
0033 EE                MOV     A,R6
0034 F0                MOVX    @DPTR,A
0035 A3                INC     DPTR
0036 EF                MOV     A,R7
0037 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 114
0038 900000      R     MOV     DPTR,#color
003B E0                MOVX    A,@DPTR
003C FE                MOV     R6,A
003D A3                INC     DPTR
003E E0                MOVX    A,@DPTR
003F FF                MOV     R7,A
0040 120000      R     LCALL   _LcdDrawPixel
                                           ; SOURCE LINE # 115
0043         ?C0045:
0043 22                RET     
             ; FUNCTION _LcdDrawPixelXY (END)

             ; FUNCTION _LcdDrawHLine (BEGIN)
                                           ; SOURCE LINE # 116
0000 900000      R     MOV     DPTR,#x1
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#x2
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#y
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
0018         ?C0046:
                                           ; SOURCE LINE # 118
0018 900000      R     MOV     DPTR,#x2
001B E0                MOVX    A,@DPTR
001C FE                MOV     R6,A
001D A3                INC     DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 193 

001E E0                MOVX    A,@DPTR
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#x1
0023 E0                MOVX    A,@DPTR
0024 FC                MOV     R4,A
0025 A3                INC     DPTR
0026 E0                MOVX    A,@DPTR
0027 FD                MOV     R5,A
0028 D3                SETB    C
0029 ED                MOV     A,R5
002A 9F                SUBB    A,R7
002B EC                MOV     A,R4
002C 9E                SUBB    A,R6
002D 5022              JNC     ?C0048
                                           ; SOURCE LINE # 119
002F 900000      R     MOV     DPTR,#x1
0032 E4                CLR     A
0033 75F001            MOV     B,#01H
0036 120000      E     LCALL   ?C?ILDIX
0039 AFF0              MOV     R7,B
003B FE                MOV     R6,A
003C 900000      R     MOV     DPTR,#y
003F E0                MOVX    A,@DPTR
0040 FC                MOV     R4,A
0041 A3                INC     DPTR
0042 E0                MOVX    A,@DPTR
0043 FD                MOV     R5,A
0044 900000      R     MOV     DPTR,#color
0047 E0                MOVX    A,@DPTR
0048 FA                MOV     R2,A
0049 A3                INC     DPTR
004A E0                MOVX    A,@DPTR
004B FB                MOV     R3,A
004C 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 120
004F 80C7              SJMP    ?C0046
0051         ?C0047:
                                           ; SOURCE LINE # 121
0051         ?C0048:
0051 22                RET     
             ; FUNCTION _LcdDrawHLine (END)

             ; FUNCTION _LcdDrawVLine (BEGIN)
                                           ; SOURCE LINE # 122
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y1
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#y2
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 194 

0018         ?C0049:
                                           ; SOURCE LINE # 124
0018 900000      R     MOV     DPTR,#y2
001B E0                MOVX    A,@DPTR
001C FE                MOV     R6,A
001D A3                INC     DPTR
001E E0                MOVX    A,@DPTR
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#y1
0023 E0                MOVX    A,@DPTR
0024 FC                MOV     R4,A
0025 A3                INC     DPTR
0026 E0                MOVX    A,@DPTR
0027 FD                MOV     R5,A
0028 D3                SETB    C
0029 ED                MOV     A,R5
002A 9F                SUBB    A,R7
002B EC                MOV     A,R4
002C 9E                SUBB    A,R6
002D 5022              JNC     ?C0051
                                           ; SOURCE LINE # 125
002F 900000      R     MOV     DPTR,#x
0032 E0                MOVX    A,@DPTR
0033 FE                MOV     R6,A
0034 A3                INC     DPTR
0035 E0                MOVX    A,@DPTR
0036 FF                MOV     R7,A
0037 900000      R     MOV     DPTR,#y1
003A E4                CLR     A
003B 75F001            MOV     B,#01H
003E 120000      E     LCALL   ?C?ILDIX
0041 ADF0              MOV     R5,B
0043 FC                MOV     R4,A
0044 900000      R     MOV     DPTR,#color
0047 E0                MOVX    A,@DPTR
0048 FA                MOV     R2,A
0049 A3                INC     DPTR
004A E0                MOVX    A,@DPTR
004B FB                MOV     R3,A
004C 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 126
004F 80C7              SJMP    ?C0049
0051         ?C0050:
                                           ; SOURCE LINE # 127
0051         ?C0051:
0051 22                RET     
             ; FUNCTION _LcdDrawVLine (END)

             ; FUNCTION _LcdDrawLine (BEGIN)
                                           ; SOURCE LINE # 128
0000 900000      R     MOV     DPTR,#x0
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y0
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 195 

0010 900000      R     MOV     DPTR,#x1
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 129
0018 900000      R     MOV     DPTR,#t
001B E4                CLR     A
001C F0                MOVX    @DPTR,A
001D A3                INC     DPTR
001E E4                CLR     A
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 130
0020 900000      R     MOV     DPTR,#dx
0023 E4                CLR     A
0024 F0                MOVX    @DPTR,A
0025 A3                INC     DPTR
0026 E4                CLR     A
0027 F0                MOVX    @DPTR,A
0028 900000      R     MOV     DPTR,#dy
002B E4                CLR     A
002C F0                MOVX    @DPTR,A
002D A3                INC     DPTR
002E E4                CLR     A
002F F0                MOVX    @DPTR,A
0030 900000      R     MOV     DPTR,#err
0033 E4                CLR     A
0034 F0                MOVX    @DPTR,A
0035 A3                INC     DPTR
0036 E4                CLR     A
0037 F0                MOVX    @DPTR,A
0038 900000      R     MOV     DPTR,#steep
003B E4                CLR     A
003C F0                MOVX    @DPTR,A
003D A3                INC     DPTR
003E E4                CLR     A
003F F0                MOVX    @DPTR,A
0040 900000      R     MOV     DPTR,#ystep
0043 E4                CLR     A
0044 F0                MOVX    @DPTR,A
0045 A3                INC     DPTR
0046 E4                CLR     A
0047 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 134
0048 900000      R     MOV     DPTR,#x0
004B E0                MOVX    A,@DPTR
004C FE                MOV     R6,A
004D A3                INC     DPTR
004E E0                MOVX    A,@DPTR
004F FF                MOV     R7,A
0050 900000      R     MOV     DPTR,#x1
0053 E0                MOVX    A,@DPTR
0054 FC                MOV     R4,A
0055 A3                INC     DPTR
0056 E0                MOVX    A,@DPTR
0057 FD                MOV     R5,A
0058 C3                CLR     C
0059 ED                MOV     A,R5
005A 9F                SUBB    A,R7
005B FF                MOV     R7,A
005C EC                MOV     A,R4
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 196 

005D 9E                SUBB    A,R6
005E FE                MOV     R6,A
005F 120000      E     LCALL   _abs
0062 C006              PUSH    AR6
0064 C007              PUSH    AR7
0066 900000      R     MOV     DPTR,#y0
0069 E0                MOVX    A,@DPTR
006A FE                MOV     R6,A
006B A3                INC     DPTR
006C E0                MOVX    A,@DPTR
006D FF                MOV     R7,A
006E 900000      R     MOV     DPTR,#y1
0071 E0                MOVX    A,@DPTR
0072 FC                MOV     R4,A
0073 A3                INC     DPTR
0074 E0                MOVX    A,@DPTR
0075 FD                MOV     R5,A
0076 C3                CLR     C
0077 ED                MOV     A,R5
0078 9F                SUBB    A,R7
0079 FF                MOV     R7,A
007A EC                MOV     A,R4
007B 9E                SUBB    A,R6
007C FE                MOV     R6,A
007D 120000      E     LCALL   _abs
0080 AC06              MOV     R4,AR6
0082 AD07              MOV     R5,AR7
0084 D007              POP     AR7
0086 D006              POP     AR6
0088 D3                SETB    C
0089 ED                MOV     A,R5
008A 9F                SUBB    A,R7
008B EE                MOV     A,R6
008C 6480              XRL     A,#080H
008E F8                MOV     R0,A
008F EC                MOV     A,R4
0090 6480              XRL     A,#080H
0092 98                SUBB    A,R0
0093 4006              JC      ?C0052
0095 7E00              MOV     R6,#00H
0097 7F01              MOV     R7,#01H
0099 8004              SJMP    ?C0053
009B         ?C0052:
009B 7E00              MOV     R6,#00H
009D 7F00              MOV     R7,#00H
009F         ?C0053:
009F 900000      R     MOV     DPTR,#steep
00A2 EE                MOV     A,R6
00A3 F0                MOVX    @DPTR,A
00A4 A3                INC     DPTR
00A5 EF                MOV     A,R7
00A6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 135
00A7 900000      R     MOV     DPTR,#steep
00AA E0                MOVX    A,@DPTR
00AB FE                MOV     R6,A
00AC A3                INC     DPTR
00AD E0                MOVX    A,@DPTR
00AE FF                MOV     R7,A
00AF EF                MOV     A,R7
00B0 4E                ORL     A,R6
00B1 6060              JZ      ?C0054
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 197 

                                           ; SOURCE LINE # 136
00B3 900000      R     MOV     DPTR,#x0
00B6 E0                MOVX    A,@DPTR
00B7 FE                MOV     R6,A
00B8 A3                INC     DPTR
00B9 E0                MOVX    A,@DPTR
00BA FF                MOV     R7,A
00BB 900000      R     MOV     DPTR,#t
00BE EE                MOV     A,R6
00BF F0                MOVX    @DPTR,A
00C0 A3                INC     DPTR
00C1 EF                MOV     A,R7
00C2 F0                MOVX    @DPTR,A
00C3 900000      R     MOV     DPTR,#y0
00C6 E0                MOVX    A,@DPTR
00C7 FE                MOV     R6,A
00C8 A3                INC     DPTR
00C9 E0                MOVX    A,@DPTR
00CA FF                MOV     R7,A
00CB 900000      R     MOV     DPTR,#x0
00CE EE                MOV     A,R6
00CF F0                MOVX    @DPTR,A
00D0 A3                INC     DPTR
00D1 EF                MOV     A,R7
00D2 F0                MOVX    @DPTR,A
00D3 900000      R     MOV     DPTR,#t
00D6 E0                MOVX    A,@DPTR
00D7 FE                MOV     R6,A
00D8 A3                INC     DPTR
00D9 E0                MOVX    A,@DPTR
00DA FF                MOV     R7,A
00DB 900000      R     MOV     DPTR,#y0
00DE EE                MOV     A,R6
00DF F0                MOVX    @DPTR,A
00E0 A3                INC     DPTR
00E1 EF                MOV     A,R7
00E2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 137
00E3 900000      R     MOV     DPTR,#x1
00E6 E0                MOVX    A,@DPTR
00E7 FE                MOV     R6,A
00E8 A3                INC     DPTR
00E9 E0                MOVX    A,@DPTR
00EA FF                MOV     R7,A
00EB 900000      R     MOV     DPTR,#t
00EE EE                MOV     A,R6
00EF F0                MOVX    @DPTR,A
00F0 A3                INC     DPTR
00F1 EF                MOV     A,R7
00F2 F0                MOVX    @DPTR,A
00F3 900000      R     MOV     DPTR,#y1
00F6 E0                MOVX    A,@DPTR
00F7 FE                MOV     R6,A
00F8 A3                INC     DPTR
00F9 E0                MOVX    A,@DPTR
00FA FF                MOV     R7,A
00FB 900000      R     MOV     DPTR,#x1
00FE EE                MOV     A,R6
00FF F0                MOVX    @DPTR,A
0100 A3                INC     DPTR
0101 EF                MOV     A,R7
0102 F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 198 

0103 900000      R     MOV     DPTR,#t
0106 E0                MOVX    A,@DPTR
0107 FE                MOV     R6,A
0108 A3                INC     DPTR
0109 E0                MOVX    A,@DPTR
010A FF                MOV     R7,A
010B 900000      R     MOV     DPTR,#y1
010E EE                MOV     A,R6
010F F0                MOVX    @DPTR,A
0110 A3                INC     DPTR
0111 EF                MOV     A,R7
0112 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 138
0113         ?C0054:
                                           ; SOURCE LINE # 140
0113 900000      R     MOV     DPTR,#x1
0116 E0                MOVX    A,@DPTR
0117 FE                MOV     R6,A
0118 A3                INC     DPTR
0119 E0                MOVX    A,@DPTR
011A FF                MOV     R7,A
011B 900000      R     MOV     DPTR,#x0
011E E0                MOVX    A,@DPTR
011F FC                MOV     R4,A
0120 A3                INC     DPTR
0121 E0                MOVX    A,@DPTR
0122 FD                MOV     R5,A
0123 D3                SETB    C
0124 ED                MOV     A,R5
0125 9F                SUBB    A,R7
0126 EC                MOV     A,R4
0127 9E                SUBB    A,R6
0128 4060              JC      ?C0055
                                           ; SOURCE LINE # 141
012A 900000      R     MOV     DPTR,#x0
012D E0                MOVX    A,@DPTR
012E FE                MOV     R6,A
012F A3                INC     DPTR
0130 E0                MOVX    A,@DPTR
0131 FF                MOV     R7,A
0132 900000      R     MOV     DPTR,#t
0135 EE                MOV     A,R6
0136 F0                MOVX    @DPTR,A
0137 A3                INC     DPTR
0138 EF                MOV     A,R7
0139 F0                MOVX    @DPTR,A
013A 900000      R     MOV     DPTR,#x1
013D E0                MOVX    A,@DPTR
013E FE                MOV     R6,A
013F A3                INC     DPTR
0140 E0                MOVX    A,@DPTR
0141 FF                MOV     R7,A
0142 900000      R     MOV     DPTR,#x0
0145 EE                MOV     A,R6
0146 F0                MOVX    @DPTR,A
0147 A3                INC     DPTR
0148 EF                MOV     A,R7
0149 F0                MOVX    @DPTR,A
014A 900000      R     MOV     DPTR,#t
014D E0                MOVX    A,@DPTR
014E FE                MOV     R6,A
014F A3                INC     DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 199 

0150 E0                MOVX    A,@DPTR
0151 FF                MOV     R7,A
0152 900000      R     MOV     DPTR,#x1
0155 EE                MOV     A,R6
0156 F0                MOVX    @DPTR,A
0157 A3                INC     DPTR
0158 EF                MOV     A,R7
0159 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 142
015A 900000      R     MOV     DPTR,#y0
015D E0                MOVX    A,@DPTR
015E FE                MOV     R6,A
015F A3                INC     DPTR
0160 E0                MOVX    A,@DPTR
0161 FF                MOV     R7,A
0162 900000      R     MOV     DPTR,#t
0165 EE                MOV     A,R6
0166 F0                MOVX    @DPTR,A
0167 A3                INC     DPTR
0168 EF                MOV     A,R7
0169 F0                MOVX    @DPTR,A
016A 900000      R     MOV     DPTR,#y1
016D E0                MOVX    A,@DPTR
016E FE                MOV     R6,A
016F A3                INC     DPTR
0170 E0                MOVX    A,@DPTR
0171 FF                MOV     R7,A
0172 900000      R     MOV     DPTR,#y0
0175 EE                MOV     A,R6
0176 F0                MOVX    @DPTR,A
0177 A3                INC     DPTR
0178 EF                MOV     A,R7
0179 F0                MOVX    @DPTR,A
017A 900000      R     MOV     DPTR,#t
017D E0                MOVX    A,@DPTR
017E FE                MOV     R6,A
017F A3                INC     DPTR
0180 E0                MOVX    A,@DPTR
0181 FF                MOV     R7,A
0182 900000      R     MOV     DPTR,#y1
0185 EE                MOV     A,R6
0186 F0                MOVX    @DPTR,A
0187 A3                INC     DPTR
0188 EF                MOV     A,R7
0189 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
018A         ?C0055:
                                           ; SOURCE LINE # 145
018A 900000      R     MOV     DPTR,#x0
018D E0                MOVX    A,@DPTR
018E FE                MOV     R6,A
018F A3                INC     DPTR
0190 E0                MOVX    A,@DPTR
0191 FF                MOV     R7,A
0192 900000      R     MOV     DPTR,#x1
0195 E0                MOVX    A,@DPTR
0196 FC                MOV     R4,A
0197 A3                INC     DPTR
0198 E0                MOVX    A,@DPTR
0199 FD                MOV     R5,A
019A C3                CLR     C
019B ED                MOV     A,R5
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 200 

019C 9F                SUBB    A,R7
019D FF                MOV     R7,A
019E EC                MOV     A,R4
019F 9E                SUBB    A,R6
01A0 FE                MOV     R6,A
01A1 900000      R     MOV     DPTR,#dx
01A4 EE                MOV     A,R6
01A5 F0                MOVX    @DPTR,A
01A6 A3                INC     DPTR
01A7 EF                MOV     A,R7
01A8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 146
01A9 900000      R     MOV     DPTR,#y0
01AC E0                MOVX    A,@DPTR
01AD FE                MOV     R6,A
01AE A3                INC     DPTR
01AF E0                MOVX    A,@DPTR
01B0 FF                MOV     R7,A
01B1 900000      R     MOV     DPTR,#y1
01B4 E0                MOVX    A,@DPTR
01B5 FC                MOV     R4,A
01B6 A3                INC     DPTR
01B7 E0                MOVX    A,@DPTR
01B8 FD                MOV     R5,A
01B9 C3                CLR     C
01BA ED                MOV     A,R5
01BB 9F                SUBB    A,R7
01BC FF                MOV     R7,A
01BD EC                MOV     A,R4
01BE 9E                SUBB    A,R6
01BF FE                MOV     R6,A
01C0 120000      E     LCALL   _abs
01C3 900000      R     MOV     DPTR,#dy
01C6 EE                MOV     A,R6
01C7 F0                MOVX    @DPTR,A
01C8 A3                INC     DPTR
01C9 EF                MOV     A,R7
01CA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 147
01CB 900000      R     MOV     DPTR,#dx
01CE E0                MOVX    A,@DPTR
01CF FE                MOV     R6,A
01D0 A3                INC     DPTR
01D1 E0                MOVX    A,@DPTR
01D2 FF                MOV     R7,A
01D3 7C00              MOV     R4,#00H
01D5 7D02              MOV     R5,#02H
01D7 120000      E     LCALL   ?C?SIDIV
01DA 900000      R     MOV     DPTR,#err
01DD EE                MOV     A,R6
01DE F0                MOVX    @DPTR,A
01DF A3                INC     DPTR
01E0 EF                MOV     A,R7
01E1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 149
01E2 900000      R     MOV     DPTR,#y1
01E5 E0                MOVX    A,@DPTR
01E6 FE                MOV     R6,A
01E7 A3                INC     DPTR
01E8 E0                MOVX    A,@DPTR
01E9 FF                MOV     R7,A
01EA 900000      R     MOV     DPTR,#y0
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 201 

01ED E0                MOVX    A,@DPTR
01EE FC                MOV     R4,A
01EF A3                INC     DPTR
01F0 E0                MOVX    A,@DPTR
01F1 FD                MOV     R5,A
01F2 C3                CLR     C
01F3 ED                MOV     A,R5
01F4 9F                SUBB    A,R7
01F5 EC                MOV     A,R4
01F6 9E                SUBB    A,R6
01F7 500B              JNC     ?C0056
                                           ; SOURCE LINE # 150
01F9 900000      R     MOV     DPTR,#ystep
01FC E4                CLR     A
01FD F0                MOVX    @DPTR,A
01FE A3                INC     DPTR
01FF 7401              MOV     A,#01H
0201 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 151
0202 800A              SJMP    ?C0058
0204         ?C0056:
                                           ; SOURCE LINE # 152
0204 900000      R     MOV     DPTR,#ystep
0207 74FF              MOV     A,#0FFH
0209 F0                MOVX    @DPTR,A
020A A3                INC     DPTR
020B 74FF              MOV     A,#0FFH
020D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 153
020E         ?C0057:
                                           ; SOURCE LINE # 155
020E         ?C0058:
020E 900000      R     MOV     DPTR,#x1
0211 E0                MOVX    A,@DPTR
0212 FE                MOV     R6,A
0213 A3                INC     DPTR
0214 E0                MOVX    A,@DPTR
0215 FF                MOV     R7,A
0216 900000      R     MOV     DPTR,#x0
0219 E0                MOVX    A,@DPTR
021A FC                MOV     R4,A
021B A3                INC     DPTR
021C E0                MOVX    A,@DPTR
021D FD                MOV     R5,A
021E D3                SETB    C
021F ED                MOV     A,R5
0220 9F                SUBB    A,R7
0221 EC                MOV     A,R4
0222 9E                SUBB    A,R6
0223 4003              JC      $ + 5H
0225 020000      R     LJMP    ?C0064
                                           ; SOURCE LINE # 156
0228 900000      R     MOV     DPTR,#steep
022B E0                MOVX    A,@DPTR
022C FE                MOV     R6,A
022D A3                INC     DPTR
022E E0                MOVX    A,@DPTR
022F FF                MOV     R7,A
0230 EF                MOV     A,R7
0231 4E                ORL     A,R6
0232 601D              JZ      ?C0061
                                           ; SOURCE LINE # 157
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 202 

0234 900000      R     MOV     DPTR,#y0
0237 E0                MOVX    A,@DPTR
0238 FE                MOV     R6,A
0239 A3                INC     DPTR
023A E0                MOVX    A,@DPTR
023B FF                MOV     R7,A
023C 900000      R     MOV     DPTR,#x0
023F E0                MOVX    A,@DPTR
0240 FC                MOV     R4,A
0241 A3                INC     DPTR
0242 E0                MOVX    A,@DPTR
0243 FD                MOV     R5,A
0244 900000      R     MOV     DPTR,#color
0247 E0                MOVX    A,@DPTR
0248 FA                MOV     R2,A
0249 A3                INC     DPTR
024A E0                MOVX    A,@DPTR
024B FB                MOV     R3,A
024C 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 158
024F 801B              SJMP    ?C0062
0251         ?C0061:
                                           ; SOURCE LINE # 159
0251 900000      R     MOV     DPTR,#x0
0254 E0                MOVX    A,@DPTR
0255 FE                MOV     R6,A
0256 A3                INC     DPTR
0257 E0                MOVX    A,@DPTR
0258 FF                MOV     R7,A
0259 900000      R     MOV     DPTR,#y0
025C E0                MOVX    A,@DPTR
025D FC                MOV     R4,A
025E A3                INC     DPTR
025F E0                MOVX    A,@DPTR
0260 FD                MOV     R5,A
0261 900000      R     MOV     DPTR,#color
0264 E0                MOVX    A,@DPTR
0265 FA                MOV     R2,A
0266 A3                INC     DPTR
0267 E0                MOVX    A,@DPTR
0268 FB                MOV     R3,A
0269 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 160
026C         ?C0062:
                                           ; SOURCE LINE # 162
026C 900000      R     MOV     DPTR,#err
026F E0                MOVX    A,@DPTR
0270 FE                MOV     R6,A
0271 A3                INC     DPTR
0272 E0                MOVX    A,@DPTR
0273 FF                MOV     R7,A
0274 900000      R     MOV     DPTR,#dy
0277 E0                MOVX    A,@DPTR
0278 FC                MOV     R4,A
0279 A3                INC     DPTR
027A E0                MOVX    A,@DPTR
027B FD                MOV     R5,A
027C C3                CLR     C
027D EF                MOV     A,R7
027E 9D                SUBB    A,R5
027F FF                MOV     R7,A
0280 EE                MOV     A,R6
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 203 

0281 9C                SUBB    A,R4
0282 FE                MOV     R6,A
0283 900000      R     MOV     DPTR,#err
0286 EE                MOV     A,R6
0287 F0                MOVX    @DPTR,A
0288 A3                INC     DPTR
0289 EF                MOV     A,R7
028A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 163
028B 900000      R     MOV     DPTR,#err
028E E0                MOVX    A,@DPTR
028F FE                MOV     R6,A
0290 A3                INC     DPTR
0291 E0                MOVX    A,@DPTR
0292 FF                MOV     R7,A
0293 C3                CLR     C
0294 EE                MOV     A,R6
0295 6480              XRL     A,#080H
0297 9480              SUBB    A,#080H
0299 5028              JNC     ?C0060
                                           ; SOURCE LINE # 164
029B 900000      R     MOV     DPTR,#ystep
029E E0                MOVX    A,@DPTR
029F FE                MOV     R6,A
02A0 A3                INC     DPTR
02A1 E0                MOVX    A,@DPTR
02A2 FF                MOV     R7,A
02A3 900000      R     MOV     DPTR,#y0+01H
02A6 E0                MOVX    A,@DPTR
02A7 2F                ADD     A,R7
02A8 F0                MOVX    @DPTR,A
02A9 900000      R     MOV     DPTR,#y0
02AC E0                MOVX    A,@DPTR
02AD 3E                ADDC    A,R6
02AE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 165
02AF 900000      R     MOV     DPTR,#dx
02B2 E0                MOVX    A,@DPTR
02B3 FE                MOV     R6,A
02B4 A3                INC     DPTR
02B5 E0                MOVX    A,@DPTR
02B6 FF                MOV     R7,A
02B7 900000      R     MOV     DPTR,#err+01H
02BA E0                MOVX    A,@DPTR
02BB 2F                ADD     A,R7
02BC F0                MOVX    @DPTR,A
02BD 900000      R     MOV     DPTR,#err
02C0 E0                MOVX    A,@DPTR
02C1 3E                ADDC    A,R6
02C2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 166
02C3         ?C0063:
                                           ; SOURCE LINE # 167
02C3         ?C0060:
02C3 900000      R     MOV     DPTR,#x0+01H
02C6 E0                MOVX    A,@DPTR
02C7 04                INC     A
02C8 F0                MOVX    @DPTR,A
02C9 7006              JNZ     ?C0198
02CB 900000      R     MOV     DPTR,#x0
02CE E0                MOVX    A,@DPTR
02CF 04                INC     A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 204 

02D0 F0                MOVX    @DPTR,A
02D1         ?C0198:
02D1 020000      R     LJMP    ?C0058
02D4         ?C0059:
                                           ; SOURCE LINE # 168
02D4         ?C0064:
02D4 22                RET     
             ; FUNCTION _LcdDrawLine (END)

             ; FUNCTION _LcdDrawRect (BEGIN)
                                           ; SOURCE LINE # 169
0000 900000      R     MOV     DPTR,#x0
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y0
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#x1
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
0018 900000      R     MOV     DPTR,#y
001B E4                CLR     A
001C F0                MOVX    @DPTR,A
001D A3                INC     DPTR
001E E4                CLR     A
001F F0                MOVX    @DPTR,A
0020         ?C0065:
                                           ; SOURCE LINE # 171
0020 900000      R     MOV     DPTR,#x1
0023 E0                MOVX    A,@DPTR
0024 FE                MOV     R6,A
0025 A3                INC     DPTR
0026 E0                MOVX    A,@DPTR
0027 FF                MOV     R7,A
0028 900000      R     MOV     DPTR,#x0
002B E0                MOVX    A,@DPTR
002C FC                MOV     R4,A
002D A3                INC     DPTR
002E E0                MOVX    A,@DPTR
002F FD                MOV     R5,A
0030 D3                SETB    C
0031 ED                MOV     A,R5
0032 9F                SUBB    A,R7
0033 EC                MOV     A,R4
0034 9E                SUBB    A,R6
0035 5062              JNC     ?C0070
                                           ; SOURCE LINE # 172
0037 900000      R     MOV     DPTR,#y0
003A E0                MOVX    A,@DPTR
003B FE                MOV     R6,A
003C A3                INC     DPTR
003D E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 205 

003E FF                MOV     R7,A
003F 900000      R     MOV     DPTR,#y
0042 EE                MOV     A,R6
0043 F0                MOVX    @DPTR,A
0044 A3                INC     DPTR
0045 EF                MOV     A,R7
0046 F0                MOVX    @DPTR,A
0047         ?C0067:
0047 900000      R     MOV     DPTR,#y1
004A E0                MOVX    A,@DPTR
004B FE                MOV     R6,A
004C A3                INC     DPTR
004D E0                MOVX    A,@DPTR
004E FF                MOV     R7,A
004F 900000      R     MOV     DPTR,#y
0052 E0                MOVX    A,@DPTR
0053 FC                MOV     R4,A
0054 A3                INC     DPTR
0055 E0                MOVX    A,@DPTR
0056 FD                MOV     R5,A
0057 D3                SETB    C
0058 ED                MOV     A,R5
0059 9F                SUBB    A,R7
005A EC                MOV     A,R4
005B 9E                SUBB    A,R6
005C 502B              JNC     ?C0068
                                           ; SOURCE LINE # 173
005E 900000      R     MOV     DPTR,#x0
0061 E0                MOVX    A,@DPTR
0062 FE                MOV     R6,A
0063 A3                INC     DPTR
0064 E0                MOVX    A,@DPTR
0065 FF                MOV     R7,A
0066 900000      R     MOV     DPTR,#y
0069 E0                MOVX    A,@DPTR
006A FC                MOV     R4,A
006B A3                INC     DPTR
006C E0                MOVX    A,@DPTR
006D FD                MOV     R5,A
006E 900000      R     MOV     DPTR,#color
0071 E0                MOVX    A,@DPTR
0072 FA                MOV     R2,A
0073 A3                INC     DPTR
0074 E0                MOVX    A,@DPTR
0075 FB                MOV     R3,A
0076 120000      R     LCALL   _LcdDrawPixelXY
                                           ; SOURCE LINE # 174
0079         ?C0069:
0079 900000      R     MOV     DPTR,#y+01H
007C E0                MOVX    A,@DPTR
007D 04                INC     A
007E F0                MOVX    @DPTR,A
007F 7006              JNZ     ?C0199
0081 900000      R     MOV     DPTR,#y
0084 E0                MOVX    A,@DPTR
0085 04                INC     A
0086 F0                MOVX    @DPTR,A
0087         ?C0199:
0087 80BE              SJMP    ?C0067
0089         ?C0068:
                                           ; SOURCE LINE # 175
0089 900000      R     MOV     DPTR,#x0+01H
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 206 

008C E0                MOVX    A,@DPTR
008D 04                INC     A
008E F0                MOVX    @DPTR,A
008F 7006              JNZ     ?C0200
0091 900000      R     MOV     DPTR,#x0
0094 E0                MOVX    A,@DPTR
0095 04                INC     A
0096 F0                MOVX    @DPTR,A
0097         ?C0200:
                                           ; SOURCE LINE # 176
0097 8087              SJMP    ?C0065
0099         ?C0066:
                                           ; SOURCE LINE # 177
0099         ?C0070:
0099 22                RET     
             ; FUNCTION _LcdDrawRect (END)

             ; FUNCTION _LcdDrawBmpToArray (BEGIN)
                                           ; SOURCE LINE # 179
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#pImageDat
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EA                MOV     A,R2
0017 F0                MOVX    @DPTR,A
0018 A3                INC     DPTR
0019 E9                MOV     A,R1
001A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 181
001B 900000      R     MOV     DPTR,#iPix
001E E4                CLR     A
001F F0                MOVX    @DPTR,A
0020 900000      R     MOV     DPTR,#uPixDat
0023 E4                CLR     A
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 182
0025 900000      R     MOV     DPTR,#iWidth
0028 E4                CLR     A
0029 F0                MOVX    @DPTR,A
002A A3                INC     DPTR
002B E4                CLR     A
002C F0                MOVX    @DPTR,A
002D 900000      R     MOV     DPTR,#iHeight
0030 E4                CLR     A
0031 F0                MOVX    @DPTR,A
0032 A3                INC     DPTR
0033 E4                CLR     A
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 184
0035 900000      R     MOV     DPTR,#pImageDat
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 207 

0038 E0                MOVX    A,@DPTR
0039 FB                MOV     R3,A
003A A3                INC     DPTR
003B E0                MOVX    A,@DPTR
003C FA                MOV     R2,A
003D A3                INC     DPTR
003E E0                MOVX    A,@DPTR
003F F9                MOV     R1,A
0040 75820A            MOV     DPL,#0AH
0043 758300            MOV     DPH,#00H
0046 120000      E     LCALL   ?C?CLDOPTR
0049 FF                MOV     R7,A
004A 7E00              MOV     R6,#00H
004C 900000      R     MOV     DPTR,#iDat
004F EE                MOV     A,R6
0050 F0                MOVX    @DPTR,A
0051 A3                INC     DPTR
0052 EF                MOV     A,R7
0053 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 185
0054 900000      R     MOV     DPTR,#pImageDat
0057 E0                MOVX    A,@DPTR
0058 FB                MOV     R3,A
0059 A3                INC     DPTR
005A E0                MOVX    A,@DPTR
005B FA                MOV     R2,A
005C A3                INC     DPTR
005D E0                MOVX    A,@DPTR
005E F9                MOV     R1,A
005F 758213            MOV     DPL,#013H
0062 758300            MOV     DPH,#00H
0065 120000      E     LCALL   ?C?CLDOPTR
0068 FF                MOV     R7,A
0069 7E00              MOV     R6,#00H
006B EF                MOV     A,R7
006C 7F00              MOV     R7,#00H
006E FE                MOV     R6,A
006F 900000      R     MOV     DPTR,#pImageDat
0072 E0                MOVX    A,@DPTR
0073 FB                MOV     R3,A
0074 A3                INC     DPTR
0075 E0                MOVX    A,@DPTR
0076 FA                MOV     R2,A
0077 A3                INC     DPTR
0078 E0                MOVX    A,@DPTR
0079 F9                MOV     R1,A
007A 758212            MOV     DPL,#012H
007D 758300            MOV     DPH,#00H
0080 120000      E     LCALL   ?C?CLDOPTR
0083 FD                MOV     R5,A
0084 7C00              MOV     R4,#00H
0086 EE                MOV     A,R6
0087 4C                ORL     A,R4
0088 FE                MOV     R6,A
0089 EF                MOV     A,R7
008A 4D                ORL     A,R5
008B FF                MOV     R7,A
008C 900000      R     MOV     DPTR,#iImgWidth
008F EE                MOV     A,R6
0090 F0                MOVX    @DPTR,A
0091 A3                INC     DPTR
0092 EF                MOV     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 208 

0093 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 186
0094 900000      R     MOV     DPTR,#pImageDat
0097 E0                MOVX    A,@DPTR
0098 FB                MOV     R3,A
0099 A3                INC     DPTR
009A E0                MOVX    A,@DPTR
009B FA                MOV     R2,A
009C A3                INC     DPTR
009D E0                MOVX    A,@DPTR
009E F9                MOV     R1,A
009F 758217            MOV     DPL,#017H
00A2 758300            MOV     DPH,#00H
00A5 120000      E     LCALL   ?C?CLDOPTR
00A8 FF                MOV     R7,A
00A9 7E00              MOV     R6,#00H
00AB EF                MOV     A,R7
00AC 7F00              MOV     R7,#00H
00AE FE                MOV     R6,A
00AF 900000      R     MOV     DPTR,#pImageDat
00B2 E0                MOVX    A,@DPTR
00B3 FB                MOV     R3,A
00B4 A3                INC     DPTR
00B5 E0                MOVX    A,@DPTR
00B6 FA                MOV     R2,A
00B7 A3                INC     DPTR
00B8 E0                MOVX    A,@DPTR
00B9 F9                MOV     R1,A
00BA 758216            MOV     DPL,#016H
00BD 758300            MOV     DPH,#00H
00C0 120000      E     LCALL   ?C?CLDOPTR
00C3 FD                MOV     R5,A
00C4 7C00              MOV     R4,#00H
00C6 EE                MOV     A,R6
00C7 4C                ORL     A,R4
00C8 FE                MOV     R6,A
00C9 EF                MOV     A,R7
00CA 4D                ORL     A,R5
00CB FF                MOV     R7,A
00CC 900000      R     MOV     DPTR,#iImgHeight
00CF EE                MOV     A,R6
00D0 F0                MOVX    @DPTR,A
00D1 A3                INC     DPTR
00D2 EF                MOV     A,R7
00D3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 189
00D4 900000      R     MOV     DPTR,#x
00D7 E0                MOVX    A,@DPTR
00D8 FE                MOV     R6,A
00D9 A3                INC     DPTR
00DA E0                MOVX    A,@DPTR
00DB FF                MOV     R7,A
00DC C006              PUSH    AR6
00DE C007              PUSH    AR7
00E0 900000      R     MOV     DPTR,#y
00E3 E0                MOVX    A,@DPTR
00E4 FC                MOV     R4,A
00E5 A3                INC     DPTR
00E6 E0                MOVX    A,@DPTR
00E7 FD                MOV     R5,A
00E8 C004              PUSH    AR4
00EA C005              PUSH    AR5
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 209 

00EC 900000      R     MOV     DPTR,#iImgWidth
00EF E0                MOVX    A,@DPTR
00F0 FE                MOV     R6,A
00F1 A3                INC     DPTR
00F2 E0                MOVX    A,@DPTR
00F3 FF                MOV     R7,A
00F4 900000      R     MOV     DPTR,#x
00F7 E0                MOVX    A,@DPTR
00F8 FC                MOV     R4,A
00F9 A3                INC     DPTR
00FA E0                MOVX    A,@DPTR
00FB FD                MOV     R5,A
00FC ED                MOV     A,R5
00FD 2F                ADD     A,R7
00FE FF                MOV     R7,A
00FF EC                MOV     A,R4
0100 3E                ADDC    A,R6
0101 FE                MOV     R6,A
0102 EF                MOV     A,R7
0103 24FF              ADD     A,#0FFH
0105 FB                MOV     R3,A
0106 EE                MOV     A,R6
0107 34FF              ADDC    A,#0FFH
0109 FA                MOV     R2,A
010A 900000      R     MOV     DPTR,#iImgHeight
010D E0                MOVX    A,@DPTR
010E FE                MOV     R6,A
010F A3                INC     DPTR
0110 E0                MOVX    A,@DPTR
0111 FF                MOV     R7,A
0112 900000      R     MOV     DPTR,#y
0115 E0                MOVX    A,@DPTR
0116 FC                MOV     R4,A
0117 A3                INC     DPTR
0118 E0                MOVX    A,@DPTR
0119 FD                MOV     R5,A
011A ED                MOV     A,R5
011B 2F                ADD     A,R7
011C FF                MOV     R7,A
011D EC                MOV     A,R4
011E 3E                ADDC    A,R6
011F FE                MOV     R6,A
0120 EF                MOV     A,R7
0121 24FF              ADD     A,#0FFH
0123 FF                MOV     R7,A
0124 EE                MOV     A,R6
0125 34FF              ADDC    A,#0FFH
0127 FE                MOV     R6,A
0128 900000      R     MOV     DPTR,#?_LcdDrawStart?BYTE+06H
012B EE                MOV     A,R6
012C F0                MOVX    @DPTR,A
012D A3                INC     DPTR
012E EF                MOV     A,R7
012F F0                MOVX    @DPTR,A
0130 900000      R     MOV     DPTR,#?_LcdDrawStart?BYTE+08H
0133 7401              MOV     A,#01H
0135 F0                MOVX    @DPTR,A
0136 D005              POP     AR5
0138 D004              POP     AR4
013A D007              POP     AR7
013C D006              POP     AR6
013E 120000      R     LCALL   _LcdDrawStart
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 210 

                                           ; SOURCE LINE # 191
0141 900000      R     MOV     DPTR,#pImageDat
0144 E0                MOVX    A,@DPTR
0145 FB                MOV     R3,A
0146 A3                INC     DPTR
0147 E0                MOVX    A,@DPTR
0148 FA                MOV     R2,A
0149 A3                INC     DPTR
014A E0                MOVX    A,@DPTR
014B F9                MOV     R1,A
014C 75821C            MOV     DPL,#01CH
014F 758300            MOV     DPH,#00H
0152 120000      E     LCALL   ?C?CLDOPTR
0155 FF                MOV     R7,A
0156 EF                MOV     A,R7
0157 6401              XRL     A,#01H
0159 6003              JZ      $ + 5H
015B 020000      R     LJMP    ?C0071
                                           ; SOURCE LINE # 192
015E 900000      R     MOV     DPTR,#iHeight
0161 E4                CLR     A
0162 F0                MOVX    @DPTR,A
0163 A3                INC     DPTR
0164 E4                CLR     A
0165 F0                MOVX    @DPTR,A
0166         ?C0072:
0166 900000      R     MOV     DPTR,#iImgHeight
0169 E0                MOVX    A,@DPTR
016A FE                MOV     R6,A
016B A3                INC     DPTR
016C E0                MOVX    A,@DPTR
016D FF                MOV     R7,A
016E 900000      R     MOV     DPTR,#iHeight
0171 E0                MOVX    A,@DPTR
0172 FC                MOV     R4,A
0173 A3                INC     DPTR
0174 E0                MOVX    A,@DPTR
0175 FD                MOV     R5,A
0176 C3                CLR     C
0177 ED                MOV     A,R5
0178 9F                SUBB    A,R7
0179 EC                MOV     A,R4
017A 9E                SUBB    A,R6
017B 4003              JC      $ + 5H
017D 020000      R     LJMP    ?C0071
                                           ; SOURCE LINE # 193
0180 900000      R     MOV     DPTR,#iPix
0183 E4                CLR     A
0184 F0                MOVX    @DPTR,A
0185 900000      R     MOV     DPTR,#iWidth
0188 E4                CLR     A
0189 F0                MOVX    @DPTR,A
018A A3                INC     DPTR
018B E4                CLR     A
018C F0                MOVX    @DPTR,A
018D         ?C0075:
018D 900000      R     MOV     DPTR,#iImgWidth
0190 E0                MOVX    A,@DPTR
0191 FE                MOV     R6,A
0192 A3                INC     DPTR
0193 E0                MOVX    A,@DPTR
0194 FF                MOV     R7,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 211 

0195 900000      R     MOV     DPTR,#iWidth
0198 E0                MOVX    A,@DPTR
0199 FC                MOV     R4,A
019A A3                INC     DPTR
019B E0                MOVX    A,@DPTR
019C FD                MOV     R5,A
019D C3                CLR     C
019E ED                MOV     A,R5
019F 9F                SUBB    A,R7
01A0 EC                MOV     A,R4
01A1 9E                SUBB    A,R6
01A2 5063              JNC     ?C0076
                                           ; SOURCE LINE # 194
01A4 900000      R     MOV     DPTR,#iPix
01A7 E0                MOVX    A,@DPTR
01A8 FF                MOV     R7,A
01A9 EF                MOV     A,R7
01AA 702B              JNZ     ?C0078
                                           ; SOURCE LINE # 195
01AC 900000      R     MOV     DPTR,#pImageDat
01AF E0                MOVX    A,@DPTR
01B0 FB                MOV     R3,A
01B1 A3                INC     DPTR
01B2 E0                MOVX    A,@DPTR
01B3 FA                MOV     R2,A
01B4 A3                INC     DPTR
01B5 E0                MOVX    A,@DPTR
01B6 F9                MOV     R1,A
01B7 900000      R     MOV     DPTR,#iDat
01BA E4                CLR     A
01BB 75F001            MOV     B,#01H
01BE 120000      E     LCALL   ?C?ILDIX
01C1 AFF0              MOV     R7,B
01C3 FE                MOV     R6,A
01C4 8F82              MOV     DPL,R7
01C6 8E83              MOV     DPH,R6
01C8 120000      E     LCALL   ?C?CLDOPTR
01CB FF                MOV     R7,A
01CC 900000      R     MOV     DPTR,#uPixDat
01CF EF                MOV     A,R7
01D0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 196
01D1 900000      R     MOV     DPTR,#iPix
01D4 7480              MOV     A,#080H
01D6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 197
01D7         ?C0078:
                                           ; SOURCE LINE # 198
01D7 900000      R     MOV     DPTR,#iPix
01DA E0                MOVX    A,@DPTR
01DB FF                MOV     R7,A
01DC 900000      R     MOV     DPTR,#uPixDat
01DF E0                MOVX    A,@DPTR
01E0 FE                MOV     R6,A
01E1 EE                MOV     A,R6
01E2 5F                ANL     A,R7
01E3 FF                MOV     R7,A
01E4 7E00              MOV     R6,#00H
01E6 120000      R     LCALL   _LcdDrawPixel
                                           ; SOURCE LINE # 199
01E9 900000      R     MOV     DPTR,#iPix
01EC E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 212 

01ED FF                MOV     R7,A
01EE EF                MOV     A,R7
01EF C3                CLR     C
01F0 13                RRC     A
01F1 FF                MOV     R7,A
01F2 900000      R     MOV     DPTR,#iPix
01F5 EF                MOV     A,R7
01F6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 200
01F7         ?C0077:
01F7 900000      R     MOV     DPTR,#iWidth+01H
01FA E0                MOVX    A,@DPTR
01FB 04                INC     A
01FC F0                MOVX    @DPTR,A
01FD 7006              JNZ     ?C0201
01FF 900000      R     MOV     DPTR,#iWidth
0202 E0                MOVX    A,@DPTR
0203 04                INC     A
0204 F0                MOVX    @DPTR,A
0205         ?C0201:
0205 8086              SJMP    ?C0075
0207         ?C0076:
                                           ; SOURCE LINE # 202
0207 900000      R     MOV     DPTR,#iWidth
020A E0                MOVX    A,@DPTR
020B FE                MOV     R6,A
020C A3                INC     DPTR
020D E0                MOVX    A,@DPTR
020E FF                MOV     R7,A
020F EF                MOV     A,R7
0210 2407              ADD     A,#07H
0212 FF                MOV     R7,A
0213 EE                MOV     A,R6
0214 3400              ADDC    A,#00H
0216 FE                MOV     R6,A
0217 EF                MOV     A,R7
0218 7803              MOV     R0,#03H
021A         ?C0202:
021A CE                XCH     A,R6
021B C3                CLR     C
021C 13                RRC     A
021D CE                XCH     A,R6
021E 13                RRC     A
021F D8F9              DJNZ    R0,?C0202
0221 FF                MOV     R7,A
0222 900000      R     MOV     DPTR,#iWidth
0225 EE                MOV     A,R6
0226 F0                MOVX    @DPTR,A
0227 A3                INC     DPTR
0228 EF                MOV     A,R7
0229 F0                MOVX    @DPTR,A
022A         ?C0079:
                                           ; SOURCE LINE # 203
022A 900000      R     MOV     DPTR,#iWidth
022D E0                MOVX    A,@DPTR
022E FE                MOV     R6,A
022F A3                INC     DPTR
0230 E0                MOVX    A,@DPTR
0231 FF                MOV     R7,A
0232 7E00              MOV     R6,#00H
0234 EF                MOV     A,R7
0235 5403              ANL     A,#03H
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 213 

0237 FF                MOV     R7,A
0238 EF                MOV     A,R7
0239 4E                ORL     A,R6
023A 6035              JZ      ?C0074
                                           ; SOURCE LINE # 204
023C 900000      R     MOV     DPTR,#pImageDat
023F E0                MOVX    A,@DPTR
0240 FB                MOV     R3,A
0241 A3                INC     DPTR
0242 E0                MOVX    A,@DPTR
0243 FA                MOV     R2,A
0244 A3                INC     DPTR
0245 E0                MOVX    A,@DPTR
0246 F9                MOV     R1,A
0247 900000      R     MOV     DPTR,#iDat
024A E4                CLR     A
024B 75F001            MOV     B,#01H
024E 120000      E     LCALL   ?C?ILDIX
0251 AFF0              MOV     R7,B
0253 FE                MOV     R6,A
0254 8F82              MOV     DPL,R7
0256 8E83              MOV     DPH,R6
0258 120000      E     LCALL   ?C?CLDOPTR
025B FF                MOV     R7,A
025C 900000      R     MOV     DPTR,#uPixDat
025F EF                MOV     A,R7
0260 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 205
0261 900000      R     MOV     DPTR,#iWidth+01H
0264 E0                MOVX    A,@DPTR
0265 04                INC     A
0266 F0                MOVX    @DPTR,A
0267 7006              JNZ     ?C0203
0269 900000      R     MOV     DPTR,#iWidth
026C E0                MOVX    A,@DPTR
026D 04                INC     A
026E F0                MOVX    @DPTR,A
026F         ?C0203:
                                           ; SOURCE LINE # 206
026F 80B9              SJMP    ?C0079
0271         ?C0080:
                                           ; SOURCE LINE # 207
0271         ?C0074:
0271 900000      R     MOV     DPTR,#iHeight+01H
0274 E0                MOVX    A,@DPTR
0275 04                INC     A
0276 F0                MOVX    @DPTR,A
0277 7006              JNZ     ?C0204
0279 900000      R     MOV     DPTR,#iHeight
027C E0                MOVX    A,@DPTR
027D 04                INC     A
027E F0                MOVX    @DPTR,A
027F         ?C0204:
027F 020000      R     LJMP    ?C0072
0282         ?C0073:
                                           ; SOURCE LINE # 208
0282         ?C0071:
                                           ; SOURCE LINE # 210
0282 900000      R     MOV     DPTR,#pImageDat
0285 E0                MOVX    A,@DPTR
0286 FB                MOV     R3,A
0287 A3                INC     DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 214 

0288 E0                MOVX    A,@DPTR
0289 FA                MOV     R2,A
028A A3                INC     DPTR
028B E0                MOVX    A,@DPTR
028C F9                MOV     R1,A
028D 75821C            MOV     DPL,#01CH
0290 758300            MOV     DPH,#00H
0293 120000      E     LCALL   ?C?CLDOPTR
0296 FF                MOV     R7,A
0297 EF                MOV     A,R7
0298 6408              XRL     A,#08H
029A 6003              JZ      $ + 5H
029C 020000      R     LJMP    ?C0088
                                           ; SOURCE LINE # 211
029F 900000      R     MOV     DPTR,#iHeight
02A2 E4                CLR     A
02A3 F0                MOVX    @DPTR,A
02A4 A3                INC     DPTR
02A5 E4                CLR     A
02A6 F0                MOVX    @DPTR,A
02A7         ?C0082:
02A7 900000      R     MOV     DPTR,#iImgHeight
02AA E0                MOVX    A,@DPTR
02AB FE                MOV     R6,A
02AC A3                INC     DPTR
02AD E0                MOVX    A,@DPTR
02AE FF                MOV     R7,A
02AF 900000      R     MOV     DPTR,#iHeight
02B2 E0                MOVX    A,@DPTR
02B3 FC                MOV     R4,A
02B4 A3                INC     DPTR
02B5 E0                MOVX    A,@DPTR
02B6 FD                MOV     R5,A
02B7 C3                CLR     C
02B8 ED                MOV     A,R5
02B9 9F                SUBB    A,R7
02BA EC                MOV     A,R4
02BB 9E                SUBB    A,R6
02BC 5064              JNC     ?C0088
                                           ; SOURCE LINE # 212
02BE 900000      R     MOV     DPTR,#iWidth
02C1 E4                CLR     A
02C2 F0                MOVX    @DPTR,A
02C3 A3                INC     DPTR
02C4 E4                CLR     A
02C5 F0                MOVX    @DPTR,A
02C6         ?C0085:
02C6 900000      R     MOV     DPTR,#iImgWidth
02C9 E0                MOVX    A,@DPTR
02CA FE                MOV     R6,A
02CB A3                INC     DPTR
02CC E0                MOVX    A,@DPTR
02CD FF                MOV     R7,A
02CE 900000      R     MOV     DPTR,#iWidth
02D1 E0                MOVX    A,@DPTR
02D2 FC                MOV     R4,A
02D3 A3                INC     DPTR
02D4 E0                MOVX    A,@DPTR
02D5 FD                MOV     R5,A
02D6 C3                CLR     C
02D7 ED                MOV     A,R5
02D8 9F                SUBB    A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 215 

02D9 EC                MOV     A,R4
02DA 9E                SUBB    A,R6
02DB 5035              JNC     ?C0084
                                           ; SOURCE LINE # 213
02DD 900000      R     MOV     DPTR,#pImageDat
02E0 E0                MOVX    A,@DPTR
02E1 FB                MOV     R3,A
02E2 A3                INC     DPTR
02E3 E0                MOVX    A,@DPTR
02E4 FA                MOV     R2,A
02E5 A3                INC     DPTR
02E6 E0                MOVX    A,@DPTR
02E7 F9                MOV     R1,A
02E8 900000      R     MOV     DPTR,#iDat
02EB E4                CLR     A
02EC 75F001            MOV     B,#01H
02EF 120000      E     LCALL   ?C?ILDIX
02F2 AFF0              MOV     R7,B
02F4 FE                MOV     R6,A
02F5 8F82              MOV     DPL,R7
02F7 8E83              MOV     DPH,R6
02F9 120000      E     LCALL   ?C?CLDOPTR
02FC FF                MOV     R7,A
02FD 7E00              MOV     R6,#00H
02FF 120000      R     LCALL   _LcdDrawPixel
                                           ; SOURCE LINE # 214
0302         ?C0087:
0302 900000      R     MOV     DPTR,#iWidth+01H
0305 E0                MOVX    A,@DPTR
0306 04                INC     A
0307 F0                MOVX    @DPTR,A
0308 7006              JNZ     ?C0205
030A 900000      R     MOV     DPTR,#iWidth
030D E0                MOVX    A,@DPTR
030E 04                INC     A
030F F0                MOVX    @DPTR,A
0310         ?C0205:
0310 80B4              SJMP    ?C0085
0312         ?C0086:
                                           ; SOURCE LINE # 215
0312         ?C0084:
0312 900000      R     MOV     DPTR,#iHeight+01H
0315 E0                MOVX    A,@DPTR
0316 04                INC     A
0317 F0                MOVX    @DPTR,A
0318 7006              JNZ     ?C0206
031A 900000      R     MOV     DPTR,#iHeight
031D E0                MOVX    A,@DPTR
031E 04                INC     A
031F F0                MOVX    @DPTR,A
0320         ?C0206:
0320 8085              SJMP    ?C0082
0322         ?C0083:
                                           ; SOURCE LINE # 216
0322         ?C0081:
                                           ; SOURCE LINE # 217
0322         ?C0088:
0322 22                RET     
             ; FUNCTION _LcdDrawBmpToArray (END)

             ; FUNCTION _LcdDrawGeChar (BEGIN)
                                           ; SOURCE LINE # 218
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 216 

0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#width
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 219
0015 900000      R     MOV     DPTR,#i
0018 E4                CLR     A
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 220
001A 900000      R     MOV     DPTR,#mDat
001D 120000      E     LCALL   ?C?LSTKXDATA
0020 00                DB      00H
0021 00                DB      00H
0022 00                DB      00H
0023 00                DB      00H
                                           ; SOURCE LINE # 222
0024 900000      R     MOV     DPTR,#i
0027 E4                CLR     A
0028 F0                MOVX    @DPTR,A
0029         ?C0089:
0029 900000      R     MOV     DPTR,#width
002C E0                MOVX    A,@DPTR
002D FF                MOV     R7,A
002E 900000      R     MOV     DPTR,#i
0031 E0                MOVX    A,@DPTR
0032 FE                MOV     R6,A
0033 EE                MOV     A,R6
0034 C3                CLR     C
0035 9F                SUBB    A,R7
0036 4003              JC      $ + 5H
0038 020000      R     LJMP    ?C0095
                                           ; SOURCE LINE # 223
003B 900000      R     MOV     DPTR,#height
003E E0                MOVX    A,@DPTR
003F FF                MOV     R7,A
0040 EF                MOV     A,R7
0041 D3                SETB    C
0042 9408              SUBB    A,#08H
0044 5003              JNC     $ + 5H
0046 020000      R     LJMP    ?C0092
                                           ; SOURCE LINE # 224
0049 900000      R     MOV     DPTR,#width
004C E0                MOVX    A,@DPTR
004D FF                MOV     R7,A
004E 7E00              MOV     R6,#00H
0050 900000      R     MOV     DPTR,#i
0053 E0                MOVX    A,@DPTR
0054 FD                MOV     R5,A
0055 7C00              MOV     R4,#00H
0057 ED                MOV     A,R5
0058 2F                ADD     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 217 

0059 FF                MOV     R7,A
005A EC                MOV     A,R4
005B 3E                ADDC    A,R6
005C FE                MOV     R6,A
005D 900000      R     MOV     DPTR,#pImageDat
0060 E0                MOVX    A,@DPTR
0061 FB                MOV     R3,A
0062 A3                INC     DPTR
0063 E0                MOVX    A,@DPTR
0064 FA                MOV     R2,A
0065 A3                INC     DPTR
0066 E0                MOVX    A,@DPTR
0067 F9                MOV     R1,A
0068 8F82              MOV     DPL,R7
006A 8E83              MOV     DPH,R6
006C 120000      E     LCALL   ?C?CLDOPTR
006F FF                MOV     R7,A
0070 E4                CLR     A
0071 FC                MOV     R4,A
0072 FD                MOV     R5,A
0073 FE                MOV     R6,A
0074 7808              MOV     R0,#08H
0076 120000      E     LCALL   ?C?LSHL
0079 C004              PUSH    AR4
007B C005              PUSH    AR5
007D C006              PUSH    AR6
007F C007              PUSH    AR7
0081 900000      R     MOV     DPTR,#pImageDat
0084 E0                MOVX    A,@DPTR
0085 FB                MOV     R3,A
0086 A3                INC     DPTR
0087 E0                MOVX    A,@DPTR
0088 FA                MOV     R2,A
0089 A3                INC     DPTR
008A E0                MOVX    A,@DPTR
008B F9                MOV     R1,A
008C 900000      R     MOV     DPTR,#i
008F E0                MOVX    A,@DPTR
0090 FF                MOV     R7,A
0091 8F82              MOV     DPL,R7
0093 758300            MOV     DPH,#00H
0096 120000      E     LCALL   ?C?CLDOPTR
0099 FF                MOV     R7,A
009A AB07              MOV     R3,AR7
009C E4                CLR     A
009D FA                MOV     R2,A
009E F9                MOV     R1,A
009F F8                MOV     R0,A
00A0 D007              POP     AR7
00A2 D006              POP     AR6
00A4 D005              POP     AR5
00A6 D004              POP     AR4
00A8 EF                MOV     A,R7
00A9 4B                ORL     A,R3
00AA FF                MOV     R7,A
00AB EE                MOV     A,R6
00AC 4A                ORL     A,R2
00AD FE                MOV     R6,A
00AE ED                MOV     A,R5
00AF 49                ORL     A,R1
00B0 FD                MOV     R5,A
00B1 EC                MOV     A,R4
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 218 

00B2 48                ORL     A,R0
00B3 FC                MOV     R4,A
00B4 900000      R     MOV     DPTR,#yOffset
00B7 E0                MOVX    A,@DPTR
00B8 F9                MOV     R1,A
00B9 A801              MOV     R0,AR1
00BB 120000      E     LCALL   ?C?LSHL
00BE 900000      R     MOV     DPTR,#mDat
00C1 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 225
00C4 803A              SJMP    ?C0093
00C6         ?C0092:
                                           ; SOURCE LINE # 226
00C6 900000      R     MOV     DPTR,#pImageDat
00C9 E0                MOVX    A,@DPTR
00CA FB                MOV     R3,A
00CB A3                INC     DPTR
00CC E0                MOVX    A,@DPTR
00CD FA                MOV     R2,A
00CE A3                INC     DPTR
00CF E0                MOVX    A,@DPTR
00D0 F9                MOV     R1,A
00D1 900000      R     MOV     DPTR,#i
00D4 E0                MOVX    A,@DPTR
00D5 FF                MOV     R7,A
00D6 8F82              MOV     DPL,R7
00D8 758300            MOV     DPH,#00H
00DB 120000      E     LCALL   ?C?CLDOPTR
00DE FF                MOV     R7,A
00DF 7E00              MOV     R6,#00H
00E1 900000      R     MOV     DPTR,#yOffset
00E4 E0                MOVX    A,@DPTR
00E5 FD                MOV     R5,A
00E6 EF                MOV     A,R7
00E7 A805              MOV     R0,AR5
00E9 08                INC     R0
00EA 8005              SJMP    ?C0208
00EC         ?C0207:
00EC C3                CLR     C
00ED 33                RLC     A
00EE CE                XCH     A,R6
00EF 33                RLC     A
00F0 CE                XCH     A,R6
00F1         ?C0208:
00F1 D8F9              DJNZ    R0,?C0207
00F3 FF                MOV     R7,A
00F4 EE                MOV     A,R6
00F5 33                RLC     A
00F6 95E0              SUBB    A,ACC
00F8 FD                MOV     R5,A
00F9 FC                MOV     R4,A
00FA 900000      R     MOV     DPTR,#mDat
00FD 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 227
0100         ?C0093:
                                           ; SOURCE LINE # 228
0100 900000      R     MOV     DPTR,#LcdBw
0103 E0                MOVX    A,@DPTR
0104 FF                MOV     R7,A
0105 EF                MOV     A,R7
0106 6017              JZ      ?C0094
                                           ; SOURCE LINE # 229
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 219 

0108 900000      R     MOV     DPTR,#mDat
010B E0                MOVX    A,@DPTR
010C FC                MOV     R4,A
010D A3                INC     DPTR
010E E0                MOVX    A,@DPTR
010F FD                MOV     R5,A
0110 A3                INC     DPTR
0111 E0                MOVX    A,@DPTR
0112 FE                MOV     R6,A
0113 A3                INC     DPTR
0114 E0                MOVX    A,@DPTR
0115 FF                MOV     R7,A
0116 120000      E     LCALL   ?C?LNOT
0119 900000      R     MOV     DPTR,#mDat
011C 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 230
011F         ?C0094:
                                           ; SOURCE LINE # 231
011F 900000      R     MOV     DPTR,#i
0122 E0                MOVX    A,@DPTR
0123 FF                MOV     R7,A
0124 7E00              MOV     R6,#00H
0126 900000      R     MOV     DPTR,#x
0129 E0                MOVX    A,@DPTR
012A FC                MOV     R4,A
012B A3                INC     DPTR
012C E0                MOVX    A,@DPTR
012D FD                MOV     R5,A
012E EF                MOV     A,R7
012F 2D                ADD     A,R5
0130 FF                MOV     R7,A
0131 EE                MOV     A,R6
0132 3C                ADDC    A,R4
0133 FE                MOV     R6,A
0134 C006              PUSH    AR6
0136 C007              PUSH    AR7
0138 900000      R     MOV     DPTR,#y
013B E0                MOVX    A,@DPTR
013C FC                MOV     R4,A
013D A3                INC     DPTR
013E E0                MOVX    A,@DPTR
013F FD                MOV     R5,A
0140 C004              PUSH    AR4
0142 C005              PUSH    AR5
0144 900000      R     MOV     DPTR,#mDat
0147 E0                MOVX    A,@DPTR
0148 FC                MOV     R4,A
0149 A3                INC     DPTR
014A E0                MOVX    A,@DPTR
014B FD                MOV     R5,A
014C A3                INC     DPTR
014D E0                MOVX    A,@DPTR
014E FE                MOV     R6,A
014F A3                INC     DPTR
0150 E0                MOVX    A,@DPTR
0151 FF                MOV     R7,A
0152 AB07              MOV     R3,AR7
0154 AA06              MOV     R2,AR6
0156 900000      R     MOV     DPTR,#height
0159 E0                MOVX    A,@DPTR
015A FF                MOV     R7,A
015B 7E00              MOV     R6,#00H
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 220 

015D 900000      R     MOV     DPTR,#?_LcdDrawHzLine?BYTE+06H
0160 EE                MOV     A,R6
0161 F0                MOVX    @DPTR,A
0162 A3                INC     DPTR
0163 EF                MOV     A,R7
0164 F0                MOVX    @DPTR,A
0165 D005              POP     AR5
0167 D004              POP     AR4
0169 D007              POP     AR7
016B D006              POP     AR6
016D 120000      R     LCALL   _LcdDrawHzLine
                                           ; SOURCE LINE # 232
0170         ?C0091:
0170 900000      R     MOV     DPTR,#i
0173 E0                MOVX    A,@DPTR
0174 04                INC     A
0175 F0                MOVX    @DPTR,A
0176 020000      R     LJMP    ?C0089
0179         ?C0090:
                                           ; SOURCE LINE # 233
0179         ?C0095:
0179 22                RET     
             ; FUNCTION _LcdDrawGeChar (END)

             ; FUNCTION _LcdDrawAscChar (BEGIN)
                                           ; SOURCE LINE # 235
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#iAsc
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 236
0015 900000      R     MOV     DPTR,#iDatLine
0018 E4                CLR     A
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 237
001A 900000      R     MOV     DPTR,#cDatLine
001D E4                CLR     A
001E F0                MOVX    @DPTR,A
001F A3                INC     DPTR
0020 E4                CLR     A
0021 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 239
0022 900000      R     MOV     DPTR,#iAsc
0025 E0                MOVX    A,@DPTR
0026 FF                MOV     R7,A
0027 7E00              MOV     R6,#00H
0029 7C00              MOV     R4,#00H
002B 7D06              MOV     R5,#06H
002D 120000      E     LCALL   ?C?IMUL
0030 7400        E     MOV     A,#LOW AscFontTableMask
0032 2F                ADD     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 221 

0033 F9                MOV     R1,A
0034 7400        E     MOV     A,#HIGH AscFontTableMask
0036 3E                ADDC    A,R6
0037 FA                MOV     R2,A
0038 7BFF              MOV     R3,#0FFH
003A 900000      R     MOV     DPTR,#pBmpAscChar
003D EB                MOV     A,R3
003E F0                MOVX    @DPTR,A
003F A3                INC     DPTR
0040 EA                MOV     A,R2
0041 F0                MOVX    @DPTR,A
0042 A3                INC     DPTR
0043 E9                MOV     A,R1
0044 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 241
0045 900000      R     MOV     DPTR,#iDatLine
0048 E4                CLR     A
0049 F0                MOVX    @DPTR,A
004A         ?C0096:
004A 900000      R     MOV     DPTR,#iDatLine
004D E0                MOVX    A,@DPTR
004E FF                MOV     R7,A
004F EF                MOV     A,R7
0050 C3                CLR     C
0051 9406              SUBB    A,#06H
0053 4003              JC      $ + 5H
0055 020000      R     LJMP    ?C0100
                                           ; SOURCE LINE # 242
0058 900000      R     MOV     DPTR,#pBmpAscChar
005B E0                MOVX    A,@DPTR
005C FB                MOV     R3,A
005D A3                INC     DPTR
005E E0                MOVX    A,@DPTR
005F FA                MOV     R2,A
0060 A3                INC     DPTR
0061 E0                MOVX    A,@DPTR
0062 F9                MOV     R1,A
0063 900000      R     MOV     DPTR,#iDatLine
0066 E0                MOVX    A,@DPTR
0067 FF                MOV     R7,A
0068 8F82              MOV     DPL,R7
006A 758300            MOV     DPH,#00H
006D 120000      E     LCALL   ?C?CLDOPTR
0070 FF                MOV     R7,A
0071 7E00              MOV     R6,#00H
0073 EF                MOV     A,R7
0074 75F008            MOV     B,#08H
0077 A4                MUL     AB
0078 FF                MOV     R7,A
0079 AEF0              MOV     R6,B
007B 900000      R     MOV     DPTR,#cDatLine
007E EE                MOV     A,R6
007F F0                MOVX    @DPTR,A
0080 A3                INC     DPTR
0081 EF                MOV     A,R7
0082 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 243
0083 900000      R     MOV     DPTR,#LcdBw
0086 E0                MOVX    A,@DPTR
0087 FF                MOV     R7,A
0088 EF                MOV     A,R7
0089 6016              JZ      ?C0099
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 222 

                                           ; SOURCE LINE # 244
008B 900000      R     MOV     DPTR,#cDatLine
008E E0                MOVX    A,@DPTR
008F FE                MOV     R6,A
0090 A3                INC     DPTR
0091 E0                MOVX    A,@DPTR
0092 FF                MOV     R7,A
0093 EF                MOV     A,R7
0094 F4                CPL     A
0095 FF                MOV     R7,A
0096 EE                MOV     A,R6
0097 F4                CPL     A
0098 FE                MOV     R6,A
0099 900000      R     MOV     DPTR,#cDatLine
009C EE                MOV     A,R6
009D F0                MOVX    @DPTR,A
009E A3                INC     DPTR
009F EF                MOV     A,R7
00A0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 245
00A1         ?C0099:
                                           ; SOURCE LINE # 246
00A1 900000      R     MOV     DPTR,#iDatLine
00A4 E0                MOVX    A,@DPTR
00A5 FF                MOV     R7,A
00A6 7E00              MOV     R6,#00H
00A8 900000      R     MOV     DPTR,#x
00AB E0                MOVX    A,@DPTR
00AC FC                MOV     R4,A
00AD A3                INC     DPTR
00AE E0                MOVX    A,@DPTR
00AF FD                MOV     R5,A
00B0 EF                MOV     A,R7
00B1 2D                ADD     A,R5
00B2 FF                MOV     R7,A
00B3 EE                MOV     A,R6
00B4 3C                ADDC    A,R4
00B5 FE                MOV     R6,A
00B6 900000      R     MOV     DPTR,#y
00B9 E0                MOVX    A,@DPTR
00BA FC                MOV     R4,A
00BB A3                INC     DPTR
00BC E0                MOVX    A,@DPTR
00BD FD                MOV     R5,A
00BE 900000      R     MOV     DPTR,#cDatLine
00C1 E0                MOVX    A,@DPTR
00C2 FA                MOV     R2,A
00C3 A3                INC     DPTR
00C4 E0                MOVX    A,@DPTR
00C5 FB                MOV     R3,A
00C6 900000      R     MOV     DPTR,#?_LcdDrawHzLine?BYTE+06H
00C9 E4                CLR     A
00CA F0                MOVX    @DPTR,A
00CB A3                INC     DPTR
00CC 740B              MOV     A,#0BH
00CE F0                MOVX    @DPTR,A
00CF 120000      R     LCALL   _LcdDrawHzLine
                                           ; SOURCE LINE # 247
00D2         ?C0098:
00D2 900000      R     MOV     DPTR,#iDatLine
00D5 E0                MOVX    A,@DPTR
00D6 04                INC     A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 223 

00D7 F0                MOVX    @DPTR,A
00D8 020000      R     LJMP    ?C0096
00DB         ?C0097:
                                           ; SOURCE LINE # 248
00DB         ?C0100:
00DB 22                RET     
             ; FUNCTION _LcdDrawAscChar (END)

             ; FUNCTION _LcdDrawChsChar (BEGIN)
                                           ; SOURCE LINE # 249
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#iChs
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 250
0018 900000      R     MOV     DPTR,#i
001B E4                CLR     A
001C F0                MOVX    @DPTR,A
001D A3                INC     DPTR
001E E4                CLR     A
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 251
0020 900000      R     MOV     DPTR,#iChsTmp
0023 E4                CLR     A
0024 F0                MOVX    @DPTR,A
0025 A3                INC     DPTR
0026 E4                CLR     A
0027 F0                MOVX    @DPTR,A
0028 900000      R     MOV     DPTR,#cDatLine
002B E4                CLR     A
002C F0                MOVX    @DPTR,A
002D A3                INC     DPTR
002E E4                CLR     A
002F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 253
0030 7B00              MOV     R3,#00H
0032 7A00              MOV     R2,#00H
0034 7900              MOV     R1,#00H
0036 900000      R     MOV     DPTR,#pBmpChsChar
0039 EB                MOV     A,R3
003A F0                MOVX    @DPTR,A
003B A3                INC     DPTR
003C EA                MOV     A,R2
003D F0                MOVX    @DPTR,A
003E A3                INC     DPTR
003F E9                MOV     A,R1
0040 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 255
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 224 

0041 900000      R     MOV     DPTR,#i
0044 E4                CLR     A
0045 F0                MOVX    @DPTR,A
0046 A3                INC     DPTR
0047 E4                CLR     A
0048 F0                MOVX    @DPTR,A
0049         ?C0101:
0049 900000      R     MOV     DPTR,#i
004C E0                MOVX    A,@DPTR
004D FE                MOV     R6,A
004E A3                INC     DPTR
004F E0                MOVX    A,@DPTR
0050 FF                MOV     R7,A
0051 C3                CLR     C
0052 EF                MOV     A,R7
0053 9402              SUBB    A,#02H
0055 EE                MOV     A,R6
0056 9400              SUBB    A,#00H
0058 507B              JNC     ?C0102
                                           ; SOURCE LINE # 256
005A 900000      R     MOV     DPTR,#i
005D E0                MOVX    A,@DPTR
005E FE                MOV     R6,A
005F A3                INC     DPTR
0060 E0                MOVX    A,@DPTR
0061 FF                MOV     R7,A
0062 900000      E     MOV     DPTR,#ChsFontTableMask+01H
0065 75F01A            MOV     B,#01AH
0068 EF                MOV     A,R7
0069 120000      E     LCALL   ?C?OFFXADD
006C EE                MOV     A,R6
006D 75F01A            MOV     B,#01AH
0070 A4                MUL     AB
0071 2583              ADD     A,DPH
0073 F583              MOV     DPH,A
0075 E4                CLR     A
0076 93                MOVC    A,@A+DPTR
0077 FF                MOV     R7,A
0078 7E00              MOV     R6,#00H
007A EF                MOV     A,R7
007B 7F00              MOV     R7,#00H
007D FE                MOV     R6,A
007E 900000      R     MOV     DPTR,#i
0081 E0                MOVX    A,@DPTR
0082 FC                MOV     R4,A
0083 A3                INC     DPTR
0084 E0                MOVX    A,@DPTR
0085 FD                MOV     R5,A
0086 900000      E     MOV     DPTR,#ChsFontTableMask
0089 75F01A            MOV     B,#01AH
008C ED                MOV     A,R5
008D 120000      E     LCALL   ?C?OFFXADD
0090 EC                MOV     A,R4
0091 75F01A            MOV     B,#01AH
0094 A4                MUL     AB
0095 2583              ADD     A,DPH
0097 F583              MOV     DPH,A
0099 E4                CLR     A
009A 93                MOVC    A,@A+DPTR
009B FD                MOV     R5,A
009C 7C00              MOV     R4,#00H
009E EF                MOV     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 225 

009F 2D                ADD     A,R5
00A0 FF                MOV     R7,A
00A1 EE                MOV     A,R6
00A2 3C                ADDC    A,R4
00A3 FE                MOV     R6,A
00A4 900000      R     MOV     DPTR,#iChsTmp
00A7 EE                MOV     A,R6
00A8 F0                MOVX    @DPTR,A
00A9 A3                INC     DPTR
00AA EF                MOV     A,R7
00AB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 257
00AC 900000      R     MOV     DPTR,#iChs
00AF E0                MOVX    A,@DPTR
00B0 FE                MOV     R6,A
00B1 A3                INC     DPTR
00B2 E0                MOVX    A,@DPTR
00B3 FF                MOV     R7,A
00B4 900000      R     MOV     DPTR,#iChsTmp
00B7 E0                MOVX    A,@DPTR
00B8 FC                MOV     R4,A
00B9 A3                INC     DPTR
00BA E0                MOVX    A,@DPTR
00BB FD                MOV     R5,A
00BC ED                MOV     A,R5
00BD 6F                XRL     A,R7
00BE 7002              JNZ     ?C0209
00C0 EC                MOV     A,R4
00C1 6E                XRL     A,R6
00C2         ?C0209:
00C2 6011              JZ      ?C0102
                                           ; SOURCE LINE # 258
00C4         ?C0104:
                                           ; SOURCE LINE # 259
00C4         ?C0103:
00C4 900000      R     MOV     DPTR,#i+01H
00C7 E0                MOVX    A,@DPTR
00C8 04                INC     A
00C9 F0                MOVX    @DPTR,A
00CA 7006              JNZ     ?C0210
00CC 900000      R     MOV     DPTR,#i
00CF E0                MOVX    A,@DPTR
00D0 04                INC     A
00D1 F0                MOVX    @DPTR,A
00D2         ?C0210:
00D2 020000      R     LJMP    ?C0101
00D5         ?C0102:
                                           ; SOURCE LINE # 260
00D5 900000      R     MOV     DPTR,#i
00D8 E0                MOVX    A,@DPTR
00D9 FE                MOV     R6,A
00DA A3                INC     DPTR
00DB E0                MOVX    A,@DPTR
00DC FF                MOV     R7,A
00DD 7C00              MOV     R4,#00H
00DF 7D1A              MOV     R5,#01AH
00E1 120000      E     LCALL   ?C?IMUL
00E4 7400        E     MOV     A,#LOW ChsFontTableMask+02H
00E6 2F                ADD     A,R7
00E7 F9                MOV     R1,A
00E8 7400        E     MOV     A,#HIGH ChsFontTableMask+02H
00EA 3E                ADDC    A,R6
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 226 

00EB FA                MOV     R2,A
00EC 7BFF              MOV     R3,#0FFH
00EE 900000      R     MOV     DPTR,#pBmpChsChar
00F1 EB                MOV     A,R3
00F2 F0                MOVX    @DPTR,A
00F3 A3                INC     DPTR
00F4 EA                MOV     A,R2
00F5 F0                MOVX    @DPTR,A
00F6 A3                INC     DPTR
00F7 E9                MOV     A,R1
00F8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 262
00F9 900000      R     MOV     DPTR,#i
00FC E4                CLR     A
00FD F0                MOVX    @DPTR,A
00FE A3                INC     DPTR
00FF E4                CLR     A
0100 F0                MOVX    @DPTR,A
0101         ?C0105:
0101 900000      R     MOV     DPTR,#i
0104 E0                MOVX    A,@DPTR
0105 FE                MOV     R6,A
0106 A3                INC     DPTR
0107 E0                MOVX    A,@DPTR
0108 FF                MOV     R7,A
0109 C3                CLR     C
010A EF                MOV     A,R7
010B 940C              SUBB    A,#0CH
010D EE                MOV     A,R6
010E 9400              SUBB    A,#00H
0110 4003              JC      $ + 5H
0112 020000      R     LJMP    ?C0109
                                           ; SOURCE LINE # 263
0115 900000      R     MOV     DPTR,#pBmpChsChar
0118 E0                MOVX    A,@DPTR
0119 FB                MOV     R3,A
011A A3                INC     DPTR
011B E0                MOVX    A,@DPTR
011C FA                MOV     R2,A
011D A3                INC     DPTR
011E E0                MOVX    A,@DPTR
011F F9                MOV     R1,A
0120 900000      R     MOV     DPTR,#i
0123 E0                MOVX    A,@DPTR
0124 FE                MOV     R6,A
0125 A3                INC     DPTR
0126 E0                MOVX    A,@DPTR
0127 FF                MOV     R7,A
0128 EF                MOV     A,R7
0129 240C              ADD     A,#0CH
012B FF                MOV     R7,A
012C EE                MOV     A,R6
012D 3400              ADDC    A,#00H
012F FE                MOV     R6,A
0130 8F82              MOV     DPL,R7
0132 8E83              MOV     DPH,R6
0134 120000      E     LCALL   ?C?CLDOPTR
0137 FF                MOV     R7,A
0138 7E00              MOV     R6,#00H
013A EF                MOV     A,R7
013B 7F00              MOV     R7,#00H
013D FE                MOV     R6,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 227 

013E 900000      R     MOV     DPTR,#pBmpChsChar
0141 E0                MOVX    A,@DPTR
0142 FB                MOV     R3,A
0143 A3                INC     DPTR
0144 E0                MOVX    A,@DPTR
0145 FA                MOV     R2,A
0146 A3                INC     DPTR
0147 E0                MOVX    A,@DPTR
0148 F9                MOV     R1,A
0149 900000      R     MOV     DPTR,#i
014C E0                MOVX    A,@DPTR
014D FC                MOV     R4,A
014E A3                INC     DPTR
014F E0                MOVX    A,@DPTR
0150 FD                MOV     R5,A
0151 8D82              MOV     DPL,R5
0153 8C83              MOV     DPH,R4
0155 120000      E     LCALL   ?C?CLDOPTR
0158 FD                MOV     R5,A
0159 7C00              MOV     R4,#00H
015B EE                MOV     A,R6
015C 4C                ORL     A,R4
015D FE                MOV     R6,A
015E EF                MOV     A,R7
015F 4D                ORL     A,R5
0160 FF                MOV     R7,A
0161 900000      R     MOV     DPTR,#cDatLine
0164 EE                MOV     A,R6
0165 F0                MOVX    @DPTR,A
0166 A3                INC     DPTR
0167 EF                MOV     A,R7
0168 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 264
0169 900000      R     MOV     DPTR,#cDatLine
016C E0                MOVX    A,@DPTR
016D FE                MOV     R6,A
016E A3                INC     DPTR
016F E0                MOVX    A,@DPTR
0170 FF                MOV     R7,A
0171 EF                MOV     A,R7
0172 25E0              ADD     A,ACC
0174 FF                MOV     R7,A
0175 EE                MOV     A,R6
0176 33                RLC     A
0177 FE                MOV     R6,A
0178 900000      R     MOV     DPTR,#cDatLine
017B EE                MOV     A,R6
017C F0                MOVX    @DPTR,A
017D A3                INC     DPTR
017E EF                MOV     A,R7
017F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 265
0180 900000      R     MOV     DPTR,#LcdBw
0183 E0                MOVX    A,@DPTR
0184 FF                MOV     R7,A
0185 EF                MOV     A,R7
0186 6016              JZ      ?C0108
                                           ; SOURCE LINE # 266
0188 900000      R     MOV     DPTR,#cDatLine
018B E0                MOVX    A,@DPTR
018C FE                MOV     R6,A
018D A3                INC     DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 228 

018E E0                MOVX    A,@DPTR
018F FF                MOV     R7,A
0190 EF                MOV     A,R7
0191 F4                CPL     A
0192 FF                MOV     R7,A
0193 EE                MOV     A,R6
0194 F4                CPL     A
0195 FE                MOV     R6,A
0196 900000      R     MOV     DPTR,#cDatLine
0199 EE                MOV     A,R6
019A F0                MOVX    @DPTR,A
019B A3                INC     DPTR
019C EF                MOV     A,R7
019D F0                MOVX    @DPTR,A
019E         ?C0108:
                                           ; SOURCE LINE # 267
019E 900000      R     MOV     DPTR,#i
01A1 E0                MOVX    A,@DPTR
01A2 FE                MOV     R6,A
01A3 A3                INC     DPTR
01A4 E0                MOVX    A,@DPTR
01A5 FF                MOV     R7,A
01A6 900000      R     MOV     DPTR,#x
01A9 E0                MOVX    A,@DPTR
01AA FC                MOV     R4,A
01AB A3                INC     DPTR
01AC E0                MOVX    A,@DPTR
01AD FD                MOV     R5,A
01AE ED                MOV     A,R5
01AF 2F                ADD     A,R7
01B0 FF                MOV     R7,A
01B1 EC                MOV     A,R4
01B2 3E                ADDC    A,R6
01B3 FE                MOV     R6,A
01B4 900000      R     MOV     DPTR,#y
01B7 E0                MOVX    A,@DPTR
01B8 FC                MOV     R4,A
01B9 A3                INC     DPTR
01BA E0                MOVX    A,@DPTR
01BB FD                MOV     R5,A
01BC 900000      R     MOV     DPTR,#cDatLine
01BF E0                MOVX    A,@DPTR
01C0 FA                MOV     R2,A
01C1 A3                INC     DPTR
01C2 E0                MOVX    A,@DPTR
01C3 FB                MOV     R3,A
01C4 900000      R     MOV     DPTR,#?_LcdDrawHzLine?BYTE+06H
01C7 E4                CLR     A
01C8 F0                MOVX    @DPTR,A
01C9 A3                INC     DPTR
01CA 7410              MOV     A,#010H
01CC F0                MOVX    @DPTR,A
01CD 120000      R     LCALL   _LcdDrawHzLine
                                           ; SOURCE LINE # 268
01D0         ?C0107:
01D0 900000      R     MOV     DPTR,#i+01H
01D3 E0                MOVX    A,@DPTR
01D4 04                INC     A
01D5 F0                MOVX    @DPTR,A
01D6 7006              JNZ     ?C0211
01D8 900000      R     MOV     DPTR,#i
01DB E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 229 

01DC 04                INC     A
01DD F0                MOVX    @DPTR,A
01DE         ?C0211:
01DE 020000      R     LJMP    ?C0105
01E1         ?C0106:
                                           ; SOURCE LINE # 269
01E1         ?C0109:
01E1 22                RET     
             ; FUNCTION _LcdDrawChsChar (END)

             ; FUNCTION _LcdDrawTextString (BEGIN)
                                           ; SOURCE LINE # 270
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#AscText
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EA                MOV     A,R2
0017 F0                MOVX    @DPTR,A
0018 A3                INC     DPTR
0019 E9                MOV     A,R1
001A F0                MOVX    @DPTR,A
001B         ?C0110:
                                           ; SOURCE LINE # 271
001B 900000      R     MOV     DPTR,#AscText
001E E0                MOVX    A,@DPTR
001F FB                MOV     R3,A
0020 A3                INC     DPTR
0021 E0                MOVX    A,@DPTR
0022 FA                MOV     R2,A
0023 A3                INC     DPTR
0024 E0                MOVX    A,@DPTR
0025 F9                MOV     R1,A
0026 120000      E     LCALL   ?C?CLDPTR
0029 FF                MOV     R7,A
002A EF                MOV     A,R7
002B 7003              JNZ     $ + 5H
002D 020000      R     LJMP    ?C0111
                                           ; SOURCE LINE # 272
0030 900000      R     MOV     DPTR,#AscText
0033 E0                MOVX    A,@DPTR
0034 FB                MOV     R3,A
0035 A3                INC     DPTR
0036 E0                MOVX    A,@DPTR
0037 FA                MOV     R2,A
0038 A3                INC     DPTR
0039 E0                MOVX    A,@DPTR
003A F9                MOV     R1,A
003B 120000      E     LCALL   ?C?CLDPTR
003E FF                MOV     R7,A
003F EF                MOV     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 230 

0040 D3                SETB    C
0041 947E              SUBB    A,#07EH
0043 403E              JC      ?C0112
                                           ; SOURCE LINE # 273
0045 900000      R     MOV     DPTR,#x
0048 E0                MOVX    A,@DPTR
0049 FE                MOV     R6,A
004A A3                INC     DPTR
004B E0                MOVX    A,@DPTR
004C FF                MOV     R7,A
004D 900000      R     MOV     DPTR,#y
0050 E0                MOVX    A,@DPTR
0051 FC                MOV     R4,A
0052 A3                INC     DPTR
0053 E0                MOVX    A,@DPTR
0054 FD                MOV     R5,A
0055 900000      R     MOV     DPTR,#AscText
0058 E0                MOVX    A,@DPTR
0059 FB                MOV     R3,A
005A A3                INC     DPTR
005B E0                MOVX    A,@DPTR
005C FA                MOV     R2,A
005D A3                INC     DPTR
005E E0                MOVX    A,@DPTR
005F F9                MOV     R1,A
0060 120000      E     LCALL   ?C?ILDPTR
0063 FB                MOV     R3,A
0064 AAF0              MOV     R2,B
0066 120000      R     LCALL   _LcdDrawChsChar
                                           ; SOURCE LINE # 274
0069 900000      R     MOV     DPTR,#x+01H
006C E0                MOVX    A,@DPTR
006D 240C              ADD     A,#0CH
006F F0                MOVX    @DPTR,A
0070 900000      R     MOV     DPTR,#x
0073 E0                MOVX    A,@DPTR
0074 3400              ADDC    A,#00H
0076 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 275
0077 900000      R     MOV     DPTR,#AscText+01H
007A E4                CLR     A
007B 75F002            MOV     B,#02H
007E 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 276
0081 8098              SJMP    ?C0110
0083         ?C0112:
                                           ; SOURCE LINE # 277
0083 900000      R     MOV     DPTR,#x
0086 E0                MOVX    A,@DPTR
0087 FE                MOV     R6,A
0088 A3                INC     DPTR
0089 E0                MOVX    A,@DPTR
008A FF                MOV     R7,A
008B 900000      R     MOV     DPTR,#y
008E E0                MOVX    A,@DPTR
008F FC                MOV     R4,A
0090 A3                INC     DPTR
0091 E0                MOVX    A,@DPTR
0092 FD                MOV     R5,A
0093 900000      R     MOV     DPTR,#AscText
0096 E0                MOVX    A,@DPTR
0097 FB                MOV     R3,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 231 

0098 A3                INC     DPTR
0099 E0                MOVX    A,@DPTR
009A FA                MOV     R2,A
009B A3                INC     DPTR
009C E0                MOVX    A,@DPTR
009D F9                MOV     R1,A
009E 120000      E     LCALL   ?C?CLDPTR
00A1 FB                MOV     R3,A
00A2 120000      R     LCALL   _LcdDrawAscChar
                                           ; SOURCE LINE # 278
00A5 900000      R     MOV     DPTR,#x+01H
00A8 E0                MOVX    A,@DPTR
00A9 2406              ADD     A,#06H
00AB F0                MOVX    @DPTR,A
00AC 900000      R     MOV     DPTR,#x
00AF E0                MOVX    A,@DPTR
00B0 3400              ADDC    A,#00H
00B2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 279
00B3 900000      R     MOV     DPTR,#AscText+01H
00B6 E4                CLR     A
00B7 75F001            MOV     B,#01H
00BA 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 280
00BD         ?C0113:
                                           ; SOURCE LINE # 281
00BD 020000      R     LJMP    ?C0110
00C0         ?C0111:
                                           ; SOURCE LINE # 282
00C0 900000      R     MOV     DPTR,#x
00C3 E0                MOVX    A,@DPTR
00C4 FE                MOV     R6,A
00C5 A3                INC     DPTR
00C6 E0                MOVX    A,@DPTR
00C7 FF                MOV     R7,A
                                           ; SOURCE LINE # 283
00C8         ?C0114:
00C8 22                RET     
             ; FUNCTION _LcdDrawTextString (END)

             ; FUNCTION _LcdDrawInt (BEGIN)
                                           ; SOURCE LINE # 294
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#value
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 295
                                           ; SOURCE LINE # 297
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 232 

0018 900000      R     MOV     DPTR,#minus
001B 7420              MOV     A,#020H
001D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 299
001E 900000      R     MOV     DPTR,#value
0021 E0                MOVX    A,@DPTR
0022 FE                MOV     R6,A
0023 A3                INC     DPTR
0024 E0                MOVX    A,@DPTR
0025 FF                MOV     R7,A
0026 C3                CLR     C
0027 EE                MOV     A,R6
0028 6480              XRL     A,#080H
002A 9480              SUBB    A,#080H
002C 501F              JNC     ?C0115
                                           ; SOURCE LINE # 300
002E 900000      R     MOV     DPTR,#minus
0031 742D              MOV     A,#02DH
0033 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 301
0034 900000      R     MOV     DPTR,#value
0037 E0                MOVX    A,@DPTR
0038 FE                MOV     R6,A
0039 A3                INC     DPTR
003A E0                MOVX    A,@DPTR
003B FF                MOV     R7,A
003C C3                CLR     C
003D E4                CLR     A
003E 9F                SUBB    A,R7
003F FF                MOV     R7,A
0040 E4                CLR     A
0041 9E                SUBB    A,R6
0042 FE                MOV     R6,A
0043 900000      R     MOV     DPTR,#value
0046 EE                MOV     A,R6
0047 F0                MOVX    @DPTR,A
0048 A3                INC     DPTR
0049 EF                MOV     A,R7
004A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 302
004B 8021              SJMP    ?C0116
004D         ?C0115:
004D 900000      R     MOV     DPTR,#value
0050 E0                MOVX    A,@DPTR
0051 FE                MOV     R6,A
0052 A3                INC     DPTR
0053 E0                MOVX    A,@DPTR
0054 FF                MOV     R7,A
0055 D3                SETB    C
0056 EF                MOV     A,R7
0057 9400              SUBB    A,#00H
0059 EE                MOV     A,R6
005A 6480              XRL     A,#080H
005C 9480              SUBB    A,#080H
005E 400E              JC      ?C0116
                                           ; SOURCE LINE # 303
0060 900000      R     MOV     DPTR,#plus
0063 E0                MOVX    A,@DPTR
0064 FF                MOV     R7,A
0065 EF                MOV     A,R7
0066 6006              JZ      ?C0116
0068 900000      R     MOV     DPTR,#minus
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 233 

006B 742B              MOV     A,#02BH
006D F0                MOVX    @DPTR,A
006E         ?C0118:
                                           ; SOURCE LINE # 304
006E         ?C0117:
006E         ?C0116:
                                           ; SOURCE LINE # 306
006E 900000      R     MOV     DPTR,#value
0071 E0                MOVX    A,@DPTR
0072 FE                MOV     R6,A
0073 A3                INC     DPTR
0074 E0                MOVX    A,@DPTR
0075 FF                MOV     R7,A
0076 900000      R     MOV     DPTR,#ValueTmp
0079 EE                MOV     A,R6
007A F0                MOVX    @DPTR,A
007B A3                INC     DPTR
007C EF                MOV     A,R7
007D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 307
007E 900000      R     MOV     DPTR,#n
0081 E0                MOVX    A,@DPTR
0082 FF                MOV     R7,A
0083 EF                MOV     A,R7
0084 7030              JNZ     ?C0119
0086 900000      R     MOV     DPTR,#n
0089 E4                CLR     A
008A F0                MOVX    @DPTR,A
008B         ?C0120:
008B 900000      R     MOV     DPTR,#ValueTmp
008E E0                MOVX    A,@DPTR
008F FE                MOV     R6,A
0090 A3                INC     DPTR
0091 E0                MOVX    A,@DPTR
0092 FF                MOV     R7,A
0093 EF                MOV     A,R7
0094 4E                ORL     A,R6
0095 601F              JZ      ?C0119
0097         ?C0122:
0097 900000      R     MOV     DPTR,#n
009A E0                MOVX    A,@DPTR
009B 04                INC     A
009C F0                MOVX    @DPTR,A
009D 900000      R     MOV     DPTR,#ValueTmp
00A0 E0                MOVX    A,@DPTR
00A1 FE                MOV     R6,A
00A2 A3                INC     DPTR
00A3 E0                MOVX    A,@DPTR
00A4 FF                MOV     R7,A
00A5 7C00              MOV     R4,#00H
00A7 7D0A              MOV     R5,#0AH
00A9 120000      E     LCALL   ?C?SIDIV
00AC 900000      R     MOV     DPTR,#ValueTmp
00AF EE                MOV     A,R6
00B0 F0                MOVX    @DPTR,A
00B1 A3                INC     DPTR
00B2 EF                MOV     A,R7
00B3 F0                MOVX    @DPTR,A
00B4 80D5              SJMP    ?C0120
00B6         ?C0121:
00B6         ?C0119:
                                           ; SOURCE LINE # 308
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 234 

00B6 900000      R     MOV     DPTR,#dot
00B9 E0                MOVX    A,@DPTR
00BA FF                MOV     R7,A
00BB 900000      R     MOV     DPTR,#n
00BE E0                MOVX    A,@DPTR
00BF FE                MOV     R6,A
00C0 EE                MOV     A,R6
00C1 D3                SETB    C
00C2 9F                SUBB    A,R7
00C3 500D              JNC     ?C0123
00C5 900000      R     MOV     DPTR,#dot
00C8 E0                MOVX    A,@DPTR
00C9 FF                MOV     R7,A
00CA EF                MOV     A,R7
00CB 04                INC     A
00CC FF                MOV     R7,A
00CD 900000      R     MOV     DPTR,#n
00D0 EF                MOV     A,R7
00D1 F0                MOVX    @DPTR,A
00D2         ?C0123:
                                           ; SOURCE LINE # 310
00D2 900000      R     MOV     DPTR,#n
00D5 E0                MOVX    A,@DPTR
00D6 FF                MOV     R7,A
00D7 EF                MOV     A,R7
00D8 75F006            MOV     B,#06H
00DB A4                MUL     AB
00DC FF                MOV     R7,A
00DD 900000      R     MOV     DPTR,#w
00E0 EF                MOV     A,R7
00E1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 311
00E2 900000      R     MOV     DPTR,#dot
00E5 E0                MOVX    A,@DPTR
00E6 FF                MOV     R7,A
00E7 EF                MOV     A,R7
00E8 6007              JZ      ?C0124
00EA 900000      R     MOV     DPTR,#w
00ED E0                MOVX    A,@DPTR
00EE 2406              ADD     A,#06H
00F0 F0                MOVX    @DPTR,A
00F1         ?C0124:
                                           ; SOURCE LINE # 312
00F1 900000      R     MOV     DPTR,#plus
00F4 E0                MOVX    A,@DPTR
00F5 FF                MOV     R7,A
00F6 EF                MOV     A,R7
00F7 64FF              XRL     A,#0FFH
00F9 6007              JZ      ?C0125
00FB 900000      R     MOV     DPTR,#w
00FE E0                MOVX    A,@DPTR
00FF 2406              ADD     A,#06H
0101 F0                MOVX    @DPTR,A
0102         ?C0125:
                                           ; SOURCE LINE # 314
0102 900000      R     MOV     DPTR,#mask
0105 E4                CLR     A
0106 F0                MOVX    @DPTR,A
0107 A3                INC     DPTR
0108 7401              MOV     A,#01H
010A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 315
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 235 

010B 900000      R     MOV     DPTR,#i
010E E4                CLR     A
010F F0                MOVX    @DPTR,A
0110         ?C0126:
0110 900000      R     MOV     DPTR,#n
0113 E0                MOVX    A,@DPTR
0114 FF                MOV     R7,A
0115 EF                MOV     A,R7
0116 14                DEC     A
0117 FF                MOV     R7,A
0118 900000      R     MOV     DPTR,#i
011B E0                MOVX    A,@DPTR
011C FE                MOV     R6,A
011D EE                MOV     A,R6
011E C3                CLR     C
011F 9F                SUBB    A,R7
0120 501F              JNC     ?C0127
0122 900000      R     MOV     DPTR,#mask
0125 E0                MOVX    A,@DPTR
0126 FE                MOV     R6,A
0127 A3                INC     DPTR
0128 E0                MOVX    A,@DPTR
0129 FF                MOV     R7,A
012A 7C00              MOV     R4,#00H
012C 7D0A              MOV     R5,#0AH
012E 120000      E     LCALL   ?C?IMUL
0131 900000      R     MOV     DPTR,#mask
0134 EE                MOV     A,R6
0135 F0                MOVX    @DPTR,A
0136 A3                INC     DPTR
0137 EF                MOV     A,R7
0138 F0                MOVX    @DPTR,A
0139         ?C0128:
0139 900000      R     MOV     DPTR,#i
013C E0                MOVX    A,@DPTR
013D 04                INC     A
013E F0                MOVX    @DPTR,A
013F 80CF              SJMP    ?C0126
0141         ?C0127:
                                           ; SOURCE LINE # 317
0141 900000      R     MOV     DPTR,#ar
0144 E0                MOVX    A,@DPTR
0145 FF                MOV     R7,A
0146 EF                MOV     A,R7
0147 601E              JZ      ?C0129
0149 900000      R     MOV     DPTR,#x
014C E0                MOVX    A,@DPTR
014D FE                MOV     R6,A
014E A3                INC     DPTR
014F E0                MOVX    A,@DPTR
0150 FF                MOV     R7,A
0151 900000      R     MOV     DPTR,#w
0154 E0                MOVX    A,@DPTR
0155 FD                MOV     R5,A
0156 7C00              MOV     R4,#00H
0158 C3                CLR     C
0159 EF                MOV     A,R7
015A 9D                SUBB    A,R5
015B FF                MOV     R7,A
015C EE                MOV     A,R6
015D 9C                SUBB    A,R4
015E FE                MOV     R6,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 236 

015F 900000      R     MOV     DPTR,#x
0162 EE                MOV     A,R6
0163 F0                MOVX    @DPTR,A
0164 A3                INC     DPTR
0165 EF                MOV     A,R7
0166 F0                MOVX    @DPTR,A
0167         ?C0129:
                                           ; SOURCE LINE # 319
0167 900000      R     MOV     DPTR,#plus
016A E0                MOVX    A,@DPTR
016B FF                MOV     R7,A
016C EF                MOV     A,R7
016D 64FF              XRL     A,#0FFH
016F 6026              JZ      ?C0130
                                           ; SOURCE LINE # 320
0171 900000      R     MOV     DPTR,#x
0174 E0                MOVX    A,@DPTR
0175 FE                MOV     R6,A
0176 A3                INC     DPTR
0177 E0                MOVX    A,@DPTR
0178 FF                MOV     R7,A
0179 900000      R     MOV     DPTR,#y
017C E0                MOVX    A,@DPTR
017D FC                MOV     R4,A
017E A3                INC     DPTR
017F E0                MOVX    A,@DPTR
0180 FD                MOV     R5,A
0181 900000      R     MOV     DPTR,#minus
0184 E0                MOVX    A,@DPTR
0185 FB                MOV     R3,A
0186 120000      R     LCALL   _LcdDrawAscChar
                                           ; SOURCE LINE # 321
0189 900000      R     MOV     DPTR,#x+01H
018C E0                MOVX    A,@DPTR
018D 2406              ADD     A,#06H
018F F0                MOVX    @DPTR,A
0190 900000      R     MOV     DPTR,#x
0193 E0                MOVX    A,@DPTR
0194 3400              ADDC    A,#00H
0196 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 322
0197         ?C0130:
                                           ; SOURCE LINE # 324
0197 900000      R     MOV     DPTR,#sz
019A E4                CLR     A
019B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 325
019C 900000      R     MOV     DPTR,#i
019F E4                CLR     A
01A0 F0                MOVX    @DPTR,A
01A1         ?C0131:
01A1 900000      R     MOV     DPTR,#n
01A4 E0                MOVX    A,@DPTR
01A5 FF                MOV     R7,A
01A6 900000      R     MOV     DPTR,#i
01A9 E0                MOVX    A,@DPTR
01AA FE                MOV     R6,A
01AB EE                MOV     A,R6
01AC C3                CLR     C
01AD 9F                SUBB    A,R7
01AE 4003              JC      $ + 5H
01B0 020000      R     LJMP    ?C0140
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 237 

                                           ; SOURCE LINE # 326
01B3 900000      R     MOV     DPTR,#mask
01B6 E0                MOVX    A,@DPTR
01B7 FC                MOV     R4,A
01B8 A3                INC     DPTR
01B9 E0                MOVX    A,@DPTR
01BA FD                MOV     R5,A
01BB 900000      R     MOV     DPTR,#value
01BE E0                MOVX    A,@DPTR
01BF FE                MOV     R6,A
01C0 A3                INC     DPTR
01C1 E0                MOVX    A,@DPTR
01C2 FF                MOV     R7,A
01C3 120000      E     LCALL   ?C?SIDIV
01C6 7C00              MOV     R4,#00H
01C8 7D0A              MOV     R5,#0AH
01CA 120000      E     LCALL   ?C?SIDIV
01CD 900000      R     MOV     DPTR,#ValueTmp
01D0 EC                MOV     A,R4
01D1 F0                MOVX    @DPTR,A
01D2 A3                INC     DPTR
01D3 ED                MOV     A,R5
01D4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 327
01D5 900000      R     MOV     DPTR,#n
01D8 E0                MOVX    A,@DPTR
01D9 FF                MOV     R7,A
01DA EF                MOV     A,R7
01DB 14                DEC     A
01DC FF                MOV     R7,A
01DD 900000      R     MOV     DPTR,#i
01E0 E0                MOVX    A,@DPTR
01E1 FE                MOV     R6,A
01E2 EF                MOV     A,R7
01E3 B50606            CJNE    A,AR6,?C0134
01E6 900000      R     MOV     DPTR,#sz
01E9 7401              MOV     A,#01H
01EB F0                MOVX    @DPTR,A
01EC         ?C0134:
                                           ; SOURCE LINE # 328
01EC 900000      R     MOV     DPTR,#n
01EF E0                MOVX    A,@DPTR
01F0 FF                MOV     R7,A
01F1 EF                MOV     A,R7
01F2 14                DEC     A
01F3 FF                MOV     R7,A
01F4 900000      R     MOV     DPTR,#dot
01F7 E0                MOVX    A,@DPTR
01F8 FE                MOV     R6,A
01F9 C3                CLR     C
01FA EF                MOV     A,R7
01FB 9E                SUBB    A,R6
01FC FF                MOV     R7,A
01FD 900000      R     MOV     DPTR,#i
0200 E0                MOVX    A,@DPTR
0201 FE                MOV     R6,A
0202 EF                MOV     A,R7
0203 6E                XRL     A,R6
0204 7060              JNZ     ?C0135
0206 900000      R     MOV     DPTR,#dot
0209 E0                MOVX    A,@DPTR
020A FF                MOV     R7,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 238 

020B EF                MOV     A,R7
020C 6058              JZ      ?C0135
                                           ; SOURCE LINE # 329
020E 900000      R     MOV     DPTR,#sz
0211 7401              MOV     A,#01H
0213 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 330
0214 900000      R     MOV     DPTR,#x
0217 E0                MOVX    A,@DPTR
0218 FE                MOV     R6,A
0219 A3                INC     DPTR
021A E0                MOVX    A,@DPTR
021B FF                MOV     R7,A
021C 900000      R     MOV     DPTR,#y
021F E0                MOVX    A,@DPTR
0220 FC                MOV     R4,A
0221 A3                INC     DPTR
0222 E0                MOVX    A,@DPTR
0223 FD                MOV     R5,A
0224 900000      R     MOV     DPTR,#ValueTmp
0227 E0                MOVX    A,@DPTR
0228 FA                MOV     R2,A
0229 A3                INC     DPTR
022A E0                MOVX    A,@DPTR
022B FB                MOV     R3,A
022C EB                MOV     A,R3
022D 2430              ADD     A,#030H
022F FB                MOV     R3,A
0230 120000      R     LCALL   _LcdDrawAscChar
0233 900000      R     MOV     DPTR,#x+01H
0236 E0                MOVX    A,@DPTR
0237 2406              ADD     A,#06H
0239 F0                MOVX    @DPTR,A
023A 900000      R     MOV     DPTR,#x
023D E0                MOVX    A,@DPTR
023E 3400              ADDC    A,#00H
0240 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 331
0241 900000      R     MOV     DPTR,#x
0244 E0                MOVX    A,@DPTR
0245 FE                MOV     R6,A
0246 A3                INC     DPTR
0247 E0                MOVX    A,@DPTR
0248 FF                MOV     R7,A
0249 900000      R     MOV     DPTR,#y
024C E0                MOVX    A,@DPTR
024D FC                MOV     R4,A
024E A3                INC     DPTR
024F E0                MOVX    A,@DPTR
0250 FD                MOV     R5,A
0251 7B2E              MOV     R3,#02EH
0253 120000      R     LCALL   _LcdDrawAscChar
0256 900000      R     MOV     DPTR,#x+01H
0259 E0                MOVX    A,@DPTR
025A 2406              ADD     A,#06H
025C F0                MOVX    @DPTR,A
025D 900000      R     MOV     DPTR,#x
0260 E0                MOVX    A,@DPTR
0261 3400              ADDC    A,#00H
0263 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 332
0264 8053              SJMP    ?C0136
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 239 

0266         ?C0135:
                                           ; SOURCE LINE # 333
0266 900000      R     MOV     DPTR,#ValueTmp
0269 E0                MOVX    A,@DPTR
026A FE                MOV     R6,A
026B A3                INC     DPTR
026C E0                MOVX    A,@DPTR
026D FF                MOV     R7,A
026E EF                MOV     A,R7
026F 4E                ORL     A,R6
0270 6008              JZ      ?C0137
0272 900000      R     MOV     DPTR,#sz
0275 7401              MOV     A,#01H
0277 F0                MOVX    @DPTR,A
0278 8012              SJMP    ?C0138
027A         ?C0137:
                                           ; SOURCE LINE # 334
027A 900000      R     MOV     DPTR,#sz
027D E0                MOVX    A,@DPTR
027E FF                MOV     R7,A
027F EF                MOV     A,R7
0280 700A              JNZ     ?C0138
0282 900000      R     MOV     DPTR,#ValueTmp
0285 74FF              MOV     A,#0FFH
0287 F0                MOVX    @DPTR,A
0288 A3                INC     DPTR
0289 74F0              MOV     A,#0F0H
028B F0                MOVX    @DPTR,A
028C         ?C0139:
028C         ?C0138:
                                           ; SOURCE LINE # 336
028C 900000      R     MOV     DPTR,#x
028F E0                MOVX    A,@DPTR
0290 FE                MOV     R6,A
0291 A3                INC     DPTR
0292 E0                MOVX    A,@DPTR
0293 FF                MOV     R7,A
0294 900000      R     MOV     DPTR,#y
0297 E0                MOVX    A,@DPTR
0298 FC                MOV     R4,A
0299 A3                INC     DPTR
029A E0                MOVX    A,@DPTR
029B FD                MOV     R5,A
029C 900000      R     MOV     DPTR,#ValueTmp
029F E0                MOVX    A,@DPTR
02A0 FA                MOV     R2,A
02A1 A3                INC     DPTR
02A2 E0                MOVX    A,@DPTR
02A3 FB                MOV     R3,A
02A4 EB                MOV     A,R3
02A5 2430              ADD     A,#030H
02A7 FB                MOV     R3,A
02A8 120000      R     LCALL   _LcdDrawAscChar
                                           ; SOURCE LINE # 337
02AB 900000      R     MOV     DPTR,#x+01H
02AE E0                MOVX    A,@DPTR
02AF 2406              ADD     A,#06H
02B1 F0                MOVX    @DPTR,A
02B2 900000      R     MOV     DPTR,#x
02B5 E0                MOVX    A,@DPTR
02B6 3400              ADDC    A,#00H
02B8 F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 240 

                                           ; SOURCE LINE # 338
02B9         ?C0136:
                                           ; SOURCE LINE # 339
02B9 900000      R     MOV     DPTR,#mask
02BC E0                MOVX    A,@DPTR
02BD FE                MOV     R6,A
02BE A3                INC     DPTR
02BF E0                MOVX    A,@DPTR
02C0 FF                MOV     R7,A
02C1 7C00              MOV     R4,#00H
02C3 7D0A              MOV     R5,#0AH
02C5 120000      E     LCALL   ?C?SIDIV
02C8 900000      R     MOV     DPTR,#mask
02CB EE                MOV     A,R6
02CC F0                MOVX    @DPTR,A
02CD A3                INC     DPTR
02CE EF                MOV     A,R7
02CF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 340
02D0         ?C0133:
02D0 900000      R     MOV     DPTR,#i
02D3 E0                MOVX    A,@DPTR
02D4 04                INC     A
02D5 F0                MOVX    @DPTR,A
02D6 020000      R     LJMP    ?C0131
02D9         ?C0132:
                                           ; SOURCE LINE # 341
02D9         ?C0140:
02D9 22                RET     
             ; FUNCTION _LcdDrawInt (END)

             ; FUNCTION _LcdDrawMiniBmp (BEGIN)
                                           ; SOURCE LINE # 343
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#iTab
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 344
                                           ; SOURCE LINE # 345
0015 900000      R     MOV     DPTR,#i
0018 E4                CLR     A
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 346
001A 900000      R     MOV     DPTR,#i
001D E4                CLR     A
001E F0                MOVX    @DPTR,A
001F         ?C0141:
001F 900000      R     MOV     DPTR,#i
0022 E0                MOVX    A,@DPTR
0023 FF                MOV     R7,A
0024 EF                MOV     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 241 

0025 C3                CLR     C
0026 9404              SUBB    A,#04H
0028 5053              JNC     ?C0144
                                           ; SOURCE LINE # 347
002A 900000      R     MOV     DPTR,#i
002D E0                MOVX    A,@DPTR
002E FF                MOV     R7,A
002F 900000      R     MOV     DPTR,#iTab
0032 E0                MOVX    A,@DPTR
0033 FE                MOV     R6,A
0034 EE                MOV     A,R6
0035 25E0              ADD     A,ACC
0037 25E0              ADD     A,ACC
0039 2400        E     ADD     A,#LOW MinFontTableMask
003B F582              MOV     DPL,A
003D E4                CLR     A
003E 3400        E     ADDC    A,#HIGH MinFontTableMask
0040 F583              MOV     DPH,A
0042 E582              MOV     A,DPL
0044 2F                ADD     A,R7
0045 F582              MOV     DPL,A
0047 E4                CLR     A
0048 3583              ADDC    A,DPH
004A F583              MOV     DPH,A
004C E4                CLR     A
004D 93                MOVC    A,@A+DPTR
004E FB                MOV     R3,A
004F 900000      R     MOV     DPTR,#i
0052 E0                MOVX    A,@DPTR
0053 FF                MOV     R7,A
0054 7E00              MOV     R6,#00H
0056 900000      R     MOV     DPTR,#x
0059 E0                MOVX    A,@DPTR
005A FC                MOV     R4,A
005B A3                INC     DPTR
005C E0                MOVX    A,@DPTR
005D FD                MOV     R5,A
005E EF                MOV     A,R7
005F 2D                ADD     A,R5
0060 FF                MOV     R7,A
0061 EE                MOV     A,R6
0062 3C                ADDC    A,R4
0063 FE                MOV     R6,A
0064 900000      R     MOV     DPTR,#y
0067 E0                MOVX    A,@DPTR
0068 FC                MOV     R4,A
0069 A3                INC     DPTR
006A E0                MOVX    A,@DPTR
006B FD                MOV     R5,A
006C 900000      R     MOV     DPTR,#?_LcdDrawMaskY?BYTE+05H
006F 7405              MOV     A,#05H
0071 F0                MOVX    @DPTR,A
0072 120000      R     LCALL   _LcdDrawMaskY
                                           ; SOURCE LINE # 348
0075         ?C0143:
0075 900000      R     MOV     DPTR,#i
0078 E0                MOVX    A,@DPTR
0079 04                INC     A
007A F0                MOVX    @DPTR,A
007B 80A2              SJMP    ?C0141
007D         ?C0142:
                                           ; SOURCE LINE # 349
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 242 

007D         ?C0144:
007D 22                RET     
             ; FUNCTION _LcdDrawMiniBmp (END)

             ; FUNCTION _LcdDrawMiniAsc (BEGIN)
                                           ; SOURCE LINE # 350
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#pAsc
0013 EB                MOV     A,R3
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EA                MOV     A,R2
0017 F0                MOVX    @DPTR,A
0018 A3                INC     DPTR
0019 E9                MOV     A,R1
001A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 351
001B         ?C0145:
                                           ; SOURCE LINE # 352
001B 900000      R     MOV     DPTR,#pAsc
001E E0                MOVX    A,@DPTR
001F FB                MOV     R3,A
0020 A3                INC     DPTR
0021 E0                MOVX    A,@DPTR
0022 FA                MOV     R2,A
0023 A3                INC     DPTR
0024 E0                MOVX    A,@DPTR
0025 F9                MOV     R1,A
0026 120000      E     LCALL   ?C?CLDPTR
0029 FF                MOV     R7,A
002A EF                MOV     A,R7
002B 7003              JNZ     $ + 5H
002D 020000      R     LJMP    ?C0154
                                           ; SOURCE LINE # 353
0030 900000      R     MOV     DPTR,#pAsc
0033 E0                MOVX    A,@DPTR
0034 FB                MOV     R3,A
0035 A3                INC     DPTR
0036 E0                MOVX    A,@DPTR
0037 FA                MOV     R2,A
0038 A3                INC     DPTR
0039 E0                MOVX    A,@DPTR
003A F9                MOV     R1,A
003B 120000      E     LCALL   ?C?CLDPTR
003E FF                MOV     R7,A
003F 900000      R     MOV     DPTR,#c
0042 EF                MOV     A,R7
0043 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 354
0044 900000      R     MOV     DPTR,#c
0047 E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 243 

0048 FF                MOV     R7,A
0049 C3                CLR     C
004A EF                MOV     A,R7
004B 6480              XRL     A,#080H
004D 94E1              SUBB    A,#0E1H
004F 401B              JC      ?C0147
0051 900000      R     MOV     DPTR,#c
0054 E0                MOVX    A,@DPTR
0055 FF                MOV     R7,A
0056 D3                SETB    C
0057 EF                MOV     A,R7
0058 6480              XRL     A,#080H
005A 94FA              SUBB    A,#0FAH
005C 500E              JNC     ?C0147
005E 900000      R     MOV     DPTR,#c
0061 E0                MOVX    A,@DPTR
0062 FF                MOV     R7,A
0063 EF                MOV     A,R7
0064 24E0              ADD     A,#0E0H
0066 FF                MOV     R7,A
0067 900000      R     MOV     DPTR,#c
006A EF                MOV     A,R7
006B F0                MOVX    @DPTR,A
006C         ?C0147:
                                           ; SOURCE LINE # 356
006C 900000      R     MOV     DPTR,#c
006F E0                MOVX    A,@DPTR
0070 FF                MOV     R7,A
0071 C3                CLR     C
0072 EF                MOV     A,R7
0073 6480              XRL     A,#080H
0075 94C1              SUBB    A,#0C1H
0077 402B              JC      ?C0148
0079 900000      R     MOV     DPTR,#c
007C E0                MOVX    A,@DPTR
007D FF                MOV     R7,A
007E D3                SETB    C
007F EF                MOV     A,R7
0080 6480              XRL     A,#080H
0082 94DA              SUBB    A,#0DAH
0084 501E              JNC     ?C0148
0086 900000      R     MOV     DPTR,#x
0089 E0                MOVX    A,@DPTR
008A FE                MOV     R6,A
008B A3                INC     DPTR
008C E0                MOVX    A,@DPTR
008D FF                MOV     R7,A
008E 900000      R     MOV     DPTR,#y
0091 E0                MOVX    A,@DPTR
0092 FC                MOV     R4,A
0093 A3                INC     DPTR
0094 E0                MOVX    A,@DPTR
0095 FD                MOV     R5,A
0096 900000      R     MOV     DPTR,#c
0099 E0                MOVX    A,@DPTR
009A FB                MOV     R3,A
009B EB                MOV     A,R3
009C 24D6              ADD     A,#0D6H
009E FB                MOV     R3,A
009F 120000      R     LCALL   _LcdDrawMiniBmp
00A2 8070              SJMP    ?C0149
00A4         ?C0148:
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 244 

                                           ; SOURCE LINE # 357
00A4 900000      R     MOV     DPTR,#c
00A7 E0                MOVX    A,@DPTR
00A8 FF                MOV     R7,A
00A9 C3                CLR     C
00AA EF                MOV     A,R7
00AB 6480              XRL     A,#080H
00AD 94B0              SUBB    A,#0B0H
00AF 402B              JC      ?C0150
00B1 900000      R     MOV     DPTR,#c
00B4 E0                MOVX    A,@DPTR
00B5 FF                MOV     R7,A
00B6 D3                SETB    C
00B7 EF                MOV     A,R7
00B8 6480              XRL     A,#080H
00BA 94B9              SUBB    A,#0B9H
00BC 501E              JNC     ?C0150
00BE 900000      R     MOV     DPTR,#x
00C1 E0                MOVX    A,@DPTR
00C2 FE                MOV     R6,A
00C3 A3                INC     DPTR
00C4 E0                MOVX    A,@DPTR
00C5 FF                MOV     R7,A
00C6 900000      R     MOV     DPTR,#y
00C9 E0                MOVX    A,@DPTR
00CA FC                MOV     R4,A
00CB A3                INC     DPTR
00CC E0                MOVX    A,@DPTR
00CD FD                MOV     R5,A
00CE 900000      R     MOV     DPTR,#c
00D1 E0                MOVX    A,@DPTR
00D2 FB                MOV     R3,A
00D3 EB                MOV     A,R3
00D4 24D0              ADD     A,#0D0H
00D6 FB                MOV     R3,A
00D7 120000      R     LCALL   _LcdDrawMiniBmp
00DA 8038              SJMP    ?C0149
00DC         ?C0150:
                                           ; SOURCE LINE # 358
00DC 900000      R     MOV     DPTR,#c
00DF E0                MOVX    A,@DPTR
00E0 FF                MOV     R7,A
00E1 EF                MOV     A,R7
00E2 B42017            CJNE    A,#020H,?C0152
00E5 900000      R     MOV     DPTR,#x
00E8 E0                MOVX    A,@DPTR
00E9 FE                MOV     R6,A
00EA A3                INC     DPTR
00EB E0                MOVX    A,@DPTR
00EC FF                MOV     R7,A
00ED 900000      R     MOV     DPTR,#y
00F0 E0                MOVX    A,@DPTR
00F1 FC                MOV     R4,A
00F2 A3                INC     DPTR
00F3 E0                MOVX    A,@DPTR
00F4 FD                MOV     R5,A
00F5 7B0F              MOV     R3,#0FH
00F7 120000      R     LCALL   _LcdDrawMiniBmp
00FA 8018              SJMP    ?C0149
00FC         ?C0152:
                                           ; SOURCE LINE # 359
00FC 900000      R     MOV     DPTR,#x
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 245 

00FF E0                MOVX    A,@DPTR
0100 FE                MOV     R6,A
0101 A3                INC     DPTR
0102 E0                MOVX    A,@DPTR
0103 FF                MOV     R7,A
0104 900000      R     MOV     DPTR,#y
0107 E0                MOVX    A,@DPTR
0108 FC                MOV     R4,A
0109 A3                INC     DPTR
010A E0                MOVX    A,@DPTR
010B FD                MOV     R5,A
010C 900000      R     MOV     DPTR,#c
010F E0                MOVX    A,@DPTR
0110 FB                MOV     R3,A
0111 120000      R     LCALL   _LcdDrawMiniBmp
0114         ?C0153:
0114         ?C0151:
0114         ?C0149:
                                           ; SOURCE LINE # 361
0114 900000      R     MOV     DPTR,#pAsc+01H
0117 E4                CLR     A
0118 75F001            MOV     B,#01H
011B 120000      E     LCALL   ?C?IILDX
011E 900000      R     MOV     DPTR,#x+01H
0121 E0                MOVX    A,@DPTR
0122 2404              ADD     A,#04H
0124 F0                MOVX    @DPTR,A
0125 900000      R     MOV     DPTR,#x
0128 E0                MOVX    A,@DPTR
0129 3400              ADDC    A,#00H
012B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 362
012C 020000      R     LJMP    ?C0145
012F         ?C0146:
                                           ; SOURCE LINE # 363
012F         ?C0154:
012F 22                RET     
             ; FUNCTION _LcdDrawMiniAsc (END)

             ; FUNCTION _LcdDrawMiniInt (BEGIN)
                                           ; SOURCE LINE # 372
0000 900000      R     MOV     DPTR,#x
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#y
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
0010 900000      R     MOV     DPTR,#value
0013 EA                MOV     A,R2
0014 F0                MOVX    @DPTR,A
0015 A3                INC     DPTR
0016 EB                MOV     A,R3
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 373
                                           ; SOURCE LINE # 374
0018 900000      R     MOV     DPTR,#ValueTmp
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 246 

001B E4                CLR     A
001C F0                MOVX    @DPTR,A
001D A3                INC     DPTR
001E E4                CLR     A
001F F0                MOVX    @DPTR,A
0020 900000      R     MOV     DPTR,#mask
0023 E4                CLR     A
0024 F0                MOVX    @DPTR,A
0025 A3                INC     DPTR
0026 E4                CLR     A
0027 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 375
0028 900000      R     MOV     DPTR,#w
002B E4                CLR     A
002C F0                MOVX    @DPTR,A
002D 900000      R     MOV     DPTR,#sz
0030 E4                CLR     A
0031 F0                MOVX    @DPTR,A
0032 900000      R     MOV     DPTR,#i
0035 E4                CLR     A
0036 F0                MOVX    @DPTR,A
0037 900000      R     MOV     DPTR,#minus
003A 740F              MOV     A,#0FH
003C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 377
003D 900000      R     MOV     DPTR,#value
0040 E0                MOVX    A,@DPTR
0041 FE                MOV     R6,A
0042 A3                INC     DPTR
0043 E0                MOVX    A,@DPTR
0044 FF                MOV     R7,A
0045 C3                CLR     C
0046 EE                MOV     A,R6
0047 6480              XRL     A,#080H
0049 9480              SUBB    A,#080H
004B 501F              JNC     ?C0155
                                           ; SOURCE LINE # 378
004D 900000      R     MOV     DPTR,#minus
0050 740B              MOV     A,#0BH
0052 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 379
0053 900000      R     MOV     DPTR,#value
0056 E0                MOVX    A,@DPTR
0057 FE                MOV     R6,A
0058 A3                INC     DPTR
0059 E0                MOVX    A,@DPTR
005A FF                MOV     R7,A
005B C3                CLR     C
005C E4                CLR     A
005D 9F                SUBB    A,R7
005E FF                MOV     R7,A
005F E4                CLR     A
0060 9E                SUBB    A,R6
0061 FE                MOV     R6,A
0062 900000      R     MOV     DPTR,#value
0065 EE                MOV     A,R6
0066 F0                MOVX    @DPTR,A
0067 A3                INC     DPTR
0068 EF                MOV     A,R7
0069 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 380
006A 8021              SJMP    ?C0156
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 247 

006C         ?C0155:
006C 900000      R     MOV     DPTR,#value
006F E0                MOVX    A,@DPTR
0070 FE                MOV     R6,A
0071 A3                INC     DPTR
0072 E0                MOVX    A,@DPTR
0073 FF                MOV     R7,A
0074 D3                SETB    C
0075 EF                MOV     A,R7
0076 9400              SUBB    A,#00H
0078 EE                MOV     A,R6
0079 6480              XRL     A,#080H
007B 9480              SUBB    A,#080H
007D 400E              JC      ?C0156
                                           ; SOURCE LINE # 381
007F 900000      R     MOV     DPTR,#plus
0082 E0                MOVX    A,@DPTR
0083 FF                MOV     R7,A
0084 EF                MOV     A,R7
0085 6006              JZ      ?C0156
0087 900000      R     MOV     DPTR,#minus
008A 7410              MOV     A,#010H
008C F0                MOVX    @DPTR,A
008D         ?C0158:
                                           ; SOURCE LINE # 382
008D         ?C0157:
008D         ?C0156:
                                           ; SOURCE LINE # 384
008D 900000      R     MOV     DPTR,#value
0090 E0                MOVX    A,@DPTR
0091 FE                MOV     R6,A
0092 A3                INC     DPTR
0093 E0                MOVX    A,@DPTR
0094 FF                MOV     R7,A
0095 900000      R     MOV     DPTR,#ValueTmp
0098 EE                MOV     A,R6
0099 F0                MOVX    @DPTR,A
009A A3                INC     DPTR
009B EF                MOV     A,R7
009C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 385
009D 900000      R     MOV     DPTR,#n
00A0 E0                MOVX    A,@DPTR
00A1 FF                MOV     R7,A
00A2 EF                MOV     A,R7
00A3 7030              JNZ     ?C0159
00A5 900000      R     MOV     DPTR,#n
00A8 E4                CLR     A
00A9 F0                MOVX    @DPTR,A
00AA         ?C0160:
00AA 900000      R     MOV     DPTR,#ValueTmp
00AD E0                MOVX    A,@DPTR
00AE FE                MOV     R6,A
00AF A3                INC     DPTR
00B0 E0                MOVX    A,@DPTR
00B1 FF                MOV     R7,A
00B2 EF                MOV     A,R7
00B3 4E                ORL     A,R6
00B4 601F              JZ      ?C0159
00B6         ?C0162:
00B6 900000      R     MOV     DPTR,#n
00B9 E0                MOVX    A,@DPTR
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 248 

00BA 04                INC     A
00BB F0                MOVX    @DPTR,A
00BC 900000      R     MOV     DPTR,#ValueTmp
00BF E0                MOVX    A,@DPTR
00C0 FE                MOV     R6,A
00C1 A3                INC     DPTR
00C2 E0                MOVX    A,@DPTR
00C3 FF                MOV     R7,A
00C4 7C00              MOV     R4,#00H
00C6 7D0A              MOV     R5,#0AH
00C8 120000      E     LCALL   ?C?SIDIV
00CB 900000      R     MOV     DPTR,#ValueTmp
00CE EE                MOV     A,R6
00CF F0                MOVX    @DPTR,A
00D0 A3                INC     DPTR
00D1 EF                MOV     A,R7
00D2 F0                MOVX    @DPTR,A
00D3 80D5              SJMP    ?C0160
00D5         ?C0161:
00D5         ?C0159:
                                           ; SOURCE LINE # 386
00D5 900000      R     MOV     DPTR,#dot
00D8 E0                MOVX    A,@DPTR
00D9 FF                MOV     R7,A
00DA 900000      R     MOV     DPTR,#n
00DD E0                MOVX    A,@DPTR
00DE FE                MOV     R6,A
00DF EE                MOV     A,R6
00E0 D3                SETB    C
00E1 9F                SUBB    A,R7
00E2 500D              JNC     ?C0163
00E4 900000      R     MOV     DPTR,#dot
00E7 E0                MOVX    A,@DPTR
00E8 FF                MOV     R7,A
00E9 EF                MOV     A,R7
00EA 04                INC     A
00EB FF                MOV     R7,A
00EC 900000      R     MOV     DPTR,#n
00EF EF                MOV     A,R7
00F0 F0                MOVX    @DPTR,A
00F1         ?C0163:
                                           ; SOURCE LINE # 388
00F1 900000      R     MOV     DPTR,#n
00F4 E0                MOVX    A,@DPTR
00F5 FF                MOV     R7,A
00F6 EF                MOV     A,R7
00F7 25E0              ADD     A,ACC
00F9 25E0              ADD     A,ACC
00FB FF                MOV     R7,A
00FC 900000      R     MOV     DPTR,#w
00FF EF                MOV     A,R7
0100 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 389
0101 900000      R     MOV     DPTR,#dot
0104 E0                MOVX    A,@DPTR
0105 FF                MOV     R7,A
0106 EF                MOV     A,R7
0107 6007              JZ      ?C0164
0109 900000      R     MOV     DPTR,#w
010C E0                MOVX    A,@DPTR
010D 2402              ADD     A,#02H
010F F0                MOVX    @DPTR,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 249 

0110         ?C0164:
                                           ; SOURCE LINE # 390
0110 900000      R     MOV     DPTR,#plus
0113 E0                MOVX    A,@DPTR
0114 FF                MOV     R7,A
0115 EF                MOV     A,R7
0116 64FF              XRL     A,#0FFH
0118 6007              JZ      ?C0165
011A 900000      R     MOV     DPTR,#w
011D E0                MOVX    A,@DPTR
011E 2404              ADD     A,#04H
0120 F0                MOVX    @DPTR,A
0121         ?C0165:
                                           ; SOURCE LINE # 392
0121 900000      R     MOV     DPTR,#mask
0124 E4                CLR     A
0125 F0                MOVX    @DPTR,A
0126 A3                INC     DPTR
0127 7401              MOV     A,#01H
0129 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 393
012A 900000      R     MOV     DPTR,#i
012D E4                CLR     A
012E F0                MOVX    @DPTR,A
012F         ?C0166:
012F 900000      R     MOV     DPTR,#n
0132 E0                MOVX    A,@DPTR
0133 FF                MOV     R7,A
0134 EF                MOV     A,R7
0135 14                DEC     A
0136 FF                MOV     R7,A
0137 900000      R     MOV     DPTR,#i
013A E0                MOVX    A,@DPTR
013B FE                MOV     R6,A
013C EE                MOV     A,R6
013D C3                CLR     C
013E 9F                SUBB    A,R7
013F 501F              JNC     ?C0167
0141 900000      R     MOV     DPTR,#mask
0144 E0                MOVX    A,@DPTR
0145 FE                MOV     R6,A
0146 A3                INC     DPTR
0147 E0                MOVX    A,@DPTR
0148 FF                MOV     R7,A
0149 7C00              MOV     R4,#00H
014B 7D0A              MOV     R5,#0AH
014D 120000      E     LCALL   ?C?IMUL
0150 900000      R     MOV     DPTR,#mask
0153 EE                MOV     A,R6
0154 F0                MOVX    @DPTR,A
0155 A3                INC     DPTR
0156 EF                MOV     A,R7
0157 F0                MOVX    @DPTR,A
0158         ?C0168:
0158 900000      R     MOV     DPTR,#i
015B E0                MOVX    A,@DPTR
015C 04                INC     A
015D F0                MOVX    @DPTR,A
015E 80CF              SJMP    ?C0166
0160         ?C0167:
                                           ; SOURCE LINE # 395
0160 900000      R     MOV     DPTR,#ar
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 250 

0163 E0                MOVX    A,@DPTR
0164 FF                MOV     R7,A
0165 EF                MOV     A,R7
0166 601E              JZ      ?C0169
0168 900000      R     MOV     DPTR,#x
016B E0                MOVX    A,@DPTR
016C FE                MOV     R6,A
016D A3                INC     DPTR
016E E0                MOVX    A,@DPTR
016F FF                MOV     R7,A
0170 900000      R     MOV     DPTR,#w
0173 E0                MOVX    A,@DPTR
0174 FD                MOV     R5,A
0175 7C00              MOV     R4,#00H
0177 C3                CLR     C
0178 EF                MOV     A,R7
0179 9D                SUBB    A,R5
017A FF                MOV     R7,A
017B EE                MOV     A,R6
017C 9C                SUBB    A,R4
017D FE                MOV     R6,A
017E 900000      R     MOV     DPTR,#x
0181 EE                MOV     A,R6
0182 F0                MOVX    @DPTR,A
0183 A3                INC     DPTR
0184 EF                MOV     A,R7
0185 F0                MOVX    @DPTR,A
0186         ?C0169:
                                           ; SOURCE LINE # 397
0186 900000      R     MOV     DPTR,#plus
0189 E0                MOVX    A,@DPTR
018A FF                MOV     R7,A
018B EF                MOV     A,R7
018C 64FF              XRL     A,#0FFH
018E 6026              JZ      ?C0170
                                           ; SOURCE LINE # 398
0190 900000      R     MOV     DPTR,#x
0193 E0                MOVX    A,@DPTR
0194 FE                MOV     R6,A
0195 A3                INC     DPTR
0196 E0                MOVX    A,@DPTR
0197 FF                MOV     R7,A
0198 900000      R     MOV     DPTR,#y
019B E0                MOVX    A,@DPTR
019C FC                MOV     R4,A
019D A3                INC     DPTR
019E E0                MOVX    A,@DPTR
019F FD                MOV     R5,A
01A0 900000      R     MOV     DPTR,#minus
01A3 E0                MOVX    A,@DPTR
01A4 FB                MOV     R3,A
01A5 120000      R     LCALL   _LcdDrawMiniBmp
01A8 900000      R     MOV     DPTR,#x+01H
01AB E0                MOVX    A,@DPTR
01AC 2404              ADD     A,#04H
01AE F0                MOVX    @DPTR,A
01AF 900000      R     MOV     DPTR,#x
01B2 E0                MOVX    A,@DPTR
01B3 3400              ADDC    A,#00H
01B5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 399
01B6         ?C0170:
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 251 

                                           ; SOURCE LINE # 401
01B6 900000      R     MOV     DPTR,#i
01B9 E4                CLR     A
01BA F0                MOVX    @DPTR,A
01BB         ?C0171:
01BB 900000      R     MOV     DPTR,#n
01BE E0                MOVX    A,@DPTR
01BF FF                MOV     R7,A
01C0 900000      R     MOV     DPTR,#i
01C3 E0                MOVX    A,@DPTR
01C4 FE                MOV     R6,A
01C5 EE                MOV     A,R6
01C6 C3                CLR     C
01C7 9F                SUBB    A,R7
01C8 4003              JC      $ + 5H
01CA 020000      R     LJMP    ?C0180
                                           ; SOURCE LINE # 402
01CD 900000      R     MOV     DPTR,#mask
01D0 E0                MOVX    A,@DPTR
01D1 FC                MOV     R4,A
01D2 A3                INC     DPTR
01D3 E0                MOVX    A,@DPTR
01D4 FD                MOV     R5,A
01D5 900000      R     MOV     DPTR,#value
01D8 E0                MOVX    A,@DPTR
01D9 FE                MOV     R6,A
01DA A3                INC     DPTR
01DB E0                MOVX    A,@DPTR
01DC FF                MOV     R7,A
01DD 120000      E     LCALL   ?C?SIDIV
01E0 7C00              MOV     R4,#00H
01E2 7D0A              MOV     R5,#0AH
01E4 120000      E     LCALL   ?C?SIDIV
01E7 900000      R     MOV     DPTR,#ValueTmp
01EA EC                MOV     A,R4
01EB F0                MOVX    @DPTR,A
01EC A3                INC     DPTR
01ED ED                MOV     A,R5
01EE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 403
01EF 900000      R     MOV     DPTR,#n
01F2 E0                MOVX    A,@DPTR
01F3 FF                MOV     R7,A
01F4 EF                MOV     A,R7
01F5 14                DEC     A
01F6 FF                MOV     R7,A
01F7 900000      R     MOV     DPTR,#i
01FA E0                MOVX    A,@DPTR
01FB FE                MOV     R6,A
01FC EF                MOV     A,R7
01FD B50606            CJNE    A,AR6,?C0174
                                           ; SOURCE LINE # 404
0200 900000      R     MOV     DPTR,#sz
0203 7401              MOV     A,#01H
0205 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 405
0206         ?C0174:
                                           ; SOURCE LINE # 406
0206 900000      R     MOV     DPTR,#n
0209 E0                MOVX    A,@DPTR
020A FF                MOV     R7,A
020B EF                MOV     A,R7
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 252 

020C 14                DEC     A
020D FF                MOV     R7,A
020E 900000      R     MOV     DPTR,#dot
0211 E0                MOVX    A,@DPTR
0212 FE                MOV     R6,A
0213 C3                CLR     C
0214 EF                MOV     A,R7
0215 9E                SUBB    A,R6
0216 FF                MOV     R7,A
0217 900000      R     MOV     DPTR,#i
021A E0                MOVX    A,@DPTR
021B FE                MOV     R6,A
021C EF                MOV     A,R7
021D 6E                XRL     A,R6
021E 705C              JNZ     ?C0175
0220 900000      R     MOV     DPTR,#dot
0223 E0                MOVX    A,@DPTR
0224 FF                MOV     R7,A
0225 EF                MOV     A,R7
0226 6054              JZ      ?C0175
                                           ; SOURCE LINE # 407
0228 900000      R     MOV     DPTR,#sz
022B 7401              MOV     A,#01H
022D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 408
022E 900000      R     MOV     DPTR,#x
0231 E0                MOVX    A,@DPTR
0232 FE                MOV     R6,A
0233 A3                INC     DPTR
0234 E0                MOVX    A,@DPTR
0235 FF                MOV     R7,A
0236 900000      R     MOV     DPTR,#y
0239 E0                MOVX    A,@DPTR
023A FC                MOV     R4,A
023B A3                INC     DPTR
023C E0                MOVX    A,@DPTR
023D FD                MOV     R5,A
023E 900000      R     MOV     DPTR,#ValueTmp
0241 E0                MOVX    A,@DPTR
0242 FA                MOV     R2,A
0243 A3                INC     DPTR
0244 E0                MOVX    A,@DPTR
0245 FB                MOV     R3,A
0246 120000      R     LCALL   _LcdDrawMiniBmp
0249 900000      R     MOV     DPTR,#x+01H
024C E0                MOVX    A,@DPTR
024D 2404              ADD     A,#04H
024F F0                MOVX    @DPTR,A
0250 900000      R     MOV     DPTR,#x
0253 E0                MOVX    A,@DPTR
0254 3400              ADDC    A,#00H
0256 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 409
0257 900000      R     MOV     DPTR,#x
025A E0                MOVX    A,@DPTR
025B FE                MOV     R6,A
025C A3                INC     DPTR
025D E0                MOVX    A,@DPTR
025E FF                MOV     R7,A
025F 900000      R     MOV     DPTR,#y
0262 E0                MOVX    A,@DPTR
0263 FC                MOV     R4,A
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 253 

0264 A3                INC     DPTR
0265 E0                MOVX    A,@DPTR
0266 FD                MOV     R5,A
0267 7B0A              MOV     R3,#0AH
0269 120000      R     LCALL   _LcdDrawMiniBmp
026C 900000      R     MOV     DPTR,#x+01H
026F E0                MOVX    A,@DPTR
0270 2402              ADD     A,#02H
0272 F0                MOVX    @DPTR,A
0273 900000      R     MOV     DPTR,#x
0276 E0                MOVX    A,@DPTR
0277 3400              ADDC    A,#00H
0279 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 410
027A 804E              SJMP    ?C0176
027C         ?C0175:
                                           ; SOURCE LINE # 411
027C 900000      R     MOV     DPTR,#ValueTmp
027F E0                MOVX    A,@DPTR
0280 FE                MOV     R6,A
0281 A3                INC     DPTR
0282 E0                MOVX    A,@DPTR
0283 FF                MOV     R7,A
0284 EF                MOV     A,R7
0285 4E                ORL     A,R6
0286 6008              JZ      ?C0177
                                           ; SOURCE LINE # 412
0288 900000      R     MOV     DPTR,#sz
028B 7401              MOV     A,#01H
028D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 413
028E 8011              SJMP    ?C0178
0290         ?C0177:
0290 900000      R     MOV     DPTR,#sz
0293 E0                MOVX    A,@DPTR
0294 FF                MOV     R7,A
0295 EF                MOV     A,R7
0296 7009              JNZ     ?C0178
                                           ; SOURCE LINE # 414
0298 900000      R     MOV     DPTR,#ValueTmp
029B E4                CLR     A
029C F0                MOVX    @DPTR,A
029D A3                INC     DPTR
029E 740F              MOV     A,#0FH
02A0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 415
02A1         ?C0179:
02A1         ?C0178:
                                           ; SOURCE LINE # 416
02A1 900000      R     MOV     DPTR,#x
02A4 E0                MOVX    A,@DPTR
02A5 FE                MOV     R6,A
02A6 A3                INC     DPTR
02A7 E0                MOVX    A,@DPTR
02A8 FF                MOV     R7,A
02A9 900000      R     MOV     DPTR,#y
02AC E0                MOVX    A,@DPTR
02AD FC                MOV     R4,A
02AE A3                INC     DPTR
02AF E0                MOVX    A,@DPTR
02B0 FD                MOV     R5,A
02B1 900000      R     MOV     DPTR,#ValueTmp
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 254 

02B4 E0                MOVX    A,@DPTR
02B5 FA                MOV     R2,A
02B6 A3                INC     DPTR
02B7 E0                MOVX    A,@DPTR
02B8 FB                MOV     R3,A
02B9 120000      R     LCALL   _LcdDrawMiniBmp
                                           ; SOURCE LINE # 417
02BC 900000      R     MOV     DPTR,#x+01H
02BF E0                MOVX    A,@DPTR
02C0 2404              ADD     A,#04H
02C2 F0                MOVX    @DPTR,A
02C3 900000      R     MOV     DPTR,#x
02C6 E0                MOVX    A,@DPTR
02C7 3400              ADDC    A,#00H
02C9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 418
02CA         ?C0176:
                                           ; SOURCE LINE # 419
02CA 900000      R     MOV     DPTR,#mask
02CD E0                MOVX    A,@DPTR
02CE FE                MOV     R6,A
02CF A3                INC     DPTR
02D0 E0                MOVX    A,@DPTR
02D1 FF                MOV     R7,A
02D2 7C00              MOV     R4,#00H
02D4 7D0A              MOV     R5,#0AH
02D6 120000      E     LCALL   ?C?SIDIV
02D9 900000      R     MOV     DPTR,#mask
02DC EE                MOV     A,R6
02DD F0                MOVX    @DPTR,A
02DE A3                INC     DPTR
02DF EF                MOV     A,R7
02E0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 420
02E1         ?C0173:
02E1 900000      R     MOV     DPTR,#i
02E4 E0                MOVX    A,@DPTR
02E5 04                INC     A
02E6 F0                MOVX    @DPTR,A
02E7 020000      R     LJMP    ?C0171
02EA         ?C0172:
                                           ; SOURCE LINE # 421
02EA         ?C0180:
02EA 22                RET     
             ; FUNCTION _LcdDrawMiniInt (END)

C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 255 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
sint64_t . . . . . . . . . . . . . . .  TYPEDEF  -----  ARRAY    -----  8
uint64_t . . . . . . . . . . . . . . .  TYPEDEF  -----  ARRAY    -----  8
SI_GEN_PTR_t . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  3
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  3
  gptr . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  3
_LcdDrawVLine. . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  y2 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  color. . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
int64_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  ARRAY    -----  8
_LcdDrawMaskX. . . . . . . . . . . . .  STATIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  mask . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  n. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
  j. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  c. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  mv . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
SI_UU32. . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  4
  u32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  s32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  uu16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
_LcdDrawMaskY. . . . . . . . . . . . .  STATIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  mask . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  n. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
  j. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  c. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  mv . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
_LcdDrawBmpToArray . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  pImageDat. . . . . . . . . . . . . .  AUTO     XDATA  PTR      0004H  3
  iPix . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  uPixDat. . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0008H  1
  iWidth . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0009H  2
  iHeight. . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000BH  2
  iDat . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000DH  2
  iImgWidth. . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000FH  2
  iImgHeight . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0011H  2
false. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SI_UU16. . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  2
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
size_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
GPTR_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  3
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 256 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  memtype. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  address. . . . . . . . . . . . . . .  MEMBER   -----  UNION    0001H  2
PvInitTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
AscString. . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
LcdRight . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_INT    0000H  2
LNG_ENG. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TxSysDef . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  Mark . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  Version. . . . . . . . . . . . . . .  MEMBER   -----  INT      0002H  2
  LightSw. . . . . . . . . . . . . . .  MEMBER   -----  INT      0004H  2
  LightTim . . . . . . . . . . . . . .  MEMBER   -----  INT      0006H  2
  Contrast . . . . . . . . . . . . . .  MEMBER   -----  INT      0008H  2
  Language . . . . . . . . . . . . . .  MEMBER   -----  INT      000AH  2
BoolDef. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LNG_CHS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LcdLeft. . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_INT    0002H  2
MenuItem . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  Title. . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  SubItem. . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  ValueList. . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  Min. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0009H  2
  Max. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      000BH  2
  pValue . . . . . . . . . . . . . . .  MEMBER   -----  PTR      000DH  3
  Data . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
  Text . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0011H  3
PageFun. . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
_LcdDrawPixel. . . . . . . . . . . . .  STATIC   CODE   PROC     0000H  -----
  Color. . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  YColumn. . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0002H  1
  YByteIdxBit. . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0003H  1
AscFontTableMask . . . . . . . . . . .  EXTERN   CODE   ARRAY    -----  762
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  BIT      -----  1
SI_GEN_PTR . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  3
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  3
  gptr . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  3
_LcdDrawLine . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x0 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y0 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  x1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  y1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
  color. . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
  t. . . . . . . . . . . . . . . . . .  AUTO     XDATA  INT      000AH  2
  dx . . . . . . . . . . . . . . . . .  AUTO     XDATA  INT      000CH  2
  dy . . . . . . . . . . . . . . . . .  AUTO     XDATA  INT      000EH  2
  err. . . . . . . . . . . . . . . . .  AUTO     XDATA  INT      0010H  2
  steep. . . . . . . . . . . . . . . .  AUTO     XDATA  INT      0012H  2
  ystep. . . . . . . . . . . . . . . .  AUTO     XDATA  INT      0014H  2
PD_LIST. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LngDef . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ChsFontTableMask . . . . . . . . . . .  EXTERN   CODE   ARRAY    -----  52
LcdDir . . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0004H  1
_LcdDrawRect . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x0 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y0 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  x1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  y1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
  color. . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 257 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000AH  2
MenuStat . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Init . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  DrawMask . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Focus. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Start. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Total. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  ItemEdit . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
_LcdDrawStart. . . . . . . . . . . . .  STATIC   CODE   PROC     0000H  -----
  x0 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y0 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  x1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  y1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
  DrawDir. . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0008H  1
_abs . . . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
MinFontTableMask . . . . . . . . . . .  EXTERN   CODE   ARRAY    -----  200
MenuItemDef. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  Title. . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  SubItem. . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  ValueList. . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  Min. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0009H  2
  Max. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      000BH  2
  pValue . . . . . . . . . . . . . . .  MEMBER   -----  PTR      000DH  3
  Data . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
  Text . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0011H  3
LcdDrawInit. . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
PV_INIT. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CSTR . . . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
_LcdDrawAscChar. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  iAsc . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  iDatLine . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
  cDatLine . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
  pBmpAscChar. . . . . . . . . . . . .  AUTO     XDATA  PTR      0008H  3
LcdXpos. . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_INT    0005H  2
LcdYpos. . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_INT    0007H  2
DrawDirDef . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
true . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
sString_t. . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
TxSysTypeDef . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  Mark . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  Version. . . . . . . . . . . . . . .  MEMBER   -----  INT      0002H  2
  LightSw. . . . . . . . . . . . . . .  MEMBER   -----  INT      0004H  2
  LightTim . . . . . . . . . . . . . .  MEMBER   -----  INT      0006H  2
  Contrast . . . . . . . . . . . . . .  MEMBER   -----  INT      0008H  2
  Language . . . . . . . . . . . . . .  MEMBER   -----  INT      000AH  2
BoolTypeDef. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PdDef. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uString_t. . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
LcdDispBuf . . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0009H  128
LcdDispImg . . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0089H  1024
LcdDatInit . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
_LcdDrawChsChar. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 258 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  iChs . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  cDatLine . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000FH  2
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
  iChsTmp. . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
  cDatLine . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000AH  2
  pBmpChsChar. . . . . . . . . . . . .  AUTO     XDATA  PTR      000CH  3
MenuStatDef. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Init . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  DrawMask . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Focus. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Start. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Total. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  ItemEdit . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
_LcdDrawClr. . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  Bw . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0000H  1
  Idx. . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0001H  2
sChar_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
_LcdDrawTextString . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  AscText. . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0004H  3
uChar_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
sint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
DRAW_SWNE. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DRAW_NWSE. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_LcdDrawMiniAsc. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  pAsc . . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0004H  3
  c. . . . . . . . . . . . . . . . . .  AUTO     XDATA  CHAR     0007H  1
LcdBw. . . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0489H  1
PV_REDRAW. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PD_ALL . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
_LcdDrawInt. . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  value. . . . . . . . . . . . . . . .  AUTO     XDATA  INT      0004H  2
  n. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  dot. . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  plus . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0008H  1
  ar . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0009H  1
  ValueTmp . . . . . . . . . . . . . .  AUTO     XDATA  INT      000AH  2
  mask . . . . . . . . . . . . . . . .  AUTO     XDATA  INT      000CH  2
  w. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000EH  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000FH  1
  sz . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0010H  1
  minus. . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0011H  1
_LcdDrawGeChar . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  width. . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  yOffset. . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
  height . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  pImageDat. . . . . . . . . . . . . .  AUTO     XDATA  PTR      0007H  3
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000AH  1
  mDat . . . . . . . . . . . . . . . .  AUTO     XDATA  U_LONG   000BH  4
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 259 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


_LcdDrawMiniBmp. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  iTab . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
CAscString . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
LngTypeDef . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
PD_IDX . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_LcdDrawPixelXY. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  color. . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
PV_END . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MenuItemTypeDef. . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  Title. . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0000H  3
  SubItem. . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
  ValueList. . . . . . . . . . . . . .  MEMBER   -----  PTR      0006H  3
  Min. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0009H  2
  Max. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      000BH  2
  pValue . . . . . . . . . . . . . . .  MEMBER   -----  PTR      000DH  3
  Data . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
  Text . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0011H  3
SI_UU32_t. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  u32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  s32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  uu16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
_LcdDrawMiniInt. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  value. . . . . . . . . . . . . . . .  AUTO     XDATA  INT      0004H  2
  n. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  dot. . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  plus . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0008H  1
  ar . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0009H  1
  ValueTmp . . . . . . . . . . . . . .  AUTO     XDATA  INT      000AH  2
  mask . . . . . . . . . . . . . . . .  AUTO     XDATA  INT      000CH  2
  w. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000EH  1
  sz . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000FH  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0010H  1
  minus. . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0011H  1
SI_UU16_t. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  2
  u16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  s16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  u8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  s8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
DrawDirTypeDef . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PdTypeDef. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
MenuStatTypeDef. . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Init . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  DrawMask . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Focus. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Start. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
C51 COMPILER V9.56.0.0   LCDDRAW                                                           09/10/2018 09:40:59 PAGE 260 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  Total. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  ItemEdit . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
PvInitDef. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
sString. . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
uString. . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
_LcdDrawHzLine . . . . . . . . . . . .  STATIC   CODE   PROC     0000H  -----
  x. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  mask . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  numble . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
  j. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
  mv . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    000AH  2
PD_VALUE . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
sChar. . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
uChar. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
_LcdDrawHLine. . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  x1 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  x2 . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0002H  2
  y. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0004H  2
  color. . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0006H  2
PD_TITLE . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PV_PARAM . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
STR. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  PTR      -----  3
sint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
PV_RUN . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
sint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   6444    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   1387    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
