
<p class="level0">
<p class="level0">
<p class="level0"><pre class="level0">
</pre>

<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">'br} 
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">'br} 
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">{\ 
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0">
<p class="level0"><a name="NAME"></a><h2 class="nroffsh">NAME</h2>
<p class="level0">AS - the portable GNU assembler. <a name="SYNOPSIS"></a><h2 class="nroffsh">SYNOPSIS</h2>
<p class="level0">
<p class="level0">as [<span Class="bold">-a</span>[<span Class="bold">cdghlns</span>][=<span Class="emphasis">file</span>]] [<span Class="bold">--alternate</span>] [<span Class="bold">-D</span>] &nbsp;[<span Class="bold">--compress-debug-sections</span>]  [<span Class="bold">--nocompress-debug-sections</span>] &nbsp;[<span Class="bold">--debug-prefix-map</span> <span Class="emphasis">old</span>=<span Class="emphasis">new</span>] &nbsp;[<span Class="bold">--defsym</span> <span Class="emphasis">sym</span>=<span Class="emphasis">val</span>] [<span Class="bold">-f</span>] [<span Class="bold">-g</span>] [<span Class="bold">--gstabs</span>] &nbsp;[<span Class="bold">--gstabs+</span>] [<span Class="bold">--gdwarf-2</span>] [<span Class="bold">--gdwarf-sections</span>] &nbsp;[<span Class="bold">--help</span>] [<span Class="bold">-I</span> <span Class="emphasis">dir</span>] [<span Class="bold">-J</span>] &nbsp;[<span Class="bold">-K</span>] [<span Class="bold">-L</span>] [<span Class="bold">--listing-lhs-width</span>=<span Class="emphasis">s-1NUMs0</span>] &nbsp;[<span Class="bold">--listing-lhs-width2</span>=<span Class="emphasis">s-1NUMs0</span>] [<span Class="bold">--listing-rhs-width</span>=<span Class="emphasis">s-1NUMs0</span>] &nbsp;[<span Class="bold">--listing-cont-lines</span>=<span Class="emphasis">s-1NUMs0</span>] [<span Class="bold">--keep-locals</span>] [<span Class="bold">-o</span> &nbsp;<span Class="emphasis">objfile</span>] [<span Class="bold">-R</span>] [<span Class="bold">--reduce-memory-overheads</span>] [<span Class="bold">--statistics</span>] &nbsp;[<span Class="bold">-v</span>] [<span Class="bold">-version</span>] [<span Class="bold">--version</span>] [<span Class="bold">-W</span>] [<span Class="bold">--warn</span>] &nbsp;[<span Class="bold">--fatal-warnings</span>] [<span Class="bold">-w</span>] [<span Class="bold">-x</span>] [<span Class="bold">-Z</span>] [<span Class="bold">@</span><span Class="emphasis">s-1FILEs0</span>] &nbsp;[<span Class="bold">--size-check=[error|warning]</span>] &nbsp;[<span Class="bold">--target-help</span>] [<span Class="emphasis">target-options</span>] &nbsp;[<span Class="bold">--</span>|<span Class="emphasis">files</span> ...] 
<p class="level0"><span Class="emphasis">Target AArch64 options:</span> &nbsp;  [<span Class="bold">-EB</span>|<span Class="bold">-EL</span>] &nbsp;  [<span Class="bold">-mabi</span>=<span Class="emphasis">s-1ABIs0</span>] 
<p class="level0"><span Class="emphasis">Target Alpha options:</span> &nbsp;  [<span Class="bold">-m</span><span Class="emphasis">cpu</span>] &nbsp;  [<span Class="bold">-mdebug</span> | <span Class="bold">-no-mdebug</span>] &nbsp;  [<span Class="bold">-replace</span> | <span Class="bold">-noreplace</span>] &nbsp;  [<span Class="bold">-relax</span>] [<span Class="bold">-g</span>] [<span Class="bold">-G</span><span Class="emphasis">size</span>] &nbsp;  [<span Class="bold">-F</span>] [<span Class="bold">-32addr</span>] 
<p class="level0"><span Class="emphasis">Target s-1ARCs0 options:</span> &nbsp;  [<span Class="bold">-marc[5|6|7|8]</span>] &nbsp;  [<span Class="bold">-EB</span>|<span Class="bold">-EL</span>] 
<p class="level0"><span Class="emphasis">Target s-1ARMs0 options:</span> &nbsp;  [<span Class="bold">-mcpu</span>=<span Class="emphasis">processor</span>[+<span Class="emphasis">extension</span>...]] &nbsp;  [<span Class="bold">-march</span>=<span Class="emphasis">architecture</span>[+<span Class="emphasis">extension</span>...]] &nbsp;  [<span Class="bold">-mfpu</span>=<span Class="emphasis">floating-point-format</span>] &nbsp;  [<span Class="bold">-mfloat-abi</span>=<span Class="emphasis">abi</span>] &nbsp;  [<span Class="bold">-meabi</span>=<span Class="emphasis">ver</span>] &nbsp;  [<span Class="bold">-mthumb</span>] &nbsp;  [<span Class="bold">-EB</span>|<span Class="bold">-EL</span>] &nbsp;  [<span Class="bold">-mapcs-32</span>|<span Class="bold">-mapcs-26</span>|<span Class="bold">-mapcs-float</span>| &nbsp;   <span Class="bold">-mapcs-reentrant</span>] &nbsp;  [<span Class="bold">-mthumb-interwork</span>] [<span Class="bold">-k</span>] 
<p class="level0"><span Class="emphasis">Target Blackfin options:</span> &nbsp;  [<span Class="bold">-mcpu</span>=<span Class="emphasis">processor</span>[-<span Class="emphasis">sirevision</span>]] &nbsp;  [<span Class="bold">-mfdpic</span>] &nbsp;  [<span Class="bold">-mno-fdpic</span>] &nbsp;  [<span Class="bold">-mnopic</span>] 
<p class="level0"><span Class="emphasis">Target s-1CRISs0 options:</span> &nbsp;  [<span Class="bold">--underscore</span> | <span Class="bold">--no-underscore</span>] &nbsp;  [<span Class="bold">--pic</span>] [<span Class="bold">-N</span>] &nbsp;  [<span Class="bold">--emulation=criself</span> | <span Class="bold">--emulation=crisaout</span>] &nbsp;  [<span Class="bold">--march=v0_v10</span> | <span Class="bold">--march=v10</span> | <span Class="bold">--march=v32</span> | <span Class="bold">--march=common_v10_v32</span>] 
<p class="level0"><span Class="emphasis">Target D10V options:</span> &nbsp;  [<span Class="bold">-O</span>] 
<p class="level0"><span Class="emphasis">Target D30V options:</span> &nbsp;  [<span Class="bold">-O</span>|<span Class="bold">-n</span>|<span Class="bold">-N</span>] 
<p class="level0"><span Class="emphasis">Target s-1EPIPHANYs0 options:</span> &nbsp;  [<span Class="bold">-mepiphany</span>|<span Class="bold">-mepiphany16</span>] 
<p class="level0"><span Class="emphasis">Target H8/300 options:</span> &nbsp;  [-h-tick-hex] 
<p class="level0"><span Class="emphasis">Target i386 options:</span> &nbsp;  [<span Class="bold">--32</span>|<span Class="bold">--x32</span>|<span Class="bold">--64</span>] [<span Class="bold">-n</span>] &nbsp;  [<span Class="bold">-march</span>=<span Class="emphasis">s-1CPUs0</span>[+<span Class="emphasis">s-1EXTENSIONs0</span>...]] [<span Class="bold">-mtune</span>=<span Class="emphasis">s-1CPUs0</span>] 
<p class="level0"><span Class="emphasis">Target i960 options:</span> &nbsp;  [<span Class="bold">-ACA</span>|<span Class="bold">-ACA_A</span>|<span Class="bold">-ACB</span>|<span Class="bold">-ACC</span>|<span Class="bold">-AKA</span>|<span Class="bold">-AKB</span>| &nbsp;   <span Class="bold">-AKC</span>|<span Class="bold">-AMC</span>] &nbsp;  [<span Class="bold">-b</span>] [<span Class="bold">-no-relax</span>] 
<p class="level0"><span Class="emphasis">Target s-1IA-64s0 options:</span> &nbsp;  [<span Class="bold">-mconstant-gp</span>|<span Class="bold">-mauto-pic</span>] &nbsp;  [<span Class="bold">-milp32</span>|<span Class="bold">-milp64</span>|<span Class="bold">-mlp64</span>|<span Class="bold">-mp64</span>] &nbsp;  [<span Class="bold">-mle</span>|<span Class="bold">mbe</span>] &nbsp;  [<span Class="bold">-mtune=itanium1</span>|<span Class="bold">-mtune=itanium2</span>] &nbsp;  [<span Class="bold">-munwind-check=warning</span>|<span Class="bold">-munwind-check=error</span>] &nbsp;  [<span Class="bold">-mhint.b=ok</span>|<span Class="bold">-mhint.b=warning</span>|<span Class="bold">-mhint.b=error</span>] &nbsp;  [<span Class="bold">-x</span>|<span Class="bold">-xexplicit</span>] [<span Class="bold">-xauto</span>] [<span Class="bold">-xdebug</span>] 
<p class="level0"><span Class="emphasis">Target s-1IP2Ks0 options:</span> &nbsp;  [<span Class="bold">-mip2022</span>|<span Class="bold">-mip2022ext</span>] 
<p class="level0"><span Class="emphasis">Target M32C options:</span> &nbsp;  [<span Class="bold">-m32c</span>|<span Class="bold">-m16c</span>] [-relax] [-h-tick-hex] 
<p class="level0"><span Class="emphasis">Target M32R options:</span> &nbsp;  [<span Class="bold">--m32rx</span>|<span Class="bold">--[no-]warn-explicit-parallel-conflicts</span>| &nbsp;  <span Class="bold">--W[n]p</span>] 
<p class="level0"><span Class="emphasis">Target M680X0 options:</span> &nbsp;  [<span Class="bold">-l</span>] [<span Class="bold">-m68000</span>|<span Class="bold">-m68010</span>|<span Class="bold">-m68020</span>|...] 
<p class="level0"><span Class="emphasis">Target M68HC11 options:</span> &nbsp;  [<span Class="bold">-m68hc11</span>|<span Class="bold">-m68hc12</span>|<span Class="bold">-m68hcs12</span>|<span Class="bold">-mm9s12x</span>|<span Class="bold">-mm9s12xg</span>] &nbsp;  [<span Class="bold">-mshort</span>|<span Class="bold">-mlong</span>] &nbsp;  [<span Class="bold">-mshort-double</span>|<span Class="bold">-mlong-double</span>] &nbsp;  [<span Class="bold">--force-long-branches</span>] [<span Class="bold">--short-branches</span>] &nbsp;  [<span Class="bold">--strict-direct-mode</span>] [<span Class="bold">--print-insn-syntax</span>] &nbsp;  [<span Class="bold">--print-opcodes</span>] [<span Class="bold">--generate-example</span>] 
<p class="level0"><span Class="emphasis">Target s-1MCOREs0 options:</span> &nbsp;  [<span Class="bold">-jsri2bsr</span>] [<span Class="bold">-sifilter</span>] [<span Class="bold">-relax</span>] &nbsp;  [<span Class="bold">-mcpu=[210|340]</span>] 
<p class="level0"><span Class="emphasis">Target Meta options:</span> &nbsp;  [<span Class="bold">-mcpu=</span><span Class="emphasis">cpu</span>] [<span Class="bold">-mfpu=</span><span Class="emphasis">cpu</span>] [<span Class="bold">-mdsp=</span><span Class="emphasis">cpu</span>] <span Class="emphasis">Target s-1MICROBLAZEs0 options:</span> 
<p class="level0"><span Class="emphasis">Target s-1MIPSs0 options:</span> &nbsp;  [<span Class="bold">-nocpp</span>] [<span Class="bold">-EL</span>] [<span Class="bold">-EB</span>] [<span Class="bold">-O</span>[<span Class="emphasis">optimization level</span>]] &nbsp;  [<span Class="bold">-g</span>[<span Class="emphasis">debug level</span>]] [<span Class="bold">-G</span> <span Class="emphasis">num</span>] [<span Class="bold">-KPIC</span>] [<span Class="bold">-call_shared</span>] &nbsp;  [<span Class="bold">-non_shared</span>] [<span Class="bold">-xgot</span> [<span Class="bold">-mvxworks-pic</span>] &nbsp;  [<span Class="bold">-mabi</span>=<span Class="emphasis">s-1ABIs0</span>] [<span Class="bold">-32</span>] [<span Class="bold">-n32</span>] [<span Class="bold">-64</span>] [<span Class="bold">-mfp32</span>] [<span Class="bold">-mgp32</span>] &nbsp;  [<span Class="bold">-mfp64</span>] [<span Class="bold">-mgp64</span>] [<span Class="bold">-mfpxx</span>] &nbsp;  [<span Class="bold">-modd-spreg</span>] [<span Class="bold">-mno-odd-spreg</span>] &nbsp;  [<span Class="bold">-march</span>=<span Class="emphasis">s-1CPUs0</span>] [<span Class="bold">-mtune</span>=<span Class="emphasis">s-1CPUs0</span>] [<span Class="bold">-mips1</span>] [<span Class="bold">-mips2</span>] &nbsp;  [<span Class="bold">-mips3</span>] [<span Class="bold">-mips4</span>] [<span Class="bold">-mips5</span>] [<span Class="bold">-mips32</span>] [<span Class="bold">-mips32r2</span>] &nbsp;  [<span Class="bold">-mips32r3</span>] [<span Class="bold">-mips32r5</span>] [<span Class="bold">-mips32r6</span>] [<span Class="bold">-mips64</span>] [<span Class="bold">-mips64r2</span>] &nbsp;  [<span Class="bold">-mips64r3</span>] [<span Class="bold">-mips64r5</span>] [<span Class="bold">-mips64r6</span>] &nbsp;  [<span Class="bold">-construct-floats</span>] [<span Class="bold">-no-construct-floats</span>] &nbsp;  [<span Class="bold">-mnan=</span><span Class="emphasis">encoding</span>] &nbsp;  [<span Class="bold">-trap</span>] [<span Class="bold">-no-break</span>] [<span Class="bold">-break</span>] [<span Class="bold">-no-trap</span>] &nbsp;  [<span Class="bold">-mips16</span>] [<span Class="bold">-no-mips16</span>] &nbsp;  [<span Class="bold">-mmicromips</span>] [<span Class="bold">-mno-micromips</span>] &nbsp;  [<span Class="bold">-msmartmips</span>] [<span Class="bold">-mno-smartmips</span>] &nbsp;  [<span Class="bold">-mips3d</span>] [<span Class="bold">-no-mips3d</span>] &nbsp;  [<span Class="bold">-mdmx</span>] [<span Class="bold">-no-mdmx</span>] &nbsp;  [<span Class="bold">-mdsp</span>] [<span Class="bold">-mno-dsp</span>] &nbsp;  [<span Class="bold">-mdspr2</span>] [<span Class="bold">-mno-dspr2</span>] &nbsp;  [<span Class="bold">-mmsa</span>] [<span Class="bold">-mno-msa</span>] &nbsp;  [<span Class="bold">-mxpa</span>] [<span Class="bold">-mno-xpa</span>] &nbsp;  [<span Class="bold">-mmt</span>] [<span Class="bold">-mno-mt</span>] &nbsp;  [<span Class="bold">-mmcu</span>] [<span Class="bold">-mno-mcu</span>] &nbsp;  [<span Class="bold">-minsn32</span>] [<span Class="bold">-mno-insn32</span>] &nbsp;  [<span Class="bold">-mfix7000</span>] [<span Class="bold">-mno-fix7000</span>] &nbsp;  [<span Class="bold">-mfix-rm7000</span>] [<span Class="bold">-mno-fix-rm7000</span>] &nbsp;  [<span Class="bold">-mfix-vr4120</span>] [<span Class="bold">-mno-fix-vr4120</span>] &nbsp;  [<span Class="bold">-mfix-vr4130</span>] [<span Class="bold">-mno-fix-vr4130</span>] &nbsp;  [<span Class="bold">-mdebug</span>] [<span Class="bold">-no-mdebug</span>] &nbsp;  [<span Class="bold">-mpdr</span>] [<span Class="bold">-mno-pdr</span>] 
<p class="level0"><span Class="emphasis">Target s-1MMIXs0 options:</span> &nbsp;  [<span Class="bold">--fixed-special-register-names</span>] [<span Class="bold">--globalize-symbols</span>] &nbsp;  [<span Class="bold">--gnu-syntax</span>] [<span Class="bold">--relax</span>] [<span Class="bold">--no-predefined-symbols</span>] &nbsp;  [<span Class="bold">--no-expand</span>] [<span Class="bold">--no-merge-gregs</span>] [<span Class="bold">-x</span>] &nbsp;  [<span Class="bold">--linker-allocated-gregs</span>] 
<p class="level0"><span Class="emphasis">Target Nios s-1IIs0 options:</span> &nbsp;  [<span Class="bold">-relax-all</span>] [<span Class="bold">-relax-section</span>] [<span Class="bold">-no-relax</span>] &nbsp;  [<span Class="bold">-EB</span>] [<span Class="bold">-EL</span>] 
<p class="level0"><span Class="emphasis">Target s-1NDS32s0 options:</span> &nbsp;   [<span Class="bold">-EL</span>] [<span Class="bold">-EB</span>] [<span Class="bold">-O</span>] [<span Class="bold">-Os</span>] [<span Class="bold">-mcpu=</span><span Class="emphasis">cpu</span>] &nbsp;   [<span Class="bold">-misa=</span><span Class="emphasis">isa</span>] [<span Class="bold">-mabi=</span><span Class="emphasis">abi</span>] [<span Class="bold">-mall-ext</span>] &nbsp;   [<span Class="bold">-m[no-]16-bit</span>]  [<span Class="bold">-m[no-]perf-ext</span>] [<span Class="bold">-m[no-]perf2-ext</span>] &nbsp;   [<span Class="bold">-m[no-]string-ext</span>] [<span Class="bold">-m[no-]dsp-ext</span>] [<span Class="bold">-m[no-]mac</span>] [<span Class="bold">-m[no-]div</span>] &nbsp;   [<span Class="bold">-m[no-]audio-isa-ext</span>] [<span Class="bold">-m[no-]fpu-sp-ext</span>] [<span Class="bold">-m[no-]fpu-dp-ext</span>] &nbsp;   [<span Class="bold">-m[no-]fpu-fma</span>] [<span Class="bold">-mfpu-freg=</span><span Class="emphasis">s-1FREGs0</span>] [<span Class="bold">-mreduced-regs</span>] &nbsp;   [<span Class="bold">-mfull-regs</span>] [<span Class="bold">-m[no-]dx-regs</span>] [<span Class="bold">-mpic</span>] [<span Class="bold">-mno-relax</span>] &nbsp;   [<span Class="bold">-mb2bb</span>] 
<p class="level0"><span Class="emphasis">Target s-1PDP11s0 options:</span> &nbsp;  [<span Class="bold">-mpic</span>|<span Class="bold">-mno-pic</span>] [<span Class="bold">-mall</span>] [<span Class="bold">-mno-extensions</span>] &nbsp;  [<span Class="bold">-m</span><span Class="emphasis">extension</span>|<span Class="bold">-mno-</span><span Class="emphasis">extension</span>] &nbsp;  [<span Class="bold">-m</span><span Class="emphasis">cpu</span>] [<span Class="bold">-m</span><span Class="emphasis">machine</span>] 
<p class="level0"><span Class="emphasis">Target picoJava options:</span> &nbsp;  [<span Class="bold">-mb</span>|<span Class="bold">-me</span>] 
<p class="level0"><span Class="emphasis">Target PowerPC options:</span> &nbsp;  [<span Class="bold">-a32</span>|<span Class="bold">-a64</span>] &nbsp;  [<span Class="bold">-mpwrx</span>|<span Class="bold">-mpwr2</span>|<span Class="bold">-mpwr</span>|<span Class="bold">-m601</span>|<span Class="bold">-mppc</span>|<span Class="bold">-mppc32</span>|<span Class="bold">-m603</span>|<span Class="bold">-m604</span>|<span Class="bold">-m403</span>|<span Class="bold">-m405</span>| &nbsp;   <span Class="bold">-m440</span>|<span Class="bold">-m464</span>|<span Class="bold">-m476</span>|<span Class="bold">-m7400</span>|<span Class="bold">-m7410</span>|<span Class="bold">-m7450</span>|<span Class="bold">-m7455</span>|<span Class="bold">-m750cl</span>|<span Class="bold">-mppc64</span>| &nbsp;   <span Class="bold">-m620</span>|<span Class="bold">-me500</span>|<span Class="bold">-e500x2</span>|<span Class="bold">-me500mc</span>|<span Class="bold">-me500mc64</span>|<span Class="bold">-me5500</span>|<span Class="bold">-me6500</span>|<span Class="bold">-mppc64bridge</span>| &nbsp;   <span Class="bold">-mbooke</span>|<span Class="bold">-mpower4</span>|<span Class="bold">-mpwr4</span>|<span Class="bold">-mpower5</span>|<span Class="bold">-mpwr5</span>|<span Class="bold">-mpwr5x</span>|<span Class="bold">-mpower6</span>|<span Class="bold">-mpwr6</span>| &nbsp;   <span Class="bold">-mpower7</span>|<span Class="bold">-mpwr7</span>|<span Class="bold">-mpower8</span>|<span Class="bold">-mpwr8</span>|<span Class="bold">-ma2</span>|<span Class="bold">-mcell</span>|<span Class="bold">-mspe</span>|<span Class="bold">-mtitan</span>|<span Class="bold">-me300</span>|<span Class="bold">-mcom</span>] &nbsp;  [<span Class="bold">-many</span>] [<span Class="bold">-maltivec</span>|<span Class="bold">-mvsx</span>|<span Class="bold">-mhtm</span>|<span Class="bold">-mvle</span>] &nbsp;  [<span Class="bold">-mregnames</span>|<span Class="bold">-mno-regnames</span>] &nbsp;  [<span Class="bold">-mrelocatable</span>|<span Class="bold">-mrelocatable-lib</span>|<span Class="bold">-K s-1PICs0</span>] [<span Class="bold">-memb</span>] &nbsp;  [<span Class="bold">-mlittle</span>|<span Class="bold">-mlittle-endian</span>|<span Class="bold">-le</span>|<span Class="bold">-mbig</span>|<span Class="bold">-mbig-endian</span>|<span Class="bold">-be</span>] &nbsp;  [<span Class="bold">-msolaris</span>|<span Class="bold">-mno-solaris</span>] &nbsp;  [<span Class="bold">-nops=</span><span Class="emphasis">count</span>] 
<p class="level0"><span Class="emphasis">Target s-1RL78s0 options:</span> &nbsp;  [<span Class="bold">-mg10</span>] &nbsp;  [<span Class="bold">-m32bit-doubles</span>|<span Class="bold">-m64bit-doubles</span>] 
<p class="level0"><span Class="emphasis">Target s-1RXs0 options:</span> &nbsp;  [<span Class="bold">-mlittle-endian</span>|<span Class="bold">-mbig-endian</span>] &nbsp;  [<span Class="bold">-m32bit-doubles</span>|<span Class="bold">-m64bit-doubles</span>] &nbsp;  [<span Class="bold">-muse-conventional-section-names</span>] &nbsp;  [<span Class="bold">-msmall-data-limit</span>] &nbsp;  [<span Class="bold">-mpid</span>] &nbsp;  [<span Class="bold">-mrelax</span>] &nbsp;  [<span Class="bold">-mint-register=</span><span Class="emphasis">number</span>] &nbsp;  [<span Class="bold">-mgcc-abi</span>|<span Class="bold">-mrx-abi</span>] 
<p class="level0"><span Class="emphasis">Target s390 options:</span> &nbsp;  [<span Class="bold">-m31</span>|<span Class="bold">-m64</span>] [<span Class="bold">-mesa</span>|<span Class="bold">-mzarch</span>] [<span Class="bold">-march</span>=<span Class="emphasis">s-1CPUs0</span>] &nbsp;  [<span Class="bold">-mregnames</span>|<span Class="bold">-mno-regnames</span>] &nbsp;  [<span Class="bold">-mwarn-areg-zero</span>] 
<p class="level0"><span Class="emphasis">Target s-1SCOREs0 options:</span> &nbsp;  [<span Class="bold">-EB</span>][<span Class="bold">-EL</span>][<span Class="bold">-FIXDD</span>][<span Class="bold">-NWARN</span>] &nbsp;  [<span Class="bold">-SCORE5</span>][<span Class="bold">-SCORE5U</span>][<span Class="bold">-SCORE7</span>][<span Class="bold">-SCORE3</span>] &nbsp;  [<span Class="bold">-march=score7</span>][<span Class="bold">-march=score3</span>] &nbsp;  [<span Class="bold">-USE_R1</span>][<span Class="bold">-KPIC</span>][<span Class="bold">-O0</span>][<span Class="bold">-G</span> <span Class="emphasis">num</span>][<span Class="bold">-V</span>] 
<p class="level0"><span Class="emphasis">Target s-1SPARCs0 options:</span> &nbsp;  [<span Class="bold">-Av6</span>|<span Class="bold">-Av7</span>|<span Class="bold">-Av8</span>|<span Class="bold">-Asparclet</span>|<span Class="bold">-Asparclite</span> &nbsp;   <span Class="bold">-Av8plus</span>|<span Class="bold">-Av8plusa</span>|<span Class="bold">-Av9</span>|<span Class="bold">-Av9a</span>] &nbsp;  [<span Class="bold">-xarch=v8plus</span>|<span Class="bold">-xarch=v8plusa</span>] [<span Class="bold">-bump</span>] &nbsp;  [<span Class="bold">-32</span>|<span Class="bold">-64</span>] 
<p class="level0"><span Class="emphasis">Target s-1TIC54Xs0 options:</span> &nbsp;[<span Class="bold">-mcpu=54[123589]</span>|<span Class="bold">-mcpu=54[56]lp</span>] [<span Class="bold">-mfar-mode</span>|<span Class="bold">-mf</span>] &nbsp;[<span Class="bold">-merrors-to-file</span> <span Class="emphasis">&lt;filename&gt;</span>|<span Class="bold">-me</span> <span Class="emphasis">&lt;filename&gt;</span>] 
<p class="level0"><span Class="emphasis">Target s-1TIC6Xs0 options:</span> &nbsp;  [<span Class="bold">-march=</span><span Class="emphasis">arch</span>] [<span Class="bold">-mbig-endian</span>|<span Class="bold">-mlittle-endian</span>] &nbsp;  [<span Class="bold">-mdsbt</span>|<span Class="bold">-mno-dsbt</span>] [<span Class="bold">-mpid=no</span>|<span Class="bold">-mpid=near</span>|<span Class="bold">-mpid=far</span>] &nbsp;  [<span Class="bold">-mpic</span>|<span Class="bold">-mno-pic</span>] 
<p class="level0"><span Class="emphasis">Target TILE-Gx options:</span> &nbsp;  [<span Class="bold">-m32</span>|<span Class="bold">-m64</span>][<span Class="bold">-EB</span>][<span Class="bold">-EL</span>] 
<p class="level0"><span Class="emphasis">Target Xtensa options:</span> &nbsp;[<span Class="bold">--[no-]text-section-literals</span>] [<span Class="bold">--[no-]absolute-literals</span>] &nbsp;[<span Class="bold">--[no-]target-align</span>] [<span Class="bold">--[no-]longcalls</span>] &nbsp;[<span Class="bold">--[no-]transform</span>] &nbsp;[<span Class="bold">--rename-section</span> <span Class="emphasis">oldname</span>=<span Class="emphasis">newname</span>] &nbsp;[<span Class="bold">--[no-]trampolines</span>] 
<p class="level0"><span Class="emphasis">Target Z80 options:</span> &nbsp; [<span Class="bold">-z80</span>] [<span Class="bold">-r800</span>] &nbsp; [ <span Class="bold">-ignore-undocumented-instructions</span>] [<span Class="bold">-Wnud</span>] &nbsp; [ <span Class="bold">-ignore-unportable-instructions</span>] [<span Class="bold">-Wnup</span>] &nbsp; [ <span Class="bold">-warn-undocumented-instructions</span>] [<span Class="bold">-Wud</span>] &nbsp; [ <span Class="bold">-warn-unportable-instructions</span>] [<span Class="bold">-Wup</span>] &nbsp; [ <span Class="bold">-forbid-undocumented-instructions</span>] [<span Class="bold">-Fud</span>] &nbsp; [ <span Class="bold">-forbid-unportable-instructions</span>] [<span Class="bold">-Fup</span>] <a name="DESCRIPTION"></a><h2 class="nroffsh">DESCRIPTION</h2>
<p class="level0">
<p class="level0">s-1GNU s0<span Class="bold">as</span> is really a family of assemblers. If you use (or have used) the s-1GNUs0 assembler on one architecture, you should find a fairly similar environment when you use it on another architecture.  Each version has much in common with the others, including object file formats, most assembler directives (often called <span Class="emphasis">pseudo-ops</span>) and assembler syntax. 
<p class="level0"><span Class="bold">as</span> is primarily intended to assemble the output of the s-1GNU Cs0 compiler f(CW*(C`gcc*(C'</span> for use by the linker f(CW*(C`ld*(C'</span>.  Nevertheless, we've tried to make <span Class="bold">as</span> assemble correctly everything that other assemblers for the same machine would assemble. Any exceptions are documented explicitly. This doesn't mean <span Class="bold">as</span> always uses the same syntax as another assembler for the same architecture; for example, we know of several incompatible versions of 680x0 assembly language syntax. 
<p class="level0">Each time you run <span Class="bold">as</span> it assembles exactly one source program.  The source program is made up of one or more files. (The standard input is also a file.) 
<p class="level0">You give <span Class="bold">as</span> a command line that has zero or more input file names.  The input files are read (from left file name to right).  A command line argument (in any position) that has no special meaning is taken to be an input file name. 
<p class="level0">If you give <span Class="bold">as</span> no file names it attempts to read one input file from the <span Class="bold">as</span> standard input, which is normally your terminal.  You may have to type <span Class="bold">ctl-D</span> to tell <span Class="bold">as</span> there is no more program to assemble. 
<p class="level0">Use <span Class="bold">--</span> if you need to explicitly name the standard input file in your command line. 
<p class="level0">If the source is empty, <span Class="bold">as</span> produces a small, empty object file. 
<p class="level0"><span Class="bold">as</span> may write warnings and error messages to the standard error file (usually your terminal).  This should not happen when  a compiler runs <span Class="bold">as</span> automatically.  Warnings report an assumption made so that <span Class="bold">as</span> could keep assembling a flawed program; errors report a grave problem that stops the assembly. 
<p class="level0">If you are invoking <span Class="bold">as</span> via the s-1GNU Cs0 compiler, you can use the <span Class="bold">-Wa</span> option to pass arguments through to the assembler. The assembler arguments must be separated from each other (and the <span Class="bold">-Wa</span>) by commas.  For example: 
<p class="level0">
<p class="level0">&nbsp;       gcc -c -g -O -Wa,-alh,-L file.c 
<p class="level0">
<p class="level0">This passes two options to the assembler: <span Class="bold">-alh</span> (emit a listing to standard output with high-level and assembly source) and <span Class="bold">-L</span> (retain local symbols in the symbol table). 
<p class="level0">Usually you do not need to use this <span Class="bold">-Wa</span> mechanism, since many compiler command-line options are automatically passed to the assembler by the compiler. (You can call the s-1GNUs0 compiler driver with the <span Class="bold">-v</span> option to see precisely what options it passes to each compilation pass, including the assembler.) <a name="OPTIONS"></a><h2 class="nroffsh">OPTIONS</h2>
<p class="level0">
<p class="level0">
<p class="level0"><a name="fBfRfIfilefR"></a><span class="nroffip">\fB@\fR\fIfile\fR 4</span> 
<p class="level1">
<p class="level1">Read command-line options from <span Class="emphasis">file</span>.  The options read are inserted in place of the original @<span Class="emphasis">file</span> option.  If <span Class="emphasis">file</span> does not exist, or cannot be read, then the option will be treated literally, and not removed. 
<p class="level1">Options in <span Class="emphasis">file</span> are separated by whitespace.  A whitespace character may be included in an option by surrounding the entire option in either single or double quotes.  Any character (including a backslash) may be included by prefixing the character to be included with a backslash.  The <span Class="emphasis">file</span> may itself contain additional @<span Class="emphasis">file</span> options; any such options will be processed recursively. 
<p class="level0"><a name="fB-acdghlmnsfR"></a><span class="nroffip">\fB-a[cdghlmns]\fR 4</span> 
<p class="level1">
<p class="level1">Turn on listings, in any of a variety of ways: 
<p class="level2">
<p class="level1"><a name="fB-acfR"></a><span class="nroffip">\fB-ac\fR 4</span> 
<p class="level2">
<p class="level2">omit false conditionals 
<p class="level1"><a name="fB-adfR"></a><span class="nroffip">\fB-ad\fR 4</span> 
<p class="level2">
<p class="level2">omit debugging directives 
<p class="level1"><a name="fB-agfR"></a><span class="nroffip">\fB-ag\fR 4</span> 
<p class="level2">
<p class="level2">include general information, like as version and options passed 
<p class="level1"><a name="fB-ahfR"></a><span class="nroffip">\fB-ah\fR 4</span> 
<p class="level2">
<p class="level2">include high-level source 
<p class="level1"><a name="fB-alfR"></a><span class="nroffip">\fB-al\fR 4</span> 
<p class="level2">
<p class="level2">include assembly 
<p class="level1"><a name="fB-amfR"></a><span class="nroffip">\fB-am\fR 4</span> 
<p class="level2">
<p class="level2">include macro expansions 
<p class="level1"><a name="fB-anfR"></a><span class="nroffip">\fB-an\fR 4</span> 
<p class="level2">
<p class="level2">omit forms processing 
<p class="level1"><a name="fB-asfR"></a><span class="nroffip">\fB-as\fR 4</span> 
<p class="level2">
<p class="level2">include symbols 
<p class="level1"><a name="fBfilefR"></a><span class="nroffip">\fB=file\fR 4</span> 
<p class="level2">
<p class="level2">set the name of the listing file 
<p class="level1">
<p class="level2">
<p class="level2">You may combine these options; for example, use <span Class="bold">-aln</span> for assembly listing without forms processing.  The <span Class="bold">=file</span> option, if used, must be the last one.  By itself, <span Class="bold">-a</span> defaults to <span Class="bold">-ahls</span>. 
<p class="level1">
<p class="level0"><a name="fB--alternatefR"></a><span class="nroffip">\fB--alternate\fR 4</span> 
<p class="level1">
<p class="level1">Begin in alternate macro mode. 
<p class="level0"><a name="fB--compress-debug-sectionsfR"></a><span class="nroffip">\fB--compress-debug-sections\fR 4</span> 
<p class="level1">
<p class="level1">Compress s-1DWARFs0 debug sections using zlib.  The debug sections are renamed to begin with <span Class="bold">.zdebug</span>, and the resulting object file may not be compatible with older linkers and object file utilities. 
<p class="level0"><a name="fB--nocompress-debug-sectionsfR"></a><span class="nroffip">\fB--nocompress-debug-sections\fR 4</span> 
<p class="level1">
<p class="level1">Do not compress s-1DWARFs0 debug sections.  This is the default. 
<p class="level0"><a name="fB-DfR"></a><span class="nroffip">\fB-D\fR 4</span> 
<p class="level1">
<p class="level1">Ignored.  This option is accepted for script compatibility with calls to other assemblers. 
<p class="level0"><a name="fB--debug-prefix-mapfR"></a><span class="nroffip">\fB--debug-prefix-map\fR \fIold\fR\fB=\fR\fInew\fR 4</span> 
<p class="level1">
<p class="level1">When assembling files in directory <span class="emphasis"><span class="emphasis">old<span Class="emphasis"></span>, record debugging information describing them as in <span class="emphasis"><span class="emphasis">new<span Class="emphasis"></span> instead. 
<p class="level0"><a name="fB--defsymfR"></a><span class="nroffip">\fB--defsym\fR \fIsym\fR\fB=\fR\fIvalue\fR 4</span> 
<p class="level1">
<p class="level1">Define the symbol <span Class="emphasis">sym</span> to be <span Class="emphasis">value</span> before assembling the input file. <span Class="emphasis">value</span> must be an integer constant.  As in C, a leading <span Class="bold">0x</span> indicates a hexadecimal value, and a leading <span Class="bold">0</span> indicates an octal value.  The value of the symbol can be overridden inside a source file via the use of a f(CW*(C`.set*(C'</span> pseudo-op. 
<p class="level0"><a name="fB-ffR"></a><span class="nroffip">\fB-f\fR 4</span> 
<p class="level1">
<p class="level1">*(L"fast*(R"---skip whitespace and comment preprocessing (assume source is compiler output). 
<p class="level0"><a name="fB-gfR"></a><span class="nroffip">\fB-g\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB--gen-debugfR"></a><span class="nroffip">\fB--gen-debug\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Generate debugging information for each assembler source line using whichever debug format is preferred by the target.  This currently means either s-1STABS, ECOFFs0 or s-1DWARF2.s0 
<p class="level0"><a name="fB--gstabsfR"></a><span class="nroffip">\fB--gstabs\fR 4</span> 
<p class="level1">
<p class="level1">Generate stabs debugging information for each assembler line.  This may help debugging assembler code, if the debugger can handle it. 
<p class="level0"><a name="fB--gstabsfR"></a><span class="nroffip">\fB--gstabs+\fR 4</span> 
<p class="level1">
<p class="level1">Generate stabs debugging information for each assembler line, with s-1GNUs0 extensions that probably only gdb can handle, and that could make other debuggers crash or refuse to read your program.  This may help debugging assembler code.  Currently the only s-1GNUs0 extension is the location of the current working directory at assembling time. 
<p class="level0"><a name="fB--gdwarf-2fR"></a><span class="nroffip">\fB--gdwarf-2\fR 4</span> 
<p class="level1">
<p class="level1">Generate s-1DWARF2s0 debugging information for each assembler line.  This may help debugging assembler code, if the debugger can handle it.  Note---this option is only supported by some targets, not all of them. 
<p class="level0"><a name="fB--gdwarf-sectionsfR"></a><span class="nroffip">\fB--gdwarf-sections\fR 4</span> 
<p class="level1">
<p class="level1">Instead of creating a .debug_line section, create a series of .debug_line.<span Class="emphasis">foo</span> sections where <span Class="emphasis">foo</span> is the name of the corresponding code section.  For example a code section called <span Class="emphasis">.text.func</span> will have its dwarf line number information placed into a section called <span Class="emphasis">.debug_line.text.func</span>.  If the code section is just called <span Class="emphasis">.text</span> then debug line section will still be called just <span Class="emphasis">.debug_line</span> without any suffix. 
<p class="level0"><a name="fB--size-checkerrorfR"></a><span class="nroffip">\fB--size-check=error\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB--size-checkwarningfR"></a><span class="nroffip">\fB--size-check=warning\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Issue an error or warning for invalid s-1ELF s0.size directive. 
<p class="level0"><a name="fB--helpfR"></a><span class="nroffip">\fB--help\fR 4</span> 
<p class="level1">
<p class="level1">Print a summary of the command line options and exit. 
<p class="level0"><a name="fB--target-helpfR"></a><span class="nroffip">\fB--target-help\fR 4</span> 
<p class="level1">
<p class="level1">Print a summary of all target specific options and exit. 
<p class="level0"><a name="fB-IfR"></a><span class="nroffip">\fB-I\fR \fIdir\fR 4</span> 
<p class="level1">
<p class="level1">Add directory <span Class="emphasis">dir</span> to the search list for f(CW*(C`.include*(C'</span> directives. 
<p class="level0"><a name="fB-JfR"></a><span class="nroffip">\fB-J\fR 4</span> 
<p class="level1">
<p class="level1">Don't warn about signed overflow. 
<p class="level0"><a name="fB-KfR"></a><span class="nroffip">\fB-K\fR 4</span> 
<p class="level1">
<p class="level1">Issue warnings when difference tables altered for long displacements. 
<p class="level0"><a name="fB-LfR"></a><span class="nroffip">\fB-L\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB--keep-localsfR"></a><span class="nroffip">\fB--keep-locals\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Keep (in the symbol table) local symbols.  These symbols start with system-specific local label prefixes, typically <span Class="bold">.L</span> for s-1ELFs0 systems or <span Class="bold">L</span> for traditional a.out systems. 
<p class="level0"><a name="fB--listing-lhs-widthfRfInumberfR"></a><span class="nroffip">\fB--listing-lhs-width=\fR\fInumber\fR 4</span> 
<p class="level1">
<p class="level1">Set the maximum width, in words, of the output data column for an assembler listing to <span Class="emphasis">number</span>. 
<p class="level0"><a name="fB--listing-lhs-width2fRfInumberfR"></a><span class="nroffip">\fB--listing-lhs-width2=\fR\fInumber\fR 4</span> 
<p class="level1">
<p class="level1">Set the maximum width, in words, of the output data column for continuation lines in an assembler listing to <span Class="emphasis">number</span>. 
<p class="level0"><a name="fB--listing-rhs-widthfRfInumberfR"></a><span class="nroffip">\fB--listing-rhs-width=\fR\fInumber\fR 4</span> 
<p class="level1">
<p class="level1">Set the maximum width of an input source line, as displayed in a listing, to <span Class="emphasis">number</span> bytes. 
<p class="level0"><a name="fB--listing-cont-linesfRfInumberfR"></a><span class="nroffip">\fB--listing-cont-lines=\fR\fInumber\fR 4</span> 
<p class="level1">
<p class="level1">Set the maximum number of lines printed in a listing for a single line of input to <span Class="emphasis">number</span> + 1. 
<p class="level0"><a name="fB-ofR"></a><span class="nroffip">\fB-o\fR \fIobjfile\fR 4</span> 
<p class="level1">
<p class="level1">Name the object-file output from <span Class="bold">as</span> <span Class="emphasis">objfile</span>. 
<p class="level0"><a name="fB-RfR"></a><span class="nroffip">\fB-R\fR 4</span> 
<p class="level1">
<p class="level1">Fold the data section into the text section. 
<p class="level1">Set the default size of s-1GASs0's hash tables to a prime number close to <span Class="emphasis">number</span>.  Increasing this value can reduce the length of time it takes the assembler to perform its tasks, at the expense of increasing the assembler's memory requirements.  Similarly reducing this value can reduce the memory requirements at the expense of speed. 
<p class="level0"><a name="fB--reduce-memory-overheadsfR"></a><span class="nroffip">\fB--reduce-memory-overheads\fR 4</span> 
<p class="level1">
<p class="level1">This option reduces s-1GASs0's memory requirements, at the expense of making the assembly processes slower.  Currently this switch is a synonym for <span Class="bold">--hash-size=4051</span>, but in the future it may have other effects as well. 
<p class="level0"><a name="fB--statisticsfR"></a><span class="nroffip">\fB--statistics\fR 4</span> 
<p class="level1">
<p class="level1">Print the maximum space (in bytes) and total time (in seconds) used by assembly. 
<p class="level0"><a name="fB--strip-local-absolutefR"></a><span class="nroffip">\fB--strip-local-absolute\fR 4</span> 
<p class="level1">
<p class="level1">Remove local absolute symbols from the outgoing symbol table. 
<p class="level0"><a name="fB-vfR"></a><span class="nroffip">\fB-v\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-versionfR"></a><span class="nroffip">\fB-version\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Print the <span Class="bold">as</span> version. 
<p class="level0"><a name="fB--versionfR"></a><span class="nroffip">\fB--version\fR 4</span> 
<p class="level1">
<p class="level1">Print the <span Class="bold">as</span> version and exit. 
<p class="level0"><a name="fB-WfR"></a><span class="nroffip">\fB-W\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB--no-warnfR"></a><span class="nroffip">\fB--no-warn\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Suppress warning messages. 
<p class="level0"><a name="fB--fatal-warningsfR"></a><span class="nroffip">\fB--fatal-warnings\fR 4</span> 
<p class="level1">
<p class="level1">Treat warnings as errors. 
<p class="level0"><a name="fB--warnfR"></a><span class="nroffip">\fB--warn\fR 4</span> 
<p class="level1">
<p class="level1">Don't suppress warning messages or treat them as errors. 
<p class="level0"><a name="fB-wfR"></a><span class="nroffip">\fB-w\fR 4</span> 
<p class="level1">
<p class="level1">Ignored. 
<p class="level0"><a name="fB-xfR"></a><span class="nroffip">\fB-x\fR 4</span> 
<p class="level1">
<p class="level1">Ignored. 
<p class="level0"><a name="fB-ZfR"></a><span class="nroffip">\fB-Z\fR 4</span> 
<p class="level1">
<p class="level1">Generate an object file even after errors. 
<p class="level0"><a name="fB--"></a><span class="nroffip">\fB-- |\fR \fIfiles\fR \fB...\fR 4</span> 
<p class="level1">
<p class="level1">Standard input, or source files to assemble. 
<p class="level1">The following options are available when as is configured for the 64-bit mode of the s-1ARMs0 Architecture (AArch64). 
<p class="level0"><a name="fB-EBfR"></a><span class="nroffip">\fB-EB\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor. 
<p class="level0"><a name="fB-ELfR"></a><span class="nroffip">\fB-EL\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor. 
<p class="level0"><a name="fB-mabifRfIabifR"></a><span class="nroffip">\fB-mabi=\fR\fIabi\fR 4</span> 
<p class="level1">
<p class="level1">Specify which s-1ABIs0 the source code uses.  The recognized arguments are: f(CW*(C`ilp32*(C'</span> and f(CW*(C`lp64*(C'</span>, which decides the generated object file in s-1ELF32s0 and s-1ELF64s0 format respectively.  The default is f(CW*(C`lp64*(C'</span>. 
<p class="level0"><a name="fB-mcpufRfIprocessorfRfBfRfIextensionfRfBfR"></a><span class="nroffip">\fB-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies the target processor.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor.  The following processor names are recognized: f(CW*(C`cortex-a53*(C'</span>, f(CW*(C`cortex-a57*(C'</span>, f(CW*(C`thunderx*(C'</span>, f(CW*(C`xgene1*(C'</span>, and f(CW*(C`xgene2*(C'</span>. The special name f(CW*(C`all*(C'</span> may be used to allow the assembler to accept instructions valid for any supported processor, including all optional extensions. 
<p class="level1">In addition to the basic instruction set, the assembler can be told to accept, or restrict, various extension mnemonics that extend the processor. 
<p class="level1">If some implementations of a particular processor can have an extension, then then those extensions are automatically enabled. Consequently, you will not normally have to specify any additional extensions. 
<p class="level0"><a name="fB-marchfRfIarchitecturefRfBfRfIextensionfRfBfR"></a><span class="nroffip">\fB-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies the target architecture.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target architecture.  The only value for <span Class="emphasis">architecture</span> is f(CW*(C`armv8-a*(C'</span>. 
<p class="level1">If both <span Class="bold">-mcpu</span> and <span Class="bold">-march</span> are specified, the assembler will use the setting for <span Class="bold">-mcpu</span>.  If neither are specified, the assembler will default to <span Class="bold">-mcpu=all</span>. 
<p class="level1">The architecture option can be extended with the same instruction set extension options as the <span Class="bold">-mcpu</span> option.  Unlike <span Class="bold">-mcpu</span>, extensions are not always enabled by default, 
<p class="level0"><a name="fB-mverbose-errorfR"></a><span class="nroffip">\fB-mverbose-error\fR 4</span> 
<p class="level1">
<p class="level1">This option enables verbose error messages for AArch64 gas.  This option is enabled by default. 
<p class="level0"><a name="fB-mno-verbose-errorfR"></a><span class="nroffip">\fB-mno-verbose-error\fR 4</span> 
<p class="level1">
<p class="level1">This option disables verbose error messages in AArch64 gas. 
<p class="level1">The following options are available when as is configured for an Alpha processor. 
<p class="level0"><a name="fB-mfRfIcpufR"></a><span class="nroffip">\fB-m\fR\fIcpu\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies the target processor.  If an attempt is made to assemble an instruction which will not execute on the target processor, the assembler may either expand the instruction as a macro or issue an error message.  This option is equivalent to the f(CW*(C`.arch*(C'</span> directive. 
<p class="level1">The following processor names are recognized: f(CW21064</span>, f(CW*(C`21064a*(C'</span>, f(CW21066</span>, f(CW21068</span>, f(CW21164</span>, f(CW*(C`21164a*(C'</span>, f(CW*(C`21164pc*(C'</span>, f(CW21264</span>, f(CW*(C`21264a*(C'</span>, f(CW*(C`21264b*(C'</span>, f(CW*(C`ev4*(C'</span>, f(CW*(C`ev5*(C'</span>, f(CW*(C`lca45*(C'</span>, f(CW*(C`ev5*(C'</span>, f(CW*(C`ev56*(C'</span>, f(CW*(C`pca56*(C'</span>, f(CW*(C`ev6*(C'</span>, f(CW*(C`ev67*(C'</span>, f(CW*(C`ev68*(C'</span>. The special name f(CW*(C`all*(C'</span> may be used to allow the assembler to accept instructions valid for any Alpha processor. 
<p class="level1">In order to support existing practice in s-1OSF/1s0 with respect to f(CW*(C`.arch*(C'</span>, and existing practice within <span Class="bold">s-1MILOs0</span> (the Linux s-1ARCs0 bootloader), the numbered processor names (e.g. 21064) enable the processor-specific PALcode instructions, while the *(L"electro-vlasic*(R" names (e.g. f(CW*(C`ev4*(C'</span>) do not. 
<p class="level0"><a name="fB-mdebugfR"></a><span class="nroffip">\fB-mdebug\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-no-mdebugfR"></a><span class="nroffip">\fB-no-mdebug\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Enables or disables the generation of f(CW*(C`.mdebug*(C'</span> encapsulation for stabs directives and procedure descriptors.  The default is to automatically enable f(CW*(C`.mdebug*(C'</span> when the first stabs directive is seen. 
<p class="level0"><a name="fB-relaxfR"></a><span class="nroffip">\fB-relax\fR 4</span> 
<p class="level1">
<p class="level1">This option forces all relocations to be put into the object file, instead of saving space and resolving some relocations at assembly time.  Note that this option does not propagate all symbol arithmetic into the object file, because not all symbol arithmetic can be represented.  However, the option can still be useful in specific applications. 
<p class="level0"><a name="fB-replacefR"></a><span class="nroffip">\fB-replace\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-noreplacefR"></a><span class="nroffip">\fB-noreplace\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Enables or disables the optimization of procedure calls, both at assemblage and at link time.  These options are only available for s-1VMSs0 targets and f(CW*(C`-replace*(C'</span> is the default.  See section 1.4.1 of the OpenVMS Linker Utility Manual. 
<p class="level0"><a name="fB-gfR"></a><span class="nroffip">\fB-g\fR 4</span> 
<p class="level1">
<p class="level1">This option is used when the compiler generates debug information.  When <span Class="bold">gcc</span> is using <span Class="bold">mips-tfile</span> to generate debug information for s-1ECOFF,s0 local labels must be passed through to the object file.  Otherwise this option has no effect. 
<p class="level0"><a name="fB-GfRfIsizefR"></a><span class="nroffip">\fB-G\fR\fIsize\fR 4</span> 
<p class="level1">
<p class="level1">A local common symbol larger than <span Class="emphasis">size</span> is placed in f(CW*(C`.bss*(C'</span>, while smaller symbols are placed in f(CW*(C`.sbss*(C'</span>. 
<p class="level0"><a name="fB-FfR"></a><span class="nroffip">\fB-F\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-32addrfR"></a><span class="nroffip">\fB-32addr\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options are ignored for backward compatibility. 
<p class="level1">The following options are available when as is configured for an s-1ARCs0 processor. 
<p class="level0"><a name="fB-marc5678fR"></a><span class="nroffip">\fB-marc[5|6|7|8]\fR 4</span> 
<p class="level1">
<p class="level1">This option selects the core processor variant. 
<p class="level0"><a name="fB-EB"></a><span class="nroffip">\fB-EB | -EL\fR 4</span> 
<p class="level1">
<p class="level1">Select either big-endian (-EB) or little-endian (-EL) output. 
<p class="level1">The following options are available when as is configured for the s-1ARMs0 processor family. 
<p class="level0"><a name="fB-mcpufRfIprocessorfRfBfRfIextensionfRfBfR"></a><span class="nroffip">\fB-mcpu=\fR\fIprocessor\fR\fB[+\fR\fIextension\fR\fB...]\fR 4</span> 
<p class="level1">
<p class="level1">Specify which s-1ARMs0 processor variant is the target. 
<p class="level0"><a name="fB-marchfRfIarchitecturefRfBfRfIextensionfRfBfR"></a><span class="nroffip">\fB-march=\fR\fIarchitecture\fR\fB[+\fR\fIextension\fR\fB...]\fR 4</span> 
<p class="level1">
<p class="level1">Specify which s-1ARMs0 architecture variant is used by the target. 
<p class="level0"><a name="fB-mfpufRfIfloating-point-formatfR"></a><span class="nroffip">\fB-mfpu=\fR\fIfloating-point-format\fR 4</span> 
<p class="level1">
<p class="level1">Select which Floating Point architecture is the target. 
<p class="level0"><a name="fB-mfloat-abifRfIabifR"></a><span class="nroffip">\fB-mfloat-abi=\fR\fIabi\fR 4</span> 
<p class="level1">
<p class="level1">Select which floating point s-1ABIs0 is in use. 
<p class="level0"><a name="fB-mthumbfR"></a><span class="nroffip">\fB-mthumb\fR 4</span> 
<p class="level1">
<p class="level1">Enable Thumb only instruction decoding. 
<p class="level0"><a name="fB-mapcs-32"></a><span class="nroffip">\fB-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant\fR 4</span> 
<p class="level1">
<p class="level1">Select which procedure calling convention is in use. 
<p class="level0"><a name="fB-EB"></a><span class="nroffip">\fB-EB | -EL\fR 4</span> 
<p class="level1">
<p class="level1">Select either big-endian (-EB) or little-endian (-EL) output. 
<p class="level0"><a name="fB-mthumb-interworkfR"></a><span class="nroffip">\fB-mthumb-interwork\fR 4</span> 
<p class="level1">
<p class="level1">Specify that the code has been generated with interworking between Thumb and s-1ARMs0 code in mind. 
<p class="level0"><a name="fB-mccsfR"></a><span class="nroffip">\fB-mccs\fR 4</span> 
<p class="level1">
<p class="level1">Turns on CodeComposer Studio assembly syntax compatibility mode. 
<p class="level0"><a name="fB-kfR"></a><span class="nroffip">\fB-k\fR 4</span> 
<p class="level1">
<p class="level1">Specify that s-1PICs0 code has been generated. 
<p class="level1">The following options are available when as is configured for the Blackfin processor family. 
<p class="level0"><a name="fB-mcpufRfIprocessorfRfB-fRfIsirevisionfR"></a><span class="nroffip">\fB-mcpu=\fR\fIprocessor\fR[\fB-\fR\fIsirevision\fR] 4</span> 
<p class="level1">
<p class="level1">This option specifies the target processor.  The optional <span Class="emphasis">sirevision</span> is not used in assembler.  It's here such that s-1GCCs0 can easily pass down its f(CW*(C`-mcpu=*(C'</span> option.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor.  The following processor names are recognized: f(CW*(C`bf504*(C'</span>, f(CW*(C`bf506*(C'</span>, f(CW*(C`bf512*(C'</span>, f(CW*(C`bf514*(C'</span>, f(CW*(C`bf516*(C'</span>, f(CW*(C`bf518*(C'</span>, f(CW*(C`bf522*(C'</span>, f(CW*(C`bf523*(C'</span>, f(CW*(C`bf524*(C'</span>, f(CW*(C`bf525*(C'</span>, f(CW*(C`bf526*(C'</span>, f(CW*(C`bf527*(C'</span>, f(CW*(C`bf531*(C'</span>, f(CW*(C`bf532*(C'</span>, f(CW*(C`bf533*(C'</span>, f(CW*(C`bf534*(C'</span>, f(CW*(C`bf535*(C'</span> (not implemented yet), f(CW*(C`bf536*(C'</span>, f(CW*(C`bf537*(C'</span>, f(CW*(C`bf538*(C'</span>, f(CW*(C`bf539*(C'</span>, f(CW*(C`bf542*(C'</span>, f(CW*(C`bf542m*(C'</span>, f(CW*(C`bf544*(C'</span>, f(CW*(C`bf544m*(C'</span>, f(CW*(C`bf547*(C'</span>, f(CW*(C`bf547m*(C'</span>, f(CW*(C`bf548*(C'</span>, f(CW*(C`bf548m*(C'</span>, f(CW*(C`bf549*(C'</span>, f(CW*(C`bf549m*(C'</span>, f(CW*(C`bf561*(C'</span>, and f(CW*(C`bf592*(C'</span>. 
<p class="level0"><a name="fB-mfdpicfR"></a><span class="nroffip">\fB-mfdpic\fR 4</span> 
<p class="level1">
<p class="level1">Assemble for the s-1FDPIC ABI.s0 
<p class="level0"><a name="fB-mno-fdpicfR"></a><span class="nroffip">\fB-mno-fdpic\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mnopicfR"></a><span class="nroffip">\fB-mnopic\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Disable -mfdpic. 
<p class="level1">See the info pages for documentation of the CRIS-specific options. 
<p class="level1">The following options are available when as is configured for a D10V processor. 
<p class="level0"><a name="fB-OfR"></a><span class="nroffip">\fB-O\fR 4</span> 
<p class="level1">
<p class="level1">Optimize output by parallelizing instructions. 
<p class="level1">The following options are available when as is configured for a D30V processor. 
<p class="level0"><a name="fB-OfR"></a><span class="nroffip">\fB-O\fR 4</span> 
<p class="level1">
<p class="level1">Optimize output by parallelizing instructions. 
<p class="level0"><a name="fB-nfR"></a><span class="nroffip">\fB-n\fR 4</span> 
<p class="level1">
<p class="level1">Warn when nops are generated. 
<p class="level0"><a name="fB-NfR"></a><span class="nroffip">\fB-N\fR 4</span> 
<p class="level1">
<p class="level1">Warn when a nop after a 32-bit multiply instruction is generated. 
<p class="level1">The following options are available when as is configured for an Epiphany processor. 
<p class="level0"><a name="fB-mepiphanyfR"></a><span class="nroffip">\fB-mepiphany\fR 4</span> 
<p class="level1">
<p class="level1">Specifies that the both 32 and 16 bit instructions are allowed.  This is the default behavior. 
<p class="level0"><a name="fB-mepiphany16fR"></a><span class="nroffip">\fB-mepiphany16\fR 4</span> 
<p class="level1">
<p class="level1">Restricts the permitted instructions to just the 16 bit set. 
<p class="level1">The following options are available when as is configured for an H8/300 processor. f(CW@chapter</span> H8/300 Dependent Features <a name="Options"></a><h2 class="nroffsh">Options</h2>
<p class="level0">
<p class="level0">The Renesas H8/300 version of f(CW*(C`as*(C'</span> has one machine-dependent option: 
<p class="level0"><a name="fB-h-tick-hexfR"></a><span class="nroffip">\fB-h-tick-hex\fR 4</span> 
<p class="level1">
<p class="level1">Support H'00 style hex constants in addition to 0x00 style. 
<p class="level1">The following options are available when as is configured for an i386 processor. 
<p class="level0"><a name="fB--32"></a><span class="nroffip">\fB--32 | --x32 | --64\fR 4</span> 
<p class="level1">
<p class="level1">Select the word size, either 32 bits or 64 bits.  <span Class="bold">--32</span> implies Intel i386 architecture, while <span Class="bold">--x32</span> and <span Class="bold">--64</span> imply s-1AMDs0 x86-64 architecture with 32-bit or 64-bit word-size respectively. 
<p class="level1">These options are only available with the s-1ELFs0 object file format, and require that the necessary s-1BFDs0 support has been included (on a 32-bit platform you have to add --enable-64-bit-bfd to configure enable 64-bit usage and use x86-64 as target platform). 
<p class="level0"><a name="fB-nfR"></a><span class="nroffip">\fB-n\fR 4</span> 
<p class="level1">
<p class="level1">By default, x86 s-1GASs0 replaces multiple nop instructions used for alignment within code sections with multi-byte nop instructions such as leal 0(%esi,1),%esi.  This switch disables the optimization. 
<p class="level0"><a name="fB--dividefR"></a><span class="nroffip">\fB--divide\fR 4</span> 
<p class="level1">
<p class="level1">On SVR4-derived platforms, the character <span Class="bold">/</span> is treated as a comment character, which means that it cannot be used in expressions.  The <span Class="bold">--divide</span> option turns <span Class="bold">/</span> into a normal character.  This does not disable <span Class="bold">/</span> at the beginning of a line starting a comment, or affect using <span Class="bold">&#35;</span> for starting a comment. 
<p class="level0"><a name="fB-marchfRfIs-1CPUs0fRfBfRfIs-1EXTENSIONs0fRfBfR"></a><span class="nroffip">\fB-march=\fR\fI\s-1CPU\s0\fR\fB[+\fR\fI\s-1EXTENSION\s0\fR\fB...]\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies the target processor.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor.  The following processor names are recognized: f(CW*(C`i8086*(C'</span>, f(CW*(C`i186*(C'</span>, f(CW*(C`i286*(C'</span>, f(CW*(C`i386*(C'</span>, f(CW*(C`i486*(C'</span>, f(CW*(C`i586*(C'</span>, f(CW*(C`i686*(C'</span>, f(CW*(C`pentium*(C'</span>, f(CW*(C`pentiumpro*(C'</span>, f(CW*(C`pentiumii*(C'</span>, f(CW*(C`pentiumiii*(C'</span>, f(CW*(C`pentium4*(C'</span>, f(CW*(C`prescott*(C'</span>, f(CW*(C`nocona*(C'</span>, f(CW*(C`core*(C'</span>, f(CW*(C`core2*(C'</span>, f(CW*(C`corei7*(C'</span>, f(CW*(C`l1om*(C'</span>, f(CW*(C`k1om*(C'</span>, f(CW*(C`k6*(C'</span>, f(CW*(C`k6_2*(C'</span>, f(CW*(C`athlon*(C'</span>, f(CW*(C`opteron*(C'</span>, f(CW*(C`k8*(C'</span>, f(CW*(C`amdfam10*(C'</span>, f(CW*(C`bdver1*(C'</span>, f(CW*(C`bdver2*(C'</span>, f(CW*(C`bdver3*(C'</span>, f(CW*(C`bdver4*(C'</span>, f(CW*(C`btver1*(C'</span>, f(CW*(C`btver2*(C'</span>, f(CW*(C`generic32*(C'</span> and f(CW*(C`generic64*(C'</span>. 
<p class="level1">In addition to the basic instruction set, the assembler can be told to accept various extension mnemonics.  For example, f(CW*(C`-march=i686+sse4+vmx*(C'</span> extends <span Class="emphasis">i686</span> with <span Class="emphasis">sse4</span> and <span Class="emphasis">vmx</span>.  The following extensions are currently supported: f(CW8087</span>, f(CW287</span>, f(CW387</span>, f(CW*(C`no87*(C'</span>, f(CW*(C`mmx*(C'</span>, f(CW*(C`nommx*(C'</span>, f(CW*(C`sse*(C'</span>, f(CW*(C`sse2*(C'</span>, f(CW*(C`sse3*(C'</span>, f(CW*(C`ssse3*(C'</span>, f(CW*(C`sse4.1*(C'</span>, f(CW*(C`sse4.2*(C'</span>, f(CW*(C`sse4*(C'</span>, f(CW*(C`nosse*(C'</span>, f(CW*(C`avx*(C'</span>, f(CW*(C`avx2*(C'</span>, f(CW*(C`adx*(C'</span>, f(CW*(C`rdseed*(C'</span>, f(CW*(C`prfchw*(C'</span>, f(CW*(C`smap*(C'</span>, f(CW*(C`mpx*(C'</span>, f(CW*(C`sha*(C'</span>, f(CW*(C`prefetchwt1*(C'</span>, f(CW*(C`clflushopt*(C'</span>, f(CW*(C`se1*(C'</span>, f(CW*(C`clwb*(C'</span>, f(CW*(C`pcommit*(C'</span>, f(CW*(C`avx512f*(C'</span>, f(CW*(C`avx512cd*(C'</span>, f(CW*(C`avx512er*(C'</span>, f(CW*(C`avx512pf*(C'</span>, f(CW*(C`avx512vl*(C'</span>, f(CW*(C`avx512bw*(C'</span>, f(CW*(C`avx512dq*(C'</span>, f(CW*(C`avx512ifma*(C'</span>, f(CW*(C`avx512vbmi*(C'</span>, f(CW*(C`noavx*(C'</span>, f(CW*(C`vmx*(C'</span>, f(CW*(C`vmfunc*(C'</span>, f(CW*(C`smx*(C'</span>, f(CW*(C`xsave*(C'</span>, f(CW*(C`xsaveopt*(C'</span>, f(CW*(C`xsavec*(C'</span>, f(CW*(C`xsaves*(C'</span>, f(CW*(C`aes*(C'</span>, f(CW*(C`pclmul*(C'</span>, f(CW*(C`fsgsbase*(C'</span>, f(CW*(C`rdrnd*(C'</span>, f(CW*(C`f16c*(C'</span>, f(CW*(C`bmi2*(C'</span>, f(CW*(C`fma*(C'</span>, f(CW*(C`movbe*(C'</span>, f(CW*(C`ept*(C'</span>, f(CW*(C`lzcnt*(C'</span>, f(CW*(C`hle*(C'</span>, f(CW*(C`rtm*(C'</span>, f(CW*(C`invpcid*(C'</span>, f(CW*(C`clflush*(C'</span>, f(CW*(C`lwp*(C'</span>, f(CW*(C`fma4*(C'</span>, f(CW*(C`xop*(C'</span>, f(CW*(C`cx16*(C'</span>, f(CW*(C`syscall*(C'</span>, f(CW*(C`rdtscp*(C'</span>, f(CW*(C`3dnow*(C'</span>, f(CW*(C`3dnowa*(C'</span>, f(CW*(C`sse4a*(C'</span>, f(CW*(C`sse5*(C'</span>, f(CW*(C`svme*(C'</span>, f(CW*(C`abm*(C'</span> and f(CW*(C`padlock*(C'</span>. Note that rather than extending a basic instruction set, the extension mnemonics starting with f(CW*(C`no*(C'</span> revoke the respective functionality. 
<p class="level1">When the f(CW*(C`.arch*(C'</span> directive is used with <span Class="bold">-march</span>, the f(CW*(C`.arch*(C'</span> directive will take precedent. 
<p class="level0"><a name="fB-mtunefRfIs-1CPUs0fR"></a><span class="nroffip">\fB-mtune=\fR\fI\s-1CPU\s0\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies a processor to optimize for. When used in conjunction with the <span Class="bold">-march</span> option, only instructions of the processor specified by the <span Class="bold">-march</span> option will be generated. 
<p class="level1">Valid <span Class="emphasis">s-1CPUs0</span> values are identical to the processor list of <span Class="bold">-march=</span><span Class="emphasis">s-1CPUs0</span>. 
<p class="level0"><a name="fB-msse2avxfR"></a><span class="nroffip">\fB-msse2avx\fR 4</span> 
<p class="level1">
<p class="level1">This option specifies that the assembler should encode s-1SSEs0 instructions with s-1VEXs0 prefix. 
<p class="level0"><a name="fB-msse-checkfRfInonefR"></a><span class="nroffip">\fB-msse-check=\fR\fInone\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-msse-checkfRfIwarningfR"></a><span class="nroffip">\fB-msse-check=\fR\fIwarning\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-msse-checkfRfIerrorfR"></a><span class="nroffip">\fB-msse-check=\fR\fIerror\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options control if the assembler should check s-1SSEs0 instructions. <span Class="bold">-msse-check=</span><span Class="emphasis">none</span> will make the assembler not to check s-1SSEs0 instructions,  which is the default.  <span Class="bold">-msse-check=</span><span Class="emphasis">warning</span> will make the assembler issue a warning for any s-1SSEs0 instruction. <span Class="bold">-msse-check=</span><span Class="emphasis">error</span> will make the assembler issue an error for any s-1SSEs0 instruction. 
<p class="level0"><a name="fB-mavxscalarfRfI128fR"></a><span class="nroffip">\fB-mavxscalar=\fR\fI128\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mavxscalarfRfI256fR"></a><span class="nroffip">\fB-mavxscalar=\fR\fI256\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options control how the assembler should encode scalar s-1AVXs0 instructions.  <span Class="bold">-mavxscalar=</span><span Class="emphasis">128</span> will encode scalar s-1AVXs0 instructions with 128bit vector length, which is the default. <span Class="bold">-mavxscalar=</span><span Class="emphasis">256</span> will encode scalar s-1AVXs0 instructions with 256bit vector length. 
<p class="level0"><a name="fB-mevexligfRfI128fR"></a><span class="nroffip">\fB-mevexlig=\fR\fI128\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mevexligfRfI256fR"></a><span class="nroffip">\fB-mevexlig=\fR\fI256\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mevexligfRfI512fR"></a><span class="nroffip">\fB-mevexlig=\fR\fI512\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options control how the assembler should encode length-ignored (s-1LIGs0) s-1EVEXs0 instructions.  <span Class="bold">-mevexlig=</span><span Class="emphasis">128</span> will encode s-1LIG EVEXs0 instructions with 128bit vector length, which is the default. <span Class="bold">-mevexlig=</span><span Class="emphasis">256</span> and <span Class="bold">-mevexlig=</span><span Class="emphasis">512</span> will encode s-1LIG EVEXs0 instructions with 256bit and 512bit vector length, respectively. 
<p class="level0"><a name="fB-mevexwigfRfI0fR"></a><span class="nroffip">\fB-mevexwig=\fR\fI0\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mevexwigfRfI1fR"></a><span class="nroffip">\fB-mevexwig=\fR\fI1\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options control how the assembler should encode w-ignored (s-1WIGs0) s-1EVEXs0 instructions.  <span Class="bold">-mevexwig=</span><span Class="emphasis">0</span> will encode s-1WIG EVEXs0 instructions with evex.w = 0, which is the default. <span Class="bold">-mevexwig=</span><span Class="emphasis">1</span> will encode s-1WIG EVEXs0 instructions with evex.w = 1. 
<p class="level0"><a name="fB-mmnemonicfRfIattfR"></a><span class="nroffip">\fB-mmnemonic=\fR\fIatt\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mmnemonicfRfIintelfR"></a><span class="nroffip">\fB-mmnemonic=\fR\fIintel\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">This option specifies instruction mnemonic for matching instructions. The f(CW*(C`.att_mnemonic*(C'</span> and f(CW*(C`.intel_mnemonic*(C'</span> directives will take precedent. 
<p class="level0"><a name="fB-msyntaxfRfIattfR"></a><span class="nroffip">\fB-msyntax=\fR\fIatt\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-msyntaxfRfIintelfR"></a><span class="nroffip">\fB-msyntax=\fR\fIintel\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">This option specifies instruction syntax when processing instructions. The f(CW*(C`.att_syntax*(C'</span> and f(CW*(C`.intel_syntax*(C'</span> directives will take precedent. 
<p class="level0"><a name="fB-mnaked-regfR"></a><span class="nroffip">\fB-mnaked-reg\fR 4</span> 
<p class="level1">
<p class="level1">This opetion specifies that registers don't require a <span Class="bold">%</span> prefix. The f(CW*(C`.att_syntax*(C'</span> and f(CW*(C`.intel_syntax*(C'</span> directives will take precedent. 
<p class="level0"><a name="fB-madd-bnd-prefixfR"></a><span class="nroffip">\fB-madd-bnd-prefix\fR 4</span> 
<p class="level1">
<p class="level1">This option forces the assembler to add s-1BNDs0 prefix to all branches, even if such prefix was not explicitly specified in the source code. 
<p class="level0"><a name="fB-mbig-objfR"></a><span class="nroffip">\fB-mbig-obj\fR 4</span> 
<p class="level1">
<p class="level1">On x86-64 s-1PE/COFFs0 target this option forces the use of big object file format, which allows more than 32768 sections. 
<p class="level0"><a name="fB-momit-lock-prefixfRfInofR"></a><span class="nroffip">\fB-momit-lock-prefix=\fR\fIno\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-momit-lock-prefixfRfIyesfR"></a><span class="nroffip">\fB-momit-lock-prefix=\fR\fIyes\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options control how the assembler should encode lock prefix. This option is intended as a workaround for processors, that fail on lock prefix. This option can only be safely used with single-core, single-thread computers <span Class="bold">-momit-lock-prefix=</span><span Class="emphasis">yes</span> will omit all lock prefixes. <span Class="bold">-momit-lock-prefix=</span><span Class="emphasis">no</span> will encode lock prefix as usual, which is the default. 
<p class="level0"><a name="fB-mevexrcigfRfIrnefR"></a><span class="nroffip">\fB-mevexrcig=\fR\fIrne\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mevexrcigfRfIrdfR"></a><span class="nroffip">\fB-mevexrcig=\fR\fIrd\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mevexrcigfRfIrufR"></a><span class="nroffip">\fB-mevexrcig=\fR\fIru\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mevexrcigfRfIrzfR"></a><span class="nroffip">\fB-mevexrcig=\fR\fIrz\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">These options control how the assembler should encode SAE-only s-1EVEXs0 instructions.  <span Class="bold">-mevexrcig=</span><span Class="emphasis">rne</span> will encode s-1RCs0 bits of s-1EVEXs0 instruction with 00, which is the default. <span Class="bold">-mevexrcig=</span><span Class="emphasis">rd</span>, <span Class="bold">-mevexrcig=</span><span Class="emphasis">ru</span> and <span Class="bold">-mevexrcig=</span><span Class="emphasis">rz</span> will encode SAE-only s-1EVEXs0 instructions with 01, 10 and 11 s-1RCs0 bits, respectively. 
<p class="level1">The following options are available when as is configured for the Intel 80960 processor. 
<p class="level0"><a name="fB-ACA"></a><span class="nroffip">\fB-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC\fR 4</span> 
<p class="level1">
<p class="level1">Specify which variant of the 960 architecture is the target. 
<p class="level0"><a name="fB-bfR"></a><span class="nroffip">\fB-b\fR 4</span> 
<p class="level1">
<p class="level1">Add code to collect statistics about branches taken. 
<p class="level0"><a name="fB-no-relaxfR"></a><span class="nroffip">\fB-no-relax\fR 4</span> 
<p class="level1">
<p class="level1">Do not alter compare-and-branch instructions for long displacements; error if necessary. 
<p class="level1">The following options are available when as is configured for the Ubicom s-1IP2Ks0 series. 
<p class="level0"><a name="fB-mip2022extfR"></a><span class="nroffip">\fB-mip2022ext\fR 4</span> 
<p class="level1">
<p class="level1">Specifies that the extended s-1IP2022s0 instructions are allowed. 
<p class="level0"><a name="fB-mip2022fR"></a><span class="nroffip">\fB-mip2022\fR 4</span> 
<p class="level1">
<p class="level1">Restores the default behaviour, which restricts the permitted instructions to just the basic s-1IP2022s0 ones. 
<p class="level1">The following options are available when as is configured for the Renesas M32C and M16C processors. 
<p class="level0"><a name="fB-m32cfR"></a><span class="nroffip">\fB-m32c\fR 4</span> 
<p class="level1">
<p class="level1">Assemble M32C instructions. 
<p class="level0"><a name="fB-m16cfR"></a><span class="nroffip">\fB-m16c\fR 4</span> 
<p class="level1">
<p class="level1">Assemble M16C instructions (the default). 
<p class="level0"><a name="fB-relaxfR"></a><span class="nroffip">\fB-relax\fR 4</span> 
<p class="level1">
<p class="level1">Enable support for link-time relaxations. 
<p class="level0"><a name="fB-h-tick-hexfR"></a><span class="nroffip">\fB-h-tick-hex\fR 4</span> 
<p class="level1">
<p class="level1">Support H'00 style hex constants in addition to 0x00 style. 
<p class="level1">The following options are available when as is configured for the Renesas M32R (formerly Mitsubishi M32R) series. 
<p class="level0"><a name="fB--m32rxfR"></a><span class="nroffip">\fB--m32rx\fR 4</span> 
<p class="level1">
<p class="level1">Specify which processor in the M32R family is the target.  The default is normally the M32R, but this option changes it to the M32RX. 
<p class="level0"><a name="fB--warn-explicit-parallel-conflicts"></a><span class="nroffip">\fB--warn-explicit-parallel-conflicts or --Wp\fR 4</span> 
<p class="level1">
<p class="level1">Produce warning messages when questionable parallel constructs are encountered. 
<p class="level0"><a name="fB--no-warn-explicit-parallel-conflicts"></a><span class="nroffip">\fB--no-warn-explicit-parallel-conflicts or --Wnp\fR 4</span> 
<p class="level1">
<p class="level1">Do not produce warning messages when questionable parallel constructs are encountered. 
<p class="level1">The following options are available when as is configured for the Motorola 68000 series. 
<p class="level0"><a name="fB-lfR"></a><span class="nroffip">\fB-l\fR 4</span> 
<p class="level1">
<p class="level1">Shorten references to undefined symbols, to one word instead of two. 
<p class="level0"><a name="fB-m68000"></a><span class="nroffip">\fB-m68000 | -m68008 | -m68010 | -m68020 | -m68030\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB"></a><span class="nroffip">\fB| -m68040 | -m68060 | -m68302 | -m68331 | -m68332\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB"></a><span class="nroffip">\fB| -m68333 | -m68340 | -mcpu32 | -m5200\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Specify what processor in the 68000 family is the target.  The default is normally the 68020, but this can be changed at configuration time. 
<p class="level0"><a name="fB-m68881"></a><span class="nroffip">\fB-m68881 | -m68882 | -mno-68881 | -mno-68882\fR 4</span> 
<p class="level1">
<p class="level1">The target machine does (or does not) have a floating-point coprocessor. The default is to assume a coprocessor for 68020, 68030, and cpu32.  Although the basic 68000 is not compatible with the 68881, a combination of the two can be specified, since it's possible to do emulation of the coprocessor instructions with the main processor. 
<p class="level0"><a name="fB-m68851"></a><span class="nroffip">\fB-m68851 | -mno-68851\fR 4</span> 
<p class="level1">
<p class="level1">The target machine does (or does not) have a memory-management unit coprocessor.  The default is to assume an s-1MMUs0 for 68020 and up. 
<p class="level1">The following options are available when as is configured for an Altera Nios s-1IIs0 processor. 
<p class="level0"><a name="fB-relax-sectionfR"></a><span class="nroffip">\fB-relax-section\fR 4</span> 
<p class="level1">
<p class="level1">Replace identified out-of-range branches with PC-relative f(CW*(C`jmp*(C'</span> sequences when possible.  The generated code sequences are suitable for use in position-independent code, but there is a practical limit on the extended branch range because of the length of the sequences. This option is the default. 
<p class="level0"><a name="fB-relax-allfR"></a><span class="nroffip">\fB-relax-all\fR 4</span> 
<p class="level1">
<p class="level1">Replace branch instructions not determinable to be in range and all call instructions with f(CW*(C`jmp*(C'</span> and f(CW*(C`callr*(C'</span> sequences (respectively).  This option generates absolute relocations against the target symbols and is not appropriate for position-independent code. 
<p class="level0"><a name="fB-no-relaxfR"></a><span class="nroffip">\fB-no-relax\fR 4</span> 
<p class="level1">
<p class="level1">Do not replace any branches or calls. 
<p class="level0"><a name="fB-EBfR"></a><span class="nroffip">\fB-EB\fR 4</span> 
<p class="level1">
<p class="level1">Generate big-endian output. 
<p class="level0"><a name="fB-ELfR"></a><span class="nroffip">\fB-EL\fR 4</span> 
<p class="level1">
<p class="level1">Generate little-endian output.  This is the default. 
<p class="level1">The following options are available when as is configured for a Meta processor. 
<p class="level1">
<p class="level1">
<p class="level1">Generate code for Meta 1.1. 
<p class="level1">
<p class="level1">
<p class="level1">Generate code for Meta 1.2. 
<p class="level1">
<p class="level1">
<p class="level1">Generate code for Meta 2.1. 
<p class="level1">
<p class="level1">
<p class="level1">Allow code to use s-1FPUs0 hardware of Meta 2.1. 
<p class="level1">See the info pages for documentation of the MMIX-specific options. 
<p class="level1">The following options are available when as is configured for a s-1NDS32s0 processor. 
<p class="level1">
<p class="level1">
<p class="level1">Optimize for performance. 
<p class="level1">
<p class="level1">
<p class="level1">Optimize for space. 
<p class="level1">
<p class="level1">
<p class="level1">Produce little endian data output. 
<p class="level1">
<p class="level1">
<p class="level1">Produce little endian data output. 
<p class="level1">
<p class="level1">
<p class="level1">Generate s-1PIC.s0 
<p class="level1">
<p class="level1">
<p class="level1">Suppress fp-as-gp relaxation for this file. 
<p class="level1">
<p class="level1">
<p class="level1">Back-to-back branch optimization. 
<p class="level1">
<p class="level1">
<p class="level1">Suppress all relaxation for this file. 
<p class="level1">
<p class="level1">
<p class="level1">Assemble for architecture &lt;arch name&gt; which could be v3, v3j, v3m, v3f, v3s, v2, v2j, v2f, v2s. 
<p class="level1">
<p class="level1">
<p class="level1">Assemble for baseline &lt;baseline&gt; which could be v2, v3, v3m. 
<p class="level1">
<p class="level1">
<p class="level1">Specify a s-1FPUs0 configuration. 
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level2">
<p class="level1">
<p class="level2">
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level1">Specify a abi version &lt;abi&gt; could be v1, v2, v2fp, v2fpp. 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable Multiply instructions support. 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable Divide instructions support. 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable 16-bit extension 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable d0/d1 registers 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable Performance extension 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable Performance extension 2 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable String extension 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable Reduced Register configuration (s-1GPR16s0) option 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable s-1AUDIO ISAs0 extension 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable s-1FPU SPs0 extension 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable s-1FPU DPs0 extension 
<p class="level1">
<p class="level1">
<p class="level1">Enable/Disable s-1FPUs0 fused-multiply-add instructions 
<p class="level1">
<p class="level1">
<p class="level1">Turn on all extensions and instructions support 
<p class="level1">The following options are available when as is configured for a PowerPC processor. 
<p class="level0"><a name="fB-a32fR"></a><span class="nroffip">\fB-a32\fR 4</span> 
<p class="level1">
<p class="level1">Generate s-1ELF32s0 or s-1XCOFF32.s0 
<p class="level0"><a name="fB-a64fR"></a><span class="nroffip">\fB-a64\fR 4</span> 
<p class="level1">
<p class="level1">Generate s-1ELF64s0 or s-1XCOFF64.s0 
<p class="level0"><a name="fB-K"></a><span class="nroffip">\fB-K \s-1PIC\s0\fR 4</span> 
<p class="level1">
<p class="level1">Set s-1EF_PPC_RELOCATABLE_LIBs0 in s-1ELFs0 flags. 
<p class="level0"><a name="fB-mpwrx"></a><span class="nroffip">\fB-mpwrx | -mpwr2\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for s-1POWER/2 s0(s-1RIOS2s0). 
<p class="level0"><a name="fB-mpwrfR"></a><span class="nroffip">\fB-mpwr\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for s-1POWER s0(s-1RIOS1s0) 
<p class="level0"><a name="fB-m601fR"></a><span class="nroffip">\fB-m601\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 601. 
<p class="level0"><a name="fB-mppc"></a><span class="nroffip">\fB-mppc, -mppc32, -m603, -m604\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 603/604. 
<p class="level0"><a name="fB-m403"></a><span class="nroffip">\fB-m403, -m405\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 403/405. 
<p class="level0"><a name="fB-m440fR"></a><span class="nroffip">\fB-m440\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 440.  BookE and some 405 instructions. 
<p class="level0"><a name="fB-m464fR"></a><span class="nroffip">\fB-m464\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 464. 
<p class="level0"><a name="fB-m476fR"></a><span class="nroffip">\fB-m476\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 476. 
<p class="level0"><a name="fB-m7400"></a><span class="nroffip">\fB-m7400, -m7410, -m7450, -m7455\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 7400/7410/7450/7455. 
<p class="level0"><a name="fB-m750clfR"></a><span class="nroffip">\fB-m750cl\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 750CL. 
<p class="level0"><a name="fB-mppc64"></a><span class="nroffip">\fB-mppc64, -m620\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 620/625/630. 
<p class="level0"><a name="fB-me500"></a><span class="nroffip">\fB-me500, -me500x2\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Motorola e500 core complex. 
<p class="level0"><a name="fB-me500mcfR"></a><span class="nroffip">\fB-me500mc\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Freescale e500mc core complex. 
<p class="level0"><a name="fB-me500mc64fR"></a><span class="nroffip">\fB-me500mc64\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Freescale e500mc64 core complex. 
<p class="level0"><a name="fB-me5500fR"></a><span class="nroffip">\fB-me5500\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Freescale e5500 core complex. 
<p class="level0"><a name="fB-me6500fR"></a><span class="nroffip">\fB-me6500\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Freescale e6500 core complex. 
<p class="level0"><a name="fB-mspefR"></a><span class="nroffip">\fB-mspe\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Motorola s-1SPEs0 instructions. 
<p class="level0"><a name="fB-mtitanfR"></a><span class="nroffip">\fB-mtitan\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for AppliedMicro Titan core complex. 
<p class="level0"><a name="fB-mppc64bridgefR"></a><span class="nroffip">\fB-mppc64bridge\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC 64, including bridge insns. 
<p class="level0"><a name="fB-mbookefR"></a><span class="nroffip">\fB-mbooke\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for 32-bit BookE. 
<p class="level0"><a name="fB-ma2fR"></a><span class="nroffip">\fB-ma2\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for A2 architecture. 
<p class="level0"><a name="fB-me300fR"></a><span class="nroffip">\fB-me300\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for PowerPC e300 family. 
<p class="level0"><a name="fB-maltivecfR"></a><span class="nroffip">\fB-maltivec\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for processors with AltiVec instructions. 
<p class="level0"><a name="fB-mvlefR"></a><span class="nroffip">\fB-mvle\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Freescale PowerPC s-1VLEs0 instructions. 
<p class="level0"><a name="fB-mvsxfR"></a><span class="nroffip">\fB-mvsx\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for processors with Vector-Scalar (s-1VSXs0) instructions. 
<p class="level0"><a name="fB-mhtmfR"></a><span class="nroffip">\fB-mhtm\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for processors with Hardware Transactional Memory instructions. 
<p class="level0"><a name="fB-mpower4"></a><span class="nroffip">\fB-mpower4, -mpwr4\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Power4 architecture. 
<p class="level0"><a name="fB-mpower5"></a><span class="nroffip">\fB-mpower5, -mpwr5, -mpwr5x\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Power5 architecture. 
<p class="level0"><a name="fB-mpower6"></a><span class="nroffip">\fB-mpower6, -mpwr6\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Power6 architecture. 
<p class="level0"><a name="fB-mpower7"></a><span class="nroffip">\fB-mpower7, -mpwr7\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Power7 architecture. 
<p class="level0"><a name="fB-mpower8"></a><span class="nroffip">\fB-mpower8, -mpwr8\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Power8 architecture. 
<p class="level0"><a name="fB-mcellfR"></a><span class="nroffip">\fB-mcell\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mcellfR"></a><span class="nroffip">\fB-mcell\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Generate code for Cell Broadband Engine architecture. 
<p class="level0"><a name="fB-mcomfR"></a><span class="nroffip">\fB-mcom\fR 4</span> 
<p class="level1">
<p class="level1">Generate code Power/PowerPC common instructions. 
<p class="level0"><a name="fB-manyfR"></a><span class="nroffip">\fB-many\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for any architecture (s-1PWR/PWRX/PPCs0). 
<p class="level0"><a name="fB-mregnamesfR"></a><span class="nroffip">\fB-mregnames\fR 4</span> 
<p class="level1">
<p class="level1">Allow symbolic names for registers. 
<p class="level0"><a name="fB-mno-regnamesfR"></a><span class="nroffip">\fB-mno-regnames\fR 4</span> 
<p class="level1">
<p class="level1">Do not allow symbolic names for registers. 
<p class="level0"><a name="fB-mrelocatablefR"></a><span class="nroffip">\fB-mrelocatable\fR 4</span> 
<p class="level1">
<p class="level1">Support for s-1GCCs0's -mrelocatable option. 
<p class="level0"><a name="fB-mrelocatable-libfR"></a><span class="nroffip">\fB-mrelocatable-lib\fR 4</span> 
<p class="level1">
<p class="level1">Support for s-1GCCs0's -mrelocatable-lib option. 
<p class="level0"><a name="fB-membfR"></a><span class="nroffip">\fB-memb\fR 4</span> 
<p class="level1">
<p class="level1">Set s-1PPC_EMBs0 bit in s-1ELFs0 flags. 
<p class="level0"><a name="fB-mlittle"></a><span class="nroffip">\fB-mlittle, -mlittle-endian, -le\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for a little endian machine. 
<p class="level0"><a name="fB-mbig"></a><span class="nroffip">\fB-mbig, -mbig-endian, -be\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for a big endian machine. 
<p class="level0"><a name="fB-msolarisfR"></a><span class="nroffip">\fB-msolaris\fR 4</span> 
<p class="level1">
<p class="level1">Generate code for Solaris. 
<p class="level0"><a name="fB-mno-solarisfR"></a><span class="nroffip">\fB-mno-solaris\fR 4</span> 
<p class="level1">
<p class="level1">Do not generate code for Solaris. 
<p class="level0"><a name="fB-nopsfRfIcountfR"></a><span class="nroffip">\fB-nops=\fR\fIcount\fR 4</span> 
<p class="level1">
<p class="level1">If an alignment directive inserts more than <span Class="emphasis">count</span> nops, put a branch at the beginning to skip execution of the nops. 
<p class="level1">See the info pages for documentation of the RX-specific options. 
<p class="level1">The following options are available when as is configured for the s390 processor family. 
<p class="level0"><a name="fB-m31fR"></a><span class="nroffip">\fB-m31\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-m64fR"></a><span class="nroffip">\fB-m64\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Select the word size, either 31/32 bits or 64 bits. 
<p class="level0"><a name="fB-mesafR"></a><span class="nroffip">\fB-mesa\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mzarchfR"></a><span class="nroffip">\fB-mzarch\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Select the architecture mode, either the Enterprise System Architecture (esa) or the z/Architecture mode (zarch). 
<p class="level0"><a name="fB-marchfRfIprocessorfR"></a><span class="nroffip">\fB-march=\fR\fIprocessor\fR 4</span> 
<p class="level1">
<p class="level1">Specify which s390 processor variant is the target, <span Class="bold">g6</span>, <span Class="bold">g6</span>, <span Class="bold">z900</span>, <span Class="bold">z990</span>, <span Class="bold">z9-109</span>, <span Class="bold">z9-ec</span>, <span Class="bold">z10</span>, <span Class="bold">z196</span>, or <span Class="bold">zEC12</span>. 
<p class="level0"><a name="fB-mregnamesfR"></a><span class="nroffip">\fB-mregnames\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mno-regnamesfR"></a><span class="nroffip">\fB-mno-regnames\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Allow or disallow symbolic names for registers. 
<p class="level0"><a name="fB-mwarn-areg-zerofR"></a><span class="nroffip">\fB-mwarn-areg-zero\fR 4</span> 
<p class="level1">
<p class="level1">Warn whenever the operand for a base or index register has been specified but evaluates to zero. 
<p class="level1">The following options are available when as is configured for a s-1TMS320C6000s0 processor. 
<p class="level0"><a name="fB-marchfRfIarchfR"></a><span class="nroffip">\fB-march=\fR\fIarch\fR 4</span> 
<p class="level1">
<p class="level1">Enable (only) instructions from architecture <span Class="emphasis">arch</span>.  By default, all instructions are permitted. 
<p class="level1">The following values of <span Class="emphasis">arch</span> are accepted: f(CW*(C`c62x*(C'</span>, f(CW*(C`c64x*(C'</span>, f(CW*(C`c64x+*(C'</span>, f(CW*(C`c67x*(C'</span>, f(CW*(C`c67x+*(C'</span>, f(CW*(C`c674x*(C'</span>. 
<p class="level0"><a name="fB-mdsbtfR"></a><span class="nroffip">\fB-mdsbt\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mno-dsbtfR"></a><span class="nroffip">\fB-mno-dsbt\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">The <span Class="bold">-mdsbt</span> option causes the assembler to generate the f(CW*(C`Tag_ABI_DSBT*(C'</span> attribute with a value of 1, indicating that the code is using s-1DSBTs0 addressing.  The <span Class="bold">-mno-dsbt</span> option, the default, causes the tag to have a value of 0, indicating that the code does not use s-1DSBTs0 addressing.  The linker will emit a warning if objects of different type (s-1DSBTs0 and non-DSBT) are linked together. 
<p class="level0"><a name="fB-mpidnofR"></a><span class="nroffip">\fB-mpid=no\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mpidnearfR"></a><span class="nroffip">\fB-mpid=near\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mpidfarfR"></a><span class="nroffip">\fB-mpid=far\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">The <span Class="bold">-mpid=</span> option causes the assembler to generate the f(CW*(C`Tag_ABI_PID*(C'</span> attribute with a value indicating the form of data addressing used by the code.  <span Class="bold">-mpid=no</span>, the default, indicates position-dependent data addressing, <span Class="bold">-mpid=near</span> indicates position-independent addressing with s-1GOTs0 accesses using near s-1DPs0 addressing, and <span Class="bold">-mpid=far</span> indicates position-independent addressing with s-1GOTs0 accesses using far s-1DPs0 addressing.  The linker will emit a warning if objects built with different settings of this option are linked together. 
<p class="level0"><a name="fB-mpicfR"></a><span class="nroffip">\fB-mpic\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mno-picfR"></a><span class="nroffip">\fB-mno-pic\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">The <span Class="bold">-mpic</span> option causes the assembler to generate the f(CW*(C`Tag_ABI_PIC*(C'</span> attribute with a value of 1, indicating that the code is using position-independent code addressing,  The f(CW*(C`-mno-pic*(C'</span> option, the default, causes the tag to have a value of 0, indicating position-dependent code addressing.  The linker will emit a warning if objects of different type (position-dependent and position-independent) are linked together. 
<p class="level0"><a name="fB-mbig-endianfR"></a><span class="nroffip">\fB-mbig-endian\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-mlittle-endianfR"></a><span class="nroffip">\fB-mlittle-endian\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Generate code for the specified endianness.  The default is little-endian. 
<p class="level1">The following options are available when as is configured for a TILE-Gx processor. 
<p class="level0"><a name="fB-m32"></a><span class="nroffip">\fB-m32 | -m64\fR 4</span> 
<p class="level1">
<p class="level1">Select the word size, either 32 bits or 64 bits. 
<p class="level0"><a name="fB-EB"></a><span class="nroffip">\fB-EB | -EL\fR 4</span> 
<p class="level1">
<p class="level1">Select the endianness, either big-endian (-EB) or little-endian (-EL). 
<p class="level1">The following options are available when as is configured for an Xtensa processor. 
<p class="level0"><a name="fB--text-section-literals"></a><span class="nroffip">\fB--text-section-literals | --no-text-section-literals\fR 4</span> 
<p class="level1">
<p class="level1">Control the treatment of literal pools.  The default is <span Class="bold">--no-text-section-literals</span>, which places literals in separate sections in the output file.  This allows the literal pool to be placed in a data s-1RAM/ROM. s0 With <span Class="bold">--text-section-literals</span>, the literals are interspersed in the text section in order to keep them as close as possible to their references.  This may be necessary for large assembly files, where the literals would otherwise be out of range of the f(CW*(C`L32R*(C'</span> instructions in the text section.  These options only affect literals referenced via PC-relative f(CW*(C`L32R*(C'</span> instructions; literals for absolute mode f(CW*(C`L32R*(C'</span> instructions are handled separately. 
<p class="level0"><a name="fB--absolute-literals"></a><span class="nroffip">\fB--absolute-literals | --no-absolute-literals\fR 4</span> 
<p class="level1">
<p class="level1">Indicate to the assembler whether f(CW*(C`L32R*(C'</span> instructions use absolute or PC-relative addressing.  If the processor includes the absolute addressing option, the default is to use absolute f(CW*(C`L32R*(C'</span> relocations.  Otherwise, only the PC-relative f(CW*(C`L32R*(C'</span> relocations can be used. 
<p class="level0"><a name="fB--target-align"></a><span class="nroffip">\fB--target-align | --no-target-align\fR 4</span> 
<p class="level1">
<p class="level1">Enable or disable automatic alignment to reduce branch penalties at some expense in code size.    This optimization is enabled by default.  Note that the assembler will always align instructions like f(CW*(C`LOOP*(C'</span> that have fixed alignment requirements. 
<p class="level0"><a name="fB--longcalls"></a><span class="nroffip">\fB--longcalls | --no-longcalls\fR 4</span> 
<p class="level1">
<p class="level1">Enable or disable transformation of call instructions to allow calls across a greater range of addresses.    This option should be used when call targets can potentially be out of range.  It may degrade both code size and performance, but the linker can generally optimize away the unnecessary overhead when a call ends up within range.  The default is <span Class="bold">--no-longcalls</span>. 
<p class="level0"><a name="fB--transform"></a><span class="nroffip">\fB--transform | --no-transform\fR 4</span> 
<p class="level1">
<p class="level1">Enable or disable all assembler transformations of Xtensa instructions, including both relaxation and optimization.  The default is <span Class="bold">--transform</span>; <span Class="bold">--no-transform</span> should only be used in the rare cases when the instructions must be exactly as specified in the assembly source.  Using <span Class="bold">--no-transform</span> causes out of range instruction operands to be errors. 
<p class="level0"><a name="fB--rename-sectionfR"></a><span class="nroffip">\fB--rename-section\fR \fIoldname\fR\fB=\fR\fInewname\fR 4</span> 
<p class="level1">
<p class="level1">Rename the <span Class="emphasis">oldname</span> section to <span Class="emphasis">newname</span>.  This option can be used multiple times to rename multiple sections. 
<p class="level0"><a name="fB--trampolines"></a><span class="nroffip">\fB--trampolines | --no-trampolines\fR 4</span> 
<p class="level1">
<p class="level1">Enable or disable transformation of jump instructions to allow jumps across a greater range of addresses.    This option should be used when jump targets can potentially be out of range.  In the absence of such jumps this option does not affect code size or performance.  The default is <span Class="bold">--trampolines</span>. 
<p class="level1">The following options are available when as is configured for a Z80 family processor. 
<p class="level0"><a name="fB-z80fR"></a><span class="nroffip">\fB-z80\fR 4</span> 
<p class="level1">
<p class="level1">Assemble for Z80 processor. 
<p class="level0"><a name="fB-r800fR"></a><span class="nroffip">\fB-r800\fR 4</span> 
<p class="level1">
<p class="level1">Assemble for R800 processor. 
<p class="level0"><a name="fB-ignore-undocumented-instructionsfR"></a><span class="nroffip">\fB-ignore-undocumented-instructions\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-WnudfR"></a><span class="nroffip">\fB-Wnud\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Assemble undocumented Z80 instructions that also work on R800 without warning. 
<p class="level0"><a name="fB-ignore-unportable-instructionsfR"></a><span class="nroffip">\fB-ignore-unportable-instructions\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-WnupfR"></a><span class="nroffip">\fB-Wnup\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Assemble all undocumented Z80 instructions without warning. 
<p class="level0"><a name="fB-warn-undocumented-instructionsfR"></a><span class="nroffip">\fB-warn-undocumented-instructions\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-WudfR"></a><span class="nroffip">\fB-Wud\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Issue a warning for undocumented Z80 instructions that also work on R800. 
<p class="level0"><a name="fB-warn-unportable-instructionsfR"></a><span class="nroffip">\fB-warn-unportable-instructions\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-WupfR"></a><span class="nroffip">\fB-Wup\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Issue a warning for undocumented Z80 instructions that do not work on R800. 
<p class="level0"><a name="fB-forbid-undocumented-instructionsfR"></a><span class="nroffip">\fB-forbid-undocumented-instructions\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-FudfR"></a><span class="nroffip">\fB-Fud\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Treat all undocumented instructions as errors. 
<p class="level0"><a name="fB-forbid-unportable-instructionsfR"></a><span class="nroffip">\fB-forbid-unportable-instructions\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">
<p class="level0"><a name="fB-FupfR"></a><span class="nroffip">\fB-Fup\fR 4</span> 
<p class="level1">
<p class="level1">
<p class="level1">Treat undocumented Z80 instructions that do not work on R800 as errors. <a name="SEE"></a><h2 class="nroffsh">SEE ALSO</h2>
<p class="level0">
<p class="level0"><span Class="emphasis">gcc</span>|(1), <span Class="emphasis">ld</span>|(1), and the Info entries for <span Class="emphasis">binutils</span> and <span Class="emphasis">ld</span>. <a name="COPYRIGHT"></a><h2 class="nroffsh">COPYRIGHT</h2>
<p class="level0">
<p class="level0">Copyright (c) 1991-2014 Free Software Foundation, Inc. 
<p class="level0">Permission is granted to copy, distribute and/or modify this document under the terms of the s-1GNUs0 Free Documentation License, Version 1.3 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts.  A copy of the license is included in the section entitled *(L"s-1GNUs0 Free Documentation License*(R". 