{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 09:06:56 2013 " "Info: Processing started: Thu Dec 19 09:06:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|zero " "Warning: Node \"alu:inst32\|zero\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[7\] " "Warning: Node \"alu:inst32\|d\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[6\] " "Warning: Node \"alu:inst32\|d\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[5\] " "Warning: Node \"alu:inst32\|d\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[4\] " "Warning: Node \"alu:inst32\|d\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[3\] " "Warning: Node \"alu:inst32\|d\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[2\] " "Warning: Node \"alu:inst32\|d\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[1\] " "Warning: Node \"alu:inst32\|d\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[0\] " "Warning: Node \"alu:inst32\|d\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[7\] " "Warning: Node \"alu:inst32\|signedT\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[6\] " "Warning: Node \"alu:inst32\|signedT\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[5\] " "Warning: Node \"alu:inst32\|signedT\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[4\] " "Warning: Node \"alu:inst32\|signedT\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[3\] " "Warning: Node \"alu:inst32\|signedT\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[2\] " "Warning: Node \"alu:inst32\|signedT\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[0\] " "Warning: Node \"alu:inst32\|signedT\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[1\] " "Warning: Node \"alu:inst32\|signedS\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[0\] " "Warning: Node \"alu:inst32\|signedS\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[3\] " "Warning: Node \"alu:inst32\|signedS\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[2\] " "Warning: Node \"alu:inst32\|signedS\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[1\] " "Warning: Node \"alu:inst32\|signedT\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[5\] " "Warning: Node \"alu:inst32\|signedS\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[4\] " "Warning: Node \"alu:inst32\|signedS\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[7\] " "Warning: Node \"alu:inst32\|signedS\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[6\] " "Warning: Node \"alu:inst32\|signedS\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[7\] " "Warning: Node \"alu:inst32\|dCopy\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[6\] " "Warning: Node \"alu:inst32\|dCopy\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[5\] " "Warning: Node \"alu:inst32\|dCopy\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[4\] " "Warning: Node \"alu:inst32\|dCopy\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[3\] " "Warning: Node \"alu:inst32\|dCopy\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[2\] " "Warning: Node \"alu:inst32\|dCopy\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[1\] " "Warning: Node \"alu:inst32\|dCopy\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[6\] " "Warning: Node \"alu:inst32\|signedD\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[5\] " "Warning: Node \"alu:inst32\|signedD\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[4\] " "Warning: Node \"alu:inst32\|signedD\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[3\] " "Warning: Node \"alu:inst32\|signedD\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[2\] " "Warning: Node \"alu:inst32\|signedD\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[1\] " "Warning: Node \"alu:inst32\|signedD\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[0\] " "Warning: Node \"alu:inst32\|signedD\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[7\] " "Warning: Node \"alu:inst32\|signedD\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[0\] " "Warning: Node \"alu:inst32\|dCopy\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_fast " "Info: Assuming node \"clk_fast\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_fast" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk2\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[7\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[7\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[6\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[6\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[5\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[5\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[4\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[4\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[3\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[3\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[2\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[2\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[1\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[1\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[0\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[0\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst\|clockTmp\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_fast register alu:inst32\|zero memory lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3 8.22 MHz 121.6 ns Internal " "Info: Clock \"clk_fast\" has Internal fmax of 8.22 MHz between source register \"alu:inst32\|zero\" and destination memory \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3\" (period= 121.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.500 ns + Longest register memory " "Info: + Longest register to memory delay is 18.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst32\|zero 1 REG LC1_G24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_G24; Fanout = 3; REG Node = 'alu:inst32\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst32|zero } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns inst26~4 2 COMB LC6_G24 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC6_G24; Fanout = 1; COMB Node = 'inst26~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst32|zero inst26~4 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -88 2144 2208 -40 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns inst26~9 3 COMB LC2_G24 8 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC2_G24; Fanout = 8; COMB Node = 'inst26~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst26~4 inst26~9 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -88 2144 2208 -40 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 13.600 ns lpm_mux1:inst22\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node~2 4 COMB LC1_E24 16 " "Info: 4: + IC(4.800 ns) + CELL(2.700 ns) = 13.600 ns; Loc. = LC1_E24; Fanout = 16; COMB Node = 'lpm_mux1:inst22\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst26~9 lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(0.000 ns) 18.500 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3 5 MEM EC2_B 1 " "Info: 5: + IC(4.900 ns) + CELL(0.000 ns) = 18.500 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 42.16 % ) " "Info: Total cell delay = 7.800 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.700 ns ( 57.84 % ) " "Info: Total interconnect delay = 10.700 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { alu:inst32|zero inst26~4 inst26~9 lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { alu:inst32|zero {} inst26~4 {} inst26~9 {} lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.500ns 0.500ns 4.800ns 4.900ns } { 0.000ns 2.700ns 2.400ns 2.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-40.500 ns - Smallest " "Info: - Smallest clock skew is -40.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.800 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_fast\" to destination memory is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3 4 MEM EC2_B 1 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 61.300 ns - Longest register " "Info: - Longest clock path from clock \"clk_fast\" to source register is 61.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk1 3 REG LC2_I10 10 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_I10; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[7\] 4 REG LC1_G26 17 " "Info: 4: + IC(6.200 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G26; Fanout = 17; REG Node = 'PC:inst3\|pre_count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(12.600 ns) 35.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_G 1 " "Info: 5: + IC(2.900 ns) + CELL(12.600 ns) = 35.700 ns; Loc. = EC1_G; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_G 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.200 ns; Loc. = EC1_G; Fanout = 37; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.700 ns) 50.000 ns controller:inst12\|process_0~3 7 COMB LC5_E6 2 " "Info: 7: + IC(9.100 ns) + CELL(2.700 ns) = 50.000 ns; Loc. = LC5_E6; Fanout = 2; COMB Node = 'controller:inst12\|process_0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 52.900 ns controller:inst12\|aluFlag~4 8 COMB LC1_E6 27 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 52.900 ns; Loc. = LC1_E6; Fanout = 27; COMB Node = 'controller:inst12\|aluFlag~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { controller:inst12|process_0~3 controller:inst12|aluFlag~4 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(2.700 ns) 61.300 ns alu:inst32\|zero 9 REG LC1_G24 3 " "Info: 9: + IC(5.700 ns) + CELL(2.700 ns) = 61.300 ns; Loc. = LC1_G24; Fanout = 3; REG Node = 'alu:inst32\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 48.94 % ) " "Info: Total cell delay = 30.000 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.300 ns ( 51.06 % ) " "Info: Total interconnect delay = 31.300 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "61.300 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "61.300 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|zero {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 5.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "61.300 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "61.300 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|zero {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 5.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { alu:inst32|zero inst26~4 inst26~9 lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { alu:inst32|zero {} inst26~4 {} inst26~9 {} lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.500ns 0.500ns 4.800ns 4.900ns } { 0.000ns 2.700ns 2.400ns 2.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "61.300 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "61.300 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|zero {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 5.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_fast 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_fast\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_file:inst31\|8dffe:inst8\|31 alu:inst32\|signedS\[2\] clk_fast 25.9 ns " "Info: Found hold time violation between source  pin or register \"reg_file:inst31\|8dffe:inst8\|31\" and destination pin or register \"alu:inst32\|signedS\[2\]\" for clock \"clk_fast\" (Hold time is 25.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "43.400 ns + Largest " "Info: + Largest clock skew is 43.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 64.200 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 64.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk1 3 REG LC2_I10 10 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_I10; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[7\] 4 REG LC1_G26 17 " "Info: 4: + IC(6.200 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G26; Fanout = 17; REG Node = 'PC:inst3\|pre_count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(12.600 ns) 35.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_G 1 " "Info: 5: + IC(2.900 ns) + CELL(12.600 ns) = 35.700 ns; Loc. = EC1_G; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_G 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.200 ns; Loc. = EC1_G; Fanout = 37; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.700 ns) 50.000 ns controller:inst12\|process_0~3 7 COMB LC5_E6 2 " "Info: 7: + IC(9.100 ns) + CELL(2.700 ns) = 50.000 ns; Loc. = LC5_E6; Fanout = 2; COMB Node = 'controller:inst12\|process_0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 52.900 ns controller:inst12\|aluFlag~4 8 COMB LC1_E6 27 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 52.900 ns; Loc. = LC1_E6; Fanout = 27; COMB Node = 'controller:inst12\|aluFlag~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { controller:inst12|process_0~3 controller:inst12|aluFlag~4 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.600 ns) + CELL(2.700 ns) 64.200 ns alu:inst32\|signedS\[2\] 9 REG LC4_H51 17 " "Info: 9: + IC(8.600 ns) + CELL(2.700 ns) = 64.200 ns; Loc. = LC4_H51; Fanout = 17; REG Node = 'alu:inst32\|signedS\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 46.73 % ) " "Info: Total cell delay = 30.000 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.200 ns ( 53.27 % ) " "Info: Total interconnect delay = 34.200 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.200 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.200 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|signedS[2] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 8.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 20.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to source register is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns reg_file:inst31\|8dffe:inst8\|31 4 REG LC6_E41 4 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = LC6_E41; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst8\|31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst8|31 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.200 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.200 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|signedS[2] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 8.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst8|31 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.100 ns - Shortest register register " "Info: - Shortest register to register delay is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_file:inst31\|8dffe:inst8\|31 1 REG LC6_E41 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E41; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst8\|31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns reg_file:inst31\|mux_8:inst\|Mux5~3 2 COMB LC1_E38 6 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC1_E38; Fanout = 6; COMB Node = 'reg_file:inst31\|mux_8:inst\|Mux5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { reg_file:inst31|8dffe:inst8|31 reg_file:inst31|mux_8:inst|Mux5~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 8.600 ns reg_file:inst31\|mux_8:inst\|Mux5~4 3 COMB LC7_E38 6 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC7_E38; Fanout = 6; COMB Node = 'reg_file:inst31\|mux_8:inst\|Mux5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst|Mux5~3 reg_file:inst31|mux_8:inst|Mux5~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.400 ns) 16.100 ns alu:inst32\|signedS\[2\] 4 REG LC4_H51 17 " "Info: 4: + IC(5.100 ns) + CELL(2.400 ns) = 16.100 ns; Loc. = LC4_H51; Fanout = 17; REG Node = 'alu:inst32\|signedS\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { reg_file:inst31|mux_8:inst|Mux5~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 48.45 % ) " "Info: Total cell delay = 7.800 ns ( 48.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 51.55 % ) " "Info: Total interconnect delay = 8.300 ns ( 51.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 reg_file:inst31|mux_8:inst|Mux5~3 reg_file:inst31|mux_8:inst|Mux5~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 {} reg_file:inst31|mux_8:inst|Mux5~3 {} reg_file:inst31|mux_8:inst|Mux5~4 {} alu:inst32|signedS[2] {} } { 0.000ns 2.700ns 0.500ns 5.100ns } { 0.000ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.200 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.200 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|signedS[2] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 8.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst8|31 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 reg_file:inst31|mux_8:inst|Mux5~3 reg_file:inst31|mux_8:inst|Mux5~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 {} reg_file:inst31|mux_8:inst|Mux5~3 {} reg_file:inst31|mux_8:inst|Mux5~4 {} alu:inst32|signedS[2] {} } { 0.000ns 2.700ns 0.500ns 5.100ns } { 0.000ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "display_buddy:inst8\|data_out\[6\] dip_switch\[6\] clk_fast 7.800 ns register " "Info: tsu for register \"display_buddy:inst8\|data_out\[6\]\" (data pin = \"dip_switch\[6\]\", clock pin = \"clk_fast\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest pin register " "Info: + Longest pin to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[6\] 1 PIN PIN_40 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_40; Fanout = 2; PIN Node = 'dip_switch\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[6] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.500 ns) + CELL(2.700 ns) 23.500 ns display_buddy:inst8\|data_out~51 2 COMB LC6_E19 1 " "Info: 2: + IC(10.500 ns) + CELL(2.700 ns) = 23.500 ns; Loc. = LC6_E19; Fanout = 1; COMB Node = 'display_buddy:inst8\|data_out~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { dip_switch[6] display_buddy:inst8|data_out~51 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 26.000 ns display_buddy:inst8\|data_out\[6\] 3 REG LC1_E19 2 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 26.000 ns; Loc. = LC1_E19; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { display_buddy:inst8|data_out~51 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 57.69 % ) " "Info: Total cell delay = 15.000 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 42.31 % ) " "Info: Total interconnect delay = 11.000 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { dip_switch[6] display_buddy:inst8|data_out~51 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { dip_switch[6] {} dip_switch[6]~out {} display_buddy:inst8|data_out~51 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 10.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to destination register is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns display_buddy:inst8\|data_out\[6\] 4 REG LC1_E19 2 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = LC1_E19; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { dip_switch[6] display_buddy:inst8|data_out~51 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { dip_switch[6] {} dip_switch[6]~out {} display_buddy:inst8|data_out~51 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 10.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_fast write_data\[4\] PC:inst3\|pre_count\[1\] 94.600 ns register " "Info: tco from clock \"clk_fast\" to destination pin \"write_data\[4\]\" through register \"PC:inst3\|pre_count\[1\]\" is 94.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 18.700 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to source register is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk1 3 REG LC2_I10 10 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_I10; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 18.700 ns PC:inst3\|pre_count\[1\] 4 REG LC4_G24 18 " "Info: 4: + IC(6.100 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC4_G24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 30.48 % ) " "Info: Total cell delay = 5.700 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.000 ns ( 69.52 % ) " "Info: Total interconnect delay = 13.000 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.100ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "74.500 ns + Longest register pin " "Info: + Longest register to pin delay is 74.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst3\|pre_count\[1\] 1 REG LC4_G24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_G24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(12.600 ns) 17.100 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 2 MEM EC3_F 1 " "Info: 2: + IC(4.500 ns) + CELL(12.600 ns) = 17.100 ns; Loc. = EC3_F; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 19.600 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 3 MEM EC3_F 31 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 19.600 ns; Loc. = EC3_F; Fanout = 31; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 30.200 ns reg_file:inst31\|mux_8:inst2\|Mux2~0 4 COMB LC5_E25 1 " "Info: 4: + IC(7.900 ns) + CELL(2.700 ns) = 30.200 ns; Loc. = LC5_E25; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux2~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 33.400 ns reg_file:inst31\|mux_8:inst2\|Mux2~1 5 COMB LC3_E25 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 33.400 ns; Loc. = LC3_E25; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux2~0 reg_file:inst31|mux_8:inst2|Mux2~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 38.600 ns reg_file:inst31\|mux_8:inst2\|Mux2~4 6 COMB LC4_E20 8 " "Info: 6: + IC(2.800 ns) + CELL(2.400 ns) = 38.600 ns; Loc. = LC4_E20; Fanout = 8; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { reg_file:inst31|mux_8:inst2|Mux2~1 reg_file:inst31|mux_8:inst2|Mux2~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 44.400 ns display_buddy:inst8\|Equal0~0 7 COMB LC5_E29 1 " "Info: 7: + IC(3.100 ns) + CELL(2.700 ns) = 44.400 ns; Loc. = LC5_E29; Fanout = 1; COMB Node = 'display_buddy:inst8\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { reg_file:inst31|mux_8:inst2|Mux2~4 display_buddy:inst8|Equal0~0 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.300 ns display_buddy:inst8\|Equal0~1 8 COMB LC1_E29 7 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 47.300 ns; Loc. = LC1_E29; Fanout = 7; COMB Node = 'display_buddy:inst8\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { display_buddy:inst8|Equal0~0 display_buddy:inst8|Equal0~1 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 52.500 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00023\|result_node~2 9 COMB LC6_E30 8 " "Info: 9: + IC(2.500 ns) + CELL(2.700 ns) = 52.500 ns; Loc. = LC6_E30; Fanout = 8; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00023\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { display_buddy:inst8|Equal0~1 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.700 ns) 58.600 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~2 10 COMB LC4_E19 8 " "Info: 10: + IC(3.400 ns) + CELL(2.700 ns) = 58.600 ns; Loc. = LC4_E19; Fanout = 8; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.400 ns) 65.300 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3 11 COMB LC3_E47 1 " "Info: 11: + IC(4.300 ns) + CELL(2.400 ns) = 65.300 ns; Loc. = LC3_E47; Fanout = 1; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(5.000 ns) 74.500 ns write_data\[4\] 12 PIN PIN_26 0 " "Info: 12: + IC(4.200 ns) + CELL(5.000 ns) = 74.500 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'write_data\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 552 2864 3040 568 "write_data\[7..0\]" "" } { 160 1560 1635 176 "write_data\[7..0\]" "" } { 120 3632 3752 136 "write_data\[7..0\]" "" } { 544 2792 2875 560 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "40.800 ns ( 54.77 % ) " "Info: Total cell delay = 40.800 ns ( 54.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.700 ns ( 45.23 % ) " "Info: Total interconnect delay = 33.700 ns ( 45.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "74.500 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux2~0 reg_file:inst31|mux_8:inst2|Mux2~1 reg_file:inst31|mux_8:inst2|Mux2~4 display_buddy:inst8|Equal0~0 display_buddy:inst8|Equal0~1 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "74.500 ns" { PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux2~0 {} reg_file:inst31|mux_8:inst2|Mux2~1 {} reg_file:inst31|mux_8:inst2|Mux2~4 {} display_buddy:inst8|Equal0~0 {} display_buddy:inst8|Equal0~1 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 4.500ns 0.000ns 7.900ns 0.500ns 2.800ns 3.100ns 0.500ns 2.500ns 3.400ns 4.300ns 4.200ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.100ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "74.500 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux2~0 reg_file:inst31|mux_8:inst2|Mux2~1 reg_file:inst31|mux_8:inst2|Mux2~4 display_buddy:inst8|Equal0~0 display_buddy:inst8|Equal0~1 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "74.500 ns" { PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux2~0 {} reg_file:inst31|mux_8:inst2|Mux2~1 {} reg_file:inst31|mux_8:inst2|Mux2~4 {} display_buddy:inst8|Equal0~0 {} display_buddy:inst8|Equal0~1 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 4.500ns 0.000ns 7.900ns 0.500ns 2.800ns 3.100ns 0.500ns 2.500ns 3.400ns 4.300ns 4.200ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LED_reg\[1\] display\[3\] 32.300 ns Longest " "Info: Longest tpd from source pin \"LED_reg\[1\]\" to destination pin \"display\[3\]\" is 32.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns LED_reg\[1\] 1 PIN PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; PIN Node = 'LED_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_reg[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -32 -8 160 -16 "LED_reg\[2..0\]" "" } { 176 1568 1644 192 "LED_reg\[2..0\]" "" } { -40 160 236 -24 "LED_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.700 ns) 14.000 ns reg_file:inst31\|mux_8:inst3\|Mux4~2 2 COMB LC7_E26 1 " "Info: 2: + IC(8.400 ns) + CELL(2.700 ns) = 14.000 ns; Loc. = LC7_E26; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux4~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.900 ns reg_file:inst31\|mux_8:inst3\|Mux4~3 3 COMB LC5_E26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.900 ns; Loc. = LC5_E26; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux4~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_file:inst31|mux_8:inst3|Mux4~2 reg_file:inst31|mux_8:inst3|Mux4~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 24.700 ns reg_file:inst31\|mux_8:inst3\|Mux4~4 4 COMB LC8_I20 1 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 24.700 ns; Loc. = LC8_I20; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux4~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { reg_file:inst31|mux_8:inst3|Mux4~3 reg_file:inst31|mux_8:inst3|Mux4~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 32.300 ns display\[3\] 5 PIN PIN_126 0 " "Info: 5: + IC(2.600 ns) + CELL(5.000 ns) = 32.300 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'display\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { reg_file:inst31|mux_8:inst3|Mux4~4 display[3] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 680 2864 3040 696 "display\[7..0\]" "" } { 160 1888 1960 176 "display\[7..0\]" "" } { 672 2792 2885 688 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 48.61 % ) " "Info: Total cell delay = 15.700 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.600 ns ( 51.39 % ) " "Info: Total interconnect delay = 16.600 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.300 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux4~2 reg_file:inst31|mux_8:inst3|Mux4~3 reg_file:inst31|mux_8:inst3|Mux4~4 display[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.300 ns" { LED_reg[1] {} LED_reg[1]~out {} reg_file:inst31|mux_8:inst3|Mux4~2 {} reg_file:inst31|mux_8:inst3|Mux4~3 {} reg_file:inst31|mux_8:inst3|Mux4~4 {} display[3] {} } { 0.000ns 0.000ns 8.400ns 0.500ns 5.100ns 2.600ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "display_buddy:inst8\|data_out\[0\] dip_switch\[0\] clk_fast 4.600 ns register " "Info: th for register \"display_buddy:inst8\|data_out\[0\]\" (data pin = \"dip_switch\[0\]\", clock pin = \"clk_fast\") is 4.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.800 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns display_buddy:inst8\|data_out\[0\] 4 REG LC8_E30 2 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = LC8_E30; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[0\] 1 PIN PIN_33 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 2; PIN Node = 'dip_switch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 16.800 ns display_buddy:inst8\|data_out~57 2 COMB LC1_E30 1 " "Info: 2: + IC(3.800 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC1_E30; Fanout = 1; COMB Node = 'display_buddy:inst8\|data_out~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { dip_switch[0] display_buddy:inst8|data_out~57 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 19.300 ns display_buddy:inst8\|data_out\[0\] 3 REG LC8_E30 2 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC8_E30; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { display_buddy:inst8|data_out~57 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 77.72 % ) " "Info: Total cell delay = 15.000 ns ( 77.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 22.28 % ) " "Info: Total interconnect delay = 4.300 ns ( 22.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { dip_switch[0] display_buddy:inst8|data_out~57 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { dip_switch[0] {} dip_switch[0]~out {} display_buddy:inst8|data_out~57 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 3.800ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { dip_switch[0] display_buddy:inst8|data_out~57 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { dip_switch[0] {} dip_switch[0]~out {} display_buddy:inst8|data_out~57 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 3.800ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 45 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 09:06:57 2013 " "Info: Processing ended: Thu Dec 19 09:06:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
