// Seed: 3817721467
module module_0 (
    input wor id_0
);
  wire id_2, id_3;
  logic [7:0][1  +:  1  |  1] id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output logic id_12,
    output wor id_13,
    output wire id_14,
    input wand id_15,
    input tri0 id_16,
    input wand id_17,
    output tri id_18
);
  reg id_20, id_21, id_22;
  genvar id_23;
  wire id_24, id_25;
  always @(*) if (id_22) id_7 <= 1'b0;
  assign id_23 = 1;
  task id_26;
    input id_27;
    id_21 <= #id_17 "";
    reg id_28 = id_20;
    begin
      id_12 <= 1;
    end
  endtask
  logic [7:0][1] id_29 = id_17;
  module_0(
      id_0
  );
endmodule
