\documentclass[preprint]{iacrtrans}

\usepackage{paper}

\title{The design of scalar AES Instruction Set Extensions for RISC-V}
\keywords{ISE, AES, RISC-V}

\ifbool{anonymous}{%
\author{Anonymous Submission}
\institute{}
}{%
\author[
B. Marshall and
G. R. Newell and
D. Page and
M.-J. O. Saarinen and
C. Wolf
]{
Ben Marshall\inst{1}                \and
G. Richard Newell\inst{2}           \and
Dan Page\inst{1}                    \and
Markku-Juhani O. Saarinen\inst{3}   \and
Claire Wolf\inst{4}
}
\institute{
Department of Computer Science, University of Bristol \\ \email{{ben.marshall,daniel.page}@bristol.ac.uk}
\and
Microchip Technology Inc., USA \\ \email{richard.newell@microchip.com}
\and
PQShield, UK \\ \email{mjos@pqshield.com}
\and
Symbiotic EDA \\ \email{claire@symbioticeda.com}
}
}%

\begin{document}

% =============================================================================

\maketitle

\begin{abstract}
Secure, efficient execution of AES is an essential requirement for most
computing platforms. Dedicated
Instruction Set Extensions (ISEs) are often included for this purpose.
RISC-V is a (relatively) new ISA that lacks such a standardised ISE.
We survey the state-of-the-art industrial and academic ISEs for AES,
implement and evaluate five different ISEs, one of which is novel.
We recommend separate ISEs for 32 and 64-bit base architectures, with
measured performance improvements for an AES-128 block encryption of
$4\times$ 
and
$10\times$
with a hardware cost of $1.1K$ and $8.2K$ gates respectivley,
when compared to a software T-Table implementation,
We also explore how the proposed standard bit-manipulation extension
to RISC-V can be harnessed for efficient implementation of AES-GCM.
Our work supports the ongoing RISC-V cryptography extension standardisation
process.
\end{abstract}

% =============================================================================

\section{Introduction}
\label{sec:intro}
\input{tex/intro.tex}
\input{tex/intro-riscv.tex}
\input{tex/intro-remit.tex}

% =============================================================================

\section{Background}
\label{sec:bg}

% -----------------------------------------------------------------------------

\subsection{AES specification}
\label{sec:bg:aes_spec}
\input{tex/bg-aes_spec.tex}

\subsection{AES implementation}
\label{sec:bg:aes_impl}

\subsubsection{Representation}
\label{sec:bg:aes_impl_rep}
\input{tex/bg-aes_impl_rep.tex}

\subsubsection{Hardware-only implementations}
\label{sec:bg:aes_impl_hw}
\input{tex/bg-aes_impl_hw.tex}
\subsubsection{Software-only implementations}
\label{sec:bg:aes_impl_sw}
\input{tex/bg-aes_impl_sw.tex}
\subsection{Existing AES ISEs}
\label{sec:bg:aes_impl_ise}
\input{tex/bg-aes_impl_ise.tex}

\subsection{Security}
\label{sec:bg:aes_impl_sec}
\input{tex/bg-aes_impl_sec.tex}

% =============================================================================

\section{Exploring AES ISEs for RISC-V}
\label{sec:ise}

% -----------------------------------------------------------------------------

\label{sec:ise:design}

\input{tex/body-ise_intro.tex}

\subsection{Variant 1 (\ISE{1}): \AESFUNC{SubBytes} $+$ \AESFUNC{MixColumn} $+$ explicit \AESFUNC{ShiftRows}}
\label{sec:ise:design:v1}
\input{tex/body-ise_design_v1.tex}
\subsection{Variant 2 (\ISE{2}): \AESFUNC{SubBytes} $+$ \AESFUNC{MixColumn} $+$ implicit \AESFUNC{ShiftRows}}
\label{sec:ise:design:v2}
\input{tex/body-ise_design_v2.tex}
\subsection{Variant 3 (\ISE{3}): hardware-assisted T-tables}
\label{sec:ise:design:v3}
\input{tex/body-ise_design_v3.tex}
\subsection{Variant 4 (\ISE{4}): $64$-bit data-path}
\label{sec:ise:design:v4}
\input{tex/body-ise_design_v4.tex}
\subsection{Variant 5 (\ISE{5}): quadrant-packed}
\label{sec:ise:design:v5}
\input{tex/body-ise_design_v5.tex}

%\input{tex/datapaths.tex}
\input{tex/body-ise_pseudo.tex}

% -----------------------------------------------------------------------------

\subsection{Implementation}
\label{sec:ise:imp}
\input{tex/body-ise_implement.tex}

% -----------------------------------------------------------------------------

\subsection{Evaluation}

\paragraph{Hardware.}
\label{sec:ise:eval:hw}
\input{tex/body-ise_eval_hw.tex}

\paragraph{Software.}
\label{sec:ise:eval:sw}
\input{tex/body-ise_eval_sw.tex}

\paragraph{Discussion.}
\label{sec:ise:eval:discuss}
\input{tex/body-ise_eval_discuss.tex}

% =============================================================================

\section{Using ISEs to implement AES-GCM}
\label{sec:gcm}
%\input{tex/body-modes.tex}
\input{tex/body-modes-gcm.tex}

% =============================================================================

% NOTE: Commented out as SCA section not likely to be included in final version.
%\section{Hardening an AES ISE against DPA attack}
%\label{sec:sca}
%\input{tex/body-sca.tex}

% =============================================================================

\section{Conclusion}
\label{sec:outro}
\input{tex/outro.tex}

% ============================================================================

\ifbool{anonymous}{}{%
\section*{Acknowledgements}

This work was undertaken as part of the ongoing standardisation of
RISC-V. We are grateful to all members of
the Cryptographic Extensions Task Group
who contributed to related discussions, particularly Andy Glew and
Barry Spinney.
The opinions expressed in this paper are the author's alone, not
of their respective employers or RISC-V International.
The RISC-V cryptography extension is in the process of being standardised
at the time of writing. The purpose of this work is to support that process.

We would like to thank the reviewers for their helpful and 
constructive comments.

This work has been supported in part by
EPSRC via grant EP/R012288/1, under the
RISE (\url{http://www.ukrise.org}) programme
and
Innovate UK Project 105747.
}%

% =============================================================================

\bibliographystyle{alpha}
\bibliography{paper}

% =============================================================================

\appendix

\clearpage
\section{Example AES Round Functions}
\label{sec:round-functions}
\input{tex/appx-round-functions.tex}
\clearpage
\section{CPU Cores: additional technical detail}
\label{sec:cores}
\input{tex/appx-cores.tex}

%\clearpage
%\section{Additional algorithms}
%\label{sec:alg}
%\input{tex/appx-alg.tex}

% =============================================================================

\end{document}
