// Seed: 3389049288
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output wire id_7,
    input supply0 id_8,
    input tri id_9,
    output wor id_10,
    output wire id_11,
    output wor id_12,
    input wand id_13,
    output supply1 id_14
);
  assign id_10 = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output wand id_8,
    output uwire id_9,
    input tri id_10,
    output wor id_11,
    output supply1 id_12,
    output supply1 id_13,
    output wire id_14,
    output tri1 id_15
);
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_5,
      id_5,
      id_3,
      id_5,
      id_4,
      id_0,
      id_3,
      id_12,
      id_8,
      id_9,
      id_10,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic [-1 : ""] id_17;
  ;
endmodule
