INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:19:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 fork16/control/generateBlocks[0].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.830ns period=5.660ns})
  Destination:            buffer10/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.830ns period=5.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.660ns  (clk rise@5.660ns - clk rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.206ns (22.244%)  route 4.216ns (77.756%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.143 - 5.660 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1378, unset)         0.508     0.508    fork16/control/generateBlocks[0].regblock/clk
    SLICE_X13Y83         FDSE                                         r  fork16/control/generateBlocks[0].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.216     0.724 r  fork16/control/generateBlocks[0].regblock/transmitValue_reg/Q
                         net (fo=7, routed)           0.496     1.220    mem_controller4/read_arbiter/data/transmitValue_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.043     1.263 r  mem_controller4/read_arbiter/data/Memory[0][31]_i_5/O
                         net (fo=14, routed)          0.431     1.694    buffer65/fifo/init11_outs_valid
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.043     1.737 r  buffer65/fifo/fullReg_i_2__2/O
                         net (fo=10, routed)          0.166     1.903    init0/control/init12_outs_valid
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.043     1.946 r  init0/control/transmitValue_i_8/O
                         net (fo=23, routed)          0.626     2.572    cmpi3/p_2_in
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.043     2.615 r  cmpi3/i___1_i_31/O
                         net (fo=1, routed)           0.169     2.784    cmpi3/i___1_i_31_n_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I4_O)        0.043     2.827 r  cmpi3/i___1_i_23/O
                         net (fo=1, routed)           0.000     2.827    cmpi3/i___1_i_23_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.065 r  cmpi3/i___1_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.065    cmpi3/i___1_i_13_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.115 r  cmpi3/i___1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.115    cmpi3/i___1_i_8_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.222 f  cmpi3/i___1_i_5/CO[2]
                         net (fo=10, routed)          0.168     3.391    buffer54/fifo/result[0]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.122     3.513 f  buffer54/fifo/i___1_i_6/O
                         net (fo=4, routed)           0.399     3.912    fork9/control/generateBlocks[1].regblock/buffer54_outs
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.043     3.955 f  fork9/control/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=14, routed)          0.214     4.168    buffer35/fifo/buffer54_outs_ready
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.043     4.211 f  buffer35/fifo/join_inputs//i___1/O
                         net (fo=2, routed)           0.260     4.472    init0/control/cond_br26_trueOut_ready
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.043     4.515 f  init0/control/transmitValue_i_2__27/O
                         net (fo=5, routed)           0.400     4.914    fork6/control/generateBlocks[3].regblock/buffer39_outs_ready
    SLICE_X14Y87         LUT3 (Prop_lut3_I2_O)        0.043     4.957 r  fork6/control/generateBlocks[3].regblock/fullReg_i_9/O
                         net (fo=1, routed)           0.411     5.368    fork6/control/generateBlocks[14].regblock/transmitValue_reg_4
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.043     5.411 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__9/O
                         net (fo=25, routed)          0.206     5.617    buffer8/control/cmpi0_result_ready
    SLICE_X14Y86         LUT6 (Prop_lut6_I2_O)        0.043     5.660 r  buffer8/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.270     5.930    buffer10/E[0]
    SLICE_X17Y87         FDRE                                         r  buffer10/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.660     5.660 r  
                                                      0.000     5.660 r  clk (IN)
                         net (fo=1378, unset)         0.483     6.143    buffer10/clk
    SLICE_X17Y87         FDRE                                         r  buffer10/dataReg_reg[13]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.107    
    SLICE_X17Y87         FDRE (Setup_fdre_C_CE)      -0.194     5.913    buffer10/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -0.016    




