%MSG-i configureMessageFacility:  CorePropertySupervisorBase  28-Nov-2018 14:34:25 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 28-Nov-2018 14:34:25 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 28-Nov-2018 14:34:25 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  28-Nov-2018 14:34:25 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 28-Nov-2018 14:34:25 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  ROCInterface 28-Nov-2018 14:34:50 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCInterface" pattern:"ROCInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i DTC0_ROC0:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:34:50 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCInterface.cc [31]	ROCInterface instantiated with link: 0 and EventWindowDelayOffset = 30
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:34:50 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [111]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:34:50 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [504]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:35:06 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [518]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:35:26 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [557]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:35:55 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [633]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:35:55 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [649]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTC0_ROC0:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:35:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCInterface.cc [83]	DTC0_ROC0 Set delay = 30
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:36:00 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [657]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCInterface-mu2edaq05-0 28-Nov-2018 14:36:00 CST  pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [661]	DTC0 links OK 0xc3
%MSG
