<stg><name>dct_1d_Pipeline_DCT_Outer_Loop</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln46_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_5

]]></Node>
<StgValue><ssdm name="sext_ln46_5_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln46_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_2

]]></Node>
<StgValue><ssdm name="sext_ln46_2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln46_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="sext_ln46_3_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln46_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_4

]]></Node>
<StgValue><ssdm name="sext_ln46_4_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln46_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_6

]]></Node>
<StgValue><ssdm name="sext_ln46_6_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln46_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_7

]]></Node>
<StgValue><ssdm name="sext_ln46_7_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln46_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="sext_ln46_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %zext_ln46_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln46_5_cast = sext i16 %sext_ln46_5_read

]]></Node>
<StgValue><ssdm name="sext_ln46_5_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln46_2_cast = sext i16 %sext_ln46_2_read

]]></Node>
<StgValue><ssdm name="sext_ln46_2_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln46_3_cast = sext i16 %sext_ln46_3_read

]]></Node>
<StgValue><ssdm name="sext_ln46_3_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln46_4_cast = sext i16 %sext_ln46_4_read

]]></Node>
<StgValue><ssdm name="sext_ln46_4_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln46_6_cast = sext i16 %sext_ln46_6_read

]]></Node>
<StgValue><ssdm name="sext_ln46_6_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln46_cast = sext i16 %sext_ln46_read

]]></Node>
<StgValue><ssdm name="sext_ln46_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:16 %sext_ln46_7_cast = sext i16 %sext_ln46_7_read

]]></Node>
<StgValue><ssdm name="sext_ln46_7_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="29" op_0_bw="16">
<![CDATA[
newFuncRoot:17 %sext_ln46_1_cast = sext i16 %sext_ln46_1_read

]]></Node>
<StgValue><ssdm name="sext_ln46_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:18 %store_ln32 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %DCT_Inner_Loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
DCT_Inner_Loop:0 %k_1 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
DCT_Inner_Loop:1 %icmp_ln39 = icmp_eq  i4 %k_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
DCT_Inner_Loop:2 %add_ln39 = add i4 %k_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
DCT_Inner_Loop:3 %br_ln39 = br i1 %icmp_ln39, void %DCT_Inner_Loop.split, void %for.end15.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
DCT_Inner_Loop.split:0 %zext_ln39 = zext i4 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:29 %dct_1d_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_dct_coeff_table_7, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:30 %coeff_7 = load i3 %dct_1d_dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="coeff_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
DCT_Inner_Loop.split:50 %store_ln32 = store i4 %add_ln39, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:8 %dct_1d_dct_coeff_table_0_addr = getelementptr i14 %dct_1d_dct_coeff_table_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:9 %coeff = load i3 %dct_1d_dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="coeff"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:11 %dct_1d_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_dct_coeff_table_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:12 %coeff_1 = load i3 %dct_1d_dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="coeff_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:14 %dct_1d_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_dct_coeff_table_2, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:15 %coeff_2 = load i3 %dct_1d_dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="coeff_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:17 %dct_1d_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_dct_coeff_table_3, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:18 %coeff_3 = load i3 %dct_1d_dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="coeff_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:20 %dct_1d_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_dct_coeff_table_4, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_4_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:21 %coeff_4 = load i3 %dct_1d_dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="coeff_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:23 %dct_1d_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_dct_coeff_table_5, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_5_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:24 %coeff_5 = load i3 %dct_1d_dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="coeff_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:26 %dct_1d_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_dct_coeff_table_6, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dct_1d_dct_coeff_table_6_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:27 %coeff_6 = load i3 %dct_1d_dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="coeff_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:30 %coeff_7 = load i3 %dct_1d_dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="coeff_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:31 %sext_ln46_14 = sext i15 %coeff_7

]]></Node>
<StgValue><ssdm name="sext_ln46_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:33 %mul_ln46_1 = mul i29 %sext_ln46_14, i29 %sext_ln46_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:9 %coeff = load i3 %dct_1d_dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="coeff"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:12 %coeff_1 = load i3 %dct_1d_dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="coeff_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:13 %sext_ln46_8 = sext i15 %coeff_1

]]></Node>
<StgValue><ssdm name="sext_ln46_8"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:15 %coeff_2 = load i3 %dct_1d_dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="coeff_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:18 %coeff_3 = load i3 %dct_1d_dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="coeff_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:19 %sext_ln46_10 = sext i15 %coeff_3

]]></Node>
<StgValue><ssdm name="sext_ln46_10"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:21 %coeff_4 = load i3 %dct_1d_dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="coeff_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:24 %coeff_5 = load i3 %dct_1d_dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="coeff_5"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:25 %sext_ln46_12 = sext i15 %coeff_5

]]></Node>
<StgValue><ssdm name="sext_ln46_12"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="3">
<![CDATA[
DCT_Inner_Loop.split:27 %coeff_6 = load i3 %dct_1d_dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="coeff_6"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:28 %sext_ln46_13 = sext i15 %coeff_6

]]></Node>
<StgValue><ssdm name="sext_ln46_13"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:32 %mul_ln46 = mul i29 %sext_ln46_8, i29 %sext_ln46_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:33 %mul_ln46_1 = mul i29 %sext_ln46_14, i29 %sext_ln46_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:35 %mul_ln46_3 = mul i29 %sext_ln46_13, i29 %sext_ln46_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:37 %mul_ln46_5 = mul i29 %sext_ln46_10, i29 %sext_ln46_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:39 %mul_ln46_7 = mul i29 %sext_ln46_12, i29 %sext_ln46_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="14">
<![CDATA[
DCT_Inner_Loop.split:10 %zext_ln46 = zext i14 %coeff

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:16 %sext_ln46_9 = sext i15 %coeff_2

]]></Node>
<StgValue><ssdm name="sext_ln46_9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="15">
<![CDATA[
DCT_Inner_Loop.split:22 %sext_ln46_11 = sext i15 %coeff_4

]]></Node>
<StgValue><ssdm name="sext_ln46_11"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:32 %mul_ln46 = mul i29 %sext_ln46_8, i29 %sext_ln46_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:33 %mul_ln46_1 = mul i29 %sext_ln46_14, i29 %sext_ln46_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:34 %mul_ln46_2 = mul i29 %zext_ln46, i29 %sext_ln46_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:35 %mul_ln46_3 = mul i29 %sext_ln46_13, i29 %sext_ln46_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:36 %mul_ln46_4 = mul i29 %sext_ln46_11, i29 %sext_ln46_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:37 %mul_ln46_5 = mul i29 %sext_ln46_10, i29 %sext_ln46_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:38 %mul_ln46_6 = mul i29 %sext_ln46_9, i29 %sext_ln46_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_6"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:39 %mul_ln46_7 = mul i29 %sext_ln46_12, i29 %sext_ln46_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:44 %add_ln46_4 = add i29 %mul_ln46_1, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="84" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:32 %mul_ln46 = mul i29 %sext_ln46_8, i29 %sext_ln46_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:35 %mul_ln46_3 = mul i29 %sext_ln46_13, i29 %sext_ln46_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:37 %mul_ln46_5 = mul i29 %sext_ln46_10, i29 %sext_ln46_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_5"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:39 %mul_ln46_7 = mul i29 %sext_ln46_12, i29 %sext_ln46_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln46_7"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:40 %add_ln46 = add i29 %mul_ln46_2, i29 %mul_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:41 %add_ln46_1 = add i29 %mul_ln46_6, i29 %mul_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:43 %add_ln46_3 = add i29 %mul_ln46_4, i29 %mul_ln46_7

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:44 %add_ln46_4 = add i29 %mul_ln46_1, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:45 %add_ln46_5 = add i29 %add_ln46_4, i29 %mul_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="93" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:40 %add_ln46 = add i29 %mul_ln46_2, i29 %mul_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:41 %add_ln46_1 = add i29 %mul_ln46_6, i29 %mul_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:43 %add_ln46_3 = add i29 %mul_ln46_4, i29 %mul_ln46_7

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:45 %add_ln46_5 = add i29 %add_ln46_4, i29 %mul_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:46 %add_ln46_6 = add i29 %add_ln46_5, i29 %add_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="98" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:42 %add_ln46_2 = add i29 %add_ln46_1, i29 %add_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Inner_Loop.split:47 %add_ln46_7 = add i29 %add_ln46_6, i29 %add_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
DCT_Inner_Loop.split:48 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln46_7, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
for.end15.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="4">
<![CDATA[
DCT_Inner_Loop.split:1 %zext_ln46_2 = zext i4 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
DCT_Inner_Loop.split:2 %add_ln46_8 = add i6 %zext_ln46_1_read, i6 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
DCT_Inner_Loop.split:3 %zext_ln46_3 = zext i6 %add_ln46_8

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Inner_Loop.split:4 %dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
DCT_Inner_Loop.split:5 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
DCT_Inner_Loop.split:6 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DCT_Inner_Loop.split:7 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
DCT_Inner_Loop.split:49 %store_ln46 = store i16 %trunc_ln, i6 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
DCT_Inner_Loop.split:51 %br_ln39 = br void %DCT_Inner_Loop

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
