Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 24 15:41:32 2023
| Host         : PARALED02 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLK_1Hz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.109        0.000                      0                    1        0.210        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.109        0.000                      0                    1        0.210        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 clk_interno_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_interno_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.580ns (65.533%)  route 0.305ns (34.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     5.085    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_interno_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk_interno_reg/Q
                         net (fo=2, routed)           0.305     5.846    clk_interno
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.970 r  clk_interno_i_1/O
                         net (fo=1, routed)           0.000     5.970    clk_interno_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clk_interno_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.444    14.785    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_interno_reg/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    15.079    clk_interno_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  9.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_interno_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_interno_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_interno_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_interno_reg/Q
                         net (fo=2, routed)           0.115     1.701    clk_interno
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk_interno_i_1/O
                         net (fo=1, routed)           0.000     1.746    clk_interno_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clk_interno_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_interno_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    clk_interno_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_interno_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_interno_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_interno_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_interno_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_interno_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.686ns  (logic 3.576ns (22.797%)  route 12.110ns (77.203%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 r  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 f  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 r  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          0.830     5.156    BIN2BCD/conteo_reg[9]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     5.280 r  BIN2BCD/multOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.280    BIN2BCD/multOp__0_carry_i_7_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.527 r  BIN2BCD/multOp__0_carry/O[0]
                         net (fo=2, routed)           0.835     6.362    BIN2BCD/multOp[5]
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.299     6.661 r  BIN2BCD/rgb_out[11]_i_81/O
                         net (fo=5, routed)           0.692     7.353    BIN2BCD/rgb_out[11]_i_81_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     7.477 r  BIN2BCD/rgb_out[11]_i_79/O
                         net (fo=1, routed)           0.000     7.477    BIN2BCD/rgb_out[11]_i_79_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.083 r  BIN2BCD/rgb_out_reg[11]_i_64/O[3]
                         net (fo=3, routed)           1.170     9.253    Inst_vga_ctrl_640x480_60Hz/minusOp0_out[7]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.306     9.559 f  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52/O
                         net (fo=8, routed)           0.881    10.439    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152    10.591 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41/O
                         net (fo=6, routed)           0.962    11.553    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.332    11.885 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37/O
                         net (fo=3, routed)           0.738    12.623    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17/O
                         net (fo=4, routed)           1.431    14.178    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6/O
                         net (fo=1, routed)           0.670    14.972    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.124    15.096 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.590    15.686    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[2]
    SLICE_X2Y25          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.529ns  (logic 3.576ns (23.027%)  route 11.953ns (76.973%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 r  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 f  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 r  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          0.830     5.156    BIN2BCD/conteo_reg[9]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     5.280 r  BIN2BCD/multOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.280    BIN2BCD/multOp__0_carry_i_7_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.527 r  BIN2BCD/multOp__0_carry/O[0]
                         net (fo=2, routed)           0.835     6.362    BIN2BCD/multOp[5]
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.299     6.661 r  BIN2BCD/rgb_out[11]_i_81/O
                         net (fo=5, routed)           0.692     7.353    BIN2BCD/rgb_out[11]_i_81_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     7.477 r  BIN2BCD/rgb_out[11]_i_79/O
                         net (fo=1, routed)           0.000     7.477    BIN2BCD/rgb_out[11]_i_79_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.083 r  BIN2BCD/rgb_out_reg[11]_i_64/O[3]
                         net (fo=3, routed)           1.170     9.253    Inst_vga_ctrl_640x480_60Hz/minusOp0_out[7]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.306     9.559 f  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52/O
                         net (fo=8, routed)           0.881    10.439    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152    10.591 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41/O
                         net (fo=6, routed)           0.962    11.553    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.332    11.885 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37/O
                         net (fo=3, routed)           0.738    12.623    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17/O
                         net (fo=4, routed)           1.431    14.178    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6/O
                         net (fo=1, routed)           0.670    14.972    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.124    15.096 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.434    15.529    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[2]
    SLICE_X2Y25          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.497ns  (logic 3.576ns (23.076%)  route 11.921ns (76.924%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 r  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 f  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 r  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          0.830     5.156    BIN2BCD/conteo_reg[9]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     5.280 r  BIN2BCD/multOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.280    BIN2BCD/multOp__0_carry_i_7_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.527 r  BIN2BCD/multOp__0_carry/O[0]
                         net (fo=2, routed)           0.835     6.362    BIN2BCD/multOp[5]
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.299     6.661 r  BIN2BCD/rgb_out[11]_i_81/O
                         net (fo=5, routed)           0.692     7.353    BIN2BCD/rgb_out[11]_i_81_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     7.477 r  BIN2BCD/rgb_out[11]_i_79/O
                         net (fo=1, routed)           0.000     7.477    BIN2BCD/rgb_out[11]_i_79_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.083 r  BIN2BCD/rgb_out_reg[11]_i_64/O[3]
                         net (fo=3, routed)           1.170     9.253    Inst_vga_ctrl_640x480_60Hz/minusOp0_out[7]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.306     9.559 f  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52/O
                         net (fo=8, routed)           0.881    10.439    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152    10.591 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41/O
                         net (fo=6, routed)           0.962    11.553    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.332    11.885 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37/O
                         net (fo=3, routed)           0.738    12.623    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17/O
                         net (fo=4, routed)           1.431    14.178    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6/O
                         net (fo=1, routed)           0.670    14.972    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.124    15.096 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.401    15.497    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[2]
    SLICE_X2Y25          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.096ns  (logic 3.576ns (23.689%)  route 11.520ns (76.311%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 r  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 f  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 r  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          0.830     5.156    BIN2BCD/conteo_reg[9]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     5.280 r  BIN2BCD/multOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.280    BIN2BCD/multOp__0_carry_i_7_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.527 r  BIN2BCD/multOp__0_carry/O[0]
                         net (fo=2, routed)           0.835     6.362    BIN2BCD/multOp[5]
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.299     6.661 r  BIN2BCD/rgb_out[11]_i_81/O
                         net (fo=5, routed)           0.692     7.353    BIN2BCD/rgb_out[11]_i_81_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     7.477 r  BIN2BCD/rgb_out[11]_i_79/O
                         net (fo=1, routed)           0.000     7.477    BIN2BCD/rgb_out[11]_i_79_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.083 r  BIN2BCD/rgb_out_reg[11]_i_64/O[3]
                         net (fo=3, routed)           1.170     9.253    Inst_vga_ctrl_640x480_60Hz/minusOp0_out[7]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.306     9.559 f  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52/O
                         net (fo=8, routed)           0.881    10.439    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_52_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152    10.591 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41/O
                         net (fo=6, routed)           0.962    11.553    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_41_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.332    11.885 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37/O
                         net (fo=3, routed)           0.738    12.623    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_37_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17/O
                         net (fo=4, routed)           1.431    14.178    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_17_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6/O
                         net (fo=1, routed)           0.670    14.972    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.124    15.096 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.000    15.096    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[2]
    SLICE_X2Y25          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 1.386ns (16.481%)  route 7.024ns (83.519%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 f  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 r  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 f  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 f  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          1.001     5.326    BIN2BCD/conteo_reg[9]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     5.450 f  BIN2BCD/rgb_out[7]_i_17/O
                         net (fo=4, routed)           0.656     6.106    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_4
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.230 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6/O
                         net (fo=1, routed)           0.977     7.207    Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.331 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_1/O
                         net (fo=5, routed)           1.079     8.410    Inst_vga_ctrl_640x480_60Hz/p_0_in0
    SLICE_X0Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 1.386ns (16.867%)  route 6.831ns (83.133%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 f  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 r  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 f  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 f  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          1.001     5.326    BIN2BCD/conteo_reg[9]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     5.450 f  BIN2BCD/rgb_out[7]_i_17/O
                         net (fo=4, routed)           0.656     6.106    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_4
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.230 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6/O
                         net (fo=1, routed)           0.977     7.207    Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.331 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.887     8.217    Inst_vga_ctrl_640x480_60Hz/p_0_in0
    SLICE_X0Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 1.386ns (17.252%)  route 6.648ns (82.748%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 f  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 r  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 f  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 f  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          1.001     5.326    BIN2BCD/conteo_reg[9]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     5.450 f  BIN2BCD/rgb_out[7]_i_17/O
                         net (fo=4, routed)           0.656     6.106    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_4
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.230 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6/O
                         net (fo=1, routed)           0.977     7.207    Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.331 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.703     8.034    Inst_vga_ctrl_640x480_60Hz/p_0_in0
    SLICE_X0Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 1.386ns (17.264%)  route 6.642ns (82.736%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  conteo_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  conteo_reg[2]/Q
                         net (fo=11, routed)          0.997     1.515    BIN2BCD/Q[0]
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.639 f  BIN2BCD/multOp__0_carry_i_23/O
                         net (fo=1, routed)           0.433     2.072    BIN2BCD/multOp__0_carry_i_23_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.196 r  BIN2BCD/multOp__0_carry_i_20/O
                         net (fo=1, routed)           0.867     3.064    BIN2BCD/multOp__0_carry_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.188 f  BIN2BCD/multOp__0_carry_i_8/O
                         net (fo=1, routed)           1.014     4.201    BIN2BCD/multOp__0_carry_i_8_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.325 f  BIN2BCD/multOp__0_carry_i_2/O
                         net (fo=10, routed)          1.001     5.326    BIN2BCD/conteo_reg[9]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     5.450 f  BIN2BCD/rgb_out[7]_i_17/O
                         net (fo=4, routed)           0.656     6.106    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_4
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.230 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6/O
                         net (fo=1, routed)           0.977     7.207    Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_6_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.331 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.698     8.028    Inst_vga_ctrl_640x480_60Hz/p_0_in0
    SLICE_X0Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.986ns (63.398%)  route 2.302ns (36.602%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.302     2.758    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.288 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.288    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 4.037ns (64.215%)  route 2.250ns (35.785%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/Q
                         net (fo=1, routed)           2.250     2.768    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519     6.287 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.287    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/hcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[9]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[9]/Q
                         net (fo=12, routed)          0.089     0.230    Inst_vga_ctrl_640x480_60Hz/HCOUNT[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.275 r  Inst_vga_ctrl_640x480_60Hz/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.275    Inst_vga_ctrl_640x480_60Hz/plusOp[10]
    SLICE_X2Y29          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[8]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[8]/Q
                         net (fo=15, routed)          0.099     0.227    Inst_vga_ctrl_640x480_60Hz/VCOUNT[8]
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.099     0.326 r  Inst_vga_ctrl_640x480_60Hz/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.326    Inst_vga_ctrl_640x480_60Hz/plusOp__0[9]
    SLICE_X3Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/vcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.692%)  route 0.160ns (46.308%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.160     0.301    Inst_vga_ctrl_640x480_60Hz/VCOUNT[9]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.346 r  Inst_vga_ctrl_640x480_60Hz/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000     0.346    Inst_vga_ctrl_640x480_60Hz/plusOp__0[10]
    SLICE_X3Y26          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  count_clk_reg[0]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_clk_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    count_clk[0]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  count_clk[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_1_in[0]
    SLICE_X9Y24          FDRE                                         r  count_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            conteo_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  conteo_reg[9]/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  conteo_reg[9]/Q
                         net (fo=14, routed)          0.168     0.309    conteo_reg[9]
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  conteo[9]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_0_in[9]
    SLICE_X7Y21          FDCE                                         r  conteo_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_1Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_1Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  CLK_1Hz_reg/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLK_1Hz_reg/Q
                         net (fo=11, routed)          0.170     0.311    CLK_1Hz_reg_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.045     0.356 r  CLK_1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.356    CLK_1Hz_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  CLK_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/hcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.227ns (62.492%)  route 0.136ns (37.507%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[6]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[6]/Q
                         net (fo=13, routed)          0.136     0.264    Inst_vga_ctrl_640x480_60Hz/HCOUNT[6]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.099     0.363 r  Inst_vga_ctrl_640x480_60Hz/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.363    Inst_vga_ctrl_640x480_60Hz/plusOp[7]
    SLICE_X0Y29          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/vcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.486%)  route 0.202ns (52.514%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/Q
                         net (fo=15, routed)          0.202     0.343    Inst_vga_ctrl_640x480_60Hz/VCOUNT[7]
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.042     0.385 r  Inst_vga_ctrl_640x480_60Hz/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.385    Inst_vga_ctrl_640x480_60Hz/plusOp__0[8]
    SLICE_X3Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/vcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[0]/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[0]/Q
                         net (fo=13, routed)          0.203     0.344    Inst_vga_ctrl_640x480_60Hz/VCOUNT[0]
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.042     0.386 r  Inst_vga_ctrl_640x480_60Hz/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    Inst_vga_ctrl_640x480_60Hz/plusOp__0[1]
    SLICE_X5Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.892%)  route 0.202ns (52.108%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/Q
                         net (fo=15, routed)          0.202     0.343    Inst_vga_ctrl_640x480_60Hz/VCOUNT[7]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045     0.388 r  Inst_vga_ctrl_640x480_60Hz/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.388    Inst_vga_ctrl_640x480_60Hz/plusOp__0[7]
    SLICE_X3Y27          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------





