[{"DBLP title": "Deterministic Replay Using Global Clock.", "DBLP authors": ["Yunji Chen", "Tianshi Chen", "Ling Li", "Ruiyang Wu", "Dao-Fu Liu", "Weiwu Hu"], "year": 2013, "MAG papers": [{"PaperId": 1993766354, "PaperTitle": "deterministic replay using global clock", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs.", "DBLP authors": ["Daniel Lustig", "Abhishek Bhattacharjee", "Margaret Martonosi"], "year": 2013, "MAG papers": [{"PaperId": 2156703074, "PaperTitle": "tlb improvements for chip multiprocessors inter core cooperative prefetchers and shared last level tlbs", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["princeton university", "rutgers university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Tiled-MapReduce: Efficient and Flexible MapReduce Processing on Multicore with Tiling.", "DBLP authors": ["Rong Chen", "Haibo Chen"], "year": 2013, "MAG papers": [{"PaperId": 1992615224, "PaperTitle": "tiled mapreduce efficient and flexible mapreduce processing on multicore with tiling", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "A-DFA: A Time- and Space-Efficient DFA Compression Algorithm for Fast Regular Expression Evaluation.", "DBLP authors": ["Michela Becchi", "Patrick Crowley"], "year": 2013, "MAG papers": [{"PaperId": 2115345034, "PaperTitle": "a dfa a time and space efficient dfa compression algorithm for fast regular expression evaluation", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of missouri", "washington university in st louis"]}], "source": "ES"}, {"DBLP title": "The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing.", "DBLP authors": ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "year": 2013, "MAG papers": [{"PaperId": 2027829345, "PaperTitle": "the mcpat framework for multicore and manycore architectures simultaneously modeling power area and timing", "Year": 2013, "CitationCount": 111, "EstimatedCitation": 160, "Affiliations": ["seoul national university", "hewlett packard", "university of california san diego", "university of notre dame", "university of california san diego", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "George Athanasiou", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2013, "MAG papers": [{"PaperId": 2096989239, "PaperTitle": "near optimal microprocessor and accelerators codesign with latency and throughput constraints", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of patras", "katholieke universiteit leuven", "university of patras", "university of patras", "university of patras"]}], "source": "ES"}, {"DBLP title": "Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory.", "DBLP authors": ["Lei Jiang", "Yu Du", "Bo Zhao", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2013, "MAG papers": [{"PaperId": 1995868334, "PaperTitle": "hardware assisted cooperative integration of wear leveling and salvaging for phase change memory", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Power-Efficient Predication Techniques for Acceleration of Control Flow Execution on CGRA.", "DBLP authors": ["Kyuseung Han", "Junwhan Ahn", "Kiyoung Choi"], "year": 2013, "MAG papers": [{"PaperId": 1997981962, "PaperTitle": "power efficient predication techniques for acceleration of control flow execution on cgra", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "MP-Tomasulo: A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs.", "DBLP authors": ["Chao Wang", "Xi Li", "Junneng Zhang", "Xuehai Zhou", "Xiaoning Nie"], "year": 2013, "MAG papers": [{"PaperId": 2089572724, "PaperTitle": "mp tomasulo a dependency aware automatic parallel execution engine for sequential programs", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "intel"]}], "source": "ES"}, {"DBLP title": "Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores.", "DBLP authors": ["Eran Shifer", "Shlomo Weiss"], "year": 2013, "MAG papers": [{"PaperId": 2077635370, "PaperTitle": "low latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tel aviv university", "tel aviv university"]}], "source": "ES"}, {"DBLP title": "Hybrid type legalization for a sparse SIMD instruction set.", "DBLP authors": ["Yosi Ben-Asher", "Nadav Rotem"], "year": 2013, "MAG papers": [{"PaperId": 1964349779, "PaperTitle": "hybrid type legalization for a sparse simd instruction set", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of haifa", "university of haifa"]}], "source": "ES"}, {"DBLP title": "VLIW coprocessor for IEEE-754 quadruple-precision elementary functions.", "DBLP authors": ["Yuanwu Lei", "Yong Dou", "Lei Guo", "Jinbo Xu", "Jie Zhou", "Yazhuo Dong", "Hongjian Li"], "year": 2013, "MAG papers": [{"PaperId": 2057154761, "PaperTitle": "vliw coprocessor for ieee 754 quadruple precision elementary functions", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national university of defense technology", null, "national university of defense technology", null, "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Idiom recognition framework using topological embedding.", "DBLP authors": ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "year": 2013, "MAG papers": [{"PaperId": 2050733629, "PaperTitle": "idiom recognition framework using topological embedding", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach.", "DBLP authors": ["Ghassan Shobaki", "Maxim Shawabkeh", "Najm Eldeen Abu Rmaileh"], "year": 2013, "MAG papers": [{"PaperId": 2017069727, "PaperTitle": "preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["princess sumaya university for technology", "princess sumaya university for technology", "google"]}], "source": "ES"}, {"DBLP title": "An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA.", "DBLP authors": ["Dongrui She", "Yifan He", "Henk Corporaal"], "year": 2013, "MAG papers": [{"PaperId": 2016411588, "PaperTitle": "an energy efficient method of supporting flexible special instructions in an embedded processor with compact isa", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Improved bitwidth-aware variable packing.", "DBLP authors": ["V. Krishna Nandivada", "Rajkishore Barik"], "year": 2013, "MAG papers": [{"PaperId": 2041582885, "PaperTitle": "improved bitwidth aware variable packing", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["indian institute of technology madras", "intel"]}], "source": "ES"}, {"DBLP title": "Scalable high-radix router microarchitecture using a network switch organization.", "DBLP authors": ["Jung Ho Ahn", "Young Hoon Son", "John Kim"], "year": 2013, "MAG papers": [{"PaperId": 2008232676, "PaperTitle": "scalable high radix router microarchitecture using a network switch organization", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["seoul national university", "seoul national university", "kaist"]}], "source": "ES"}, {"DBLP title": "Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"], "year": 2013, "MAG papers": [{"PaperId": 2074036292, "PaperTitle": "adaptive communication mechanism for accelerating mpi functions in noc based multicore processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Orchestrating stream graphs using model checking.", "DBLP authors": ["Avinash Malik", "David Gregg"], "year": 2013, "MAG papers": [{"PaperId": 1964986712, "PaperTitle": "orchestrating stream graphs using model checking", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["trinity college", "ibm"]}], "source": "ES"}, {"DBLP title": "Using machine learning to partition streaming programs.", "DBLP authors": ["Zheng Wang", "Michael F. P. O'Boyle"], "year": 2013, "MAG papers": [{"PaperId": 2099680095, "PaperTitle": "using machine learning to partition streaming programs", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Designing on-chip networks for throughput accelerators.", "DBLP authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "year": 2013, "MAG papers": [{"PaperId": 2035709574, "PaperTitle": "designing on chip networks for throughput accelerators", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of british columbia", "university of british columbia", "kaist"]}], "source": "ES"}, {"DBLP title": "Exploring single and multilevel JIT compilation policy for modern machines.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies.", "DBLP authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 2116703387, "PaperTitle": "a circuit architecture co optimization framework for exploring nonvolatile memory hierarchies", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hewlett packard", "pennsylvania state university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface.", "DBLP authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 1990962327, "PaperTitle": "optimizing gpu energy efficiency with 3d die stacking graphics memory and reconfigurable memory interface", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["advanced micro devices", "pennsylvania state university", "pennsylvania state university", "peking university"]}], "source": "ES"}, {"DBLP title": "An efficient multicharacter transition string-matching engine based on the aho-corasick algorithm.", "DBLP authors": ["Chien-Chi Chen", "Sheng-De Wang"], "year": 2013, "MAG papers": [{"PaperId": 2030995323, "PaperTitle": "an efficient multicharacter transition string matching engine based on the aho corasick algorithm", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution.", "DBLP authors": ["Yangchun Luo", "Wei-Chung Hsu", "Antonia Zhai"], "year": 2013, "MAG papers": [{"PaperId": 2050419810, "PaperTitle": "the design and implementation of heterogeneous multicore systems for energy efficient speculative thread execution", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of minnesota", "national chiao tung university", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Virtually split cache: An efficient mechanism to distribute instructions and data.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2013, "MAG papers": [{"PaperId": 1978696436, "PaperTitle": "virtually split cache an efficient mechanism to distribute instructions and data", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "intel", null]}], "source": "ES"}, {"DBLP title": "Using in-flight chains to build a scalable cache coherence protocol.", "DBLP authors": ["Samantika Subramaniam", "Simon C. Steely Jr.", "William Hasenplaugh", "Aamer Jaleel", "Carl J. Beckmann", "Tryggve Fossum", "Joel S. Emer"], "year": 2013, "MAG papers": [{"PaperId": 2029111186, "PaperTitle": "using in flight chains to build a scalable cache coherence protocol", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Modeling the impact of permanent faults in caches.", "DBLP authors": ["Daniel S\u00e1nchez", "Yiannakis Sazeides", "Juan M. Cebrian", "Jos\u00e9 M. Garc\u00eda", "Juan L. Arag\u00f3n"], "year": 2013, "MAG papers": [{"PaperId": 2056592359, "PaperTitle": "modeling the impact of permanent faults in caches", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of murcia", "university of murcia", "university of murcia", "university of murcia", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Automatic parallelization of fine-grained metafunctions on a chip multiprocessor.", "DBLP authors": ["Sanghoon Lee", "James Tuck"], "year": 2013, "MAG papers": [{"PaperId": 2621588992, "PaperTitle": "automatic parallelization of fine grained metafunctions on a chip multiprocessor", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Dynamic microarchitectural adaptation using machine learning.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla"], "year": 2013, "MAG papers": [{"PaperId": 1997763350, "PaperTitle": "dynamic microarchitectural adaptation using machine learning", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of cambridge", "university of edinburgh", "australian national university"]}], "source": "ES"}, {"DBLP title": "E3CC: A memory error protection scheme with novel address mapping for subranked and low-power memories.", "DBLP authors": ["Long Chen", "Yanan Cao", "Zhao Zhang"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Temporal-based multilevel correlating inclusive cache replacement.", "DBLP authors": ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jim\u00e9nez"], "year": 2013, "MAG papers": [{"PaperId": 2170510345, "PaperTitle": "temporal based multilevel correlating inclusive cache replacement", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["carnegie mellon university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Hardware support for accurate per-task energy metering in multicore systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "V\u00edctor Jim\u00e9nez", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2013, "MAG papers": [{"PaperId": 2038007362, "PaperTitle": "hardware support for accurate per task energy metering in multicore systems", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, null, "polytechnic university of catalonia", "spanish national research council", null]}], "source": "ES"}, {"DBLP title": "Tile size selection revisited.", "DBLP authors": ["Sanyam Mehta", "Gautham Beeraka", "Pen-Chung Yew"], "year": 2013, "MAG papers": [{"PaperId": 2025093669, "PaperTitle": "tile size selection revisited", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Fast pattern-specific routing for fat tree networks.", "DBLP authors": ["Bogdan Prisacari", "Germ\u00e1n Rodr\u00edguez", "Cyriel Minkenberg", "Torsten Hoefler"], "year": 2013, "MAG papers": [{"PaperId": 1969486455, "PaperTitle": "fast pattern specific routing for fat tree networks", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["eth zurich", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Selecting representative benchmark inputs for exploring microprocessor design spaces.", "DBLP authors": ["Maximilien Breughe", "Lieven Eeckhout"], "year": 2013, "MAG papers": [{"PaperId": 2014522258, "PaperTitle": "selecting representative benchmark inputs for exploring microprocessor design spaces", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Information flow tracking meets just-in-time compilation.", "DBLP authors": ["Christoph Kerschbaumer", "Eric Hennigan", "Per Larsen", "Stefan Brunthaler", "Michael Franz"], "year": 2013, "MAG papers": [{"PaperId": 2007831853, "PaperTitle": "information flow tracking meets just in time compilation", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Time- and space-efficient flow-sensitive points-to analysis.", "DBLP authors": ["Rupesh Nasre"], "year": 2013, "MAG papers": [{"PaperId": 2086039932, "PaperTitle": "time and space efficient flow sensitive points to analysis", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Boosting timestamp-based transactional memory by exploiting hardware cycle counters.", "DBLP authors": ["Wenjia Ruan", "Yujie Liu", "Michael F. Spear"], "year": 2013, "MAG papers": [{"PaperId": 2159587956, "PaperTitle": "boosting timestamp based transactional memory by exploiting hardware cycle counters", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["lehigh university", "lehigh university", "lehigh university"]}], "source": "ES"}, {"DBLP title": "ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity.", "DBLP authors": ["Tanima Dey", "Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2013, "MAG papers": [{"PaperId": 2007059865, "PaperTitle": "resense mapping dynamic workloads of colocated multithreaded applications using resource sensitivity", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Techniques to improve performance in requester-wins hardware transactional memory.", "DBLP authors": ["Adri\u00e0 Armejach", "J. Rub\u00e9n Titos Gil", "Anurag Negi", "Osman S. Unsal", "Adri\u00e1n Cristal"], "year": 2013, "MAG papers": [{"PaperId": 2038974501, "PaperTitle": "techniques to improve performance in requester wins hardware transactional memory", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["barcelona supercomputing center", "chalmers university of technology", "polytechnic university of catalonia", "polytechnic university of catalonia", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Reducing DRAM row activations with eager read/write clustering.", "DBLP authors": ["Myeongjae Jeon", "Conglong Li", "Alan L. Cox", "Scott Rixner"], "year": 2013, "MAG papers": [{"PaperId": 2077178780, "PaperTitle": "reducing dram row activations with eager read write clustering", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["rice university", "rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "HPar: A practical parallel parser for HTML-taming HTML complexities for parallel parsing.", "DBLP authors": ["Zhijia Zhao", "Michael Bebenita", "Dave Herman", "Jianhua Sun", "Xipeng Shen"], "year": 2013, "MAG papers": [{"PaperId": 2002952260, "PaperTitle": "hpar a practical parallel parser for html taming html complexities for parallel parsing", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["mozilla corporation", "mozilla corporation", "college of william mary", "college of william mary", "college of william mary"]}], "source": "ES"}, {"DBLP title": "Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures.", "DBLP authors": ["Ehsan Totoni", "Mert Dikmen", "Mar\u00eda Jes\u00fas Garzar\u00e1n"], "year": 2013, "MAG papers": [{"PaperId": 2087767222, "PaperTitle": "easy fast and energy efficient object detection on heterogeneous on chip architectures", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "ARI: Adaptive LLC-memory traffic management.", "DBLP authors": ["Viacheslav V. Fedorov", "Sheng Qiu", "A. L. Narasimha Reddy", "Paul V. Gratz"], "year": 2013, "MAG papers": [{"PaperId": 1986400496, "PaperTitle": "ari adaptive llc memory traffic management", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["texas a m university", "texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Accelerating an application domain with specialized functional units.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2013, "MAG papers": [{"PaperId": 2058884937, "PaperTitle": "accelerating an application domain with specialized functional units", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["polytechnic university of catalonia", "ghent university", "ghent university", "polytechnic university of catalonia", "ghent university"]}], "source": "ES"}, {"DBLP title": "Revisiting memory management on virtualized environments.", "DBLP authors": ["Xiaolin Wang", "Lingmei Weng", "Zhenlin Wang", "Yingwei Luo"], "year": 2013, "MAG papers": [{"PaperId": 1989096443, "PaperTitle": "revisiting memory management on virtualized environments", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["michigan technological university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling.", "DBLP authors": ["Chuntao Jiang", "Zhibin Yu", "Hai Jin", "Cheng-Zhong Xu", "Lieven Eeckhout", "Wim Heirman", "Trevor E. Carlson", "Xiaofei Liao"], "year": 2013, "MAG papers": [{"PaperId": 2086646109, "PaperTitle": "pcantorsim accelerating parallel architecture simulation through fractal based sampling", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", null, "ghent university", "ghent university", "huazhong university of science and technology", "ghent university", null]}], "source": "ES"}, {"DBLP title": "Profile-guided transaction coalescing - lowering transactional overheads by merging transactions.", "DBLP authors": ["Srdan Stipic", "Vesna Smiljkovic", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2013, "MAG papers": [{"PaperId": 2120473403, "PaperTitle": "profile guided transaction coalescing lowering transactional overheads by merging transactions", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "C1C: A configurable, compiler-guided STT-RAM L1 cache.", "DBLP authors": ["Yong Li", "Yaojun Zhang", "Hai Li", "Yiran Chen", "Alex K. Jones"], "year": 2013, "MAG papers": [{"PaperId": 2015426867, "PaperTitle": "c1c a configurable compiler guided stt ram l1 cache", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential.", "DBLP authors": ["Naznin Fauzia", "Venmugil Elango", "Mahesh Ravishankar", "J. Ramanujam", "Fabrice Rastello", "Atanas Rountev", "Louis-No\u00ebl Pouchet", "P. Sadayappan"], "year": 2013, "MAG papers": [{"PaperId": 2086539288, "PaperTitle": "beyond reuse distance analysis dynamic analysis for characterization of data locality potential", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ohio state university", "university of california los angeles", "ohio state university", "ecole normale superieure de lyon", "ohio state university", "ohio state university", "ohio state university", "louisiana state university"]}], "source": "ES"}, {"DBLP title": "Designing a practical data filter cache to improve both energy efficiency and performance.", "DBLP authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2013, "MAG papers": [{"PaperId": 2072880927, "PaperTitle": "designing a practical data filter cache to improve both energy efficiency and performance", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["chalmers university of technology", "florida state university", "chalmers university of technology", "florida state university"]}], "source": "ES"}, {"DBLP title": "GPU code generation for ODE-based applications with phased shared-data access patterns.", "DBLP authors": ["Andrei Hagiescu", "Bing Liu", "R. Ramanathan", "Sucheendra K. Palaniappan", "Zheng Cui", "Bipasa Chattopadhyay", "P. S. Thiagarajan", "Weng-Fai Wong"], "year": 2013, "MAG papers": [{"PaperId": 2064496884, "PaperTitle": "gpu code generation for ode based applications with phased shared data access patterns", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national university of singapore", "carnegie mellon university", "national university of singapore", "university of north carolina at chapel hill", "national university of singapore", "national university of singapore", "national university of singapore", null]}], "source": "ES"}, {"DBLP title": "TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era.", "DBLP authors": ["Junghee Lee", "Chrysostomos Nicopoulos", "Hyung Gyu Lee", "Jongman Kim"], "year": 2013, "MAG papers": [{"PaperId": 2163975534, "PaperTitle": "tornadonoc a lightweight and scalable on chip network architecture for the many core era", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of cyprus", "georgia institute of technology", "daegu university", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A system architecture, processor, and communication protocol for secure implants.", "DBLP authors": ["Christos Strydis", "Robert M. Seepers", "Pedro Peris-Lopez", "Dimitrios Siskos", "Ioannis Sourdis"], "year": 2013, "MAG papers": [{"PaperId": 2102753983, "PaperTitle": "a system architecture processor and communication protocol for secure implants", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["delft university of technology", "delft university of technology", "chalmers university of technology", "erasmus university rotterdam", "charles iii university of madrid"]}], "source": "ES"}, {"DBLP title": "Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures.", "DBLP authors": ["Wonsub Kim", "Yoonseo Choi", "Haewoo Park"], "year": 2013, "MAG papers": [{"PaperId": 2084467531, "PaperTitle": "fast modulo scheduler utilizing patternized routes for coarse grained reconfigurable architectures", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["samsung", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages.", "DBLP authors": ["Dorit Nuzman", "Revital Eres", "Sergei Dyshel", "Marcel Zalmanovici", "Jose Castanos"], "year": 2013, "MAG papers": [{"PaperId": 1968815260, "PaperTitle": "jit technology with c c feedback directed dynamic recompilation for statically compiled languages", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Automatic data allocation and buffer management for multi-GPU machines.", "DBLP authors": ["Thejas Ramashekar", "Uday Bondhugula"], "year": 2013, "MAG papers": [{"PaperId": 2051388139, "PaperTitle": "automatic data allocation and buffer management for multi gpu machines", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Analysis of dependence tracking algorithms for task dataflow execution.", "DBLP authors": ["Hans Vandierendonck", "George Tzenakis", "Dimitrios S. Nikolopoulos"], "year": 2013, "MAG papers": [{"PaperId": 1974485377, "PaperTitle": "analysis of dependence tracking algorithms for task dataflow execution", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["queen s university belfast", "queen s university belfast", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "Evaluator-executor transformation for efficient pipelining of loops with conditionals.", "DBLP authors": ["Yeonghun Jeong", "Seongseok Seo", "Jongeun Lee"], "year": 2013, "MAG papers": [{"PaperId": 2105641776, "PaperTitle": "evaluator executor transformation for efficient pipelining of loops with conditionals", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["lg electronics", "ulsan national institute of science and technology", "ulsan national institute of science and technology"]}], "source": "ES"}, {"DBLP title": "A decoupled non-SSA global register allocation using bipartite liveness graphs.", "DBLP authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "year": 2013, "MAG papers": [{"PaperId": 2049496013, "PaperTitle": "a decoupled non ssa global register allocation using bipartite liveness graphs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["rice university", "rice university", "intel"]}], "source": "ES"}, {"DBLP title": "Reducing instruction fetch energy in multi-issue processors.", "DBLP authors": ["Peter Gavin", "David B. Whalley", "Magnus Sj\u00e4lander"], "year": 2013, "MAG papers": [{"PaperId": 2006470695, "PaperTitle": "reducing instruction fetch energy in multi issue processors", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["florida state university", "florida state university", "florida state university"]}], "source": "ES"}]