#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  5 11:38:35 2023
# Process ID: 2843
# Current directory: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base
# Command line: vivado -mode batch -source build_bitstream.tcl -notrace
# Log file: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/vivado.log
# Journal file: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/vivado.jou
# Running On: o-51904, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 33505 MB
#-----------------------------------------------------------
source build_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2921.531 ; gain = 21.969 ; free physical = 25323 ; free virtual = 31331
Reading block design file </home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.srcs/sources_1/bd/base/base.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_cmac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_cmac
Adding component instance block -- xilinx.com:ip:cmac_usplus:3.1 - cmac
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - irq_concat
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - rx_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - tx_fifo
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Adding component instance block -- user.org:user:address_remap:1.0 - address_remap_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hpm0_fpd
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hpm0_lpd
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hpm1_fpd
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - axi_intc_concat
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx:user:binary_latch_counter:1.0 - binary_latch_counter_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - c_clk_mmcm_200
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - c_clk_mmcm_200_locked
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - clk_mmcm_reset
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ddr4_0_sys_reset
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - iic
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - intc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding component instance block -- xilinx.com:user:io_switch:1.1 - io_switch
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - mb
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer
Adding component instance block -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - iic
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - intc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding component instance block -- xilinx.com:user:io_switch:1.1 - io_switch
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - mb
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmod0_intr_ack
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmod0_reset
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmod1_intr_ack
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmod1_reset
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - pmod0_buf
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - pmod1_buf
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_ps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc2
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - rfdc
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 307200000
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:amplitude_controller:1.0 - amplitude_controller
Adding component instance block -- xilinx.com:ip:amplitude_controller:1.0 - amplitude_controller
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding component instance block -- xilinx.com:ip:dfx_axi_shutdown_manager:1.0 - shutdown_lpd
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sws_gpio
Adding component instance block -- xilinx.com:ip:system_management_wiz:1.3 - system_management_wiz_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - syzygy_std0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_HIGH from address space /address_remap_0/M_AXI_out.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /address_remap_0/M_AXI_out.
Successfully read diagram <base> from block design file <./base/base.srcs/sources_1/bd/base/base.bd>
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod0/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod0/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod1/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod1/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_bid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_rid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to pin: '/radio/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to pin: '/radio/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/shutdown_lpd/m_axi_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/shutdown_lpd/m_axi_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/synth/base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod0/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod0/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod1/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod1/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_bid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_rid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to pin: '/radio/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to pin: '/radio/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/shutdown_lpd/m_axi_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/shutdown_lpd/m_axi_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/sim/base.v
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/hdl/base_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file ./base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ./base/base.gen/sources_1/bd/base/hdl/base_wrapper.v, adding it to Project
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod0/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod0/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod1/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod1/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_bid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_rid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to pin: '/radio/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to pin: '/radio/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/shutdown_lpd/m_axi_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/shutdown_lpd/m_axi_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/synth/base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod0/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod0/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/iop_pmod1/lmb/lmb_bram/addrb'(32) to pin: '/iop_pmod1/lmb/BRAM_PORTB_addr'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_bid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/m_axi_rid'(3) to pin: '/radio/receiver/axi_interconnect_hps/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_01/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_01/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_21/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_21/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to pin: '/radio/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to pin: '/radio/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_awid'(6) to pin: '/shutdown_lpd/m_axi_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp6_arid'(6) to pin: '/shutdown_lpd/m_axi_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/shutdown_lpd/m_axi_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp6_rid'(6) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod0_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_intr_ack/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/mb_iop_pmod1_reset/Din'(4) to pin '/zynq_ultra_ps_e_0/emio_gpio_o'(95) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/sim/base.v
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/hdl/base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_interconnect_cmac/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_interconnect_cmac/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_interconnect_cmac/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_interconnect_cmac/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_interconnect_cmac/s01_couplers/auto_pc .
Exporting to file /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/bd_0/hw_handoff/base_axi_smc_cmac_0.hwh
Generated Hardware Definition File /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/bd_0/synth/base_axi_smc_cmac_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/axi_smc_cmac .
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/cmac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/irq_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/rx_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/tx_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/util_vector_logic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CMAC/xlconstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_remap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_fpd/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_df_0/base_auto_us_df_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_fpd/s00_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_fpd/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_fpd/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm1_fpd/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm1_fpd/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm1_fpd/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_latch_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_clk_mmcm_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_clk_mmcm_200_locked .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_mmcm_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/hw_handoff/base_ddr4_0_0_microblaze_mcs.hwh
Generated Hardware Definition File /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/synth/base_ddr4_0_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr4_0_sys_reset .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ila_0_0/base_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/dff_en_reset_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/iic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/intr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/intr_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/io_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/lmb/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/lmb/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/lmb/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/lmb/lmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/mb_bram_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m05_couplers/m05_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m06_couplers/m06_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/microblaze_0_axi_periph/m07_couplers/m07_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/spi .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0/base_timer_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod0/timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/dff_en_reset_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/iic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/intr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/intr_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/io_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/lmb/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/lmb/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/lmb/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/lmb/lmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/mb_bram_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m05_couplers/m05_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m06_couplers/m06_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/microblaze_0_axi_periph/m07_couplers/m07_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/spi .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1/base_timer_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block iop_pmod1/timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_gpio .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_4/base_auto_ds_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_5/base_auto_ds_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_5/base_s00_data_fifo_5_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_3/base_s01_data_fifo_3_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_0/base_axis_clock_converter_im_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_0/base_axis_clock_converter_re_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_6/base_s00_data_fifo_6_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_4/base_s01_data_fifo_4_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_1/base_axis_clock_converter_im_1_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_1/base_axis_clock_converter_re_1_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_2/base_axis_clock_converter_im_2_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_2/base_axis_clock_converter_re_2_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_7/base_s00_data_fifo_7_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_5/base_s01_data_fifo_5_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_3/base_axis_clock_converter_im_3_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_3/base_axis_clock_converter_re_3_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] base_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_LPD'. A default connection has been created.
Exporting to file /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/hw_handoff/base.hwh
Generated Hardware Definition File /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/synth/base.hwdef
[Tue Dec  5 11:40:24 2023] Launched base_s00_mmu_3_synth_1, base_s01_mmu_3_synth_1, base_axis_clock_converter_im_3_synth_1, base_axis_clock_converter_re_3_synth_1, base_packet_generator_3_synth_1, base_proc_sys_reset_adc0_0_synth_1, base_proc_sys_reset_adc2_0_synth_1, base_rfdc_0_synth_1, base_xbar_18_synth_1, base_auto_cc_14_synth_1, base_auto_cc_15_synth_1, base_amplitude_controller_0_synth_1, base_amplitude_controller_1_synth_1, base_proc_sys_reset_dac0_0_synth_1, base_proc_sys_reset_dac2_0_synth_1, base_rgbleds_gpio_0_synth_1, base_shutdown_lpd_0_synth_1, base_sws_gpio_0_synth_1, base_system_management_wiz_0_0_synth_1, base_syzygy_std0_0_synth_1, base_util_ds_buf_0_0_synth_1, base_util_ds_buf_1_0_synth_1, base_zynq_ultra_ps_e_0_0_synth_1, base_auto_cc_1_synth_1, base_xbar_2_synth_1, base_auto_pc_2_synth_1, base_auto_pc_3_synth_1, base_auto_pc_4_synth_1, base_auto_pc_5_synth_1, base_auto_pc_6_synth_1, base_auto_pc_7_synth_1, base_auto_pc_8_synth_1, base_xbar_3_synth_1, base_auto_ds_2_synth_1, base_auto_pc_9_synth_1, base_axi_intc_0_0_synth_1, base_xbar_4_synth_1, base_auto_us_1_synth_1, base_auto_us_2_synth_1, base_auto_pc_10_synth_1, base_auto_us_0_synth_1, base_binary_latch_counter_0_0_synth_1, base_btns_gpio_0_synth_1, base_c_clk_mmcm_200_0_synth_1, base_c_clk_mmcm_200_locked_0_synth_1, base_clk_mmcm_reset_0_synth_1, base_clk_wiz_0_0_synth_1, base_ddr4_0_0_synth_1, base_ddr4_0_sys_reset_0_synth_1, base_ila_0_0_synth_1, base_dff_en_reset_vector_0_0_synth_1, base_gpio_0_synth_1, base_auto_cc_0_synth_1, base_auto_us_df_0_synth_1, base_xbar_1_synth_1, base_address_remap_0_0_synth_1, base_util_vector_logic_0_synth_1, base_tx_fifo_0_synth_1, base_rx_fifo_0_synth_1, base_axi_dma_0_synth_1, base_xbar_0_synth_1, base_auto_ds_0_synth_1, base_auto_pc_0_synth_1, base_auto_ds_1_synth_1, base_auto_pc_1_synth_1, base_axi_smc_cmac_0_synth_1, base_cmac_0_synth_1, base_iic_0_synth_1, base_intc_0_synth_1, base_intr_0_synth_1, base_io_switch_0_synth_1, base_dlmb_v10_0_synth_1, base_ilmb_v10_0_synth_1, base_lmb_bram_0_synth_1, base_lmb_bram_if_cntlr_0_synth_1, base_mb_0_synth_1, base_mb_bram_ctrl_0_synth_1, base_xbar_5_synth_1, base_s00_regslice_2_synth_1, base_m00_regslice_2_synth_1, base_m01_regslice_2_synth_1, base_m02_regslice_2_synth_1, base_m03_regslice_2_synth_1, base_m04_regslice_2_synth_1, base_m05_regslice_2_synth_1, base_m06_regslice_2_synth_1, base_m07_regslice_2_synth_1, base_rst_clk_wiz_1_100M_0_synth_1, base_spi_0_synth_1, base_timer_0_synth_1, base_dff_en_reset_vector_0_1_synth_1, base_gpio_1_synth_1, base_iic_1_synth_1, base_intc_1_synth_1, base_intr_1_synth_1, base_io_switch_1_synth_1, base_dlmb_v10_1_synth_1, base_ilmb_v10_1_synth_1, base_lmb_bram_1_synth_1, base_lmb_bram_if_cntlr_1_synth_1, base_mb_1_synth_1, base_mb_bram_ctrl_1_synth_1, base_xbar_6_synth_1, base_s00_regslice_3_synth_1, base_m00_regslice_3_synth_1, base_m01_regslice_3_synth_1, base_m02_regslice_3_synth_1, base_m03_regslice_3_synth_1, base_m04_regslice_3_synth_1, base_m05_regslice_3_synth_1, base_m06_regslice_3_synth_1, base_m07_regslice_3_synth_1, base_rst_clk_wiz_1_100M_1_synth_1, base_spi_1_synth_1, base_timer_1_synth_1, base_leds_gpio_0_synth_1, base_mdm_0_0_synth_1, base_pmod0_buf_0_synth_1, base_pmod1_buf_0_synth_1, base_proc_sys_reset_0_0_synth_1, base_proc_sys_reset_1_0_synth_1, base_proc_sys_reset_2_0_synth_1, base_xbar_7_synth_1, base_auto_ds_3_synth_1, base_auto_pc_11_synth_1, base_auto_ds_4_synth_1, base_auto_pc_12_synth_1, base_auto_ds_5_synth_1, base_auto_pc_13_synth_1, base_xbar_8_synth_1, base_xbar_9_synth_1, base_axi_dma_imag_0_synth_1, base_axi_dma_real_0_synth_1, base_xbar_10_synth_1, base_auto_cc_2_synth_1, base_auto_cc_3_synth_1, base_auto_cc_4_synth_1, base_xbar_11_synth_1, base_s00_data_fifo_5_synth_1, base_s01_data_fifo_3_synth_1, base_s00_mmu_0_synth_1, base_s01_mmu_0_synth_1, base_axis_clock_converter_im_0_synth_1, base_axis_clock_converter_re_0_synth_1, base_packet_generator_0_synth_1, base_axi_dma_imag_1_synth_1, base_axi_dma_real_1_synth_1, base_xbar_12_synth_1, base_auto_cc_5_synth_1, base_auto_cc_6_synth_1, base_auto_cc_7_synth_1, base_xbar_13_synth_1, base_s00_data_fifo_6_synth_1, base_s01_data_fifo_4_synth_1, base_s00_mmu_1_synth_1, base_s01_mmu_1_synth_1, base_axis_clock_converter_im_1_synth_1, base_axis_clock_converter_re_1_synth_1, base_packet_generator_1_synth_1, base_axi_dma_imag_2_synth_1, base_axi_dma_real_2_synth_1, base_xbar_14_synth_1, base_auto_cc_8_synth_1, base_auto_cc_9_synth_1, base_auto_cc_10_synth_1, base_xbar_15_synth_1, base_s00_mmu_2_synth_1, base_s01_mmu_2_synth_1, base_axis_clock_converter_im_2_synth_1, base_axis_clock_converter_re_2_synth_1, base_packet_generator_2_synth_1, base_axi_dma_imag_3_synth_1, base_axi_dma_real_3_synth_1, base_xbar_16_synth_1, base_auto_cc_11_synth_1, base_auto_cc_12_synth_1, base_auto_cc_13_synth_1, base_xbar_17_synth_1, base_s00_data_fifo_7_synth_1, base_s01_data_fifo_5_synth_1, synth_1...
Run output will be captured here:
base_s00_mmu_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_mmu_3_synth_1/runme.log
base_s01_mmu_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_mmu_3_synth_1/runme.log
base_axis_clock_converter_im_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_im_3_synth_1/runme.log
base_axis_clock_converter_re_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_re_3_synth_1/runme.log
base_packet_generator_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_packet_generator_3_synth_1/runme.log
base_proc_sys_reset_adc0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_adc0_0_synth_1/runme.log
base_proc_sys_reset_adc2_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_adc2_0_synth_1/runme.log
base_rfdc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_rfdc_0_synth_1/runme.log
base_xbar_18_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_18_synth_1/runme.log
base_auto_cc_14_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_14_synth_1/runme.log
base_auto_cc_15_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_15_synth_1/runme.log
base_amplitude_controller_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_amplitude_controller_0_synth_1/runme.log
base_amplitude_controller_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_amplitude_controller_1_synth_1/runme.log
base_proc_sys_reset_dac0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_dac0_0_synth_1/runme.log
base_proc_sys_reset_dac2_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_dac2_0_synth_1/runme.log
base_rgbleds_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_rgbleds_gpio_0_synth_1/runme.log
base_shutdown_lpd_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_shutdown_lpd_0_synth_1/runme.log
base_sws_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_sws_gpio_0_synth_1/runme.log
base_system_management_wiz_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_system_management_wiz_0_0_synth_1/runme.log
base_syzygy_std0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_syzygy_std0_0_synth_1/runme.log
base_util_ds_buf_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_util_ds_buf_0_0_synth_1/runme.log
base_util_ds_buf_1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_util_ds_buf_1_0_synth_1/runme.log
base_zynq_ultra_ps_e_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_zynq_ultra_ps_e_0_0_synth_1/runme.log
base_auto_cc_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_1_synth_1/runme.log
base_xbar_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_2_synth_1/runme.log
base_auto_pc_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_2_synth_1/runme.log
base_auto_pc_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_3_synth_1/runme.log
base_auto_pc_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_4_synth_1/runme.log
base_auto_pc_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_5_synth_1/runme.log
base_auto_pc_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_6_synth_1/runme.log
base_auto_pc_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_7_synth_1/runme.log
base_auto_pc_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_8_synth_1/runme.log
base_xbar_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_3_synth_1/runme.log
base_auto_ds_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_ds_2_synth_1/runme.log
base_auto_pc_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_9_synth_1/runme.log
base_axi_intc_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_intc_0_0_synth_1/runme.log
base_xbar_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_4_synth_1/runme.log
base_auto_us_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_us_1_synth_1/runme.log
base_auto_us_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_us_2_synth_1/runme.log
base_auto_pc_10_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_10_synth_1/runme.log
base_auto_us_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_us_0_synth_1/runme.log
base_binary_latch_counter_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_binary_latch_counter_0_0_synth_1/runme.log
base_btns_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_btns_gpio_0_synth_1/runme.log
base_c_clk_mmcm_200_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_c_clk_mmcm_200_0_synth_1/runme.log
base_c_clk_mmcm_200_locked_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_c_clk_mmcm_200_locked_0_synth_1/runme.log
base_clk_mmcm_reset_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_clk_mmcm_reset_0_synth_1/runme.log
base_clk_wiz_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_clk_wiz_0_0_synth_1/runme.log
base_ddr4_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_ddr4_0_0_synth_1/runme.log
base_ddr4_0_sys_reset_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_ddr4_0_sys_reset_0_synth_1/runme.log
base_ila_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_ila_0_0_synth_1/runme.log
base_dff_en_reset_vector_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_dff_en_reset_vector_0_0_synth_1/runme.log
base_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_gpio_0_synth_1/runme.log
base_auto_cc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_0_synth_1/runme.log
base_auto_us_df_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_us_df_0_synth_1/runme.log
base_xbar_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_1_synth_1/runme.log
base_address_remap_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_address_remap_0_0_synth_1/runme.log
base_util_vector_logic_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_util_vector_logic_0_synth_1/runme.log
base_tx_fifo_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_tx_fifo_0_synth_1/runme.log
base_rx_fifo_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_rx_fifo_0_synth_1/runme.log
base_axi_dma_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_0_synth_1/runme.log
base_xbar_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_0_synth_1/runme.log
base_auto_ds_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_ds_0_synth_1/runme.log
base_auto_pc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_0_synth_1/runme.log
base_auto_ds_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_ds_1_synth_1/runme.log
base_auto_pc_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_1_synth_1/runme.log
base_axi_smc_cmac_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_smc_cmac_0_synth_1/runme.log
base_cmac_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_cmac_0_synth_1/runme.log
base_iic_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_iic_0_synth_1/runme.log
base_intc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_intc_0_synth_1/runme.log
base_intr_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_intr_0_synth_1/runme.log
base_io_switch_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_io_switch_0_synth_1/runme.log
base_dlmb_v10_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_dlmb_v10_0_synth_1/runme.log
base_ilmb_v10_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_ilmb_v10_0_synth_1/runme.log
base_lmb_bram_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_lmb_bram_0_synth_1/runme.log
base_lmb_bram_if_cntlr_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_lmb_bram_if_cntlr_0_synth_1/runme.log
base_mb_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_mb_0_synth_1/runme.log
base_mb_bram_ctrl_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_mb_bram_ctrl_0_synth_1/runme.log
base_xbar_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_5_synth_1/runme.log
base_s00_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_regslice_2_synth_1/runme.log
base_m00_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m00_regslice_2_synth_1/runme.log
base_m01_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m01_regslice_2_synth_1/runme.log
base_m02_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m02_regslice_2_synth_1/runme.log
base_m03_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m03_regslice_2_synth_1/runme.log
base_m04_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m04_regslice_2_synth_1/runme.log
base_m05_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m05_regslice_2_synth_1/runme.log
base_m06_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m06_regslice_2_synth_1/runme.log
base_m07_regslice_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m07_regslice_2_synth_1/runme.log
base_rst_clk_wiz_1_100M_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_rst_clk_wiz_1_100M_0_synth_1/runme.log
base_spi_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_spi_0_synth_1/runme.log
base_timer_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_timer_0_synth_1/runme.log
base_dff_en_reset_vector_0_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_dff_en_reset_vector_0_1_synth_1/runme.log
base_gpio_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_gpio_1_synth_1/runme.log
base_iic_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_iic_1_synth_1/runme.log
base_intc_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_intc_1_synth_1/runme.log
base_intr_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_intr_1_synth_1/runme.log
base_io_switch_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_io_switch_1_synth_1/runme.log
base_dlmb_v10_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_dlmb_v10_1_synth_1/runme.log
base_ilmb_v10_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_ilmb_v10_1_synth_1/runme.log
base_lmb_bram_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_lmb_bram_1_synth_1/runme.log
base_lmb_bram_if_cntlr_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_lmb_bram_if_cntlr_1_synth_1/runme.log
base_mb_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_mb_1_synth_1/runme.log
base_mb_bram_ctrl_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_mb_bram_ctrl_1_synth_1/runme.log
base_xbar_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_6_synth_1/runme.log
base_s00_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_regslice_3_synth_1/runme.log
base_m00_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m00_regslice_3_synth_1/runme.log
base_m01_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m01_regslice_3_synth_1/runme.log
base_m02_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m02_regslice_3_synth_1/runme.log
base_m03_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m03_regslice_3_synth_1/runme.log
base_m04_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m04_regslice_3_synth_1/runme.log
base_m05_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m05_regslice_3_synth_1/runme.log
base_m06_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m06_regslice_3_synth_1/runme.log
base_m07_regslice_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_m07_regslice_3_synth_1/runme.log
base_rst_clk_wiz_1_100M_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_rst_clk_wiz_1_100M_1_synth_1/runme.log
base_spi_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_spi_1_synth_1/runme.log
base_timer_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_timer_1_synth_1/runme.log
base_leds_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_leds_gpio_0_synth_1/runme.log
base_mdm_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_mdm_0_0_synth_1/runme.log
base_pmod0_buf_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_pmod0_buf_0_synth_1/runme.log
base_pmod1_buf_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_pmod1_buf_0_synth_1/runme.log
base_proc_sys_reset_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_0_0_synth_1/runme.log
base_proc_sys_reset_1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_1_0_synth_1/runme.log
base_proc_sys_reset_2_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_proc_sys_reset_2_0_synth_1/runme.log
base_xbar_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_7_synth_1/runme.log
base_auto_ds_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_ds_3_synth_1/runme.log
base_auto_pc_11_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_11_synth_1/runme.log
base_auto_ds_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_ds_4_synth_1/runme.log
base_auto_pc_12_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_12_synth_1/runme.log
base_auto_ds_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_ds_5_synth_1/runme.log
base_auto_pc_13_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_pc_13_synth_1/runme.log
base_xbar_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_8_synth_1/runme.log
base_xbar_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_9_synth_1/runme.log
base_axi_dma_imag_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_imag_0_synth_1/runme.log
base_axi_dma_real_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_real_0_synth_1/runme.log
base_xbar_10_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_10_synth_1/runme.log
base_auto_cc_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_2_synth_1/runme.log
base_auto_cc_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_3_synth_1/runme.log
base_auto_cc_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_4_synth_1/runme.log
base_xbar_11_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_11_synth_1/runme.log
base_s00_data_fifo_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_data_fifo_5_synth_1/runme.log
base_s01_data_fifo_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_data_fifo_3_synth_1/runme.log
base_s00_mmu_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_mmu_0_synth_1/runme.log
base_s01_mmu_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_mmu_0_synth_1/runme.log
base_axis_clock_converter_im_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_im_0_synth_1/runme.log
base_axis_clock_converter_re_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_re_0_synth_1/runme.log
base_packet_generator_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_packet_generator_0_synth_1/runme.log
base_axi_dma_imag_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_imag_1_synth_1/runme.log
base_axi_dma_real_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_real_1_synth_1/runme.log
base_xbar_12_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_12_synth_1/runme.log
base_auto_cc_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_5_synth_1/runme.log
base_auto_cc_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_6_synth_1/runme.log
base_auto_cc_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_7_synth_1/runme.log
base_xbar_13_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_13_synth_1/runme.log
base_s00_data_fifo_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_data_fifo_6_synth_1/runme.log
base_s01_data_fifo_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_data_fifo_4_synth_1/runme.log
base_s00_mmu_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_mmu_1_synth_1/runme.log
base_s01_mmu_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_mmu_1_synth_1/runme.log
base_axis_clock_converter_im_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_im_1_synth_1/runme.log
base_axis_clock_converter_re_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_re_1_synth_1/runme.log
base_packet_generator_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_packet_generator_1_synth_1/runme.log
base_axi_dma_imag_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_imag_2_synth_1/runme.log
base_axi_dma_real_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_real_2_synth_1/runme.log
base_xbar_14_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_14_synth_1/runme.log
base_auto_cc_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_8_synth_1/runme.log
base_auto_cc_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_9_synth_1/runme.log
base_auto_cc_10_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_10_synth_1/runme.log
base_xbar_15_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_15_synth_1/runme.log
base_s00_mmu_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_mmu_2_synth_1/runme.log
base_s01_mmu_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_mmu_2_synth_1/runme.log
base_axis_clock_converter_im_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_im_2_synth_1/runme.log
base_axis_clock_converter_re_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axis_clock_converter_re_2_synth_1/runme.log
base_packet_generator_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_packet_generator_2_synth_1/runme.log
base_axi_dma_imag_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_imag_3_synth_1/runme.log
base_axi_dma_real_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_axi_dma_real_3_synth_1/runme.log
base_xbar_16_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_16_synth_1/runme.log
base_auto_cc_11_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_11_synth_1/runme.log
base_auto_cc_12_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_12_synth_1/runme.log
base_auto_cc_13_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_auto_cc_13_synth_1/runme.log
base_xbar_17_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_xbar_17_synth_1/runme.log
base_s00_data_fifo_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s00_data_fifo_7_synth_1/runme.log
base_s01_data_fifo_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/base_s01_data_fifo_5_synth_1/runme.log
synth_1: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/synth_1/runme.log
[Tue Dec  5 11:40:24 2023] Launched impl_1...
Run output will be captured here: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 6288.461 ; gain = 2351.832 ; free physical = 23626 ; free virtual = 29886
[Tue Dec  5 11:40:24 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.562 ; gain = 16.008 ; free physical = 21780 ; free virtual = 28838
Command: link_design -top base_wrapper -part xczu48dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_address_remap_0_0/base_address_remap_0_0.dcp' for cell 'base_i/address_remap_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.dcp' for cell 'base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_binary_latch_counter_0_0/base_binary_latch_counter_0_0.dcp' for cell 'base_i/binary_latch_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0.dcp' for cell 'base_i/btns_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0.dcp' for cell 'base_i/c_clk_mmcm_200'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_locked_0/base_c_clk_mmcm_200_locked_0.dcp' for cell 'base_i/c_clk_mmcm_200_locked'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_mmcm_reset_0/base_clk_mmcm_reset_0.dcp' for cell 'base_i/clk_mmcm_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.dcp' for cell 'base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/base_ddr4_0_0.dcp' for cell 'base_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_sys_reset_0/base_ddr4_0_sys_reset_0.dcp' for cell 'base_i/ddr4_0_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ila_0_0/base_ila_0_0.dcp' for cell 'base_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0.dcp' for cell 'base_i/leds_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_0_0/base_mdm_0_0.dcp' for cell 'base_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_pmod0_buf_0/base_pmod0_buf_0.dcp' for cell 'base_i/pmod0_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_pmod1_buf_0/base_pmod1_buf_0.dcp' for cell 'base_i/pmod1_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.dcp' for cell 'base_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_1_0/base_proc_sys_reset_1_0.dcp' for cell 'base_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_2_0/base_proc_sys_reset_2_0.dcp' for cell 'base_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0.dcp' for cell 'base_i/rgbleds_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_shutdown_lpd_0/base_shutdown_lpd_0.dcp' for cell 'base_i/shutdown_lpd'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_sws_gpio_0/base_sws_gpio_0.dcp' for cell 'base_i/sws_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0.dcp' for cell 'base_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_syzygy_std0_0/base_syzygy_std0_0.dcp' for cell 'base_i/syzygy_std0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0.dcp' for cell 'base_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_ds_buf_1_0/base_util_ds_buf_1_0.dcp' for cell 'base_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_zynq_ultra_ps_e_0_0/base_zynq_ultra_ps_e_0_0.dcp' for cell 'base_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0.dcp' for cell 'base_i/CMAC/axi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/base_axi_smc_cmac_0.dcp' for cell 'base_i/CMAC/axi_smc_cmac'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/base_cmac_0.dcp' for cell 'base_i/CMAC/cmac'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rx_fifo_0/base_rx_fifo_0.dcp' for cell 'base_i/CMAC/rx_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_tx_fifo_0/base_tx_fifo_0.dcp' for cell 'base_i/CMAC/tx_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_vector_logic_0/base_util_vector_logic_0.dcp' for cell 'base_i/CMAC/util_vector_logic'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_0/base_xbar_0.dcp' for cell 'base_i/CMAC/axi_interconnect_cmac/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0.dcp' for cell 'base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0.dcp' for cell 'base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1.dcp' for cell 'base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1.dcp' for cell 'base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_1/base_xbar_1.dcp' for cell 'base_i/axi_hpm0_fpd/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0.dcp' for cell 'base_i/axi_hpm0_fpd/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1.dcp' for cell 'base_i/axi_hpm0_fpd/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_df_0/base_auto_us_df_0.dcp' for cell 'base_i/axi_hpm0_fpd/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_2/base_xbar_2.dcp' for cell 'base_i/axi_hpm0_lpd/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2.dcp' for cell 'base_i/axi_hpm0_lpd/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3.dcp' for cell 'base_i/axi_hpm0_lpd/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4.dcp' for cell 'base_i/axi_hpm0_lpd/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5.dcp' for cell 'base_i/axi_hpm0_lpd/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6.dcp' for cell 'base_i/axi_hpm0_lpd/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7.dcp' for cell 'base_i/axi_hpm0_lpd/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8.dcp' for cell 'base_i/axi_hpm0_lpd/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_3/base_xbar_3.dcp' for cell 'base_i/axi_hpm1_fpd/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2.dcp' for cell 'base_i/axi_hpm1_fpd/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9.dcp' for cell 'base_i/axi_hpm1_fpd/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_4/base_xbar_4.dcp' for cell 'base_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10.dcp' for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0.dcp' for cell 'base_i/axi_interconnect_0/m00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1.dcp' for cell 'base_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2.dcp' for cell 'base_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0.dcp' for cell 'base_i/iop_pmod0/dff_en_reset_vector_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0.dcp' for cell 'base_i/iop_pmod0/gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0.dcp' for cell 'base_i/iop_pmod0/iic'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0.dcp' for cell 'base_i/iop_pmod0/intc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0.dcp' for cell 'base_i/iop_pmod0/intr'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0.dcp' for cell 'base_i/iop_pmod0/io_switch'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.dcp' for cell 'base_i/iop_pmod0/mb'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0.dcp' for cell 'base_i/iop_pmod0/mb_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0.dcp' for cell 'base_i/iop_pmod0/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0.dcp' for cell 'base_i/iop_pmod0/spi'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0/base_timer_0.dcp' for cell 'base_i/iop_pmod0/timer'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0.dcp' for cell 'base_i/iop_pmod0/lmb/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0.dcp' for cell 'base_i/iop_pmod0/lmb/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0.dcp' for cell 'base_i/iop_pmod0/lmb/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0.dcp' for cell 'base_i/iop_pmod0/lmb/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_5/base_xbar_5.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_2/base_m00_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_2/base_m01_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_2/base_m02_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_2/base_m03_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_2/base_m04_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_2/base_m05_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_2/base_m06_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_2/base_m07_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_2/base_s00_regslice_2.dcp' for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1.dcp' for cell 'base_i/iop_pmod1/dff_en_reset_vector_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1.dcp' for cell 'base_i/iop_pmod1/gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1.dcp' for cell 'base_i/iop_pmod1/iic'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1.dcp' for cell 'base_i/iop_pmod1/intc'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1.dcp' for cell 'base_i/iop_pmod1/intr'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1.dcp' for cell 'base_i/iop_pmod1/io_switch'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.dcp' for cell 'base_i/iop_pmod1/mb'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1.dcp' for cell 'base_i/iop_pmod1/mb_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1.dcp' for cell 'base_i/iop_pmod1/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1.dcp' for cell 'base_i/iop_pmod1/spi'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1/base_timer_1.dcp' for cell 'base_i/iop_pmod1/timer'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1.dcp' for cell 'base_i/iop_pmod1/lmb/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1.dcp' for cell 'base_i/iop_pmod1/lmb/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1.dcp' for cell 'base_i/iop_pmod1/lmb/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1.dcp' for cell 'base_i/iop_pmod1/lmb/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_xbar_6/base_xbar_6.dcp' for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3.dcp' for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3.dcp' for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3901.578 ; gain = 3.000 ; free physical = 20063 ; free virtual = 27118
INFO: [Netlist 29-17] Analyzing 5073 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: base_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[6]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[6]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[7]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_I[7]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[6]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[6]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[7]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_O[7]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[6]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[6]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[7]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod0_buf/IOBUF_IO_T[7]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[6]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[6]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[7]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_I[7]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_i/pmod1_buf/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/pmod1_buf/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_i/pmod1_buf/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Chipscope 16-324] Core: base_i/ddr4_0 UUID: a689376a-720e-5ca7-a63f-017aea1e2912 
INFO: [Chipscope 16-324] Core: base_i/ila_0 UUID: f20042e8-5874-5477-9020-7606c67ed7e6 
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_real/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_imag/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_real/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_imag/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_real/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_imag/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_2_0/base_proc_sys_reset_2_0.xdc] for cell 'base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_2_0/base_proc_sys_reset_2_0.xdc] for cell 'base_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_2_0/base_proc_sys_reset_2_0_board.xdc] for cell 'base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_2_0/base_proc_sys_reset_2_0_board.xdc] for cell 'base_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_1_0/base_proc_sys_reset_1_0.xdc] for cell 'base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_1_0/base_proc_sys_reset_1_0.xdc] for cell 'base_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_1_0/base_proc_sys_reset_1_0_board.xdc] for cell 'base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_1_0/base_proc_sys_reset_1_0_board.xdc] for cell 'base_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_imag/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_pmod1_buf_0/base_pmod1_buf_0_board.xdc] for cell 'base_i/pmod1_buf/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_pmod1_buf_0/base_pmod1_buf_0_board.xdc] for cell 'base_i/pmod1_buf/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_pmod0_buf_0/base_pmod0_buf_0_board.xdc] for cell 'base_i/pmod0_buf/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_pmod0_buf_0/base_pmod0_buf_0_board.xdc] for cell 'base_i/pmod0_buf/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0.xdc] for cell 'base_i/leds_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0.xdc] for cell 'base_i/leds_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0_board.xdc] for cell 'base_i/leds_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0_board.xdc] for cell 'base_i/leds_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1/base_timer_1.xdc] for cell 'base_i/iop_pmod1/timer/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1/base_timer_1.xdc] for cell 'base_i/iop_pmod1/timer/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1.xdc] for cell 'base_i/iop_pmod1/spi/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1.xdc] for cell 'base_i/iop_pmod1/spi/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_board.xdc] for cell 'base_i/iop_pmod1/spi/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_board.xdc] for cell 'base_i/iop_pmod1/spi/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1.xdc] for cell 'base_i/iop_pmod1/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1.xdc] for cell 'base_i/iop_pmod1/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1_board.xdc] for cell 'base_i/iop_pmod1/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1_board.xdc] for cell 'base_i/iop_pmod1/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0_board.xdc] for cell 'base_i/rgbleds_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0_board.xdc] for cell 'base_i/rgbleds_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_zynq_ultra_ps_e_0_0/base_zynq_ultra_ps_e_0_0.xdc] for cell 'base_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_zynq_ultra_ps_e_0_0/base_zynq_ultra_ps_e_0_0.xdc] for cell 'base_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_ds_buf_1_0/base_util_ds_buf_1_0_board.xdc] for cell 'base_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_ds_buf_1_0/base_util_ds_buf_1_0_board.xdc] for cell 'base_i/util_ds_buf_1/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0_board.xdc] for cell 'base_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0_board.xdc] for cell 'base_i/util_ds_buf_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_syzygy_std0_0/base_syzygy_std0_0.xdc] for cell 'base_i/syzygy_std0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_syzygy_std0_0/base_syzygy_std0_0.xdc] for cell 'base_i/syzygy_std0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_syzygy_std0_0/base_syzygy_std0_0_board.xdc] for cell 'base_i/syzygy_std0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_syzygy_std0_0/base_syzygy_std0_0_board.xdc] for cell 'base_i/syzygy_std0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0.xdc] for cell 'base_i/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0.xdc] for cell 'base_i/system_management_wiz_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0_board.xdc] for cell 'base_i/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0_board.xdc] for cell 'base_i/system_management_wiz_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_sws_gpio_0/base_sws_gpio_0.xdc] for cell 'base_i/sws_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_sws_gpio_0/base_sws_gpio_0.xdc] for cell 'base_i/sws_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_sws_gpio_0/base_sws_gpio_0_board.xdc] for cell 'base_i/sws_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_sws_gpio_0/base_sws_gpio_0_board.xdc] for cell 'base_i/sws_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0.xdc] for cell 'base_i/rgbleds_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0.xdc] for cell 'base_i/rgbleds_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc] for cell 'base_i/iop_pmod1/mb/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc] for cell 'base_i/iop_pmod1/mb/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac2_0/base_proc_sys_reset_dac2_0.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac2/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac2_0/base_proc_sys_reset_dac2_0.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac2/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac2_0/base_proc_sys_reset_dac2_0_board.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac2/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac2_0/base_proc_sys_reset_dac2_0_board.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac2/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac0_0/base_proc_sys_reset_dac0_0.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac0_0/base_proc_sys_reset_dac0_0.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac0_0/base_proc_sys_reset_dac0_0_board.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_dac0_0/base_proc_sys_reset_dac0_0_board.xdc] for cell 'base_i/radio/transmitter/proc_sys_reset_dac0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rfdc_0/synth/base_rfdc_0_clocks.xdc] for cell 'base_i/radio/rfdc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rfdc_0/synth/base_rfdc_0_clocks.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rfdc_0/synth/base_rfdc_0_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5321.035 ; gain = 666.836 ; free physical = 18846 ; free virtual = 25901
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rfdc_0/synth/base_rfdc_0_clocks.xdc] for cell 'base_i/radio/rfdc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc2_0/base_proc_sys_reset_adc2_0.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc2/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc2_0/base_proc_sys_reset_adc2_0.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc2/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc2_0/base_proc_sys_reset_adc2_0_board.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc2/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc2_0/base_proc_sys_reset_adc2_0_board.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc2/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc0_0/base_proc_sys_reset_adc0_0.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc0_0/base_proc_sys_reset_adc0_0.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc0_0/base_proc_sys_reset_adc0_0_board.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_adc0_0/base_proc_sys_reset_adc0_0_board.xdc] for cell 'base_i/radio/receiver/proc_sys_reset_adc0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_real/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_board.xdc] for cell 'base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_board.xdc] for cell 'base_i/clk_wiz_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_sys_reset_0/base_ddr4_0_sys_reset_0_board.xdc] for cell 'base_i/ddr4_0_sys_reset/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_sys_reset_0/base_ddr4_0_sys_reset_0_board.xdc] for cell 'base_i/ddr4_0_sys_reset/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/par/base_ddr4_0_0.xdc] for cell 'base_i/ddr4_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/par/base_ddr4_0_0.xdc] for cell 'base_i/ddr4_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/ip_0/base_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/ip_0/base_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_10/bd_e57d_iomodule_0_0_board.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_10/bd_e57d_iomodule_0_0_board.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_3/bd_e57d_dlmb_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_3/bd_e57d_dlmb_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_2/bd_e57d_ilmb_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_2/bd_e57d_ilmb_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_1/bd_e57d_rst_0_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_1/bd_e57d_rst_0_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_1/bd_e57d_rst_0_0_board.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_1/bd_e57d_rst_0_0_board.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_0/bd_e57d_microblaze_I_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/bd_0/ip/ip_0/bd_e57d_microblaze_I_0.xdc] for cell 'base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc] for cell 'base_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc] for cell 'base_i/clk_wiz_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_sys_reset_0/base_ddr4_0_sys_reset_0.xdc] for cell 'base_i/ddr4_0_sys_reset/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_sys_reset_0/base_ddr4_0_sys_reset_0.xdc] for cell 'base_i/ddr4_0_sys_reset/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0.xdc] for cell 'base_i/c_clk_mmcm_200/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0.xdc] for cell 'base_i/c_clk_mmcm_200/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0_board.xdc] for cell 'base_i/c_clk_mmcm_200/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0_board.xdc] for cell 'base_i/c_clk_mmcm_200/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0.xdc] for cell 'base_i/btns_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0.xdc] for cell 'base_i/btns_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0_board.xdc] for cell 'base_i/btns_gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0_board.xdc] for cell 'base_i/btns_gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.xdc] for cell 'base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.xdc] for cell 'base_i/axi_intc_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/synth/base_cmac_0.xdc] for cell 'base_i/CMAC/cmac/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/synth/base_cmac_0.xdc] for cell 'base_i/CMAC/cmac/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/synth/base_cmac_0_board.xdc] for cell 'base_i/CMAC/cmac/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/synth/base_cmac_0_board.xdc] for cell 'base_i/CMAC/cmac/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/ip_0/synth/base_cmac_0_gt.xdc] for cell 'base_i/CMAC/cmac/inst/base_cmac_0_gt_i/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_cmac_0/ip_0/synth/base_cmac_0_gt.xdc] for cell 'base_i/CMAC/cmac/inst/base_cmac_0_gt_i/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/bd_0/ip/ip_1/bd_b87d_psr_aclk_0.xdc] for cell 'base_i/CMAC/axi_smc_cmac/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/bd_0/ip/ip_1/bd_b87d_psr_aclk_0.xdc] for cell 'base_i/CMAC/axi_smc_cmac/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/bd_0/ip/ip_1/bd_b87d_psr_aclk_0_board.xdc] for cell 'base_i/CMAC/axi_smc_cmac/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_smc_cmac_0/bd_0/ip/ip_1/bd_b87d_psr_aclk_0_board.xdc] for cell 'base_i/CMAC/axi_smc_cmac/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_i/iop_pmod0/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_i/iop_pmod0/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1.xdc] for cell 'base_i/iop_pmod1/intr/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1.xdc] for cell 'base_i/iop_pmod1/intr/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1_board.xdc] for cell 'base_i/iop_pmod1/intr/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1_board.xdc] for cell 'base_i/iop_pmod1/intr/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1.xdc] for cell 'base_i/iop_pmod1/intc/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1.xdc] for cell 'base_i/iop_pmod1/intc/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1_board.xdc] for cell 'base_i/iop_pmod1/iic/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1_board.xdc] for cell 'base_i/iop_pmod1/iic/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1.xdc] for cell 'base_i/iop_pmod1/gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1.xdc] for cell 'base_i/iop_pmod1/gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1_board.xdc] for cell 'base_i/iop_pmod1/gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1_board.xdc] for cell 'base_i/iop_pmod1/gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0/base_timer_0.xdc] for cell 'base_i/iop_pmod0/timer/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0/base_timer_0.xdc] for cell 'base_i/iop_pmod0/timer/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0.xdc] for cell 'base_i/iop_pmod0/spi/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0.xdc] for cell 'base_i/iop_pmod0/spi/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_board.xdc] for cell 'base_i/iop_pmod0/spi/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_board.xdc] for cell 'base_i/iop_pmod0/spi/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0.xdc] for cell 'base_i/iop_pmod0/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0.xdc] for cell 'base_i/iop_pmod0/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0.xdc] for cell 'base_i/CMAC/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0.xdc:61]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0.xdc] for cell 'base_i/CMAC/axi_dma/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc] for cell 'base_i/iop_pmod0/mb/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc] for cell 'base_i/iop_pmod0/mb/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0.xdc] for cell 'base_i/iop_pmod0/intr/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0.xdc] for cell 'base_i/iop_pmod0/intr/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0_board.xdc] for cell 'base_i/iop_pmod0/intr/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0_board.xdc] for cell 'base_i/iop_pmod0/intr/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0.xdc] for cell 'base_i/iop_pmod0/intc/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0.xdc] for cell 'base_i/iop_pmod0/intc/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0_board.xdc] for cell 'base_i/iop_pmod0/iic/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0_board.xdc] for cell 'base_i/iop_pmod0/iic/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0.xdc] for cell 'base_i/iop_pmod0/gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0.xdc] for cell 'base_i/iop_pmod0/gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0_board.xdc] for cell 'base_i/iop_pmod0/gpio/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0_board.xdc] for cell 'base_i/iop_pmod0/gpio/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/ila_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/ila_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'base_i/ila_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'base_i/ila_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_designs' is not supported in the xdc constraint file. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:240]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_designs' is not supported in the xdc constraint file. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:241]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0_clocks.xdc] for cell 'base_i/CMAC/axi_dma/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0/base_axi_dma_0_clocks.xdc] for cell 'base_i/CMAC/axi_dma/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_clocks.xdc] for cell 'base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_clocks.xdc] for cell 'base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1_clocks.xdc] for cell 'base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_1/base_auto_ds_1_clocks.xdc] for cell 'base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_df_0/base_auto_us_df_0_clocks.xdc] for cell 'base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_df_0/base_auto_us_df_0_clocks.xdc] for cell 'base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_clocks.xdc] for cell 'base_i/axi_hpm0_fpd/m00_couplers/auto_cc/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_clocks.xdc:16]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_clocks.xdc] for cell 'base_i/axi_hpm0_fpd/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1_clocks.xdc] for cell 'base_i/axi_hpm0_fpd/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1_clocks.xdc] for cell 'base_i/axi_hpm0_fpd/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2_clocks.xdc] for cell 'base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_2/base_auto_ds_2_clocks.xdc] for cell 'base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0_clocks.xdc] for cell 'base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0_clocks.xdc] for cell 'base_i/axi_intc_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_clocks.xdc] for cell 'base_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_clocks.xdc] for cell 'base_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_us/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0_late.xdc] for cell 'base_i/c_clk_mmcm_200/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0_late.xdc] for cell 'base_i/c_clk_mmcm_200/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/base_ddr4_0_0_board.xdc] for cell 'base_i/ddr4_0/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/base_ddr4_0_0_board.xdc] for cell 'base_i/ddr4_0/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0_clocks.xdc] for cell 'base_i/iop_pmod0/intc/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0_clocks.xdc] for cell 'base_i/iop_pmod0/intc/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_2/base_s00_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_2/base_s00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_2/base_s00_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_2/base_m00_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_2/base_m00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_2/base_m00_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_2/base_m01_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_2/base_m01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_2/base_m01_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_2/base_m02_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_2/base_m02_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_2/base_m02_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_2/base_m03_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_2/base_m03_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_2/base_m03_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_2/base_m04_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_2/base_m04_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_2/base_m04_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_2/base_m05_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_2/base_m05_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_2/base_m05_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_2/base_m06_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_2/base_m06_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_2/base_m06_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_2/base_m07_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_2/base_m07_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_2/base_m07_regslice_2_clocks.xdc] for cell 'base_i/iop_pmod0/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_clocks.xdc] for cell 'base_i/iop_pmod0/spi/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_clocks.xdc] for cell 'base_i/iop_pmod0/spi/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1_clocks.xdc] for cell 'base_i/iop_pmod1/intc/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1_clocks.xdc] for cell 'base_i/iop_pmod1/intc/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_regslice_3/base_s00_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m00_regslice_3/base_m00_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m01_regslice_3/base_m01_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m02_regslice_3/base_m02_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m03_regslice_3/base_m03_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m04_regslice_3/base_m04_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m05_regslice_3/base_m05_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_3/base_m06_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_3/base_m06_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m06_regslice_3/base_m06_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_3/base_m07_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_3/base_m07_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_m07_regslice_3/base_m07_regslice_3_clocks.xdc] for cell 'base_i/iop_pmod1/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_clocks.xdc] for cell 'base_i/iop_pmod1/spi/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_clocks.xdc] for cell 'base_i/iop_pmod1/spi/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_0_0/base_mdm_0_0.xdc] for cell 'base_i/mdm_0/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_0_0/base_mdm_0_0.xdc] for cell 'base_i/mdm_0/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3_clocks.xdc] for cell 'base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_3/base_auto_ds_3_clocks.xdc] for cell 'base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_4/base_auto_ds_4_clocks.xdc] for cell 'base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_4/base_auto_ds_4_clocks.xdc] for cell 'base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_5/base_auto_ds_5_clocks.xdc] for cell 'base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_5/base_auto_ds_5_clocks.xdc] for cell 'base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_imag/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_0/base_axi_dma_imag_0_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_real/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_0/base_axi_dma_real_0_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_5/base_s00_data_fifo_5_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_5/base_s00_data_fifo_5_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_5/base_s00_data_fifo_5_clocks.xdc:6]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_5/base_s00_data_fifo_5_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_3/base_s01_data_fifo_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_3/base_s01_data_fifo_3_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_3/base_s01_data_fifo_3_clocks.xdc:6]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_3/base_s01_data_fifo_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_imag/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_1/base_axi_dma_imag_1_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_real/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_1/base_axi_dma_real_1_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_6/base_s00_data_fifo_6_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_6/base_s00_data_fifo_6_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_6/base_s00_data_fifo_6_clocks.xdc:6]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_6/base_s00_data_fifo_6_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_4/base_s01_data_fifo_4_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_4/base_s01_data_fifo_4_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_4/base_s01_data_fifo_4_clocks.xdc:6]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_4/base_s01_data_fifo_4_clocks.xdc] for cell 'base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_imag/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_2/base_axi_dma_imag_2_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_real/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_2/base_axi_dma_real_2_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_clocks.xdc] for cell 'base_i/radio/receiver/channel_20/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_imag/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_imag_3/base_axi_dma_imag_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_imag/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_real/U0'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_real_3/base_axi_dma_real_3_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_dma_real/U0'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hpm/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hpm/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hpm/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_7/base_s00_data_fifo_7_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_7/base_s00_data_fifo_7_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_7/base_s00_data_fifo_7_clocks.xdc:6]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_7/base_s00_data_fifo_7_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_5/base_s01_data_fifo_5_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_5/base_s01_data_fifo_5_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_5/base_s01_data_fifo_5_clocks.xdc:6]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_5/base_s01_data_fifo_5_clocks.xdc] for cell 'base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rfdc_0/synth/base_rfdc_0.xdc] for cell 'base_i/radio/rfdc/inst'
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_rfdc_0/synth/base_rfdc_0.xdc] for cell 'base_i/radio/rfdc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_clocks.xdc] for cell 'base_i/radio/transmitter/axi_interconnect/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_clocks.xdc] for cell 'base_i/radio/transmitter/axi_interconnect/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_clocks.xdc] for cell 'base_i/radio/transmitter/axi_interconnect/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_clocks.xdc:17]
Finished Parsing XDC File [/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_clocks.xdc] for cell 'base_i/radio/transmitter/axi_interconnect/m01_couplers/auto_cc/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 693 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod0/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_i/iop_pmod1/lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'base_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/data/mb_bootloop_le.elf /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 84 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18983 ; free virtual = 26039
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1320 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 32 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 48 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 191 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 255 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 661 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances

153 Infos, 237 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:49 . Memory (MB): peak = 7199.359 ; gain = 4280.797 ; free physical = 18983 ; free virtual = 26039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2023.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18974 ; free virtual = 26031

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 101abf2e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18757 ; free virtual = 25814

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP base_ddr4_0_0_phy, cache-ID = 17829a5067793194
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18445 ; free virtual = 25539
read_xdc: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18386 ; free virtual = 25480
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18416 ; free virtual = 25478
Phase 1 Generate And Synthesize MIG Cores | Checksum: 1fd2b6ee5

Time (s): cpu = 00:02:02 ; elapsed = 00:01:38 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18416 ; free virtual = 25478

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18490 ; free virtual = 25546
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18488 ; free virtual = 25543
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1798068bf

Time (s): cpu = 00:03:25 ; elapsed = 00:02:56 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18488 ; free virtual = 25543

Phase 3 Retarget
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/axi_interconnect_cmac/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance base_i/CMAC/axi_interconnect_cmac/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 into driver instance base_i/CMAC/util_vector_logic/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance base_i/CMAC/rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/CMAC/tx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance base_i/CMAC/tx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm0_fpd/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance base_i/axi_hpm0_fpd/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm0_fpd/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance base_i/axi_hpm0_fpd/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm0_fpd/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_single_thread.active_target_enc[1]_i_1__0 into driver instance base_i/axi_hpm0_fpd/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_single_thread.active_target_hot[0]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm1_fpd/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_1 into driver instance base_i/axi_hpm1_fpd/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_hpm1_fpd/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_2__0 into driver instance base_i/axi_hpm1_fpd/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_6, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_1 into driver instance base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1__0 into driver instance base_i/axi_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/axi_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance base_i/axi_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_2 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_4 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/trp_cntr[3]_i_1 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/trp_cntr[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[4]_i_1__1 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[4]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_1__2 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_2__2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevSlot2_i_1 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevSlot2_i_3, which resulted in an inversion of 61 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[1]_INST_0 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[2]_INST_0 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[4]_INST_0 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[4]_INST_0_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0 into driver instance base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_i_2__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1 into driver instance base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1__0 into driver instance base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/r_rlast_i_1 into driver instance base_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axready_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][0]_srl8_i_1 into driver instance base_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][0]_srl8_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod0/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance base_i/iop_pmod0/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_1 into driver instance base_i/iop_pmod0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1 into driver instance base_i/iop_pmod0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod1/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance base_i/iop_pmod1/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod1/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_1 into driver instance base_i/iop_pmod1/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod1/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1 into driver instance base_i/iop_pmod1/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance base_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0 into driver instance base_i/radio/axi_interconnect_ps/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1 into driver instance base_i/radio/axi_interconnect_ps/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/axi_interconnect_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_2 into driver instance base_i/radio/axi_interconnect_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_6, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/axi_interconnect_hpm/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance base_i/radio/receiver/axi_interconnect_hpm/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[8]_i_1 into driver instance base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[8]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[8]_i_1__0 into driver instance base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[8]_i_2__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[8]_i_1__1 into driver instance base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[8]_i_2__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[8]_i_1__2 into driver instance base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[8]_i_2__2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_00/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__0 into driver instance base_i/radio/receiver/channel_00/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__0 into driver instance base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_20/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__0 into driver instance base_i/radio/receiver/channel_20/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter base_i/radio/receiver/channel_21/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__0 into driver instance base_i/radio/receiver/channel_21/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 314 inverter(s) to 24250 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c54347fc

Time (s): cpu = 00:03:40 ; elapsed = 00:03:06 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18715 ; free virtual = 25770
INFO: [Opt 31-389] Phase Retarget created 804 cells and removed 2113 cells
INFO: [Opt 31-1021] In phase Retarget, 698 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 17 load pin(s).
Phase 4 Constant propagation | Checksum: 1a4f0c12e

Time (s): cpu = 00:03:43 ; elapsed = 00:03:08 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18715 ; free virtual = 25770
INFO: [Opt 31-389] Phase Constant propagation created 937 cells and removed 3643 cells
INFO: [Opt 31-1021] In phase Constant propagation, 741 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a1afdaef

Time (s): cpu = 00:03:52 ; elapsed = 00:03:18 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18621 ; free virtual = 25691
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 9200 cells
INFO: [Opt 31-1021] In phase Sweep, 4108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG base_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 53 load(s) on clock net base_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 15277d8f2

Time (s): cpu = 00:03:57 ; elapsed = 00:03:20 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18612 ; free virtual = 25682
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15277d8f2

Time (s): cpu = 00:03:57 ; elapsed = 00:03:21 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18615 ; free virtual = 25675
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1 into driver instance base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2, which resulted in an inversion of 1 pins
Phase 8 Post Processing Netlist | Checksum: 21d6ef132

Time (s): cpu = 00:03:58 ; elapsed = 00:03:21 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18615 ; free virtual = 25675
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 881 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             804  |            2113  |                                            698  |
|  Constant propagation         |             937  |            3643  |                                            741  |
|  Sweep                        |              10  |            9200  |                                           4108  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            881  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18618 ; free virtual = 25678
Ending Logic Optimization Task | Checksum: 21d439737

Time (s): cpu = 00:04:01 ; elapsed = 00:03:25 . Memory (MB): peak = 7199.359 ; gain = 0.000 ; free physical = 18618 ; free virtual = 25678

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 0.426365 of CMAC instance base_i/CMAC/cmac/inst/i_base_cmac_0_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.330000 - 54.529999. Using the 8.330000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 19 BRAM(s) out of a total of 209 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 44 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 60 Total Ports: 418
Ending PowerOpt Patch Enables Task | Checksum: 27f5b9b79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7955.852 ; gain = 0.000 ; free physical = 17722 ; free virtual = 24852
Ending Power Optimization Task | Checksum: 27f5b9b79

Time (s): cpu = 00:01:56 ; elapsed = 00:00:54 . Memory (MB): peak = 7955.852 ; gain = 756.492 ; free physical = 17963 ; free virtual = 25093

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27f5b9b79

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7955.852 ; gain = 0.000 ; free physical = 17963 ; free virtual = 25093

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7955.852 ; gain = 0.000 ; free physical = 17963 ; free virtual = 25093
Ending Netlist Obfuscation Task | Checksum: 22446735e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7955.852 ; gain = 0.000 ; free physical = 17963 ; free virtual = 25093
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 355 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:21 ; elapsed = 00:04:30 . Memory (MB): peak = 7955.852 ; gain = 756.492 ; free physical = 17963 ; free virtual = 25093
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7955.852 ; gain = 0.000 ; free physical = 17650 ; free virtual = 24796
INFO: [Common 17-1381] The checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 7955.852 ; gain = 0.000 ; free physical = 17571 ; free virtual = 24775
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
Command: report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 7963.855 ; gain = 8.004 ; free physical = 17455 ; free virtual = 24665
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2023.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17433 ; free virtual = 24648
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bf78f5cb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17432 ; free virtual = 24648
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17432 ; free virtual = 24648

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b33d4b1a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17468 ; free virtual = 24682

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f44d5140

Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17094 ; free virtual = 24314

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f44d5140

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17094 ; free virtual = 24314
Phase 1 Placer Initialization | Checksum: 1f44d5140

Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 17082 ; free virtual = 24302

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e5489b2a

Time (s): cpu = 00:03:25 ; elapsed = 00:01:39 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 16865 ; free virtual = 24087

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1aa5b5899

Time (s): cpu = 00:03:32 ; elapsed = 00:01:46 . Memory (MB): peak = 7963.855 ; gain = 0.000 ; free physical = 16824 ; free virtual = 24047

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1aa5b5899

Time (s): cpu = 00:03:36 ; elapsed = 00:01:48 . Memory (MB): peak = 7984.207 ; gain = 20.352 ; free physical = 16732 ; free virtual = 24009

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b3610c34

Time (s): cpu = 00:03:52 ; elapsed = 00:01:56 . Memory (MB): peak = 8016.223 ; gain = 52.367 ; free physical = 16691 ; free virtual = 23967

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b3610c34

Time (s): cpu = 00:03:52 ; elapsed = 00:01:56 . Memory (MB): peak = 8016.223 ; gain = 52.367 ; free physical = 16691 ; free virtual = 23967
Phase 2.1.1 Partition Driven Placement | Checksum: 1b3610c34

Time (s): cpu = 00:03:52 ; elapsed = 00:01:56 . Memory (MB): peak = 8016.223 ; gain = 52.367 ; free physical = 16812 ; free virtual = 24088
Phase 2.1 Floorplanning | Checksum: 1b3610c34

Time (s): cpu = 00:03:52 ; elapsed = 00:01:56 . Memory (MB): peak = 8016.223 ; gain = 52.367 ; free physical = 16811 ; free virtual = 24087

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b3610c34

Time (s): cpu = 00:03:53 ; elapsed = 00:01:57 . Memory (MB): peak = 8016.223 ; gain = 52.367 ; free physical = 16811 ; free virtual = 24087

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23df96a8b

Time (s): cpu = 00:03:53 ; elapsed = 00:01:57 . Memory (MB): peak = 8016.223 ; gain = 52.367 ; free physical = 16811 ; free virtual = 24087

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 89 LUTNM shape to break, 5389 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 60, two critical 29, total 89, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2272 nets or LUTs. Breaked 89 LUTs, combined 2183 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 87 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 53 nets.  Re-placed 306 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 53 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 306 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 8092.227 ; gain = 0.000 ; free physical = 16784 ; free virtual = 24063
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net base_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_d3. Replicated 8 times.
INFO: [Physopt 32-81] Processed net base_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET. Replicated 14 times.
INFO: [Physopt 32-81] Processed net base_i/CMAC/cmac/inst/i_base_cmac_0_axi4_lite_if_wrapper/i_base_cmac_0_axi4_lite_reg_map/i_base_cmac_0_stat_tx_packet_large_accumulator/E[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-81] Processed net base_i/axi_hpm0_fpd/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net base_i/axi_hpm0_fpd/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net base_i/CMAC/cmac/inst/i_base_cmac_0_axi4_lite_if_wrapper/i_base_cmac_0_axi4_lite_reg_map/i_base_cmac_0_stat_rx_framing_err_10_accumulator/E[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 57 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 57 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8092.227 ; gain = 0.000 ; free physical = 16783 ; free virtual = 24063
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8092.227 ; gain = 0.000 ; free physical = 16787 ; free virtual = 24066
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8092.227 ; gain = 0.000 ; free physical = 16787 ; free virtual = 24066

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           89  |           2183  |                  2272  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              4  |                    53  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |           57  |              0  |                     7  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          146  |           2187  |                  2332  |           0  |          11  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: f36de563

Time (s): cpu = 00:08:58 ; elapsed = 00:04:43 . Memory (MB): peak = 8092.227 ; gain = 128.371 ; free physical = 16760 ; free virtual = 24039
Phase 2.4 Global Placement Core | Checksum: 17aa47e72

Time (s): cpu = 00:09:15 ; elapsed = 00:04:50 . Memory (MB): peak = 8092.227 ; gain = 128.371 ; free physical = 16763 ; free virtual = 24042
Phase 2 Global Placement | Checksum: 17aa47e72

Time (s): cpu = 00:09:15 ; elapsed = 00:04:50 . Memory (MB): peak = 8092.227 ; gain = 128.371 ; free physical = 16872 ; free virtual = 24151

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14012bdb2

Time (s): cpu = 00:09:35 ; elapsed = 00:05:00 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16787 ; free virtual = 24067

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fc20b52c

Time (s): cpu = 00:09:56 ; elapsed = 00:05:10 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16789 ; free virtual = 24058

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1a0e20788

Time (s): cpu = 00:10:44 ; elapsed = 00:05:31 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16644 ; free virtual = 23918

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: dc94138d

Time (s): cpu = 00:10:45 ; elapsed = 00:05:32 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16638 ; free virtual = 23913

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 11993228f

Time (s): cpu = 00:11:00 ; elapsed = 00:05:44 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16537 ; free virtual = 23817
Phase 3.3.3 Slice Area Swap | Checksum: 11993228f

Time (s): cpu = 00:11:01 ; elapsed = 00:05:44 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16539 ; free virtual = 23818
Phase 3.3 Small Shape DP | Checksum: 179af33f5

Time (s): cpu = 00:11:47 ; elapsed = 00:05:58 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16597 ; free virtual = 23876

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: ef096d11

Time (s): cpu = 00:11:55 ; elapsed = 00:06:06 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16605 ; free virtual = 23884

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 142ba819f

Time (s): cpu = 00:11:57 ; elapsed = 00:06:08 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16612 ; free virtual = 23892

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: e2118aa7

Time (s): cpu = 00:13:22 ; elapsed = 00:06:29 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16556 ; free virtual = 23832
Phase 3 Detail Placement | Checksum: e2118aa7

Time (s): cpu = 00:13:23 ; elapsed = 00:06:30 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 16556 ; free virtual = 23827

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1b37e74

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-4.657 |
Phase 1 Physical Synthesis Initialization | Checksum: 155fff51f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 8108.234 ; gain = 0.000 ; free physical = 16531 ; free virtual = 23805
INFO: [Place 46-35] Processed net base_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 4445 loads.
INFO: [Place 46-45] Replicated bufg driver base_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-34] Processed net base_i/CMAC/cmac/inst/i_base_cmac_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from, inserted BUFG to drive 2187 loads.
INFO: [Place 46-45] Replicated bufg driver base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_replica
INFO: [Place 46-34] Processed net base_i/CMAC/cmac/inst/i_base_cmac_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d4_reg_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 2, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: de304f54

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 8108.234 ; gain = 0.000 ; free physical = 15929 ; free virtual = 23202
Phase 4.1.1.1 BUFG Insertion | Checksum: c754d1f1

Time (s): cpu = 00:15:24 ; elapsed = 00:07:20 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 15217 ; free virtual = 22529

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.216. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a720ee5d

Time (s): cpu = 00:16:07 ; elapsed = 00:08:02 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 15513 ; free virtual = 22904

Time (s): cpu = 00:16:07 ; elapsed = 00:08:02 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 15517 ; free virtual = 22907
Phase 4.1 Post Commit Optimization | Checksum: 1a720ee5d

Time (s): cpu = 00:16:07 ; elapsed = 00:08:03 . Memory (MB): peak = 8108.234 ; gain = 144.379 ; free physical = 15507 ; free virtual = 22907
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 15508 ; free virtual = 22903

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 289c097fa

Time (s): cpu = 00:16:25 ; elapsed = 00:08:17 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15528 ; free virtual = 22923

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 289c097fa

Time (s): cpu = 00:16:26 ; elapsed = 00:08:18 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15529 ; free virtual = 22924
Phase 4.3 Placer Reporting | Checksum: 289c097fa

Time (s): cpu = 00:16:27 ; elapsed = 00:08:19 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15520 ; free virtual = 22919

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 15508 ; free virtual = 22907

Time (s): cpu = 00:16:27 ; elapsed = 00:08:19 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15508 ; free virtual = 22907
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3325a6a7c

Time (s): cpu = 00:16:28 ; elapsed = 00:08:20 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15474 ; free virtual = 22876
Ending Placer Task | Checksum: 23e4f1243

Time (s): cpu = 00:16:29 ; elapsed = 00:08:21 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15443 ; free virtual = 22867
INFO: [Common 17-83] Releasing license: Implementation
333 Infos, 355 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:39 ; elapsed = 00:08:27 . Memory (MB): peak = 8252.242 ; gain = 288.387 ; free physical = 15938 ; free virtual = 23370
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 14926 ; free virtual = 23021
report_design_analysis: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 13365 ; free virtual = 21751
INFO: [Common 17-1381] The checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 12369 ; free virtual = 20485
INFO: [runtcl-4] Executing : report_io -file base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.52 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 12307 ; free virtual = 20423
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:01 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 11959 ; free virtual = 20088
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2023.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 86.02s |  WALL: 36.14s
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 8416 ; free virtual = 16629

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-0.940 |
Phase 1 Physical Synthesis Initialization | Checksum: 17e1989cf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7434 ; free virtual = 15653
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-0.940 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17e1989cf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7411 ; free virtual = 15631

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-0.940 |
INFO: [Physopt 32-702] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/D[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net base_i/zynq_ultra_ps_e_0/inst/saxigp4_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1.  Re-placed instance base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.193 | TNS=-0.892 |
INFO: [Physopt 32-710] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Critical path length was reduced through logic transformation on cell base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-0.709 |
INFO: [Physopt 32-702] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/D[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.158 | TNS=-0.616 |
INFO: [Physopt 32-663] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_repN.  Re-placed instance base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0_replica
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-0.607 |
INFO: [Physopt 32-134] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_repN. Critical path length was reduced through logic transformation on cell base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0_replica_comp.
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.133 | TNS=-0.458 |
INFO: [Physopt 32-663] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1.  Re-placed instance base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-0.503 |
INFO: [Physopt 32-663] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1.  Re-placed instance base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.351 |
INFO: [Physopt 32-710] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_repN. Critical path length was reduced through logic transformation on cell base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0_replica_comp_1.
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.089 | TNS=-0.202 |
INFO: [Physopt 32-663] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1.  Re-placed instance base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.043 | TNS=-0.064 |
INFO: [Physopt 32-710] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Critical path length was reduced through logic transformation on cell base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready_0_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.041 |
INFO: [Physopt 32-663] Processed net base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Re-placed instance base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0
INFO: [Physopt 32-735] Processed net base_i/radio/receiver/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.040 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.040 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 17e1989cf

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7381 ; free virtual = 15613

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.040 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.040 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 17e1989cf

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7381 ; free virtual = 15613
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7390 ; free virtual = 15622
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 8037 ; free virtual = 16269
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.040 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.249  |          0.940  |            1  |              0  |                    11  |           0  |           2  |  00:00:16  |
|  Total          |          0.249  |          0.940  |            1  |              0  |                    11  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7393 ; free virtual = 15615
Ending Physical Synthesis Task | Checksum: 23d8876e7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7348 ; free virtual = 15572
INFO: [Common 17-83] Releasing license: Implementation
398 Infos, 355 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:04 ; elapsed = 00:01:37 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7601 ; free virtual = 15825
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7140 ; free virtual = 15706
report_design_analysis: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7394 ; free virtual = 15978
INFO: [Common 17-1381] The checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7688 ; free virtual = 16015
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2023.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 76995f88 ConstDB: 0 ShapeSum: d2b030c2 RouteDB: e29fa99d
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7861 ; free virtual = 16194
Post Restoration Checksum: NetGraph: d4d7db51 NumContArr: dfd2f74a Constraints: 4654d4af Timing: 0
Phase 1 Build RT Design | Checksum: 1faffa74a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7129 ; free virtual = 15469

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1faffa74a

Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7777 ; free virtual = 16117

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1faffa74a

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7525 ; free virtual = 15870

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1966a8df0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:02 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7024 ; free virtual = 15366

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 177001e70

Time (s): cpu = 00:03:00 ; elapsed = 00:01:30 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7318 ; free virtual = 15693
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.148  | TNS=0.000  | WHS=-2.081 | THS=-244.023|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d8420c98

Time (s): cpu = 00:05:01 ; elapsed = 00:02:20 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7365 ; free virtual = 15714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.148  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13eeb258f

Time (s): cpu = 00:05:03 ; elapsed = 00:02:23 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 6840 ; free virtual = 15196

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00510951 %
  Global Horizontal Routing Utilization  = 0.000911541 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 228990
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 201958
  Number of Partially Routed Nets     = 27032
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f5541bb2

Time (s): cpu = 00:05:10 ; elapsed = 00:02:26 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7166 ; free virtual = 15523

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f5541bb2

Time (s): cpu = 00:05:11 ; elapsed = 00:02:26 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7065 ; free virtual = 15422
Phase 3 Initial Routing | Checksum: 1d106a277

Time (s): cpu = 00:06:18 ; elapsed = 00:02:58 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 7417 ; free virtual = 15767

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 36582
 Number of Nodes with overlaps = 3157
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.837 | THS=-2.111 |

Phase 4.1 Global Iteration 0 | Checksum: 28c39b279

Time (s): cpu = 00:11:52 ; elapsed = 00:06:47 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 5116 ; free virtual = 13558

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 151c5a3ed

Time (s): cpu = 00:12:17 ; elapsed = 00:07:01 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4384 ; free virtual = 12861

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d6985d84

Time (s): cpu = 00:12:39 ; elapsed = 00:07:21 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 5075 ; free virtual = 13532
Phase 4 Rip-up And Reroute | Checksum: 1d6985d84

Time (s): cpu = 00:12:40 ; elapsed = 00:07:22 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4900 ; free virtual = 13356

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19cd2138c

Time (s): cpu = 00:12:41 ; elapsed = 00:07:23 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4704 ; free virtual = 13164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19cd2138c

Time (s): cpu = 00:12:41 ; elapsed = 00:07:23 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4543 ; free virtual = 13009
Phase 5 Delay and Skew Optimization | Checksum: 19cd2138c

Time (s): cpu = 00:12:42 ; elapsed = 00:07:24 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4399 ; free virtual = 12865

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1df2f9b91

Time (s): cpu = 00:13:30 ; elapsed = 00:07:50 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4389 ; free virtual = 12850
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c720eadc

Time (s): cpu = 00:13:31 ; elapsed = 00:07:51 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4388 ; free virtual = 12849
Phase 6 Post Hold Fix | Checksum: 1c720eadc

Time (s): cpu = 00:13:32 ; elapsed = 00:07:52 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 5087 ; free virtual = 13548

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.22804 %
  Global Horizontal Routing Utilization  = 8.60442 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c9287b1e

Time (s): cpu = 00:13:35 ; elapsed = 00:07:53 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4658 ; free virtual = 13120

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c9287b1e

Time (s): cpu = 00:13:36 ; elapsed = 00:07:54 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4397 ; free virtual = 12858

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c9287b1e

Time (s): cpu = 00:13:51 ; elapsed = 00:08:08 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4520 ; free virtual = 12977

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 17f8f91c9

Time (s): cpu = 00:13:53 ; elapsed = 00:08:10 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4373 ; free virtual = 12835

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 17f8f91c9

Time (s): cpu = 00:14:09 ; elapsed = 00:08:15 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4397 ; free virtual = 12859
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:09 ; elapsed = 00:08:15 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4623 ; free virtual = 13085

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
419 Infos, 355 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:53 ; elapsed = 00:08:41 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4622 ; free virtual = 13084
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4112 ; free virtual = 12954
report_design_analysis: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4069 ; free virtual = 12919
INFO: [Common 17-1381] The checkpoint '/home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 8252.242 ; gain = 0.000 ; free physical = 4379 ; free virtual = 12944
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
Command: report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 8289.965 ; gain = 37.723 ; free physical = 4819 ; free virtual = 13386
INFO: [runtcl-4] Executing : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.runs/impl_1/base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 8289.965 ; gain = 0.000 ; free physical = 4279 ; free virtual = 12826
INFO: [runtcl-4] Executing : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
Command: report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 0.426365 of CMAC instance base_i/CMAC/cmac/inst/i_base_cmac_0_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.330000 - 54.529999. Using the 8.330000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
432 Infos, 357 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:42 ; elapsed = 00:00:51 . Memory (MB): peak = 8337.977 ; gain = 48.012 ; free physical = 4749 ; free virtual = 13334
INFO: [runtcl-4] Executing : report_route_status -file base_wrapper_route_status.rpt -pb base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 8449.957 ; gain = 111.980 ; free physical = 3936 ; free virtual = 12539
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 8449.957 ; gain = 0.000 ; free physical = 4459 ; free virtual = 13072
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file base_wrapper_bus_skew_routed.rpt -pb base_wrapper_bus_skew_routed.pb -rpx base_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_wdata_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_wdata_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_wdata_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_wdata_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_waddr_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_waddr_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_waddr_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_wc/i_waddr_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_rdata_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_rdata_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_rdata_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_rdata_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_raddr_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_raddr_channel/i_output_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_raddr_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/shutdown_lpd/U0/i_top/gen_axi4mm.i_axi4mm_top/i_rc/i_raddr_channel/i_input_buffer/gen_0_xpm_fifo.i_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_21/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_21/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_21/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_21/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_21/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_21/axi_dma_real>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_21/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_21/axi_dma_imag>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_20/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_20/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_20/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_20/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_20/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_20/axi_dma_real>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_20/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_20/axi_dma_imag>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_01/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_01/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_01/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_01/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_01/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_01/axi_dma_real>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_01/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_01/axi_dma_imag>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_00/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_00/axis_clock_converter_re/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_00/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_00/axis_clock_converter_im/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_00/axi_dma_real/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_00/axi_dma_real>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/radio/receiver/channel_00/axi_dma_imag/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/radio/receiver/channel_00/axi_dma_imag>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/iop_pmod1/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/iop_pmod0/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/CMAC/tx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/CMAC/tx_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/CMAC/rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/CMAC/rx_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_smc_cmac/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/CMAC/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/CMAC/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2023.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'base_cmac_0' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+((~A2)*A4)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A3*A4)+(A3*(~A4)*A5)+((~A3)*A6*A5)+((~A3)*(~A6)*A4)+((~A3)*(~A6)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A2*A4)+((~A2)*A3)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/CMAC/axi_interconnect_cmac/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+((~A5)*A4)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A4))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A4))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+((~A5)*A1)+((~A5)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A3*A1)+(A3*(~A1)*A6)+((~A3)*A2*A6)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*A2*A5)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A1*A3)+((~A1)*A5)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/CMAC/axi_interconnect_cmac/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/axi_hpm1_fpd/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/axi_interconnect_ps/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A4*A3)+((~A4)*A1)+((~A4)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A6*A4)+((~A1)*(~A6)*A3)+((~A1)*(~A6)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A1*A5)+(A1*(~A5)*A4)+((~A1)*A3*A4)+((~A1)*(~A3)*A5)+((~A1)*(~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A5*A4)+(A5*(~A4)*A1)+((~A5)*A2*A1)+((~A5)*(~A2)*A4)+((~A5)*(~A2)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/axi_hpm0_fpd/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (base_i/radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (base_i/CMAC/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 799 net(s) have no routable loads. The problem bus(es) and/or net(s) are base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], base_i/radio/receiver/channel_01/axi_interconnect_hps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], base_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1]... and (the first 15 of 467 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 97 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'base_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/data/mb_bootloop_le.elf /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 97 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:47 ; elapsed = 00:01:06 . Memory (MB): peak = 9178.254 ; gain = 728.297 ; free physical = 3761 ; free virtual = 12421
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 12:40:42 2023...
[Tue Dec  5 12:40:48 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 01:44:56 ; elapsed = 01:00:24 . Memory (MB): peak = 6288.461 ; gain = 0.000 ; free physical = 10516 ; free virtual = 19177
INFO: [Project 1-1918] Creating Hardware Platform: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base.xsa ...
INFO: [Project 1-1906] Skipping semantic label enumeration.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [Project 1-1042] Successfully generated hpfm file
write_project_tcl: Time (s): cpu = 00:09:51 ; elapsed = 00:04:14 . Memory (MB): peak = 6311.344 ; gain = 22.883 ; free physical = 9559 ; free virtual = 19070
INFO: [Project 1-1945] The Hardware Platform can be used for Hardware and Hardware Emulation
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/cttc/jorge/RFSoC-PYNQ_base_original/RFSoC-PYNQ/boards/RFSoC4x2/base/base.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.1/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:10:21 ; elapsed = 00:04:45 . Memory (MB): peak = 6311.344 ; gain = 22.883 ; free physical = 9704 ; free virtual = 18770
INFO: [Vivado 12-12082] Found metadata file: xsa.json
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6079] Validating unified platform...
INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...
WARNING: [Vivado 12-6341] Expected 0 board memories for SoC platform. Got 8
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: './base.xsa'
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 12:45:33 2023...
