Analysis & Synthesis report for InterfaceTCC
Fri Oct 13 00:10:59 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|receive_control:u_RECEIVE_CONTROL|r_STATE
  9. State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_STATE
 10. State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|send_control:u_SEND_CONTROL|r_STATE
 11. State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_control:u_PACKETIZER_CONTROL|r_STATE
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: Top-level Entity: |tcc_top_master
 18. Parameter Settings for User Entity Instance: backend_master:u_BACKEND
 19. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION
 20. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH
 21. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|mux6:u_MUX6
 22. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO
 23. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift
 24. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO
 25. Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift
 26. Port Connectivity Checks: "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|mux6:u_MUX6"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 13 00:10:59 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; InterfaceTCC                                   ;
; Top-level Entity Name           ; tcc_top_master                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 303                                            ;
; Total pins                      ; 328                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                    ;
; Top-level entity name                                                           ; tcc_top_master     ; InterfaceTCC       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+-------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                               ; Library ;
+-------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------+---------+
; ../hdl/tcc_package.vhd                                                  ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/tcc_package.vhd                                                  ;         ;
; ../hdl/master/frontend/frontend_master.vhd                              ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd                              ;         ;
; ../hdl/master/backend/reception/backend_master_reception.vhd            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd            ;         ;
; ../hdl/master/backend/reception/backend_master_depacketizer_control.vhd ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd ;         ;
; ../hdl/master/backend/injection/backend_master_routing_table.vhd        ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd        ;         ;
; ../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd  ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd  ;         ;
; ../hdl/master/backend/injection/backend_master_packetizer_control.vhd   ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd   ;         ;
; ../hdl/master/backend/injection/backend_master_injection.vhd            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd            ;         ;
; ../hdl/master/backend/backend_master.vhd                                ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd                                ;         ;
; ../hdl/master/tcc_top_master.vhd                                        ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd                                        ;         ;
; ../hdl/dependencies/xina/rtl/xina.vhd                                   ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd                                   ;         ;
; ../hdl/dependencies/xina/rtl/switch.vhd                                 ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd                                 ;         ;
; ../hdl/dependencies/xina/rtl/routing.vhd                                ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd                                ;         ;
; ../hdl/dependencies/xina/rtl/router.vhd                                 ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd                                 ;         ;
; ../hdl/dependencies/xina/rtl/flow_out.vhd                               ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd                               ;         ;
; ../hdl/dependencies/xina/rtl/flow_in.vhd                                ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd                                ;         ;
; ../hdl/dependencies/xina/rtl/crossbar.vhd                               ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd                               ;         ;
; ../hdl/dependencies/xina/rtl/channel_out.vhd                            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd                            ;         ;
; ../hdl/dependencies/xina/rtl/channel_in.vhd                             ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd                             ;         ;
; ../hdl/dependencies/xina/rtl/buffering_fifo.vhd                         ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd                         ;         ;
; ../hdl/dependencies/xina/rtl/buffering.vhd                              ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd                              ;         ;
; ../hdl/dependencies/xina/rtl/arbitration.vhd                            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd                            ;         ;
; ../hdl/common/send_control.vhd                                          ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/common/send_control.vhd                                          ;         ;
; ../hdl/common/receive_control.vhd                                       ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/common/receive_control.vhd                                       ;         ;
; ../hdl/basic/mux6.vhd                                                   ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/basic/mux6.vhd                                                   ;         ;
+-------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 221        ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 257        ;
;     -- 7 input functions                    ; 1          ;
;     -- 6 input functions                    ; 124        ;
;     -- 5 input functions                    ; 45         ;
;     -- 4 input functions                    ; 40         ;
;     -- <=3 input functions                  ; 47         ;
;                                             ;            ;
; Dedicated logic registers                   ; 303        ;
;                                             ;            ;
; I/O pins                                    ; 328        ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; ACLK~input ;
; Maximum fan-out                             ; 303        ;
; Total fan-out                               ; 2667       ;
; Average fan-out                             ; 2.19       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |tcc_top_master                                                       ; 257 (0)             ; 303 (0)                   ; 0                 ; 0          ; 328  ; 0            ; |tcc_top_master                                                                                                                                    ; tcc_top_master                      ; work         ;
;    |backend_master:u_BACKEND|                                         ; 191 (0)             ; 302 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND                                                                                                           ; backend_master                      ; work         ;
;       |backend_master_injection:u_INJECTION|                          ; 135 (0)             ; 146 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION                                                                      ; backend_master_injection            ; work         ;
;          |backend_master_packetizer_control:u_PACKETIZER_CONTROL|     ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_control:u_PACKETIZER_CONTROL               ; backend_master_packetizer_control   ; work         ;
;          |backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|   ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH             ; backend_master_packetizer_datapath  ; work         ;
;             |mux6:u_MUX6|                                             ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|mux6:u_MUX6 ; mux6                                ; work         ;
;          |buffering:u_BUFFER_FIFO|                                    ; 53 (0)              ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO                                              ; buffering                           ; work         ;
;             |buffering_fifo:\fifo:shift|                              ; 53 (53)             ; 135 (135)                 ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift                   ; buffering_fifo                      ; work         ;
;          |send_control:u_SEND_CONTROL|                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|send_control:u_SEND_CONTROL                                          ; send_control                        ; work         ;
;       |backend_master_reception:u_RECEPTION|                          ; 56 (0)              ; 156 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION                                                                      ; backend_master_reception            ; work         ;
;          |backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL| ; 29 (29)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL           ; backend_master_depacketizer_control ; work         ;
;          |buffering:u_BUFFER_FIFO|                                    ; 25 (0)              ; 131 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO                                              ; buffering                           ; work         ;
;             |buffering_fifo:\fifo:shift|                              ; 25 (25)             ; 131 (131)                 ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift                   ; buffering_fifo                      ; work         ;
;          |receive_control:u_RECEIVE_CONTROL|                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|receive_control:u_RECEIVE_CONTROL                                    ; receive_control                     ; work         ;
;    |frontend_master:u_FRONTEND|                                       ; 66 (66)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|frontend_master:u_FRONTEND                                                                                                         ; frontend_master                     ; work         ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|receive_control:u_RECEIVE_CONTROL|r_STATE ;
+-------------------------+-------------------------+------------------------+------------------------------------------------------------+
; Name                    ; r_STATE.S_WAIT_VAL_ZERO ; r_STATE.S_WRITE_BUFFER ; r_STATE.S_IDLE                                             ;
+-------------------------+-------------------------+------------------------+------------------------------------------------------------+
; r_STATE.S_IDLE          ; 0                       ; 0                      ; 0                                                          ;
; r_STATE.S_WRITE_BUFFER  ; 0                       ; 1                      ; 1                                                          ;
; r_STATE.S_WAIT_VAL_ZERO ; 1                       ; 0                      ; 1                                                          ;
+-------------------------+-------------------------+------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_STATE              ;
+---------------------------------+-------------------+--------------------------+---------------------------------+-----------------------+-----------------+------------------+
; Name                            ; r_STATE.S_TRAILER ; r_STATE.S_WRITE_RESPONSE ; r_STATE.S_READ_RESPONSE_PAYLOAD ; r_STATE.S_H_INTERFACE ; r_STATE.S_H_SRC ; r_STATE.S_H_DEST ;
+---------------------------------+-------------------+--------------------------+---------------------------------+-----------------------+-----------------+------------------+
; r_STATE.S_H_DEST                ; 0                 ; 0                        ; 0                               ; 0                     ; 0               ; 0                ;
; r_STATE.S_H_SRC                 ; 0                 ; 0                        ; 0                               ; 0                     ; 1               ; 1                ;
; r_STATE.S_H_INTERFACE           ; 0                 ; 0                        ; 0                               ; 1                     ; 0               ; 1                ;
; r_STATE.S_READ_RESPONSE_PAYLOAD ; 0                 ; 0                        ; 1                               ; 0                     ; 0               ; 1                ;
; r_STATE.S_WRITE_RESPONSE        ; 0                 ; 1                        ; 0                               ; 0                     ; 0               ; 1                ;
; r_STATE.S_TRAILER               ; 1                 ; 0                        ; 0                               ; 0                     ; 0               ; 1                ;
+---------------------------------+-------------------+--------------------------+---------------------------------+-----------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|send_control:u_SEND_CONTROL|r_STATE ;
+----------------------------+-----------------------+----------------------------+---------------------------+---------------------+
; Name                       ; r_STATE.S_READ_BUFFER ; r_STATE.S_WAITING_ACK_ZERO ; r_STATE.S_WAITING_ACK_ONE ; r_STATE.S_IDLE      ;
+----------------------------+-----------------------+----------------------------+---------------------------+---------------------+
; r_STATE.S_IDLE             ; 0                     ; 0                          ; 0                         ; 0                   ;
; r_STATE.S_WAITING_ACK_ONE  ; 0                     ; 0                          ; 1                         ; 1                   ;
; r_STATE.S_WAITING_ACK_ZERO ; 0                     ; 1                          ; 0                         ; 1                   ;
; r_STATE.S_READ_BUFFER      ; 1                     ; 0                          ; 0                         ; 1                   ;
+----------------------------+-----------------------+----------------------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_control:u_PACKETIZER_CONTROL|r_STATE      ;
+-----------------------+-------------------+-------------------+---------------------+-----------------------+-----------------+------------------+----------------+
; Name                  ; r_STATE.S_TRAILER ; r_STATE.S_PAYLOAD ; r_STATE.S_H_ADDRESS ; r_STATE.S_H_INTERFACE ; r_STATE.S_H_SRC ; r_STATE.S_H_DEST ; r_STATE.S_IDLE ;
+-----------------------+-------------------+-------------------+---------------------+-----------------------+-----------------+------------------+----------------+
; r_STATE.S_IDLE        ; 0                 ; 0                 ; 0                   ; 0                     ; 0               ; 0                ; 0              ;
; r_STATE.S_H_DEST      ; 0                 ; 0                 ; 0                   ; 0                     ; 0               ; 1                ; 1              ;
; r_STATE.S_H_SRC       ; 0                 ; 0                 ; 0                   ; 0                     ; 1               ; 0                ; 1              ;
; r_STATE.S_H_INTERFACE ; 0                 ; 0                 ; 0                   ; 1                     ; 0               ; 0                ; 1              ;
; r_STATE.S_H_ADDRESS   ; 0                 ; 0                 ; 1                   ; 0                     ; 0               ; 0                ; 1              ;
; r_STATE.S_PAYLOAD     ; 0                 ; 1                 ; 0                   ; 0                     ; 0               ; 0                ; 1              ;
; r_STATE.S_TRAILER     ; 1                 ; 0                 ; 0                   ; 0                     ; 0               ; 0                ; 1              ;
+-----------------------+-------------------+-------------------+---------------------+-----------------------+-----------------+------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; frontend_master:u_FRONTEND|w_OPC_SEND              ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                           ; Reason for Removal ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------+
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|receive_control:u_RECEIVE_CONTROL|r_STATE.S_WAIT_VAL_ZERO ; Lost fanout        ;
; Total Number of Removed Registers = 1                                                                                   ;                    ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 303   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 284   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[7] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[6] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[5] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[4] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[3] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[2] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[1] ; 2       ;
; backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[0] ; 2       ;
; Total number of inverted registers = 8                                                                                                        ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift|fifo_r[0][24]                ;
; 12:1               ; 15 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift|fifo_r[0][6]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL|r_PAYLOAD_COUNTER[3] ;
; 8:1                ; 33 bits   ; 165 LEs       ; 66 LEs               ; 99 LEs                 ; No         ; |tcc_top_master|backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift|data_o[21]                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |tcc_top_master|backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift|data_o[10]                   ;
; 9:1                ; 15 bits   ; 90 LEs        ; 45 LEs               ; 45 LEs                 ; No         ; |tcc_top_master|frontend_master:u_FRONTEND|RDATA[2]                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |tcc_top_master ;
+----------------+------------------+--------------------------------------------+
; Parameter Name ; Value            ; Type                                       ;
+----------------+------------------+--------------------------------------------+
; SRC_X_p        ; 0000000000000000 ; Unsigned Binary                            ;
; SRC_Y_p        ; 0000000000000000 ; Unsigned Binary                            ;
+----------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND ;
+----------------+------------------+-----------------------------------+
; Parameter Name ; Value            ; Type                              ;
+----------------+------------------+-----------------------------------+
; SRC_X_p        ; 0000000000000000 ; Unsigned Binary                   ;
; SRC_Y_p        ; 0000000000000000 ; Unsigned Binary                   ;
+----------------+------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION ;
+----------------+------------------+------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                   ;
+----------------+------------------+------------------------------------------------------------------------+
; SRC_X_p        ; 0000000000000000 ; Unsigned Binary                                                        ;
; SRC_Y_p        ; 0000000000000000 ; Unsigned Binary                                                        ;
+----------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
; src_x_p        ; 0000000000000000 ; Unsigned Binary                                                                                                                 ;
; src_y_p        ; 0000000000000000 ; Unsigned Binary                                                                                                                 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|mux6:u_MUX6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; p_data_width   ; 33    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; mode_p         ; 1     ; Signed Integer                                                                                            ;
; data_width_p   ; 33    ; Signed Integer                                                                                            ;
; buffer_depth_p ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; data_width_p   ; 33    ; Signed Integer                                                                                                                       ;
; buffer_depth_p ; 4     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; mode_p         ; 1     ; Signed Integer                                                                                            ;
; data_width_p   ; 33    ; Signed Integer                                                                                            ;
; buffer_depth_p ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; data_width_p   ; 33    ; Signed Integer                                                                                                                       ;
; buffer_depth_p ; 4     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|mux6:u_MUX6" ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                  ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; i_data_a[32]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_b         ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_c[32..21] ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_c[5..3]   ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_c[2]      ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_c[1]      ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_d[32]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_e[32]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[32..31] ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[30]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[29]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[28]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[27]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[26]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[25]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[24]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[23]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[22]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[21]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[20]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[19]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[18]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[17]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[16]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[15]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[14]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[13]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[12]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[11]     ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[10]     ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[9]      ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[8]      ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[7]      ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[6]      ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[5]      ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[4]      ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[3]      ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[2]      ; Input ; Info     ; Stuck at GND                                                                                                             ;
; i_data_f[1]      ; Input ; Info     ; Stuck at VCC                                                                                                             ;
; i_data_f[0]      ; Input ; Info     ; Stuck at GND                                                                                                             ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 303                         ;
;     CLR               ; 18                          ;
;     ENA               ; 238                         ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 258                         ;
;     arith             ; 8                           ;
;         1 data inputs ; 8                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 249                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 45                          ;
;         6 data inputs ; 124                         ;
; boundary_port         ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri Oct 13 00:10:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /repos/interfacetcc/hdl/tcc_package.vhd
    Info (12022): Found design unit 1: tcc_package File: E:/repos/InterfaceTCC/hdl/tcc_package.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/write_request_injector.vhd
    Info (12022): Found design unit 1: write_request_injector-rtl File: E:/repos/InterfaceTCC/hdl/slave/test/write_request_injector.vhd Line: 19
    Info (12023): Found entity 1: write_request_injector File: E:/repos/InterfaceTCC/hdl/slave/test/write_request_injector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/tb_slave_write.vhd
    Info (12022): Found design unit 1: tb_slave_write-rtl File: E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_write.vhd Line: 12
    Info (12023): Found entity 1: tb_slave_write File: E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_write.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/tb_slave_read.vhd
    Info (12022): Found design unit 1: tb_slave_read-rtl File: E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_read.vhd Line: 12
    Info (12023): Found entity 1: tb_slave_read File: E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_read.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/read_request_injector.vhd
    Info (12022): Found design unit 1: read_request_injector-rtl File: E:/repos/InterfaceTCC/hdl/slave/test/read_request_injector.vhd Line: 19
    Info (12023): Found entity 1: read_request_injector File: E:/repos/InterfaceTCC/hdl/slave/test/read_request_injector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/frontend/frontend_slave.vhd
    Info (12022): Found design unit 1: frontend_slave-rtl File: E:/repos/InterfaceTCC/hdl/slave/frontend/frontend_slave.vhd Line: 73
    Info (12023): Found entity 1: frontend_slave File: E:/repos/InterfaceTCC/hdl/slave/frontend/frontend_slave.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/reception/backend_slave_reception.vhd
    Info (12022): Found design unit 1: backend_slave_reception-rtl File: E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_reception.vhd Line: 34
    Info (12023): Found entity 1: backend_slave_reception File: E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_reception.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd
    Info (12022): Found design unit 1: backend_slave_depacketizer_control-rtl File: E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd Line: 36
    Info (12023): Found entity 1: backend_slave_depacketizer_control File: E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd
    Info (12022): Found design unit 1: backend_slave_packetizer_datapath-rtl File: E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd Line: 30
    Info (12023): Found entity 1: backend_slave_packetizer_datapath File: E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd
    Info (12022): Found design unit 1: backend_slave_packetizer_control-rtl File: E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd Line: 26
    Info (12023): Found entity 1: backend_slave_packetizer_control File: E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_injection.vhd
    Info (12022): Found design unit 1: backend_slave_injection-rtl File: E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_injection.vhd Line: 38
    Info (12023): Found entity 1: backend_slave_injection File: E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_injection.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/backend_slave.vhd
    Info (12022): Found design unit 1: backend_slave-rtl File: E:/repos/InterfaceTCC/hdl/slave/backend/backend_slave.vhd Line: 49
    Info (12023): Found entity 1: backend_slave File: E:/repos/InterfaceTCC/hdl/slave/backend/backend_slave.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/tcc_top_slave.vhd
    Info (12022): Found design unit 1: tcc_top_slave-rtl File: E:/repos/InterfaceTCC/hdl/slave/tcc_top_slave.vhd Line: 68
    Info (12023): Found entity 1: tcc_top_slave File: E:/repos/InterfaceTCC/hdl/slave/tcc_top_slave.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/write_response_injector.vhd
    Info (12022): Found design unit 1: write_response_injector-arch_write_response_injector File: E:/repos/InterfaceTCC/hdl/master/test/reception/write_response_injector.vhd Line: 19
    Info (12023): Found entity 1: write_response_injector File: E:/repos/InterfaceTCC/hdl/master/test/reception/write_response_injector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/tb_master_reception_write.vhd
    Info (12022): Found design unit 1: tb_master_reception_write-arch_tb_master_reception_write File: E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_write.vhd Line: 12
    Info (12023): Found entity 1: tb_master_reception_write File: E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_write.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/tb_master_reception_read.vhd
    Info (12022): Found design unit 1: tb_master_reception_read-arch_tb_master_reception_read File: E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_read.vhd Line: 12
    Info (12023): Found entity 1: tb_master_reception_read File: E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_read.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/read_response_injector.vhd
    Info (12022): Found design unit 1: read_response_injector-arch_read_response_injector File: E:/repos/InterfaceTCC/hdl/master/test/reception/read_response_injector.vhd Line: 19
    Info (12023): Found entity 1: read_response_injector File: E:/repos/InterfaceTCC/hdl/master/test/reception/read_response_injector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/injection/tb_master_injection_write.vhd
    Info (12022): Found design unit 1: tb_master_injection_write-arch_tb_master_injection_write File: E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_write.vhd Line: 12
    Info (12023): Found entity 1: tb_master_injection_write File: E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_write.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/injection/tb_master_injection_read.vhd
    Info (12022): Found design unit 1: tb_master_injection_read-arch_tb_master_injection_read File: E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_read.vhd Line: 12
    Info (12023): Found entity 1: tb_master_injection_read File: E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_read.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/frontend/frontend_master.vhd
    Info (12022): Found design unit 1: frontend_master-rtl File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 78
    Info (12023): Found entity 1: frontend_master File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/reception/backend_master_reception.vhd
    Info (12022): Found design unit 1: backend_master_reception-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd Line: 31
    Info (12023): Found entity 1: backend_master_reception File: E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/reception/backend_master_depacketizer_control.vhd
    Info (12022): Found design unit 1: backend_master_depacketizer_control-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd Line: 31
    Info (12023): Found entity 1: backend_master_depacketizer_control File: E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_routing_table.vhd
    Info (12022): Found design unit 1: backend_master_routing_table-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd Line: 23
    Info (12023): Found entity 1: backend_master_routing_table File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd
    Info (12022): Found design unit 1: backend_master_packetizer_datapath-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd Line: 34
    Info (12023): Found entity 1: backend_master_packetizer_datapath File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_control.vhd
    Info (12022): Found design unit 1: backend_master_packetizer_control-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd Line: 29
    Info (12023): Found entity 1: backend_master_packetizer_control File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_injection.vhd
    Info (12022): Found design unit 1: backend_master_injection-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 41
    Info (12023): Found entity 1: backend_master_injection File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/backend_master.vhd
    Info (12022): Found design unit 1: backend_master-rtl File: E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd Line: 53
    Info (12023): Found entity 1: backend_master File: E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/tcc_top_master.vhd
    Info (12022): Found design unit 1: tcc_top_master-rtl File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 68
    Info (12023): Found entity 1: tcc_top_master File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 9
Info (12021): Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd
    Info (12022): Found design unit 1: xina_pkg File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd Line: 4
    Info (12022): Found design unit 2: xina-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd Line: 60
    Info (12023): Found entity 1: xina File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd
    Info (12022): Found design unit 1: switch-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd Line: 21
    Info (12023): Found entity 1: switch File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd
    Info (12022): Found design unit 1: routing_xy-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd Line: 31
    Info (12022): Found design unit 2: routing_xy-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd Line: 138
    Info (12023): Found entity 1: routing_xy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd
    Info (12022): Found design unit 1: routing-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd Line: 31
    Info (12023): Found entity 1: routing File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd
    Info (12022): Found design unit 1: router-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd Line: 68
    Info (12023): Found entity 1: router File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd
    Info (12022): Found design unit 1: flow_out_hs-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd Line: 23
    Info (12022): Found design unit 2: flow_out_hs-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd Line: 67
    Info (12023): Found entity 1: flow_out_hs File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd
    Info (12022): Found design unit 1: flow_out-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd Line: 24
    Info (12023): Found entity 1: flow_out File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd
    Info (12022): Found design unit 1: flow_in_hs-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd Line: 23
    Info (12022): Found design unit 2: flow_in_hs-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd Line: 67
    Info (12023): Found entity 1: flow_in_hs File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd
    Info (12022): Found design unit 1: flow_in-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd Line: 24
    Info (12023): Found entity 1: flow_in File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd
    Info (12022): Found design unit 1: crossbar-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd Line: 99
    Info (12023): Found entity 1: crossbar File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd
    Info (12022): Found design unit 1: channel_out-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd Line: 35
    Info (12023): Found entity 1: channel_out File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd
    Info (12022): Found design unit 1: channel_in-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd Line: 43
    Info (12023): Found entity 1: channel_in File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd
    Info (12022): Found design unit 1: buffering_fifo-ring File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd Line: 26
    Info (12022): Found design unit 2: buffering_fifo-shift File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd Line: 62
    Info (12023): Found entity 1: buffering_fifo File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd
    Info (12022): Found design unit 1: buffering-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd Line: 25
    Info (12023): Found entity 1: buffering File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd
    Info (12022): Found design unit 1: arbitration_rr-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd Line: 14
    Info (12022): Found design unit 2: arbitration_rr-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd Line: 133
    Info (12023): Found entity 1: arbitration_rr File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd
    Info (12022): Found design unit 1: arbitration-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd Line: 17
    Info (12023): Found entity 1: arbitration File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/common/send_control.vhd
    Info (12022): Found design unit 1: send_control-rtl File: E:/repos/InterfaceTCC/hdl/common/send_control.vhd Line: 24
    Info (12023): Found entity 1: send_control File: E:/repos/InterfaceTCC/hdl/common/send_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/common/receive_control.vhd
    Info (12022): Found design unit 1: receive_control-rtl File: E:/repos/InterfaceTCC/hdl/common/receive_control.vhd Line: 24
    Info (12023): Found entity 1: receive_control File: E:/repos/InterfaceTCC/hdl/common/receive_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux6.vhd
    Info (12022): Found design unit 1: mux6-rtl File: E:/repos/InterfaceTCC/hdl/basic/mux6.vhd Line: 22
    Info (12023): Found entity 1: mux6 File: E:/repos/InterfaceTCC/hdl/basic/mux6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux5.vhd
    Info (12022): Found design unit 1: mux5-rtl File: E:/repos/InterfaceTCC/hdl/basic/mux5.vhd Line: 21
    Info (12023): Found entity 1: mux5 File: E:/repos/InterfaceTCC/hdl/basic/mux5.vhd Line: 4
Info (12127): Elaborating entity "tcc_top_master" for the top level hierarchy
Info (12128): Elaborating entity "frontend_master" for hierarchy "frontend_master:u_FRONTEND" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 95
Info (10041): Inferred latch for "o_LENGTH[0]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[1]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[2]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[3]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[4]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[5]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[6]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_LENGTH[7]" at frontend_master.vhd(105) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 105
Info (10041): Inferred latch for "o_BURST[0]" at frontend_master.vhd(104) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 104
Info (10041): Inferred latch for "o_BURST[1]" at frontend_master.vhd(104) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 104
Info (10041): Inferred latch for "o_ADDR[0]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[1]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[2]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[3]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[4]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[5]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[6]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[7]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[8]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[9]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[10]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[11]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[12]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[13]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[14]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[15]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[16]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[17]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[18]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[19]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[20]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[21]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[22]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[23]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[24]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[25]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[26]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[27]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[28]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[29]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[30]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[31]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[32]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[33]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[34]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[35]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[36]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[37]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[38]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[39]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[40]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[41]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[42]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[43]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[44]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[45]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[46]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[47]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[48]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[49]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[50]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[51]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[52]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[53]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[54]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[55]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[56]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[57]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[58]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[59]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[60]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[61]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[62]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "o_ADDR[63]" at frontend_master.vhd(103) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 103
Info (10041): Inferred latch for "w_OPC_SEND" at frontend_master.vhd(93) File: E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd Line: 93
Info (12128): Elaborating entity "backend_master" for hierarchy "backend_master:u_BACKEND" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 164
Info (12128): Elaborating entity "backend_master_injection" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION" File: E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd Line: 55
Info (12128): Elaborating entity "backend_master_routing_table" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_routing_table:u_ROUTING_TABLE" File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 60
Info (12128): Elaborating entity "backend_master_packetizer_control" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_control:u_PACKETIZER_CONTROL" File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 71
Info (12128): Elaborating entity "backend_master_packetizer_datapath" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH" File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 89
Info (12128): Elaborating entity "mux6" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH|mux6:u_MUX6" File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd Line: 44
Info (12128): Elaborating entity "buffering" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO" File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 112
Info (12129): Elaborating entity "buffering_fifo" using architecture "A:shift" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|buffering:u_BUFFER_FIFO|buffering_fifo:\fifo:shift" File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd Line: 31
Info (12128): Elaborating entity "send_control" for hierarchy "backend_master:u_BACKEND|backend_master_injection:u_INJECTION|send_control:u_SEND_CONTROL" File: E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd Line: 131
Info (12128): Elaborating entity "backend_master_reception" for hierarchy "backend_master:u_BACKEND|backend_master_reception:u_RECEPTION" File: E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd Line: 83
Info (12128): Elaborating entity "backend_master_depacketizer_control" for hierarchy "backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL" File: E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd Line: 59
Info (12128): Elaborating entity "receive_control" for hierarchy "backend_master:u_BACKEND|backend_master_reception:u_RECEPTION|receive_control:u_RECEIVE_CONTROL" File: E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd Line: 95
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AWSIZE[0]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 26
    Warning (15610): No output dependent on input pin "AWSIZE[1]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 26
    Warning (15610): No output dependent on input pin "AWSIZE[2]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 26
    Warning (15610): No output dependent on input pin "ARSIZE[0]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 47
    Warning (15610): No output dependent on input pin "ARSIZE[1]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 47
    Warning (15610): No output dependent on input pin "ARSIZE[2]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 47
    Warning (15610): No output dependent on input pin "l_out_data_o[32]" File: E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd Line: 62
Info (21057): Implemented 824 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 239 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 496 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Fri Oct 13 00:10:59 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


