

================================================================
== Vitis HLS Report for 'BackGrRemovalStream'
================================================================
* Date:           Wed Oct 22 18:21:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BaGr_Removal_AXIs_ver3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    76825|    76825|  0.768 ms|  0.768 ms|  76826|  76826|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+
        |                        |                     |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance        |        Module       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+
        |Loop_row_loop_proc1_U0  |Loop_row_loop_proc1  |    76825|    76825|  0.768 ms|  0.768 ms|  76825|  76825|       no|
        +------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       10|    -|    4124|   3805|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    0|    4124|   3805|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+------+------+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------+---------------------+---------+----+------+------+-----+
    |Loop_row_loop_proc1_U0  |Loop_row_loop_proc1  |       10|   0|  4074|  3749|    0|
    |control_s_axi_U         |control_s_axi        |        0|   0|    50|    56|    0|
    +------------------------+---------------------+---------+----+------+------+-----+
    |Total                   |                     |       10|   0|  4124|  3805|    0|
    +------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     BackGrRemovalStream|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     BackGrRemovalStream|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     BackGrRemovalStream|  return value|
|input_stream_TDATA     |   in|   24|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TKEEP     |   in|    3|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    3|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    1|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    1|        axis|     input_stream_V_id_V|       pointer|
|input_stream_TDEST     |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|output_stream_TDATA    |  out|   24|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TKEEP    |  out|    3|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    3|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    1|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    1|        axis|    output_stream_V_id_V|       pointer|
|output_stream_TDEST    |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

