<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 18th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 18th Design Automation Conference" title="Proceedings of the 18th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1981\DAC-1981.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Robert J. Smith II<br/><em>Proceedings of the 18th Design Automation Conference</em><br/>DAC, 1981.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/1981">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+18th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 18th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1981,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=800073">800073</a>",
</span>	address       = "Nashville, Tennessee, USA",
	editor        = "<a href="person/Robert_J_Smith_II.html">Robert J. Smith II</a>",
	publisher     = "{ACM/IEEE}",
	title         = "{<span id="title">Proceedings of the 18th Design Automation Conference</span>}",
	year          = 1981,
}</pre>
</div>
<hr/>
<h3>Contents (133 items)</h3><dl class="toc"><div class="rbox"><span class="tag">44 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">25 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">17 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">14 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">13 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">10 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">10 ×<a href="tag/interactive.html">#interactive</a></span><br/><span class="tag">10 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">8 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">8 ×<a href="tag/simulation.html">#simulation</a></span><br/></div><dt><a href="DAC-1981-Reitmeyer.html">DAC-1981-Reitmeyer</a></dt><dd>CAD for military systems, an essential link to LSI, VLSI and VHSIC technology (<abbr title="Randolph Reitmeyer Jr.">RRJ</abbr>), pp. 3–12.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-Eastman.html">DAC-1981-Eastman</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Recent developments in representation in the science of design (<abbr title="Charles M. Eastman">CME</abbr>), pp. 13–21.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-PerskyES.html">DAC-1981-PerskyES</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>The Hughes Automated Layout System — automated LSI/VLSI layout based on channel routing (<abbr title="G. Persky">GP</abbr>, <abbr title="C. Enger">CE</abbr>, <abbr title="D. M. Selove">DMS</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Ji-GuangK.html">DAC-1981-Ji-GuangK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An algorithm for searching shortest path by propagating wave fronts in four quadrants (<abbr title="Xiong Ji-Guang">XJG</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>), pp. 29–36.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-RothermelM.html">DAC-1981-RothermelM</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Computation of power supply nets in VLSI layout (<abbr title="Hans-Jürgen Rothermel">HJR</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Yamada.html">DAC-1981-Yamada</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design automation status in Japan (<abbr title="Akihiko Yamada">AY</abbr>), pp. 43–50.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-HosakaUM.html">DAC-1981-HosakaUM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A design automation system for electronic switching systems (<abbr title="T. Hosaka">TH</abbr>, <abbr title="K. Ueda">KU</abbr>, <abbr title="H. Matsuura">HM</abbr>), pp. 51–58.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-TanakaMNOTK.html">DAC-1981-TanakaMNOTK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2 (<abbr title="Chiyoji Tanaka">CT</abbr>, <abbr title="Shinichi Murai">SM</abbr>, <abbr title="Shunichiro Nakamura">SN</abbr>, <abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Masayuki Terai">MT</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>), pp. 59–65.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Scoble.html">DAC-1981-Scoble</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Creating and updating space occupancy and building plans using interactive graphics (<abbr title="R. A. Scoble">RAS</abbr>), pp. 66–73.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-X.html">DAC-1981-X</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Plant design management system (PDMS) in action, p. 74.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-Kalay.html">DAC-1981-Kalay</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Interactive shape generation and spatial conflict testing (<abbr title="Yehuda E. Kalay">YEK</abbr>), pp. 75–81.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Cory.html">DAC-1981-Cory</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Symbolic simulation for functional verification with ADLIB and SDL (<abbr title="Wendell E. Cory">WEC</abbr>), pp. 82–89.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-McFarland.html">DAC-1981-McFarland</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span></dt><dd>On proving the correctness of optimizing transformations in a digital design automation system (<abbr title="Michael C. McFarland">MCM</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Wojtkowiak.html">DAC-1981-Wojtkowiak</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Deterministic systems design from functional specifications (<abbr title="Hans Wojtkowiak">HW</abbr>), pp. 98–104.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-SasakiYAHKS.html">DAC-1981-SasakiYAHKS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical design verification for large digital systems (<abbr title="Tohru Sasaki">TS</abbr>, <abbr title="Akihiko Yamada">AY</abbr>, <abbr title="Toshinori Aoyama">TA</abbr>, <abbr title="Katsutoshi Hasegawa">KH</abbr>, <abbr title="Shunichi Kato">SK</abbr>, <abbr title="Shinichi Sato">SS</abbr>), pp. 105–112.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Hlynka.html">DAC-1981-Hlynka</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A simulator to replace wire rules for high speed computer design (<abbr title="Adrian Hlynka">AH</abbr>), pp. 113–117.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-KamikawaiYCFT.html">DAC-1981-KamikawaiYCFT</a></dt><dd>A critical path delay check system (<abbr title="Ryotaro Kamikawai">RK</abbr>, <abbr title="Minoru Yamada">MY</abbr>, <abbr title="Tsuneyo Chiba">TC</abbr>, <abbr title="Kenichi Furumaya">KF</abbr>, <abbr title="Yoji Tsuchiya">YT</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Ruehli.html">DAC-1981-Ruehli</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Survey of analysis, simulation and modeling for large scale logic circuits (<abbr title="Albert E. Ruehli">AER</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-AranoffA.html">DAC-1981-AranoffA</a></dt><dd>Routing of printed circuit boards (<abbr title="S. Aranoff">SA</abbr>, <abbr title="Y. Abulaffio">YA</abbr>), pp. 130–136.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Akers.html">DAC-1981-Akers</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>On the use of the linear assignment algorithm in module placement (<abbr title="Sheldon B. Akers">SBA</abbr>), pp. 137–144.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Shupe.html">DAC-1981-Shupe</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Automatic component placement in an interactive minicomputer environment (<abbr title="Charles F. Shupe">CFS</abbr>), pp. 145–152.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-OdawaraIIK.html">DAC-1981-OdawaraIIK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PAS-LOP: An automatic module location system for PWB (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="Naoto Ichihara">NI</abbr>, <abbr title="Tetsuro Kiyomatsu">TK</abbr>), pp. 153–159.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Mills.html">DAC-1981-Mills</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A totally integrated systems approach to design and manufacturing at McDonnell Douglas Corporation (<abbr title="Mike Mills">MM</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Curl.html">DAC-1981-Curl</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Mechanical design automation in IBM Poughkeepsie (<abbr title="Gilbert W. Curl Jr.">GWCJ</abbr>), pp. 166–170.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-DewhirstH.html">DAC-1981-DewhirstH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Application of volumetric modeling to mechanical design and analysis (<abbr title="D. L. Dewhirst">DLD</abbr>, <abbr title="R. C. Hillyard">RCH</abbr>), pp. 171–178.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Chan.html">DAC-1981-Chan</a></dt><dd>A perspective view of the MODCON system (<abbr title="Y. K. Chan">YKC</abbr>), pp. 179–188.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-Abramovici.html">DAC-1981-Abramovici</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A maximal resolution guided-probe testing algorithm (<abbr title="Miron Abramovici">MA</abbr>), pp. 189–195.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-AgrawalSA.html">DAC-1981-AgrawalSA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>LSI product quality and fault coverage (<abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Sharad C. Seth">SCS</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 196–203.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Masurkar.html">DAC-1981-Masurkar</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>An algorithmic pretest development for fault identification in analog networks (<abbr title="Vijay Masurkar">VM</abbr>), pp. 204–212.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-BellonSG.html">DAC-1981-BellonSG</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware description levels and test for complex circuits (<abbr title="Catherine Bellon">CB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="J. M. Gobbi">JMG</abbr>), pp. 213–219.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-LeeCJ.html">DAC-1981-LeeCJ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic generation and characterization of CMOS polycells (<abbr title="C. M. Lee">CML</abbr>, <abbr title="Basant R. Chawla">BRC</abbr>, <abbr title="S. Just">SJ</abbr>), pp. 220–224.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-Weste.html">DAC-1981-Weste</a> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Virtual grid symbolic layout (<abbr title="Neil Weste">NW</abbr>), pp. 225–233.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-Trimberger.html">DAC-1981-Trimberger</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Combining graphics and a layout language in a single interactive system (<abbr title="Stephen Trimberger">ST</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-FrancoR.html">DAC-1981-FrancoR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Cell Design System (<abbr title="D. Franco">DF</abbr>, <abbr title="L. Reed">LR</abbr>), pp. 240–247.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-HirschhornHB.html">DAC-1981-HirschhornHB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional level simulation in FANSIM3 — algorithms, data structures and results (<abbr title="S. Hirschhorn">SH</abbr>, <abbr title="M. Hommel">MH</abbr>, <abbr title="C. Bures">CB</abbr>), pp. 248–255.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-GoshimaOKMTO.html">DAC-1981-GoshimaOKMTO</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Diagnostic system for large scale logic cards and LSIs (<abbr title="Susumu Goshima">SG</abbr>, <abbr title="Yuichi Oka">YO</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Teruo Mori">TM</abbr>, <abbr title="Yoshimitsu Takeguchi">YT</abbr>, <abbr title="Yasuhiro Ohno">YO</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1981-GoelR.html">DAC-1981-GoelR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>PODEM-X: An automatic test generation system for VLSI logic structures (<abbr title="Prabhakar Goel">PG</abbr>, <abbr title="Barry C. Rosales">BCR</abbr>), pp. 260–268.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-BreuerP.html">DAC-1981-BreuerP</a> <span class="tag"><a href="tag/roadmap.html" title="roadmap">#roadmap</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Digital system simulation: Current status and future trends or darwin’s theory of simulation (<abbr title="Melvin A. Breuer">MAB</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 269–275.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-HoltS.html">DAC-1981-HoltS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>BOLT-a block oriented design specification language (<abbr title="Dan Holt">DH</abbr>, <abbr title="Steve Sapiro">SS</abbr>), pp. 276–279.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1981-HoltH.html">DAC-1981-HoltH</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A MOS/LSI oriented logic simulator (<abbr title="Dan Holt">DH</abbr>, <abbr title="Dave Hutchings">DH</abbr>), pp. 280–287.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-NgGK.html">DAC-1981-NgGK</a> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A timing verification system based on extracted MOS/VLSI circuit parameters (<abbr title="Pauline Ng">PN</abbr>, <abbr title="Wolfram Glauert">WG</abbr>, <abbr title="Robert Kirk">RK</abbr>), pp. 288–292.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-HorngL.html">DAC-1981-HorngL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>An automatic/interactive layout planning system for arbitrarily-sized rectangular building blocks (<abbr title="Chi-Song Horng">CSH</abbr>, <abbr title="Margaret Lie">ML</abbr>), pp. 293–300.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Brown.html">DAC-1981-Brown</a> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>A State-Machine Synthesizer — SMS (<abbr title="Douglas W. Brown">DWB</abbr>), pp. 301–305.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-BilgoryG.html">DAC-1981-BilgoryG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic generation of cells for recurrence structures (<abbr title="Avinoam Bilgory">AB</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 306–313.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-AtkinsLO.html">DAC-1981-AtkinsLO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span></dt><dd>Overview of an Arithmetic Design System (<abbr title="Daniel E. Atkins">DEA</abbr>, <abbr title="Wentai Liu">WL</abbr>, <abbr title="Shauchi Ong">SO</abbr>), pp. 314–321.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-GoatesP.html">DAC-1981-GoatesP</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/lisp.html" title="lisp">#lisp</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ABLE: A LISP-based layout modeling language with user-definable procedural models for storage/logic array design (<abbr title="Gary B. Goates">GBG</abbr>, <abbr title="Suhas S. Patil">SSP</abbr>), pp. 322–329.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Dutton.html">DAC-1981-Dutton</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Position statement — tools for design automation from a university point of view (<abbr title="Robert W. Dutton">RWD</abbr>), p. 333.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-Gould.html">DAC-1981-Gould</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Changing the Government’s role in design automation (<abbr title="John M. Gould">JMG</abbr>), pp. 334–335.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1981-Gwyn.html">DAC-1981-Gwyn</a></dt><dd>Government interest and involvement in DA from the Sandia viewpoint (<abbr title="Charles W. Gwyn">CWG</abbr>), p. 336.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-Losleben.html">DAC-1981-Losleben</a> <span class="tag"><a href="tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Current issues in government interest and involvement in CAD (<abbr title="Paul Losleben">PL</abbr>), pp. 337–341.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-Nash.html">DAC-1981-Nash</a></dt><dd>Government actions to increase CAD software productivity (<abbr title="Dan C. Nash">DCN</abbr>), p. 342.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-Spence.html">DAC-1981-Spence</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Design Automation — a perspective (<abbr title="H. Wayne Spence">HWS</abbr>), p. 343.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-Sumney.html">DAC-1981-Sumney</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Government interest and involvement in design automation development the VHSIC perspective (<abbr title="Larry W. Sumney">LWS</abbr>), pp. 344–346.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1981-El-Ziq.html">DAC-1981-El-Ziq</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic test generation for stuck-open faults in CMOS VLSI (<abbr title="Yacoub M. El-Ziq">YMEZ</abbr>), pp. 347–354.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-AlmyR.html">DAC-1981-AlmyR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using error latch trace to obtain diagnostic information (<abbr title="Paul M. Almy">PMA</abbr>, <abbr title="Jose L. Rivero">JLR</abbr>), pp. 355–359.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-McDermott.html">DAC-1981-McDermott</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Random fault analysis (<abbr title="Robert M. McDermott">RMM</abbr>), pp. 360–364.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-BradyS.html">DAC-1981-BradyS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification and optimization for LSI &amp; PCB layout (<abbr title="H. Nelson Brady">HNB</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 365–371.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-TsuiS.html">DAC-1981-TsuiS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing (<abbr title="Raymond Y. Tsui">RYT</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 372–381.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-DeesS.html">DAC-1981-DeesS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance of interconnection rip-up and reroute strategies (<abbr title="William A. Dees Jr.">WADJ</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 382–390.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-KangC.html">DAC-1981-KangC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic PLA synthesis from a DDL-P description (<abbr title="Sungho Kang">SK</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-SuwaK.html">DAC-1981-SuwaK</a></dt><dd>A computer-aided-design system for segmented-folded PLA macro-cells (<abbr title="I. Suwa">IS</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 398–405.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Paillotin.html">DAC-1981-Paillotin</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of the PLA area (<abbr title="J.-F. Paillotin">JFP</abbr>), pp. 406–410.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-PatelC.html">DAC-1981-PatelC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Partitioning for VLSI placement problems (<abbr title="Arvind M. Patel">AMP</abbr>, <abbr title="L. C. Cote">LCC</abbr>), pp. 411–418.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-MalladiSV.html">DAC-1981-MalladiSV</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic placement of rectangular blocks with the interconnection channels (<abbr title="R. Malladi">RM</abbr>, <abbr title="G. Serrero">GS</abbr>, <abbr title="André Verdillon">AV</abbr>), pp. 419–425.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-KhokhaniPFSH.html">DAC-1981-KhokhaniPFSH</a></dt><dd>Placement of variable size circuits on LSI masterslices (<abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Arvind M. Patel">AMP</abbr>, <abbr title="W. Ferguson">WF</abbr>, <abbr title="J. Sessa">JS</abbr>, <abbr title="D. Hatton">DH</abbr>), pp. 426–434.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-SakauyeLRETSABW.html">DAC-1981-SakauyeLRETSABW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>A set of programs for MOS design (<abbr title="G. Sakauye">GS</abbr>, <abbr title="Anna Lubiw">AL</abbr>, <abbr title="J. Royle">JR</abbr>, <abbr title="R. Epplett">RE</abbr>, <abbr title="Jeffrey Tweedale">JT</abbr>, <abbr title="E. S. Y. Shew">ESYS</abbr>, <abbr title="E. Attfield">EA</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Philip S. Wilcox">PSW</abbr>), pp. 435–442.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-OdawaraKAK.html">DAC-1981-OdawaraKAK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PAS-CIP: An interactive logic design system (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Satoshi Kurishima">SK</abbr>, <abbr title="Hiroshi Aoyama">HA</abbr>, <abbr title="Yasuhiko Kanaya">YK</abbr>), pp. 443–450.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-SaitoUK.html">DAC-1981-SaitoUK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A CAD system for logic design based on frames and demons (<abbr title="Takao Saito">TS</abbr>, <abbr title="Takao Uehara">TU</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 451–456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Goldstein.html">DAC-1981-Goldstein</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Defining the bounding edges of a SynthaVision solid model (<abbr title="Robert C. Goldstein">RCG</abbr>), pp. 457–461.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-Luts.html">DAC-1981-Luts</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Geometric modeling technology (<abbr title="William Luts">WL</abbr>), p. 462.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-WolfeFG.html">DAC-1981-WolfeFG</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Interactive graphics for volume modeling (<abbr title="Robert N. Wolfe">RNW</abbr>, <abbr title="William J. Fitzgerald">WJF</abbr>, <abbr title="Franklin Gracer">FG</abbr>), pp. 463–470.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-TsengS.html">DAC-1981-TsengS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The modeling and synthesis of bus systems (<abbr title="Chia-Jeng Tseng">CJT</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 471–478.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-LeiveT.html">DAC-1981-LeiveT</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A technology relative Logic Synthesis and Module Selection system (<abbr title="G. W. Leive">GWL</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 479–485.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-NagleP.html">DAC-1981-NagleP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Algorithms for multiple-criterion design of microprogrammed control hardware (<abbr title="Andrew W. Nagle">AWN</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 486–493.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Anderson.html">DAC-1981-Anderson</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiprocessor raster display for interactive graphics system design (<abbr title="Walter M. Anderson">WMA</abbr>), pp. 494–497.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1981-Ramsay.html">DAC-1981-Ramsay</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A remote design station for customer Uncommitted Logic Array designs (<abbr title="Frank R. Ramsay">FRR</abbr>), pp. 498–504.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-EdmondsonJ.html">DAC-1981-EdmondsonJ</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A low cost hierarchical system for VLSI layout and verification (<abbr title="Tom H. Edmondson">THE</abbr>, <abbr title="Richard M. Jennings">RMJ</abbr>), pp. 505–510.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Leinwand.html">DAC-1981-Leinwand</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Process oriented logic simulation (<abbr title="Sany M. Leinwand">SML</abbr>), pp. 511–517.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-ArmstrongD.html">DAC-1981-ArmstrongD</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>GSP: A logic simulator for LSI (<abbr title="James R. Armstrong">JRA</abbr>, <abbr title="D. E. Devlin">DED</abbr>), pp. 518–524.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Krohn.html">DAC-1981-Krohn</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Vector coding techniques for high speed digital simulation (<abbr title="Howard E. Krohn">HEK</abbr>), pp. 525–529.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-NashW.html">DAC-1981-NashW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Software engineering applied to computer-aided design (CAD) software development (<abbr title="Dan C. Nash">DCN</abbr>, <abbr title="H. Willman">HW</abbr>), pp. 530–539.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-Wong.html">DAC-1981-Wong</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Computer-aided computer-aided design: Improving CAD programmer productivity (<abbr title="Stanley Wong">SW</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-BatiniL.html">DAC-1981-BatiniL</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>INCOD: A system for Interactive Conceptual Data Base Design (<abbr title="Carlo Batini">CB</abbr>, <abbr title="Maurizio Lenzerini">ML</abbr>), pp. 546–554.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-Lauther.html">DAC-1981-Lauther</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An O (N log N) algorithm for Boolean mask operations (<abbr title="Ulrich Lauther">UL</abbr>), pp. 555–562.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-KozawaTSMI.html">DAC-1981-KozawaTSMI</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span></dt><dd>A concurrent pattern operation algorithm for VLSI mask data (<abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Akira Tsukizoe">AT</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Chihei Miura">CM</abbr>, <abbr title="Tatsuki Ishii">TI</abbr>), pp. 563–570.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Wilmore.html">DAC-1981-Wilmore</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Boolean operations on IC masks (<abbr title="James A. Wilmore">JAW</abbr>), pp. 571–579.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-McDermott81a.html">DAC-1981-McDermott81a</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Domain knowledge and the design process (<abbr title="John McDermott">JM</abbr>), pp. 580–588.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-Zintl.html">DAC-1981-Zintl</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span></dt><dd>A CODASYL CAD data base system (<abbr title="Günther Zintl">GZ</abbr>), pp. 589–594.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-RobertsBJ.html">DAC-1981-RobertsBJ</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A vertically organized computer-aided design data base (<abbr title="Kenneth A. Roberts">KAR</abbr>, <abbr title="Thomas E. Baker">TEB</abbr>, <abbr title="David H. Jerome">DHJ</abbr>), pp. 595–602.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Glasser.html">DAC-1981-Glasser</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>The analog behavior of digital integrated circuits (<abbr title="Lance A. Glasser">LAG</abbr>), pp. 603–612.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-PenfieldR.html">DAC-1981-PenfieldR</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Signal delay in RC tree networks (<abbr title="Paul Penfield Jr.">PPJ</abbr>, <abbr title="Jorge Rubinstein">JR</abbr>), pp. 613–617.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-Lerman.html">DAC-1981-Lerman</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>The generation of Technical Data Drawing Packages by the integration of Design Automation Graphics (<abbr title="Harvey N. Lerman">HNL</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-SimsC.html">DAC-1981-SimsC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/documentation.html" title="documentation">#documentation</a></span></dt><dd>User documentation for Design Automation at TI (<abbr title="Diana Mae Sims">DMS</abbr>, <abbr title="James Crabbe">JC</abbr>), pp. 623–631.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-Cleghorn.html">DAC-1981-Cleghorn</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PRIMEAIDS: An integrated electrical design environment (<abbr title="Roger Cleghorn">RC</abbr>), pp. 632–638.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-IshiiIIYK.html">DAC-1981-IshiiIIYK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Automatic input and interactive editing systems of logic circuit diagrams (<abbr title="Mitsuo Ishii">MI</abbr>, <abbr title="Yoshikazu Ito">YI</abbr>, <abbr title="Michiko Iwasaki">MI</abbr>, <abbr title="Masanari Yamamoto">MY</abbr>, <abbr title="Sadao Kodama">SK</abbr>), pp. 639–645.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Haynie.html">DAC-1981-Haynie</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/relational.html" title="relational">#relational</a></span></dt><dd>The relational/network Hybrid data model for Design Automation Databases (<abbr title="Mark N. Haynie">MNH</abbr>), pp. 646–652.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-LacroixP.html">DAC-1981-LacroixP</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span></dt><dd>Data structures for CAD object description (<abbr title="Michel Lacroix">ML</abbr>, <abbr title="Alain Pirotte">AP</abbr>), pp. 653–659.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-WallaceH.html">DAC-1981-WallaceH</a> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Some properties of a probabilistic model for global wiring (<abbr title="D. Wallace">DW</abbr>, <abbr title="L. Hemachandra">LH</abbr>), pp. 660–667.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Heinisch.html">DAC-1981-Heinisch</a></dt><dd>Aiming at a general routing strategy (<abbr title="J. Heinisch">JH</abbr>), pp. 668–675.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Heller.html">DAC-1981-Heller</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Contrasts in physical design between LSI and VLSI (<abbr title="William R. Heller">WRH</abbr>), pp. 676–683.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-AblasserJ.html">DAC-1981-AblasserJ</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Circuit recognition and verification based on layout information (<abbr title="I. Ablasser">IA</abbr>, <abbr title="U. Jäger">UJ</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-YoshidaOG.html">DAC-1981-YoshidaOG</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>PANAMAP-B: A mask verification system for bipolar IC (<abbr title="J. Yoshida">JY</abbr>, <abbr title="T. Ozaki">TO</abbr>, <abbr title="Y. Goto">YG</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Corbin.html">DAC-1981-Corbin</a></dt><dd>Custom VLSI electrical rule checking in an intelligent terminal (<abbr title="L. V. Corbin">LVC</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-McNallD.html">DAC-1981-McNallD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>A structured approach to selecting a CAD/CAM system (<abbr title="R. I. McNall Jr.">RIMJ</abbr>, <abbr title="R. J. D'Innocenzo">RJD</abbr>), p. 702.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-PeledC.html">DAC-1981-PeledC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The “gap” between users and designers of CAD/CAM systems: Search for solutions (<abbr title="Joseph Peled">JP</abbr>, <abbr title="Michael P. Carroll">MPC</abbr>), pp. 703–705.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1981-Barck.html">DAC-1981-Barck</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>The role of engineering in the evolving technology/automation interface (<abbr title="Peter E. Barck">PEB</abbr>), pp. 706–707.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1981-Burdick.html">DAC-1981-Burdick</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>What to do when the seat of your pants wears out — the formalization of the VLSI design process (<abbr title="Ed Burdick">EB</abbr>), pp. 708–709.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1981-Felton.html">DAC-1981-Felton</a></dt><dd>The effects of CAD on the engineering organization (<abbr title="Paul Felton">PF</abbr>), pp. 710–711.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1981-Lydick.html">DAC-1981-Lydick</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>The role of engineering in the evolving technology/automation interface (<abbr title="R. P. Lydick">RPL</abbr>), p. 712.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1981-Lambert.html">DAC-1981-Lambert</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Graphics language / one — IBM Corporate-Wide physical design data format (<abbr title="David R. Lambert">DRL</abbr>), pp. 713–719.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Ward.html">DAC-1981-Ward</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A total verification of printed circuit artwork (<abbr title="Manfred A. Ward">MAW</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Williams.html">DAC-1981-Williams</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic VLSI layout verification (<abbr title="Laurin Williams">LW</abbr>), pp. 726–732.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-CiesielskiK.html">DAC-1981-CiesielskiK</a></dt><dd>An optimum layer assignment for routing in ICs and PCBs (<abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 733–737.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-TsukiyamaKS.html">DAC-1981-TsukiyamaKS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>On the layering problem of multilayer PWB wiring (<abbr title="Shuji Tsukiyama">ST</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Isao Shirakawa">IS</abbr>), pp. 738–745.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-DoreauK.html">DAC-1981-DoreauK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>TWIGY — a topological algorithm based routing system (<abbr title="Michel T. Doreau">MTD</abbr>, <abbr title="Piotr Koziol">PK</abbr>), pp. 746–755.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-YoungC.html">DAC-1981-YoungC</a> <span class="tag"><a href="tag/preprocessor.html" title="preprocessor">#preprocessor</a></span></dt><dd>A preprocessor for channel routing (<abbr title="Ming H. Young">MHY</abbr>, <abbr title="Larry Cooke">LC</abbr>), pp. 756–761.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Wada.html">DAC-1981-Wada</a></dt><dd>A dogleg “optimal” channel router with completion enhancements (<abbr title="Michi M. Wada">MMW</abbr>), pp. 762–768.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1981-Suen.html">DAC-1981-Suen</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A statistical model for net length estimation (<abbr title="Lai-Chering Suen">LCS</abbr>), pp. 769–774.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1981-Sherwood.html">DAC-1981-Sherwood</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A MOS modelling technique for 4-state true-value hierarchical logic simulation or Karnough knowledge (<abbr title="Will Sherwood">WS</abbr>), pp. 775–785.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1981-Bryant.html">DAC-1981-Bryant</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MOSSIM: A switch-level simulator for MOS LSI (<abbr title="Randal E. Bryant">REB</abbr>), pp. 786–790.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-RaethALB.html">DAC-1981-RaethALB</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional modelling for logic simulation (<abbr title="Peter G. Raeth">PGR</abbr>, <abbr title="John M. Acken">JMA</abbr>, <abbr title="Gary B. Lamont">GBL</abbr>, <abbr title="John M. Borky">JMB</abbr>), pp. 791–795.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1981-EllenbergerN.html">DAC-1981-EllenbergerN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AIDE — a tool for computer architecture design (<abbr title="D. J. Ellenberger">DJE</abbr>, <abbr title="Ying W. Ng">YWN</abbr>), pp. 796–803.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-MartinBLMMTW.html">DAC-1981-MartinBLMMTW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>CELTIC — solving the problems of LSI design with an integrated polycell DA system (<abbr title="G. Martin">GM</abbr>, <abbr title="J. Berrie">JB</abbr>, <abbr title="T. Little">TL</abbr>, <abbr title="D. Mackay">DM</abbr>, <abbr title="J. McVean">JM</abbr>, <abbr title="D. Tomsett">DT</abbr>, <abbr title="L. Weston">LW</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-TanakaMTYOTKT.html">DAC-1981-TanakaMTYOTKT</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>An integrated computer aided design system for gate array masterslices: Part 2 the layout design system MARS-M3 (<abbr title="Chiyoji Tanaka">CT</abbr>, <abbr title="Shinichi Murai">SM</abbr>, <abbr title="Hiroo Tsuji">HT</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>, <abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Masayuki Terai">MT</abbr>, <abbr title="Reiji Katoh">RK</abbr>, <abbr title="Mikio Tachibana">MT</abbr>), pp. 812–819.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-ChibaOKNIK.html">DAC-1981-ChibaOKNIK</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SHARPS: A hierarchical layout system for VLSI (<abbr title="Toru Chiba">TC</abbr>, <abbr title="Noboru Okuda">NO</abbr>, <abbr title="Takashi Kambe">TK</abbr>, <abbr title="Ikuo Nishioka">IN</abbr>, <abbr title="Tsuneo Inufushi">TI</abbr>, <abbr title="Sieji Kimura">SK</abbr>), pp. 820–827.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-SatoNTSOY.html">DAC-1981-SatoNTSOY</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MILD — A cell-based layout system for MOS-LSI (<abbr title="Koji Sato">KS</abbr>, <abbr title="Takao Nagai">TN</abbr>, <abbr title="Mikio Tachibana">MT</abbr>, <abbr title="Hiroyoshi Shimoyama">HS</abbr>, <abbr title="Masaru Ozaki">MO</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 828–836.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-BlankSC.html">DAC-1981-BlankSC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A parallel bit map processor architecture for DA algorithms (<abbr title="Tom Blank">TB</abbr>, <abbr title="Mark Stefik">MS</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>), pp. 837–845.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1981-HaferP.html">DAC-1981-HaferP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>A formal method for the specification, analysis, and design of register-transfer level digital logic (<abbr title="Louis J. Hafer">LJH</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 846–853.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Berman.html">DAC-1981-Berman</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On logic comparison (<abbr title="Leonard Berman">LB</abbr>), pp. 854–861.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-Montoye.html">DAC-1981-Montoye</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Area-time efficient addition in charge based technology (<abbr title="Robert K. Montoye">RKM</abbr>), pp. 862–872.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1981-Bergsten.html">DAC-1981-Bergsten</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Computer-Aided Design, Manufacturing, Assembly and Test (CADMAT) (<abbr title="F. C. Bergsten">FCB</abbr>), pp. 873–880.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1981-SoleckyP.html">DAC-1981-SoleckyP</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Test data verification — not just the final step for test data before release for production testing (<abbr title="Peter Solecky">PS</abbr>, <abbr title="R. L. Panko">RLP</abbr>), pp. 881–890.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1981-HsuSB.html">DAC-1981-HsuSB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Structured trace diagnosis for LSSD board testing — an alternative to full fault simulated diagnosis (<abbr title="Frank C. Hsu">FCH</abbr>, <abbr title="Peter Solecky">PS</abbr>, <abbr title="Robert E. Beaudoin">REB</abbr>), pp. 891–897.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>