Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'system_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7z010-clg400-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -u -lc
off -power off -o system_top_map.ncd system_top.ngd system_top.pcf 
Target Device  : xc7z010
Target Package : clg400
Target Speed   : -3
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Wed Feb  1 15:44:44 2017

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '2110@cimekey1' in
/tp/xph3sle/xph3sle512/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1721@cimekey1:2110@cimekey1'.
INFO:Security:54 - 'xc7z010' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_pll_clkout0 = PERIOD TIMEGRP "pll_clko | SETUP       |   -70.809ns|   112.475ns|    1066|    68568588
  ut0" TS_clk_timing * 0.192 HIGH 50%       | HOLD        |    -0.241ns|            |     160|       33204
----------------------------------------------------------------------------------------------------------
* TS_camera_clk_timing = PERIOD TIMEGRP "ca | SETUP       |    37.894ns|     2.106ns|       0|           0
  mera_clk_timing" 25 MHz HIGH 50%          | HOLD        |    -0.241ns|            |      42|        6612
                                            | MINPERIOD   |    37.859ns|     2.141ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 4 ns VALID 5 ns BEFORE COMP " | SETUP       |     3.623ns|     0.377ns|       0|           0
  CAMERA_PCLK"                              | HOLD        |     0.810ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_timing = PERIOD TIMEGRP "clk_timin | MINLOWPULSE |     4.000ns|     4.000ns|       0|           0
  g" 125 MHz HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | N/A         |         N/A|         N/A|     N/A|         N/A
  0" 100 MHz HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_timing
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_clk_timing                  |      8.000ns|      4.000ns|     21.595ns|            0|         1226|           
0|1364868565731449037955860120057394322841410664584294270208200022960729717415453993289255629506746054036122424179825342
24119701173389821913071616|
| TS_pll_clkout0                |     41.667ns|    112.475ns|          N/A|         1226|           
0|1364868565731449037955860120057394322841410664584294270208200022960729717415453993289255629506746054036122424179825342
24119701173389821913071616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 14 secs 
Total CPU  time at the beginning of Placer: 2 mins 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1f440975) REAL time: 2 mins 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1f440975) REAL time: 2 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1f440975) REAL time: 2 mins 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <CAMERA_PCLK> is placed at site <V17>. The corresponding
   BUFG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .