# ğŸ› ï¸ Minimal RISC-V Assembler (Python)

This project is a human-friendly, lightweight RISC-V assembler written in Python. It translates basic RISC-V assembly code into hexadecimal machine instructions, making it easier to simulate custom pipelines or embedded projects.

---

## âœ¨ Features
- âœ… Supports **R-type**, **I-type**, **S-type**, and **B-type** instructions
- ğŸ­ Handles **pseudo-instructions** like `li`, `mv`, and `nop`
- ğŸ·ï¸ Resolves **labels** for jumps and branches via two-pass parsing
- ğŸ§  Clean modular code (tokenizer, encoder, label resolver, writer)
- ğŸ“¤ Outputs clean `.hex` file (32-bit hex per line)

---

## ğŸ“‚ Project Structure
```
minimal_riscv_assembler/
â”œâ”€â”€ assembler.py
â”œâ”€â”€ pseudo.py
â”œâ”€â”€ encoder.py
â”œâ”€â”€ tokenizer.py
â”œâ”€â”€ labels.py
â”œâ”€â”€ test_programs/
â”‚   â”œâ”€â”€ test1.asm
â”‚   â””â”€â”€ test2.asm
â””â”€â”€ output.hex
```

---

## ğŸ”„ How It Works
1. **Tokenization**: Parses the assembly line-by-line
2. **First Pass**: Records label positions (for `beq`, jumps)
3. **Pseudo Expansion**: Converts things like `li x1, 10` â†’ `addi x1, x0, 10`
4. **Second Pass**: Encodes final binary instruction
5. **Write Out**: Exports clean hex format to `output.hex`

---

## â–¶ï¸ Example Input (Assembly)
```asm
li x1, 10
mv x2, x1
add x3, x1, x2
```

## ğŸ’¾ Output (.hex)
```txt
00a00093
00100113
002081b3
```

---

## ğŸ“˜ Learning Outcomes
- Hands-on RISC-V instruction formats
- Label resolution logic and address offsets
- Instruction encoding and file generation

---

## ğŸš€ Future Scope
- Add support for U-type, J-type
- Handle real `.data`, `.text` segments
- GUI or web interface for educational use

---

## ğŸ“ Test Cases
See the separate file: [`RISC-V_Assembler_Tests.txt`](../RISC-V_Assembler_Tests.txt)

---

## ğŸ§‘â€ğŸ’» Author
Made for CPU & Embedded learners who want to build their own toolchain from scratch.

