
*** Running vivado
    with args -log design_1_mii_to_rmii_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mii_to_rmii_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_mii_to_rmii_0_0.tcl -notrace
Command: synth_design -top design_1_mii_to_rmii_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 495.230 ; gain = 100.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mii_to_rmii_0_0' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/synth/design_1_mii_to_rmii_0_0.vhd:81]
	Parameter C_INSTANCE bound to: design_1_mii_to_rmii_0_0 - type: string 
	Parameter C_FIXED_SPEED bound to: 1'b1 
	Parameter C_INCLUDE_BUF bound to: 0 - type: integer 
	Parameter C_SPEED_100 bound to: 1'b1 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'mii_to_rmii' declared at 'c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:4158' bound to instance 'U0' of component 'mii_to_rmii' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/synth/design_1_mii_to_rmii_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'mii_to_rmii' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:4224]
	Parameter C_INSTANCE bound to: design_1_mii_to_rmii_0_0 - type: string 
	Parameter C_FIXED_SPEED bound to: 1'b1 
	Parameter C_INCLUDE_BUF bound to: 0 - type: integer 
	Parameter C_SPEED_100 bound to: 1'b1 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'rmii_tx_fixed' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1756]
	Parameter C_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'rmii_tx_fixed' (1#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1756]
INFO: [Synth 8-638] synthesizing module 'rmii_rx_fixed' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:2669]
	Parameter C_RESET_ACTIVE bound to: 1'b0 
	Parameter C_SPEED_100 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:3328]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:3338]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:3345]
	Parameter C_DATA_BITS bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1434' bound to instance 'I_SRL_FIFO' of component 'srl_fifo' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:3390]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1454]
	Parameter C_DATA_BITS bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1548]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (5#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (7#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1454]
INFO: [Synth 8-256] done synthesizing module 'rmii_rx_fixed' (8#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:2669]
INFO: [Synth 8-256] done synthesizing module 'mii_to_rmii' (9#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/90e9/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:4224]
INFO: [Synth 8-256] done synthesizing module 'design_1_mii_to_rmii_0_0' (10#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/synth/design_1_mii_to_rmii_0_0.vhd:81]
WARNING: [Synth 8-3331] design rmii_rx_fixed has unconnected port Rx_speed_100
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 552.730 ; gain = 158.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 552.730 ; gain = 158.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 552.730 ; gain = 158.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_board.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_mii_to_rmii_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_mii_to_rmii_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instances
  MUXCY_L => MUXCY: 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.113 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 895.562 ; gain = 1.449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_mii_to_rmii_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'rmii_tx_fixed'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'RX_100_MBPS.fifo_ldr_cs_reg' in module 'rmii_rx_fixed'
INFO: [Synth 8-802] inferred FSM for state register 'RX_100_MBPS.fifo_flshr_cs_reg' in module 'rmii_rx_fixed'
INFO: [Synth 8-5544] ROM "fifo_ldr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_ldr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fIFO_Read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_out_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Rmii2Mac_rx_clk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_flshr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_flshr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_flshr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_flshr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_clk_l |         000000000000000000000001 |                            00000
              idle_clk_h |         000000000000000000000010 |                            00001
     tx100_dibit_0_clk_l |         000000000000000000000100 |                            00010
     tx100_dibit_1_clk_h |         000000000000000000001000 |                            00011
     tx10_dibit_0_clk_l0 |         000000000000000000010000 |                            00100
     tx10_dibit_0_clk_l1 |         000000000000000000100000 |                            00101
     tx10_dibit_0_clk_l2 |         000000000000000001000000 |                            00110
     tx10_dibit_0_clk_l3 |         000000000000000010000000 |                            00111
     tx10_dibit_0_clk_l4 |         000000000000000100000000 |                            01000
     tx10_dibit_0_clk_l5 |         000000000000001000000000 |                            01001
     tx10_dibit_0_clk_l6 |         000000000000010000000000 |                            01010
     tx10_dibit_0_clk_l7 |         000000000000100000000000 |                            01011
     tx10_dibit_0_clk_l8 |         000000000001000000000000 |                            01100
     tx10_dibit_0_clk_l9 |         000000000010000000000000 |                            01101
     tx10_dibit_1_clk_h0 |         000000000100000000000000 |                            01110
     tx10_dibit_1_clk_h1 |         000000001000000000000000 |                            01111
     tx10_dibit_1_clk_h2 |         000000010000000000000000 |                            10000
     tx10_dibit_1_clk_h3 |         000000100000000000000000 |                            10001
     tx10_dibit_1_clk_h4 |         000001000000000000000000 |                            10010
     tx10_dibit_1_clk_h5 |         000010000000000000000000 |                            10011
     tx10_dibit_1_clk_h6 |         000100000000000000000000 |                            10100
     tx10_dibit_1_clk_h7 |         001000000000000000000000 |                            10101
     tx10_dibit_1_clk_h8 |         010000000000000000000000 |                            10110
     tx10_dibit_1_clk_h9 |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'rmii_tx_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            flshr_idle_l |                               00 |                               00
            flshr_idle_h |                               01 |                               01
             rx100_clk_l |                               10 |                               10
             rx100_clk_h |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RX_100_MBPS.fifo_flshr_cs_reg' using encoding 'sequential' in module 'rmii_rx_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_no_wr |                               00 |                               00
                   rx_wr |                               01 |                               10
                rx_no_wr |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RX_100_MBPS.fifo_ldr_cs_reg' using encoding 'sequential' in module 'rmii_rx_fixed'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 29    
+---Muxes : 
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rmii_tx_fixed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rmii_rx_fixed 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mii_to_rmii 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[0]' (FDR) to 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[1]' (FDR) to 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[0]' (FDR) to 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d2_reg[1]' (FDR) to 'U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[23]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[22]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[21]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[20]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[19]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[18]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[17]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[16]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[15]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[14]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[13]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[12]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[11]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[10]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[9]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[8]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[7]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[6]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[5]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[4]) is unused and will be removed from module mii_to_rmii.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |     9|
|3     |LUT3    |     2|
|4     |LUT4    |     4|
|5     |LUT5    |     5|
|6     |LUT6    |     7|
|7     |MUXCY_L |     3|
|8     |SRL16E  |     4|
|9     |XORCY   |     4|
|10    |FDR     |     1|
|11    |FDRE    |    81|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------+--------------+------+
|      |Instance                       |Module        |Cells |
+------+-------------------------------+--------------+------+
|1     |top                            |              |   123|
|2     |  U0                           |mii_to_rmii   |   123|
|3     |    \RMII_FIXED.I_RX           |rmii_rx_fixed |    70|
|4     |      \RX_100_MBPS.I_SRL_FIFO  |SRL_FIFO      |    30|
|5     |    \RMII_FIXED.I_TX           |rmii_tx_fixed |    18|
+------+-------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 895.562 ; gain = 158.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 895.562 ; gain = 501.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 906.504 ; gain = 523.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_mii_to_rmii_0_0_synth_1/design_1_mii_to_rmii_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mii_to_rmii_0_0, cache-ID = ee239dbc4354f32f
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_mii_to_rmii_0_0_synth_1/design_1_mii_to_rmii_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mii_to_rmii_0_0_utilization_synth.rpt -pb design_1_mii_to_rmii_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 10:13:00 2024...
