#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Dec 31 00:41:09 2024
# Process ID         : 18800
# Current directory  : C:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.runs/impl_1
# Command line       : vivado.exe -log battlefront_ww2_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source battlefront_ww2_top.tcl -notrace
# Log file           : C:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.runs/impl_1/battlefront_ww2_top.vdi
# Journal file       : C:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.runs/impl_1\vivado.jou
# Running On         : LENOVO-LOQ-15IRX9
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13450HX
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16873 MB
# Swap memory        : 18253 MB
# Total Virtual      : 35127 MB
# Available Virtual  : 13778 MB
#-----------------------------------------------------------
source battlefront_ww2_top.tcl -notrace
Command: link_design -top battlefront_ww2_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_unit'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 521.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_unit/inst'
Finished Parsing XDC File [c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_unit/inst'
Parsing XDC File [c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_unit/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_unit/inst'
Parsing XDC File [C:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.srcs/constrs_1/imports/battlefront_ww2/basys3_master.xdc]
Finished Parsing XDC File [C:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.srcs/constrs_1/imports/battlefront_ww2/basys3_master.xdc]
ERROR: [Designutils 20-1449] File 'C:/Users/Paulo/Documents/GitHub/Battlefront_WW2/Battlefront_WW2.runs/synth_1/battlefront_ww2_top/battlefront_ww2_top.incr' does not exists.
8 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
link_design failed
ERROR: [Common 17-70] Application Exception: Restore timing info for incremental flow failed due to earlier errors.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 00:41:20 2024...
