Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lucas/Desktop/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU4_tb_behav xil_defaultlib.ALU4_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'O' [/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU4_tb.sv:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'Z' [/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU4.sv:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
