# RTL2GDSII-Project
# 8-Bit Ripple Carry Adder (RCA) â€“ RTL to GDSII Flow

This repository contains the complete RTL to GDSII flow for an **8-bit Ripple Carry Adder (RCA)**, designed using **1-bit Full Adders** as the fundamental building block. The design is implemented and verified using Synopsys tools like **Design Compiler (DC)**, **VCS**, **Verdi**, **IC Compiler II (ICC2)**, and **PrimeTime (PT)**.

---
## ğŸ“Œ Key Highlights

    âœ… Clean synthesis with no DRC/LVS violations

    â±ï¸ STA passed with positive slack

    ğŸ“ Standard 32nm PDK used (SAED32)


## ğŸ› ï¸ Tools Used

| Tool            | Purpose                        |
|----------------|----------------------------------|
| **VCS**         | Functional Simulation            |
| **Verdi**       | Waveform Debugging               |
| **Design Compiler (DC)** | RTL Synthesis          |
| **IC Compiler II (ICC2)** | Floorplanning, Power Planning, Placement, CTS, Routing |
| **PrimeTime (PT)** | Static Timing Analysis (STA) |
| **SAED32nm Library** | Technology Library used â€“ `saed32rvt_ff1p16v125c` |

> âœ… The library `saed32rvt_ff1p16v125c.lib` belongs to the **Synopsys 32nm SAED library**, operating at **1.16V** and **125Â°C** under typical (FF-FastFast) conditions.

---

## ğŸ§  Design Overview

The 8-bit Ripple Carry Adder is composed of:
- **8 instances** of a **1-bit full adder**
- Serial propagation of carry from LSB to MSB

---

## ğŸš€ How to Run

1. **Simulation using VCS**
   ```bash
   vcs -full64 full_adder_1bit.v -debug_acess+all -lca -kdb
   vcs -full64 full_adder_8bit.v -debug_acess+all -lca -kdb
   vcs -full64 testbench_8bit.v -debug_acess+all -lca -kdb
   ./simv Verdi

   #View waveforms using Verdi

   verdi -ssf novas.fsdb -nologo


2. Synthesize using DC
   ```bash

    #Use dc_shell and load synthesis script:

    source run_dc.tcl

3. APR using ICC2
   ```bash

    #Launch ICC2 GUI or shell and run all the scripts:

    source floorplan.tcl
    source power_planning.tcl
    source placement.tcl
    source clock.tcl
    source route.tcl

4. Timing Analysis using PrimeTime
   ```bash 
    #From pt_shell, run:

        source run_pt_p1.tcl
        source run_pt_p2.tcl

## ğŸ“¸ Results

All the simulation waveforms, RTL and gate-level netlists, timing reports, floorplan, placement, routing snapshots, and final GDSII layout are included in the RESULTS/ folder.

Examples include:

    Functional Simulation Output

    Netlist Reports

    Cell Area and Utilization

    STA Slack and Timing Paths

    
    Power Reports

    Layout (GDS & Screenshots)
    

## ğŸ“ Project Structure

â”œâ”€â”€ CONSTRAINTS\
â”‚Â Â  â””â”€â”€ full_adder.sdc\
â”œâ”€â”€ DC\
â”‚Â Â  â”œâ”€â”€ alib-52\
â”‚Â Â  â”œâ”€â”€ reports\
â”‚Â Â  â”œâ”€â”€ results\
â”‚Â Â  â”œâ”€â”€ rm_setup\
â”‚Â Â  â”œâ”€â”€ run_dc.tcl\
â”‚Â Â  â”œâ”€â”€ WORK\
â”‚Â Â  â””â”€â”€ work_dir\
â”œâ”€â”€ ICCII\
â”‚Â Â  â”œâ”€â”€ FULL_ADDER_8BIT_LIB\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ FULL_ADD_8BIT_Clock\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ FULL_ADD_8BIT_Floorplan\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ FULL_ADD_8BIT_Placement\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ FULL_ADD_8BIT_PowerPlan\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ FULL_ADD_8BIT_Route\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ full_adder_8bit_v\
â”‚Â Â  â”œâ”€â”€ reports\
â”‚Â Â  â”œâ”€â”€ results\
â”‚Â Â  â”œâ”€â”€ scripts\
â”‚Â Â  â””â”€â”€ work_dir\
â”œâ”€â”€ PT\
â”‚Â Â  â”œâ”€â”€ reports\
â”‚Â Â  â”œâ”€â”€ scripts\
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ run_pt_p1.tcl\
â”‚Â Â  â”‚Â Â  â””â”€â”€ run_pt_p2.tcl\
â”œâ”€â”€ README.md\
â”œâ”€â”€ ref\
â”‚Â Â  â”œâ”€â”€ lib\
â”‚Â Â  â””â”€â”€ tech\
â”œâ”€â”€ RESULTS\
â”‚Â Â  â”œâ”€â”€ DC\
â”‚Â Â  â”œâ”€â”€ ICCII\
â”‚Â Â  â”œâ”€â”€ PT\
â”‚Â Â  â””â”€â”€ VCS - Verdi\
â”œâ”€â”€ rtl\
â”‚Â Â  â”œâ”€â”€ full_adder_1bit.v\
â”‚Â Â  â”œâ”€â”€ full_adder_8bit.v\
â”‚Â Â  â””â”€â”€ testbench_8bit.v\
â””â”€â”€ rtl_simulation\
    â”œâ”€â”€ full_adder_1bit.v\
    â”œâ”€â”€ full_adder_8bit.v\
    â”œâ”€â”€ novas.fsdb\
    â”œâ”€â”€ testbench_8bit.v\
   

ğŸ“¬ Contact

For any queries or collaborations, feel free to reach out via GitHub Issues.
