Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Feb 11 15:22:39 2022
| Host         : space-orca running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file GPP_Circuit_timing_summary_routed.rpt -pb GPP_Circuit_timing_summary_routed.pb -rpx GPP_Circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : GPP_Circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.470        0.000                      0                   11        0.239        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.470        0.000                      0                   11        0.239        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 2.884ns (38.466%)  route 4.613ns (61.534%))
  Logic Levels:           9  (CARRY4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.327     7.283 r  MPP_Circuit/control_unit/counter/product__0_carry_i_10/O
                         net (fo=10, routed)          0.392     7.675    MPP_Circuit/control_unit/counter/p_1_out[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.326     8.001 r  MPP_Circuit/control_unit/counter/product__0_carry_i_1/O
                         net (fo=1, routed)           0.710     8.712    MPP_Circuit/Data_ALU_MPP/Multiplier/DI[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.108 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.108    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.423 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[3]
                         net (fo=1, routed)           0.649    10.072    MPP_Circuit/Parallel_load_reg8/O[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.307    10.379 r  MPP_Circuit/Parallel_load_reg8/product__35_carry__0_i_2/O
                         net (fo=1, routed)           0.450    10.829    MPP_Circuit/Parallel_load_reg8/product__35_carry__0_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124    10.953 r  MPP_Circuit/Parallel_load_reg8/product__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.953    MPP_Circuit/Data_ALU_MPP/Multiplier/q[7]_i_2[0]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.200 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry__0/O[0]
                         net (fo=1, routed)           0.614    11.814    MPP_Circuit/control_unit/counter/product[7]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.299    12.113 r  MPP_Circuit/control_unit/counter/q[7]_i_2/O
                         net (fo=1, routed)           0.416    12.529    MPP_Circuit/control_unit/counter/q[7]_i_2_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.653 r  MPP_Circuit/control_unit/counter/q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.653    MPP_Circuit/Parallel_load_reg8/D[7]
    SLICE_X0Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.514    14.855    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.029    15.123    MPP_Circuit/Parallel_load_reg8/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.988ns (43.458%)  route 3.888ns (56.542%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.327     7.283 r  MPP_Circuit/control_unit/counter/product__0_carry_i_10/O
                         net (fo=10, routed)          0.392     7.675    MPP_Circuit/control_unit/counter/p_1_out[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.326     8.001 r  MPP_Circuit/control_unit/counter/product__0_carry_i_1/O
                         net (fo=1, routed)           0.710     8.712    MPP_Circuit/Data_ALU_MPP/Multiplier/DI[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.108 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.108    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.327 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.477     9.804    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.295    10.099 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    10.099    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.679 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[2]
                         net (fo=1, routed)           0.772    11.451    MPP_Circuit/control_unit/counter/product[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.302    11.753 r  MPP_Circuit/control_unit/counter/q[5]_i_2/O
                         net (fo=1, routed)           0.154    11.907    MPP_Circuit/control_unit/counter/q[5]_i_2_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124    12.031 r  MPP_Circuit/control_unit/counter/q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.031    MPP_Circuit/Parallel_load_reg8/D[5]
    SLICE_X5Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.513    14.854    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.029    15.108    MPP_Circuit/Parallel_load_reg8/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 3.052ns (44.849%)  route 3.753ns (55.151%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.327     7.283 r  MPP_Circuit/control_unit/counter/product__0_carry_i_10/O
                         net (fo=10, routed)          0.392     7.675    MPP_Circuit/control_unit/counter/p_1_out[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.326     8.001 r  MPP_Circuit/control_unit/counter/product__0_carry_i_1/O
                         net (fo=1, routed)           0.710     8.712    MPP_Circuit/Data_ALU_MPP/Multiplier/DI[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.108 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.108    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.327 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.477     9.804    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.295    10.099 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    10.099    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.739 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[3]
                         net (fo=1, routed)           0.630    11.369    MPP_Circuit/control_unit/counter/product[6]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.306    11.675 r  MPP_Circuit/control_unit/counter/q[6]_i_2/O
                         net (fo=1, routed)           0.162    11.836    MPP_Circuit/control_unit/counter/q[6]_i_2_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.960 r  MPP_Circuit/control_unit/counter/q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.960    MPP_Circuit/Parallel_load_reg8/D[6]
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.515    14.856    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[6]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.029    15.149    MPP_Circuit/Parallel_load_reg8/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.401ns (40.945%)  route 3.463ns (59.055%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.327     7.283 r  MPP_Circuit/control_unit/counter/product__0_carry_i_10/O
                         net (fo=10, routed)          0.773     8.056    MPP_Circuit/control_unit/counter/p_1_out[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.326     8.382 r  MPP_Circuit/control_unit/counter/product__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.382    MPP_Circuit/Data_ALU_MPP/Multiplier/q[0]_i_2[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.734 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[3]
                         net (fo=2, routed)           0.593     9.327    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_4
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.307     9.634 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5/O
                         net (fo=1, routed)           0.000     9.634    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.881 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[0]
                         net (fo=1, routed)           0.561    10.442    MPP_Circuit/control_unit/counter/product[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.299    10.741 r  MPP_Circuit/control_unit/counter/q[3]_i_2/O
                         net (fo=1, routed)           0.154    10.895    MPP_Circuit/control_unit/counter/q[3]_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124    11.019 r  MPP_Circuit/control_unit/counter/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.019    MPP_Circuit/Parallel_load_reg8/D[3]
    SLICE_X5Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.514    14.855    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)        0.029    15.109    MPP_Circuit/Parallel_load_reg8/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 2.512ns (42.776%)  route 3.360ns (57.224%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.327     7.283 r  MPP_Circuit/control_unit/counter/product__0_carry_i_10/O
                         net (fo=10, routed)          0.392     7.675    MPP_Circuit/control_unit/counter/p_1_out[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.326     8.001 r  MPP_Circuit/control_unit/counter/product__0_carry_i_1/O
                         net (fo=1, routed)           0.710     8.712    MPP_Circuit/Data_ALU_MPP/Multiplier/DI[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.108 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.108    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.327 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.477     9.804    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.295    10.099 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    10.099    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.326 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[1]
                         net (fo=1, routed)           0.399    10.725    MPP_Circuit/control_unit/counter/product[4]
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.303    11.028 r  MPP_Circuit/control_unit/counter/q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.028    MPP_Circuit/Parallel_load_reg8/D[4]
    SLICE_X3Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.514    14.855    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029    15.123    MPP_Circuit/Parallel_load_reg8/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.747ns (37.403%)  route 2.924ns (62.597%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.327     7.283 r  MPP_Circuit/control_unit/counter/product__0_carry_i_10/O
                         net (fo=10, routed)          0.773     8.056    MPP_Circuit/control_unit/counter/p_1_out[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.326     8.382 r  MPP_Circuit/control_unit/counter/product__0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.382    MPP_Circuit/Data_ALU_MPP/Multiplier/q[0]_i_2[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.632 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[2]
                         net (fo=1, routed)           0.607     9.239    MPP_Circuit/control_unit/counter/product[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.301     9.540 r  MPP_Circuit/control_unit/counter/q[2]_i_2/O
                         net (fo=1, routed)           0.162     9.702    MPP_Circuit/control_unit/counter/q[2]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     9.826 r  MPP_Circuit/control_unit/counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.826    MPP_Circuit/Parallel_load_reg8/D[2]
    SLICE_X0Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516    14.857    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.029    15.125    MPP_Circuit/Parallel_load_reg8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.364ns (34.219%)  route 2.622ns (65.781%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/Q
                         net (fo=45, routed)          0.911     6.522    MPP_Circuit/control_unit/counter/count[2]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.124     6.646 r  MPP_Circuit/control_unit/counter/product__0_carry_i_11/O
                         net (fo=6, routed)           0.455     7.101    MPP_Circuit/Parallel_load_reg8/product__35_carry__0_i_1_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.225 r  MPP_Circuit/Parallel_load_reg8/product__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.225    MPP_Circuit/Data_ALU_MPP/Multiplier/q[0]_i_2[1]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.455 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[1]
                         net (fo=1, routed)           0.582     8.037    MPP_Circuit/control_unit/counter/product[1]
    SLICE_X4Y11          LUT5 (Prop_lut5_I1_O)        0.306     8.343 r  MPP_Circuit/control_unit/counter/q[1]_i_2/O
                         net (fo=1, routed)           0.674     9.017    MPP_Circuit/control_unit/counter/q[1]_i_2_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     9.141 r  MPP_Circuit/control_unit/counter/q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.141    MPP_Circuit/Parallel_load_reg8/D[1]
    SLICE_X4Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.514    14.855    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.029    15.109    MPP_Circuit/Parallel_load_reg8/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.251ns (35.895%)  route 2.234ns (64.105%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/Q
                         net (fo=45, routed)          0.959     6.571    MPP_Circuit/control_unit/counter/count[1]
    SLICE_X2Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.695 r  MPP_Circuit/control_unit/counter/product__0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.695    MPP_Circuit/Data_ALU_MPP/Multiplier/q[0]_i_2[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.947 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[0]
                         net (fo=1, routed)           0.824     7.770    MPP_Circuit/control_unit/counter/product[0]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.295     8.065 r  MPP_Circuit/control_unit/counter/q[0]_i_2/O
                         net (fo=1, routed)           0.452     8.517    MPP_Circuit/control_unit/counter/q[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  MPP_Circuit/control_unit/counter/q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.641    MPP_Circuit/Parallel_load_reg8/D[0]
    SLICE_X2Y10          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.517    14.858    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.077    15.174    MPP_Circuit/Parallel_load_reg8/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/control_unit/counter/cur_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.718ns (28.564%)  route 1.796ns (71.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/Q
                         net (fo=45, routed)          1.382     6.956    MPP_Circuit/control_unit/counter/count[0]
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.299     7.255 r  MPP_Circuit/control_unit/counter/cur_count[2]_i_1/O
                         net (fo=1, routed)           0.414     7.669    MPP_Circuit/control_unit/counter/cur_count[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.515    14.856    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.071    15.027    MPP_Circuit/control_unit/counter/cur_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/control_unit/counter/cur_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.608ns (26.211%)  route 1.712ns (73.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/Q
                         net (fo=45, routed)          1.365     6.977    MPP_Circuit/control_unit/counter/count[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.152     7.129 r  MPP_Circuit/control_unit/counter/cur_count[0]_i_1/O
                         net (fo=1, routed)           0.346     7.475    MPP_Circuit/control_unit/counter/cur_count[0]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.515    14.856    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.255    14.843    MPP_Circuit/control_unit/counter/cur_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.295%)  route 0.157ns (45.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.475    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/Q
                         net (fo=45, routed)          0.157     1.773    MPP_Circuit/control_unit/counter/count[2]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  MPP_Circuit/control_unit/counter/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    MPP_Circuit/Parallel_load_reg8/D[6]
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     1.989    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.091     1.579    MPP_Circuit/Parallel_load_reg8/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.125%)  route 0.178ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/Q
                         net (fo=45, routed)          0.178     1.795    MPP_Circuit/control_unit/counter/count[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  MPP_Circuit/control_unit/counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    MPP_Circuit/Parallel_load_reg8/D[2]
    SLICE_X0Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.091     1.580    MPP_Circuit/Parallel_load_reg8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.285%)  route 0.191ns (50.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MPP_Circuit/Parallel_load_reg8/q_reg[3]/Q
                         net (fo=17, routed)          0.191     1.807    MPP_Circuit/control_unit/counter/Q[3]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  MPP_Circuit/control_unit/counter/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    MPP_Circuit/Parallel_load_reg8/D[3]
    SLICE_X5Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     1.989    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    MPP_Circuit/Parallel_load_reg8/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.876%)  route 0.202ns (49.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  MPP_Circuit/Parallel_load_reg8/q_reg[0]/Q
                         net (fo=21, routed)          0.202     1.842    MPP_Circuit/control_unit/counter/Q[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  MPP_Circuit/control_unit/counter/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    MPP_Circuit/Parallel_load_reg8/D[0]
    SLICE_X2Y10          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120     1.596    MPP_Circuit/Parallel_load_reg8/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 MPP_Circuit/Parallel_load_reg8/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.417%)  route 0.215ns (53.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.590     1.473    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  MPP_Circuit/Parallel_load_reg8/q_reg[5]/Q
                         net (fo=11, routed)          0.215     1.829    MPP_Circuit/control_unit/counter/Q[5]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  MPP_Circuit/control_unit/counter/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.874    MPP_Circuit/Parallel_load_reg8/D[5]
    SLICE_X5Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     1.987    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.091     1.564    MPP_Circuit/Parallel_load_reg8/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.458%)  route 0.232ns (55.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MPP_Circuit/Parallel_load_reg8/q_reg[1]/Q
                         net (fo=21, routed)          0.232     1.847    MPP_Circuit/control_unit/counter/Q[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  MPP_Circuit/control_unit/counter/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    MPP_Circuit/Parallel_load_reg8/D[1]
    SLICE_X4Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     1.989    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    MPP_Circuit/Parallel_load_reg8/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/control_unit/counter/cur_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.966%)  route 0.237ns (56.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/Q
                         net (fo=45, routed)          0.237     1.854    MPP_Circuit/control_unit/counter/count[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.045     1.899 r  MPP_Circuit/control_unit/counter/cur_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    MPP_Circuit/control_unit/counter/cur_count[1]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.091     1.567    MPP_Circuit/control_unit/counter/cur_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 MPP_Circuit/Parallel_load_reg8/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.856%)  route 0.248ns (57.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MPP_Circuit/Parallel_load_reg8/q_reg[7]/Q
                         net (fo=5, routed)           0.248     1.863    MPP_Circuit/control_unit/counter/Q[7]
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.908 r  MPP_Circuit/control_unit/counter/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.908    MPP_Circuit/Parallel_load_reg8/D[7]
    SLICE_X0Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    MPP_Circuit/Parallel_load_reg8/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Parallel_load_reg8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.231ns (37.737%)  route 0.381ns (62.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  MPP_Circuit/Parallel_load_reg8/q_reg[4]/Q
                         net (fo=12, routed)          0.246     1.861    MPP_Circuit/control_unit/counter/Q[4]
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.906 r  MPP_Circuit/control_unit/counter/q[4]_i_2/O
                         net (fo=1, routed)           0.135     2.041    MPP_Circuit/control_unit/counter/q[4]_i_2_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.045     2.086 r  MPP_Circuit/control_unit/counter/q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.086    MPP_Circuit/Parallel_load_reg8/D[4]
    SLICE_X3Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    MPP_Circuit/Parallel_load_reg8/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    MPP_Circuit/Parallel_load_reg8/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/control_unit/counter/cur_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.231%)  route 0.473ns (71.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MPP_Circuit/control_unit/counter/cur_count_reg[1]/Q
                         net (fo=45, routed)          0.329     1.946    MPP_Circuit/control_unit/counter/count[1]
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.045     1.991 r  MPP_Circuit/control_unit/counter/cur_count[2]_i_1/O
                         net (fo=1, routed)           0.144     2.135    MPP_Circuit/control_unit/counter/cur_count[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     1.989    MPP_Circuit/control_unit/counter/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MPP_Circuit/control_unit/counter/cur_count_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.057     1.547    MPP_Circuit/control_unit/counter/cur_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.588    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y11    MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    MPP_Circuit/Parallel_load_reg8/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    MPP_Circuit/Parallel_load_reg8/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    MPP_Circuit/Parallel_load_reg8/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    MPP_Circuit/control_unit/counter/cur_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    MPP_Circuit/Parallel_load_reg8/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    MPP_Circuit/Parallel_load_reg8/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    MPP_Circuit/Parallel_load_reg8/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    MPP_Circuit/Parallel_load_reg8/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    MPP_Circuit/Parallel_load_reg8/q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    MPP_Circuit/Parallel_load_reg8/q_reg[4]/C



