/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"
#define NO_CODEC
/ {
	model = "Engicam MicroGEA MX6ULL SOM Starterkit";
	compatible = "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x1000000>;
			linux,cma-default;
		};
	};

	gpio_export {
		compatible = "gpio-export";
		#size-cells = <0>;
		
		UMTS_1V8_ON {
			gpio-export,name = "UMTS_1V8_ON";
			gpio-export,input = <1>;
			gpios = <&gpio5 1 0>;
		};				
		UMTS_ON_OFF {
			gpio-export,name = "UMTS_ON_OFF";
			gpio-export,output = <1>;
			gpios = <&gpio5 4 0>;
		};				
		UMTS_HW_SHUTDOWN {
			gpio-export,name = "UMTS_HW_SHUTDOWN";
			gpio-export,output = <0>;
			gpios = <&gpio5 5 0>;
		};				
		WIFI_WL_REG_ON {
			gpio-export,name = "WIFI_WL_REG_ON";
			gpio-export,output = <1>;
			gpios = <&gpio1 2 0>;
		};				

		BT_REG_ON {
			gpio-export,name = "BT_REG_ON";
			gpio-export,output = <1>;
			gpios = <&gpio1 25 0>;
		};				
    
		ETH_PHY_RESET {
			gpio-export,name = "ETH_PHY_RESET";
			gpio-export,output = <1>;
			gpios = <&gpio5 9 0>;
		};			
	};


	pxp_v4l2 {
		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_out_3v3: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "out-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_out_1v8: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "out-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};
		
		reg_out_1v35: regulator@2 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "out-1v35";
			regulator-min-microvolt = <1350000>;
			regulator-max-microvolt = <1350000>;
		};

	};

#ifndef NO_CODEC
	sound {
		compatible = "fsl,imx6q-icore-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-icore-sgtl5000";
		cpu-dai = <&sai2>;
		audio-codec = <&codec>;
		asrc-controller = <&asrc>;
		codec-master;
		gpr = <&gpr>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
	};
#endif
};

&cpu0 {
	/*
	 * on i.MX6ULL, no seperated VDD_ARM_IN and VDD_SOC_IN,
	 * to align with other platform and use the same cpufreq
	 * driver, still use the seperated OPP define for arm
	 * and soc.
	 */
	operating-points = <
		/* kHz	uV */
//		996000	1275000
		792000	1225000
		528000	1175000
		396000	1025000
		198000	950000
	>;
	fsl,soc-operating-points = <
		/* KHz	uV */
//		996000	1175000
		792000	1175000
		528000	1175000
		396000	1175000
		198000	1175000
	>;

	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};

};


&gpc {
	fsl,cpu_pupscr_sw2iso = <0x2>;
	fsl,cpu_pupscr_sw = <0x1>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	fsl,ldo-bypass = <0>; /* don't use ldo-bypass, u-boot will check it and configure */
};

&wdog1 {
	fsl,wdog_b;
};


&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
	status = "okay";
	fsl,legacy-bch-geometry;
	nand-on-flash-bbt;
};

&epdc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_epdc0>;
	V3P3-supply = <&V3P3_reg>;
	VCOM-supply = <&VCOM_reg>;
	DISPLAY-supply = <&DISPLAY_reg>;
        status = "okay";
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display0>;
	status = "disabled";

	display0: display {
		bits-per-pixel = <16>;
		bus-width = <18>;

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
			clock-frequency = <28000000>;
			hactive = <800>;
			vactive = <480>;
			hfront-porch = <30>;
			hback-porch = <30>;
			hsync-len = <64>;
			vback-porch = <5>;
			vfront-porch = <5>;
			vsync-len = <20>;

			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
			pixelclk-active = <0>;
			};
		};
	};
};


&pwm8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm8>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	status = "okay";
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	//fsl,uart-has-rtscts;
	/* for DTE mode, add below change */
	/* fsl,dte-mode; */
	/* pinctrl-0 = <&pinctrl_uart2dte>; */
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	fsl,uart-has-rtscts;
	status = "disabled";
};

&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
#define GEAL_STARTERKIT_ADAPTER
/* GEAL_STARTERKIT_ADAPTER defined only if the EDIMM-L adapet is used */
#ifdef GEAL_STARTERKIT_ADAPTER
	pinctrl-0 = <&pinctrl_usdhc1_100mhz>;
	bus-width = <1>;
#else
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <4>;
#endif
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_out_3v3>;
	bus-width = <4>;
	enable-sdio-wakeup;
	keep-power-in-suspend;
	status = "okay";
};


&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	vmmc-supply = <&reg_out_3v3>;
	keep-power-in-suspend;
	non-removable;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

#ifndef NO_CODEC
	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks IMX6UL_CLK_OSC>;
		clock-names = "mclk";
		wlf,shared-lrclk;
		VDDA-supply = <&reg_out_3v3>;
		VDDIO-supply = <&reg_out_3v3>;
		VDDD-supply = <&reg_out_1v8>;
	};
#endif

	tps6518x@68 {
		compatible = "ti,tps6518x";
		reg = <0x68>;
		/*
		 * power sequencing for TPS65180/65181
		 */
		pwr_seq0 = <0xe1>; /* [Vddh-seq=3 | Vpos-seq=2 | Vee-seq=0 | Vneg-seq=1] */
		pwr_seq1 = <0x30>; /* [Vneg-dly1=3 |Vee-dly0=0]  mSec */
		pwr_seq2 = <0x33>; /* [Vddh-dly3=3 | Vpos-dly2=3] mSec */
		/*
		 * power sequencing for TPS65185/65186
		 */
		upseq0 = <0xe4>; //<0xe4>;
		upseq1 = <0x03>; //<0x55>;
		dwnseq0 = <0x1e>; // <0x1e>;
		dwnseq1 = <0xe0>; // <0xe0>;

		gpio_pmic_pwrgood = <&gpio3 16 0>;
		gpio_pmic_vcom_ctrl = <&gpio3 24 0>;
		gpio_pmic_wakeup = <&gpio5 7 0>;
		gpio_pmic_intr = <&gpio3 13 0>;
		gpio_pmic_powerup = <&gpio3 14 0>;

		regulators {
			DISPLAY_reg: DISPLAY {
				regulator-name = "DISPLAY";
			};

			VCOM_reg: VCOM {
				regulator-name = "VCOM";
#if 0
				/* 2's-compliment, -4325000 */
				regulator-min-microvolt = <0xffbe0178>;
				/* 2's-compliment, -500000 */
				regulator-max-microvolt = <0xfff85ee0>;
#endif
#if 1
				/* 2's-compliment, -2500000 */
				regulator-min-microvolt = <0xFFD9DA60>;
				/* 2's-compliment, -300000 */
				regulator-max-microvolt = <0xFFFB6C20>;
#endif
			};

			V3P3_reg: V3P3 {
				regulator-name = "V3P3";
			};
		};
	};

};

&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19  0x17059 /*CD sdhc1 */
				MX6UL_PAD_LCD_DATA09__GPIO3_IO14   0x1b0b0  /* TPS65185 POWERUP */								
				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x1b0b0  /* TPS65185 WAKEUP  */								
				MX6UL_PAD_LCD_DATA08__GPIO3_IO13   0x1b0b0  /* TPS65185 INT */								
				MX6UL_PAD_LCD_DATA11__GPIO3_IO16   0x1b0b0  /* TPS65185 POWERGOOD */								
				MX6UL_PAD_LCD_DATA19__GPIO3_IO24   0x1b0b0  /* TPS65185 VCOM_CTRL */	

				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x1b0b0  /* UMTS 1.8V POWER ON  */							
				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0  /* UMTS ON/OFF  */							
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x1b0b0  /* UMTS SHUTDOWN  */

				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02     0x1b0b0  /* WL_REG_ON  */							
				MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25     0x1b0b0  /* BT_REG_ON  */						
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 0x1b0b0  	/* ENET Reset */
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x1b0b0		/* ENET_nRST */
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2	0x4001b031
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
			>;
		};


		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};


		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
				MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
				MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
				MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
				MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
				MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
				MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
				MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
				MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
				MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
				MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
				MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
				MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
				MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79

			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
			>;
		};

		pinctrl_pwm8: pwm8grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_ER__PWM8_OUT   0x110b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	0x1b0b1
			>;
		};

		pinctrl_uart8: uart8grp {
				fsl,pins = <
				MX6UL_PAD_LCD_DATA20__UART8_DCE_TX	0x1b0b1
				MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	0x1b0b1
				MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS	0x1b0b0
			>;
		};

		pinctrl_uart2dte: uart2dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x17070
				MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x10070
				MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x17070
				MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x17070
				MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x17070
				MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x17070
			>;
		};


		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_PIXCLK__I2C1_SCL 0x4001b8b0
				MX6UL_PAD_CSI_MCLK__I2C1_SDA 0x4001b8b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
			>;
		};

		pinctrl_ecspi: ecspigrp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK      	0x70a1
				MX6UL_PAD_CSI_DATA05__ECSPI1_SS0 	0x70a1
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI   	0x70a1
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO   	0x70a1
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x130b0
				MX6UL_PAD_JTAG_TMS__CCM_CLKO1		0x4001b031
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x120b0
			>;
		};

               pinctrl_epdc0: epdcgrp0 {
                        fsl,pins = <
				MX6UL_PAD_ENET2_RX_DATA0__EPDC_SDDO08                    0x10b1
				MX6UL_PAD_ENET2_RX_DATA1__EPDC_SDDO09                    0x10b1
				MX6UL_PAD_ENET2_RX_EN__EPDC_SDDO10                       0x10b1
				MX6UL_PAD_ENET2_TX_DATA0__EPDC_SDDO11                    0x10b1
				MX6UL_PAD_ENET2_TX_DATA1__EPDC_SDDO12                    0x10b1
				MX6UL_PAD_ENET2_TX_EN__EPDC_SDDO13                       0x10b1
				MX6UL_PAD_ENET2_TX_CLK__EPDC_SDDO14                      0x10b1
				MX6UL_PAD_ENET2_RX_ER__EPDC_SDDO15                       0x10b1
				MX6UL_PAD_LCD_CLK__EPDC_SDCLK                            0x10b1
				MX6UL_PAD_LCD_ENABLE__EPDC_SDLE                          0x10b1
				MX6UL_PAD_LCD_HSYNC__EPDC_SDOE                           0x10b1
				MX6UL_PAD_LCD_VSYNC__EPDC_SDCE0                          0x10b1
				MX6UL_PAD_LCD_DATA00__EPDC_SDDO00                        0x10b1
				MX6UL_PAD_LCD_DATA01__EPDC_SDDO01                        0x10b1
				MX6UL_PAD_LCD_DATA02__EPDC_SDDO02                        0x10b1
				MX6UL_PAD_LCD_DATA03__EPDC_SDDO03                        0x10b1
				MX6UL_PAD_LCD_DATA04__EPDC_SDDO04                        0x10b1
				MX6UL_PAD_LCD_DATA05__EPDC_SDDO05                        0x10b1
				MX6UL_PAD_LCD_DATA06__EPDC_SDDO06                        0x10b1
				MX6UL_PAD_LCD_DATA07__EPDC_SDDO07                        0x10b1
				MX6UL_PAD_LCD_DATA14__EPDC_SDSHR                         0x10b1
				MX6UL_PAD_LCD_DATA15__EPDC_GDRL                          0x10b1
				MX6UL_PAD_LCD_DATA16__EPDC_GDCLK                         0x10b1
				MX6UL_PAD_LCD_DATA17__EPDC_GDSP                          0x10b1
				MX6UL_PAD_LCD_RESET__EPDC_GDOE                           0x10b1
                        >;
                };

	};
};

&iomuxc {
	touchpanel{
		pinctrl_stmpe_ts:  stmpe-tsgrp  {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__GPIO3_IO04 0x1b0b0 /*interrupt*/ 
			>;
		};
	};
};
