Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Tue Oct 16 14:34:55 2018
| Host              : 803-018 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file main_clock_utilization_routed.rpt
| Design            : main
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------+--------------------------+--------------+-------+
|       |                           |                          |   Num Loads  |       |
+-------+---------------------------+--------------------------+------+-------+-------+
| Index | BUFG Cell                 | Net Name                 | BELs | Sites | Fixed |
+-------+---------------------------+--------------------------+------+-------+-------+
|     1 | update_set_IBUF_BUFG_inst | update_set_IBUF_BUFG     |    1 |     1 |    no |
|     2 | input_num_reg[5]_i_4      | input_num_reg[5]_i_4_n_0 |   36 |    12 |    no |
|     3 | clk_N_BUFG_inst           | clk_N_BUFG               |   58 |    44 |    no |
|     4 | clk_IBUF_BUFG_inst        | clk_IBUF_BUFG            |   66 |    18 |    no |
+-------+---------------------------+--------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------+------------------------------+--------------+-------+
|       |                          |                              |   Num Loads  |       |
+-------+--------------------------+------------------------------+------+-------+-------+
| Index | Local Clk Src            | Net Name                     | BELs | Sites | Fixed |
+-------+--------------------------+------------------------------+------+-------+-------+
|     1 | testd/an_reg[1]_LDC_i_1  | testd/an_reg[1]_LDC_i_1_n_0  |    2 |     2 |    no |
|     2 | testd/an_reg[2]_LDC_i_1  | testd/an_reg[2]_LDC_i_1_n_0  |    2 |     2 |    no |
|     3 | testd/an_reg[4]_LDC_i_1  | testd/an_reg[4]_LDC_i_1_n_0  |    2 |     2 |    no |
|     4 | testd/an_reg[5]_LDC_i_1  | testd/an_reg[5]_LDC_i_1_n_0  |    2 |     2 |    no |
|     5 | testd/an_reg[6]_LDC_i_1  | testd/an_reg[6]_LDC_i_1_n_0  |    2 |     2 |    no |
|     6 | testd/seg_reg[0]_LDC_i_1 | testd/seg_reg[0]_LDC_i_1_n_0 |    2 |     2 |    no |
|     7 | testd/seg_reg[1]_LDC_i_1 | testd/seg_reg[1]_LDC_i_1_n_0 |    2 |     2 |    no |
|     8 | testd/seg_reg[2]_LDC_i_1 | testd/seg_reg[2]_LDC_i_1_n_0 |    2 |     2 |    no |
|     9 | testd/seg_reg[3]_LDC_i_1 | testd/seg_reg[3]_LDC_i_1_n_0 |    2 |     2 |    no |
|    10 | testd/seg_reg[4]_LDC_i_1 | testd/seg_reg[4]_LDC_i_1_n_0 |    2 |     2 |    no |
|    11 | testd/seg_reg[5]_LDC_i_1 | testd/seg_reg[5]_LDC_i_1_n_0 |    2 |     2 |    no |
|    12 | testd/seg_reg[6]_LDC_i_1 | testd/seg_reg[6]_LDC_i_1_n_0 |    2 |     2 |    no |
|    13 | testd/sw_reg[0]_LDC_i_1  | testd/sw_reg[0]_LDC_i_1_n_0  |    2 |     2 |    no |
|    14 | testd/sw_reg[1]_LDC_i_1  | testd/sw_reg[1]_LDC_i_1_n_0  |    2 |     2 |    no |
|    15 | testd/sw_reg[2]_LDC_i_1  | testd/sw_reg[2]_LDC_i_1_n_0  |    2 |     2 |    no |
|    16 | testd/sw_reg[3]_LDC_i_1  | testd/sw_reg[3]_LDC_i_1_n_0  |    2 |     2 |    no |
+-------+--------------------------+------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  144 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   33 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |      Clock Net Name      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------+
| BUFG        | BUFHCE_X0Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | update_set_IBUF_BUFG     |
| BUFG        | BUFHCE_X0Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  33 |     0 |        0 | clk_IBUF_BUFG            |
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  36 |     0 |        0 | input_num_reg[5]_i_4_n_0 |
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  58 |     0 |        0 | clk_N_BUFG               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  33 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_N_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells input_num_reg[5]_i_4]
set_property LOC BUFGCTRL_X0Y2 [get_cells update_set_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]
set_property LOC IOB_X0Y79 [get_ports update_set]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_N_BUFG" driven by instance "clk_N_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_N_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_N_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_N_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_N_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "input_num_reg[5]_i_4_n_0" driven by instance "input_num_reg[5]_i_4" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_input_num_reg[5]_i_4_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_input_num_reg[5]_i_4_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="input_num_reg[5]_i_4_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_input_num_reg[5]_i_4_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/an_reg[1]_LDC_i_1_n_0" driven by instance "testd/an_reg[1]_LDC_i_1" located at site "SLICE_X0Y84"
#startgroup
create_pblock {CLKAG_testd/an_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/an_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/an_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/an_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/an_reg[2]_LDC_i_1_n_0" driven by instance "testd/an_reg[2]_LDC_i_1" located at site "SLICE_X1Y81"
#startgroup
create_pblock {CLKAG_testd/an_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/an_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/an_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/an_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/an_reg[4]_LDC_i_1_n_0" driven by instance "testd/an_reg[4]_LDC_i_1" located at site "SLICE_X0Y82"
#startgroup
create_pblock {CLKAG_testd/an_reg[4]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/an_reg[4]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/an_reg[4]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/an_reg[4]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/an_reg[5]_LDC_i_1_n_0" driven by instance "testd/an_reg[5]_LDC_i_1" located at site "SLICE_X0Y81"
#startgroup
create_pblock {CLKAG_testd/an_reg[5]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/an_reg[5]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/an_reg[5]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/an_reg[5]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/an_reg[6]_LDC_i_1_n_0" driven by instance "testd/an_reg[6]_LDC_i_1" located at site "SLICE_X2Y84"
#startgroup
create_pblock {CLKAG_testd/an_reg[6]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/an_reg[6]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/an_reg[6]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/an_reg[6]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[0]_LDC_i_1_n_0" driven by instance "testd/seg_reg[0]_LDC_i_1" located at site "SLICE_X4Y85"
#startgroup
create_pblock {CLKAG_testd/seg_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[1]_LDC_i_1_n_0" driven by instance "testd/seg_reg[1]_LDC_i_1" located at site "SLICE_X6Y84"
#startgroup
create_pblock {CLKAG_testd/seg_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[2]_LDC_i_1_n_0" driven by instance "testd/seg_reg[2]_LDC_i_1" located at site "SLICE_X6Y85"
#startgroup
create_pblock {CLKAG_testd/seg_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[3]_LDC_i_1_n_0" driven by instance "testd/seg_reg[3]_LDC_i_1" located at site "SLICE_X4Y86"
#startgroup
create_pblock {CLKAG_testd/seg_reg[3]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[3]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[3]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[3]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[4]_LDC_i_1_n_0" driven by instance "testd/seg_reg[4]_LDC_i_1" located at site "SLICE_X6Y82"
#startgroup
create_pblock {CLKAG_testd/seg_reg[4]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[4]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[4]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[4]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[5]_LDC_i_1_n_0" driven by instance "testd/seg_reg[5]_LDC_i_1" located at site "SLICE_X6Y84"
#startgroup
create_pblock {CLKAG_testd/seg_reg[5]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[5]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[5]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[5]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/seg_reg[6]_LDC_i_1_n_0" driven by instance "testd/seg_reg[6]_LDC_i_1" located at site "SLICE_X5Y85"
#startgroup
create_pblock {CLKAG_testd/seg_reg[6]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/seg_reg[6]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/seg_reg[6]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/seg_reg[6]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/sw_reg[0]_LDC_i_1_n_0" driven by instance "testd/sw_reg[0]_LDC_i_1" located at site "SLICE_X3Y82"
#startgroup
create_pblock {CLKAG_testd/sw_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/sw_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/sw_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/sw_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/sw_reg[1]_LDC_i_1_n_0" driven by instance "testd/sw_reg[1]_LDC_i_1" located at site "SLICE_X5Y80"
#startgroup
create_pblock {CLKAG_testd/sw_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/sw_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/sw_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/sw_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/sw_reg[2]_LDC_i_1_n_0" driven by instance "testd/sw_reg[2]_LDC_i_1" located at site "SLICE_X4Y81"
#startgroup
create_pblock {CLKAG_testd/sw_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/sw_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/sw_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/sw_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "testd/sw_reg[3]_LDC_i_1_n_0" driven by instance "testd/sw_reg[3]_LDC_i_1" located at site "SLICE_X5Y84"
#startgroup
create_pblock {CLKAG_testd/sw_reg[3]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_testd/sw_reg[3]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="testd/sw_reg[3]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_testd/sw_reg[3]_LDC_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "update_set_IBUF_BUFG" driven by instance "update_set_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_update_set_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_update_set_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="update_set_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_update_set_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
