<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="USR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usr.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="usr.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="usr.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="usr.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="usr.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="usr.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usr.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="usr.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="usr.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="usr.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="usr.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="usr.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="usr.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usr.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="usr.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="usr.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="usr.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="usr.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="usr.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="usr.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usr.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="usr.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="usr.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usr_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="usr_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usr_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usr_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usr_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="usr_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usr_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usr_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="usr_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="usr_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usr_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usr_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="usr_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usr_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="usr_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="usr_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usr_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="usr_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usr_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usr_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1722212831" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1722212831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722216754" xil_pn:in_ck="-1446802461901185399" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1722216754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="usr.vhd"/>
      <outfile xil_pn:name="usr_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1722216758" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1478702709694262085" xil_pn:start_ts="1722216758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722216758" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-878401427687249785" xil_pn:start_ts="1722216758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212831" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7689171159008226624" xil_pn:start_ts="1722212831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722216758" xil_pn:in_ck="-1446802461901185399" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1722216758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="usr.vhd"/>
      <outfile xil_pn:name="usr_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1722216762" xil_pn:in_ck="-1446802461901185399" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8895679249907789260" xil_pn:start_ts="1722216758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="usr_tb_beh.prj"/>
      <outfile xil_pn:name="usr_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1722817959" xil_pn:in_ck="-3424749445893740898" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7087842948321684729" xil_pn:start_ts="1722817958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="usr_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3146661812338834081" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7689171159008226624" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1752851972296123357" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252412973481" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722212802" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2439384601542474506" xil_pn:start_ts="1722212802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722213558" xil_pn:in_ck="155739302698" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2339577281032301181" xil_pn:start_ts="1722213553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="usr.lso"/>
      <outfile xil_pn:name="usr.ngc"/>
      <outfile xil_pn:name="usr.ngr"/>
      <outfile xil_pn:name="usr.prj"/>
      <outfile xil_pn:name="usr.stx"/>
      <outfile xil_pn:name="usr.syr"/>
      <outfile xil_pn:name="usr.xst"/>
      <outfile xil_pn:name="usr_vhdl.prj"/>
      <outfile xil_pn:name="usr_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1722816659" xil_pn:in_ck="-1844836378803255165" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5280144153394248334" xil_pn:start_ts="1722816659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722816664" xil_pn:in_ck="-8617534481697423325" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5603896442200881485" xil_pn:start_ts="1722816659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="usr.bld"/>
      <outfile xil_pn:name="usr.ngd"/>
      <outfile xil_pn:name="usr_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1722816668" xil_pn:in_ck="-8617534481697423324" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5498416181169242234" xil_pn:start_ts="1722816664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="usr.pcf"/>
      <outfile xil_pn:name="usr_map.map"/>
      <outfile xil_pn:name="usr_map.mrp"/>
      <outfile xil_pn:name="usr_map.ncd"/>
      <outfile xil_pn:name="usr_map.ngm"/>
      <outfile xil_pn:name="usr_map.xrpt"/>
      <outfile xil_pn:name="usr_summary.xml"/>
      <outfile xil_pn:name="usr_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1722816678" xil_pn:in_ck="2467696972937494845" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1722816668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="usr.ncd"/>
      <outfile xil_pn:name="usr.pad"/>
      <outfile xil_pn:name="usr.par"/>
      <outfile xil_pn:name="usr.ptwx"/>
      <outfile xil_pn:name="usr.unroutes"/>
      <outfile xil_pn:name="usr.xpi"/>
      <outfile xil_pn:name="usr_pad.csv"/>
      <outfile xil_pn:name="usr_pad.txt"/>
      <outfile xil_pn:name="usr_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1722816681" xil_pn:in_ck="155739293821" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1722816678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usr.bgn"/>
      <outfile xil_pn:name="usr.bit"/>
      <outfile xil_pn:name="usr.drc"/>
      <outfile xil_pn:name="usr.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1722816678" xil_pn:in_ck="-8617534481697423456" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1722816675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="usr.twr"/>
      <outfile xil_pn:name="usr.twx"/>
    </transform>
  </transforms>

</generated_project>
