INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/LightSensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LightSensor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/SevenSegmentDisplay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
