Drill report for /home/balazs/Documents/RF_24G_Gateway/RF_24G_Gateway.kicad_pcb
Created on Sun 01 Dec 2019 11:56:37 AM CET

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'RF_24G_Gateway.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (78 holes)
    T2  0.90mm  0.035"  (42 holes)
    T3  1.00mm  0.039"  (66 holes)
    T4  1.02mm  0.040"  (144 holes)
    T5  1.25mm  0.049"  (12 holes)

    Total plated holes count 342


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
