Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/guy/vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b38c21141ac74536a5f98dfd294265ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot netbarry_core_tb_behav xil_defaultlib.netbarry_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.op_ADD(OP_ID=4'b0,NUM_FLT_BITS=0...
Compiling module xil_defaultlib.op_IMUL(OP_ID=4'b011,NUM_FLT_BIT...
Compiling module xil_defaultlib.op_COMP(OP_ID=4'b0100,NUM_FLT_BI...
Compiling module xil_defaultlib.netbarry_core(NUM_FLT_BITS=0)
Compiling module xil_defaultlib.netbarry_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot netbarry_core_tb_behav
