Test case 697

Optimisations:
  Iverilog: 
  Verilator: -fno-case -O3
  CXXRTL: -O0
  CXXSLG: -O0
  Xcelium: 
  CXXRTL_Yosys: -O1
  Iverilog_SV2V: 

Inputs:
  rst = 0
  bus_in = a6998fa9
  clk = 0
  inj_p_in2_1755422089313_78 = 0
  inj_p_mode_1755422089313_623 = 0

Mismatched outputs:
  bus_out:
    Verilator=10101001000000001001100110100110
    Iverilog=10101001100011111001100110100110
    Iverilog_SV2V=10101001100011111001100110100110
    CXXRTL=10101001100011111001100110100110
    CXXRTL_Yosys=10101001100011111001100110100110
    CXXSLG=10101001100011111001100110100110
    Xcelium=10101001100011111001100110100110
