#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5614ff5c74a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5614ff697230 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fb799610018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614ff697fb0_0 .net "clk", 0 0, o0x7fb799610018;  0 drivers
o0x7fb799610048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5614ff69d270_0 .net "data_address", 31 0, o0x7fb799610048;  0 drivers
o0x7fb799610078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614ff69d5a0_0 .net "data_read", 0 0, o0x7fb799610078;  0 drivers
v0x5614ff69e300_0 .var "data_readdata", 31 0;
o0x7fb7996100d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614ff6a0930_0 .net "data_write", 0 0, o0x7fb7996100d8;  0 drivers
o0x7fb799610108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5614ff6a1650_0 .net "data_writedata", 31 0, o0x7fb799610108;  0 drivers
S_0x5614ff6719f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fb799610258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5614ff6b8050_0 .net "instr_address", 31 0, o0x7fb799610258;  0 drivers
v0x5614ff6b8150_0 .var "instr_readdata", 31 0;
S_0x5614ff6842e0 .scope module, "multu_tb" "multu_tb" 5 1;
 .timescale 0 0;
v0x5614ff6c6500_0 .net "active", 0 0, L_0x5614ff6e0860;  1 drivers
v0x5614ff6c65c0_0 .var "clk", 0 0;
v0x5614ff6c6660_0 .var "clk_enable", 0 0;
v0x5614ff6c6750_0 .net "data_address", 31 0, L_0x5614ff6de430;  1 drivers
v0x5614ff6c67f0_0 .net "data_read", 0 0, L_0x5614ff6dbfb0;  1 drivers
v0x5614ff6c68e0_0 .var "data_readdata", 31 0;
v0x5614ff6c69b0_0 .net "data_write", 0 0, L_0x5614ff6dbdd0;  1 drivers
v0x5614ff6c6a80_0 .net "data_writedata", 31 0, L_0x5614ff6de120;  1 drivers
v0x5614ff6c6b50_0 .net "instr_address", 31 0, L_0x5614ff6df790;  1 drivers
v0x5614ff6c6cb0_0 .var "instr_readdata", 31 0;
v0x5614ff6c6d50_0 .net "register_v0", 31 0, L_0x5614ff6de0b0;  1 drivers
v0x5614ff6c6e40_0 .var "reset", 0 0;
S_0x5614ff6846b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5614ff6842e0;
 .timescale 0 0;
v0x5614ff6b8320_0 .var "expected", 63 0;
v0x5614ff6b8420_0 .var "funct", 5 0;
v0x5614ff6b8500_0 .var "i", 4 0;
v0x5614ff6b85c0_0 .var "imm", 15 0;
v0x5614ff6b86a0_0 .var "imm_instr", 31 0;
v0x5614ff6b87d0_0 .var "opcode", 5 0;
v0x5614ff6b88b0_0 .var "r_instr", 31 0;
v0x5614ff6b8990_0 .var "rd", 4 0;
v0x5614ff6b8a70_0 .var "rs", 4 0;
v0x5614ff6b8b50_0 .var "rt", 4 0;
v0x5614ff6b8c30_0 .var "shamt", 4 0;
v0x5614ff6b8d10_0 .var "test", 31 0;
E_0x5614ff610e60 .event posedge, v0x5614ff6babb0_0;
S_0x5614ff684ae0 .scope module, "dut" "mips_cpu_harvard" 5 135, 6 1 0, S_0x5614ff6842e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5614ff697e90 .functor OR 1, L_0x5614ff6d77b0, L_0x5614ff6d7a30, C4<0>, C4<0>;
L_0x5614ff69d480 .functor BUFZ 1, L_0x5614ff6d7210, C4<0>, C4<0>, C4<0>;
L_0x5614ff69e1e0 .functor BUFZ 1, L_0x5614ff6d73b0, C4<0>, C4<0>, C4<0>;
L_0x5614ff6a0790 .functor BUFZ 1, L_0x5614ff6d73b0, C4<0>, C4<0>, C4<0>;
L_0x5614ff6d7f70 .functor AND 1, L_0x5614ff6d7210, L_0x5614ff6d8270, C4<1>, C4<1>;
L_0x5614ff6a1530 .functor OR 1, L_0x5614ff6d7f70, L_0x5614ff6d7e50, C4<0>, C4<0>;
L_0x5614ff641fa0 .functor OR 1, L_0x5614ff6a1530, L_0x5614ff6d8080, C4<0>, C4<0>;
L_0x5614ff6d8510 .functor OR 1, L_0x5614ff641fa0, L_0x5614ff6d9b70, C4<0>, C4<0>;
L_0x5614ff6d8620 .functor OR 1, L_0x5614ff6d8510, L_0x5614ff6d92d0, C4<0>, C4<0>;
L_0x5614ff6d86e0 .functor BUFZ 1, L_0x5614ff6d74d0, C4<0>, C4<0>, C4<0>;
L_0x5614ff6d91c0 .functor AND 1, L_0x5614ff6d8c30, L_0x5614ff6d8f90, C4<1>, C4<1>;
L_0x5614ff6d92d0 .functor OR 1, L_0x5614ff6d8930, L_0x5614ff6d91c0, C4<0>, C4<0>;
L_0x5614ff6d9b70 .functor AND 1, L_0x5614ff6d96a0, L_0x5614ff6d9950, C4<1>, C4<1>;
L_0x5614ff6da320 .functor OR 1, L_0x5614ff6d9dc0, L_0x5614ff6da0e0, C4<0>, C4<0>;
L_0x5614ff6d9430 .functor OR 1, L_0x5614ff6da890, L_0x5614ff6dab90, C4<0>, C4<0>;
L_0x5614ff6daa70 .functor AND 1, L_0x5614ff6da5a0, L_0x5614ff6d9430, C4<1>, C4<1>;
L_0x5614ff6db390 .functor OR 1, L_0x5614ff6db020, L_0x5614ff6db2a0, C4<0>, C4<0>;
L_0x5614ff6db690 .functor OR 1, L_0x5614ff6db390, L_0x5614ff6db4a0, C4<0>, C4<0>;
L_0x5614ff6db840 .functor AND 1, L_0x5614ff6d7210, L_0x5614ff6db690, C4<1>, C4<1>;
L_0x5614ff6db9f0 .functor AND 1, L_0x5614ff6d7210, L_0x5614ff6db900, C4<1>, C4<1>;
L_0x5614ff6dbd10 .functor AND 1, L_0x5614ff6d7210, L_0x5614ff6db7a0, C4<1>, C4<1>;
L_0x5614ff6dbfb0 .functor BUFZ 1, L_0x5614ff69e1e0, C4<0>, C4<0>, C4<0>;
L_0x5614ff6dcc40 .functor AND 1, L_0x5614ff6e0860, L_0x5614ff6d8620, C4<1>, C4<1>;
L_0x5614ff6dcd50 .functor OR 1, L_0x5614ff6d92d0, L_0x5614ff6d9b70, C4<0>, C4<0>;
L_0x5614ff6de120 .functor BUFZ 32, L_0x5614ff6ddfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff6de1e0 .functor BUFZ 32, L_0x5614ff6dcf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff6de330 .functor BUFZ 32, L_0x5614ff6ddfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff6de430 .functor BUFZ 32, v0x5614ff6b9c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff6df430 .functor AND 1, v0x5614ff6c6660_0, L_0x5614ff6db840, C4<1>, C4<1>;
L_0x5614ff6df4a0 .functor AND 1, L_0x5614ff6df430, v0x5614ff6c3690_0, C4<1>, C4<1>;
L_0x5614ff6df790 .functor BUFZ 32, v0x5614ff6bac70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff6e0860 .functor BUFZ 1, v0x5614ff6c3690_0, C4<0>, C4<0>, C4<0>;
L_0x5614ff6e09e0 .functor AND 1, v0x5614ff6c6660_0, v0x5614ff6c3690_0, C4<1>, C4<1>;
v0x5614ff6bd990_0 .net *"_ivl_100", 31 0, L_0x5614ff6d94a0;  1 drivers
L_0x7fb7995c7498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bda90_0 .net *"_ivl_103", 25 0, L_0x7fb7995c7498;  1 drivers
L_0x7fb7995c74e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bdb70_0 .net/2u *"_ivl_104", 31 0, L_0x7fb7995c74e0;  1 drivers
v0x5614ff6bdc30_0 .net *"_ivl_106", 0 0, L_0x5614ff6d96a0;  1 drivers
v0x5614ff6bdcf0_0 .net *"_ivl_109", 5 0, L_0x5614ff6d98b0;  1 drivers
L_0x7fb7995c7528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bddd0_0 .net/2u *"_ivl_110", 5 0, L_0x7fb7995c7528;  1 drivers
v0x5614ff6bdeb0_0 .net *"_ivl_112", 0 0, L_0x5614ff6d9950;  1 drivers
v0x5614ff6bdf70_0 .net *"_ivl_116", 31 0, L_0x5614ff6d9cd0;  1 drivers
L_0x7fb7995c7570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be050_0 .net *"_ivl_119", 25 0, L_0x7fb7995c7570;  1 drivers
L_0x7fb7995c70a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be130_0 .net/2u *"_ivl_12", 5 0, L_0x7fb7995c70a8;  1 drivers
L_0x7fb7995c75b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be210_0 .net/2u *"_ivl_120", 31 0, L_0x7fb7995c75b8;  1 drivers
v0x5614ff6be2f0_0 .net *"_ivl_122", 0 0, L_0x5614ff6d9dc0;  1 drivers
v0x5614ff6be3b0_0 .net *"_ivl_124", 31 0, L_0x5614ff6d9ff0;  1 drivers
L_0x7fb7995c7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be490_0 .net *"_ivl_127", 25 0, L_0x7fb7995c7600;  1 drivers
L_0x7fb7995c7648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be570_0 .net/2u *"_ivl_128", 31 0, L_0x7fb7995c7648;  1 drivers
v0x5614ff6be650_0 .net *"_ivl_130", 0 0, L_0x5614ff6da0e0;  1 drivers
v0x5614ff6be710_0 .net *"_ivl_134", 31 0, L_0x5614ff6da4b0;  1 drivers
L_0x7fb7995c7690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be900_0 .net *"_ivl_137", 25 0, L_0x7fb7995c7690;  1 drivers
L_0x7fb7995c76d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6be9e0_0 .net/2u *"_ivl_138", 31 0, L_0x7fb7995c76d8;  1 drivers
v0x5614ff6beac0_0 .net *"_ivl_140", 0 0, L_0x5614ff6da5a0;  1 drivers
v0x5614ff6beb80_0 .net *"_ivl_143", 5 0, L_0x5614ff6da7f0;  1 drivers
L_0x7fb7995c7720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bec60_0 .net/2u *"_ivl_144", 5 0, L_0x7fb7995c7720;  1 drivers
v0x5614ff6bed40_0 .net *"_ivl_146", 0 0, L_0x5614ff6da890;  1 drivers
v0x5614ff6bee00_0 .net *"_ivl_149", 5 0, L_0x5614ff6daaf0;  1 drivers
L_0x7fb7995c7768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6beee0_0 .net/2u *"_ivl_150", 5 0, L_0x7fb7995c7768;  1 drivers
v0x5614ff6befc0_0 .net *"_ivl_152", 0 0, L_0x5614ff6dab90;  1 drivers
v0x5614ff6bf080_0 .net *"_ivl_155", 0 0, L_0x5614ff6d9430;  1 drivers
v0x5614ff6bf140_0 .net *"_ivl_159", 1 0, L_0x5614ff6daf30;  1 drivers
L_0x7fb7995c70f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bf220_0 .net/2u *"_ivl_16", 5 0, L_0x7fb7995c70f0;  1 drivers
L_0x7fb7995c77b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bf300_0 .net/2u *"_ivl_160", 1 0, L_0x7fb7995c77b0;  1 drivers
v0x5614ff6bf3e0_0 .net *"_ivl_162", 0 0, L_0x5614ff6db020;  1 drivers
L_0x7fb7995c77f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bf4a0_0 .net/2u *"_ivl_164", 5 0, L_0x7fb7995c77f8;  1 drivers
v0x5614ff6bf580_0 .net *"_ivl_166", 0 0, L_0x5614ff6db2a0;  1 drivers
v0x5614ff6bf640_0 .net *"_ivl_169", 0 0, L_0x5614ff6db390;  1 drivers
L_0x7fb7995c7840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bf700_0 .net/2u *"_ivl_170", 5 0, L_0x7fb7995c7840;  1 drivers
v0x5614ff6bf7e0_0 .net *"_ivl_172", 0 0, L_0x5614ff6db4a0;  1 drivers
v0x5614ff6bf8a0_0 .net *"_ivl_175", 0 0, L_0x5614ff6db690;  1 drivers
L_0x7fb7995c7888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bf960_0 .net/2u *"_ivl_178", 5 0, L_0x7fb7995c7888;  1 drivers
v0x5614ff6bfa40_0 .net *"_ivl_180", 0 0, L_0x5614ff6db900;  1 drivers
L_0x7fb7995c78d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bfb00_0 .net/2u *"_ivl_184", 5 0, L_0x7fb7995c78d0;  1 drivers
v0x5614ff6bfbe0_0 .net *"_ivl_186", 0 0, L_0x5614ff6db7a0;  1 drivers
L_0x7fb7995c7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bfca0_0 .net/2u *"_ivl_190", 0 0, L_0x7fb7995c7918;  1 drivers
v0x5614ff6bfd80_0 .net *"_ivl_20", 31 0, L_0x5614ff6d7670;  1 drivers
L_0x7fb7995c7960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bfe60_0 .net/2u *"_ivl_200", 4 0, L_0x7fb7995c7960;  1 drivers
v0x5614ff6bff40_0 .net *"_ivl_203", 4 0, L_0x5614ff6dc4d0;  1 drivers
v0x5614ff6c0020_0 .net *"_ivl_205", 4 0, L_0x5614ff6dc6f0;  1 drivers
v0x5614ff6c0100_0 .net *"_ivl_206", 4 0, L_0x5614ff6dc790;  1 drivers
v0x5614ff6c01e0_0 .net *"_ivl_213", 0 0, L_0x5614ff6dcd50;  1 drivers
L_0x7fb7995c79a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c02a0_0 .net/2u *"_ivl_214", 31 0, L_0x7fb7995c79a8;  1 drivers
v0x5614ff6c0380_0 .net *"_ivl_216", 31 0, L_0x5614ff6dce90;  1 drivers
v0x5614ff6c0460_0 .net *"_ivl_218", 31 0, L_0x5614ff6dd140;  1 drivers
v0x5614ff6c0540_0 .net *"_ivl_220", 31 0, L_0x5614ff6dd2d0;  1 drivers
v0x5614ff6c0620_0 .net *"_ivl_222", 31 0, L_0x5614ff6dd610;  1 drivers
L_0x7fb7995c7138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c0700_0 .net *"_ivl_23", 25 0, L_0x7fb7995c7138;  1 drivers
v0x5614ff6c07e0_0 .net *"_ivl_235", 0 0, L_0x5614ff6df430;  1 drivers
L_0x7fb7995c7ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c08a0_0 .net/2u *"_ivl_238", 31 0, L_0x7fb7995c7ac8;  1 drivers
L_0x7fb7995c7180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c0980_0 .net/2u *"_ivl_24", 31 0, L_0x7fb7995c7180;  1 drivers
v0x5614ff6c0a60_0 .net *"_ivl_243", 15 0, L_0x5614ff6df8f0;  1 drivers
v0x5614ff6c0b40_0 .net *"_ivl_244", 17 0, L_0x5614ff6dfb60;  1 drivers
L_0x7fb7995c7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c0c20_0 .net *"_ivl_247", 1 0, L_0x7fb7995c7b10;  1 drivers
v0x5614ff6c0d00_0 .net *"_ivl_250", 15 0, L_0x5614ff6dfca0;  1 drivers
L_0x7fb7995c7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c0de0_0 .net *"_ivl_252", 1 0, L_0x7fb7995c7b58;  1 drivers
v0x5614ff6c0ec0_0 .net *"_ivl_255", 0 0, L_0x5614ff6e00b0;  1 drivers
L_0x7fb7995c7ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c0fa0_0 .net/2u *"_ivl_256", 13 0, L_0x7fb7995c7ba0;  1 drivers
L_0x7fb7995c7be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c1080_0 .net/2u *"_ivl_258", 13 0, L_0x7fb7995c7be8;  1 drivers
v0x5614ff6c1570_0 .net *"_ivl_26", 0 0, L_0x5614ff6d77b0;  1 drivers
v0x5614ff6c1630_0 .net *"_ivl_260", 13 0, L_0x5614ff6e0390;  1 drivers
v0x5614ff6c1710_0 .net *"_ivl_28", 31 0, L_0x5614ff6d7940;  1 drivers
L_0x7fb7995c71c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c17f0_0 .net *"_ivl_31", 25 0, L_0x7fb7995c71c8;  1 drivers
L_0x7fb7995c7210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c18d0_0 .net/2u *"_ivl_32", 31 0, L_0x7fb7995c7210;  1 drivers
v0x5614ff6c19b0_0 .net *"_ivl_34", 0 0, L_0x5614ff6d7a30;  1 drivers
v0x5614ff6c1a70_0 .net *"_ivl_4", 31 0, L_0x5614ff6c70b0;  1 drivers
v0x5614ff6c1b50_0 .net *"_ivl_45", 2 0, L_0x5614ff6d7d20;  1 drivers
L_0x7fb7995c7258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c1c30_0 .net/2u *"_ivl_46", 2 0, L_0x7fb7995c7258;  1 drivers
v0x5614ff6c1d10_0 .net *"_ivl_51", 2 0, L_0x5614ff6d7fe0;  1 drivers
L_0x7fb7995c72a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c1df0_0 .net/2u *"_ivl_52", 2 0, L_0x7fb7995c72a0;  1 drivers
v0x5614ff6c1ed0_0 .net *"_ivl_57", 0 0, L_0x5614ff6d8270;  1 drivers
v0x5614ff6c1f90_0 .net *"_ivl_59", 0 0, L_0x5614ff6d7f70;  1 drivers
v0x5614ff6c2050_0 .net *"_ivl_61", 0 0, L_0x5614ff6a1530;  1 drivers
v0x5614ff6c2110_0 .net *"_ivl_63", 0 0, L_0x5614ff641fa0;  1 drivers
v0x5614ff6c21d0_0 .net *"_ivl_65", 0 0, L_0x5614ff6d8510;  1 drivers
L_0x7fb7995c7018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2290_0 .net *"_ivl_7", 25 0, L_0x7fb7995c7018;  1 drivers
v0x5614ff6c2370_0 .net *"_ivl_70", 31 0, L_0x5614ff6d8800;  1 drivers
L_0x7fb7995c72e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2450_0 .net *"_ivl_73", 25 0, L_0x7fb7995c72e8;  1 drivers
L_0x7fb7995c7330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2530_0 .net/2u *"_ivl_74", 31 0, L_0x7fb7995c7330;  1 drivers
v0x5614ff6c2610_0 .net *"_ivl_76", 0 0, L_0x5614ff6d8930;  1 drivers
v0x5614ff6c26d0_0 .net *"_ivl_78", 31 0, L_0x5614ff6d8aa0;  1 drivers
L_0x7fb7995c7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c27b0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb7995c7060;  1 drivers
L_0x7fb7995c7378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2890_0 .net *"_ivl_81", 25 0, L_0x7fb7995c7378;  1 drivers
L_0x7fb7995c73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2970_0 .net/2u *"_ivl_82", 31 0, L_0x7fb7995c73c0;  1 drivers
v0x5614ff6c2a50_0 .net *"_ivl_84", 0 0, L_0x5614ff6d8c30;  1 drivers
v0x5614ff6c2b10_0 .net *"_ivl_87", 0 0, L_0x5614ff6d8da0;  1 drivers
v0x5614ff6c2bf0_0 .net *"_ivl_88", 31 0, L_0x5614ff6d8b40;  1 drivers
L_0x7fb7995c7408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2cd0_0 .net *"_ivl_91", 30 0, L_0x7fb7995c7408;  1 drivers
L_0x7fb7995c7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5614ff6c2db0_0 .net/2u *"_ivl_92", 31 0, L_0x7fb7995c7450;  1 drivers
v0x5614ff6c2e90_0 .net *"_ivl_94", 0 0, L_0x5614ff6d8f90;  1 drivers
v0x5614ff6c2f50_0 .net *"_ivl_97", 0 0, L_0x5614ff6d91c0;  1 drivers
v0x5614ff6c3010_0 .net "active", 0 0, L_0x5614ff6e0860;  alias, 1 drivers
v0x5614ff6c30d0_0 .net "alu_op1", 31 0, L_0x5614ff6de1e0;  1 drivers
v0x5614ff6c3190_0 .net "alu_op2", 31 0, L_0x5614ff6de330;  1 drivers
v0x5614ff6c3250_0 .net "alui_instr", 0 0, L_0x5614ff6d7e50;  1 drivers
v0x5614ff6c3310_0 .net "b_flag", 0 0, v0x5614ff6b9800_0;  1 drivers
v0x5614ff6c33b0_0 .net "b_imm", 17 0, L_0x5614ff6dff70;  1 drivers
v0x5614ff6c3470_0 .net "b_offset", 31 0, L_0x5614ff6e0520;  1 drivers
v0x5614ff6c3550_0 .net "clk", 0 0, v0x5614ff6c65c0_0;  1 drivers
v0x5614ff6c35f0_0 .net "clk_enable", 0 0, v0x5614ff6c6660_0;  1 drivers
v0x5614ff6c3690_0 .var "cpu_active", 0 0;
v0x5614ff6c3730_0 .net "curr_addr", 31 0, v0x5614ff6bac70_0;  1 drivers
v0x5614ff6c3820_0 .net "curr_addr_p4", 31 0, L_0x5614ff6df6f0;  1 drivers
v0x5614ff6c38e0_0 .net "data_address", 31 0, L_0x5614ff6de430;  alias, 1 drivers
v0x5614ff6c39c0_0 .net "data_read", 0 0, L_0x5614ff6dbfb0;  alias, 1 drivers
v0x5614ff6c3a80_0 .net "data_readdata", 31 0, v0x5614ff6c68e0_0;  1 drivers
v0x5614ff6c3b60_0 .net "data_write", 0 0, L_0x5614ff6dbdd0;  alias, 1 drivers
v0x5614ff6c3c20_0 .net "data_writedata", 31 0, L_0x5614ff6de120;  alias, 1 drivers
v0x5614ff6c3d00_0 .net "funct_code", 5 0, L_0x5614ff6c6f80;  1 drivers
v0x5614ff6c3de0_0 .net "hi_out", 31 0, v0x5614ff6bb330_0;  1 drivers
v0x5614ff6c3ed0_0 .net "hl_reg_enable", 0 0, L_0x5614ff6df4a0;  1 drivers
v0x5614ff6c3f70_0 .net "instr_address", 31 0, L_0x5614ff6df790;  alias, 1 drivers
v0x5614ff6c4030_0 .net "instr_opcode", 5 0, L_0x5614ff6c6ee0;  1 drivers
v0x5614ff6c4110_0 .net "instr_readdata", 31 0, v0x5614ff6c6cb0_0;  1 drivers
v0x5614ff6c41d0_0 .net "j_imm", 0 0, L_0x5614ff6da320;  1 drivers
v0x5614ff6c4270_0 .net "j_reg", 0 0, L_0x5614ff6daa70;  1 drivers
v0x5614ff6c4330_0 .net "l_type", 0 0, L_0x5614ff6d8080;  1 drivers
v0x5614ff6c43f0_0 .net "link_const", 0 0, L_0x5614ff6d92d0;  1 drivers
v0x5614ff6c44b0_0 .net "link_reg", 0 0, L_0x5614ff6d9b70;  1 drivers
v0x5614ff6c4570_0 .net "lo_out", 31 0, v0x5614ff6bbb80_0;  1 drivers
v0x5614ff6c4660_0 .net "lw", 0 0, L_0x5614ff6d73b0;  1 drivers
v0x5614ff6c4700_0 .net "mem_read", 0 0, L_0x5614ff69e1e0;  1 drivers
v0x5614ff6c47c0_0 .net "mem_to_reg", 0 0, L_0x5614ff6a0790;  1 drivers
v0x5614ff6c5090_0 .net "mem_write", 0 0, L_0x5614ff6d86e0;  1 drivers
v0x5614ff6c5150_0 .net "memaddroffset", 31 0, v0x5614ff6b9c40_0;  1 drivers
v0x5614ff6c5240_0 .net "mfhi", 0 0, L_0x5614ff6db9f0;  1 drivers
v0x5614ff6c52e0_0 .net "mflo", 0 0, L_0x5614ff6dbd10;  1 drivers
v0x5614ff6c53a0_0 .net "movefrom", 0 0, L_0x5614ff697e90;  1 drivers
v0x5614ff6c5460_0 .net "muldiv", 0 0, L_0x5614ff6db840;  1 drivers
v0x5614ff6c5520_0 .var "next_instr_addr", 31 0;
v0x5614ff6c5610_0 .net "pc_enable", 0 0, L_0x5614ff6e09e0;  1 drivers
v0x5614ff6c56e0_0 .net "r_format", 0 0, L_0x5614ff6d7210;  1 drivers
v0x5614ff6c5780_0 .net "reg_a_read_data", 31 0, L_0x5614ff6dcf30;  1 drivers
v0x5614ff6c5850_0 .net "reg_a_read_index", 4 0, L_0x5614ff6dc180;  1 drivers
v0x5614ff6c5920_0 .net "reg_b_read_data", 31 0, L_0x5614ff6ddfa0;  1 drivers
v0x5614ff6c59f0_0 .net "reg_b_read_index", 4 0, L_0x5614ff6dc3e0;  1 drivers
v0x5614ff6c5ac0_0 .net "reg_dst", 0 0, L_0x5614ff69d480;  1 drivers
v0x5614ff6c5b60_0 .net "reg_write", 0 0, L_0x5614ff6d8620;  1 drivers
v0x5614ff6c5c20_0 .net "reg_write_data", 31 0, L_0x5614ff6dd7a0;  1 drivers
v0x5614ff6c5d10_0 .net "reg_write_enable", 0 0, L_0x5614ff6dcc40;  1 drivers
v0x5614ff6c5de0_0 .net "reg_write_index", 4 0, L_0x5614ff6dcab0;  1 drivers
v0x5614ff6c5eb0_0 .net "register_v0", 31 0, L_0x5614ff6de0b0;  alias, 1 drivers
v0x5614ff6c5f80_0 .net "reset", 0 0, v0x5614ff6c6e40_0;  1 drivers
v0x5614ff6c60b0_0 .net "result", 31 0, v0x5614ff6ba0a0_0;  1 drivers
v0x5614ff6c6180_0 .net "result_hi", 31 0, v0x5614ff6b99a0_0;  1 drivers
v0x5614ff6c6220_0 .net "result_lo", 31 0, v0x5614ff6b9b60_0;  1 drivers
v0x5614ff6c62c0_0 .net "sw", 0 0, L_0x5614ff6d74d0;  1 drivers
E_0x5614ff612920/0 .event anyedge, v0x5614ff6b9800_0, v0x5614ff6c3820_0, v0x5614ff6c3470_0, v0x5614ff6c41d0_0;
E_0x5614ff612920/1 .event anyedge, v0x5614ff6b9a80_0, v0x5614ff6c4270_0, v0x5614ff6bc970_0;
E_0x5614ff612920 .event/or E_0x5614ff612920/0, E_0x5614ff612920/1;
L_0x5614ff6c6ee0 .part v0x5614ff6c6cb0_0, 26, 6;
L_0x5614ff6c6f80 .part v0x5614ff6c6cb0_0, 0, 6;
L_0x5614ff6c70b0 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7018;
L_0x5614ff6d7210 .cmp/eq 32, L_0x5614ff6c70b0, L_0x7fb7995c7060;
L_0x5614ff6d73b0 .cmp/eq 6, L_0x5614ff6c6ee0, L_0x7fb7995c70a8;
L_0x5614ff6d74d0 .cmp/eq 6, L_0x5614ff6c6ee0, L_0x7fb7995c70f0;
L_0x5614ff6d7670 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7138;
L_0x5614ff6d77b0 .cmp/eq 32, L_0x5614ff6d7670, L_0x7fb7995c7180;
L_0x5614ff6d7940 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c71c8;
L_0x5614ff6d7a30 .cmp/eq 32, L_0x5614ff6d7940, L_0x7fb7995c7210;
L_0x5614ff6d7d20 .part L_0x5614ff6c6ee0, 3, 3;
L_0x5614ff6d7e50 .cmp/eq 3, L_0x5614ff6d7d20, L_0x7fb7995c7258;
L_0x5614ff6d7fe0 .part L_0x5614ff6c6ee0, 3, 3;
L_0x5614ff6d8080 .cmp/eq 3, L_0x5614ff6d7fe0, L_0x7fb7995c72a0;
L_0x5614ff6d8270 .reduce/nor L_0x5614ff6db840;
L_0x5614ff6d8800 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c72e8;
L_0x5614ff6d8930 .cmp/eq 32, L_0x5614ff6d8800, L_0x7fb7995c7330;
L_0x5614ff6d8aa0 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7378;
L_0x5614ff6d8c30 .cmp/eq 32, L_0x5614ff6d8aa0, L_0x7fb7995c73c0;
L_0x5614ff6d8da0 .part v0x5614ff6c6cb0_0, 20, 1;
L_0x5614ff6d8b40 .concat [ 1 31 0 0], L_0x5614ff6d8da0, L_0x7fb7995c7408;
L_0x5614ff6d8f90 .cmp/eq 32, L_0x5614ff6d8b40, L_0x7fb7995c7450;
L_0x5614ff6d94a0 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7498;
L_0x5614ff6d96a0 .cmp/eq 32, L_0x5614ff6d94a0, L_0x7fb7995c74e0;
L_0x5614ff6d98b0 .part v0x5614ff6c6cb0_0, 0, 6;
L_0x5614ff6d9950 .cmp/eq 6, L_0x5614ff6d98b0, L_0x7fb7995c7528;
L_0x5614ff6d9cd0 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7570;
L_0x5614ff6d9dc0 .cmp/eq 32, L_0x5614ff6d9cd0, L_0x7fb7995c75b8;
L_0x5614ff6d9ff0 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7600;
L_0x5614ff6da0e0 .cmp/eq 32, L_0x5614ff6d9ff0, L_0x7fb7995c7648;
L_0x5614ff6da4b0 .concat [ 6 26 0 0], L_0x5614ff6c6ee0, L_0x7fb7995c7690;
L_0x5614ff6da5a0 .cmp/eq 32, L_0x5614ff6da4b0, L_0x7fb7995c76d8;
L_0x5614ff6da7f0 .part v0x5614ff6c6cb0_0, 0, 6;
L_0x5614ff6da890 .cmp/eq 6, L_0x5614ff6da7f0, L_0x7fb7995c7720;
L_0x5614ff6daaf0 .part v0x5614ff6c6cb0_0, 0, 6;
L_0x5614ff6dab90 .cmp/eq 6, L_0x5614ff6daaf0, L_0x7fb7995c7768;
L_0x5614ff6daf30 .part L_0x5614ff6c6f80, 3, 2;
L_0x5614ff6db020 .cmp/eq 2, L_0x5614ff6daf30, L_0x7fb7995c77b0;
L_0x5614ff6db2a0 .cmp/eq 6, L_0x5614ff6c6f80, L_0x7fb7995c77f8;
L_0x5614ff6db4a0 .cmp/eq 6, L_0x5614ff6c6f80, L_0x7fb7995c7840;
L_0x5614ff6db900 .cmp/eq 6, L_0x5614ff6c6f80, L_0x7fb7995c7888;
L_0x5614ff6db7a0 .cmp/eq 6, L_0x5614ff6c6f80, L_0x7fb7995c78d0;
L_0x5614ff6dbdd0 .functor MUXZ 1, L_0x7fb7995c7918, L_0x5614ff6d86e0, L_0x5614ff6e0860, C4<>;
L_0x5614ff6dc180 .part v0x5614ff6c6cb0_0, 21, 5;
L_0x5614ff6dc3e0 .part v0x5614ff6c6cb0_0, 16, 5;
L_0x5614ff6dc4d0 .part v0x5614ff6c6cb0_0, 11, 5;
L_0x5614ff6dc6f0 .part v0x5614ff6c6cb0_0, 16, 5;
L_0x5614ff6dc790 .functor MUXZ 5, L_0x5614ff6dc6f0, L_0x5614ff6dc4d0, L_0x5614ff69d480, C4<>;
L_0x5614ff6dcab0 .functor MUXZ 5, L_0x5614ff6dc790, L_0x7fb7995c7960, L_0x5614ff6d92d0, C4<>;
L_0x5614ff6dce90 .arith/sum 32, L_0x5614ff6df6f0, L_0x7fb7995c79a8;
L_0x5614ff6dd140 .functor MUXZ 32, v0x5614ff6ba0a0_0, v0x5614ff6c68e0_0, L_0x5614ff6a0790, C4<>;
L_0x5614ff6dd2d0 .functor MUXZ 32, L_0x5614ff6dd140, v0x5614ff6bbb80_0, L_0x5614ff6dbd10, C4<>;
L_0x5614ff6dd610 .functor MUXZ 32, L_0x5614ff6dd2d0, v0x5614ff6bb330_0, L_0x5614ff6db9f0, C4<>;
L_0x5614ff6dd7a0 .functor MUXZ 32, L_0x5614ff6dd610, L_0x5614ff6dce90, L_0x5614ff6dcd50, C4<>;
L_0x5614ff6df6f0 .arith/sum 32, v0x5614ff6bac70_0, L_0x7fb7995c7ac8;
L_0x5614ff6df8f0 .part v0x5614ff6c6cb0_0, 0, 16;
L_0x5614ff6dfb60 .concat [ 16 2 0 0], L_0x5614ff6df8f0, L_0x7fb7995c7b10;
L_0x5614ff6dfca0 .part L_0x5614ff6dfb60, 0, 16;
L_0x5614ff6dff70 .concat [ 2 16 0 0], L_0x7fb7995c7b58, L_0x5614ff6dfca0;
L_0x5614ff6e00b0 .part L_0x5614ff6dff70, 17, 1;
L_0x5614ff6e0390 .functor MUXZ 14, L_0x7fb7995c7be8, L_0x7fb7995c7ba0, L_0x5614ff6e00b0, C4<>;
L_0x5614ff6e0520 .concat [ 18 14 0 0], L_0x5614ff6dff70, L_0x5614ff6e0390;
S_0x5614ff696e60 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x5614ff684ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5614ff6b9190_0 .net *"_ivl_10", 15 0, L_0x5614ff6dedf0;  1 drivers
L_0x7fb7995c7a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614ff6b9290_0 .net/2u *"_ivl_14", 15 0, L_0x7fb7995c7a80;  1 drivers
v0x5614ff6b9370_0 .net *"_ivl_17", 15 0, L_0x5614ff6df060;  1 drivers
v0x5614ff6b9430_0 .net *"_ivl_5", 0 0, L_0x5614ff6de6d0;  1 drivers
v0x5614ff6b9510_0 .net *"_ivl_6", 15 0, L_0x5614ff6de770;  1 drivers
v0x5614ff6b9640_0 .net *"_ivl_9", 15 0, L_0x5614ff6deb40;  1 drivers
v0x5614ff6b9720_0 .net "addr_rt", 4 0, L_0x5614ff6df390;  1 drivers
v0x5614ff6b9800_0 .var "b_flag", 0 0;
v0x5614ff6b98c0_0 .net "funct", 5 0, L_0x5614ff6de630;  1 drivers
v0x5614ff6b99a0_0 .var "hi", 31 0;
v0x5614ff6b9a80_0 .net "instructionword", 31 0, v0x5614ff6c6cb0_0;  alias, 1 drivers
v0x5614ff6b9b60_0 .var "lo", 31 0;
v0x5614ff6b9c40_0 .var "memaddroffset", 31 0;
v0x5614ff6b9d20_0 .var "multresult", 63 0;
v0x5614ff6b9e00_0 .net "op1", 31 0, L_0x5614ff6de1e0;  alias, 1 drivers
v0x5614ff6b9ee0_0 .net "op2", 31 0, L_0x5614ff6de330;  alias, 1 drivers
v0x5614ff6b9fc0_0 .net "opcode", 5 0, L_0x5614ff6de590;  1 drivers
v0x5614ff6ba0a0_0 .var "result", 31 0;
v0x5614ff6ba180_0 .net "shamt", 4 0, L_0x5614ff6df290;  1 drivers
v0x5614ff6ba260_0 .net/s "sign_op1", 31 0, L_0x5614ff6de1e0;  alias, 1 drivers
v0x5614ff6ba320_0 .net/s "sign_op2", 31 0, L_0x5614ff6de330;  alias, 1 drivers
v0x5614ff6ba3c0_0 .net "simmediatedata", 31 0, L_0x5614ff6deed0;  1 drivers
v0x5614ff6ba480_0 .net "simmediatedatas", 31 0, L_0x5614ff6deed0;  alias, 1 drivers
v0x5614ff6ba540_0 .net "uimmediatedata", 31 0, L_0x5614ff6df150;  1 drivers
v0x5614ff6ba600_0 .net "unsign_op1", 31 0, L_0x5614ff6de1e0;  alias, 1 drivers
v0x5614ff6ba6c0_0 .net "unsign_op2", 31 0, L_0x5614ff6de330;  alias, 1 drivers
v0x5614ff6ba7d0_0 .var "unsigned_result", 31 0;
E_0x5614ff5e97b0/0 .event anyedge, v0x5614ff6b9fc0_0, v0x5614ff6b98c0_0, v0x5614ff6b9ee0_0, v0x5614ff6ba180_0;
E_0x5614ff5e97b0/1 .event anyedge, v0x5614ff6b9e00_0, v0x5614ff6b9d20_0, v0x5614ff6b9720_0, v0x5614ff6ba3c0_0;
E_0x5614ff5e97b0/2 .event anyedge, v0x5614ff6ba540_0, v0x5614ff6ba7d0_0;
E_0x5614ff5e97b0 .event/or E_0x5614ff5e97b0/0, E_0x5614ff5e97b0/1, E_0x5614ff5e97b0/2;
L_0x5614ff6de590 .part v0x5614ff6c6cb0_0, 26, 6;
L_0x5614ff6de630 .part v0x5614ff6c6cb0_0, 0, 6;
L_0x5614ff6de6d0 .part v0x5614ff6c6cb0_0, 15, 1;
LS_0x5614ff6de770_0_0 .concat [ 1 1 1 1], L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0;
LS_0x5614ff6de770_0_4 .concat [ 1 1 1 1], L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0;
LS_0x5614ff6de770_0_8 .concat [ 1 1 1 1], L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0;
LS_0x5614ff6de770_0_12 .concat [ 1 1 1 1], L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0, L_0x5614ff6de6d0;
L_0x5614ff6de770 .concat [ 4 4 4 4], LS_0x5614ff6de770_0_0, LS_0x5614ff6de770_0_4, LS_0x5614ff6de770_0_8, LS_0x5614ff6de770_0_12;
L_0x5614ff6deb40 .part v0x5614ff6c6cb0_0, 0, 16;
L_0x5614ff6dedf0 .concat [ 16 0 0 0], L_0x5614ff6deb40;
L_0x5614ff6deed0 .concat [ 16 16 0 0], L_0x5614ff6dedf0, L_0x5614ff6de770;
L_0x5614ff6df060 .part v0x5614ff6c6cb0_0, 0, 16;
L_0x5614ff6df150 .concat [ 16 16 0 0], L_0x5614ff6df060, L_0x7fb7995c7a80;
L_0x5614ff6df290 .part v0x5614ff6c6cb0_0, 6, 5;
L_0x5614ff6df390 .part v0x5614ff6c6cb0_0, 16, 5;
S_0x5614ff6baa00 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x5614ff684ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5614ff6babb0_0 .net "clk", 0 0, v0x5614ff6c65c0_0;  alias, 1 drivers
v0x5614ff6bac70_0 .var "curr_addr", 31 0;
v0x5614ff6bad50_0 .net "enable", 0 0, L_0x5614ff6e09e0;  alias, 1 drivers
v0x5614ff6badf0_0 .net "next_addr", 31 0, v0x5614ff6c5520_0;  1 drivers
v0x5614ff6baed0_0 .net "reset", 0 0, v0x5614ff6c6e40_0;  alias, 1 drivers
S_0x5614ff6bb080 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x5614ff684ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5614ff6bb260_0 .net "clk", 0 0, v0x5614ff6c65c0_0;  alias, 1 drivers
v0x5614ff6bb330_0 .var "data", 31 0;
v0x5614ff6bb3f0_0 .net "data_in", 31 0, v0x5614ff6b99a0_0;  alias, 1 drivers
v0x5614ff6bb4f0_0 .net "data_out", 31 0, v0x5614ff6bb330_0;  alias, 1 drivers
v0x5614ff6bb5b0_0 .net "enable", 0 0, L_0x5614ff6df4a0;  alias, 1 drivers
v0x5614ff6bb6c0_0 .net "reset", 0 0, v0x5614ff6c6e40_0;  alias, 1 drivers
S_0x5614ff6bb810 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x5614ff684ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5614ff6bba70_0 .net "clk", 0 0, v0x5614ff6c65c0_0;  alias, 1 drivers
v0x5614ff6bbb80_0 .var "data", 31 0;
v0x5614ff6bbc60_0 .net "data_in", 31 0, v0x5614ff6b9b60_0;  alias, 1 drivers
v0x5614ff6bbd30_0 .net "data_out", 31 0, v0x5614ff6bbb80_0;  alias, 1 drivers
v0x5614ff6bbdf0_0 .net "enable", 0 0, L_0x5614ff6df4a0;  alias, 1 drivers
v0x5614ff6bbee0_0 .net "reset", 0 0, v0x5614ff6c6e40_0;  alias, 1 drivers
S_0x5614ff6bc050 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x5614ff684ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5614ff6dcf30 .functor BUFZ 32, L_0x5614ff6ddb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff6ddfa0 .functor BUFZ 32, L_0x5614ff6dddc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5614ff6bcdd0_2 .array/port v0x5614ff6bcdd0, 2;
L_0x5614ff6de0b0 .functor BUFZ 32, v0x5614ff6bcdd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5614ff6bc280_0 .net *"_ivl_0", 31 0, L_0x5614ff6ddb40;  1 drivers
v0x5614ff6bc380_0 .net *"_ivl_10", 6 0, L_0x5614ff6dde60;  1 drivers
L_0x7fb7995c7a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bc460_0 .net *"_ivl_13", 1 0, L_0x7fb7995c7a38;  1 drivers
v0x5614ff6bc520_0 .net *"_ivl_2", 6 0, L_0x5614ff6ddbe0;  1 drivers
L_0x7fb7995c79f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff6bc600_0 .net *"_ivl_5", 1 0, L_0x7fb7995c79f0;  1 drivers
v0x5614ff6bc730_0 .net *"_ivl_8", 31 0, L_0x5614ff6dddc0;  1 drivers
v0x5614ff6bc810_0 .net "r_clk", 0 0, v0x5614ff6c65c0_0;  alias, 1 drivers
v0x5614ff6bc8b0_0 .net "r_clk_enable", 0 0, v0x5614ff6c6660_0;  alias, 1 drivers
v0x5614ff6bc970_0 .net "read_data1", 31 0, L_0x5614ff6dcf30;  alias, 1 drivers
v0x5614ff6bca50_0 .net "read_data2", 31 0, L_0x5614ff6ddfa0;  alias, 1 drivers
v0x5614ff6bcb30_0 .net "read_reg1", 4 0, L_0x5614ff6dc180;  alias, 1 drivers
v0x5614ff6bcc10_0 .net "read_reg2", 4 0, L_0x5614ff6dc3e0;  alias, 1 drivers
v0x5614ff6bccf0_0 .net "register_v0", 31 0, L_0x5614ff6de0b0;  alias, 1 drivers
v0x5614ff6bcdd0 .array "registers", 0 31, 31 0;
v0x5614ff6bd3a0_0 .net "reset", 0 0, v0x5614ff6c6e40_0;  alias, 1 drivers
v0x5614ff6bd440_0 .net "write_control", 0 0, L_0x5614ff6dcc40;  alias, 1 drivers
v0x5614ff6bd500_0 .net "write_data", 31 0, L_0x5614ff6dd7a0;  alias, 1 drivers
v0x5614ff6bd6f0_0 .net "write_reg", 4 0, L_0x5614ff6dcab0;  alias, 1 drivers
L_0x5614ff6ddb40 .array/port v0x5614ff6bcdd0, L_0x5614ff6ddbe0;
L_0x5614ff6ddbe0 .concat [ 5 2 0 0], L_0x5614ff6dc180, L_0x7fb7995c79f0;
L_0x5614ff6dddc0 .array/port v0x5614ff6bcdd0, L_0x5614ff6dde60;
L_0x5614ff6dde60 .concat [ 5 2 0 0], L_0x5614ff6dc3e0, L_0x7fb7995c7a38;
    .scope S_0x5614ff6bc050;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5614ff6bcdd0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5614ff6bc050;
T_1 ;
    %wait E_0x5614ff610e60;
    %load/vec4 v0x5614ff6bd3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5614ff6bc8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5614ff6bd440_0;
    %load/vec4 v0x5614ff6bd6f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5614ff6bd500_0;
    %load/vec4 v0x5614ff6bd6f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff6bcdd0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5614ff696e60;
T_2 ;
    %wait E_0x5614ff5e97b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %load/vec4 v0x5614ff6b9fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5614ff6b98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5614ff6ba320_0;
    %ix/getv 4, v0x5614ff6ba180_0;
    %shiftl 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5614ff6ba320_0;
    %ix/getv 4, v0x5614ff6ba180_0;
    %shiftr 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5614ff6ba320_0;
    %ix/getv 4, v0x5614ff6ba180_0;
    %shiftr/s 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5614ff6ba320_0;
    %load/vec4 v0x5614ff6ba600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5614ff6ba320_0;
    %load/vec4 v0x5614ff6ba600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5614ff6ba320_0;
    %load/vec4 v0x5614ff6ba600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x5614ff6ba260_0;
    %pad/s 64;
    %load/vec4 v0x5614ff6ba320_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5614ff6b9d20_0, 0, 64;
    %load/vec4 v0x5614ff6b9d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5614ff6b99a0_0, 0, 32;
    %load/vec4 v0x5614ff6b9d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5614ff6b9b60_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5614ff6ba600_0;
    %pad/u 64;
    %load/vec4 v0x5614ff6ba6c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5614ff6b9d20_0, 0, 64;
    %load/vec4 v0x5614ff6b9d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5614ff6b99a0_0, 0, 32;
    %load/vec4 v0x5614ff6b9d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5614ff6b9b60_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba320_0;
    %mod/s;
    %store/vec4 v0x5614ff6b99a0_0, 0, 32;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba320_0;
    %div/s;
    %store/vec4 v0x5614ff6b9b60_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %mod;
    %store/vec4 v0x5614ff6b99a0_0, 0, 32;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %div;
    %store/vec4 v0x5614ff6b9b60_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5614ff6b9e00_0;
    %store/vec4 v0x5614ff6b99a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5614ff6b9e00_0;
    %store/vec4 v0x5614ff6b9b60_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba320_0;
    %add;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %add;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %sub;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %and;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %or;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %xor;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %or;
    %inv;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba6c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5614ff6b9720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x5614ff6ba260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x5614ff6ba260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x5614ff6ba260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x5614ff6ba260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba320_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6b9ee0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5614ff6ba260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5614ff6ba260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6b9800_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba480_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba540_0;
    %and;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba540_0;
    %or;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5614ff6ba600_0;
    %load/vec4 v0x5614ff6ba540_0;
    %xor;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5614ff6ba540_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5614ff6ba7d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5614ff6ba260_0;
    %load/vec4 v0x5614ff6ba3c0_0;
    %add;
    %store/vec4 v0x5614ff6b9c40_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5614ff6ba7d0_0;
    %store/vec4 v0x5614ff6ba0a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5614ff6bb810;
T_3 ;
    %wait E_0x5614ff610e60;
    %load/vec4 v0x5614ff6bbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614ff6bbb80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5614ff6bbdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5614ff6bbc60_0;
    %assign/vec4 v0x5614ff6bbb80_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5614ff6bb080;
T_4 ;
    %wait E_0x5614ff610e60;
    %load/vec4 v0x5614ff6bb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614ff6bb330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5614ff6bb5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5614ff6bb3f0_0;
    %assign/vec4 v0x5614ff6bb330_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5614ff6baa00;
T_5 ;
    %wait E_0x5614ff610e60;
    %load/vec4 v0x5614ff6baed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5614ff6bac70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5614ff6bad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5614ff6badf0_0;
    %assign/vec4 v0x5614ff6bac70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5614ff684ae0;
T_6 ;
    %wait E_0x5614ff610e60;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5614ff6c5f80_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5614ff6c4110_0, v0x5614ff6c3010_0, v0x5614ff6c5b60_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5614ff6c5850_0, v0x5614ff6c59f0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5614ff6c5780_0, v0x5614ff6c5920_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5614ff6c5c20_0, v0x5614ff6c60b0_0, v0x5614ff6c5de0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5614ff6c5460_0, v0x5614ff6c6220_0, v0x5614ff6c6180_0, v0x5614ff6c4570_0, v0x5614ff6c3de0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x5614ff6c3730_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5614ff684ae0;
T_7 ;
    %wait E_0x5614ff612920;
    %load/vec4 v0x5614ff6c3310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5614ff6c3820_0;
    %load/vec4 v0x5614ff6c3470_0;
    %add;
    %store/vec4 v0x5614ff6c5520_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5614ff6c41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5614ff6c3820_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5614ff6c4110_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5614ff6c5520_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5614ff6c4270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5614ff6c5780_0;
    %store/vec4 v0x5614ff6c5520_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5614ff6c3820_0;
    %store/vec4 v0x5614ff6c5520_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5614ff684ae0;
T_8 ;
    %wait E_0x5614ff610e60;
    %load/vec4 v0x5614ff6c5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6c3690_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5614ff6c3730_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5614ff6c3690_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5614ff6842e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6c65c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5614ff6c65c0_0;
    %inv;
    %store/vec4 v0x5614ff6c65c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5614ff6842e0;
T_10 ;
    %fork t_1, S_0x5614ff6846b0;
    %jmp t_0;
    .scope S_0x5614ff6846b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6c6e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff6c6660_0, 0, 1;
    %wait E_0x5614ff610e60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff6c6e40_0, 0, 1;
    %wait E_0x5614ff610e60;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5614ff6b8500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5614ff6c68e0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5614ff6b87d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8a70_0, 0, 5;
    %load/vec4 v0x5614ff6b8500_0;
    %store/vec4 v0x5614ff6b8b50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5614ff6b85c0_0, 0, 16;
    %load/vec4 v0x5614ff6b87d0_0;
    %load/vec4 v0x5614ff6b8a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b85c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5614ff6b86a0_0, 0, 32;
    %load/vec4 v0x5614ff6b86a0_0;
    %store/vec4 v0x5614ff6c6cb0_0, 0, 32;
    %wait E_0x5614ff610e60;
    %delay 2, 0;
    %load/vec4 v0x5614ff6c69b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5614ff6c67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5614ff6c68e0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x5614ff6c68e0_0, 0, 32;
    %load/vec4 v0x5614ff6b8500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5614ff6b8500_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5614ff6b8500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5614ff6b8d10_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5614ff6b87d0_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5614ff6b8420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8c30_0, 0, 5;
    %load/vec4 v0x5614ff6b8500_0;
    %store/vec4 v0x5614ff6b8a70_0, 0, 5;
    %load/vec4 v0x5614ff6b8500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5614ff6b8b50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8990_0, 0, 5;
    %load/vec4 v0x5614ff6b87d0_0;
    %load/vec4 v0x5614ff6b8a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5614ff6b88b0_0, 0, 32;
    %load/vec4 v0x5614ff6b88b0_0;
    %store/vec4 v0x5614ff6c6cb0_0, 0, 32;
    %load/vec4 v0x5614ff6b8d10_0;
    %pad/u 64;
    %load/vec4 v0x5614ff6b8d10_0;
    %addi 3703181876, 0, 32;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5614ff6b8320_0, 0, 64;
    %wait E_0x5614ff610e60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5614ff6b87d0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5614ff6b8420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8c30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8b50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5614ff6b8990_0, 0, 5;
    %load/vec4 v0x5614ff6b87d0_0;
    %load/vec4 v0x5614ff6b8a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5614ff6b88b0_0, 0, 32;
    %load/vec4 v0x5614ff6b88b0_0;
    %store/vec4 v0x5614ff6c6cb0_0, 0, 32;
    %wait E_0x5614ff610e60;
    %delay 2, 0;
    %load/vec4 v0x5614ff6c6d50_0;
    %load/vec4 v0x5614ff6b8320_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x5614ff6b8320_0, 0, 32>, v0x5614ff6c6d50_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5614ff6b87d0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5614ff6b8420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8c30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5614ff6b8b50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5614ff6b8990_0, 0, 5;
    %load/vec4 v0x5614ff6b87d0_0;
    %load/vec4 v0x5614ff6b8a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5614ff6b8420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5614ff6b88b0_0, 0, 32;
    %load/vec4 v0x5614ff6b88b0_0;
    %store/vec4 v0x5614ff6c6cb0_0, 0, 32;
    %wait E_0x5614ff610e60;
    %delay 2, 0;
    %load/vec4 v0x5614ff6c6d50_0;
    %load/vec4 v0x5614ff6b8320_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x5614ff6b8320_0, 32, 32>, v0x5614ff6c6d50_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x5614ff6b8d10_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x5614ff6b8d10_0, 0, 32;
    %load/vec4 v0x5614ff6b8500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5614ff6b8500_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5614ff6842e0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/multu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
