Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 815670cb1d004ca0bfd1ca6755a7458a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot booth_testbench_behav xil_defaultlib.booth_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'Q' [C:/Users/acer/booth_multiplier_2/booth_multiplier_2.srcs/sim_1/new/booth_testbench.v:29]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'Q_in' [C:/Users/acer/booth_multiplier_2/booth_multiplier_2.srcs/sources_1/new/booth_top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth_multiplier
Compiling module xil_defaultlib.booth_top
Compiling module xil_defaultlib.booth_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot booth_testbench_behav
