/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire [6:0] _02_;
  wire [8:0] _03_;
  wire [14:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [32:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[5] & in_data[20]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_0_44z = ~((celloutsig_0_27z | celloutsig_0_4z[1]) & celloutsig_0_4z[2]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_2z[8]);
  assign celloutsig_1_5z = celloutsig_1_1z | ~(celloutsig_1_4z[5]);
  assign celloutsig_0_1z = in_data[15] | ~(celloutsig_0_0z);
  assign celloutsig_0_45z = { _01_[13:3], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_5z } + celloutsig_0_6z[32:19];
  assign celloutsig_0_7z = { celloutsig_0_3z[7:2], celloutsig_0_5z } + _02_;
  reg [14:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _13_ <= 15'h0000;
    else _13_ <= { _03_[7], _02_, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z };
  assign { _04_[14:11], _01_[13:3] } = _13_;
  reg [8:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 9'h000;
    else _14_ <= in_data[31:23];
  assign { _00_, _03_[7], _02_ } = _14_;
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[2], celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[120:118], celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_16z = celloutsig_1_2z[4:2] / { 1'h1, celloutsig_1_2z[4:3] };
  assign celloutsig_0_10z = celloutsig_0_4z / { 1'h1, celloutsig_0_7z[4:1] };
  assign celloutsig_0_19z = ! { in_data[37:33], celloutsig_0_11z };
  assign celloutsig_0_27z = ! { _02_[4:3], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z[3:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, _00_, _03_[7], _02_, celloutsig_0_5z, celloutsig_0_5z } < { celloutsig_0_6z[31:12], _00_, _03_[7], _02_, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z } < _02_[5:1];
  assign celloutsig_0_11z = in_data[51] & ~(celloutsig_0_4z[2]);
  assign celloutsig_1_2z = { in_data[166:159], celloutsig_1_0z } * { in_data[129:123], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[103:96], celloutsig_1_2z } * in_data[127:111];
  assign celloutsig_1_18z = { in_data[187:176], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_16z } * { celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[60:50], celloutsig_0_8z, celloutsig_0_1z } * { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_0z = | in_data[187:171];
  assign celloutsig_1_19z = | celloutsig_1_8z[10:4];
  assign celloutsig_1_15z = | { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z[8:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_14z = | { celloutsig_0_5z, celloutsig_0_3z[2:0], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[152:148], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z } << celloutsig_1_4z[16:1];
  assign celloutsig_0_6z = { _03_[7], _02_[6:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, _00_, _03_[7], _02_, celloutsig_0_1z } << { in_data[22:2], celloutsig_0_0z, celloutsig_0_5z, _00_, _03_[7], _02_, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_6z[23:18] << { celloutsig_0_12z[11:8], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_20z = celloutsig_0_13z[2:0] << celloutsig_0_10z[3:1];
  assign celloutsig_0_24z = celloutsig_0_7z[6:1] << { celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_25z = celloutsig_0_12z[12:8] << celloutsig_0_24z[4:0];
  assign celloutsig_0_3z = in_data[78:71] <<< { _03_[7], _02_ };
  assign celloutsig_0_4z = { celloutsig_0_3z[3:0], celloutsig_0_0z } <<< in_data[75:71];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[122] & celloutsig_1_0z));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[2] & in_data[83]) | (celloutsig_0_4z[1] & celloutsig_0_0z));
  assign _01_[2:0] = { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_5z };
  assign { _03_[8], _03_[6:0] } = { _00_, _02_ };
  assign _04_[10:0] = _01_[13:3];
  assign { out_data[144:128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
