Project, 'coregen', initialised from file 'E:\lab5\ipcore_dir\coregen.cgp'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <ROM> already exists in the output directory.
   Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
Generating Implementation files.
Generating ISE symbol file...
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1
   instead
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1
   instead
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg\ROM_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
