<stg><name>Matrix_Vector_Activa</name>


<trans_list>

<trans id="9549" from="1" to="2">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9550" from="2" to="3">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9598" from="3" to="11">
<condition id="233">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9599" from="3" to="4">
<condition id="241">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9591" from="4" to="5">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9592" from="5" to="6">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9593" from="6" to="7">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9594" from="7" to="8">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9595" from="8" to="9">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9596" from="9" to="10">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9597" from="10" to="3">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %accu_V_0_0_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %accu_V_0_1_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %accu_V_0_2_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %accu_V_0_3_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %accu_V_0_4_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %accu_V_0_5_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %accu_V_0_6_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %accu_V_0_7_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %accu_V_0_8_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %accu_V_0_9_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %accu_V_0_10_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %accu_V_0_11_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %accu_V_0_12_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %accu_V_0_13_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %accu_V_0_14_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %accu_V_0_15_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
entry:16  %accu_V_0_16_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_16_i_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
entry:17  %accu_V_0_17_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_17_i_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
entry:18  %accu_V_0_18_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_18_i_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
entry:19  %accu_V_0_19_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_19_i_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
entry:20  %accu_V_0_20_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_20_i_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
entry:21  %accu_V_0_21_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_21_i_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
entry:22  %accu_V_0_22_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_22_i_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
entry:23  %accu_V_0_23_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_23_i_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
entry:24  %accu_V_0_24_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_24_i_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
entry:25  %accu_V_0_25_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_25_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
entry:26  %accu_V_0_26_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_26_i_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
entry:27  %accu_V_0_27_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_27_i_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
entry:28  %accu_V_0_28_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_28_i_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
entry:29  %accu_V_0_29_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_29_i_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
entry:30  %accu_V_0_30_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_30_i_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
entry:31  %accu_V_0_31_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_31_i_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
entry:32  %tile_assign = alloca i32

]]></Node>
<StgValue><ssdm name="tile_assign"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
entry:33  %sf_9 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry:34  %tmp_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
entry:35  %tmp_V_842 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_842"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
entry:36  %tmp_V_843 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_843"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
entry:37  %tmp_V_844 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_844"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
entry:38  %tmp_V_845 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_845"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
entry:39  %tmp_V_846 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_846"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
entry:40  %tmp_V_847 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_847"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
entry:41  %tmp_V_848 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_848"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
entry:42  %tmp_V_849 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_849"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
entry:43  %tmp_V_850 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_850"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
entry:44  %tmp_V_851 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_851"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
entry:45  %tmp_V_852 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_852"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
entry:46  %tmp_V_853 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_853"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
entry:47  %tmp_V_854 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_854"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
entry:48  %tmp_V_855 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_855"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
entry:49  %tmp_V_856 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_856"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
entry:50  %tmp_V_857 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_857"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
entry:51  %tmp_V_858 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_858"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
entry:52  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56  %tmp_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_loc)

]]></Node>
<StgValue><ssdm name="tmp_loc_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61  store i32 0, i32* %sf_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62  store i32 0, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:53  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:54  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:55  call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  %tmp_1887 = shl i32 %tmp_loc_read, 5

]]></Node>
<StgValue><ssdm name="tmp_1887"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58  %tmp_1888 = shl i32 %tmp_loc_read, 2

]]></Node>
<StgValue><ssdm name="tmp_1888"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59  %tmp_i_i = add i32 %tmp_1887, %tmp_1888

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
entry:63  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i32 [ 0, %entry ], [ %i, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond_i_i = icmp eq i32 %i_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
:0  %nf_assign_load_8 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_26_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str117)

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_1675 = icmp eq i32 %nf_assign_load_8, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_1675"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_9_load = load i32* %sf_9

]]></Node>
<StgValue><ssdm name="sf_9_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i_i_1675, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="32">
<![CDATA[
:18  %tmp_1890 = trunc i32 %sf_9_load to i5

]]></Node>
<StgValue><ssdm name="tmp_1890"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32">
<![CDATA[
:1  %tmp_1889 = trunc i32 %sf_9_load to i5

]]></Node>
<StgValue><ssdm name="tmp_1889"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
:2  switch i5 %tmp_1889, label %branch17.i.i [
    i5 0, label %..critedge.0.i.i_crit_edge
    i5 1, label %branch1.i.i
    i5 2, label %branch2.i.i
    i5 3, label %branch3.i.i
    i5 4, label %branch4.i.i
    i5 5, label %branch5.i.i
    i5 6, label %branch6.i.i
    i5 7, label %branch7.i.i
    i5 8, label %branch8.i.i
    i5 9, label %branch9.i.i
    i5 10, label %branch10.i.i
    i5 11, label %branch11.i.i
    i5 12, label %branch12.i.i
    i5 13, label %branch13.i.i
    i5 14, label %branch14.i.i
    i5 15, label %branch15.i.i
    i5 -16, label %branch16.i.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:34  %sf_9_load_1 = load i32* %sf_9

]]></Node>
<StgValue><ssdm name="sf_9_load_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:35  %tmp_17_i_i = icmp eq i32 %sf_9_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:9190  %sf = add i32 1, %sf_9_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:9191  %tmp_18_i_i = icmp eq i32 %sf, 18

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9451" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:0  store i32 %sf, i32* %sf_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9455" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.0.i.i:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:100  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:101  %tmp_19_i_i = icmp eq i32 %nf, 2

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:102  %p_i_i = select i1 %tmp_19_i_i, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9559" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:104  store i32 %p_i_i, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9560" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:105  store i32 0, i32* %sf_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0  %empty_2763 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str117, i32 %tmp_26_i_i)

]]></Node>
<StgValue><ssdm name="empty_2763"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9565" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_V_load = load i32* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_V_842_load = load i32* %tmp_V_842

]]></Node>
<StgValue><ssdm name="tmp_V_842_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_V_843_load = load i32* %tmp_V_843

]]></Node>
<StgValue><ssdm name="tmp_V_843_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_V_844_load = load i32* %tmp_V_844

]]></Node>
<StgValue><ssdm name="tmp_V_844_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_V_845_load = load i32* %tmp_V_845

]]></Node>
<StgValue><ssdm name="tmp_V_845_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_V_846_load = load i32* %tmp_V_846

]]></Node>
<StgValue><ssdm name="tmp_V_846_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_V_847_load = load i32* %tmp_V_847

]]></Node>
<StgValue><ssdm name="tmp_V_847_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_V_848_load = load i32* %tmp_V_848

]]></Node>
<StgValue><ssdm name="tmp_V_848_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_V_849_load = load i32* %tmp_V_849

]]></Node>
<StgValue><ssdm name="tmp_V_849_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_V_850_load = load i32* %tmp_V_850

]]></Node>
<StgValue><ssdm name="tmp_V_850_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_V_851_load = load i32* %tmp_V_851

]]></Node>
<StgValue><ssdm name="tmp_V_851_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_V_852_load = load i32* %tmp_V_852

]]></Node>
<StgValue><ssdm name="tmp_V_852_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_V_853_load = load i32* %tmp_V_853

]]></Node>
<StgValue><ssdm name="tmp_V_853_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_V_854_load = load i32* %tmp_V_854

]]></Node>
<StgValue><ssdm name="tmp_V_854_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_V_855_load = load i32* %tmp_V_855

]]></Node>
<StgValue><ssdm name="tmp_V_855_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp_V_856_load = load i32* %tmp_V_856

]]></Node>
<StgValue><ssdm name="tmp_V_856_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_V_857_load = load i32* %tmp_V_857

]]></Node>
<StgValue><ssdm name="tmp_V_857_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_V_858_load = load i32* %tmp_V_858

]]></Node>
<StgValue><ssdm name="tmp_V_858_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="5">
<![CDATA[
:19  %inElem_V_1 = call i32 @_ssdm_op_Mux.ap_auto.18i32.i5(i32 %tmp_V_load, i32 %tmp_V_842_load, i32 %tmp_V_843_load, i32 %tmp_V_844_load, i32 %tmp_V_845_load, i32 %tmp_V_846_load, i32 %tmp_V_847_load, i32 %tmp_V_848_load, i32 %tmp_V_849_load, i32 %tmp_V_850_load, i32 %tmp_V_851_load, i32 %tmp_V_852_load, i32 %tmp_V_853_load, i32 %tmp_V_854_load, i32 %tmp_V_855_load, i32 %tmp_V_856_load, i32 %tmp_V_857_load, i32 %tmp_V_858_load, i5 %tmp_1890)

]]></Node>
<StgValue><ssdm name="inElem_V_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_861 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_861"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_857

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch16.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_856

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch15.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_855

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch14.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_854

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch13.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_853

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch12.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_852

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_851

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_850

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch9.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_849

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_847

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_846

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_845

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_844

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_843

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_842

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..critedge.0.i.i_crit_edge:0  store i32 %tmp_V_861, i32* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
..critedge.0.i.i_crit_edge:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="!0"/>
<literal name="tmp_1889" val="!1"/>
<literal name="tmp_1889" val="!2"/>
<literal name="tmp_1889" val="!3"/>
<literal name="tmp_1889" val="!4"/>
<literal name="tmp_1889" val="!5"/>
<literal name="tmp_1889" val="!6"/>
<literal name="tmp_1889" val="!7"/>
<literal name="tmp_1889" val="!8"/>
<literal name="tmp_1889" val="!9"/>
<literal name="tmp_1889" val="!10"/>
<literal name="tmp_1889" val="!11"/>
<literal name="tmp_1889" val="!12"/>
<literal name="tmp_1889" val="!13"/>
<literal name="tmp_1889" val="!14"/>
<literal name="tmp_1889" val="!15"/>
<literal name="tmp_1889" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17.i.i:0  store i32 %tmp_V_861, i32* %tmp_V_858

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="1"/>
<literal name="tmp_1889" val="!0"/>
<literal name="tmp_1889" val="!1"/>
<literal name="tmp_1889" val="!2"/>
<literal name="tmp_1889" val="!3"/>
<literal name="tmp_1889" val="!4"/>
<literal name="tmp_1889" val="!5"/>
<literal name="tmp_1889" val="!6"/>
<literal name="tmp_1889" val="!7"/>
<literal name="tmp_1889" val="!8"/>
<literal name="tmp_1889" val="!9"/>
<literal name="tmp_1889" val="!10"/>
<literal name="tmp_1889" val="!11"/>
<literal name="tmp_1889" val="!12"/>
<literal name="tmp_1889" val="!13"/>
<literal name="tmp_1889" val="!14"/>
<literal name="tmp_1889" val="!15"/>
<literal name="tmp_1889" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch17.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:33  %tile_assign_load = load i32* %tile_assign

]]></Node>
<StgValue><ssdm name="tile_assign_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:68  %tmp_37_i_i = zext i32 %tile_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:69  %weights1_m_weights_V_32 = getelementptr [36 x i32]* @weights1_m_weights_V, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_32"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:70  %weights1_m_weights_V_33 = load i32* %weights1_m_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_33"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:385  %weights1_m_weights_V_34 = getelementptr [36 x i32]* @weights1_m_weights_V_1, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_34"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:386  %weights1_m_weights_V_35 = load i32* %weights1_m_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_35"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:669  %weights1_m_weights_V_36 = getelementptr [36 x i32]* @weights1_m_weights_V_2, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_36"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:670  %weights1_m_weights_V_37 = load i32* %weights1_m_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_37"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:953  %weights1_m_weights_V_38 = getelementptr [36 x i32]* @weights1_m_weights_V_3, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_38"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:954  %weights1_m_weights_V_39 = load i32* %weights1_m_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_39"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1237  %weights1_m_weights_V_40 = getelementptr [36 x i32]* @weights1_m_weights_V_4, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_40"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:1238  %weights1_m_weights_V_41 = load i32* %weights1_m_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_41"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1521  %weights1_m_weights_V_42 = getelementptr [36 x i32]* @weights1_m_weights_V_5, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_42"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:1522  %weights1_m_weights_V_43 = load i32* %weights1_m_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_43"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1805  %weights1_m_weights_V_44 = getelementptr [36 x i32]* @weights1_m_weights_V_6, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_44"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:1806  %weights1_m_weights_V_45 = load i32* %weights1_m_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_45"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2089  %weights1_m_weights_V_46 = getelementptr [36 x i32]* @weights1_m_weights_V_7, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_46"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2090  %weights1_m_weights_V_47 = load i32* %weights1_m_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_47"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2373  %weights1_m_weights_V_48 = getelementptr [36 x i32]* @weights1_m_weights_V_8, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_48"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2374  %weights1_m_weights_V_49 = load i32* %weights1_m_weights_V_48, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_49"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2657  %weights1_m_weights_V_50 = getelementptr [36 x i32]* @weights1_m_weights_V_9, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_50"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2658  %weights1_m_weights_V_51 = load i32* %weights1_m_weights_V_50, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_51"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2941  %weights1_m_weights_V_52 = getelementptr [36 x i32]* @weights1_m_weights_V_10, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_52"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2942  %weights1_m_weights_V_53 = load i32* %weights1_m_weights_V_52, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_53"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3225  %weights1_m_weights_V_54 = getelementptr [36 x i32]* @weights1_m_weights_V_11, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_54"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:3226  %weights1_m_weights_V_55 = load i32* %weights1_m_weights_V_54, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_55"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3509  %weights1_m_weights_V_56 = getelementptr [36 x i32]* @weights1_m_weights_V_12, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_56"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:3510  %weights1_m_weights_V_57 = load i32* %weights1_m_weights_V_56, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_57"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3793  %weights1_m_weights_V_58 = getelementptr [36 x i32]* @weights1_m_weights_V_13, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_58"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:3794  %weights1_m_weights_V_59 = load i32* %weights1_m_weights_V_58, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_59"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4077  %weights1_m_weights_V_60 = getelementptr [36 x i32]* @weights1_m_weights_V_14, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_60"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4078  %weights1_m_weights_V_61 = load i32* %weights1_m_weights_V_60, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_61"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4361  %weights1_m_weights_V_62 = getelementptr [36 x i32]* @weights1_m_weights_V_15, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_62"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4362  %weights1_m_weights_V_63 = load i32* %weights1_m_weights_V_62, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_63"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4645  %weights1_m_weights_V_64 = getelementptr [36 x i32]* @weights1_m_weights_V_16, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_64"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4646  %weights1_m_weights_V_65 = load i32* %weights1_m_weights_V_64, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_65"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4929  %weights1_m_weights_V_66 = getelementptr [36 x i32]* @weights1_m_weights_V_17, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_66"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4930  %weights1_m_weights_V_67 = load i32* %weights1_m_weights_V_66, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_67"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:5213  %weights1_m_weights_V_68 = getelementptr [36 x i32]* @weights1_m_weights_V_18, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_68"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:5214  %weights1_m_weights_V_69 = load i32* %weights1_m_weights_V_68, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_69"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:5497  %weights1_m_weights_V_70 = getelementptr [36 x i32]* @weights1_m_weights_V_19, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_70"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:5498  %weights1_m_weights_V_71 = load i32* %weights1_m_weights_V_70, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_71"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:5781  %weights1_m_weights_V_72 = getelementptr [36 x i32]* @weights1_m_weights_V_20, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_72"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:5782  %weights1_m_weights_V_73 = load i32* %weights1_m_weights_V_72, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_73"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6290" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:6065  %weights1_m_weights_V_74 = getelementptr [36 x i32]* @weights1_m_weights_V_21, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_74"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6066  %weights1_m_weights_V_75 = load i32* %weights1_m_weights_V_74, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_75"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6574" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:6349  %weights1_m_weights_V_76 = getelementptr [36 x i32]* @weights1_m_weights_V_22, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_76"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6575" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6350  %weights1_m_weights_V_77 = load i32* %weights1_m_weights_V_76, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_77"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6858" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:6633  %weights1_m_weights_V_78 = getelementptr [36 x i32]* @weights1_m_weights_V_23, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_78"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6859" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6634  %weights1_m_weights_V_79 = load i32* %weights1_m_weights_V_78, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_79"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:6917  %weights1_m_weights_V_80 = getelementptr [36 x i32]* @weights1_m_weights_V_24, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_80"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7143" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6918  %weights1_m_weights_V_81 = load i32* %weights1_m_weights_V_80, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_81"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7426" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:7201  %weights1_m_weights_V_82 = getelementptr [36 x i32]* @weights1_m_weights_V_25, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_82"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7427" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:7202  %weights1_m_weights_V_83 = load i32* %weights1_m_weights_V_82, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_83"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7710" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:7485  %weights1_m_weights_V_84 = getelementptr [36 x i32]* @weights1_m_weights_V_26, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_84"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7711" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:7486  %weights1_m_weights_V_85 = load i32* %weights1_m_weights_V_84, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_85"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7994" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:7769  %weights1_m_weights_V_86 = getelementptr [36 x i32]* @weights1_m_weights_V_27, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_86"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7995" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:7770  %weights1_m_weights_V_87 = load i32* %weights1_m_weights_V_86, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_87"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:8053  %weights1_m_weights_V_88 = getelementptr [36 x i32]* @weights1_m_weights_V_28, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_88"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8279" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8054  %weights1_m_weights_V_89 = load i32* %weights1_m_weights_V_88, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_89"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8562" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:8337  %weights1_m_weights_V_90 = getelementptr [36 x i32]* @weights1_m_weights_V_29, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_90"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8563" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8338  %weights1_m_weights_V_91 = load i32* %weights1_m_weights_V_90, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_91"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8846" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:8621  %weights1_m_weights_V_92 = getelementptr [36 x i32]* @weights1_m_weights_V_30, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_92"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8847" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8622  %weights1_m_weights_V_93 = load i32* %weights1_m_weights_V_92, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_93"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:8905  %weights1_m_weights_V_94 = getelementptr [36 x i32]* @weights1_m_weights_V_31, i64 0, i64 %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_94"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9131" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8906  %weights1_m_weights_V_95 = load i32* %weights1_m_weights_V_94, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_95"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:9189  %tile = add i32 1, %tile_assign_load

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.i.i:9224  br i1 %tmp_18_i_i, label %.preheader11.0.i.i, label %.critedge.0.i.i.._crit_edge.i.i_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_18_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:1  store i32 %tile, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_18_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9453" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:2  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9558" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:103  %p_1_i_i = select i1 %tmp_19_i_i, i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="p_1_i_i"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9561" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:106  store i32 %p_1_i_i, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32">
<![CDATA[
.critedge.0.i.i:0  %act_m_val_V = phi i32 [ %inElem_V_1, %3 ], [ %tmp_V_861, %branch17.i.i ], [ %tmp_V_861, %branch16.i.i ], [ %tmp_V_861, %branch15.i.i ], [ %tmp_V_861, %branch14.i.i ], [ %tmp_V_861, %branch13.i.i ], [ %tmp_V_861, %branch12.i.i ], [ %tmp_V_861, %branch11.i.i ], [ %tmp_V_861, %branch10.i.i ], [ %tmp_V_861, %branch9.i.i ], [ %tmp_V_861, %branch8.i.i ], [ %tmp_V_861, %branch7.i.i ], [ %tmp_V_861, %branch6.i.i ], [ %tmp_V_861, %branch5.i.i ], [ %tmp_V_861, %branch4.i.i ], [ %tmp_V_861, %branch3.i.i ], [ %tmp_V_861, %branch2.i.i ], [ %tmp_V_861, %branch1.i.i ], [ %tmp_V_861, %..critedge.0.i.i_crit_edge ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:70  %weights1_m_weights_V_33 = load i32* %weights1_m_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_33"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:72  %tmp_1891 = trunc i32 %weights1_m_weights_V_33 to i1

]]></Node>
<StgValue><ssdm name="tmp_1891"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:73  %tmp_1892 = trunc i32 %act_m_val_V to i1

]]></Node>
<StgValue><ssdm name="tmp_1892"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:74  %tmp = xor i1 %tmp_1892, %tmp_1891

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:75  %tmp_43_0_i_i = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_i_i"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:76  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:80  %tmp_1893 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1893"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:81  %tmp_1894 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1894"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:82  %tmp18 = xor i1 %tmp_1894, %tmp_1893

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:83  %tmp_43_0_1_i_i = xor i1 %tmp18, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_1_i_i"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:84  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:88  %tmp_1895 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1895"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:89  %tmp_1896 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1896"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:90  %tmp19 = xor i1 %tmp_1896, %tmp_1895

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:91  %tmp_43_0_2_i_i = xor i1 %tmp19, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_2_i_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:92  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:96  %tmp_1897 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1897"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:97  %tmp_1898 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1898"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:98  %tmp20 = xor i1 %tmp_1898, %tmp_1897

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:99  %tmp_43_0_3_i_i = xor i1 %tmp20, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_3_i_i"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:104  %tmp_1899 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1899"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:105  %tmp_1900 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1900"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:106  %tmp21 = xor i1 %tmp_1900, %tmp_1899

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:107  %tmp_43_0_4_i_i = xor i1 %tmp21, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_4_i_i"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:108  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:112  %tmp_1901 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1901"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:113  %tmp_1902 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1902"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:114  %tmp22 = xor i1 %tmp_1902, %tmp_1901

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:115  %tmp_43_0_5_i_i = xor i1 %tmp22, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_5_i_i"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:116  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:120  %tmp_1903 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1903"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:121  %tmp_1904 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1904"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:122  %tmp23 = xor i1 %tmp_1904, %tmp_1903

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:123  %tmp_43_0_6_i_i = xor i1 %tmp23, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_6_i_i"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:124  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:128  %tmp_1905 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1905"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:129  %tmp_1906 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1906"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:130  %tmp24 = xor i1 %tmp_1906, %tmp_1905

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:131  %tmp_43_0_7_i_i = xor i1 %tmp24, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_7_i_i"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:132  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:136  %tmp_1907 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1907"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:137  %tmp_1908 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1908"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:138  %tmp25 = xor i1 %tmp_1908, %tmp_1907

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:139  %tmp_43_0_8_i_i = xor i1 %tmp25, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_8_i_i"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:140  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:144  %tmp_1909 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1909"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:145  %tmp_1910 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1910"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:146  %tmp26 = xor i1 %tmp_1910, %tmp_1909

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:147  %tmp_43_0_9_i_i = xor i1 %tmp26, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_9_i_i"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:148  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:152  %tmp_1911 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1911"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:153  %tmp_1912 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1912"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:154  %tmp27 = xor i1 %tmp_1912, %tmp_1911

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:155  %tmp_43_0_i_i_1685 = xor i1 %tmp27, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_i_i_1685"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:156  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_i_i_1685, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:160  %tmp_1913 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1913"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:161  %tmp_1914 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1914"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:162  %tmp28 = xor i1 %tmp_1914, %tmp_1913

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:163  %tmp_43_0_10_i_i = xor i1 %tmp28, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_10_i_i"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:164  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:168  %tmp_1915 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1915"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:169  %tmp_1916 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1916"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:170  %tmp29 = xor i1 %tmp_1916, %tmp_1915

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:171  %tmp_43_0_11_i_i = xor i1 %tmp29, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_11_i_i"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:172  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:176  %tmp_1917 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1917"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:177  %tmp_1918 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1918"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:178  %tmp30 = xor i1 %tmp_1918, %tmp_1917

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:179  %tmp_43_0_12_i_i = xor i1 %tmp30, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_12_i_i"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:180  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:184  %tmp_1919 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1919"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:185  %tmp_1920 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1920"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:186  %tmp31 = xor i1 %tmp_1920, %tmp_1919

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:187  %tmp_43_0_13_i_i = xor i1 %tmp31, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_13_i_i"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:188  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:192  %tmp_1921 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1921"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:193  %tmp_1922 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1922"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:194  %tmp32 = xor i1 %tmp_1922, %tmp_1921

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:195  %tmp_43_0_14_i_i = xor i1 %tmp32, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_14_i_i"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:196  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:200  %tmp_1923 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1923"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:201  %tmp_1924 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1924"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:202  %tmp33 = xor i1 %tmp_1924, %tmp_1923

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:203  %tmp_43_0_15_i_i = xor i1 %tmp33, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_15_i_i"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:204  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:208  %tmp_1925 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1925"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:209  %tmp_1926 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1926"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:210  %tmp34 = xor i1 %tmp_1926, %tmp_1925

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:211  %tmp_43_0_16_i_i = xor i1 %tmp34, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_16_i_i"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:212  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:216  %tmp_1927 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1927"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:217  %tmp_1928 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1928"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:218  %tmp35 = xor i1 %tmp_1928, %tmp_1927

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:219  %tmp_43_0_17_i_i = xor i1 %tmp35, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_17_i_i"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:220  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:224  %tmp_1929 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1929"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:225  %tmp_1930 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1930"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:226  %tmp36 = xor i1 %tmp_1930, %tmp_1929

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:227  %tmp_43_0_18_i_i = xor i1 %tmp36, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_18_i_i"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:228  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:232  %tmp_1931 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1931"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:233  %tmp_1932 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1932"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:234  %tmp37 = xor i1 %tmp_1932, %tmp_1931

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:235  %tmp_43_0_19_i_i = xor i1 %tmp37, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_19_i_i"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:236  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:240  %tmp_1933 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1933"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:241  %tmp_1934 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1934"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:242  %tmp38 = xor i1 %tmp_1934, %tmp_1933

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:243  %tmp_43_0_20_i_i = xor i1 %tmp38, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_20_i_i"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:244  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:248  %tmp_1935 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1935"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:249  %tmp_1936 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1936"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:250  %tmp39 = xor i1 %tmp_1936, %tmp_1935

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:251  %tmp_43_0_21_i_i = xor i1 %tmp39, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_21_i_i"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:252  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:256  %tmp_1937 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1937"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:257  %tmp_1938 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1938"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:258  %tmp40 = xor i1 %tmp_1938, %tmp_1937

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:259  %tmp_43_0_22_i_i = xor i1 %tmp40, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_22_i_i"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:260  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:264  %tmp_1939 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1939"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:265  %tmp_1940 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1940"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:266  %tmp41 = xor i1 %tmp_1940, %tmp_1939

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:267  %tmp_43_0_23_i_i = xor i1 %tmp41, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_23_i_i"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:272  %tmp_1941 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1941"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:273  %tmp_1942 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1942"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:274  %tmp42 = xor i1 %tmp_1942, %tmp_1941

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:275  %tmp_43_0_24_i_i = xor i1 %tmp42, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_24_i_i"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:276  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:280  %tmp_1943 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1943"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:281  %tmp_1944 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1944"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:282  %tmp43 = xor i1 %tmp_1944, %tmp_1943

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:283  %tmp_43_0_25_i_i = xor i1 %tmp43, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_25_i_i"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:284  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:288  %tmp_1945 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1945"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:289  %tmp_1946 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1946"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:290  %tmp44 = xor i1 %tmp_1946, %tmp_1945

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:291  %tmp_43_0_26_i_i = xor i1 %tmp44, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_26_i_i"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:292  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:296  %tmp_1947 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1947"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:297  %tmp_1948 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1948"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:298  %tmp45 = xor i1 %tmp_1948, %tmp_1947

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:299  %tmp_43_0_27_i_i = xor i1 %tmp45, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_27_i_i"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:300  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:304  %tmp_1949 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1949"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:305  %tmp_1950 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1950"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:306  %tmp46 = xor i1 %tmp_1950, %tmp_1949

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:307  %tmp_43_0_28_i_i = xor i1 %tmp46, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_28_i_i"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:308  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:312  %tmp_1951 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1951"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:313  %tmp_1952 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1952"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:314  %tmp47 = xor i1 %tmp_1952, %tmp_1951

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:315  %tmp_43_0_29_i_i = xor i1 %tmp47, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_29_i_i"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:316  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:320  %tmp_1953 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1953"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:321  %tmp_1954 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1954"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:322  %tmp48 = xor i1 %tmp_1954, %tmp_1953

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:323  %tmp_43_0_30_i_i = xor i1 %tmp48, true

]]></Node>
<StgValue><ssdm name="tmp_43_0_30_i_i"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:324  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_0_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:386  %weights1_m_weights_V_35 = load i32* %weights1_m_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_35"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:388  %tmp_1955 = trunc i32 %weights1_m_weights_V_35 to i1

]]></Node>
<StgValue><ssdm name="tmp_1955"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:389  %tmp80 = xor i1 %tmp_1892, %tmp_1955

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:390  %tmp_43_1_i_i = xor i1 %tmp80, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_i_i"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:391  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:395  %tmp_1956 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1956"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:396  %tmp81 = xor i1 %tmp_1894, %tmp_1956

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:397  %tmp_43_1_1_i_i = xor i1 %tmp81, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_1_i_i"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:398  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:402  %tmp_1957 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1957"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:403  %tmp82 = xor i1 %tmp_1896, %tmp_1957

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:404  %tmp_43_1_2_i_i = xor i1 %tmp82, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_2_i_i"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:405  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:409  %tmp_1958 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1958"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:410  %tmp83 = xor i1 %tmp_1898, %tmp_1958

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:411  %tmp_43_1_3_i_i = xor i1 %tmp83, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_3_i_i"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:412  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:416  %tmp_1959 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1959"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:417  %tmp84 = xor i1 %tmp_1900, %tmp_1959

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:418  %tmp_43_1_4_i_i = xor i1 %tmp84, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_4_i_i"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:419  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:423  %tmp_1960 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1960"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:424  %tmp85 = xor i1 %tmp_1902, %tmp_1960

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:425  %tmp_43_1_5_i_i = xor i1 %tmp85, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_5_i_i"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:426  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:430  %tmp_1961 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1961"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:431  %tmp86 = xor i1 %tmp_1904, %tmp_1961

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:432  %tmp_43_1_6_i_i = xor i1 %tmp86, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_6_i_i"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:433  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:437  %tmp_1962 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1962"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:438  %tmp87 = xor i1 %tmp_1906, %tmp_1962

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:439  %tmp_43_1_7_i_i = xor i1 %tmp87, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_7_i_i"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:440  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:444  %tmp_1963 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1963"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:445  %tmp88 = xor i1 %tmp_1908, %tmp_1963

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:446  %tmp_43_1_8_i_i = xor i1 %tmp88, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_8_i_i"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:447  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:451  %tmp_1964 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1964"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:452  %tmp89 = xor i1 %tmp_1910, %tmp_1964

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:453  %tmp_43_1_9_i_i = xor i1 %tmp89, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_9_i_i"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:454  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:458  %tmp_1965 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1965"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:459  %tmp90 = xor i1 %tmp_1912, %tmp_1965

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:460  %tmp_43_1_i_i_1719 = xor i1 %tmp90, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_i_i_1719"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:461  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_i_i_1719, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:465  %tmp_1966 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1966"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:466  %tmp91 = xor i1 %tmp_1914, %tmp_1966

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:467  %tmp_43_1_10_i_i = xor i1 %tmp91, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_10_i_i"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:468  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:472  %tmp_1967 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1967"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:473  %tmp92 = xor i1 %tmp_1916, %tmp_1967

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:474  %tmp_43_1_11_i_i = xor i1 %tmp92, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_11_i_i"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:475  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:479  %tmp_1968 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1968"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:480  %tmp93 = xor i1 %tmp_1918, %tmp_1968

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:481  %tmp_43_1_12_i_i = xor i1 %tmp93, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_12_i_i"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:482  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:486  %tmp_1969 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1969"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:487  %tmp94 = xor i1 %tmp_1920, %tmp_1969

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:488  %tmp_43_1_13_i_i = xor i1 %tmp94, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_13_i_i"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:489  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:493  %tmp_1970 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1970"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:494  %tmp95 = xor i1 %tmp_1922, %tmp_1970

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:495  %tmp_43_1_14_i_i = xor i1 %tmp95, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_14_i_i"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:496  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:500  %tmp_1971 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1971"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:501  %tmp96 = xor i1 %tmp_1924, %tmp_1971

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:502  %tmp_43_1_15_i_i = xor i1 %tmp96, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_15_i_i"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:503  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:507  %tmp_1972 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1972"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:508  %tmp97 = xor i1 %tmp_1926, %tmp_1972

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:509  %tmp_43_1_16_i_i = xor i1 %tmp97, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_16_i_i"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:510  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:514  %tmp_1973 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1973"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:515  %tmp98 = xor i1 %tmp_1928, %tmp_1973

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:516  %tmp_43_1_17_i_i = xor i1 %tmp98, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_17_i_i"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:517  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:521  %tmp_1974 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1974"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:522  %tmp99 = xor i1 %tmp_1930, %tmp_1974

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:523  %tmp_43_1_18_i_i = xor i1 %tmp99, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_18_i_i"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:524  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:528  %tmp_1975 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1975"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:529  %tmp100 = xor i1 %tmp_1932, %tmp_1975

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:530  %tmp_43_1_19_i_i = xor i1 %tmp100, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_19_i_i"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:531  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:535  %tmp_1976 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1976"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:536  %tmp101 = xor i1 %tmp_1934, %tmp_1976

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:537  %tmp_43_1_20_i_i = xor i1 %tmp101, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_20_i_i"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:538  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:542  %tmp_1977 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1977"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:543  %tmp102 = xor i1 %tmp_1936, %tmp_1977

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:544  %tmp_43_1_21_i_i = xor i1 %tmp102, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_21_i_i"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:545  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:549  %tmp_1978 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1978"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:550  %tmp103 = xor i1 %tmp_1938, %tmp_1978

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:551  %tmp_43_1_22_i_i = xor i1 %tmp103, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_22_i_i"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:552  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:556  %tmp_1979 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1979"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:557  %tmp104 = xor i1 %tmp_1940, %tmp_1979

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:558  %tmp_43_1_23_i_i = xor i1 %tmp104, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_23_i_i"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:559  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:563  %tmp_1980 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1980"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:564  %tmp105 = xor i1 %tmp_1942, %tmp_1980

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:565  %tmp_43_1_24_i_i = xor i1 %tmp105, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_24_i_i"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:566  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:570  %tmp_1981 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1981"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:571  %tmp106 = xor i1 %tmp_1944, %tmp_1981

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:572  %tmp_43_1_25_i_i = xor i1 %tmp106, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_25_i_i"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:573  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:577  %tmp_1982 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1982"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:578  %tmp107 = xor i1 %tmp_1946, %tmp_1982

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:579  %tmp_43_1_26_i_i = xor i1 %tmp107, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_26_i_i"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:580  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:584  %tmp_1983 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1983"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:585  %tmp108 = xor i1 %tmp_1948, %tmp_1983

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:586  %tmp_43_1_27_i_i = xor i1 %tmp108, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_27_i_i"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:587  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:591  %tmp_1984 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1984"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:592  %tmp109 = xor i1 %tmp_1950, %tmp_1984

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:593  %tmp_43_1_28_i_i = xor i1 %tmp109, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_28_i_i"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:594  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:598  %tmp_1985 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1985"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:599  %tmp110 = xor i1 %tmp_1952, %tmp_1985

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:600  %tmp_43_1_29_i_i = xor i1 %tmp110, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_29_i_i"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:601  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:605  %tmp_1986 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1986"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:606  %tmp111 = xor i1 %tmp_1954, %tmp_1986

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:607  %tmp_43_1_30_i_i = xor i1 %tmp111, true

]]></Node>
<StgValue><ssdm name="tmp_43_1_30_i_i"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:608  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_1_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:670  %weights1_m_weights_V_37 = load i32* %weights1_m_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_37"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:672  %tmp_1987 = trunc i32 %weights1_m_weights_V_37 to i1

]]></Node>
<StgValue><ssdm name="tmp_1987"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:673  %tmp143 = xor i1 %tmp_1892, %tmp_1987

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:674  %tmp_43_2_i_i = xor i1 %tmp143, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_i_i"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:675  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:679  %tmp_1988 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1988"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:680  %tmp144 = xor i1 %tmp_1894, %tmp_1988

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:681  %tmp_43_2_1_i_i = xor i1 %tmp144, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_1_i_i"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:682  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:686  %tmp_1989 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1989"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:687  %tmp145 = xor i1 %tmp_1896, %tmp_1989

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:688  %tmp_43_2_2_i_i = xor i1 %tmp145, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_2_i_i"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:689  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:693  %tmp_1990 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1990"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:694  %tmp146 = xor i1 %tmp_1898, %tmp_1990

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:695  %tmp_43_2_3_i_i = xor i1 %tmp146, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_3_i_i"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:696  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:700  %tmp_1991 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1991"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:701  %tmp147 = xor i1 %tmp_1900, %tmp_1991

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:702  %tmp_43_2_4_i_i = xor i1 %tmp147, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_4_i_i"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:703  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:707  %tmp_1992 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1992"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:708  %tmp148 = xor i1 %tmp_1902, %tmp_1992

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:709  %tmp_43_2_5_i_i = xor i1 %tmp148, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_5_i_i"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:710  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:714  %tmp_1993 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1993"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:715  %tmp149 = xor i1 %tmp_1904, %tmp_1993

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:716  %tmp_43_2_6_i_i = xor i1 %tmp149, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_6_i_i"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:717  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:721  %tmp_1994 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1994"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:722  %tmp150 = xor i1 %tmp_1906, %tmp_1994

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:723  %tmp_43_2_7_i_i = xor i1 %tmp150, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_7_i_i"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:724  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:728  %tmp_1995 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1995"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:729  %tmp151 = xor i1 %tmp_1908, %tmp_1995

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:730  %tmp_43_2_8_i_i = xor i1 %tmp151, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_8_i_i"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:731  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:735  %tmp_1996 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1996"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:736  %tmp152 = xor i1 %tmp_1910, %tmp_1996

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:737  %tmp_43_2_9_i_i = xor i1 %tmp152, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_9_i_i"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:738  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:742  %tmp_1997 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1997"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:743  %tmp153 = xor i1 %tmp_1912, %tmp_1997

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:744  %tmp_43_2_i_i_1753 = xor i1 %tmp153, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_i_i_1753"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:745  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_i_i_1753, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:749  %tmp_1998 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1998"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:750  %tmp154 = xor i1 %tmp_1914, %tmp_1998

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:751  %tmp_43_2_10_i_i = xor i1 %tmp154, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_10_i_i"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:752  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:756  %tmp_1999 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1999"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:757  %tmp155 = xor i1 %tmp_1916, %tmp_1999

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:758  %tmp_43_2_11_i_i = xor i1 %tmp155, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_11_i_i"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:759  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:763  %tmp_2000 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2000"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:764  %tmp156 = xor i1 %tmp_1918, %tmp_2000

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:765  %tmp_43_2_12_i_i = xor i1 %tmp156, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_12_i_i"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:766  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:770  %tmp_2001 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2001"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:771  %tmp157 = xor i1 %tmp_1920, %tmp_2001

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:772  %tmp_43_2_13_i_i = xor i1 %tmp157, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_13_i_i"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:773  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:777  %tmp_2002 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2002"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:778  %tmp158 = xor i1 %tmp_1922, %tmp_2002

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:779  %tmp_43_2_14_i_i = xor i1 %tmp158, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_14_i_i"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:780  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:784  %tmp_2003 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2003"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:785  %tmp159 = xor i1 %tmp_1924, %tmp_2003

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:786  %tmp_43_2_15_i_i = xor i1 %tmp159, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_15_i_i"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:787  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:791  %tmp_2004 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2004"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:792  %tmp160 = xor i1 %tmp_1926, %tmp_2004

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:793  %tmp_43_2_16_i_i = xor i1 %tmp160, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_16_i_i"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:794  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:798  %tmp_2005 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2005"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:799  %tmp161 = xor i1 %tmp_1928, %tmp_2005

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:800  %tmp_43_2_17_i_i = xor i1 %tmp161, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_17_i_i"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:801  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:805  %tmp_2006 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2006"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:806  %tmp162 = xor i1 %tmp_1930, %tmp_2006

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:807  %tmp_43_2_18_i_i = xor i1 %tmp162, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_18_i_i"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:808  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:812  %tmp_2007 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2007"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:813  %tmp163 = xor i1 %tmp_1932, %tmp_2007

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:814  %tmp_43_2_19_i_i = xor i1 %tmp163, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_19_i_i"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:815  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:819  %tmp_2008 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2008"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:820  %tmp164 = xor i1 %tmp_1934, %tmp_2008

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:821  %tmp_43_2_20_i_i = xor i1 %tmp164, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_20_i_i"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:822  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:826  %tmp_2009 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2009"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:827  %tmp165 = xor i1 %tmp_1936, %tmp_2009

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:828  %tmp_43_2_21_i_i = xor i1 %tmp165, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_21_i_i"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:829  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:833  %tmp_2010 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2010"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:834  %tmp166 = xor i1 %tmp_1938, %tmp_2010

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:835  %tmp_43_2_22_i_i = xor i1 %tmp166, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_22_i_i"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:836  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:840  %tmp_2011 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2011"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:841  %tmp167 = xor i1 %tmp_1940, %tmp_2011

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:842  %tmp_43_2_23_i_i = xor i1 %tmp167, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_23_i_i"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:843  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:847  %tmp_2012 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2012"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:848  %tmp168 = xor i1 %tmp_1942, %tmp_2012

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:849  %tmp_43_2_24_i_i = xor i1 %tmp168, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_24_i_i"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:850  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:854  %tmp_2013 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2013"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:855  %tmp169 = xor i1 %tmp_1944, %tmp_2013

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:856  %tmp_43_2_25_i_i = xor i1 %tmp169, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_25_i_i"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:857  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:861  %tmp_2014 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2014"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:862  %tmp170 = xor i1 %tmp_1946, %tmp_2014

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:863  %tmp_43_2_26_i_i = xor i1 %tmp170, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_26_i_i"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:864  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:868  %tmp_2015 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2015"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:869  %tmp171 = xor i1 %tmp_1948, %tmp_2015

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:870  %tmp_43_2_27_i_i = xor i1 %tmp171, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_27_i_i"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:871  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:875  %tmp_2016 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2016"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:876  %tmp172 = xor i1 %tmp_1950, %tmp_2016

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:877  %tmp_43_2_28_i_i = xor i1 %tmp172, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_28_i_i"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:878  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:882  %tmp_2017 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2017"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:883  %tmp173 = xor i1 %tmp_1952, %tmp_2017

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:884  %tmp_43_2_29_i_i = xor i1 %tmp173, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_29_i_i"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:885  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:889  %tmp_2018 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_37, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2018"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:890  %tmp174 = xor i1 %tmp_1954, %tmp_2018

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:891  %tmp_43_2_30_i_i = xor i1 %tmp174, true

]]></Node>
<StgValue><ssdm name="tmp_43_2_30_i_i"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:892  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_2_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:954  %weights1_m_weights_V_39 = load i32* %weights1_m_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_39"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:956  %tmp_2019 = trunc i32 %weights1_m_weights_V_39 to i1

]]></Node>
<StgValue><ssdm name="tmp_2019"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:957  %tmp206 = xor i1 %tmp_1892, %tmp_2019

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:958  %tmp_43_3_i_i = xor i1 %tmp206, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_i_i"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:959  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:963  %tmp_2020 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2020"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:964  %tmp207 = xor i1 %tmp_1894, %tmp_2020

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:965  %tmp_43_3_1_i_i = xor i1 %tmp207, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_1_i_i"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:966  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:970  %tmp_2021 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2021"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:971  %tmp208 = xor i1 %tmp_1896, %tmp_2021

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:972  %tmp_43_3_2_i_i = xor i1 %tmp208, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_2_i_i"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:973  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:977  %tmp_2022 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2022"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:978  %tmp209 = xor i1 %tmp_1898, %tmp_2022

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:979  %tmp_43_3_3_i_i = xor i1 %tmp209, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_3_i_i"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:980  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:984  %tmp_2023 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2023"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:985  %tmp210 = xor i1 %tmp_1900, %tmp_2023

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:986  %tmp_43_3_4_i_i = xor i1 %tmp210, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_4_i_i"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:987  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:991  %tmp_2024 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2024"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:992  %tmp211 = xor i1 %tmp_1902, %tmp_2024

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:993  %tmp_43_3_5_i_i = xor i1 %tmp211, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_5_i_i"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:994  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:998  %tmp_2025 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2025"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:999  %tmp212 = xor i1 %tmp_1904, %tmp_2025

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1000  %tmp_43_3_6_i_i = xor i1 %tmp212, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_6_i_i"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1001  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1005  %tmp_2026 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2026"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1006  %tmp213 = xor i1 %tmp_1906, %tmp_2026

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1007  %tmp_43_3_7_i_i = xor i1 %tmp213, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_7_i_i"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1008  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1012  %tmp_2027 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2027"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1013  %tmp214 = xor i1 %tmp_1908, %tmp_2027

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1014  %tmp_43_3_8_i_i = xor i1 %tmp214, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_8_i_i"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1015  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1019  %tmp_2028 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2028"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1020  %tmp215 = xor i1 %tmp_1910, %tmp_2028

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1021  %tmp_43_3_9_i_i = xor i1 %tmp215, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_9_i_i"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1022  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1026  %tmp_2029 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2029"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1027  %tmp216 = xor i1 %tmp_1912, %tmp_2029

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1028  %tmp_43_3_i_i_1787 = xor i1 %tmp216, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_i_i_1787"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1029  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_i_i_1787, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1033  %tmp_2030 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2030"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1034  %tmp217 = xor i1 %tmp_1914, %tmp_2030

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1035  %tmp_43_3_10_i_i = xor i1 %tmp217, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_10_i_i"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1036  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1040  %tmp_2031 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2031"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1041  %tmp218 = xor i1 %tmp_1916, %tmp_2031

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1042  %tmp_43_3_11_i_i = xor i1 %tmp218, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_11_i_i"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1043  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1047  %tmp_2032 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2032"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1048  %tmp219 = xor i1 %tmp_1918, %tmp_2032

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1049  %tmp_43_3_12_i_i = xor i1 %tmp219, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_12_i_i"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1050  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1054  %tmp_2033 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2033"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1055  %tmp220 = xor i1 %tmp_1920, %tmp_2033

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1056  %tmp_43_3_13_i_i = xor i1 %tmp220, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_13_i_i"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1057  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1061  %tmp_2034 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2034"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1062  %tmp221 = xor i1 %tmp_1922, %tmp_2034

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1063  %tmp_43_3_14_i_i = xor i1 %tmp221, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_14_i_i"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1064  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1068  %tmp_2035 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2035"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1069  %tmp222 = xor i1 %tmp_1924, %tmp_2035

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1070  %tmp_43_3_15_i_i = xor i1 %tmp222, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_15_i_i"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1071  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1075  %tmp_2036 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2036"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1076  %tmp223 = xor i1 %tmp_1926, %tmp_2036

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1077  %tmp_43_3_16_i_i = xor i1 %tmp223, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_16_i_i"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1078  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1082  %tmp_2037 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2037"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1083  %tmp224 = xor i1 %tmp_1928, %tmp_2037

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1084  %tmp_43_3_17_i_i = xor i1 %tmp224, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_17_i_i"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1085  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1089  %tmp_2038 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2038"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1090  %tmp225 = xor i1 %tmp_1930, %tmp_2038

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1091  %tmp_43_3_18_i_i = xor i1 %tmp225, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_18_i_i"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1092  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1096  %tmp_2039 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2039"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1097  %tmp226 = xor i1 %tmp_1932, %tmp_2039

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1098  %tmp_43_3_19_i_i = xor i1 %tmp226, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_19_i_i"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1099  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1103  %tmp_2040 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2040"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1104  %tmp227 = xor i1 %tmp_1934, %tmp_2040

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1105  %tmp_43_3_20_i_i = xor i1 %tmp227, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_20_i_i"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1106  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1110  %tmp_2041 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2041"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1111  %tmp228 = xor i1 %tmp_1936, %tmp_2041

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1112  %tmp_43_3_21_i_i = xor i1 %tmp228, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_21_i_i"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1113  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1117  %tmp_2042 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2042"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1118  %tmp229 = xor i1 %tmp_1938, %tmp_2042

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1119  %tmp_43_3_22_i_i = xor i1 %tmp229, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_22_i_i"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1120  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1124  %tmp_2043 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2043"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1125  %tmp230 = xor i1 %tmp_1940, %tmp_2043

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1126  %tmp_43_3_23_i_i = xor i1 %tmp230, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_23_i_i"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1127  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1131  %tmp_2044 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2044"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1132  %tmp231 = xor i1 %tmp_1942, %tmp_2044

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1133  %tmp_43_3_24_i_i = xor i1 %tmp231, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_24_i_i"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1134  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1138  %tmp_2045 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2045"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1139  %tmp232 = xor i1 %tmp_1944, %tmp_2045

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1140  %tmp_43_3_25_i_i = xor i1 %tmp232, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_25_i_i"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1141  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1145  %tmp_2046 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2046"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1146  %tmp233 = xor i1 %tmp_1946, %tmp_2046

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1147  %tmp_43_3_26_i_i = xor i1 %tmp233, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_26_i_i"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1148  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1152  %tmp_2047 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2047"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1153  %tmp234 = xor i1 %tmp_1948, %tmp_2047

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1154  %tmp_43_3_27_i_i = xor i1 %tmp234, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_27_i_i"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1155  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1159  %tmp_2048 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2048"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1160  %tmp235 = xor i1 %tmp_1950, %tmp_2048

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1161  %tmp_43_3_28_i_i = xor i1 %tmp235, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_28_i_i"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1162  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1166  %tmp_2049 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2049"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1167  %tmp236 = xor i1 %tmp_1952, %tmp_2049

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1168  %tmp_43_3_29_i_i = xor i1 %tmp236, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_29_i_i"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1169  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1173  %tmp_2050 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2050"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1174  %tmp237 = xor i1 %tmp_1954, %tmp_2050

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1175  %tmp_43_3_30_i_i = xor i1 %tmp237, true

]]></Node>
<StgValue><ssdm name="tmp_43_3_30_i_i"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1176  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_3_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:1238  %weights1_m_weights_V_41 = load i32* %weights1_m_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_41"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1240  %tmp_2051 = trunc i32 %weights1_m_weights_V_41 to i1

]]></Node>
<StgValue><ssdm name="tmp_2051"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1241  %tmp269 = xor i1 %tmp_1892, %tmp_2051

]]></Node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1242  %tmp_43_4_i_i = xor i1 %tmp269, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_i_i"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1243  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1247  %tmp_2052 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2052"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1248  %tmp270 = xor i1 %tmp_1894, %tmp_2052

]]></Node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1249  %tmp_43_4_1_i_i = xor i1 %tmp270, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_1_i_i"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1250  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1254  %tmp_2053 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2053"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1255  %tmp271 = xor i1 %tmp_1896, %tmp_2053

]]></Node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1256  %tmp_43_4_2_i_i = xor i1 %tmp271, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_2_i_i"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1257  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1261  %tmp_2054 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2054"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1262  %tmp272 = xor i1 %tmp_1898, %tmp_2054

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1263  %tmp_43_4_3_i_i = xor i1 %tmp272, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_3_i_i"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1264  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1268  %tmp_2055 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2055"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1269  %tmp273 = xor i1 %tmp_1900, %tmp_2055

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1270  %tmp_43_4_4_i_i = xor i1 %tmp273, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_4_i_i"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1271  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1275  %tmp_2056 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2056"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1276  %tmp274 = xor i1 %tmp_1902, %tmp_2056

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1277  %tmp_43_4_5_i_i = xor i1 %tmp274, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_5_i_i"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1278  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1282  %tmp_2057 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2057"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1283  %tmp275 = xor i1 %tmp_1904, %tmp_2057

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1284  %tmp_43_4_6_i_i = xor i1 %tmp275, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_6_i_i"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1285  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1289  %tmp_2058 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2058"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1290  %tmp276 = xor i1 %tmp_1906, %tmp_2058

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1291  %tmp_43_4_7_i_i = xor i1 %tmp276, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_7_i_i"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1292  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1296  %tmp_2059 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2059"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1297  %tmp277 = xor i1 %tmp_1908, %tmp_2059

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1298  %tmp_43_4_8_i_i = xor i1 %tmp277, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_8_i_i"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1299  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1303  %tmp_2060 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2060"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1304  %tmp278 = xor i1 %tmp_1910, %tmp_2060

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1305  %tmp_43_4_9_i_i = xor i1 %tmp278, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_9_i_i"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1306  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1310  %tmp_2061 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2061"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1311  %tmp279 = xor i1 %tmp_1912, %tmp_2061

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1312  %tmp_43_4_i_i_1821 = xor i1 %tmp279, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_i_i_1821"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1313  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_i_i_1821, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1317  %tmp_2062 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2062"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1318  %tmp280 = xor i1 %tmp_1914, %tmp_2062

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1319  %tmp_43_4_10_i_i = xor i1 %tmp280, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_10_i_i"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1320  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1324  %tmp_2063 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2063"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1325  %tmp281 = xor i1 %tmp_1916, %tmp_2063

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1326  %tmp_43_4_11_i_i = xor i1 %tmp281, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_11_i_i"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1327  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1331  %tmp_2064 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2064"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1332  %tmp282 = xor i1 %tmp_1918, %tmp_2064

]]></Node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1333  %tmp_43_4_12_i_i = xor i1 %tmp282, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_12_i_i"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1334  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1338  %tmp_2065 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2065"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1339  %tmp283 = xor i1 %tmp_1920, %tmp_2065

]]></Node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1340  %tmp_43_4_13_i_i = xor i1 %tmp283, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_13_i_i"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1341  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1345  %tmp_2066 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2066"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1346  %tmp284 = xor i1 %tmp_1922, %tmp_2066

]]></Node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1347  %tmp_43_4_14_i_i = xor i1 %tmp284, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_14_i_i"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1348  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1352  %tmp_2067 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2067"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1353  %tmp285 = xor i1 %tmp_1924, %tmp_2067

]]></Node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1354  %tmp_43_4_15_i_i = xor i1 %tmp285, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_15_i_i"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1355  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1359  %tmp_2068 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2068"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1360  %tmp286 = xor i1 %tmp_1926, %tmp_2068

]]></Node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1361  %tmp_43_4_16_i_i = xor i1 %tmp286, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_16_i_i"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1362  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1366  %tmp_2069 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2069"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1367  %tmp287 = xor i1 %tmp_1928, %tmp_2069

]]></Node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1368  %tmp_43_4_17_i_i = xor i1 %tmp287, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_17_i_i"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1369  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1373  %tmp_2070 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2070"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1374  %tmp288 = xor i1 %tmp_1930, %tmp_2070

]]></Node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1375  %tmp_43_4_18_i_i = xor i1 %tmp288, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_18_i_i"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1376  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1380  %tmp_2071 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2071"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1381  %tmp289 = xor i1 %tmp_1932, %tmp_2071

]]></Node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1382  %tmp_43_4_19_i_i = xor i1 %tmp289, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_19_i_i"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1383  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1387  %tmp_2072 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2072"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1388  %tmp290 = xor i1 %tmp_1934, %tmp_2072

]]></Node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1389  %tmp_43_4_20_i_i = xor i1 %tmp290, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_20_i_i"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1390  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1394  %tmp_2073 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2073"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1395  %tmp291 = xor i1 %tmp_1936, %tmp_2073

]]></Node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1396  %tmp_43_4_21_i_i = xor i1 %tmp291, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_21_i_i"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1397  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1401  %tmp_2074 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2074"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1402  %tmp292 = xor i1 %tmp_1938, %tmp_2074

]]></Node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1403  %tmp_43_4_22_i_i = xor i1 %tmp292, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_22_i_i"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1404  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1408  %tmp_2075 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2075"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1409  %tmp293 = xor i1 %tmp_1940, %tmp_2075

]]></Node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1410  %tmp_43_4_23_i_i = xor i1 %tmp293, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_23_i_i"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1411  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1415  %tmp_2076 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2076"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1416  %tmp294 = xor i1 %tmp_1942, %tmp_2076

]]></Node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1417  %tmp_43_4_24_i_i = xor i1 %tmp294, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_24_i_i"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1418  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1422  %tmp_2077 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2077"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1423  %tmp295 = xor i1 %tmp_1944, %tmp_2077

]]></Node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1424  %tmp_43_4_25_i_i = xor i1 %tmp295, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_25_i_i"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1425  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1429  %tmp_2078 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2078"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1430  %tmp296 = xor i1 %tmp_1946, %tmp_2078

]]></Node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1431  %tmp_43_4_26_i_i = xor i1 %tmp296, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_26_i_i"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1432  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1436  %tmp_2079 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2079"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1437  %tmp297 = xor i1 %tmp_1948, %tmp_2079

]]></Node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1438  %tmp_43_4_27_i_i = xor i1 %tmp297, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_27_i_i"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1439  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1443  %tmp_2080 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2080"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1444  %tmp298 = xor i1 %tmp_1950, %tmp_2080

]]></Node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1445  %tmp_43_4_28_i_i = xor i1 %tmp298, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_28_i_i"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1446  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1450  %tmp_2081 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2081"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1451  %tmp299 = xor i1 %tmp_1952, %tmp_2081

]]></Node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1452  %tmp_43_4_29_i_i = xor i1 %tmp299, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_29_i_i"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1453  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1457  %tmp_2082 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2082"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1458  %tmp300 = xor i1 %tmp_1954, %tmp_2082

]]></Node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1459  %tmp_43_4_30_i_i = xor i1 %tmp300, true

]]></Node>
<StgValue><ssdm name="tmp_43_4_30_i_i"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1460  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_4_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:1522  %weights1_m_weights_V_43 = load i32* %weights1_m_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_43"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1524  %tmp_2083 = trunc i32 %weights1_m_weights_V_43 to i1

]]></Node>
<StgValue><ssdm name="tmp_2083"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1525  %tmp332 = xor i1 %tmp_1892, %tmp_2083

]]></Node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1526  %tmp_43_5_i_i = xor i1 %tmp332, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_i_i"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1527  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1531  %tmp_2084 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2084"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1532  %tmp333 = xor i1 %tmp_1894, %tmp_2084

]]></Node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1533  %tmp_43_5_1_i_i = xor i1 %tmp333, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_1_i_i"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1534  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1538  %tmp_2085 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2085"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1539  %tmp334 = xor i1 %tmp_1896, %tmp_2085

]]></Node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1540  %tmp_43_5_2_i_i = xor i1 %tmp334, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_2_i_i"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1541  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1545  %tmp_2086 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2086"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1546  %tmp335 = xor i1 %tmp_1898, %tmp_2086

]]></Node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1547  %tmp_43_5_3_i_i = xor i1 %tmp335, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_3_i_i"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1548  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1552  %tmp_2087 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2087"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1553  %tmp336 = xor i1 %tmp_1900, %tmp_2087

]]></Node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1554  %tmp_43_5_4_i_i = xor i1 %tmp336, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_4_i_i"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1555  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1559  %tmp_2088 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2088"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1560  %tmp337 = xor i1 %tmp_1902, %tmp_2088

]]></Node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1561  %tmp_43_5_5_i_i = xor i1 %tmp337, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_5_i_i"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1562  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1566  %tmp_2089 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2089"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1567  %tmp338 = xor i1 %tmp_1904, %tmp_2089

]]></Node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1568  %tmp_43_5_6_i_i = xor i1 %tmp338, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_6_i_i"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1569  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1573  %tmp_2090 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2090"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1574  %tmp339 = xor i1 %tmp_1906, %tmp_2090

]]></Node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1575  %tmp_43_5_7_i_i = xor i1 %tmp339, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_7_i_i"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1576  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1580  %tmp_2091 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2091"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1581  %tmp340 = xor i1 %tmp_1908, %tmp_2091

]]></Node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1582  %tmp_43_5_8_i_i = xor i1 %tmp340, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_8_i_i"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1583  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1587  %tmp_2092 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2092"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1588  %tmp341 = xor i1 %tmp_1910, %tmp_2092

]]></Node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1589  %tmp_43_5_9_i_i = xor i1 %tmp341, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_9_i_i"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1590  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1594  %tmp_2093 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2093"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1595  %tmp342 = xor i1 %tmp_1912, %tmp_2093

]]></Node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1596  %tmp_43_5_i_i_1855 = xor i1 %tmp342, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_i_i_1855"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1597  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_i_i_1855, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1601  %tmp_2094 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2094"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1602  %tmp343 = xor i1 %tmp_1914, %tmp_2094

]]></Node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1603  %tmp_43_5_10_i_i = xor i1 %tmp343, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_10_i_i"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1604  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1608  %tmp_2095 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2095"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1609  %tmp344 = xor i1 %tmp_1916, %tmp_2095

]]></Node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1610  %tmp_43_5_11_i_i = xor i1 %tmp344, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_11_i_i"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1611  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1615  %tmp_2096 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2096"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1616  %tmp345 = xor i1 %tmp_1918, %tmp_2096

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1617  %tmp_43_5_12_i_i = xor i1 %tmp345, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_12_i_i"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1618  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1622  %tmp_2097 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2097"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1623  %tmp346 = xor i1 %tmp_1920, %tmp_2097

]]></Node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1624  %tmp_43_5_13_i_i = xor i1 %tmp346, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_13_i_i"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1625  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1629  %tmp_2098 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2098"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1630  %tmp347 = xor i1 %tmp_1922, %tmp_2098

]]></Node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1631  %tmp_43_5_14_i_i = xor i1 %tmp347, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_14_i_i"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1632  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1636  %tmp_2099 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2099"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1637  %tmp348 = xor i1 %tmp_1924, %tmp_2099

]]></Node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1638  %tmp_43_5_15_i_i = xor i1 %tmp348, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_15_i_i"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1639  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1643  %tmp_2100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2100"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1644  %tmp349 = xor i1 %tmp_1926, %tmp_2100

]]></Node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1645  %tmp_43_5_16_i_i = xor i1 %tmp349, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_16_i_i"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1646  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1650  %tmp_2101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2101"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1651  %tmp350 = xor i1 %tmp_1928, %tmp_2101

]]></Node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1652  %tmp_43_5_17_i_i = xor i1 %tmp350, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_17_i_i"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1653  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1657  %tmp_2102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2102"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1658  %tmp351 = xor i1 %tmp_1930, %tmp_2102

]]></Node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1659  %tmp_43_5_18_i_i = xor i1 %tmp351, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_18_i_i"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1660  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1664  %tmp_2103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2103"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1665  %tmp352 = xor i1 %tmp_1932, %tmp_2103

]]></Node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1666  %tmp_43_5_19_i_i = xor i1 %tmp352, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_19_i_i"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1667  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1671  %tmp_2104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2104"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1672  %tmp353 = xor i1 %tmp_1934, %tmp_2104

]]></Node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1673  %tmp_43_5_20_i_i = xor i1 %tmp353, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_20_i_i"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1674  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1678  %tmp_2105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2105"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1679  %tmp354 = xor i1 %tmp_1936, %tmp_2105

]]></Node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1680  %tmp_43_5_21_i_i = xor i1 %tmp354, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_21_i_i"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1681  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1685  %tmp_2106 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2106"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1686  %tmp355 = xor i1 %tmp_1938, %tmp_2106

]]></Node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1687  %tmp_43_5_22_i_i = xor i1 %tmp355, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_22_i_i"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1688  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1692  %tmp_2107 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2107"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1693  %tmp356 = xor i1 %tmp_1940, %tmp_2107

]]></Node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1694  %tmp_43_5_23_i_i = xor i1 %tmp356, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_23_i_i"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1695  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1699  %tmp_2108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2108"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1700  %tmp357 = xor i1 %tmp_1942, %tmp_2108

]]></Node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1701  %tmp_43_5_24_i_i = xor i1 %tmp357, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_24_i_i"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1702  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1706  %tmp_2109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2109"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1707  %tmp358 = xor i1 %tmp_1944, %tmp_2109

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1708  %tmp_43_5_25_i_i = xor i1 %tmp358, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_25_i_i"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1709  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1713  %tmp_2110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2110"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1714  %tmp359 = xor i1 %tmp_1946, %tmp_2110

]]></Node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1715  %tmp_43_5_26_i_i = xor i1 %tmp359, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_26_i_i"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1716  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1720  %tmp_2111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2111"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1721  %tmp360 = xor i1 %tmp_1948, %tmp_2111

]]></Node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1722  %tmp_43_5_27_i_i = xor i1 %tmp360, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_27_i_i"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1723  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1727  %tmp_2112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2112"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1728  %tmp361 = xor i1 %tmp_1950, %tmp_2112

]]></Node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1729  %tmp_43_5_28_i_i = xor i1 %tmp361, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_28_i_i"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1730  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1734  %tmp_2113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2113"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1735  %tmp362 = xor i1 %tmp_1952, %tmp_2113

]]></Node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1736  %tmp_43_5_29_i_i = xor i1 %tmp362, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_29_i_i"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1737  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1741  %tmp_2114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2114"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1742  %tmp363 = xor i1 %tmp_1954, %tmp_2114

]]></Node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1743  %tmp_43_5_30_i_i = xor i1 %tmp363, true

]]></Node>
<StgValue><ssdm name="tmp_43_5_30_i_i"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1744  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_5_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:1806  %weights1_m_weights_V_45 = load i32* %weights1_m_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_45"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1808  %tmp_2115 = trunc i32 %weights1_m_weights_V_45 to i1

]]></Node>
<StgValue><ssdm name="tmp_2115"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1809  %tmp395 = xor i1 %tmp_1892, %tmp_2115

]]></Node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1810  %tmp_43_6_i_i = xor i1 %tmp395, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_i_i"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1811  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1815  %tmp_2116 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2116"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1816  %tmp396 = xor i1 %tmp_1894, %tmp_2116

]]></Node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1817  %tmp_43_6_1_i_i = xor i1 %tmp396, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_1_i_i"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1818  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1822  %tmp_2117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2117"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1823  %tmp397 = xor i1 %tmp_1896, %tmp_2117

]]></Node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1824  %tmp_43_6_2_i_i = xor i1 %tmp397, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_2_i_i"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1825  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1829  %tmp_2118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2118"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1830  %tmp398 = xor i1 %tmp_1898, %tmp_2118

]]></Node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1831  %tmp_43_6_3_i_i = xor i1 %tmp398, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_3_i_i"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1832  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1836  %tmp_2119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2119"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1837  %tmp399 = xor i1 %tmp_1900, %tmp_2119

]]></Node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1838  %tmp_43_6_4_i_i = xor i1 %tmp399, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_4_i_i"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1839  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1843  %tmp_2120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2120"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1844  %tmp400 = xor i1 %tmp_1902, %tmp_2120

]]></Node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1845  %tmp_43_6_5_i_i = xor i1 %tmp400, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_5_i_i"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1846  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1850  %tmp_2121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2121"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1851  %tmp401 = xor i1 %tmp_1904, %tmp_2121

]]></Node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1852  %tmp_43_6_6_i_i = xor i1 %tmp401, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_6_i_i"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1853  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1857  %tmp_2122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2122"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1858  %tmp402 = xor i1 %tmp_1906, %tmp_2122

]]></Node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1859  %tmp_43_6_7_i_i = xor i1 %tmp402, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_7_i_i"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1860  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1864  %tmp_2123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2123"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1865  %tmp403 = xor i1 %tmp_1908, %tmp_2123

]]></Node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1866  %tmp_43_6_8_i_i = xor i1 %tmp403, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_8_i_i"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1867  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1871  %tmp_2124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2124"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1872  %tmp404 = xor i1 %tmp_1910, %tmp_2124

]]></Node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1873  %tmp_43_6_9_i_i = xor i1 %tmp404, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_9_i_i"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1874  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1878  %tmp_2125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2125"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1879  %tmp405 = xor i1 %tmp_1912, %tmp_2125

]]></Node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1880  %tmp_43_6_i_i_1889 = xor i1 %tmp405, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_i_i_1889"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1881  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_i_i_1889, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1885  %tmp_2126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2126"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1886  %tmp406 = xor i1 %tmp_1914, %tmp_2126

]]></Node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1887  %tmp_43_6_10_i_i = xor i1 %tmp406, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_10_i_i"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1888  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1892  %tmp_2127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2127"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1893  %tmp407 = xor i1 %tmp_1916, %tmp_2127

]]></Node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1894  %tmp_43_6_11_i_i = xor i1 %tmp407, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_11_i_i"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1895  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1899  %tmp_2128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2128"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1900  %tmp408 = xor i1 %tmp_1918, %tmp_2128

]]></Node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1901  %tmp_43_6_12_i_i = xor i1 %tmp408, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_12_i_i"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1902  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1906  %tmp_2129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2129"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1907  %tmp409 = xor i1 %tmp_1920, %tmp_2129

]]></Node>
<StgValue><ssdm name="tmp409"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1908  %tmp_43_6_13_i_i = xor i1 %tmp409, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_13_i_i"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1909  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1913  %tmp_2130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2130"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1914  %tmp410 = xor i1 %tmp_1922, %tmp_2130

]]></Node>
<StgValue><ssdm name="tmp410"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1915  %tmp_43_6_14_i_i = xor i1 %tmp410, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_14_i_i"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1916  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1920  %tmp_2131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2131"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1921  %tmp411 = xor i1 %tmp_1924, %tmp_2131

]]></Node>
<StgValue><ssdm name="tmp411"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1922  %tmp_43_6_15_i_i = xor i1 %tmp411, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_15_i_i"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1923  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1927  %tmp_2132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2132"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1928  %tmp412 = xor i1 %tmp_1926, %tmp_2132

]]></Node>
<StgValue><ssdm name="tmp412"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1929  %tmp_43_6_16_i_i = xor i1 %tmp412, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_16_i_i"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1930  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1934  %tmp_2133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2133"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1935  %tmp413 = xor i1 %tmp_1928, %tmp_2133

]]></Node>
<StgValue><ssdm name="tmp413"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1936  %tmp_43_6_17_i_i = xor i1 %tmp413, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_17_i_i"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1937  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1941  %tmp_2134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2134"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1942  %tmp414 = xor i1 %tmp_1930, %tmp_2134

]]></Node>
<StgValue><ssdm name="tmp414"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1943  %tmp_43_6_18_i_i = xor i1 %tmp414, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_18_i_i"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1944  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1948  %tmp_2135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2135"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1949  %tmp415 = xor i1 %tmp_1932, %tmp_2135

]]></Node>
<StgValue><ssdm name="tmp415"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1950  %tmp_43_6_19_i_i = xor i1 %tmp415, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_19_i_i"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1951  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1955  %tmp_2136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2136"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1956  %tmp416 = xor i1 %tmp_1934, %tmp_2136

]]></Node>
<StgValue><ssdm name="tmp416"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1957  %tmp_43_6_20_i_i = xor i1 %tmp416, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_20_i_i"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1958  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1962  %tmp_2137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2137"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1963  %tmp417 = xor i1 %tmp_1936, %tmp_2137

]]></Node>
<StgValue><ssdm name="tmp417"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1964  %tmp_43_6_21_i_i = xor i1 %tmp417, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_21_i_i"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1965  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1969  %tmp_2138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2138"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1970  %tmp418 = xor i1 %tmp_1938, %tmp_2138

]]></Node>
<StgValue><ssdm name="tmp418"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1971  %tmp_43_6_22_i_i = xor i1 %tmp418, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_22_i_i"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1972  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1976  %tmp_2139 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2139"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1977  %tmp419 = xor i1 %tmp_1940, %tmp_2139

]]></Node>
<StgValue><ssdm name="tmp419"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1978  %tmp_43_6_23_i_i = xor i1 %tmp419, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_23_i_i"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1979  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1983  %tmp_2140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2140"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1984  %tmp420 = xor i1 %tmp_1942, %tmp_2140

]]></Node>
<StgValue><ssdm name="tmp420"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1985  %tmp_43_6_24_i_i = xor i1 %tmp420, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_24_i_i"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1986  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1990  %tmp_2141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2141"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1991  %tmp421 = xor i1 %tmp_1944, %tmp_2141

]]></Node>
<StgValue><ssdm name="tmp421"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1992  %tmp_43_6_25_i_i = xor i1 %tmp421, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_25_i_i"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1993  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1997  %tmp_2142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2142"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1998  %tmp422 = xor i1 %tmp_1946, %tmp_2142

]]></Node>
<StgValue><ssdm name="tmp422"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1999  %tmp_43_6_26_i_i = xor i1 %tmp422, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_26_i_i"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2000  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2004  %tmp_2143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2143"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2005  %tmp423 = xor i1 %tmp_1948, %tmp_2143

]]></Node>
<StgValue><ssdm name="tmp423"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2006  %tmp_43_6_27_i_i = xor i1 %tmp423, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_27_i_i"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2007  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2011  %tmp_2144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2144"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2012  %tmp424 = xor i1 %tmp_1950, %tmp_2144

]]></Node>
<StgValue><ssdm name="tmp424"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2013  %tmp_43_6_28_i_i = xor i1 %tmp424, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_28_i_i"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2014  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2018  %tmp_2145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2145"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2019  %tmp425 = xor i1 %tmp_1952, %tmp_2145

]]></Node>
<StgValue><ssdm name="tmp425"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2020  %tmp_43_6_29_i_i = xor i1 %tmp425, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_29_i_i"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2021  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2025  %tmp_2146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2146"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2026  %tmp426 = xor i1 %tmp_1954, %tmp_2146

]]></Node>
<StgValue><ssdm name="tmp426"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2027  %tmp_43_6_30_i_i = xor i1 %tmp426, true

]]></Node>
<StgValue><ssdm name="tmp_43_6_30_i_i"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2028  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_6_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2090  %weights1_m_weights_V_47 = load i32* %weights1_m_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_47"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2092  %tmp_2147 = trunc i32 %weights1_m_weights_V_47 to i1

]]></Node>
<StgValue><ssdm name="tmp_2147"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2093  %tmp458 = xor i1 %tmp_1892, %tmp_2147

]]></Node>
<StgValue><ssdm name="tmp458"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2094  %tmp_43_7_i_i = xor i1 %tmp458, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_i_i"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2095  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2099  %tmp_2148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2148"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2100  %tmp459 = xor i1 %tmp_1894, %tmp_2148

]]></Node>
<StgValue><ssdm name="tmp459"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2101  %tmp_43_7_1_i_i = xor i1 %tmp459, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_1_i_i"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2102  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2106  %tmp_2149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2149"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2107  %tmp460 = xor i1 %tmp_1896, %tmp_2149

]]></Node>
<StgValue><ssdm name="tmp460"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2108  %tmp_43_7_2_i_i = xor i1 %tmp460, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_2_i_i"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2109  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2113  %tmp_2150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2150"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2114  %tmp461 = xor i1 %tmp_1898, %tmp_2150

]]></Node>
<StgValue><ssdm name="tmp461"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2115  %tmp_43_7_3_i_i = xor i1 %tmp461, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_3_i_i"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2116  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2120  %tmp_2151 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2151"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2121  %tmp462 = xor i1 %tmp_1900, %tmp_2151

]]></Node>
<StgValue><ssdm name="tmp462"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2122  %tmp_43_7_4_i_i = xor i1 %tmp462, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_4_i_i"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2123  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2127  %tmp_2152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2152"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2128  %tmp463 = xor i1 %tmp_1902, %tmp_2152

]]></Node>
<StgValue><ssdm name="tmp463"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2129  %tmp_43_7_5_i_i = xor i1 %tmp463, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_5_i_i"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2130  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2134  %tmp_2153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2153"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2135  %tmp464 = xor i1 %tmp_1904, %tmp_2153

]]></Node>
<StgValue><ssdm name="tmp464"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2136  %tmp_43_7_6_i_i = xor i1 %tmp464, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_6_i_i"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2137  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2141  %tmp_2154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2154"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2142  %tmp465 = xor i1 %tmp_1906, %tmp_2154

]]></Node>
<StgValue><ssdm name="tmp465"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2143  %tmp_43_7_7_i_i = xor i1 %tmp465, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_7_i_i"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2144  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2148  %tmp_2155 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2155"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2149  %tmp466 = xor i1 %tmp_1908, %tmp_2155

]]></Node>
<StgValue><ssdm name="tmp466"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2150  %tmp_43_7_8_i_i = xor i1 %tmp466, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_8_i_i"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2151  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2155  %tmp_2156 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2156"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2156  %tmp467 = xor i1 %tmp_1910, %tmp_2156

]]></Node>
<StgValue><ssdm name="tmp467"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2157  %tmp_43_7_9_i_i = xor i1 %tmp467, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_9_i_i"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2158  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2162  %tmp_2157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2157"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2163  %tmp468 = xor i1 %tmp_1912, %tmp_2157

]]></Node>
<StgValue><ssdm name="tmp468"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2164  %tmp_43_7_i_i_1923 = xor i1 %tmp468, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_i_i_1923"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2165  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_i_i_1923, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2169  %tmp_2158 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2158"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2170  %tmp469 = xor i1 %tmp_1914, %tmp_2158

]]></Node>
<StgValue><ssdm name="tmp469"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2171  %tmp_43_7_10_i_i = xor i1 %tmp469, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_10_i_i"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2172  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2176  %tmp_2159 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2159"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2177  %tmp470 = xor i1 %tmp_1916, %tmp_2159

]]></Node>
<StgValue><ssdm name="tmp470"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2178  %tmp_43_7_11_i_i = xor i1 %tmp470, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_11_i_i"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2179  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2183  %tmp_2160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2160"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2184  %tmp471 = xor i1 %tmp_1918, %tmp_2160

]]></Node>
<StgValue><ssdm name="tmp471"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2185  %tmp_43_7_12_i_i = xor i1 %tmp471, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_12_i_i"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2186  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2190  %tmp_2161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2161"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2191  %tmp472 = xor i1 %tmp_1920, %tmp_2161

]]></Node>
<StgValue><ssdm name="tmp472"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2192  %tmp_43_7_13_i_i = xor i1 %tmp472, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_13_i_i"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2193  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2197  %tmp_2162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2162"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2198  %tmp473 = xor i1 %tmp_1922, %tmp_2162

]]></Node>
<StgValue><ssdm name="tmp473"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2199  %tmp_43_7_14_i_i = xor i1 %tmp473, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_14_i_i"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2200  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2204  %tmp_2163 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2163"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2205  %tmp474 = xor i1 %tmp_1924, %tmp_2163

]]></Node>
<StgValue><ssdm name="tmp474"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2206  %tmp_43_7_15_i_i = xor i1 %tmp474, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_15_i_i"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2207  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2211  %tmp_2164 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2164"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2212  %tmp475 = xor i1 %tmp_1926, %tmp_2164

]]></Node>
<StgValue><ssdm name="tmp475"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2213  %tmp_43_7_16_i_i = xor i1 %tmp475, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_16_i_i"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2214  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2218  %tmp_2165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2165"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2219  %tmp476 = xor i1 %tmp_1928, %tmp_2165

]]></Node>
<StgValue><ssdm name="tmp476"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2220  %tmp_43_7_17_i_i = xor i1 %tmp476, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_17_i_i"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2221  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2225  %tmp_2166 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2166"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2226  %tmp477 = xor i1 %tmp_1930, %tmp_2166

]]></Node>
<StgValue><ssdm name="tmp477"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2227  %tmp_43_7_18_i_i = xor i1 %tmp477, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_18_i_i"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2228  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2232  %tmp_2167 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2167"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2233  %tmp478 = xor i1 %tmp_1932, %tmp_2167

]]></Node>
<StgValue><ssdm name="tmp478"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2234  %tmp_43_7_19_i_i = xor i1 %tmp478, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_19_i_i"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2235  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2239  %tmp_2168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2168"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2240  %tmp479 = xor i1 %tmp_1934, %tmp_2168

]]></Node>
<StgValue><ssdm name="tmp479"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2241  %tmp_43_7_20_i_i = xor i1 %tmp479, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_20_i_i"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2242  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2246  %tmp_2169 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2169"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2247  %tmp480 = xor i1 %tmp_1936, %tmp_2169

]]></Node>
<StgValue><ssdm name="tmp480"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2248  %tmp_43_7_21_i_i = xor i1 %tmp480, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_21_i_i"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2249  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2253  %tmp_2170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2170"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2254  %tmp481 = xor i1 %tmp_1938, %tmp_2170

]]></Node>
<StgValue><ssdm name="tmp481"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2255  %tmp_43_7_22_i_i = xor i1 %tmp481, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_22_i_i"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2256  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2260  %tmp_2171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2171"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2261  %tmp482 = xor i1 %tmp_1940, %tmp_2171

]]></Node>
<StgValue><ssdm name="tmp482"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2262  %tmp_43_7_23_i_i = xor i1 %tmp482, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_23_i_i"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2263  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2267  %tmp_2172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2172"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2268  %tmp483 = xor i1 %tmp_1942, %tmp_2172

]]></Node>
<StgValue><ssdm name="tmp483"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2269  %tmp_43_7_24_i_i = xor i1 %tmp483, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_24_i_i"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2270  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2274  %tmp_2173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2173"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2275  %tmp484 = xor i1 %tmp_1944, %tmp_2173

]]></Node>
<StgValue><ssdm name="tmp484"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2276  %tmp_43_7_25_i_i = xor i1 %tmp484, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_25_i_i"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2277  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2281  %tmp_2174 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2174"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2282  %tmp485 = xor i1 %tmp_1946, %tmp_2174

]]></Node>
<StgValue><ssdm name="tmp485"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2283  %tmp_43_7_26_i_i = xor i1 %tmp485, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_26_i_i"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2284  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2288  %tmp_2175 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2175"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2289  %tmp486 = xor i1 %tmp_1948, %tmp_2175

]]></Node>
<StgValue><ssdm name="tmp486"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2290  %tmp_43_7_27_i_i = xor i1 %tmp486, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_27_i_i"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2291  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2295  %tmp_2176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2176"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2296  %tmp487 = xor i1 %tmp_1950, %tmp_2176

]]></Node>
<StgValue><ssdm name="tmp487"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2297  %tmp_43_7_28_i_i = xor i1 %tmp487, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_28_i_i"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2298  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2302  %tmp_2177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2177"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2303  %tmp488 = xor i1 %tmp_1952, %tmp_2177

]]></Node>
<StgValue><ssdm name="tmp488"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2304  %tmp_43_7_29_i_i = xor i1 %tmp488, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_29_i_i"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2305  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2309  %tmp_2178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2178"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2310  %tmp489 = xor i1 %tmp_1954, %tmp_2178

]]></Node>
<StgValue><ssdm name="tmp489"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2311  %tmp_43_7_30_i_i = xor i1 %tmp489, true

]]></Node>
<StgValue><ssdm name="tmp_43_7_30_i_i"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2312  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_7_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2374  %weights1_m_weights_V_49 = load i32* %weights1_m_weights_V_48, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_49"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2376  %tmp_2179 = trunc i32 %weights1_m_weights_V_49 to i1

]]></Node>
<StgValue><ssdm name="tmp_2179"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2377  %tmp521 = xor i1 %tmp_1892, %tmp_2179

]]></Node>
<StgValue><ssdm name="tmp521"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2378  %tmp_43_8_i_i = xor i1 %tmp521, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_i_i"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2379  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2383  %tmp_2180 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2180"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2384  %tmp522 = xor i1 %tmp_1894, %tmp_2180

]]></Node>
<StgValue><ssdm name="tmp522"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2385  %tmp_43_8_1_i_i = xor i1 %tmp522, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_1_i_i"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2386  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2390  %tmp_2181 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2181"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2391  %tmp523 = xor i1 %tmp_1896, %tmp_2181

]]></Node>
<StgValue><ssdm name="tmp523"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2392  %tmp_43_8_2_i_i = xor i1 %tmp523, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_2_i_i"/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2393  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2397  %tmp_2182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2182"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2398  %tmp524 = xor i1 %tmp_1898, %tmp_2182

]]></Node>
<StgValue><ssdm name="tmp524"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2399  %tmp_43_8_3_i_i = xor i1 %tmp524, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_3_i_i"/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2400  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2404  %tmp_2183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2183"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2405  %tmp525 = xor i1 %tmp_1900, %tmp_2183

]]></Node>
<StgValue><ssdm name="tmp525"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2406  %tmp_43_8_4_i_i = xor i1 %tmp525, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_4_i_i"/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2407  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2411  %tmp_2184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2184"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2412  %tmp526 = xor i1 %tmp_1902, %tmp_2184

]]></Node>
<StgValue><ssdm name="tmp526"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2413  %tmp_43_8_5_i_i = xor i1 %tmp526, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_5_i_i"/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2414  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2418  %tmp_2185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2185"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2419  %tmp527 = xor i1 %tmp_1904, %tmp_2185

]]></Node>
<StgValue><ssdm name="tmp527"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2420  %tmp_43_8_6_i_i = xor i1 %tmp527, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_6_i_i"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2421  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2425  %tmp_2186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2186"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2426  %tmp528 = xor i1 %tmp_1906, %tmp_2186

]]></Node>
<StgValue><ssdm name="tmp528"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2427  %tmp_43_8_7_i_i = xor i1 %tmp528, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_7_i_i"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2428  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2432  %tmp_2187 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2187"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2433  %tmp529 = xor i1 %tmp_1908, %tmp_2187

]]></Node>
<StgValue><ssdm name="tmp529"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2434  %tmp_43_8_8_i_i = xor i1 %tmp529, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_8_i_i"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2435  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2439  %tmp_2188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2188"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2440  %tmp530 = xor i1 %tmp_1910, %tmp_2188

]]></Node>
<StgValue><ssdm name="tmp530"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2441  %tmp_43_8_9_i_i = xor i1 %tmp530, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_9_i_i"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2442  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2446  %tmp_2189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2189"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2447  %tmp531 = xor i1 %tmp_1912, %tmp_2189

]]></Node>
<StgValue><ssdm name="tmp531"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2448  %tmp_43_8_i_i_1957 = xor i1 %tmp531, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_i_i_1957"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2449  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_i_i_1957, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2453  %tmp_2190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2190"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2454  %tmp532 = xor i1 %tmp_1914, %tmp_2190

]]></Node>
<StgValue><ssdm name="tmp532"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2455  %tmp_43_8_10_i_i = xor i1 %tmp532, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_10_i_i"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2456  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2460  %tmp_2191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2191"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2461  %tmp533 = xor i1 %tmp_1916, %tmp_2191

]]></Node>
<StgValue><ssdm name="tmp533"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2462  %tmp_43_8_11_i_i = xor i1 %tmp533, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_11_i_i"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2463  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2467  %tmp_2192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2192"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2468  %tmp534 = xor i1 %tmp_1918, %tmp_2192

]]></Node>
<StgValue><ssdm name="tmp534"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2469  %tmp_43_8_12_i_i = xor i1 %tmp534, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_12_i_i"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2470  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2474  %tmp_2193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2193"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2475  %tmp535 = xor i1 %tmp_1920, %tmp_2193

]]></Node>
<StgValue><ssdm name="tmp535"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2476  %tmp_43_8_13_i_i = xor i1 %tmp535, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_13_i_i"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2477  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2481  %tmp_2194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2194"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2482  %tmp536 = xor i1 %tmp_1922, %tmp_2194

]]></Node>
<StgValue><ssdm name="tmp536"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2483  %tmp_43_8_14_i_i = xor i1 %tmp536, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_14_i_i"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2484  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2488  %tmp_2195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2195"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2489  %tmp537 = xor i1 %tmp_1924, %tmp_2195

]]></Node>
<StgValue><ssdm name="tmp537"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2490  %tmp_43_8_15_i_i = xor i1 %tmp537, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_15_i_i"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2491  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2495  %tmp_2196 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2196"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2496  %tmp538 = xor i1 %tmp_1926, %tmp_2196

]]></Node>
<StgValue><ssdm name="tmp538"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2497  %tmp_43_8_16_i_i = xor i1 %tmp538, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_16_i_i"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2498  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2502  %tmp_2197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2197"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2503  %tmp539 = xor i1 %tmp_1928, %tmp_2197

]]></Node>
<StgValue><ssdm name="tmp539"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2504  %tmp_43_8_17_i_i = xor i1 %tmp539, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_17_i_i"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2505  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2509  %tmp_2198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2198"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2510  %tmp540 = xor i1 %tmp_1930, %tmp_2198

]]></Node>
<StgValue><ssdm name="tmp540"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2511  %tmp_43_8_18_i_i = xor i1 %tmp540, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_18_i_i"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2512  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2516  %tmp_2199 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2199"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2517  %tmp541 = xor i1 %tmp_1932, %tmp_2199

]]></Node>
<StgValue><ssdm name="tmp541"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2518  %tmp_43_8_19_i_i = xor i1 %tmp541, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_19_i_i"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2519  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2523  %tmp_2200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2200"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2524  %tmp542 = xor i1 %tmp_1934, %tmp_2200

]]></Node>
<StgValue><ssdm name="tmp542"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2525  %tmp_43_8_20_i_i = xor i1 %tmp542, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_20_i_i"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2526  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2530  %tmp_2201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2201"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2531  %tmp543 = xor i1 %tmp_1936, %tmp_2201

]]></Node>
<StgValue><ssdm name="tmp543"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2532  %tmp_43_8_21_i_i = xor i1 %tmp543, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_21_i_i"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2533  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2537  %tmp_2202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2202"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2538  %tmp544 = xor i1 %tmp_1938, %tmp_2202

]]></Node>
<StgValue><ssdm name="tmp544"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2539  %tmp_43_8_22_i_i = xor i1 %tmp544, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_22_i_i"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2540  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2544  %tmp_2203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2203"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2545  %tmp545 = xor i1 %tmp_1940, %tmp_2203

]]></Node>
<StgValue><ssdm name="tmp545"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2546  %tmp_43_8_23_i_i = xor i1 %tmp545, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_23_i_i"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2547  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2551  %tmp_2204 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2204"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2552  %tmp546 = xor i1 %tmp_1942, %tmp_2204

]]></Node>
<StgValue><ssdm name="tmp546"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2553  %tmp_43_8_24_i_i = xor i1 %tmp546, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_24_i_i"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2554  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2558  %tmp_2205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2205"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2559  %tmp547 = xor i1 %tmp_1944, %tmp_2205

]]></Node>
<StgValue><ssdm name="tmp547"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2560  %tmp_43_8_25_i_i = xor i1 %tmp547, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_25_i_i"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2561  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2565  %tmp_2206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2206"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2566  %tmp548 = xor i1 %tmp_1946, %tmp_2206

]]></Node>
<StgValue><ssdm name="tmp548"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2567  %tmp_43_8_26_i_i = xor i1 %tmp548, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_26_i_i"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2568  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2572  %tmp_2207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2207"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2573  %tmp549 = xor i1 %tmp_1948, %tmp_2207

]]></Node>
<StgValue><ssdm name="tmp549"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2574  %tmp_43_8_27_i_i = xor i1 %tmp549, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_27_i_i"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2575  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2579  %tmp_2208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2208"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2580  %tmp550 = xor i1 %tmp_1950, %tmp_2208

]]></Node>
<StgValue><ssdm name="tmp550"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2581  %tmp_43_8_28_i_i = xor i1 %tmp550, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_28_i_i"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2582  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2586  %tmp_2209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2209"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2587  %tmp551 = xor i1 %tmp_1952, %tmp_2209

]]></Node>
<StgValue><ssdm name="tmp551"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2588  %tmp_43_8_29_i_i = xor i1 %tmp551, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_29_i_i"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2589  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2593  %tmp_2210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_49, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2210"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2594  %tmp552 = xor i1 %tmp_1954, %tmp_2210

]]></Node>
<StgValue><ssdm name="tmp552"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2595  %tmp_43_8_30_i_i = xor i1 %tmp552, true

]]></Node>
<StgValue><ssdm name="tmp_43_8_30_i_i"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2596  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_8_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2658  %weights1_m_weights_V_51 = load i32* %weights1_m_weights_V_50, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_51"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2660  %tmp_2211 = trunc i32 %weights1_m_weights_V_51 to i1

]]></Node>
<StgValue><ssdm name="tmp_2211"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2661  %tmp584 = xor i1 %tmp_1892, %tmp_2211

]]></Node>
<StgValue><ssdm name="tmp584"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2662  %tmp_43_9_i_i = xor i1 %tmp584, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_i_i"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2663  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2667  %tmp_2212 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2212"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2668  %tmp585 = xor i1 %tmp_1894, %tmp_2212

]]></Node>
<StgValue><ssdm name="tmp585"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2669  %tmp_43_9_1_i_i = xor i1 %tmp585, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_1_i_i"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2670  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2674  %tmp_2213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2213"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2675  %tmp586 = xor i1 %tmp_1896, %tmp_2213

]]></Node>
<StgValue><ssdm name="tmp586"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2676  %tmp_43_9_2_i_i = xor i1 %tmp586, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_2_i_i"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2677  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2681  %tmp_2214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2214"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2682  %tmp587 = xor i1 %tmp_1898, %tmp_2214

]]></Node>
<StgValue><ssdm name="tmp587"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2683  %tmp_43_9_3_i_i = xor i1 %tmp587, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_3_i_i"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2684  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2688  %tmp_2215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2215"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2689  %tmp588 = xor i1 %tmp_1900, %tmp_2215

]]></Node>
<StgValue><ssdm name="tmp588"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2690  %tmp_43_9_4_i_i = xor i1 %tmp588, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_4_i_i"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2691  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2695  %tmp_2216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2216"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2696  %tmp589 = xor i1 %tmp_1902, %tmp_2216

]]></Node>
<StgValue><ssdm name="tmp589"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2697  %tmp_43_9_5_i_i = xor i1 %tmp589, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_5_i_i"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2698  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2702  %tmp_2217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2217"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2703  %tmp590 = xor i1 %tmp_1904, %tmp_2217

]]></Node>
<StgValue><ssdm name="tmp590"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2704  %tmp_43_9_6_i_i = xor i1 %tmp590, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_6_i_i"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2705  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2709  %tmp_2218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2218"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2710  %tmp591 = xor i1 %tmp_1906, %tmp_2218

]]></Node>
<StgValue><ssdm name="tmp591"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2711  %tmp_43_9_7_i_i = xor i1 %tmp591, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_7_i_i"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2712  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2716  %tmp_2219 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2219"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2717  %tmp592 = xor i1 %tmp_1908, %tmp_2219

]]></Node>
<StgValue><ssdm name="tmp592"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2718  %tmp_43_9_8_i_i = xor i1 %tmp592, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_8_i_i"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2719  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2723  %tmp_2220 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2220"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2724  %tmp593 = xor i1 %tmp_1910, %tmp_2220

]]></Node>
<StgValue><ssdm name="tmp593"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2725  %tmp_43_9_9_i_i = xor i1 %tmp593, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_9_i_i"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2726  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2730  %tmp_2221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2221"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2731  %tmp594 = xor i1 %tmp_1912, %tmp_2221

]]></Node>
<StgValue><ssdm name="tmp594"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2732  %tmp_43_9_i_i_1991 = xor i1 %tmp594, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_i_i_1991"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2733  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_i_i_1991, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2737  %tmp_2222 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2222"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2738  %tmp595 = xor i1 %tmp_1914, %tmp_2222

]]></Node>
<StgValue><ssdm name="tmp595"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2739  %tmp_43_9_10_i_i = xor i1 %tmp595, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_10_i_i"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2740  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2744  %tmp_2223 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2223"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2745  %tmp596 = xor i1 %tmp_1916, %tmp_2223

]]></Node>
<StgValue><ssdm name="tmp596"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2746  %tmp_43_9_11_i_i = xor i1 %tmp596, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_11_i_i"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2747  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2751  %tmp_2224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2224"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2752  %tmp597 = xor i1 %tmp_1918, %tmp_2224

]]></Node>
<StgValue><ssdm name="tmp597"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2753  %tmp_43_9_12_i_i = xor i1 %tmp597, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_12_i_i"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2754  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2758  %tmp_2225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2225"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2759  %tmp598 = xor i1 %tmp_1920, %tmp_2225

]]></Node>
<StgValue><ssdm name="tmp598"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2760  %tmp_43_9_13_i_i = xor i1 %tmp598, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_13_i_i"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2761  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2765  %tmp_2226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2226"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2766  %tmp599 = xor i1 %tmp_1922, %tmp_2226

]]></Node>
<StgValue><ssdm name="tmp599"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2767  %tmp_43_9_14_i_i = xor i1 %tmp599, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_14_i_i"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2768  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2772  %tmp_2227 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2227"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2773  %tmp600 = xor i1 %tmp_1924, %tmp_2227

]]></Node>
<StgValue><ssdm name="tmp600"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2774  %tmp_43_9_15_i_i = xor i1 %tmp600, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_15_i_i"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2775  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2779  %tmp_2228 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2228"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2780  %tmp601 = xor i1 %tmp_1926, %tmp_2228

]]></Node>
<StgValue><ssdm name="tmp601"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2781  %tmp_43_9_16_i_i = xor i1 %tmp601, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_16_i_i"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2782  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2786  %tmp_2229 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2229"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2787  %tmp602 = xor i1 %tmp_1928, %tmp_2229

]]></Node>
<StgValue><ssdm name="tmp602"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2788  %tmp_43_9_17_i_i = xor i1 %tmp602, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_17_i_i"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2789  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2793  %tmp_2230 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2230"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2794  %tmp603 = xor i1 %tmp_1930, %tmp_2230

]]></Node>
<StgValue><ssdm name="tmp603"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2795  %tmp_43_9_18_i_i = xor i1 %tmp603, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_18_i_i"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2796  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2800  %tmp_2231 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2231"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2801  %tmp604 = xor i1 %tmp_1932, %tmp_2231

]]></Node>
<StgValue><ssdm name="tmp604"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2802  %tmp_43_9_19_i_i = xor i1 %tmp604, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_19_i_i"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2803  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2807  %tmp_2232 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2232"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2808  %tmp605 = xor i1 %tmp_1934, %tmp_2232

]]></Node>
<StgValue><ssdm name="tmp605"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2809  %tmp_43_9_20_i_i = xor i1 %tmp605, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_20_i_i"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2810  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2814  %tmp_2233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2233"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2815  %tmp606 = xor i1 %tmp_1936, %tmp_2233

]]></Node>
<StgValue><ssdm name="tmp606"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2816  %tmp_43_9_21_i_i = xor i1 %tmp606, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_21_i_i"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2817  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2821  %tmp_2234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2234"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2822  %tmp607 = xor i1 %tmp_1938, %tmp_2234

]]></Node>
<StgValue><ssdm name="tmp607"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2823  %tmp_43_9_22_i_i = xor i1 %tmp607, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_22_i_i"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2824  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2828  %tmp_2235 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2235"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2829  %tmp608 = xor i1 %tmp_1940, %tmp_2235

]]></Node>
<StgValue><ssdm name="tmp608"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2830  %tmp_43_9_23_i_i = xor i1 %tmp608, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_23_i_i"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2831  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2835  %tmp_2236 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2236"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2836  %tmp609 = xor i1 %tmp_1942, %tmp_2236

]]></Node>
<StgValue><ssdm name="tmp609"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2837  %tmp_43_9_24_i_i = xor i1 %tmp609, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_24_i_i"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2838  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2842  %tmp_2237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2237"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2843  %tmp610 = xor i1 %tmp_1944, %tmp_2237

]]></Node>
<StgValue><ssdm name="tmp610"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2844  %tmp_43_9_25_i_i = xor i1 %tmp610, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_25_i_i"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2845  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2849  %tmp_2238 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2238"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2850  %tmp611 = xor i1 %tmp_1946, %tmp_2238

]]></Node>
<StgValue><ssdm name="tmp611"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2851  %tmp_43_9_26_i_i = xor i1 %tmp611, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_26_i_i"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2852  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2856  %tmp_2239 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2239"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2857  %tmp612 = xor i1 %tmp_1948, %tmp_2239

]]></Node>
<StgValue><ssdm name="tmp612"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2858  %tmp_43_9_27_i_i = xor i1 %tmp612, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_27_i_i"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2859  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2863  %tmp_2240 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2240"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2864  %tmp613 = xor i1 %tmp_1950, %tmp_2240

]]></Node>
<StgValue><ssdm name="tmp613"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2865  %tmp_43_9_28_i_i = xor i1 %tmp613, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_28_i_i"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2866  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2870  %tmp_2241 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2241"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2871  %tmp614 = xor i1 %tmp_1952, %tmp_2241

]]></Node>
<StgValue><ssdm name="tmp614"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2872  %tmp_43_9_29_i_i = xor i1 %tmp614, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_29_i_i"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2873  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2877  %tmp_2242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_51, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2242"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2878  %tmp615 = xor i1 %tmp_1954, %tmp_2242

]]></Node>
<StgValue><ssdm name="tmp615"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2879  %tmp_43_9_30_i_i = xor i1 %tmp615, true

]]></Node>
<StgValue><ssdm name="tmp_43_9_30_i_i"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2880  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_9_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:2942  %weights1_m_weights_V_53 = load i32* %weights1_m_weights_V_52, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_53"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2944  %tmp_2243 = trunc i32 %weights1_m_weights_V_53 to i1

]]></Node>
<StgValue><ssdm name="tmp_2243"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2945  %tmp647 = xor i1 %tmp_1892, %tmp_2243

]]></Node>
<StgValue><ssdm name="tmp647"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2946  %tmp_43_10_i_i = xor i1 %tmp647, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_i_i"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2947  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2951  %tmp_2244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2244"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2952  %tmp648 = xor i1 %tmp_1894, %tmp_2244

]]></Node>
<StgValue><ssdm name="tmp648"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2953  %tmp_43_10_1_i_i = xor i1 %tmp648, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_1_i_i"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2954  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2958  %tmp_2245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2245"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2959  %tmp649 = xor i1 %tmp_1896, %tmp_2245

]]></Node>
<StgValue><ssdm name="tmp649"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2960  %tmp_43_10_2_i_i = xor i1 %tmp649, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_2_i_i"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2961  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2965  %tmp_2246 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2246"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2966  %tmp650 = xor i1 %tmp_1898, %tmp_2246

]]></Node>
<StgValue><ssdm name="tmp650"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2967  %tmp_43_10_3_i_i = xor i1 %tmp650, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_3_i_i"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2968  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2972  %tmp_2247 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2247"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2973  %tmp651 = xor i1 %tmp_1900, %tmp_2247

]]></Node>
<StgValue><ssdm name="tmp651"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2974  %tmp_43_10_4_i_i = xor i1 %tmp651, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_4_i_i"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2975  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2979  %tmp_2248 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2248"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2980  %tmp652 = xor i1 %tmp_1902, %tmp_2248

]]></Node>
<StgValue><ssdm name="tmp652"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2981  %tmp_43_10_5_i_i = xor i1 %tmp652, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_5_i_i"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2982  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2986  %tmp_2249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2249"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2987  %tmp653 = xor i1 %tmp_1904, %tmp_2249

]]></Node>
<StgValue><ssdm name="tmp653"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2988  %tmp_43_10_6_i_i = xor i1 %tmp653, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_6_i_i"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2989  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2993  %tmp_2250 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2250"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2994  %tmp654 = xor i1 %tmp_1906, %tmp_2250

]]></Node>
<StgValue><ssdm name="tmp654"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2995  %tmp_43_10_7_i_i = xor i1 %tmp654, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_7_i_i"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2996  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3000  %tmp_2251 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2251"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3001  %tmp655 = xor i1 %tmp_1908, %tmp_2251

]]></Node>
<StgValue><ssdm name="tmp655"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3002  %tmp_43_10_8_i_i = xor i1 %tmp655, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_8_i_i"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3003  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3007  %tmp_2252 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2252"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3008  %tmp656 = xor i1 %tmp_1910, %tmp_2252

]]></Node>
<StgValue><ssdm name="tmp656"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3009  %tmp_43_10_9_i_i = xor i1 %tmp656, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_9_i_i"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3010  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3014  %tmp_2253 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2253"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3015  %tmp657 = xor i1 %tmp_1912, %tmp_2253

]]></Node>
<StgValue><ssdm name="tmp657"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3016  %tmp_43_10_i_i_2025 = xor i1 %tmp657, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_i_i_2025"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3017  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_i_i_2025, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3021  %tmp_2254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2254"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3022  %tmp658 = xor i1 %tmp_1914, %tmp_2254

]]></Node>
<StgValue><ssdm name="tmp658"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3023  %tmp_43_10_10_i_i = xor i1 %tmp658, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_10_i_i"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3024  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3028  %tmp_2255 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2255"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3029  %tmp659 = xor i1 %tmp_1916, %tmp_2255

]]></Node>
<StgValue><ssdm name="tmp659"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3030  %tmp_43_10_11_i_i = xor i1 %tmp659, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_11_i_i"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3031  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3035  %tmp_2256 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2256"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3036  %tmp660 = xor i1 %tmp_1918, %tmp_2256

]]></Node>
<StgValue><ssdm name="tmp660"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3037  %tmp_43_10_12_i_i = xor i1 %tmp660, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_12_i_i"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3038  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3042  %tmp_2257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2257"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3043  %tmp661 = xor i1 %tmp_1920, %tmp_2257

]]></Node>
<StgValue><ssdm name="tmp661"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3044  %tmp_43_10_13_i_i = xor i1 %tmp661, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_13_i_i"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3045  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3049  %tmp_2258 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2258"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3050  %tmp662 = xor i1 %tmp_1922, %tmp_2258

]]></Node>
<StgValue><ssdm name="tmp662"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3051  %tmp_43_10_14_i_i = xor i1 %tmp662, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_14_i_i"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3052  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3056  %tmp_2259 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2259"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3057  %tmp663 = xor i1 %tmp_1924, %tmp_2259

]]></Node>
<StgValue><ssdm name="tmp663"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3058  %tmp_43_10_15_i_i = xor i1 %tmp663, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_15_i_i"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3059  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3063  %tmp_2260 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2260"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3064  %tmp664 = xor i1 %tmp_1926, %tmp_2260

]]></Node>
<StgValue><ssdm name="tmp664"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3065  %tmp_43_10_16_i_i = xor i1 %tmp664, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_16_i_i"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3066  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3070  %tmp_2261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2261"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3071  %tmp665 = xor i1 %tmp_1928, %tmp_2261

]]></Node>
<StgValue><ssdm name="tmp665"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3072  %tmp_43_10_17_i_i = xor i1 %tmp665, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_17_i_i"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3073  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3077  %tmp_2262 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2262"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3078  %tmp666 = xor i1 %tmp_1930, %tmp_2262

]]></Node>
<StgValue><ssdm name="tmp666"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3079  %tmp_43_10_18_i_i = xor i1 %tmp666, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_18_i_i"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3080  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3084  %tmp_2263 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2263"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3085  %tmp667 = xor i1 %tmp_1932, %tmp_2263

]]></Node>
<StgValue><ssdm name="tmp667"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3086  %tmp_43_10_19_i_i = xor i1 %tmp667, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_19_i_i"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3087  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3091  %tmp_2264 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2264"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3092  %tmp668 = xor i1 %tmp_1934, %tmp_2264

]]></Node>
<StgValue><ssdm name="tmp668"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3093  %tmp_43_10_20_i_i = xor i1 %tmp668, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_20_i_i"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3094  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3098  %tmp_2265 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2265"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3099  %tmp669 = xor i1 %tmp_1936, %tmp_2265

]]></Node>
<StgValue><ssdm name="tmp669"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3100  %tmp_43_10_21_i_i = xor i1 %tmp669, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_21_i_i"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3101  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3105  %tmp_2266 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2266"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3106  %tmp670 = xor i1 %tmp_1938, %tmp_2266

]]></Node>
<StgValue><ssdm name="tmp670"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3107  %tmp_43_10_22_i_i = xor i1 %tmp670, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_22_i_i"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3108  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3112  %tmp_2267 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2267"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3113  %tmp671 = xor i1 %tmp_1940, %tmp_2267

]]></Node>
<StgValue><ssdm name="tmp671"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3114  %tmp_43_10_23_i_i = xor i1 %tmp671, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_23_i_i"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3115  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3119  %tmp_2268 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2268"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3120  %tmp672 = xor i1 %tmp_1942, %tmp_2268

]]></Node>
<StgValue><ssdm name="tmp672"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3121  %tmp_43_10_24_i_i = xor i1 %tmp672, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_24_i_i"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3122  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3126  %tmp_2269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2269"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3127  %tmp673 = xor i1 %tmp_1944, %tmp_2269

]]></Node>
<StgValue><ssdm name="tmp673"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3128  %tmp_43_10_25_i_i = xor i1 %tmp673, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_25_i_i"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3129  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3133  %tmp_2270 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2270"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3134  %tmp674 = xor i1 %tmp_1946, %tmp_2270

]]></Node>
<StgValue><ssdm name="tmp674"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3135  %tmp_43_10_26_i_i = xor i1 %tmp674, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_26_i_i"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3136  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3140  %tmp_2271 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2271"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3141  %tmp675 = xor i1 %tmp_1948, %tmp_2271

]]></Node>
<StgValue><ssdm name="tmp675"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3142  %tmp_43_10_27_i_i = xor i1 %tmp675, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_27_i_i"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3143  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3147  %tmp_2272 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2272"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3148  %tmp676 = xor i1 %tmp_1950, %tmp_2272

]]></Node>
<StgValue><ssdm name="tmp676"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3149  %tmp_43_10_28_i_i = xor i1 %tmp676, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_28_i_i"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3150  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3154  %tmp_2273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2273"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3155  %tmp677 = xor i1 %tmp_1952, %tmp_2273

]]></Node>
<StgValue><ssdm name="tmp677"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3156  %tmp_43_10_29_i_i = xor i1 %tmp677, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_29_i_i"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3157  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3161  %tmp_2274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_53, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2274"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3162  %tmp678 = xor i1 %tmp_1954, %tmp_2274

]]></Node>
<StgValue><ssdm name="tmp678"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3163  %tmp_43_10_30_i_i = xor i1 %tmp678, true

]]></Node>
<StgValue><ssdm name="tmp_43_10_30_i_i"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3164  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_10_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:3226  %weights1_m_weights_V_55 = load i32* %weights1_m_weights_V_54, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_55"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3228  %tmp_2275 = trunc i32 %weights1_m_weights_V_55 to i1

]]></Node>
<StgValue><ssdm name="tmp_2275"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3229  %tmp710 = xor i1 %tmp_1892, %tmp_2275

]]></Node>
<StgValue><ssdm name="tmp710"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3230  %tmp_43_11_i_i = xor i1 %tmp710, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_i_i"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3231  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3235  %tmp_2276 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2276"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3236  %tmp711 = xor i1 %tmp_1894, %tmp_2276

]]></Node>
<StgValue><ssdm name="tmp711"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3237  %tmp_43_11_1_i_i = xor i1 %tmp711, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_1_i_i"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3238  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3242  %tmp_2277 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2277"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3243  %tmp712 = xor i1 %tmp_1896, %tmp_2277

]]></Node>
<StgValue><ssdm name="tmp712"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3244  %tmp_43_11_2_i_i = xor i1 %tmp712, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_2_i_i"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3245  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3249  %tmp_2278 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2278"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3250  %tmp713 = xor i1 %tmp_1898, %tmp_2278

]]></Node>
<StgValue><ssdm name="tmp713"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3251  %tmp_43_11_3_i_i = xor i1 %tmp713, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_3_i_i"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3252  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3256  %tmp_2279 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2279"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3257  %tmp714 = xor i1 %tmp_1900, %tmp_2279

]]></Node>
<StgValue><ssdm name="tmp714"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3258  %tmp_43_11_4_i_i = xor i1 %tmp714, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_4_i_i"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3259  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3263  %tmp_2280 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2280"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3264  %tmp715 = xor i1 %tmp_1902, %tmp_2280

]]></Node>
<StgValue><ssdm name="tmp715"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3265  %tmp_43_11_5_i_i = xor i1 %tmp715, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_5_i_i"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3266  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3270  %tmp_2281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2281"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3271  %tmp716 = xor i1 %tmp_1904, %tmp_2281

]]></Node>
<StgValue><ssdm name="tmp716"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3272  %tmp_43_11_6_i_i = xor i1 %tmp716, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_6_i_i"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3273  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3277  %tmp_2282 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2282"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3278  %tmp717 = xor i1 %tmp_1906, %tmp_2282

]]></Node>
<StgValue><ssdm name="tmp717"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3279  %tmp_43_11_7_i_i = xor i1 %tmp717, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_7_i_i"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3280  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3284  %tmp_2283 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2283"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3285  %tmp718 = xor i1 %tmp_1908, %tmp_2283

]]></Node>
<StgValue><ssdm name="tmp718"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3286  %tmp_43_11_8_i_i = xor i1 %tmp718, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_8_i_i"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3287  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3291  %tmp_2284 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2284"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3292  %tmp719 = xor i1 %tmp_1910, %tmp_2284

]]></Node>
<StgValue><ssdm name="tmp719"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3293  %tmp_43_11_9_i_i = xor i1 %tmp719, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_9_i_i"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3294  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3298  %tmp_2285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2285"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3299  %tmp720 = xor i1 %tmp_1912, %tmp_2285

]]></Node>
<StgValue><ssdm name="tmp720"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3300  %tmp_43_11_i_i_2059 = xor i1 %tmp720, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_i_i_2059"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3301  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_i_i_2059, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3305  %tmp_2286 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2286"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3306  %tmp721 = xor i1 %tmp_1914, %tmp_2286

]]></Node>
<StgValue><ssdm name="tmp721"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3307  %tmp_43_11_10_i_i = xor i1 %tmp721, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_10_i_i"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3308  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3312  %tmp_2287 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2287"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3313  %tmp722 = xor i1 %tmp_1916, %tmp_2287

]]></Node>
<StgValue><ssdm name="tmp722"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3314  %tmp_43_11_11_i_i = xor i1 %tmp722, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_11_i_i"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3315  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3319  %tmp_2288 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2288"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3320  %tmp723 = xor i1 %tmp_1918, %tmp_2288

]]></Node>
<StgValue><ssdm name="tmp723"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3321  %tmp_43_11_12_i_i = xor i1 %tmp723, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_12_i_i"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3322  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3326  %tmp_2289 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2289"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3327  %tmp724 = xor i1 %tmp_1920, %tmp_2289

]]></Node>
<StgValue><ssdm name="tmp724"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3328  %tmp_43_11_13_i_i = xor i1 %tmp724, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_13_i_i"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3329  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3333  %tmp_2290 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2290"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3334  %tmp725 = xor i1 %tmp_1922, %tmp_2290

]]></Node>
<StgValue><ssdm name="tmp725"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3335  %tmp_43_11_14_i_i = xor i1 %tmp725, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_14_i_i"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3336  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3340  %tmp_2291 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2291"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3341  %tmp726 = xor i1 %tmp_1924, %tmp_2291

]]></Node>
<StgValue><ssdm name="tmp726"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3342  %tmp_43_11_15_i_i = xor i1 %tmp726, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_15_i_i"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3343  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3347  %tmp_2292 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2292"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3348  %tmp727 = xor i1 %tmp_1926, %tmp_2292

]]></Node>
<StgValue><ssdm name="tmp727"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3349  %tmp_43_11_16_i_i = xor i1 %tmp727, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_16_i_i"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3350  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3354  %tmp_2293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2293"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3355  %tmp728 = xor i1 %tmp_1928, %tmp_2293

]]></Node>
<StgValue><ssdm name="tmp728"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3356  %tmp_43_11_17_i_i = xor i1 %tmp728, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_17_i_i"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3357  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3361  %tmp_2294 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2294"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3362  %tmp729 = xor i1 %tmp_1930, %tmp_2294

]]></Node>
<StgValue><ssdm name="tmp729"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3363  %tmp_43_11_18_i_i = xor i1 %tmp729, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_18_i_i"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3364  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3368  %tmp_2295 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2295"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3369  %tmp730 = xor i1 %tmp_1932, %tmp_2295

]]></Node>
<StgValue><ssdm name="tmp730"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3370  %tmp_43_11_19_i_i = xor i1 %tmp730, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_19_i_i"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3371  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3375  %tmp_2296 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2296"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3376  %tmp731 = xor i1 %tmp_1934, %tmp_2296

]]></Node>
<StgValue><ssdm name="tmp731"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3377  %tmp_43_11_20_i_i = xor i1 %tmp731, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_20_i_i"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3378  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3382  %tmp_2297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2297"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3383  %tmp732 = xor i1 %tmp_1936, %tmp_2297

]]></Node>
<StgValue><ssdm name="tmp732"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3384  %tmp_43_11_21_i_i = xor i1 %tmp732, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_21_i_i"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3385  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3389  %tmp_2298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2298"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3390  %tmp733 = xor i1 %tmp_1938, %tmp_2298

]]></Node>
<StgValue><ssdm name="tmp733"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3391  %tmp_43_11_22_i_i = xor i1 %tmp733, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_22_i_i"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3392  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3396  %tmp_2299 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2299"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3397  %tmp734 = xor i1 %tmp_1940, %tmp_2299

]]></Node>
<StgValue><ssdm name="tmp734"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3398  %tmp_43_11_23_i_i = xor i1 %tmp734, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_23_i_i"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3399  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3403  %tmp_2300 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2300"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3404  %tmp735 = xor i1 %tmp_1942, %tmp_2300

]]></Node>
<StgValue><ssdm name="tmp735"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3405  %tmp_43_11_24_i_i = xor i1 %tmp735, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_24_i_i"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3406  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3410  %tmp_2301 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2301"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3411  %tmp736 = xor i1 %tmp_1944, %tmp_2301

]]></Node>
<StgValue><ssdm name="tmp736"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3412  %tmp_43_11_25_i_i = xor i1 %tmp736, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_25_i_i"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3413  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3417  %tmp_2302 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2302"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3418  %tmp737 = xor i1 %tmp_1946, %tmp_2302

]]></Node>
<StgValue><ssdm name="tmp737"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3419  %tmp_43_11_26_i_i = xor i1 %tmp737, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_26_i_i"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3420  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3424  %tmp_2303 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2303"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3425  %tmp738 = xor i1 %tmp_1948, %tmp_2303

]]></Node>
<StgValue><ssdm name="tmp738"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3426  %tmp_43_11_27_i_i = xor i1 %tmp738, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_27_i_i"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3427  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3431  %tmp_2304 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2304"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3432  %tmp739 = xor i1 %tmp_1950, %tmp_2304

]]></Node>
<StgValue><ssdm name="tmp739"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3433  %tmp_43_11_28_i_i = xor i1 %tmp739, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_28_i_i"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3434  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3438  %tmp_2305 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2305"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3439  %tmp740 = xor i1 %tmp_1952, %tmp_2305

]]></Node>
<StgValue><ssdm name="tmp740"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3440  %tmp_43_11_29_i_i = xor i1 %tmp740, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_29_i_i"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3441  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3445  %tmp_2306 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_55, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2306"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3446  %tmp741 = xor i1 %tmp_1954, %tmp_2306

]]></Node>
<StgValue><ssdm name="tmp741"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3447  %tmp_43_11_30_i_i = xor i1 %tmp741, true

]]></Node>
<StgValue><ssdm name="tmp_43_11_30_i_i"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3448  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_11_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:3510  %weights1_m_weights_V_57 = load i32* %weights1_m_weights_V_56, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_57"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3512  %tmp_2307 = trunc i32 %weights1_m_weights_V_57 to i1

]]></Node>
<StgValue><ssdm name="tmp_2307"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3513  %tmp773 = xor i1 %tmp_1892, %tmp_2307

]]></Node>
<StgValue><ssdm name="tmp773"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3514  %tmp_43_12_i_i = xor i1 %tmp773, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_i_i"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3515  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3519  %tmp_2308 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2308"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3520  %tmp774 = xor i1 %tmp_1894, %tmp_2308

]]></Node>
<StgValue><ssdm name="tmp774"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3521  %tmp_43_12_1_i_i = xor i1 %tmp774, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_1_i_i"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3522  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3526  %tmp_2309 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2309"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3527  %tmp775 = xor i1 %tmp_1896, %tmp_2309

]]></Node>
<StgValue><ssdm name="tmp775"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3528  %tmp_43_12_2_i_i = xor i1 %tmp775, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_2_i_i"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3529  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3533  %tmp_2310 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2310"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3534  %tmp776 = xor i1 %tmp_1898, %tmp_2310

]]></Node>
<StgValue><ssdm name="tmp776"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3535  %tmp_43_12_3_i_i = xor i1 %tmp776, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_3_i_i"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3536  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3540  %tmp_2311 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2311"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3541  %tmp777 = xor i1 %tmp_1900, %tmp_2311

]]></Node>
<StgValue><ssdm name="tmp777"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3542  %tmp_43_12_4_i_i = xor i1 %tmp777, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_4_i_i"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3543  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3547  %tmp_2312 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2312"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3548  %tmp778 = xor i1 %tmp_1902, %tmp_2312

]]></Node>
<StgValue><ssdm name="tmp778"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3549  %tmp_43_12_5_i_i = xor i1 %tmp778, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_5_i_i"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3550  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3554  %tmp_2313 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2313"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3555  %tmp779 = xor i1 %tmp_1904, %tmp_2313

]]></Node>
<StgValue><ssdm name="tmp779"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3556  %tmp_43_12_6_i_i = xor i1 %tmp779, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_6_i_i"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3557  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3561  %tmp_2314 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2314"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3562  %tmp780 = xor i1 %tmp_1906, %tmp_2314

]]></Node>
<StgValue><ssdm name="tmp780"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3563  %tmp_43_12_7_i_i = xor i1 %tmp780, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_7_i_i"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3564  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3568  %tmp_2315 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2315"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3569  %tmp781 = xor i1 %tmp_1908, %tmp_2315

]]></Node>
<StgValue><ssdm name="tmp781"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3570  %tmp_43_12_8_i_i = xor i1 %tmp781, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_8_i_i"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3571  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3575  %tmp_2316 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2316"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3576  %tmp782 = xor i1 %tmp_1910, %tmp_2316

]]></Node>
<StgValue><ssdm name="tmp782"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3577  %tmp_43_12_9_i_i = xor i1 %tmp782, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_9_i_i"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3578  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3582  %tmp_2317 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2317"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3583  %tmp783 = xor i1 %tmp_1912, %tmp_2317

]]></Node>
<StgValue><ssdm name="tmp783"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3584  %tmp_43_12_i_i_2093 = xor i1 %tmp783, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_i_i_2093"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3585  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_i_i_2093, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3589  %tmp_2318 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2318"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3590  %tmp784 = xor i1 %tmp_1914, %tmp_2318

]]></Node>
<StgValue><ssdm name="tmp784"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3591  %tmp_43_12_10_i_i = xor i1 %tmp784, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_10_i_i"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3592  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3596  %tmp_2319 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2319"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3597  %tmp785 = xor i1 %tmp_1916, %tmp_2319

]]></Node>
<StgValue><ssdm name="tmp785"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3598  %tmp_43_12_11_i_i = xor i1 %tmp785, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_11_i_i"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3599  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3603  %tmp_2320 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2320"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3604  %tmp786 = xor i1 %tmp_1918, %tmp_2320

]]></Node>
<StgValue><ssdm name="tmp786"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3605  %tmp_43_12_12_i_i = xor i1 %tmp786, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_12_i_i"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3606  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3610  %tmp_2321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2321"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3611  %tmp787 = xor i1 %tmp_1920, %tmp_2321

]]></Node>
<StgValue><ssdm name="tmp787"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3612  %tmp_43_12_13_i_i = xor i1 %tmp787, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_13_i_i"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3613  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3617  %tmp_2322 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2322"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3618  %tmp788 = xor i1 %tmp_1922, %tmp_2322

]]></Node>
<StgValue><ssdm name="tmp788"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3619  %tmp_43_12_14_i_i = xor i1 %tmp788, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_14_i_i"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3620  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3624  %tmp_2323 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2323"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3625  %tmp789 = xor i1 %tmp_1924, %tmp_2323

]]></Node>
<StgValue><ssdm name="tmp789"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3626  %tmp_43_12_15_i_i = xor i1 %tmp789, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_15_i_i"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3627  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3631  %tmp_2324 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2324"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3632  %tmp790 = xor i1 %tmp_1926, %tmp_2324

]]></Node>
<StgValue><ssdm name="tmp790"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3633  %tmp_43_12_16_i_i = xor i1 %tmp790, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_16_i_i"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3634  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3638  %tmp_2325 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2325"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3639  %tmp791 = xor i1 %tmp_1928, %tmp_2325

]]></Node>
<StgValue><ssdm name="tmp791"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3640  %tmp_43_12_17_i_i = xor i1 %tmp791, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_17_i_i"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3641  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3645  %tmp_2326 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2326"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3646  %tmp792 = xor i1 %tmp_1930, %tmp_2326

]]></Node>
<StgValue><ssdm name="tmp792"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3647  %tmp_43_12_18_i_i = xor i1 %tmp792, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_18_i_i"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3648  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3652  %tmp_2327 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2327"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3653  %tmp793 = xor i1 %tmp_1932, %tmp_2327

]]></Node>
<StgValue><ssdm name="tmp793"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3654  %tmp_43_12_19_i_i = xor i1 %tmp793, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_19_i_i"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3655  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3659  %tmp_2328 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2328"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3660  %tmp794 = xor i1 %tmp_1934, %tmp_2328

]]></Node>
<StgValue><ssdm name="tmp794"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3661  %tmp_43_12_20_i_i = xor i1 %tmp794, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_20_i_i"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3662  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3666  %tmp_2329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2329"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3667  %tmp795 = xor i1 %tmp_1936, %tmp_2329

]]></Node>
<StgValue><ssdm name="tmp795"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3668  %tmp_43_12_21_i_i = xor i1 %tmp795, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_21_i_i"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3669  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3673  %tmp_2330 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2330"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3674  %tmp796 = xor i1 %tmp_1938, %tmp_2330

]]></Node>
<StgValue><ssdm name="tmp796"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3675  %tmp_43_12_22_i_i = xor i1 %tmp796, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_22_i_i"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3676  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3680  %tmp_2331 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2331"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3681  %tmp797 = xor i1 %tmp_1940, %tmp_2331

]]></Node>
<StgValue><ssdm name="tmp797"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3682  %tmp_43_12_23_i_i = xor i1 %tmp797, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_23_i_i"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3683  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3687  %tmp_2332 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2332"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3688  %tmp798 = xor i1 %tmp_1942, %tmp_2332

]]></Node>
<StgValue><ssdm name="tmp798"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3689  %tmp_43_12_24_i_i = xor i1 %tmp798, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_24_i_i"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3690  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3694  %tmp_2333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2333"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3695  %tmp799 = xor i1 %tmp_1944, %tmp_2333

]]></Node>
<StgValue><ssdm name="tmp799"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3696  %tmp_43_12_25_i_i = xor i1 %tmp799, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_25_i_i"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3697  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3701  %tmp_2334 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2334"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3702  %tmp800 = xor i1 %tmp_1946, %tmp_2334

]]></Node>
<StgValue><ssdm name="tmp800"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3703  %tmp_43_12_26_i_i = xor i1 %tmp800, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_26_i_i"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3704  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3708  %tmp_2335 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2335"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3709  %tmp801 = xor i1 %tmp_1948, %tmp_2335

]]></Node>
<StgValue><ssdm name="tmp801"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3710  %tmp_43_12_27_i_i = xor i1 %tmp801, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_27_i_i"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3711  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3715  %tmp_2336 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2336"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3716  %tmp802 = xor i1 %tmp_1950, %tmp_2336

]]></Node>
<StgValue><ssdm name="tmp802"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3717  %tmp_43_12_28_i_i = xor i1 %tmp802, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_28_i_i"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3718  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3722  %tmp_2337 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2337"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3723  %tmp803 = xor i1 %tmp_1952, %tmp_2337

]]></Node>
<StgValue><ssdm name="tmp803"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3724  %tmp_43_12_29_i_i = xor i1 %tmp803, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_29_i_i"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3725  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3729  %tmp_2338 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_57, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2338"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3730  %tmp804 = xor i1 %tmp_1954, %tmp_2338

]]></Node>
<StgValue><ssdm name="tmp804"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3731  %tmp_43_12_30_i_i = xor i1 %tmp804, true

]]></Node>
<StgValue><ssdm name="tmp_43_12_30_i_i"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3732  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_12_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:3794  %weights1_m_weights_V_59 = load i32* %weights1_m_weights_V_58, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_59"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3796  %tmp_2339 = trunc i32 %weights1_m_weights_V_59 to i1

]]></Node>
<StgValue><ssdm name="tmp_2339"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3797  %tmp836 = xor i1 %tmp_1892, %tmp_2339

]]></Node>
<StgValue><ssdm name="tmp836"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3798  %tmp_43_13_i_i = xor i1 %tmp836, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_i_i"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3799  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3803  %tmp_2340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2340"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3804  %tmp837 = xor i1 %tmp_1894, %tmp_2340

]]></Node>
<StgValue><ssdm name="tmp837"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3805  %tmp_43_13_1_i_i = xor i1 %tmp837, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_1_i_i"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3806  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3810  %tmp_2341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2341"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3811  %tmp838 = xor i1 %tmp_1896, %tmp_2341

]]></Node>
<StgValue><ssdm name="tmp838"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3812  %tmp_43_13_2_i_i = xor i1 %tmp838, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_2_i_i"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3813  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3817  %tmp_2342 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2342"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3818  %tmp839 = xor i1 %tmp_1898, %tmp_2342

]]></Node>
<StgValue><ssdm name="tmp839"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3819  %tmp_43_13_3_i_i = xor i1 %tmp839, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_3_i_i"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3820  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3824  %tmp_2343 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2343"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3825  %tmp840 = xor i1 %tmp_1900, %tmp_2343

]]></Node>
<StgValue><ssdm name="tmp840"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3826  %tmp_43_13_4_i_i = xor i1 %tmp840, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_4_i_i"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3827  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3831  %tmp_2344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2344"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3832  %tmp841 = xor i1 %tmp_1902, %tmp_2344

]]></Node>
<StgValue><ssdm name="tmp841"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3833  %tmp_43_13_5_i_i = xor i1 %tmp841, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_5_i_i"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3834  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3838  %tmp_2345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2345"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3839  %tmp842 = xor i1 %tmp_1904, %tmp_2345

]]></Node>
<StgValue><ssdm name="tmp842"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3840  %tmp_43_13_6_i_i = xor i1 %tmp842, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_6_i_i"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3841  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3845  %tmp_2346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2346"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3846  %tmp843 = xor i1 %tmp_1906, %tmp_2346

]]></Node>
<StgValue><ssdm name="tmp843"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3847  %tmp_43_13_7_i_i = xor i1 %tmp843, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_7_i_i"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3848  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3852  %tmp_2347 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2347"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3853  %tmp844 = xor i1 %tmp_1908, %tmp_2347

]]></Node>
<StgValue><ssdm name="tmp844"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3854  %tmp_43_13_8_i_i = xor i1 %tmp844, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_8_i_i"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3855  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3859  %tmp_2348 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2348"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3860  %tmp845 = xor i1 %tmp_1910, %tmp_2348

]]></Node>
<StgValue><ssdm name="tmp845"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3861  %tmp_43_13_9_i_i = xor i1 %tmp845, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_9_i_i"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3862  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3866  %tmp_2349 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2349"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3867  %tmp846 = xor i1 %tmp_1912, %tmp_2349

]]></Node>
<StgValue><ssdm name="tmp846"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3868  %tmp_43_13_i_i_2127 = xor i1 %tmp846, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_i_i_2127"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3869  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_i_i_2127, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3873  %tmp_2350 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2350"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3874  %tmp847 = xor i1 %tmp_1914, %tmp_2350

]]></Node>
<StgValue><ssdm name="tmp847"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3875  %tmp_43_13_10_i_i = xor i1 %tmp847, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_10_i_i"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3876  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3880  %tmp_2351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2351"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3881  %tmp848 = xor i1 %tmp_1916, %tmp_2351

]]></Node>
<StgValue><ssdm name="tmp848"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3882  %tmp_43_13_11_i_i = xor i1 %tmp848, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_11_i_i"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3883  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3887  %tmp_2352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2352"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3888  %tmp849 = xor i1 %tmp_1918, %tmp_2352

]]></Node>
<StgValue><ssdm name="tmp849"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3889  %tmp_43_13_12_i_i = xor i1 %tmp849, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_12_i_i"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3890  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3894  %tmp_2353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2353"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3895  %tmp850 = xor i1 %tmp_1920, %tmp_2353

]]></Node>
<StgValue><ssdm name="tmp850"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3896  %tmp_43_13_13_i_i = xor i1 %tmp850, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_13_i_i"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3897  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3901  %tmp_2354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2354"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3902  %tmp851 = xor i1 %tmp_1922, %tmp_2354

]]></Node>
<StgValue><ssdm name="tmp851"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3903  %tmp_43_13_14_i_i = xor i1 %tmp851, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_14_i_i"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3904  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3908  %tmp_2355 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2355"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3909  %tmp852 = xor i1 %tmp_1924, %tmp_2355

]]></Node>
<StgValue><ssdm name="tmp852"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3910  %tmp_43_13_15_i_i = xor i1 %tmp852, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_15_i_i"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3911  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3915  %tmp_2356 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2356"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3916  %tmp853 = xor i1 %tmp_1926, %tmp_2356

]]></Node>
<StgValue><ssdm name="tmp853"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3917  %tmp_43_13_16_i_i = xor i1 %tmp853, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_16_i_i"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3918  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3922  %tmp_2357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2357"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3923  %tmp854 = xor i1 %tmp_1928, %tmp_2357

]]></Node>
<StgValue><ssdm name="tmp854"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3924  %tmp_43_13_17_i_i = xor i1 %tmp854, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_17_i_i"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3925  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3929  %tmp_2358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2358"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3930  %tmp855 = xor i1 %tmp_1930, %tmp_2358

]]></Node>
<StgValue><ssdm name="tmp855"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3931  %tmp_43_13_18_i_i = xor i1 %tmp855, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_18_i_i"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3932  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3936  %tmp_2359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2359"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3937  %tmp856 = xor i1 %tmp_1932, %tmp_2359

]]></Node>
<StgValue><ssdm name="tmp856"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3938  %tmp_43_13_19_i_i = xor i1 %tmp856, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_19_i_i"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3939  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3943  %tmp_2360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2360"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3944  %tmp857 = xor i1 %tmp_1934, %tmp_2360

]]></Node>
<StgValue><ssdm name="tmp857"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3945  %tmp_43_13_20_i_i = xor i1 %tmp857, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_20_i_i"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3946  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3950  %tmp_2361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2361"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3951  %tmp858 = xor i1 %tmp_1936, %tmp_2361

]]></Node>
<StgValue><ssdm name="tmp858"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3952  %tmp_43_13_21_i_i = xor i1 %tmp858, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_21_i_i"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3953  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3957  %tmp_2362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2362"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3958  %tmp859 = xor i1 %tmp_1938, %tmp_2362

]]></Node>
<StgValue><ssdm name="tmp859"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3959  %tmp_43_13_22_i_i = xor i1 %tmp859, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_22_i_i"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3960  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3964  %tmp_2363 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2363"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3965  %tmp860 = xor i1 %tmp_1940, %tmp_2363

]]></Node>
<StgValue><ssdm name="tmp860"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3966  %tmp_43_13_23_i_i = xor i1 %tmp860, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_23_i_i"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3967  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3971  %tmp_2364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2364"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3972  %tmp861 = xor i1 %tmp_1942, %tmp_2364

]]></Node>
<StgValue><ssdm name="tmp861"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3973  %tmp_43_13_24_i_i = xor i1 %tmp861, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_24_i_i"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3974  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3978  %tmp_2365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2365"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3979  %tmp862 = xor i1 %tmp_1944, %tmp_2365

]]></Node>
<StgValue><ssdm name="tmp862"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3980  %tmp_43_13_25_i_i = xor i1 %tmp862, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_25_i_i"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3981  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3985  %tmp_2366 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2366"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3986  %tmp863 = xor i1 %tmp_1946, %tmp_2366

]]></Node>
<StgValue><ssdm name="tmp863"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3987  %tmp_43_13_26_i_i = xor i1 %tmp863, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_26_i_i"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3988  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3992  %tmp_2367 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2367"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3993  %tmp864 = xor i1 %tmp_1948, %tmp_2367

]]></Node>
<StgValue><ssdm name="tmp864"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3994  %tmp_43_13_27_i_i = xor i1 %tmp864, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_27_i_i"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3995  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3999  %tmp_2368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2368"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4000  %tmp865 = xor i1 %tmp_1950, %tmp_2368

]]></Node>
<StgValue><ssdm name="tmp865"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4001  %tmp_43_13_28_i_i = xor i1 %tmp865, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_28_i_i"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4002  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4006  %tmp_2369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2369"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4007  %tmp866 = xor i1 %tmp_1952, %tmp_2369

]]></Node>
<StgValue><ssdm name="tmp866"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4008  %tmp_43_13_29_i_i = xor i1 %tmp866, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_29_i_i"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4009  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4013  %tmp_2370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_59, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2370"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4014  %tmp867 = xor i1 %tmp_1954, %tmp_2370

]]></Node>
<StgValue><ssdm name="tmp867"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4015  %tmp_43_13_30_i_i = xor i1 %tmp867, true

]]></Node>
<StgValue><ssdm name="tmp_43_13_30_i_i"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4016  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_13_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4078  %weights1_m_weights_V_61 = load i32* %weights1_m_weights_V_60, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_61"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4080  %tmp_2371 = trunc i32 %weights1_m_weights_V_61 to i1

]]></Node>
<StgValue><ssdm name="tmp_2371"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4081  %tmp899 = xor i1 %tmp_1892, %tmp_2371

]]></Node>
<StgValue><ssdm name="tmp899"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4082  %tmp_43_14_i_i = xor i1 %tmp899, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_i_i"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4083  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4087  %tmp_2372 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2372"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4088  %tmp900 = xor i1 %tmp_1894, %tmp_2372

]]></Node>
<StgValue><ssdm name="tmp900"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4089  %tmp_43_14_1_i_i = xor i1 %tmp900, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_1_i_i"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4090  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4094  %tmp_2373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2373"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4095  %tmp901 = xor i1 %tmp_1896, %tmp_2373

]]></Node>
<StgValue><ssdm name="tmp901"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4096  %tmp_43_14_2_i_i = xor i1 %tmp901, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_2_i_i"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4097  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4101  %tmp_2374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2374"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4102  %tmp902 = xor i1 %tmp_1898, %tmp_2374

]]></Node>
<StgValue><ssdm name="tmp902"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4103  %tmp_43_14_3_i_i = xor i1 %tmp902, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_3_i_i"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4104  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4108  %tmp_2375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2375"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4109  %tmp903 = xor i1 %tmp_1900, %tmp_2375

]]></Node>
<StgValue><ssdm name="tmp903"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4110  %tmp_43_14_4_i_i = xor i1 %tmp903, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_4_i_i"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4111  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4115  %tmp_2376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2376"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4116  %tmp904 = xor i1 %tmp_1902, %tmp_2376

]]></Node>
<StgValue><ssdm name="tmp904"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4117  %tmp_43_14_5_i_i = xor i1 %tmp904, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_5_i_i"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4118  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4122  %tmp_2377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2377"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4123  %tmp905 = xor i1 %tmp_1904, %tmp_2377

]]></Node>
<StgValue><ssdm name="tmp905"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4124  %tmp_43_14_6_i_i = xor i1 %tmp905, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_6_i_i"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4125  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4129  %tmp_2378 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2378"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4130  %tmp906 = xor i1 %tmp_1906, %tmp_2378

]]></Node>
<StgValue><ssdm name="tmp906"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4131  %tmp_43_14_7_i_i = xor i1 %tmp906, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_7_i_i"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4132  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4136  %tmp_2379 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2379"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4137  %tmp907 = xor i1 %tmp_1908, %tmp_2379

]]></Node>
<StgValue><ssdm name="tmp907"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4138  %tmp_43_14_8_i_i = xor i1 %tmp907, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_8_i_i"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4139  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4143  %tmp_2380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2380"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4144  %tmp908 = xor i1 %tmp_1910, %tmp_2380

]]></Node>
<StgValue><ssdm name="tmp908"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4145  %tmp_43_14_9_i_i = xor i1 %tmp908, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_9_i_i"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4146  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4150  %tmp_2381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2381"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4151  %tmp909 = xor i1 %tmp_1912, %tmp_2381

]]></Node>
<StgValue><ssdm name="tmp909"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4152  %tmp_43_14_i_i_2161 = xor i1 %tmp909, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_i_i_2161"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4153  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_i_i_2161, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4157  %tmp_2382 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2382"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4158  %tmp910 = xor i1 %tmp_1914, %tmp_2382

]]></Node>
<StgValue><ssdm name="tmp910"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4159  %tmp_43_14_10_i_i = xor i1 %tmp910, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_10_i_i"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4160  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4164  %tmp_2383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2383"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4165  %tmp911 = xor i1 %tmp_1916, %tmp_2383

]]></Node>
<StgValue><ssdm name="tmp911"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4166  %tmp_43_14_11_i_i = xor i1 %tmp911, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_11_i_i"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4167  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4171  %tmp_2384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2384"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4172  %tmp912 = xor i1 %tmp_1918, %tmp_2384

]]></Node>
<StgValue><ssdm name="tmp912"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4173  %tmp_43_14_12_i_i = xor i1 %tmp912, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_12_i_i"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4174  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4178  %tmp_2385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2385"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4179  %tmp913 = xor i1 %tmp_1920, %tmp_2385

]]></Node>
<StgValue><ssdm name="tmp913"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4180  %tmp_43_14_13_i_i = xor i1 %tmp913, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_13_i_i"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4181  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4185  %tmp_2386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2386"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4186  %tmp914 = xor i1 %tmp_1922, %tmp_2386

]]></Node>
<StgValue><ssdm name="tmp914"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4187  %tmp_43_14_14_i_i = xor i1 %tmp914, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_14_i_i"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4188  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4192  %tmp_2387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2387"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4193  %tmp915 = xor i1 %tmp_1924, %tmp_2387

]]></Node>
<StgValue><ssdm name="tmp915"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4194  %tmp_43_14_15_i_i = xor i1 %tmp915, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_15_i_i"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4195  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4199  %tmp_2388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2388"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4200  %tmp916 = xor i1 %tmp_1926, %tmp_2388

]]></Node>
<StgValue><ssdm name="tmp916"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4201  %tmp_43_14_16_i_i = xor i1 %tmp916, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_16_i_i"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4202  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4206  %tmp_2389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2389"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4207  %tmp917 = xor i1 %tmp_1928, %tmp_2389

]]></Node>
<StgValue><ssdm name="tmp917"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4208  %tmp_43_14_17_i_i = xor i1 %tmp917, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_17_i_i"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4209  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4213  %tmp_2390 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2390"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4214  %tmp918 = xor i1 %tmp_1930, %tmp_2390

]]></Node>
<StgValue><ssdm name="tmp918"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4215  %tmp_43_14_18_i_i = xor i1 %tmp918, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_18_i_i"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4216  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4220  %tmp_2391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2391"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4221  %tmp919 = xor i1 %tmp_1932, %tmp_2391

]]></Node>
<StgValue><ssdm name="tmp919"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4222  %tmp_43_14_19_i_i = xor i1 %tmp919, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_19_i_i"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4223  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4227  %tmp_2392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2392"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4228  %tmp920 = xor i1 %tmp_1934, %tmp_2392

]]></Node>
<StgValue><ssdm name="tmp920"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4229  %tmp_43_14_20_i_i = xor i1 %tmp920, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_20_i_i"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4230  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4234  %tmp_2393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2393"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4235  %tmp921 = xor i1 %tmp_1936, %tmp_2393

]]></Node>
<StgValue><ssdm name="tmp921"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4236  %tmp_43_14_21_i_i = xor i1 %tmp921, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_21_i_i"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4237  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4241  %tmp_2394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2394"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4242  %tmp922 = xor i1 %tmp_1938, %tmp_2394

]]></Node>
<StgValue><ssdm name="tmp922"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4243  %tmp_43_14_22_i_i = xor i1 %tmp922, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_22_i_i"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4244  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4248  %tmp_2395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2395"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4249  %tmp923 = xor i1 %tmp_1940, %tmp_2395

]]></Node>
<StgValue><ssdm name="tmp923"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4250  %tmp_43_14_23_i_i = xor i1 %tmp923, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_23_i_i"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4251  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4255  %tmp_2396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2396"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4256  %tmp924 = xor i1 %tmp_1942, %tmp_2396

]]></Node>
<StgValue><ssdm name="tmp924"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4257  %tmp_43_14_24_i_i = xor i1 %tmp924, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_24_i_i"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4258  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4262  %tmp_2397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2397"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4263  %tmp925 = xor i1 %tmp_1944, %tmp_2397

]]></Node>
<StgValue><ssdm name="tmp925"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4264  %tmp_43_14_25_i_i = xor i1 %tmp925, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_25_i_i"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4265  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4269  %tmp_2398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2398"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4270  %tmp926 = xor i1 %tmp_1946, %tmp_2398

]]></Node>
<StgValue><ssdm name="tmp926"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4271  %tmp_43_14_26_i_i = xor i1 %tmp926, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_26_i_i"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4272  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4276  %tmp_2399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2399"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4277  %tmp927 = xor i1 %tmp_1948, %tmp_2399

]]></Node>
<StgValue><ssdm name="tmp927"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4278  %tmp_43_14_27_i_i = xor i1 %tmp927, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_27_i_i"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4279  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4283  %tmp_2400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2400"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4284  %tmp928 = xor i1 %tmp_1950, %tmp_2400

]]></Node>
<StgValue><ssdm name="tmp928"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4285  %tmp_43_14_28_i_i = xor i1 %tmp928, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_28_i_i"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4286  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4290  %tmp_2401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2401"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4291  %tmp929 = xor i1 %tmp_1952, %tmp_2401

]]></Node>
<StgValue><ssdm name="tmp929"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4292  %tmp_43_14_29_i_i = xor i1 %tmp929, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_29_i_i"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4293  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4297  %tmp_2402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_61, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2402"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4298  %tmp930 = xor i1 %tmp_1954, %tmp_2402

]]></Node>
<StgValue><ssdm name="tmp930"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4299  %tmp_43_14_30_i_i = xor i1 %tmp930, true

]]></Node>
<StgValue><ssdm name="tmp_43_14_30_i_i"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4300  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_14_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4362  %weights1_m_weights_V_63 = load i32* %weights1_m_weights_V_62, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_63"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4364  %tmp_2403 = trunc i32 %weights1_m_weights_V_63 to i1

]]></Node>
<StgValue><ssdm name="tmp_2403"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4365  %tmp962 = xor i1 %tmp_1892, %tmp_2403

]]></Node>
<StgValue><ssdm name="tmp962"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4366  %tmp_43_15_i_i = xor i1 %tmp962, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_i_i"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4367  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4371  %tmp_2404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2404"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4372  %tmp963 = xor i1 %tmp_1894, %tmp_2404

]]></Node>
<StgValue><ssdm name="tmp963"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4373  %tmp_43_15_1_i_i = xor i1 %tmp963, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_1_i_i"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4374  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4378  %tmp_2405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2405"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4379  %tmp964 = xor i1 %tmp_1896, %tmp_2405

]]></Node>
<StgValue><ssdm name="tmp964"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4380  %tmp_43_15_2_i_i = xor i1 %tmp964, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_2_i_i"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4381  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4385  %tmp_2406 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2406"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4386  %tmp965 = xor i1 %tmp_1898, %tmp_2406

]]></Node>
<StgValue><ssdm name="tmp965"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4387  %tmp_43_15_3_i_i = xor i1 %tmp965, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_3_i_i"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4388  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4392  %tmp_2407 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2407"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4393  %tmp966 = xor i1 %tmp_1900, %tmp_2407

]]></Node>
<StgValue><ssdm name="tmp966"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4394  %tmp_43_15_4_i_i = xor i1 %tmp966, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_4_i_i"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4395  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4399  %tmp_2408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2408"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4400  %tmp967 = xor i1 %tmp_1902, %tmp_2408

]]></Node>
<StgValue><ssdm name="tmp967"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4401  %tmp_43_15_5_i_i = xor i1 %tmp967, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_5_i_i"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4402  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4406  %tmp_2409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2409"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4407  %tmp968 = xor i1 %tmp_1904, %tmp_2409

]]></Node>
<StgValue><ssdm name="tmp968"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4408  %tmp_43_15_6_i_i = xor i1 %tmp968, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_6_i_i"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4409  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4413  %tmp_2410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2410"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4414  %tmp969 = xor i1 %tmp_1906, %tmp_2410

]]></Node>
<StgValue><ssdm name="tmp969"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4415  %tmp_43_15_7_i_i = xor i1 %tmp969, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_7_i_i"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4416  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4420  %tmp_2411 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2411"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4421  %tmp970 = xor i1 %tmp_1908, %tmp_2411

]]></Node>
<StgValue><ssdm name="tmp970"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4422  %tmp_43_15_8_i_i = xor i1 %tmp970, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_8_i_i"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4423  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4427  %tmp_2412 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2412"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4428  %tmp971 = xor i1 %tmp_1910, %tmp_2412

]]></Node>
<StgValue><ssdm name="tmp971"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4429  %tmp_43_15_9_i_i = xor i1 %tmp971, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_9_i_i"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4430  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4434  %tmp_2413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2413"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4435  %tmp972 = xor i1 %tmp_1912, %tmp_2413

]]></Node>
<StgValue><ssdm name="tmp972"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4436  %tmp_43_15_i_i_2195 = xor i1 %tmp972, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_i_i_2195"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4437  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_i_i_2195, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4441  %tmp_2414 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2414"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4442  %tmp973 = xor i1 %tmp_1914, %tmp_2414

]]></Node>
<StgValue><ssdm name="tmp973"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4443  %tmp_43_15_10_i_i = xor i1 %tmp973, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_10_i_i"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4444  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4448  %tmp_2415 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2415"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4449  %tmp974 = xor i1 %tmp_1916, %tmp_2415

]]></Node>
<StgValue><ssdm name="tmp974"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4450  %tmp_43_15_11_i_i = xor i1 %tmp974, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_11_i_i"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4451  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4455  %tmp_2416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2416"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4456  %tmp975 = xor i1 %tmp_1918, %tmp_2416

]]></Node>
<StgValue><ssdm name="tmp975"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4457  %tmp_43_15_12_i_i = xor i1 %tmp975, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_12_i_i"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4458  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4462  %tmp_2417 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2417"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4463  %tmp976 = xor i1 %tmp_1920, %tmp_2417

]]></Node>
<StgValue><ssdm name="tmp976"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4464  %tmp_43_15_13_i_i = xor i1 %tmp976, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_13_i_i"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4465  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4469  %tmp_2418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2418"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4470  %tmp977 = xor i1 %tmp_1922, %tmp_2418

]]></Node>
<StgValue><ssdm name="tmp977"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4471  %tmp_43_15_14_i_i = xor i1 %tmp977, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_14_i_i"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4472  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4476  %tmp_2419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2419"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4477  %tmp978 = xor i1 %tmp_1924, %tmp_2419

]]></Node>
<StgValue><ssdm name="tmp978"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4478  %tmp_43_15_15_i_i = xor i1 %tmp978, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_15_i_i"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4479  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4483  %tmp_2420 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2420"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4484  %tmp979 = xor i1 %tmp_1926, %tmp_2420

]]></Node>
<StgValue><ssdm name="tmp979"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4485  %tmp_43_15_16_i_i = xor i1 %tmp979, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_16_i_i"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4486  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4490  %tmp_2421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2421"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4491  %tmp980 = xor i1 %tmp_1928, %tmp_2421

]]></Node>
<StgValue><ssdm name="tmp980"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4492  %tmp_43_15_17_i_i = xor i1 %tmp980, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_17_i_i"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4493  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4497  %tmp_2422 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2422"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4498  %tmp981 = xor i1 %tmp_1930, %tmp_2422

]]></Node>
<StgValue><ssdm name="tmp981"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4499  %tmp_43_15_18_i_i = xor i1 %tmp981, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_18_i_i"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4500  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4504  %tmp_2423 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2423"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4505  %tmp982 = xor i1 %tmp_1932, %tmp_2423

]]></Node>
<StgValue><ssdm name="tmp982"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4506  %tmp_43_15_19_i_i = xor i1 %tmp982, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_19_i_i"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4507  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4511  %tmp_2424 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2424"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4512  %tmp983 = xor i1 %tmp_1934, %tmp_2424

]]></Node>
<StgValue><ssdm name="tmp983"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4513  %tmp_43_15_20_i_i = xor i1 %tmp983, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_20_i_i"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4514  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4518  %tmp_2425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2425"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4519  %tmp984 = xor i1 %tmp_1936, %tmp_2425

]]></Node>
<StgValue><ssdm name="tmp984"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4520  %tmp_43_15_21_i_i = xor i1 %tmp984, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_21_i_i"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4521  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4525  %tmp_2426 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2426"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4526  %tmp985 = xor i1 %tmp_1938, %tmp_2426

]]></Node>
<StgValue><ssdm name="tmp985"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4527  %tmp_43_15_22_i_i = xor i1 %tmp985, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_22_i_i"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4528  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4532  %tmp_2427 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2427"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4533  %tmp986 = xor i1 %tmp_1940, %tmp_2427

]]></Node>
<StgValue><ssdm name="tmp986"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4534  %tmp_43_15_23_i_i = xor i1 %tmp986, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_23_i_i"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4535  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4539  %tmp_2428 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2428"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4540  %tmp987 = xor i1 %tmp_1942, %tmp_2428

]]></Node>
<StgValue><ssdm name="tmp987"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4541  %tmp_43_15_24_i_i = xor i1 %tmp987, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_24_i_i"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4542  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4546  %tmp_2429 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2429"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4547  %tmp988 = xor i1 %tmp_1944, %tmp_2429

]]></Node>
<StgValue><ssdm name="tmp988"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4548  %tmp_43_15_25_i_i = xor i1 %tmp988, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_25_i_i"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4549  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4553  %tmp_2430 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2430"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4554  %tmp989 = xor i1 %tmp_1946, %tmp_2430

]]></Node>
<StgValue><ssdm name="tmp989"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4555  %tmp_43_15_26_i_i = xor i1 %tmp989, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_26_i_i"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4556  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4560  %tmp_2431 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2431"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4561  %tmp990 = xor i1 %tmp_1948, %tmp_2431

]]></Node>
<StgValue><ssdm name="tmp990"/></StgValue>
</operation>

<operation id="2314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4562  %tmp_43_15_27_i_i = xor i1 %tmp990, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_27_i_i"/></StgValue>
</operation>

<operation id="2315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4563  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4567  %tmp_2432 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2432"/></StgValue>
</operation>

<operation id="2317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4568  %tmp991 = xor i1 %tmp_1950, %tmp_2432

]]></Node>
<StgValue><ssdm name="tmp991"/></StgValue>
</operation>

<operation id="2318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4569  %tmp_43_15_28_i_i = xor i1 %tmp991, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_28_i_i"/></StgValue>
</operation>

<operation id="2319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4570  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4574  %tmp_2433 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2433"/></StgValue>
</operation>

<operation id="2321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4575  %tmp992 = xor i1 %tmp_1952, %tmp_2433

]]></Node>
<StgValue><ssdm name="tmp992"/></StgValue>
</operation>

<operation id="2322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4576  %tmp_43_15_29_i_i = xor i1 %tmp992, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_29_i_i"/></StgValue>
</operation>

<operation id="2323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4577  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4581  %tmp_2434 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_63, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2434"/></StgValue>
</operation>

<operation id="2325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4582  %tmp993 = xor i1 %tmp_1954, %tmp_2434

]]></Node>
<StgValue><ssdm name="tmp993"/></StgValue>
</operation>

<operation id="2326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4583  %tmp_43_15_30_i_i = xor i1 %tmp993, true

]]></Node>
<StgValue><ssdm name="tmp_43_15_30_i_i"/></StgValue>
</operation>

<operation id="2327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4584  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_15_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2328" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4646  %weights1_m_weights_V_65 = load i32* %weights1_m_weights_V_64, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_65"/></StgValue>
</operation>

<operation id="2329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4648  %tmp_2435 = trunc i32 %weights1_m_weights_V_65 to i1

]]></Node>
<StgValue><ssdm name="tmp_2435"/></StgValue>
</operation>

<operation id="2330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4649  %tmp1025 = xor i1 %tmp_1892, %tmp_2435

]]></Node>
<StgValue><ssdm name="tmp1025"/></StgValue>
</operation>

<operation id="2331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4650  %tmp_43_16_i_i = xor i1 %tmp1025, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_i_i"/></StgValue>
</operation>

<operation id="2332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4651  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4655  %tmp_2436 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2436"/></StgValue>
</operation>

<operation id="2334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4656  %tmp1026 = xor i1 %tmp_1894, %tmp_2436

]]></Node>
<StgValue><ssdm name="tmp1026"/></StgValue>
</operation>

<operation id="2335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4657  %tmp_43_16_1_i_i = xor i1 %tmp1026, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_1_i_i"/></StgValue>
</operation>

<operation id="2336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4658  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4662  %tmp_2437 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2437"/></StgValue>
</operation>

<operation id="2338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4663  %tmp1027 = xor i1 %tmp_1896, %tmp_2437

]]></Node>
<StgValue><ssdm name="tmp1027"/></StgValue>
</operation>

<operation id="2339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4664  %tmp_43_16_2_i_i = xor i1 %tmp1027, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_2_i_i"/></StgValue>
</operation>

<operation id="2340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4665  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4669  %tmp_2438 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2438"/></StgValue>
</operation>

<operation id="2342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4670  %tmp1028 = xor i1 %tmp_1898, %tmp_2438

]]></Node>
<StgValue><ssdm name="tmp1028"/></StgValue>
</operation>

<operation id="2343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4671  %tmp_43_16_3_i_i = xor i1 %tmp1028, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_3_i_i"/></StgValue>
</operation>

<operation id="2344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4672  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4676  %tmp_2439 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2439"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4677  %tmp1029 = xor i1 %tmp_1900, %tmp_2439

]]></Node>
<StgValue><ssdm name="tmp1029"/></StgValue>
</operation>

<operation id="2347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4678  %tmp_43_16_4_i_i = xor i1 %tmp1029, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_4_i_i"/></StgValue>
</operation>

<operation id="2348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4679  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4683  %tmp_2440 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2440"/></StgValue>
</operation>

<operation id="2350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4684  %tmp1030 = xor i1 %tmp_1902, %tmp_2440

]]></Node>
<StgValue><ssdm name="tmp1030"/></StgValue>
</operation>

<operation id="2351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4685  %tmp_43_16_5_i_i = xor i1 %tmp1030, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_5_i_i"/></StgValue>
</operation>

<operation id="2352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4686  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4690  %tmp_2441 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2441"/></StgValue>
</operation>

<operation id="2354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4691  %tmp1031 = xor i1 %tmp_1904, %tmp_2441

]]></Node>
<StgValue><ssdm name="tmp1031"/></StgValue>
</operation>

<operation id="2355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4692  %tmp_43_16_6_i_i = xor i1 %tmp1031, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_6_i_i"/></StgValue>
</operation>

<operation id="2356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4693  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4697  %tmp_2442 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2442"/></StgValue>
</operation>

<operation id="2358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4698  %tmp1032 = xor i1 %tmp_1906, %tmp_2442

]]></Node>
<StgValue><ssdm name="tmp1032"/></StgValue>
</operation>

<operation id="2359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4699  %tmp_43_16_7_i_i = xor i1 %tmp1032, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_7_i_i"/></StgValue>
</operation>

<operation id="2360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4700  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4704  %tmp_2443 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2443"/></StgValue>
</operation>

<operation id="2362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4705  %tmp1033 = xor i1 %tmp_1908, %tmp_2443

]]></Node>
<StgValue><ssdm name="tmp1033"/></StgValue>
</operation>

<operation id="2363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4706  %tmp_43_16_8_i_i = xor i1 %tmp1033, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_8_i_i"/></StgValue>
</operation>

<operation id="2364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4707  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4711  %tmp_2444 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2444"/></StgValue>
</operation>

<operation id="2366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4712  %tmp1034 = xor i1 %tmp_1910, %tmp_2444

]]></Node>
<StgValue><ssdm name="tmp1034"/></StgValue>
</operation>

<operation id="2367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4713  %tmp_43_16_9_i_i = xor i1 %tmp1034, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_9_i_i"/></StgValue>
</operation>

<operation id="2368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4714  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4718  %tmp_2445 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2445"/></StgValue>
</operation>

<operation id="2370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4719  %tmp1035 = xor i1 %tmp_1912, %tmp_2445

]]></Node>
<StgValue><ssdm name="tmp1035"/></StgValue>
</operation>

<operation id="2371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4720  %tmp_43_16_i_i_2229 = xor i1 %tmp1035, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_i_i_2229"/></StgValue>
</operation>

<operation id="2372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4721  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_i_i_2229, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4725  %tmp_2446 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2446"/></StgValue>
</operation>

<operation id="2374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4726  %tmp1036 = xor i1 %tmp_1914, %tmp_2446

]]></Node>
<StgValue><ssdm name="tmp1036"/></StgValue>
</operation>

<operation id="2375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4727  %tmp_43_16_10_i_i = xor i1 %tmp1036, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_10_i_i"/></StgValue>
</operation>

<operation id="2376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4728  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4732  %tmp_2447 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2447"/></StgValue>
</operation>

<operation id="2378" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4733  %tmp1037 = xor i1 %tmp_1916, %tmp_2447

]]></Node>
<StgValue><ssdm name="tmp1037"/></StgValue>
</operation>

<operation id="2379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4734  %tmp_43_16_11_i_i = xor i1 %tmp1037, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_11_i_i"/></StgValue>
</operation>

<operation id="2380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4735  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4739  %tmp_2448 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2448"/></StgValue>
</operation>

<operation id="2382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4740  %tmp1038 = xor i1 %tmp_1918, %tmp_2448

]]></Node>
<StgValue><ssdm name="tmp1038"/></StgValue>
</operation>

<operation id="2383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4741  %tmp_43_16_12_i_i = xor i1 %tmp1038, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_12_i_i"/></StgValue>
</operation>

<operation id="2384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4742  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4746  %tmp_2449 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2449"/></StgValue>
</operation>

<operation id="2386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4747  %tmp1039 = xor i1 %tmp_1920, %tmp_2449

]]></Node>
<StgValue><ssdm name="tmp1039"/></StgValue>
</operation>

<operation id="2387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4748  %tmp_43_16_13_i_i = xor i1 %tmp1039, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_13_i_i"/></StgValue>
</operation>

<operation id="2388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4749  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4753  %tmp_2450 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2450"/></StgValue>
</operation>

<operation id="2390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4754  %tmp1040 = xor i1 %tmp_1922, %tmp_2450

]]></Node>
<StgValue><ssdm name="tmp1040"/></StgValue>
</operation>

<operation id="2391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4755  %tmp_43_16_14_i_i = xor i1 %tmp1040, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_14_i_i"/></StgValue>
</operation>

<operation id="2392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4756  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4760  %tmp_2451 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2451"/></StgValue>
</operation>

<operation id="2394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4761  %tmp1041 = xor i1 %tmp_1924, %tmp_2451

]]></Node>
<StgValue><ssdm name="tmp1041"/></StgValue>
</operation>

<operation id="2395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4762  %tmp_43_16_15_i_i = xor i1 %tmp1041, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_15_i_i"/></StgValue>
</operation>

<operation id="2396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4763  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4767  %tmp_2452 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2452"/></StgValue>
</operation>

<operation id="2398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4768  %tmp1042 = xor i1 %tmp_1926, %tmp_2452

]]></Node>
<StgValue><ssdm name="tmp1042"/></StgValue>
</operation>

<operation id="2399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4769  %tmp_43_16_16_i_i = xor i1 %tmp1042, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_16_i_i"/></StgValue>
</operation>

<operation id="2400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4770  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4774  %tmp_2453 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2453"/></StgValue>
</operation>

<operation id="2402" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4775  %tmp1043 = xor i1 %tmp_1928, %tmp_2453

]]></Node>
<StgValue><ssdm name="tmp1043"/></StgValue>
</operation>

<operation id="2403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4776  %tmp_43_16_17_i_i = xor i1 %tmp1043, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_17_i_i"/></StgValue>
</operation>

<operation id="2404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4777  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4781  %tmp_2454 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2454"/></StgValue>
</operation>

<operation id="2406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4782  %tmp1044 = xor i1 %tmp_1930, %tmp_2454

]]></Node>
<StgValue><ssdm name="tmp1044"/></StgValue>
</operation>

<operation id="2407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4783  %tmp_43_16_18_i_i = xor i1 %tmp1044, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_18_i_i"/></StgValue>
</operation>

<operation id="2408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4784  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4788  %tmp_2455 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2455"/></StgValue>
</operation>

<operation id="2410" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4789  %tmp1045 = xor i1 %tmp_1932, %tmp_2455

]]></Node>
<StgValue><ssdm name="tmp1045"/></StgValue>
</operation>

<operation id="2411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4790  %tmp_43_16_19_i_i = xor i1 %tmp1045, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_19_i_i"/></StgValue>
</operation>

<operation id="2412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4791  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4795  %tmp_2456 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2456"/></StgValue>
</operation>

<operation id="2414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4796  %tmp1046 = xor i1 %tmp_1934, %tmp_2456

]]></Node>
<StgValue><ssdm name="tmp1046"/></StgValue>
</operation>

<operation id="2415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4797  %tmp_43_16_20_i_i = xor i1 %tmp1046, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_20_i_i"/></StgValue>
</operation>

<operation id="2416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4798  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4802  %tmp_2457 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2457"/></StgValue>
</operation>

<operation id="2418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4803  %tmp1047 = xor i1 %tmp_1936, %tmp_2457

]]></Node>
<StgValue><ssdm name="tmp1047"/></StgValue>
</operation>

<operation id="2419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4804  %tmp_43_16_21_i_i = xor i1 %tmp1047, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_21_i_i"/></StgValue>
</operation>

<operation id="2420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4805  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4809  %tmp_2458 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2458"/></StgValue>
</operation>

<operation id="2422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4810  %tmp1048 = xor i1 %tmp_1938, %tmp_2458

]]></Node>
<StgValue><ssdm name="tmp1048"/></StgValue>
</operation>

<operation id="2423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4811  %tmp_43_16_22_i_i = xor i1 %tmp1048, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_22_i_i"/></StgValue>
</operation>

<operation id="2424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4812  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4816  %tmp_2459 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2459"/></StgValue>
</operation>

<operation id="2426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4817  %tmp1049 = xor i1 %tmp_1940, %tmp_2459

]]></Node>
<StgValue><ssdm name="tmp1049"/></StgValue>
</operation>

<operation id="2427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4818  %tmp_43_16_23_i_i = xor i1 %tmp1049, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_23_i_i"/></StgValue>
</operation>

<operation id="2428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4819  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4823  %tmp_2460 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2460"/></StgValue>
</operation>

<operation id="2430" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4824  %tmp1050 = xor i1 %tmp_1942, %tmp_2460

]]></Node>
<StgValue><ssdm name="tmp1050"/></StgValue>
</operation>

<operation id="2431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4825  %tmp_43_16_24_i_i = xor i1 %tmp1050, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_24_i_i"/></StgValue>
</operation>

<operation id="2432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4826  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4830  %tmp_2461 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2461"/></StgValue>
</operation>

<operation id="2434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4831  %tmp1051 = xor i1 %tmp_1944, %tmp_2461

]]></Node>
<StgValue><ssdm name="tmp1051"/></StgValue>
</operation>

<operation id="2435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4832  %tmp_43_16_25_i_i = xor i1 %tmp1051, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_25_i_i"/></StgValue>
</operation>

<operation id="2436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4833  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4837  %tmp_2462 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2462"/></StgValue>
</operation>

<operation id="2438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4838  %tmp1052 = xor i1 %tmp_1946, %tmp_2462

]]></Node>
<StgValue><ssdm name="tmp1052"/></StgValue>
</operation>

<operation id="2439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4839  %tmp_43_16_26_i_i = xor i1 %tmp1052, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_26_i_i"/></StgValue>
</operation>

<operation id="2440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4840  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4844  %tmp_2463 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2463"/></StgValue>
</operation>

<operation id="2442" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4845  %tmp1053 = xor i1 %tmp_1948, %tmp_2463

]]></Node>
<StgValue><ssdm name="tmp1053"/></StgValue>
</operation>

<operation id="2443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4846  %tmp_43_16_27_i_i = xor i1 %tmp1053, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_27_i_i"/></StgValue>
</operation>

<operation id="2444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4847  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4851  %tmp_2464 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2464"/></StgValue>
</operation>

<operation id="2446" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4852  %tmp1054 = xor i1 %tmp_1950, %tmp_2464

]]></Node>
<StgValue><ssdm name="tmp1054"/></StgValue>
</operation>

<operation id="2447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4853  %tmp_43_16_28_i_i = xor i1 %tmp1054, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_28_i_i"/></StgValue>
</operation>

<operation id="2448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4854  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4858  %tmp_2465 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2465"/></StgValue>
</operation>

<operation id="2450" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4859  %tmp1055 = xor i1 %tmp_1952, %tmp_2465

]]></Node>
<StgValue><ssdm name="tmp1055"/></StgValue>
</operation>

<operation id="2451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4860  %tmp_43_16_29_i_i = xor i1 %tmp1055, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_29_i_i"/></StgValue>
</operation>

<operation id="2452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4861  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4865  %tmp_2466 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_65, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2466"/></StgValue>
</operation>

<operation id="2454" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4866  %tmp1056 = xor i1 %tmp_1954, %tmp_2466

]]></Node>
<StgValue><ssdm name="tmp1056"/></StgValue>
</operation>

<operation id="2455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4867  %tmp_43_16_30_i_i = xor i1 %tmp1056, true

]]></Node>
<StgValue><ssdm name="tmp_43_16_30_i_i"/></StgValue>
</operation>

<operation id="2456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4868  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_16_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2457" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:4930  %weights1_m_weights_V_67 = load i32* %weights1_m_weights_V_66, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_67"/></StgValue>
</operation>

<operation id="2458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4932  %tmp_2467 = trunc i32 %weights1_m_weights_V_67 to i1

]]></Node>
<StgValue><ssdm name="tmp_2467"/></StgValue>
</operation>

<operation id="2459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4933  %tmp1088 = xor i1 %tmp_1892, %tmp_2467

]]></Node>
<StgValue><ssdm name="tmp1088"/></StgValue>
</operation>

<operation id="2460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4934  %tmp_43_17_i_i = xor i1 %tmp1088, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_i_i"/></StgValue>
</operation>

<operation id="2461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4935  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4939  %tmp_2468 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2468"/></StgValue>
</operation>

<operation id="2463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4940  %tmp1089 = xor i1 %tmp_1894, %tmp_2468

]]></Node>
<StgValue><ssdm name="tmp1089"/></StgValue>
</operation>

<operation id="2464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4941  %tmp_43_17_1_i_i = xor i1 %tmp1089, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_1_i_i"/></StgValue>
</operation>

<operation id="2465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4942  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4946  %tmp_2469 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2469"/></StgValue>
</operation>

<operation id="2467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4947  %tmp1090 = xor i1 %tmp_1896, %tmp_2469

]]></Node>
<StgValue><ssdm name="tmp1090"/></StgValue>
</operation>

<operation id="2468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4948  %tmp_43_17_2_i_i = xor i1 %tmp1090, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_2_i_i"/></StgValue>
</operation>

<operation id="2469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4949  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4953  %tmp_2470 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2470"/></StgValue>
</operation>

<operation id="2471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4954  %tmp1091 = xor i1 %tmp_1898, %tmp_2470

]]></Node>
<StgValue><ssdm name="tmp1091"/></StgValue>
</operation>

<operation id="2472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4955  %tmp_43_17_3_i_i = xor i1 %tmp1091, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_3_i_i"/></StgValue>
</operation>

<operation id="2473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4956  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4960  %tmp_2471 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2471"/></StgValue>
</operation>

<operation id="2475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4961  %tmp1092 = xor i1 %tmp_1900, %tmp_2471

]]></Node>
<StgValue><ssdm name="tmp1092"/></StgValue>
</operation>

<operation id="2476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4962  %tmp_43_17_4_i_i = xor i1 %tmp1092, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_4_i_i"/></StgValue>
</operation>

<operation id="2477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4963  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4967  %tmp_2472 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2472"/></StgValue>
</operation>

<operation id="2479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4968  %tmp1093 = xor i1 %tmp_1902, %tmp_2472

]]></Node>
<StgValue><ssdm name="tmp1093"/></StgValue>
</operation>

<operation id="2480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4969  %tmp_43_17_5_i_i = xor i1 %tmp1093, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_5_i_i"/></StgValue>
</operation>

<operation id="2481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4970  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4974  %tmp_2473 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2473"/></StgValue>
</operation>

<operation id="2483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4975  %tmp1094 = xor i1 %tmp_1904, %tmp_2473

]]></Node>
<StgValue><ssdm name="tmp1094"/></StgValue>
</operation>

<operation id="2484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4976  %tmp_43_17_6_i_i = xor i1 %tmp1094, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_6_i_i"/></StgValue>
</operation>

<operation id="2485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4977  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4981  %tmp_2474 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2474"/></StgValue>
</operation>

<operation id="2487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4982  %tmp1095 = xor i1 %tmp_1906, %tmp_2474

]]></Node>
<StgValue><ssdm name="tmp1095"/></StgValue>
</operation>

<operation id="2488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4983  %tmp_43_17_7_i_i = xor i1 %tmp1095, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_7_i_i"/></StgValue>
</operation>

<operation id="2489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4984  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4988  %tmp_2475 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2475"/></StgValue>
</operation>

<operation id="2491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4989  %tmp1096 = xor i1 %tmp_1908, %tmp_2475

]]></Node>
<StgValue><ssdm name="tmp1096"/></StgValue>
</operation>

<operation id="2492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4990  %tmp_43_17_8_i_i = xor i1 %tmp1096, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_8_i_i"/></StgValue>
</operation>

<operation id="2493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4991  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4995  %tmp_2476 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2476"/></StgValue>
</operation>

<operation id="2495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4996  %tmp1097 = xor i1 %tmp_1910, %tmp_2476

]]></Node>
<StgValue><ssdm name="tmp1097"/></StgValue>
</operation>

<operation id="2496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4997  %tmp_43_17_9_i_i = xor i1 %tmp1097, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_9_i_i"/></StgValue>
</operation>

<operation id="2497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4998  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5002  %tmp_2477 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2477"/></StgValue>
</operation>

<operation id="2499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5003  %tmp1098 = xor i1 %tmp_1912, %tmp_2477

]]></Node>
<StgValue><ssdm name="tmp1098"/></StgValue>
</operation>

<operation id="2500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5004  %tmp_43_17_i_i_2263 = xor i1 %tmp1098, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_i_i_2263"/></StgValue>
</operation>

<operation id="2501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5005  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_i_i_2263, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5009  %tmp_2478 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2478"/></StgValue>
</operation>

<operation id="2503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5010  %tmp1099 = xor i1 %tmp_1914, %tmp_2478

]]></Node>
<StgValue><ssdm name="tmp1099"/></StgValue>
</operation>

<operation id="2504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5011  %tmp_43_17_10_i_i = xor i1 %tmp1099, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_10_i_i"/></StgValue>
</operation>

<operation id="2505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5012  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5016  %tmp_2479 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2479"/></StgValue>
</operation>

<operation id="2507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5017  %tmp1100 = xor i1 %tmp_1916, %tmp_2479

]]></Node>
<StgValue><ssdm name="tmp1100"/></StgValue>
</operation>

<operation id="2508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5018  %tmp_43_17_11_i_i = xor i1 %tmp1100, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_11_i_i"/></StgValue>
</operation>

<operation id="2509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5019  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5023  %tmp_2480 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2480"/></StgValue>
</operation>

<operation id="2511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5024  %tmp1101 = xor i1 %tmp_1918, %tmp_2480

]]></Node>
<StgValue><ssdm name="tmp1101"/></StgValue>
</operation>

<operation id="2512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5025  %tmp_43_17_12_i_i = xor i1 %tmp1101, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_12_i_i"/></StgValue>
</operation>

<operation id="2513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5026  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5030  %tmp_2481 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2481"/></StgValue>
</operation>

<operation id="2515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5031  %tmp1102 = xor i1 %tmp_1920, %tmp_2481

]]></Node>
<StgValue><ssdm name="tmp1102"/></StgValue>
</operation>

<operation id="2516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5032  %tmp_43_17_13_i_i = xor i1 %tmp1102, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_13_i_i"/></StgValue>
</operation>

<operation id="2517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5033  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5037  %tmp_2482 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2482"/></StgValue>
</operation>

<operation id="2519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5038  %tmp1103 = xor i1 %tmp_1922, %tmp_2482

]]></Node>
<StgValue><ssdm name="tmp1103"/></StgValue>
</operation>

<operation id="2520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5039  %tmp_43_17_14_i_i = xor i1 %tmp1103, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_14_i_i"/></StgValue>
</operation>

<operation id="2521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5040  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5044  %tmp_2483 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2483"/></StgValue>
</operation>

<operation id="2523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5045  %tmp1104 = xor i1 %tmp_1924, %tmp_2483

]]></Node>
<StgValue><ssdm name="tmp1104"/></StgValue>
</operation>

<operation id="2524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5046  %tmp_43_17_15_i_i = xor i1 %tmp1104, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_15_i_i"/></StgValue>
</operation>

<operation id="2525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5047  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5051  %tmp_2484 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2484"/></StgValue>
</operation>

<operation id="2527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5052  %tmp1105 = xor i1 %tmp_1926, %tmp_2484

]]></Node>
<StgValue><ssdm name="tmp1105"/></StgValue>
</operation>

<operation id="2528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5053  %tmp_43_17_16_i_i = xor i1 %tmp1105, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_16_i_i"/></StgValue>
</operation>

<operation id="2529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5054  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5058  %tmp_2485 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2485"/></StgValue>
</operation>

<operation id="2531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5059  %tmp1106 = xor i1 %tmp_1928, %tmp_2485

]]></Node>
<StgValue><ssdm name="tmp1106"/></StgValue>
</operation>

<operation id="2532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5060  %tmp_43_17_17_i_i = xor i1 %tmp1106, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_17_i_i"/></StgValue>
</operation>

<operation id="2533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5061  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5065  %tmp_2486 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2486"/></StgValue>
</operation>

<operation id="2535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5066  %tmp1107 = xor i1 %tmp_1930, %tmp_2486

]]></Node>
<StgValue><ssdm name="tmp1107"/></StgValue>
</operation>

<operation id="2536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5067  %tmp_43_17_18_i_i = xor i1 %tmp1107, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_18_i_i"/></StgValue>
</operation>

<operation id="2537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5068  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5072  %tmp_2487 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2487"/></StgValue>
</operation>

<operation id="2539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5073  %tmp1108 = xor i1 %tmp_1932, %tmp_2487

]]></Node>
<StgValue><ssdm name="tmp1108"/></StgValue>
</operation>

<operation id="2540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5074  %tmp_43_17_19_i_i = xor i1 %tmp1108, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_19_i_i"/></StgValue>
</operation>

<operation id="2541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5075  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5079  %tmp_2488 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2488"/></StgValue>
</operation>

<operation id="2543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5080  %tmp1109 = xor i1 %tmp_1934, %tmp_2488

]]></Node>
<StgValue><ssdm name="tmp1109"/></StgValue>
</operation>

<operation id="2544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5081  %tmp_43_17_20_i_i = xor i1 %tmp1109, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_20_i_i"/></StgValue>
</operation>

<operation id="2545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5082  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5086  %tmp_2489 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2489"/></StgValue>
</operation>

<operation id="2547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5087  %tmp1110 = xor i1 %tmp_1936, %tmp_2489

]]></Node>
<StgValue><ssdm name="tmp1110"/></StgValue>
</operation>

<operation id="2548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5088  %tmp_43_17_21_i_i = xor i1 %tmp1110, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_21_i_i"/></StgValue>
</operation>

<operation id="2549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5089  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5093  %tmp_2490 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2490"/></StgValue>
</operation>

<operation id="2551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5094  %tmp1111 = xor i1 %tmp_1938, %tmp_2490

]]></Node>
<StgValue><ssdm name="tmp1111"/></StgValue>
</operation>

<operation id="2552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5095  %tmp_43_17_22_i_i = xor i1 %tmp1111, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_22_i_i"/></StgValue>
</operation>

<operation id="2553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5096  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5100  %tmp_2491 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2491"/></StgValue>
</operation>

<operation id="2555" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5101  %tmp1112 = xor i1 %tmp_1940, %tmp_2491

]]></Node>
<StgValue><ssdm name="tmp1112"/></StgValue>
</operation>

<operation id="2556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5102  %tmp_43_17_23_i_i = xor i1 %tmp1112, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_23_i_i"/></StgValue>
</operation>

<operation id="2557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5103  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5107  %tmp_2492 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2492"/></StgValue>
</operation>

<operation id="2559" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5108  %tmp1113 = xor i1 %tmp_1942, %tmp_2492

]]></Node>
<StgValue><ssdm name="tmp1113"/></StgValue>
</operation>

<operation id="2560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5109  %tmp_43_17_24_i_i = xor i1 %tmp1113, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_24_i_i"/></StgValue>
</operation>

<operation id="2561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5110  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5114  %tmp_2493 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2493"/></StgValue>
</operation>

<operation id="2563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5115  %tmp1114 = xor i1 %tmp_1944, %tmp_2493

]]></Node>
<StgValue><ssdm name="tmp1114"/></StgValue>
</operation>

<operation id="2564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5116  %tmp_43_17_25_i_i = xor i1 %tmp1114, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_25_i_i"/></StgValue>
</operation>

<operation id="2565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5117  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5121  %tmp_2494 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2494"/></StgValue>
</operation>

<operation id="2567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5122  %tmp1115 = xor i1 %tmp_1946, %tmp_2494

]]></Node>
<StgValue><ssdm name="tmp1115"/></StgValue>
</operation>

<operation id="2568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5123  %tmp_43_17_26_i_i = xor i1 %tmp1115, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_26_i_i"/></StgValue>
</operation>

<operation id="2569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5124  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5128  %tmp_2495 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2495"/></StgValue>
</operation>

<operation id="2571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5129  %tmp1116 = xor i1 %tmp_1948, %tmp_2495

]]></Node>
<StgValue><ssdm name="tmp1116"/></StgValue>
</operation>

<operation id="2572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5130  %tmp_43_17_27_i_i = xor i1 %tmp1116, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_27_i_i"/></StgValue>
</operation>

<operation id="2573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5131  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5135  %tmp_2496 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2496"/></StgValue>
</operation>

<operation id="2575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5136  %tmp1117 = xor i1 %tmp_1950, %tmp_2496

]]></Node>
<StgValue><ssdm name="tmp1117"/></StgValue>
</operation>

<operation id="2576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5137  %tmp_43_17_28_i_i = xor i1 %tmp1117, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_28_i_i"/></StgValue>
</operation>

<operation id="2577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5138  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5142  %tmp_2497 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2497"/></StgValue>
</operation>

<operation id="2579" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5143  %tmp1118 = xor i1 %tmp_1952, %tmp_2497

]]></Node>
<StgValue><ssdm name="tmp1118"/></StgValue>
</operation>

<operation id="2580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5144  %tmp_43_17_29_i_i = xor i1 %tmp1118, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_29_i_i"/></StgValue>
</operation>

<operation id="2581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5145  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5149  %tmp_2498 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_67, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2498"/></StgValue>
</operation>

<operation id="2583" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5150  %tmp1119 = xor i1 %tmp_1954, %tmp_2498

]]></Node>
<StgValue><ssdm name="tmp1119"/></StgValue>
</operation>

<operation id="2584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5151  %tmp_43_17_30_i_i = xor i1 %tmp1119, true

]]></Node>
<StgValue><ssdm name="tmp_43_17_30_i_i"/></StgValue>
</operation>

<operation id="2585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5152  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_17_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:5214  %weights1_m_weights_V_69 = load i32* %weights1_m_weights_V_68, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_69"/></StgValue>
</operation>

<operation id="2587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:5216  %tmp_2499 = trunc i32 %weights1_m_weights_V_69 to i1

]]></Node>
<StgValue><ssdm name="tmp_2499"/></StgValue>
</operation>

<operation id="2588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5217  %tmp1151 = xor i1 %tmp_1892, %tmp_2499

]]></Node>
<StgValue><ssdm name="tmp1151"/></StgValue>
</operation>

<operation id="2589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5218  %tmp_43_18_i_i = xor i1 %tmp1151, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_i_i"/></StgValue>
</operation>

<operation id="2590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5219  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5223  %tmp_2500 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2500"/></StgValue>
</operation>

<operation id="2592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5224  %tmp1152 = xor i1 %tmp_1894, %tmp_2500

]]></Node>
<StgValue><ssdm name="tmp1152"/></StgValue>
</operation>

<operation id="2593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5225  %tmp_43_18_1_i_i = xor i1 %tmp1152, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_1_i_i"/></StgValue>
</operation>

<operation id="2594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5226  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5230  %tmp_2501 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2501"/></StgValue>
</operation>

<operation id="2596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5231  %tmp1153 = xor i1 %tmp_1896, %tmp_2501

]]></Node>
<StgValue><ssdm name="tmp1153"/></StgValue>
</operation>

<operation id="2597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5232  %tmp_43_18_2_i_i = xor i1 %tmp1153, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_2_i_i"/></StgValue>
</operation>

<operation id="2598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5233  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5237  %tmp_2502 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2502"/></StgValue>
</operation>

<operation id="2600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5238  %tmp1154 = xor i1 %tmp_1898, %tmp_2502

]]></Node>
<StgValue><ssdm name="tmp1154"/></StgValue>
</operation>

<operation id="2601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5239  %tmp_43_18_3_i_i = xor i1 %tmp1154, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_3_i_i"/></StgValue>
</operation>

<operation id="2602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5240  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5244  %tmp_2503 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2503"/></StgValue>
</operation>

<operation id="2604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5245  %tmp1155 = xor i1 %tmp_1900, %tmp_2503

]]></Node>
<StgValue><ssdm name="tmp1155"/></StgValue>
</operation>

<operation id="2605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5246  %tmp_43_18_4_i_i = xor i1 %tmp1155, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_4_i_i"/></StgValue>
</operation>

<operation id="2606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5247  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5251  %tmp_2504 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2504"/></StgValue>
</operation>

<operation id="2608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5252  %tmp1156 = xor i1 %tmp_1902, %tmp_2504

]]></Node>
<StgValue><ssdm name="tmp1156"/></StgValue>
</operation>

<operation id="2609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5253  %tmp_43_18_5_i_i = xor i1 %tmp1156, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_5_i_i"/></StgValue>
</operation>

<operation id="2610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5254  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5258  %tmp_2505 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2505"/></StgValue>
</operation>

<operation id="2612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5259  %tmp1157 = xor i1 %tmp_1904, %tmp_2505

]]></Node>
<StgValue><ssdm name="tmp1157"/></StgValue>
</operation>

<operation id="2613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5260  %tmp_43_18_6_i_i = xor i1 %tmp1157, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_6_i_i"/></StgValue>
</operation>

<operation id="2614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5261  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5265  %tmp_2506 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2506"/></StgValue>
</operation>

<operation id="2616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5266  %tmp1158 = xor i1 %tmp_1906, %tmp_2506

]]></Node>
<StgValue><ssdm name="tmp1158"/></StgValue>
</operation>

<operation id="2617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5267  %tmp_43_18_7_i_i = xor i1 %tmp1158, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_7_i_i"/></StgValue>
</operation>

<operation id="2618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5272  %tmp_2507 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2507"/></StgValue>
</operation>

<operation id="2620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5273  %tmp1159 = xor i1 %tmp_1908, %tmp_2507

]]></Node>
<StgValue><ssdm name="tmp1159"/></StgValue>
</operation>

<operation id="2621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5274  %tmp_43_18_8_i_i = xor i1 %tmp1159, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_8_i_i"/></StgValue>
</operation>

<operation id="2622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5275  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5279  %tmp_2508 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2508"/></StgValue>
</operation>

<operation id="2624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5280  %tmp1160 = xor i1 %tmp_1910, %tmp_2508

]]></Node>
<StgValue><ssdm name="tmp1160"/></StgValue>
</operation>

<operation id="2625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5281  %tmp_43_18_9_i_i = xor i1 %tmp1160, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_9_i_i"/></StgValue>
</operation>

<operation id="2626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5282  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5286  %tmp_2509 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2509"/></StgValue>
</operation>

<operation id="2628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5287  %tmp1161 = xor i1 %tmp_1912, %tmp_2509

]]></Node>
<StgValue><ssdm name="tmp1161"/></StgValue>
</operation>

<operation id="2629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5288  %tmp_43_18_i_i_2297 = xor i1 %tmp1161, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_i_i_2297"/></StgValue>
</operation>

<operation id="2630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5289  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_i_i_2297, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5293  %tmp_2510 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2510"/></StgValue>
</operation>

<operation id="2632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5294  %tmp1162 = xor i1 %tmp_1914, %tmp_2510

]]></Node>
<StgValue><ssdm name="tmp1162"/></StgValue>
</operation>

<operation id="2633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5295  %tmp_43_18_10_i_i = xor i1 %tmp1162, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_10_i_i"/></StgValue>
</operation>

<operation id="2634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5296  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5300  %tmp_2511 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2511"/></StgValue>
</operation>

<operation id="2636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5301  %tmp1163 = xor i1 %tmp_1916, %tmp_2511

]]></Node>
<StgValue><ssdm name="tmp1163"/></StgValue>
</operation>

<operation id="2637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5302  %tmp_43_18_11_i_i = xor i1 %tmp1163, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_11_i_i"/></StgValue>
</operation>

<operation id="2638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5303  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5307  %tmp_2512 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2512"/></StgValue>
</operation>

<operation id="2640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5308  %tmp1164 = xor i1 %tmp_1918, %tmp_2512

]]></Node>
<StgValue><ssdm name="tmp1164"/></StgValue>
</operation>

<operation id="2641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5309  %tmp_43_18_12_i_i = xor i1 %tmp1164, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_12_i_i"/></StgValue>
</operation>

<operation id="2642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5310  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5314  %tmp_2513 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2513"/></StgValue>
</operation>

<operation id="2644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5315  %tmp1165 = xor i1 %tmp_1920, %tmp_2513

]]></Node>
<StgValue><ssdm name="tmp1165"/></StgValue>
</operation>

<operation id="2645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5316  %tmp_43_18_13_i_i = xor i1 %tmp1165, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_13_i_i"/></StgValue>
</operation>

<operation id="2646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5317  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5321  %tmp_2514 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2514"/></StgValue>
</operation>

<operation id="2648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5322  %tmp1166 = xor i1 %tmp_1922, %tmp_2514

]]></Node>
<StgValue><ssdm name="tmp1166"/></StgValue>
</operation>

<operation id="2649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5323  %tmp_43_18_14_i_i = xor i1 %tmp1166, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_14_i_i"/></StgValue>
</operation>

<operation id="2650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5324  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5328  %tmp_2515 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2515"/></StgValue>
</operation>

<operation id="2652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5329  %tmp1167 = xor i1 %tmp_1924, %tmp_2515

]]></Node>
<StgValue><ssdm name="tmp1167"/></StgValue>
</operation>

<operation id="2653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5330  %tmp_43_18_15_i_i = xor i1 %tmp1167, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_15_i_i"/></StgValue>
</operation>

<operation id="2654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5331  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5335  %tmp_2516 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2516"/></StgValue>
</operation>

<operation id="2656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5336  %tmp1168 = xor i1 %tmp_1926, %tmp_2516

]]></Node>
<StgValue><ssdm name="tmp1168"/></StgValue>
</operation>

<operation id="2657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5337  %tmp_43_18_16_i_i = xor i1 %tmp1168, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_16_i_i"/></StgValue>
</operation>

<operation id="2658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5338  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5342  %tmp_2517 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2517"/></StgValue>
</operation>

<operation id="2660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5343  %tmp1169 = xor i1 %tmp_1928, %tmp_2517

]]></Node>
<StgValue><ssdm name="tmp1169"/></StgValue>
</operation>

<operation id="2661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5344  %tmp_43_18_17_i_i = xor i1 %tmp1169, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_17_i_i"/></StgValue>
</operation>

<operation id="2662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5345  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5349  %tmp_2518 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2518"/></StgValue>
</operation>

<operation id="2664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5350  %tmp1170 = xor i1 %tmp_1930, %tmp_2518

]]></Node>
<StgValue><ssdm name="tmp1170"/></StgValue>
</operation>

<operation id="2665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5351  %tmp_43_18_18_i_i = xor i1 %tmp1170, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_18_i_i"/></StgValue>
</operation>

<operation id="2666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5352  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5356  %tmp_2519 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2519"/></StgValue>
</operation>

<operation id="2668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5357  %tmp1171 = xor i1 %tmp_1932, %tmp_2519

]]></Node>
<StgValue><ssdm name="tmp1171"/></StgValue>
</operation>

<operation id="2669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5358  %tmp_43_18_19_i_i = xor i1 %tmp1171, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_19_i_i"/></StgValue>
</operation>

<operation id="2670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5359  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5363  %tmp_2520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2520"/></StgValue>
</operation>

<operation id="2672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5364  %tmp1172 = xor i1 %tmp_1934, %tmp_2520

]]></Node>
<StgValue><ssdm name="tmp1172"/></StgValue>
</operation>

<operation id="2673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5365  %tmp_43_18_20_i_i = xor i1 %tmp1172, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_20_i_i"/></StgValue>
</operation>

<operation id="2674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5366  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5370  %tmp_2521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2521"/></StgValue>
</operation>

<operation id="2676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5371  %tmp1173 = xor i1 %tmp_1936, %tmp_2521

]]></Node>
<StgValue><ssdm name="tmp1173"/></StgValue>
</operation>

<operation id="2677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5372  %tmp_43_18_21_i_i = xor i1 %tmp1173, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_21_i_i"/></StgValue>
</operation>

<operation id="2678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5373  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5377  %tmp_2522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2522"/></StgValue>
</operation>

<operation id="2680" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5378  %tmp1174 = xor i1 %tmp_1938, %tmp_2522

]]></Node>
<StgValue><ssdm name="tmp1174"/></StgValue>
</operation>

<operation id="2681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5379  %tmp_43_18_22_i_i = xor i1 %tmp1174, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_22_i_i"/></StgValue>
</operation>

<operation id="2682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5380  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5384  %tmp_2523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2523"/></StgValue>
</operation>

<operation id="2684" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5385  %tmp1175 = xor i1 %tmp_1940, %tmp_2523

]]></Node>
<StgValue><ssdm name="tmp1175"/></StgValue>
</operation>

<operation id="2685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5386  %tmp_43_18_23_i_i = xor i1 %tmp1175, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_23_i_i"/></StgValue>
</operation>

<operation id="2686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5387  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5391  %tmp_2524 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2524"/></StgValue>
</operation>

<operation id="2688" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5392  %tmp1176 = xor i1 %tmp_1942, %tmp_2524

]]></Node>
<StgValue><ssdm name="tmp1176"/></StgValue>
</operation>

<operation id="2689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5393  %tmp_43_18_24_i_i = xor i1 %tmp1176, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_24_i_i"/></StgValue>
</operation>

<operation id="2690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5394  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5398  %tmp_2525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2525"/></StgValue>
</operation>

<operation id="2692" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5399  %tmp1177 = xor i1 %tmp_1944, %tmp_2525

]]></Node>
<StgValue><ssdm name="tmp1177"/></StgValue>
</operation>

<operation id="2693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5400  %tmp_43_18_25_i_i = xor i1 %tmp1177, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_25_i_i"/></StgValue>
</operation>

<operation id="2694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5401  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5405  %tmp_2526 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2526"/></StgValue>
</operation>

<operation id="2696" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5406  %tmp1178 = xor i1 %tmp_1946, %tmp_2526

]]></Node>
<StgValue><ssdm name="tmp1178"/></StgValue>
</operation>

<operation id="2697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5407  %tmp_43_18_26_i_i = xor i1 %tmp1178, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_26_i_i"/></StgValue>
</operation>

<operation id="2698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5408  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5412  %tmp_2527 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2527"/></StgValue>
</operation>

<operation id="2700" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5413  %tmp1179 = xor i1 %tmp_1948, %tmp_2527

]]></Node>
<StgValue><ssdm name="tmp1179"/></StgValue>
</operation>

<operation id="2701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5414  %tmp_43_18_27_i_i = xor i1 %tmp1179, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_27_i_i"/></StgValue>
</operation>

<operation id="2702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5415  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5419  %tmp_2528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2528"/></StgValue>
</operation>

<operation id="2704" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5420  %tmp1180 = xor i1 %tmp_1950, %tmp_2528

]]></Node>
<StgValue><ssdm name="tmp1180"/></StgValue>
</operation>

<operation id="2705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5421  %tmp_43_18_28_i_i = xor i1 %tmp1180, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_28_i_i"/></StgValue>
</operation>

<operation id="2706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5422  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5426  %tmp_2529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2529"/></StgValue>
</operation>

<operation id="2708" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5427  %tmp1181 = xor i1 %tmp_1952, %tmp_2529

]]></Node>
<StgValue><ssdm name="tmp1181"/></StgValue>
</operation>

<operation id="2709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5428  %tmp_43_18_29_i_i = xor i1 %tmp1181, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_29_i_i"/></StgValue>
</operation>

<operation id="2710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5429  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5433  %tmp_2530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_69, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2530"/></StgValue>
</operation>

<operation id="2712" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5434  %tmp1182 = xor i1 %tmp_1954, %tmp_2530

]]></Node>
<StgValue><ssdm name="tmp1182"/></StgValue>
</operation>

<operation id="2713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5435  %tmp_43_18_30_i_i = xor i1 %tmp1182, true

]]></Node>
<StgValue><ssdm name="tmp_43_18_30_i_i"/></StgValue>
</operation>

<operation id="2714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5436  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_18_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2715" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:5498  %weights1_m_weights_V_71 = load i32* %weights1_m_weights_V_70, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_71"/></StgValue>
</operation>

<operation id="2716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:5500  %tmp_2531 = trunc i32 %weights1_m_weights_V_71 to i1

]]></Node>
<StgValue><ssdm name="tmp_2531"/></StgValue>
</operation>

<operation id="2717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5501  %tmp1214 = xor i1 %tmp_1892, %tmp_2531

]]></Node>
<StgValue><ssdm name="tmp1214"/></StgValue>
</operation>

<operation id="2718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5502  %tmp_43_19_i_i = xor i1 %tmp1214, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_i_i"/></StgValue>
</operation>

<operation id="2719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5503  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5507  %tmp_2532 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2532"/></StgValue>
</operation>

<operation id="2721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5508  %tmp1215 = xor i1 %tmp_1894, %tmp_2532

]]></Node>
<StgValue><ssdm name="tmp1215"/></StgValue>
</operation>

<operation id="2722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5509  %tmp_43_19_1_i_i = xor i1 %tmp1215, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_1_i_i"/></StgValue>
</operation>

<operation id="2723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5510  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5514  %tmp_2533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2533"/></StgValue>
</operation>

<operation id="2725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5515  %tmp1216 = xor i1 %tmp_1896, %tmp_2533

]]></Node>
<StgValue><ssdm name="tmp1216"/></StgValue>
</operation>

<operation id="2726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5516  %tmp_43_19_2_i_i = xor i1 %tmp1216, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_2_i_i"/></StgValue>
</operation>

<operation id="2727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5517  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5521  %tmp_2534 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2534"/></StgValue>
</operation>

<operation id="2729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5522  %tmp1217 = xor i1 %tmp_1898, %tmp_2534

]]></Node>
<StgValue><ssdm name="tmp1217"/></StgValue>
</operation>

<operation id="2730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5523  %tmp_43_19_3_i_i = xor i1 %tmp1217, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_3_i_i"/></StgValue>
</operation>

<operation id="2731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5524  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5528  %tmp_2535 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2535"/></StgValue>
</operation>

<operation id="2733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5529  %tmp1218 = xor i1 %tmp_1900, %tmp_2535

]]></Node>
<StgValue><ssdm name="tmp1218"/></StgValue>
</operation>

<operation id="2734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5530  %tmp_43_19_4_i_i = xor i1 %tmp1218, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_4_i_i"/></StgValue>
</operation>

<operation id="2735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5531  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5535  %tmp_2536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2536"/></StgValue>
</operation>

<operation id="2737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5536  %tmp1219 = xor i1 %tmp_1902, %tmp_2536

]]></Node>
<StgValue><ssdm name="tmp1219"/></StgValue>
</operation>

<operation id="2738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5537  %tmp_43_19_5_i_i = xor i1 %tmp1219, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_5_i_i"/></StgValue>
</operation>

<operation id="2739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5538  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5542  %tmp_2537 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2537"/></StgValue>
</operation>

<operation id="2741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5543  %tmp1220 = xor i1 %tmp_1904, %tmp_2537

]]></Node>
<StgValue><ssdm name="tmp1220"/></StgValue>
</operation>

<operation id="2742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5544  %tmp_43_19_6_i_i = xor i1 %tmp1220, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_6_i_i"/></StgValue>
</operation>

<operation id="2743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5545  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5549  %tmp_2538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2538"/></StgValue>
</operation>

<operation id="2745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5550  %tmp1221 = xor i1 %tmp_1906, %tmp_2538

]]></Node>
<StgValue><ssdm name="tmp1221"/></StgValue>
</operation>

<operation id="2746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5551  %tmp_43_19_7_i_i = xor i1 %tmp1221, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_7_i_i"/></StgValue>
</operation>

<operation id="2747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5552  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5556  %tmp_2539 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2539"/></StgValue>
</operation>

<operation id="2749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5557  %tmp1222 = xor i1 %tmp_1908, %tmp_2539

]]></Node>
<StgValue><ssdm name="tmp1222"/></StgValue>
</operation>

<operation id="2750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5558  %tmp_43_19_8_i_i = xor i1 %tmp1222, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_8_i_i"/></StgValue>
</operation>

<operation id="2751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5559  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5563  %tmp_2540 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2540"/></StgValue>
</operation>

<operation id="2753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5564  %tmp1223 = xor i1 %tmp_1910, %tmp_2540

]]></Node>
<StgValue><ssdm name="tmp1223"/></StgValue>
</operation>

<operation id="2754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5565  %tmp_43_19_9_i_i = xor i1 %tmp1223, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_9_i_i"/></StgValue>
</operation>

<operation id="2755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5566  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5570  %tmp_2541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2541"/></StgValue>
</operation>

<operation id="2757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5571  %tmp1224 = xor i1 %tmp_1912, %tmp_2541

]]></Node>
<StgValue><ssdm name="tmp1224"/></StgValue>
</operation>

<operation id="2758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5572  %tmp_43_19_i_i_2331 = xor i1 %tmp1224, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_i_i_2331"/></StgValue>
</operation>

<operation id="2759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5573  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_i_i_2331, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5577  %tmp_2542 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2542"/></StgValue>
</operation>

<operation id="2761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5578  %tmp1225 = xor i1 %tmp_1914, %tmp_2542

]]></Node>
<StgValue><ssdm name="tmp1225"/></StgValue>
</operation>

<operation id="2762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5579  %tmp_43_19_10_i_i = xor i1 %tmp1225, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_10_i_i"/></StgValue>
</operation>

<operation id="2763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5580  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5584  %tmp_2543 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2543"/></StgValue>
</operation>

<operation id="2765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5585  %tmp1226 = xor i1 %tmp_1916, %tmp_2543

]]></Node>
<StgValue><ssdm name="tmp1226"/></StgValue>
</operation>

<operation id="2766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5586  %tmp_43_19_11_i_i = xor i1 %tmp1226, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_11_i_i"/></StgValue>
</operation>

<operation id="2767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5587  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5591  %tmp_2544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2544"/></StgValue>
</operation>

<operation id="2769" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5592  %tmp1227 = xor i1 %tmp_1918, %tmp_2544

]]></Node>
<StgValue><ssdm name="tmp1227"/></StgValue>
</operation>

<operation id="2770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5593  %tmp_43_19_12_i_i = xor i1 %tmp1227, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_12_i_i"/></StgValue>
</operation>

<operation id="2771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5594  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5598  %tmp_2545 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2545"/></StgValue>
</operation>

<operation id="2773" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5599  %tmp1228 = xor i1 %tmp_1920, %tmp_2545

]]></Node>
<StgValue><ssdm name="tmp1228"/></StgValue>
</operation>

<operation id="2774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5600  %tmp_43_19_13_i_i = xor i1 %tmp1228, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_13_i_i"/></StgValue>
</operation>

<operation id="2775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5601  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5605  %tmp_2546 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2546"/></StgValue>
</operation>

<operation id="2777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5606  %tmp1229 = xor i1 %tmp_1922, %tmp_2546

]]></Node>
<StgValue><ssdm name="tmp1229"/></StgValue>
</operation>

<operation id="2778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5607  %tmp_43_19_14_i_i = xor i1 %tmp1229, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_14_i_i"/></StgValue>
</operation>

<operation id="2779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5608  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5612  %tmp_2547 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2547"/></StgValue>
</operation>

<operation id="2781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5613  %tmp1230 = xor i1 %tmp_1924, %tmp_2547

]]></Node>
<StgValue><ssdm name="tmp1230"/></StgValue>
</operation>

<operation id="2782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5614  %tmp_43_19_15_i_i = xor i1 %tmp1230, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_15_i_i"/></StgValue>
</operation>

<operation id="2783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5615  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5619  %tmp_2548 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2548"/></StgValue>
</operation>

<operation id="2785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5620  %tmp1231 = xor i1 %tmp_1926, %tmp_2548

]]></Node>
<StgValue><ssdm name="tmp1231"/></StgValue>
</operation>

<operation id="2786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5621  %tmp_43_19_16_i_i = xor i1 %tmp1231, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_16_i_i"/></StgValue>
</operation>

<operation id="2787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5847" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5622  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5626  %tmp_2549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2549"/></StgValue>
</operation>

<operation id="2789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5627  %tmp1232 = xor i1 %tmp_1928, %tmp_2549

]]></Node>
<StgValue><ssdm name="tmp1232"/></StgValue>
</operation>

<operation id="2790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5628  %tmp_43_19_17_i_i = xor i1 %tmp1232, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_17_i_i"/></StgValue>
</operation>

<operation id="2791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5629  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5633  %tmp_2550 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2550"/></StgValue>
</operation>

<operation id="2793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5634  %tmp1233 = xor i1 %tmp_1930, %tmp_2550

]]></Node>
<StgValue><ssdm name="tmp1233"/></StgValue>
</operation>

<operation id="2794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5635  %tmp_43_19_18_i_i = xor i1 %tmp1233, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_18_i_i"/></StgValue>
</operation>

<operation id="2795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5636  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5640  %tmp_2551 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2551"/></StgValue>
</operation>

<operation id="2797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5641  %tmp1234 = xor i1 %tmp_1932, %tmp_2551

]]></Node>
<StgValue><ssdm name="tmp1234"/></StgValue>
</operation>

<operation id="2798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5642  %tmp_43_19_19_i_i = xor i1 %tmp1234, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_19_i_i"/></StgValue>
</operation>

<operation id="2799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5643  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5647  %tmp_2552 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2552"/></StgValue>
</operation>

<operation id="2801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5648  %tmp1235 = xor i1 %tmp_1934, %tmp_2552

]]></Node>
<StgValue><ssdm name="tmp1235"/></StgValue>
</operation>

<operation id="2802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5649  %tmp_43_19_20_i_i = xor i1 %tmp1235, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_20_i_i"/></StgValue>
</operation>

<operation id="2803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5650  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5654  %tmp_2553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2553"/></StgValue>
</operation>

<operation id="2805" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5655  %tmp1236 = xor i1 %tmp_1936, %tmp_2553

]]></Node>
<StgValue><ssdm name="tmp1236"/></StgValue>
</operation>

<operation id="2806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5656  %tmp_43_19_21_i_i = xor i1 %tmp1236, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_21_i_i"/></StgValue>
</operation>

<operation id="2807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5657  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5661  %tmp_2554 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2554"/></StgValue>
</operation>

<operation id="2809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5662  %tmp1237 = xor i1 %tmp_1938, %tmp_2554

]]></Node>
<StgValue><ssdm name="tmp1237"/></StgValue>
</operation>

<operation id="2810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5663  %tmp_43_19_22_i_i = xor i1 %tmp1237, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_22_i_i"/></StgValue>
</operation>

<operation id="2811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5664  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5668  %tmp_2555 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2555"/></StgValue>
</operation>

<operation id="2813" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5669  %tmp1238 = xor i1 %tmp_1940, %tmp_2555

]]></Node>
<StgValue><ssdm name="tmp1238"/></StgValue>
</operation>

<operation id="2814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5670  %tmp_43_19_23_i_i = xor i1 %tmp1238, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_23_i_i"/></StgValue>
</operation>

<operation id="2815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5671  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5675  %tmp_2556 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2556"/></StgValue>
</operation>

<operation id="2817" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5676  %tmp1239 = xor i1 %tmp_1942, %tmp_2556

]]></Node>
<StgValue><ssdm name="tmp1239"/></StgValue>
</operation>

<operation id="2818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5677  %tmp_43_19_24_i_i = xor i1 %tmp1239, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_24_i_i"/></StgValue>
</operation>

<operation id="2819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5678  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5682  %tmp_2557 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2557"/></StgValue>
</operation>

<operation id="2821" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5683  %tmp1240 = xor i1 %tmp_1944, %tmp_2557

]]></Node>
<StgValue><ssdm name="tmp1240"/></StgValue>
</operation>

<operation id="2822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5684  %tmp_43_19_25_i_i = xor i1 %tmp1240, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_25_i_i"/></StgValue>
</operation>

<operation id="2823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5685  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5689  %tmp_2558 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2558"/></StgValue>
</operation>

<operation id="2825" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5690  %tmp1241 = xor i1 %tmp_1946, %tmp_2558

]]></Node>
<StgValue><ssdm name="tmp1241"/></StgValue>
</operation>

<operation id="2826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5691  %tmp_43_19_26_i_i = xor i1 %tmp1241, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_26_i_i"/></StgValue>
</operation>

<operation id="2827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5692  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5696  %tmp_2559 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2559"/></StgValue>
</operation>

<operation id="2829" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5697  %tmp1242 = xor i1 %tmp_1948, %tmp_2559

]]></Node>
<StgValue><ssdm name="tmp1242"/></StgValue>
</operation>

<operation id="2830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5698  %tmp_43_19_27_i_i = xor i1 %tmp1242, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_27_i_i"/></StgValue>
</operation>

<operation id="2831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5699  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5703  %tmp_2560 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2560"/></StgValue>
</operation>

<operation id="2833" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5704  %tmp1243 = xor i1 %tmp_1950, %tmp_2560

]]></Node>
<StgValue><ssdm name="tmp1243"/></StgValue>
</operation>

<operation id="2834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5705  %tmp_43_19_28_i_i = xor i1 %tmp1243, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_28_i_i"/></StgValue>
</operation>

<operation id="2835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5706  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5710  %tmp_2561 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2561"/></StgValue>
</operation>

<operation id="2837" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5711  %tmp1244 = xor i1 %tmp_1952, %tmp_2561

]]></Node>
<StgValue><ssdm name="tmp1244"/></StgValue>
</operation>

<operation id="2838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5712  %tmp_43_19_29_i_i = xor i1 %tmp1244, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_29_i_i"/></StgValue>
</operation>

<operation id="2839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5713  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5717  %tmp_2562 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_71, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2562"/></StgValue>
</operation>

<operation id="2841" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5718  %tmp1245 = xor i1 %tmp_1954, %tmp_2562

]]></Node>
<StgValue><ssdm name="tmp1245"/></StgValue>
</operation>

<operation id="2842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5719  %tmp_43_19_30_i_i = xor i1 %tmp1245, true

]]></Node>
<StgValue><ssdm name="tmp_43_19_30_i_i"/></StgValue>
</operation>

<operation id="2843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5720  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_19_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2844" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:5782  %weights1_m_weights_V_73 = load i32* %weights1_m_weights_V_72, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_73"/></StgValue>
</operation>

<operation id="2845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:5784  %tmp_2563 = trunc i32 %weights1_m_weights_V_73 to i1

]]></Node>
<StgValue><ssdm name="tmp_2563"/></StgValue>
</operation>

<operation id="2846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5785  %tmp1277 = xor i1 %tmp_1892, %tmp_2563

]]></Node>
<StgValue><ssdm name="tmp1277"/></StgValue>
</operation>

<operation id="2847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5786  %tmp_43_20_i_i = xor i1 %tmp1277, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_i_i"/></StgValue>
</operation>

<operation id="2848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5787  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5791  %tmp_2564 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2564"/></StgValue>
</operation>

<operation id="2850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5792  %tmp1278 = xor i1 %tmp_1894, %tmp_2564

]]></Node>
<StgValue><ssdm name="tmp1278"/></StgValue>
</operation>

<operation id="2851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5793  %tmp_43_20_1_i_i = xor i1 %tmp1278, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_1_i_i"/></StgValue>
</operation>

<operation id="2852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5794  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5798  %tmp_2565 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2565"/></StgValue>
</operation>

<operation id="2854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5799  %tmp1279 = xor i1 %tmp_1896, %tmp_2565

]]></Node>
<StgValue><ssdm name="tmp1279"/></StgValue>
</operation>

<operation id="2855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5800  %tmp_43_20_2_i_i = xor i1 %tmp1279, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_2_i_i"/></StgValue>
</operation>

<operation id="2856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5801  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5805  %tmp_2566 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2566"/></StgValue>
</operation>

<operation id="2858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5806  %tmp1280 = xor i1 %tmp_1898, %tmp_2566

]]></Node>
<StgValue><ssdm name="tmp1280"/></StgValue>
</operation>

<operation id="2859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5807  %tmp_43_20_3_i_i = xor i1 %tmp1280, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_3_i_i"/></StgValue>
</operation>

<operation id="2860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5808  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5812  %tmp_2567 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2567"/></StgValue>
</operation>

<operation id="2862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5813  %tmp1281 = xor i1 %tmp_1900, %tmp_2567

]]></Node>
<StgValue><ssdm name="tmp1281"/></StgValue>
</operation>

<operation id="2863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5814  %tmp_43_20_4_i_i = xor i1 %tmp1281, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_4_i_i"/></StgValue>
</operation>

<operation id="2864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5815  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5819  %tmp_2568 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2568"/></StgValue>
</operation>

<operation id="2866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5820  %tmp1282 = xor i1 %tmp_1902, %tmp_2568

]]></Node>
<StgValue><ssdm name="tmp1282"/></StgValue>
</operation>

<operation id="2867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5821  %tmp_43_20_5_i_i = xor i1 %tmp1282, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_5_i_i"/></StgValue>
</operation>

<operation id="2868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5822  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5826  %tmp_2569 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2569"/></StgValue>
</operation>

<operation id="2870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5827  %tmp1283 = xor i1 %tmp_1904, %tmp_2569

]]></Node>
<StgValue><ssdm name="tmp1283"/></StgValue>
</operation>

<operation id="2871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5828  %tmp_43_20_6_i_i = xor i1 %tmp1283, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_6_i_i"/></StgValue>
</operation>

<operation id="2872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5829  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5833  %tmp_2570 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2570"/></StgValue>
</operation>

<operation id="2874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5834  %tmp1284 = xor i1 %tmp_1906, %tmp_2570

]]></Node>
<StgValue><ssdm name="tmp1284"/></StgValue>
</operation>

<operation id="2875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5835  %tmp_43_20_7_i_i = xor i1 %tmp1284, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_7_i_i"/></StgValue>
</operation>

<operation id="2876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5836  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5840  %tmp_2571 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2571"/></StgValue>
</operation>

<operation id="2878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5841  %tmp1285 = xor i1 %tmp_1908, %tmp_2571

]]></Node>
<StgValue><ssdm name="tmp1285"/></StgValue>
</operation>

<operation id="2879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5842  %tmp_43_20_8_i_i = xor i1 %tmp1285, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_8_i_i"/></StgValue>
</operation>

<operation id="2880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5843  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6072" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5847  %tmp_2572 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2572"/></StgValue>
</operation>

<operation id="2882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5848  %tmp1286 = xor i1 %tmp_1910, %tmp_2572

]]></Node>
<StgValue><ssdm name="tmp1286"/></StgValue>
</operation>

<operation id="2883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5849  %tmp_43_20_9_i_i = xor i1 %tmp1286, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_9_i_i"/></StgValue>
</operation>

<operation id="2884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5850  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5854  %tmp_2573 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2573"/></StgValue>
</operation>

<operation id="2886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5855  %tmp1287 = xor i1 %tmp_1912, %tmp_2573

]]></Node>
<StgValue><ssdm name="tmp1287"/></StgValue>
</operation>

<operation id="2887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5856  %tmp_43_20_i_i_2365 = xor i1 %tmp1287, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_i_i_2365"/></StgValue>
</operation>

<operation id="2888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5857  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_i_i_2365, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5861  %tmp_2574 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2574"/></StgValue>
</operation>

<operation id="2890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5862  %tmp1288 = xor i1 %tmp_1914, %tmp_2574

]]></Node>
<StgValue><ssdm name="tmp1288"/></StgValue>
</operation>

<operation id="2891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5863  %tmp_43_20_10_i_i = xor i1 %tmp1288, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_10_i_i"/></StgValue>
</operation>

<operation id="2892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5864  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5868  %tmp_2575 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2575"/></StgValue>
</operation>

<operation id="2894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5869  %tmp1289 = xor i1 %tmp_1916, %tmp_2575

]]></Node>
<StgValue><ssdm name="tmp1289"/></StgValue>
</operation>

<operation id="2895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5870  %tmp_43_20_11_i_i = xor i1 %tmp1289, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_11_i_i"/></StgValue>
</operation>

<operation id="2896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5871  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5875  %tmp_2576 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2576"/></StgValue>
</operation>

<operation id="2898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5876  %tmp1290 = xor i1 %tmp_1918, %tmp_2576

]]></Node>
<StgValue><ssdm name="tmp1290"/></StgValue>
</operation>

<operation id="2899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5877  %tmp_43_20_12_i_i = xor i1 %tmp1290, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_12_i_i"/></StgValue>
</operation>

<operation id="2900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5878  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5882  %tmp_2577 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2577"/></StgValue>
</operation>

<operation id="2902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5883  %tmp1291 = xor i1 %tmp_1920, %tmp_2577

]]></Node>
<StgValue><ssdm name="tmp1291"/></StgValue>
</operation>

<operation id="2903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5884  %tmp_43_20_13_i_i = xor i1 %tmp1291, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_13_i_i"/></StgValue>
</operation>

<operation id="2904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5885  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5889  %tmp_2578 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2578"/></StgValue>
</operation>

<operation id="2906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5890  %tmp1292 = xor i1 %tmp_1922, %tmp_2578

]]></Node>
<StgValue><ssdm name="tmp1292"/></StgValue>
</operation>

<operation id="2907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5891  %tmp_43_20_14_i_i = xor i1 %tmp1292, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_14_i_i"/></StgValue>
</operation>

<operation id="2908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5892  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5896  %tmp_2579 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2579"/></StgValue>
</operation>

<operation id="2910" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5897  %tmp1293 = xor i1 %tmp_1924, %tmp_2579

]]></Node>
<StgValue><ssdm name="tmp1293"/></StgValue>
</operation>

<operation id="2911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5898  %tmp_43_20_15_i_i = xor i1 %tmp1293, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_15_i_i"/></StgValue>
</operation>

<operation id="2912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5899  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5903  %tmp_2580 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2580"/></StgValue>
</operation>

<operation id="2914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5904  %tmp1294 = xor i1 %tmp_1926, %tmp_2580

]]></Node>
<StgValue><ssdm name="tmp1294"/></StgValue>
</operation>

<operation id="2915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5905  %tmp_43_20_16_i_i = xor i1 %tmp1294, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_16_i_i"/></StgValue>
</operation>

<operation id="2916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6131" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5906  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5910  %tmp_2581 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2581"/></StgValue>
</operation>

<operation id="2918" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5911  %tmp1295 = xor i1 %tmp_1928, %tmp_2581

]]></Node>
<StgValue><ssdm name="tmp1295"/></StgValue>
</operation>

<operation id="2919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5912  %tmp_43_20_17_i_i = xor i1 %tmp1295, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_17_i_i"/></StgValue>
</operation>

<operation id="2920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5913  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5917  %tmp_2582 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2582"/></StgValue>
</operation>

<operation id="2922" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5918  %tmp1296 = xor i1 %tmp_1930, %tmp_2582

]]></Node>
<StgValue><ssdm name="tmp1296"/></StgValue>
</operation>

<operation id="2923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5919  %tmp_43_20_18_i_i = xor i1 %tmp1296, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_18_i_i"/></StgValue>
</operation>

<operation id="2924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5920  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5924  %tmp_2583 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2583"/></StgValue>
</operation>

<operation id="2926" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5925  %tmp1297 = xor i1 %tmp_1932, %tmp_2583

]]></Node>
<StgValue><ssdm name="tmp1297"/></StgValue>
</operation>

<operation id="2927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5926  %tmp_43_20_19_i_i = xor i1 %tmp1297, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_19_i_i"/></StgValue>
</operation>

<operation id="2928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5927  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5931  %tmp_2584 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2584"/></StgValue>
</operation>

<operation id="2930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5932  %tmp1298 = xor i1 %tmp_1934, %tmp_2584

]]></Node>
<StgValue><ssdm name="tmp1298"/></StgValue>
</operation>

<operation id="2931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5933  %tmp_43_20_20_i_i = xor i1 %tmp1298, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_20_i_i"/></StgValue>
</operation>

<operation id="2932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6159" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5934  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5938  %tmp_2585 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2585"/></StgValue>
</operation>

<operation id="2934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5939  %tmp1299 = xor i1 %tmp_1936, %tmp_2585

]]></Node>
<StgValue><ssdm name="tmp1299"/></StgValue>
</operation>

<operation id="2935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5940  %tmp_43_20_21_i_i = xor i1 %tmp1299, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_21_i_i"/></StgValue>
</operation>

<operation id="2936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6166" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5941  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5945  %tmp_2586 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2586"/></StgValue>
</operation>

<operation id="2938" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5946  %tmp1300 = xor i1 %tmp_1938, %tmp_2586

]]></Node>
<StgValue><ssdm name="tmp1300"/></StgValue>
</operation>

<operation id="2939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5947  %tmp_43_20_22_i_i = xor i1 %tmp1300, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_22_i_i"/></StgValue>
</operation>

<operation id="2940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5948  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5952  %tmp_2587 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2587"/></StgValue>
</operation>

<operation id="2942" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5953  %tmp1301 = xor i1 %tmp_1940, %tmp_2587

]]></Node>
<StgValue><ssdm name="tmp1301"/></StgValue>
</operation>

<operation id="2943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5954  %tmp_43_20_23_i_i = xor i1 %tmp1301, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_23_i_i"/></StgValue>
</operation>

<operation id="2944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5955  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5959  %tmp_2588 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2588"/></StgValue>
</operation>

<operation id="2946" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5960  %tmp1302 = xor i1 %tmp_1942, %tmp_2588

]]></Node>
<StgValue><ssdm name="tmp1302"/></StgValue>
</operation>

<operation id="2947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5961  %tmp_43_20_24_i_i = xor i1 %tmp1302, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_24_i_i"/></StgValue>
</operation>

<operation id="2948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6187" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5962  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5966  %tmp_2589 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2589"/></StgValue>
</operation>

<operation id="2950" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5967  %tmp1303 = xor i1 %tmp_1944, %tmp_2589

]]></Node>
<StgValue><ssdm name="tmp1303"/></StgValue>
</operation>

<operation id="2951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5968  %tmp_43_20_25_i_i = xor i1 %tmp1303, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_25_i_i"/></StgValue>
</operation>

<operation id="2952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5969  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5973  %tmp_2590 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2590"/></StgValue>
</operation>

<operation id="2954" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5974  %tmp1304 = xor i1 %tmp_1946, %tmp_2590

]]></Node>
<StgValue><ssdm name="tmp1304"/></StgValue>
</operation>

<operation id="2955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5975  %tmp_43_20_26_i_i = xor i1 %tmp1304, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_26_i_i"/></StgValue>
</operation>

<operation id="2956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6201" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5976  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5980  %tmp_2591 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2591"/></StgValue>
</operation>

<operation id="2958" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5981  %tmp1305 = xor i1 %tmp_1948, %tmp_2591

]]></Node>
<StgValue><ssdm name="tmp1305"/></StgValue>
</operation>

<operation id="2959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5982  %tmp_43_20_27_i_i = xor i1 %tmp1305, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_27_i_i"/></StgValue>
</operation>

<operation id="2960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5983  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5987  %tmp_2592 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2592"/></StgValue>
</operation>

<operation id="2962" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5988  %tmp1306 = xor i1 %tmp_1950, %tmp_2592

]]></Node>
<StgValue><ssdm name="tmp1306"/></StgValue>
</operation>

<operation id="2963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5989  %tmp_43_20_28_i_i = xor i1 %tmp1306, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_28_i_i"/></StgValue>
</operation>

<operation id="2964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6215" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5990  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5994  %tmp_2593 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2593"/></StgValue>
</operation>

<operation id="2966" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5995  %tmp1307 = xor i1 %tmp_1952, %tmp_2593

]]></Node>
<StgValue><ssdm name="tmp1307"/></StgValue>
</operation>

<operation id="2967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:5996  %tmp_43_20_29_i_i = xor i1 %tmp1307, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_29_i_i"/></StgValue>
</operation>

<operation id="2968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:5997  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6001  %tmp_2594 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_73, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2594"/></StgValue>
</operation>

<operation id="2970" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6002  %tmp1308 = xor i1 %tmp_1954, %tmp_2594

]]></Node>
<StgValue><ssdm name="tmp1308"/></StgValue>
</operation>

<operation id="2971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6003  %tmp_43_20_30_i_i = xor i1 %tmp1308, true

]]></Node>
<StgValue><ssdm name="tmp_43_20_30_i_i"/></StgValue>
</operation>

<operation id="2972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6229" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6004  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_20_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2973" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6066  %weights1_m_weights_V_75 = load i32* %weights1_m_weights_V_74, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_75"/></StgValue>
</operation>

<operation id="2974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6293" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:6068  %tmp_2595 = trunc i32 %weights1_m_weights_V_75 to i1

]]></Node>
<StgValue><ssdm name="tmp_2595"/></StgValue>
</operation>

<operation id="2975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6069  %tmp1340 = xor i1 %tmp_1892, %tmp_2595

]]></Node>
<StgValue><ssdm name="tmp1340"/></StgValue>
</operation>

<operation id="2976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6070  %tmp_43_21_i_i = xor i1 %tmp1340, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_i_i"/></StgValue>
</operation>

<operation id="2977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6296" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6071  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6075  %tmp_2596 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2596"/></StgValue>
</operation>

<operation id="2979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6076  %tmp1341 = xor i1 %tmp_1894, %tmp_2596

]]></Node>
<StgValue><ssdm name="tmp1341"/></StgValue>
</operation>

<operation id="2980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6077  %tmp_43_21_1_i_i = xor i1 %tmp1341, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_1_i_i"/></StgValue>
</operation>

<operation id="2981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6303" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6078  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6082  %tmp_2597 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2597"/></StgValue>
</operation>

<operation id="2983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6083  %tmp1342 = xor i1 %tmp_1896, %tmp_2597

]]></Node>
<StgValue><ssdm name="tmp1342"/></StgValue>
</operation>

<operation id="2984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6084  %tmp_43_21_2_i_i = xor i1 %tmp1342, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_2_i_i"/></StgValue>
</operation>

<operation id="2985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6085  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6089  %tmp_2598 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2598"/></StgValue>
</operation>

<operation id="2987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6090  %tmp1343 = xor i1 %tmp_1898, %tmp_2598

]]></Node>
<StgValue><ssdm name="tmp1343"/></StgValue>
</operation>

<operation id="2988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6091  %tmp_43_21_3_i_i = xor i1 %tmp1343, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_3_i_i"/></StgValue>
</operation>

<operation id="2989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6092  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6096  %tmp_2599 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2599"/></StgValue>
</operation>

<operation id="2991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6097  %tmp1344 = xor i1 %tmp_1900, %tmp_2599

]]></Node>
<StgValue><ssdm name="tmp1344"/></StgValue>
</operation>

<operation id="2992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6098  %tmp_43_21_4_i_i = xor i1 %tmp1344, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_4_i_i"/></StgValue>
</operation>

<operation id="2993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6324" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6099  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6103  %tmp_2600 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2600"/></StgValue>
</operation>

<operation id="2995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6104  %tmp1345 = xor i1 %tmp_1902, %tmp_2600

]]></Node>
<StgValue><ssdm name="tmp1345"/></StgValue>
</operation>

<operation id="2996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6105  %tmp_43_21_5_i_i = xor i1 %tmp1345, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_5_i_i"/></StgValue>
</operation>

<operation id="2997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6106  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6110  %tmp_2601 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2601"/></StgValue>
</operation>

<operation id="2999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6111  %tmp1346 = xor i1 %tmp_1904, %tmp_2601

]]></Node>
<StgValue><ssdm name="tmp1346"/></StgValue>
</operation>

<operation id="3000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6112  %tmp_43_21_6_i_i = xor i1 %tmp1346, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_6_i_i"/></StgValue>
</operation>

<operation id="3001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6338" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6113  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6117  %tmp_2602 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2602"/></StgValue>
</operation>

<operation id="3003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6118  %tmp1347 = xor i1 %tmp_1906, %tmp_2602

]]></Node>
<StgValue><ssdm name="tmp1347"/></StgValue>
</operation>

<operation id="3004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6119  %tmp_43_21_7_i_i = xor i1 %tmp1347, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_7_i_i"/></StgValue>
</operation>

<operation id="3005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6345" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6120  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6124  %tmp_2603 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2603"/></StgValue>
</operation>

<operation id="3007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6125  %tmp1348 = xor i1 %tmp_1908, %tmp_2603

]]></Node>
<StgValue><ssdm name="tmp1348"/></StgValue>
</operation>

<operation id="3008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6126  %tmp_43_21_8_i_i = xor i1 %tmp1348, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_8_i_i"/></StgValue>
</operation>

<operation id="3009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6352" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6127  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6131  %tmp_2604 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2604"/></StgValue>
</operation>

<operation id="3011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6132  %tmp1349 = xor i1 %tmp_1910, %tmp_2604

]]></Node>
<StgValue><ssdm name="tmp1349"/></StgValue>
</operation>

<operation id="3012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6133  %tmp_43_21_9_i_i = xor i1 %tmp1349, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_9_i_i"/></StgValue>
</operation>

<operation id="3013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6359" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6134  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6138  %tmp_2605 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2605"/></StgValue>
</operation>

<operation id="3015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6139  %tmp1350 = xor i1 %tmp_1912, %tmp_2605

]]></Node>
<StgValue><ssdm name="tmp1350"/></StgValue>
</operation>

<operation id="3016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6140  %tmp_43_21_i_i_2399 = xor i1 %tmp1350, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_i_i_2399"/></StgValue>
</operation>

<operation id="3017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6366" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6141  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_i_i_2399, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6145  %tmp_2606 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2606"/></StgValue>
</operation>

<operation id="3019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6146  %tmp1351 = xor i1 %tmp_1914, %tmp_2606

]]></Node>
<StgValue><ssdm name="tmp1351"/></StgValue>
</operation>

<operation id="3020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6147  %tmp_43_21_10_i_i = xor i1 %tmp1351, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_10_i_i"/></StgValue>
</operation>

<operation id="3021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6148  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6152  %tmp_2607 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2607"/></StgValue>
</operation>

<operation id="3023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6153  %tmp1352 = xor i1 %tmp_1916, %tmp_2607

]]></Node>
<StgValue><ssdm name="tmp1352"/></StgValue>
</operation>

<operation id="3024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6154  %tmp_43_21_11_i_i = xor i1 %tmp1352, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_11_i_i"/></StgValue>
</operation>

<operation id="3025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6380" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6155  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6159  %tmp_2608 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2608"/></StgValue>
</operation>

<operation id="3027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6160  %tmp1353 = xor i1 %tmp_1918, %tmp_2608

]]></Node>
<StgValue><ssdm name="tmp1353"/></StgValue>
</operation>

<operation id="3028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6161  %tmp_43_21_12_i_i = xor i1 %tmp1353, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_12_i_i"/></StgValue>
</operation>

<operation id="3029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6387" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6162  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6166  %tmp_2609 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2609"/></StgValue>
</operation>

<operation id="3031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6167  %tmp1354 = xor i1 %tmp_1920, %tmp_2609

]]></Node>
<StgValue><ssdm name="tmp1354"/></StgValue>
</operation>

<operation id="3032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6168  %tmp_43_21_13_i_i = xor i1 %tmp1354, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_13_i_i"/></StgValue>
</operation>

<operation id="3033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6394" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6169  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6173  %tmp_2610 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2610"/></StgValue>
</operation>

<operation id="3035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6174  %tmp1355 = xor i1 %tmp_1922, %tmp_2610

]]></Node>
<StgValue><ssdm name="tmp1355"/></StgValue>
</operation>

<operation id="3036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6175  %tmp_43_21_14_i_i = xor i1 %tmp1355, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_14_i_i"/></StgValue>
</operation>

<operation id="3037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6401" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6176  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6180  %tmp_2611 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2611"/></StgValue>
</operation>

<operation id="3039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6181  %tmp1356 = xor i1 %tmp_1924, %tmp_2611

]]></Node>
<StgValue><ssdm name="tmp1356"/></StgValue>
</operation>

<operation id="3040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6182  %tmp_43_21_15_i_i = xor i1 %tmp1356, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_15_i_i"/></StgValue>
</operation>

<operation id="3041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6408" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6183  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6187  %tmp_2612 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2612"/></StgValue>
</operation>

<operation id="3043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6188  %tmp1357 = xor i1 %tmp_1926, %tmp_2612

]]></Node>
<StgValue><ssdm name="tmp1357"/></StgValue>
</operation>

<operation id="3044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6189  %tmp_43_21_16_i_i = xor i1 %tmp1357, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_16_i_i"/></StgValue>
</operation>

<operation id="3045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6415" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6190  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6194  %tmp_2613 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2613"/></StgValue>
</operation>

<operation id="3047" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6195  %tmp1358 = xor i1 %tmp_1928, %tmp_2613

]]></Node>
<StgValue><ssdm name="tmp1358"/></StgValue>
</operation>

<operation id="3048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6196  %tmp_43_21_17_i_i = xor i1 %tmp1358, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_17_i_i"/></StgValue>
</operation>

<operation id="3049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6197  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6201  %tmp_2614 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2614"/></StgValue>
</operation>

<operation id="3051" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6202  %tmp1359 = xor i1 %tmp_1930, %tmp_2614

]]></Node>
<StgValue><ssdm name="tmp1359"/></StgValue>
</operation>

<operation id="3052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6203  %tmp_43_21_18_i_i = xor i1 %tmp1359, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_18_i_i"/></StgValue>
</operation>

<operation id="3053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6429" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6204  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6208  %tmp_2615 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2615"/></StgValue>
</operation>

<operation id="3055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6209  %tmp1360 = xor i1 %tmp_1932, %tmp_2615

]]></Node>
<StgValue><ssdm name="tmp1360"/></StgValue>
</operation>

<operation id="3056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6210  %tmp_43_21_19_i_i = xor i1 %tmp1360, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_19_i_i"/></StgValue>
</operation>

<operation id="3057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6436" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6211  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6215  %tmp_2616 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2616"/></StgValue>
</operation>

<operation id="3059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6216  %tmp1361 = xor i1 %tmp_1934, %tmp_2616

]]></Node>
<StgValue><ssdm name="tmp1361"/></StgValue>
</operation>

<operation id="3060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6217  %tmp_43_21_20_i_i = xor i1 %tmp1361, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_20_i_i"/></StgValue>
</operation>

<operation id="3061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6218  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6222  %tmp_2617 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2617"/></StgValue>
</operation>

<operation id="3063" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6223  %tmp1362 = xor i1 %tmp_1936, %tmp_2617

]]></Node>
<StgValue><ssdm name="tmp1362"/></StgValue>
</operation>

<operation id="3064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6224  %tmp_43_21_21_i_i = xor i1 %tmp1362, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_21_i_i"/></StgValue>
</operation>

<operation id="3065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6450" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6225  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6229  %tmp_2618 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2618"/></StgValue>
</operation>

<operation id="3067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6230  %tmp1363 = xor i1 %tmp_1938, %tmp_2618

]]></Node>
<StgValue><ssdm name="tmp1363"/></StgValue>
</operation>

<operation id="3068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6231  %tmp_43_21_22_i_i = xor i1 %tmp1363, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_22_i_i"/></StgValue>
</operation>

<operation id="3069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6457" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6232  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6236  %tmp_2619 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2619"/></StgValue>
</operation>

<operation id="3071" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6237  %tmp1364 = xor i1 %tmp_1940, %tmp_2619

]]></Node>
<StgValue><ssdm name="tmp1364"/></StgValue>
</operation>

<operation id="3072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6238  %tmp_43_21_23_i_i = xor i1 %tmp1364, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_23_i_i"/></StgValue>
</operation>

<operation id="3073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6464" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6239  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6243  %tmp_2620 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2620"/></StgValue>
</operation>

<operation id="3075" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6244  %tmp1365 = xor i1 %tmp_1942, %tmp_2620

]]></Node>
<StgValue><ssdm name="tmp1365"/></StgValue>
</operation>

<operation id="3076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6245  %tmp_43_21_24_i_i = xor i1 %tmp1365, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_24_i_i"/></StgValue>
</operation>

<operation id="3077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6471" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6246  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6250  %tmp_2621 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2621"/></StgValue>
</operation>

<operation id="3079" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6251  %tmp1366 = xor i1 %tmp_1944, %tmp_2621

]]></Node>
<StgValue><ssdm name="tmp1366"/></StgValue>
</operation>

<operation id="3080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6252  %tmp_43_21_25_i_i = xor i1 %tmp1366, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_25_i_i"/></StgValue>
</operation>

<operation id="3081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6478" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6253  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6257  %tmp_2622 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2622"/></StgValue>
</operation>

<operation id="3083" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6258  %tmp1367 = xor i1 %tmp_1946, %tmp_2622

]]></Node>
<StgValue><ssdm name="tmp1367"/></StgValue>
</operation>

<operation id="3084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6259  %tmp_43_21_26_i_i = xor i1 %tmp1367, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_26_i_i"/></StgValue>
</operation>

<operation id="3085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6485" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6260  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6264  %tmp_2623 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2623"/></StgValue>
</operation>

<operation id="3087" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6265  %tmp1368 = xor i1 %tmp_1948, %tmp_2623

]]></Node>
<StgValue><ssdm name="tmp1368"/></StgValue>
</operation>

<operation id="3088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6266  %tmp_43_21_27_i_i = xor i1 %tmp1368, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_27_i_i"/></StgValue>
</operation>

<operation id="3089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6492" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6267  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6271  %tmp_2624 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2624"/></StgValue>
</operation>

<operation id="3091" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6272  %tmp1369 = xor i1 %tmp_1950, %tmp_2624

]]></Node>
<StgValue><ssdm name="tmp1369"/></StgValue>
</operation>

<operation id="3092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6273  %tmp_43_21_28_i_i = xor i1 %tmp1369, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_28_i_i"/></StgValue>
</operation>

<operation id="3093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6499" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6274  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6278  %tmp_2625 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2625"/></StgValue>
</operation>

<operation id="3095" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6279  %tmp1370 = xor i1 %tmp_1952, %tmp_2625

]]></Node>
<StgValue><ssdm name="tmp1370"/></StgValue>
</operation>

<operation id="3096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6280  %tmp_43_21_29_i_i = xor i1 %tmp1370, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_29_i_i"/></StgValue>
</operation>

<operation id="3097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6506" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6281  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6285  %tmp_2626 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_75, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2626"/></StgValue>
</operation>

<operation id="3099" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6286  %tmp1371 = xor i1 %tmp_1954, %tmp_2626

]]></Node>
<StgValue><ssdm name="tmp1371"/></StgValue>
</operation>

<operation id="3100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6287  %tmp_43_21_30_i_i = xor i1 %tmp1371, true

]]></Node>
<StgValue><ssdm name="tmp_43_21_30_i_i"/></StgValue>
</operation>

<operation id="3101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6513" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6288  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_21_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6575" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6350  %weights1_m_weights_V_77 = load i32* %weights1_m_weights_V_76, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_77"/></StgValue>
</operation>

<operation id="3103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6577" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:6352  %tmp_2627 = trunc i32 %weights1_m_weights_V_77 to i1

]]></Node>
<StgValue><ssdm name="tmp_2627"/></StgValue>
</operation>

<operation id="3104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6353  %tmp1403 = xor i1 %tmp_1892, %tmp_2627

]]></Node>
<StgValue><ssdm name="tmp1403"/></StgValue>
</operation>

<operation id="3105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6354  %tmp_43_22_i_i = xor i1 %tmp1403, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_i_i"/></StgValue>
</operation>

<operation id="3106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6580" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6355  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6359  %tmp_2628 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2628"/></StgValue>
</operation>

<operation id="3108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6360  %tmp1404 = xor i1 %tmp_1894, %tmp_2628

]]></Node>
<StgValue><ssdm name="tmp1404"/></StgValue>
</operation>

<operation id="3109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6361  %tmp_43_22_1_i_i = xor i1 %tmp1404, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_1_i_i"/></StgValue>
</operation>

<operation id="3110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6362  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6366  %tmp_2629 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2629"/></StgValue>
</operation>

<operation id="3112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6367  %tmp1405 = xor i1 %tmp_1896, %tmp_2629

]]></Node>
<StgValue><ssdm name="tmp1405"/></StgValue>
</operation>

<operation id="3113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6368  %tmp_43_22_2_i_i = xor i1 %tmp1405, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_2_i_i"/></StgValue>
</operation>

<operation id="3114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6594" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6369  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6373  %tmp_2630 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2630"/></StgValue>
</operation>

<operation id="3116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6374  %tmp1406 = xor i1 %tmp_1898, %tmp_2630

]]></Node>
<StgValue><ssdm name="tmp1406"/></StgValue>
</operation>

<operation id="3117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6375  %tmp_43_22_3_i_i = xor i1 %tmp1406, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_3_i_i"/></StgValue>
</operation>

<operation id="3118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6601" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6376  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6380  %tmp_2631 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2631"/></StgValue>
</operation>

<operation id="3120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6381  %tmp1407 = xor i1 %tmp_1900, %tmp_2631

]]></Node>
<StgValue><ssdm name="tmp1407"/></StgValue>
</operation>

<operation id="3121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6382  %tmp_43_22_4_i_i = xor i1 %tmp1407, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_4_i_i"/></StgValue>
</operation>

<operation id="3122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6608" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6383  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6387  %tmp_2632 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2632"/></StgValue>
</operation>

<operation id="3124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6388  %tmp1408 = xor i1 %tmp_1902, %tmp_2632

]]></Node>
<StgValue><ssdm name="tmp1408"/></StgValue>
</operation>

<operation id="3125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6389  %tmp_43_22_5_i_i = xor i1 %tmp1408, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_5_i_i"/></StgValue>
</operation>

<operation id="3126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6615" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6390  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6394  %tmp_2633 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2633"/></StgValue>
</operation>

<operation id="3128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6395  %tmp1409 = xor i1 %tmp_1904, %tmp_2633

]]></Node>
<StgValue><ssdm name="tmp1409"/></StgValue>
</operation>

<operation id="3129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6396  %tmp_43_22_6_i_i = xor i1 %tmp1409, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_6_i_i"/></StgValue>
</operation>

<operation id="3130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6622" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6397  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6401  %tmp_2634 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2634"/></StgValue>
</operation>

<operation id="3132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6402  %tmp1410 = xor i1 %tmp_1906, %tmp_2634

]]></Node>
<StgValue><ssdm name="tmp1410"/></StgValue>
</operation>

<operation id="3133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6403  %tmp_43_22_7_i_i = xor i1 %tmp1410, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_7_i_i"/></StgValue>
</operation>

<operation id="3134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6629" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6404  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6408  %tmp_2635 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2635"/></StgValue>
</operation>

<operation id="3136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6409  %tmp1411 = xor i1 %tmp_1908, %tmp_2635

]]></Node>
<StgValue><ssdm name="tmp1411"/></StgValue>
</operation>

<operation id="3137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6410  %tmp_43_22_8_i_i = xor i1 %tmp1411, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_8_i_i"/></StgValue>
</operation>

<operation id="3138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6636" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6411  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6415  %tmp_2636 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2636"/></StgValue>
</operation>

<operation id="3140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6416  %tmp1412 = xor i1 %tmp_1910, %tmp_2636

]]></Node>
<StgValue><ssdm name="tmp1412"/></StgValue>
</operation>

<operation id="3141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6417  %tmp_43_22_9_i_i = xor i1 %tmp1412, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_9_i_i"/></StgValue>
</operation>

<operation id="3142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6643" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6418  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6422  %tmp_2637 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2637"/></StgValue>
</operation>

<operation id="3144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6423  %tmp1413 = xor i1 %tmp_1912, %tmp_2637

]]></Node>
<StgValue><ssdm name="tmp1413"/></StgValue>
</operation>

<operation id="3145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6424  %tmp_43_22_i_i_2433 = xor i1 %tmp1413, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_i_i_2433"/></StgValue>
</operation>

<operation id="3146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6650" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6425  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_i_i_2433, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6429  %tmp_2638 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2638"/></StgValue>
</operation>

<operation id="3148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6430  %tmp1414 = xor i1 %tmp_1914, %tmp_2638

]]></Node>
<StgValue><ssdm name="tmp1414"/></StgValue>
</operation>

<operation id="3149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6431  %tmp_43_22_10_i_i = xor i1 %tmp1414, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_10_i_i"/></StgValue>
</operation>

<operation id="3150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6657" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6432  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6436  %tmp_2639 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2639"/></StgValue>
</operation>

<operation id="3152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6437  %tmp1415 = xor i1 %tmp_1916, %tmp_2639

]]></Node>
<StgValue><ssdm name="tmp1415"/></StgValue>
</operation>

<operation id="3153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6438  %tmp_43_22_11_i_i = xor i1 %tmp1415, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_11_i_i"/></StgValue>
</operation>

<operation id="3154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6664" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6439  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6443  %tmp_2640 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2640"/></StgValue>
</operation>

<operation id="3156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6444  %tmp1416 = xor i1 %tmp_1918, %tmp_2640

]]></Node>
<StgValue><ssdm name="tmp1416"/></StgValue>
</operation>

<operation id="3157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6445  %tmp_43_22_12_i_i = xor i1 %tmp1416, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_12_i_i"/></StgValue>
</operation>

<operation id="3158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6671" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6446  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6450  %tmp_2641 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2641"/></StgValue>
</operation>

<operation id="3160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6451  %tmp1417 = xor i1 %tmp_1920, %tmp_2641

]]></Node>
<StgValue><ssdm name="tmp1417"/></StgValue>
</operation>

<operation id="3161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6452  %tmp_43_22_13_i_i = xor i1 %tmp1417, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_13_i_i"/></StgValue>
</operation>

<operation id="3162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6678" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6453  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6457  %tmp_2642 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2642"/></StgValue>
</operation>

<operation id="3164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6458  %tmp1418 = xor i1 %tmp_1922, %tmp_2642

]]></Node>
<StgValue><ssdm name="tmp1418"/></StgValue>
</operation>

<operation id="3165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6459  %tmp_43_22_14_i_i = xor i1 %tmp1418, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_14_i_i"/></StgValue>
</operation>

<operation id="3166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6685" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6460  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6689" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6464  %tmp_2643 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2643"/></StgValue>
</operation>

<operation id="3168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6465  %tmp1419 = xor i1 %tmp_1924, %tmp_2643

]]></Node>
<StgValue><ssdm name="tmp1419"/></StgValue>
</operation>

<operation id="3169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6466  %tmp_43_22_15_i_i = xor i1 %tmp1419, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_15_i_i"/></StgValue>
</operation>

<operation id="3170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6692" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6467  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6471  %tmp_2644 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2644"/></StgValue>
</operation>

<operation id="3172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6472  %tmp1420 = xor i1 %tmp_1926, %tmp_2644

]]></Node>
<StgValue><ssdm name="tmp1420"/></StgValue>
</operation>

<operation id="3173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6473  %tmp_43_22_16_i_i = xor i1 %tmp1420, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_16_i_i"/></StgValue>
</operation>

<operation id="3174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6699" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6474  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6478  %tmp_2645 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2645"/></StgValue>
</operation>

<operation id="3176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6479  %tmp1421 = xor i1 %tmp_1928, %tmp_2645

]]></Node>
<StgValue><ssdm name="tmp1421"/></StgValue>
</operation>

<operation id="3177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6480  %tmp_43_22_17_i_i = xor i1 %tmp1421, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_17_i_i"/></StgValue>
</operation>

<operation id="3178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6706" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6481  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6710" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6485  %tmp_2646 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2646"/></StgValue>
</operation>

<operation id="3180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6486  %tmp1422 = xor i1 %tmp_1930, %tmp_2646

]]></Node>
<StgValue><ssdm name="tmp1422"/></StgValue>
</operation>

<operation id="3181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6487  %tmp_43_22_18_i_i = xor i1 %tmp1422, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_18_i_i"/></StgValue>
</operation>

<operation id="3182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6488  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6492  %tmp_2647 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2647"/></StgValue>
</operation>

<operation id="3184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6493  %tmp1423 = xor i1 %tmp_1932, %tmp_2647

]]></Node>
<StgValue><ssdm name="tmp1423"/></StgValue>
</operation>

<operation id="3185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6494  %tmp_43_22_19_i_i = xor i1 %tmp1423, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_19_i_i"/></StgValue>
</operation>

<operation id="3186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6720" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6495  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6499  %tmp_2648 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2648"/></StgValue>
</operation>

<operation id="3188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6500  %tmp1424 = xor i1 %tmp_1934, %tmp_2648

]]></Node>
<StgValue><ssdm name="tmp1424"/></StgValue>
</operation>

<operation id="3189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6501  %tmp_43_22_20_i_i = xor i1 %tmp1424, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_20_i_i"/></StgValue>
</operation>

<operation id="3190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6727" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6502  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6506  %tmp_2649 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2649"/></StgValue>
</operation>

<operation id="3192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6507  %tmp1425 = xor i1 %tmp_1936, %tmp_2649

]]></Node>
<StgValue><ssdm name="tmp1425"/></StgValue>
</operation>

<operation id="3193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6508  %tmp_43_22_21_i_i = xor i1 %tmp1425, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_21_i_i"/></StgValue>
</operation>

<operation id="3194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6734" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6509  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6513  %tmp_2650 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2650"/></StgValue>
</operation>

<operation id="3196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6514  %tmp1426 = xor i1 %tmp_1938, %tmp_2650

]]></Node>
<StgValue><ssdm name="tmp1426"/></StgValue>
</operation>

<operation id="3197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6515  %tmp_43_22_22_i_i = xor i1 %tmp1426, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_22_i_i"/></StgValue>
</operation>

<operation id="3198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6741" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6516  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6745" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6520  %tmp_2651 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2651"/></StgValue>
</operation>

<operation id="3200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6521  %tmp1427 = xor i1 %tmp_1940, %tmp_2651

]]></Node>
<StgValue><ssdm name="tmp1427"/></StgValue>
</operation>

<operation id="3201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6522  %tmp_43_22_23_i_i = xor i1 %tmp1427, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_23_i_i"/></StgValue>
</operation>

<operation id="3202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6748" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6523  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6527  %tmp_2652 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2652"/></StgValue>
</operation>

<operation id="3204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6528  %tmp1428 = xor i1 %tmp_1942, %tmp_2652

]]></Node>
<StgValue><ssdm name="tmp1428"/></StgValue>
</operation>

<operation id="3205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6529  %tmp_43_22_24_i_i = xor i1 %tmp1428, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_24_i_i"/></StgValue>
</operation>

<operation id="3206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6755" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6530  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6534  %tmp_2653 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2653"/></StgValue>
</operation>

<operation id="3208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6535  %tmp1429 = xor i1 %tmp_1944, %tmp_2653

]]></Node>
<StgValue><ssdm name="tmp1429"/></StgValue>
</operation>

<operation id="3209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6536  %tmp_43_22_25_i_i = xor i1 %tmp1429, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_25_i_i"/></StgValue>
</operation>

<operation id="3210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6762" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6537  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6541  %tmp_2654 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2654"/></StgValue>
</operation>

<operation id="3212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6542  %tmp1430 = xor i1 %tmp_1946, %tmp_2654

]]></Node>
<StgValue><ssdm name="tmp1430"/></StgValue>
</operation>

<operation id="3213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6543  %tmp_43_22_26_i_i = xor i1 %tmp1430, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_26_i_i"/></StgValue>
</operation>

<operation id="3214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6769" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6544  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6773" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6548  %tmp_2655 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2655"/></StgValue>
</operation>

<operation id="3216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6549  %tmp1431 = xor i1 %tmp_1948, %tmp_2655

]]></Node>
<StgValue><ssdm name="tmp1431"/></StgValue>
</operation>

<operation id="3217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6550  %tmp_43_22_27_i_i = xor i1 %tmp1431, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_27_i_i"/></StgValue>
</operation>

<operation id="3218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6776" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6551  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6555  %tmp_2656 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2656"/></StgValue>
</operation>

<operation id="3220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6556  %tmp1432 = xor i1 %tmp_1950, %tmp_2656

]]></Node>
<StgValue><ssdm name="tmp1432"/></StgValue>
</operation>

<operation id="3221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6557  %tmp_43_22_28_i_i = xor i1 %tmp1432, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_28_i_i"/></StgValue>
</operation>

<operation id="3222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6783" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6558  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6562  %tmp_2657 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2657"/></StgValue>
</operation>

<operation id="3224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6563  %tmp1433 = xor i1 %tmp_1952, %tmp_2657

]]></Node>
<StgValue><ssdm name="tmp1433"/></StgValue>
</operation>

<operation id="3225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6564  %tmp_43_22_29_i_i = xor i1 %tmp1433, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_29_i_i"/></StgValue>
</operation>

<operation id="3226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6790" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6565  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6569  %tmp_2658 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_77, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2658"/></StgValue>
</operation>

<operation id="3228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6570  %tmp1434 = xor i1 %tmp_1954, %tmp_2658

]]></Node>
<StgValue><ssdm name="tmp1434"/></StgValue>
</operation>

<operation id="3229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6571  %tmp_43_22_30_i_i = xor i1 %tmp1434, true

]]></Node>
<StgValue><ssdm name="tmp_43_22_30_i_i"/></StgValue>
</operation>

<operation id="3230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6572  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_22_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6859" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6634  %weights1_m_weights_V_79 = load i32* %weights1_m_weights_V_78, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_79"/></StgValue>
</operation>

<operation id="3232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6861" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:6636  %tmp_2659 = trunc i32 %weights1_m_weights_V_79 to i1

]]></Node>
<StgValue><ssdm name="tmp_2659"/></StgValue>
</operation>

<operation id="3233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6637  %tmp1466 = xor i1 %tmp_1892, %tmp_2659

]]></Node>
<StgValue><ssdm name="tmp1466"/></StgValue>
</operation>

<operation id="3234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6638  %tmp_43_23_i_i = xor i1 %tmp1466, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_i_i"/></StgValue>
</operation>

<operation id="3235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6864" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6639  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6643  %tmp_2660 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2660"/></StgValue>
</operation>

<operation id="3237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6644  %tmp1467 = xor i1 %tmp_1894, %tmp_2660

]]></Node>
<StgValue><ssdm name="tmp1467"/></StgValue>
</operation>

<operation id="3238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6645  %tmp_43_23_1_i_i = xor i1 %tmp1467, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_1_i_i"/></StgValue>
</operation>

<operation id="3239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6871" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6646  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6650  %tmp_2661 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2661"/></StgValue>
</operation>

<operation id="3241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6651  %tmp1468 = xor i1 %tmp_1896, %tmp_2661

]]></Node>
<StgValue><ssdm name="tmp1468"/></StgValue>
</operation>

<operation id="3242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6652  %tmp_43_23_2_i_i = xor i1 %tmp1468, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_2_i_i"/></StgValue>
</operation>

<operation id="3243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6878" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6653  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6657  %tmp_2662 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2662"/></StgValue>
</operation>

<operation id="3245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6658  %tmp1469 = xor i1 %tmp_1898, %tmp_2662

]]></Node>
<StgValue><ssdm name="tmp1469"/></StgValue>
</operation>

<operation id="3246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6659  %tmp_43_23_3_i_i = xor i1 %tmp1469, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_3_i_i"/></StgValue>
</operation>

<operation id="3247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6885" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6660  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6664  %tmp_2663 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2663"/></StgValue>
</operation>

<operation id="3249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6665  %tmp1470 = xor i1 %tmp_1900, %tmp_2663

]]></Node>
<StgValue><ssdm name="tmp1470"/></StgValue>
</operation>

<operation id="3250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6666  %tmp_43_23_4_i_i = xor i1 %tmp1470, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_4_i_i"/></StgValue>
</operation>

<operation id="3251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6892" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6667  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6671  %tmp_2664 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2664"/></StgValue>
</operation>

<operation id="3253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6672  %tmp1471 = xor i1 %tmp_1902, %tmp_2664

]]></Node>
<StgValue><ssdm name="tmp1471"/></StgValue>
</operation>

<operation id="3254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6673  %tmp_43_23_5_i_i = xor i1 %tmp1471, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_5_i_i"/></StgValue>
</operation>

<operation id="3255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6899" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6674  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6678  %tmp_2665 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2665"/></StgValue>
</operation>

<operation id="3257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6679  %tmp1472 = xor i1 %tmp_1904, %tmp_2665

]]></Node>
<StgValue><ssdm name="tmp1472"/></StgValue>
</operation>

<operation id="3258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6680  %tmp_43_23_6_i_i = xor i1 %tmp1472, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_6_i_i"/></StgValue>
</operation>

<operation id="3259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6906" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6681  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6685  %tmp_2666 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2666"/></StgValue>
</operation>

<operation id="3261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6686  %tmp1473 = xor i1 %tmp_1906, %tmp_2666

]]></Node>
<StgValue><ssdm name="tmp1473"/></StgValue>
</operation>

<operation id="3262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6687  %tmp_43_23_7_i_i = xor i1 %tmp1473, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_7_i_i"/></StgValue>
</operation>

<operation id="3263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6913" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6688  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6692  %tmp_2667 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2667"/></StgValue>
</operation>

<operation id="3265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6693  %tmp1474 = xor i1 %tmp_1908, %tmp_2667

]]></Node>
<StgValue><ssdm name="tmp1474"/></StgValue>
</operation>

<operation id="3266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6694  %tmp_43_23_8_i_i = xor i1 %tmp1474, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_8_i_i"/></StgValue>
</operation>

<operation id="3267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6920" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6695  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6699  %tmp_2668 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2668"/></StgValue>
</operation>

<operation id="3269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6700  %tmp1475 = xor i1 %tmp_1910, %tmp_2668

]]></Node>
<StgValue><ssdm name="tmp1475"/></StgValue>
</operation>

<operation id="3270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6701  %tmp_43_23_9_i_i = xor i1 %tmp1475, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_9_i_i"/></StgValue>
</operation>

<operation id="3271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6927" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6702  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6706  %tmp_2669 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2669"/></StgValue>
</operation>

<operation id="3273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6707  %tmp1476 = xor i1 %tmp_1912, %tmp_2669

]]></Node>
<StgValue><ssdm name="tmp1476"/></StgValue>
</operation>

<operation id="3274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6708  %tmp_43_23_i_i_2467 = xor i1 %tmp1476, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_i_i_2467"/></StgValue>
</operation>

<operation id="3275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6934" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6709  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_i_i_2467, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6713  %tmp_2670 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2670"/></StgValue>
</operation>

<operation id="3277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6714  %tmp1477 = xor i1 %tmp_1914, %tmp_2670

]]></Node>
<StgValue><ssdm name="tmp1477"/></StgValue>
</operation>

<operation id="3278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6715  %tmp_43_23_10_i_i = xor i1 %tmp1477, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_10_i_i"/></StgValue>
</operation>

<operation id="3279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6941" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6716  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6720  %tmp_2671 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2671"/></StgValue>
</operation>

<operation id="3281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6721  %tmp1478 = xor i1 %tmp_1916, %tmp_2671

]]></Node>
<StgValue><ssdm name="tmp1478"/></StgValue>
</operation>

<operation id="3282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6722  %tmp_43_23_11_i_i = xor i1 %tmp1478, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_11_i_i"/></StgValue>
</operation>

<operation id="3283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6948" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6723  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6727  %tmp_2672 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2672"/></StgValue>
</operation>

<operation id="3285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6728  %tmp1479 = xor i1 %tmp_1918, %tmp_2672

]]></Node>
<StgValue><ssdm name="tmp1479"/></StgValue>
</operation>

<operation id="3286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6729  %tmp_43_23_12_i_i = xor i1 %tmp1479, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_12_i_i"/></StgValue>
</operation>

<operation id="3287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6955" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6730  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6734  %tmp_2673 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2673"/></StgValue>
</operation>

<operation id="3289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6735  %tmp1480 = xor i1 %tmp_1920, %tmp_2673

]]></Node>
<StgValue><ssdm name="tmp1480"/></StgValue>
</operation>

<operation id="3290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6736  %tmp_43_23_13_i_i = xor i1 %tmp1480, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_13_i_i"/></StgValue>
</operation>

<operation id="3291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6962" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6737  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6741  %tmp_2674 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2674"/></StgValue>
</operation>

<operation id="3293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6742  %tmp1481 = xor i1 %tmp_1922, %tmp_2674

]]></Node>
<StgValue><ssdm name="tmp1481"/></StgValue>
</operation>

<operation id="3294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6743  %tmp_43_23_14_i_i = xor i1 %tmp1481, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_14_i_i"/></StgValue>
</operation>

<operation id="3295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6969" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6744  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6748  %tmp_2675 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2675"/></StgValue>
</operation>

<operation id="3297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6749  %tmp1482 = xor i1 %tmp_1924, %tmp_2675

]]></Node>
<StgValue><ssdm name="tmp1482"/></StgValue>
</operation>

<operation id="3298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6750  %tmp_43_23_15_i_i = xor i1 %tmp1482, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_15_i_i"/></StgValue>
</operation>

<operation id="3299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6976" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6751  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6755  %tmp_2676 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2676"/></StgValue>
</operation>

<operation id="3301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6756  %tmp1483 = xor i1 %tmp_1926, %tmp_2676

]]></Node>
<StgValue><ssdm name="tmp1483"/></StgValue>
</operation>

<operation id="3302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6757  %tmp_43_23_16_i_i = xor i1 %tmp1483, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_16_i_i"/></StgValue>
</operation>

<operation id="3303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6983" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6758  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6762  %tmp_2677 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2677"/></StgValue>
</operation>

<operation id="3305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6763  %tmp1484 = xor i1 %tmp_1928, %tmp_2677

]]></Node>
<StgValue><ssdm name="tmp1484"/></StgValue>
</operation>

<operation id="3306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6764  %tmp_43_23_17_i_i = xor i1 %tmp1484, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_17_i_i"/></StgValue>
</operation>

<operation id="3307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6990" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6765  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6994" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6769  %tmp_2678 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2678"/></StgValue>
</operation>

<operation id="3309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6770  %tmp1485 = xor i1 %tmp_1930, %tmp_2678

]]></Node>
<StgValue><ssdm name="tmp1485"/></StgValue>
</operation>

<operation id="3310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6771  %tmp_43_23_18_i_i = xor i1 %tmp1485, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_18_i_i"/></StgValue>
</operation>

<operation id="3311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6997" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6772  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6776  %tmp_2679 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2679"/></StgValue>
</operation>

<operation id="3313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6777  %tmp1486 = xor i1 %tmp_1932, %tmp_2679

]]></Node>
<StgValue><ssdm name="tmp1486"/></StgValue>
</operation>

<operation id="3314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6778  %tmp_43_23_19_i_i = xor i1 %tmp1486, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_19_i_i"/></StgValue>
</operation>

<operation id="3315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7004" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6779  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6783  %tmp_2680 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2680"/></StgValue>
</operation>

<operation id="3317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6784  %tmp1487 = xor i1 %tmp_1934, %tmp_2680

]]></Node>
<StgValue><ssdm name="tmp1487"/></StgValue>
</operation>

<operation id="3318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6785  %tmp_43_23_20_i_i = xor i1 %tmp1487, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_20_i_i"/></StgValue>
</operation>

<operation id="3319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7011" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6786  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6790  %tmp_2681 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2681"/></StgValue>
</operation>

<operation id="3321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6791  %tmp1488 = xor i1 %tmp_1936, %tmp_2681

]]></Node>
<StgValue><ssdm name="tmp1488"/></StgValue>
</operation>

<operation id="3322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6792  %tmp_43_23_21_i_i = xor i1 %tmp1488, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_21_i_i"/></StgValue>
</operation>

<operation id="3323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7018" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6793  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6797  %tmp_2682 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2682"/></StgValue>
</operation>

<operation id="3325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6798  %tmp1489 = xor i1 %tmp_1938, %tmp_2682

]]></Node>
<StgValue><ssdm name="tmp1489"/></StgValue>
</operation>

<operation id="3326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6799  %tmp_43_23_22_i_i = xor i1 %tmp1489, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_22_i_i"/></StgValue>
</operation>

<operation id="3327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7025" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6800  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6804  %tmp_2683 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2683"/></StgValue>
</operation>

<operation id="3329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6805  %tmp1490 = xor i1 %tmp_1940, %tmp_2683

]]></Node>
<StgValue><ssdm name="tmp1490"/></StgValue>
</operation>

<operation id="3330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6806  %tmp_43_23_23_i_i = xor i1 %tmp1490, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_23_i_i"/></StgValue>
</operation>

<operation id="3331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7032" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6807  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6811  %tmp_2684 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2684"/></StgValue>
</operation>

<operation id="3333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6812  %tmp1491 = xor i1 %tmp_1942, %tmp_2684

]]></Node>
<StgValue><ssdm name="tmp1491"/></StgValue>
</operation>

<operation id="3334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6813  %tmp_43_23_24_i_i = xor i1 %tmp1491, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_24_i_i"/></StgValue>
</operation>

<operation id="3335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7039" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6814  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6818  %tmp_2685 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2685"/></StgValue>
</operation>

<operation id="3337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6819  %tmp1492 = xor i1 %tmp_1944, %tmp_2685

]]></Node>
<StgValue><ssdm name="tmp1492"/></StgValue>
</operation>

<operation id="3338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6820  %tmp_43_23_25_i_i = xor i1 %tmp1492, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_25_i_i"/></StgValue>
</operation>

<operation id="3339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7046" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6821  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6825  %tmp_2686 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2686"/></StgValue>
</operation>

<operation id="3341" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6826  %tmp1493 = xor i1 %tmp_1946, %tmp_2686

]]></Node>
<StgValue><ssdm name="tmp1493"/></StgValue>
</operation>

<operation id="3342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6827  %tmp_43_23_26_i_i = xor i1 %tmp1493, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_26_i_i"/></StgValue>
</operation>

<operation id="3343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7053" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6828  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6832  %tmp_2687 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2687"/></StgValue>
</operation>

<operation id="3345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6833  %tmp1494 = xor i1 %tmp_1948, %tmp_2687

]]></Node>
<StgValue><ssdm name="tmp1494"/></StgValue>
</operation>

<operation id="3346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6834  %tmp_43_23_27_i_i = xor i1 %tmp1494, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_27_i_i"/></StgValue>
</operation>

<operation id="3347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7060" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6835  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7064" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6839  %tmp_2688 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2688"/></StgValue>
</operation>

<operation id="3349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6840  %tmp1495 = xor i1 %tmp_1950, %tmp_2688

]]></Node>
<StgValue><ssdm name="tmp1495"/></StgValue>
</operation>

<operation id="3350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6841  %tmp_43_23_28_i_i = xor i1 %tmp1495, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_28_i_i"/></StgValue>
</operation>

<operation id="3351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7067" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6842  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6846  %tmp_2689 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2689"/></StgValue>
</operation>

<operation id="3353" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6847  %tmp1496 = xor i1 %tmp_1952, %tmp_2689

]]></Node>
<StgValue><ssdm name="tmp1496"/></StgValue>
</operation>

<operation id="3354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6848  %tmp_43_23_29_i_i = xor i1 %tmp1496, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_29_i_i"/></StgValue>
</operation>

<operation id="3355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7074" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6849  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6853  %tmp_2690 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_79, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2690"/></StgValue>
</operation>

<operation id="3357" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6854  %tmp1497 = xor i1 %tmp_1954, %tmp_2690

]]></Node>
<StgValue><ssdm name="tmp1497"/></StgValue>
</operation>

<operation id="3358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6855  %tmp_43_23_30_i_i = xor i1 %tmp1497, true

]]></Node>
<StgValue><ssdm name="tmp_43_23_30_i_i"/></StgValue>
</operation>

<operation id="3359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7081" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6856  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_23_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3360" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7143" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:6918  %weights1_m_weights_V_81 = load i32* %weights1_m_weights_V_80, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_81"/></StgValue>
</operation>

<operation id="3361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7145" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:6920  %tmp_2691 = trunc i32 %weights1_m_weights_V_81 to i1

]]></Node>
<StgValue><ssdm name="tmp_2691"/></StgValue>
</operation>

<operation id="3362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6921  %tmp1529 = xor i1 %tmp_1892, %tmp_2691

]]></Node>
<StgValue><ssdm name="tmp1529"/></StgValue>
</operation>

<operation id="3363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6922  %tmp_43_24_i_i = xor i1 %tmp1529, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_i_i"/></StgValue>
</operation>

<operation id="3364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7148" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6923  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6927  %tmp_2692 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2692"/></StgValue>
</operation>

<operation id="3366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6928  %tmp1530 = xor i1 %tmp_1894, %tmp_2692

]]></Node>
<StgValue><ssdm name="tmp1530"/></StgValue>
</operation>

<operation id="3367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6929  %tmp_43_24_1_i_i = xor i1 %tmp1530, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_1_i_i"/></StgValue>
</operation>

<operation id="3368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6930  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6934  %tmp_2693 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2693"/></StgValue>
</operation>

<operation id="3370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6935  %tmp1531 = xor i1 %tmp_1896, %tmp_2693

]]></Node>
<StgValue><ssdm name="tmp1531"/></StgValue>
</operation>

<operation id="3371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6936  %tmp_43_24_2_i_i = xor i1 %tmp1531, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_2_i_i"/></StgValue>
</operation>

<operation id="3372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7162" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6937  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6941  %tmp_2694 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2694"/></StgValue>
</operation>

<operation id="3374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6942  %tmp1532 = xor i1 %tmp_1898, %tmp_2694

]]></Node>
<StgValue><ssdm name="tmp1532"/></StgValue>
</operation>

<operation id="3375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6943  %tmp_43_24_3_i_i = xor i1 %tmp1532, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_3_i_i"/></StgValue>
</operation>

<operation id="3376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7169" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6944  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6948  %tmp_2695 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2695"/></StgValue>
</operation>

<operation id="3378" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6949  %tmp1533 = xor i1 %tmp_1900, %tmp_2695

]]></Node>
<StgValue><ssdm name="tmp1533"/></StgValue>
</operation>

<operation id="3379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6950  %tmp_43_24_4_i_i = xor i1 %tmp1533, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_4_i_i"/></StgValue>
</operation>

<operation id="3380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6951  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6955  %tmp_2696 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2696"/></StgValue>
</operation>

<operation id="3382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6956  %tmp1534 = xor i1 %tmp_1902, %tmp_2696

]]></Node>
<StgValue><ssdm name="tmp1534"/></StgValue>
</operation>

<operation id="3383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6957  %tmp_43_24_5_i_i = xor i1 %tmp1534, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_5_i_i"/></StgValue>
</operation>

<operation id="3384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6958  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6962  %tmp_2697 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2697"/></StgValue>
</operation>

<operation id="3386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6963  %tmp1535 = xor i1 %tmp_1904, %tmp_2697

]]></Node>
<StgValue><ssdm name="tmp1535"/></StgValue>
</operation>

<operation id="3387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6964  %tmp_43_24_6_i_i = xor i1 %tmp1535, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_6_i_i"/></StgValue>
</operation>

<operation id="3388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7190" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6965  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6969  %tmp_2698 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2698"/></StgValue>
</operation>

<operation id="3390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6970  %tmp1536 = xor i1 %tmp_1906, %tmp_2698

]]></Node>
<StgValue><ssdm name="tmp1536"/></StgValue>
</operation>

<operation id="3391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6971  %tmp_43_24_7_i_i = xor i1 %tmp1536, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_7_i_i"/></StgValue>
</operation>

<operation id="3392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7197" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6972  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6976  %tmp_2699 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2699"/></StgValue>
</operation>

<operation id="3394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6977  %tmp1537 = xor i1 %tmp_1908, %tmp_2699

]]></Node>
<StgValue><ssdm name="tmp1537"/></StgValue>
</operation>

<operation id="3395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6978  %tmp_43_24_8_i_i = xor i1 %tmp1537, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_8_i_i"/></StgValue>
</operation>

<operation id="3396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7204" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6979  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6983  %tmp_2700 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2700"/></StgValue>
</operation>

<operation id="3398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6984  %tmp1538 = xor i1 %tmp_1910, %tmp_2700

]]></Node>
<StgValue><ssdm name="tmp1538"/></StgValue>
</operation>

<operation id="3399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6985  %tmp_43_24_9_i_i = xor i1 %tmp1538, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_9_i_i"/></StgValue>
</operation>

<operation id="3400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7211" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6986  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6990  %tmp_2701 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2701"/></StgValue>
</operation>

<operation id="3402" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6991  %tmp1539 = xor i1 %tmp_1912, %tmp_2701

]]></Node>
<StgValue><ssdm name="tmp1539"/></StgValue>
</operation>

<operation id="3403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6992  %tmp_43_24_i_i_2501 = xor i1 %tmp1539, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_i_i_2501"/></StgValue>
</operation>

<operation id="3404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7218" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:6993  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_i_i_2501, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6997  %tmp_2702 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2702"/></StgValue>
</operation>

<operation id="3406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6998  %tmp1540 = xor i1 %tmp_1914, %tmp_2702

]]></Node>
<StgValue><ssdm name="tmp1540"/></StgValue>
</operation>

<operation id="3407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:6999  %tmp_43_24_10_i_i = xor i1 %tmp1540, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_10_i_i"/></StgValue>
</operation>

<operation id="3408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7225" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7000  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7004  %tmp_2703 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2703"/></StgValue>
</operation>

<operation id="3410" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7005  %tmp1541 = xor i1 %tmp_1916, %tmp_2703

]]></Node>
<StgValue><ssdm name="tmp1541"/></StgValue>
</operation>

<operation id="3411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7006  %tmp_43_24_11_i_i = xor i1 %tmp1541, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_11_i_i"/></StgValue>
</operation>

<operation id="3412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7232" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7007  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7011  %tmp_2704 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2704"/></StgValue>
</operation>

<operation id="3414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7012  %tmp1542 = xor i1 %tmp_1918, %tmp_2704

]]></Node>
<StgValue><ssdm name="tmp1542"/></StgValue>
</operation>

<operation id="3415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7013  %tmp_43_24_12_i_i = xor i1 %tmp1542, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_12_i_i"/></StgValue>
</operation>

<operation id="3416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7239" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7014  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7018  %tmp_2705 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2705"/></StgValue>
</operation>

<operation id="3418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7019  %tmp1543 = xor i1 %tmp_1920, %tmp_2705

]]></Node>
<StgValue><ssdm name="tmp1543"/></StgValue>
</operation>

<operation id="3419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7020  %tmp_43_24_13_i_i = xor i1 %tmp1543, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_13_i_i"/></StgValue>
</operation>

<operation id="3420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7246" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7021  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7025  %tmp_2706 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2706"/></StgValue>
</operation>

<operation id="3422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7026  %tmp1544 = xor i1 %tmp_1922, %tmp_2706

]]></Node>
<StgValue><ssdm name="tmp1544"/></StgValue>
</operation>

<operation id="3423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7027  %tmp_43_24_14_i_i = xor i1 %tmp1544, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_14_i_i"/></StgValue>
</operation>

<operation id="3424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7253" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7028  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7032  %tmp_2707 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2707"/></StgValue>
</operation>

<operation id="3426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7033  %tmp1545 = xor i1 %tmp_1924, %tmp_2707

]]></Node>
<StgValue><ssdm name="tmp1545"/></StgValue>
</operation>

<operation id="3427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7034  %tmp_43_24_15_i_i = xor i1 %tmp1545, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_15_i_i"/></StgValue>
</operation>

<operation id="3428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7260" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7035  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7039  %tmp_2708 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2708"/></StgValue>
</operation>

<operation id="3430" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7040  %tmp1546 = xor i1 %tmp_1926, %tmp_2708

]]></Node>
<StgValue><ssdm name="tmp1546"/></StgValue>
</operation>

<operation id="3431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7041  %tmp_43_24_16_i_i = xor i1 %tmp1546, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_16_i_i"/></StgValue>
</operation>

<operation id="3432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7267" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7042  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7046  %tmp_2709 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2709"/></StgValue>
</operation>

<operation id="3434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7047  %tmp1547 = xor i1 %tmp_1928, %tmp_2709

]]></Node>
<StgValue><ssdm name="tmp1547"/></StgValue>
</operation>

<operation id="3435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7048  %tmp_43_24_17_i_i = xor i1 %tmp1547, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_17_i_i"/></StgValue>
</operation>

<operation id="3436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7274" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7049  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7053  %tmp_2710 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2710"/></StgValue>
</operation>

<operation id="3438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7054  %tmp1548 = xor i1 %tmp_1930, %tmp_2710

]]></Node>
<StgValue><ssdm name="tmp1548"/></StgValue>
</operation>

<operation id="3439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7055  %tmp_43_24_18_i_i = xor i1 %tmp1548, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_18_i_i"/></StgValue>
</operation>

<operation id="3440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7281" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7056  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7060  %tmp_2711 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2711"/></StgValue>
</operation>

<operation id="3442" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7061  %tmp1549 = xor i1 %tmp_1932, %tmp_2711

]]></Node>
<StgValue><ssdm name="tmp1549"/></StgValue>
</operation>

<operation id="3443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7062  %tmp_43_24_19_i_i = xor i1 %tmp1549, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_19_i_i"/></StgValue>
</operation>

<operation id="3444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7288" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7063  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7067  %tmp_2712 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2712"/></StgValue>
</operation>

<operation id="3446" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7068  %tmp1550 = xor i1 %tmp_1934, %tmp_2712

]]></Node>
<StgValue><ssdm name="tmp1550"/></StgValue>
</operation>

<operation id="3447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7069  %tmp_43_24_20_i_i = xor i1 %tmp1550, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_20_i_i"/></StgValue>
</operation>

<operation id="3448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7295" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7070  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7074  %tmp_2713 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2713"/></StgValue>
</operation>

<operation id="3450" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7075  %tmp1551 = xor i1 %tmp_1936, %tmp_2713

]]></Node>
<StgValue><ssdm name="tmp1551"/></StgValue>
</operation>

<operation id="3451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7076  %tmp_43_24_21_i_i = xor i1 %tmp1551, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_21_i_i"/></StgValue>
</operation>

<operation id="3452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7302" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7077  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7081  %tmp_2714 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2714"/></StgValue>
</operation>

<operation id="3454" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7082  %tmp1552 = xor i1 %tmp_1938, %tmp_2714

]]></Node>
<StgValue><ssdm name="tmp1552"/></StgValue>
</operation>

<operation id="3455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7083  %tmp_43_24_22_i_i = xor i1 %tmp1552, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_22_i_i"/></StgValue>
</operation>

<operation id="3456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7309" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7084  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7088  %tmp_2715 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2715"/></StgValue>
</operation>

<operation id="3458" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7089  %tmp1553 = xor i1 %tmp_1940, %tmp_2715

]]></Node>
<StgValue><ssdm name="tmp1553"/></StgValue>
</operation>

<operation id="3459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7090  %tmp_43_24_23_i_i = xor i1 %tmp1553, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_23_i_i"/></StgValue>
</operation>

<operation id="3460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7316" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7091  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7095  %tmp_2716 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2716"/></StgValue>
</operation>

<operation id="3462" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7096  %tmp1554 = xor i1 %tmp_1942, %tmp_2716

]]></Node>
<StgValue><ssdm name="tmp1554"/></StgValue>
</operation>

<operation id="3463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7097  %tmp_43_24_24_i_i = xor i1 %tmp1554, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_24_i_i"/></StgValue>
</operation>

<operation id="3464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7323" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7098  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7102  %tmp_2717 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2717"/></StgValue>
</operation>

<operation id="3466" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7103  %tmp1555 = xor i1 %tmp_1944, %tmp_2717

]]></Node>
<StgValue><ssdm name="tmp1555"/></StgValue>
</operation>

<operation id="3467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7104  %tmp_43_24_25_i_i = xor i1 %tmp1555, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_25_i_i"/></StgValue>
</operation>

<operation id="3468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7330" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7105  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7109  %tmp_2718 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2718"/></StgValue>
</operation>

<operation id="3470" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7110  %tmp1556 = xor i1 %tmp_1946, %tmp_2718

]]></Node>
<StgValue><ssdm name="tmp1556"/></StgValue>
</operation>

<operation id="3471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7111  %tmp_43_24_26_i_i = xor i1 %tmp1556, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_26_i_i"/></StgValue>
</operation>

<operation id="3472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7337" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7112  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7116  %tmp_2719 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2719"/></StgValue>
</operation>

<operation id="3474" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7117  %tmp1557 = xor i1 %tmp_1948, %tmp_2719

]]></Node>
<StgValue><ssdm name="tmp1557"/></StgValue>
</operation>

<operation id="3475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7118  %tmp_43_24_27_i_i = xor i1 %tmp1557, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_27_i_i"/></StgValue>
</operation>

<operation id="3476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7344" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7119  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7123  %tmp_2720 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2720"/></StgValue>
</operation>

<operation id="3478" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7124  %tmp1558 = xor i1 %tmp_1950, %tmp_2720

]]></Node>
<StgValue><ssdm name="tmp1558"/></StgValue>
</operation>

<operation id="3479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7125  %tmp_43_24_28_i_i = xor i1 %tmp1558, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_28_i_i"/></StgValue>
</operation>

<operation id="3480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7351" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7126  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7130  %tmp_2721 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2721"/></StgValue>
</operation>

<operation id="3482" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7131  %tmp1559 = xor i1 %tmp_1952, %tmp_2721

]]></Node>
<StgValue><ssdm name="tmp1559"/></StgValue>
</operation>

<operation id="3483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7132  %tmp_43_24_29_i_i = xor i1 %tmp1559, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_29_i_i"/></StgValue>
</operation>

<operation id="3484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7358" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7133  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7137  %tmp_2722 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_81, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2722"/></StgValue>
</operation>

<operation id="3486" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7138  %tmp1560 = xor i1 %tmp_1954, %tmp_2722

]]></Node>
<StgValue><ssdm name="tmp1560"/></StgValue>
</operation>

<operation id="3487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7139  %tmp_43_24_30_i_i = xor i1 %tmp1560, true

]]></Node>
<StgValue><ssdm name="tmp_43_24_30_i_i"/></StgValue>
</operation>

<operation id="3488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7365" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7140  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_24_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3489" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7427" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:7202  %weights1_m_weights_V_83 = load i32* %weights1_m_weights_V_82, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_83"/></StgValue>
</operation>

<operation id="3490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7429" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:7204  %tmp_2723 = trunc i32 %weights1_m_weights_V_83 to i1

]]></Node>
<StgValue><ssdm name="tmp_2723"/></StgValue>
</operation>

<operation id="3491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7205  %tmp1592 = xor i1 %tmp_1892, %tmp_2723

]]></Node>
<StgValue><ssdm name="tmp1592"/></StgValue>
</operation>

<operation id="3492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7206  %tmp_43_25_i_i = xor i1 %tmp1592, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_i_i"/></StgValue>
</operation>

<operation id="3493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7432" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7207  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7211  %tmp_2724 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2724"/></StgValue>
</operation>

<operation id="3495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7212  %tmp1593 = xor i1 %tmp_1894, %tmp_2724

]]></Node>
<StgValue><ssdm name="tmp1593"/></StgValue>
</operation>

<operation id="3496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7213  %tmp_43_25_1_i_i = xor i1 %tmp1593, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_1_i_i"/></StgValue>
</operation>

<operation id="3497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7439" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7214  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7218  %tmp_2725 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2725"/></StgValue>
</operation>

<operation id="3499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7219  %tmp1594 = xor i1 %tmp_1896, %tmp_2725

]]></Node>
<StgValue><ssdm name="tmp1594"/></StgValue>
</operation>

<operation id="3500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7220  %tmp_43_25_2_i_i = xor i1 %tmp1594, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_2_i_i"/></StgValue>
</operation>

<operation id="3501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7446" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7221  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7225  %tmp_2726 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2726"/></StgValue>
</operation>

<operation id="3503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7226  %tmp1595 = xor i1 %tmp_1898, %tmp_2726

]]></Node>
<StgValue><ssdm name="tmp1595"/></StgValue>
</operation>

<operation id="3504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7227  %tmp_43_25_3_i_i = xor i1 %tmp1595, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_3_i_i"/></StgValue>
</operation>

<operation id="3505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7453" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7228  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7232  %tmp_2727 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2727"/></StgValue>
</operation>

<operation id="3507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7233  %tmp1596 = xor i1 %tmp_1900, %tmp_2727

]]></Node>
<StgValue><ssdm name="tmp1596"/></StgValue>
</operation>

<operation id="3508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7234  %tmp_43_25_4_i_i = xor i1 %tmp1596, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_4_i_i"/></StgValue>
</operation>

<operation id="3509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7460" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7235  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7239  %tmp_2728 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2728"/></StgValue>
</operation>

<operation id="3511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7240  %tmp1597 = xor i1 %tmp_1902, %tmp_2728

]]></Node>
<StgValue><ssdm name="tmp1597"/></StgValue>
</operation>

<operation id="3512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7241  %tmp_43_25_5_i_i = xor i1 %tmp1597, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_5_i_i"/></StgValue>
</operation>

<operation id="3513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7467" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7242  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7246  %tmp_2729 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2729"/></StgValue>
</operation>

<operation id="3515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7247  %tmp1598 = xor i1 %tmp_1904, %tmp_2729

]]></Node>
<StgValue><ssdm name="tmp1598"/></StgValue>
</operation>

<operation id="3516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7248  %tmp_43_25_6_i_i = xor i1 %tmp1598, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_6_i_i"/></StgValue>
</operation>

<operation id="3517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7474" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7249  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7253  %tmp_2730 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2730"/></StgValue>
</operation>

<operation id="3519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7254  %tmp1599 = xor i1 %tmp_1906, %tmp_2730

]]></Node>
<StgValue><ssdm name="tmp1599"/></StgValue>
</operation>

<operation id="3520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7255  %tmp_43_25_7_i_i = xor i1 %tmp1599, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_7_i_i"/></StgValue>
</operation>

<operation id="3521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7481" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7256  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7260  %tmp_2731 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2731"/></StgValue>
</operation>

<operation id="3523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7261  %tmp1600 = xor i1 %tmp_1908, %tmp_2731

]]></Node>
<StgValue><ssdm name="tmp1600"/></StgValue>
</operation>

<operation id="3524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7262  %tmp_43_25_8_i_i = xor i1 %tmp1600, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_8_i_i"/></StgValue>
</operation>

<operation id="3525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7488" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7263  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7267  %tmp_2732 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2732"/></StgValue>
</operation>

<operation id="3527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7268  %tmp1601 = xor i1 %tmp_1910, %tmp_2732

]]></Node>
<StgValue><ssdm name="tmp1601"/></StgValue>
</operation>

<operation id="3528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7269  %tmp_43_25_9_i_i = xor i1 %tmp1601, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_9_i_i"/></StgValue>
</operation>

<operation id="3529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7270  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7274  %tmp_2733 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2733"/></StgValue>
</operation>

<operation id="3531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7275  %tmp1602 = xor i1 %tmp_1912, %tmp_2733

]]></Node>
<StgValue><ssdm name="tmp1602"/></StgValue>
</operation>

<operation id="3532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7276  %tmp_43_25_i_i_2535 = xor i1 %tmp1602, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_i_i_2535"/></StgValue>
</operation>

<operation id="3533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7502" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7277  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_i_i_2535, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7281  %tmp_2734 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2734"/></StgValue>
</operation>

<operation id="3535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7282  %tmp1603 = xor i1 %tmp_1914, %tmp_2734

]]></Node>
<StgValue><ssdm name="tmp1603"/></StgValue>
</operation>

<operation id="3536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7283  %tmp_43_25_10_i_i = xor i1 %tmp1603, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_10_i_i"/></StgValue>
</operation>

<operation id="3537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7509" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7284  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7288  %tmp_2735 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2735"/></StgValue>
</operation>

<operation id="3539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7289  %tmp1604 = xor i1 %tmp_1916, %tmp_2735

]]></Node>
<StgValue><ssdm name="tmp1604"/></StgValue>
</operation>

<operation id="3540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7290  %tmp_43_25_11_i_i = xor i1 %tmp1604, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_11_i_i"/></StgValue>
</operation>

<operation id="3541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7516" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7291  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7295  %tmp_2736 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2736"/></StgValue>
</operation>

<operation id="3543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7296  %tmp1605 = xor i1 %tmp_1918, %tmp_2736

]]></Node>
<StgValue><ssdm name="tmp1605"/></StgValue>
</operation>

<operation id="3544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7297  %tmp_43_25_12_i_i = xor i1 %tmp1605, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_12_i_i"/></StgValue>
</operation>

<operation id="3545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7298  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7302  %tmp_2737 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2737"/></StgValue>
</operation>

<operation id="3547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7303  %tmp1606 = xor i1 %tmp_1920, %tmp_2737

]]></Node>
<StgValue><ssdm name="tmp1606"/></StgValue>
</operation>

<operation id="3548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7304  %tmp_43_25_13_i_i = xor i1 %tmp1606, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_13_i_i"/></StgValue>
</operation>

<operation id="3549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7530" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7305  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7309  %tmp_2738 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2738"/></StgValue>
</operation>

<operation id="3551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7310  %tmp1607 = xor i1 %tmp_1922, %tmp_2738

]]></Node>
<StgValue><ssdm name="tmp1607"/></StgValue>
</operation>

<operation id="3552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7311  %tmp_43_25_14_i_i = xor i1 %tmp1607, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_14_i_i"/></StgValue>
</operation>

<operation id="3553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7537" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7312  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7541" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7316  %tmp_2739 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2739"/></StgValue>
</operation>

<operation id="3555" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7317  %tmp1608 = xor i1 %tmp_1924, %tmp_2739

]]></Node>
<StgValue><ssdm name="tmp1608"/></StgValue>
</operation>

<operation id="3556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7318  %tmp_43_25_15_i_i = xor i1 %tmp1608, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_15_i_i"/></StgValue>
</operation>

<operation id="3557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7544" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7319  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7323  %tmp_2740 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2740"/></StgValue>
</operation>

<operation id="3559" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7324  %tmp1609 = xor i1 %tmp_1926, %tmp_2740

]]></Node>
<StgValue><ssdm name="tmp1609"/></StgValue>
</operation>

<operation id="3560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7325  %tmp_43_25_16_i_i = xor i1 %tmp1609, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_16_i_i"/></StgValue>
</operation>

<operation id="3561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7551" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7326  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7330  %tmp_2741 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2741"/></StgValue>
</operation>

<operation id="3563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7331  %tmp1610 = xor i1 %tmp_1928, %tmp_2741

]]></Node>
<StgValue><ssdm name="tmp1610"/></StgValue>
</operation>

<operation id="3564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7332  %tmp_43_25_17_i_i = xor i1 %tmp1610, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_17_i_i"/></StgValue>
</operation>

<operation id="3565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7333  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7562" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7337  %tmp_2742 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2742"/></StgValue>
</operation>

<operation id="3567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7338  %tmp1611 = xor i1 %tmp_1930, %tmp_2742

]]></Node>
<StgValue><ssdm name="tmp1611"/></StgValue>
</operation>

<operation id="3568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7339  %tmp_43_25_18_i_i = xor i1 %tmp1611, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_18_i_i"/></StgValue>
</operation>

<operation id="3569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7565" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7340  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7569" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7344  %tmp_2743 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2743"/></StgValue>
</operation>

<operation id="3571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7345  %tmp1612 = xor i1 %tmp_1932, %tmp_2743

]]></Node>
<StgValue><ssdm name="tmp1612"/></StgValue>
</operation>

<operation id="3572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7346  %tmp_43_25_19_i_i = xor i1 %tmp1612, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_19_i_i"/></StgValue>
</operation>

<operation id="3573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7347  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7351  %tmp_2744 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2744"/></StgValue>
</operation>

<operation id="3575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7352  %tmp1613 = xor i1 %tmp_1934, %tmp_2744

]]></Node>
<StgValue><ssdm name="tmp1613"/></StgValue>
</operation>

<operation id="3576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7353  %tmp_43_25_20_i_i = xor i1 %tmp1613, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_20_i_i"/></StgValue>
</operation>

<operation id="3577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7579" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7354  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7358  %tmp_2745 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2745"/></StgValue>
</operation>

<operation id="3579" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7359  %tmp1614 = xor i1 %tmp_1936, %tmp_2745

]]></Node>
<StgValue><ssdm name="tmp1614"/></StgValue>
</operation>

<operation id="3580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7360  %tmp_43_25_21_i_i = xor i1 %tmp1614, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_21_i_i"/></StgValue>
</operation>

<operation id="3581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7586" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7361  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7365  %tmp_2746 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2746"/></StgValue>
</operation>

<operation id="3583" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7366  %tmp1615 = xor i1 %tmp_1938, %tmp_2746

]]></Node>
<StgValue><ssdm name="tmp1615"/></StgValue>
</operation>

<operation id="3584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7367  %tmp_43_25_22_i_i = xor i1 %tmp1615, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_22_i_i"/></StgValue>
</operation>

<operation id="3585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7593" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7368  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7372  %tmp_2747 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2747"/></StgValue>
</operation>

<operation id="3587" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7373  %tmp1616 = xor i1 %tmp_1940, %tmp_2747

]]></Node>
<StgValue><ssdm name="tmp1616"/></StgValue>
</operation>

<operation id="3588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7374  %tmp_43_25_23_i_i = xor i1 %tmp1616, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_23_i_i"/></StgValue>
</operation>

<operation id="3589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7600" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7375  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7379  %tmp_2748 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2748"/></StgValue>
</operation>

<operation id="3591" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7380  %tmp1617 = xor i1 %tmp_1942, %tmp_2748

]]></Node>
<StgValue><ssdm name="tmp1617"/></StgValue>
</operation>

<operation id="3592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7381  %tmp_43_25_24_i_i = xor i1 %tmp1617, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_24_i_i"/></StgValue>
</operation>

<operation id="3593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7607" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7382  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7386  %tmp_2749 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2749"/></StgValue>
</operation>

<operation id="3595" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7387  %tmp1618 = xor i1 %tmp_1944, %tmp_2749

]]></Node>
<StgValue><ssdm name="tmp1618"/></StgValue>
</operation>

<operation id="3596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7388  %tmp_43_25_25_i_i = xor i1 %tmp1618, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_25_i_i"/></StgValue>
</operation>

<operation id="3597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7614" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7389  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7393  %tmp_2750 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2750"/></StgValue>
</operation>

<operation id="3599" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7394  %tmp1619 = xor i1 %tmp_1946, %tmp_2750

]]></Node>
<StgValue><ssdm name="tmp1619"/></StgValue>
</operation>

<operation id="3600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7395  %tmp_43_25_26_i_i = xor i1 %tmp1619, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_26_i_i"/></StgValue>
</operation>

<operation id="3601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7621" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7396  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7400  %tmp_2751 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2751"/></StgValue>
</operation>

<operation id="3603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7401  %tmp1620 = xor i1 %tmp_1948, %tmp_2751

]]></Node>
<StgValue><ssdm name="tmp1620"/></StgValue>
</operation>

<operation id="3604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7402  %tmp_43_25_27_i_i = xor i1 %tmp1620, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_27_i_i"/></StgValue>
</operation>

<operation id="3605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7628" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7403  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7632" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7407  %tmp_2752 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2752"/></StgValue>
</operation>

<operation id="3607" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7408  %tmp1621 = xor i1 %tmp_1950, %tmp_2752

]]></Node>
<StgValue><ssdm name="tmp1621"/></StgValue>
</operation>

<operation id="3608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7409  %tmp_43_25_28_i_i = xor i1 %tmp1621, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_28_i_i"/></StgValue>
</operation>

<operation id="3609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7635" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7410  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7414  %tmp_2753 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2753"/></StgValue>
</operation>

<operation id="3611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7415  %tmp1622 = xor i1 %tmp_1952, %tmp_2753

]]></Node>
<StgValue><ssdm name="tmp1622"/></StgValue>
</operation>

<operation id="3612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7416  %tmp_43_25_29_i_i = xor i1 %tmp1622, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_29_i_i"/></StgValue>
</operation>

<operation id="3613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7642" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7417  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7421  %tmp_2754 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_83, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2754"/></StgValue>
</operation>

<operation id="3615" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7422  %tmp1623 = xor i1 %tmp_1954, %tmp_2754

]]></Node>
<StgValue><ssdm name="tmp1623"/></StgValue>
</operation>

<operation id="3616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7423  %tmp_43_25_30_i_i = xor i1 %tmp1623, true

]]></Node>
<StgValue><ssdm name="tmp_43_25_30_i_i"/></StgValue>
</operation>

<operation id="3617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7649" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7424  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_25_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3618" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7711" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:7486  %weights1_m_weights_V_85 = load i32* %weights1_m_weights_V_84, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_85"/></StgValue>
</operation>

<operation id="3619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7713" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:7488  %tmp_2755 = trunc i32 %weights1_m_weights_V_85 to i1

]]></Node>
<StgValue><ssdm name="tmp_2755"/></StgValue>
</operation>

<operation id="3620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7489  %tmp1655 = xor i1 %tmp_1892, %tmp_2755

]]></Node>
<StgValue><ssdm name="tmp1655"/></StgValue>
</operation>

<operation id="3621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7490  %tmp_43_26_i_i = xor i1 %tmp1655, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_i_i"/></StgValue>
</operation>

<operation id="3622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7716" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7491  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7495  %tmp_2756 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2756"/></StgValue>
</operation>

<operation id="3624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7496  %tmp1656 = xor i1 %tmp_1894, %tmp_2756

]]></Node>
<StgValue><ssdm name="tmp1656"/></StgValue>
</operation>

<operation id="3625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7497  %tmp_43_26_1_i_i = xor i1 %tmp1656, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_1_i_i"/></StgValue>
</operation>

<operation id="3626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7723" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7498  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7502  %tmp_2757 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2757"/></StgValue>
</operation>

<operation id="3628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7503  %tmp1657 = xor i1 %tmp_1896, %tmp_2757

]]></Node>
<StgValue><ssdm name="tmp1657"/></StgValue>
</operation>

<operation id="3629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7504  %tmp_43_26_2_i_i = xor i1 %tmp1657, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_2_i_i"/></StgValue>
</operation>

<operation id="3630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7730" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7505  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7509  %tmp_2758 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2758"/></StgValue>
</operation>

<operation id="3632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7510  %tmp1658 = xor i1 %tmp_1898, %tmp_2758

]]></Node>
<StgValue><ssdm name="tmp1658"/></StgValue>
</operation>

<operation id="3633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7511  %tmp_43_26_3_i_i = xor i1 %tmp1658, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_3_i_i"/></StgValue>
</operation>

<operation id="3634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7737" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7512  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7516  %tmp_2759 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2759"/></StgValue>
</operation>

<operation id="3636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7517  %tmp1659 = xor i1 %tmp_1900, %tmp_2759

]]></Node>
<StgValue><ssdm name="tmp1659"/></StgValue>
</operation>

<operation id="3637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7518  %tmp_43_26_4_i_i = xor i1 %tmp1659, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_4_i_i"/></StgValue>
</operation>

<operation id="3638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7744" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7519  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7523  %tmp_2760 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2760"/></StgValue>
</operation>

<operation id="3640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7524  %tmp1660 = xor i1 %tmp_1902, %tmp_2760

]]></Node>
<StgValue><ssdm name="tmp1660"/></StgValue>
</operation>

<operation id="3641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7525  %tmp_43_26_5_i_i = xor i1 %tmp1660, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_5_i_i"/></StgValue>
</operation>

<operation id="3642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7751" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7526  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7530  %tmp_2761 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2761"/></StgValue>
</operation>

<operation id="3644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7531  %tmp1661 = xor i1 %tmp_1904, %tmp_2761

]]></Node>
<StgValue><ssdm name="tmp1661"/></StgValue>
</operation>

<operation id="3645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7532  %tmp_43_26_6_i_i = xor i1 %tmp1661, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_6_i_i"/></StgValue>
</operation>

<operation id="3646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7758" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7533  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7537  %tmp_2762 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2762"/></StgValue>
</operation>

<operation id="3648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7538  %tmp1662 = xor i1 %tmp_1906, %tmp_2762

]]></Node>
<StgValue><ssdm name="tmp1662"/></StgValue>
</operation>

<operation id="3649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7539  %tmp_43_26_7_i_i = xor i1 %tmp1662, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_7_i_i"/></StgValue>
</operation>

<operation id="3650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7765" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7540  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7544  %tmp_2763 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2763"/></StgValue>
</operation>

<operation id="3652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7545  %tmp1663 = xor i1 %tmp_1908, %tmp_2763

]]></Node>
<StgValue><ssdm name="tmp1663"/></StgValue>
</operation>

<operation id="3653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7546  %tmp_43_26_8_i_i = xor i1 %tmp1663, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_8_i_i"/></StgValue>
</operation>

<operation id="3654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7772" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7547  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7551  %tmp_2764 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2764"/></StgValue>
</operation>

<operation id="3656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7552  %tmp1664 = xor i1 %tmp_1910, %tmp_2764

]]></Node>
<StgValue><ssdm name="tmp1664"/></StgValue>
</operation>

<operation id="3657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7553  %tmp_43_26_9_i_i = xor i1 %tmp1664, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_9_i_i"/></StgValue>
</operation>

<operation id="3658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7779" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7554  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7558  %tmp_2765 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2765"/></StgValue>
</operation>

<operation id="3660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7559  %tmp1665 = xor i1 %tmp_1912, %tmp_2765

]]></Node>
<StgValue><ssdm name="tmp1665"/></StgValue>
</operation>

<operation id="3661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7560  %tmp_43_26_i_i_2569 = xor i1 %tmp1665, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_i_i_2569"/></StgValue>
</operation>

<operation id="3662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7786" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7561  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_i_i_2569, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7565  %tmp_2766 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2766"/></StgValue>
</operation>

<operation id="3664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7566  %tmp1666 = xor i1 %tmp_1914, %tmp_2766

]]></Node>
<StgValue><ssdm name="tmp1666"/></StgValue>
</operation>

<operation id="3665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7567  %tmp_43_26_10_i_i = xor i1 %tmp1666, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_10_i_i"/></StgValue>
</operation>

<operation id="3666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7793" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7568  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7572  %tmp_2767 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2767"/></StgValue>
</operation>

<operation id="3668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7573  %tmp1667 = xor i1 %tmp_1916, %tmp_2767

]]></Node>
<StgValue><ssdm name="tmp1667"/></StgValue>
</operation>

<operation id="3669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7574  %tmp_43_26_11_i_i = xor i1 %tmp1667, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_11_i_i"/></StgValue>
</operation>

<operation id="3670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7800" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7575  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7579  %tmp_2768 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2768"/></StgValue>
</operation>

<operation id="3672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7580  %tmp1668 = xor i1 %tmp_1918, %tmp_2768

]]></Node>
<StgValue><ssdm name="tmp1668"/></StgValue>
</operation>

<operation id="3673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7581  %tmp_43_26_12_i_i = xor i1 %tmp1668, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_12_i_i"/></StgValue>
</operation>

<operation id="3674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7807" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7582  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7586  %tmp_2769 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2769"/></StgValue>
</operation>

<operation id="3676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7587  %tmp1669 = xor i1 %tmp_1920, %tmp_2769

]]></Node>
<StgValue><ssdm name="tmp1669"/></StgValue>
</operation>

<operation id="3677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7588  %tmp_43_26_13_i_i = xor i1 %tmp1669, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_13_i_i"/></StgValue>
</operation>

<operation id="3678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7814" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7589  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7593  %tmp_2770 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2770"/></StgValue>
</operation>

<operation id="3680" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7594  %tmp1670 = xor i1 %tmp_1922, %tmp_2770

]]></Node>
<StgValue><ssdm name="tmp1670"/></StgValue>
</operation>

<operation id="3681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7595  %tmp_43_26_14_i_i = xor i1 %tmp1670, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_14_i_i"/></StgValue>
</operation>

<operation id="3682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7821" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7596  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7600  %tmp_2771 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2771"/></StgValue>
</operation>

<operation id="3684" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7601  %tmp1671 = xor i1 %tmp_1924, %tmp_2771

]]></Node>
<StgValue><ssdm name="tmp1671"/></StgValue>
</operation>

<operation id="3685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7602  %tmp_43_26_15_i_i = xor i1 %tmp1671, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_15_i_i"/></StgValue>
</operation>

<operation id="3686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7828" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7603  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7607  %tmp_2772 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2772"/></StgValue>
</operation>

<operation id="3688" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7608  %tmp1672 = xor i1 %tmp_1926, %tmp_2772

]]></Node>
<StgValue><ssdm name="tmp1672"/></StgValue>
</operation>

<operation id="3689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7609  %tmp_43_26_16_i_i = xor i1 %tmp1672, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_16_i_i"/></StgValue>
</operation>

<operation id="3690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7835" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7610  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7839" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7614  %tmp_2773 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2773"/></StgValue>
</operation>

<operation id="3692" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7615  %tmp1673 = xor i1 %tmp_1928, %tmp_2773

]]></Node>
<StgValue><ssdm name="tmp1673"/></StgValue>
</operation>

<operation id="3693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7616  %tmp_43_26_17_i_i = xor i1 %tmp1673, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_17_i_i"/></StgValue>
</operation>

<operation id="3694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7842" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7617  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7621  %tmp_2774 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2774"/></StgValue>
</operation>

<operation id="3696" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7622  %tmp1674 = xor i1 %tmp_1930, %tmp_2774

]]></Node>
<StgValue><ssdm name="tmp1674"/></StgValue>
</operation>

<operation id="3697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7623  %tmp_43_26_18_i_i = xor i1 %tmp1674, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_18_i_i"/></StgValue>
</operation>

<operation id="3698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7849" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7624  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7853" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7628  %tmp_2775 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2775"/></StgValue>
</operation>

<operation id="3700" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7629  %tmp1675 = xor i1 %tmp_1932, %tmp_2775

]]></Node>
<StgValue><ssdm name="tmp1675"/></StgValue>
</operation>

<operation id="3701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7630  %tmp_43_26_19_i_i = xor i1 %tmp1675, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_19_i_i"/></StgValue>
</operation>

<operation id="3702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7856" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7631  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7635  %tmp_2776 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2776"/></StgValue>
</operation>

<operation id="3704" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7636  %tmp1676 = xor i1 %tmp_1934, %tmp_2776

]]></Node>
<StgValue><ssdm name="tmp1676"/></StgValue>
</operation>

<operation id="3705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7637  %tmp_43_26_20_i_i = xor i1 %tmp1676, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_20_i_i"/></StgValue>
</operation>

<operation id="3706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7863" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7638  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7642  %tmp_2777 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2777"/></StgValue>
</operation>

<operation id="3708" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7643  %tmp1677 = xor i1 %tmp_1936, %tmp_2777

]]></Node>
<StgValue><ssdm name="tmp1677"/></StgValue>
</operation>

<operation id="3709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7644  %tmp_43_26_21_i_i = xor i1 %tmp1677, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_21_i_i"/></StgValue>
</operation>

<operation id="3710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7870" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7645  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7649  %tmp_2778 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2778"/></StgValue>
</operation>

<operation id="3712" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7650  %tmp1678 = xor i1 %tmp_1938, %tmp_2778

]]></Node>
<StgValue><ssdm name="tmp1678"/></StgValue>
</operation>

<operation id="3713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7651  %tmp_43_26_22_i_i = xor i1 %tmp1678, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_22_i_i"/></StgValue>
</operation>

<operation id="3714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7877" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7652  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7656  %tmp_2779 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2779"/></StgValue>
</operation>

<operation id="3716" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7657  %tmp1679 = xor i1 %tmp_1940, %tmp_2779

]]></Node>
<StgValue><ssdm name="tmp1679"/></StgValue>
</operation>

<operation id="3717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7658  %tmp_43_26_23_i_i = xor i1 %tmp1679, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_23_i_i"/></StgValue>
</operation>

<operation id="3718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7884" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7659  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7663  %tmp_2780 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2780"/></StgValue>
</operation>

<operation id="3720" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7664  %tmp1680 = xor i1 %tmp_1942, %tmp_2780

]]></Node>
<StgValue><ssdm name="tmp1680"/></StgValue>
</operation>

<operation id="3721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7665  %tmp_43_26_24_i_i = xor i1 %tmp1680, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_24_i_i"/></StgValue>
</operation>

<operation id="3722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7891" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7666  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7670  %tmp_2781 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2781"/></StgValue>
</operation>

<operation id="3724" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7671  %tmp1681 = xor i1 %tmp_1944, %tmp_2781

]]></Node>
<StgValue><ssdm name="tmp1681"/></StgValue>
</operation>

<operation id="3725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7672  %tmp_43_26_25_i_i = xor i1 %tmp1681, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_25_i_i"/></StgValue>
</operation>

<operation id="3726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7898" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7673  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7677  %tmp_2782 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2782"/></StgValue>
</operation>

<operation id="3728" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7678  %tmp1682 = xor i1 %tmp_1946, %tmp_2782

]]></Node>
<StgValue><ssdm name="tmp1682"/></StgValue>
</operation>

<operation id="3729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7679  %tmp_43_26_26_i_i = xor i1 %tmp1682, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_26_i_i"/></StgValue>
</operation>

<operation id="3730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7905" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7680  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7684  %tmp_2783 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2783"/></StgValue>
</operation>

<operation id="3732" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7685  %tmp1683 = xor i1 %tmp_1948, %tmp_2783

]]></Node>
<StgValue><ssdm name="tmp1683"/></StgValue>
</operation>

<operation id="3733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7686  %tmp_43_26_27_i_i = xor i1 %tmp1683, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_27_i_i"/></StgValue>
</operation>

<operation id="3734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7912" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7687  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7916" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7691  %tmp_2784 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2784"/></StgValue>
</operation>

<operation id="3736" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7692  %tmp1684 = xor i1 %tmp_1950, %tmp_2784

]]></Node>
<StgValue><ssdm name="tmp1684"/></StgValue>
</operation>

<operation id="3737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7693  %tmp_43_26_28_i_i = xor i1 %tmp1684, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_28_i_i"/></StgValue>
</operation>

<operation id="3738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7919" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7694  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7698  %tmp_2785 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2785"/></StgValue>
</operation>

<operation id="3740" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7699  %tmp1685 = xor i1 %tmp_1952, %tmp_2785

]]></Node>
<StgValue><ssdm name="tmp1685"/></StgValue>
</operation>

<operation id="3741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7700  %tmp_43_26_29_i_i = xor i1 %tmp1685, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_29_i_i"/></StgValue>
</operation>

<operation id="3742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7926" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7701  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7705  %tmp_2786 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_85, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2786"/></StgValue>
</operation>

<operation id="3744" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7706  %tmp1686 = xor i1 %tmp_1954, %tmp_2786

]]></Node>
<StgValue><ssdm name="tmp1686"/></StgValue>
</operation>

<operation id="3745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7707  %tmp_43_26_30_i_i = xor i1 %tmp1686, true

]]></Node>
<StgValue><ssdm name="tmp_43_26_30_i_i"/></StgValue>
</operation>

<operation id="3746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7933" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7708  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_26_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3747" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7995" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:7770  %weights1_m_weights_V_87 = load i32* %weights1_m_weights_V_86, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_87"/></StgValue>
</operation>

<operation id="3748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7997" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:7772  %tmp_2787 = trunc i32 %weights1_m_weights_V_87 to i1

]]></Node>
<StgValue><ssdm name="tmp_2787"/></StgValue>
</operation>

<operation id="3749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7773  %tmp1718 = xor i1 %tmp_1892, %tmp_2787

]]></Node>
<StgValue><ssdm name="tmp1718"/></StgValue>
</operation>

<operation id="3750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7774  %tmp_43_27_i_i = xor i1 %tmp1718, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_i_i"/></StgValue>
</operation>

<operation id="3751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8000" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7775  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7779  %tmp_2788 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2788"/></StgValue>
</operation>

<operation id="3753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7780  %tmp1719 = xor i1 %tmp_1894, %tmp_2788

]]></Node>
<StgValue><ssdm name="tmp1719"/></StgValue>
</operation>

<operation id="3754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7781  %tmp_43_27_1_i_i = xor i1 %tmp1719, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_1_i_i"/></StgValue>
</operation>

<operation id="3755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7782  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7786  %tmp_2789 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2789"/></StgValue>
</operation>

<operation id="3757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7787  %tmp1720 = xor i1 %tmp_1896, %tmp_2789

]]></Node>
<StgValue><ssdm name="tmp1720"/></StgValue>
</operation>

<operation id="3758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7788  %tmp_43_27_2_i_i = xor i1 %tmp1720, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_2_i_i"/></StgValue>
</operation>

<operation id="3759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7789  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7793  %tmp_2790 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2790"/></StgValue>
</operation>

<operation id="3761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7794  %tmp1721 = xor i1 %tmp_1898, %tmp_2790

]]></Node>
<StgValue><ssdm name="tmp1721"/></StgValue>
</operation>

<operation id="3762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7795  %tmp_43_27_3_i_i = xor i1 %tmp1721, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_3_i_i"/></StgValue>
</operation>

<operation id="3763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7796  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7800  %tmp_2791 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2791"/></StgValue>
</operation>

<operation id="3765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7801  %tmp1722 = xor i1 %tmp_1900, %tmp_2791

]]></Node>
<StgValue><ssdm name="tmp1722"/></StgValue>
</operation>

<operation id="3766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7802  %tmp_43_27_4_i_i = xor i1 %tmp1722, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_4_i_i"/></StgValue>
</operation>

<operation id="3767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8028" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7803  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8032" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7807  %tmp_2792 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2792"/></StgValue>
</operation>

<operation id="3769" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7808  %tmp1723 = xor i1 %tmp_1902, %tmp_2792

]]></Node>
<StgValue><ssdm name="tmp1723"/></StgValue>
</operation>

<operation id="3770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7809  %tmp_43_27_5_i_i = xor i1 %tmp1723, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_5_i_i"/></StgValue>
</operation>

<operation id="3771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8035" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7810  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7814  %tmp_2793 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2793"/></StgValue>
</operation>

<operation id="3773" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7815  %tmp1724 = xor i1 %tmp_1904, %tmp_2793

]]></Node>
<StgValue><ssdm name="tmp1724"/></StgValue>
</operation>

<operation id="3774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7816  %tmp_43_27_6_i_i = xor i1 %tmp1724, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_6_i_i"/></StgValue>
</operation>

<operation id="3775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8042" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7817  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7821  %tmp_2794 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2794"/></StgValue>
</operation>

<operation id="3777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7822  %tmp1725 = xor i1 %tmp_1906, %tmp_2794

]]></Node>
<StgValue><ssdm name="tmp1725"/></StgValue>
</operation>

<operation id="3778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7823  %tmp_43_27_7_i_i = xor i1 %tmp1725, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_7_i_i"/></StgValue>
</operation>

<operation id="3779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8049" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7824  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7828  %tmp_2795 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2795"/></StgValue>
</operation>

<operation id="3781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7829  %tmp1726 = xor i1 %tmp_1908, %tmp_2795

]]></Node>
<StgValue><ssdm name="tmp1726"/></StgValue>
</operation>

<operation id="3782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7830  %tmp_43_27_8_i_i = xor i1 %tmp1726, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_8_i_i"/></StgValue>
</operation>

<operation id="3783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8056" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7831  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7835  %tmp_2796 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2796"/></StgValue>
</operation>

<operation id="3785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7836  %tmp1727 = xor i1 %tmp_1910, %tmp_2796

]]></Node>
<StgValue><ssdm name="tmp1727"/></StgValue>
</operation>

<operation id="3786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7837  %tmp_43_27_9_i_i = xor i1 %tmp1727, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_9_i_i"/></StgValue>
</operation>

<operation id="3787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8063" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7838  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7842  %tmp_2797 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2797"/></StgValue>
</operation>

<operation id="3789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7843  %tmp1728 = xor i1 %tmp_1912, %tmp_2797

]]></Node>
<StgValue><ssdm name="tmp1728"/></StgValue>
</operation>

<operation id="3790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7844  %tmp_43_27_i_i_2603 = xor i1 %tmp1728, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_i_i_2603"/></StgValue>
</operation>

<operation id="3791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8070" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7845  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_i_i_2603, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7849  %tmp_2798 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2798"/></StgValue>
</operation>

<operation id="3793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7850  %tmp1729 = xor i1 %tmp_1914, %tmp_2798

]]></Node>
<StgValue><ssdm name="tmp1729"/></StgValue>
</operation>

<operation id="3794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7851  %tmp_43_27_10_i_i = xor i1 %tmp1729, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_10_i_i"/></StgValue>
</operation>

<operation id="3795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8077" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7852  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7856  %tmp_2799 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2799"/></StgValue>
</operation>

<operation id="3797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7857  %tmp1730 = xor i1 %tmp_1916, %tmp_2799

]]></Node>
<StgValue><ssdm name="tmp1730"/></StgValue>
</operation>

<operation id="3798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7858  %tmp_43_27_11_i_i = xor i1 %tmp1730, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_11_i_i"/></StgValue>
</operation>

<operation id="3799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8084" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7859  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7863  %tmp_2800 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2800"/></StgValue>
</operation>

<operation id="3801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7864  %tmp1731 = xor i1 %tmp_1918, %tmp_2800

]]></Node>
<StgValue><ssdm name="tmp1731"/></StgValue>
</operation>

<operation id="3802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7865  %tmp_43_27_12_i_i = xor i1 %tmp1731, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_12_i_i"/></StgValue>
</operation>

<operation id="3803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8091" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7866  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7870  %tmp_2801 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2801"/></StgValue>
</operation>

<operation id="3805" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7871  %tmp1732 = xor i1 %tmp_1920, %tmp_2801

]]></Node>
<StgValue><ssdm name="tmp1732"/></StgValue>
</operation>

<operation id="3806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7872  %tmp_43_27_13_i_i = xor i1 %tmp1732, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_13_i_i"/></StgValue>
</operation>

<operation id="3807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8098" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7873  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7877  %tmp_2802 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2802"/></StgValue>
</operation>

<operation id="3809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7878  %tmp1733 = xor i1 %tmp_1922, %tmp_2802

]]></Node>
<StgValue><ssdm name="tmp1733"/></StgValue>
</operation>

<operation id="3810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7879  %tmp_43_27_14_i_i = xor i1 %tmp1733, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_14_i_i"/></StgValue>
</operation>

<operation id="3811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7880  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7884  %tmp_2803 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2803"/></StgValue>
</operation>

<operation id="3813" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7885  %tmp1734 = xor i1 %tmp_1924, %tmp_2803

]]></Node>
<StgValue><ssdm name="tmp1734"/></StgValue>
</operation>

<operation id="3814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7886  %tmp_43_27_15_i_i = xor i1 %tmp1734, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_15_i_i"/></StgValue>
</operation>

<operation id="3815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8112" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7887  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7891  %tmp_2804 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2804"/></StgValue>
</operation>

<operation id="3817" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7892  %tmp1735 = xor i1 %tmp_1926, %tmp_2804

]]></Node>
<StgValue><ssdm name="tmp1735"/></StgValue>
</operation>

<operation id="3818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7893  %tmp_43_27_16_i_i = xor i1 %tmp1735, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_16_i_i"/></StgValue>
</operation>

<operation id="3819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7894  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7898  %tmp_2805 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2805"/></StgValue>
</operation>

<operation id="3821" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7899  %tmp1736 = xor i1 %tmp_1928, %tmp_2805

]]></Node>
<StgValue><ssdm name="tmp1736"/></StgValue>
</operation>

<operation id="3822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7900  %tmp_43_27_17_i_i = xor i1 %tmp1736, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_17_i_i"/></StgValue>
</operation>

<operation id="3823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7901  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7905  %tmp_2806 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2806"/></StgValue>
</operation>

<operation id="3825" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7906  %tmp1737 = xor i1 %tmp_1930, %tmp_2806

]]></Node>
<StgValue><ssdm name="tmp1737"/></StgValue>
</operation>

<operation id="3826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7907  %tmp_43_27_18_i_i = xor i1 %tmp1737, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_18_i_i"/></StgValue>
</operation>

<operation id="3827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8133" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7908  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7912  %tmp_2807 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2807"/></StgValue>
</operation>

<operation id="3829" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7913  %tmp1738 = xor i1 %tmp_1932, %tmp_2807

]]></Node>
<StgValue><ssdm name="tmp1738"/></StgValue>
</operation>

<operation id="3830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7914  %tmp_43_27_19_i_i = xor i1 %tmp1738, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_19_i_i"/></StgValue>
</operation>

<operation id="3831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8140" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7915  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7919  %tmp_2808 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2808"/></StgValue>
</operation>

<operation id="3833" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7920  %tmp1739 = xor i1 %tmp_1934, %tmp_2808

]]></Node>
<StgValue><ssdm name="tmp1739"/></StgValue>
</operation>

<operation id="3834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7921  %tmp_43_27_20_i_i = xor i1 %tmp1739, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_20_i_i"/></StgValue>
</operation>

<operation id="3835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8147" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7922  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7926  %tmp_2809 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2809"/></StgValue>
</operation>

<operation id="3837" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7927  %tmp1740 = xor i1 %tmp_1936, %tmp_2809

]]></Node>
<StgValue><ssdm name="tmp1740"/></StgValue>
</operation>

<operation id="3838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7928  %tmp_43_27_21_i_i = xor i1 %tmp1740, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_21_i_i"/></StgValue>
</operation>

<operation id="3839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8154" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7929  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7933  %tmp_2810 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2810"/></StgValue>
</operation>

<operation id="3841" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7934  %tmp1741 = xor i1 %tmp_1938, %tmp_2810

]]></Node>
<StgValue><ssdm name="tmp1741"/></StgValue>
</operation>

<operation id="3842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7935  %tmp_43_27_22_i_i = xor i1 %tmp1741, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_22_i_i"/></StgValue>
</operation>

<operation id="3843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8161" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7936  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7940  %tmp_2811 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2811"/></StgValue>
</operation>

<operation id="3845" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7941  %tmp1742 = xor i1 %tmp_1940, %tmp_2811

]]></Node>
<StgValue><ssdm name="tmp1742"/></StgValue>
</operation>

<operation id="3846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7942  %tmp_43_27_23_i_i = xor i1 %tmp1742, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_23_i_i"/></StgValue>
</operation>

<operation id="3847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8168" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7943  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7947  %tmp_2812 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2812"/></StgValue>
</operation>

<operation id="3849" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7948  %tmp1743 = xor i1 %tmp_1942, %tmp_2812

]]></Node>
<StgValue><ssdm name="tmp1743"/></StgValue>
</operation>

<operation id="3850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7949  %tmp_43_27_24_i_i = xor i1 %tmp1743, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_24_i_i"/></StgValue>
</operation>

<operation id="3851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8175" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7950  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7954  %tmp_2813 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2813"/></StgValue>
</operation>

<operation id="3853" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7955  %tmp1744 = xor i1 %tmp_1944, %tmp_2813

]]></Node>
<StgValue><ssdm name="tmp1744"/></StgValue>
</operation>

<operation id="3854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7956  %tmp_43_27_25_i_i = xor i1 %tmp1744, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_25_i_i"/></StgValue>
</operation>

<operation id="3855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8182" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7957  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7961  %tmp_2814 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2814"/></StgValue>
</operation>

<operation id="3857" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7962  %tmp1745 = xor i1 %tmp_1946, %tmp_2814

]]></Node>
<StgValue><ssdm name="tmp1745"/></StgValue>
</operation>

<operation id="3858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7963  %tmp_43_27_26_i_i = xor i1 %tmp1745, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_26_i_i"/></StgValue>
</operation>

<operation id="3859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8189" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7964  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7968  %tmp_2815 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2815"/></StgValue>
</operation>

<operation id="3861" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7969  %tmp1746 = xor i1 %tmp_1948, %tmp_2815

]]></Node>
<StgValue><ssdm name="tmp1746"/></StgValue>
</operation>

<operation id="3862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7970  %tmp_43_27_27_i_i = xor i1 %tmp1746, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_27_i_i"/></StgValue>
</operation>

<operation id="3863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8196" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7971  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7975  %tmp_2816 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2816"/></StgValue>
</operation>

<operation id="3865" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7976  %tmp1747 = xor i1 %tmp_1950, %tmp_2816

]]></Node>
<StgValue><ssdm name="tmp1747"/></StgValue>
</operation>

<operation id="3866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7977  %tmp_43_27_28_i_i = xor i1 %tmp1747, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_28_i_i"/></StgValue>
</operation>

<operation id="3867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8203" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7978  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7982  %tmp_2817 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2817"/></StgValue>
</operation>

<operation id="3869" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7983  %tmp1748 = xor i1 %tmp_1952, %tmp_2817

]]></Node>
<StgValue><ssdm name="tmp1748"/></StgValue>
</operation>

<operation id="3870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7984  %tmp_43_27_29_i_i = xor i1 %tmp1748, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_29_i_i"/></StgValue>
</operation>

<operation id="3871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8210" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7985  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7989  %tmp_2818 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_87, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2818"/></StgValue>
</operation>

<operation id="3873" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7990  %tmp1749 = xor i1 %tmp_1954, %tmp_2818

]]></Node>
<StgValue><ssdm name="tmp1749"/></StgValue>
</operation>

<operation id="3874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:7991  %tmp_43_27_30_i_i = xor i1 %tmp1749, true

]]></Node>
<StgValue><ssdm name="tmp_43_27_30_i_i"/></StgValue>
</operation>

<operation id="3875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8217" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:7992  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_27_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3876" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8279" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8054  %weights1_m_weights_V_89 = load i32* %weights1_m_weights_V_88, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_89"/></StgValue>
</operation>

<operation id="3877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8281" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:8056  %tmp_2819 = trunc i32 %weights1_m_weights_V_89 to i1

]]></Node>
<StgValue><ssdm name="tmp_2819"/></StgValue>
</operation>

<operation id="3878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8057  %tmp1781 = xor i1 %tmp_1892, %tmp_2819

]]></Node>
<StgValue><ssdm name="tmp1781"/></StgValue>
</operation>

<operation id="3879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8058  %tmp_43_28_i_i = xor i1 %tmp1781, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_i_i"/></StgValue>
</operation>

<operation id="3880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8284" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8059  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8063  %tmp_2820 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2820"/></StgValue>
</operation>

<operation id="3882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8064  %tmp1782 = xor i1 %tmp_1894, %tmp_2820

]]></Node>
<StgValue><ssdm name="tmp1782"/></StgValue>
</operation>

<operation id="3883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8065  %tmp_43_28_1_i_i = xor i1 %tmp1782, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_1_i_i"/></StgValue>
</operation>

<operation id="3884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8291" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8066  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8070  %tmp_2821 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2821"/></StgValue>
</operation>

<operation id="3886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8071  %tmp1783 = xor i1 %tmp_1896, %tmp_2821

]]></Node>
<StgValue><ssdm name="tmp1783"/></StgValue>
</operation>

<operation id="3887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8072  %tmp_43_28_2_i_i = xor i1 %tmp1783, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_2_i_i"/></StgValue>
</operation>

<operation id="3888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8298" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8073  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8077  %tmp_2822 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2822"/></StgValue>
</operation>

<operation id="3890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8078  %tmp1784 = xor i1 %tmp_1898, %tmp_2822

]]></Node>
<StgValue><ssdm name="tmp1784"/></StgValue>
</operation>

<operation id="3891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8079  %tmp_43_28_3_i_i = xor i1 %tmp1784, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_3_i_i"/></StgValue>
</operation>

<operation id="3892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8305" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8080  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8084  %tmp_2823 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2823"/></StgValue>
</operation>

<operation id="3894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8085  %tmp1785 = xor i1 %tmp_1900, %tmp_2823

]]></Node>
<StgValue><ssdm name="tmp1785"/></StgValue>
</operation>

<operation id="3895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8086  %tmp_43_28_4_i_i = xor i1 %tmp1785, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_4_i_i"/></StgValue>
</operation>

<operation id="3896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8312" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8087  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8091  %tmp_2824 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2824"/></StgValue>
</operation>

<operation id="3898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8092  %tmp1786 = xor i1 %tmp_1902, %tmp_2824

]]></Node>
<StgValue><ssdm name="tmp1786"/></StgValue>
</operation>

<operation id="3899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8093  %tmp_43_28_5_i_i = xor i1 %tmp1786, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_5_i_i"/></StgValue>
</operation>

<operation id="3900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8319" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8094  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8098  %tmp_2825 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2825"/></StgValue>
</operation>

<operation id="3902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8099  %tmp1787 = xor i1 %tmp_1904, %tmp_2825

]]></Node>
<StgValue><ssdm name="tmp1787"/></StgValue>
</operation>

<operation id="3903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8100  %tmp_43_28_6_i_i = xor i1 %tmp1787, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_6_i_i"/></StgValue>
</operation>

<operation id="3904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8326" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8101  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8105  %tmp_2826 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2826"/></StgValue>
</operation>

<operation id="3906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8106  %tmp1788 = xor i1 %tmp_1906, %tmp_2826

]]></Node>
<StgValue><ssdm name="tmp1788"/></StgValue>
</operation>

<operation id="3907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8107  %tmp_43_28_7_i_i = xor i1 %tmp1788, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_7_i_i"/></StgValue>
</operation>

<operation id="3908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8333" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8108  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8112  %tmp_2827 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2827"/></StgValue>
</operation>

<operation id="3910" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8113  %tmp1789 = xor i1 %tmp_1908, %tmp_2827

]]></Node>
<StgValue><ssdm name="tmp1789"/></StgValue>
</operation>

<operation id="3911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8114  %tmp_43_28_8_i_i = xor i1 %tmp1789, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_8_i_i"/></StgValue>
</operation>

<operation id="3912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8340" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8115  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8119  %tmp_2828 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2828"/></StgValue>
</operation>

<operation id="3914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8120  %tmp1790 = xor i1 %tmp_1910, %tmp_2828

]]></Node>
<StgValue><ssdm name="tmp1790"/></StgValue>
</operation>

<operation id="3915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8121  %tmp_43_28_9_i_i = xor i1 %tmp1790, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_9_i_i"/></StgValue>
</operation>

<operation id="3916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8347" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8122  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8126  %tmp_2829 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2829"/></StgValue>
</operation>

<operation id="3918" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8127  %tmp1791 = xor i1 %tmp_1912, %tmp_2829

]]></Node>
<StgValue><ssdm name="tmp1791"/></StgValue>
</operation>

<operation id="3919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8128  %tmp_43_28_i_i_2637 = xor i1 %tmp1791, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_i_i_2637"/></StgValue>
</operation>

<operation id="3920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8354" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8129  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_i_i_2637, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8133  %tmp_2830 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2830"/></StgValue>
</operation>

<operation id="3922" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8134  %tmp1792 = xor i1 %tmp_1914, %tmp_2830

]]></Node>
<StgValue><ssdm name="tmp1792"/></StgValue>
</operation>

<operation id="3923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8135  %tmp_43_28_10_i_i = xor i1 %tmp1792, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_10_i_i"/></StgValue>
</operation>

<operation id="3924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8361" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8136  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8140  %tmp_2831 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2831"/></StgValue>
</operation>

<operation id="3926" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8141  %tmp1793 = xor i1 %tmp_1916, %tmp_2831

]]></Node>
<StgValue><ssdm name="tmp1793"/></StgValue>
</operation>

<operation id="3927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8142  %tmp_43_28_11_i_i = xor i1 %tmp1793, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_11_i_i"/></StgValue>
</operation>

<operation id="3928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8368" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8143  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8147  %tmp_2832 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2832"/></StgValue>
</operation>

<operation id="3930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8148  %tmp1794 = xor i1 %tmp_1918, %tmp_2832

]]></Node>
<StgValue><ssdm name="tmp1794"/></StgValue>
</operation>

<operation id="3931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8149  %tmp_43_28_12_i_i = xor i1 %tmp1794, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_12_i_i"/></StgValue>
</operation>

<operation id="3932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8375" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8150  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8154  %tmp_2833 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2833"/></StgValue>
</operation>

<operation id="3934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8155  %tmp1795 = xor i1 %tmp_1920, %tmp_2833

]]></Node>
<StgValue><ssdm name="tmp1795"/></StgValue>
</operation>

<operation id="3935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8156  %tmp_43_28_13_i_i = xor i1 %tmp1795, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_13_i_i"/></StgValue>
</operation>

<operation id="3936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8382" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8157  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8161  %tmp_2834 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2834"/></StgValue>
</operation>

<operation id="3938" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8162  %tmp1796 = xor i1 %tmp_1922, %tmp_2834

]]></Node>
<StgValue><ssdm name="tmp1796"/></StgValue>
</operation>

<operation id="3939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8163  %tmp_43_28_14_i_i = xor i1 %tmp1796, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_14_i_i"/></StgValue>
</operation>

<operation id="3940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8389" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8164  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8168  %tmp_2835 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2835"/></StgValue>
</operation>

<operation id="3942" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8169  %tmp1797 = xor i1 %tmp_1924, %tmp_2835

]]></Node>
<StgValue><ssdm name="tmp1797"/></StgValue>
</operation>

<operation id="3943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8170  %tmp_43_28_15_i_i = xor i1 %tmp1797, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_15_i_i"/></StgValue>
</operation>

<operation id="3944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8396" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8171  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8175  %tmp_2836 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2836"/></StgValue>
</operation>

<operation id="3946" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8176  %tmp1798 = xor i1 %tmp_1926, %tmp_2836

]]></Node>
<StgValue><ssdm name="tmp1798"/></StgValue>
</operation>

<operation id="3947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8177  %tmp_43_28_16_i_i = xor i1 %tmp1798, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_16_i_i"/></StgValue>
</operation>

<operation id="3948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8403" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8178  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8182  %tmp_2837 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2837"/></StgValue>
</operation>

<operation id="3950" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8183  %tmp1799 = xor i1 %tmp_1928, %tmp_2837

]]></Node>
<StgValue><ssdm name="tmp1799"/></StgValue>
</operation>

<operation id="3951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8184  %tmp_43_28_17_i_i = xor i1 %tmp1799, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_17_i_i"/></StgValue>
</operation>

<operation id="3952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8410" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8185  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8189  %tmp_2838 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2838"/></StgValue>
</operation>

<operation id="3954" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8190  %tmp1800 = xor i1 %tmp_1930, %tmp_2838

]]></Node>
<StgValue><ssdm name="tmp1800"/></StgValue>
</operation>

<operation id="3955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8191  %tmp_43_28_18_i_i = xor i1 %tmp1800, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_18_i_i"/></StgValue>
</operation>

<operation id="3956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8417" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8192  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8196  %tmp_2839 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2839"/></StgValue>
</operation>

<operation id="3958" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8197  %tmp1801 = xor i1 %tmp_1932, %tmp_2839

]]></Node>
<StgValue><ssdm name="tmp1801"/></StgValue>
</operation>

<operation id="3959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8198  %tmp_43_28_19_i_i = xor i1 %tmp1801, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_19_i_i"/></StgValue>
</operation>

<operation id="3960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8424" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8199  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8203  %tmp_2840 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2840"/></StgValue>
</operation>

<operation id="3962" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8204  %tmp1802 = xor i1 %tmp_1934, %tmp_2840

]]></Node>
<StgValue><ssdm name="tmp1802"/></StgValue>
</operation>

<operation id="3963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8205  %tmp_43_28_20_i_i = xor i1 %tmp1802, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_20_i_i"/></StgValue>
</operation>

<operation id="3964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8431" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8206  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8210  %tmp_2841 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2841"/></StgValue>
</operation>

<operation id="3966" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8211  %tmp1803 = xor i1 %tmp_1936, %tmp_2841

]]></Node>
<StgValue><ssdm name="tmp1803"/></StgValue>
</operation>

<operation id="3967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8212  %tmp_43_28_21_i_i = xor i1 %tmp1803, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_21_i_i"/></StgValue>
</operation>

<operation id="3968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8438" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8213  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8217  %tmp_2842 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2842"/></StgValue>
</operation>

<operation id="3970" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8218  %tmp1804 = xor i1 %tmp_1938, %tmp_2842

]]></Node>
<StgValue><ssdm name="tmp1804"/></StgValue>
</operation>

<operation id="3971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8219  %tmp_43_28_22_i_i = xor i1 %tmp1804, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_22_i_i"/></StgValue>
</operation>

<operation id="3972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8445" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8220  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8224  %tmp_2843 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2843"/></StgValue>
</operation>

<operation id="3974" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8225  %tmp1805 = xor i1 %tmp_1940, %tmp_2843

]]></Node>
<StgValue><ssdm name="tmp1805"/></StgValue>
</operation>

<operation id="3975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8226  %tmp_43_28_23_i_i = xor i1 %tmp1805, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_23_i_i"/></StgValue>
</operation>

<operation id="3976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8452" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8227  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8231  %tmp_2844 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2844"/></StgValue>
</operation>

<operation id="3978" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8232  %tmp1806 = xor i1 %tmp_1942, %tmp_2844

]]></Node>
<StgValue><ssdm name="tmp1806"/></StgValue>
</operation>

<operation id="3979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8233  %tmp_43_28_24_i_i = xor i1 %tmp1806, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_24_i_i"/></StgValue>
</operation>

<operation id="3980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8459" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8234  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8238  %tmp_2845 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2845"/></StgValue>
</operation>

<operation id="3982" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8239  %tmp1807 = xor i1 %tmp_1944, %tmp_2845

]]></Node>
<StgValue><ssdm name="tmp1807"/></StgValue>
</operation>

<operation id="3983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8240  %tmp_43_28_25_i_i = xor i1 %tmp1807, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_25_i_i"/></StgValue>
</operation>

<operation id="3984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8466" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8241  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8245  %tmp_2846 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2846"/></StgValue>
</operation>

<operation id="3986" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8246  %tmp1808 = xor i1 %tmp_1946, %tmp_2846

]]></Node>
<StgValue><ssdm name="tmp1808"/></StgValue>
</operation>

<operation id="3987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8247  %tmp_43_28_26_i_i = xor i1 %tmp1808, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_26_i_i"/></StgValue>
</operation>

<operation id="3988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8473" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8248  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8252  %tmp_2847 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2847"/></StgValue>
</operation>

<operation id="3990" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8253  %tmp1809 = xor i1 %tmp_1948, %tmp_2847

]]></Node>
<StgValue><ssdm name="tmp1809"/></StgValue>
</operation>

<operation id="3991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8254  %tmp_43_28_27_i_i = xor i1 %tmp1809, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_27_i_i"/></StgValue>
</operation>

<operation id="3992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8480" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8255  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8259  %tmp_2848 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2848"/></StgValue>
</operation>

<operation id="3994" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8260  %tmp1810 = xor i1 %tmp_1950, %tmp_2848

]]></Node>
<StgValue><ssdm name="tmp1810"/></StgValue>
</operation>

<operation id="3995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8261  %tmp_43_28_28_i_i = xor i1 %tmp1810, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_28_i_i"/></StgValue>
</operation>

<operation id="3996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8487" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8262  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8266  %tmp_2849 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2849"/></StgValue>
</operation>

<operation id="3998" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8267  %tmp1811 = xor i1 %tmp_1952, %tmp_2849

]]></Node>
<StgValue><ssdm name="tmp1811"/></StgValue>
</operation>

<operation id="3999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8268  %tmp_43_28_29_i_i = xor i1 %tmp1811, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_29_i_i"/></StgValue>
</operation>

<operation id="4000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8494" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8269  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8273  %tmp_2850 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_89, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2850"/></StgValue>
</operation>

<operation id="4002" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8274  %tmp1812 = xor i1 %tmp_1954, %tmp_2850

]]></Node>
<StgValue><ssdm name="tmp1812"/></StgValue>
</operation>

<operation id="4003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8275  %tmp_43_28_30_i_i = xor i1 %tmp1812, true

]]></Node>
<StgValue><ssdm name="tmp_43_28_30_i_i"/></StgValue>
</operation>

<operation id="4004" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8501" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8276  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_28_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4005" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8563" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8338  %weights1_m_weights_V_91 = load i32* %weights1_m_weights_V_90, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_91"/></StgValue>
</operation>

<operation id="4006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8565" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:8340  %tmp_2851 = trunc i32 %weights1_m_weights_V_91 to i1

]]></Node>
<StgValue><ssdm name="tmp_2851"/></StgValue>
</operation>

<operation id="4007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8341  %tmp1844 = xor i1 %tmp_1892, %tmp_2851

]]></Node>
<StgValue><ssdm name="tmp1844"/></StgValue>
</operation>

<operation id="4008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8342  %tmp_43_29_i_i = xor i1 %tmp1844, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_i_i"/></StgValue>
</operation>

<operation id="4009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8568" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8343  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8347  %tmp_2852 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2852"/></StgValue>
</operation>

<operation id="4011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8348  %tmp1845 = xor i1 %tmp_1894, %tmp_2852

]]></Node>
<StgValue><ssdm name="tmp1845"/></StgValue>
</operation>

<operation id="4012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8349  %tmp_43_29_1_i_i = xor i1 %tmp1845, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_1_i_i"/></StgValue>
</operation>

<operation id="4013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8575" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8350  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8354  %tmp_2853 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2853"/></StgValue>
</operation>

<operation id="4015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8355  %tmp1846 = xor i1 %tmp_1896, %tmp_2853

]]></Node>
<StgValue><ssdm name="tmp1846"/></StgValue>
</operation>

<operation id="4016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8356  %tmp_43_29_2_i_i = xor i1 %tmp1846, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_2_i_i"/></StgValue>
</operation>

<operation id="4017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8582" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8357  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8361  %tmp_2854 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2854"/></StgValue>
</operation>

<operation id="4019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8362  %tmp1847 = xor i1 %tmp_1898, %tmp_2854

]]></Node>
<StgValue><ssdm name="tmp1847"/></StgValue>
</operation>

<operation id="4020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8363  %tmp_43_29_3_i_i = xor i1 %tmp1847, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_3_i_i"/></StgValue>
</operation>

<operation id="4021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8589" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8364  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8368  %tmp_2855 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2855"/></StgValue>
</operation>

<operation id="4023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8369  %tmp1848 = xor i1 %tmp_1900, %tmp_2855

]]></Node>
<StgValue><ssdm name="tmp1848"/></StgValue>
</operation>

<operation id="4024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8370  %tmp_43_29_4_i_i = xor i1 %tmp1848, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_4_i_i"/></StgValue>
</operation>

<operation id="4025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8596" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8371  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8375  %tmp_2856 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2856"/></StgValue>
</operation>

<operation id="4027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8376  %tmp1849 = xor i1 %tmp_1902, %tmp_2856

]]></Node>
<StgValue><ssdm name="tmp1849"/></StgValue>
</operation>

<operation id="4028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8377  %tmp_43_29_5_i_i = xor i1 %tmp1849, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_5_i_i"/></StgValue>
</operation>

<operation id="4029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8603" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8378  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8382  %tmp_2857 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2857"/></StgValue>
</operation>

<operation id="4031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8383  %tmp1850 = xor i1 %tmp_1904, %tmp_2857

]]></Node>
<StgValue><ssdm name="tmp1850"/></StgValue>
</operation>

<operation id="4032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8384  %tmp_43_29_6_i_i = xor i1 %tmp1850, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_6_i_i"/></StgValue>
</operation>

<operation id="4033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8610" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8385  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8389  %tmp_2858 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2858"/></StgValue>
</operation>

<operation id="4035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8390  %tmp1851 = xor i1 %tmp_1906, %tmp_2858

]]></Node>
<StgValue><ssdm name="tmp1851"/></StgValue>
</operation>

<operation id="4036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8391  %tmp_43_29_7_i_i = xor i1 %tmp1851, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_7_i_i"/></StgValue>
</operation>

<operation id="4037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8617" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8392  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8621" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8396  %tmp_2859 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2859"/></StgValue>
</operation>

<operation id="4039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8397  %tmp1852 = xor i1 %tmp_1908, %tmp_2859

]]></Node>
<StgValue><ssdm name="tmp1852"/></StgValue>
</operation>

<operation id="4040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8398  %tmp_43_29_8_i_i = xor i1 %tmp1852, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_8_i_i"/></StgValue>
</operation>

<operation id="4041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8624" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8399  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8403  %tmp_2860 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2860"/></StgValue>
</operation>

<operation id="4043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8404  %tmp1853 = xor i1 %tmp_1910, %tmp_2860

]]></Node>
<StgValue><ssdm name="tmp1853"/></StgValue>
</operation>

<operation id="4044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8405  %tmp_43_29_9_i_i = xor i1 %tmp1853, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_9_i_i"/></StgValue>
</operation>

<operation id="4045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8631" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8406  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8410  %tmp_2861 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2861"/></StgValue>
</operation>

<operation id="4047" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8411  %tmp1854 = xor i1 %tmp_1912, %tmp_2861

]]></Node>
<StgValue><ssdm name="tmp1854"/></StgValue>
</operation>

<operation id="4048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8412  %tmp_43_29_i_i_2671 = xor i1 %tmp1854, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_i_i_2671"/></StgValue>
</operation>

<operation id="4049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8638" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8413  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_i_i_2671, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8417  %tmp_2862 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2862"/></StgValue>
</operation>

<operation id="4051" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8418  %tmp1855 = xor i1 %tmp_1914, %tmp_2862

]]></Node>
<StgValue><ssdm name="tmp1855"/></StgValue>
</operation>

<operation id="4052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8419  %tmp_43_29_10_i_i = xor i1 %tmp1855, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_10_i_i"/></StgValue>
</operation>

<operation id="4053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8645" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8420  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8649" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8424  %tmp_2863 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2863"/></StgValue>
</operation>

<operation id="4055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8425  %tmp1856 = xor i1 %tmp_1916, %tmp_2863

]]></Node>
<StgValue><ssdm name="tmp1856"/></StgValue>
</operation>

<operation id="4056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8426  %tmp_43_29_11_i_i = xor i1 %tmp1856, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_11_i_i"/></StgValue>
</operation>

<operation id="4057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8652" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8427  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8431  %tmp_2864 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2864"/></StgValue>
</operation>

<operation id="4059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8432  %tmp1857 = xor i1 %tmp_1918, %tmp_2864

]]></Node>
<StgValue><ssdm name="tmp1857"/></StgValue>
</operation>

<operation id="4060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8433  %tmp_43_29_12_i_i = xor i1 %tmp1857, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_12_i_i"/></StgValue>
</operation>

<operation id="4061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8659" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8434  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8438  %tmp_2865 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2865"/></StgValue>
</operation>

<operation id="4063" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8439  %tmp1858 = xor i1 %tmp_1920, %tmp_2865

]]></Node>
<StgValue><ssdm name="tmp1858"/></StgValue>
</operation>

<operation id="4064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8440  %tmp_43_29_13_i_i = xor i1 %tmp1858, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_13_i_i"/></StgValue>
</operation>

<operation id="4065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8666" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8441  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8445  %tmp_2866 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2866"/></StgValue>
</operation>

<operation id="4067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8446  %tmp1859 = xor i1 %tmp_1922, %tmp_2866

]]></Node>
<StgValue><ssdm name="tmp1859"/></StgValue>
</operation>

<operation id="4068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8447  %tmp_43_29_14_i_i = xor i1 %tmp1859, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_14_i_i"/></StgValue>
</operation>

<operation id="4069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8673" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8448  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8452  %tmp_2867 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2867"/></StgValue>
</operation>

<operation id="4071" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8453  %tmp1860 = xor i1 %tmp_1924, %tmp_2867

]]></Node>
<StgValue><ssdm name="tmp1860"/></StgValue>
</operation>

<operation id="4072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8454  %tmp_43_29_15_i_i = xor i1 %tmp1860, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_15_i_i"/></StgValue>
</operation>

<operation id="4073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8680" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8455  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8459  %tmp_2868 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2868"/></StgValue>
</operation>

<operation id="4075" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8460  %tmp1861 = xor i1 %tmp_1926, %tmp_2868

]]></Node>
<StgValue><ssdm name="tmp1861"/></StgValue>
</operation>

<operation id="4076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8461  %tmp_43_29_16_i_i = xor i1 %tmp1861, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_16_i_i"/></StgValue>
</operation>

<operation id="4077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8687" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8462  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8466  %tmp_2869 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2869"/></StgValue>
</operation>

<operation id="4079" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8467  %tmp1862 = xor i1 %tmp_1928, %tmp_2869

]]></Node>
<StgValue><ssdm name="tmp1862"/></StgValue>
</operation>

<operation id="4080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8468  %tmp_43_29_17_i_i = xor i1 %tmp1862, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_17_i_i"/></StgValue>
</operation>

<operation id="4081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8694" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8469  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8473  %tmp_2870 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2870"/></StgValue>
</operation>

<operation id="4083" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8474  %tmp1863 = xor i1 %tmp_1930, %tmp_2870

]]></Node>
<StgValue><ssdm name="tmp1863"/></StgValue>
</operation>

<operation id="4084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8475  %tmp_43_29_18_i_i = xor i1 %tmp1863, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_18_i_i"/></StgValue>
</operation>

<operation id="4085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8701" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8476  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8480  %tmp_2871 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2871"/></StgValue>
</operation>

<operation id="4087" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8481  %tmp1864 = xor i1 %tmp_1932, %tmp_2871

]]></Node>
<StgValue><ssdm name="tmp1864"/></StgValue>
</operation>

<operation id="4088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8482  %tmp_43_29_19_i_i = xor i1 %tmp1864, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_19_i_i"/></StgValue>
</operation>

<operation id="4089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8708" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8483  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8487  %tmp_2872 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2872"/></StgValue>
</operation>

<operation id="4091" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8488  %tmp1865 = xor i1 %tmp_1934, %tmp_2872

]]></Node>
<StgValue><ssdm name="tmp1865"/></StgValue>
</operation>

<operation id="4092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8489  %tmp_43_29_20_i_i = xor i1 %tmp1865, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_20_i_i"/></StgValue>
</operation>

<operation id="4093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8715" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8490  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8494  %tmp_2873 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2873"/></StgValue>
</operation>

<operation id="4095" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8495  %tmp1866 = xor i1 %tmp_1936, %tmp_2873

]]></Node>
<StgValue><ssdm name="tmp1866"/></StgValue>
</operation>

<operation id="4096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8496  %tmp_43_29_21_i_i = xor i1 %tmp1866, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_21_i_i"/></StgValue>
</operation>

<operation id="4097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8722" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8497  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8501  %tmp_2874 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2874"/></StgValue>
</operation>

<operation id="4099" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8502  %tmp1867 = xor i1 %tmp_1938, %tmp_2874

]]></Node>
<StgValue><ssdm name="tmp1867"/></StgValue>
</operation>

<operation id="4100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8503  %tmp_43_29_22_i_i = xor i1 %tmp1867, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_22_i_i"/></StgValue>
</operation>

<operation id="4101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8729" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8504  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8508  %tmp_2875 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2875"/></StgValue>
</operation>

<operation id="4103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8509  %tmp1868 = xor i1 %tmp_1940, %tmp_2875

]]></Node>
<StgValue><ssdm name="tmp1868"/></StgValue>
</operation>

<operation id="4104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8510  %tmp_43_29_23_i_i = xor i1 %tmp1868, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_23_i_i"/></StgValue>
</operation>

<operation id="4105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8736" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8511  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8515  %tmp_2876 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2876"/></StgValue>
</operation>

<operation id="4107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8516  %tmp1869 = xor i1 %tmp_1942, %tmp_2876

]]></Node>
<StgValue><ssdm name="tmp1869"/></StgValue>
</operation>

<operation id="4108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8517  %tmp_43_29_24_i_i = xor i1 %tmp1869, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_24_i_i"/></StgValue>
</operation>

<operation id="4109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8743" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8518  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8522  %tmp_2877 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2877"/></StgValue>
</operation>

<operation id="4111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8523  %tmp1870 = xor i1 %tmp_1944, %tmp_2877

]]></Node>
<StgValue><ssdm name="tmp1870"/></StgValue>
</operation>

<operation id="4112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8524  %tmp_43_29_25_i_i = xor i1 %tmp1870, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_25_i_i"/></StgValue>
</operation>

<operation id="4113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8750" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8525  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8529  %tmp_2878 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2878"/></StgValue>
</operation>

<operation id="4115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8530  %tmp1871 = xor i1 %tmp_1946, %tmp_2878

]]></Node>
<StgValue><ssdm name="tmp1871"/></StgValue>
</operation>

<operation id="4116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8531  %tmp_43_29_26_i_i = xor i1 %tmp1871, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_26_i_i"/></StgValue>
</operation>

<operation id="4117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8757" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8532  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8536  %tmp_2879 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2879"/></StgValue>
</operation>

<operation id="4119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8537  %tmp1872 = xor i1 %tmp_1948, %tmp_2879

]]></Node>
<StgValue><ssdm name="tmp1872"/></StgValue>
</operation>

<operation id="4120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8538  %tmp_43_29_27_i_i = xor i1 %tmp1872, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_27_i_i"/></StgValue>
</operation>

<operation id="4121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8764" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8539  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8543  %tmp_2880 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2880"/></StgValue>
</operation>

<operation id="4123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8544  %tmp1873 = xor i1 %tmp_1950, %tmp_2880

]]></Node>
<StgValue><ssdm name="tmp1873"/></StgValue>
</operation>

<operation id="4124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8545  %tmp_43_29_28_i_i = xor i1 %tmp1873, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_28_i_i"/></StgValue>
</operation>

<operation id="4125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8771" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8546  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8550  %tmp_2881 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2881"/></StgValue>
</operation>

<operation id="4127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8551  %tmp1874 = xor i1 %tmp_1952, %tmp_2881

]]></Node>
<StgValue><ssdm name="tmp1874"/></StgValue>
</operation>

<operation id="4128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8552  %tmp_43_29_29_i_i = xor i1 %tmp1874, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_29_i_i"/></StgValue>
</operation>

<operation id="4129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8778" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8553  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8557  %tmp_2882 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_91, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2882"/></StgValue>
</operation>

<operation id="4131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8558  %tmp1875 = xor i1 %tmp_1954, %tmp_2882

]]></Node>
<StgValue><ssdm name="tmp1875"/></StgValue>
</operation>

<operation id="4132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8559  %tmp_43_29_30_i_i = xor i1 %tmp1875, true

]]></Node>
<StgValue><ssdm name="tmp_43_29_30_i_i"/></StgValue>
</operation>

<operation id="4133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8785" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8560  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_29_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8847" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8622  %weights1_m_weights_V_93 = load i32* %weights1_m_weights_V_92, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_93"/></StgValue>
</operation>

<operation id="4135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8849" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:8624  %tmp_2883 = trunc i32 %weights1_m_weights_V_93 to i1

]]></Node>
<StgValue><ssdm name="tmp_2883"/></StgValue>
</operation>

<operation id="4136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8625  %tmp1907 = xor i1 %tmp_1892, %tmp_2883

]]></Node>
<StgValue><ssdm name="tmp1907"/></StgValue>
</operation>

<operation id="4137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8626  %tmp_43_30_i_i = xor i1 %tmp1907, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_i_i"/></StgValue>
</operation>

<operation id="4138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8852" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8627  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8631  %tmp_2884 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2884"/></StgValue>
</operation>

<operation id="4140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8632  %tmp1908 = xor i1 %tmp_1894, %tmp_2884

]]></Node>
<StgValue><ssdm name="tmp1908"/></StgValue>
</operation>

<operation id="4141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8633  %tmp_43_30_1_i_i = xor i1 %tmp1908, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_1_i_i"/></StgValue>
</operation>

<operation id="4142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8859" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8634  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8638  %tmp_2885 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2885"/></StgValue>
</operation>

<operation id="4144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8639  %tmp1909 = xor i1 %tmp_1896, %tmp_2885

]]></Node>
<StgValue><ssdm name="tmp1909"/></StgValue>
</operation>

<operation id="4145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8640  %tmp_43_30_2_i_i = xor i1 %tmp1909, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_2_i_i"/></StgValue>
</operation>

<operation id="4146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8866" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8641  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8645  %tmp_2886 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2886"/></StgValue>
</operation>

<operation id="4148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8646  %tmp1910 = xor i1 %tmp_1898, %tmp_2886

]]></Node>
<StgValue><ssdm name="tmp1910"/></StgValue>
</operation>

<operation id="4149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8647  %tmp_43_30_3_i_i = xor i1 %tmp1910, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_3_i_i"/></StgValue>
</operation>

<operation id="4150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8873" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8648  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8652  %tmp_2887 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2887"/></StgValue>
</operation>

<operation id="4152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8653  %tmp1911 = xor i1 %tmp_1900, %tmp_2887

]]></Node>
<StgValue><ssdm name="tmp1911"/></StgValue>
</operation>

<operation id="4153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8654  %tmp_43_30_4_i_i = xor i1 %tmp1911, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_4_i_i"/></StgValue>
</operation>

<operation id="4154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8880" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8655  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8884" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8659  %tmp_2888 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2888"/></StgValue>
</operation>

<operation id="4156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8660  %tmp1912 = xor i1 %tmp_1902, %tmp_2888

]]></Node>
<StgValue><ssdm name="tmp1912"/></StgValue>
</operation>

<operation id="4157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8661  %tmp_43_30_5_i_i = xor i1 %tmp1912, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_5_i_i"/></StgValue>
</operation>

<operation id="4158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8887" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8662  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8666  %tmp_2889 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2889"/></StgValue>
</operation>

<operation id="4160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8667  %tmp1913 = xor i1 %tmp_1904, %tmp_2889

]]></Node>
<StgValue><ssdm name="tmp1913"/></StgValue>
</operation>

<operation id="4161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8668  %tmp_43_30_6_i_i = xor i1 %tmp1913, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_6_i_i"/></StgValue>
</operation>

<operation id="4162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8894" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8669  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8898" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8673  %tmp_2890 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2890"/></StgValue>
</operation>

<operation id="4164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8674  %tmp1914 = xor i1 %tmp_1906, %tmp_2890

]]></Node>
<StgValue><ssdm name="tmp1914"/></StgValue>
</operation>

<operation id="4165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8675  %tmp_43_30_7_i_i = xor i1 %tmp1914, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_7_i_i"/></StgValue>
</operation>

<operation id="4166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8901" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8676  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8680  %tmp_2891 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2891"/></StgValue>
</operation>

<operation id="4168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8681  %tmp1915 = xor i1 %tmp_1908, %tmp_2891

]]></Node>
<StgValue><ssdm name="tmp1915"/></StgValue>
</operation>

<operation id="4169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8682  %tmp_43_30_8_i_i = xor i1 %tmp1915, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_8_i_i"/></StgValue>
</operation>

<operation id="4170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8908" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8683  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8687  %tmp_2892 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2892"/></StgValue>
</operation>

<operation id="4172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8688  %tmp1916 = xor i1 %tmp_1910, %tmp_2892

]]></Node>
<StgValue><ssdm name="tmp1916"/></StgValue>
</operation>

<operation id="4173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8689  %tmp_43_30_9_i_i = xor i1 %tmp1916, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_9_i_i"/></StgValue>
</operation>

<operation id="4174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8915" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8690  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8694  %tmp_2893 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2893"/></StgValue>
</operation>

<operation id="4176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8695  %tmp1917 = xor i1 %tmp_1912, %tmp_2893

]]></Node>
<StgValue><ssdm name="tmp1917"/></StgValue>
</operation>

<operation id="4177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8696  %tmp_43_30_i_i_2705 = xor i1 %tmp1917, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_i_i_2705"/></StgValue>
</operation>

<operation id="4178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8922" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8697  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_i_i_2705, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8701  %tmp_2894 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2894"/></StgValue>
</operation>

<operation id="4180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8702  %tmp1918 = xor i1 %tmp_1914, %tmp_2894

]]></Node>
<StgValue><ssdm name="tmp1918"/></StgValue>
</operation>

<operation id="4181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8703  %tmp_43_30_10_i_i = xor i1 %tmp1918, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_10_i_i"/></StgValue>
</operation>

<operation id="4182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8929" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8704  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8708  %tmp_2895 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2895"/></StgValue>
</operation>

<operation id="4184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8709  %tmp1919 = xor i1 %tmp_1916, %tmp_2895

]]></Node>
<StgValue><ssdm name="tmp1919"/></StgValue>
</operation>

<operation id="4185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8710  %tmp_43_30_11_i_i = xor i1 %tmp1919, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_11_i_i"/></StgValue>
</operation>

<operation id="4186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8936" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8711  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8715  %tmp_2896 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2896"/></StgValue>
</operation>

<operation id="4188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8716  %tmp1920 = xor i1 %tmp_1918, %tmp_2896

]]></Node>
<StgValue><ssdm name="tmp1920"/></StgValue>
</operation>

<operation id="4189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8717  %tmp_43_30_12_i_i = xor i1 %tmp1920, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_12_i_i"/></StgValue>
</operation>

<operation id="4190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8943" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8718  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8947" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8722  %tmp_2897 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2897"/></StgValue>
</operation>

<operation id="4192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8723  %tmp1921 = xor i1 %tmp_1920, %tmp_2897

]]></Node>
<StgValue><ssdm name="tmp1921"/></StgValue>
</operation>

<operation id="4193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8724  %tmp_43_30_13_i_i = xor i1 %tmp1921, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_13_i_i"/></StgValue>
</operation>

<operation id="4194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8950" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8725  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8729  %tmp_2898 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2898"/></StgValue>
</operation>

<operation id="4196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8730  %tmp1922 = xor i1 %tmp_1922, %tmp_2898

]]></Node>
<StgValue><ssdm name="tmp1922"/></StgValue>
</operation>

<operation id="4197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8731  %tmp_43_30_14_i_i = xor i1 %tmp1922, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_14_i_i"/></StgValue>
</operation>

<operation id="4198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8957" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8732  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8961" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8736  %tmp_2899 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2899"/></StgValue>
</operation>

<operation id="4200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8737  %tmp1923 = xor i1 %tmp_1924, %tmp_2899

]]></Node>
<StgValue><ssdm name="tmp1923"/></StgValue>
</operation>

<operation id="4201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8738  %tmp_43_30_15_i_i = xor i1 %tmp1923, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_15_i_i"/></StgValue>
</operation>

<operation id="4202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8964" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8739  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8743  %tmp_2900 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2900"/></StgValue>
</operation>

<operation id="4204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8744  %tmp1924 = xor i1 %tmp_1926, %tmp_2900

]]></Node>
<StgValue><ssdm name="tmp1924"/></StgValue>
</operation>

<operation id="4205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8745  %tmp_43_30_16_i_i = xor i1 %tmp1924, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_16_i_i"/></StgValue>
</operation>

<operation id="4206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8971" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8746  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8975" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8750  %tmp_2901 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2901"/></StgValue>
</operation>

<operation id="4208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8751  %tmp1925 = xor i1 %tmp_1928, %tmp_2901

]]></Node>
<StgValue><ssdm name="tmp1925"/></StgValue>
</operation>

<operation id="4209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8752  %tmp_43_30_17_i_i = xor i1 %tmp1925, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_17_i_i"/></StgValue>
</operation>

<operation id="4210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8978" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8753  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8757  %tmp_2902 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2902"/></StgValue>
</operation>

<operation id="4212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8758  %tmp1926 = xor i1 %tmp_1930, %tmp_2902

]]></Node>
<StgValue><ssdm name="tmp1926"/></StgValue>
</operation>

<operation id="4213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8759  %tmp_43_30_18_i_i = xor i1 %tmp1926, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_18_i_i"/></StgValue>
</operation>

<operation id="4214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8985" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8760  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8764  %tmp_2903 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2903"/></StgValue>
</operation>

<operation id="4216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8765  %tmp1927 = xor i1 %tmp_1932, %tmp_2903

]]></Node>
<StgValue><ssdm name="tmp1927"/></StgValue>
</operation>

<operation id="4217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8766  %tmp_43_30_19_i_i = xor i1 %tmp1927, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_19_i_i"/></StgValue>
</operation>

<operation id="4218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8992" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8767  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8996" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8771  %tmp_2904 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2904"/></StgValue>
</operation>

<operation id="4220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8772  %tmp1928 = xor i1 %tmp_1934, %tmp_2904

]]></Node>
<StgValue><ssdm name="tmp1928"/></StgValue>
</operation>

<operation id="4221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8773  %tmp_43_30_20_i_i = xor i1 %tmp1928, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_20_i_i"/></StgValue>
</operation>

<operation id="4222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8999" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8774  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8778  %tmp_2905 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2905"/></StgValue>
</operation>

<operation id="4224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8779  %tmp1929 = xor i1 %tmp_1936, %tmp_2905

]]></Node>
<StgValue><ssdm name="tmp1929"/></StgValue>
</operation>

<operation id="4225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8780  %tmp_43_30_21_i_i = xor i1 %tmp1929, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_21_i_i"/></StgValue>
</operation>

<operation id="4226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9006" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8781  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8785  %tmp_2906 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2906"/></StgValue>
</operation>

<operation id="4228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8786  %tmp1930 = xor i1 %tmp_1938, %tmp_2906

]]></Node>
<StgValue><ssdm name="tmp1930"/></StgValue>
</operation>

<operation id="4229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8787  %tmp_43_30_22_i_i = xor i1 %tmp1930, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_22_i_i"/></StgValue>
</operation>

<operation id="4230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9013" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8788  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8792  %tmp_2907 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2907"/></StgValue>
</operation>

<operation id="4232" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8793  %tmp1931 = xor i1 %tmp_1940, %tmp_2907

]]></Node>
<StgValue><ssdm name="tmp1931"/></StgValue>
</operation>

<operation id="4233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8794  %tmp_43_30_23_i_i = xor i1 %tmp1931, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_23_i_i"/></StgValue>
</operation>

<operation id="4234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9020" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8795  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9024" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8799  %tmp_2908 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2908"/></StgValue>
</operation>

<operation id="4236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8800  %tmp1932 = xor i1 %tmp_1942, %tmp_2908

]]></Node>
<StgValue><ssdm name="tmp1932"/></StgValue>
</operation>

<operation id="4237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8801  %tmp_43_30_24_i_i = xor i1 %tmp1932, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_24_i_i"/></StgValue>
</operation>

<operation id="4238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9027" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8802  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8806  %tmp_2909 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2909"/></StgValue>
</operation>

<operation id="4240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8807  %tmp1933 = xor i1 %tmp_1944, %tmp_2909

]]></Node>
<StgValue><ssdm name="tmp1933"/></StgValue>
</operation>

<operation id="4241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8808  %tmp_43_30_25_i_i = xor i1 %tmp1933, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_25_i_i"/></StgValue>
</operation>

<operation id="4242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9034" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8809  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8813  %tmp_2910 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2910"/></StgValue>
</operation>

<operation id="4244" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8814  %tmp1934 = xor i1 %tmp_1946, %tmp_2910

]]></Node>
<StgValue><ssdm name="tmp1934"/></StgValue>
</operation>

<operation id="4245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8815  %tmp_43_30_26_i_i = xor i1 %tmp1934, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_26_i_i"/></StgValue>
</operation>

<operation id="4246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9041" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8816  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9045" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8820  %tmp_2911 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2911"/></StgValue>
</operation>

<operation id="4248" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8821  %tmp1935 = xor i1 %tmp_1948, %tmp_2911

]]></Node>
<StgValue><ssdm name="tmp1935"/></StgValue>
</operation>

<operation id="4249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8822  %tmp_43_30_27_i_i = xor i1 %tmp1935, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_27_i_i"/></StgValue>
</operation>

<operation id="4250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9048" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8823  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8827  %tmp_2912 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2912"/></StgValue>
</operation>

<operation id="4252" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8828  %tmp1936 = xor i1 %tmp_1950, %tmp_2912

]]></Node>
<StgValue><ssdm name="tmp1936"/></StgValue>
</operation>

<operation id="4253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8829  %tmp_43_30_28_i_i = xor i1 %tmp1936, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_28_i_i"/></StgValue>
</operation>

<operation id="4254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9055" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8830  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8834  %tmp_2913 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2913"/></StgValue>
</operation>

<operation id="4256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8835  %tmp1937 = xor i1 %tmp_1952, %tmp_2913

]]></Node>
<StgValue><ssdm name="tmp1937"/></StgValue>
</operation>

<operation id="4257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8836  %tmp_43_30_29_i_i = xor i1 %tmp1937, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_29_i_i"/></StgValue>
</operation>

<operation id="4258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9062" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8837  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8841  %tmp_2914 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_93, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2914"/></StgValue>
</operation>

<operation id="4260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8842  %tmp1938 = xor i1 %tmp_1954, %tmp_2914

]]></Node>
<StgValue><ssdm name="tmp1938"/></StgValue>
</operation>

<operation id="4261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8843  %tmp_43_30_30_i_i = xor i1 %tmp1938, true

]]></Node>
<StgValue><ssdm name="tmp_43_30_30_i_i"/></StgValue>
</operation>

<operation id="4262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9069" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8844  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_30_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9131" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:8906  %weights1_m_weights_V_95 = load i32* %weights1_m_weights_V_94, align 4

]]></Node>
<StgValue><ssdm name="weights1_m_weights_V_95"/></StgValue>
</operation>

<operation id="4264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9133" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:8908  %tmp_2915 = trunc i32 %weights1_m_weights_V_95 to i1

]]></Node>
<StgValue><ssdm name="tmp_2915"/></StgValue>
</operation>

<operation id="4265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8909  %tmp1970 = xor i1 %tmp_1892, %tmp_2915

]]></Node>
<StgValue><ssdm name="tmp1970"/></StgValue>
</operation>

<operation id="4266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8910  %tmp_43_31_i_i = xor i1 %tmp1970, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_i_i"/></StgValue>
</operation>

<operation id="4267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8911  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8915  %tmp_2916 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2916"/></StgValue>
</operation>

<operation id="4269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8916  %tmp1971 = xor i1 %tmp_1894, %tmp_2916

]]></Node>
<StgValue><ssdm name="tmp1971"/></StgValue>
</operation>

<operation id="4270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8917  %tmp_43_31_1_i_i = xor i1 %tmp1971, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_1_i_i"/></StgValue>
</operation>

<operation id="4271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8918  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8922  %tmp_2917 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2917"/></StgValue>
</operation>

<operation id="4273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8923  %tmp1972 = xor i1 %tmp_1896, %tmp_2917

]]></Node>
<StgValue><ssdm name="tmp1972"/></StgValue>
</operation>

<operation id="4274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8924  %tmp_43_31_2_i_i = xor i1 %tmp1972, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_2_i_i"/></StgValue>
</operation>

<operation id="4275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9150" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8925  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8929  %tmp_2918 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_2918"/></StgValue>
</operation>

<operation id="4277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8930  %tmp1973 = xor i1 %tmp_1898, %tmp_2918

]]></Node>
<StgValue><ssdm name="tmp1973"/></StgValue>
</operation>

<operation id="4278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8931  %tmp_43_31_3_i_i = xor i1 %tmp1973, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_3_i_i"/></StgValue>
</operation>

<operation id="4279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8932  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8936  %tmp_2919 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2919"/></StgValue>
</operation>

<operation id="4281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8937  %tmp1974 = xor i1 %tmp_1900, %tmp_2919

]]></Node>
<StgValue><ssdm name="tmp1974"/></StgValue>
</operation>

<operation id="4282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8938  %tmp_43_31_4_i_i = xor i1 %tmp1974, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_4_i_i"/></StgValue>
</operation>

<operation id="4283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9164" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8939  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8943  %tmp_2920 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2920"/></StgValue>
</operation>

<operation id="4285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8944  %tmp1975 = xor i1 %tmp_1902, %tmp_2920

]]></Node>
<StgValue><ssdm name="tmp1975"/></StgValue>
</operation>

<operation id="4286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8945  %tmp_43_31_5_i_i = xor i1 %tmp1975, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_5_i_i"/></StgValue>
</operation>

<operation id="4287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9171" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8946  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8950  %tmp_2921 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_2921"/></StgValue>
</operation>

<operation id="4289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8951  %tmp1976 = xor i1 %tmp_1904, %tmp_2921

]]></Node>
<StgValue><ssdm name="tmp1976"/></StgValue>
</operation>

<operation id="4290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8952  %tmp_43_31_6_i_i = xor i1 %tmp1976, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_6_i_i"/></StgValue>
</operation>

<operation id="4291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9178" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8953  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8957  %tmp_2922 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2922"/></StgValue>
</operation>

<operation id="4293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8958  %tmp1977 = xor i1 %tmp_1906, %tmp_2922

]]></Node>
<StgValue><ssdm name="tmp1977"/></StgValue>
</operation>

<operation id="4294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8959  %tmp_43_31_7_i_i = xor i1 %tmp1977, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_7_i_i"/></StgValue>
</operation>

<operation id="4295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9185" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8960  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8964  %tmp_2923 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2923"/></StgValue>
</operation>

<operation id="4297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8965  %tmp1978 = xor i1 %tmp_1908, %tmp_2923

]]></Node>
<StgValue><ssdm name="tmp1978"/></StgValue>
</operation>

<operation id="4298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8966  %tmp_43_31_8_i_i = xor i1 %tmp1978, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_8_i_i"/></StgValue>
</operation>

<operation id="4299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9192" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8967  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8971  %tmp_2924 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2924"/></StgValue>
</operation>

<operation id="4301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8972  %tmp1979 = xor i1 %tmp_1910, %tmp_2924

]]></Node>
<StgValue><ssdm name="tmp1979"/></StgValue>
</operation>

<operation id="4302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8973  %tmp_43_31_9_i_i = xor i1 %tmp1979, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_9_i_i"/></StgValue>
</operation>

<operation id="4303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9199" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8974  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8978  %tmp_2925 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2925"/></StgValue>
</operation>

<operation id="4305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8979  %tmp1980 = xor i1 %tmp_1912, %tmp_2925

]]></Node>
<StgValue><ssdm name="tmp1980"/></StgValue>
</operation>

<operation id="4306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8980  %tmp_43_31_i_i_2739 = xor i1 %tmp1980, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_i_i_2739"/></StgValue>
</operation>

<operation id="4307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9206" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8981  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_i_i_2739, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8985  %tmp_2926 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_2926"/></StgValue>
</operation>

<operation id="4309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8986  %tmp1981 = xor i1 %tmp_1914, %tmp_2926

]]></Node>
<StgValue><ssdm name="tmp1981"/></StgValue>
</operation>

<operation id="4310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8987  %tmp_43_31_10_i_i = xor i1 %tmp1981, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_10_i_i"/></StgValue>
</operation>

<operation id="4311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8988  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8992  %tmp_2927 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2927"/></StgValue>
</operation>

<operation id="4313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8993  %tmp1982 = xor i1 %tmp_1916, %tmp_2927

]]></Node>
<StgValue><ssdm name="tmp1982"/></StgValue>
</operation>

<operation id="4314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:8994  %tmp_43_31_11_i_i = xor i1 %tmp1982, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_11_i_i"/></StgValue>
</operation>

<operation id="4315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9220" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:8995  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8999  %tmp_2928 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2928"/></StgValue>
</operation>

<operation id="4317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9000  %tmp1983 = xor i1 %tmp_1918, %tmp_2928

]]></Node>
<StgValue><ssdm name="tmp1983"/></StgValue>
</operation>

<operation id="4318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9001  %tmp_43_31_12_i_i = xor i1 %tmp1983, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_12_i_i"/></StgValue>
</operation>

<operation id="4319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9227" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9002  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9006  %tmp_2929 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2929"/></StgValue>
</operation>

<operation id="4321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9007  %tmp1984 = xor i1 %tmp_1920, %tmp_2929

]]></Node>
<StgValue><ssdm name="tmp1984"/></StgValue>
</operation>

<operation id="4322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9008  %tmp_43_31_13_i_i = xor i1 %tmp1984, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_13_i_i"/></StgValue>
</operation>

<operation id="4323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9234" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9009  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9013  %tmp_2930 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2930"/></StgValue>
</operation>

<operation id="4325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9014  %tmp1985 = xor i1 %tmp_1922, %tmp_2930

]]></Node>
<StgValue><ssdm name="tmp1985"/></StgValue>
</operation>

<operation id="4326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9015  %tmp_43_31_14_i_i = xor i1 %tmp1985, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_14_i_i"/></StgValue>
</operation>

<operation id="4327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9241" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9016  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9020  %tmp_2931 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2931"/></StgValue>
</operation>

<operation id="4329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9021  %tmp1986 = xor i1 %tmp_1924, %tmp_2931

]]></Node>
<StgValue><ssdm name="tmp1986"/></StgValue>
</operation>

<operation id="4330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9022  %tmp_43_31_15_i_i = xor i1 %tmp1986, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_15_i_i"/></StgValue>
</operation>

<operation id="4331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9248" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9023  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9027  %tmp_2932 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2932"/></StgValue>
</operation>

<operation id="4333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9028  %tmp1987 = xor i1 %tmp_1926, %tmp_2932

]]></Node>
<StgValue><ssdm name="tmp1987"/></StgValue>
</operation>

<operation id="4334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9029  %tmp_43_31_16_i_i = xor i1 %tmp1987, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_16_i_i"/></StgValue>
</operation>

<operation id="4335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9255" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9030  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9034  %tmp_2933 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2933"/></StgValue>
</operation>

<operation id="4337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9035  %tmp1988 = xor i1 %tmp_1928, %tmp_2933

]]></Node>
<StgValue><ssdm name="tmp1988"/></StgValue>
</operation>

<operation id="4338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9036  %tmp_43_31_17_i_i = xor i1 %tmp1988, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_17_i_i"/></StgValue>
</operation>

<operation id="4339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9262" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9037  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9041  %tmp_2934 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_2934"/></StgValue>
</operation>

<operation id="4341" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9042  %tmp1989 = xor i1 %tmp_1930, %tmp_2934

]]></Node>
<StgValue><ssdm name="tmp1989"/></StgValue>
</operation>

<operation id="4342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9043  %tmp_43_31_18_i_i = xor i1 %tmp1989, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_18_i_i"/></StgValue>
</operation>

<operation id="4343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9044  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9048  %tmp_2935 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_2935"/></StgValue>
</operation>

<operation id="4345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9049  %tmp1990 = xor i1 %tmp_1932, %tmp_2935

]]></Node>
<StgValue><ssdm name="tmp1990"/></StgValue>
</operation>

<operation id="4346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9050  %tmp_43_31_19_i_i = xor i1 %tmp1990, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_19_i_i"/></StgValue>
</operation>

<operation id="4347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9276" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9051  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9055  %tmp_2936 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_2936"/></StgValue>
</operation>

<operation id="4349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9056  %tmp1991 = xor i1 %tmp_1934, %tmp_2936

]]></Node>
<StgValue><ssdm name="tmp1991"/></StgValue>
</operation>

<operation id="4350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9057  %tmp_43_31_20_i_i = xor i1 %tmp1991, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_20_i_i"/></StgValue>
</operation>

<operation id="4351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9283" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9058  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9062  %tmp_2937 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2937"/></StgValue>
</operation>

<operation id="4353" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9063  %tmp1992 = xor i1 %tmp_1936, %tmp_2937

]]></Node>
<StgValue><ssdm name="tmp1992"/></StgValue>
</operation>

<operation id="4354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9064  %tmp_43_31_21_i_i = xor i1 %tmp1992, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_21_i_i"/></StgValue>
</operation>

<operation id="4355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9290" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9065  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9069  %tmp_2938 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_2938"/></StgValue>
</operation>

<operation id="4357" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9070  %tmp1993 = xor i1 %tmp_1938, %tmp_2938

]]></Node>
<StgValue><ssdm name="tmp1993"/></StgValue>
</operation>

<operation id="4358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9071  %tmp_43_31_22_i_i = xor i1 %tmp1993, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_22_i_i"/></StgValue>
</operation>

<operation id="4359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9297" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9072  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9076  %tmp_2939 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_2939"/></StgValue>
</operation>

<operation id="4361" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9077  %tmp1994 = xor i1 %tmp_1940, %tmp_2939

]]></Node>
<StgValue><ssdm name="tmp1994"/></StgValue>
</operation>

<operation id="4362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9078  %tmp_43_31_23_i_i = xor i1 %tmp1994, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_23_i_i"/></StgValue>
</operation>

<operation id="4363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9304" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9079  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9083  %tmp_2940 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_2940"/></StgValue>
</operation>

<operation id="4365" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9084  %tmp1995 = xor i1 %tmp_1942, %tmp_2940

]]></Node>
<StgValue><ssdm name="tmp1995"/></StgValue>
</operation>

<operation id="4366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9085  %tmp_43_31_24_i_i = xor i1 %tmp1995, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_24_i_i"/></StgValue>
</operation>

<operation id="4367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9311" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9086  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9090  %tmp_2941 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2941"/></StgValue>
</operation>

<operation id="4369" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9091  %tmp1996 = xor i1 %tmp_1944, %tmp_2941

]]></Node>
<StgValue><ssdm name="tmp1996"/></StgValue>
</operation>

<operation id="4370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9092  %tmp_43_31_25_i_i = xor i1 %tmp1996, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_25_i_i"/></StgValue>
</operation>

<operation id="4371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9318" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9093  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9097  %tmp_2942 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2942"/></StgValue>
</operation>

<operation id="4373" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9098  %tmp1997 = xor i1 %tmp_1946, %tmp_2942

]]></Node>
<StgValue><ssdm name="tmp1997"/></StgValue>
</operation>

<operation id="4374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9099  %tmp_43_31_26_i_i = xor i1 %tmp1997, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_26_i_i"/></StgValue>
</operation>

<operation id="4375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9325" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9104  %tmp_2943 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_2943"/></StgValue>
</operation>

<operation id="4377" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9105  %tmp1998 = xor i1 %tmp_1948, %tmp_2943

]]></Node>
<StgValue><ssdm name="tmp1998"/></StgValue>
</operation>

<operation id="4378" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9106  %tmp_43_31_27_i_i = xor i1 %tmp1998, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_27_i_i"/></StgValue>
</operation>

<operation id="4379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9332" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9107  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9111  %tmp_2944 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2944"/></StgValue>
</operation>

<operation id="4381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9112  %tmp1999 = xor i1 %tmp_1950, %tmp_2944

]]></Node>
<StgValue><ssdm name="tmp1999"/></StgValue>
</operation>

<operation id="4382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9113  %tmp_43_31_28_i_i = xor i1 %tmp1999, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_28_i_i"/></StgValue>
</operation>

<operation id="4383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9339" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9114  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9118  %tmp_2945 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2945"/></StgValue>
</operation>

<operation id="4385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9119  %tmp2000 = xor i1 %tmp_1952, %tmp_2945

]]></Node>
<StgValue><ssdm name="tmp2000"/></StgValue>
</operation>

<operation id="4386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9120  %tmp_43_31_29_i_i = xor i1 %tmp2000, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_29_i_i"/></StgValue>
</operation>

<operation id="4387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9346" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9121  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9125  %tmp_2946 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights1_m_weights_V_95, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2946"/></StgValue>
</operation>

<operation id="4389" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9126  %tmp2001 = xor i1 %tmp_1954, %tmp_2946

]]></Node>
<StgValue><ssdm name="tmp2001"/></StgValue>
</operation>

<operation id="4390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:9127  %tmp_43_31_30_i_i = xor i1 %tmp2001, true

]]></Node>
<StgValue><ssdm name="tmp_43_31_30_i_i"/></StgValue>
</operation>

<operation id="4391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9353" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:9128  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_43_31_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="4392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:77  %tmp_44_0_i_i_cast = zext i1 %tmp_43_0_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_i_i_cast"/></StgValue>
</operation>

<operation id="4393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:85  %tmp_44_0_1_i_i_cast = zext i1 %tmp_43_0_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_1_i_i_cast"/></StgValue>
</operation>

<operation id="4394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:93  %tmp_44_0_2_i_i_cast = zext i1 %tmp_43_0_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_2_i_i_cast"/></StgValue>
</operation>

<operation id="4395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:101  %tmp_44_0_3_i_i_cast = zext i1 %tmp_43_0_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_3_i_i_cast"/></StgValue>
</operation>

<operation id="4396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:109  %tmp_44_0_4_i_i_cast = zext i1 %tmp_43_0_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_4_i_i_cast"/></StgValue>
</operation>

<operation id="4397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:117  %tmp_44_0_5_i_i_cast = zext i1 %tmp_43_0_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_5_i_i_cast"/></StgValue>
</operation>

<operation id="4398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:125  %tmp_44_0_6_i_i_cast = zext i1 %tmp_43_0_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_6_i_i_cast"/></StgValue>
</operation>

<operation id="4399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:133  %tmp_44_0_7_i_i_cast = zext i1 %tmp_43_0_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_7_i_i_cast"/></StgValue>
</operation>

<operation id="4400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:141  %tmp_44_0_8_i_i_cast = zext i1 %tmp_43_0_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_8_i_i_cast"/></StgValue>
</operation>

<operation id="4401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:149  %tmp_44_0_9_i_i_cast = zext i1 %tmp_43_0_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_9_i_i_cast"/></StgValue>
</operation>

<operation id="4402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:157  %tmp_44_0_i_i_cast_1686 = zext i1 %tmp_43_0_i_i_1685 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_i_i_cast_1686"/></StgValue>
</operation>

<operation id="4403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:165  %tmp_44_0_10_i_i_cast = zext i1 %tmp_43_0_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_10_i_i_cast"/></StgValue>
</operation>

<operation id="4404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:173  %tmp_44_0_11_i_i_cast = zext i1 %tmp_43_0_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_11_i_i_cast"/></StgValue>
</operation>

<operation id="4405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:181  %tmp_44_0_12_i_i_cast = zext i1 %tmp_43_0_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_12_i_i_cast"/></StgValue>
</operation>

<operation id="4406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:189  %tmp_44_0_13_i_i_cast = zext i1 %tmp_43_0_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_13_i_i_cast"/></StgValue>
</operation>

<operation id="4407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:197  %tmp_44_0_14_i_i_cast = zext i1 %tmp_43_0_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_14_i_i_cast"/></StgValue>
</operation>

<operation id="4408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:205  %tmp_44_0_15_i_i_cast = zext i1 %tmp_43_0_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_15_i_i_cast"/></StgValue>
</operation>

<operation id="4409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:213  %tmp_44_0_16_i_i_cast = zext i1 %tmp_43_0_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_16_i_i_cast"/></StgValue>
</operation>

<operation id="4410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:221  %tmp_44_0_17_i_i_cast = zext i1 %tmp_43_0_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_17_i_i_cast"/></StgValue>
</operation>

<operation id="4411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:229  %tmp_44_0_18_i_i_cast = zext i1 %tmp_43_0_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_18_i_i_cast"/></StgValue>
</operation>

<operation id="4412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:237  %tmp_44_0_19_i_i_cast = zext i1 %tmp_43_0_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_19_i_i_cast"/></StgValue>
</operation>

<operation id="4413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:245  %tmp_44_0_20_i_i_cast = zext i1 %tmp_43_0_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_20_i_i_cast"/></StgValue>
</operation>

<operation id="4414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:253  %tmp_44_0_21_i_i_cast = zext i1 %tmp_43_0_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_21_i_i_cast"/></StgValue>
</operation>

<operation id="4415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:261  %tmp_44_0_22_i_i_cast = zext i1 %tmp_43_0_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_22_i_i_cast"/></StgValue>
</operation>

<operation id="4416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:269  %tmp_44_0_23_i_i_cast = zext i1 %tmp_43_0_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_23_i_i_cast"/></StgValue>
</operation>

<operation id="4417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:277  %tmp_44_0_24_i_i_cast = zext i1 %tmp_43_0_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_24_i_i_cast"/></StgValue>
</operation>

<operation id="4418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:285  %tmp_44_0_25_i_i_cast = zext i1 %tmp_43_0_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_25_i_i_cast"/></StgValue>
</operation>

<operation id="4419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:293  %tmp_44_0_26_i_i_cast = zext i1 %tmp_43_0_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_26_i_i_cast"/></StgValue>
</operation>

<operation id="4420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:325  %tmp_44_0_30_i_i_cast = zext i1 %tmp_43_0_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_30_i_i_cast"/></StgValue>
</operation>

<operation id="4421" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:330  %tmp52 = add i2 %tmp_44_0_23_i_i_cast, %tmp_44_0_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="4422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:331  %tmp86_cast = zext i2 %tmp52 to i3

]]></Node>
<StgValue><ssdm name="tmp86_cast"/></StgValue>
</operation>

<operation id="4423" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:332  %tmp53 = add i2 %tmp_44_0_25_i_i_cast, %tmp_44_0_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="4424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:333  %tmp87_cast = zext i2 %tmp53 to i3

]]></Node>
<StgValue><ssdm name="tmp87_cast"/></StgValue>
</operation>

<operation id="4425" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:334  %tmp54 = add i3 %tmp86_cast, %tmp87_cast

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="4426" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:337  %tmp56 = add i2 %tmp_44_0_15_i_i_cast, %tmp_44_0_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="4427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:338  %tmp90_cast = zext i2 %tmp56 to i3

]]></Node>
<StgValue><ssdm name="tmp90_cast"/></StgValue>
</operation>

<operation id="4428" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:339  %tmp57 = add i2 %tmp_44_0_17_i_i_cast, %tmp_44_0_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="4429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:340  %tmp91_cast = zext i2 %tmp57 to i3

]]></Node>
<StgValue><ssdm name="tmp91_cast"/></StgValue>
</operation>

<operation id="4430" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:341  %tmp58 = add i3 %tmp90_cast, %tmp91_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="4431" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:343  %tmp59 = add i2 %tmp_44_0_19_i_i_cast, %tmp_44_0_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="4432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:344  %tmp93_cast = zext i2 %tmp59 to i3

]]></Node>
<StgValue><ssdm name="tmp93_cast"/></StgValue>
</operation>

<operation id="4433" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:345  %tmp60 = add i2 %tmp_44_0_21_i_i_cast, %tmp_44_0_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="4434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:346  %tmp94_cast = zext i2 %tmp60 to i3

]]></Node>
<StgValue><ssdm name="tmp94_cast"/></StgValue>
</operation>

<operation id="4435" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:347  %tmp61 = add i3 %tmp93_cast, %tmp94_cast

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="4436" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:352  %tmp64 = add i2 %tmp_44_0_i_i_cast, %tmp_44_0_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="4437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:353  %tmp98_cast = zext i2 %tmp64 to i3

]]></Node>
<StgValue><ssdm name="tmp98_cast"/></StgValue>
</operation>

<operation id="4438" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:354  %tmp65 = add i2 %tmp_44_0_1_i_i_cast, %tmp_44_0_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="4439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:355  %tmp99_cast = zext i2 %tmp65 to i3

]]></Node>
<StgValue><ssdm name="tmp99_cast"/></StgValue>
</operation>

<operation id="4440" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:356  %tmp66 = add i3 %tmp98_cast, %tmp99_cast

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="4441" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:358  %tmp67 = add i2 %tmp_44_0_3_i_i_cast, %tmp_44_0_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="4442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:359  %tmp101_cast = zext i2 %tmp67 to i3

]]></Node>
<StgValue><ssdm name="tmp101_cast"/></StgValue>
</operation>

<operation id="4443" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:360  %tmp68 = add i2 %tmp_44_0_5_i_i_cast, %tmp_44_0_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="4444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:361  %tmp102_cast = zext i2 %tmp68 to i3

]]></Node>
<StgValue><ssdm name="tmp102_cast"/></StgValue>
</operation>

<operation id="4445" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:362  %tmp69 = add i3 %tmp101_cast, %tmp102_cast

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="4446" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:366  %tmp71 = add i2 %tmp_44_0_7_i_i_cast, %tmp_44_0_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="4447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:367  %tmp105_cast = zext i2 %tmp71 to i3

]]></Node>
<StgValue><ssdm name="tmp105_cast"/></StgValue>
</operation>

<operation id="4448" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:368  %tmp72 = add i2 %tmp_44_0_9_i_i_cast, %tmp_44_0_i_i_cast_1686

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="4449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:369  %tmp106_cast = zext i2 %tmp72 to i3

]]></Node>
<StgValue><ssdm name="tmp106_cast"/></StgValue>
</operation>

<operation id="4450" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:370  %tmp73 = add i3 %tmp105_cast, %tmp106_cast

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="4451" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:372  %tmp74 = add i2 %tmp_44_0_10_i_i_cast, %tmp_44_0_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="4452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:373  %tmp108_cast = zext i2 %tmp74 to i3

]]></Node>
<StgValue><ssdm name="tmp108_cast"/></StgValue>
</operation>

<operation id="4453" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:374  %tmp75 = add i2 %tmp_44_0_30_i_i_cast, %tmp_44_0_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="4454" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:375  %tmp76 = add i2 %tmp_44_0_13_i_i_cast, %tmp75

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="4455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:376  %tmp109_cast = zext i2 %tmp76 to i3

]]></Node>
<StgValue><ssdm name="tmp109_cast"/></StgValue>
</operation>

<operation id="4456" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:377  %tmp77 = add i3 %tmp108_cast, %tmp109_cast

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="4457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:392  %tmp_44_1_i_i_cast = zext i1 %tmp_43_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_i_i_cast"/></StgValue>
</operation>

<operation id="4458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:399  %tmp_44_1_1_i_i_cast = zext i1 %tmp_43_1_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_1_i_i_cast"/></StgValue>
</operation>

<operation id="4459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:406  %tmp_44_1_2_i_i_cast = zext i1 %tmp_43_1_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_2_i_i_cast"/></StgValue>
</operation>

<operation id="4460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:413  %tmp_44_1_3_i_i_cast = zext i1 %tmp_43_1_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_3_i_i_cast"/></StgValue>
</operation>

<operation id="4461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:420  %tmp_44_1_4_i_i_cast = zext i1 %tmp_43_1_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_4_i_i_cast"/></StgValue>
</operation>

<operation id="4462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:427  %tmp_44_1_5_i_i_cast = zext i1 %tmp_43_1_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_5_i_i_cast"/></StgValue>
</operation>

<operation id="4463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:434  %tmp_44_1_6_i_i_cast = zext i1 %tmp_43_1_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_6_i_i_cast"/></StgValue>
</operation>

<operation id="4464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:441  %tmp_44_1_7_i_i_cast = zext i1 %tmp_43_1_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_7_i_i_cast"/></StgValue>
</operation>

<operation id="4465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:448  %tmp_44_1_8_i_i_cast = zext i1 %tmp_43_1_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_8_i_i_cast"/></StgValue>
</operation>

<operation id="4466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:455  %tmp_44_1_9_i_i_cast = zext i1 %tmp_43_1_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_9_i_i_cast"/></StgValue>
</operation>

<operation id="4467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:462  %tmp_44_1_i_i_cast_1720 = zext i1 %tmp_43_1_i_i_1719 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_i_i_cast_1720"/></StgValue>
</operation>

<operation id="4468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:469  %tmp_44_1_10_i_i_cast = zext i1 %tmp_43_1_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_10_i_i_cast"/></StgValue>
</operation>

<operation id="4469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:476  %tmp_44_1_11_i_i_cast = zext i1 %tmp_43_1_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_11_i_i_cast"/></StgValue>
</operation>

<operation id="4470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:483  %tmp_44_1_12_i_i_cast = zext i1 %tmp_43_1_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_12_i_i_cast"/></StgValue>
</operation>

<operation id="4471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:490  %tmp_44_1_13_i_i_cast = zext i1 %tmp_43_1_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_13_i_i_cast"/></StgValue>
</operation>

<operation id="4472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:497  %tmp_44_1_14_i_i_cast = zext i1 %tmp_43_1_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_14_i_i_cast"/></StgValue>
</operation>

<operation id="4473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:504  %tmp_44_1_15_i_i_cast = zext i1 %tmp_43_1_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_15_i_i_cast"/></StgValue>
</operation>

<operation id="4474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:511  %tmp_44_1_16_i_i_cast = zext i1 %tmp_43_1_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_16_i_i_cast"/></StgValue>
</operation>

<operation id="4475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:518  %tmp_44_1_17_i_i_cast = zext i1 %tmp_43_1_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_17_i_i_cast"/></StgValue>
</operation>

<operation id="4476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:525  %tmp_44_1_18_i_i_cast = zext i1 %tmp_43_1_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_18_i_i_cast"/></StgValue>
</operation>

<operation id="4477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:532  %tmp_44_1_19_i_i_cast = zext i1 %tmp_43_1_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_19_i_i_cast"/></StgValue>
</operation>

<operation id="4478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:539  %tmp_44_1_20_i_i_cast = zext i1 %tmp_43_1_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_20_i_i_cast"/></StgValue>
</operation>

<operation id="4479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:546  %tmp_44_1_21_i_i_cast = zext i1 %tmp_43_1_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_21_i_i_cast"/></StgValue>
</operation>

<operation id="4480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:553  %tmp_44_1_22_i_i_cast = zext i1 %tmp_43_1_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_22_i_i_cast"/></StgValue>
</operation>

<operation id="4481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:560  %tmp_44_1_23_i_i_cast = zext i1 %tmp_43_1_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_23_i_i_cast"/></StgValue>
</operation>

<operation id="4482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:567  %tmp_44_1_24_i_i_cast = zext i1 %tmp_43_1_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_24_i_i_cast"/></StgValue>
</operation>

<operation id="4483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:574  %tmp_44_1_25_i_i_cast = zext i1 %tmp_43_1_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_25_i_i_cast"/></StgValue>
</operation>

<operation id="4484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:581  %tmp_44_1_26_i_i_cast = zext i1 %tmp_43_1_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_26_i_i_cast"/></StgValue>
</operation>

<operation id="4485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:609  %tmp_44_1_30_i_i_cast = zext i1 %tmp_43_1_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_30_i_i_cast"/></StgValue>
</operation>

<operation id="4486" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:614  %tmp115 = add i2 %tmp_44_1_23_i_i_cast, %tmp_44_1_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="4487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:615  %tmp179_cast = zext i2 %tmp115 to i3

]]></Node>
<StgValue><ssdm name="tmp179_cast"/></StgValue>
</operation>

<operation id="4488" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:616  %tmp116 = add i2 %tmp_44_1_25_i_i_cast, %tmp_44_1_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="4489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:617  %tmp180_cast = zext i2 %tmp116 to i3

]]></Node>
<StgValue><ssdm name="tmp180_cast"/></StgValue>
</operation>

<operation id="4490" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:618  %tmp117 = add i3 %tmp179_cast, %tmp180_cast

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="4491" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:621  %tmp119 = add i2 %tmp_44_1_15_i_i_cast, %tmp_44_1_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="4492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:622  %tmp183_cast = zext i2 %tmp119 to i3

]]></Node>
<StgValue><ssdm name="tmp183_cast"/></StgValue>
</operation>

<operation id="4493" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:623  %tmp120 = add i2 %tmp_44_1_17_i_i_cast, %tmp_44_1_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="4494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:624  %tmp184_cast = zext i2 %tmp120 to i3

]]></Node>
<StgValue><ssdm name="tmp184_cast"/></StgValue>
</operation>

<operation id="4495" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:625  %tmp121 = add i3 %tmp183_cast, %tmp184_cast

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="4496" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:627  %tmp122 = add i2 %tmp_44_1_19_i_i_cast, %tmp_44_1_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="4497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:628  %tmp186_cast = zext i2 %tmp122 to i3

]]></Node>
<StgValue><ssdm name="tmp186_cast"/></StgValue>
</operation>

<operation id="4498" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:629  %tmp123 = add i2 %tmp_44_1_21_i_i_cast, %tmp_44_1_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="4499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:630  %tmp187_cast = zext i2 %tmp123 to i3

]]></Node>
<StgValue><ssdm name="tmp187_cast"/></StgValue>
</operation>

<operation id="4500" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:631  %tmp124 = add i3 %tmp186_cast, %tmp187_cast

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="4501" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:636  %tmp127 = add i2 %tmp_44_1_i_i_cast, %tmp_44_1_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="4502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:637  %tmp191_cast = zext i2 %tmp127 to i3

]]></Node>
<StgValue><ssdm name="tmp191_cast"/></StgValue>
</operation>

<operation id="4503" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:638  %tmp128 = add i2 %tmp_44_1_1_i_i_cast, %tmp_44_1_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="4504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:639  %tmp192_cast = zext i2 %tmp128 to i3

]]></Node>
<StgValue><ssdm name="tmp192_cast"/></StgValue>
</operation>

<operation id="4505" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:640  %tmp129 = add i3 %tmp191_cast, %tmp192_cast

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="4506" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:642  %tmp130 = add i2 %tmp_44_1_3_i_i_cast, %tmp_44_1_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="4507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:643  %tmp194_cast = zext i2 %tmp130 to i3

]]></Node>
<StgValue><ssdm name="tmp194_cast"/></StgValue>
</operation>

<operation id="4508" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:644  %tmp131 = add i2 %tmp_44_1_5_i_i_cast, %tmp_44_1_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="4509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:645  %tmp195_cast = zext i2 %tmp131 to i3

]]></Node>
<StgValue><ssdm name="tmp195_cast"/></StgValue>
</operation>

<operation id="4510" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:646  %tmp132 = add i3 %tmp194_cast, %tmp195_cast

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="4511" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:650  %tmp134 = add i2 %tmp_44_1_7_i_i_cast, %tmp_44_1_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="4512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:651  %tmp198_cast = zext i2 %tmp134 to i3

]]></Node>
<StgValue><ssdm name="tmp198_cast"/></StgValue>
</operation>

<operation id="4513" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:652  %tmp135 = add i2 %tmp_44_1_9_i_i_cast, %tmp_44_1_i_i_cast_1720

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="4514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:653  %tmp199_cast = zext i2 %tmp135 to i3

]]></Node>
<StgValue><ssdm name="tmp199_cast"/></StgValue>
</operation>

<operation id="4515" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:654  %tmp136 = add i3 %tmp198_cast, %tmp199_cast

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="4516" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:656  %tmp137 = add i2 %tmp_44_1_10_i_i_cast, %tmp_44_1_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="4517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:657  %tmp201_cast = zext i2 %tmp137 to i3

]]></Node>
<StgValue><ssdm name="tmp201_cast"/></StgValue>
</operation>

<operation id="4518" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:658  %tmp138 = add i2 %tmp_44_1_30_i_i_cast, %tmp_44_1_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="4519" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:659  %tmp139 = add i2 %tmp_44_1_13_i_i_cast, %tmp138

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="4520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:660  %tmp202_cast = zext i2 %tmp139 to i3

]]></Node>
<StgValue><ssdm name="tmp202_cast"/></StgValue>
</operation>

<operation id="4521" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:661  %tmp140 = add i3 %tmp201_cast, %tmp202_cast

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="4522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:676  %tmp_44_2_i_i_cast = zext i1 %tmp_43_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_i_i_cast"/></StgValue>
</operation>

<operation id="4523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:683  %tmp_44_2_1_i_i_cast = zext i1 %tmp_43_2_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_1_i_i_cast"/></StgValue>
</operation>

<operation id="4524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:690  %tmp_44_2_2_i_i_cast = zext i1 %tmp_43_2_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_2_i_i_cast"/></StgValue>
</operation>

<operation id="4525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:697  %tmp_44_2_3_i_i_cast = zext i1 %tmp_43_2_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_3_i_i_cast"/></StgValue>
</operation>

<operation id="4526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:704  %tmp_44_2_4_i_i_cast = zext i1 %tmp_43_2_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_4_i_i_cast"/></StgValue>
</operation>

<operation id="4527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:711  %tmp_44_2_5_i_i_cast = zext i1 %tmp_43_2_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_5_i_i_cast"/></StgValue>
</operation>

<operation id="4528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:718  %tmp_44_2_6_i_i_cast = zext i1 %tmp_43_2_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_6_i_i_cast"/></StgValue>
</operation>

<operation id="4529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:725  %tmp_44_2_7_i_i_cast = zext i1 %tmp_43_2_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_7_i_i_cast"/></StgValue>
</operation>

<operation id="4530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:732  %tmp_44_2_8_i_i_cast = zext i1 %tmp_43_2_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_8_i_i_cast"/></StgValue>
</operation>

<operation id="4531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:739  %tmp_44_2_9_i_i_cast = zext i1 %tmp_43_2_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_9_i_i_cast"/></StgValue>
</operation>

<operation id="4532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:746  %tmp_44_2_i_i_cast_1754 = zext i1 %tmp_43_2_i_i_1753 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_i_i_cast_1754"/></StgValue>
</operation>

<operation id="4533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:753  %tmp_44_2_10_i_i_cast = zext i1 %tmp_43_2_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_10_i_i_cast"/></StgValue>
</operation>

<operation id="4534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:760  %tmp_44_2_11_i_i_cast = zext i1 %tmp_43_2_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_11_i_i_cast"/></StgValue>
</operation>

<operation id="4535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:767  %tmp_44_2_12_i_i_cast = zext i1 %tmp_43_2_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_12_i_i_cast"/></StgValue>
</operation>

<operation id="4536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:774  %tmp_44_2_13_i_i_cast = zext i1 %tmp_43_2_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_13_i_i_cast"/></StgValue>
</operation>

<operation id="4537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:781  %tmp_44_2_14_i_i_cast = zext i1 %tmp_43_2_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_14_i_i_cast"/></StgValue>
</operation>

<operation id="4538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:788  %tmp_44_2_15_i_i_cast = zext i1 %tmp_43_2_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_15_i_i_cast"/></StgValue>
</operation>

<operation id="4539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:795  %tmp_44_2_16_i_i_cast = zext i1 %tmp_43_2_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_16_i_i_cast"/></StgValue>
</operation>

<operation id="4540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:802  %tmp_44_2_17_i_i_cast = zext i1 %tmp_43_2_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_17_i_i_cast"/></StgValue>
</operation>

<operation id="4541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:809  %tmp_44_2_18_i_i_cast = zext i1 %tmp_43_2_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_18_i_i_cast"/></StgValue>
</operation>

<operation id="4542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:816  %tmp_44_2_19_i_i_cast = zext i1 %tmp_43_2_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_19_i_i_cast"/></StgValue>
</operation>

<operation id="4543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:823  %tmp_44_2_20_i_i_cast = zext i1 %tmp_43_2_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_20_i_i_cast"/></StgValue>
</operation>

<operation id="4544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:830  %tmp_44_2_21_i_i_cast = zext i1 %tmp_43_2_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_21_i_i_cast"/></StgValue>
</operation>

<operation id="4545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:837  %tmp_44_2_22_i_i_cast = zext i1 %tmp_43_2_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_22_i_i_cast"/></StgValue>
</operation>

<operation id="4546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:844  %tmp_44_2_23_i_i_cast = zext i1 %tmp_43_2_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_23_i_i_cast"/></StgValue>
</operation>

<operation id="4547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:851  %tmp_44_2_24_i_i_cast = zext i1 %tmp_43_2_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_24_i_i_cast"/></StgValue>
</operation>

<operation id="4548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:858  %tmp_44_2_25_i_i_cast = zext i1 %tmp_43_2_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_25_i_i_cast"/></StgValue>
</operation>

<operation id="4549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:865  %tmp_44_2_26_i_i_cast = zext i1 %tmp_43_2_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_26_i_i_cast"/></StgValue>
</operation>

<operation id="4550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:893  %tmp_44_2_30_i_i_cast = zext i1 %tmp_43_2_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_30_i_i_cast"/></StgValue>
</operation>

<operation id="4551" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:898  %tmp178 = add i2 %tmp_44_2_23_i_i_cast, %tmp_44_2_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="4552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:899  %tmp272_cast = zext i2 %tmp178 to i3

]]></Node>
<StgValue><ssdm name="tmp272_cast"/></StgValue>
</operation>

<operation id="4553" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:900  %tmp179 = add i2 %tmp_44_2_25_i_i_cast, %tmp_44_2_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="4554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:901  %tmp273_cast = zext i2 %tmp179 to i3

]]></Node>
<StgValue><ssdm name="tmp273_cast"/></StgValue>
</operation>

<operation id="4555" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:902  %tmp180 = add i3 %tmp272_cast, %tmp273_cast

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="4556" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:905  %tmp182 = add i2 %tmp_44_2_15_i_i_cast, %tmp_44_2_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="4557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:906  %tmp276_cast = zext i2 %tmp182 to i3

]]></Node>
<StgValue><ssdm name="tmp276_cast"/></StgValue>
</operation>

<operation id="4558" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:907  %tmp183 = add i2 %tmp_44_2_17_i_i_cast, %tmp_44_2_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="4559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:908  %tmp277_cast = zext i2 %tmp183 to i3

]]></Node>
<StgValue><ssdm name="tmp277_cast"/></StgValue>
</operation>

<operation id="4560" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:909  %tmp184 = add i3 %tmp276_cast, %tmp277_cast

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="4561" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:911  %tmp185 = add i2 %tmp_44_2_19_i_i_cast, %tmp_44_2_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="4562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:912  %tmp279_cast = zext i2 %tmp185 to i3

]]></Node>
<StgValue><ssdm name="tmp279_cast"/></StgValue>
</operation>

<operation id="4563" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:913  %tmp186 = add i2 %tmp_44_2_21_i_i_cast, %tmp_44_2_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="4564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:914  %tmp280_cast = zext i2 %tmp186 to i3

]]></Node>
<StgValue><ssdm name="tmp280_cast"/></StgValue>
</operation>

<operation id="4565" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:915  %tmp187 = add i3 %tmp279_cast, %tmp280_cast

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="4566" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:920  %tmp190 = add i2 %tmp_44_2_i_i_cast, %tmp_44_2_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="4567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:921  %tmp284_cast = zext i2 %tmp190 to i3

]]></Node>
<StgValue><ssdm name="tmp284_cast"/></StgValue>
</operation>

<operation id="4568" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:922  %tmp191 = add i2 %tmp_44_2_1_i_i_cast, %tmp_44_2_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="4569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:923  %tmp285_cast = zext i2 %tmp191 to i3

]]></Node>
<StgValue><ssdm name="tmp285_cast"/></StgValue>
</operation>

<operation id="4570" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:924  %tmp192 = add i3 %tmp284_cast, %tmp285_cast

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="4571" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:926  %tmp193 = add i2 %tmp_44_2_3_i_i_cast, %tmp_44_2_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="4572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:927  %tmp287_cast = zext i2 %tmp193 to i3

]]></Node>
<StgValue><ssdm name="tmp287_cast"/></StgValue>
</operation>

<operation id="4573" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:928  %tmp194 = add i2 %tmp_44_2_5_i_i_cast, %tmp_44_2_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="4574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:929  %tmp288_cast = zext i2 %tmp194 to i3

]]></Node>
<StgValue><ssdm name="tmp288_cast"/></StgValue>
</operation>

<operation id="4575" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:930  %tmp195 = add i3 %tmp287_cast, %tmp288_cast

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="4576" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:934  %tmp197 = add i2 %tmp_44_2_7_i_i_cast, %tmp_44_2_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="4577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:935  %tmp291_cast = zext i2 %tmp197 to i3

]]></Node>
<StgValue><ssdm name="tmp291_cast"/></StgValue>
</operation>

<operation id="4578" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:936  %tmp198 = add i2 %tmp_44_2_9_i_i_cast, %tmp_44_2_i_i_cast_1754

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="4579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:937  %tmp292_cast = zext i2 %tmp198 to i3

]]></Node>
<StgValue><ssdm name="tmp292_cast"/></StgValue>
</operation>

<operation id="4580" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:938  %tmp199 = add i3 %tmp291_cast, %tmp292_cast

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="4581" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:940  %tmp200 = add i2 %tmp_44_2_10_i_i_cast, %tmp_44_2_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="4582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:941  %tmp294_cast = zext i2 %tmp200 to i3

]]></Node>
<StgValue><ssdm name="tmp294_cast"/></StgValue>
</operation>

<operation id="4583" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:942  %tmp201 = add i2 %tmp_44_2_30_i_i_cast, %tmp_44_2_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="4584" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:943  %tmp202 = add i2 %tmp_44_2_13_i_i_cast, %tmp201

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="4585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:944  %tmp295_cast = zext i2 %tmp202 to i3

]]></Node>
<StgValue><ssdm name="tmp295_cast"/></StgValue>
</operation>

<operation id="4586" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:945  %tmp203 = add i3 %tmp294_cast, %tmp295_cast

]]></Node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="4587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:960  %tmp_44_3_i_i_cast = zext i1 %tmp_43_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_i_i_cast"/></StgValue>
</operation>

<operation id="4588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:967  %tmp_44_3_1_i_i_cast = zext i1 %tmp_43_3_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_1_i_i_cast"/></StgValue>
</operation>

<operation id="4589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:974  %tmp_44_3_2_i_i_cast = zext i1 %tmp_43_3_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_2_i_i_cast"/></StgValue>
</operation>

<operation id="4590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:981  %tmp_44_3_3_i_i_cast = zext i1 %tmp_43_3_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_3_i_i_cast"/></StgValue>
</operation>

<operation id="4591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:988  %tmp_44_3_4_i_i_cast = zext i1 %tmp_43_3_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_4_i_i_cast"/></StgValue>
</operation>

<operation id="4592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:995  %tmp_44_3_5_i_i_cast = zext i1 %tmp_43_3_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_5_i_i_cast"/></StgValue>
</operation>

<operation id="4593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1002  %tmp_44_3_6_i_i_cast = zext i1 %tmp_43_3_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_6_i_i_cast"/></StgValue>
</operation>

<operation id="4594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1009  %tmp_44_3_7_i_i_cast = zext i1 %tmp_43_3_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_7_i_i_cast"/></StgValue>
</operation>

<operation id="4595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1016  %tmp_44_3_8_i_i_cast = zext i1 %tmp_43_3_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_8_i_i_cast"/></StgValue>
</operation>

<operation id="4596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1023  %tmp_44_3_9_i_i_cast = zext i1 %tmp_43_3_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_9_i_i_cast"/></StgValue>
</operation>

<operation id="4597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1030  %tmp_44_3_i_i_cast_1788 = zext i1 %tmp_43_3_i_i_1787 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_i_i_cast_1788"/></StgValue>
</operation>

<operation id="4598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1037  %tmp_44_3_10_i_i_cast = zext i1 %tmp_43_3_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_10_i_i_cast"/></StgValue>
</operation>

<operation id="4599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1044  %tmp_44_3_11_i_i_cast = zext i1 %tmp_43_3_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_11_i_i_cast"/></StgValue>
</operation>

<operation id="4600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1051  %tmp_44_3_12_i_i_cast = zext i1 %tmp_43_3_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_12_i_i_cast"/></StgValue>
</operation>

<operation id="4601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1058  %tmp_44_3_13_i_i_cast = zext i1 %tmp_43_3_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_13_i_i_cast"/></StgValue>
</operation>

<operation id="4602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1065  %tmp_44_3_14_i_i_cast = zext i1 %tmp_43_3_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_14_i_i_cast"/></StgValue>
</operation>

<operation id="4603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1072  %tmp_44_3_15_i_i_cast = zext i1 %tmp_43_3_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_15_i_i_cast"/></StgValue>
</operation>

<operation id="4604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1079  %tmp_44_3_16_i_i_cast = zext i1 %tmp_43_3_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_16_i_i_cast"/></StgValue>
</operation>

<operation id="4605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1086  %tmp_44_3_17_i_i_cast = zext i1 %tmp_43_3_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_17_i_i_cast"/></StgValue>
</operation>

<operation id="4606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1093  %tmp_44_3_18_i_i_cast = zext i1 %tmp_43_3_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_18_i_i_cast"/></StgValue>
</operation>

<operation id="4607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1100  %tmp_44_3_19_i_i_cast = zext i1 %tmp_43_3_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_19_i_i_cast"/></StgValue>
</operation>

<operation id="4608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1107  %tmp_44_3_20_i_i_cast = zext i1 %tmp_43_3_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_20_i_i_cast"/></StgValue>
</operation>

<operation id="4609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1114  %tmp_44_3_21_i_i_cast = zext i1 %tmp_43_3_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_21_i_i_cast"/></StgValue>
</operation>

<operation id="4610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1121  %tmp_44_3_22_i_i_cast = zext i1 %tmp_43_3_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_22_i_i_cast"/></StgValue>
</operation>

<operation id="4611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1128  %tmp_44_3_23_i_i_cast = zext i1 %tmp_43_3_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_23_i_i_cast"/></StgValue>
</operation>

<operation id="4612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1135  %tmp_44_3_24_i_i_cast = zext i1 %tmp_43_3_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_24_i_i_cast"/></StgValue>
</operation>

<operation id="4613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1142  %tmp_44_3_25_i_i_cast = zext i1 %tmp_43_3_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_25_i_i_cast"/></StgValue>
</operation>

<operation id="4614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1149  %tmp_44_3_26_i_i_cast = zext i1 %tmp_43_3_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_26_i_i_cast"/></StgValue>
</operation>

<operation id="4615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1177  %tmp_44_3_30_i_i_cast = zext i1 %tmp_43_3_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_30_i_i_cast"/></StgValue>
</operation>

<operation id="4616" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1182  %tmp241 = add i2 %tmp_44_3_23_i_i_cast, %tmp_44_3_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="4617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1183  %tmp365_cast = zext i2 %tmp241 to i3

]]></Node>
<StgValue><ssdm name="tmp365_cast"/></StgValue>
</operation>

<operation id="4618" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1184  %tmp242 = add i2 %tmp_44_3_25_i_i_cast, %tmp_44_3_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="4619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1185  %tmp366_cast = zext i2 %tmp242 to i3

]]></Node>
<StgValue><ssdm name="tmp366_cast"/></StgValue>
</operation>

<operation id="4620" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1186  %tmp243 = add i3 %tmp365_cast, %tmp366_cast

]]></Node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="4621" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1189  %tmp245 = add i2 %tmp_44_3_15_i_i_cast, %tmp_44_3_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="4622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1190  %tmp369_cast = zext i2 %tmp245 to i3

]]></Node>
<StgValue><ssdm name="tmp369_cast"/></StgValue>
</operation>

<operation id="4623" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1191  %tmp246 = add i2 %tmp_44_3_17_i_i_cast, %tmp_44_3_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="4624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1192  %tmp370_cast = zext i2 %tmp246 to i3

]]></Node>
<StgValue><ssdm name="tmp370_cast"/></StgValue>
</operation>

<operation id="4625" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1193  %tmp247 = add i3 %tmp369_cast, %tmp370_cast

]]></Node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="4626" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1195  %tmp248 = add i2 %tmp_44_3_19_i_i_cast, %tmp_44_3_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="4627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1196  %tmp372_cast = zext i2 %tmp248 to i3

]]></Node>
<StgValue><ssdm name="tmp372_cast"/></StgValue>
</operation>

<operation id="4628" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1197  %tmp249 = add i2 %tmp_44_3_21_i_i_cast, %tmp_44_3_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="4629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1198  %tmp373_cast = zext i2 %tmp249 to i3

]]></Node>
<StgValue><ssdm name="tmp373_cast"/></StgValue>
</operation>

<operation id="4630" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1199  %tmp250 = add i3 %tmp372_cast, %tmp373_cast

]]></Node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="4631" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1204  %tmp253 = add i2 %tmp_44_3_i_i_cast, %tmp_44_3_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="4632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1205  %tmp377_cast = zext i2 %tmp253 to i3

]]></Node>
<StgValue><ssdm name="tmp377_cast"/></StgValue>
</operation>

<operation id="4633" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1206  %tmp254 = add i2 %tmp_44_3_1_i_i_cast, %tmp_44_3_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="4634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1207  %tmp378_cast = zext i2 %tmp254 to i3

]]></Node>
<StgValue><ssdm name="tmp378_cast"/></StgValue>
</operation>

<operation id="4635" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1208  %tmp255 = add i3 %tmp377_cast, %tmp378_cast

]]></Node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="4636" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1210  %tmp256 = add i2 %tmp_44_3_3_i_i_cast, %tmp_44_3_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="4637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1211  %tmp380_cast = zext i2 %tmp256 to i3

]]></Node>
<StgValue><ssdm name="tmp380_cast"/></StgValue>
</operation>

<operation id="4638" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1212  %tmp257 = add i2 %tmp_44_3_5_i_i_cast, %tmp_44_3_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="4639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1213  %tmp381_cast = zext i2 %tmp257 to i3

]]></Node>
<StgValue><ssdm name="tmp381_cast"/></StgValue>
</operation>

<operation id="4640" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1214  %tmp258 = add i3 %tmp380_cast, %tmp381_cast

]]></Node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="4641" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1218  %tmp260 = add i2 %tmp_44_3_7_i_i_cast, %tmp_44_3_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="4642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1219  %tmp384_cast = zext i2 %tmp260 to i3

]]></Node>
<StgValue><ssdm name="tmp384_cast"/></StgValue>
</operation>

<operation id="4643" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1220  %tmp261 = add i2 %tmp_44_3_9_i_i_cast, %tmp_44_3_i_i_cast_1788

]]></Node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="4644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1221  %tmp385_cast = zext i2 %tmp261 to i3

]]></Node>
<StgValue><ssdm name="tmp385_cast"/></StgValue>
</operation>

<operation id="4645" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1222  %tmp262 = add i3 %tmp384_cast, %tmp385_cast

]]></Node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="4646" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1224  %tmp263 = add i2 %tmp_44_3_10_i_i_cast, %tmp_44_3_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="4647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1225  %tmp387_cast = zext i2 %tmp263 to i3

]]></Node>
<StgValue><ssdm name="tmp387_cast"/></StgValue>
</operation>

<operation id="4648" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1226  %tmp264 = add i2 %tmp_44_3_30_i_i_cast, %tmp_44_3_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="4649" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1227  %tmp265 = add i2 %tmp_44_3_13_i_i_cast, %tmp264

]]></Node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="4650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1228  %tmp388_cast = zext i2 %tmp265 to i3

]]></Node>
<StgValue><ssdm name="tmp388_cast"/></StgValue>
</operation>

<operation id="4651" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1229  %tmp266 = add i3 %tmp387_cast, %tmp388_cast

]]></Node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="4652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1244  %tmp_44_4_i_i_cast = zext i1 %tmp_43_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_i_i_cast"/></StgValue>
</operation>

<operation id="4653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1251  %tmp_44_4_1_i_i_cast = zext i1 %tmp_43_4_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_1_i_i_cast"/></StgValue>
</operation>

<operation id="4654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1258  %tmp_44_4_2_i_i_cast = zext i1 %tmp_43_4_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_2_i_i_cast"/></StgValue>
</operation>

<operation id="4655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1265  %tmp_44_4_3_i_i_cast = zext i1 %tmp_43_4_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_3_i_i_cast"/></StgValue>
</operation>

<operation id="4656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1272  %tmp_44_4_4_i_i_cast = zext i1 %tmp_43_4_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_4_i_i_cast"/></StgValue>
</operation>

<operation id="4657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1279  %tmp_44_4_5_i_i_cast = zext i1 %tmp_43_4_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_5_i_i_cast"/></StgValue>
</operation>

<operation id="4658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1286  %tmp_44_4_6_i_i_cast = zext i1 %tmp_43_4_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_6_i_i_cast"/></StgValue>
</operation>

<operation id="4659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1293  %tmp_44_4_7_i_i_cast = zext i1 %tmp_43_4_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_7_i_i_cast"/></StgValue>
</operation>

<operation id="4660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1300  %tmp_44_4_8_i_i_cast = zext i1 %tmp_43_4_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_8_i_i_cast"/></StgValue>
</operation>

<operation id="4661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1307  %tmp_44_4_9_i_i_cast = zext i1 %tmp_43_4_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_9_i_i_cast"/></StgValue>
</operation>

<operation id="4662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1314  %tmp_44_4_i_i_cast_1822 = zext i1 %tmp_43_4_i_i_1821 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_i_i_cast_1822"/></StgValue>
</operation>

<operation id="4663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1321  %tmp_44_4_10_i_i_cast = zext i1 %tmp_43_4_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_10_i_i_cast"/></StgValue>
</operation>

<operation id="4664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1328  %tmp_44_4_11_i_i_cast = zext i1 %tmp_43_4_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_11_i_i_cast"/></StgValue>
</operation>

<operation id="4665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1335  %tmp_44_4_12_i_i_cast = zext i1 %tmp_43_4_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_12_i_i_cast"/></StgValue>
</operation>

<operation id="4666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1342  %tmp_44_4_13_i_i_cast = zext i1 %tmp_43_4_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_13_i_i_cast"/></StgValue>
</operation>

<operation id="4667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1349  %tmp_44_4_14_i_i_cast = zext i1 %tmp_43_4_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_14_i_i_cast"/></StgValue>
</operation>

<operation id="4668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1356  %tmp_44_4_15_i_i_cast = zext i1 %tmp_43_4_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_15_i_i_cast"/></StgValue>
</operation>

<operation id="4669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1363  %tmp_44_4_16_i_i_cast = zext i1 %tmp_43_4_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_16_i_i_cast"/></StgValue>
</operation>

<operation id="4670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1370  %tmp_44_4_17_i_i_cast = zext i1 %tmp_43_4_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_17_i_i_cast"/></StgValue>
</operation>

<operation id="4671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1377  %tmp_44_4_18_i_i_cast = zext i1 %tmp_43_4_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_18_i_i_cast"/></StgValue>
</operation>

<operation id="4672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1384  %tmp_44_4_19_i_i_cast = zext i1 %tmp_43_4_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_19_i_i_cast"/></StgValue>
</operation>

<operation id="4673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1391  %tmp_44_4_20_i_i_cast = zext i1 %tmp_43_4_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_20_i_i_cast"/></StgValue>
</operation>

<operation id="4674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1398  %tmp_44_4_21_i_i_cast = zext i1 %tmp_43_4_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_21_i_i_cast"/></StgValue>
</operation>

<operation id="4675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1405  %tmp_44_4_22_i_i_cast = zext i1 %tmp_43_4_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_22_i_i_cast"/></StgValue>
</operation>

<operation id="4676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1412  %tmp_44_4_23_i_i_cast = zext i1 %tmp_43_4_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_23_i_i_cast"/></StgValue>
</operation>

<operation id="4677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1419  %tmp_44_4_24_i_i_cast = zext i1 %tmp_43_4_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_24_i_i_cast"/></StgValue>
</operation>

<operation id="4678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1426  %tmp_44_4_25_i_i_cast = zext i1 %tmp_43_4_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_25_i_i_cast"/></StgValue>
</operation>

<operation id="4679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1433  %tmp_44_4_26_i_i_cast = zext i1 %tmp_43_4_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_26_i_i_cast"/></StgValue>
</operation>

<operation id="4680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1461  %tmp_44_4_30_i_i_cast = zext i1 %tmp_43_4_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_30_i_i_cast"/></StgValue>
</operation>

<operation id="4681" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1466  %tmp304 = add i2 %tmp_44_4_23_i_i_cast, %tmp_44_4_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="4682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1467  %tmp458_cast = zext i2 %tmp304 to i3

]]></Node>
<StgValue><ssdm name="tmp458_cast"/></StgValue>
</operation>

<operation id="4683" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1468  %tmp305 = add i2 %tmp_44_4_25_i_i_cast, %tmp_44_4_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="4684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1469  %tmp459_cast = zext i2 %tmp305 to i3

]]></Node>
<StgValue><ssdm name="tmp459_cast"/></StgValue>
</operation>

<operation id="4685" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1470  %tmp306 = add i3 %tmp458_cast, %tmp459_cast

]]></Node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="4686" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1473  %tmp308 = add i2 %tmp_44_4_15_i_i_cast, %tmp_44_4_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="4687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1474  %tmp462_cast = zext i2 %tmp308 to i3

]]></Node>
<StgValue><ssdm name="tmp462_cast"/></StgValue>
</operation>

<operation id="4688" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1475  %tmp309 = add i2 %tmp_44_4_17_i_i_cast, %tmp_44_4_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="4689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1476  %tmp463_cast = zext i2 %tmp309 to i3

]]></Node>
<StgValue><ssdm name="tmp463_cast"/></StgValue>
</operation>

<operation id="4690" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1477  %tmp310 = add i3 %tmp462_cast, %tmp463_cast

]]></Node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="4691" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1479  %tmp311 = add i2 %tmp_44_4_19_i_i_cast, %tmp_44_4_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="4692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1480  %tmp465_cast = zext i2 %tmp311 to i3

]]></Node>
<StgValue><ssdm name="tmp465_cast"/></StgValue>
</operation>

<operation id="4693" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1481  %tmp312 = add i2 %tmp_44_4_21_i_i_cast, %tmp_44_4_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="4694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1482  %tmp466_cast = zext i2 %tmp312 to i3

]]></Node>
<StgValue><ssdm name="tmp466_cast"/></StgValue>
</operation>

<operation id="4695" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1483  %tmp313 = add i3 %tmp465_cast, %tmp466_cast

]]></Node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="4696" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1488  %tmp316 = add i2 %tmp_44_4_i_i_cast, %tmp_44_4_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="4697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1489  %tmp470_cast = zext i2 %tmp316 to i3

]]></Node>
<StgValue><ssdm name="tmp470_cast"/></StgValue>
</operation>

<operation id="4698" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1490  %tmp317 = add i2 %tmp_44_4_1_i_i_cast, %tmp_44_4_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="4699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1491  %tmp471_cast = zext i2 %tmp317 to i3

]]></Node>
<StgValue><ssdm name="tmp471_cast"/></StgValue>
</operation>

<operation id="4700" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1492  %tmp318 = add i3 %tmp470_cast, %tmp471_cast

]]></Node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="4701" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1494  %tmp319 = add i2 %tmp_44_4_3_i_i_cast, %tmp_44_4_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="4702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1495  %tmp473_cast = zext i2 %tmp319 to i3

]]></Node>
<StgValue><ssdm name="tmp473_cast"/></StgValue>
</operation>

<operation id="4703" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1496  %tmp320 = add i2 %tmp_44_4_5_i_i_cast, %tmp_44_4_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="4704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1497  %tmp474_cast = zext i2 %tmp320 to i3

]]></Node>
<StgValue><ssdm name="tmp474_cast"/></StgValue>
</operation>

<operation id="4705" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1498  %tmp321 = add i3 %tmp473_cast, %tmp474_cast

]]></Node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="4706" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1502  %tmp323 = add i2 %tmp_44_4_7_i_i_cast, %tmp_44_4_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="4707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1503  %tmp477_cast = zext i2 %tmp323 to i3

]]></Node>
<StgValue><ssdm name="tmp477_cast"/></StgValue>
</operation>

<operation id="4708" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1504  %tmp324 = add i2 %tmp_44_4_9_i_i_cast, %tmp_44_4_i_i_cast_1822

]]></Node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="4709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1505  %tmp478_cast = zext i2 %tmp324 to i3

]]></Node>
<StgValue><ssdm name="tmp478_cast"/></StgValue>
</operation>

<operation id="4710" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1506  %tmp325 = add i3 %tmp477_cast, %tmp478_cast

]]></Node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="4711" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1508  %tmp326 = add i2 %tmp_44_4_10_i_i_cast, %tmp_44_4_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="4712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1509  %tmp480_cast = zext i2 %tmp326 to i3

]]></Node>
<StgValue><ssdm name="tmp480_cast"/></StgValue>
</operation>

<operation id="4713" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1510  %tmp327 = add i2 %tmp_44_4_30_i_i_cast, %tmp_44_4_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="4714" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1511  %tmp328 = add i2 %tmp_44_4_13_i_i_cast, %tmp327

]]></Node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="4715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1512  %tmp481_cast = zext i2 %tmp328 to i3

]]></Node>
<StgValue><ssdm name="tmp481_cast"/></StgValue>
</operation>

<operation id="4716" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1513  %tmp329 = add i3 %tmp480_cast, %tmp481_cast

]]></Node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="4717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1528  %tmp_44_5_i_i_cast = zext i1 %tmp_43_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_i_i_cast"/></StgValue>
</operation>

<operation id="4718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1535  %tmp_44_5_1_i_i_cast = zext i1 %tmp_43_5_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_1_i_i_cast"/></StgValue>
</operation>

<operation id="4719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1542  %tmp_44_5_2_i_i_cast = zext i1 %tmp_43_5_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_2_i_i_cast"/></StgValue>
</operation>

<operation id="4720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1549  %tmp_44_5_3_i_i_cast = zext i1 %tmp_43_5_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_3_i_i_cast"/></StgValue>
</operation>

<operation id="4721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1556  %tmp_44_5_4_i_i_cast = zext i1 %tmp_43_5_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_4_i_i_cast"/></StgValue>
</operation>

<operation id="4722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1563  %tmp_44_5_5_i_i_cast = zext i1 %tmp_43_5_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_5_i_i_cast"/></StgValue>
</operation>

<operation id="4723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1570  %tmp_44_5_6_i_i_cast = zext i1 %tmp_43_5_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_6_i_i_cast"/></StgValue>
</operation>

<operation id="4724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1577  %tmp_44_5_7_i_i_cast = zext i1 %tmp_43_5_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_7_i_i_cast"/></StgValue>
</operation>

<operation id="4725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1584  %tmp_44_5_8_i_i_cast = zext i1 %tmp_43_5_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_8_i_i_cast"/></StgValue>
</operation>

<operation id="4726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1591  %tmp_44_5_9_i_i_cast = zext i1 %tmp_43_5_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_9_i_i_cast"/></StgValue>
</operation>

<operation id="4727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1598  %tmp_44_5_i_i_cast_1856 = zext i1 %tmp_43_5_i_i_1855 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_i_i_cast_1856"/></StgValue>
</operation>

<operation id="4728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1605  %tmp_44_5_10_i_i_cast = zext i1 %tmp_43_5_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_10_i_i_cast"/></StgValue>
</operation>

<operation id="4729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1612  %tmp_44_5_11_i_i_cast = zext i1 %tmp_43_5_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_11_i_i_cast"/></StgValue>
</operation>

<operation id="4730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1619  %tmp_44_5_12_i_i_cast = zext i1 %tmp_43_5_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_12_i_i_cast"/></StgValue>
</operation>

<operation id="4731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1626  %tmp_44_5_13_i_i_cast = zext i1 %tmp_43_5_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_13_i_i_cast"/></StgValue>
</operation>

<operation id="4732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1633  %tmp_44_5_14_i_i_cast = zext i1 %tmp_43_5_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_14_i_i_cast"/></StgValue>
</operation>

<operation id="4733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1640  %tmp_44_5_15_i_i_cast = zext i1 %tmp_43_5_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_15_i_i_cast"/></StgValue>
</operation>

<operation id="4734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1647  %tmp_44_5_16_i_i_cast = zext i1 %tmp_43_5_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_16_i_i_cast"/></StgValue>
</operation>

<operation id="4735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1654  %tmp_44_5_17_i_i_cast = zext i1 %tmp_43_5_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_17_i_i_cast"/></StgValue>
</operation>

<operation id="4736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1661  %tmp_44_5_18_i_i_cast = zext i1 %tmp_43_5_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_18_i_i_cast"/></StgValue>
</operation>

<operation id="4737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1668  %tmp_44_5_19_i_i_cast = zext i1 %tmp_43_5_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_19_i_i_cast"/></StgValue>
</operation>

<operation id="4738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1675  %tmp_44_5_20_i_i_cast = zext i1 %tmp_43_5_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_20_i_i_cast"/></StgValue>
</operation>

<operation id="4739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1682  %tmp_44_5_21_i_i_cast = zext i1 %tmp_43_5_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_21_i_i_cast"/></StgValue>
</operation>

<operation id="4740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1689  %tmp_44_5_22_i_i_cast = zext i1 %tmp_43_5_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_22_i_i_cast"/></StgValue>
</operation>

<operation id="4741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1696  %tmp_44_5_23_i_i_cast = zext i1 %tmp_43_5_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_23_i_i_cast"/></StgValue>
</operation>

<operation id="4742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1703  %tmp_44_5_24_i_i_cast = zext i1 %tmp_43_5_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_24_i_i_cast"/></StgValue>
</operation>

<operation id="4743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1710  %tmp_44_5_25_i_i_cast = zext i1 %tmp_43_5_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_25_i_i_cast"/></StgValue>
</operation>

<operation id="4744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1717  %tmp_44_5_26_i_i_cast = zext i1 %tmp_43_5_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_26_i_i_cast"/></StgValue>
</operation>

<operation id="4745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1745  %tmp_44_5_30_i_i_cast = zext i1 %tmp_43_5_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_30_i_i_cast"/></StgValue>
</operation>

<operation id="4746" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1750  %tmp367 = add i2 %tmp_44_5_23_i_i_cast, %tmp_44_5_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="4747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1751  %tmp551_cast = zext i2 %tmp367 to i3

]]></Node>
<StgValue><ssdm name="tmp551_cast"/></StgValue>
</operation>

<operation id="4748" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1752  %tmp368 = add i2 %tmp_44_5_25_i_i_cast, %tmp_44_5_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="4749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1753  %tmp552_cast = zext i2 %tmp368 to i3

]]></Node>
<StgValue><ssdm name="tmp552_cast"/></StgValue>
</operation>

<operation id="4750" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1754  %tmp369 = add i3 %tmp551_cast, %tmp552_cast

]]></Node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="4751" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1757  %tmp371 = add i2 %tmp_44_5_15_i_i_cast, %tmp_44_5_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="4752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1758  %tmp555_cast = zext i2 %tmp371 to i3

]]></Node>
<StgValue><ssdm name="tmp555_cast"/></StgValue>
</operation>

<operation id="4753" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1759  %tmp372 = add i2 %tmp_44_5_17_i_i_cast, %tmp_44_5_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="4754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1760  %tmp556_cast = zext i2 %tmp372 to i3

]]></Node>
<StgValue><ssdm name="tmp556_cast"/></StgValue>
</operation>

<operation id="4755" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1761  %tmp373 = add i3 %tmp555_cast, %tmp556_cast

]]></Node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="4756" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1763  %tmp374 = add i2 %tmp_44_5_19_i_i_cast, %tmp_44_5_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="4757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1764  %tmp558_cast = zext i2 %tmp374 to i3

]]></Node>
<StgValue><ssdm name="tmp558_cast"/></StgValue>
</operation>

<operation id="4758" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1765  %tmp375 = add i2 %tmp_44_5_21_i_i_cast, %tmp_44_5_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="4759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1766  %tmp559_cast = zext i2 %tmp375 to i3

]]></Node>
<StgValue><ssdm name="tmp559_cast"/></StgValue>
</operation>

<operation id="4760" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1767  %tmp376 = add i3 %tmp558_cast, %tmp559_cast

]]></Node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="4761" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1772  %tmp379 = add i2 %tmp_44_5_i_i_cast, %tmp_44_5_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="4762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1773  %tmp563_cast = zext i2 %tmp379 to i3

]]></Node>
<StgValue><ssdm name="tmp563_cast"/></StgValue>
</operation>

<operation id="4763" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1774  %tmp380 = add i2 %tmp_44_5_1_i_i_cast, %tmp_44_5_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="4764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1775  %tmp564_cast = zext i2 %tmp380 to i3

]]></Node>
<StgValue><ssdm name="tmp564_cast"/></StgValue>
</operation>

<operation id="4765" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1776  %tmp381 = add i3 %tmp563_cast, %tmp564_cast

]]></Node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="4766" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1778  %tmp382 = add i2 %tmp_44_5_3_i_i_cast, %tmp_44_5_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="4767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1779  %tmp566_cast = zext i2 %tmp382 to i3

]]></Node>
<StgValue><ssdm name="tmp566_cast"/></StgValue>
</operation>

<operation id="4768" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1780  %tmp383 = add i2 %tmp_44_5_5_i_i_cast, %tmp_44_5_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="4769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1781  %tmp567_cast = zext i2 %tmp383 to i3

]]></Node>
<StgValue><ssdm name="tmp567_cast"/></StgValue>
</operation>

<operation id="4770" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1782  %tmp384 = add i3 %tmp566_cast, %tmp567_cast

]]></Node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="4771" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1786  %tmp386 = add i2 %tmp_44_5_7_i_i_cast, %tmp_44_5_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="4772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1787  %tmp570_cast = zext i2 %tmp386 to i3

]]></Node>
<StgValue><ssdm name="tmp570_cast"/></StgValue>
</operation>

<operation id="4773" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1788  %tmp387 = add i2 %tmp_44_5_9_i_i_cast, %tmp_44_5_i_i_cast_1856

]]></Node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="4774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1789  %tmp571_cast = zext i2 %tmp387 to i3

]]></Node>
<StgValue><ssdm name="tmp571_cast"/></StgValue>
</operation>

<operation id="4775" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1790  %tmp388 = add i3 %tmp570_cast, %tmp571_cast

]]></Node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="4776" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1792  %tmp389 = add i2 %tmp_44_5_10_i_i_cast, %tmp_44_5_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="4777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1793  %tmp573_cast = zext i2 %tmp389 to i3

]]></Node>
<StgValue><ssdm name="tmp573_cast"/></StgValue>
</operation>

<operation id="4778" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1794  %tmp390 = add i2 %tmp_44_5_30_i_i_cast, %tmp_44_5_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="4779" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1795  %tmp391 = add i2 %tmp_44_5_13_i_i_cast, %tmp390

]]></Node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="4780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1796  %tmp574_cast = zext i2 %tmp391 to i3

]]></Node>
<StgValue><ssdm name="tmp574_cast"/></StgValue>
</operation>

<operation id="4781" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1797  %tmp392 = add i3 %tmp573_cast, %tmp574_cast

]]></Node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="4782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1812  %tmp_44_6_i_i_cast = zext i1 %tmp_43_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_i_i_cast"/></StgValue>
</operation>

<operation id="4783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1819  %tmp_44_6_1_i_i_cast = zext i1 %tmp_43_6_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_1_i_i_cast"/></StgValue>
</operation>

<operation id="4784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1826  %tmp_44_6_2_i_i_cast = zext i1 %tmp_43_6_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_2_i_i_cast"/></StgValue>
</operation>

<operation id="4785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1833  %tmp_44_6_3_i_i_cast = zext i1 %tmp_43_6_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_3_i_i_cast"/></StgValue>
</operation>

<operation id="4786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1840  %tmp_44_6_4_i_i_cast = zext i1 %tmp_43_6_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_4_i_i_cast"/></StgValue>
</operation>

<operation id="4787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1847  %tmp_44_6_5_i_i_cast = zext i1 %tmp_43_6_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_5_i_i_cast"/></StgValue>
</operation>

<operation id="4788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1854  %tmp_44_6_6_i_i_cast = zext i1 %tmp_43_6_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_6_i_i_cast"/></StgValue>
</operation>

<operation id="4789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1861  %tmp_44_6_7_i_i_cast = zext i1 %tmp_43_6_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_7_i_i_cast"/></StgValue>
</operation>

<operation id="4790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1868  %tmp_44_6_8_i_i_cast = zext i1 %tmp_43_6_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_8_i_i_cast"/></StgValue>
</operation>

<operation id="4791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1875  %tmp_44_6_9_i_i_cast = zext i1 %tmp_43_6_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_9_i_i_cast"/></StgValue>
</operation>

<operation id="4792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1882  %tmp_44_6_i_i_cast_1890 = zext i1 %tmp_43_6_i_i_1889 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_i_i_cast_1890"/></StgValue>
</operation>

<operation id="4793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1889  %tmp_44_6_10_i_i_cast = zext i1 %tmp_43_6_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_10_i_i_cast"/></StgValue>
</operation>

<operation id="4794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1896  %tmp_44_6_11_i_i_cast = zext i1 %tmp_43_6_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_11_i_i_cast"/></StgValue>
</operation>

<operation id="4795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1903  %tmp_44_6_12_i_i_cast = zext i1 %tmp_43_6_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_12_i_i_cast"/></StgValue>
</operation>

<operation id="4796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1910  %tmp_44_6_13_i_i_cast = zext i1 %tmp_43_6_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_13_i_i_cast"/></StgValue>
</operation>

<operation id="4797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1917  %tmp_44_6_14_i_i_cast = zext i1 %tmp_43_6_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_14_i_i_cast"/></StgValue>
</operation>

<operation id="4798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1924  %tmp_44_6_15_i_i_cast = zext i1 %tmp_43_6_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_15_i_i_cast"/></StgValue>
</operation>

<operation id="4799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1931  %tmp_44_6_16_i_i_cast = zext i1 %tmp_43_6_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_16_i_i_cast"/></StgValue>
</operation>

<operation id="4800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1938  %tmp_44_6_17_i_i_cast = zext i1 %tmp_43_6_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_17_i_i_cast"/></StgValue>
</operation>

<operation id="4801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1945  %tmp_44_6_18_i_i_cast = zext i1 %tmp_43_6_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_18_i_i_cast"/></StgValue>
</operation>

<operation id="4802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1952  %tmp_44_6_19_i_i_cast = zext i1 %tmp_43_6_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_19_i_i_cast"/></StgValue>
</operation>

<operation id="4803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1959  %tmp_44_6_20_i_i_cast = zext i1 %tmp_43_6_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_20_i_i_cast"/></StgValue>
</operation>

<operation id="4804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1966  %tmp_44_6_21_i_i_cast = zext i1 %tmp_43_6_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_21_i_i_cast"/></StgValue>
</operation>

<operation id="4805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1973  %tmp_44_6_22_i_i_cast = zext i1 %tmp_43_6_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_22_i_i_cast"/></StgValue>
</operation>

<operation id="4806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1980  %tmp_44_6_23_i_i_cast = zext i1 %tmp_43_6_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_23_i_i_cast"/></StgValue>
</operation>

<operation id="4807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1987  %tmp_44_6_24_i_i_cast = zext i1 %tmp_43_6_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_24_i_i_cast"/></StgValue>
</operation>

<operation id="4808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1994  %tmp_44_6_25_i_i_cast = zext i1 %tmp_43_6_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_25_i_i_cast"/></StgValue>
</operation>

<operation id="4809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2001  %tmp_44_6_26_i_i_cast = zext i1 %tmp_43_6_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_26_i_i_cast"/></StgValue>
</operation>

<operation id="4810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2029  %tmp_44_6_30_i_i_cast = zext i1 %tmp_43_6_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_30_i_i_cast"/></StgValue>
</operation>

<operation id="4811" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2034  %tmp430 = add i2 %tmp_44_6_23_i_i_cast, %tmp_44_6_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp430"/></StgValue>
</operation>

<operation id="4812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2035  %tmp644_cast = zext i2 %tmp430 to i3

]]></Node>
<StgValue><ssdm name="tmp644_cast"/></StgValue>
</operation>

<operation id="4813" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2036  %tmp431 = add i2 %tmp_44_6_25_i_i_cast, %tmp_44_6_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp431"/></StgValue>
</operation>

<operation id="4814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2037  %tmp645_cast = zext i2 %tmp431 to i3

]]></Node>
<StgValue><ssdm name="tmp645_cast"/></StgValue>
</operation>

<operation id="4815" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2038  %tmp432 = add i3 %tmp644_cast, %tmp645_cast

]]></Node>
<StgValue><ssdm name="tmp432"/></StgValue>
</operation>

<operation id="4816" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2041  %tmp434 = add i2 %tmp_44_6_15_i_i_cast, %tmp_44_6_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp434"/></StgValue>
</operation>

<operation id="4817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2042  %tmp648_cast = zext i2 %tmp434 to i3

]]></Node>
<StgValue><ssdm name="tmp648_cast"/></StgValue>
</operation>

<operation id="4818" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2043  %tmp435 = add i2 %tmp_44_6_17_i_i_cast, %tmp_44_6_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp435"/></StgValue>
</operation>

<operation id="4819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2044  %tmp649_cast = zext i2 %tmp435 to i3

]]></Node>
<StgValue><ssdm name="tmp649_cast"/></StgValue>
</operation>

<operation id="4820" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2045  %tmp436 = add i3 %tmp648_cast, %tmp649_cast

]]></Node>
<StgValue><ssdm name="tmp436"/></StgValue>
</operation>

<operation id="4821" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2047  %tmp437 = add i2 %tmp_44_6_19_i_i_cast, %tmp_44_6_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp437"/></StgValue>
</operation>

<operation id="4822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2048  %tmp651_cast = zext i2 %tmp437 to i3

]]></Node>
<StgValue><ssdm name="tmp651_cast"/></StgValue>
</operation>

<operation id="4823" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2049  %tmp438 = add i2 %tmp_44_6_21_i_i_cast, %tmp_44_6_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp438"/></StgValue>
</operation>

<operation id="4824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2050  %tmp652_cast = zext i2 %tmp438 to i3

]]></Node>
<StgValue><ssdm name="tmp652_cast"/></StgValue>
</operation>

<operation id="4825" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2051  %tmp439 = add i3 %tmp651_cast, %tmp652_cast

]]></Node>
<StgValue><ssdm name="tmp439"/></StgValue>
</operation>

<operation id="4826" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2056  %tmp442 = add i2 %tmp_44_6_i_i_cast, %tmp_44_6_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp442"/></StgValue>
</operation>

<operation id="4827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2057  %tmp656_cast = zext i2 %tmp442 to i3

]]></Node>
<StgValue><ssdm name="tmp656_cast"/></StgValue>
</operation>

<operation id="4828" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2058  %tmp443 = add i2 %tmp_44_6_1_i_i_cast, %tmp_44_6_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp443"/></StgValue>
</operation>

<operation id="4829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2059  %tmp657_cast = zext i2 %tmp443 to i3

]]></Node>
<StgValue><ssdm name="tmp657_cast"/></StgValue>
</operation>

<operation id="4830" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2060  %tmp444 = add i3 %tmp656_cast, %tmp657_cast

]]></Node>
<StgValue><ssdm name="tmp444"/></StgValue>
</operation>

<operation id="4831" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2062  %tmp445 = add i2 %tmp_44_6_3_i_i_cast, %tmp_44_6_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp445"/></StgValue>
</operation>

<operation id="4832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2063  %tmp659_cast = zext i2 %tmp445 to i3

]]></Node>
<StgValue><ssdm name="tmp659_cast"/></StgValue>
</operation>

<operation id="4833" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2064  %tmp446 = add i2 %tmp_44_6_5_i_i_cast, %tmp_44_6_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp446"/></StgValue>
</operation>

<operation id="4834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2065  %tmp660_cast = zext i2 %tmp446 to i3

]]></Node>
<StgValue><ssdm name="tmp660_cast"/></StgValue>
</operation>

<operation id="4835" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2066  %tmp447 = add i3 %tmp659_cast, %tmp660_cast

]]></Node>
<StgValue><ssdm name="tmp447"/></StgValue>
</operation>

<operation id="4836" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2070  %tmp449 = add i2 %tmp_44_6_7_i_i_cast, %tmp_44_6_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp449"/></StgValue>
</operation>

<operation id="4837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2071  %tmp663_cast = zext i2 %tmp449 to i3

]]></Node>
<StgValue><ssdm name="tmp663_cast"/></StgValue>
</operation>

<operation id="4838" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2072  %tmp450 = add i2 %tmp_44_6_9_i_i_cast, %tmp_44_6_i_i_cast_1890

]]></Node>
<StgValue><ssdm name="tmp450"/></StgValue>
</operation>

<operation id="4839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2073  %tmp664_cast = zext i2 %tmp450 to i3

]]></Node>
<StgValue><ssdm name="tmp664_cast"/></StgValue>
</operation>

<operation id="4840" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2074  %tmp451 = add i3 %tmp663_cast, %tmp664_cast

]]></Node>
<StgValue><ssdm name="tmp451"/></StgValue>
</operation>

<operation id="4841" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2076  %tmp452 = add i2 %tmp_44_6_10_i_i_cast, %tmp_44_6_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp452"/></StgValue>
</operation>

<operation id="4842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2077  %tmp666_cast = zext i2 %tmp452 to i3

]]></Node>
<StgValue><ssdm name="tmp666_cast"/></StgValue>
</operation>

<operation id="4843" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2078  %tmp453 = add i2 %tmp_44_6_30_i_i_cast, %tmp_44_6_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp453"/></StgValue>
</operation>

<operation id="4844" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2079  %tmp454 = add i2 %tmp_44_6_13_i_i_cast, %tmp453

]]></Node>
<StgValue><ssdm name="tmp454"/></StgValue>
</operation>

<operation id="4845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2080  %tmp667_cast = zext i2 %tmp454 to i3

]]></Node>
<StgValue><ssdm name="tmp667_cast"/></StgValue>
</operation>

<operation id="4846" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2081  %tmp455 = add i3 %tmp666_cast, %tmp667_cast

]]></Node>
<StgValue><ssdm name="tmp455"/></StgValue>
</operation>

<operation id="4847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2096  %tmp_44_7_i_i_cast = zext i1 %tmp_43_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_i_i_cast"/></StgValue>
</operation>

<operation id="4848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2103  %tmp_44_7_1_i_i_cast = zext i1 %tmp_43_7_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_1_i_i_cast"/></StgValue>
</operation>

<operation id="4849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2110  %tmp_44_7_2_i_i_cast = zext i1 %tmp_43_7_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_2_i_i_cast"/></StgValue>
</operation>

<operation id="4850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2117  %tmp_44_7_3_i_i_cast = zext i1 %tmp_43_7_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_3_i_i_cast"/></StgValue>
</operation>

<operation id="4851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2124  %tmp_44_7_4_i_i_cast = zext i1 %tmp_43_7_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_4_i_i_cast"/></StgValue>
</operation>

<operation id="4852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2131  %tmp_44_7_5_i_i_cast = zext i1 %tmp_43_7_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_5_i_i_cast"/></StgValue>
</operation>

<operation id="4853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2138  %tmp_44_7_6_i_i_cast = zext i1 %tmp_43_7_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_6_i_i_cast"/></StgValue>
</operation>

<operation id="4854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2145  %tmp_44_7_7_i_i_cast = zext i1 %tmp_43_7_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_7_i_i_cast"/></StgValue>
</operation>

<operation id="4855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2152  %tmp_44_7_8_i_i_cast = zext i1 %tmp_43_7_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_8_i_i_cast"/></StgValue>
</operation>

<operation id="4856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2159  %tmp_44_7_9_i_i_cast = zext i1 %tmp_43_7_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_9_i_i_cast"/></StgValue>
</operation>

<operation id="4857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2166  %tmp_44_7_i_i_cast_1924 = zext i1 %tmp_43_7_i_i_1923 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_i_i_cast_1924"/></StgValue>
</operation>

<operation id="4858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2173  %tmp_44_7_10_i_i_cast = zext i1 %tmp_43_7_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_10_i_i_cast"/></StgValue>
</operation>

<operation id="4859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2180  %tmp_44_7_11_i_i_cast = zext i1 %tmp_43_7_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_11_i_i_cast"/></StgValue>
</operation>

<operation id="4860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2187  %tmp_44_7_12_i_i_cast = zext i1 %tmp_43_7_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_12_i_i_cast"/></StgValue>
</operation>

<operation id="4861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2194  %tmp_44_7_13_i_i_cast = zext i1 %tmp_43_7_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_13_i_i_cast"/></StgValue>
</operation>

<operation id="4862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2201  %tmp_44_7_14_i_i_cast = zext i1 %tmp_43_7_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_14_i_i_cast"/></StgValue>
</operation>

<operation id="4863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2208  %tmp_44_7_15_i_i_cast = zext i1 %tmp_43_7_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_15_i_i_cast"/></StgValue>
</operation>

<operation id="4864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2215  %tmp_44_7_16_i_i_cast = zext i1 %tmp_43_7_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_16_i_i_cast"/></StgValue>
</operation>

<operation id="4865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2222  %tmp_44_7_17_i_i_cast = zext i1 %tmp_43_7_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_17_i_i_cast"/></StgValue>
</operation>

<operation id="4866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2229  %tmp_44_7_18_i_i_cast = zext i1 %tmp_43_7_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_18_i_i_cast"/></StgValue>
</operation>

<operation id="4867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2236  %tmp_44_7_19_i_i_cast = zext i1 %tmp_43_7_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_19_i_i_cast"/></StgValue>
</operation>

<operation id="4868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2243  %tmp_44_7_20_i_i_cast = zext i1 %tmp_43_7_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_20_i_i_cast"/></StgValue>
</operation>

<operation id="4869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2250  %tmp_44_7_21_i_i_cast = zext i1 %tmp_43_7_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_21_i_i_cast"/></StgValue>
</operation>

<operation id="4870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2257  %tmp_44_7_22_i_i_cast = zext i1 %tmp_43_7_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_22_i_i_cast"/></StgValue>
</operation>

<operation id="4871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2264  %tmp_44_7_23_i_i_cast = zext i1 %tmp_43_7_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_23_i_i_cast"/></StgValue>
</operation>

<operation id="4872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2271  %tmp_44_7_24_i_i_cast = zext i1 %tmp_43_7_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_24_i_i_cast"/></StgValue>
</operation>

<operation id="4873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2278  %tmp_44_7_25_i_i_cast = zext i1 %tmp_43_7_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_25_i_i_cast"/></StgValue>
</operation>

<operation id="4874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2285  %tmp_44_7_26_i_i_cast = zext i1 %tmp_43_7_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_26_i_i_cast"/></StgValue>
</operation>

<operation id="4875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2313  %tmp_44_7_30_i_i_cast = zext i1 %tmp_43_7_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_30_i_i_cast"/></StgValue>
</operation>

<operation id="4876" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2318  %tmp493 = add i2 %tmp_44_7_23_i_i_cast, %tmp_44_7_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp493"/></StgValue>
</operation>

<operation id="4877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2319  %tmp737_cast = zext i2 %tmp493 to i3

]]></Node>
<StgValue><ssdm name="tmp737_cast"/></StgValue>
</operation>

<operation id="4878" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2320  %tmp494 = add i2 %tmp_44_7_25_i_i_cast, %tmp_44_7_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp494"/></StgValue>
</operation>

<operation id="4879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2321  %tmp738_cast = zext i2 %tmp494 to i3

]]></Node>
<StgValue><ssdm name="tmp738_cast"/></StgValue>
</operation>

<operation id="4880" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2322  %tmp495 = add i3 %tmp737_cast, %tmp738_cast

]]></Node>
<StgValue><ssdm name="tmp495"/></StgValue>
</operation>

<operation id="4881" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2325  %tmp497 = add i2 %tmp_44_7_15_i_i_cast, %tmp_44_7_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp497"/></StgValue>
</operation>

<operation id="4882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2326  %tmp741_cast = zext i2 %tmp497 to i3

]]></Node>
<StgValue><ssdm name="tmp741_cast"/></StgValue>
</operation>

<operation id="4883" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2327  %tmp498 = add i2 %tmp_44_7_17_i_i_cast, %tmp_44_7_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp498"/></StgValue>
</operation>

<operation id="4884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2328  %tmp742_cast = zext i2 %tmp498 to i3

]]></Node>
<StgValue><ssdm name="tmp742_cast"/></StgValue>
</operation>

<operation id="4885" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2329  %tmp499 = add i3 %tmp741_cast, %tmp742_cast

]]></Node>
<StgValue><ssdm name="tmp499"/></StgValue>
</operation>

<operation id="4886" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2331  %tmp500 = add i2 %tmp_44_7_19_i_i_cast, %tmp_44_7_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp500"/></StgValue>
</operation>

<operation id="4887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2332  %tmp744_cast = zext i2 %tmp500 to i3

]]></Node>
<StgValue><ssdm name="tmp744_cast"/></StgValue>
</operation>

<operation id="4888" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2333  %tmp501 = add i2 %tmp_44_7_21_i_i_cast, %tmp_44_7_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp501"/></StgValue>
</operation>

<operation id="4889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2334  %tmp745_cast = zext i2 %tmp501 to i3

]]></Node>
<StgValue><ssdm name="tmp745_cast"/></StgValue>
</operation>

<operation id="4890" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2335  %tmp502 = add i3 %tmp744_cast, %tmp745_cast

]]></Node>
<StgValue><ssdm name="tmp502"/></StgValue>
</operation>

<operation id="4891" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2340  %tmp505 = add i2 %tmp_44_7_i_i_cast, %tmp_44_7_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp505"/></StgValue>
</operation>

<operation id="4892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2341  %tmp749_cast = zext i2 %tmp505 to i3

]]></Node>
<StgValue><ssdm name="tmp749_cast"/></StgValue>
</operation>

<operation id="4893" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2342  %tmp506 = add i2 %tmp_44_7_1_i_i_cast, %tmp_44_7_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp506"/></StgValue>
</operation>

<operation id="4894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2343  %tmp750_cast = zext i2 %tmp506 to i3

]]></Node>
<StgValue><ssdm name="tmp750_cast"/></StgValue>
</operation>

<operation id="4895" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2344  %tmp507 = add i3 %tmp749_cast, %tmp750_cast

]]></Node>
<StgValue><ssdm name="tmp507"/></StgValue>
</operation>

<operation id="4896" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2346  %tmp508 = add i2 %tmp_44_7_3_i_i_cast, %tmp_44_7_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp508"/></StgValue>
</operation>

<operation id="4897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2347  %tmp752_cast = zext i2 %tmp508 to i3

]]></Node>
<StgValue><ssdm name="tmp752_cast"/></StgValue>
</operation>

<operation id="4898" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2348  %tmp509 = add i2 %tmp_44_7_5_i_i_cast, %tmp_44_7_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp509"/></StgValue>
</operation>

<operation id="4899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2349  %tmp753_cast = zext i2 %tmp509 to i3

]]></Node>
<StgValue><ssdm name="tmp753_cast"/></StgValue>
</operation>

<operation id="4900" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2350  %tmp510 = add i3 %tmp752_cast, %tmp753_cast

]]></Node>
<StgValue><ssdm name="tmp510"/></StgValue>
</operation>

<operation id="4901" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2354  %tmp512 = add i2 %tmp_44_7_7_i_i_cast, %tmp_44_7_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp512"/></StgValue>
</operation>

<operation id="4902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2355  %tmp756_cast = zext i2 %tmp512 to i3

]]></Node>
<StgValue><ssdm name="tmp756_cast"/></StgValue>
</operation>

<operation id="4903" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2356  %tmp513 = add i2 %tmp_44_7_9_i_i_cast, %tmp_44_7_i_i_cast_1924

]]></Node>
<StgValue><ssdm name="tmp513"/></StgValue>
</operation>

<operation id="4904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2357  %tmp757_cast = zext i2 %tmp513 to i3

]]></Node>
<StgValue><ssdm name="tmp757_cast"/></StgValue>
</operation>

<operation id="4905" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2358  %tmp514 = add i3 %tmp756_cast, %tmp757_cast

]]></Node>
<StgValue><ssdm name="tmp514"/></StgValue>
</operation>

<operation id="4906" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2360  %tmp515 = add i2 %tmp_44_7_10_i_i_cast, %tmp_44_7_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp515"/></StgValue>
</operation>

<operation id="4907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2361  %tmp759_cast = zext i2 %tmp515 to i3

]]></Node>
<StgValue><ssdm name="tmp759_cast"/></StgValue>
</operation>

<operation id="4908" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2362  %tmp516 = add i2 %tmp_44_7_30_i_i_cast, %tmp_44_7_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp516"/></StgValue>
</operation>

<operation id="4909" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2363  %tmp517 = add i2 %tmp_44_7_13_i_i_cast, %tmp516

]]></Node>
<StgValue><ssdm name="tmp517"/></StgValue>
</operation>

<operation id="4910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2364  %tmp760_cast = zext i2 %tmp517 to i3

]]></Node>
<StgValue><ssdm name="tmp760_cast"/></StgValue>
</operation>

<operation id="4911" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2365  %tmp518 = add i3 %tmp759_cast, %tmp760_cast

]]></Node>
<StgValue><ssdm name="tmp518"/></StgValue>
</operation>

<operation id="4912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2380  %tmp_44_8_i_i_cast = zext i1 %tmp_43_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_i_i_cast"/></StgValue>
</operation>

<operation id="4913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2387  %tmp_44_8_1_i_i_cast = zext i1 %tmp_43_8_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_1_i_i_cast"/></StgValue>
</operation>

<operation id="4914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2394  %tmp_44_8_2_i_i_cast = zext i1 %tmp_43_8_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_2_i_i_cast"/></StgValue>
</operation>

<operation id="4915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2401  %tmp_44_8_3_i_i_cast = zext i1 %tmp_43_8_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_3_i_i_cast"/></StgValue>
</operation>

<operation id="4916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2408  %tmp_44_8_4_i_i_cast = zext i1 %tmp_43_8_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_4_i_i_cast"/></StgValue>
</operation>

<operation id="4917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2415  %tmp_44_8_5_i_i_cast = zext i1 %tmp_43_8_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_5_i_i_cast"/></StgValue>
</operation>

<operation id="4918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2422  %tmp_44_8_6_i_i_cast = zext i1 %tmp_43_8_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_6_i_i_cast"/></StgValue>
</operation>

<operation id="4919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2429  %tmp_44_8_7_i_i_cast = zext i1 %tmp_43_8_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_7_i_i_cast"/></StgValue>
</operation>

<operation id="4920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2436  %tmp_44_8_8_i_i_cast = zext i1 %tmp_43_8_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_8_i_i_cast"/></StgValue>
</operation>

<operation id="4921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2443  %tmp_44_8_9_i_i_cast = zext i1 %tmp_43_8_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_9_i_i_cast"/></StgValue>
</operation>

<operation id="4922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2450  %tmp_44_8_i_i_cast_1958 = zext i1 %tmp_43_8_i_i_1957 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_i_i_cast_1958"/></StgValue>
</operation>

<operation id="4923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2457  %tmp_44_8_10_i_i_cast = zext i1 %tmp_43_8_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_10_i_i_cast"/></StgValue>
</operation>

<operation id="4924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2464  %tmp_44_8_11_i_i_cast = zext i1 %tmp_43_8_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_11_i_i_cast"/></StgValue>
</operation>

<operation id="4925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2471  %tmp_44_8_12_i_i_cast = zext i1 %tmp_43_8_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_12_i_i_cast"/></StgValue>
</operation>

<operation id="4926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2478  %tmp_44_8_13_i_i_cast = zext i1 %tmp_43_8_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_13_i_i_cast"/></StgValue>
</operation>

<operation id="4927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2485  %tmp_44_8_14_i_i_cast = zext i1 %tmp_43_8_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_14_i_i_cast"/></StgValue>
</operation>

<operation id="4928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2492  %tmp_44_8_15_i_i_cast = zext i1 %tmp_43_8_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_15_i_i_cast"/></StgValue>
</operation>

<operation id="4929" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2499  %tmp_44_8_16_i_i_cast = zext i1 %tmp_43_8_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_16_i_i_cast"/></StgValue>
</operation>

<operation id="4930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2506  %tmp_44_8_17_i_i_cast = zext i1 %tmp_43_8_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_17_i_i_cast"/></StgValue>
</operation>

<operation id="4931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2513  %tmp_44_8_18_i_i_cast = zext i1 %tmp_43_8_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_18_i_i_cast"/></StgValue>
</operation>

<operation id="4932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2520  %tmp_44_8_19_i_i_cast = zext i1 %tmp_43_8_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_19_i_i_cast"/></StgValue>
</operation>

<operation id="4933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2527  %tmp_44_8_20_i_i_cast = zext i1 %tmp_43_8_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_20_i_i_cast"/></StgValue>
</operation>

<operation id="4934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2534  %tmp_44_8_21_i_i_cast = zext i1 %tmp_43_8_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_21_i_i_cast"/></StgValue>
</operation>

<operation id="4935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2541  %tmp_44_8_22_i_i_cast = zext i1 %tmp_43_8_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_22_i_i_cast"/></StgValue>
</operation>

<operation id="4936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2548  %tmp_44_8_23_i_i_cast = zext i1 %tmp_43_8_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_23_i_i_cast"/></StgValue>
</operation>

<operation id="4937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2555  %tmp_44_8_24_i_i_cast = zext i1 %tmp_43_8_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_24_i_i_cast"/></StgValue>
</operation>

<operation id="4938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2562  %tmp_44_8_25_i_i_cast = zext i1 %tmp_43_8_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_25_i_i_cast"/></StgValue>
</operation>

<operation id="4939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2569  %tmp_44_8_26_i_i_cast = zext i1 %tmp_43_8_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_26_i_i_cast"/></StgValue>
</operation>

<operation id="4940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2597  %tmp_44_8_30_i_i_cast = zext i1 %tmp_43_8_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_30_i_i_cast"/></StgValue>
</operation>

<operation id="4941" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2602  %tmp556 = add i2 %tmp_44_8_23_i_i_cast, %tmp_44_8_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp556"/></StgValue>
</operation>

<operation id="4942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2603  %tmp830_cast = zext i2 %tmp556 to i3

]]></Node>
<StgValue><ssdm name="tmp830_cast"/></StgValue>
</operation>

<operation id="4943" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2604  %tmp557 = add i2 %tmp_44_8_25_i_i_cast, %tmp_44_8_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp557"/></StgValue>
</operation>

<operation id="4944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2605  %tmp831_cast = zext i2 %tmp557 to i3

]]></Node>
<StgValue><ssdm name="tmp831_cast"/></StgValue>
</operation>

<operation id="4945" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2606  %tmp558 = add i3 %tmp830_cast, %tmp831_cast

]]></Node>
<StgValue><ssdm name="tmp558"/></StgValue>
</operation>

<operation id="4946" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2609  %tmp560 = add i2 %tmp_44_8_15_i_i_cast, %tmp_44_8_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp560"/></StgValue>
</operation>

<operation id="4947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2610  %tmp834_cast = zext i2 %tmp560 to i3

]]></Node>
<StgValue><ssdm name="tmp834_cast"/></StgValue>
</operation>

<operation id="4948" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2611  %tmp561 = add i2 %tmp_44_8_17_i_i_cast, %tmp_44_8_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp561"/></StgValue>
</operation>

<operation id="4949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2612  %tmp835_cast = zext i2 %tmp561 to i3

]]></Node>
<StgValue><ssdm name="tmp835_cast"/></StgValue>
</operation>

<operation id="4950" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2613  %tmp562 = add i3 %tmp834_cast, %tmp835_cast

]]></Node>
<StgValue><ssdm name="tmp562"/></StgValue>
</operation>

<operation id="4951" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2615  %tmp563 = add i2 %tmp_44_8_19_i_i_cast, %tmp_44_8_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp563"/></StgValue>
</operation>

<operation id="4952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2616  %tmp837_cast = zext i2 %tmp563 to i3

]]></Node>
<StgValue><ssdm name="tmp837_cast"/></StgValue>
</operation>

<operation id="4953" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2617  %tmp564 = add i2 %tmp_44_8_21_i_i_cast, %tmp_44_8_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp564"/></StgValue>
</operation>

<operation id="4954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2618  %tmp838_cast = zext i2 %tmp564 to i3

]]></Node>
<StgValue><ssdm name="tmp838_cast"/></StgValue>
</operation>

<operation id="4955" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2619  %tmp565 = add i3 %tmp837_cast, %tmp838_cast

]]></Node>
<StgValue><ssdm name="tmp565"/></StgValue>
</operation>

<operation id="4956" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2624  %tmp568 = add i2 %tmp_44_8_i_i_cast, %tmp_44_8_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp568"/></StgValue>
</operation>

<operation id="4957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2625  %tmp842_cast = zext i2 %tmp568 to i3

]]></Node>
<StgValue><ssdm name="tmp842_cast"/></StgValue>
</operation>

<operation id="4958" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2626  %tmp569 = add i2 %tmp_44_8_1_i_i_cast, %tmp_44_8_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp569"/></StgValue>
</operation>

<operation id="4959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2627  %tmp843_cast = zext i2 %tmp569 to i3

]]></Node>
<StgValue><ssdm name="tmp843_cast"/></StgValue>
</operation>

<operation id="4960" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2628  %tmp570 = add i3 %tmp842_cast, %tmp843_cast

]]></Node>
<StgValue><ssdm name="tmp570"/></StgValue>
</operation>

<operation id="4961" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2630  %tmp571 = add i2 %tmp_44_8_3_i_i_cast, %tmp_44_8_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp571"/></StgValue>
</operation>

<operation id="4962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2631  %tmp845_cast = zext i2 %tmp571 to i3

]]></Node>
<StgValue><ssdm name="tmp845_cast"/></StgValue>
</operation>

<operation id="4963" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2632  %tmp572 = add i2 %tmp_44_8_5_i_i_cast, %tmp_44_8_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp572"/></StgValue>
</operation>

<operation id="4964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2633  %tmp846_cast = zext i2 %tmp572 to i3

]]></Node>
<StgValue><ssdm name="tmp846_cast"/></StgValue>
</operation>

<operation id="4965" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2634  %tmp573 = add i3 %tmp845_cast, %tmp846_cast

]]></Node>
<StgValue><ssdm name="tmp573"/></StgValue>
</operation>

<operation id="4966" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2638  %tmp575 = add i2 %tmp_44_8_7_i_i_cast, %tmp_44_8_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp575"/></StgValue>
</operation>

<operation id="4967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2639  %tmp849_cast = zext i2 %tmp575 to i3

]]></Node>
<StgValue><ssdm name="tmp849_cast"/></StgValue>
</operation>

<operation id="4968" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2640  %tmp576 = add i2 %tmp_44_8_9_i_i_cast, %tmp_44_8_i_i_cast_1958

]]></Node>
<StgValue><ssdm name="tmp576"/></StgValue>
</operation>

<operation id="4969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2641  %tmp850_cast = zext i2 %tmp576 to i3

]]></Node>
<StgValue><ssdm name="tmp850_cast"/></StgValue>
</operation>

<operation id="4970" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2642  %tmp577 = add i3 %tmp849_cast, %tmp850_cast

]]></Node>
<StgValue><ssdm name="tmp577"/></StgValue>
</operation>

<operation id="4971" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2644  %tmp578 = add i2 %tmp_44_8_10_i_i_cast, %tmp_44_8_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp578"/></StgValue>
</operation>

<operation id="4972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2645  %tmp852_cast = zext i2 %tmp578 to i3

]]></Node>
<StgValue><ssdm name="tmp852_cast"/></StgValue>
</operation>

<operation id="4973" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2646  %tmp579 = add i2 %tmp_44_8_30_i_i_cast, %tmp_44_8_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp579"/></StgValue>
</operation>

<operation id="4974" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2647  %tmp580 = add i2 %tmp_44_8_13_i_i_cast, %tmp579

]]></Node>
<StgValue><ssdm name="tmp580"/></StgValue>
</operation>

<operation id="4975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2648  %tmp853_cast = zext i2 %tmp580 to i3

]]></Node>
<StgValue><ssdm name="tmp853_cast"/></StgValue>
</operation>

<operation id="4976" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2649  %tmp581 = add i3 %tmp852_cast, %tmp853_cast

]]></Node>
<StgValue><ssdm name="tmp581"/></StgValue>
</operation>

<operation id="4977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2664  %tmp_44_9_i_i_cast = zext i1 %tmp_43_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_i_i_cast"/></StgValue>
</operation>

<operation id="4978" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2671  %tmp_44_9_1_i_i_cast = zext i1 %tmp_43_9_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_1_i_i_cast"/></StgValue>
</operation>

<operation id="4979" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2678  %tmp_44_9_2_i_i_cast = zext i1 %tmp_43_9_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_2_i_i_cast"/></StgValue>
</operation>

<operation id="4980" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2685  %tmp_44_9_3_i_i_cast = zext i1 %tmp_43_9_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_3_i_i_cast"/></StgValue>
</operation>

<operation id="4981" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2692  %tmp_44_9_4_i_i_cast = zext i1 %tmp_43_9_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_4_i_i_cast"/></StgValue>
</operation>

<operation id="4982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2699  %tmp_44_9_5_i_i_cast = zext i1 %tmp_43_9_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_5_i_i_cast"/></StgValue>
</operation>

<operation id="4983" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2706  %tmp_44_9_6_i_i_cast = zext i1 %tmp_43_9_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_6_i_i_cast"/></StgValue>
</operation>

<operation id="4984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2713  %tmp_44_9_7_i_i_cast = zext i1 %tmp_43_9_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_7_i_i_cast"/></StgValue>
</operation>

<operation id="4985" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2720  %tmp_44_9_8_i_i_cast = zext i1 %tmp_43_9_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_8_i_i_cast"/></StgValue>
</operation>

<operation id="4986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2727  %tmp_44_9_9_i_i_cast = zext i1 %tmp_43_9_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_9_i_i_cast"/></StgValue>
</operation>

<operation id="4987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2734  %tmp_44_9_i_i_cast_1992 = zext i1 %tmp_43_9_i_i_1991 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_i_i_cast_1992"/></StgValue>
</operation>

<operation id="4988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2741  %tmp_44_9_10_i_i_cast = zext i1 %tmp_43_9_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_10_i_i_cast"/></StgValue>
</operation>

<operation id="4989" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2748  %tmp_44_9_11_i_i_cast = zext i1 %tmp_43_9_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_11_i_i_cast"/></StgValue>
</operation>

<operation id="4990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2755  %tmp_44_9_12_i_i_cast = zext i1 %tmp_43_9_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_12_i_i_cast"/></StgValue>
</operation>

<operation id="4991" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2762  %tmp_44_9_13_i_i_cast = zext i1 %tmp_43_9_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_13_i_i_cast"/></StgValue>
</operation>

<operation id="4992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2769  %tmp_44_9_14_i_i_cast = zext i1 %tmp_43_9_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_14_i_i_cast"/></StgValue>
</operation>

<operation id="4993" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2776  %tmp_44_9_15_i_i_cast = zext i1 %tmp_43_9_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_15_i_i_cast"/></StgValue>
</operation>

<operation id="4994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2783  %tmp_44_9_16_i_i_cast = zext i1 %tmp_43_9_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_16_i_i_cast"/></StgValue>
</operation>

<operation id="4995" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2790  %tmp_44_9_17_i_i_cast = zext i1 %tmp_43_9_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_17_i_i_cast"/></StgValue>
</operation>

<operation id="4996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2797  %tmp_44_9_18_i_i_cast = zext i1 %tmp_43_9_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_18_i_i_cast"/></StgValue>
</operation>

<operation id="4997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2804  %tmp_44_9_19_i_i_cast = zext i1 %tmp_43_9_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_19_i_i_cast"/></StgValue>
</operation>

<operation id="4998" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2811  %tmp_44_9_20_i_i_cast = zext i1 %tmp_43_9_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_20_i_i_cast"/></StgValue>
</operation>

<operation id="4999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2818  %tmp_44_9_21_i_i_cast = zext i1 %tmp_43_9_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_21_i_i_cast"/></StgValue>
</operation>

<operation id="5000" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2825  %tmp_44_9_22_i_i_cast = zext i1 %tmp_43_9_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_22_i_i_cast"/></StgValue>
</operation>

<operation id="5001" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2832  %tmp_44_9_23_i_i_cast = zext i1 %tmp_43_9_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_23_i_i_cast"/></StgValue>
</operation>

<operation id="5002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2839  %tmp_44_9_24_i_i_cast = zext i1 %tmp_43_9_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_24_i_i_cast"/></StgValue>
</operation>

<operation id="5003" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2846  %tmp_44_9_25_i_i_cast = zext i1 %tmp_43_9_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_25_i_i_cast"/></StgValue>
</operation>

<operation id="5004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2853  %tmp_44_9_26_i_i_cast = zext i1 %tmp_43_9_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_26_i_i_cast"/></StgValue>
</operation>

<operation id="5005" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2881  %tmp_44_9_30_i_i_cast = zext i1 %tmp_43_9_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_30_i_i_cast"/></StgValue>
</operation>

<operation id="5006" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2886  %tmp619 = add i2 %tmp_44_9_23_i_i_cast, %tmp_44_9_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp619"/></StgValue>
</operation>

<operation id="5007" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2887  %tmp923_cast = zext i2 %tmp619 to i3

]]></Node>
<StgValue><ssdm name="tmp923_cast"/></StgValue>
</operation>

<operation id="5008" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2888  %tmp620 = add i2 %tmp_44_9_25_i_i_cast, %tmp_44_9_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp620"/></StgValue>
</operation>

<operation id="5009" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2889  %tmp924_cast = zext i2 %tmp620 to i3

]]></Node>
<StgValue><ssdm name="tmp924_cast"/></StgValue>
</operation>

<operation id="5010" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2890  %tmp621 = add i3 %tmp923_cast, %tmp924_cast

]]></Node>
<StgValue><ssdm name="tmp621"/></StgValue>
</operation>

<operation id="5011" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2893  %tmp623 = add i2 %tmp_44_9_15_i_i_cast, %tmp_44_9_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp623"/></StgValue>
</operation>

<operation id="5012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2894  %tmp927_cast = zext i2 %tmp623 to i3

]]></Node>
<StgValue><ssdm name="tmp927_cast"/></StgValue>
</operation>

<operation id="5013" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2895  %tmp624 = add i2 %tmp_44_9_17_i_i_cast, %tmp_44_9_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp624"/></StgValue>
</operation>

<operation id="5014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2896  %tmp928_cast = zext i2 %tmp624 to i3

]]></Node>
<StgValue><ssdm name="tmp928_cast"/></StgValue>
</operation>

<operation id="5015" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2897  %tmp625 = add i3 %tmp927_cast, %tmp928_cast

]]></Node>
<StgValue><ssdm name="tmp625"/></StgValue>
</operation>

<operation id="5016" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2899  %tmp626 = add i2 %tmp_44_9_19_i_i_cast, %tmp_44_9_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp626"/></StgValue>
</operation>

<operation id="5017" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2900  %tmp930_cast = zext i2 %tmp626 to i3

]]></Node>
<StgValue><ssdm name="tmp930_cast"/></StgValue>
</operation>

<operation id="5018" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2901  %tmp627 = add i2 %tmp_44_9_21_i_i_cast, %tmp_44_9_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp627"/></StgValue>
</operation>

<operation id="5019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2902  %tmp931_cast = zext i2 %tmp627 to i3

]]></Node>
<StgValue><ssdm name="tmp931_cast"/></StgValue>
</operation>

<operation id="5020" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2903  %tmp628 = add i3 %tmp930_cast, %tmp931_cast

]]></Node>
<StgValue><ssdm name="tmp628"/></StgValue>
</operation>

<operation id="5021" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2908  %tmp631 = add i2 %tmp_44_9_i_i_cast, %tmp_44_9_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp631"/></StgValue>
</operation>

<operation id="5022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2909  %tmp935_cast = zext i2 %tmp631 to i3

]]></Node>
<StgValue><ssdm name="tmp935_cast"/></StgValue>
</operation>

<operation id="5023" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2910  %tmp632 = add i2 %tmp_44_9_1_i_i_cast, %tmp_44_9_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp632"/></StgValue>
</operation>

<operation id="5024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2911  %tmp936_cast = zext i2 %tmp632 to i3

]]></Node>
<StgValue><ssdm name="tmp936_cast"/></StgValue>
</operation>

<operation id="5025" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2912  %tmp633 = add i3 %tmp935_cast, %tmp936_cast

]]></Node>
<StgValue><ssdm name="tmp633"/></StgValue>
</operation>

<operation id="5026" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2914  %tmp634 = add i2 %tmp_44_9_3_i_i_cast, %tmp_44_9_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp634"/></StgValue>
</operation>

<operation id="5027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2915  %tmp938_cast = zext i2 %tmp634 to i3

]]></Node>
<StgValue><ssdm name="tmp938_cast"/></StgValue>
</operation>

<operation id="5028" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2916  %tmp635 = add i2 %tmp_44_9_5_i_i_cast, %tmp_44_9_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp635"/></StgValue>
</operation>

<operation id="5029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2917  %tmp939_cast = zext i2 %tmp635 to i3

]]></Node>
<StgValue><ssdm name="tmp939_cast"/></StgValue>
</operation>

<operation id="5030" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2918  %tmp636 = add i3 %tmp938_cast, %tmp939_cast

]]></Node>
<StgValue><ssdm name="tmp636"/></StgValue>
</operation>

<operation id="5031" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2922  %tmp638 = add i2 %tmp_44_9_7_i_i_cast, %tmp_44_9_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp638"/></StgValue>
</operation>

<operation id="5032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2923  %tmp942_cast = zext i2 %tmp638 to i3

]]></Node>
<StgValue><ssdm name="tmp942_cast"/></StgValue>
</operation>

<operation id="5033" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2924  %tmp639 = add i2 %tmp_44_9_9_i_i_cast, %tmp_44_9_i_i_cast_1992

]]></Node>
<StgValue><ssdm name="tmp639"/></StgValue>
</operation>

<operation id="5034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2925  %tmp943_cast = zext i2 %tmp639 to i3

]]></Node>
<StgValue><ssdm name="tmp943_cast"/></StgValue>
</operation>

<operation id="5035" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2926  %tmp640 = add i3 %tmp942_cast, %tmp943_cast

]]></Node>
<StgValue><ssdm name="tmp640"/></StgValue>
</operation>

<operation id="5036" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2928  %tmp641 = add i2 %tmp_44_9_10_i_i_cast, %tmp_44_9_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp641"/></StgValue>
</operation>

<operation id="5037" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2929  %tmp945_cast = zext i2 %tmp641 to i3

]]></Node>
<StgValue><ssdm name="tmp945_cast"/></StgValue>
</operation>

<operation id="5038" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2930  %tmp642 = add i2 %tmp_44_9_30_i_i_cast, %tmp_44_9_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp642"/></StgValue>
</operation>

<operation id="5039" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2931  %tmp643 = add i2 %tmp_44_9_13_i_i_cast, %tmp642

]]></Node>
<StgValue><ssdm name="tmp643"/></StgValue>
</operation>

<operation id="5040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2932  %tmp946_cast = zext i2 %tmp643 to i3

]]></Node>
<StgValue><ssdm name="tmp946_cast"/></StgValue>
</operation>

<operation id="5041" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2933  %tmp644 = add i3 %tmp945_cast, %tmp946_cast

]]></Node>
<StgValue><ssdm name="tmp644"/></StgValue>
</operation>

<operation id="5042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2948  %tmp_44_10_i_i_cast = zext i1 %tmp_43_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_i_i_cast"/></StgValue>
</operation>

<operation id="5043" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2955  %tmp_44_10_1_i_i_cast = zext i1 %tmp_43_10_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_1_i_i_cast"/></StgValue>
</operation>

<operation id="5044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2962  %tmp_44_10_2_i_i_cast = zext i1 %tmp_43_10_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_2_i_i_cast"/></StgValue>
</operation>

<operation id="5045" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2969  %tmp_44_10_3_i_i_cast = zext i1 %tmp_43_10_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_3_i_i_cast"/></StgValue>
</operation>

<operation id="5046" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2976  %tmp_44_10_4_i_i_cast = zext i1 %tmp_43_10_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_4_i_i_cast"/></StgValue>
</operation>

<operation id="5047" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2983  %tmp_44_10_5_i_i_cast = zext i1 %tmp_43_10_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_5_i_i_cast"/></StgValue>
</operation>

<operation id="5048" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2990  %tmp_44_10_6_i_i_cast = zext i1 %tmp_43_10_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_6_i_i_cast"/></StgValue>
</operation>

<operation id="5049" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2997  %tmp_44_10_7_i_i_cast = zext i1 %tmp_43_10_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_7_i_i_cast"/></StgValue>
</operation>

<operation id="5050" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3004  %tmp_44_10_8_i_i_cast = zext i1 %tmp_43_10_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_8_i_i_cast"/></StgValue>
</operation>

<operation id="5051" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3011  %tmp_44_10_9_i_i_cast = zext i1 %tmp_43_10_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_9_i_i_cast"/></StgValue>
</operation>

<operation id="5052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3018  %tmp_44_10_i_i_cast_2026 = zext i1 %tmp_43_10_i_i_2025 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_i_i_cast_2026"/></StgValue>
</operation>

<operation id="5053" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3025  %tmp_44_10_10_i_i_cas = zext i1 %tmp_43_10_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_10_i_i_cas"/></StgValue>
</operation>

<operation id="5054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3032  %tmp_44_10_11_i_i_cas = zext i1 %tmp_43_10_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_11_i_i_cas"/></StgValue>
</operation>

<operation id="5055" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3039  %tmp_44_10_12_i_i_cas = zext i1 %tmp_43_10_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_12_i_i_cas"/></StgValue>
</operation>

<operation id="5056" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3046  %tmp_44_10_13_i_i_cas = zext i1 %tmp_43_10_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_13_i_i_cas"/></StgValue>
</operation>

<operation id="5057" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3053  %tmp_44_10_14_i_i_cas = zext i1 %tmp_43_10_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_14_i_i_cas"/></StgValue>
</operation>

<operation id="5058" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3060  %tmp_44_10_15_i_i_cas = zext i1 %tmp_43_10_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_15_i_i_cas"/></StgValue>
</operation>

<operation id="5059" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3067  %tmp_44_10_16_i_i_cas = zext i1 %tmp_43_10_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_16_i_i_cas"/></StgValue>
</operation>

<operation id="5060" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3074  %tmp_44_10_17_i_i_cas = zext i1 %tmp_43_10_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_17_i_i_cas"/></StgValue>
</operation>

<operation id="5061" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3081  %tmp_44_10_18_i_i_cas = zext i1 %tmp_43_10_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_18_i_i_cas"/></StgValue>
</operation>

<operation id="5062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3088  %tmp_44_10_19_i_i_cas = zext i1 %tmp_43_10_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_19_i_i_cas"/></StgValue>
</operation>

<operation id="5063" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3095  %tmp_44_10_20_i_i_cas = zext i1 %tmp_43_10_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_20_i_i_cas"/></StgValue>
</operation>

<operation id="5064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3102  %tmp_44_10_21_i_i_cas = zext i1 %tmp_43_10_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_21_i_i_cas"/></StgValue>
</operation>

<operation id="5065" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3109  %tmp_44_10_22_i_i_cas = zext i1 %tmp_43_10_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_22_i_i_cas"/></StgValue>
</operation>

<operation id="5066" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3116  %tmp_44_10_23_i_i_cas = zext i1 %tmp_43_10_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_23_i_i_cas"/></StgValue>
</operation>

<operation id="5067" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3123  %tmp_44_10_24_i_i_cas = zext i1 %tmp_43_10_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_24_i_i_cas"/></StgValue>
</operation>

<operation id="5068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3130  %tmp_44_10_25_i_i_cas = zext i1 %tmp_43_10_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_25_i_i_cas"/></StgValue>
</operation>

<operation id="5069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3137  %tmp_44_10_26_i_i_cas = zext i1 %tmp_43_10_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_26_i_i_cas"/></StgValue>
</operation>

<operation id="5070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3165  %tmp_44_10_30_i_i_cas = zext i1 %tmp_43_10_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_30_i_i_cas"/></StgValue>
</operation>

<operation id="5071" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3170  %tmp682 = add i2 %tmp_44_10_23_i_i_cas, %tmp_44_10_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp682"/></StgValue>
</operation>

<operation id="5072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3171  %tmp1016_cast = zext i2 %tmp682 to i3

]]></Node>
<StgValue><ssdm name="tmp1016_cast"/></StgValue>
</operation>

<operation id="5073" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3172  %tmp683 = add i2 %tmp_44_10_25_i_i_cas, %tmp_44_10_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp683"/></StgValue>
</operation>

<operation id="5074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3173  %tmp1017_cast = zext i2 %tmp683 to i3

]]></Node>
<StgValue><ssdm name="tmp1017_cast"/></StgValue>
</operation>

<operation id="5075" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3174  %tmp684 = add i3 %tmp1016_cast, %tmp1017_cast

]]></Node>
<StgValue><ssdm name="tmp684"/></StgValue>
</operation>

<operation id="5076" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3177  %tmp686 = add i2 %tmp_44_10_15_i_i_cas, %tmp_44_10_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp686"/></StgValue>
</operation>

<operation id="5077" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3178  %tmp1020_cast = zext i2 %tmp686 to i3

]]></Node>
<StgValue><ssdm name="tmp1020_cast"/></StgValue>
</operation>

<operation id="5078" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3179  %tmp687 = add i2 %tmp_44_10_17_i_i_cas, %tmp_44_10_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp687"/></StgValue>
</operation>

<operation id="5079" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3180  %tmp1021_cast = zext i2 %tmp687 to i3

]]></Node>
<StgValue><ssdm name="tmp1021_cast"/></StgValue>
</operation>

<operation id="5080" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3181  %tmp688 = add i3 %tmp1020_cast, %tmp1021_cast

]]></Node>
<StgValue><ssdm name="tmp688"/></StgValue>
</operation>

<operation id="5081" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3183  %tmp689 = add i2 %tmp_44_10_19_i_i_cas, %tmp_44_10_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp689"/></StgValue>
</operation>

<operation id="5082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3184  %tmp1023_cast = zext i2 %tmp689 to i3

]]></Node>
<StgValue><ssdm name="tmp1023_cast"/></StgValue>
</operation>

<operation id="5083" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3185  %tmp690 = add i2 %tmp_44_10_21_i_i_cas, %tmp_44_10_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp690"/></StgValue>
</operation>

<operation id="5084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3186  %tmp1024_cast = zext i2 %tmp690 to i3

]]></Node>
<StgValue><ssdm name="tmp1024_cast"/></StgValue>
</operation>

<operation id="5085" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3187  %tmp691 = add i3 %tmp1023_cast, %tmp1024_cast

]]></Node>
<StgValue><ssdm name="tmp691"/></StgValue>
</operation>

<operation id="5086" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3192  %tmp694 = add i2 %tmp_44_10_i_i_cast, %tmp_44_10_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp694"/></StgValue>
</operation>

<operation id="5087" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3193  %tmp1028_cast = zext i2 %tmp694 to i3

]]></Node>
<StgValue><ssdm name="tmp1028_cast"/></StgValue>
</operation>

<operation id="5088" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3194  %tmp695 = add i2 %tmp_44_10_1_i_i_cast, %tmp_44_10_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp695"/></StgValue>
</operation>

<operation id="5089" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3195  %tmp1029_cast = zext i2 %tmp695 to i3

]]></Node>
<StgValue><ssdm name="tmp1029_cast"/></StgValue>
</operation>

<operation id="5090" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3196  %tmp696 = add i3 %tmp1028_cast, %tmp1029_cast

]]></Node>
<StgValue><ssdm name="tmp696"/></StgValue>
</operation>

<operation id="5091" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3198  %tmp697 = add i2 %tmp_44_10_3_i_i_cast, %tmp_44_10_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp697"/></StgValue>
</operation>

<operation id="5092" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3199  %tmp1031_cast = zext i2 %tmp697 to i3

]]></Node>
<StgValue><ssdm name="tmp1031_cast"/></StgValue>
</operation>

<operation id="5093" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3200  %tmp698 = add i2 %tmp_44_10_5_i_i_cast, %tmp_44_10_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp698"/></StgValue>
</operation>

<operation id="5094" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3201  %tmp1032_cast = zext i2 %tmp698 to i3

]]></Node>
<StgValue><ssdm name="tmp1032_cast"/></StgValue>
</operation>

<operation id="5095" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3202  %tmp699 = add i3 %tmp1031_cast, %tmp1032_cast

]]></Node>
<StgValue><ssdm name="tmp699"/></StgValue>
</operation>

<operation id="5096" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3206  %tmp701 = add i2 %tmp_44_10_7_i_i_cast, %tmp_44_10_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp701"/></StgValue>
</operation>

<operation id="5097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3207  %tmp1035_cast = zext i2 %tmp701 to i3

]]></Node>
<StgValue><ssdm name="tmp1035_cast"/></StgValue>
</operation>

<operation id="5098" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3208  %tmp702 = add i2 %tmp_44_10_9_i_i_cast, %tmp_44_10_i_i_cast_2026

]]></Node>
<StgValue><ssdm name="tmp702"/></StgValue>
</operation>

<operation id="5099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3209  %tmp1036_cast = zext i2 %tmp702 to i3

]]></Node>
<StgValue><ssdm name="tmp1036_cast"/></StgValue>
</operation>

<operation id="5100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3210  %tmp703 = add i3 %tmp1035_cast, %tmp1036_cast

]]></Node>
<StgValue><ssdm name="tmp703"/></StgValue>
</operation>

<operation id="5101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3212  %tmp704 = add i2 %tmp_44_10_10_i_i_cas, %tmp_44_10_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp704"/></StgValue>
</operation>

<operation id="5102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3213  %tmp1038_cast = zext i2 %tmp704 to i3

]]></Node>
<StgValue><ssdm name="tmp1038_cast"/></StgValue>
</operation>

<operation id="5103" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3214  %tmp705 = add i2 %tmp_44_10_30_i_i_cas, %tmp_44_10_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp705"/></StgValue>
</operation>

<operation id="5104" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3215  %tmp706 = add i2 %tmp_44_10_13_i_i_cas, %tmp705

]]></Node>
<StgValue><ssdm name="tmp706"/></StgValue>
</operation>

<operation id="5105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3216  %tmp1039_cast = zext i2 %tmp706 to i3

]]></Node>
<StgValue><ssdm name="tmp1039_cast"/></StgValue>
</operation>

<operation id="5106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3217  %tmp707 = add i3 %tmp1038_cast, %tmp1039_cast

]]></Node>
<StgValue><ssdm name="tmp707"/></StgValue>
</operation>

<operation id="5107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3232  %tmp_44_11_i_i_cast = zext i1 %tmp_43_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_i_i_cast"/></StgValue>
</operation>

<operation id="5108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3239  %tmp_44_11_1_i_i_cast = zext i1 %tmp_43_11_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_1_i_i_cast"/></StgValue>
</operation>

<operation id="5109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3246  %tmp_44_11_2_i_i_cast = zext i1 %tmp_43_11_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_2_i_i_cast"/></StgValue>
</operation>

<operation id="5110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3253  %tmp_44_11_3_i_i_cast = zext i1 %tmp_43_11_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_3_i_i_cast"/></StgValue>
</operation>

<operation id="5111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3260  %tmp_44_11_4_i_i_cast = zext i1 %tmp_43_11_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_4_i_i_cast"/></StgValue>
</operation>

<operation id="5112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3267  %tmp_44_11_5_i_i_cast = zext i1 %tmp_43_11_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_5_i_i_cast"/></StgValue>
</operation>

<operation id="5113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3274  %tmp_44_11_6_i_i_cast = zext i1 %tmp_43_11_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_6_i_i_cast"/></StgValue>
</operation>

<operation id="5114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3281  %tmp_44_11_7_i_i_cast = zext i1 %tmp_43_11_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_7_i_i_cast"/></StgValue>
</operation>

<operation id="5115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3288  %tmp_44_11_8_i_i_cast = zext i1 %tmp_43_11_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_8_i_i_cast"/></StgValue>
</operation>

<operation id="5116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3295  %tmp_44_11_9_i_i_cast = zext i1 %tmp_43_11_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_9_i_i_cast"/></StgValue>
</operation>

<operation id="5117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3302  %tmp_44_11_i_i_cast_2060 = zext i1 %tmp_43_11_i_i_2059 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_i_i_cast_2060"/></StgValue>
</operation>

<operation id="5118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3309  %tmp_44_11_10_i_i_cas = zext i1 %tmp_43_11_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_10_i_i_cas"/></StgValue>
</operation>

<operation id="5119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3316  %tmp_44_11_11_i_i_cas = zext i1 %tmp_43_11_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_11_i_i_cas"/></StgValue>
</operation>

<operation id="5120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3323  %tmp_44_11_12_i_i_cas = zext i1 %tmp_43_11_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_12_i_i_cas"/></StgValue>
</operation>

<operation id="5121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3330  %tmp_44_11_13_i_i_cas = zext i1 %tmp_43_11_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_13_i_i_cas"/></StgValue>
</operation>

<operation id="5122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3337  %tmp_44_11_14_i_i_cas = zext i1 %tmp_43_11_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_14_i_i_cas"/></StgValue>
</operation>

<operation id="5123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3344  %tmp_44_11_15_i_i_cas = zext i1 %tmp_43_11_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_15_i_i_cas"/></StgValue>
</operation>

<operation id="5124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3351  %tmp_44_11_16_i_i_cas = zext i1 %tmp_43_11_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_16_i_i_cas"/></StgValue>
</operation>

<operation id="5125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3358  %tmp_44_11_17_i_i_cas = zext i1 %tmp_43_11_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_17_i_i_cas"/></StgValue>
</operation>

<operation id="5126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3365  %tmp_44_11_18_i_i_cas = zext i1 %tmp_43_11_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_18_i_i_cas"/></StgValue>
</operation>

<operation id="5127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3372  %tmp_44_11_19_i_i_cas = zext i1 %tmp_43_11_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_19_i_i_cas"/></StgValue>
</operation>

<operation id="5128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3379  %tmp_44_11_20_i_i_cas = zext i1 %tmp_43_11_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_20_i_i_cas"/></StgValue>
</operation>

<operation id="5129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3386  %tmp_44_11_21_i_i_cas = zext i1 %tmp_43_11_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_21_i_i_cas"/></StgValue>
</operation>

<operation id="5130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3393  %tmp_44_11_22_i_i_cas = zext i1 %tmp_43_11_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_22_i_i_cas"/></StgValue>
</operation>

<operation id="5131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3400  %tmp_44_11_23_i_i_cas = zext i1 %tmp_43_11_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_23_i_i_cas"/></StgValue>
</operation>

<operation id="5132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3407  %tmp_44_11_24_i_i_cas = zext i1 %tmp_43_11_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_24_i_i_cas"/></StgValue>
</operation>

<operation id="5133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3414  %tmp_44_11_25_i_i_cas = zext i1 %tmp_43_11_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_25_i_i_cas"/></StgValue>
</operation>

<operation id="5134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3421  %tmp_44_11_26_i_i_cas = zext i1 %tmp_43_11_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_26_i_i_cas"/></StgValue>
</operation>

<operation id="5135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3449  %tmp_44_11_30_i_i_cas = zext i1 %tmp_43_11_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_30_i_i_cas"/></StgValue>
</operation>

<operation id="5136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3454  %tmp745 = add i2 %tmp_44_11_23_i_i_cas, %tmp_44_11_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp745"/></StgValue>
</operation>

<operation id="5137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3455  %tmp1109_cast = zext i2 %tmp745 to i3

]]></Node>
<StgValue><ssdm name="tmp1109_cast"/></StgValue>
</operation>

<operation id="5138" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3456  %tmp746 = add i2 %tmp_44_11_25_i_i_cas, %tmp_44_11_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp746"/></StgValue>
</operation>

<operation id="5139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3457  %tmp1110_cast = zext i2 %tmp746 to i3

]]></Node>
<StgValue><ssdm name="tmp1110_cast"/></StgValue>
</operation>

<operation id="5140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3458  %tmp747 = add i3 %tmp1109_cast, %tmp1110_cast

]]></Node>
<StgValue><ssdm name="tmp747"/></StgValue>
</operation>

<operation id="5141" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3461  %tmp749 = add i2 %tmp_44_11_15_i_i_cas, %tmp_44_11_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp749"/></StgValue>
</operation>

<operation id="5142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3462  %tmp1113_cast = zext i2 %tmp749 to i3

]]></Node>
<StgValue><ssdm name="tmp1113_cast"/></StgValue>
</operation>

<operation id="5143" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3463  %tmp750 = add i2 %tmp_44_11_17_i_i_cas, %tmp_44_11_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp750"/></StgValue>
</operation>

<operation id="5144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3464  %tmp1114_cast = zext i2 %tmp750 to i3

]]></Node>
<StgValue><ssdm name="tmp1114_cast"/></StgValue>
</operation>

<operation id="5145" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3465  %tmp751 = add i3 %tmp1113_cast, %tmp1114_cast

]]></Node>
<StgValue><ssdm name="tmp751"/></StgValue>
</operation>

<operation id="5146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3467  %tmp752 = add i2 %tmp_44_11_19_i_i_cas, %tmp_44_11_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp752"/></StgValue>
</operation>

<operation id="5147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3468  %tmp1116_cast = zext i2 %tmp752 to i3

]]></Node>
<StgValue><ssdm name="tmp1116_cast"/></StgValue>
</operation>

<operation id="5148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3469  %tmp753 = add i2 %tmp_44_11_21_i_i_cas, %tmp_44_11_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp753"/></StgValue>
</operation>

<operation id="5149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3470  %tmp1117_cast = zext i2 %tmp753 to i3

]]></Node>
<StgValue><ssdm name="tmp1117_cast"/></StgValue>
</operation>

<operation id="5150" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3471  %tmp754 = add i3 %tmp1116_cast, %tmp1117_cast

]]></Node>
<StgValue><ssdm name="tmp754"/></StgValue>
</operation>

<operation id="5151" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3476  %tmp757 = add i2 %tmp_44_11_i_i_cast, %tmp_44_11_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp757"/></StgValue>
</operation>

<operation id="5152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3477  %tmp1121_cast = zext i2 %tmp757 to i3

]]></Node>
<StgValue><ssdm name="tmp1121_cast"/></StgValue>
</operation>

<operation id="5153" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3478  %tmp758 = add i2 %tmp_44_11_1_i_i_cast, %tmp_44_11_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp758"/></StgValue>
</operation>

<operation id="5154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3479  %tmp1122_cast = zext i2 %tmp758 to i3

]]></Node>
<StgValue><ssdm name="tmp1122_cast"/></StgValue>
</operation>

<operation id="5155" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3480  %tmp759 = add i3 %tmp1121_cast, %tmp1122_cast

]]></Node>
<StgValue><ssdm name="tmp759"/></StgValue>
</operation>

<operation id="5156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3482  %tmp760 = add i2 %tmp_44_11_3_i_i_cast, %tmp_44_11_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp760"/></StgValue>
</operation>

<operation id="5157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3483  %tmp1124_cast = zext i2 %tmp760 to i3

]]></Node>
<StgValue><ssdm name="tmp1124_cast"/></StgValue>
</operation>

<operation id="5158" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3484  %tmp761 = add i2 %tmp_44_11_5_i_i_cast, %tmp_44_11_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp761"/></StgValue>
</operation>

<operation id="5159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3485  %tmp1125_cast = zext i2 %tmp761 to i3

]]></Node>
<StgValue><ssdm name="tmp1125_cast"/></StgValue>
</operation>

<operation id="5160" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3486  %tmp762 = add i3 %tmp1124_cast, %tmp1125_cast

]]></Node>
<StgValue><ssdm name="tmp762"/></StgValue>
</operation>

<operation id="5161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3490  %tmp764 = add i2 %tmp_44_11_7_i_i_cast, %tmp_44_11_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp764"/></StgValue>
</operation>

<operation id="5162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3491  %tmp1128_cast = zext i2 %tmp764 to i3

]]></Node>
<StgValue><ssdm name="tmp1128_cast"/></StgValue>
</operation>

<operation id="5163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3492  %tmp765 = add i2 %tmp_44_11_9_i_i_cast, %tmp_44_11_i_i_cast_2060

]]></Node>
<StgValue><ssdm name="tmp765"/></StgValue>
</operation>

<operation id="5164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3493  %tmp1129_cast = zext i2 %tmp765 to i3

]]></Node>
<StgValue><ssdm name="tmp1129_cast"/></StgValue>
</operation>

<operation id="5165" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3494  %tmp766 = add i3 %tmp1128_cast, %tmp1129_cast

]]></Node>
<StgValue><ssdm name="tmp766"/></StgValue>
</operation>

<operation id="5166" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3496  %tmp767 = add i2 %tmp_44_11_10_i_i_cas, %tmp_44_11_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp767"/></StgValue>
</operation>

<operation id="5167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3497  %tmp1131_cast = zext i2 %tmp767 to i3

]]></Node>
<StgValue><ssdm name="tmp1131_cast"/></StgValue>
</operation>

<operation id="5168" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3498  %tmp768 = add i2 %tmp_44_11_30_i_i_cas, %tmp_44_11_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp768"/></StgValue>
</operation>

<operation id="5169" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3499  %tmp769 = add i2 %tmp_44_11_13_i_i_cas, %tmp768

]]></Node>
<StgValue><ssdm name="tmp769"/></StgValue>
</operation>

<operation id="5170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3500  %tmp1132_cast = zext i2 %tmp769 to i3

]]></Node>
<StgValue><ssdm name="tmp1132_cast"/></StgValue>
</operation>

<operation id="5171" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3501  %tmp770 = add i3 %tmp1131_cast, %tmp1132_cast

]]></Node>
<StgValue><ssdm name="tmp770"/></StgValue>
</operation>

<operation id="5172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3516  %tmp_44_12_i_i_cast = zext i1 %tmp_43_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_i_i_cast"/></StgValue>
</operation>

<operation id="5173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3523  %tmp_44_12_1_i_i_cast = zext i1 %tmp_43_12_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_1_i_i_cast"/></StgValue>
</operation>

<operation id="5174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3530  %tmp_44_12_2_i_i_cast = zext i1 %tmp_43_12_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_2_i_i_cast"/></StgValue>
</operation>

<operation id="5175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3537  %tmp_44_12_3_i_i_cast = zext i1 %tmp_43_12_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_3_i_i_cast"/></StgValue>
</operation>

<operation id="5176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3544  %tmp_44_12_4_i_i_cast = zext i1 %tmp_43_12_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_4_i_i_cast"/></StgValue>
</operation>

<operation id="5177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3551  %tmp_44_12_5_i_i_cast = zext i1 %tmp_43_12_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_5_i_i_cast"/></StgValue>
</operation>

<operation id="5178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3558  %tmp_44_12_6_i_i_cast = zext i1 %tmp_43_12_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_6_i_i_cast"/></StgValue>
</operation>

<operation id="5179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3565  %tmp_44_12_7_i_i_cast = zext i1 %tmp_43_12_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_7_i_i_cast"/></StgValue>
</operation>

<operation id="5180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3572  %tmp_44_12_8_i_i_cast = zext i1 %tmp_43_12_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_8_i_i_cast"/></StgValue>
</operation>

<operation id="5181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3579  %tmp_44_12_9_i_i_cast = zext i1 %tmp_43_12_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_9_i_i_cast"/></StgValue>
</operation>

<operation id="5182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3586  %tmp_44_12_i_i_cast_2094 = zext i1 %tmp_43_12_i_i_2093 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_i_i_cast_2094"/></StgValue>
</operation>

<operation id="5183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3593  %tmp_44_12_10_i_i_cas = zext i1 %tmp_43_12_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_10_i_i_cas"/></StgValue>
</operation>

<operation id="5184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3600  %tmp_44_12_11_i_i_cas = zext i1 %tmp_43_12_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_11_i_i_cas"/></StgValue>
</operation>

<operation id="5185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3607  %tmp_44_12_12_i_i_cas = zext i1 %tmp_43_12_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_12_i_i_cas"/></StgValue>
</operation>

<operation id="5186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3614  %tmp_44_12_13_i_i_cas = zext i1 %tmp_43_12_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_13_i_i_cas"/></StgValue>
</operation>

<operation id="5187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3621  %tmp_44_12_14_i_i_cas = zext i1 %tmp_43_12_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_14_i_i_cas"/></StgValue>
</operation>

<operation id="5188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3628  %tmp_44_12_15_i_i_cas = zext i1 %tmp_43_12_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_15_i_i_cas"/></StgValue>
</operation>

<operation id="5189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3635  %tmp_44_12_16_i_i_cas = zext i1 %tmp_43_12_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_16_i_i_cas"/></StgValue>
</operation>

<operation id="5190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3642  %tmp_44_12_17_i_i_cas = zext i1 %tmp_43_12_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_17_i_i_cas"/></StgValue>
</operation>

<operation id="5191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3649  %tmp_44_12_18_i_i_cas = zext i1 %tmp_43_12_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_18_i_i_cas"/></StgValue>
</operation>

<operation id="5192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3656  %tmp_44_12_19_i_i_cas = zext i1 %tmp_43_12_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_19_i_i_cas"/></StgValue>
</operation>

<operation id="5193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3663  %tmp_44_12_20_i_i_cas = zext i1 %tmp_43_12_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_20_i_i_cas"/></StgValue>
</operation>

<operation id="5194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3670  %tmp_44_12_21_i_i_cas = zext i1 %tmp_43_12_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_21_i_i_cas"/></StgValue>
</operation>

<operation id="5195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3677  %tmp_44_12_22_i_i_cas = zext i1 %tmp_43_12_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_22_i_i_cas"/></StgValue>
</operation>

<operation id="5196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3684  %tmp_44_12_23_i_i_cas = zext i1 %tmp_43_12_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_23_i_i_cas"/></StgValue>
</operation>

<operation id="5197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3691  %tmp_44_12_24_i_i_cas = zext i1 %tmp_43_12_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_24_i_i_cas"/></StgValue>
</operation>

<operation id="5198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3698  %tmp_44_12_25_i_i_cas = zext i1 %tmp_43_12_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_25_i_i_cas"/></StgValue>
</operation>

<operation id="5199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3705  %tmp_44_12_26_i_i_cas = zext i1 %tmp_43_12_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_26_i_i_cas"/></StgValue>
</operation>

<operation id="5200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3733  %tmp_44_12_30_i_i_cas = zext i1 %tmp_43_12_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_30_i_i_cas"/></StgValue>
</operation>

<operation id="5201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3738  %tmp808 = add i2 %tmp_44_12_23_i_i_cas, %tmp_44_12_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp808"/></StgValue>
</operation>

<operation id="5202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3739  %tmp1202_cast = zext i2 %tmp808 to i3

]]></Node>
<StgValue><ssdm name="tmp1202_cast"/></StgValue>
</operation>

<operation id="5203" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3740  %tmp809 = add i2 %tmp_44_12_25_i_i_cas, %tmp_44_12_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp809"/></StgValue>
</operation>

<operation id="5204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3741  %tmp1203_cast = zext i2 %tmp809 to i3

]]></Node>
<StgValue><ssdm name="tmp1203_cast"/></StgValue>
</operation>

<operation id="5205" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3742  %tmp810 = add i3 %tmp1202_cast, %tmp1203_cast

]]></Node>
<StgValue><ssdm name="tmp810"/></StgValue>
</operation>

<operation id="5206" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3745  %tmp812 = add i2 %tmp_44_12_15_i_i_cas, %tmp_44_12_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp812"/></StgValue>
</operation>

<operation id="5207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3746  %tmp1206_cast = zext i2 %tmp812 to i3

]]></Node>
<StgValue><ssdm name="tmp1206_cast"/></StgValue>
</operation>

<operation id="5208" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3747  %tmp813 = add i2 %tmp_44_12_17_i_i_cas, %tmp_44_12_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp813"/></StgValue>
</operation>

<operation id="5209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3748  %tmp1207_cast = zext i2 %tmp813 to i3

]]></Node>
<StgValue><ssdm name="tmp1207_cast"/></StgValue>
</operation>

<operation id="5210" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3749  %tmp814 = add i3 %tmp1206_cast, %tmp1207_cast

]]></Node>
<StgValue><ssdm name="tmp814"/></StgValue>
</operation>

<operation id="5211" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3751  %tmp815 = add i2 %tmp_44_12_19_i_i_cas, %tmp_44_12_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp815"/></StgValue>
</operation>

<operation id="5212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3752  %tmp1209_cast = zext i2 %tmp815 to i3

]]></Node>
<StgValue><ssdm name="tmp1209_cast"/></StgValue>
</operation>

<operation id="5213" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3753  %tmp816 = add i2 %tmp_44_12_21_i_i_cas, %tmp_44_12_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp816"/></StgValue>
</operation>

<operation id="5214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3754  %tmp1210_cast = zext i2 %tmp816 to i3

]]></Node>
<StgValue><ssdm name="tmp1210_cast"/></StgValue>
</operation>

<operation id="5215" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3755  %tmp817 = add i3 %tmp1209_cast, %tmp1210_cast

]]></Node>
<StgValue><ssdm name="tmp817"/></StgValue>
</operation>

<operation id="5216" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3760  %tmp820 = add i2 %tmp_44_12_i_i_cast, %tmp_44_12_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp820"/></StgValue>
</operation>

<operation id="5217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3761  %tmp1214_cast = zext i2 %tmp820 to i3

]]></Node>
<StgValue><ssdm name="tmp1214_cast"/></StgValue>
</operation>

<operation id="5218" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3762  %tmp821 = add i2 %tmp_44_12_1_i_i_cast, %tmp_44_12_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp821"/></StgValue>
</operation>

<operation id="5219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3763  %tmp1215_cast = zext i2 %tmp821 to i3

]]></Node>
<StgValue><ssdm name="tmp1215_cast"/></StgValue>
</operation>

<operation id="5220" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3764  %tmp822 = add i3 %tmp1214_cast, %tmp1215_cast

]]></Node>
<StgValue><ssdm name="tmp822"/></StgValue>
</operation>

<operation id="5221" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3766  %tmp823 = add i2 %tmp_44_12_3_i_i_cast, %tmp_44_12_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp823"/></StgValue>
</operation>

<operation id="5222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3767  %tmp1217_cast = zext i2 %tmp823 to i3

]]></Node>
<StgValue><ssdm name="tmp1217_cast"/></StgValue>
</operation>

<operation id="5223" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3768  %tmp824 = add i2 %tmp_44_12_5_i_i_cast, %tmp_44_12_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp824"/></StgValue>
</operation>

<operation id="5224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3769  %tmp1218_cast = zext i2 %tmp824 to i3

]]></Node>
<StgValue><ssdm name="tmp1218_cast"/></StgValue>
</operation>

<operation id="5225" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3770  %tmp825 = add i3 %tmp1217_cast, %tmp1218_cast

]]></Node>
<StgValue><ssdm name="tmp825"/></StgValue>
</operation>

<operation id="5226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3774  %tmp827 = add i2 %tmp_44_12_7_i_i_cast, %tmp_44_12_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp827"/></StgValue>
</operation>

<operation id="5227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3775  %tmp1221_cast = zext i2 %tmp827 to i3

]]></Node>
<StgValue><ssdm name="tmp1221_cast"/></StgValue>
</operation>

<operation id="5228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3776  %tmp828 = add i2 %tmp_44_12_9_i_i_cast, %tmp_44_12_i_i_cast_2094

]]></Node>
<StgValue><ssdm name="tmp828"/></StgValue>
</operation>

<operation id="5229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3777  %tmp1222_cast = zext i2 %tmp828 to i3

]]></Node>
<StgValue><ssdm name="tmp1222_cast"/></StgValue>
</operation>

<operation id="5230" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3778  %tmp829 = add i3 %tmp1221_cast, %tmp1222_cast

]]></Node>
<StgValue><ssdm name="tmp829"/></StgValue>
</operation>

<operation id="5231" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3780  %tmp830 = add i2 %tmp_44_12_10_i_i_cas, %tmp_44_12_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp830"/></StgValue>
</operation>

<operation id="5232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3781  %tmp1224_cast = zext i2 %tmp830 to i3

]]></Node>
<StgValue><ssdm name="tmp1224_cast"/></StgValue>
</operation>

<operation id="5233" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3782  %tmp831 = add i2 %tmp_44_12_30_i_i_cas, %tmp_44_12_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp831"/></StgValue>
</operation>

<operation id="5234" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3783  %tmp832 = add i2 %tmp_44_12_13_i_i_cas, %tmp831

]]></Node>
<StgValue><ssdm name="tmp832"/></StgValue>
</operation>

<operation id="5235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3784  %tmp1225_cast = zext i2 %tmp832 to i3

]]></Node>
<StgValue><ssdm name="tmp1225_cast"/></StgValue>
</operation>

<operation id="5236" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3785  %tmp833 = add i3 %tmp1224_cast, %tmp1225_cast

]]></Node>
<StgValue><ssdm name="tmp833"/></StgValue>
</operation>

<operation id="5237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3800  %tmp_44_13_i_i_cast = zext i1 %tmp_43_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_i_i_cast"/></StgValue>
</operation>

<operation id="5238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3807  %tmp_44_13_1_i_i_cast = zext i1 %tmp_43_13_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_1_i_i_cast"/></StgValue>
</operation>

<operation id="5239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3814  %tmp_44_13_2_i_i_cast = zext i1 %tmp_43_13_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_2_i_i_cast"/></StgValue>
</operation>

<operation id="5240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3821  %tmp_44_13_3_i_i_cast = zext i1 %tmp_43_13_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_3_i_i_cast"/></StgValue>
</operation>

<operation id="5241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3828  %tmp_44_13_4_i_i_cast = zext i1 %tmp_43_13_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_4_i_i_cast"/></StgValue>
</operation>

<operation id="5242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3835  %tmp_44_13_5_i_i_cast = zext i1 %tmp_43_13_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_5_i_i_cast"/></StgValue>
</operation>

<operation id="5243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3842  %tmp_44_13_6_i_i_cast = zext i1 %tmp_43_13_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_6_i_i_cast"/></StgValue>
</operation>

<operation id="5244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3849  %tmp_44_13_7_i_i_cast = zext i1 %tmp_43_13_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_7_i_i_cast"/></StgValue>
</operation>

<operation id="5245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3856  %tmp_44_13_8_i_i_cast = zext i1 %tmp_43_13_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_8_i_i_cast"/></StgValue>
</operation>

<operation id="5246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3863  %tmp_44_13_9_i_i_cast = zext i1 %tmp_43_13_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_9_i_i_cast"/></StgValue>
</operation>

<operation id="5247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3870  %tmp_44_13_i_i_cast_2128 = zext i1 %tmp_43_13_i_i_2127 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_i_i_cast_2128"/></StgValue>
</operation>

<operation id="5248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3877  %tmp_44_13_10_i_i_cas = zext i1 %tmp_43_13_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_10_i_i_cas"/></StgValue>
</operation>

<operation id="5249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3884  %tmp_44_13_11_i_i_cas = zext i1 %tmp_43_13_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_11_i_i_cas"/></StgValue>
</operation>

<operation id="5250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3891  %tmp_44_13_12_i_i_cas = zext i1 %tmp_43_13_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_12_i_i_cas"/></StgValue>
</operation>

<operation id="5251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3898  %tmp_44_13_13_i_i_cas = zext i1 %tmp_43_13_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_13_i_i_cas"/></StgValue>
</operation>

<operation id="5252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3905  %tmp_44_13_14_i_i_cas = zext i1 %tmp_43_13_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_14_i_i_cas"/></StgValue>
</operation>

<operation id="5253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3912  %tmp_44_13_15_i_i_cas = zext i1 %tmp_43_13_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_15_i_i_cas"/></StgValue>
</operation>

<operation id="5254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3919  %tmp_44_13_16_i_i_cas = zext i1 %tmp_43_13_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_16_i_i_cas"/></StgValue>
</operation>

<operation id="5255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3926  %tmp_44_13_17_i_i_cas = zext i1 %tmp_43_13_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_17_i_i_cas"/></StgValue>
</operation>

<operation id="5256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3933  %tmp_44_13_18_i_i_cas = zext i1 %tmp_43_13_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_18_i_i_cas"/></StgValue>
</operation>

<operation id="5257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3940  %tmp_44_13_19_i_i_cas = zext i1 %tmp_43_13_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_19_i_i_cas"/></StgValue>
</operation>

<operation id="5258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3947  %tmp_44_13_20_i_i_cas = zext i1 %tmp_43_13_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_20_i_i_cas"/></StgValue>
</operation>

<operation id="5259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3954  %tmp_44_13_21_i_i_cas = zext i1 %tmp_43_13_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_21_i_i_cas"/></StgValue>
</operation>

<operation id="5260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3961  %tmp_44_13_22_i_i_cas = zext i1 %tmp_43_13_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_22_i_i_cas"/></StgValue>
</operation>

<operation id="5261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3968  %tmp_44_13_23_i_i_cas = zext i1 %tmp_43_13_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_23_i_i_cas"/></StgValue>
</operation>

<operation id="5262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3975  %tmp_44_13_24_i_i_cas = zext i1 %tmp_43_13_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_24_i_i_cas"/></StgValue>
</operation>

<operation id="5263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3982  %tmp_44_13_25_i_i_cas = zext i1 %tmp_43_13_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_25_i_i_cas"/></StgValue>
</operation>

<operation id="5264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3989  %tmp_44_13_26_i_i_cas = zext i1 %tmp_43_13_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_26_i_i_cas"/></StgValue>
</operation>

<operation id="5265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4017  %tmp_44_13_30_i_i_cas = zext i1 %tmp_43_13_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_30_i_i_cas"/></StgValue>
</operation>

<operation id="5266" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4022  %tmp871 = add i2 %tmp_44_13_23_i_i_cas, %tmp_44_13_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp871"/></StgValue>
</operation>

<operation id="5267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4023  %tmp1295_cast = zext i2 %tmp871 to i3

]]></Node>
<StgValue><ssdm name="tmp1295_cast"/></StgValue>
</operation>

<operation id="5268" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4024  %tmp872 = add i2 %tmp_44_13_25_i_i_cas, %tmp_44_13_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp872"/></StgValue>
</operation>

<operation id="5269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4025  %tmp1296_cast = zext i2 %tmp872 to i3

]]></Node>
<StgValue><ssdm name="tmp1296_cast"/></StgValue>
</operation>

<operation id="5270" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4026  %tmp873 = add i3 %tmp1295_cast, %tmp1296_cast

]]></Node>
<StgValue><ssdm name="tmp873"/></StgValue>
</operation>

<operation id="5271" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4029  %tmp875 = add i2 %tmp_44_13_15_i_i_cas, %tmp_44_13_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp875"/></StgValue>
</operation>

<operation id="5272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4030  %tmp1299_cast = zext i2 %tmp875 to i3

]]></Node>
<StgValue><ssdm name="tmp1299_cast"/></StgValue>
</operation>

<operation id="5273" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4031  %tmp876 = add i2 %tmp_44_13_17_i_i_cas, %tmp_44_13_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp876"/></StgValue>
</operation>

<operation id="5274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4032  %tmp1300_cast = zext i2 %tmp876 to i3

]]></Node>
<StgValue><ssdm name="tmp1300_cast"/></StgValue>
</operation>

<operation id="5275" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4033  %tmp877 = add i3 %tmp1299_cast, %tmp1300_cast

]]></Node>
<StgValue><ssdm name="tmp877"/></StgValue>
</operation>

<operation id="5276" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4035  %tmp878 = add i2 %tmp_44_13_19_i_i_cas, %tmp_44_13_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp878"/></StgValue>
</operation>

<operation id="5277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4036  %tmp1302_cast = zext i2 %tmp878 to i3

]]></Node>
<StgValue><ssdm name="tmp1302_cast"/></StgValue>
</operation>

<operation id="5278" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4037  %tmp879 = add i2 %tmp_44_13_21_i_i_cas, %tmp_44_13_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp879"/></StgValue>
</operation>

<operation id="5279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4038  %tmp1303_cast = zext i2 %tmp879 to i3

]]></Node>
<StgValue><ssdm name="tmp1303_cast"/></StgValue>
</operation>

<operation id="5280" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4039  %tmp880 = add i3 %tmp1302_cast, %tmp1303_cast

]]></Node>
<StgValue><ssdm name="tmp880"/></StgValue>
</operation>

<operation id="5281" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4044  %tmp883 = add i2 %tmp_44_13_i_i_cast, %tmp_44_13_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp883"/></StgValue>
</operation>

<operation id="5282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4045  %tmp1307_cast = zext i2 %tmp883 to i3

]]></Node>
<StgValue><ssdm name="tmp1307_cast"/></StgValue>
</operation>

<operation id="5283" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4046  %tmp884 = add i2 %tmp_44_13_1_i_i_cast, %tmp_44_13_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp884"/></StgValue>
</operation>

<operation id="5284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4047  %tmp1308_cast = zext i2 %tmp884 to i3

]]></Node>
<StgValue><ssdm name="tmp1308_cast"/></StgValue>
</operation>

<operation id="5285" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4048  %tmp885 = add i3 %tmp1307_cast, %tmp1308_cast

]]></Node>
<StgValue><ssdm name="tmp885"/></StgValue>
</operation>

<operation id="5286" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4050  %tmp886 = add i2 %tmp_44_13_3_i_i_cast, %tmp_44_13_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp886"/></StgValue>
</operation>

<operation id="5287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4051  %tmp1310_cast = zext i2 %tmp886 to i3

]]></Node>
<StgValue><ssdm name="tmp1310_cast"/></StgValue>
</operation>

<operation id="5288" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4052  %tmp887 = add i2 %tmp_44_13_5_i_i_cast, %tmp_44_13_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp887"/></StgValue>
</operation>

<operation id="5289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4053  %tmp1311_cast = zext i2 %tmp887 to i3

]]></Node>
<StgValue><ssdm name="tmp1311_cast"/></StgValue>
</operation>

<operation id="5290" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4054  %tmp888 = add i3 %tmp1310_cast, %tmp1311_cast

]]></Node>
<StgValue><ssdm name="tmp888"/></StgValue>
</operation>

<operation id="5291" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4058  %tmp890 = add i2 %tmp_44_13_7_i_i_cast, %tmp_44_13_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp890"/></StgValue>
</operation>

<operation id="5292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4059  %tmp1314_cast = zext i2 %tmp890 to i3

]]></Node>
<StgValue><ssdm name="tmp1314_cast"/></StgValue>
</operation>

<operation id="5293" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4060  %tmp891 = add i2 %tmp_44_13_9_i_i_cast, %tmp_44_13_i_i_cast_2128

]]></Node>
<StgValue><ssdm name="tmp891"/></StgValue>
</operation>

<operation id="5294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4061  %tmp1315_cast = zext i2 %tmp891 to i3

]]></Node>
<StgValue><ssdm name="tmp1315_cast"/></StgValue>
</operation>

<operation id="5295" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4062  %tmp892 = add i3 %tmp1314_cast, %tmp1315_cast

]]></Node>
<StgValue><ssdm name="tmp892"/></StgValue>
</operation>

<operation id="5296" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4064  %tmp893 = add i2 %tmp_44_13_10_i_i_cas, %tmp_44_13_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp893"/></StgValue>
</operation>

<operation id="5297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4065  %tmp1317_cast = zext i2 %tmp893 to i3

]]></Node>
<StgValue><ssdm name="tmp1317_cast"/></StgValue>
</operation>

<operation id="5298" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4066  %tmp894 = add i2 %tmp_44_13_30_i_i_cas, %tmp_44_13_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp894"/></StgValue>
</operation>

<operation id="5299" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4067  %tmp895 = add i2 %tmp_44_13_13_i_i_cas, %tmp894

]]></Node>
<StgValue><ssdm name="tmp895"/></StgValue>
</operation>

<operation id="5300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4068  %tmp1318_cast = zext i2 %tmp895 to i3

]]></Node>
<StgValue><ssdm name="tmp1318_cast"/></StgValue>
</operation>

<operation id="5301" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4069  %tmp896 = add i3 %tmp1317_cast, %tmp1318_cast

]]></Node>
<StgValue><ssdm name="tmp896"/></StgValue>
</operation>

<operation id="5302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4084  %tmp_44_14_i_i_cast = zext i1 %tmp_43_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_i_i_cast"/></StgValue>
</operation>

<operation id="5303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4091  %tmp_44_14_1_i_i_cast = zext i1 %tmp_43_14_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_1_i_i_cast"/></StgValue>
</operation>

<operation id="5304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4098  %tmp_44_14_2_i_i_cast = zext i1 %tmp_43_14_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_2_i_i_cast"/></StgValue>
</operation>

<operation id="5305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4105  %tmp_44_14_3_i_i_cast = zext i1 %tmp_43_14_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_3_i_i_cast"/></StgValue>
</operation>

<operation id="5306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4112  %tmp_44_14_4_i_i_cast = zext i1 %tmp_43_14_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_4_i_i_cast"/></StgValue>
</operation>

<operation id="5307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4119  %tmp_44_14_5_i_i_cast = zext i1 %tmp_43_14_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_5_i_i_cast"/></StgValue>
</operation>

<operation id="5308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4126  %tmp_44_14_6_i_i_cast = zext i1 %tmp_43_14_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_6_i_i_cast"/></StgValue>
</operation>

<operation id="5309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4133  %tmp_44_14_7_i_i_cast = zext i1 %tmp_43_14_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_7_i_i_cast"/></StgValue>
</operation>

<operation id="5310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4140  %tmp_44_14_8_i_i_cast = zext i1 %tmp_43_14_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_8_i_i_cast"/></StgValue>
</operation>

<operation id="5311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4147  %tmp_44_14_9_i_i_cast = zext i1 %tmp_43_14_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_9_i_i_cast"/></StgValue>
</operation>

<operation id="5312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4154  %tmp_44_14_i_i_cast_2162 = zext i1 %tmp_43_14_i_i_2161 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_i_i_cast_2162"/></StgValue>
</operation>

<operation id="5313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4161  %tmp_44_14_10_i_i_cas = zext i1 %tmp_43_14_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_10_i_i_cas"/></StgValue>
</operation>

<operation id="5314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4168  %tmp_44_14_11_i_i_cas = zext i1 %tmp_43_14_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_11_i_i_cas"/></StgValue>
</operation>

<operation id="5315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4175  %tmp_44_14_12_i_i_cas = zext i1 %tmp_43_14_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_12_i_i_cas"/></StgValue>
</operation>

<operation id="5316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4182  %tmp_44_14_13_i_i_cas = zext i1 %tmp_43_14_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_13_i_i_cas"/></StgValue>
</operation>

<operation id="5317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4189  %tmp_44_14_14_i_i_cas = zext i1 %tmp_43_14_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_14_i_i_cas"/></StgValue>
</operation>

<operation id="5318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4196  %tmp_44_14_15_i_i_cas = zext i1 %tmp_43_14_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_15_i_i_cas"/></StgValue>
</operation>

<operation id="5319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4203  %tmp_44_14_16_i_i_cas = zext i1 %tmp_43_14_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_16_i_i_cas"/></StgValue>
</operation>

<operation id="5320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4210  %tmp_44_14_17_i_i_cas = zext i1 %tmp_43_14_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_17_i_i_cas"/></StgValue>
</operation>

<operation id="5321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4217  %tmp_44_14_18_i_i_cas = zext i1 %tmp_43_14_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_18_i_i_cas"/></StgValue>
</operation>

<operation id="5322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4224  %tmp_44_14_19_i_i_cas = zext i1 %tmp_43_14_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_19_i_i_cas"/></StgValue>
</operation>

<operation id="5323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4231  %tmp_44_14_20_i_i_cas = zext i1 %tmp_43_14_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_20_i_i_cas"/></StgValue>
</operation>

<operation id="5324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4238  %tmp_44_14_21_i_i_cas = zext i1 %tmp_43_14_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_21_i_i_cas"/></StgValue>
</operation>

<operation id="5325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4245  %tmp_44_14_22_i_i_cas = zext i1 %tmp_43_14_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_22_i_i_cas"/></StgValue>
</operation>

<operation id="5326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4252  %tmp_44_14_23_i_i_cas = zext i1 %tmp_43_14_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_23_i_i_cas"/></StgValue>
</operation>

<operation id="5327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4259  %tmp_44_14_24_i_i_cas = zext i1 %tmp_43_14_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_24_i_i_cas"/></StgValue>
</operation>

<operation id="5328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4266  %tmp_44_14_25_i_i_cas = zext i1 %tmp_43_14_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_25_i_i_cas"/></StgValue>
</operation>

<operation id="5329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4273  %tmp_44_14_26_i_i_cas = zext i1 %tmp_43_14_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_26_i_i_cas"/></StgValue>
</operation>

<operation id="5330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4301  %tmp_44_14_30_i_i_cas = zext i1 %tmp_43_14_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_30_i_i_cas"/></StgValue>
</operation>

<operation id="5331" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4306  %tmp934 = add i2 %tmp_44_14_23_i_i_cas, %tmp_44_14_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp934"/></StgValue>
</operation>

<operation id="5332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4307  %tmp1388_cast = zext i2 %tmp934 to i3

]]></Node>
<StgValue><ssdm name="tmp1388_cast"/></StgValue>
</operation>

<operation id="5333" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4308  %tmp935 = add i2 %tmp_44_14_25_i_i_cas, %tmp_44_14_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp935"/></StgValue>
</operation>

<operation id="5334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4309  %tmp1389_cast = zext i2 %tmp935 to i3

]]></Node>
<StgValue><ssdm name="tmp1389_cast"/></StgValue>
</operation>

<operation id="5335" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4310  %tmp936 = add i3 %tmp1388_cast, %tmp1389_cast

]]></Node>
<StgValue><ssdm name="tmp936"/></StgValue>
</operation>

<operation id="5336" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4313  %tmp938 = add i2 %tmp_44_14_15_i_i_cas, %tmp_44_14_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp938"/></StgValue>
</operation>

<operation id="5337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4314  %tmp1392_cast = zext i2 %tmp938 to i3

]]></Node>
<StgValue><ssdm name="tmp1392_cast"/></StgValue>
</operation>

<operation id="5338" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4315  %tmp939 = add i2 %tmp_44_14_17_i_i_cas, %tmp_44_14_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp939"/></StgValue>
</operation>

<operation id="5339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4316  %tmp1393_cast = zext i2 %tmp939 to i3

]]></Node>
<StgValue><ssdm name="tmp1393_cast"/></StgValue>
</operation>

<operation id="5340" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4317  %tmp940 = add i3 %tmp1392_cast, %tmp1393_cast

]]></Node>
<StgValue><ssdm name="tmp940"/></StgValue>
</operation>

<operation id="5341" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4319  %tmp941 = add i2 %tmp_44_14_19_i_i_cas, %tmp_44_14_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp941"/></StgValue>
</operation>

<operation id="5342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4320  %tmp1395_cast = zext i2 %tmp941 to i3

]]></Node>
<StgValue><ssdm name="tmp1395_cast"/></StgValue>
</operation>

<operation id="5343" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4321  %tmp942 = add i2 %tmp_44_14_21_i_i_cas, %tmp_44_14_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp942"/></StgValue>
</operation>

<operation id="5344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4322  %tmp1396_cast = zext i2 %tmp942 to i3

]]></Node>
<StgValue><ssdm name="tmp1396_cast"/></StgValue>
</operation>

<operation id="5345" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4323  %tmp943 = add i3 %tmp1395_cast, %tmp1396_cast

]]></Node>
<StgValue><ssdm name="tmp943"/></StgValue>
</operation>

<operation id="5346" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4328  %tmp946 = add i2 %tmp_44_14_i_i_cast, %tmp_44_14_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp946"/></StgValue>
</operation>

<operation id="5347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4329  %tmp1400_cast = zext i2 %tmp946 to i3

]]></Node>
<StgValue><ssdm name="tmp1400_cast"/></StgValue>
</operation>

<operation id="5348" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4330  %tmp947 = add i2 %tmp_44_14_1_i_i_cast, %tmp_44_14_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp947"/></StgValue>
</operation>

<operation id="5349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4331  %tmp1401_cast = zext i2 %tmp947 to i3

]]></Node>
<StgValue><ssdm name="tmp1401_cast"/></StgValue>
</operation>

<operation id="5350" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4332  %tmp948 = add i3 %tmp1400_cast, %tmp1401_cast

]]></Node>
<StgValue><ssdm name="tmp948"/></StgValue>
</operation>

<operation id="5351" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4334  %tmp949 = add i2 %tmp_44_14_3_i_i_cast, %tmp_44_14_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp949"/></StgValue>
</operation>

<operation id="5352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4335  %tmp1403_cast = zext i2 %tmp949 to i3

]]></Node>
<StgValue><ssdm name="tmp1403_cast"/></StgValue>
</operation>

<operation id="5353" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4336  %tmp950 = add i2 %tmp_44_14_5_i_i_cast, %tmp_44_14_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp950"/></StgValue>
</operation>

<operation id="5354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4337  %tmp1404_cast = zext i2 %tmp950 to i3

]]></Node>
<StgValue><ssdm name="tmp1404_cast"/></StgValue>
</operation>

<operation id="5355" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4338  %tmp951 = add i3 %tmp1403_cast, %tmp1404_cast

]]></Node>
<StgValue><ssdm name="tmp951"/></StgValue>
</operation>

<operation id="5356" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4342  %tmp953 = add i2 %tmp_44_14_7_i_i_cast, %tmp_44_14_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp953"/></StgValue>
</operation>

<operation id="5357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4343  %tmp1407_cast = zext i2 %tmp953 to i3

]]></Node>
<StgValue><ssdm name="tmp1407_cast"/></StgValue>
</operation>

<operation id="5358" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4344  %tmp954 = add i2 %tmp_44_14_9_i_i_cast, %tmp_44_14_i_i_cast_2162

]]></Node>
<StgValue><ssdm name="tmp954"/></StgValue>
</operation>

<operation id="5359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4345  %tmp1408_cast = zext i2 %tmp954 to i3

]]></Node>
<StgValue><ssdm name="tmp1408_cast"/></StgValue>
</operation>

<operation id="5360" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4346  %tmp955 = add i3 %tmp1407_cast, %tmp1408_cast

]]></Node>
<StgValue><ssdm name="tmp955"/></StgValue>
</operation>

<operation id="5361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4348  %tmp956 = add i2 %tmp_44_14_10_i_i_cas, %tmp_44_14_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp956"/></StgValue>
</operation>

<operation id="5362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4349  %tmp1410_cast = zext i2 %tmp956 to i3

]]></Node>
<StgValue><ssdm name="tmp1410_cast"/></StgValue>
</operation>

<operation id="5363" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4350  %tmp957 = add i2 %tmp_44_14_30_i_i_cas, %tmp_44_14_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp957"/></StgValue>
</operation>

<operation id="5364" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4351  %tmp958 = add i2 %tmp_44_14_13_i_i_cas, %tmp957

]]></Node>
<StgValue><ssdm name="tmp958"/></StgValue>
</operation>

<operation id="5365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4352  %tmp1411_cast = zext i2 %tmp958 to i3

]]></Node>
<StgValue><ssdm name="tmp1411_cast"/></StgValue>
</operation>

<operation id="5366" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4353  %tmp959 = add i3 %tmp1410_cast, %tmp1411_cast

]]></Node>
<StgValue><ssdm name="tmp959"/></StgValue>
</operation>

<operation id="5367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4368  %tmp_44_15_i_i_cast = zext i1 %tmp_43_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_i_i_cast"/></StgValue>
</operation>

<operation id="5368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4375  %tmp_44_15_1_i_i_cast = zext i1 %tmp_43_15_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_1_i_i_cast"/></StgValue>
</operation>

<operation id="5369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4382  %tmp_44_15_2_i_i_cast = zext i1 %tmp_43_15_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_2_i_i_cast"/></StgValue>
</operation>

<operation id="5370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4389  %tmp_44_15_3_i_i_cast = zext i1 %tmp_43_15_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_3_i_i_cast"/></StgValue>
</operation>

<operation id="5371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4396  %tmp_44_15_4_i_i_cast = zext i1 %tmp_43_15_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_4_i_i_cast"/></StgValue>
</operation>

<operation id="5372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4403  %tmp_44_15_5_i_i_cast = zext i1 %tmp_43_15_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_5_i_i_cast"/></StgValue>
</operation>

<operation id="5373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4410  %tmp_44_15_6_i_i_cast = zext i1 %tmp_43_15_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_6_i_i_cast"/></StgValue>
</operation>

<operation id="5374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4417  %tmp_44_15_7_i_i_cast = zext i1 %tmp_43_15_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_7_i_i_cast"/></StgValue>
</operation>

<operation id="5375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4424  %tmp_44_15_8_i_i_cast = zext i1 %tmp_43_15_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_8_i_i_cast"/></StgValue>
</operation>

<operation id="5376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4431  %tmp_44_15_9_i_i_cast = zext i1 %tmp_43_15_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_9_i_i_cast"/></StgValue>
</operation>

<operation id="5377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4438  %tmp_44_15_i_i_cast_2196 = zext i1 %tmp_43_15_i_i_2195 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_i_i_cast_2196"/></StgValue>
</operation>

<operation id="5378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4445  %tmp_44_15_10_i_i_cas = zext i1 %tmp_43_15_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_10_i_i_cas"/></StgValue>
</operation>

<operation id="5379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4452  %tmp_44_15_11_i_i_cas = zext i1 %tmp_43_15_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_11_i_i_cas"/></StgValue>
</operation>

<operation id="5380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4459  %tmp_44_15_12_i_i_cas = zext i1 %tmp_43_15_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_12_i_i_cas"/></StgValue>
</operation>

<operation id="5381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4466  %tmp_44_15_13_i_i_cas = zext i1 %tmp_43_15_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_13_i_i_cas"/></StgValue>
</operation>

<operation id="5382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4473  %tmp_44_15_14_i_i_cas = zext i1 %tmp_43_15_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_14_i_i_cas"/></StgValue>
</operation>

<operation id="5383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4480  %tmp_44_15_15_i_i_cas = zext i1 %tmp_43_15_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_15_i_i_cas"/></StgValue>
</operation>

<operation id="5384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4487  %tmp_44_15_16_i_i_cas = zext i1 %tmp_43_15_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_16_i_i_cas"/></StgValue>
</operation>

<operation id="5385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4494  %tmp_44_15_17_i_i_cas = zext i1 %tmp_43_15_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_17_i_i_cas"/></StgValue>
</operation>

<operation id="5386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4501  %tmp_44_15_18_i_i_cas = zext i1 %tmp_43_15_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_18_i_i_cas"/></StgValue>
</operation>

<operation id="5387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4508  %tmp_44_15_19_i_i_cas = zext i1 %tmp_43_15_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_19_i_i_cas"/></StgValue>
</operation>

<operation id="5388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4515  %tmp_44_15_20_i_i_cas = zext i1 %tmp_43_15_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_20_i_i_cas"/></StgValue>
</operation>

<operation id="5389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4522  %tmp_44_15_21_i_i_cas = zext i1 %tmp_43_15_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_21_i_i_cas"/></StgValue>
</operation>

<operation id="5390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4529  %tmp_44_15_22_i_i_cas = zext i1 %tmp_43_15_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_22_i_i_cas"/></StgValue>
</operation>

<operation id="5391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4536  %tmp_44_15_23_i_i_cas = zext i1 %tmp_43_15_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_23_i_i_cas"/></StgValue>
</operation>

<operation id="5392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4543  %tmp_44_15_24_i_i_cas = zext i1 %tmp_43_15_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_24_i_i_cas"/></StgValue>
</operation>

<operation id="5393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4550  %tmp_44_15_25_i_i_cas = zext i1 %tmp_43_15_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_25_i_i_cas"/></StgValue>
</operation>

<operation id="5394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4557  %tmp_44_15_26_i_i_cas = zext i1 %tmp_43_15_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_26_i_i_cas"/></StgValue>
</operation>

<operation id="5395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4585  %tmp_44_15_30_i_i_cas = zext i1 %tmp_43_15_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_30_i_i_cas"/></StgValue>
</operation>

<operation id="5396" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4590  %tmp997 = add i2 %tmp_44_15_23_i_i_cas, %tmp_44_15_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp997"/></StgValue>
</operation>

<operation id="5397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4591  %tmp1481_cast = zext i2 %tmp997 to i3

]]></Node>
<StgValue><ssdm name="tmp1481_cast"/></StgValue>
</operation>

<operation id="5398" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4592  %tmp998 = add i2 %tmp_44_15_25_i_i_cas, %tmp_44_15_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp998"/></StgValue>
</operation>

<operation id="5399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4593  %tmp1482_cast = zext i2 %tmp998 to i3

]]></Node>
<StgValue><ssdm name="tmp1482_cast"/></StgValue>
</operation>

<operation id="5400" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4594  %tmp999 = add i3 %tmp1481_cast, %tmp1482_cast

]]></Node>
<StgValue><ssdm name="tmp999"/></StgValue>
</operation>

<operation id="5401" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4597  %tmp1001 = add i2 %tmp_44_15_15_i_i_cas, %tmp_44_15_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1001"/></StgValue>
</operation>

<operation id="5402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4598  %tmp1485_cast = zext i2 %tmp1001 to i3

]]></Node>
<StgValue><ssdm name="tmp1485_cast"/></StgValue>
</operation>

<operation id="5403" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4599  %tmp1002 = add i2 %tmp_44_15_17_i_i_cas, %tmp_44_15_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1002"/></StgValue>
</operation>

<operation id="5404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4600  %tmp1486_cast = zext i2 %tmp1002 to i3

]]></Node>
<StgValue><ssdm name="tmp1486_cast"/></StgValue>
</operation>

<operation id="5405" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4601  %tmp1003 = add i3 %tmp1485_cast, %tmp1486_cast

]]></Node>
<StgValue><ssdm name="tmp1003"/></StgValue>
</operation>

<operation id="5406" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4603  %tmp1004 = add i2 %tmp_44_15_19_i_i_cas, %tmp_44_15_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1004"/></StgValue>
</operation>

<operation id="5407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4604  %tmp1488_cast = zext i2 %tmp1004 to i3

]]></Node>
<StgValue><ssdm name="tmp1488_cast"/></StgValue>
</operation>

<operation id="5408" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4605  %tmp1005 = add i2 %tmp_44_15_21_i_i_cas, %tmp_44_15_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1005"/></StgValue>
</operation>

<operation id="5409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4606  %tmp1489_cast = zext i2 %tmp1005 to i3

]]></Node>
<StgValue><ssdm name="tmp1489_cast"/></StgValue>
</operation>

<operation id="5410" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4607  %tmp1006 = add i3 %tmp1488_cast, %tmp1489_cast

]]></Node>
<StgValue><ssdm name="tmp1006"/></StgValue>
</operation>

<operation id="5411" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4612  %tmp1009 = add i2 %tmp_44_15_i_i_cast, %tmp_44_15_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1009"/></StgValue>
</operation>

<operation id="5412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4613  %tmp1493_cast = zext i2 %tmp1009 to i3

]]></Node>
<StgValue><ssdm name="tmp1493_cast"/></StgValue>
</operation>

<operation id="5413" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4614  %tmp1010 = add i2 %tmp_44_15_1_i_i_cast, %tmp_44_15_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1010"/></StgValue>
</operation>

<operation id="5414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4615  %tmp1494_cast = zext i2 %tmp1010 to i3

]]></Node>
<StgValue><ssdm name="tmp1494_cast"/></StgValue>
</operation>

<operation id="5415" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4616  %tmp1011 = add i3 %tmp1493_cast, %tmp1494_cast

]]></Node>
<StgValue><ssdm name="tmp1011"/></StgValue>
</operation>

<operation id="5416" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4618  %tmp1012 = add i2 %tmp_44_15_3_i_i_cast, %tmp_44_15_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1012"/></StgValue>
</operation>

<operation id="5417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4619  %tmp1496_cast = zext i2 %tmp1012 to i3

]]></Node>
<StgValue><ssdm name="tmp1496_cast"/></StgValue>
</operation>

<operation id="5418" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4620  %tmp1013 = add i2 %tmp_44_15_5_i_i_cast, %tmp_44_15_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1013"/></StgValue>
</operation>

<operation id="5419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4621  %tmp1497_cast = zext i2 %tmp1013 to i3

]]></Node>
<StgValue><ssdm name="tmp1497_cast"/></StgValue>
</operation>

<operation id="5420" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4622  %tmp1014 = add i3 %tmp1496_cast, %tmp1497_cast

]]></Node>
<StgValue><ssdm name="tmp1014"/></StgValue>
</operation>

<operation id="5421" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4626  %tmp1016 = add i2 %tmp_44_15_7_i_i_cast, %tmp_44_15_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1016"/></StgValue>
</operation>

<operation id="5422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4627  %tmp1500_cast = zext i2 %tmp1016 to i3

]]></Node>
<StgValue><ssdm name="tmp1500_cast"/></StgValue>
</operation>

<operation id="5423" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4628  %tmp1017 = add i2 %tmp_44_15_9_i_i_cast, %tmp_44_15_i_i_cast_2196

]]></Node>
<StgValue><ssdm name="tmp1017"/></StgValue>
</operation>

<operation id="5424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4629  %tmp1501_cast = zext i2 %tmp1017 to i3

]]></Node>
<StgValue><ssdm name="tmp1501_cast"/></StgValue>
</operation>

<operation id="5425" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4630  %tmp1018 = add i3 %tmp1500_cast, %tmp1501_cast

]]></Node>
<StgValue><ssdm name="tmp1018"/></StgValue>
</operation>

<operation id="5426" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4632  %tmp1019 = add i2 %tmp_44_15_10_i_i_cas, %tmp_44_15_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1019"/></StgValue>
</operation>

<operation id="5427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4633  %tmp1503_cast = zext i2 %tmp1019 to i3

]]></Node>
<StgValue><ssdm name="tmp1503_cast"/></StgValue>
</operation>

<operation id="5428" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4634  %tmp1020 = add i2 %tmp_44_15_30_i_i_cas, %tmp_44_15_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1020"/></StgValue>
</operation>

<operation id="5429" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4635  %tmp1021 = add i2 %tmp_44_15_13_i_i_cas, %tmp1020

]]></Node>
<StgValue><ssdm name="tmp1021"/></StgValue>
</operation>

<operation id="5430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4636  %tmp1504_cast = zext i2 %tmp1021 to i3

]]></Node>
<StgValue><ssdm name="tmp1504_cast"/></StgValue>
</operation>

<operation id="5431" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4637  %tmp1022 = add i3 %tmp1503_cast, %tmp1504_cast

]]></Node>
<StgValue><ssdm name="tmp1022"/></StgValue>
</operation>

<operation id="5432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4652  %tmp_44_16_i_i_cast = zext i1 %tmp_43_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_i_i_cast"/></StgValue>
</operation>

<operation id="5433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4659  %tmp_44_16_1_i_i_cast = zext i1 %tmp_43_16_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_1_i_i_cast"/></StgValue>
</operation>

<operation id="5434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4666  %tmp_44_16_2_i_i_cast = zext i1 %tmp_43_16_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_2_i_i_cast"/></StgValue>
</operation>

<operation id="5435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4673  %tmp_44_16_3_i_i_cast = zext i1 %tmp_43_16_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_3_i_i_cast"/></StgValue>
</operation>

<operation id="5436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4680  %tmp_44_16_4_i_i_cast = zext i1 %tmp_43_16_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_4_i_i_cast"/></StgValue>
</operation>

<operation id="5437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4687  %tmp_44_16_5_i_i_cast = zext i1 %tmp_43_16_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_5_i_i_cast"/></StgValue>
</operation>

<operation id="5438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4694  %tmp_44_16_6_i_i_cast = zext i1 %tmp_43_16_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_6_i_i_cast"/></StgValue>
</operation>

<operation id="5439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4701  %tmp_44_16_7_i_i_cast = zext i1 %tmp_43_16_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_7_i_i_cast"/></StgValue>
</operation>

<operation id="5440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4708  %tmp_44_16_8_i_i_cast = zext i1 %tmp_43_16_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_8_i_i_cast"/></StgValue>
</operation>

<operation id="5441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4715  %tmp_44_16_9_i_i_cast = zext i1 %tmp_43_16_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_9_i_i_cast"/></StgValue>
</operation>

<operation id="5442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4722  %tmp_44_16_i_i_cast_2230 = zext i1 %tmp_43_16_i_i_2229 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_i_i_cast_2230"/></StgValue>
</operation>

<operation id="5443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4729  %tmp_44_16_10_i_i_cas = zext i1 %tmp_43_16_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_10_i_i_cas"/></StgValue>
</operation>

<operation id="5444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4736  %tmp_44_16_11_i_i_cas = zext i1 %tmp_43_16_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_11_i_i_cas"/></StgValue>
</operation>

<operation id="5445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4743  %tmp_44_16_12_i_i_cas = zext i1 %tmp_43_16_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_12_i_i_cas"/></StgValue>
</operation>

<operation id="5446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4750  %tmp_44_16_13_i_i_cas = zext i1 %tmp_43_16_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_13_i_i_cas"/></StgValue>
</operation>

<operation id="5447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4757  %tmp_44_16_14_i_i_cas = zext i1 %tmp_43_16_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_14_i_i_cas"/></StgValue>
</operation>

<operation id="5448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4764  %tmp_44_16_15_i_i_cas = zext i1 %tmp_43_16_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_15_i_i_cas"/></StgValue>
</operation>

<operation id="5449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4771  %tmp_44_16_16_i_i_cas = zext i1 %tmp_43_16_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_16_i_i_cas"/></StgValue>
</operation>

<operation id="5450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4778  %tmp_44_16_17_i_i_cas = zext i1 %tmp_43_16_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_17_i_i_cas"/></StgValue>
</operation>

<operation id="5451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4785  %tmp_44_16_18_i_i_cas = zext i1 %tmp_43_16_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_18_i_i_cas"/></StgValue>
</operation>

<operation id="5452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4792  %tmp_44_16_19_i_i_cas = zext i1 %tmp_43_16_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_19_i_i_cas"/></StgValue>
</operation>

<operation id="5453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4799  %tmp_44_16_20_i_i_cas = zext i1 %tmp_43_16_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_20_i_i_cas"/></StgValue>
</operation>

<operation id="5454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4806  %tmp_44_16_21_i_i_cas = zext i1 %tmp_43_16_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_21_i_i_cas"/></StgValue>
</operation>

<operation id="5455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4813  %tmp_44_16_22_i_i_cas = zext i1 %tmp_43_16_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_22_i_i_cas"/></StgValue>
</operation>

<operation id="5456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4820  %tmp_44_16_23_i_i_cas = zext i1 %tmp_43_16_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_23_i_i_cas"/></StgValue>
</operation>

<operation id="5457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4827  %tmp_44_16_24_i_i_cas = zext i1 %tmp_43_16_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_24_i_i_cas"/></StgValue>
</operation>

<operation id="5458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4834  %tmp_44_16_25_i_i_cas = zext i1 %tmp_43_16_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_25_i_i_cas"/></StgValue>
</operation>

<operation id="5459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4841  %tmp_44_16_26_i_i_cas = zext i1 %tmp_43_16_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_26_i_i_cas"/></StgValue>
</operation>

<operation id="5460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4869  %tmp_44_16_30_i_i_cas = zext i1 %tmp_43_16_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_30_i_i_cas"/></StgValue>
</operation>

<operation id="5461" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4874  %tmp1060 = add i2 %tmp_44_16_23_i_i_cas, %tmp_44_16_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1060"/></StgValue>
</operation>

<operation id="5462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4875  %tmp1574_cast = zext i2 %tmp1060 to i3

]]></Node>
<StgValue><ssdm name="tmp1574_cast"/></StgValue>
</operation>

<operation id="5463" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4876  %tmp1061 = add i2 %tmp_44_16_25_i_i_cas, %tmp_44_16_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1061"/></StgValue>
</operation>

<operation id="5464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4877  %tmp1575_cast = zext i2 %tmp1061 to i3

]]></Node>
<StgValue><ssdm name="tmp1575_cast"/></StgValue>
</operation>

<operation id="5465" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4878  %tmp1062 = add i3 %tmp1574_cast, %tmp1575_cast

]]></Node>
<StgValue><ssdm name="tmp1062"/></StgValue>
</operation>

<operation id="5466" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4881  %tmp1064 = add i2 %tmp_44_16_15_i_i_cas, %tmp_44_16_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1064"/></StgValue>
</operation>

<operation id="5467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4882  %tmp1578_cast = zext i2 %tmp1064 to i3

]]></Node>
<StgValue><ssdm name="tmp1578_cast"/></StgValue>
</operation>

<operation id="5468" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4883  %tmp1065 = add i2 %tmp_44_16_17_i_i_cas, %tmp_44_16_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1065"/></StgValue>
</operation>

<operation id="5469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4884  %tmp1579_cast = zext i2 %tmp1065 to i3

]]></Node>
<StgValue><ssdm name="tmp1579_cast"/></StgValue>
</operation>

<operation id="5470" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4885  %tmp1066 = add i3 %tmp1578_cast, %tmp1579_cast

]]></Node>
<StgValue><ssdm name="tmp1066"/></StgValue>
</operation>

<operation id="5471" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4887  %tmp1067 = add i2 %tmp_44_16_19_i_i_cas, %tmp_44_16_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1067"/></StgValue>
</operation>

<operation id="5472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4888  %tmp1581_cast = zext i2 %tmp1067 to i3

]]></Node>
<StgValue><ssdm name="tmp1581_cast"/></StgValue>
</operation>

<operation id="5473" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4889  %tmp1068 = add i2 %tmp_44_16_21_i_i_cas, %tmp_44_16_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1068"/></StgValue>
</operation>

<operation id="5474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4890  %tmp1582_cast = zext i2 %tmp1068 to i3

]]></Node>
<StgValue><ssdm name="tmp1582_cast"/></StgValue>
</operation>

<operation id="5475" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4891  %tmp1069 = add i3 %tmp1581_cast, %tmp1582_cast

]]></Node>
<StgValue><ssdm name="tmp1069"/></StgValue>
</operation>

<operation id="5476" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4896  %tmp1072 = add i2 %tmp_44_16_i_i_cast, %tmp_44_16_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1072"/></StgValue>
</operation>

<operation id="5477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4897  %tmp1586_cast = zext i2 %tmp1072 to i3

]]></Node>
<StgValue><ssdm name="tmp1586_cast"/></StgValue>
</operation>

<operation id="5478" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4898  %tmp1073 = add i2 %tmp_44_16_1_i_i_cast, %tmp_44_16_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1073"/></StgValue>
</operation>

<operation id="5479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4899  %tmp1587_cast = zext i2 %tmp1073 to i3

]]></Node>
<StgValue><ssdm name="tmp1587_cast"/></StgValue>
</operation>

<operation id="5480" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4900  %tmp1074 = add i3 %tmp1586_cast, %tmp1587_cast

]]></Node>
<StgValue><ssdm name="tmp1074"/></StgValue>
</operation>

<operation id="5481" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4902  %tmp1075 = add i2 %tmp_44_16_3_i_i_cast, %tmp_44_16_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1075"/></StgValue>
</operation>

<operation id="5482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4903  %tmp1589_cast = zext i2 %tmp1075 to i3

]]></Node>
<StgValue><ssdm name="tmp1589_cast"/></StgValue>
</operation>

<operation id="5483" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4904  %tmp1076 = add i2 %tmp_44_16_5_i_i_cast, %tmp_44_16_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1076"/></StgValue>
</operation>

<operation id="5484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4905  %tmp1590_cast = zext i2 %tmp1076 to i3

]]></Node>
<StgValue><ssdm name="tmp1590_cast"/></StgValue>
</operation>

<operation id="5485" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4906  %tmp1077 = add i3 %tmp1589_cast, %tmp1590_cast

]]></Node>
<StgValue><ssdm name="tmp1077"/></StgValue>
</operation>

<operation id="5486" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4910  %tmp1079 = add i2 %tmp_44_16_7_i_i_cast, %tmp_44_16_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1079"/></StgValue>
</operation>

<operation id="5487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4911  %tmp1593_cast = zext i2 %tmp1079 to i3

]]></Node>
<StgValue><ssdm name="tmp1593_cast"/></StgValue>
</operation>

<operation id="5488" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4912  %tmp1080 = add i2 %tmp_44_16_9_i_i_cast, %tmp_44_16_i_i_cast_2230

]]></Node>
<StgValue><ssdm name="tmp1080"/></StgValue>
</operation>

<operation id="5489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4913  %tmp1594_cast = zext i2 %tmp1080 to i3

]]></Node>
<StgValue><ssdm name="tmp1594_cast"/></StgValue>
</operation>

<operation id="5490" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4914  %tmp1081 = add i3 %tmp1593_cast, %tmp1594_cast

]]></Node>
<StgValue><ssdm name="tmp1081"/></StgValue>
</operation>

<operation id="5491" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4916  %tmp1082 = add i2 %tmp_44_16_10_i_i_cas, %tmp_44_16_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1082"/></StgValue>
</operation>

<operation id="5492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4917  %tmp1596_cast = zext i2 %tmp1082 to i3

]]></Node>
<StgValue><ssdm name="tmp1596_cast"/></StgValue>
</operation>

<operation id="5493" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4918  %tmp1083 = add i2 %tmp_44_16_30_i_i_cas, %tmp_44_16_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1083"/></StgValue>
</operation>

<operation id="5494" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4919  %tmp1084 = add i2 %tmp_44_16_13_i_i_cas, %tmp1083

]]></Node>
<StgValue><ssdm name="tmp1084"/></StgValue>
</operation>

<operation id="5495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4920  %tmp1597_cast = zext i2 %tmp1084 to i3

]]></Node>
<StgValue><ssdm name="tmp1597_cast"/></StgValue>
</operation>

<operation id="5496" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4921  %tmp1085 = add i3 %tmp1596_cast, %tmp1597_cast

]]></Node>
<StgValue><ssdm name="tmp1085"/></StgValue>
</operation>

<operation id="5497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4936  %tmp_44_17_i_i_cast = zext i1 %tmp_43_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_i_i_cast"/></StgValue>
</operation>

<operation id="5498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4943  %tmp_44_17_1_i_i_cast = zext i1 %tmp_43_17_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_1_i_i_cast"/></StgValue>
</operation>

<operation id="5499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4950  %tmp_44_17_2_i_i_cast = zext i1 %tmp_43_17_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_2_i_i_cast"/></StgValue>
</operation>

<operation id="5500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4957  %tmp_44_17_3_i_i_cast = zext i1 %tmp_43_17_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_3_i_i_cast"/></StgValue>
</operation>

<operation id="5501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4964  %tmp_44_17_4_i_i_cast = zext i1 %tmp_43_17_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_4_i_i_cast"/></StgValue>
</operation>

<operation id="5502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4971  %tmp_44_17_5_i_i_cast = zext i1 %tmp_43_17_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_5_i_i_cast"/></StgValue>
</operation>

<operation id="5503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4978  %tmp_44_17_6_i_i_cast = zext i1 %tmp_43_17_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_6_i_i_cast"/></StgValue>
</operation>

<operation id="5504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4985  %tmp_44_17_7_i_i_cast = zext i1 %tmp_43_17_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_7_i_i_cast"/></StgValue>
</operation>

<operation id="5505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4992  %tmp_44_17_8_i_i_cast = zext i1 %tmp_43_17_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_8_i_i_cast"/></StgValue>
</operation>

<operation id="5506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4999  %tmp_44_17_9_i_i_cast = zext i1 %tmp_43_17_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_9_i_i_cast"/></StgValue>
</operation>

<operation id="5507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5006  %tmp_44_17_i_i_cast_2264 = zext i1 %tmp_43_17_i_i_2263 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_i_i_cast_2264"/></StgValue>
</operation>

<operation id="5508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5013  %tmp_44_17_10_i_i_cas = zext i1 %tmp_43_17_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_10_i_i_cas"/></StgValue>
</operation>

<operation id="5509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5020  %tmp_44_17_11_i_i_cas = zext i1 %tmp_43_17_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_11_i_i_cas"/></StgValue>
</operation>

<operation id="5510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5027  %tmp_44_17_12_i_i_cas = zext i1 %tmp_43_17_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_12_i_i_cas"/></StgValue>
</operation>

<operation id="5511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5034  %tmp_44_17_13_i_i_cas = zext i1 %tmp_43_17_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_13_i_i_cas"/></StgValue>
</operation>

<operation id="5512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5041  %tmp_44_17_14_i_i_cas = zext i1 %tmp_43_17_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_14_i_i_cas"/></StgValue>
</operation>

<operation id="5513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5048  %tmp_44_17_15_i_i_cas = zext i1 %tmp_43_17_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_15_i_i_cas"/></StgValue>
</operation>

<operation id="5514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5055  %tmp_44_17_16_i_i_cas = zext i1 %tmp_43_17_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_16_i_i_cas"/></StgValue>
</operation>

<operation id="5515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5062  %tmp_44_17_17_i_i_cas = zext i1 %tmp_43_17_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_17_i_i_cas"/></StgValue>
</operation>

<operation id="5516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5069  %tmp_44_17_18_i_i_cas = zext i1 %tmp_43_17_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_18_i_i_cas"/></StgValue>
</operation>

<operation id="5517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5076  %tmp_44_17_19_i_i_cas = zext i1 %tmp_43_17_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_19_i_i_cas"/></StgValue>
</operation>

<operation id="5518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5083  %tmp_44_17_20_i_i_cas = zext i1 %tmp_43_17_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_20_i_i_cas"/></StgValue>
</operation>

<operation id="5519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5090  %tmp_44_17_21_i_i_cas = zext i1 %tmp_43_17_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_21_i_i_cas"/></StgValue>
</operation>

<operation id="5520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5097  %tmp_44_17_22_i_i_cas = zext i1 %tmp_43_17_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_22_i_i_cas"/></StgValue>
</operation>

<operation id="5521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5104  %tmp_44_17_23_i_i_cas = zext i1 %tmp_43_17_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_23_i_i_cas"/></StgValue>
</operation>

<operation id="5522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5111  %tmp_44_17_24_i_i_cas = zext i1 %tmp_43_17_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_24_i_i_cas"/></StgValue>
</operation>

<operation id="5523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5118  %tmp_44_17_25_i_i_cas = zext i1 %tmp_43_17_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_25_i_i_cas"/></StgValue>
</operation>

<operation id="5524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5125  %tmp_44_17_26_i_i_cas = zext i1 %tmp_43_17_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_26_i_i_cas"/></StgValue>
</operation>

<operation id="5525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5153  %tmp_44_17_30_i_i_cas = zext i1 %tmp_43_17_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_30_i_i_cas"/></StgValue>
</operation>

<operation id="5526" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5158  %tmp1123 = add i2 %tmp_44_17_23_i_i_cas, %tmp_44_17_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1123"/></StgValue>
</operation>

<operation id="5527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5159  %tmp1667_cast = zext i2 %tmp1123 to i3

]]></Node>
<StgValue><ssdm name="tmp1667_cast"/></StgValue>
</operation>

<operation id="5528" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5160  %tmp1124 = add i2 %tmp_44_17_25_i_i_cas, %tmp_44_17_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1124"/></StgValue>
</operation>

<operation id="5529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5161  %tmp1668_cast = zext i2 %tmp1124 to i3

]]></Node>
<StgValue><ssdm name="tmp1668_cast"/></StgValue>
</operation>

<operation id="5530" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5162  %tmp1125 = add i3 %tmp1667_cast, %tmp1668_cast

]]></Node>
<StgValue><ssdm name="tmp1125"/></StgValue>
</operation>

<operation id="5531" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5165  %tmp1127 = add i2 %tmp_44_17_15_i_i_cas, %tmp_44_17_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1127"/></StgValue>
</operation>

<operation id="5532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5166  %tmp1671_cast = zext i2 %tmp1127 to i3

]]></Node>
<StgValue><ssdm name="tmp1671_cast"/></StgValue>
</operation>

<operation id="5533" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5167  %tmp1128 = add i2 %tmp_44_17_17_i_i_cas, %tmp_44_17_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1128"/></StgValue>
</operation>

<operation id="5534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5168  %tmp1672_cast = zext i2 %tmp1128 to i3

]]></Node>
<StgValue><ssdm name="tmp1672_cast"/></StgValue>
</operation>

<operation id="5535" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5169  %tmp1129 = add i3 %tmp1671_cast, %tmp1672_cast

]]></Node>
<StgValue><ssdm name="tmp1129"/></StgValue>
</operation>

<operation id="5536" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5171  %tmp1130 = add i2 %tmp_44_17_19_i_i_cas, %tmp_44_17_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1130"/></StgValue>
</operation>

<operation id="5537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5172  %tmp1674_cast = zext i2 %tmp1130 to i3

]]></Node>
<StgValue><ssdm name="tmp1674_cast"/></StgValue>
</operation>

<operation id="5538" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5173  %tmp1131 = add i2 %tmp_44_17_21_i_i_cas, %tmp_44_17_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1131"/></StgValue>
</operation>

<operation id="5539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5174  %tmp1675_cast = zext i2 %tmp1131 to i3

]]></Node>
<StgValue><ssdm name="tmp1675_cast"/></StgValue>
</operation>

<operation id="5540" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5175  %tmp1132 = add i3 %tmp1674_cast, %tmp1675_cast

]]></Node>
<StgValue><ssdm name="tmp1132"/></StgValue>
</operation>

<operation id="5541" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5180  %tmp1135 = add i2 %tmp_44_17_i_i_cast, %tmp_44_17_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1135"/></StgValue>
</operation>

<operation id="5542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5181  %tmp1679_cast = zext i2 %tmp1135 to i3

]]></Node>
<StgValue><ssdm name="tmp1679_cast"/></StgValue>
</operation>

<operation id="5543" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5182  %tmp1136 = add i2 %tmp_44_17_1_i_i_cast, %tmp_44_17_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1136"/></StgValue>
</operation>

<operation id="5544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5183  %tmp1680_cast = zext i2 %tmp1136 to i3

]]></Node>
<StgValue><ssdm name="tmp1680_cast"/></StgValue>
</operation>

<operation id="5545" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5184  %tmp1137 = add i3 %tmp1679_cast, %tmp1680_cast

]]></Node>
<StgValue><ssdm name="tmp1137"/></StgValue>
</operation>

<operation id="5546" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5186  %tmp1138 = add i2 %tmp_44_17_3_i_i_cast, %tmp_44_17_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1138"/></StgValue>
</operation>

<operation id="5547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5187  %tmp1682_cast = zext i2 %tmp1138 to i3

]]></Node>
<StgValue><ssdm name="tmp1682_cast"/></StgValue>
</operation>

<operation id="5548" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5188  %tmp1139 = add i2 %tmp_44_17_5_i_i_cast, %tmp_44_17_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1139"/></StgValue>
</operation>

<operation id="5549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5189  %tmp1683_cast = zext i2 %tmp1139 to i3

]]></Node>
<StgValue><ssdm name="tmp1683_cast"/></StgValue>
</operation>

<operation id="5550" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5190  %tmp1140 = add i3 %tmp1682_cast, %tmp1683_cast

]]></Node>
<StgValue><ssdm name="tmp1140"/></StgValue>
</operation>

<operation id="5551" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5194  %tmp1142 = add i2 %tmp_44_17_7_i_i_cast, %tmp_44_17_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1142"/></StgValue>
</operation>

<operation id="5552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5195  %tmp1686_cast = zext i2 %tmp1142 to i3

]]></Node>
<StgValue><ssdm name="tmp1686_cast"/></StgValue>
</operation>

<operation id="5553" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5196  %tmp1143 = add i2 %tmp_44_17_9_i_i_cast, %tmp_44_17_i_i_cast_2264

]]></Node>
<StgValue><ssdm name="tmp1143"/></StgValue>
</operation>

<operation id="5554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5197  %tmp1687_cast = zext i2 %tmp1143 to i3

]]></Node>
<StgValue><ssdm name="tmp1687_cast"/></StgValue>
</operation>

<operation id="5555" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5198  %tmp1144 = add i3 %tmp1686_cast, %tmp1687_cast

]]></Node>
<StgValue><ssdm name="tmp1144"/></StgValue>
</operation>

<operation id="5556" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5200  %tmp1145 = add i2 %tmp_44_17_10_i_i_cas, %tmp_44_17_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1145"/></StgValue>
</operation>

<operation id="5557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5201  %tmp1689_cast = zext i2 %tmp1145 to i3

]]></Node>
<StgValue><ssdm name="tmp1689_cast"/></StgValue>
</operation>

<operation id="5558" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5202  %tmp1146 = add i2 %tmp_44_17_30_i_i_cas, %tmp_44_17_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1146"/></StgValue>
</operation>

<operation id="5559" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5203  %tmp1147 = add i2 %tmp_44_17_13_i_i_cas, %tmp1146

]]></Node>
<StgValue><ssdm name="tmp1147"/></StgValue>
</operation>

<operation id="5560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5204  %tmp1690_cast = zext i2 %tmp1147 to i3

]]></Node>
<StgValue><ssdm name="tmp1690_cast"/></StgValue>
</operation>

<operation id="5561" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5205  %tmp1148 = add i3 %tmp1689_cast, %tmp1690_cast

]]></Node>
<StgValue><ssdm name="tmp1148"/></StgValue>
</operation>

<operation id="5562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5220  %tmp_44_18_i_i_cast = zext i1 %tmp_43_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_i_i_cast"/></StgValue>
</operation>

<operation id="5563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5227  %tmp_44_18_1_i_i_cast = zext i1 %tmp_43_18_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_1_i_i_cast"/></StgValue>
</operation>

<operation id="5564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5234  %tmp_44_18_2_i_i_cast = zext i1 %tmp_43_18_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_2_i_i_cast"/></StgValue>
</operation>

<operation id="5565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5241  %tmp_44_18_3_i_i_cast = zext i1 %tmp_43_18_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_3_i_i_cast"/></StgValue>
</operation>

<operation id="5566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5248  %tmp_44_18_4_i_i_cast = zext i1 %tmp_43_18_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_4_i_i_cast"/></StgValue>
</operation>

<operation id="5567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5255  %tmp_44_18_5_i_i_cast = zext i1 %tmp_43_18_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_5_i_i_cast"/></StgValue>
</operation>

<operation id="5568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5262  %tmp_44_18_6_i_i_cast = zext i1 %tmp_43_18_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_6_i_i_cast"/></StgValue>
</operation>

<operation id="5569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5269  %tmp_44_18_7_i_i_cast = zext i1 %tmp_43_18_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_7_i_i_cast"/></StgValue>
</operation>

<operation id="5570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5276  %tmp_44_18_8_i_i_cast = zext i1 %tmp_43_18_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_8_i_i_cast"/></StgValue>
</operation>

<operation id="5571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5283  %tmp_44_18_9_i_i_cast = zext i1 %tmp_43_18_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_9_i_i_cast"/></StgValue>
</operation>

<operation id="5572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5290  %tmp_44_18_i_i_cast_2298 = zext i1 %tmp_43_18_i_i_2297 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_i_i_cast_2298"/></StgValue>
</operation>

<operation id="5573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5297  %tmp_44_18_10_i_i_cas = zext i1 %tmp_43_18_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_10_i_i_cas"/></StgValue>
</operation>

<operation id="5574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5304  %tmp_44_18_11_i_i_cas = zext i1 %tmp_43_18_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_11_i_i_cas"/></StgValue>
</operation>

<operation id="5575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5311  %tmp_44_18_12_i_i_cas = zext i1 %tmp_43_18_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_12_i_i_cas"/></StgValue>
</operation>

<operation id="5576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5318  %tmp_44_18_13_i_i_cas = zext i1 %tmp_43_18_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_13_i_i_cas"/></StgValue>
</operation>

<operation id="5577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5325  %tmp_44_18_14_i_i_cas = zext i1 %tmp_43_18_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_14_i_i_cas"/></StgValue>
</operation>

<operation id="5578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5332  %tmp_44_18_15_i_i_cas = zext i1 %tmp_43_18_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_15_i_i_cas"/></StgValue>
</operation>

<operation id="5579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5339  %tmp_44_18_16_i_i_cas = zext i1 %tmp_43_18_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_16_i_i_cas"/></StgValue>
</operation>

<operation id="5580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5346  %tmp_44_18_17_i_i_cas = zext i1 %tmp_43_18_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_17_i_i_cas"/></StgValue>
</operation>

<operation id="5581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5353  %tmp_44_18_18_i_i_cas = zext i1 %tmp_43_18_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_18_i_i_cas"/></StgValue>
</operation>

<operation id="5582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5360  %tmp_44_18_19_i_i_cas = zext i1 %tmp_43_18_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_19_i_i_cas"/></StgValue>
</operation>

<operation id="5583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5367  %tmp_44_18_20_i_i_cas = zext i1 %tmp_43_18_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_20_i_i_cas"/></StgValue>
</operation>

<operation id="5584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5374  %tmp_44_18_21_i_i_cas = zext i1 %tmp_43_18_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_21_i_i_cas"/></StgValue>
</operation>

<operation id="5585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5381  %tmp_44_18_22_i_i_cas = zext i1 %tmp_43_18_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_22_i_i_cas"/></StgValue>
</operation>

<operation id="5586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5388  %tmp_44_18_23_i_i_cas = zext i1 %tmp_43_18_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_23_i_i_cas"/></StgValue>
</operation>

<operation id="5587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5395  %tmp_44_18_24_i_i_cas = zext i1 %tmp_43_18_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_24_i_i_cas"/></StgValue>
</operation>

<operation id="5588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5402  %tmp_44_18_25_i_i_cas = zext i1 %tmp_43_18_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_25_i_i_cas"/></StgValue>
</operation>

<operation id="5589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5409  %tmp_44_18_26_i_i_cas = zext i1 %tmp_43_18_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_26_i_i_cas"/></StgValue>
</operation>

<operation id="5590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5437  %tmp_44_18_30_i_i_cas = zext i1 %tmp_43_18_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_30_i_i_cas"/></StgValue>
</operation>

<operation id="5591" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5442  %tmp1186 = add i2 %tmp_44_18_23_i_i_cas, %tmp_44_18_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1186"/></StgValue>
</operation>

<operation id="5592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5443  %tmp1760_cast = zext i2 %tmp1186 to i3

]]></Node>
<StgValue><ssdm name="tmp1760_cast"/></StgValue>
</operation>

<operation id="5593" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5444  %tmp1187 = add i2 %tmp_44_18_25_i_i_cas, %tmp_44_18_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1187"/></StgValue>
</operation>

<operation id="5594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5445  %tmp1761_cast = zext i2 %tmp1187 to i3

]]></Node>
<StgValue><ssdm name="tmp1761_cast"/></StgValue>
</operation>

<operation id="5595" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5446  %tmp1188 = add i3 %tmp1760_cast, %tmp1761_cast

]]></Node>
<StgValue><ssdm name="tmp1188"/></StgValue>
</operation>

<operation id="5596" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5449  %tmp1190 = add i2 %tmp_44_18_15_i_i_cas, %tmp_44_18_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1190"/></StgValue>
</operation>

<operation id="5597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5450  %tmp1764_cast = zext i2 %tmp1190 to i3

]]></Node>
<StgValue><ssdm name="tmp1764_cast"/></StgValue>
</operation>

<operation id="5598" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5451  %tmp1191 = add i2 %tmp_44_18_17_i_i_cas, %tmp_44_18_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1191"/></StgValue>
</operation>

<operation id="5599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5452  %tmp1765_cast = zext i2 %tmp1191 to i3

]]></Node>
<StgValue><ssdm name="tmp1765_cast"/></StgValue>
</operation>

<operation id="5600" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5453  %tmp1192 = add i3 %tmp1764_cast, %tmp1765_cast

]]></Node>
<StgValue><ssdm name="tmp1192"/></StgValue>
</operation>

<operation id="5601" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5455  %tmp1193 = add i2 %tmp_44_18_19_i_i_cas, %tmp_44_18_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1193"/></StgValue>
</operation>

<operation id="5602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5456  %tmp1767_cast = zext i2 %tmp1193 to i3

]]></Node>
<StgValue><ssdm name="tmp1767_cast"/></StgValue>
</operation>

<operation id="5603" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5457  %tmp1194 = add i2 %tmp_44_18_21_i_i_cas, %tmp_44_18_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1194"/></StgValue>
</operation>

<operation id="5604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5458  %tmp1768_cast = zext i2 %tmp1194 to i3

]]></Node>
<StgValue><ssdm name="tmp1768_cast"/></StgValue>
</operation>

<operation id="5605" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5459  %tmp1195 = add i3 %tmp1767_cast, %tmp1768_cast

]]></Node>
<StgValue><ssdm name="tmp1195"/></StgValue>
</operation>

<operation id="5606" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5464  %tmp1198 = add i2 %tmp_44_18_i_i_cast, %tmp_44_18_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1198"/></StgValue>
</operation>

<operation id="5607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5465  %tmp1772_cast = zext i2 %tmp1198 to i3

]]></Node>
<StgValue><ssdm name="tmp1772_cast"/></StgValue>
</operation>

<operation id="5608" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5466  %tmp1199 = add i2 %tmp_44_18_1_i_i_cast, %tmp_44_18_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1199"/></StgValue>
</operation>

<operation id="5609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5467  %tmp1773_cast = zext i2 %tmp1199 to i3

]]></Node>
<StgValue><ssdm name="tmp1773_cast"/></StgValue>
</operation>

<operation id="5610" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5468  %tmp1200 = add i3 %tmp1772_cast, %tmp1773_cast

]]></Node>
<StgValue><ssdm name="tmp1200"/></StgValue>
</operation>

<operation id="5611" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5470  %tmp1201 = add i2 %tmp_44_18_3_i_i_cast, %tmp_44_18_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1201"/></StgValue>
</operation>

<operation id="5612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5471  %tmp1775_cast = zext i2 %tmp1201 to i3

]]></Node>
<StgValue><ssdm name="tmp1775_cast"/></StgValue>
</operation>

<operation id="5613" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5472  %tmp1202 = add i2 %tmp_44_18_5_i_i_cast, %tmp_44_18_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1202"/></StgValue>
</operation>

<operation id="5614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5473  %tmp1776_cast = zext i2 %tmp1202 to i3

]]></Node>
<StgValue><ssdm name="tmp1776_cast"/></StgValue>
</operation>

<operation id="5615" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5474  %tmp1203 = add i3 %tmp1775_cast, %tmp1776_cast

]]></Node>
<StgValue><ssdm name="tmp1203"/></StgValue>
</operation>

<operation id="5616" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5478  %tmp1205 = add i2 %tmp_44_18_7_i_i_cast, %tmp_44_18_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1205"/></StgValue>
</operation>

<operation id="5617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5479  %tmp1779_cast = zext i2 %tmp1205 to i3

]]></Node>
<StgValue><ssdm name="tmp1779_cast"/></StgValue>
</operation>

<operation id="5618" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5480  %tmp1206 = add i2 %tmp_44_18_9_i_i_cast, %tmp_44_18_i_i_cast_2298

]]></Node>
<StgValue><ssdm name="tmp1206"/></StgValue>
</operation>

<operation id="5619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5481  %tmp1780_cast = zext i2 %tmp1206 to i3

]]></Node>
<StgValue><ssdm name="tmp1780_cast"/></StgValue>
</operation>

<operation id="5620" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5482  %tmp1207 = add i3 %tmp1779_cast, %tmp1780_cast

]]></Node>
<StgValue><ssdm name="tmp1207"/></StgValue>
</operation>

<operation id="5621" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5484  %tmp1208 = add i2 %tmp_44_18_10_i_i_cas, %tmp_44_18_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1208"/></StgValue>
</operation>

<operation id="5622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5485  %tmp1782_cast = zext i2 %tmp1208 to i3

]]></Node>
<StgValue><ssdm name="tmp1782_cast"/></StgValue>
</operation>

<operation id="5623" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5486  %tmp1209 = add i2 %tmp_44_18_30_i_i_cas, %tmp_44_18_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1209"/></StgValue>
</operation>

<operation id="5624" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5487  %tmp1210 = add i2 %tmp_44_18_13_i_i_cas, %tmp1209

]]></Node>
<StgValue><ssdm name="tmp1210"/></StgValue>
</operation>

<operation id="5625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5488  %tmp1783_cast = zext i2 %tmp1210 to i3

]]></Node>
<StgValue><ssdm name="tmp1783_cast"/></StgValue>
</operation>

<operation id="5626" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5489  %tmp1211 = add i3 %tmp1782_cast, %tmp1783_cast

]]></Node>
<StgValue><ssdm name="tmp1211"/></StgValue>
</operation>

<operation id="5627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5504  %tmp_44_19_i_i_cast = zext i1 %tmp_43_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_i_i_cast"/></StgValue>
</operation>

<operation id="5628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5511  %tmp_44_19_1_i_i_cast = zext i1 %tmp_43_19_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_1_i_i_cast"/></StgValue>
</operation>

<operation id="5629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5518  %tmp_44_19_2_i_i_cast = zext i1 %tmp_43_19_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_2_i_i_cast"/></StgValue>
</operation>

<operation id="5630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5525  %tmp_44_19_3_i_i_cast = zext i1 %tmp_43_19_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_3_i_i_cast"/></StgValue>
</operation>

<operation id="5631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5532  %tmp_44_19_4_i_i_cast = zext i1 %tmp_43_19_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_4_i_i_cast"/></StgValue>
</operation>

<operation id="5632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5539  %tmp_44_19_5_i_i_cast = zext i1 %tmp_43_19_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_5_i_i_cast"/></StgValue>
</operation>

<operation id="5633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5546  %tmp_44_19_6_i_i_cast = zext i1 %tmp_43_19_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_6_i_i_cast"/></StgValue>
</operation>

<operation id="5634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5553  %tmp_44_19_7_i_i_cast = zext i1 %tmp_43_19_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_7_i_i_cast"/></StgValue>
</operation>

<operation id="5635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5560  %tmp_44_19_8_i_i_cast = zext i1 %tmp_43_19_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_8_i_i_cast"/></StgValue>
</operation>

<operation id="5636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5567  %tmp_44_19_9_i_i_cast = zext i1 %tmp_43_19_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_9_i_i_cast"/></StgValue>
</operation>

<operation id="5637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5574  %tmp_44_19_i_i_cast_2332 = zext i1 %tmp_43_19_i_i_2331 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_i_i_cast_2332"/></StgValue>
</operation>

<operation id="5638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5581  %tmp_44_19_10_i_i_cas = zext i1 %tmp_43_19_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_10_i_i_cas"/></StgValue>
</operation>

<operation id="5639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5588  %tmp_44_19_11_i_i_cas = zext i1 %tmp_43_19_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_11_i_i_cas"/></StgValue>
</operation>

<operation id="5640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5595  %tmp_44_19_12_i_i_cas = zext i1 %tmp_43_19_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_12_i_i_cas"/></StgValue>
</operation>

<operation id="5641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5602  %tmp_44_19_13_i_i_cas = zext i1 %tmp_43_19_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_13_i_i_cas"/></StgValue>
</operation>

<operation id="5642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5609  %tmp_44_19_14_i_i_cas = zext i1 %tmp_43_19_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_14_i_i_cas"/></StgValue>
</operation>

<operation id="5643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5616  %tmp_44_19_15_i_i_cas = zext i1 %tmp_43_19_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_15_i_i_cas"/></StgValue>
</operation>

<operation id="5644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5848" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5623  %tmp_44_19_16_i_i_cas = zext i1 %tmp_43_19_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_16_i_i_cas"/></StgValue>
</operation>

<operation id="5645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5630  %tmp_44_19_17_i_i_cas = zext i1 %tmp_43_19_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_17_i_i_cas"/></StgValue>
</operation>

<operation id="5646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5637  %tmp_44_19_18_i_i_cas = zext i1 %tmp_43_19_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_18_i_i_cas"/></StgValue>
</operation>

<operation id="5647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5644  %tmp_44_19_19_i_i_cas = zext i1 %tmp_43_19_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_19_i_i_cas"/></StgValue>
</operation>

<operation id="5648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5651  %tmp_44_19_20_i_i_cas = zext i1 %tmp_43_19_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_20_i_i_cas"/></StgValue>
</operation>

<operation id="5649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5658  %tmp_44_19_21_i_i_cas = zext i1 %tmp_43_19_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_21_i_i_cas"/></StgValue>
</operation>

<operation id="5650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5665  %tmp_44_19_22_i_i_cas = zext i1 %tmp_43_19_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_22_i_i_cas"/></StgValue>
</operation>

<operation id="5651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5672  %tmp_44_19_23_i_i_cas = zext i1 %tmp_43_19_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_23_i_i_cas"/></StgValue>
</operation>

<operation id="5652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5679  %tmp_44_19_24_i_i_cas = zext i1 %tmp_43_19_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_24_i_i_cas"/></StgValue>
</operation>

<operation id="5653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5686  %tmp_44_19_25_i_i_cas = zext i1 %tmp_43_19_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_25_i_i_cas"/></StgValue>
</operation>

<operation id="5654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5693  %tmp_44_19_26_i_i_cas = zext i1 %tmp_43_19_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_26_i_i_cas"/></StgValue>
</operation>

<operation id="5655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5721  %tmp_44_19_30_i_i_cas = zext i1 %tmp_43_19_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_30_i_i_cas"/></StgValue>
</operation>

<operation id="5656" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5726  %tmp1249 = add i2 %tmp_44_19_23_i_i_cas, %tmp_44_19_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1249"/></StgValue>
</operation>

<operation id="5657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5727  %tmp1853_cast = zext i2 %tmp1249 to i3

]]></Node>
<StgValue><ssdm name="tmp1853_cast"/></StgValue>
</operation>

<operation id="5658" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5728  %tmp1250 = add i2 %tmp_44_19_25_i_i_cas, %tmp_44_19_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1250"/></StgValue>
</operation>

<operation id="5659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5729  %tmp1854_cast = zext i2 %tmp1250 to i3

]]></Node>
<StgValue><ssdm name="tmp1854_cast"/></StgValue>
</operation>

<operation id="5660" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5730  %tmp1251 = add i3 %tmp1853_cast, %tmp1854_cast

]]></Node>
<StgValue><ssdm name="tmp1251"/></StgValue>
</operation>

<operation id="5661" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5733  %tmp1253 = add i2 %tmp_44_19_15_i_i_cas, %tmp_44_19_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1253"/></StgValue>
</operation>

<operation id="5662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5734  %tmp1857_cast = zext i2 %tmp1253 to i3

]]></Node>
<StgValue><ssdm name="tmp1857_cast"/></StgValue>
</operation>

<operation id="5663" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5735  %tmp1254 = add i2 %tmp_44_19_17_i_i_cas, %tmp_44_19_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1254"/></StgValue>
</operation>

<operation id="5664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5736  %tmp1858_cast = zext i2 %tmp1254 to i3

]]></Node>
<StgValue><ssdm name="tmp1858_cast"/></StgValue>
</operation>

<operation id="5665" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5737  %tmp1255 = add i3 %tmp1857_cast, %tmp1858_cast

]]></Node>
<StgValue><ssdm name="tmp1255"/></StgValue>
</operation>

<operation id="5666" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5739  %tmp1256 = add i2 %tmp_44_19_19_i_i_cas, %tmp_44_19_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1256"/></StgValue>
</operation>

<operation id="5667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5740  %tmp1860_cast = zext i2 %tmp1256 to i3

]]></Node>
<StgValue><ssdm name="tmp1860_cast"/></StgValue>
</operation>

<operation id="5668" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5741  %tmp1257 = add i2 %tmp_44_19_21_i_i_cas, %tmp_44_19_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1257"/></StgValue>
</operation>

<operation id="5669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5742  %tmp1861_cast = zext i2 %tmp1257 to i3

]]></Node>
<StgValue><ssdm name="tmp1861_cast"/></StgValue>
</operation>

<operation id="5670" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5743  %tmp1258 = add i3 %tmp1860_cast, %tmp1861_cast

]]></Node>
<StgValue><ssdm name="tmp1258"/></StgValue>
</operation>

<operation id="5671" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5748  %tmp1261 = add i2 %tmp_44_19_i_i_cast, %tmp_44_19_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1261"/></StgValue>
</operation>

<operation id="5672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5749  %tmp1865_cast = zext i2 %tmp1261 to i3

]]></Node>
<StgValue><ssdm name="tmp1865_cast"/></StgValue>
</operation>

<operation id="5673" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5750  %tmp1262 = add i2 %tmp_44_19_1_i_i_cast, %tmp_44_19_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1262"/></StgValue>
</operation>

<operation id="5674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5751  %tmp1866_cast = zext i2 %tmp1262 to i3

]]></Node>
<StgValue><ssdm name="tmp1866_cast"/></StgValue>
</operation>

<operation id="5675" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5752  %tmp1263 = add i3 %tmp1865_cast, %tmp1866_cast

]]></Node>
<StgValue><ssdm name="tmp1263"/></StgValue>
</operation>

<operation id="5676" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5754  %tmp1264 = add i2 %tmp_44_19_3_i_i_cast, %tmp_44_19_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1264"/></StgValue>
</operation>

<operation id="5677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5755  %tmp1868_cast = zext i2 %tmp1264 to i3

]]></Node>
<StgValue><ssdm name="tmp1868_cast"/></StgValue>
</operation>

<operation id="5678" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5756  %tmp1265 = add i2 %tmp_44_19_5_i_i_cast, %tmp_44_19_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1265"/></StgValue>
</operation>

<operation id="5679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5757  %tmp1869_cast = zext i2 %tmp1265 to i3

]]></Node>
<StgValue><ssdm name="tmp1869_cast"/></StgValue>
</operation>

<operation id="5680" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5758  %tmp1266 = add i3 %tmp1868_cast, %tmp1869_cast

]]></Node>
<StgValue><ssdm name="tmp1266"/></StgValue>
</operation>

<operation id="5681" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5762  %tmp1268 = add i2 %tmp_44_19_7_i_i_cast, %tmp_44_19_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1268"/></StgValue>
</operation>

<operation id="5682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5763  %tmp1872_cast = zext i2 %tmp1268 to i3

]]></Node>
<StgValue><ssdm name="tmp1872_cast"/></StgValue>
</operation>

<operation id="5683" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5764  %tmp1269 = add i2 %tmp_44_19_9_i_i_cast, %tmp_44_19_i_i_cast_2332

]]></Node>
<StgValue><ssdm name="tmp1269"/></StgValue>
</operation>

<operation id="5684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5765  %tmp1873_cast = zext i2 %tmp1269 to i3

]]></Node>
<StgValue><ssdm name="tmp1873_cast"/></StgValue>
</operation>

<operation id="5685" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5766  %tmp1270 = add i3 %tmp1872_cast, %tmp1873_cast

]]></Node>
<StgValue><ssdm name="tmp1270"/></StgValue>
</operation>

<operation id="5686" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5768  %tmp1271 = add i2 %tmp_44_19_10_i_i_cas, %tmp_44_19_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1271"/></StgValue>
</operation>

<operation id="5687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5769  %tmp1875_cast = zext i2 %tmp1271 to i3

]]></Node>
<StgValue><ssdm name="tmp1875_cast"/></StgValue>
</operation>

<operation id="5688" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5770  %tmp1272 = add i2 %tmp_44_19_30_i_i_cas, %tmp_44_19_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1272"/></StgValue>
</operation>

<operation id="5689" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5771  %tmp1273 = add i2 %tmp_44_19_13_i_i_cas, %tmp1272

]]></Node>
<StgValue><ssdm name="tmp1273"/></StgValue>
</operation>

<operation id="5690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5772  %tmp1876_cast = zext i2 %tmp1273 to i3

]]></Node>
<StgValue><ssdm name="tmp1876_cast"/></StgValue>
</operation>

<operation id="5691" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:5773  %tmp1274 = add i3 %tmp1875_cast, %tmp1876_cast

]]></Node>
<StgValue><ssdm name="tmp1274"/></StgValue>
</operation>

<operation id="5692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5788  %tmp_44_20_i_i_cast = zext i1 %tmp_43_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_i_i_cast"/></StgValue>
</operation>

<operation id="5693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5795  %tmp_44_20_1_i_i_cast = zext i1 %tmp_43_20_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_1_i_i_cast"/></StgValue>
</operation>

<operation id="5694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5802  %tmp_44_20_2_i_i_cast = zext i1 %tmp_43_20_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_2_i_i_cast"/></StgValue>
</operation>

<operation id="5695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5809  %tmp_44_20_3_i_i_cast = zext i1 %tmp_43_20_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_3_i_i_cast"/></StgValue>
</operation>

<operation id="5696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5816  %tmp_44_20_4_i_i_cast = zext i1 %tmp_43_20_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_4_i_i_cast"/></StgValue>
</operation>

<operation id="5697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5823  %tmp_44_20_5_i_i_cast = zext i1 %tmp_43_20_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_5_i_i_cast"/></StgValue>
</operation>

<operation id="5698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6055" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5830  %tmp_44_20_6_i_i_cast = zext i1 %tmp_43_20_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_6_i_i_cast"/></StgValue>
</operation>

<operation id="5699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5837  %tmp_44_20_7_i_i_cast = zext i1 %tmp_43_20_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_7_i_i_cast"/></StgValue>
</operation>

<operation id="5700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5844  %tmp_44_20_8_i_i_cast = zext i1 %tmp_43_20_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_8_i_i_cast"/></StgValue>
</operation>

<operation id="5701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5851  %tmp_44_20_9_i_i_cast = zext i1 %tmp_43_20_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_9_i_i_cast"/></StgValue>
</operation>

<operation id="5702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5858  %tmp_44_20_i_i_cast_2366 = zext i1 %tmp_43_20_i_i_2365 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_i_i_cast_2366"/></StgValue>
</operation>

<operation id="5703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5865  %tmp_44_20_10_i_i_cas = zext i1 %tmp_43_20_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_10_i_i_cas"/></StgValue>
</operation>

<operation id="5704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5872  %tmp_44_20_11_i_i_cas = zext i1 %tmp_43_20_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_11_i_i_cas"/></StgValue>
</operation>

<operation id="5705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5879  %tmp_44_20_12_i_i_cas = zext i1 %tmp_43_20_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_12_i_i_cas"/></StgValue>
</operation>

<operation id="5706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6111" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5886  %tmp_44_20_13_i_i_cas = zext i1 %tmp_43_20_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_13_i_i_cas"/></StgValue>
</operation>

<operation id="5707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5893  %tmp_44_20_14_i_i_cas = zext i1 %tmp_43_20_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_14_i_i_cas"/></StgValue>
</operation>

<operation id="5708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5900  %tmp_44_20_15_i_i_cas = zext i1 %tmp_43_20_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_15_i_i_cas"/></StgValue>
</operation>

<operation id="5709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5907  %tmp_44_20_16_i_i_cas = zext i1 %tmp_43_20_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_16_i_i_cas"/></StgValue>
</operation>

<operation id="5710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6139" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5914  %tmp_44_20_17_i_i_cas = zext i1 %tmp_43_20_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_17_i_i_cas"/></StgValue>
</operation>

<operation id="5711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6146" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5921  %tmp_44_20_18_i_i_cas = zext i1 %tmp_43_20_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_18_i_i_cas"/></StgValue>
</operation>

<operation id="5712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5928  %tmp_44_20_19_i_i_cas = zext i1 %tmp_43_20_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_19_i_i_cas"/></StgValue>
</operation>

<operation id="5713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6160" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5935  %tmp_44_20_20_i_i_cas = zext i1 %tmp_43_20_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_20_i_i_cas"/></StgValue>
</operation>

<operation id="5714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6167" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5942  %tmp_44_20_21_i_i_cas = zext i1 %tmp_43_20_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_21_i_i_cas"/></StgValue>
</operation>

<operation id="5715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6174" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5949  %tmp_44_20_22_i_i_cas = zext i1 %tmp_43_20_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_22_i_i_cas"/></StgValue>
</operation>

<operation id="5716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5956  %tmp_44_20_23_i_i_cas = zext i1 %tmp_43_20_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_23_i_i_cas"/></StgValue>
</operation>

<operation id="5717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5963  %tmp_44_20_24_i_i_cas = zext i1 %tmp_43_20_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_24_i_i_cas"/></StgValue>
</operation>

<operation id="5718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5970  %tmp_44_20_25_i_i_cas = zext i1 %tmp_43_20_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_25_i_i_cas"/></StgValue>
</operation>

<operation id="5719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6202" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5977  %tmp_44_20_26_i_i_cas = zext i1 %tmp_43_20_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_26_i_i_cas"/></StgValue>
</operation>

<operation id="5720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6230" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6005  %tmp_44_20_30_i_i_cas = zext i1 %tmp_43_20_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_30_i_i_cas"/></StgValue>
</operation>

<operation id="5721" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6235" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6010  %tmp1312 = add i2 %tmp_44_20_23_i_i_cas, %tmp_44_20_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1312"/></StgValue>
</operation>

<operation id="5722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6236" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6011  %tmp1946_cast = zext i2 %tmp1312 to i3

]]></Node>
<StgValue><ssdm name="tmp1946_cast"/></StgValue>
</operation>

<operation id="5723" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6012  %tmp1313 = add i2 %tmp_44_20_25_i_i_cas, %tmp_44_20_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1313"/></StgValue>
</operation>

<operation id="5724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6238" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6013  %tmp1947_cast = zext i2 %tmp1313 to i3

]]></Node>
<StgValue><ssdm name="tmp1947_cast"/></StgValue>
</operation>

<operation id="5725" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6014  %tmp1314 = add i3 %tmp1946_cast, %tmp1947_cast

]]></Node>
<StgValue><ssdm name="tmp1314"/></StgValue>
</operation>

<operation id="5726" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6242" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6017  %tmp1316 = add i2 %tmp_44_20_15_i_i_cas, %tmp_44_20_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1316"/></StgValue>
</operation>

<operation id="5727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6243" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6018  %tmp1950_cast = zext i2 %tmp1316 to i3

]]></Node>
<StgValue><ssdm name="tmp1950_cast"/></StgValue>
</operation>

<operation id="5728" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6019  %tmp1317 = add i2 %tmp_44_20_17_i_i_cas, %tmp_44_20_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1317"/></StgValue>
</operation>

<operation id="5729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6020  %tmp1951_cast = zext i2 %tmp1317 to i3

]]></Node>
<StgValue><ssdm name="tmp1951_cast"/></StgValue>
</operation>

<operation id="5730" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6021  %tmp1318 = add i3 %tmp1950_cast, %tmp1951_cast

]]></Node>
<StgValue><ssdm name="tmp1318"/></StgValue>
</operation>

<operation id="5731" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6248" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6023  %tmp1319 = add i2 %tmp_44_20_19_i_i_cas, %tmp_44_20_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1319"/></StgValue>
</operation>

<operation id="5732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6249" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6024  %tmp1953_cast = zext i2 %tmp1319 to i3

]]></Node>
<StgValue><ssdm name="tmp1953_cast"/></StgValue>
</operation>

<operation id="5733" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6250" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6025  %tmp1320 = add i2 %tmp_44_20_21_i_i_cas, %tmp_44_20_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1320"/></StgValue>
</operation>

<operation id="5734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6251" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6026  %tmp1954_cast = zext i2 %tmp1320 to i3

]]></Node>
<StgValue><ssdm name="tmp1954_cast"/></StgValue>
</operation>

<operation id="5735" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6252" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6027  %tmp1321 = add i3 %tmp1953_cast, %tmp1954_cast

]]></Node>
<StgValue><ssdm name="tmp1321"/></StgValue>
</operation>

<operation id="5736" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6257" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6032  %tmp1324 = add i2 %tmp_44_20_i_i_cast, %tmp_44_20_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1324"/></StgValue>
</operation>

<operation id="5737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6258" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6033  %tmp1958_cast = zext i2 %tmp1324 to i3

]]></Node>
<StgValue><ssdm name="tmp1958_cast"/></StgValue>
</operation>

<operation id="5738" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6259" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6034  %tmp1325 = add i2 %tmp_44_20_1_i_i_cast, %tmp_44_20_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1325"/></StgValue>
</operation>

<operation id="5739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6260" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6035  %tmp1959_cast = zext i2 %tmp1325 to i3

]]></Node>
<StgValue><ssdm name="tmp1959_cast"/></StgValue>
</operation>

<operation id="5740" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6036  %tmp1326 = add i3 %tmp1958_cast, %tmp1959_cast

]]></Node>
<StgValue><ssdm name="tmp1326"/></StgValue>
</operation>

<operation id="5741" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6038  %tmp1327 = add i2 %tmp_44_20_3_i_i_cast, %tmp_44_20_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1327"/></StgValue>
</operation>

<operation id="5742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6264" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6039  %tmp1961_cast = zext i2 %tmp1327 to i3

]]></Node>
<StgValue><ssdm name="tmp1961_cast"/></StgValue>
</operation>

<operation id="5743" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6265" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6040  %tmp1328 = add i2 %tmp_44_20_5_i_i_cast, %tmp_44_20_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1328"/></StgValue>
</operation>

<operation id="5744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6266" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6041  %tmp1962_cast = zext i2 %tmp1328 to i3

]]></Node>
<StgValue><ssdm name="tmp1962_cast"/></StgValue>
</operation>

<operation id="5745" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6042  %tmp1329 = add i3 %tmp1961_cast, %tmp1962_cast

]]></Node>
<StgValue><ssdm name="tmp1329"/></StgValue>
</operation>

<operation id="5746" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6271" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6046  %tmp1331 = add i2 %tmp_44_20_7_i_i_cast, %tmp_44_20_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1331"/></StgValue>
</operation>

<operation id="5747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6272" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6047  %tmp1965_cast = zext i2 %tmp1331 to i3

]]></Node>
<StgValue><ssdm name="tmp1965_cast"/></StgValue>
</operation>

<operation id="5748" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6048  %tmp1332 = add i2 %tmp_44_20_9_i_i_cast, %tmp_44_20_i_i_cast_2366

]]></Node>
<StgValue><ssdm name="tmp1332"/></StgValue>
</operation>

<operation id="5749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6274" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6049  %tmp1966_cast = zext i2 %tmp1332 to i3

]]></Node>
<StgValue><ssdm name="tmp1966_cast"/></StgValue>
</operation>

<operation id="5750" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6050  %tmp1333 = add i3 %tmp1965_cast, %tmp1966_cast

]]></Node>
<StgValue><ssdm name="tmp1333"/></StgValue>
</operation>

<operation id="5751" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6052  %tmp1334 = add i2 %tmp_44_20_10_i_i_cas, %tmp_44_20_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1334"/></StgValue>
</operation>

<operation id="5752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6053  %tmp1968_cast = zext i2 %tmp1334 to i3

]]></Node>
<StgValue><ssdm name="tmp1968_cast"/></StgValue>
</operation>

<operation id="5753" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6279" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6054  %tmp1335 = add i2 %tmp_44_20_30_i_i_cas, %tmp_44_20_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1335"/></StgValue>
</operation>

<operation id="5754" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6280" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6055  %tmp1336 = add i2 %tmp_44_20_13_i_i_cas, %tmp1335

]]></Node>
<StgValue><ssdm name="tmp1336"/></StgValue>
</operation>

<operation id="5755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6056  %tmp1969_cast = zext i2 %tmp1336 to i3

]]></Node>
<StgValue><ssdm name="tmp1969_cast"/></StgValue>
</operation>

<operation id="5756" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6282" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6057  %tmp1337 = add i3 %tmp1968_cast, %tmp1969_cast

]]></Node>
<StgValue><ssdm name="tmp1337"/></StgValue>
</operation>

<operation id="5757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6297" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6072  %tmp_44_21_i_i_cast = zext i1 %tmp_43_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_i_i_cast"/></StgValue>
</operation>

<operation id="5758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6304" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6079  %tmp_44_21_1_i_i_cast = zext i1 %tmp_43_21_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_1_i_i_cast"/></StgValue>
</operation>

<operation id="5759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6086  %tmp_44_21_2_i_i_cast = zext i1 %tmp_43_21_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_2_i_i_cast"/></StgValue>
</operation>

<operation id="5760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6318" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6093  %tmp_44_21_3_i_i_cast = zext i1 %tmp_43_21_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_3_i_i_cast"/></StgValue>
</operation>

<operation id="5761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6325" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6100  %tmp_44_21_4_i_i_cast = zext i1 %tmp_43_21_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_4_i_i_cast"/></StgValue>
</operation>

<operation id="5762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6107  %tmp_44_21_5_i_i_cast = zext i1 %tmp_43_21_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_5_i_i_cast"/></StgValue>
</operation>

<operation id="5763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6339" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6114  %tmp_44_21_6_i_i_cast = zext i1 %tmp_43_21_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_6_i_i_cast"/></StgValue>
</operation>

<operation id="5764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6121  %tmp_44_21_7_i_i_cast = zext i1 %tmp_43_21_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_7_i_i_cast"/></StgValue>
</operation>

<operation id="5765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6353" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6128  %tmp_44_21_8_i_i_cast = zext i1 %tmp_43_21_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_8_i_i_cast"/></StgValue>
</operation>

<operation id="5766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6360" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6135  %tmp_44_21_9_i_i_cast = zext i1 %tmp_43_21_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_9_i_i_cast"/></StgValue>
</operation>

<operation id="5767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6367" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6142  %tmp_44_21_i_i_cast_2400 = zext i1 %tmp_43_21_i_i_2399 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_i_i_cast_2400"/></StgValue>
</operation>

<operation id="5768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6374" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6149  %tmp_44_21_10_i_i_cas = zext i1 %tmp_43_21_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_10_i_i_cas"/></StgValue>
</operation>

<operation id="5769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6381" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6156  %tmp_44_21_11_i_i_cas = zext i1 %tmp_43_21_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_11_i_i_cas"/></StgValue>
</operation>

<operation id="5770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6163  %tmp_44_21_12_i_i_cas = zext i1 %tmp_43_21_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_12_i_i_cas"/></StgValue>
</operation>

<operation id="5771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6395" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6170  %tmp_44_21_13_i_i_cas = zext i1 %tmp_43_21_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_13_i_i_cas"/></StgValue>
</operation>

<operation id="5772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6402" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6177  %tmp_44_21_14_i_i_cas = zext i1 %tmp_43_21_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_14_i_i_cas"/></StgValue>
</operation>

<operation id="5773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6409" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6184  %tmp_44_21_15_i_i_cas = zext i1 %tmp_43_21_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_15_i_i_cas"/></StgValue>
</operation>

<operation id="5774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6416" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6191  %tmp_44_21_16_i_i_cas = zext i1 %tmp_43_21_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_16_i_i_cas"/></StgValue>
</operation>

<operation id="5775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6198  %tmp_44_21_17_i_i_cas = zext i1 %tmp_43_21_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_17_i_i_cas"/></StgValue>
</operation>

<operation id="5776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6430" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6205  %tmp_44_21_18_i_i_cas = zext i1 %tmp_43_21_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_18_i_i_cas"/></StgValue>
</operation>

<operation id="5777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6437" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6212  %tmp_44_21_19_i_i_cas = zext i1 %tmp_43_21_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_19_i_i_cas"/></StgValue>
</operation>

<operation id="5778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6444" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6219  %tmp_44_21_20_i_i_cas = zext i1 %tmp_43_21_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_20_i_i_cas"/></StgValue>
</operation>

<operation id="5779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6451" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6226  %tmp_44_21_21_i_i_cas = zext i1 %tmp_43_21_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_21_i_i_cas"/></StgValue>
</operation>

<operation id="5780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6458" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6233  %tmp_44_21_22_i_i_cas = zext i1 %tmp_43_21_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_22_i_i_cas"/></StgValue>
</operation>

<operation id="5781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6465" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6240  %tmp_44_21_23_i_i_cas = zext i1 %tmp_43_21_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_23_i_i_cas"/></StgValue>
</operation>

<operation id="5782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6472" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6247  %tmp_44_21_24_i_i_cas = zext i1 %tmp_43_21_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_24_i_i_cas"/></StgValue>
</operation>

<operation id="5783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6479" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6254  %tmp_44_21_25_i_i_cas = zext i1 %tmp_43_21_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_25_i_i_cas"/></StgValue>
</operation>

<operation id="5784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6486" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6261  %tmp_44_21_26_i_i_cas = zext i1 %tmp_43_21_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_26_i_i_cas"/></StgValue>
</operation>

<operation id="5785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6514" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6289  %tmp_44_21_30_i_i_cas = zext i1 %tmp_43_21_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_30_i_i_cas"/></StgValue>
</operation>

<operation id="5786" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6519" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6294  %tmp1375 = add i2 %tmp_44_21_23_i_i_cas, %tmp_44_21_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1375"/></StgValue>
</operation>

<operation id="5787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6520" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6295  %tmp2039_cast = zext i2 %tmp1375 to i3

]]></Node>
<StgValue><ssdm name="tmp2039_cast"/></StgValue>
</operation>

<operation id="5788" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6521" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6296  %tmp1376 = add i2 %tmp_44_21_25_i_i_cas, %tmp_44_21_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1376"/></StgValue>
</operation>

<operation id="5789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6522" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6297  %tmp2040_cast = zext i2 %tmp1376 to i3

]]></Node>
<StgValue><ssdm name="tmp2040_cast"/></StgValue>
</operation>

<operation id="5790" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6523" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6298  %tmp1377 = add i3 %tmp2039_cast, %tmp2040_cast

]]></Node>
<StgValue><ssdm name="tmp1377"/></StgValue>
</operation>

<operation id="5791" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6526" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6301  %tmp1379 = add i2 %tmp_44_21_15_i_i_cas, %tmp_44_21_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1379"/></StgValue>
</operation>

<operation id="5792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6527" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6302  %tmp2043_cast = zext i2 %tmp1379 to i3

]]></Node>
<StgValue><ssdm name="tmp2043_cast"/></StgValue>
</operation>

<operation id="5793" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6528" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6303  %tmp1380 = add i2 %tmp_44_21_17_i_i_cas, %tmp_44_21_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1380"/></StgValue>
</operation>

<operation id="5794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6529" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6304  %tmp2044_cast = zext i2 %tmp1380 to i3

]]></Node>
<StgValue><ssdm name="tmp2044_cast"/></StgValue>
</operation>

<operation id="5795" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6530" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6305  %tmp1381 = add i3 %tmp2043_cast, %tmp2044_cast

]]></Node>
<StgValue><ssdm name="tmp1381"/></StgValue>
</operation>

<operation id="5796" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6532" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6307  %tmp1382 = add i2 %tmp_44_21_19_i_i_cas, %tmp_44_21_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1382"/></StgValue>
</operation>

<operation id="5797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6308  %tmp2046_cast = zext i2 %tmp1382 to i3

]]></Node>
<StgValue><ssdm name="tmp2046_cast"/></StgValue>
</operation>

<operation id="5798" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6534" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6309  %tmp1383 = add i2 %tmp_44_21_21_i_i_cas, %tmp_44_21_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1383"/></StgValue>
</operation>

<operation id="5799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6535" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6310  %tmp2047_cast = zext i2 %tmp1383 to i3

]]></Node>
<StgValue><ssdm name="tmp2047_cast"/></StgValue>
</operation>

<operation id="5800" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6536" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6311  %tmp1384 = add i3 %tmp2046_cast, %tmp2047_cast

]]></Node>
<StgValue><ssdm name="tmp1384"/></StgValue>
</operation>

<operation id="5801" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6541" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6316  %tmp1387 = add i2 %tmp_44_21_i_i_cast, %tmp_44_21_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1387"/></StgValue>
</operation>

<operation id="5802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6542" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6317  %tmp2051_cast = zext i2 %tmp1387 to i3

]]></Node>
<StgValue><ssdm name="tmp2051_cast"/></StgValue>
</operation>

<operation id="5803" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6543" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6318  %tmp1388 = add i2 %tmp_44_21_1_i_i_cast, %tmp_44_21_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1388"/></StgValue>
</operation>

<operation id="5804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6544" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6319  %tmp2052_cast = zext i2 %tmp1388 to i3

]]></Node>
<StgValue><ssdm name="tmp2052_cast"/></StgValue>
</operation>

<operation id="5805" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6545" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6320  %tmp1389 = add i3 %tmp2051_cast, %tmp2052_cast

]]></Node>
<StgValue><ssdm name="tmp1389"/></StgValue>
</operation>

<operation id="5806" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6547" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6322  %tmp1390 = add i2 %tmp_44_21_3_i_i_cast, %tmp_44_21_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1390"/></StgValue>
</operation>

<operation id="5807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6548" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6323  %tmp2054_cast = zext i2 %tmp1390 to i3

]]></Node>
<StgValue><ssdm name="tmp2054_cast"/></StgValue>
</operation>

<operation id="5808" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6549" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6324  %tmp1391 = add i2 %tmp_44_21_5_i_i_cast, %tmp_44_21_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1391"/></StgValue>
</operation>

<operation id="5809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6550" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6325  %tmp2055_cast = zext i2 %tmp1391 to i3

]]></Node>
<StgValue><ssdm name="tmp2055_cast"/></StgValue>
</operation>

<operation id="5810" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6551" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6326  %tmp1392 = add i3 %tmp2054_cast, %tmp2055_cast

]]></Node>
<StgValue><ssdm name="tmp1392"/></StgValue>
</operation>

<operation id="5811" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6330  %tmp1394 = add i2 %tmp_44_21_7_i_i_cast, %tmp_44_21_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1394"/></StgValue>
</operation>

<operation id="5812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6556" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6331  %tmp2058_cast = zext i2 %tmp1394 to i3

]]></Node>
<StgValue><ssdm name="tmp2058_cast"/></StgValue>
</operation>

<operation id="5813" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6557" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6332  %tmp1395 = add i2 %tmp_44_21_9_i_i_cast, %tmp_44_21_i_i_cast_2400

]]></Node>
<StgValue><ssdm name="tmp1395"/></StgValue>
</operation>

<operation id="5814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6558" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6333  %tmp2059_cast = zext i2 %tmp1395 to i3

]]></Node>
<StgValue><ssdm name="tmp2059_cast"/></StgValue>
</operation>

<operation id="5815" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6559" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6334  %tmp1396 = add i3 %tmp2058_cast, %tmp2059_cast

]]></Node>
<StgValue><ssdm name="tmp1396"/></StgValue>
</operation>

<operation id="5816" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6561" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6336  %tmp1397 = add i2 %tmp_44_21_10_i_i_cas, %tmp_44_21_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1397"/></StgValue>
</operation>

<operation id="5817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6562" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6337  %tmp2061_cast = zext i2 %tmp1397 to i3

]]></Node>
<StgValue><ssdm name="tmp2061_cast"/></StgValue>
</operation>

<operation id="5818" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6563" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6338  %tmp1398 = add i2 %tmp_44_21_30_i_i_cas, %tmp_44_21_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1398"/></StgValue>
</operation>

<operation id="5819" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6564" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6339  %tmp1399 = add i2 %tmp_44_21_13_i_i_cas, %tmp1398

]]></Node>
<StgValue><ssdm name="tmp1399"/></StgValue>
</operation>

<operation id="5820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6565" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6340  %tmp2062_cast = zext i2 %tmp1399 to i3

]]></Node>
<StgValue><ssdm name="tmp2062_cast"/></StgValue>
</operation>

<operation id="5821" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6566" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6341  %tmp1400 = add i3 %tmp2061_cast, %tmp2062_cast

]]></Node>
<StgValue><ssdm name="tmp1400"/></StgValue>
</operation>

<operation id="5822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6581" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6356  %tmp_44_22_i_i_cast = zext i1 %tmp_43_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_i_i_cast"/></StgValue>
</operation>

<operation id="5823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6588" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6363  %tmp_44_22_1_i_i_cast = zext i1 %tmp_43_22_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_1_i_i_cast"/></StgValue>
</operation>

<operation id="5824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6595" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6370  %tmp_44_22_2_i_i_cast = zext i1 %tmp_43_22_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_2_i_i_cast"/></StgValue>
</operation>

<operation id="5825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6602" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6377  %tmp_44_22_3_i_i_cast = zext i1 %tmp_43_22_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_3_i_i_cast"/></StgValue>
</operation>

<operation id="5826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6609" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6384  %tmp_44_22_4_i_i_cast = zext i1 %tmp_43_22_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_4_i_i_cast"/></StgValue>
</operation>

<operation id="5827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6616" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6391  %tmp_44_22_5_i_i_cast = zext i1 %tmp_43_22_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_5_i_i_cast"/></StgValue>
</operation>

<operation id="5828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6623" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6398  %tmp_44_22_6_i_i_cast = zext i1 %tmp_43_22_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_6_i_i_cast"/></StgValue>
</operation>

<operation id="5829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6630" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6405  %tmp_44_22_7_i_i_cast = zext i1 %tmp_43_22_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_7_i_i_cast"/></StgValue>
</operation>

<operation id="5830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6637" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6412  %tmp_44_22_8_i_i_cast = zext i1 %tmp_43_22_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_8_i_i_cast"/></StgValue>
</operation>

<operation id="5831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6644" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6419  %tmp_44_22_9_i_i_cast = zext i1 %tmp_43_22_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_9_i_i_cast"/></StgValue>
</operation>

<operation id="5832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6651" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6426  %tmp_44_22_i_i_cast_2434 = zext i1 %tmp_43_22_i_i_2433 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_i_i_cast_2434"/></StgValue>
</operation>

<operation id="5833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6658" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6433  %tmp_44_22_10_i_i_cas = zext i1 %tmp_43_22_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_10_i_i_cas"/></StgValue>
</operation>

<operation id="5834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6665" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6440  %tmp_44_22_11_i_i_cas = zext i1 %tmp_43_22_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_11_i_i_cas"/></StgValue>
</operation>

<operation id="5835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6672" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6447  %tmp_44_22_12_i_i_cas = zext i1 %tmp_43_22_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_12_i_i_cas"/></StgValue>
</operation>

<operation id="5836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6679" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6454  %tmp_44_22_13_i_i_cas = zext i1 %tmp_43_22_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_13_i_i_cas"/></StgValue>
</operation>

<operation id="5837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6686" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6461  %tmp_44_22_14_i_i_cas = zext i1 %tmp_43_22_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_14_i_i_cas"/></StgValue>
</operation>

<operation id="5838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6693" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6468  %tmp_44_22_15_i_i_cas = zext i1 %tmp_43_22_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_15_i_i_cas"/></StgValue>
</operation>

<operation id="5839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6700" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6475  %tmp_44_22_16_i_i_cas = zext i1 %tmp_43_22_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_16_i_i_cas"/></StgValue>
</operation>

<operation id="5840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6707" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6482  %tmp_44_22_17_i_i_cas = zext i1 %tmp_43_22_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_17_i_i_cas"/></StgValue>
</operation>

<operation id="5841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6714" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6489  %tmp_44_22_18_i_i_cas = zext i1 %tmp_43_22_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_18_i_i_cas"/></StgValue>
</operation>

<operation id="5842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6721" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6496  %tmp_44_22_19_i_i_cas = zext i1 %tmp_43_22_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_19_i_i_cas"/></StgValue>
</operation>

<operation id="5843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6728" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6503  %tmp_44_22_20_i_i_cas = zext i1 %tmp_43_22_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_20_i_i_cas"/></StgValue>
</operation>

<operation id="5844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6735" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6510  %tmp_44_22_21_i_i_cas = zext i1 %tmp_43_22_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_21_i_i_cas"/></StgValue>
</operation>

<operation id="5845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6742" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6517  %tmp_44_22_22_i_i_cas = zext i1 %tmp_43_22_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_22_i_i_cas"/></StgValue>
</operation>

<operation id="5846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6524  %tmp_44_22_23_i_i_cas = zext i1 %tmp_43_22_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_23_i_i_cas"/></StgValue>
</operation>

<operation id="5847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6756" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6531  %tmp_44_22_24_i_i_cas = zext i1 %tmp_43_22_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_24_i_i_cas"/></StgValue>
</operation>

<operation id="5848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6763" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6538  %tmp_44_22_25_i_i_cas = zext i1 %tmp_43_22_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_25_i_i_cas"/></StgValue>
</operation>

<operation id="5849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6770" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6545  %tmp_44_22_26_i_i_cas = zext i1 %tmp_43_22_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_26_i_i_cas"/></StgValue>
</operation>

<operation id="5850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6798" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6573  %tmp_44_22_30_i_i_cas = zext i1 %tmp_43_22_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_30_i_i_cas"/></StgValue>
</operation>

<operation id="5851" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6803" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6578  %tmp1438 = add i2 %tmp_44_22_23_i_i_cas, %tmp_44_22_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1438"/></StgValue>
</operation>

<operation id="5852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6804" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6579  %tmp2132_cast = zext i2 %tmp1438 to i3

]]></Node>
<StgValue><ssdm name="tmp2132_cast"/></StgValue>
</operation>

<operation id="5853" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6805" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6580  %tmp1439 = add i2 %tmp_44_22_25_i_i_cas, %tmp_44_22_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1439"/></StgValue>
</operation>

<operation id="5854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6806" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6581  %tmp2133_cast = zext i2 %tmp1439 to i3

]]></Node>
<StgValue><ssdm name="tmp2133_cast"/></StgValue>
</operation>

<operation id="5855" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6807" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6582  %tmp1440 = add i3 %tmp2132_cast, %tmp2133_cast

]]></Node>
<StgValue><ssdm name="tmp1440"/></StgValue>
</operation>

<operation id="5856" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6810" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6585  %tmp1442 = add i2 %tmp_44_22_15_i_i_cas, %tmp_44_22_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1442"/></StgValue>
</operation>

<operation id="5857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6811" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6586  %tmp2136_cast = zext i2 %tmp1442 to i3

]]></Node>
<StgValue><ssdm name="tmp2136_cast"/></StgValue>
</operation>

<operation id="5858" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6812" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6587  %tmp1443 = add i2 %tmp_44_22_17_i_i_cas, %tmp_44_22_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1443"/></StgValue>
</operation>

<operation id="5859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6588  %tmp2137_cast = zext i2 %tmp1443 to i3

]]></Node>
<StgValue><ssdm name="tmp2137_cast"/></StgValue>
</operation>

<operation id="5860" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6589  %tmp1444 = add i3 %tmp2136_cast, %tmp2137_cast

]]></Node>
<StgValue><ssdm name="tmp1444"/></StgValue>
</operation>

<operation id="5861" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6816" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6591  %tmp1445 = add i2 %tmp_44_22_19_i_i_cas, %tmp_44_22_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1445"/></StgValue>
</operation>

<operation id="5862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6817" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6592  %tmp2139_cast = zext i2 %tmp1445 to i3

]]></Node>
<StgValue><ssdm name="tmp2139_cast"/></StgValue>
</operation>

<operation id="5863" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6818" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6593  %tmp1446 = add i2 %tmp_44_22_21_i_i_cas, %tmp_44_22_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1446"/></StgValue>
</operation>

<operation id="5864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6819" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6594  %tmp2140_cast = zext i2 %tmp1446 to i3

]]></Node>
<StgValue><ssdm name="tmp2140_cast"/></StgValue>
</operation>

<operation id="5865" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6820" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6595  %tmp1447 = add i3 %tmp2139_cast, %tmp2140_cast

]]></Node>
<StgValue><ssdm name="tmp1447"/></StgValue>
</operation>

<operation id="5866" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6600  %tmp1450 = add i2 %tmp_44_22_i_i_cast, %tmp_44_22_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1450"/></StgValue>
</operation>

<operation id="5867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6826" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6601  %tmp2144_cast = zext i2 %tmp1450 to i3

]]></Node>
<StgValue><ssdm name="tmp2144_cast"/></StgValue>
</operation>

<operation id="5868" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6602  %tmp1451 = add i2 %tmp_44_22_1_i_i_cast, %tmp_44_22_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1451"/></StgValue>
</operation>

<operation id="5869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6828" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6603  %tmp2145_cast = zext i2 %tmp1451 to i3

]]></Node>
<StgValue><ssdm name="tmp2145_cast"/></StgValue>
</operation>

<operation id="5870" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6829" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6604  %tmp1452 = add i3 %tmp2144_cast, %tmp2145_cast

]]></Node>
<StgValue><ssdm name="tmp1452"/></StgValue>
</operation>

<operation id="5871" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6831" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6606  %tmp1453 = add i2 %tmp_44_22_3_i_i_cast, %tmp_44_22_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1453"/></StgValue>
</operation>

<operation id="5872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6832" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6607  %tmp2147_cast = zext i2 %tmp1453 to i3

]]></Node>
<StgValue><ssdm name="tmp2147_cast"/></StgValue>
</operation>

<operation id="5873" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6833" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6608  %tmp1454 = add i2 %tmp_44_22_5_i_i_cast, %tmp_44_22_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1454"/></StgValue>
</operation>

<operation id="5874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6834" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6609  %tmp2148_cast = zext i2 %tmp1454 to i3

]]></Node>
<StgValue><ssdm name="tmp2148_cast"/></StgValue>
</operation>

<operation id="5875" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6835" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6610  %tmp1455 = add i3 %tmp2147_cast, %tmp2148_cast

]]></Node>
<StgValue><ssdm name="tmp1455"/></StgValue>
</operation>

<operation id="5876" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6839" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6614  %tmp1457 = add i2 %tmp_44_22_7_i_i_cast, %tmp_44_22_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1457"/></StgValue>
</operation>

<operation id="5877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6840" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6615  %tmp2151_cast = zext i2 %tmp1457 to i3

]]></Node>
<StgValue><ssdm name="tmp2151_cast"/></StgValue>
</operation>

<operation id="5878" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6841" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6616  %tmp1458 = add i2 %tmp_44_22_9_i_i_cast, %tmp_44_22_i_i_cast_2434

]]></Node>
<StgValue><ssdm name="tmp1458"/></StgValue>
</operation>

<operation id="5879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6842" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6617  %tmp2152_cast = zext i2 %tmp1458 to i3

]]></Node>
<StgValue><ssdm name="tmp2152_cast"/></StgValue>
</operation>

<operation id="5880" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6843" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6618  %tmp1459 = add i3 %tmp2151_cast, %tmp2152_cast

]]></Node>
<StgValue><ssdm name="tmp1459"/></StgValue>
</operation>

<operation id="5881" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6845" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6620  %tmp1460 = add i2 %tmp_44_22_10_i_i_cas, %tmp_44_22_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1460"/></StgValue>
</operation>

<operation id="5882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6846" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6621  %tmp2154_cast = zext i2 %tmp1460 to i3

]]></Node>
<StgValue><ssdm name="tmp2154_cast"/></StgValue>
</operation>

<operation id="5883" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6847" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6622  %tmp1461 = add i2 %tmp_44_22_30_i_i_cas, %tmp_44_22_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1461"/></StgValue>
</operation>

<operation id="5884" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6848" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6623  %tmp1462 = add i2 %tmp_44_22_13_i_i_cas, %tmp1461

]]></Node>
<StgValue><ssdm name="tmp1462"/></StgValue>
</operation>

<operation id="5885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6849" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6624  %tmp2155_cast = zext i2 %tmp1462 to i3

]]></Node>
<StgValue><ssdm name="tmp2155_cast"/></StgValue>
</operation>

<operation id="5886" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6850" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6625  %tmp1463 = add i3 %tmp2154_cast, %tmp2155_cast

]]></Node>
<StgValue><ssdm name="tmp1463"/></StgValue>
</operation>

<operation id="5887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6865" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6640  %tmp_44_23_i_i_cast = zext i1 %tmp_43_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_i_i_cast"/></StgValue>
</operation>

<operation id="5888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6872" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6647  %tmp_44_23_1_i_i_cast = zext i1 %tmp_43_23_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_1_i_i_cast"/></StgValue>
</operation>

<operation id="5889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6879" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6654  %tmp_44_23_2_i_i_cast = zext i1 %tmp_43_23_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_2_i_i_cast"/></StgValue>
</operation>

<operation id="5890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6886" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6661  %tmp_44_23_3_i_i_cast = zext i1 %tmp_43_23_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_3_i_i_cast"/></StgValue>
</operation>

<operation id="5891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6893" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6668  %tmp_44_23_4_i_i_cast = zext i1 %tmp_43_23_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_4_i_i_cast"/></StgValue>
</operation>

<operation id="5892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6900" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6675  %tmp_44_23_5_i_i_cast = zext i1 %tmp_43_23_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_5_i_i_cast"/></StgValue>
</operation>

<operation id="5893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6907" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6682  %tmp_44_23_6_i_i_cast = zext i1 %tmp_43_23_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_6_i_i_cast"/></StgValue>
</operation>

<operation id="5894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6914" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6689  %tmp_44_23_7_i_i_cast = zext i1 %tmp_43_23_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_7_i_i_cast"/></StgValue>
</operation>

<operation id="5895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6921" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6696  %tmp_44_23_8_i_i_cast = zext i1 %tmp_43_23_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_8_i_i_cast"/></StgValue>
</operation>

<operation id="5896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6928" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6703  %tmp_44_23_9_i_i_cast = zext i1 %tmp_43_23_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_9_i_i_cast"/></StgValue>
</operation>

<operation id="5897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6935" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6710  %tmp_44_23_i_i_cast_2468 = zext i1 %tmp_43_23_i_i_2467 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_i_i_cast_2468"/></StgValue>
</operation>

<operation id="5898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6942" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6717  %tmp_44_23_10_i_i_cas = zext i1 %tmp_43_23_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_10_i_i_cas"/></StgValue>
</operation>

<operation id="5899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6949" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6724  %tmp_44_23_11_i_i_cas = zext i1 %tmp_43_23_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_11_i_i_cas"/></StgValue>
</operation>

<operation id="5900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6956" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6731  %tmp_44_23_12_i_i_cas = zext i1 %tmp_43_23_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_12_i_i_cas"/></StgValue>
</operation>

<operation id="5901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6963" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6738  %tmp_44_23_13_i_i_cas = zext i1 %tmp_43_23_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_13_i_i_cas"/></StgValue>
</operation>

<operation id="5902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6970" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6745  %tmp_44_23_14_i_i_cas = zext i1 %tmp_43_23_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_14_i_i_cas"/></StgValue>
</operation>

<operation id="5903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6977" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6752  %tmp_44_23_15_i_i_cas = zext i1 %tmp_43_23_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_15_i_i_cas"/></StgValue>
</operation>

<operation id="5904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6984" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6759  %tmp_44_23_16_i_i_cas = zext i1 %tmp_43_23_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_16_i_i_cas"/></StgValue>
</operation>

<operation id="5905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6991" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6766  %tmp_44_23_17_i_i_cas = zext i1 %tmp_43_23_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_17_i_i_cas"/></StgValue>
</operation>

<operation id="5906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6998" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6773  %tmp_44_23_18_i_i_cas = zext i1 %tmp_43_23_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_18_i_i_cas"/></StgValue>
</operation>

<operation id="5907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7005" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6780  %tmp_44_23_19_i_i_cas = zext i1 %tmp_43_23_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_19_i_i_cas"/></StgValue>
</operation>

<operation id="5908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7012" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6787  %tmp_44_23_20_i_i_cas = zext i1 %tmp_43_23_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_20_i_i_cas"/></StgValue>
</operation>

<operation id="5909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7019" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6794  %tmp_44_23_21_i_i_cas = zext i1 %tmp_43_23_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_21_i_i_cas"/></StgValue>
</operation>

<operation id="5910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7026" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6801  %tmp_44_23_22_i_i_cas = zext i1 %tmp_43_23_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_22_i_i_cas"/></StgValue>
</operation>

<operation id="5911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7033" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6808  %tmp_44_23_23_i_i_cas = zext i1 %tmp_43_23_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_23_i_i_cas"/></StgValue>
</operation>

<operation id="5912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7040" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6815  %tmp_44_23_24_i_i_cas = zext i1 %tmp_43_23_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_24_i_i_cas"/></StgValue>
</operation>

<operation id="5913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7047" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6822  %tmp_44_23_25_i_i_cas = zext i1 %tmp_43_23_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_25_i_i_cas"/></StgValue>
</operation>

<operation id="5914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6829  %tmp_44_23_26_i_i_cas = zext i1 %tmp_43_23_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_26_i_i_cas"/></StgValue>
</operation>

<operation id="5915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7082" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6857  %tmp_44_23_30_i_i_cas = zext i1 %tmp_43_23_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_30_i_i_cas"/></StgValue>
</operation>

<operation id="5916" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7087" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6862  %tmp1501 = add i2 %tmp_44_23_23_i_i_cas, %tmp_44_23_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1501"/></StgValue>
</operation>

<operation id="5917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7088" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6863  %tmp2225_cast = zext i2 %tmp1501 to i3

]]></Node>
<StgValue><ssdm name="tmp2225_cast"/></StgValue>
</operation>

<operation id="5918" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7089" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6864  %tmp1502 = add i2 %tmp_44_23_25_i_i_cas, %tmp_44_23_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1502"/></StgValue>
</operation>

<operation id="5919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7090" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6865  %tmp2226_cast = zext i2 %tmp1502 to i3

]]></Node>
<StgValue><ssdm name="tmp2226_cast"/></StgValue>
</operation>

<operation id="5920" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7091" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6866  %tmp1503 = add i3 %tmp2225_cast, %tmp2226_cast

]]></Node>
<StgValue><ssdm name="tmp1503"/></StgValue>
</operation>

<operation id="5921" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7094" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6869  %tmp1505 = add i2 %tmp_44_23_15_i_i_cas, %tmp_44_23_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1505"/></StgValue>
</operation>

<operation id="5922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7095" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6870  %tmp2229_cast = zext i2 %tmp1505 to i3

]]></Node>
<StgValue><ssdm name="tmp2229_cast"/></StgValue>
</operation>

<operation id="5923" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7096" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6871  %tmp1506 = add i2 %tmp_44_23_17_i_i_cas, %tmp_44_23_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1506"/></StgValue>
</operation>

<operation id="5924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7097" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6872  %tmp2230_cast = zext i2 %tmp1506 to i3

]]></Node>
<StgValue><ssdm name="tmp2230_cast"/></StgValue>
</operation>

<operation id="5925" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7098" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6873  %tmp1507 = add i3 %tmp2229_cast, %tmp2230_cast

]]></Node>
<StgValue><ssdm name="tmp1507"/></StgValue>
</operation>

<operation id="5926" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6875  %tmp1508 = add i2 %tmp_44_23_19_i_i_cas, %tmp_44_23_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1508"/></StgValue>
</operation>

<operation id="5927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7101" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6876  %tmp2232_cast = zext i2 %tmp1508 to i3

]]></Node>
<StgValue><ssdm name="tmp2232_cast"/></StgValue>
</operation>

<operation id="5928" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6877  %tmp1509 = add i2 %tmp_44_23_21_i_i_cas, %tmp_44_23_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1509"/></StgValue>
</operation>

<operation id="5929" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7103" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6878  %tmp2233_cast = zext i2 %tmp1509 to i3

]]></Node>
<StgValue><ssdm name="tmp2233_cast"/></StgValue>
</operation>

<operation id="5930" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6879  %tmp1510 = add i3 %tmp2232_cast, %tmp2233_cast

]]></Node>
<StgValue><ssdm name="tmp1510"/></StgValue>
</operation>

<operation id="5931" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6884  %tmp1513 = add i2 %tmp_44_23_i_i_cast, %tmp_44_23_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1513"/></StgValue>
</operation>

<operation id="5932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7110" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6885  %tmp2237_cast = zext i2 %tmp1513 to i3

]]></Node>
<StgValue><ssdm name="tmp2237_cast"/></StgValue>
</operation>

<operation id="5933" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6886  %tmp1514 = add i2 %tmp_44_23_1_i_i_cast, %tmp_44_23_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1514"/></StgValue>
</operation>

<operation id="5934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7112" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6887  %tmp2238_cast = zext i2 %tmp1514 to i3

]]></Node>
<StgValue><ssdm name="tmp2238_cast"/></StgValue>
</operation>

<operation id="5935" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7113" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6888  %tmp1515 = add i3 %tmp2237_cast, %tmp2238_cast

]]></Node>
<StgValue><ssdm name="tmp1515"/></StgValue>
</operation>

<operation id="5936" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6890  %tmp1516 = add i2 %tmp_44_23_3_i_i_cast, %tmp_44_23_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1516"/></StgValue>
</operation>

<operation id="5937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7116" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6891  %tmp2240_cast = zext i2 %tmp1516 to i3

]]></Node>
<StgValue><ssdm name="tmp2240_cast"/></StgValue>
</operation>

<operation id="5938" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6892  %tmp1517 = add i2 %tmp_44_23_5_i_i_cast, %tmp_44_23_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1517"/></StgValue>
</operation>

<operation id="5939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7118" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6893  %tmp2241_cast = zext i2 %tmp1517 to i3

]]></Node>
<StgValue><ssdm name="tmp2241_cast"/></StgValue>
</operation>

<operation id="5940" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6894  %tmp1518 = add i3 %tmp2240_cast, %tmp2241_cast

]]></Node>
<StgValue><ssdm name="tmp1518"/></StgValue>
</operation>

<operation id="5941" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6898  %tmp1520 = add i2 %tmp_44_23_7_i_i_cast, %tmp_44_23_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1520"/></StgValue>
</operation>

<operation id="5942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7124" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6899  %tmp2244_cast = zext i2 %tmp1520 to i3

]]></Node>
<StgValue><ssdm name="tmp2244_cast"/></StgValue>
</operation>

<operation id="5943" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6900  %tmp1521 = add i2 %tmp_44_23_9_i_i_cast, %tmp_44_23_i_i_cast_2468

]]></Node>
<StgValue><ssdm name="tmp1521"/></StgValue>
</operation>

<operation id="5944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7126" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6901  %tmp2245_cast = zext i2 %tmp1521 to i3

]]></Node>
<StgValue><ssdm name="tmp2245_cast"/></StgValue>
</operation>

<operation id="5945" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6902  %tmp1522 = add i3 %tmp2244_cast, %tmp2245_cast

]]></Node>
<StgValue><ssdm name="tmp1522"/></StgValue>
</operation>

<operation id="5946" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6904  %tmp1523 = add i2 %tmp_44_23_10_i_i_cas, %tmp_44_23_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1523"/></StgValue>
</operation>

<operation id="5947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7130" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6905  %tmp2247_cast = zext i2 %tmp1523 to i3

]]></Node>
<StgValue><ssdm name="tmp2247_cast"/></StgValue>
</operation>

<operation id="5948" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6906  %tmp1524 = add i2 %tmp_44_23_30_i_i_cas, %tmp_44_23_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1524"/></StgValue>
</operation>

<operation id="5949" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6907  %tmp1525 = add i2 %tmp_44_23_13_i_i_cas, %tmp1524

]]></Node>
<StgValue><ssdm name="tmp1525"/></StgValue>
</operation>

<operation id="5950" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7133" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6908  %tmp2248_cast = zext i2 %tmp1525 to i3

]]></Node>
<StgValue><ssdm name="tmp2248_cast"/></StgValue>
</operation>

<operation id="5951" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:6909  %tmp1526 = add i3 %tmp2247_cast, %tmp2248_cast

]]></Node>
<StgValue><ssdm name="tmp1526"/></StgValue>
</operation>

<operation id="5952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7149" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6924  %tmp_44_24_i_i_cast = zext i1 %tmp_43_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_i_i_cast"/></StgValue>
</operation>

<operation id="5953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7156" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6931  %tmp_44_24_1_i_i_cast = zext i1 %tmp_43_24_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_1_i_i_cast"/></StgValue>
</operation>

<operation id="5954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7163" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6938  %tmp_44_24_2_i_i_cast = zext i1 %tmp_43_24_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_2_i_i_cast"/></StgValue>
</operation>

<operation id="5955" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7170" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6945  %tmp_44_24_3_i_i_cast = zext i1 %tmp_43_24_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_3_i_i_cast"/></StgValue>
</operation>

<operation id="5956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7177" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6952  %tmp_44_24_4_i_i_cast = zext i1 %tmp_43_24_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_4_i_i_cast"/></StgValue>
</operation>

<operation id="5957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7184" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6959  %tmp_44_24_5_i_i_cast = zext i1 %tmp_43_24_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_5_i_i_cast"/></StgValue>
</operation>

<operation id="5958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7191" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6966  %tmp_44_24_6_i_i_cast = zext i1 %tmp_43_24_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_6_i_i_cast"/></StgValue>
</operation>

<operation id="5959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7198" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6973  %tmp_44_24_7_i_i_cast = zext i1 %tmp_43_24_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_7_i_i_cast"/></StgValue>
</operation>

<operation id="5960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7205" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6980  %tmp_44_24_8_i_i_cast = zext i1 %tmp_43_24_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_8_i_i_cast"/></StgValue>
</operation>

<operation id="5961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7212" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6987  %tmp_44_24_9_i_i_cast = zext i1 %tmp_43_24_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_9_i_i_cast"/></StgValue>
</operation>

<operation id="5962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7219" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6994  %tmp_44_24_i_i_cast_2502 = zext i1 %tmp_43_24_i_i_2501 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_i_i_cast_2502"/></StgValue>
</operation>

<operation id="5963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7226" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7001  %tmp_44_24_10_i_i_cas = zext i1 %tmp_43_24_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_10_i_i_cas"/></StgValue>
</operation>

<operation id="5964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7233" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7008  %tmp_44_24_11_i_i_cas = zext i1 %tmp_43_24_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_11_i_i_cas"/></StgValue>
</operation>

<operation id="5965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7240" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7015  %tmp_44_24_12_i_i_cas = zext i1 %tmp_43_24_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_12_i_i_cas"/></StgValue>
</operation>

<operation id="5966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7247" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7022  %tmp_44_24_13_i_i_cas = zext i1 %tmp_43_24_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_13_i_i_cas"/></StgValue>
</operation>

<operation id="5967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7254" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7029  %tmp_44_24_14_i_i_cas = zext i1 %tmp_43_24_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_14_i_i_cas"/></StgValue>
</operation>

<operation id="5968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7261" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7036  %tmp_44_24_15_i_i_cas = zext i1 %tmp_43_24_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_15_i_i_cas"/></StgValue>
</operation>

<operation id="5969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7268" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7043  %tmp_44_24_16_i_i_cas = zext i1 %tmp_43_24_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_16_i_i_cas"/></StgValue>
</operation>

<operation id="5970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7275" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7050  %tmp_44_24_17_i_i_cas = zext i1 %tmp_43_24_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_17_i_i_cas"/></StgValue>
</operation>

<operation id="5971" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7282" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7057  %tmp_44_24_18_i_i_cas = zext i1 %tmp_43_24_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_18_i_i_cas"/></StgValue>
</operation>

<operation id="5972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7289" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7064  %tmp_44_24_19_i_i_cas = zext i1 %tmp_43_24_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_19_i_i_cas"/></StgValue>
</operation>

<operation id="5973" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7296" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7071  %tmp_44_24_20_i_i_cas = zext i1 %tmp_43_24_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_20_i_i_cas"/></StgValue>
</operation>

<operation id="5974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7303" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7078  %tmp_44_24_21_i_i_cas = zext i1 %tmp_43_24_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_21_i_i_cas"/></StgValue>
</operation>

<operation id="5975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7310" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7085  %tmp_44_24_22_i_i_cas = zext i1 %tmp_43_24_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_22_i_i_cas"/></StgValue>
</operation>

<operation id="5976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7317" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7092  %tmp_44_24_23_i_i_cas = zext i1 %tmp_43_24_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_23_i_i_cas"/></StgValue>
</operation>

<operation id="5977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7324" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7099  %tmp_44_24_24_i_i_cas = zext i1 %tmp_43_24_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_24_i_i_cas"/></StgValue>
</operation>

<operation id="5978" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7331" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7106  %tmp_44_24_25_i_i_cas = zext i1 %tmp_43_24_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_25_i_i_cas"/></StgValue>
</operation>

<operation id="5979" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7338" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7113  %tmp_44_24_26_i_i_cas = zext i1 %tmp_43_24_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_26_i_i_cas"/></StgValue>
</operation>

<operation id="5980" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7366" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7141  %tmp_44_24_30_i_i_cas = zext i1 %tmp_43_24_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_30_i_i_cas"/></StgValue>
</operation>

<operation id="5981" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7371" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7146  %tmp1564 = add i2 %tmp_44_24_23_i_i_cas, %tmp_44_24_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1564"/></StgValue>
</operation>

<operation id="5982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7372" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7147  %tmp2318_cast = zext i2 %tmp1564 to i3

]]></Node>
<StgValue><ssdm name="tmp2318_cast"/></StgValue>
</operation>

<operation id="5983" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7148  %tmp1565 = add i2 %tmp_44_24_25_i_i_cas, %tmp_44_24_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1565"/></StgValue>
</operation>

<operation id="5984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7374" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7149  %tmp2319_cast = zext i2 %tmp1565 to i3

]]></Node>
<StgValue><ssdm name="tmp2319_cast"/></StgValue>
</operation>

<operation id="5985" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7375" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7150  %tmp1566 = add i3 %tmp2318_cast, %tmp2319_cast

]]></Node>
<StgValue><ssdm name="tmp1566"/></StgValue>
</operation>

<operation id="5986" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7378" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7153  %tmp1568 = add i2 %tmp_44_24_15_i_i_cas, %tmp_44_24_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1568"/></StgValue>
</operation>

<operation id="5987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7379" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7154  %tmp2322_cast = zext i2 %tmp1568 to i3

]]></Node>
<StgValue><ssdm name="tmp2322_cast"/></StgValue>
</operation>

<operation id="5988" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7380" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7155  %tmp1569 = add i2 %tmp_44_24_17_i_i_cas, %tmp_44_24_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1569"/></StgValue>
</operation>

<operation id="5989" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7381" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7156  %tmp2323_cast = zext i2 %tmp1569 to i3

]]></Node>
<StgValue><ssdm name="tmp2323_cast"/></StgValue>
</operation>

<operation id="5990" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7382" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7157  %tmp1570 = add i3 %tmp2322_cast, %tmp2323_cast

]]></Node>
<StgValue><ssdm name="tmp1570"/></StgValue>
</operation>

<operation id="5991" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7384" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7159  %tmp1571 = add i2 %tmp_44_24_19_i_i_cas, %tmp_44_24_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1571"/></StgValue>
</operation>

<operation id="5992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7385" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7160  %tmp2325_cast = zext i2 %tmp1571 to i3

]]></Node>
<StgValue><ssdm name="tmp2325_cast"/></StgValue>
</operation>

<operation id="5993" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7386" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7161  %tmp1572 = add i2 %tmp_44_24_21_i_i_cas, %tmp_44_24_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1572"/></StgValue>
</operation>

<operation id="5994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7387" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7162  %tmp2326_cast = zext i2 %tmp1572 to i3

]]></Node>
<StgValue><ssdm name="tmp2326_cast"/></StgValue>
</operation>

<operation id="5995" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7388" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7163  %tmp1573 = add i3 %tmp2325_cast, %tmp2326_cast

]]></Node>
<StgValue><ssdm name="tmp1573"/></StgValue>
</operation>

<operation id="5996" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7393" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7168  %tmp1576 = add i2 %tmp_44_24_i_i_cast, %tmp_44_24_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1576"/></StgValue>
</operation>

<operation id="5997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7394" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7169  %tmp2330_cast = zext i2 %tmp1576 to i3

]]></Node>
<StgValue><ssdm name="tmp2330_cast"/></StgValue>
</operation>

<operation id="5998" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7395" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7170  %tmp1577 = add i2 %tmp_44_24_1_i_i_cast, %tmp_44_24_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1577"/></StgValue>
</operation>

<operation id="5999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7396" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7171  %tmp2331_cast = zext i2 %tmp1577 to i3

]]></Node>
<StgValue><ssdm name="tmp2331_cast"/></StgValue>
</operation>

<operation id="6000" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7397" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7172  %tmp1578 = add i3 %tmp2330_cast, %tmp2331_cast

]]></Node>
<StgValue><ssdm name="tmp1578"/></StgValue>
</operation>

<operation id="6001" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7399" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7174  %tmp1579 = add i2 %tmp_44_24_3_i_i_cast, %tmp_44_24_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1579"/></StgValue>
</operation>

<operation id="6002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7400" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7175  %tmp2333_cast = zext i2 %tmp1579 to i3

]]></Node>
<StgValue><ssdm name="tmp2333_cast"/></StgValue>
</operation>

<operation id="6003" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7176  %tmp1580 = add i2 %tmp_44_24_5_i_i_cast, %tmp_44_24_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1580"/></StgValue>
</operation>

<operation id="6004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7402" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7177  %tmp2334_cast = zext i2 %tmp1580 to i3

]]></Node>
<StgValue><ssdm name="tmp2334_cast"/></StgValue>
</operation>

<operation id="6005" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7403" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7178  %tmp1581 = add i3 %tmp2333_cast, %tmp2334_cast

]]></Node>
<StgValue><ssdm name="tmp1581"/></StgValue>
</operation>

<operation id="6006" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7182  %tmp1583 = add i2 %tmp_44_24_7_i_i_cast, %tmp_44_24_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1583"/></StgValue>
</operation>

<operation id="6007" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7408" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7183  %tmp2337_cast = zext i2 %tmp1583 to i3

]]></Node>
<StgValue><ssdm name="tmp2337_cast"/></StgValue>
</operation>

<operation id="6008" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7409" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7184  %tmp1584 = add i2 %tmp_44_24_9_i_i_cast, %tmp_44_24_i_i_cast_2502

]]></Node>
<StgValue><ssdm name="tmp1584"/></StgValue>
</operation>

<operation id="6009" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7410" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7185  %tmp2338_cast = zext i2 %tmp1584 to i3

]]></Node>
<StgValue><ssdm name="tmp2338_cast"/></StgValue>
</operation>

<operation id="6010" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7411" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7186  %tmp1585 = add i3 %tmp2337_cast, %tmp2338_cast

]]></Node>
<StgValue><ssdm name="tmp1585"/></StgValue>
</operation>

<operation id="6011" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7413" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7188  %tmp1586 = add i2 %tmp_44_24_10_i_i_cas, %tmp_44_24_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1586"/></StgValue>
</operation>

<operation id="6012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7414" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7189  %tmp2340_cast = zext i2 %tmp1586 to i3

]]></Node>
<StgValue><ssdm name="tmp2340_cast"/></StgValue>
</operation>

<operation id="6013" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7415" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7190  %tmp1587 = add i2 %tmp_44_24_30_i_i_cas, %tmp_44_24_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1587"/></StgValue>
</operation>

<operation id="6014" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7416" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7191  %tmp1588 = add i2 %tmp_44_24_13_i_i_cas, %tmp1587

]]></Node>
<StgValue><ssdm name="tmp1588"/></StgValue>
</operation>

<operation id="6015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7417" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7192  %tmp2341_cast = zext i2 %tmp1588 to i3

]]></Node>
<StgValue><ssdm name="tmp2341_cast"/></StgValue>
</operation>

<operation id="6016" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7418" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7193  %tmp1589 = add i3 %tmp2340_cast, %tmp2341_cast

]]></Node>
<StgValue><ssdm name="tmp1589"/></StgValue>
</operation>

<operation id="6017" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7208  %tmp_44_25_i_i_cast = zext i1 %tmp_43_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_i_i_cast"/></StgValue>
</operation>

<operation id="6018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7440" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7215  %tmp_44_25_1_i_i_cast = zext i1 %tmp_43_25_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_1_i_i_cast"/></StgValue>
</operation>

<operation id="6019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7447" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7222  %tmp_44_25_2_i_i_cast = zext i1 %tmp_43_25_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_2_i_i_cast"/></StgValue>
</operation>

<operation id="6020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7454" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7229  %tmp_44_25_3_i_i_cast = zext i1 %tmp_43_25_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_3_i_i_cast"/></StgValue>
</operation>

<operation id="6021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7461" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7236  %tmp_44_25_4_i_i_cast = zext i1 %tmp_43_25_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_4_i_i_cast"/></StgValue>
</operation>

<operation id="6022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7468" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7243  %tmp_44_25_5_i_i_cast = zext i1 %tmp_43_25_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_5_i_i_cast"/></StgValue>
</operation>

<operation id="6023" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7475" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7250  %tmp_44_25_6_i_i_cast = zext i1 %tmp_43_25_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_6_i_i_cast"/></StgValue>
</operation>

<operation id="6024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7482" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7257  %tmp_44_25_7_i_i_cast = zext i1 %tmp_43_25_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_7_i_i_cast"/></StgValue>
</operation>

<operation id="6025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7489" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7264  %tmp_44_25_8_i_i_cast = zext i1 %tmp_43_25_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_8_i_i_cast"/></StgValue>
</operation>

<operation id="6026" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7496" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7271  %tmp_44_25_9_i_i_cast = zext i1 %tmp_43_25_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_9_i_i_cast"/></StgValue>
</operation>

<operation id="6027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7503" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7278  %tmp_44_25_i_i_cast_2536 = zext i1 %tmp_43_25_i_i_2535 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_i_i_cast_2536"/></StgValue>
</operation>

<operation id="6028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7510" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7285  %tmp_44_25_10_i_i_cas = zext i1 %tmp_43_25_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_10_i_i_cas"/></StgValue>
</operation>

<operation id="6029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7517" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7292  %tmp_44_25_11_i_i_cas = zext i1 %tmp_43_25_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_11_i_i_cas"/></StgValue>
</operation>

<operation id="6030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7524" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7299  %tmp_44_25_12_i_i_cas = zext i1 %tmp_43_25_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_12_i_i_cas"/></StgValue>
</operation>

<operation id="6031" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7531" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7306  %tmp_44_25_13_i_i_cas = zext i1 %tmp_43_25_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_13_i_i_cas"/></StgValue>
</operation>

<operation id="6032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7538" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7313  %tmp_44_25_14_i_i_cas = zext i1 %tmp_43_25_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_14_i_i_cas"/></StgValue>
</operation>

<operation id="6033" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7545" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7320  %tmp_44_25_15_i_i_cas = zext i1 %tmp_43_25_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_15_i_i_cas"/></StgValue>
</operation>

<operation id="6034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7552" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7327  %tmp_44_25_16_i_i_cas = zext i1 %tmp_43_25_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_16_i_i_cas"/></StgValue>
</operation>

<operation id="6035" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7334  %tmp_44_25_17_i_i_cas = zext i1 %tmp_43_25_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_17_i_i_cas"/></StgValue>
</operation>

<operation id="6036" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7566" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7341  %tmp_44_25_18_i_i_cas = zext i1 %tmp_43_25_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_18_i_i_cas"/></StgValue>
</operation>

<operation id="6037" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7348  %tmp_44_25_19_i_i_cas = zext i1 %tmp_43_25_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_19_i_i_cas"/></StgValue>
</operation>

<operation id="6038" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7580" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7355  %tmp_44_25_20_i_i_cas = zext i1 %tmp_43_25_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_20_i_i_cas"/></StgValue>
</operation>

<operation id="6039" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7587" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7362  %tmp_44_25_21_i_i_cas = zext i1 %tmp_43_25_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_21_i_i_cas"/></StgValue>
</operation>

<operation id="6040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7594" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7369  %tmp_44_25_22_i_i_cas = zext i1 %tmp_43_25_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_22_i_i_cas"/></StgValue>
</operation>

<operation id="6041" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7601" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7376  %tmp_44_25_23_i_i_cas = zext i1 %tmp_43_25_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_23_i_i_cas"/></StgValue>
</operation>

<operation id="6042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7608" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7383  %tmp_44_25_24_i_i_cas = zext i1 %tmp_43_25_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_24_i_i_cas"/></StgValue>
</operation>

<operation id="6043" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7615" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7390  %tmp_44_25_25_i_i_cas = zext i1 %tmp_43_25_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_25_i_i_cas"/></StgValue>
</operation>

<operation id="6044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7622" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7397  %tmp_44_25_26_i_i_cas = zext i1 %tmp_43_25_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_26_i_i_cas"/></StgValue>
</operation>

<operation id="6045" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7650" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7425  %tmp_44_25_30_i_i_cas = zext i1 %tmp_43_25_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_30_i_i_cas"/></StgValue>
</operation>

<operation id="6046" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7655" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7430  %tmp1627 = add i2 %tmp_44_25_23_i_i_cas, %tmp_44_25_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1627"/></StgValue>
</operation>

<operation id="6047" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7656" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7431  %tmp2411_cast = zext i2 %tmp1627 to i3

]]></Node>
<StgValue><ssdm name="tmp2411_cast"/></StgValue>
</operation>

<operation id="6048" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7657" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7432  %tmp1628 = add i2 %tmp_44_25_25_i_i_cas, %tmp_44_25_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1628"/></StgValue>
</operation>

<operation id="6049" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7658" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7433  %tmp2412_cast = zext i2 %tmp1628 to i3

]]></Node>
<StgValue><ssdm name="tmp2412_cast"/></StgValue>
</operation>

<operation id="6050" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7659" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7434  %tmp1629 = add i3 %tmp2411_cast, %tmp2412_cast

]]></Node>
<StgValue><ssdm name="tmp1629"/></StgValue>
</operation>

<operation id="6051" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7662" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7437  %tmp1631 = add i2 %tmp_44_25_15_i_i_cas, %tmp_44_25_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1631"/></StgValue>
</operation>

<operation id="6052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7663" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7438  %tmp2415_cast = zext i2 %tmp1631 to i3

]]></Node>
<StgValue><ssdm name="tmp2415_cast"/></StgValue>
</operation>

<operation id="6053" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7664" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7439  %tmp1632 = add i2 %tmp_44_25_17_i_i_cas, %tmp_44_25_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1632"/></StgValue>
</operation>

<operation id="6054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7665" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7440  %tmp2416_cast = zext i2 %tmp1632 to i3

]]></Node>
<StgValue><ssdm name="tmp2416_cast"/></StgValue>
</operation>

<operation id="6055" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7666" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7441  %tmp1633 = add i3 %tmp2415_cast, %tmp2416_cast

]]></Node>
<StgValue><ssdm name="tmp1633"/></StgValue>
</operation>

<operation id="6056" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7668" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7443  %tmp1634 = add i2 %tmp_44_25_19_i_i_cas, %tmp_44_25_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1634"/></StgValue>
</operation>

<operation id="6057" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7669" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7444  %tmp2418_cast = zext i2 %tmp1634 to i3

]]></Node>
<StgValue><ssdm name="tmp2418_cast"/></StgValue>
</operation>

<operation id="6058" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7670" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7445  %tmp1635 = add i2 %tmp_44_25_21_i_i_cas, %tmp_44_25_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1635"/></StgValue>
</operation>

<operation id="6059" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7671" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7446  %tmp2419_cast = zext i2 %tmp1635 to i3

]]></Node>
<StgValue><ssdm name="tmp2419_cast"/></StgValue>
</operation>

<operation id="6060" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7672" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7447  %tmp1636 = add i3 %tmp2418_cast, %tmp2419_cast

]]></Node>
<StgValue><ssdm name="tmp1636"/></StgValue>
</operation>

<operation id="6061" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7677" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7452  %tmp1639 = add i2 %tmp_44_25_i_i_cast, %tmp_44_25_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1639"/></StgValue>
</operation>

<operation id="6062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7678" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7453  %tmp2423_cast = zext i2 %tmp1639 to i3

]]></Node>
<StgValue><ssdm name="tmp2423_cast"/></StgValue>
</operation>

<operation id="6063" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7679" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7454  %tmp1640 = add i2 %tmp_44_25_1_i_i_cast, %tmp_44_25_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1640"/></StgValue>
</operation>

<operation id="6064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7680" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7455  %tmp2424_cast = zext i2 %tmp1640 to i3

]]></Node>
<StgValue><ssdm name="tmp2424_cast"/></StgValue>
</operation>

<operation id="6065" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7681" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7456  %tmp1641 = add i3 %tmp2423_cast, %tmp2424_cast

]]></Node>
<StgValue><ssdm name="tmp1641"/></StgValue>
</operation>

<operation id="6066" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7683" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7458  %tmp1642 = add i2 %tmp_44_25_3_i_i_cast, %tmp_44_25_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1642"/></StgValue>
</operation>

<operation id="6067" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7684" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7459  %tmp2426_cast = zext i2 %tmp1642 to i3

]]></Node>
<StgValue><ssdm name="tmp2426_cast"/></StgValue>
</operation>

<operation id="6068" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7685" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7460  %tmp1643 = add i2 %tmp_44_25_5_i_i_cast, %tmp_44_25_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1643"/></StgValue>
</operation>

<operation id="6069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7686" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7461  %tmp2427_cast = zext i2 %tmp1643 to i3

]]></Node>
<StgValue><ssdm name="tmp2427_cast"/></StgValue>
</operation>

<operation id="6070" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7687" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7462  %tmp1644 = add i3 %tmp2426_cast, %tmp2427_cast

]]></Node>
<StgValue><ssdm name="tmp1644"/></StgValue>
</operation>

<operation id="6071" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7691" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7466  %tmp1646 = add i2 %tmp_44_25_7_i_i_cast, %tmp_44_25_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1646"/></StgValue>
</operation>

<operation id="6072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7692" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7467  %tmp2430_cast = zext i2 %tmp1646 to i3

]]></Node>
<StgValue><ssdm name="tmp2430_cast"/></StgValue>
</operation>

<operation id="6073" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7693" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7468  %tmp1647 = add i2 %tmp_44_25_9_i_i_cast, %tmp_44_25_i_i_cast_2536

]]></Node>
<StgValue><ssdm name="tmp1647"/></StgValue>
</operation>

<operation id="6074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7694" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7469  %tmp2431_cast = zext i2 %tmp1647 to i3

]]></Node>
<StgValue><ssdm name="tmp2431_cast"/></StgValue>
</operation>

<operation id="6075" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7695" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7470  %tmp1648 = add i3 %tmp2430_cast, %tmp2431_cast

]]></Node>
<StgValue><ssdm name="tmp1648"/></StgValue>
</operation>

<operation id="6076" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7697" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7472  %tmp1649 = add i2 %tmp_44_25_10_i_i_cas, %tmp_44_25_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1649"/></StgValue>
</operation>

<operation id="6077" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7698" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7473  %tmp2433_cast = zext i2 %tmp1649 to i3

]]></Node>
<StgValue><ssdm name="tmp2433_cast"/></StgValue>
</operation>

<operation id="6078" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7699" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7474  %tmp1650 = add i2 %tmp_44_25_30_i_i_cas, %tmp_44_25_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1650"/></StgValue>
</operation>

<operation id="6079" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7700" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7475  %tmp1651 = add i2 %tmp_44_25_13_i_i_cas, %tmp1650

]]></Node>
<StgValue><ssdm name="tmp1651"/></StgValue>
</operation>

<operation id="6080" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7701" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7476  %tmp2434_cast = zext i2 %tmp1651 to i3

]]></Node>
<StgValue><ssdm name="tmp2434_cast"/></StgValue>
</operation>

<operation id="6081" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7702" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7477  %tmp1652 = add i3 %tmp2433_cast, %tmp2434_cast

]]></Node>
<StgValue><ssdm name="tmp1652"/></StgValue>
</operation>

<operation id="6082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7717" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7492  %tmp_44_26_i_i_cast = zext i1 %tmp_43_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_i_i_cast"/></StgValue>
</operation>

<operation id="6083" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7724" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7499  %tmp_44_26_1_i_i_cast = zext i1 %tmp_43_26_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_1_i_i_cast"/></StgValue>
</operation>

<operation id="6084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7731" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7506  %tmp_44_26_2_i_i_cast = zext i1 %tmp_43_26_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_2_i_i_cast"/></StgValue>
</operation>

<operation id="6085" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7738" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7513  %tmp_44_26_3_i_i_cast = zext i1 %tmp_43_26_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_3_i_i_cast"/></StgValue>
</operation>

<operation id="6086" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7745" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7520  %tmp_44_26_4_i_i_cast = zext i1 %tmp_43_26_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_4_i_i_cast"/></StgValue>
</operation>

<operation id="6087" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7752" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7527  %tmp_44_26_5_i_i_cast = zext i1 %tmp_43_26_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_5_i_i_cast"/></StgValue>
</operation>

<operation id="6088" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7759" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7534  %tmp_44_26_6_i_i_cast = zext i1 %tmp_43_26_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_6_i_i_cast"/></StgValue>
</operation>

<operation id="6089" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7766" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7541  %tmp_44_26_7_i_i_cast = zext i1 %tmp_43_26_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_7_i_i_cast"/></StgValue>
</operation>

<operation id="6090" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7773" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7548  %tmp_44_26_8_i_i_cast = zext i1 %tmp_43_26_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_8_i_i_cast"/></StgValue>
</operation>

<operation id="6091" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7780" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7555  %tmp_44_26_9_i_i_cast = zext i1 %tmp_43_26_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_9_i_i_cast"/></StgValue>
</operation>

<operation id="6092" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7787" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7562  %tmp_44_26_i_i_cast_2570 = zext i1 %tmp_43_26_i_i_2569 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_i_i_cast_2570"/></StgValue>
</operation>

<operation id="6093" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7794" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7569  %tmp_44_26_10_i_i_cas = zext i1 %tmp_43_26_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_10_i_i_cas"/></StgValue>
</operation>

<operation id="6094" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7801" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7576  %tmp_44_26_11_i_i_cas = zext i1 %tmp_43_26_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_11_i_i_cas"/></StgValue>
</operation>

<operation id="6095" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7808" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7583  %tmp_44_26_12_i_i_cas = zext i1 %tmp_43_26_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_12_i_i_cas"/></StgValue>
</operation>

<operation id="6096" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7815" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7590  %tmp_44_26_13_i_i_cas = zext i1 %tmp_43_26_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_13_i_i_cas"/></StgValue>
</operation>

<operation id="6097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7822" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7597  %tmp_44_26_14_i_i_cas = zext i1 %tmp_43_26_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_14_i_i_cas"/></StgValue>
</operation>

<operation id="6098" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7829" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7604  %tmp_44_26_15_i_i_cas = zext i1 %tmp_43_26_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_15_i_i_cas"/></StgValue>
</operation>

<operation id="6099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7836" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7611  %tmp_44_26_16_i_i_cas = zext i1 %tmp_43_26_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_16_i_i_cas"/></StgValue>
</operation>

<operation id="6100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7843" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7618  %tmp_44_26_17_i_i_cas = zext i1 %tmp_43_26_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_17_i_i_cas"/></StgValue>
</operation>

<operation id="6101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7850" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7625  %tmp_44_26_18_i_i_cas = zext i1 %tmp_43_26_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_18_i_i_cas"/></StgValue>
</operation>

<operation id="6102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7857" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7632  %tmp_44_26_19_i_i_cas = zext i1 %tmp_43_26_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_19_i_i_cas"/></StgValue>
</operation>

<operation id="6103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7864" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7639  %tmp_44_26_20_i_i_cas = zext i1 %tmp_43_26_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_20_i_i_cas"/></StgValue>
</operation>

<operation id="6104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7871" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7646  %tmp_44_26_21_i_i_cas = zext i1 %tmp_43_26_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_21_i_i_cas"/></StgValue>
</operation>

<operation id="6105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7878" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7653  %tmp_44_26_22_i_i_cas = zext i1 %tmp_43_26_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_22_i_i_cas"/></StgValue>
</operation>

<operation id="6106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7885" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7660  %tmp_44_26_23_i_i_cas = zext i1 %tmp_43_26_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_23_i_i_cas"/></StgValue>
</operation>

<operation id="6107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7892" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7667  %tmp_44_26_24_i_i_cas = zext i1 %tmp_43_26_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_24_i_i_cas"/></StgValue>
</operation>

<operation id="6108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7899" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7674  %tmp_44_26_25_i_i_cas = zext i1 %tmp_43_26_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_25_i_i_cas"/></StgValue>
</operation>

<operation id="6109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7906" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7681  %tmp_44_26_26_i_i_cas = zext i1 %tmp_43_26_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_26_i_i_cas"/></StgValue>
</operation>

<operation id="6110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7934" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7709  %tmp_44_26_30_i_i_cas = zext i1 %tmp_43_26_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_30_i_i_cas"/></StgValue>
</operation>

<operation id="6111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7939" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7714  %tmp1690 = add i2 %tmp_44_26_23_i_i_cas, %tmp_44_26_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1690"/></StgValue>
</operation>

<operation id="6112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7940" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7715  %tmp2504_cast = zext i2 %tmp1690 to i3

]]></Node>
<StgValue><ssdm name="tmp2504_cast"/></StgValue>
</operation>

<operation id="6113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7941" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7716  %tmp1691 = add i2 %tmp_44_26_25_i_i_cas, %tmp_44_26_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1691"/></StgValue>
</operation>

<operation id="6114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7942" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7717  %tmp2505_cast = zext i2 %tmp1691 to i3

]]></Node>
<StgValue><ssdm name="tmp2505_cast"/></StgValue>
</operation>

<operation id="6115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7943" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7718  %tmp1692 = add i3 %tmp2504_cast, %tmp2505_cast

]]></Node>
<StgValue><ssdm name="tmp1692"/></StgValue>
</operation>

<operation id="6116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7946" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7721  %tmp1694 = add i2 %tmp_44_26_15_i_i_cas, %tmp_44_26_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1694"/></StgValue>
</operation>

<operation id="6117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7947" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7722  %tmp2508_cast = zext i2 %tmp1694 to i3

]]></Node>
<StgValue><ssdm name="tmp2508_cast"/></StgValue>
</operation>

<operation id="6118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7948" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7723  %tmp1695 = add i2 %tmp_44_26_17_i_i_cas, %tmp_44_26_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1695"/></StgValue>
</operation>

<operation id="6119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7949" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7724  %tmp2509_cast = zext i2 %tmp1695 to i3

]]></Node>
<StgValue><ssdm name="tmp2509_cast"/></StgValue>
</operation>

<operation id="6120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7950" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7725  %tmp1696 = add i3 %tmp2508_cast, %tmp2509_cast

]]></Node>
<StgValue><ssdm name="tmp1696"/></StgValue>
</operation>

<operation id="6121" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7952" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7727  %tmp1697 = add i2 %tmp_44_26_19_i_i_cas, %tmp_44_26_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1697"/></StgValue>
</operation>

<operation id="6122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7953" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7728  %tmp2511_cast = zext i2 %tmp1697 to i3

]]></Node>
<StgValue><ssdm name="tmp2511_cast"/></StgValue>
</operation>

<operation id="6123" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7954" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7729  %tmp1698 = add i2 %tmp_44_26_21_i_i_cas, %tmp_44_26_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1698"/></StgValue>
</operation>

<operation id="6124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7955" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7730  %tmp2512_cast = zext i2 %tmp1698 to i3

]]></Node>
<StgValue><ssdm name="tmp2512_cast"/></StgValue>
</operation>

<operation id="6125" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7956" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7731  %tmp1699 = add i3 %tmp2511_cast, %tmp2512_cast

]]></Node>
<StgValue><ssdm name="tmp1699"/></StgValue>
</operation>

<operation id="6126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7961" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7736  %tmp1702 = add i2 %tmp_44_26_i_i_cast, %tmp_44_26_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1702"/></StgValue>
</operation>

<operation id="6127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7962" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7737  %tmp2516_cast = zext i2 %tmp1702 to i3

]]></Node>
<StgValue><ssdm name="tmp2516_cast"/></StgValue>
</operation>

<operation id="6128" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7963" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7738  %tmp1703 = add i2 %tmp_44_26_1_i_i_cast, %tmp_44_26_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1703"/></StgValue>
</operation>

<operation id="6129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7964" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7739  %tmp2517_cast = zext i2 %tmp1703 to i3

]]></Node>
<StgValue><ssdm name="tmp2517_cast"/></StgValue>
</operation>

<operation id="6130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7965" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7740  %tmp1704 = add i3 %tmp2516_cast, %tmp2517_cast

]]></Node>
<StgValue><ssdm name="tmp1704"/></StgValue>
</operation>

<operation id="6131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7967" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7742  %tmp1705 = add i2 %tmp_44_26_3_i_i_cast, %tmp_44_26_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1705"/></StgValue>
</operation>

<operation id="6132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7968" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7743  %tmp2519_cast = zext i2 %tmp1705 to i3

]]></Node>
<StgValue><ssdm name="tmp2519_cast"/></StgValue>
</operation>

<operation id="6133" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7969" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7744  %tmp1706 = add i2 %tmp_44_26_5_i_i_cast, %tmp_44_26_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1706"/></StgValue>
</operation>

<operation id="6134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7970" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7745  %tmp2520_cast = zext i2 %tmp1706 to i3

]]></Node>
<StgValue><ssdm name="tmp2520_cast"/></StgValue>
</operation>

<operation id="6135" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7971" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7746  %tmp1707 = add i3 %tmp2519_cast, %tmp2520_cast

]]></Node>
<StgValue><ssdm name="tmp1707"/></StgValue>
</operation>

<operation id="6136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7975" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7750  %tmp1709 = add i2 %tmp_44_26_7_i_i_cast, %tmp_44_26_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1709"/></StgValue>
</operation>

<operation id="6137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7976" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7751  %tmp2523_cast = zext i2 %tmp1709 to i3

]]></Node>
<StgValue><ssdm name="tmp2523_cast"/></StgValue>
</operation>

<operation id="6138" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7977" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7752  %tmp1710 = add i2 %tmp_44_26_9_i_i_cast, %tmp_44_26_i_i_cast_2570

]]></Node>
<StgValue><ssdm name="tmp1710"/></StgValue>
</operation>

<operation id="6139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7978" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7753  %tmp2524_cast = zext i2 %tmp1710 to i3

]]></Node>
<StgValue><ssdm name="tmp2524_cast"/></StgValue>
</operation>

<operation id="6140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7979" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7754  %tmp1711 = add i3 %tmp2523_cast, %tmp2524_cast

]]></Node>
<StgValue><ssdm name="tmp1711"/></StgValue>
</operation>

<operation id="6141" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7981" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7756  %tmp1712 = add i2 %tmp_44_26_10_i_i_cas, %tmp_44_26_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1712"/></StgValue>
</operation>

<operation id="6142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7982" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7757  %tmp2526_cast = zext i2 %tmp1712 to i3

]]></Node>
<StgValue><ssdm name="tmp2526_cast"/></StgValue>
</operation>

<operation id="6143" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7983" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7758  %tmp1713 = add i2 %tmp_44_26_30_i_i_cas, %tmp_44_26_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1713"/></StgValue>
</operation>

<operation id="6144" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7984" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7759  %tmp1714 = add i2 %tmp_44_26_13_i_i_cas, %tmp1713

]]></Node>
<StgValue><ssdm name="tmp1714"/></StgValue>
</operation>

<operation id="6145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7985" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7760  %tmp2527_cast = zext i2 %tmp1714 to i3

]]></Node>
<StgValue><ssdm name="tmp2527_cast"/></StgValue>
</operation>

<operation id="6146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7986" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:7761  %tmp1715 = add i3 %tmp2526_cast, %tmp2527_cast

]]></Node>
<StgValue><ssdm name="tmp1715"/></StgValue>
</operation>

<operation id="6147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8001" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7776  %tmp_44_27_i_i_cast = zext i1 %tmp_43_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_i_i_cast"/></StgValue>
</operation>

<operation id="6148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7783  %tmp_44_27_1_i_i_cast = zext i1 %tmp_43_27_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_1_i_i_cast"/></StgValue>
</operation>

<operation id="6149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7790  %tmp_44_27_2_i_i_cast = zext i1 %tmp_43_27_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_2_i_i_cast"/></StgValue>
</operation>

<operation id="6150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8022" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7797  %tmp_44_27_3_i_i_cast = zext i1 %tmp_43_27_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_3_i_i_cast"/></StgValue>
</operation>

<operation id="6151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8029" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7804  %tmp_44_27_4_i_i_cast = zext i1 %tmp_43_27_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_4_i_i_cast"/></StgValue>
</operation>

<operation id="6152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8036" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7811  %tmp_44_27_5_i_i_cast = zext i1 %tmp_43_27_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_5_i_i_cast"/></StgValue>
</operation>

<operation id="6153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8043" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7818  %tmp_44_27_6_i_i_cast = zext i1 %tmp_43_27_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_6_i_i_cast"/></StgValue>
</operation>

<operation id="6154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8050" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7825  %tmp_44_27_7_i_i_cast = zext i1 %tmp_43_27_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_7_i_i_cast"/></StgValue>
</operation>

<operation id="6155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8057" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7832  %tmp_44_27_8_i_i_cast = zext i1 %tmp_43_27_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_8_i_i_cast"/></StgValue>
</operation>

<operation id="6156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8064" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7839  %tmp_44_27_9_i_i_cast = zext i1 %tmp_43_27_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_9_i_i_cast"/></StgValue>
</operation>

<operation id="6157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8071" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7846  %tmp_44_27_i_i_cast_2604 = zext i1 %tmp_43_27_i_i_2603 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_i_i_cast_2604"/></StgValue>
</operation>

<operation id="6158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8078" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7853  %tmp_44_27_10_i_i_cas = zext i1 %tmp_43_27_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_10_i_i_cas"/></StgValue>
</operation>

<operation id="6159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8085" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7860  %tmp_44_27_11_i_i_cas = zext i1 %tmp_43_27_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_11_i_i_cas"/></StgValue>
</operation>

<operation id="6160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8092" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7867  %tmp_44_27_12_i_i_cas = zext i1 %tmp_43_27_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_12_i_i_cas"/></StgValue>
</operation>

<operation id="6161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8099" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7874  %tmp_44_27_13_i_i_cas = zext i1 %tmp_43_27_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_13_i_i_cas"/></StgValue>
</operation>

<operation id="6162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8106" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7881  %tmp_44_27_14_i_i_cas = zext i1 %tmp_43_27_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_14_i_i_cas"/></StgValue>
</operation>

<operation id="6163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8113" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7888  %tmp_44_27_15_i_i_cas = zext i1 %tmp_43_27_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_15_i_i_cas"/></StgValue>
</operation>

<operation id="6164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8120" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7895  %tmp_44_27_16_i_i_cas = zext i1 %tmp_43_27_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_16_i_i_cas"/></StgValue>
</operation>

<operation id="6165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8127" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7902  %tmp_44_27_17_i_i_cas = zext i1 %tmp_43_27_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_17_i_i_cas"/></StgValue>
</operation>

<operation id="6166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8134" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7909  %tmp_44_27_18_i_i_cas = zext i1 %tmp_43_27_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_18_i_i_cas"/></StgValue>
</operation>

<operation id="6167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8141" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7916  %tmp_44_27_19_i_i_cas = zext i1 %tmp_43_27_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_19_i_i_cas"/></StgValue>
</operation>

<operation id="6168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8148" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7923  %tmp_44_27_20_i_i_cas = zext i1 %tmp_43_27_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_20_i_i_cas"/></StgValue>
</operation>

<operation id="6169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8155" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7930  %tmp_44_27_21_i_i_cas = zext i1 %tmp_43_27_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_21_i_i_cas"/></StgValue>
</operation>

<operation id="6170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8162" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7937  %tmp_44_27_22_i_i_cas = zext i1 %tmp_43_27_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_22_i_i_cas"/></StgValue>
</operation>

<operation id="6171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8169" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7944  %tmp_44_27_23_i_i_cas = zext i1 %tmp_43_27_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_23_i_i_cas"/></StgValue>
</operation>

<operation id="6172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8176" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7951  %tmp_44_27_24_i_i_cas = zext i1 %tmp_43_27_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_24_i_i_cas"/></StgValue>
</operation>

<operation id="6173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8183" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7958  %tmp_44_27_25_i_i_cas = zext i1 %tmp_43_27_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_25_i_i_cas"/></StgValue>
</operation>

<operation id="6174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8190" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7965  %tmp_44_27_26_i_i_cas = zext i1 %tmp_43_27_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_26_i_i_cas"/></StgValue>
</operation>

<operation id="6175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8218" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7993  %tmp_44_27_30_i_i_cas = zext i1 %tmp_43_27_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_30_i_i_cas"/></StgValue>
</operation>

<operation id="6176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8223" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7998  %tmp1753 = add i2 %tmp_44_27_23_i_i_cas, %tmp_44_27_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1753"/></StgValue>
</operation>

<operation id="6177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8224" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7999  %tmp2597_cast = zext i2 %tmp1753 to i3

]]></Node>
<StgValue><ssdm name="tmp2597_cast"/></StgValue>
</operation>

<operation id="6178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8225" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8000  %tmp1754 = add i2 %tmp_44_27_25_i_i_cas, %tmp_44_27_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1754"/></StgValue>
</operation>

<operation id="6179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8226" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8001  %tmp2598_cast = zext i2 %tmp1754 to i3

]]></Node>
<StgValue><ssdm name="tmp2598_cast"/></StgValue>
</operation>

<operation id="6180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8227" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8002  %tmp1755 = add i3 %tmp2597_cast, %tmp2598_cast

]]></Node>
<StgValue><ssdm name="tmp1755"/></StgValue>
</operation>

<operation id="6181" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8230" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8005  %tmp1757 = add i2 %tmp_44_27_15_i_i_cas, %tmp_44_27_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1757"/></StgValue>
</operation>

<operation id="6182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8231" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8006  %tmp2601_cast = zext i2 %tmp1757 to i3

]]></Node>
<StgValue><ssdm name="tmp2601_cast"/></StgValue>
</operation>

<operation id="6183" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8232" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8007  %tmp1758 = add i2 %tmp_44_27_17_i_i_cas, %tmp_44_27_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1758"/></StgValue>
</operation>

<operation id="6184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8233" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8008  %tmp2602_cast = zext i2 %tmp1758 to i3

]]></Node>
<StgValue><ssdm name="tmp2602_cast"/></StgValue>
</operation>

<operation id="6185" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8009  %tmp1759 = add i3 %tmp2601_cast, %tmp2602_cast

]]></Node>
<StgValue><ssdm name="tmp1759"/></StgValue>
</operation>

<operation id="6186" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8236" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8011  %tmp1760 = add i2 %tmp_44_27_19_i_i_cas, %tmp_44_27_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1760"/></StgValue>
</operation>

<operation id="6187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8237" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8012  %tmp2604_cast = zext i2 %tmp1760 to i3

]]></Node>
<StgValue><ssdm name="tmp2604_cast"/></StgValue>
</operation>

<operation id="6188" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8238" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8013  %tmp1761 = add i2 %tmp_44_27_21_i_i_cas, %tmp_44_27_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1761"/></StgValue>
</operation>

<operation id="6189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8239" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8014  %tmp2605_cast = zext i2 %tmp1761 to i3

]]></Node>
<StgValue><ssdm name="tmp2605_cast"/></StgValue>
</operation>

<operation id="6190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8240" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8015  %tmp1762 = add i3 %tmp2604_cast, %tmp2605_cast

]]></Node>
<StgValue><ssdm name="tmp1762"/></StgValue>
</operation>

<operation id="6191" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8245" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8020  %tmp1765 = add i2 %tmp_44_27_i_i_cast, %tmp_44_27_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1765"/></StgValue>
</operation>

<operation id="6192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8246" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8021  %tmp2609_cast = zext i2 %tmp1765 to i3

]]></Node>
<StgValue><ssdm name="tmp2609_cast"/></StgValue>
</operation>

<operation id="6193" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8247" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8022  %tmp1766 = add i2 %tmp_44_27_1_i_i_cast, %tmp_44_27_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1766"/></StgValue>
</operation>

<operation id="6194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8248" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8023  %tmp2610_cast = zext i2 %tmp1766 to i3

]]></Node>
<StgValue><ssdm name="tmp2610_cast"/></StgValue>
</operation>

<operation id="6195" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8249" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8024  %tmp1767 = add i3 %tmp2609_cast, %tmp2610_cast

]]></Node>
<StgValue><ssdm name="tmp1767"/></StgValue>
</operation>

<operation id="6196" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8251" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8026  %tmp1768 = add i2 %tmp_44_27_3_i_i_cast, %tmp_44_27_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1768"/></StgValue>
</operation>

<operation id="6197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8252" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8027  %tmp2612_cast = zext i2 %tmp1768 to i3

]]></Node>
<StgValue><ssdm name="tmp2612_cast"/></StgValue>
</operation>

<operation id="6198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8253" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8028  %tmp1769 = add i2 %tmp_44_27_5_i_i_cast, %tmp_44_27_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1769"/></StgValue>
</operation>

<operation id="6199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8254" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8029  %tmp2613_cast = zext i2 %tmp1769 to i3

]]></Node>
<StgValue><ssdm name="tmp2613_cast"/></StgValue>
</operation>

<operation id="6200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8030  %tmp1770 = add i3 %tmp2612_cast, %tmp2613_cast

]]></Node>
<StgValue><ssdm name="tmp1770"/></StgValue>
</operation>

<operation id="6201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8259" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8034  %tmp1772 = add i2 %tmp_44_27_7_i_i_cast, %tmp_44_27_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1772"/></StgValue>
</operation>

<operation id="6202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8260" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8035  %tmp2616_cast = zext i2 %tmp1772 to i3

]]></Node>
<StgValue><ssdm name="tmp2616_cast"/></StgValue>
</operation>

<operation id="6203" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8261" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8036  %tmp1773 = add i2 %tmp_44_27_9_i_i_cast, %tmp_44_27_i_i_cast_2604

]]></Node>
<StgValue><ssdm name="tmp1773"/></StgValue>
</operation>

<operation id="6204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8262" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8037  %tmp2617_cast = zext i2 %tmp1773 to i3

]]></Node>
<StgValue><ssdm name="tmp2617_cast"/></StgValue>
</operation>

<operation id="6205" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8038  %tmp1774 = add i3 %tmp2616_cast, %tmp2617_cast

]]></Node>
<StgValue><ssdm name="tmp1774"/></StgValue>
</operation>

<operation id="6206" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8265" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8040  %tmp1775 = add i2 %tmp_44_27_10_i_i_cas, %tmp_44_27_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1775"/></StgValue>
</operation>

<operation id="6207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8266" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8041  %tmp2619_cast = zext i2 %tmp1775 to i3

]]></Node>
<StgValue><ssdm name="tmp2619_cast"/></StgValue>
</operation>

<operation id="6208" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8267" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8042  %tmp1776 = add i2 %tmp_44_27_30_i_i_cas, %tmp_44_27_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1776"/></StgValue>
</operation>

<operation id="6209" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8268" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8043  %tmp1777 = add i2 %tmp_44_27_13_i_i_cas, %tmp1776

]]></Node>
<StgValue><ssdm name="tmp1777"/></StgValue>
</operation>

<operation id="6210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8269" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8044  %tmp2620_cast = zext i2 %tmp1777 to i3

]]></Node>
<StgValue><ssdm name="tmp2620_cast"/></StgValue>
</operation>

<operation id="6211" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8270" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8045  %tmp1778 = add i3 %tmp2619_cast, %tmp2620_cast

]]></Node>
<StgValue><ssdm name="tmp1778"/></StgValue>
</operation>

<operation id="6212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8285" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8060  %tmp_44_28_i_i_cast = zext i1 %tmp_43_28_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_i_i_cast"/></StgValue>
</operation>

<operation id="6213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8292" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8067  %tmp_44_28_1_i_i_cast = zext i1 %tmp_43_28_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_1_i_i_cast"/></StgValue>
</operation>

<operation id="6214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8299" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8074  %tmp_44_28_2_i_i_cast = zext i1 %tmp_43_28_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_2_i_i_cast"/></StgValue>
</operation>

<operation id="6215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8306" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8081  %tmp_44_28_3_i_i_cast = zext i1 %tmp_43_28_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_3_i_i_cast"/></StgValue>
</operation>

<operation id="6216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8313" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8088  %tmp_44_28_4_i_i_cast = zext i1 %tmp_43_28_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_4_i_i_cast"/></StgValue>
</operation>

<operation id="6217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8320" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8095  %tmp_44_28_5_i_i_cast = zext i1 %tmp_43_28_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_5_i_i_cast"/></StgValue>
</operation>

<operation id="6218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8327" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8102  %tmp_44_28_6_i_i_cast = zext i1 %tmp_43_28_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_6_i_i_cast"/></StgValue>
</operation>

<operation id="6219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8334" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8109  %tmp_44_28_7_i_i_cast = zext i1 %tmp_43_28_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_7_i_i_cast"/></StgValue>
</operation>

<operation id="6220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8341" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8116  %tmp_44_28_8_i_i_cast = zext i1 %tmp_43_28_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_8_i_i_cast"/></StgValue>
</operation>

<operation id="6221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8348" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8123  %tmp_44_28_9_i_i_cast = zext i1 %tmp_43_28_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_9_i_i_cast"/></StgValue>
</operation>

<operation id="6222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8355" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8130  %tmp_44_28_i_i_cast_2638 = zext i1 %tmp_43_28_i_i_2637 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_i_i_cast_2638"/></StgValue>
</operation>

<operation id="6223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8362" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8137  %tmp_44_28_10_i_i_cas = zext i1 %tmp_43_28_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_10_i_i_cas"/></StgValue>
</operation>

<operation id="6224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8369" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8144  %tmp_44_28_11_i_i_cas = zext i1 %tmp_43_28_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_11_i_i_cas"/></StgValue>
</operation>

<operation id="6225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8376" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8151  %tmp_44_28_12_i_i_cas = zext i1 %tmp_43_28_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_12_i_i_cas"/></StgValue>
</operation>

<operation id="6226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8383" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8158  %tmp_44_28_13_i_i_cas = zext i1 %tmp_43_28_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_13_i_i_cas"/></StgValue>
</operation>

<operation id="6227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8390" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8165  %tmp_44_28_14_i_i_cas = zext i1 %tmp_43_28_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_14_i_i_cas"/></StgValue>
</operation>

<operation id="6228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8397" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8172  %tmp_44_28_15_i_i_cas = zext i1 %tmp_43_28_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_15_i_i_cas"/></StgValue>
</operation>

<operation id="6229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8404" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8179  %tmp_44_28_16_i_i_cas = zext i1 %tmp_43_28_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_16_i_i_cas"/></StgValue>
</operation>

<operation id="6230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8411" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8186  %tmp_44_28_17_i_i_cas = zext i1 %tmp_43_28_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_17_i_i_cas"/></StgValue>
</operation>

<operation id="6231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8418" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8193  %tmp_44_28_18_i_i_cas = zext i1 %tmp_43_28_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_18_i_i_cas"/></StgValue>
</operation>

<operation id="6232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8425" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8200  %tmp_44_28_19_i_i_cas = zext i1 %tmp_43_28_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_19_i_i_cas"/></StgValue>
</operation>

<operation id="6233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8432" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8207  %tmp_44_28_20_i_i_cas = zext i1 %tmp_43_28_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_20_i_i_cas"/></StgValue>
</operation>

<operation id="6234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8439" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8214  %tmp_44_28_21_i_i_cas = zext i1 %tmp_43_28_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_21_i_i_cas"/></StgValue>
</operation>

<operation id="6235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8446" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8221  %tmp_44_28_22_i_i_cas = zext i1 %tmp_43_28_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_22_i_i_cas"/></StgValue>
</operation>

<operation id="6236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8453" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8228  %tmp_44_28_23_i_i_cas = zext i1 %tmp_43_28_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_23_i_i_cas"/></StgValue>
</operation>

<operation id="6237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8460" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8235  %tmp_44_28_24_i_i_cas = zext i1 %tmp_43_28_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_24_i_i_cas"/></StgValue>
</operation>

<operation id="6238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8467" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8242  %tmp_44_28_25_i_i_cas = zext i1 %tmp_43_28_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_25_i_i_cas"/></StgValue>
</operation>

<operation id="6239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8474" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8249  %tmp_44_28_26_i_i_cas = zext i1 %tmp_43_28_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_26_i_i_cas"/></StgValue>
</operation>

<operation id="6240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8502" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8277  %tmp_44_28_30_i_i_cas = zext i1 %tmp_43_28_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_30_i_i_cas"/></StgValue>
</operation>

<operation id="6241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8507" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8282  %tmp1816 = add i2 %tmp_44_28_23_i_i_cas, %tmp_44_28_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1816"/></StgValue>
</operation>

<operation id="6242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8508" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8283  %tmp2690_cast = zext i2 %tmp1816 to i3

]]></Node>
<StgValue><ssdm name="tmp2690_cast"/></StgValue>
</operation>

<operation id="6243" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8509" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8284  %tmp1817 = add i2 %tmp_44_28_25_i_i_cas, %tmp_44_28_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1817"/></StgValue>
</operation>

<operation id="6244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8510" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8285  %tmp2691_cast = zext i2 %tmp1817 to i3

]]></Node>
<StgValue><ssdm name="tmp2691_cast"/></StgValue>
</operation>

<operation id="6245" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8511" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8286  %tmp1818 = add i3 %tmp2690_cast, %tmp2691_cast

]]></Node>
<StgValue><ssdm name="tmp1818"/></StgValue>
</operation>

<operation id="6246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8514" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8289  %tmp1820 = add i2 %tmp_44_28_15_i_i_cas, %tmp_44_28_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1820"/></StgValue>
</operation>

<operation id="6247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8515" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8290  %tmp2694_cast = zext i2 %tmp1820 to i3

]]></Node>
<StgValue><ssdm name="tmp2694_cast"/></StgValue>
</operation>

<operation id="6248" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8516" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8291  %tmp1821 = add i2 %tmp_44_28_17_i_i_cas, %tmp_44_28_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1821"/></StgValue>
</operation>

<operation id="6249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8517" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8292  %tmp2695_cast = zext i2 %tmp1821 to i3

]]></Node>
<StgValue><ssdm name="tmp2695_cast"/></StgValue>
</operation>

<operation id="6250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8518" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8293  %tmp1822 = add i3 %tmp2694_cast, %tmp2695_cast

]]></Node>
<StgValue><ssdm name="tmp1822"/></StgValue>
</operation>

<operation id="6251" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8520" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8295  %tmp1823 = add i2 %tmp_44_28_19_i_i_cas, %tmp_44_28_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1823"/></StgValue>
</operation>

<operation id="6252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8521" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8296  %tmp2697_cast = zext i2 %tmp1823 to i3

]]></Node>
<StgValue><ssdm name="tmp2697_cast"/></StgValue>
</operation>

<operation id="6253" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8522" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8297  %tmp1824 = add i2 %tmp_44_28_21_i_i_cas, %tmp_44_28_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1824"/></StgValue>
</operation>

<operation id="6254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8523" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8298  %tmp2698_cast = zext i2 %tmp1824 to i3

]]></Node>
<StgValue><ssdm name="tmp2698_cast"/></StgValue>
</operation>

<operation id="6255" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8524" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8299  %tmp1825 = add i3 %tmp2697_cast, %tmp2698_cast

]]></Node>
<StgValue><ssdm name="tmp1825"/></StgValue>
</operation>

<operation id="6256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8529" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8304  %tmp1828 = add i2 %tmp_44_28_i_i_cast, %tmp_44_28_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1828"/></StgValue>
</operation>

<operation id="6257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8530" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8305  %tmp2702_cast = zext i2 %tmp1828 to i3

]]></Node>
<StgValue><ssdm name="tmp2702_cast"/></StgValue>
</operation>

<operation id="6258" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8531" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8306  %tmp1829 = add i2 %tmp_44_28_1_i_i_cast, %tmp_44_28_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1829"/></StgValue>
</operation>

<operation id="6259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8532" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8307  %tmp2703_cast = zext i2 %tmp1829 to i3

]]></Node>
<StgValue><ssdm name="tmp2703_cast"/></StgValue>
</operation>

<operation id="6260" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8533" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8308  %tmp1830 = add i3 %tmp2702_cast, %tmp2703_cast

]]></Node>
<StgValue><ssdm name="tmp1830"/></StgValue>
</operation>

<operation id="6261" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8535" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8310  %tmp1831 = add i2 %tmp_44_28_3_i_i_cast, %tmp_44_28_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1831"/></StgValue>
</operation>

<operation id="6262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8536" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8311  %tmp2705_cast = zext i2 %tmp1831 to i3

]]></Node>
<StgValue><ssdm name="tmp2705_cast"/></StgValue>
</operation>

<operation id="6263" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8537" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8312  %tmp1832 = add i2 %tmp_44_28_5_i_i_cast, %tmp_44_28_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1832"/></StgValue>
</operation>

<operation id="6264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8538" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8313  %tmp2706_cast = zext i2 %tmp1832 to i3

]]></Node>
<StgValue><ssdm name="tmp2706_cast"/></StgValue>
</operation>

<operation id="6265" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8539" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8314  %tmp1833 = add i3 %tmp2705_cast, %tmp2706_cast

]]></Node>
<StgValue><ssdm name="tmp1833"/></StgValue>
</operation>

<operation id="6266" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8543" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8318  %tmp1835 = add i2 %tmp_44_28_7_i_i_cast, %tmp_44_28_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1835"/></StgValue>
</operation>

<operation id="6267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8544" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8319  %tmp2709_cast = zext i2 %tmp1835 to i3

]]></Node>
<StgValue><ssdm name="tmp2709_cast"/></StgValue>
</operation>

<operation id="6268" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8545" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8320  %tmp1836 = add i2 %tmp_44_28_9_i_i_cast, %tmp_44_28_i_i_cast_2638

]]></Node>
<StgValue><ssdm name="tmp1836"/></StgValue>
</operation>

<operation id="6269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8546" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8321  %tmp2710_cast = zext i2 %tmp1836 to i3

]]></Node>
<StgValue><ssdm name="tmp2710_cast"/></StgValue>
</operation>

<operation id="6270" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8547" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8322  %tmp1837 = add i3 %tmp2709_cast, %tmp2710_cast

]]></Node>
<StgValue><ssdm name="tmp1837"/></StgValue>
</operation>

<operation id="6271" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8549" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8324  %tmp1838 = add i2 %tmp_44_28_10_i_i_cas, %tmp_44_28_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1838"/></StgValue>
</operation>

<operation id="6272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8550" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8325  %tmp2712_cast = zext i2 %tmp1838 to i3

]]></Node>
<StgValue><ssdm name="tmp2712_cast"/></StgValue>
</operation>

<operation id="6273" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8551" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8326  %tmp1839 = add i2 %tmp_44_28_30_i_i_cas, %tmp_44_28_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1839"/></StgValue>
</operation>

<operation id="6274" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8327  %tmp1840 = add i2 %tmp_44_28_13_i_i_cas, %tmp1839

]]></Node>
<StgValue><ssdm name="tmp1840"/></StgValue>
</operation>

<operation id="6275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8553" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8328  %tmp2713_cast = zext i2 %tmp1840 to i3

]]></Node>
<StgValue><ssdm name="tmp2713_cast"/></StgValue>
</operation>

<operation id="6276" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8554" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8329  %tmp1841 = add i3 %tmp2712_cast, %tmp2713_cast

]]></Node>
<StgValue><ssdm name="tmp1841"/></StgValue>
</operation>

<operation id="6277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8569" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8344  %tmp_44_29_i_i_cast = zext i1 %tmp_43_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_i_i_cast"/></StgValue>
</operation>

<operation id="6278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8576" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8351  %tmp_44_29_1_i_i_cast = zext i1 %tmp_43_29_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_1_i_i_cast"/></StgValue>
</operation>

<operation id="6279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8583" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8358  %tmp_44_29_2_i_i_cast = zext i1 %tmp_43_29_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_2_i_i_cast"/></StgValue>
</operation>

<operation id="6280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8590" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8365  %tmp_44_29_3_i_i_cast = zext i1 %tmp_43_29_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_3_i_i_cast"/></StgValue>
</operation>

<operation id="6281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8597" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8372  %tmp_44_29_4_i_i_cast = zext i1 %tmp_43_29_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_4_i_i_cast"/></StgValue>
</operation>

<operation id="6282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8604" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8379  %tmp_44_29_5_i_i_cast = zext i1 %tmp_43_29_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_5_i_i_cast"/></StgValue>
</operation>

<operation id="6283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8611" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8386  %tmp_44_29_6_i_i_cast = zext i1 %tmp_43_29_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_6_i_i_cast"/></StgValue>
</operation>

<operation id="6284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8618" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8393  %tmp_44_29_7_i_i_cast = zext i1 %tmp_43_29_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_7_i_i_cast"/></StgValue>
</operation>

<operation id="6285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8625" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8400  %tmp_44_29_8_i_i_cast = zext i1 %tmp_43_29_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_8_i_i_cast"/></StgValue>
</operation>

<operation id="6286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8632" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8407  %tmp_44_29_9_i_i_cast = zext i1 %tmp_43_29_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_9_i_i_cast"/></StgValue>
</operation>

<operation id="6287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8639" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8414  %tmp_44_29_i_i_cast_2672 = zext i1 %tmp_43_29_i_i_2671 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_i_i_cast_2672"/></StgValue>
</operation>

<operation id="6288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8646" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8421  %tmp_44_29_10_i_i_cas = zext i1 %tmp_43_29_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_10_i_i_cas"/></StgValue>
</operation>

<operation id="6289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8653" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8428  %tmp_44_29_11_i_i_cas = zext i1 %tmp_43_29_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_11_i_i_cas"/></StgValue>
</operation>

<operation id="6290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8660" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8435  %tmp_44_29_12_i_i_cas = zext i1 %tmp_43_29_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_12_i_i_cas"/></StgValue>
</operation>

<operation id="6291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8667" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8442  %tmp_44_29_13_i_i_cas = zext i1 %tmp_43_29_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_13_i_i_cas"/></StgValue>
</operation>

<operation id="6292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8674" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8449  %tmp_44_29_14_i_i_cas = zext i1 %tmp_43_29_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_14_i_i_cas"/></StgValue>
</operation>

<operation id="6293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8681" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8456  %tmp_44_29_15_i_i_cas = zext i1 %tmp_43_29_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_15_i_i_cas"/></StgValue>
</operation>

<operation id="6294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8688" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8463  %tmp_44_29_16_i_i_cas = zext i1 %tmp_43_29_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_16_i_i_cas"/></StgValue>
</operation>

<operation id="6295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8695" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8470  %tmp_44_29_17_i_i_cas = zext i1 %tmp_43_29_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_17_i_i_cas"/></StgValue>
</operation>

<operation id="6296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8702" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8477  %tmp_44_29_18_i_i_cas = zext i1 %tmp_43_29_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_18_i_i_cas"/></StgValue>
</operation>

<operation id="6297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8709" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8484  %tmp_44_29_19_i_i_cas = zext i1 %tmp_43_29_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_19_i_i_cas"/></StgValue>
</operation>

<operation id="6298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8716" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8491  %tmp_44_29_20_i_i_cas = zext i1 %tmp_43_29_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_20_i_i_cas"/></StgValue>
</operation>

<operation id="6299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8723" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8498  %tmp_44_29_21_i_i_cas = zext i1 %tmp_43_29_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_21_i_i_cas"/></StgValue>
</operation>

<operation id="6300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8730" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8505  %tmp_44_29_22_i_i_cas = zext i1 %tmp_43_29_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_22_i_i_cas"/></StgValue>
</operation>

<operation id="6301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8737" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8512  %tmp_44_29_23_i_i_cas = zext i1 %tmp_43_29_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_23_i_i_cas"/></StgValue>
</operation>

<operation id="6302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8744" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8519  %tmp_44_29_24_i_i_cas = zext i1 %tmp_43_29_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_24_i_i_cas"/></StgValue>
</operation>

<operation id="6303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8751" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8526  %tmp_44_29_25_i_i_cas = zext i1 %tmp_43_29_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_25_i_i_cas"/></StgValue>
</operation>

<operation id="6304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8758" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8533  %tmp_44_29_26_i_i_cas = zext i1 %tmp_43_29_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_26_i_i_cas"/></StgValue>
</operation>

<operation id="6305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8786" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8561  %tmp_44_29_30_i_i_cas = zext i1 %tmp_43_29_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_30_i_i_cas"/></StgValue>
</operation>

<operation id="6306" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8791" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8566  %tmp1879 = add i2 %tmp_44_29_23_i_i_cas, %tmp_44_29_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1879"/></StgValue>
</operation>

<operation id="6307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8792" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8567  %tmp2783_cast = zext i2 %tmp1879 to i3

]]></Node>
<StgValue><ssdm name="tmp2783_cast"/></StgValue>
</operation>

<operation id="6308" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8793" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8568  %tmp1880 = add i2 %tmp_44_29_25_i_i_cas, %tmp_44_29_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1880"/></StgValue>
</operation>

<operation id="6309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8794" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8569  %tmp2784_cast = zext i2 %tmp1880 to i3

]]></Node>
<StgValue><ssdm name="tmp2784_cast"/></StgValue>
</operation>

<operation id="6310" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8795" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8570  %tmp1881 = add i3 %tmp2783_cast, %tmp2784_cast

]]></Node>
<StgValue><ssdm name="tmp1881"/></StgValue>
</operation>

<operation id="6311" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8798" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8573  %tmp1883 = add i2 %tmp_44_29_15_i_i_cas, %tmp_44_29_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1883"/></StgValue>
</operation>

<operation id="6312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8799" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8574  %tmp2787_cast = zext i2 %tmp1883 to i3

]]></Node>
<StgValue><ssdm name="tmp2787_cast"/></StgValue>
</operation>

<operation id="6313" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8800" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8575  %tmp1884 = add i2 %tmp_44_29_17_i_i_cas, %tmp_44_29_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1884"/></StgValue>
</operation>

<operation id="6314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8801" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8576  %tmp2788_cast = zext i2 %tmp1884 to i3

]]></Node>
<StgValue><ssdm name="tmp2788_cast"/></StgValue>
</operation>

<operation id="6315" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8802" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8577  %tmp1885 = add i3 %tmp2787_cast, %tmp2788_cast

]]></Node>
<StgValue><ssdm name="tmp1885"/></StgValue>
</operation>

<operation id="6316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8804" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8579  %tmp1886 = add i2 %tmp_44_29_19_i_i_cas, %tmp_44_29_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1886"/></StgValue>
</operation>

<operation id="6317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8805" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8580  %tmp2790_cast = zext i2 %tmp1886 to i3

]]></Node>
<StgValue><ssdm name="tmp2790_cast"/></StgValue>
</operation>

<operation id="6318" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8806" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8581  %tmp1887 = add i2 %tmp_44_29_21_i_i_cas, %tmp_44_29_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1887"/></StgValue>
</operation>

<operation id="6319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8807" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8582  %tmp2791_cast = zext i2 %tmp1887 to i3

]]></Node>
<StgValue><ssdm name="tmp2791_cast"/></StgValue>
</operation>

<operation id="6320" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8808" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8583  %tmp1888 = add i3 %tmp2790_cast, %tmp2791_cast

]]></Node>
<StgValue><ssdm name="tmp1888"/></StgValue>
</operation>

<operation id="6321" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8813" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8588  %tmp1891 = add i2 %tmp_44_29_i_i_cast, %tmp_44_29_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1891"/></StgValue>
</operation>

<operation id="6322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8814" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8589  %tmp2795_cast = zext i2 %tmp1891 to i3

]]></Node>
<StgValue><ssdm name="tmp2795_cast"/></StgValue>
</operation>

<operation id="6323" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8815" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8590  %tmp1892 = add i2 %tmp_44_29_1_i_i_cast, %tmp_44_29_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1892"/></StgValue>
</operation>

<operation id="6324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8816" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8591  %tmp2796_cast = zext i2 %tmp1892 to i3

]]></Node>
<StgValue><ssdm name="tmp2796_cast"/></StgValue>
</operation>

<operation id="6325" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8817" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8592  %tmp1893 = add i3 %tmp2795_cast, %tmp2796_cast

]]></Node>
<StgValue><ssdm name="tmp1893"/></StgValue>
</operation>

<operation id="6326" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8819" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8594  %tmp1894 = add i2 %tmp_44_29_3_i_i_cast, %tmp_44_29_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1894"/></StgValue>
</operation>

<operation id="6327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8820" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8595  %tmp2798_cast = zext i2 %tmp1894 to i3

]]></Node>
<StgValue><ssdm name="tmp2798_cast"/></StgValue>
</operation>

<operation id="6328" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8821" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8596  %tmp1895 = add i2 %tmp_44_29_5_i_i_cast, %tmp_44_29_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1895"/></StgValue>
</operation>

<operation id="6329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8822" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8597  %tmp2799_cast = zext i2 %tmp1895 to i3

]]></Node>
<StgValue><ssdm name="tmp2799_cast"/></StgValue>
</operation>

<operation id="6330" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8823" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8598  %tmp1896 = add i3 %tmp2798_cast, %tmp2799_cast

]]></Node>
<StgValue><ssdm name="tmp1896"/></StgValue>
</operation>

<operation id="6331" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8602  %tmp1898 = add i2 %tmp_44_29_7_i_i_cast, %tmp_44_29_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1898"/></StgValue>
</operation>

<operation id="6332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8828" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8603  %tmp2802_cast = zext i2 %tmp1898 to i3

]]></Node>
<StgValue><ssdm name="tmp2802_cast"/></StgValue>
</operation>

<operation id="6333" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8829" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8604  %tmp1899 = add i2 %tmp_44_29_9_i_i_cast, %tmp_44_29_i_i_cast_2672

]]></Node>
<StgValue><ssdm name="tmp1899"/></StgValue>
</operation>

<operation id="6334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8830" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8605  %tmp2803_cast = zext i2 %tmp1899 to i3

]]></Node>
<StgValue><ssdm name="tmp2803_cast"/></StgValue>
</operation>

<operation id="6335" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8831" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8606  %tmp1900 = add i3 %tmp2802_cast, %tmp2803_cast

]]></Node>
<StgValue><ssdm name="tmp1900"/></StgValue>
</operation>

<operation id="6336" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8833" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8608  %tmp1901 = add i2 %tmp_44_29_10_i_i_cas, %tmp_44_29_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1901"/></StgValue>
</operation>

<operation id="6337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8834" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8609  %tmp2805_cast = zext i2 %tmp1901 to i3

]]></Node>
<StgValue><ssdm name="tmp2805_cast"/></StgValue>
</operation>

<operation id="6338" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8835" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8610  %tmp1902 = add i2 %tmp_44_29_30_i_i_cas, %tmp_44_29_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1902"/></StgValue>
</operation>

<operation id="6339" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8836" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8611  %tmp1903 = add i2 %tmp_44_29_13_i_i_cas, %tmp1902

]]></Node>
<StgValue><ssdm name="tmp1903"/></StgValue>
</operation>

<operation id="6340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8837" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8612  %tmp2806_cast = zext i2 %tmp1903 to i3

]]></Node>
<StgValue><ssdm name="tmp2806_cast"/></StgValue>
</operation>

<operation id="6341" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8838" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8613  %tmp1904 = add i3 %tmp2805_cast, %tmp2806_cast

]]></Node>
<StgValue><ssdm name="tmp1904"/></StgValue>
</operation>

<operation id="6342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8853" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8628  %tmp_44_30_i_i_cast = zext i1 %tmp_43_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_i_i_cast"/></StgValue>
</operation>

<operation id="6343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8860" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8635  %tmp_44_30_1_i_i_cast = zext i1 %tmp_43_30_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_1_i_i_cast"/></StgValue>
</operation>

<operation id="6344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8867" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8642  %tmp_44_30_2_i_i_cast = zext i1 %tmp_43_30_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_2_i_i_cast"/></StgValue>
</operation>

<operation id="6345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8874" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8649  %tmp_44_30_3_i_i_cast = zext i1 %tmp_43_30_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_3_i_i_cast"/></StgValue>
</operation>

<operation id="6346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8881" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8656  %tmp_44_30_4_i_i_cast = zext i1 %tmp_43_30_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_4_i_i_cast"/></StgValue>
</operation>

<operation id="6347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8888" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8663  %tmp_44_30_5_i_i_cast = zext i1 %tmp_43_30_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_5_i_i_cast"/></StgValue>
</operation>

<operation id="6348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8895" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8670  %tmp_44_30_6_i_i_cast = zext i1 %tmp_43_30_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_6_i_i_cast"/></StgValue>
</operation>

<operation id="6349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8902" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8677  %tmp_44_30_7_i_i_cast = zext i1 %tmp_43_30_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_7_i_i_cast"/></StgValue>
</operation>

<operation id="6350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8909" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8684  %tmp_44_30_8_i_i_cast = zext i1 %tmp_43_30_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_8_i_i_cast"/></StgValue>
</operation>

<operation id="6351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8916" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8691  %tmp_44_30_9_i_i_cast = zext i1 %tmp_43_30_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_9_i_i_cast"/></StgValue>
</operation>

<operation id="6352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8923" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8698  %tmp_44_30_i_i_cast_2706 = zext i1 %tmp_43_30_i_i_2705 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_i_i_cast_2706"/></StgValue>
</operation>

<operation id="6353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8930" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8705  %tmp_44_30_10_i_i_cas = zext i1 %tmp_43_30_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_10_i_i_cas"/></StgValue>
</operation>

<operation id="6354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8937" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8712  %tmp_44_30_11_i_i_cas = zext i1 %tmp_43_30_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_11_i_i_cas"/></StgValue>
</operation>

<operation id="6355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8944" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8719  %tmp_44_30_12_i_i_cas = zext i1 %tmp_43_30_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_12_i_i_cas"/></StgValue>
</operation>

<operation id="6356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8951" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8726  %tmp_44_30_13_i_i_cas = zext i1 %tmp_43_30_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_13_i_i_cas"/></StgValue>
</operation>

<operation id="6357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8958" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8733  %tmp_44_30_14_i_i_cas = zext i1 %tmp_43_30_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_14_i_i_cas"/></StgValue>
</operation>

<operation id="6358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8965" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8740  %tmp_44_30_15_i_i_cas = zext i1 %tmp_43_30_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_15_i_i_cas"/></StgValue>
</operation>

<operation id="6359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8972" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8747  %tmp_44_30_16_i_i_cas = zext i1 %tmp_43_30_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_16_i_i_cas"/></StgValue>
</operation>

<operation id="6360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8979" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8754  %tmp_44_30_17_i_i_cas = zext i1 %tmp_43_30_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_17_i_i_cas"/></StgValue>
</operation>

<operation id="6361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8986" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8761  %tmp_44_30_18_i_i_cas = zext i1 %tmp_43_30_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_18_i_i_cas"/></StgValue>
</operation>

<operation id="6362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8993" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8768  %tmp_44_30_19_i_i_cas = zext i1 %tmp_43_30_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_19_i_i_cas"/></StgValue>
</operation>

<operation id="6363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9000" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8775  %tmp_44_30_20_i_i_cas = zext i1 %tmp_43_30_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_20_i_i_cas"/></StgValue>
</operation>

<operation id="6364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9007" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8782  %tmp_44_30_21_i_i_cas = zext i1 %tmp_43_30_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_21_i_i_cas"/></StgValue>
</operation>

<operation id="6365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9014" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8789  %tmp_44_30_22_i_i_cas = zext i1 %tmp_43_30_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_22_i_i_cas"/></StgValue>
</operation>

<operation id="6366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9021" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8796  %tmp_44_30_23_i_i_cas = zext i1 %tmp_43_30_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_23_i_i_cas"/></StgValue>
</operation>

<operation id="6367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9028" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8803  %tmp_44_30_24_i_i_cas = zext i1 %tmp_43_30_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_24_i_i_cas"/></StgValue>
</operation>

<operation id="6368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9035" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8810  %tmp_44_30_25_i_i_cas = zext i1 %tmp_43_30_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_25_i_i_cas"/></StgValue>
</operation>

<operation id="6369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9042" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8817  %tmp_44_30_26_i_i_cas = zext i1 %tmp_43_30_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_26_i_i_cas"/></StgValue>
</operation>

<operation id="6370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9070" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8845  %tmp_44_30_30_i_i_cas = zext i1 %tmp_43_30_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_30_i_i_cas"/></StgValue>
</operation>

<operation id="6371" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9075" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8850  %tmp1942 = add i2 %tmp_44_30_23_i_i_cas, %tmp_44_30_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1942"/></StgValue>
</operation>

<operation id="6372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9076" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8851  %tmp2876_cast = zext i2 %tmp1942 to i3

]]></Node>
<StgValue><ssdm name="tmp2876_cast"/></StgValue>
</operation>

<operation id="6373" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9077" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8852  %tmp1943 = add i2 %tmp_44_30_25_i_i_cas, %tmp_44_30_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1943"/></StgValue>
</operation>

<operation id="6374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9078" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8853  %tmp2877_cast = zext i2 %tmp1943 to i3

]]></Node>
<StgValue><ssdm name="tmp2877_cast"/></StgValue>
</operation>

<operation id="6375" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9079" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8854  %tmp1944 = add i3 %tmp2876_cast, %tmp2877_cast

]]></Node>
<StgValue><ssdm name="tmp1944"/></StgValue>
</operation>

<operation id="6376" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9082" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8857  %tmp1946 = add i2 %tmp_44_30_15_i_i_cas, %tmp_44_30_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1946"/></StgValue>
</operation>

<operation id="6377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9083" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8858  %tmp2880_cast = zext i2 %tmp1946 to i3

]]></Node>
<StgValue><ssdm name="tmp2880_cast"/></StgValue>
</operation>

<operation id="6378" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9084" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8859  %tmp1947 = add i2 %tmp_44_30_17_i_i_cas, %tmp_44_30_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1947"/></StgValue>
</operation>

<operation id="6379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9085" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8860  %tmp2881_cast = zext i2 %tmp1947 to i3

]]></Node>
<StgValue><ssdm name="tmp2881_cast"/></StgValue>
</operation>

<operation id="6380" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9086" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8861  %tmp1948 = add i3 %tmp2880_cast, %tmp2881_cast

]]></Node>
<StgValue><ssdm name="tmp1948"/></StgValue>
</operation>

<operation id="6381" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9088" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8863  %tmp1949 = add i2 %tmp_44_30_19_i_i_cas, %tmp_44_30_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1949"/></StgValue>
</operation>

<operation id="6382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9089" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8864  %tmp2883_cast = zext i2 %tmp1949 to i3

]]></Node>
<StgValue><ssdm name="tmp2883_cast"/></StgValue>
</operation>

<operation id="6383" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9090" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8865  %tmp1950 = add i2 %tmp_44_30_21_i_i_cas, %tmp_44_30_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1950"/></StgValue>
</operation>

<operation id="6384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9091" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8866  %tmp2884_cast = zext i2 %tmp1950 to i3

]]></Node>
<StgValue><ssdm name="tmp2884_cast"/></StgValue>
</operation>

<operation id="6385" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9092" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8867  %tmp1951 = add i3 %tmp2883_cast, %tmp2884_cast

]]></Node>
<StgValue><ssdm name="tmp1951"/></StgValue>
</operation>

<operation id="6386" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9097" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8872  %tmp1954 = add i2 %tmp_44_30_i_i_cast, %tmp_44_30_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1954"/></StgValue>
</operation>

<operation id="6387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9098" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8873  %tmp2888_cast = zext i2 %tmp1954 to i3

]]></Node>
<StgValue><ssdm name="tmp2888_cast"/></StgValue>
</operation>

<operation id="6388" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9099" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8874  %tmp1955 = add i2 %tmp_44_30_1_i_i_cast, %tmp_44_30_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1955"/></StgValue>
</operation>

<operation id="6389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9100" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8875  %tmp2889_cast = zext i2 %tmp1955 to i3

]]></Node>
<StgValue><ssdm name="tmp2889_cast"/></StgValue>
</operation>

<operation id="6390" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8876  %tmp1956 = add i3 %tmp2888_cast, %tmp2889_cast

]]></Node>
<StgValue><ssdm name="tmp1956"/></StgValue>
</operation>

<operation id="6391" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8878  %tmp1957 = add i2 %tmp_44_30_3_i_i_cast, %tmp_44_30_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1957"/></StgValue>
</operation>

<operation id="6392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9104" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8879  %tmp2891_cast = zext i2 %tmp1957 to i3

]]></Node>
<StgValue><ssdm name="tmp2891_cast"/></StgValue>
</operation>

<operation id="6393" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8880  %tmp1958 = add i2 %tmp_44_30_5_i_i_cast, %tmp_44_30_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1958"/></StgValue>
</operation>

<operation id="6394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9106" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8881  %tmp2892_cast = zext i2 %tmp1958 to i3

]]></Node>
<StgValue><ssdm name="tmp2892_cast"/></StgValue>
</operation>

<operation id="6395" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8882  %tmp1959 = add i3 %tmp2891_cast, %tmp2892_cast

]]></Node>
<StgValue><ssdm name="tmp1959"/></StgValue>
</operation>

<operation id="6396" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8886  %tmp1961 = add i2 %tmp_44_30_7_i_i_cast, %tmp_44_30_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1961"/></StgValue>
</operation>

<operation id="6397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9112" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8887  %tmp2895_cast = zext i2 %tmp1961 to i3

]]></Node>
<StgValue><ssdm name="tmp2895_cast"/></StgValue>
</operation>

<operation id="6398" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8888  %tmp1962 = add i2 %tmp_44_30_9_i_i_cast, %tmp_44_30_i_i_cast_2706

]]></Node>
<StgValue><ssdm name="tmp1962"/></StgValue>
</operation>

<operation id="6399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9114" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8889  %tmp2896_cast = zext i2 %tmp1962 to i3

]]></Node>
<StgValue><ssdm name="tmp2896_cast"/></StgValue>
</operation>

<operation id="6400" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8890  %tmp1963 = add i3 %tmp2895_cast, %tmp2896_cast

]]></Node>
<StgValue><ssdm name="tmp1963"/></StgValue>
</operation>

<operation id="6401" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8892  %tmp1964 = add i2 %tmp_44_30_10_i_i_cas, %tmp_44_30_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1964"/></StgValue>
</operation>

<operation id="6402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9118" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8893  %tmp2898_cast = zext i2 %tmp1964 to i3

]]></Node>
<StgValue><ssdm name="tmp2898_cast"/></StgValue>
</operation>

<operation id="6403" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8894  %tmp1965 = add i2 %tmp_44_30_30_i_i_cas, %tmp_44_30_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1965"/></StgValue>
</operation>

<operation id="6404" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8895  %tmp1966 = add i2 %tmp_44_30_13_i_i_cas, %tmp1965

]]></Node>
<StgValue><ssdm name="tmp1966"/></StgValue>
</operation>

<operation id="6405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9121" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8896  %tmp2899_cast = zext i2 %tmp1966 to i3

]]></Node>
<StgValue><ssdm name="tmp2899_cast"/></StgValue>
</operation>

<operation id="6406" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9122" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:8897  %tmp1967 = add i3 %tmp2898_cast, %tmp2899_cast

]]></Node>
<StgValue><ssdm name="tmp1967"/></StgValue>
</operation>

<operation id="6407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9137" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8912  %tmp_44_31_i_i_cast = zext i1 %tmp_43_31_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_i_i_cast"/></StgValue>
</operation>

<operation id="6408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9144" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8919  %tmp_44_31_1_i_i_cast = zext i1 %tmp_43_31_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_1_i_i_cast"/></StgValue>
</operation>

<operation id="6409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9151" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8926  %tmp_44_31_2_i_i_cast = zext i1 %tmp_43_31_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_2_i_i_cast"/></StgValue>
</operation>

<operation id="6410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9158" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8933  %tmp_44_31_3_i_i_cast = zext i1 %tmp_43_31_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_3_i_i_cast"/></StgValue>
</operation>

<operation id="6411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9165" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8940  %tmp_44_31_4_i_i_cast = zext i1 %tmp_43_31_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_4_i_i_cast"/></StgValue>
</operation>

<operation id="6412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9172" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8947  %tmp_44_31_5_i_i_cast = zext i1 %tmp_43_31_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_5_i_i_cast"/></StgValue>
</operation>

<operation id="6413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9179" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8954  %tmp_44_31_6_i_i_cast = zext i1 %tmp_43_31_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_6_i_i_cast"/></StgValue>
</operation>

<operation id="6414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9186" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8961  %tmp_44_31_7_i_i_cast = zext i1 %tmp_43_31_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_7_i_i_cast"/></StgValue>
</operation>

<operation id="6415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9193" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8968  %tmp_44_31_8_i_i_cast = zext i1 %tmp_43_31_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_8_i_i_cast"/></StgValue>
</operation>

<operation id="6416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9200" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8975  %tmp_44_31_9_i_i_cast = zext i1 %tmp_43_31_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_9_i_i_cast"/></StgValue>
</operation>

<operation id="6417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9207" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8982  %tmp_44_31_i_i_cast_2740 = zext i1 %tmp_43_31_i_i_2739 to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_i_i_cast_2740"/></StgValue>
</operation>

<operation id="6418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9214" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8989  %tmp_44_31_10_i_i_cas = zext i1 %tmp_43_31_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_10_i_i_cas"/></StgValue>
</operation>

<operation id="6419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9221" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8996  %tmp_44_31_11_i_i_cas = zext i1 %tmp_43_31_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_11_i_i_cas"/></StgValue>
</operation>

<operation id="6420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9228" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9003  %tmp_44_31_12_i_i_cas = zext i1 %tmp_43_31_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_12_i_i_cas"/></StgValue>
</operation>

<operation id="6421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9235" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9010  %tmp_44_31_13_i_i_cas = zext i1 %tmp_43_31_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_13_i_i_cas"/></StgValue>
</operation>

<operation id="6422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9242" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9017  %tmp_44_31_14_i_i_cas = zext i1 %tmp_43_31_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_14_i_i_cas"/></StgValue>
</operation>

<operation id="6423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9249" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9024  %tmp_44_31_15_i_i_cas = zext i1 %tmp_43_31_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_15_i_i_cas"/></StgValue>
</operation>

<operation id="6424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9256" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9031  %tmp_44_31_16_i_i_cas = zext i1 %tmp_43_31_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_16_i_i_cas"/></StgValue>
</operation>

<operation id="6425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9263" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9038  %tmp_44_31_17_i_i_cas = zext i1 %tmp_43_31_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_17_i_i_cas"/></StgValue>
</operation>

<operation id="6426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9270" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9045  %tmp_44_31_18_i_i_cas = zext i1 %tmp_43_31_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_18_i_i_cas"/></StgValue>
</operation>

<operation id="6427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9277" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9052  %tmp_44_31_19_i_i_cas = zext i1 %tmp_43_31_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_19_i_i_cas"/></StgValue>
</operation>

<operation id="6428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9284" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9059  %tmp_44_31_20_i_i_cas = zext i1 %tmp_43_31_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_20_i_i_cas"/></StgValue>
</operation>

<operation id="6429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9291" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9066  %tmp_44_31_21_i_i_cas = zext i1 %tmp_43_31_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_21_i_i_cas"/></StgValue>
</operation>

<operation id="6430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9298" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9073  %tmp_44_31_22_i_i_cas = zext i1 %tmp_43_31_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_22_i_i_cas"/></StgValue>
</operation>

<operation id="6431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9305" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9080  %tmp_44_31_23_i_i_cas = zext i1 %tmp_43_31_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_23_i_i_cas"/></StgValue>
</operation>

<operation id="6432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9312" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9087  %tmp_44_31_24_i_i_cas = zext i1 %tmp_43_31_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_24_i_i_cas"/></StgValue>
</operation>

<operation id="6433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9319" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9094  %tmp_44_31_25_i_i_cas = zext i1 %tmp_43_31_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_25_i_i_cas"/></StgValue>
</operation>

<operation id="6434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9326" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9101  %tmp_44_31_26_i_i_cas = zext i1 %tmp_43_31_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_26_i_i_cas"/></StgValue>
</operation>

<operation id="6435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9354" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9129  %tmp_44_31_30_i_i_cas = zext i1 %tmp_43_31_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_30_i_i_cas"/></StgValue>
</operation>

<operation id="6436" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9359" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9134  %tmp2005 = add i2 %tmp_44_31_23_i_i_cas, %tmp_44_31_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2005"/></StgValue>
</operation>

<operation id="6437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9360" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9135  %tmp2969_cast = zext i2 %tmp2005 to i3

]]></Node>
<StgValue><ssdm name="tmp2969_cast"/></StgValue>
</operation>

<operation id="6438" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9361" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9136  %tmp2006 = add i2 %tmp_44_31_25_i_i_cas, %tmp_44_31_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2006"/></StgValue>
</operation>

<operation id="6439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9362" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9137  %tmp2970_cast = zext i2 %tmp2006 to i3

]]></Node>
<StgValue><ssdm name="tmp2970_cast"/></StgValue>
</operation>

<operation id="6440" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9363" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9138  %tmp2007 = add i3 %tmp2969_cast, %tmp2970_cast

]]></Node>
<StgValue><ssdm name="tmp2007"/></StgValue>
</operation>

<operation id="6441" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9366" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9141  %tmp2009 = add i2 %tmp_44_31_15_i_i_cas, %tmp_44_31_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2009"/></StgValue>
</operation>

<operation id="6442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9367" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9142  %tmp2973_cast = zext i2 %tmp2009 to i3

]]></Node>
<StgValue><ssdm name="tmp2973_cast"/></StgValue>
</operation>

<operation id="6443" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9368" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9143  %tmp2010 = add i2 %tmp_44_31_17_i_i_cas, %tmp_44_31_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2010"/></StgValue>
</operation>

<operation id="6444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9369" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9144  %tmp2974_cast = zext i2 %tmp2010 to i3

]]></Node>
<StgValue><ssdm name="tmp2974_cast"/></StgValue>
</operation>

<operation id="6445" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9370" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9145  %tmp2011 = add i3 %tmp2973_cast, %tmp2974_cast

]]></Node>
<StgValue><ssdm name="tmp2011"/></StgValue>
</operation>

<operation id="6446" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9372" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9147  %tmp2012 = add i2 %tmp_44_31_19_i_i_cas, %tmp_44_31_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2012"/></StgValue>
</operation>

<operation id="6447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9373" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9148  %tmp2976_cast = zext i2 %tmp2012 to i3

]]></Node>
<StgValue><ssdm name="tmp2976_cast"/></StgValue>
</operation>

<operation id="6448" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9374" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9149  %tmp2013 = add i2 %tmp_44_31_21_i_i_cas, %tmp_44_31_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2013"/></StgValue>
</operation>

<operation id="6449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9375" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9150  %tmp2977_cast = zext i2 %tmp2013 to i3

]]></Node>
<StgValue><ssdm name="tmp2977_cast"/></StgValue>
</operation>

<operation id="6450" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9376" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9151  %tmp2014 = add i3 %tmp2976_cast, %tmp2977_cast

]]></Node>
<StgValue><ssdm name="tmp2014"/></StgValue>
</operation>

<operation id="6451" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9381" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9156  %tmp2017 = add i2 %tmp_44_31_i_i_cast, %tmp_44_31_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2017"/></StgValue>
</operation>

<operation id="6452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9382" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9157  %tmp2981_cast = zext i2 %tmp2017 to i3

]]></Node>
<StgValue><ssdm name="tmp2981_cast"/></StgValue>
</operation>

<operation id="6453" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9158  %tmp2018 = add i2 %tmp_44_31_1_i_i_cast, %tmp_44_31_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp2018"/></StgValue>
</operation>

<operation id="6454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9384" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9159  %tmp2982_cast = zext i2 %tmp2018 to i3

]]></Node>
<StgValue><ssdm name="tmp2982_cast"/></StgValue>
</operation>

<operation id="6455" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9385" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9160  %tmp2019 = add i3 %tmp2981_cast, %tmp2982_cast

]]></Node>
<StgValue><ssdm name="tmp2019"/></StgValue>
</operation>

<operation id="6456" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9387" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9162  %tmp2020 = add i2 %tmp_44_31_3_i_i_cast, %tmp_44_31_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp2020"/></StgValue>
</operation>

<operation id="6457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9388" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9163  %tmp2984_cast = zext i2 %tmp2020 to i3

]]></Node>
<StgValue><ssdm name="tmp2984_cast"/></StgValue>
</operation>

<operation id="6458" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9389" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9164  %tmp2021 = add i2 %tmp_44_31_5_i_i_cast, %tmp_44_31_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp2021"/></StgValue>
</operation>

<operation id="6459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9390" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9165  %tmp2985_cast = zext i2 %tmp2021 to i3

]]></Node>
<StgValue><ssdm name="tmp2985_cast"/></StgValue>
</operation>

<operation id="6460" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9166  %tmp2022 = add i3 %tmp2984_cast, %tmp2985_cast

]]></Node>
<StgValue><ssdm name="tmp2022"/></StgValue>
</operation>

<operation id="6461" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9395" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9170  %tmp2024 = add i2 %tmp_44_31_7_i_i_cast, %tmp_44_31_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp2024"/></StgValue>
</operation>

<operation id="6462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9396" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9171  %tmp2988_cast = zext i2 %tmp2024 to i3

]]></Node>
<StgValue><ssdm name="tmp2988_cast"/></StgValue>
</operation>

<operation id="6463" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9397" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9172  %tmp2025 = add i2 %tmp_44_31_9_i_i_cast, %tmp_44_31_i_i_cast_2740

]]></Node>
<StgValue><ssdm name="tmp2025"/></StgValue>
</operation>

<operation id="6464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9398" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9173  %tmp2989_cast = zext i2 %tmp2025 to i3

]]></Node>
<StgValue><ssdm name="tmp2989_cast"/></StgValue>
</operation>

<operation id="6465" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9399" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9174  %tmp2026 = add i3 %tmp2988_cast, %tmp2989_cast

]]></Node>
<StgValue><ssdm name="tmp2026"/></StgValue>
</operation>

<operation id="6466" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9176  %tmp2027 = add i2 %tmp_44_31_10_i_i_cas, %tmp_44_31_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2027"/></StgValue>
</operation>

<operation id="6467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9402" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9177  %tmp2991_cast = zext i2 %tmp2027 to i3

]]></Node>
<StgValue><ssdm name="tmp2991_cast"/></StgValue>
</operation>

<operation id="6468" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9403" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9178  %tmp2028 = add i2 %tmp_44_31_30_i_i_cas, %tmp_44_31_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2028"/></StgValue>
</operation>

<operation id="6469" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9179  %tmp2029 = add i2 %tmp_44_31_13_i_i_cas, %tmp2028

]]></Node>
<StgValue><ssdm name="tmp2029"/></StgValue>
</operation>

<operation id="6470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9405" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9180  %tmp2992_cast = zext i2 %tmp2029 to i3

]]></Node>
<StgValue><ssdm name="tmp2992_cast"/></StgValue>
</operation>

<operation id="6471" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9406" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:9181  %tmp2030 = add i3 %tmp2991_cast, %tmp2992_cast

]]></Node>
<StgValue><ssdm name="tmp2030"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="6472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:301  %tmp_44_0_27_i_i_cast = zext i1 %tmp_43_0_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_27_i_i_cast"/></StgValue>
</operation>

<operation id="6473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:317  %tmp_44_0_29_i_i_cast = zext i1 %tmp_43_0_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_0_29_i_i_cast"/></StgValue>
</operation>

<operation id="6474" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:327  %tmp50 = add i2 %tmp_44_0_27_i_i_cast, %tmp_44_0_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="6475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:342  %tmp89_cast = zext i3 %tmp58 to i4

]]></Node>
<StgValue><ssdm name="tmp89_cast"/></StgValue>
</operation>

<operation id="6476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:348  %tmp92_cast = zext i3 %tmp61 to i4

]]></Node>
<StgValue><ssdm name="tmp92_cast"/></StgValue>
</operation>

<operation id="6477" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:349  %tmp62 = add i4 %tmp89_cast, %tmp92_cast

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="6478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:357  %tmp97_cast = zext i3 %tmp66 to i4

]]></Node>
<StgValue><ssdm name="tmp97_cast"/></StgValue>
</operation>

<operation id="6479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:363  %tmp100_cast = zext i3 %tmp69 to i4

]]></Node>
<StgValue><ssdm name="tmp100_cast"/></StgValue>
</operation>

<operation id="6480" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:364  %tmp70 = add i4 %tmp97_cast, %tmp100_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="6481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:365  %tmp96_cast = zext i4 %tmp70 to i5

]]></Node>
<StgValue><ssdm name="tmp96_cast"/></StgValue>
</operation>

<operation id="6482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:371  %tmp104_cast = zext i3 %tmp73 to i4

]]></Node>
<StgValue><ssdm name="tmp104_cast"/></StgValue>
</operation>

<operation id="6483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:378  %tmp107_cast = zext i3 %tmp77 to i4

]]></Node>
<StgValue><ssdm name="tmp107_cast"/></StgValue>
</operation>

<operation id="6484" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:379  %tmp78 = add i4 %tmp104_cast, %tmp107_cast

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="6485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:380  %tmp103_cast = zext i4 %tmp78 to i5

]]></Node>
<StgValue><ssdm name="tmp103_cast"/></StgValue>
</operation>

<operation id="6486" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:381  %tmp79 = add i5 %tmp96_cast, %tmp103_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="6487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:588  %tmp_44_1_27_i_i_cast = zext i1 %tmp_43_1_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_27_i_i_cast"/></StgValue>
</operation>

<operation id="6488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:602  %tmp_44_1_29_i_i_cast = zext i1 %tmp_43_1_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_1_29_i_i_cast"/></StgValue>
</operation>

<operation id="6489" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:611  %tmp113 = add i2 %tmp_44_1_27_i_i_cast, %tmp_44_1_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="6490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:626  %tmp182_cast = zext i3 %tmp121 to i4

]]></Node>
<StgValue><ssdm name="tmp182_cast"/></StgValue>
</operation>

<operation id="6491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:632  %tmp185_cast = zext i3 %tmp124 to i4

]]></Node>
<StgValue><ssdm name="tmp185_cast"/></StgValue>
</operation>

<operation id="6492" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:633  %tmp125 = add i4 %tmp182_cast, %tmp185_cast

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="6493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:641  %tmp190_cast = zext i3 %tmp129 to i4

]]></Node>
<StgValue><ssdm name="tmp190_cast"/></StgValue>
</operation>

<operation id="6494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:647  %tmp193_cast = zext i3 %tmp132 to i4

]]></Node>
<StgValue><ssdm name="tmp193_cast"/></StgValue>
</operation>

<operation id="6495" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:648  %tmp133 = add i4 %tmp190_cast, %tmp193_cast

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="6496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:649  %tmp189_cast = zext i4 %tmp133 to i5

]]></Node>
<StgValue><ssdm name="tmp189_cast"/></StgValue>
</operation>

<operation id="6497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:655  %tmp197_cast = zext i3 %tmp136 to i4

]]></Node>
<StgValue><ssdm name="tmp197_cast"/></StgValue>
</operation>

<operation id="6498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:662  %tmp200_cast = zext i3 %tmp140 to i4

]]></Node>
<StgValue><ssdm name="tmp200_cast"/></StgValue>
</operation>

<operation id="6499" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:663  %tmp141 = add i4 %tmp197_cast, %tmp200_cast

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="6500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:664  %tmp196_cast = zext i4 %tmp141 to i5

]]></Node>
<StgValue><ssdm name="tmp196_cast"/></StgValue>
</operation>

<operation id="6501" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:665  %tmp142 = add i5 %tmp189_cast, %tmp196_cast

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="6502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:872  %tmp_44_2_27_i_i_cast = zext i1 %tmp_43_2_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_27_i_i_cast"/></StgValue>
</operation>

<operation id="6503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:886  %tmp_44_2_29_i_i_cast = zext i1 %tmp_43_2_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_2_29_i_i_cast"/></StgValue>
</operation>

<operation id="6504" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:895  %tmp176 = add i2 %tmp_44_2_27_i_i_cast, %tmp_44_2_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="6505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:910  %tmp275_cast = zext i3 %tmp184 to i4

]]></Node>
<StgValue><ssdm name="tmp275_cast"/></StgValue>
</operation>

<operation id="6506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:916  %tmp278_cast = zext i3 %tmp187 to i4

]]></Node>
<StgValue><ssdm name="tmp278_cast"/></StgValue>
</operation>

<operation id="6507" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:917  %tmp188 = add i4 %tmp275_cast, %tmp278_cast

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="6508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:925  %tmp283_cast = zext i3 %tmp192 to i4

]]></Node>
<StgValue><ssdm name="tmp283_cast"/></StgValue>
</operation>

<operation id="6509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:931  %tmp286_cast = zext i3 %tmp195 to i4

]]></Node>
<StgValue><ssdm name="tmp286_cast"/></StgValue>
</operation>

<operation id="6510" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:932  %tmp196 = add i4 %tmp283_cast, %tmp286_cast

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="6511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:933  %tmp282_cast = zext i4 %tmp196 to i5

]]></Node>
<StgValue><ssdm name="tmp282_cast"/></StgValue>
</operation>

<operation id="6512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:939  %tmp290_cast = zext i3 %tmp199 to i4

]]></Node>
<StgValue><ssdm name="tmp290_cast"/></StgValue>
</operation>

<operation id="6513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:946  %tmp293_cast = zext i3 %tmp203 to i4

]]></Node>
<StgValue><ssdm name="tmp293_cast"/></StgValue>
</operation>

<operation id="6514" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:947  %tmp204 = add i4 %tmp290_cast, %tmp293_cast

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="6515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:948  %tmp289_cast = zext i4 %tmp204 to i5

]]></Node>
<StgValue><ssdm name="tmp289_cast"/></StgValue>
</operation>

<operation id="6516" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:949  %tmp205 = add i5 %tmp282_cast, %tmp289_cast

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="6517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1156  %tmp_44_3_27_i_i_cast = zext i1 %tmp_43_3_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_27_i_i_cast"/></StgValue>
</operation>

<operation id="6518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1170  %tmp_44_3_29_i_i_cast = zext i1 %tmp_43_3_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_3_29_i_i_cast"/></StgValue>
</operation>

<operation id="6519" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1179  %tmp239 = add i2 %tmp_44_3_27_i_i_cast, %tmp_44_3_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="6520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1194  %tmp368_cast = zext i3 %tmp247 to i4

]]></Node>
<StgValue><ssdm name="tmp368_cast"/></StgValue>
</operation>

<operation id="6521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1200  %tmp371_cast = zext i3 %tmp250 to i4

]]></Node>
<StgValue><ssdm name="tmp371_cast"/></StgValue>
</operation>

<operation id="6522" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1201  %tmp251 = add i4 %tmp368_cast, %tmp371_cast

]]></Node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="6523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1209  %tmp376_cast = zext i3 %tmp255 to i4

]]></Node>
<StgValue><ssdm name="tmp376_cast"/></StgValue>
</operation>

<operation id="6524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1215  %tmp379_cast = zext i3 %tmp258 to i4

]]></Node>
<StgValue><ssdm name="tmp379_cast"/></StgValue>
</operation>

<operation id="6525" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1216  %tmp259 = add i4 %tmp376_cast, %tmp379_cast

]]></Node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="6526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1217  %tmp375_cast = zext i4 %tmp259 to i5

]]></Node>
<StgValue><ssdm name="tmp375_cast"/></StgValue>
</operation>

<operation id="6527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1223  %tmp383_cast = zext i3 %tmp262 to i4

]]></Node>
<StgValue><ssdm name="tmp383_cast"/></StgValue>
</operation>

<operation id="6528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1230  %tmp386_cast = zext i3 %tmp266 to i4

]]></Node>
<StgValue><ssdm name="tmp386_cast"/></StgValue>
</operation>

<operation id="6529" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1231  %tmp267 = add i4 %tmp383_cast, %tmp386_cast

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="6530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1232  %tmp382_cast = zext i4 %tmp267 to i5

]]></Node>
<StgValue><ssdm name="tmp382_cast"/></StgValue>
</operation>

<operation id="6531" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1233  %tmp268 = add i5 %tmp375_cast, %tmp382_cast

]]></Node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="6532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1440  %tmp_44_4_27_i_i_cast = zext i1 %tmp_43_4_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_27_i_i_cast"/></StgValue>
</operation>

<operation id="6533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1454  %tmp_44_4_29_i_i_cast = zext i1 %tmp_43_4_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_4_29_i_i_cast"/></StgValue>
</operation>

<operation id="6534" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1463  %tmp302 = add i2 %tmp_44_4_27_i_i_cast, %tmp_44_4_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="6535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1478  %tmp461_cast = zext i3 %tmp310 to i4

]]></Node>
<StgValue><ssdm name="tmp461_cast"/></StgValue>
</operation>

<operation id="6536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1484  %tmp464_cast = zext i3 %tmp313 to i4

]]></Node>
<StgValue><ssdm name="tmp464_cast"/></StgValue>
</operation>

<operation id="6537" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1485  %tmp314 = add i4 %tmp461_cast, %tmp464_cast

]]></Node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="6538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1493  %tmp469_cast = zext i3 %tmp318 to i4

]]></Node>
<StgValue><ssdm name="tmp469_cast"/></StgValue>
</operation>

<operation id="6539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1499  %tmp472_cast = zext i3 %tmp321 to i4

]]></Node>
<StgValue><ssdm name="tmp472_cast"/></StgValue>
</operation>

<operation id="6540" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1500  %tmp322 = add i4 %tmp469_cast, %tmp472_cast

]]></Node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="6541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1501  %tmp468_cast = zext i4 %tmp322 to i5

]]></Node>
<StgValue><ssdm name="tmp468_cast"/></StgValue>
</operation>

<operation id="6542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1507  %tmp476_cast = zext i3 %tmp325 to i4

]]></Node>
<StgValue><ssdm name="tmp476_cast"/></StgValue>
</operation>

<operation id="6543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1514  %tmp479_cast = zext i3 %tmp329 to i4

]]></Node>
<StgValue><ssdm name="tmp479_cast"/></StgValue>
</operation>

<operation id="6544" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1515  %tmp330 = add i4 %tmp476_cast, %tmp479_cast

]]></Node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="6545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1516  %tmp475_cast = zext i4 %tmp330 to i5

]]></Node>
<StgValue><ssdm name="tmp475_cast"/></StgValue>
</operation>

<operation id="6546" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1517  %tmp331 = add i5 %tmp468_cast, %tmp475_cast

]]></Node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="6547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1724  %tmp_44_5_27_i_i_cast = zext i1 %tmp_43_5_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_27_i_i_cast"/></StgValue>
</operation>

<operation id="6548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1738  %tmp_44_5_29_i_i_cast = zext i1 %tmp_43_5_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_5_29_i_i_cast"/></StgValue>
</operation>

<operation id="6549" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1747  %tmp365 = add i2 %tmp_44_5_27_i_i_cast, %tmp_44_5_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="6550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1762  %tmp554_cast = zext i3 %tmp373 to i4

]]></Node>
<StgValue><ssdm name="tmp554_cast"/></StgValue>
</operation>

<operation id="6551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1768  %tmp557_cast = zext i3 %tmp376 to i4

]]></Node>
<StgValue><ssdm name="tmp557_cast"/></StgValue>
</operation>

<operation id="6552" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1769  %tmp377 = add i4 %tmp554_cast, %tmp557_cast

]]></Node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="6553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1777  %tmp562_cast = zext i3 %tmp381 to i4

]]></Node>
<StgValue><ssdm name="tmp562_cast"/></StgValue>
</operation>

<operation id="6554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1783  %tmp565_cast = zext i3 %tmp384 to i4

]]></Node>
<StgValue><ssdm name="tmp565_cast"/></StgValue>
</operation>

<operation id="6555" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1784  %tmp385 = add i4 %tmp562_cast, %tmp565_cast

]]></Node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="6556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1785  %tmp561_cast = zext i4 %tmp385 to i5

]]></Node>
<StgValue><ssdm name="tmp561_cast"/></StgValue>
</operation>

<operation id="6557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1791  %tmp569_cast = zext i3 %tmp388 to i4

]]></Node>
<StgValue><ssdm name="tmp569_cast"/></StgValue>
</operation>

<operation id="6558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1798  %tmp572_cast = zext i3 %tmp392 to i4

]]></Node>
<StgValue><ssdm name="tmp572_cast"/></StgValue>
</operation>

<operation id="6559" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1799  %tmp393 = add i4 %tmp569_cast, %tmp572_cast

]]></Node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="6560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1800  %tmp568_cast = zext i4 %tmp393 to i5

]]></Node>
<StgValue><ssdm name="tmp568_cast"/></StgValue>
</operation>

<operation id="6561" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1801  %tmp394 = add i5 %tmp561_cast, %tmp568_cast

]]></Node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="6562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2008  %tmp_44_6_27_i_i_cast = zext i1 %tmp_43_6_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_27_i_i_cast"/></StgValue>
</operation>

<operation id="6563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2022  %tmp_44_6_29_i_i_cast = zext i1 %tmp_43_6_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_6_29_i_i_cast"/></StgValue>
</operation>

<operation id="6564" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2031  %tmp428 = add i2 %tmp_44_6_27_i_i_cast, %tmp_44_6_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp428"/></StgValue>
</operation>

<operation id="6565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2046  %tmp647_cast = zext i3 %tmp436 to i4

]]></Node>
<StgValue><ssdm name="tmp647_cast"/></StgValue>
</operation>

<operation id="6566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2052  %tmp650_cast = zext i3 %tmp439 to i4

]]></Node>
<StgValue><ssdm name="tmp650_cast"/></StgValue>
</operation>

<operation id="6567" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2053  %tmp440 = add i4 %tmp647_cast, %tmp650_cast

]]></Node>
<StgValue><ssdm name="tmp440"/></StgValue>
</operation>

<operation id="6568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2061  %tmp655_cast = zext i3 %tmp444 to i4

]]></Node>
<StgValue><ssdm name="tmp655_cast"/></StgValue>
</operation>

<operation id="6569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2067  %tmp658_cast = zext i3 %tmp447 to i4

]]></Node>
<StgValue><ssdm name="tmp658_cast"/></StgValue>
</operation>

<operation id="6570" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2068  %tmp448 = add i4 %tmp655_cast, %tmp658_cast

]]></Node>
<StgValue><ssdm name="tmp448"/></StgValue>
</operation>

<operation id="6571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2069  %tmp654_cast = zext i4 %tmp448 to i5

]]></Node>
<StgValue><ssdm name="tmp654_cast"/></StgValue>
</operation>

<operation id="6572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2075  %tmp662_cast = zext i3 %tmp451 to i4

]]></Node>
<StgValue><ssdm name="tmp662_cast"/></StgValue>
</operation>

<operation id="6573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2082  %tmp665_cast = zext i3 %tmp455 to i4

]]></Node>
<StgValue><ssdm name="tmp665_cast"/></StgValue>
</operation>

<operation id="6574" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2083  %tmp456 = add i4 %tmp662_cast, %tmp665_cast

]]></Node>
<StgValue><ssdm name="tmp456"/></StgValue>
</operation>

<operation id="6575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2084  %tmp661_cast = zext i4 %tmp456 to i5

]]></Node>
<StgValue><ssdm name="tmp661_cast"/></StgValue>
</operation>

<operation id="6576" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2085  %tmp457 = add i5 %tmp654_cast, %tmp661_cast

]]></Node>
<StgValue><ssdm name="tmp457"/></StgValue>
</operation>

<operation id="6577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2292  %tmp_44_7_27_i_i_cast = zext i1 %tmp_43_7_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_27_i_i_cast"/></StgValue>
</operation>

<operation id="6578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2306  %tmp_44_7_29_i_i_cast = zext i1 %tmp_43_7_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_7_29_i_i_cast"/></StgValue>
</operation>

<operation id="6579" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2315  %tmp491 = add i2 %tmp_44_7_27_i_i_cast, %tmp_44_7_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp491"/></StgValue>
</operation>

<operation id="6580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2330  %tmp740_cast = zext i3 %tmp499 to i4

]]></Node>
<StgValue><ssdm name="tmp740_cast"/></StgValue>
</operation>

<operation id="6581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2336  %tmp743_cast = zext i3 %tmp502 to i4

]]></Node>
<StgValue><ssdm name="tmp743_cast"/></StgValue>
</operation>

<operation id="6582" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2337  %tmp503 = add i4 %tmp740_cast, %tmp743_cast

]]></Node>
<StgValue><ssdm name="tmp503"/></StgValue>
</operation>

<operation id="6583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2345  %tmp748_cast = zext i3 %tmp507 to i4

]]></Node>
<StgValue><ssdm name="tmp748_cast"/></StgValue>
</operation>

<operation id="6584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2351  %tmp751_cast = zext i3 %tmp510 to i4

]]></Node>
<StgValue><ssdm name="tmp751_cast"/></StgValue>
</operation>

<operation id="6585" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2352  %tmp511 = add i4 %tmp748_cast, %tmp751_cast

]]></Node>
<StgValue><ssdm name="tmp511"/></StgValue>
</operation>

<operation id="6586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2353  %tmp747_cast = zext i4 %tmp511 to i5

]]></Node>
<StgValue><ssdm name="tmp747_cast"/></StgValue>
</operation>

<operation id="6587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2359  %tmp755_cast = zext i3 %tmp514 to i4

]]></Node>
<StgValue><ssdm name="tmp755_cast"/></StgValue>
</operation>

<operation id="6588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2366  %tmp758_cast = zext i3 %tmp518 to i4

]]></Node>
<StgValue><ssdm name="tmp758_cast"/></StgValue>
</operation>

<operation id="6589" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2367  %tmp519 = add i4 %tmp755_cast, %tmp758_cast

]]></Node>
<StgValue><ssdm name="tmp519"/></StgValue>
</operation>

<operation id="6590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2368  %tmp754_cast = zext i4 %tmp519 to i5

]]></Node>
<StgValue><ssdm name="tmp754_cast"/></StgValue>
</operation>

<operation id="6591" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2369  %tmp520 = add i5 %tmp747_cast, %tmp754_cast

]]></Node>
<StgValue><ssdm name="tmp520"/></StgValue>
</operation>

<operation id="6592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2576  %tmp_44_8_27_i_i_cast = zext i1 %tmp_43_8_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_27_i_i_cast"/></StgValue>
</operation>

<operation id="6593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2590  %tmp_44_8_29_i_i_cast = zext i1 %tmp_43_8_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_8_29_i_i_cast"/></StgValue>
</operation>

<operation id="6594" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2599  %tmp554 = add i2 %tmp_44_8_27_i_i_cast, %tmp_44_8_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp554"/></StgValue>
</operation>

<operation id="6595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2614  %tmp833_cast = zext i3 %tmp562 to i4

]]></Node>
<StgValue><ssdm name="tmp833_cast"/></StgValue>
</operation>

<operation id="6596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2620  %tmp836_cast = zext i3 %tmp565 to i4

]]></Node>
<StgValue><ssdm name="tmp836_cast"/></StgValue>
</operation>

<operation id="6597" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2621  %tmp566 = add i4 %tmp833_cast, %tmp836_cast

]]></Node>
<StgValue><ssdm name="tmp566"/></StgValue>
</operation>

<operation id="6598" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2629  %tmp841_cast = zext i3 %tmp570 to i4

]]></Node>
<StgValue><ssdm name="tmp841_cast"/></StgValue>
</operation>

<operation id="6599" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2635  %tmp844_cast = zext i3 %tmp573 to i4

]]></Node>
<StgValue><ssdm name="tmp844_cast"/></StgValue>
</operation>

<operation id="6600" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2636  %tmp574 = add i4 %tmp841_cast, %tmp844_cast

]]></Node>
<StgValue><ssdm name="tmp574"/></StgValue>
</operation>

<operation id="6601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2637  %tmp840_cast = zext i4 %tmp574 to i5

]]></Node>
<StgValue><ssdm name="tmp840_cast"/></StgValue>
</operation>

<operation id="6602" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2643  %tmp848_cast = zext i3 %tmp577 to i4

]]></Node>
<StgValue><ssdm name="tmp848_cast"/></StgValue>
</operation>

<operation id="6603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2650  %tmp851_cast = zext i3 %tmp581 to i4

]]></Node>
<StgValue><ssdm name="tmp851_cast"/></StgValue>
</operation>

<operation id="6604" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2651  %tmp582 = add i4 %tmp848_cast, %tmp851_cast

]]></Node>
<StgValue><ssdm name="tmp582"/></StgValue>
</operation>

<operation id="6605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2652  %tmp847_cast = zext i4 %tmp582 to i5

]]></Node>
<StgValue><ssdm name="tmp847_cast"/></StgValue>
</operation>

<operation id="6606" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2653  %tmp583 = add i5 %tmp840_cast, %tmp847_cast

]]></Node>
<StgValue><ssdm name="tmp583"/></StgValue>
</operation>

<operation id="6607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2860  %tmp_44_9_27_i_i_cast = zext i1 %tmp_43_9_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_27_i_i_cast"/></StgValue>
</operation>

<operation id="6608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2874  %tmp_44_9_29_i_i_cast = zext i1 %tmp_43_9_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_9_29_i_i_cast"/></StgValue>
</operation>

<operation id="6609" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2883  %tmp617 = add i2 %tmp_44_9_27_i_i_cast, %tmp_44_9_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp617"/></StgValue>
</operation>

<operation id="6610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2898  %tmp926_cast = zext i3 %tmp625 to i4

]]></Node>
<StgValue><ssdm name="tmp926_cast"/></StgValue>
</operation>

<operation id="6611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2904  %tmp929_cast = zext i3 %tmp628 to i4

]]></Node>
<StgValue><ssdm name="tmp929_cast"/></StgValue>
</operation>

<operation id="6612" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2905  %tmp629 = add i4 %tmp926_cast, %tmp929_cast

]]></Node>
<StgValue><ssdm name="tmp629"/></StgValue>
</operation>

<operation id="6613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2913  %tmp934_cast = zext i3 %tmp633 to i4

]]></Node>
<StgValue><ssdm name="tmp934_cast"/></StgValue>
</operation>

<operation id="6614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2919  %tmp937_cast = zext i3 %tmp636 to i4

]]></Node>
<StgValue><ssdm name="tmp937_cast"/></StgValue>
</operation>

<operation id="6615" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2920  %tmp637 = add i4 %tmp934_cast, %tmp937_cast

]]></Node>
<StgValue><ssdm name="tmp637"/></StgValue>
</operation>

<operation id="6616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2921  %tmp933_cast = zext i4 %tmp637 to i5

]]></Node>
<StgValue><ssdm name="tmp933_cast"/></StgValue>
</operation>

<operation id="6617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2927  %tmp941_cast = zext i3 %tmp640 to i4

]]></Node>
<StgValue><ssdm name="tmp941_cast"/></StgValue>
</operation>

<operation id="6618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2934  %tmp944_cast = zext i3 %tmp644 to i4

]]></Node>
<StgValue><ssdm name="tmp944_cast"/></StgValue>
</operation>

<operation id="6619" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2935  %tmp645 = add i4 %tmp941_cast, %tmp944_cast

]]></Node>
<StgValue><ssdm name="tmp645"/></StgValue>
</operation>

<operation id="6620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2936  %tmp940_cast = zext i4 %tmp645 to i5

]]></Node>
<StgValue><ssdm name="tmp940_cast"/></StgValue>
</operation>

<operation id="6621" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2937  %tmp646 = add i5 %tmp933_cast, %tmp940_cast

]]></Node>
<StgValue><ssdm name="tmp646"/></StgValue>
</operation>

<operation id="6622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3144  %tmp_44_10_27_i_i_cas = zext i1 %tmp_43_10_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_27_i_i_cas"/></StgValue>
</operation>

<operation id="6623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3158  %tmp_44_10_29_i_i_cas = zext i1 %tmp_43_10_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_10_29_i_i_cas"/></StgValue>
</operation>

<operation id="6624" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3167  %tmp680 = add i2 %tmp_44_10_27_i_i_cas, %tmp_44_10_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp680"/></StgValue>
</operation>

<operation id="6625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3182  %tmp1019_cast = zext i3 %tmp688 to i4

]]></Node>
<StgValue><ssdm name="tmp1019_cast"/></StgValue>
</operation>

<operation id="6626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3188  %tmp1022_cast = zext i3 %tmp691 to i4

]]></Node>
<StgValue><ssdm name="tmp1022_cast"/></StgValue>
</operation>

<operation id="6627" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3189  %tmp692 = add i4 %tmp1019_cast, %tmp1022_cast

]]></Node>
<StgValue><ssdm name="tmp692"/></StgValue>
</operation>

<operation id="6628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3197  %tmp1027_cast = zext i3 %tmp696 to i4

]]></Node>
<StgValue><ssdm name="tmp1027_cast"/></StgValue>
</operation>

<operation id="6629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3203  %tmp1030_cast = zext i3 %tmp699 to i4

]]></Node>
<StgValue><ssdm name="tmp1030_cast"/></StgValue>
</operation>

<operation id="6630" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3204  %tmp700 = add i4 %tmp1027_cast, %tmp1030_cast

]]></Node>
<StgValue><ssdm name="tmp700"/></StgValue>
</operation>

<operation id="6631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3205  %tmp1026_cast = zext i4 %tmp700 to i5

]]></Node>
<StgValue><ssdm name="tmp1026_cast"/></StgValue>
</operation>

<operation id="6632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3211  %tmp1034_cast = zext i3 %tmp703 to i4

]]></Node>
<StgValue><ssdm name="tmp1034_cast"/></StgValue>
</operation>

<operation id="6633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3218  %tmp1037_cast = zext i3 %tmp707 to i4

]]></Node>
<StgValue><ssdm name="tmp1037_cast"/></StgValue>
</operation>

<operation id="6634" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3219  %tmp708 = add i4 %tmp1034_cast, %tmp1037_cast

]]></Node>
<StgValue><ssdm name="tmp708"/></StgValue>
</operation>

<operation id="6635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3220  %tmp1033_cast = zext i4 %tmp708 to i5

]]></Node>
<StgValue><ssdm name="tmp1033_cast"/></StgValue>
</operation>

<operation id="6636" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3221  %tmp709 = add i5 %tmp1026_cast, %tmp1033_cast

]]></Node>
<StgValue><ssdm name="tmp709"/></StgValue>
</operation>

<operation id="6637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3428  %tmp_44_11_27_i_i_cas = zext i1 %tmp_43_11_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_27_i_i_cas"/></StgValue>
</operation>

<operation id="6638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3442  %tmp_44_11_29_i_i_cas = zext i1 %tmp_43_11_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_11_29_i_i_cas"/></StgValue>
</operation>

<operation id="6639" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3451  %tmp743 = add i2 %tmp_44_11_27_i_i_cas, %tmp_44_11_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp743"/></StgValue>
</operation>

<operation id="6640" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3466  %tmp1112_cast = zext i3 %tmp751 to i4

]]></Node>
<StgValue><ssdm name="tmp1112_cast"/></StgValue>
</operation>

<operation id="6641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3472  %tmp1115_cast = zext i3 %tmp754 to i4

]]></Node>
<StgValue><ssdm name="tmp1115_cast"/></StgValue>
</operation>

<operation id="6642" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3473  %tmp755 = add i4 %tmp1112_cast, %tmp1115_cast

]]></Node>
<StgValue><ssdm name="tmp755"/></StgValue>
</operation>

<operation id="6643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3481  %tmp1120_cast = zext i3 %tmp759 to i4

]]></Node>
<StgValue><ssdm name="tmp1120_cast"/></StgValue>
</operation>

<operation id="6644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3487  %tmp1123_cast = zext i3 %tmp762 to i4

]]></Node>
<StgValue><ssdm name="tmp1123_cast"/></StgValue>
</operation>

<operation id="6645" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3488  %tmp763 = add i4 %tmp1120_cast, %tmp1123_cast

]]></Node>
<StgValue><ssdm name="tmp763"/></StgValue>
</operation>

<operation id="6646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3489  %tmp1119_cast = zext i4 %tmp763 to i5

]]></Node>
<StgValue><ssdm name="tmp1119_cast"/></StgValue>
</operation>

<operation id="6647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3495  %tmp1127_cast = zext i3 %tmp766 to i4

]]></Node>
<StgValue><ssdm name="tmp1127_cast"/></StgValue>
</operation>

<operation id="6648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3502  %tmp1130_cast = zext i3 %tmp770 to i4

]]></Node>
<StgValue><ssdm name="tmp1130_cast"/></StgValue>
</operation>

<operation id="6649" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3503  %tmp771 = add i4 %tmp1127_cast, %tmp1130_cast

]]></Node>
<StgValue><ssdm name="tmp771"/></StgValue>
</operation>

<operation id="6650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3504  %tmp1126_cast = zext i4 %tmp771 to i5

]]></Node>
<StgValue><ssdm name="tmp1126_cast"/></StgValue>
</operation>

<operation id="6651" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3505  %tmp772 = add i5 %tmp1119_cast, %tmp1126_cast

]]></Node>
<StgValue><ssdm name="tmp772"/></StgValue>
</operation>

<operation id="6652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3712  %tmp_44_12_27_i_i_cas = zext i1 %tmp_43_12_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_27_i_i_cas"/></StgValue>
</operation>

<operation id="6653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3726  %tmp_44_12_29_i_i_cas = zext i1 %tmp_43_12_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_12_29_i_i_cas"/></StgValue>
</operation>

<operation id="6654" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3735  %tmp806 = add i2 %tmp_44_12_27_i_i_cas, %tmp_44_12_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp806"/></StgValue>
</operation>

<operation id="6655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3750  %tmp1205_cast = zext i3 %tmp814 to i4

]]></Node>
<StgValue><ssdm name="tmp1205_cast"/></StgValue>
</operation>

<operation id="6656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3756  %tmp1208_cast = zext i3 %tmp817 to i4

]]></Node>
<StgValue><ssdm name="tmp1208_cast"/></StgValue>
</operation>

<operation id="6657" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3757  %tmp818 = add i4 %tmp1205_cast, %tmp1208_cast

]]></Node>
<StgValue><ssdm name="tmp818"/></StgValue>
</operation>

<operation id="6658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3765  %tmp1213_cast = zext i3 %tmp822 to i4

]]></Node>
<StgValue><ssdm name="tmp1213_cast"/></StgValue>
</operation>

<operation id="6659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3771  %tmp1216_cast = zext i3 %tmp825 to i4

]]></Node>
<StgValue><ssdm name="tmp1216_cast"/></StgValue>
</operation>

<operation id="6660" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3772  %tmp826 = add i4 %tmp1213_cast, %tmp1216_cast

]]></Node>
<StgValue><ssdm name="tmp826"/></StgValue>
</operation>

<operation id="6661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3773  %tmp1212_cast = zext i4 %tmp826 to i5

]]></Node>
<StgValue><ssdm name="tmp1212_cast"/></StgValue>
</operation>

<operation id="6662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3779  %tmp1220_cast = zext i3 %tmp829 to i4

]]></Node>
<StgValue><ssdm name="tmp1220_cast"/></StgValue>
</operation>

<operation id="6663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3786  %tmp1223_cast = zext i3 %tmp833 to i4

]]></Node>
<StgValue><ssdm name="tmp1223_cast"/></StgValue>
</operation>

<operation id="6664" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3787  %tmp834 = add i4 %tmp1220_cast, %tmp1223_cast

]]></Node>
<StgValue><ssdm name="tmp834"/></StgValue>
</operation>

<operation id="6665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3788  %tmp1219_cast = zext i4 %tmp834 to i5

]]></Node>
<StgValue><ssdm name="tmp1219_cast"/></StgValue>
</operation>

<operation id="6666" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3789  %tmp835 = add i5 %tmp1212_cast, %tmp1219_cast

]]></Node>
<StgValue><ssdm name="tmp835"/></StgValue>
</operation>

<operation id="6667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3996  %tmp_44_13_27_i_i_cas = zext i1 %tmp_43_13_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_27_i_i_cas"/></StgValue>
</operation>

<operation id="6668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4010  %tmp_44_13_29_i_i_cas = zext i1 %tmp_43_13_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_13_29_i_i_cas"/></StgValue>
</operation>

<operation id="6669" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4019  %tmp869 = add i2 %tmp_44_13_27_i_i_cas, %tmp_44_13_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp869"/></StgValue>
</operation>

<operation id="6670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4034  %tmp1298_cast = zext i3 %tmp877 to i4

]]></Node>
<StgValue><ssdm name="tmp1298_cast"/></StgValue>
</operation>

<operation id="6671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4040  %tmp1301_cast = zext i3 %tmp880 to i4

]]></Node>
<StgValue><ssdm name="tmp1301_cast"/></StgValue>
</operation>

<operation id="6672" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4041  %tmp881 = add i4 %tmp1298_cast, %tmp1301_cast

]]></Node>
<StgValue><ssdm name="tmp881"/></StgValue>
</operation>

<operation id="6673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4049  %tmp1306_cast = zext i3 %tmp885 to i4

]]></Node>
<StgValue><ssdm name="tmp1306_cast"/></StgValue>
</operation>

<operation id="6674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4055  %tmp1309_cast = zext i3 %tmp888 to i4

]]></Node>
<StgValue><ssdm name="tmp1309_cast"/></StgValue>
</operation>

<operation id="6675" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4056  %tmp889 = add i4 %tmp1306_cast, %tmp1309_cast

]]></Node>
<StgValue><ssdm name="tmp889"/></StgValue>
</operation>

<operation id="6676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4057  %tmp1305_cast = zext i4 %tmp889 to i5

]]></Node>
<StgValue><ssdm name="tmp1305_cast"/></StgValue>
</operation>

<operation id="6677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4063  %tmp1313_cast = zext i3 %tmp892 to i4

]]></Node>
<StgValue><ssdm name="tmp1313_cast"/></StgValue>
</operation>

<operation id="6678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4070  %tmp1316_cast = zext i3 %tmp896 to i4

]]></Node>
<StgValue><ssdm name="tmp1316_cast"/></StgValue>
</operation>

<operation id="6679" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4071  %tmp897 = add i4 %tmp1313_cast, %tmp1316_cast

]]></Node>
<StgValue><ssdm name="tmp897"/></StgValue>
</operation>

<operation id="6680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4072  %tmp1312_cast = zext i4 %tmp897 to i5

]]></Node>
<StgValue><ssdm name="tmp1312_cast"/></StgValue>
</operation>

<operation id="6681" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4073  %tmp898 = add i5 %tmp1305_cast, %tmp1312_cast

]]></Node>
<StgValue><ssdm name="tmp898"/></StgValue>
</operation>

<operation id="6682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4280  %tmp_44_14_27_i_i_cas = zext i1 %tmp_43_14_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_27_i_i_cas"/></StgValue>
</operation>

<operation id="6683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4294  %tmp_44_14_29_i_i_cas = zext i1 %tmp_43_14_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_14_29_i_i_cas"/></StgValue>
</operation>

<operation id="6684" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4303  %tmp932 = add i2 %tmp_44_14_27_i_i_cas, %tmp_44_14_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp932"/></StgValue>
</operation>

<operation id="6685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4318  %tmp1391_cast = zext i3 %tmp940 to i4

]]></Node>
<StgValue><ssdm name="tmp1391_cast"/></StgValue>
</operation>

<operation id="6686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4324  %tmp1394_cast = zext i3 %tmp943 to i4

]]></Node>
<StgValue><ssdm name="tmp1394_cast"/></StgValue>
</operation>

<operation id="6687" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4325  %tmp944 = add i4 %tmp1391_cast, %tmp1394_cast

]]></Node>
<StgValue><ssdm name="tmp944"/></StgValue>
</operation>

<operation id="6688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4333  %tmp1399_cast = zext i3 %tmp948 to i4

]]></Node>
<StgValue><ssdm name="tmp1399_cast"/></StgValue>
</operation>

<operation id="6689" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4339  %tmp1402_cast = zext i3 %tmp951 to i4

]]></Node>
<StgValue><ssdm name="tmp1402_cast"/></StgValue>
</operation>

<operation id="6690" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4340  %tmp952 = add i4 %tmp1399_cast, %tmp1402_cast

]]></Node>
<StgValue><ssdm name="tmp952"/></StgValue>
</operation>

<operation id="6691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4341  %tmp1398_cast = zext i4 %tmp952 to i5

]]></Node>
<StgValue><ssdm name="tmp1398_cast"/></StgValue>
</operation>

<operation id="6692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4347  %tmp1406_cast = zext i3 %tmp955 to i4

]]></Node>
<StgValue><ssdm name="tmp1406_cast"/></StgValue>
</operation>

<operation id="6693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4354  %tmp1409_cast = zext i3 %tmp959 to i4

]]></Node>
<StgValue><ssdm name="tmp1409_cast"/></StgValue>
</operation>

<operation id="6694" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4355  %tmp960 = add i4 %tmp1406_cast, %tmp1409_cast

]]></Node>
<StgValue><ssdm name="tmp960"/></StgValue>
</operation>

<operation id="6695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4356  %tmp1405_cast = zext i4 %tmp960 to i5

]]></Node>
<StgValue><ssdm name="tmp1405_cast"/></StgValue>
</operation>

<operation id="6696" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4357  %tmp961 = add i5 %tmp1398_cast, %tmp1405_cast

]]></Node>
<StgValue><ssdm name="tmp961"/></StgValue>
</operation>

<operation id="6697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4564  %tmp_44_15_27_i_i_cas = zext i1 %tmp_43_15_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_27_i_i_cas"/></StgValue>
</operation>

<operation id="6698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4578  %tmp_44_15_29_i_i_cas = zext i1 %tmp_43_15_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_15_29_i_i_cas"/></StgValue>
</operation>

<operation id="6699" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4587  %tmp995 = add i2 %tmp_44_15_27_i_i_cas, %tmp_44_15_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp995"/></StgValue>
</operation>

<operation id="6700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4602  %tmp1484_cast = zext i3 %tmp1003 to i4

]]></Node>
<StgValue><ssdm name="tmp1484_cast"/></StgValue>
</operation>

<operation id="6701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4608  %tmp1487_cast = zext i3 %tmp1006 to i4

]]></Node>
<StgValue><ssdm name="tmp1487_cast"/></StgValue>
</operation>

<operation id="6702" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4609  %tmp1007 = add i4 %tmp1484_cast, %tmp1487_cast

]]></Node>
<StgValue><ssdm name="tmp1007"/></StgValue>
</operation>

<operation id="6703" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4617  %tmp1492_cast = zext i3 %tmp1011 to i4

]]></Node>
<StgValue><ssdm name="tmp1492_cast"/></StgValue>
</operation>

<operation id="6704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4623  %tmp1495_cast = zext i3 %tmp1014 to i4

]]></Node>
<StgValue><ssdm name="tmp1495_cast"/></StgValue>
</operation>

<operation id="6705" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4624  %tmp1015 = add i4 %tmp1492_cast, %tmp1495_cast

]]></Node>
<StgValue><ssdm name="tmp1015"/></StgValue>
</operation>

<operation id="6706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4625  %tmp1491_cast = zext i4 %tmp1015 to i5

]]></Node>
<StgValue><ssdm name="tmp1491_cast"/></StgValue>
</operation>

<operation id="6707" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4631  %tmp1499_cast = zext i3 %tmp1018 to i4

]]></Node>
<StgValue><ssdm name="tmp1499_cast"/></StgValue>
</operation>

<operation id="6708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4638  %tmp1502_cast = zext i3 %tmp1022 to i4

]]></Node>
<StgValue><ssdm name="tmp1502_cast"/></StgValue>
</operation>

<operation id="6709" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4639  %tmp1023 = add i4 %tmp1499_cast, %tmp1502_cast

]]></Node>
<StgValue><ssdm name="tmp1023"/></StgValue>
</operation>

<operation id="6710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4640  %tmp1498_cast = zext i4 %tmp1023 to i5

]]></Node>
<StgValue><ssdm name="tmp1498_cast"/></StgValue>
</operation>

<operation id="6711" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4641  %tmp1024 = add i5 %tmp1491_cast, %tmp1498_cast

]]></Node>
<StgValue><ssdm name="tmp1024"/></StgValue>
</operation>

<operation id="6712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4848  %tmp_44_16_27_i_i_cas = zext i1 %tmp_43_16_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_27_i_i_cas"/></StgValue>
</operation>

<operation id="6713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4862  %tmp_44_16_29_i_i_cas = zext i1 %tmp_43_16_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_16_29_i_i_cas"/></StgValue>
</operation>

<operation id="6714" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4871  %tmp1058 = add i2 %tmp_44_16_27_i_i_cas, %tmp_44_16_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1058"/></StgValue>
</operation>

<operation id="6715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4886  %tmp1577_cast = zext i3 %tmp1066 to i4

]]></Node>
<StgValue><ssdm name="tmp1577_cast"/></StgValue>
</operation>

<operation id="6716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4892  %tmp1580_cast = zext i3 %tmp1069 to i4

]]></Node>
<StgValue><ssdm name="tmp1580_cast"/></StgValue>
</operation>

<operation id="6717" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4893  %tmp1070 = add i4 %tmp1577_cast, %tmp1580_cast

]]></Node>
<StgValue><ssdm name="tmp1070"/></StgValue>
</operation>

<operation id="6718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4901  %tmp1585_cast = zext i3 %tmp1074 to i4

]]></Node>
<StgValue><ssdm name="tmp1585_cast"/></StgValue>
</operation>

<operation id="6719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4907  %tmp1588_cast = zext i3 %tmp1077 to i4

]]></Node>
<StgValue><ssdm name="tmp1588_cast"/></StgValue>
</operation>

<operation id="6720" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4908  %tmp1078 = add i4 %tmp1585_cast, %tmp1588_cast

]]></Node>
<StgValue><ssdm name="tmp1078"/></StgValue>
</operation>

<operation id="6721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4909  %tmp1584_cast = zext i4 %tmp1078 to i5

]]></Node>
<StgValue><ssdm name="tmp1584_cast"/></StgValue>
</operation>

<operation id="6722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4915  %tmp1592_cast = zext i3 %tmp1081 to i4

]]></Node>
<StgValue><ssdm name="tmp1592_cast"/></StgValue>
</operation>

<operation id="6723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4922  %tmp1595_cast = zext i3 %tmp1085 to i4

]]></Node>
<StgValue><ssdm name="tmp1595_cast"/></StgValue>
</operation>

<operation id="6724" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4923  %tmp1086 = add i4 %tmp1592_cast, %tmp1595_cast

]]></Node>
<StgValue><ssdm name="tmp1086"/></StgValue>
</operation>

<operation id="6725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4924  %tmp1591_cast = zext i4 %tmp1086 to i5

]]></Node>
<StgValue><ssdm name="tmp1591_cast"/></StgValue>
</operation>

<operation id="6726" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4925  %tmp1087 = add i5 %tmp1584_cast, %tmp1591_cast

]]></Node>
<StgValue><ssdm name="tmp1087"/></StgValue>
</operation>

<operation id="6727" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5132  %tmp_44_17_27_i_i_cas = zext i1 %tmp_43_17_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_27_i_i_cas"/></StgValue>
</operation>

<operation id="6728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5146  %tmp_44_17_29_i_i_cas = zext i1 %tmp_43_17_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_17_29_i_i_cas"/></StgValue>
</operation>

<operation id="6729" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5155  %tmp1121 = add i2 %tmp_44_17_27_i_i_cas, %tmp_44_17_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1121"/></StgValue>
</operation>

<operation id="6730" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5170  %tmp1670_cast = zext i3 %tmp1129 to i4

]]></Node>
<StgValue><ssdm name="tmp1670_cast"/></StgValue>
</operation>

<operation id="6731" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5176  %tmp1673_cast = zext i3 %tmp1132 to i4

]]></Node>
<StgValue><ssdm name="tmp1673_cast"/></StgValue>
</operation>

<operation id="6732" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5177  %tmp1133 = add i4 %tmp1670_cast, %tmp1673_cast

]]></Node>
<StgValue><ssdm name="tmp1133"/></StgValue>
</operation>

<operation id="6733" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5185  %tmp1678_cast = zext i3 %tmp1137 to i4

]]></Node>
<StgValue><ssdm name="tmp1678_cast"/></StgValue>
</operation>

<operation id="6734" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5191  %tmp1681_cast = zext i3 %tmp1140 to i4

]]></Node>
<StgValue><ssdm name="tmp1681_cast"/></StgValue>
</operation>

<operation id="6735" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5192  %tmp1141 = add i4 %tmp1678_cast, %tmp1681_cast

]]></Node>
<StgValue><ssdm name="tmp1141"/></StgValue>
</operation>

<operation id="6736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5193  %tmp1677_cast = zext i4 %tmp1141 to i5

]]></Node>
<StgValue><ssdm name="tmp1677_cast"/></StgValue>
</operation>

<operation id="6737" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5199  %tmp1685_cast = zext i3 %tmp1144 to i4

]]></Node>
<StgValue><ssdm name="tmp1685_cast"/></StgValue>
</operation>

<operation id="6738" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5206  %tmp1688_cast = zext i3 %tmp1148 to i4

]]></Node>
<StgValue><ssdm name="tmp1688_cast"/></StgValue>
</operation>

<operation id="6739" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5207  %tmp1149 = add i4 %tmp1685_cast, %tmp1688_cast

]]></Node>
<StgValue><ssdm name="tmp1149"/></StgValue>
</operation>

<operation id="6740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5208  %tmp1684_cast = zext i4 %tmp1149 to i5

]]></Node>
<StgValue><ssdm name="tmp1684_cast"/></StgValue>
</operation>

<operation id="6741" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:5209  %tmp1150 = add i5 %tmp1677_cast, %tmp1684_cast

]]></Node>
<StgValue><ssdm name="tmp1150"/></StgValue>
</operation>

<operation id="6742" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5416  %tmp_44_18_27_i_i_cas = zext i1 %tmp_43_18_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_27_i_i_cas"/></StgValue>
</operation>

<operation id="6743" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5430  %tmp_44_18_29_i_i_cas = zext i1 %tmp_43_18_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_18_29_i_i_cas"/></StgValue>
</operation>

<operation id="6744" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5439  %tmp1184 = add i2 %tmp_44_18_27_i_i_cas, %tmp_44_18_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1184"/></StgValue>
</operation>

<operation id="6745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5454  %tmp1763_cast = zext i3 %tmp1192 to i4

]]></Node>
<StgValue><ssdm name="tmp1763_cast"/></StgValue>
</operation>

<operation id="6746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5460  %tmp1766_cast = zext i3 %tmp1195 to i4

]]></Node>
<StgValue><ssdm name="tmp1766_cast"/></StgValue>
</operation>

<operation id="6747" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5461  %tmp1196 = add i4 %tmp1763_cast, %tmp1766_cast

]]></Node>
<StgValue><ssdm name="tmp1196"/></StgValue>
</operation>

<operation id="6748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5469  %tmp1771_cast = zext i3 %tmp1200 to i4

]]></Node>
<StgValue><ssdm name="tmp1771_cast"/></StgValue>
</operation>

<operation id="6749" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5475  %tmp1774_cast = zext i3 %tmp1203 to i4

]]></Node>
<StgValue><ssdm name="tmp1774_cast"/></StgValue>
</operation>

<operation id="6750" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5476  %tmp1204 = add i4 %tmp1771_cast, %tmp1774_cast

]]></Node>
<StgValue><ssdm name="tmp1204"/></StgValue>
</operation>

<operation id="6751" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5477  %tmp1770_cast = zext i4 %tmp1204 to i5

]]></Node>
<StgValue><ssdm name="tmp1770_cast"/></StgValue>
</operation>

<operation id="6752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5483  %tmp1778_cast = zext i3 %tmp1207 to i4

]]></Node>
<StgValue><ssdm name="tmp1778_cast"/></StgValue>
</operation>

<operation id="6753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5490  %tmp1781_cast = zext i3 %tmp1211 to i4

]]></Node>
<StgValue><ssdm name="tmp1781_cast"/></StgValue>
</operation>

<operation id="6754" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5491  %tmp1212 = add i4 %tmp1778_cast, %tmp1781_cast

]]></Node>
<StgValue><ssdm name="tmp1212"/></StgValue>
</operation>

<operation id="6755" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5492  %tmp1777_cast = zext i4 %tmp1212 to i5

]]></Node>
<StgValue><ssdm name="tmp1777_cast"/></StgValue>
</operation>

<operation id="6756" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:5493  %tmp1213 = add i5 %tmp1770_cast, %tmp1777_cast

]]></Node>
<StgValue><ssdm name="tmp1213"/></StgValue>
</operation>

<operation id="6757" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5700  %tmp_44_19_27_i_i_cas = zext i1 %tmp_43_19_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_27_i_i_cas"/></StgValue>
</operation>

<operation id="6758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5714  %tmp_44_19_29_i_i_cas = zext i1 %tmp_43_19_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_19_29_i_i_cas"/></StgValue>
</operation>

<operation id="6759" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:5723  %tmp1247 = add i2 %tmp_44_19_27_i_i_cas, %tmp_44_19_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1247"/></StgValue>
</operation>

<operation id="6760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5738  %tmp1856_cast = zext i3 %tmp1255 to i4

]]></Node>
<StgValue><ssdm name="tmp1856_cast"/></StgValue>
</operation>

<operation id="6761" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5744  %tmp1859_cast = zext i3 %tmp1258 to i4

]]></Node>
<StgValue><ssdm name="tmp1859_cast"/></StgValue>
</operation>

<operation id="6762" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5745  %tmp1259 = add i4 %tmp1856_cast, %tmp1859_cast

]]></Node>
<StgValue><ssdm name="tmp1259"/></StgValue>
</operation>

<operation id="6763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5753  %tmp1864_cast = zext i3 %tmp1263 to i4

]]></Node>
<StgValue><ssdm name="tmp1864_cast"/></StgValue>
</operation>

<operation id="6764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5759  %tmp1867_cast = zext i3 %tmp1266 to i4

]]></Node>
<StgValue><ssdm name="tmp1867_cast"/></StgValue>
</operation>

<operation id="6765" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5760  %tmp1267 = add i4 %tmp1864_cast, %tmp1867_cast

]]></Node>
<StgValue><ssdm name="tmp1267"/></StgValue>
</operation>

<operation id="6766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5761  %tmp1863_cast = zext i4 %tmp1267 to i5

]]></Node>
<StgValue><ssdm name="tmp1863_cast"/></StgValue>
</operation>

<operation id="6767" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5767  %tmp1871_cast = zext i3 %tmp1270 to i4

]]></Node>
<StgValue><ssdm name="tmp1871_cast"/></StgValue>
</operation>

<operation id="6768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5774  %tmp1874_cast = zext i3 %tmp1274 to i4

]]></Node>
<StgValue><ssdm name="tmp1874_cast"/></StgValue>
</operation>

<operation id="6769" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:5775  %tmp1275 = add i4 %tmp1871_cast, %tmp1874_cast

]]></Node>
<StgValue><ssdm name="tmp1275"/></StgValue>
</operation>

<operation id="6770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5776  %tmp1870_cast = zext i4 %tmp1275 to i5

]]></Node>
<StgValue><ssdm name="tmp1870_cast"/></StgValue>
</operation>

<operation id="6771" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:5777  %tmp1276 = add i5 %tmp1863_cast, %tmp1870_cast

]]></Node>
<StgValue><ssdm name="tmp1276"/></StgValue>
</operation>

<operation id="6772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5984  %tmp_44_20_27_i_i_cas = zext i1 %tmp_43_20_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_27_i_i_cas"/></StgValue>
</operation>

<operation id="6773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5998  %tmp_44_20_29_i_i_cas = zext i1 %tmp_43_20_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_20_29_i_i_cas"/></StgValue>
</operation>

<operation id="6774" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6232" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6007  %tmp1310 = add i2 %tmp_44_20_27_i_i_cas, %tmp_44_20_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1310"/></StgValue>
</operation>

<operation id="6775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6247" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6022  %tmp1949_cast = zext i3 %tmp1318 to i4

]]></Node>
<StgValue><ssdm name="tmp1949_cast"/></StgValue>
</operation>

<operation id="6776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6253" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6028  %tmp1952_cast = zext i3 %tmp1321 to i4

]]></Node>
<StgValue><ssdm name="tmp1952_cast"/></StgValue>
</operation>

<operation id="6777" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6254" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6029  %tmp1322 = add i4 %tmp1949_cast, %tmp1952_cast

]]></Node>
<StgValue><ssdm name="tmp1322"/></StgValue>
</operation>

<operation id="6778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6262" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6037  %tmp1957_cast = zext i3 %tmp1326 to i4

]]></Node>
<StgValue><ssdm name="tmp1957_cast"/></StgValue>
</operation>

<operation id="6779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6268" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6043  %tmp1960_cast = zext i3 %tmp1329 to i4

]]></Node>
<StgValue><ssdm name="tmp1960_cast"/></StgValue>
</operation>

<operation id="6780" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6269" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6044  %tmp1330 = add i4 %tmp1957_cast, %tmp1960_cast

]]></Node>
<StgValue><ssdm name="tmp1330"/></StgValue>
</operation>

<operation id="6781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6270" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6045  %tmp1956_cast = zext i4 %tmp1330 to i5

]]></Node>
<StgValue><ssdm name="tmp1956_cast"/></StgValue>
</operation>

<operation id="6782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6051  %tmp1964_cast = zext i3 %tmp1333 to i4

]]></Node>
<StgValue><ssdm name="tmp1964_cast"/></StgValue>
</operation>

<operation id="6783" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6283" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6058  %tmp1967_cast = zext i3 %tmp1337 to i4

]]></Node>
<StgValue><ssdm name="tmp1967_cast"/></StgValue>
</operation>

<operation id="6784" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6059  %tmp1338 = add i4 %tmp1964_cast, %tmp1967_cast

]]></Node>
<StgValue><ssdm name="tmp1338"/></StgValue>
</operation>

<operation id="6785" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6285" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6060  %tmp1963_cast = zext i4 %tmp1338 to i5

]]></Node>
<StgValue><ssdm name="tmp1963_cast"/></StgValue>
</operation>

<operation id="6786" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6286" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:6061  %tmp1339 = add i5 %tmp1956_cast, %tmp1963_cast

]]></Node>
<StgValue><ssdm name="tmp1339"/></StgValue>
</operation>

<operation id="6787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6493" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6268  %tmp_44_21_27_i_i_cas = zext i1 %tmp_43_21_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_27_i_i_cas"/></StgValue>
</operation>

<operation id="6788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6507" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6282  %tmp_44_21_29_i_i_cas = zext i1 %tmp_43_21_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_21_29_i_i_cas"/></StgValue>
</operation>

<operation id="6789" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6516" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6291  %tmp1373 = add i2 %tmp_44_21_27_i_i_cas, %tmp_44_21_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1373"/></StgValue>
</operation>

<operation id="6790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6531" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6306  %tmp2042_cast = zext i3 %tmp1381 to i4

]]></Node>
<StgValue><ssdm name="tmp2042_cast"/></StgValue>
</operation>

<operation id="6791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6537" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6312  %tmp2045_cast = zext i3 %tmp1384 to i4

]]></Node>
<StgValue><ssdm name="tmp2045_cast"/></StgValue>
</operation>

<operation id="6792" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6538" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6313  %tmp1385 = add i4 %tmp2042_cast, %tmp2045_cast

]]></Node>
<StgValue><ssdm name="tmp1385"/></StgValue>
</operation>

<operation id="6793" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6546" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6321  %tmp2050_cast = zext i3 %tmp1389 to i4

]]></Node>
<StgValue><ssdm name="tmp2050_cast"/></StgValue>
</operation>

<operation id="6794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6552" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6327  %tmp2053_cast = zext i3 %tmp1392 to i4

]]></Node>
<StgValue><ssdm name="tmp2053_cast"/></StgValue>
</operation>

<operation id="6795" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6553" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6328  %tmp1393 = add i4 %tmp2050_cast, %tmp2053_cast

]]></Node>
<StgValue><ssdm name="tmp1393"/></StgValue>
</operation>

<operation id="6796" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6554" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6329  %tmp2049_cast = zext i4 %tmp1393 to i5

]]></Node>
<StgValue><ssdm name="tmp2049_cast"/></StgValue>
</operation>

<operation id="6797" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6560" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6335  %tmp2057_cast = zext i3 %tmp1396 to i4

]]></Node>
<StgValue><ssdm name="tmp2057_cast"/></StgValue>
</operation>

<operation id="6798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6567" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6342  %tmp2060_cast = zext i3 %tmp1400 to i4

]]></Node>
<StgValue><ssdm name="tmp2060_cast"/></StgValue>
</operation>

<operation id="6799" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6568" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6343  %tmp1401 = add i4 %tmp2057_cast, %tmp2060_cast

]]></Node>
<StgValue><ssdm name="tmp1401"/></StgValue>
</operation>

<operation id="6800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6569" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6344  %tmp2056_cast = zext i4 %tmp1401 to i5

]]></Node>
<StgValue><ssdm name="tmp2056_cast"/></StgValue>
</operation>

<operation id="6801" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6570" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:6345  %tmp1402 = add i5 %tmp2049_cast, %tmp2056_cast

]]></Node>
<StgValue><ssdm name="tmp1402"/></StgValue>
</operation>

<operation id="6802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6777" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6552  %tmp_44_22_27_i_i_cas = zext i1 %tmp_43_22_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_27_i_i_cas"/></StgValue>
</operation>

<operation id="6803" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6791" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6566  %tmp_44_22_29_i_i_cas = zext i1 %tmp_43_22_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_22_29_i_i_cas"/></StgValue>
</operation>

<operation id="6804" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6800" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6575  %tmp1436 = add i2 %tmp_44_22_27_i_i_cas, %tmp_44_22_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1436"/></StgValue>
</operation>

<operation id="6805" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6815" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6590  %tmp2135_cast = zext i3 %tmp1444 to i4

]]></Node>
<StgValue><ssdm name="tmp2135_cast"/></StgValue>
</operation>

<operation id="6806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6596  %tmp2138_cast = zext i3 %tmp1447 to i4

]]></Node>
<StgValue><ssdm name="tmp2138_cast"/></StgValue>
</operation>

<operation id="6807" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6822" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6597  %tmp1448 = add i4 %tmp2135_cast, %tmp2138_cast

]]></Node>
<StgValue><ssdm name="tmp1448"/></StgValue>
</operation>

<operation id="6808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6830" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6605  %tmp2143_cast = zext i3 %tmp1452 to i4

]]></Node>
<StgValue><ssdm name="tmp2143_cast"/></StgValue>
</operation>

<operation id="6809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6836" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6611  %tmp2146_cast = zext i3 %tmp1455 to i4

]]></Node>
<StgValue><ssdm name="tmp2146_cast"/></StgValue>
</operation>

<operation id="6810" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6837" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6612  %tmp1456 = add i4 %tmp2143_cast, %tmp2146_cast

]]></Node>
<StgValue><ssdm name="tmp1456"/></StgValue>
</operation>

<operation id="6811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6838" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6613  %tmp2142_cast = zext i4 %tmp1456 to i5

]]></Node>
<StgValue><ssdm name="tmp2142_cast"/></StgValue>
</operation>

<operation id="6812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6844" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6619  %tmp2150_cast = zext i3 %tmp1459 to i4

]]></Node>
<StgValue><ssdm name="tmp2150_cast"/></StgValue>
</operation>

<operation id="6813" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6851" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6626  %tmp2153_cast = zext i3 %tmp1463 to i4

]]></Node>
<StgValue><ssdm name="tmp2153_cast"/></StgValue>
</operation>

<operation id="6814" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6852" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6627  %tmp1464 = add i4 %tmp2150_cast, %tmp2153_cast

]]></Node>
<StgValue><ssdm name="tmp1464"/></StgValue>
</operation>

<operation id="6815" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6853" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6628  %tmp2149_cast = zext i4 %tmp1464 to i5

]]></Node>
<StgValue><ssdm name="tmp2149_cast"/></StgValue>
</operation>

<operation id="6816" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6854" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:6629  %tmp1465 = add i5 %tmp2142_cast, %tmp2149_cast

]]></Node>
<StgValue><ssdm name="tmp1465"/></StgValue>
</operation>

<operation id="6817" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7061" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6836  %tmp_44_23_27_i_i_cas = zext i1 %tmp_43_23_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_27_i_i_cas"/></StgValue>
</operation>

<operation id="6818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7075" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6850  %tmp_44_23_29_i_i_cas = zext i1 %tmp_43_23_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_23_29_i_i_cas"/></StgValue>
</operation>

<operation id="6819" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7084" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:6859  %tmp1499 = add i2 %tmp_44_23_27_i_i_cas, %tmp_44_23_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1499"/></StgValue>
</operation>

<operation id="6820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7099" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6874  %tmp2228_cast = zext i3 %tmp1507 to i4

]]></Node>
<StgValue><ssdm name="tmp2228_cast"/></StgValue>
</operation>

<operation id="6821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7105" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6880  %tmp2231_cast = zext i3 %tmp1510 to i4

]]></Node>
<StgValue><ssdm name="tmp2231_cast"/></StgValue>
</operation>

<operation id="6822" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6881  %tmp1511 = add i4 %tmp2228_cast, %tmp2231_cast

]]></Node>
<StgValue><ssdm name="tmp1511"/></StgValue>
</operation>

<operation id="6823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7114" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6889  %tmp2236_cast = zext i3 %tmp1515 to i4

]]></Node>
<StgValue><ssdm name="tmp2236_cast"/></StgValue>
</operation>

<operation id="6824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7120" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6895  %tmp2239_cast = zext i3 %tmp1518 to i4

]]></Node>
<StgValue><ssdm name="tmp2239_cast"/></StgValue>
</operation>

<operation id="6825" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6896  %tmp1519 = add i4 %tmp2236_cast, %tmp2239_cast

]]></Node>
<StgValue><ssdm name="tmp1519"/></StgValue>
</operation>

<operation id="6826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7122" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6897  %tmp2235_cast = zext i4 %tmp1519 to i5

]]></Node>
<StgValue><ssdm name="tmp2235_cast"/></StgValue>
</operation>

<operation id="6827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7128" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6903  %tmp2243_cast = zext i3 %tmp1522 to i4

]]></Node>
<StgValue><ssdm name="tmp2243_cast"/></StgValue>
</operation>

<operation id="6828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7135" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6910  %tmp2246_cast = zext i3 %tmp1526 to i4

]]></Node>
<StgValue><ssdm name="tmp2246_cast"/></StgValue>
</operation>

<operation id="6829" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:6911  %tmp1527 = add i4 %tmp2243_cast, %tmp2246_cast

]]></Node>
<StgValue><ssdm name="tmp1527"/></StgValue>
</operation>

<operation id="6830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7137" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6912  %tmp2242_cast = zext i4 %tmp1527 to i5

]]></Node>
<StgValue><ssdm name="tmp2242_cast"/></StgValue>
</operation>

<operation id="6831" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:6913  %tmp1528 = add i5 %tmp2235_cast, %tmp2242_cast

]]></Node>
<StgValue><ssdm name="tmp1528"/></StgValue>
</operation>

<operation id="6832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7345" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7120  %tmp_44_24_27_i_i_cas = zext i1 %tmp_43_24_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_27_i_i_cas"/></StgValue>
</operation>

<operation id="6833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7359" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7134  %tmp_44_24_29_i_i_cas = zext i1 %tmp_43_24_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_24_29_i_i_cas"/></StgValue>
</operation>

<operation id="6834" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7368" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7143  %tmp1562 = add i2 %tmp_44_24_27_i_i_cas, %tmp_44_24_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1562"/></StgValue>
</operation>

<operation id="6835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7383" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7158  %tmp2321_cast = zext i3 %tmp1570 to i4

]]></Node>
<StgValue><ssdm name="tmp2321_cast"/></StgValue>
</operation>

<operation id="6836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7389" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7164  %tmp2324_cast = zext i3 %tmp1573 to i4

]]></Node>
<StgValue><ssdm name="tmp2324_cast"/></StgValue>
</operation>

<operation id="6837" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7165  %tmp1574 = add i4 %tmp2321_cast, %tmp2324_cast

]]></Node>
<StgValue><ssdm name="tmp1574"/></StgValue>
</operation>

<operation id="6838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7398" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7173  %tmp2329_cast = zext i3 %tmp1578 to i4

]]></Node>
<StgValue><ssdm name="tmp2329_cast"/></StgValue>
</operation>

<operation id="6839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7404" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7179  %tmp2332_cast = zext i3 %tmp1581 to i4

]]></Node>
<StgValue><ssdm name="tmp2332_cast"/></StgValue>
</operation>

<operation id="6840" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7405" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7180  %tmp1582 = add i4 %tmp2329_cast, %tmp2332_cast

]]></Node>
<StgValue><ssdm name="tmp1582"/></StgValue>
</operation>

<operation id="6841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7406" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7181  %tmp2328_cast = zext i4 %tmp1582 to i5

]]></Node>
<StgValue><ssdm name="tmp2328_cast"/></StgValue>
</operation>

<operation id="6842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7412" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7187  %tmp2336_cast = zext i3 %tmp1585 to i4

]]></Node>
<StgValue><ssdm name="tmp2336_cast"/></StgValue>
</operation>

<operation id="6843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7419" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7194  %tmp2339_cast = zext i3 %tmp1589 to i4

]]></Node>
<StgValue><ssdm name="tmp2339_cast"/></StgValue>
</operation>

<operation id="6844" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7195  %tmp1590 = add i4 %tmp2336_cast, %tmp2339_cast

]]></Node>
<StgValue><ssdm name="tmp1590"/></StgValue>
</operation>

<operation id="6845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7421" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7196  %tmp2335_cast = zext i4 %tmp1590 to i5

]]></Node>
<StgValue><ssdm name="tmp2335_cast"/></StgValue>
</operation>

<operation id="6846" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7422" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:7197  %tmp1591 = add i5 %tmp2328_cast, %tmp2335_cast

]]></Node>
<StgValue><ssdm name="tmp1591"/></StgValue>
</operation>

<operation id="6847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7629" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7404  %tmp_44_25_27_i_i_cas = zext i1 %tmp_43_25_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_27_i_i_cas"/></StgValue>
</operation>

<operation id="6848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7643" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7418  %tmp_44_25_29_i_i_cas = zext i1 %tmp_43_25_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_25_29_i_i_cas"/></StgValue>
</operation>

<operation id="6849" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7652" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7427  %tmp1625 = add i2 %tmp_44_25_27_i_i_cas, %tmp_44_25_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1625"/></StgValue>
</operation>

<operation id="6850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7667" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7442  %tmp2414_cast = zext i3 %tmp1633 to i4

]]></Node>
<StgValue><ssdm name="tmp2414_cast"/></StgValue>
</operation>

<operation id="6851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7673" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7448  %tmp2417_cast = zext i3 %tmp1636 to i4

]]></Node>
<StgValue><ssdm name="tmp2417_cast"/></StgValue>
</operation>

<operation id="6852" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7674" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7449  %tmp1637 = add i4 %tmp2414_cast, %tmp2417_cast

]]></Node>
<StgValue><ssdm name="tmp1637"/></StgValue>
</operation>

<operation id="6853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7682" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7457  %tmp2422_cast = zext i3 %tmp1641 to i4

]]></Node>
<StgValue><ssdm name="tmp2422_cast"/></StgValue>
</operation>

<operation id="6854" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7688" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7463  %tmp2425_cast = zext i3 %tmp1644 to i4

]]></Node>
<StgValue><ssdm name="tmp2425_cast"/></StgValue>
</operation>

<operation id="6855" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7689" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7464  %tmp1645 = add i4 %tmp2422_cast, %tmp2425_cast

]]></Node>
<StgValue><ssdm name="tmp1645"/></StgValue>
</operation>

<operation id="6856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7690" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7465  %tmp2421_cast = zext i4 %tmp1645 to i5

]]></Node>
<StgValue><ssdm name="tmp2421_cast"/></StgValue>
</operation>

<operation id="6857" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7696" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7471  %tmp2429_cast = zext i3 %tmp1648 to i4

]]></Node>
<StgValue><ssdm name="tmp2429_cast"/></StgValue>
</operation>

<operation id="6858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7703" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7478  %tmp2432_cast = zext i3 %tmp1652 to i4

]]></Node>
<StgValue><ssdm name="tmp2432_cast"/></StgValue>
</operation>

<operation id="6859" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7704" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7479  %tmp1653 = add i4 %tmp2429_cast, %tmp2432_cast

]]></Node>
<StgValue><ssdm name="tmp1653"/></StgValue>
</operation>

<operation id="6860" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7705" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7480  %tmp2428_cast = zext i4 %tmp1653 to i5

]]></Node>
<StgValue><ssdm name="tmp2428_cast"/></StgValue>
</operation>

<operation id="6861" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7706" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:7481  %tmp1654 = add i5 %tmp2421_cast, %tmp2428_cast

]]></Node>
<StgValue><ssdm name="tmp1654"/></StgValue>
</operation>

<operation id="6862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7913" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7688  %tmp_44_26_27_i_i_cas = zext i1 %tmp_43_26_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_27_i_i_cas"/></StgValue>
</operation>

<operation id="6863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7927" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7702  %tmp_44_26_29_i_i_cas = zext i1 %tmp_43_26_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_26_29_i_i_cas"/></StgValue>
</operation>

<operation id="6864" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7936" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7711  %tmp1688 = add i2 %tmp_44_26_27_i_i_cas, %tmp_44_26_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1688"/></StgValue>
</operation>

<operation id="6865" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7951" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7726  %tmp2507_cast = zext i3 %tmp1696 to i4

]]></Node>
<StgValue><ssdm name="tmp2507_cast"/></StgValue>
</operation>

<operation id="6866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7957" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7732  %tmp2510_cast = zext i3 %tmp1699 to i4

]]></Node>
<StgValue><ssdm name="tmp2510_cast"/></StgValue>
</operation>

<operation id="6867" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7958" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7733  %tmp1700 = add i4 %tmp2507_cast, %tmp2510_cast

]]></Node>
<StgValue><ssdm name="tmp1700"/></StgValue>
</operation>

<operation id="6868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7966" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7741  %tmp2515_cast = zext i3 %tmp1704 to i4

]]></Node>
<StgValue><ssdm name="tmp2515_cast"/></StgValue>
</operation>

<operation id="6869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7972" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7747  %tmp2518_cast = zext i3 %tmp1707 to i4

]]></Node>
<StgValue><ssdm name="tmp2518_cast"/></StgValue>
</operation>

<operation id="6870" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7973" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7748  %tmp1708 = add i4 %tmp2515_cast, %tmp2518_cast

]]></Node>
<StgValue><ssdm name="tmp1708"/></StgValue>
</operation>

<operation id="6871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7974" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7749  %tmp2514_cast = zext i4 %tmp1708 to i5

]]></Node>
<StgValue><ssdm name="tmp2514_cast"/></StgValue>
</operation>

<operation id="6872" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7980" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7755  %tmp2522_cast = zext i3 %tmp1711 to i4

]]></Node>
<StgValue><ssdm name="tmp2522_cast"/></StgValue>
</operation>

<operation id="6873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7987" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7762  %tmp2525_cast = zext i3 %tmp1715 to i4

]]></Node>
<StgValue><ssdm name="tmp2525_cast"/></StgValue>
</operation>

<operation id="6874" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7988" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:7763  %tmp1716 = add i4 %tmp2522_cast, %tmp2525_cast

]]></Node>
<StgValue><ssdm name="tmp1716"/></StgValue>
</operation>

<operation id="6875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7989" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7764  %tmp2521_cast = zext i4 %tmp1716 to i5

]]></Node>
<StgValue><ssdm name="tmp2521_cast"/></StgValue>
</operation>

<operation id="6876" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7990" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:7765  %tmp1717 = add i5 %tmp2514_cast, %tmp2521_cast

]]></Node>
<StgValue><ssdm name="tmp1717"/></StgValue>
</operation>

<operation id="6877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8197" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7972  %tmp_44_27_27_i_i_cas = zext i1 %tmp_43_27_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_27_i_i_cas"/></StgValue>
</operation>

<operation id="6878" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8211" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7986  %tmp_44_27_29_i_i_cas = zext i1 %tmp_43_27_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_27_29_i_i_cas"/></StgValue>
</operation>

<operation id="6879" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8220" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:7995  %tmp1751 = add i2 %tmp_44_27_27_i_i_cas, %tmp_44_27_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1751"/></StgValue>
</operation>

<operation id="6880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8235" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8010  %tmp2600_cast = zext i3 %tmp1759 to i4

]]></Node>
<StgValue><ssdm name="tmp2600_cast"/></StgValue>
</operation>

<operation id="6881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8241" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8016  %tmp2603_cast = zext i3 %tmp1762 to i4

]]></Node>
<StgValue><ssdm name="tmp2603_cast"/></StgValue>
</operation>

<operation id="6882" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8017  %tmp1763 = add i4 %tmp2600_cast, %tmp2603_cast

]]></Node>
<StgValue><ssdm name="tmp1763"/></StgValue>
</operation>

<operation id="6883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8250" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8025  %tmp2608_cast = zext i3 %tmp1767 to i4

]]></Node>
<StgValue><ssdm name="tmp2608_cast"/></StgValue>
</operation>

<operation id="6884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8256" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8031  %tmp2611_cast = zext i3 %tmp1770 to i4

]]></Node>
<StgValue><ssdm name="tmp2611_cast"/></StgValue>
</operation>

<operation id="6885" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8032  %tmp1771 = add i4 %tmp2608_cast, %tmp2611_cast

]]></Node>
<StgValue><ssdm name="tmp1771"/></StgValue>
</operation>

<operation id="6886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8258" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8033  %tmp2607_cast = zext i4 %tmp1771 to i5

]]></Node>
<StgValue><ssdm name="tmp2607_cast"/></StgValue>
</operation>

<operation id="6887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8264" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8039  %tmp2615_cast = zext i3 %tmp1774 to i4

]]></Node>
<StgValue><ssdm name="tmp2615_cast"/></StgValue>
</operation>

<operation id="6888" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8271" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8046  %tmp2618_cast = zext i3 %tmp1778 to i4

]]></Node>
<StgValue><ssdm name="tmp2618_cast"/></StgValue>
</operation>

<operation id="6889" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8272" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8047  %tmp1779 = add i4 %tmp2615_cast, %tmp2618_cast

]]></Node>
<StgValue><ssdm name="tmp1779"/></StgValue>
</operation>

<operation id="6890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8273" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8048  %tmp2614_cast = zext i4 %tmp1779 to i5

]]></Node>
<StgValue><ssdm name="tmp2614_cast"/></StgValue>
</operation>

<operation id="6891" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8274" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:8049  %tmp1780 = add i5 %tmp2607_cast, %tmp2614_cast

]]></Node>
<StgValue><ssdm name="tmp1780"/></StgValue>
</operation>

<operation id="6892" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8481" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8256  %tmp_44_28_27_i_i_cas = zext i1 %tmp_43_28_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_27_i_i_cas"/></StgValue>
</operation>

<operation id="6893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8495" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8270  %tmp_44_28_29_i_i_cas = zext i1 %tmp_43_28_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_28_29_i_i_cas"/></StgValue>
</operation>

<operation id="6894" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8504" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8279  %tmp1814 = add i2 %tmp_44_28_27_i_i_cas, %tmp_44_28_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1814"/></StgValue>
</operation>

<operation id="6895" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8519" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8294  %tmp2693_cast = zext i3 %tmp1822 to i4

]]></Node>
<StgValue><ssdm name="tmp2693_cast"/></StgValue>
</operation>

<operation id="6896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8525" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8300  %tmp2696_cast = zext i3 %tmp1825 to i4

]]></Node>
<StgValue><ssdm name="tmp2696_cast"/></StgValue>
</operation>

<operation id="6897" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8526" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8301  %tmp1826 = add i4 %tmp2693_cast, %tmp2696_cast

]]></Node>
<StgValue><ssdm name="tmp1826"/></StgValue>
</operation>

<operation id="6898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8534" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8309  %tmp2701_cast = zext i3 %tmp1830 to i4

]]></Node>
<StgValue><ssdm name="tmp2701_cast"/></StgValue>
</operation>

<operation id="6899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8540" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8315  %tmp2704_cast = zext i3 %tmp1833 to i4

]]></Node>
<StgValue><ssdm name="tmp2704_cast"/></StgValue>
</operation>

<operation id="6900" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8541" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8316  %tmp1834 = add i4 %tmp2701_cast, %tmp2704_cast

]]></Node>
<StgValue><ssdm name="tmp1834"/></StgValue>
</operation>

<operation id="6901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8542" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8317  %tmp2700_cast = zext i4 %tmp1834 to i5

]]></Node>
<StgValue><ssdm name="tmp2700_cast"/></StgValue>
</operation>

<operation id="6902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8548" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8323  %tmp2708_cast = zext i3 %tmp1837 to i4

]]></Node>
<StgValue><ssdm name="tmp2708_cast"/></StgValue>
</operation>

<operation id="6903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8555" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8330  %tmp2711_cast = zext i3 %tmp1841 to i4

]]></Node>
<StgValue><ssdm name="tmp2711_cast"/></StgValue>
</operation>

<operation id="6904" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8556" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8331  %tmp1842 = add i4 %tmp2708_cast, %tmp2711_cast

]]></Node>
<StgValue><ssdm name="tmp1842"/></StgValue>
</operation>

<operation id="6905" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8557" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8332  %tmp2707_cast = zext i4 %tmp1842 to i5

]]></Node>
<StgValue><ssdm name="tmp2707_cast"/></StgValue>
</operation>

<operation id="6906" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8558" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:8333  %tmp1843 = add i5 %tmp2700_cast, %tmp2707_cast

]]></Node>
<StgValue><ssdm name="tmp1843"/></StgValue>
</operation>

<operation id="6907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8765" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8540  %tmp_44_29_27_i_i_cas = zext i1 %tmp_43_29_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_27_i_i_cas"/></StgValue>
</operation>

<operation id="6908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8779" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8554  %tmp_44_29_29_i_i_cas = zext i1 %tmp_43_29_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_29_29_i_i_cas"/></StgValue>
</operation>

<operation id="6909" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8788" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8563  %tmp1877 = add i2 %tmp_44_29_27_i_i_cas, %tmp_44_29_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1877"/></StgValue>
</operation>

<operation id="6910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8803" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8578  %tmp2786_cast = zext i3 %tmp1885 to i4

]]></Node>
<StgValue><ssdm name="tmp2786_cast"/></StgValue>
</operation>

<operation id="6911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8809" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8584  %tmp2789_cast = zext i3 %tmp1888 to i4

]]></Node>
<StgValue><ssdm name="tmp2789_cast"/></StgValue>
</operation>

<operation id="6912" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8810" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8585  %tmp1889 = add i4 %tmp2786_cast, %tmp2789_cast

]]></Node>
<StgValue><ssdm name="tmp1889"/></StgValue>
</operation>

<operation id="6913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8818" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8593  %tmp2794_cast = zext i3 %tmp1893 to i4

]]></Node>
<StgValue><ssdm name="tmp2794_cast"/></StgValue>
</operation>

<operation id="6914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8824" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8599  %tmp2797_cast = zext i3 %tmp1896 to i4

]]></Node>
<StgValue><ssdm name="tmp2797_cast"/></StgValue>
</operation>

<operation id="6915" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8825" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8600  %tmp1897 = add i4 %tmp2794_cast, %tmp2797_cast

]]></Node>
<StgValue><ssdm name="tmp1897"/></StgValue>
</operation>

<operation id="6916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8826" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8601  %tmp2793_cast = zext i4 %tmp1897 to i5

]]></Node>
<StgValue><ssdm name="tmp2793_cast"/></StgValue>
</operation>

<operation id="6917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8832" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8607  %tmp2801_cast = zext i3 %tmp1900 to i4

]]></Node>
<StgValue><ssdm name="tmp2801_cast"/></StgValue>
</operation>

<operation id="6918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8839" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8614  %tmp2804_cast = zext i3 %tmp1904 to i4

]]></Node>
<StgValue><ssdm name="tmp2804_cast"/></StgValue>
</operation>

<operation id="6919" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8840" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8615  %tmp1905 = add i4 %tmp2801_cast, %tmp2804_cast

]]></Node>
<StgValue><ssdm name="tmp1905"/></StgValue>
</operation>

<operation id="6920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8841" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8616  %tmp2800_cast = zext i4 %tmp1905 to i5

]]></Node>
<StgValue><ssdm name="tmp2800_cast"/></StgValue>
</operation>

<operation id="6921" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8842" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:8617  %tmp1906 = add i5 %tmp2793_cast, %tmp2800_cast

]]></Node>
<StgValue><ssdm name="tmp1906"/></StgValue>
</operation>

<operation id="6922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9049" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8824  %tmp_44_30_27_i_i_cas = zext i1 %tmp_43_30_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_27_i_i_cas"/></StgValue>
</operation>

<operation id="6923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9063" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8838  %tmp_44_30_29_i_i_cas = zext i1 %tmp_43_30_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_30_29_i_i_cas"/></StgValue>
</operation>

<operation id="6924" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9072" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:8847  %tmp1940 = add i2 %tmp_44_30_27_i_i_cas, %tmp_44_30_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1940"/></StgValue>
</operation>

<operation id="6925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9087" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8862  %tmp2879_cast = zext i3 %tmp1948 to i4

]]></Node>
<StgValue><ssdm name="tmp2879_cast"/></StgValue>
</operation>

<operation id="6926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9093" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8868  %tmp2882_cast = zext i3 %tmp1951 to i4

]]></Node>
<StgValue><ssdm name="tmp2882_cast"/></StgValue>
</operation>

<operation id="6927" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9094" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8869  %tmp1952 = add i4 %tmp2879_cast, %tmp2882_cast

]]></Node>
<StgValue><ssdm name="tmp1952"/></StgValue>
</operation>

<operation id="6928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9102" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8877  %tmp2887_cast = zext i3 %tmp1956 to i4

]]></Node>
<StgValue><ssdm name="tmp2887_cast"/></StgValue>
</operation>

<operation id="6929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9108" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8883  %tmp2890_cast = zext i3 %tmp1959 to i4

]]></Node>
<StgValue><ssdm name="tmp2890_cast"/></StgValue>
</operation>

<operation id="6930" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8884  %tmp1960 = add i4 %tmp2887_cast, %tmp2890_cast

]]></Node>
<StgValue><ssdm name="tmp1960"/></StgValue>
</operation>

<operation id="6931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9110" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8885  %tmp2886_cast = zext i4 %tmp1960 to i5

]]></Node>
<StgValue><ssdm name="tmp2886_cast"/></StgValue>
</operation>

<operation id="6932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9116" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8891  %tmp2894_cast = zext i3 %tmp1963 to i4

]]></Node>
<StgValue><ssdm name="tmp2894_cast"/></StgValue>
</operation>

<operation id="6933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9123" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8898  %tmp2897_cast = zext i3 %tmp1967 to i4

]]></Node>
<StgValue><ssdm name="tmp2897_cast"/></StgValue>
</operation>

<operation id="6934" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:8899  %tmp1968 = add i4 %tmp2894_cast, %tmp2897_cast

]]></Node>
<StgValue><ssdm name="tmp1968"/></StgValue>
</operation>

<operation id="6935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9125" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8900  %tmp2893_cast = zext i4 %tmp1968 to i5

]]></Node>
<StgValue><ssdm name="tmp2893_cast"/></StgValue>
</operation>

<operation id="6936" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:8901  %tmp1969 = add i5 %tmp2886_cast, %tmp2893_cast

]]></Node>
<StgValue><ssdm name="tmp1969"/></StgValue>
</operation>

<operation id="6937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9333" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9108  %tmp_44_31_27_i_i_cas = zext i1 %tmp_43_31_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_27_i_i_cas"/></StgValue>
</operation>

<operation id="6938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9347" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9122  %tmp_44_31_29_i_i_cas = zext i1 %tmp_43_31_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_44_31_29_i_i_cas"/></StgValue>
</operation>

<operation id="6939" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9356" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:9131  %tmp2003 = add i2 %tmp_44_31_27_i_i_cas, %tmp_44_31_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp2003"/></StgValue>
</operation>

<operation id="6940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9371" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9146  %tmp2972_cast = zext i3 %tmp2011 to i4

]]></Node>
<StgValue><ssdm name="tmp2972_cast"/></StgValue>
</operation>

<operation id="6941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9377" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9152  %tmp2975_cast = zext i3 %tmp2014 to i4

]]></Node>
<StgValue><ssdm name="tmp2975_cast"/></StgValue>
</operation>

<operation id="6942" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9378" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:9153  %tmp2015 = add i4 %tmp2972_cast, %tmp2975_cast

]]></Node>
<StgValue><ssdm name="tmp2015"/></StgValue>
</operation>

<operation id="6943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9386" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9161  %tmp2980_cast = zext i3 %tmp2019 to i4

]]></Node>
<StgValue><ssdm name="tmp2980_cast"/></StgValue>
</operation>

<operation id="6944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9392" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9167  %tmp2983_cast = zext i3 %tmp2022 to i4

]]></Node>
<StgValue><ssdm name="tmp2983_cast"/></StgValue>
</operation>

<operation id="6945" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9393" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:9168  %tmp2023 = add i4 %tmp2980_cast, %tmp2983_cast

]]></Node>
<StgValue><ssdm name="tmp2023"/></StgValue>
</operation>

<operation id="6946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9394" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:9169  %tmp2979_cast = zext i4 %tmp2023 to i5

]]></Node>
<StgValue><ssdm name="tmp2979_cast"/></StgValue>
</operation>

<operation id="6947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9400" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9175  %tmp2987_cast = zext i3 %tmp2026 to i4

]]></Node>
<StgValue><ssdm name="tmp2987_cast"/></StgValue>
</operation>

<operation id="6948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9407" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9182  %tmp2990_cast = zext i3 %tmp2030 to i4

]]></Node>
<StgValue><ssdm name="tmp2990_cast"/></StgValue>
</operation>

<operation id="6949" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9408" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:9183  %tmp2031 = add i4 %tmp2987_cast, %tmp2990_cast

]]></Node>
<StgValue><ssdm name="tmp2031"/></StgValue>
</operation>

<operation id="6950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9409" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:9184  %tmp2986_cast = zext i4 %tmp2031 to i5

]]></Node>
<StgValue><ssdm name="tmp2986_cast"/></StgValue>
</operation>

<operation id="6951" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9410" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:9185  %tmp2032 = add i5 %tmp2979_cast, %tmp2986_cast

]]></Node>
<StgValue><ssdm name="tmp2032"/></StgValue>
</operation>

<operation id="6952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9456" bw="64" op_0_bw="32">
<![CDATA[
.preheader11.0.i.i:1  %tmp_4810_i_i = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_4810_i_i"/></StgValue>
</operation>

<operation id="6953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9457" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:2  %threshs1_m_threshold_32 = getelementptr [2 x i16]* @threshs1_m_threshold_31, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_32"/></StgValue>
</operation>

<operation id="6954" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9458" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:3  %threshs1_m_threshold_33 = load i16* %threshs1_m_threshold_32, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_33"/></StgValue>
</operation>

<operation id="6955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9460" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:5  %threshs1_m_threshold_34 = getelementptr [2 x i16]* @threshs1_m_threshold_30, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_34"/></StgValue>
</operation>

<operation id="6956" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9461" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:6  %threshs1_m_threshold_35 = load i16* %threshs1_m_threshold_34, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_35"/></StgValue>
</operation>

<operation id="6957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9463" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:8  %threshs1_m_threshold_36 = getelementptr [2 x i16]* @threshs1_m_threshold_19, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_36"/></StgValue>
</operation>

<operation id="6958" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9464" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:9  %threshs1_m_threshold_37 = load i16* %threshs1_m_threshold_36, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_37"/></StgValue>
</operation>

<operation id="6959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9466" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:11  %threshs1_m_threshold_38 = getelementptr [2 x i16]* @threshs1_m_threshold_8, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_38"/></StgValue>
</operation>

<operation id="6960" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9467" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:12  %threshs1_m_threshold_39 = load i16* %threshs1_m_threshold_38, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_39"/></StgValue>
</operation>

<operation id="6961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9469" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:14  %threshs1_m_threshold_40 = getelementptr [2 x i16]* @threshs1_m_threshold_5, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_40"/></StgValue>
</operation>

<operation id="6962" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9470" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:15  %threshs1_m_threshold_41 = load i16* %threshs1_m_threshold_40, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_41"/></StgValue>
</operation>

<operation id="6963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9472" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:17  %threshs1_m_threshold_42 = getelementptr [2 x i16]* @threshs1_m_threshold_4, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_42"/></StgValue>
</operation>

<operation id="6964" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9473" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:18  %threshs1_m_threshold_43 = load i16* %threshs1_m_threshold_42, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_43"/></StgValue>
</operation>

<operation id="6965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9475" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:20  %threshs1_m_threshold_44 = getelementptr [2 x i16]* @threshs1_m_threshold_3, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_44"/></StgValue>
</operation>

<operation id="6966" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9476" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:21  %threshs1_m_threshold_45 = load i16* %threshs1_m_threshold_44, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_45"/></StgValue>
</operation>

<operation id="6967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9478" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:23  %threshs1_m_threshold_46 = getelementptr [2 x i16]* @threshs1_m_threshold_2, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_46"/></StgValue>
</operation>

<operation id="6968" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9479" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:24  %threshs1_m_threshold_47 = load i16* %threshs1_m_threshold_46, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_47"/></StgValue>
</operation>

<operation id="6969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9481" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:26  %threshs1_m_threshold_48 = getelementptr [2 x i16]* @threshs1_m_threshold_1, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_48"/></StgValue>
</operation>

<operation id="6970" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9482" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:27  %threshs1_m_threshold_49 = load i16* %threshs1_m_threshold_48, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_49"/></StgValue>
</operation>

<operation id="6971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9484" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:29  %threshs1_m_threshold_50 = getelementptr [2 x i16]* @threshs1_m_threshold, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_50"/></StgValue>
</operation>

<operation id="6972" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9485" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:30  %threshs1_m_threshold_51 = load i16* %threshs1_m_threshold_50, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_51"/></StgValue>
</operation>

<operation id="6973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9487" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:32  %threshs1_m_threshold_52 = getelementptr [2 x i16]* @threshs1_m_threshold_29, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_52"/></StgValue>
</operation>

<operation id="6974" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9488" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:33  %threshs1_m_threshold_53 = load i16* %threshs1_m_threshold_52, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_53"/></StgValue>
</operation>

<operation id="6975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9490" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:35  %threshs1_m_threshold_54 = getelementptr [2 x i16]* @threshs1_m_threshold_28, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_54"/></StgValue>
</operation>

<operation id="6976" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9491" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:36  %threshs1_m_threshold_55 = load i16* %threshs1_m_threshold_54, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_55"/></StgValue>
</operation>

<operation id="6977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9493" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:38  %threshs1_m_threshold_56 = getelementptr [2 x i16]* @threshs1_m_threshold_27, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_56"/></StgValue>
</operation>

<operation id="6978" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9494" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:39  %threshs1_m_threshold_57 = load i16* %threshs1_m_threshold_56, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_57"/></StgValue>
</operation>

<operation id="6979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9496" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:41  %threshs1_m_threshold_58 = getelementptr [2 x i16]* @threshs1_m_threshold_26, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_58"/></StgValue>
</operation>

<operation id="6980" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9497" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:42  %threshs1_m_threshold_59 = load i16* %threshs1_m_threshold_58, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_59"/></StgValue>
</operation>

<operation id="6981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9499" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:44  %threshs1_m_threshold_60 = getelementptr [2 x i16]* @threshs1_m_threshold_25, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_60"/></StgValue>
</operation>

<operation id="6982" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9500" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:45  %threshs1_m_threshold_61 = load i16* %threshs1_m_threshold_60, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_61"/></StgValue>
</operation>

<operation id="6983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9502" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:47  %threshs1_m_threshold_62 = getelementptr [2 x i16]* @threshs1_m_threshold_24, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_62"/></StgValue>
</operation>

<operation id="6984" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9503" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:48  %threshs1_m_threshold_63 = load i16* %threshs1_m_threshold_62, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_63"/></StgValue>
</operation>

<operation id="6985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9505" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:50  %threshs1_m_threshold_64 = getelementptr [2 x i16]* @threshs1_m_threshold_23, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_64"/></StgValue>
</operation>

<operation id="6986" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9506" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:51  %threshs1_m_threshold_65 = load i16* %threshs1_m_threshold_64, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_65"/></StgValue>
</operation>

<operation id="6987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9508" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:53  %threshs1_m_threshold_66 = getelementptr [2 x i16]* @threshs1_m_threshold_22, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_66"/></StgValue>
</operation>

<operation id="6988" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9509" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:54  %threshs1_m_threshold_67 = load i16* %threshs1_m_threshold_66, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_67"/></StgValue>
</operation>

<operation id="6989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9511" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:56  %threshs1_m_threshold_68 = getelementptr [2 x i16]* @threshs1_m_threshold_21, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_68"/></StgValue>
</operation>

<operation id="6990" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9512" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:57  %threshs1_m_threshold_69 = load i16* %threshs1_m_threshold_68, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_69"/></StgValue>
</operation>

<operation id="6991" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9514" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:59  %threshs1_m_threshold_70 = getelementptr [2 x i16]* @threshs1_m_threshold_20, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_70"/></StgValue>
</operation>

<operation id="6992" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9515" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:60  %threshs1_m_threshold_71 = load i16* %threshs1_m_threshold_70, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_71"/></StgValue>
</operation>

<operation id="6993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9517" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:62  %threshs1_m_threshold_72 = getelementptr [2 x i16]* @threshs1_m_threshold_18, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_72"/></StgValue>
</operation>

<operation id="6994" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9518" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:63  %threshs1_m_threshold_73 = load i16* %threshs1_m_threshold_72, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_73"/></StgValue>
</operation>

<operation id="6995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9520" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:65  %threshs1_m_threshold_74 = getelementptr [2 x i16]* @threshs1_m_threshold_17, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_74"/></StgValue>
</operation>

<operation id="6996" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9521" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:66  %threshs1_m_threshold_75 = load i16* %threshs1_m_threshold_74, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_75"/></StgValue>
</operation>

<operation id="6997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9523" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:68  %threshs1_m_threshold_76 = getelementptr [2 x i16]* @threshs1_m_threshold_16, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_76"/></StgValue>
</operation>

<operation id="6998" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9524" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:69  %threshs1_m_threshold_77 = load i16* %threshs1_m_threshold_76, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_77"/></StgValue>
</operation>

<operation id="6999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9526" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:71  %threshs1_m_threshold_78 = getelementptr [2 x i16]* @threshs1_m_threshold_15, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_78"/></StgValue>
</operation>

<operation id="7000" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9527" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:72  %threshs1_m_threshold_79 = load i16* %threshs1_m_threshold_78, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_79"/></StgValue>
</operation>

<operation id="7001" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9529" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:74  %threshs1_m_threshold_80 = getelementptr [2 x i16]* @threshs1_m_threshold_14, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_80"/></StgValue>
</operation>

<operation id="7002" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9530" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:75  %threshs1_m_threshold_81 = load i16* %threshs1_m_threshold_80, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_81"/></StgValue>
</operation>

<operation id="7003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9532" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:77  %threshs1_m_threshold_82 = getelementptr [2 x i16]* @threshs1_m_threshold_13, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_82"/></StgValue>
</operation>

<operation id="7004" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9533" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:78  %threshs1_m_threshold_83 = load i16* %threshs1_m_threshold_82, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_83"/></StgValue>
</operation>

<operation id="7005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9535" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:80  %threshs1_m_threshold_84 = getelementptr [2 x i16]* @threshs1_m_threshold_12, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_84"/></StgValue>
</operation>

<operation id="7006" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9536" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:81  %threshs1_m_threshold_85 = load i16* %threshs1_m_threshold_84, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_85"/></StgValue>
</operation>

<operation id="7007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9538" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:83  %threshs1_m_threshold_86 = getelementptr [2 x i16]* @threshs1_m_threshold_11, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_86"/></StgValue>
</operation>

<operation id="7008" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9539" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:84  %threshs1_m_threshold_87 = load i16* %threshs1_m_threshold_86, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_87"/></StgValue>
</operation>

<operation id="7009" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9541" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:86  %threshs1_m_threshold_88 = getelementptr [2 x i16]* @threshs1_m_threshold_10, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_88"/></StgValue>
</operation>

<operation id="7010" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9542" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:87  %threshs1_m_threshold_89 = load i16* %threshs1_m_threshold_88, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_89"/></StgValue>
</operation>

<operation id="7011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9544" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:89  %threshs1_m_threshold_90 = getelementptr [2 x i16]* @threshs1_m_threshold_9, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_90"/></StgValue>
</operation>

<operation id="7012" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9545" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:90  %threshs1_m_threshold_91 = load i16* %threshs1_m_threshold_90, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_91"/></StgValue>
</operation>

<operation id="7013" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9547" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:92  %threshs1_m_threshold_92 = getelementptr [2 x i16]* @threshs1_m_threshold_7, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_92"/></StgValue>
</operation>

<operation id="7014" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9548" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:93  %threshs1_m_threshold_93 = load i16* %threshs1_m_threshold_92, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_93"/></StgValue>
</operation>

<operation id="7015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9550" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:95  %threshs1_m_threshold_94 = getelementptr [2 x i16]* @threshs1_m_threshold_6, i64 0, i64 %tmp_4810_i_i

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_94"/></StgValue>
</operation>

<operation id="7016" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9551" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:96  %threshs1_m_threshold_95 = load i16* %threshs1_m_threshold_94, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="7017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:1  %accu_V_0_0_i_i_load = load i16* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i_load"/></StgValue>
</operation>

<operation id="7018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:2  %accu_V_0_1_i_i_load = load i16* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i_load"/></StgValue>
</operation>

<operation id="7019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:3  %accu_V_0_2_i_i_load = load i16* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i_load"/></StgValue>
</operation>

<operation id="7020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:4  %accu_V_0_3_i_i_load = load i16* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i_load"/></StgValue>
</operation>

<operation id="7021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:5  %accu_V_0_4_i_i_load = load i16* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i_load"/></StgValue>
</operation>

<operation id="7022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:6  %accu_V_0_5_i_i_load = load i16* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i_load"/></StgValue>
</operation>

<operation id="7023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:7  %accu_V_0_6_i_i_load = load i16* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i_load"/></StgValue>
</operation>

<operation id="7024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:8  %accu_V_0_7_i_i_load = load i16* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i_load"/></StgValue>
</operation>

<operation id="7025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:9  %accu_V_0_8_i_i_load = load i16* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i_load"/></StgValue>
</operation>

<operation id="7026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:10  %accu_V_0_9_i_i_load = load i16* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i_load"/></StgValue>
</operation>

<operation id="7027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:11  %accu_V_0_10_i_i_load = load i16* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i_load"/></StgValue>
</operation>

<operation id="7028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:12  %accu_V_0_11_i_i_load = load i16* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i_load"/></StgValue>
</operation>

<operation id="7029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:13  %accu_V_0_12_i_i_load = load i16* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i_load"/></StgValue>
</operation>

<operation id="7030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:14  %accu_V_0_13_i_i_load = load i16* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i_load"/></StgValue>
</operation>

<operation id="7031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:15  %accu_V_0_14_i_i_load = load i16* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i_load"/></StgValue>
</operation>

<operation id="7032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:16  %accu_V_0_15_i_i_load = load i16* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i_load"/></StgValue>
</operation>

<operation id="7033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:17  %accu_V_0_16_i_i_load = load i16* %accu_V_0_16_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_16_i_i_load"/></StgValue>
</operation>

<operation id="7034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:18  %accu_V_0_17_i_i_load = load i16* %accu_V_0_17_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_17_i_i_load"/></StgValue>
</operation>

<operation id="7035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:19  %accu_V_0_18_i_i_load = load i16* %accu_V_0_18_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_18_i_i_load"/></StgValue>
</operation>

<operation id="7036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:20  %accu_V_0_19_i_i_load = load i16* %accu_V_0_19_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_19_i_i_load"/></StgValue>
</operation>

<operation id="7037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:21  %accu_V_0_20_i_i_load = load i16* %accu_V_0_20_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_20_i_i_load"/></StgValue>
</operation>

<operation id="7038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:22  %accu_V_0_21_i_i_load = load i16* %accu_V_0_21_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_21_i_i_load"/></StgValue>
</operation>

<operation id="7039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:23  %accu_V_0_22_i_i_load = load i16* %accu_V_0_22_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_22_i_i_load"/></StgValue>
</operation>

<operation id="7040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:24  %accu_V_0_23_i_i_load = load i16* %accu_V_0_23_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_23_i_i_load"/></StgValue>
</operation>

<operation id="7041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:25  %accu_V_0_24_i_i_load = load i16* %accu_V_0_24_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_24_i_i_load"/></StgValue>
</operation>

<operation id="7042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:26  %accu_V_0_25_i_i_load = load i16* %accu_V_0_25_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_25_i_i_load"/></StgValue>
</operation>

<operation id="7043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:27  %accu_V_0_26_i_i_load = load i16* %accu_V_0_26_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_26_i_i_load"/></StgValue>
</operation>

<operation id="7044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:28  %accu_V_0_27_i_i_load = load i16* %accu_V_0_27_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_27_i_i_load"/></StgValue>
</operation>

<operation id="7045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:29  %accu_V_0_28_i_i_load = load i16* %accu_V_0_28_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_28_i_i_load"/></StgValue>
</operation>

<operation id="7046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:30  %accu_V_0_29_i_i_load = load i16* %accu_V_0_29_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_29_i_i_load"/></StgValue>
</operation>

<operation id="7047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:31  %accu_V_0_30_i_i_load = load i16* %accu_V_0_30_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_30_i_i_load"/></StgValue>
</operation>

<operation id="7048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_17_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:32  %accu_V_0_31_i_i_load = load i16* %accu_V_0_31_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_31_i_i_load"/></StgValue>
</operation>

<operation id="7049" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:36  %p_accu_V_0_31_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_31_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_31_i_i"/></StgValue>
</operation>

<operation id="7050" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:37  %p_accu_V_0_30_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_30_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_30_i_i"/></StgValue>
</operation>

<operation id="7051" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:38  %p_accu_V_0_29_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_29_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_29_i_i"/></StgValue>
</operation>

<operation id="7052" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:39  %p_accu_V_0_28_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_28_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_28_i_i"/></StgValue>
</operation>

<operation id="7053" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:40  %p_accu_V_0_27_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_27_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_27_i_i"/></StgValue>
</operation>

<operation id="7054" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:41  %p_accu_V_0_26_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_26_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_26_i_i"/></StgValue>
</operation>

<operation id="7055" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:42  %p_accu_V_0_25_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_25_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_25_i_i"/></StgValue>
</operation>

<operation id="7056" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:43  %p_accu_V_0_24_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_24_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_24_i_i"/></StgValue>
</operation>

<operation id="7057" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:44  %p_accu_V_0_23_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_23_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_23_i_i"/></StgValue>
</operation>

<operation id="7058" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:45  %p_accu_V_0_22_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_22_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_22_i_i"/></StgValue>
</operation>

<operation id="7059" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:46  %p_accu_V_0_21_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_21_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_21_i_i"/></StgValue>
</operation>

<operation id="7060" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:47  %p_accu_V_0_20_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_20_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_20_i_i"/></StgValue>
</operation>

<operation id="7061" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:48  %p_accu_V_0_19_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_19_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_19_i_i"/></StgValue>
</operation>

<operation id="7062" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:49  %p_accu_V_0_18_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_18_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_18_i_i"/></StgValue>
</operation>

<operation id="7063" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:50  %p_accu_V_0_17_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_17_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_17_i_i"/></StgValue>
</operation>

<operation id="7064" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:51  %p_accu_V_0_16_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_16_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_16_i_i"/></StgValue>
</operation>

<operation id="7065" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:52  %p_accu_V_0_15_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_15_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="7066" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:53  %p_accu_V_0_14_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_14_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="7067" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:54  %p_accu_V_0_13_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_13_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="7068" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:55  %p_accu_V_0_12_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_12_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="7069" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:56  %p_accu_V_0_11_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_11_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="7070" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:57  %p_accu_V_0_10_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_10_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="7071" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:58  %p_accu_V_0_9_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_9_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="7072" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:59  %p_accu_V_0_8_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_8_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="7073" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:60  %p_accu_V_0_7_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_7_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="7074" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:61  %p_accu_V_0_6_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_6_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="7075" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:62  %p_accu_V_0_5_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_5_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="7076" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:63  %p_accu_V_0_4_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_4_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="7077" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:64  %p_accu_V_0_3_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_3_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="7078" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:65  %p_accu_V_0_2_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_2_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="7079" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:66  %p_accu_V_0_1_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_1_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="7080" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:67  %p_accu_V_0_0_i_i = select i1 %tmp_17_i_i, i16 0, i16 %accu_V_0_0_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="7081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:71  %tmp_28_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="7082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:78  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_28_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:79  %tmp_29_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_29_i_i"/></StgValue>
</operation>

<operation id="7084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:86  %empty_1676 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_29_i_i)

]]></Node>
<StgValue><ssdm name="empty_1676"/></StgValue>
</operation>

<operation id="7085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:87  %tmp_30_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_30_i_i"/></StgValue>
</operation>

<operation id="7086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:94  %empty_1677 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_30_i_i)

]]></Node>
<StgValue><ssdm name="empty_1677"/></StgValue>
</operation>

<operation id="7087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:95  %tmp_31_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_31_i_i"/></StgValue>
</operation>

<operation id="7088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:102  %empty_1678 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_31_i_i)

]]></Node>
<StgValue><ssdm name="empty_1678"/></StgValue>
</operation>

<operation id="7089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:103  %tmp_32_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_32_i_i"/></StgValue>
</operation>

<operation id="7090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:110  %empty_1679 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_32_i_i)

]]></Node>
<StgValue><ssdm name="empty_1679"/></StgValue>
</operation>

<operation id="7091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:111  %tmp_33_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_33_i_i"/></StgValue>
</operation>

<operation id="7092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:118  %empty_1680 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_33_i_i)

]]></Node>
<StgValue><ssdm name="empty_1680"/></StgValue>
</operation>

<operation id="7093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:119  %tmp_34_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_34_i_i"/></StgValue>
</operation>

<operation id="7094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:126  %empty_1681 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_34_i_i)

]]></Node>
<StgValue><ssdm name="empty_1681"/></StgValue>
</operation>

<operation id="7095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:127  %tmp_35_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>

<operation id="7096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:134  %empty_1682 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_35_i_i)

]]></Node>
<StgValue><ssdm name="empty_1682"/></StgValue>
</operation>

<operation id="7097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:135  %tmp_38_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="7098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:142  %empty_1683 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_38_i_i)

]]></Node>
<StgValue><ssdm name="empty_1683"/></StgValue>
</operation>

<operation id="7099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:143  %tmp_39_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>

<operation id="7100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:150  %empty_1684 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_39_i_i)

]]></Node>
<StgValue><ssdm name="empty_1684"/></StgValue>
</operation>

<operation id="7101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:151  %tmp_40_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="7102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:158  %empty_1687 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_40_i_i)

]]></Node>
<StgValue><ssdm name="empty_1687"/></StgValue>
</operation>

<operation id="7103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:159  %tmp_41_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_41_i_i"/></StgValue>
</operation>

<operation id="7104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:166  %empty_1688 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_41_i_i)

]]></Node>
<StgValue><ssdm name="empty_1688"/></StgValue>
</operation>

<operation id="7105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:167  %tmp_42_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="7106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:174  %empty_1689 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_42_i_i)

]]></Node>
<StgValue><ssdm name="empty_1689"/></StgValue>
</operation>

<operation id="7107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:175  %tmp_43_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="7108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:182  %empty_1690 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_43_i_i)

]]></Node>
<StgValue><ssdm name="empty_1690"/></StgValue>
</operation>

<operation id="7109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:183  %tmp_44_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>

<operation id="7110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:190  %empty_1691 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_44_i_i)

]]></Node>
<StgValue><ssdm name="empty_1691"/></StgValue>
</operation>

<operation id="7111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:191  %tmp_45_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="7112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:198  %empty_1692 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_45_i_i)

]]></Node>
<StgValue><ssdm name="empty_1692"/></StgValue>
</operation>

<operation id="7113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:199  %tmp_47_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="7114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:206  %empty_1693 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_47_i_i)

]]></Node>
<StgValue><ssdm name="empty_1693"/></StgValue>
</operation>

<operation id="7115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:207  %tmp_48_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_48_i_i"/></StgValue>
</operation>

<operation id="7116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:214  %empty_1694 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_48_i_i)

]]></Node>
<StgValue><ssdm name="empty_1694"/></StgValue>
</operation>

<operation id="7117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:215  %tmp_49_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="7118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:222  %empty_1695 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_49_i_i)

]]></Node>
<StgValue><ssdm name="empty_1695"/></StgValue>
</operation>

<operation id="7119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:223  %tmp_50_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="7120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:230  %empty_1696 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_50_i_i)

]]></Node>
<StgValue><ssdm name="empty_1696"/></StgValue>
</operation>

<operation id="7121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:231  %tmp_51_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="7122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:238  %empty_1697 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_51_i_i)

]]></Node>
<StgValue><ssdm name="empty_1697"/></StgValue>
</operation>

<operation id="7123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:239  %tmp_52_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_52_i_i"/></StgValue>
</operation>

<operation id="7124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:246  %empty_1698 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_52_i_i)

]]></Node>
<StgValue><ssdm name="empty_1698"/></StgValue>
</operation>

<operation id="7125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:247  %tmp_53_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="7126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:254  %empty_1699 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_53_i_i)

]]></Node>
<StgValue><ssdm name="empty_1699"/></StgValue>
</operation>

<operation id="7127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:255  %tmp_54_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="7128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:262  %empty_1700 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_54_i_i)

]]></Node>
<StgValue><ssdm name="empty_1700"/></StgValue>
</operation>

<operation id="7129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:263  %tmp_55_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="7130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:270  %empty_1701 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_55_i_i)

]]></Node>
<StgValue><ssdm name="empty_1701"/></StgValue>
</operation>

<operation id="7131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:271  %tmp_56_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_56_i_i"/></StgValue>
</operation>

<operation id="7132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:278  %empty_1702 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_56_i_i)

]]></Node>
<StgValue><ssdm name="empty_1702"/></StgValue>
</operation>

<operation id="7133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:279  %tmp_57_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="7134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:286  %empty_1703 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_57_i_i)

]]></Node>
<StgValue><ssdm name="empty_1703"/></StgValue>
</operation>

<operation id="7135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:287  %tmp_58_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="7136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:294  %empty_1704 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_58_i_i)

]]></Node>
<StgValue><ssdm name="empty_1704"/></StgValue>
</operation>

<operation id="7137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:295  %tmp_59_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>

<operation id="7138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:302  %empty_1705 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_59_i_i)

]]></Node>
<StgValue><ssdm name="empty_1705"/></StgValue>
</operation>

<operation id="7139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:303  %tmp_60_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_60_i_i"/></StgValue>
</operation>

<operation id="7140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:309  %tmp_44_0_28_i_i = zext i1 %tmp_43_0_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_0_28_i_i"/></StgValue>
</operation>

<operation id="7141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:310  %empty_1706 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_60_i_i)

]]></Node>
<StgValue><ssdm name="empty_1706"/></StgValue>
</operation>

<operation id="7142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:311  %tmp_61_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>

<operation id="7143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:318  %empty_1707 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_61_i_i)

]]></Node>
<StgValue><ssdm name="empty_1707"/></StgValue>
</operation>

<operation id="7144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:319  %tmp_62_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>

<operation id="7145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:326  %tmp49 = add i16 %tmp_44_0_28_i_i, %p_accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="7146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:328  %tmp84_cast = zext i2 %tmp50 to i16

]]></Node>
<StgValue><ssdm name="tmp84_cast"/></StgValue>
</operation>

<operation id="7147" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:329  %tmp51 = add i16 %tmp49, %tmp84_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="7148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:335  %tmp85_cast = zext i3 %tmp54 to i16

]]></Node>
<StgValue><ssdm name="tmp85_cast"/></StgValue>
</operation>

<operation id="7149" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:336  %tmp55 = add i16 %tmp51, %tmp85_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="7150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:350  %tmp88_cast = zext i4 %tmp62 to i16

]]></Node>
<StgValue><ssdm name="tmp88_cast"/></StgValue>
</operation>

<operation id="7151" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:351  %tmp63 = add i16 %tmp55, %tmp88_cast

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="7152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:382  %tmp95_cast = zext i5 %tmp79 to i16

]]></Node>
<StgValue><ssdm name="tmp95_cast"/></StgValue>
</operation>

<operation id="7153" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:383  %accu_0_0_V = add i16 %tmp63, %tmp95_cast

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="7154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:384  %empty_1708 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_62_i_i)

]]></Node>
<StgValue><ssdm name="empty_1708"/></StgValue>
</operation>

<operation id="7155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:387  %tmp_63_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="7156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:393  %empty_1709 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_63_i_i)

]]></Node>
<StgValue><ssdm name="empty_1709"/></StgValue>
</operation>

<operation id="7157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:394  %tmp_64_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="7158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:400  %empty_1710 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="empty_1710"/></StgValue>
</operation>

<operation id="7159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:401  %tmp_65_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="7160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:407  %empty_1711 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_65_i_i)

]]></Node>
<StgValue><ssdm name="empty_1711"/></StgValue>
</operation>

<operation id="7161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:408  %tmp_66_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="7162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:414  %empty_1712 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_66_i_i)

]]></Node>
<StgValue><ssdm name="empty_1712"/></StgValue>
</operation>

<operation id="7163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:415  %tmp_67_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="7164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:421  %empty_1713 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_67_i_i)

]]></Node>
<StgValue><ssdm name="empty_1713"/></StgValue>
</operation>

<operation id="7165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:422  %tmp_68_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="7166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:428  %empty_1714 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_68_i_i)

]]></Node>
<StgValue><ssdm name="empty_1714"/></StgValue>
</operation>

<operation id="7167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:429  %tmp_69_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="7168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:435  %empty_1715 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="empty_1715"/></StgValue>
</operation>

<operation id="7169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:436  %tmp_70_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="7170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:442  %empty_1716 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_70_i_i)

]]></Node>
<StgValue><ssdm name="empty_1716"/></StgValue>
</operation>

<operation id="7171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:443  %tmp_71_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="7172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:449  %empty_1717 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_71_i_i)

]]></Node>
<StgValue><ssdm name="empty_1717"/></StgValue>
</operation>

<operation id="7173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:450  %tmp_72_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="7174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:456  %empty_1718 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_72_i_i)

]]></Node>
<StgValue><ssdm name="empty_1718"/></StgValue>
</operation>

<operation id="7175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:457  %tmp_73_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="7176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:463  %empty_1721 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_73_i_i)

]]></Node>
<StgValue><ssdm name="empty_1721"/></StgValue>
</operation>

<operation id="7177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:464  %tmp_74_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="7178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:470  %empty_1722 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_74_i_i)

]]></Node>
<StgValue><ssdm name="empty_1722"/></StgValue>
</operation>

<operation id="7179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:471  %tmp_75_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="7180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:477  %empty_1723 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_75_i_i)

]]></Node>
<StgValue><ssdm name="empty_1723"/></StgValue>
</operation>

<operation id="7181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:478  %tmp_76_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="7182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:484  %empty_1724 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_76_i_i)

]]></Node>
<StgValue><ssdm name="empty_1724"/></StgValue>
</operation>

<operation id="7183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:485  %tmp_77_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="7184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:491  %empty_1725 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_77_i_i)

]]></Node>
<StgValue><ssdm name="empty_1725"/></StgValue>
</operation>

<operation id="7185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:492  %tmp_78_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="7186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:498  %empty_1726 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_78_i_i)

]]></Node>
<StgValue><ssdm name="empty_1726"/></StgValue>
</operation>

<operation id="7187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:499  %tmp_79_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="7188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:505  %empty_1727 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_79_i_i)

]]></Node>
<StgValue><ssdm name="empty_1727"/></StgValue>
</operation>

<operation id="7189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:506  %tmp_80_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="7190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:512  %empty_1728 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_80_i_i)

]]></Node>
<StgValue><ssdm name="empty_1728"/></StgValue>
</operation>

<operation id="7191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:513  %tmp_81_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="7192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:519  %empty_1729 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_81_i_i)

]]></Node>
<StgValue><ssdm name="empty_1729"/></StgValue>
</operation>

<operation id="7193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:520  %tmp_82_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="7194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:526  %empty_1730 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_82_i_i)

]]></Node>
<StgValue><ssdm name="empty_1730"/></StgValue>
</operation>

<operation id="7195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:527  %tmp_83_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="7196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:533  %empty_1731 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_83_i_i)

]]></Node>
<StgValue><ssdm name="empty_1731"/></StgValue>
</operation>

<operation id="7197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:534  %tmp_84_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="7198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:540  %empty_1732 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_84_i_i)

]]></Node>
<StgValue><ssdm name="empty_1732"/></StgValue>
</operation>

<operation id="7199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:541  %tmp_85_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="7200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:547  %empty_1733 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_85_i_i)

]]></Node>
<StgValue><ssdm name="empty_1733"/></StgValue>
</operation>

<operation id="7201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:548  %tmp_86_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="7202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:554  %empty_1734 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_86_i_i)

]]></Node>
<StgValue><ssdm name="empty_1734"/></StgValue>
</operation>

<operation id="7203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:555  %tmp_87_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="7204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:561  %empty_1735 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_87_i_i)

]]></Node>
<StgValue><ssdm name="empty_1735"/></StgValue>
</operation>

<operation id="7205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:562  %tmp_88_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="7206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:568  %empty_1736 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_88_i_i)

]]></Node>
<StgValue><ssdm name="empty_1736"/></StgValue>
</operation>

<operation id="7207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:569  %tmp_89_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="7208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:575  %empty_1737 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_89_i_i)

]]></Node>
<StgValue><ssdm name="empty_1737"/></StgValue>
</operation>

<operation id="7209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:576  %tmp_90_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="7210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:582  %empty_1738 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_90_i_i)

]]></Node>
<StgValue><ssdm name="empty_1738"/></StgValue>
</operation>

<operation id="7211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:583  %tmp_91_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="7212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:589  %empty_1739 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_91_i_i)

]]></Node>
<StgValue><ssdm name="empty_1739"/></StgValue>
</operation>

<operation id="7213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:590  %tmp_92_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="7214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:595  %tmp_44_1_28_i_i = zext i1 %tmp_43_1_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_1_28_i_i"/></StgValue>
</operation>

<operation id="7215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:596  %empty_1740 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_92_i_i)

]]></Node>
<StgValue><ssdm name="empty_1740"/></StgValue>
</operation>

<operation id="7216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:597  %tmp_93_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="7217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:603  %empty_1741 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_93_i_i)

]]></Node>
<StgValue><ssdm name="empty_1741"/></StgValue>
</operation>

<operation id="7218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:604  %tmp_94_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="7219" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:610  %tmp112 = add i16 %tmp_44_1_28_i_i, %p_accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="7220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:612  %tmp177_cast = zext i2 %tmp113 to i16

]]></Node>
<StgValue><ssdm name="tmp177_cast"/></StgValue>
</operation>

<operation id="7221" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:613  %tmp114 = add i16 %tmp112, %tmp177_cast

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="7222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:619  %tmp178_cast = zext i3 %tmp117 to i16

]]></Node>
<StgValue><ssdm name="tmp178_cast"/></StgValue>
</operation>

<operation id="7223" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:620  %tmp118 = add i16 %tmp114, %tmp178_cast

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="7224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:634  %tmp181_cast = zext i4 %tmp125 to i16

]]></Node>
<StgValue><ssdm name="tmp181_cast"/></StgValue>
</operation>

<operation id="7225" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:635  %tmp126 = add i16 %tmp118, %tmp181_cast

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="7226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:666  %tmp188_cast = zext i5 %tmp142 to i16

]]></Node>
<StgValue><ssdm name="tmp188_cast"/></StgValue>
</operation>

<operation id="7227" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:667  %accu_0_1_V = add i16 %tmp126, %tmp188_cast

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="7228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:668  %empty_1742 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_94_i_i)

]]></Node>
<StgValue><ssdm name="empty_1742"/></StgValue>
</operation>

<operation id="7229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:671  %tmp_95_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="7230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:677  %empty_1743 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_95_i_i)

]]></Node>
<StgValue><ssdm name="empty_1743"/></StgValue>
</operation>

<operation id="7231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:678  %tmp_96_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>

<operation id="7232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:684  %empty_1744 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_96_i_i)

]]></Node>
<StgValue><ssdm name="empty_1744"/></StgValue>
</operation>

<operation id="7233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:685  %tmp_97_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="7234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:691  %empty_1745 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_97_i_i)

]]></Node>
<StgValue><ssdm name="empty_1745"/></StgValue>
</operation>

<operation id="7235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:692  %tmp_98_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="7236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:698  %empty_1746 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_98_i_i)

]]></Node>
<StgValue><ssdm name="empty_1746"/></StgValue>
</operation>

<operation id="7237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:699  %tmp_99_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>

<operation id="7238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:705  %empty_1747 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_99_i_i)

]]></Node>
<StgValue><ssdm name="empty_1747"/></StgValue>
</operation>

<operation id="7239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:706  %tmp_100_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>

<operation id="7240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:712  %empty_1748 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_100_i_i)

]]></Node>
<StgValue><ssdm name="empty_1748"/></StgValue>
</operation>

<operation id="7241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:713  %tmp_101_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_101_i_i"/></StgValue>
</operation>

<operation id="7242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:719  %empty_1749 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_101_i_i)

]]></Node>
<StgValue><ssdm name="empty_1749"/></StgValue>
</operation>

<operation id="7243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:720  %tmp_102_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_102_i_i"/></StgValue>
</operation>

<operation id="7244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:726  %empty_1750 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_102_i_i)

]]></Node>
<StgValue><ssdm name="empty_1750"/></StgValue>
</operation>

<operation id="7245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:727  %tmp_103_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="7246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:733  %empty_1751 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_103_i_i)

]]></Node>
<StgValue><ssdm name="empty_1751"/></StgValue>
</operation>

<operation id="7247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:734  %tmp_104_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="7248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:740  %empty_1752 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_104_i_i)

]]></Node>
<StgValue><ssdm name="empty_1752"/></StgValue>
</operation>

<operation id="7249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:741  %tmp_105_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_105_i_i"/></StgValue>
</operation>

<operation id="7250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:747  %empty_1755 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_105_i_i)

]]></Node>
<StgValue><ssdm name="empty_1755"/></StgValue>
</operation>

<operation id="7251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:748  %tmp_106_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_106_i_i"/></StgValue>
</operation>

<operation id="7252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:754  %empty_1756 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_106_i_i)

]]></Node>
<StgValue><ssdm name="empty_1756"/></StgValue>
</operation>

<operation id="7253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:755  %tmp_107_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="7254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:761  %empty_1757 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_107_i_i)

]]></Node>
<StgValue><ssdm name="empty_1757"/></StgValue>
</operation>

<operation id="7255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:762  %tmp_108_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="7256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:768  %empty_1758 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_108_i_i)

]]></Node>
<StgValue><ssdm name="empty_1758"/></StgValue>
</operation>

<operation id="7257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:769  %tmp_109_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_109_i_i"/></StgValue>
</operation>

<operation id="7258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:775  %empty_1759 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_109_i_i)

]]></Node>
<StgValue><ssdm name="empty_1759"/></StgValue>
</operation>

<operation id="7259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:776  %tmp_110_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>

<operation id="7260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:782  %empty_1760 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_110_i_i)

]]></Node>
<StgValue><ssdm name="empty_1760"/></StgValue>
</operation>

<operation id="7261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:783  %tmp_111_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_111_i_i"/></StgValue>
</operation>

<operation id="7262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:789  %empty_1761 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_111_i_i)

]]></Node>
<StgValue><ssdm name="empty_1761"/></StgValue>
</operation>

<operation id="7263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:790  %tmp_112_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>

<operation id="7264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:796  %empty_1762 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_112_i_i)

]]></Node>
<StgValue><ssdm name="empty_1762"/></StgValue>
</operation>

<operation id="7265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:797  %tmp_113_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_113_i_i"/></StgValue>
</operation>

<operation id="7266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:803  %empty_1763 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_113_i_i)

]]></Node>
<StgValue><ssdm name="empty_1763"/></StgValue>
</operation>

<operation id="7267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:804  %tmp_114_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_114_i_i"/></StgValue>
</operation>

<operation id="7268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:810  %empty_1764 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_114_i_i)

]]></Node>
<StgValue><ssdm name="empty_1764"/></StgValue>
</operation>

<operation id="7269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:811  %tmp_115_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>

<operation id="7270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:817  %empty_1765 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_115_i_i)

]]></Node>
<StgValue><ssdm name="empty_1765"/></StgValue>
</operation>

<operation id="7271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:818  %tmp_116_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_116_i_i"/></StgValue>
</operation>

<operation id="7272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:824  %empty_1766 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_116_i_i)

]]></Node>
<StgValue><ssdm name="empty_1766"/></StgValue>
</operation>

<operation id="7273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:825  %tmp_117_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>

<operation id="7274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:831  %empty_1767 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_117_i_i)

]]></Node>
<StgValue><ssdm name="empty_1767"/></StgValue>
</operation>

<operation id="7275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:832  %tmp_118_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>

<operation id="7276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:838  %empty_1768 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_118_i_i)

]]></Node>
<StgValue><ssdm name="empty_1768"/></StgValue>
</operation>

<operation id="7277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:839  %tmp_119_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="7278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:845  %empty_1769 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_119_i_i)

]]></Node>
<StgValue><ssdm name="empty_1769"/></StgValue>
</operation>

<operation id="7279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:846  %tmp_120_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_120_i_i"/></StgValue>
</operation>

<operation id="7280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:852  %empty_1770 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_120_i_i)

]]></Node>
<StgValue><ssdm name="empty_1770"/></StgValue>
</operation>

<operation id="7281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:853  %tmp_121_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_121_i_i"/></StgValue>
</operation>

<operation id="7282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:859  %empty_1771 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_121_i_i)

]]></Node>
<StgValue><ssdm name="empty_1771"/></StgValue>
</operation>

<operation id="7283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:860  %tmp_122_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_122_i_i"/></StgValue>
</operation>

<operation id="7284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:866  %empty_1772 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_122_i_i)

]]></Node>
<StgValue><ssdm name="empty_1772"/></StgValue>
</operation>

<operation id="7285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:867  %tmp_123_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_123_i_i"/></StgValue>
</operation>

<operation id="7286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:873  %empty_1773 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_123_i_i)

]]></Node>
<StgValue><ssdm name="empty_1773"/></StgValue>
</operation>

<operation id="7287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:874  %tmp_124_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="7288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:879  %tmp_44_2_28_i_i = zext i1 %tmp_43_2_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_2_28_i_i"/></StgValue>
</operation>

<operation id="7289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:880  %empty_1774 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_124_i_i)

]]></Node>
<StgValue><ssdm name="empty_1774"/></StgValue>
</operation>

<operation id="7290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:881  %tmp_125_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_125_i_i"/></StgValue>
</operation>

<operation id="7291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:887  %empty_1775 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_125_i_i)

]]></Node>
<StgValue><ssdm name="empty_1775"/></StgValue>
</operation>

<operation id="7292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:888  %tmp_126_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_126_i_i"/></StgValue>
</operation>

<operation id="7293" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:894  %tmp175 = add i16 %tmp_44_2_28_i_i, %p_accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="7294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:896  %tmp270_cast = zext i2 %tmp176 to i16

]]></Node>
<StgValue><ssdm name="tmp270_cast"/></StgValue>
</operation>

<operation id="7295" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:897  %tmp177 = add i16 %tmp175, %tmp270_cast

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="7296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:903  %tmp271_cast = zext i3 %tmp180 to i16

]]></Node>
<StgValue><ssdm name="tmp271_cast"/></StgValue>
</operation>

<operation id="7297" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:904  %tmp181 = add i16 %tmp177, %tmp271_cast

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="7298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:918  %tmp274_cast = zext i4 %tmp188 to i16

]]></Node>
<StgValue><ssdm name="tmp274_cast"/></StgValue>
</operation>

<operation id="7299" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:919  %tmp189 = add i16 %tmp181, %tmp274_cast

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="7300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:950  %tmp281_cast = zext i5 %tmp205 to i16

]]></Node>
<StgValue><ssdm name="tmp281_cast"/></StgValue>
</operation>

<operation id="7301" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:951  %accu_0_2_V = add i16 %tmp189, %tmp281_cast

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="7302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:952  %empty_1776 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_126_i_i)

]]></Node>
<StgValue><ssdm name="empty_1776"/></StgValue>
</operation>

<operation id="7303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:955  %tmp_127_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_127_i_i"/></StgValue>
</operation>

<operation id="7304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:961  %empty_1777 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_127_i_i)

]]></Node>
<StgValue><ssdm name="empty_1777"/></StgValue>
</operation>

<operation id="7305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:962  %tmp_128_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_128_i_i"/></StgValue>
</operation>

<operation id="7306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:968  %empty_1778 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_128_i_i)

]]></Node>
<StgValue><ssdm name="empty_1778"/></StgValue>
</operation>

<operation id="7307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:969  %tmp_129_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_129_i_i"/></StgValue>
</operation>

<operation id="7308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:975  %empty_1779 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_129_i_i)

]]></Node>
<StgValue><ssdm name="empty_1779"/></StgValue>
</operation>

<operation id="7309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:976  %tmp_130_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_130_i_i"/></StgValue>
</operation>

<operation id="7310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:982  %empty_1780 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_130_i_i)

]]></Node>
<StgValue><ssdm name="empty_1780"/></StgValue>
</operation>

<operation id="7311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:983  %tmp_131_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_131_i_i"/></StgValue>
</operation>

<operation id="7312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:989  %empty_1781 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_131_i_i)

]]></Node>
<StgValue><ssdm name="empty_1781"/></StgValue>
</operation>

<operation id="7313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:990  %tmp_132_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>

<operation id="7314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:996  %empty_1782 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_132_i_i)

]]></Node>
<StgValue><ssdm name="empty_1782"/></StgValue>
</operation>

<operation id="7315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:997  %tmp_133_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_133_i_i"/></StgValue>
</operation>

<operation id="7316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1003  %empty_1783 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_133_i_i)

]]></Node>
<StgValue><ssdm name="empty_1783"/></StgValue>
</operation>

<operation id="7317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1004  %tmp_134_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_134_i_i"/></StgValue>
</operation>

<operation id="7318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1010  %empty_1784 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_134_i_i)

]]></Node>
<StgValue><ssdm name="empty_1784"/></StgValue>
</operation>

<operation id="7319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1011  %tmp_135_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_135_i_i"/></StgValue>
</operation>

<operation id="7320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1017  %empty_1785 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_135_i_i)

]]></Node>
<StgValue><ssdm name="empty_1785"/></StgValue>
</operation>

<operation id="7321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1018  %tmp_136_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_136_i_i"/></StgValue>
</operation>

<operation id="7322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1024  %empty_1786 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_136_i_i)

]]></Node>
<StgValue><ssdm name="empty_1786"/></StgValue>
</operation>

<operation id="7323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1025  %tmp_137_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="7324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1031  %empty_1789 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_137_i_i)

]]></Node>
<StgValue><ssdm name="empty_1789"/></StgValue>
</operation>

<operation id="7325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1032  %tmp_138_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_138_i_i"/></StgValue>
</operation>

<operation id="7326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1038  %empty_1790 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_138_i_i)

]]></Node>
<StgValue><ssdm name="empty_1790"/></StgValue>
</operation>

<operation id="7327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1039  %tmp_139_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="7328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1045  %empty_1791 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_139_i_i)

]]></Node>
<StgValue><ssdm name="empty_1791"/></StgValue>
</operation>

<operation id="7329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1046  %tmp_140_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>

<operation id="7330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1052  %empty_1792 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_140_i_i)

]]></Node>
<StgValue><ssdm name="empty_1792"/></StgValue>
</operation>

<operation id="7331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1053  %tmp_141_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_141_i_i"/></StgValue>
</operation>

<operation id="7332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1059  %empty_1793 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_141_i_i)

]]></Node>
<StgValue><ssdm name="empty_1793"/></StgValue>
</operation>

<operation id="7333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1060  %tmp_142_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="7334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1066  %empty_1794 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_142_i_i)

]]></Node>
<StgValue><ssdm name="empty_1794"/></StgValue>
</operation>

<operation id="7335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1067  %tmp_143_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_143_i_i"/></StgValue>
</operation>

<operation id="7336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1073  %empty_1795 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_143_i_i)

]]></Node>
<StgValue><ssdm name="empty_1795"/></StgValue>
</operation>

<operation id="7337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1074  %tmp_144_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_144_i_i"/></StgValue>
</operation>

<operation id="7338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1080  %empty_1796 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_144_i_i)

]]></Node>
<StgValue><ssdm name="empty_1796"/></StgValue>
</operation>

<operation id="7339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1081  %tmp_145_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="7340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1087  %empty_1797 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_145_i_i)

]]></Node>
<StgValue><ssdm name="empty_1797"/></StgValue>
</operation>

<operation id="7341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1088  %tmp_146_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_146_i_i"/></StgValue>
</operation>

<operation id="7342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1094  %empty_1798 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_146_i_i)

]]></Node>
<StgValue><ssdm name="empty_1798"/></StgValue>
</operation>

<operation id="7343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1095  %tmp_147_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="7344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1101  %empty_1799 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_147_i_i)

]]></Node>
<StgValue><ssdm name="empty_1799"/></StgValue>
</operation>

<operation id="7345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1102  %tmp_148_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_148_i_i"/></StgValue>
</operation>

<operation id="7346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1108  %empty_1800 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_148_i_i)

]]></Node>
<StgValue><ssdm name="empty_1800"/></StgValue>
</operation>

<operation id="7347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1109  %tmp_149_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_149_i_i"/></StgValue>
</operation>

<operation id="7348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1115  %empty_1801 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_149_i_i)

]]></Node>
<StgValue><ssdm name="empty_1801"/></StgValue>
</operation>

<operation id="7349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1116  %tmp_150_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="7350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1122  %empty_1802 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_150_i_i)

]]></Node>
<StgValue><ssdm name="empty_1802"/></StgValue>
</operation>

<operation id="7351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1123  %tmp_151_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_151_i_i"/></StgValue>
</operation>

<operation id="7352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1129  %empty_1803 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_151_i_i)

]]></Node>
<StgValue><ssdm name="empty_1803"/></StgValue>
</operation>

<operation id="7353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1130  %tmp_152_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>

<operation id="7354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1136  %empty_1804 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_152_i_i)

]]></Node>
<StgValue><ssdm name="empty_1804"/></StgValue>
</operation>

<operation id="7355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1137  %tmp_153_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="7356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1143  %empty_1805 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_153_i_i)

]]></Node>
<StgValue><ssdm name="empty_1805"/></StgValue>
</operation>

<operation id="7357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1144  %tmp_154_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_154_i_i"/></StgValue>
</operation>

<operation id="7358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1150  %empty_1806 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_154_i_i)

]]></Node>
<StgValue><ssdm name="empty_1806"/></StgValue>
</operation>

<operation id="7359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1151  %tmp_155_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_155_i_i"/></StgValue>
</operation>

<operation id="7360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1157  %empty_1807 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_155_i_i)

]]></Node>
<StgValue><ssdm name="empty_1807"/></StgValue>
</operation>

<operation id="7361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1158  %tmp_156_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="7362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1163  %tmp_44_3_28_i_i = zext i1 %tmp_43_3_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_3_28_i_i"/></StgValue>
</operation>

<operation id="7363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1164  %empty_1808 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_156_i_i)

]]></Node>
<StgValue><ssdm name="empty_1808"/></StgValue>
</operation>

<operation id="7364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1165  %tmp_157_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>

<operation id="7365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1171  %empty_1809 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_157_i_i)

]]></Node>
<StgValue><ssdm name="empty_1809"/></StgValue>
</operation>

<operation id="7366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1172  %tmp_158_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="7367" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1178  %tmp238 = add i16 %tmp_44_3_28_i_i, %p_accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="7368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1180  %tmp363_cast = zext i2 %tmp239 to i16

]]></Node>
<StgValue><ssdm name="tmp363_cast"/></StgValue>
</operation>

<operation id="7369" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1181  %tmp240 = add i16 %tmp238, %tmp363_cast

]]></Node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="7370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1187  %tmp364_cast = zext i3 %tmp243 to i16

]]></Node>
<StgValue><ssdm name="tmp364_cast"/></StgValue>
</operation>

<operation id="7371" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1188  %tmp244 = add i16 %tmp240, %tmp364_cast

]]></Node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="7372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1202  %tmp367_cast = zext i4 %tmp251 to i16

]]></Node>
<StgValue><ssdm name="tmp367_cast"/></StgValue>
</operation>

<operation id="7373" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1203  %tmp252 = add i16 %tmp244, %tmp367_cast

]]></Node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="7374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1234  %tmp374_cast = zext i5 %tmp268 to i16

]]></Node>
<StgValue><ssdm name="tmp374_cast"/></StgValue>
</operation>

<operation id="7375" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1235  %accu_0_3_V = add i16 %tmp252, %tmp374_cast

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="7376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1236  %empty_1810 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_158_i_i)

]]></Node>
<StgValue><ssdm name="empty_1810"/></StgValue>
</operation>

<operation id="7377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1239  %tmp_159_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="7378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1245  %empty_1811 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_159_i_i)

]]></Node>
<StgValue><ssdm name="empty_1811"/></StgValue>
</operation>

<operation id="7379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1246  %tmp_160_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_160_i_i"/></StgValue>
</operation>

<operation id="7380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1252  %empty_1812 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_160_i_i)

]]></Node>
<StgValue><ssdm name="empty_1812"/></StgValue>
</operation>

<operation id="7381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1253  %tmp_161_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_161_i_i"/></StgValue>
</operation>

<operation id="7382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1259  %empty_1813 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_161_i_i)

]]></Node>
<StgValue><ssdm name="empty_1813"/></StgValue>
</operation>

<operation id="7383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1260  %tmp_162_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_162_i_i"/></StgValue>
</operation>

<operation id="7384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1266  %empty_1814 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_162_i_i)

]]></Node>
<StgValue><ssdm name="empty_1814"/></StgValue>
</operation>

<operation id="7385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1267  %tmp_163_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_163_i_i"/></StgValue>
</operation>

<operation id="7386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1273  %empty_1815 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_163_i_i)

]]></Node>
<StgValue><ssdm name="empty_1815"/></StgValue>
</operation>

<operation id="7387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1274  %tmp_164_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_164_i_i"/></StgValue>
</operation>

<operation id="7388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1280  %empty_1816 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_164_i_i)

]]></Node>
<StgValue><ssdm name="empty_1816"/></StgValue>
</operation>

<operation id="7389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1281  %tmp_165_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_165_i_i"/></StgValue>
</operation>

<operation id="7390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1287  %empty_1817 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_165_i_i)

]]></Node>
<StgValue><ssdm name="empty_1817"/></StgValue>
</operation>

<operation id="7391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1288  %tmp_166_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_166_i_i"/></StgValue>
</operation>

<operation id="7392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1294  %empty_1818 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_166_i_i)

]]></Node>
<StgValue><ssdm name="empty_1818"/></StgValue>
</operation>

<operation id="7393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1295  %tmp_167_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_167_i_i"/></StgValue>
</operation>

<operation id="7394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1301  %empty_1819 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_167_i_i)

]]></Node>
<StgValue><ssdm name="empty_1819"/></StgValue>
</operation>

<operation id="7395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1302  %tmp_168_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_168_i_i"/></StgValue>
</operation>

<operation id="7396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1308  %empty_1820 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_168_i_i)

]]></Node>
<StgValue><ssdm name="empty_1820"/></StgValue>
</operation>

<operation id="7397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1309  %tmp_169_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_169_i_i"/></StgValue>
</operation>

<operation id="7398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1315  %empty_1823 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_169_i_i)

]]></Node>
<StgValue><ssdm name="empty_1823"/></StgValue>
</operation>

<operation id="7399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1316  %tmp_170_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_170_i_i"/></StgValue>
</operation>

<operation id="7400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1322  %empty_1824 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_170_i_i)

]]></Node>
<StgValue><ssdm name="empty_1824"/></StgValue>
</operation>

<operation id="7401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1323  %tmp_171_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_171_i_i"/></StgValue>
</operation>

<operation id="7402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1329  %empty_1825 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_171_i_i)

]]></Node>
<StgValue><ssdm name="empty_1825"/></StgValue>
</operation>

<operation id="7403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1330  %tmp_172_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_172_i_i"/></StgValue>
</operation>

<operation id="7404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1336  %empty_1826 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_172_i_i)

]]></Node>
<StgValue><ssdm name="empty_1826"/></StgValue>
</operation>

<operation id="7405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1337  %tmp_173_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_173_i_i"/></StgValue>
</operation>

<operation id="7406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1343  %empty_1827 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_173_i_i)

]]></Node>
<StgValue><ssdm name="empty_1827"/></StgValue>
</operation>

<operation id="7407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1344  %tmp_174_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_174_i_i"/></StgValue>
</operation>

<operation id="7408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1350  %empty_1828 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_174_i_i)

]]></Node>
<StgValue><ssdm name="empty_1828"/></StgValue>
</operation>

<operation id="7409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1351  %tmp_175_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_175_i_i"/></StgValue>
</operation>

<operation id="7410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1357  %empty_1829 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_175_i_i)

]]></Node>
<StgValue><ssdm name="empty_1829"/></StgValue>
</operation>

<operation id="7411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1358  %tmp_176_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_176_i_i"/></StgValue>
</operation>

<operation id="7412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1364  %empty_1830 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_176_i_i)

]]></Node>
<StgValue><ssdm name="empty_1830"/></StgValue>
</operation>

<operation id="7413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1365  %tmp_177_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_177_i_i"/></StgValue>
</operation>

<operation id="7414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1371  %empty_1831 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_177_i_i)

]]></Node>
<StgValue><ssdm name="empty_1831"/></StgValue>
</operation>

<operation id="7415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1372  %tmp_178_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_178_i_i"/></StgValue>
</operation>

<operation id="7416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1378  %empty_1832 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_178_i_i)

]]></Node>
<StgValue><ssdm name="empty_1832"/></StgValue>
</operation>

<operation id="7417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1379  %tmp_179_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_179_i_i"/></StgValue>
</operation>

<operation id="7418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1385  %empty_1833 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_179_i_i)

]]></Node>
<StgValue><ssdm name="empty_1833"/></StgValue>
</operation>

<operation id="7419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1386  %tmp_180_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_180_i_i"/></StgValue>
</operation>

<operation id="7420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1392  %empty_1834 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_180_i_i)

]]></Node>
<StgValue><ssdm name="empty_1834"/></StgValue>
</operation>

<operation id="7421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1393  %tmp_181_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_181_i_i"/></StgValue>
</operation>

<operation id="7422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1399  %empty_1835 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_181_i_i)

]]></Node>
<StgValue><ssdm name="empty_1835"/></StgValue>
</operation>

<operation id="7423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1400  %tmp_182_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_182_i_i"/></StgValue>
</operation>

<operation id="7424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1406  %empty_1836 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_182_i_i)

]]></Node>
<StgValue><ssdm name="empty_1836"/></StgValue>
</operation>

<operation id="7425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1407  %tmp_183_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_183_i_i"/></StgValue>
</operation>

<operation id="7426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1413  %empty_1837 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_183_i_i)

]]></Node>
<StgValue><ssdm name="empty_1837"/></StgValue>
</operation>

<operation id="7427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1414  %tmp_184_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_184_i_i"/></StgValue>
</operation>

<operation id="7428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1420  %empty_1838 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_184_i_i)

]]></Node>
<StgValue><ssdm name="empty_1838"/></StgValue>
</operation>

<operation id="7429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1421  %tmp_185_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_185_i_i"/></StgValue>
</operation>

<operation id="7430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1427  %empty_1839 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_185_i_i)

]]></Node>
<StgValue><ssdm name="empty_1839"/></StgValue>
</operation>

<operation id="7431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1428  %tmp_186_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_186_i_i"/></StgValue>
</operation>

<operation id="7432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1434  %empty_1840 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_186_i_i)

]]></Node>
<StgValue><ssdm name="empty_1840"/></StgValue>
</operation>

<operation id="7433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1435  %tmp_187_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_187_i_i"/></StgValue>
</operation>

<operation id="7434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1441  %empty_1841 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_187_i_i)

]]></Node>
<StgValue><ssdm name="empty_1841"/></StgValue>
</operation>

<operation id="7435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1442  %tmp_188_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_188_i_i"/></StgValue>
</operation>

<operation id="7436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1447  %tmp_44_4_28_i_i = zext i1 %tmp_43_4_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_4_28_i_i"/></StgValue>
</operation>

<operation id="7437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1448  %empty_1842 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_188_i_i)

]]></Node>
<StgValue><ssdm name="empty_1842"/></StgValue>
</operation>

<operation id="7438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1449  %tmp_189_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_189_i_i"/></StgValue>
</operation>

<operation id="7439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1455  %empty_1843 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_189_i_i)

]]></Node>
<StgValue><ssdm name="empty_1843"/></StgValue>
</operation>

<operation id="7440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1456  %tmp_190_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_190_i_i"/></StgValue>
</operation>

<operation id="7441" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1462  %tmp301 = add i16 %tmp_44_4_28_i_i, %p_accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="7442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1464  %tmp456_cast = zext i2 %tmp302 to i16

]]></Node>
<StgValue><ssdm name="tmp456_cast"/></StgValue>
</operation>

<operation id="7443" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1465  %tmp303 = add i16 %tmp301, %tmp456_cast

]]></Node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="7444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1471  %tmp457_cast = zext i3 %tmp306 to i16

]]></Node>
<StgValue><ssdm name="tmp457_cast"/></StgValue>
</operation>

<operation id="7445" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1472  %tmp307 = add i16 %tmp303, %tmp457_cast

]]></Node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="7446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1486  %tmp460_cast = zext i4 %tmp314 to i16

]]></Node>
<StgValue><ssdm name="tmp460_cast"/></StgValue>
</operation>

<operation id="7447" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1487  %tmp315 = add i16 %tmp307, %tmp460_cast

]]></Node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="7448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1518  %tmp467_cast = zext i5 %tmp331 to i16

]]></Node>
<StgValue><ssdm name="tmp467_cast"/></StgValue>
</operation>

<operation id="7449" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1519  %accu_0_4_V = add i16 %tmp315, %tmp467_cast

]]></Node>
<StgValue><ssdm name="accu_0_4_V"/></StgValue>
</operation>

<operation id="7450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1520  %empty_1844 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_190_i_i)

]]></Node>
<StgValue><ssdm name="empty_1844"/></StgValue>
</operation>

<operation id="7451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1523  %tmp_191_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="7452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1529  %empty_1845 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_191_i_i)

]]></Node>
<StgValue><ssdm name="empty_1845"/></StgValue>
</operation>

<operation id="7453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1530  %tmp_192_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_192_i_i"/></StgValue>
</operation>

<operation id="7454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1536  %empty_1846 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_192_i_i)

]]></Node>
<StgValue><ssdm name="empty_1846"/></StgValue>
</operation>

<operation id="7455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1537  %tmp_193_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="7456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1543  %empty_1847 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_193_i_i)

]]></Node>
<StgValue><ssdm name="empty_1847"/></StgValue>
</operation>

<operation id="7457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1544  %tmp_194_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>

<operation id="7458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1550  %empty_1848 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_194_i_i)

]]></Node>
<StgValue><ssdm name="empty_1848"/></StgValue>
</operation>

<operation id="7459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1551  %tmp_195_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_195_i_i"/></StgValue>
</operation>

<operation id="7460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1557  %empty_1849 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_195_i_i)

]]></Node>
<StgValue><ssdm name="empty_1849"/></StgValue>
</operation>

<operation id="7461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1558  %tmp_196_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="7462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1564  %empty_1850 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_196_i_i)

]]></Node>
<StgValue><ssdm name="empty_1850"/></StgValue>
</operation>

<operation id="7463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1565  %tmp_197_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_197_i_i"/></StgValue>
</operation>

<operation id="7464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1571  %empty_1851 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_197_i_i)

]]></Node>
<StgValue><ssdm name="empty_1851"/></StgValue>
</operation>

<operation id="7465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1572  %tmp_198_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_198_i_i"/></StgValue>
</operation>

<operation id="7466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1578  %empty_1852 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_198_i_i)

]]></Node>
<StgValue><ssdm name="empty_1852"/></StgValue>
</operation>

<operation id="7467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1579  %tmp_199_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="7468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1585  %empty_1853 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_199_i_i)

]]></Node>
<StgValue><ssdm name="empty_1853"/></StgValue>
</operation>

<operation id="7469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1586  %tmp_200_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_200_i_i"/></StgValue>
</operation>

<operation id="7470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1592  %empty_1854 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_200_i_i)

]]></Node>
<StgValue><ssdm name="empty_1854"/></StgValue>
</operation>

<operation id="7471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1593  %tmp_201_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="7472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1599  %empty_1857 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_201_i_i)

]]></Node>
<StgValue><ssdm name="empty_1857"/></StgValue>
</operation>

<operation id="7473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1600  %tmp_202_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_202_i_i"/></StgValue>
</operation>

<operation id="7474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1606  %empty_1858 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_202_i_i)

]]></Node>
<StgValue><ssdm name="empty_1858"/></StgValue>
</operation>

<operation id="7475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1607  %tmp_203_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_203_i_i"/></StgValue>
</operation>

<operation id="7476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1613  %empty_1859 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_203_i_i)

]]></Node>
<StgValue><ssdm name="empty_1859"/></StgValue>
</operation>

<operation id="7477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1614  %tmp_204_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>

<operation id="7478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1620  %empty_1860 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_204_i_i)

]]></Node>
<StgValue><ssdm name="empty_1860"/></StgValue>
</operation>

<operation id="7479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1621  %tmp_205_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_205_i_i"/></StgValue>
</operation>

<operation id="7480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1627  %empty_1861 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_205_i_i)

]]></Node>
<StgValue><ssdm name="empty_1861"/></StgValue>
</operation>

<operation id="7481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1628  %tmp_206_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="7482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1634  %empty_1862 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_206_i_i)

]]></Node>
<StgValue><ssdm name="empty_1862"/></StgValue>
</operation>

<operation id="7483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1635  %tmp_207_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>

<operation id="7484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1641  %empty_1863 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_207_i_i)

]]></Node>
<StgValue><ssdm name="empty_1863"/></StgValue>
</operation>

<operation id="7485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1642  %tmp_208_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_208_i_i"/></StgValue>
</operation>

<operation id="7486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1648  %empty_1864 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_208_i_i)

]]></Node>
<StgValue><ssdm name="empty_1864"/></StgValue>
</operation>

<operation id="7487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1649  %tmp_209_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_209_i_i"/></StgValue>
</operation>

<operation id="7488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1655  %empty_1865 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_209_i_i)

]]></Node>
<StgValue><ssdm name="empty_1865"/></StgValue>
</operation>

<operation id="7489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1656  %tmp_210_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="7490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1662  %empty_1866 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_210_i_i)

]]></Node>
<StgValue><ssdm name="empty_1866"/></StgValue>
</operation>

<operation id="7491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1663  %tmp_211_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_211_i_i"/></StgValue>
</operation>

<operation id="7492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1669  %empty_1867 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_211_i_i)

]]></Node>
<StgValue><ssdm name="empty_1867"/></StgValue>
</operation>

<operation id="7493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1670  %tmp_212_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="7494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1676  %empty_1868 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_212_i_i)

]]></Node>
<StgValue><ssdm name="empty_1868"/></StgValue>
</operation>

<operation id="7495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1677  %tmp_213_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>

<operation id="7496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1683  %empty_1869 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_213_i_i)

]]></Node>
<StgValue><ssdm name="empty_1869"/></StgValue>
</operation>

<operation id="7497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1684  %tmp_214_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_214_i_i"/></StgValue>
</operation>

<operation id="7498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1690  %empty_1870 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_214_i_i)

]]></Node>
<StgValue><ssdm name="empty_1870"/></StgValue>
</operation>

<operation id="7499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1691  %tmp_215_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_215_i_i"/></StgValue>
</operation>

<operation id="7500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1697  %empty_1871 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_215_i_i)

]]></Node>
<StgValue><ssdm name="empty_1871"/></StgValue>
</operation>

<operation id="7501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1698  %tmp_216_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_216_i_i"/></StgValue>
</operation>

<operation id="7502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1704  %empty_1872 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_216_i_i)

]]></Node>
<StgValue><ssdm name="empty_1872"/></StgValue>
</operation>

<operation id="7503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1705  %tmp_217_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_217_i_i"/></StgValue>
</operation>

<operation id="7504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1711  %empty_1873 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_217_i_i)

]]></Node>
<StgValue><ssdm name="empty_1873"/></StgValue>
</operation>

<operation id="7505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1712  %tmp_218_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_218_i_i"/></StgValue>
</operation>

<operation id="7506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1718  %empty_1874 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_218_i_i)

]]></Node>
<StgValue><ssdm name="empty_1874"/></StgValue>
</operation>

<operation id="7507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1719  %tmp_219_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_219_i_i"/></StgValue>
</operation>

<operation id="7508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1725  %empty_1875 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_219_i_i)

]]></Node>
<StgValue><ssdm name="empty_1875"/></StgValue>
</operation>

<operation id="7509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1726  %tmp_220_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_220_i_i"/></StgValue>
</operation>

<operation id="7510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1731  %tmp_44_5_28_i_i = zext i1 %tmp_43_5_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_5_28_i_i"/></StgValue>
</operation>

<operation id="7511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1732  %empty_1876 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_220_i_i)

]]></Node>
<StgValue><ssdm name="empty_1876"/></StgValue>
</operation>

<operation id="7512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1733  %tmp_221_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_221_i_i"/></StgValue>
</operation>

<operation id="7513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1739  %empty_1877 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_221_i_i)

]]></Node>
<StgValue><ssdm name="empty_1877"/></StgValue>
</operation>

<operation id="7514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1740  %tmp_222_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_222_i_i"/></StgValue>
</operation>

<operation id="7515" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1746  %tmp364 = add i16 %tmp_44_5_28_i_i, %p_accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="7516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1748  %tmp549_cast = zext i2 %tmp365 to i16

]]></Node>
<StgValue><ssdm name="tmp549_cast"/></StgValue>
</operation>

<operation id="7517" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1749  %tmp366 = add i16 %tmp364, %tmp549_cast

]]></Node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="7518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1755  %tmp550_cast = zext i3 %tmp369 to i16

]]></Node>
<StgValue><ssdm name="tmp550_cast"/></StgValue>
</operation>

<operation id="7519" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1756  %tmp370 = add i16 %tmp366, %tmp550_cast

]]></Node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="7520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1770  %tmp553_cast = zext i4 %tmp377 to i16

]]></Node>
<StgValue><ssdm name="tmp553_cast"/></StgValue>
</operation>

<operation id="7521" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1771  %tmp378 = add i16 %tmp370, %tmp553_cast

]]></Node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="7522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1802  %tmp560_cast = zext i5 %tmp394 to i16

]]></Node>
<StgValue><ssdm name="tmp560_cast"/></StgValue>
</operation>

<operation id="7523" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1803  %accu_0_5_V = add i16 %tmp378, %tmp560_cast

]]></Node>
<StgValue><ssdm name="accu_0_5_V"/></StgValue>
</operation>

<operation id="7524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1804  %empty_1878 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_222_i_i)

]]></Node>
<StgValue><ssdm name="empty_1878"/></StgValue>
</operation>

<operation id="7525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1807  %tmp_223_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_223_i_i"/></StgValue>
</operation>

<operation id="7526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1813  %empty_1879 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_223_i_i)

]]></Node>
<StgValue><ssdm name="empty_1879"/></StgValue>
</operation>

<operation id="7527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1814  %tmp_224_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_224_i_i"/></StgValue>
</operation>

<operation id="7528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1820  %empty_1880 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_224_i_i)

]]></Node>
<StgValue><ssdm name="empty_1880"/></StgValue>
</operation>

<operation id="7529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1821  %tmp_225_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_225_i_i"/></StgValue>
</operation>

<operation id="7530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1827  %empty_1881 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_225_i_i)

]]></Node>
<StgValue><ssdm name="empty_1881"/></StgValue>
</operation>

<operation id="7531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1828  %tmp_226_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_226_i_i"/></StgValue>
</operation>

<operation id="7532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1834  %empty_1882 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_226_i_i)

]]></Node>
<StgValue><ssdm name="empty_1882"/></StgValue>
</operation>

<operation id="7533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1835  %tmp_227_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_227_i_i"/></StgValue>
</operation>

<operation id="7534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1841  %empty_1883 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_227_i_i)

]]></Node>
<StgValue><ssdm name="empty_1883"/></StgValue>
</operation>

<operation id="7535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1842  %tmp_228_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_228_i_i"/></StgValue>
</operation>

<operation id="7536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1848  %empty_1884 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_228_i_i)

]]></Node>
<StgValue><ssdm name="empty_1884"/></StgValue>
</operation>

<operation id="7537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1849  %tmp_229_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_229_i_i"/></StgValue>
</operation>

<operation id="7538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1855  %empty_1885 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_229_i_i)

]]></Node>
<StgValue><ssdm name="empty_1885"/></StgValue>
</operation>

<operation id="7539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1856  %tmp_230_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_230_i_i"/></StgValue>
</operation>

<operation id="7540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1862  %empty_1886 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_230_i_i)

]]></Node>
<StgValue><ssdm name="empty_1886"/></StgValue>
</operation>

<operation id="7541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1863  %tmp_231_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_231_i_i"/></StgValue>
</operation>

<operation id="7542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1869  %empty_1887 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_231_i_i)

]]></Node>
<StgValue><ssdm name="empty_1887"/></StgValue>
</operation>

<operation id="7543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1870  %tmp_232_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_232_i_i"/></StgValue>
</operation>

<operation id="7544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1876  %empty_1888 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_232_i_i)

]]></Node>
<StgValue><ssdm name="empty_1888"/></StgValue>
</operation>

<operation id="7545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1877  %tmp_233_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_233_i_i"/></StgValue>
</operation>

<operation id="7546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1883  %empty_1891 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_233_i_i)

]]></Node>
<StgValue><ssdm name="empty_1891"/></StgValue>
</operation>

<operation id="7547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1884  %tmp_234_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_234_i_i"/></StgValue>
</operation>

<operation id="7548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1890  %empty_1892 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_234_i_i)

]]></Node>
<StgValue><ssdm name="empty_1892"/></StgValue>
</operation>

<operation id="7549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1891  %tmp_235_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_235_i_i"/></StgValue>
</operation>

<operation id="7550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1897  %empty_1893 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_235_i_i)

]]></Node>
<StgValue><ssdm name="empty_1893"/></StgValue>
</operation>

<operation id="7551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1898  %tmp_236_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_236_i_i"/></StgValue>
</operation>

<operation id="7552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1904  %empty_1894 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_236_i_i)

]]></Node>
<StgValue><ssdm name="empty_1894"/></StgValue>
</operation>

<operation id="7553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1905  %tmp_237_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_237_i_i"/></StgValue>
</operation>

<operation id="7554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1911  %empty_1895 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_237_i_i)

]]></Node>
<StgValue><ssdm name="empty_1895"/></StgValue>
</operation>

<operation id="7555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1912  %tmp_238_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_238_i_i"/></StgValue>
</operation>

<operation id="7556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1918  %empty_1896 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_238_i_i)

]]></Node>
<StgValue><ssdm name="empty_1896"/></StgValue>
</operation>

<operation id="7557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1919  %tmp_239_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_239_i_i"/></StgValue>
</operation>

<operation id="7558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1925  %empty_1897 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_239_i_i)

]]></Node>
<StgValue><ssdm name="empty_1897"/></StgValue>
</operation>

<operation id="7559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1926  %tmp_240_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_240_i_i"/></StgValue>
</operation>

<operation id="7560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1932  %empty_1898 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_240_i_i)

]]></Node>
<StgValue><ssdm name="empty_1898"/></StgValue>
</operation>

<operation id="7561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1933  %tmp_241_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_241_i_i"/></StgValue>
</operation>

<operation id="7562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1939  %empty_1899 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_241_i_i)

]]></Node>
<StgValue><ssdm name="empty_1899"/></StgValue>
</operation>

<operation id="7563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1940  %tmp_242_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_242_i_i"/></StgValue>
</operation>

<operation id="7564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1946  %empty_1900 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_242_i_i)

]]></Node>
<StgValue><ssdm name="empty_1900"/></StgValue>
</operation>

<operation id="7565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1947  %tmp_243_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_243_i_i"/></StgValue>
</operation>

<operation id="7566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1953  %empty_1901 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_243_i_i)

]]></Node>
<StgValue><ssdm name="empty_1901"/></StgValue>
</operation>

<operation id="7567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1954  %tmp_244_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_244_i_i"/></StgValue>
</operation>

<operation id="7568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1960  %empty_1902 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_244_i_i)

]]></Node>
<StgValue><ssdm name="empty_1902"/></StgValue>
</operation>

<operation id="7569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1961  %tmp_245_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_245_i_i"/></StgValue>
</operation>

<operation id="7570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1967  %empty_1903 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_245_i_i)

]]></Node>
<StgValue><ssdm name="empty_1903"/></StgValue>
</operation>

<operation id="7571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1968  %tmp_246_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_246_i_i"/></StgValue>
</operation>

<operation id="7572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1974  %empty_1904 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_246_i_i)

]]></Node>
<StgValue><ssdm name="empty_1904"/></StgValue>
</operation>

<operation id="7573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1975  %tmp_247_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_247_i_i"/></StgValue>
</operation>

<operation id="7574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1981  %empty_1905 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_247_i_i)

]]></Node>
<StgValue><ssdm name="empty_1905"/></StgValue>
</operation>

<operation id="7575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1982  %tmp_248_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_248_i_i"/></StgValue>
</operation>

<operation id="7576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1988  %empty_1906 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_248_i_i)

]]></Node>
<StgValue><ssdm name="empty_1906"/></StgValue>
</operation>

<operation id="7577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1989  %tmp_249_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_249_i_i"/></StgValue>
</operation>

<operation id="7578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1995  %empty_1907 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_249_i_i)

]]></Node>
<StgValue><ssdm name="empty_1907"/></StgValue>
</operation>

<operation id="7579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1996  %tmp_250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_250_i_i"/></StgValue>
</operation>

<operation id="7580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2002  %empty_1908 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_250_i_i)

]]></Node>
<StgValue><ssdm name="empty_1908"/></StgValue>
</operation>

<operation id="7581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2003  %tmp_251_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_251_i_i"/></StgValue>
</operation>

<operation id="7582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2009  %empty_1909 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_251_i_i)

]]></Node>
<StgValue><ssdm name="empty_1909"/></StgValue>
</operation>

<operation id="7583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2010  %tmp_252_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_252_i_i"/></StgValue>
</operation>

<operation id="7584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2015  %tmp_44_6_28_i_i = zext i1 %tmp_43_6_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_6_28_i_i"/></StgValue>
</operation>

<operation id="7585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2016  %empty_1910 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_252_i_i)

]]></Node>
<StgValue><ssdm name="empty_1910"/></StgValue>
</operation>

<operation id="7586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2017  %tmp_253_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_253_i_i"/></StgValue>
</operation>

<operation id="7587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2023  %empty_1911 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_253_i_i)

]]></Node>
<StgValue><ssdm name="empty_1911"/></StgValue>
</operation>

<operation id="7588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2024  %tmp_254_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_254_i_i"/></StgValue>
</operation>

<operation id="7589" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2030  %tmp427 = add i16 %tmp_44_6_28_i_i, %p_accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="tmp427"/></StgValue>
</operation>

<operation id="7590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2032  %tmp642_cast = zext i2 %tmp428 to i16

]]></Node>
<StgValue><ssdm name="tmp642_cast"/></StgValue>
</operation>

<operation id="7591" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2033  %tmp429 = add i16 %tmp427, %tmp642_cast

]]></Node>
<StgValue><ssdm name="tmp429"/></StgValue>
</operation>

<operation id="7592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2039  %tmp643_cast = zext i3 %tmp432 to i16

]]></Node>
<StgValue><ssdm name="tmp643_cast"/></StgValue>
</operation>

<operation id="7593" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2040  %tmp433 = add i16 %tmp429, %tmp643_cast

]]></Node>
<StgValue><ssdm name="tmp433"/></StgValue>
</operation>

<operation id="7594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2054  %tmp646_cast = zext i4 %tmp440 to i16

]]></Node>
<StgValue><ssdm name="tmp646_cast"/></StgValue>
</operation>

<operation id="7595" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2055  %tmp441 = add i16 %tmp433, %tmp646_cast

]]></Node>
<StgValue><ssdm name="tmp441"/></StgValue>
</operation>

<operation id="7596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2086  %tmp653_cast = zext i5 %tmp457 to i16

]]></Node>
<StgValue><ssdm name="tmp653_cast"/></StgValue>
</operation>

<operation id="7597" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2087  %accu_0_6_V = add i16 %tmp441, %tmp653_cast

]]></Node>
<StgValue><ssdm name="accu_0_6_V"/></StgValue>
</operation>

<operation id="7598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2088  %empty_1912 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_254_i_i)

]]></Node>
<StgValue><ssdm name="empty_1912"/></StgValue>
</operation>

<operation id="7599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2091  %tmp_255_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_255_i_i"/></StgValue>
</operation>

<operation id="7600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2097  %empty_1913 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_255_i_i)

]]></Node>
<StgValue><ssdm name="empty_1913"/></StgValue>
</operation>

<operation id="7601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2098  %tmp_256_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_256_i_i"/></StgValue>
</operation>

<operation id="7602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2104  %empty_1914 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_256_i_i)

]]></Node>
<StgValue><ssdm name="empty_1914"/></StgValue>
</operation>

<operation id="7603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2105  %tmp_257_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_257_i_i"/></StgValue>
</operation>

<operation id="7604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2111  %empty_1915 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_257_i_i)

]]></Node>
<StgValue><ssdm name="empty_1915"/></StgValue>
</operation>

<operation id="7605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2112  %tmp_258_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_258_i_i"/></StgValue>
</operation>

<operation id="7606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2118  %empty_1916 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_258_i_i)

]]></Node>
<StgValue><ssdm name="empty_1916"/></StgValue>
</operation>

<operation id="7607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2119  %tmp_259_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_259_i_i"/></StgValue>
</operation>

<operation id="7608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2125  %empty_1917 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_259_i_i)

]]></Node>
<StgValue><ssdm name="empty_1917"/></StgValue>
</operation>

<operation id="7609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2126  %tmp_260_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_260_i_i"/></StgValue>
</operation>

<operation id="7610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2132  %empty_1918 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_260_i_i)

]]></Node>
<StgValue><ssdm name="empty_1918"/></StgValue>
</operation>

<operation id="7611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2133  %tmp_261_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_261_i_i"/></StgValue>
</operation>

<operation id="7612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2139  %empty_1919 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_261_i_i)

]]></Node>
<StgValue><ssdm name="empty_1919"/></StgValue>
</operation>

<operation id="7613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2140  %tmp_262_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_262_i_i"/></StgValue>
</operation>

<operation id="7614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2146  %empty_1920 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_262_i_i)

]]></Node>
<StgValue><ssdm name="empty_1920"/></StgValue>
</operation>

<operation id="7615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2147  %tmp_263_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_263_i_i"/></StgValue>
</operation>

<operation id="7616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2153  %empty_1921 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_263_i_i)

]]></Node>
<StgValue><ssdm name="empty_1921"/></StgValue>
</operation>

<operation id="7617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2154  %tmp_264_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_264_i_i"/></StgValue>
</operation>

<operation id="7618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2160  %empty_1922 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_264_i_i)

]]></Node>
<StgValue><ssdm name="empty_1922"/></StgValue>
</operation>

<operation id="7619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2161  %tmp_265_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_265_i_i"/></StgValue>
</operation>

<operation id="7620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2167  %empty_1925 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_265_i_i)

]]></Node>
<StgValue><ssdm name="empty_1925"/></StgValue>
</operation>

<operation id="7621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2168  %tmp_266_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_266_i_i"/></StgValue>
</operation>

<operation id="7622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2174  %empty_1926 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_266_i_i)

]]></Node>
<StgValue><ssdm name="empty_1926"/></StgValue>
</operation>

<operation id="7623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2175  %tmp_267_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_267_i_i"/></StgValue>
</operation>

<operation id="7624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2181  %empty_1927 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_267_i_i)

]]></Node>
<StgValue><ssdm name="empty_1927"/></StgValue>
</operation>

<operation id="7625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2182  %tmp_268_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_268_i_i"/></StgValue>
</operation>

<operation id="7626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2188  %empty_1928 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_268_i_i)

]]></Node>
<StgValue><ssdm name="empty_1928"/></StgValue>
</operation>

<operation id="7627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2189  %tmp_269_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_269_i_i"/></StgValue>
</operation>

<operation id="7628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2195  %empty_1929 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_269_i_i)

]]></Node>
<StgValue><ssdm name="empty_1929"/></StgValue>
</operation>

<operation id="7629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2196  %tmp_270_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_270_i_i"/></StgValue>
</operation>

<operation id="7630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2202  %empty_1930 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_270_i_i)

]]></Node>
<StgValue><ssdm name="empty_1930"/></StgValue>
</operation>

<operation id="7631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2203  %tmp_271_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_271_i_i"/></StgValue>
</operation>

<operation id="7632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2209  %empty_1931 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_271_i_i)

]]></Node>
<StgValue><ssdm name="empty_1931"/></StgValue>
</operation>

<operation id="7633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2210  %tmp_272_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_272_i_i"/></StgValue>
</operation>

<operation id="7634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2216  %empty_1932 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_272_i_i)

]]></Node>
<StgValue><ssdm name="empty_1932"/></StgValue>
</operation>

<operation id="7635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2217  %tmp_273_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_273_i_i"/></StgValue>
</operation>

<operation id="7636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2223  %empty_1933 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_273_i_i)

]]></Node>
<StgValue><ssdm name="empty_1933"/></StgValue>
</operation>

<operation id="7637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2224  %tmp_274_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_274_i_i"/></StgValue>
</operation>

<operation id="7638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2230  %empty_1934 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_274_i_i)

]]></Node>
<StgValue><ssdm name="empty_1934"/></StgValue>
</operation>

<operation id="7639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2231  %tmp_275_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_275_i_i"/></StgValue>
</operation>

<operation id="7640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2237  %empty_1935 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_275_i_i)

]]></Node>
<StgValue><ssdm name="empty_1935"/></StgValue>
</operation>

<operation id="7641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2238  %tmp_276_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_276_i_i"/></StgValue>
</operation>

<operation id="7642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2244  %empty_1936 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_276_i_i)

]]></Node>
<StgValue><ssdm name="empty_1936"/></StgValue>
</operation>

<operation id="7643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2245  %tmp_277_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_277_i_i"/></StgValue>
</operation>

<operation id="7644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2251  %empty_1937 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_277_i_i)

]]></Node>
<StgValue><ssdm name="empty_1937"/></StgValue>
</operation>

<operation id="7645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2252  %tmp_278_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_278_i_i"/></StgValue>
</operation>

<operation id="7646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2258  %empty_1938 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_278_i_i)

]]></Node>
<StgValue><ssdm name="empty_1938"/></StgValue>
</operation>

<operation id="7647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2259  %tmp_279_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_279_i_i"/></StgValue>
</operation>

<operation id="7648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2265  %empty_1939 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_279_i_i)

]]></Node>
<StgValue><ssdm name="empty_1939"/></StgValue>
</operation>

<operation id="7649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2266  %tmp_280_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_280_i_i"/></StgValue>
</operation>

<operation id="7650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2272  %empty_1940 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_280_i_i)

]]></Node>
<StgValue><ssdm name="empty_1940"/></StgValue>
</operation>

<operation id="7651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2273  %tmp_281_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_281_i_i"/></StgValue>
</operation>

<operation id="7652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2279  %empty_1941 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_281_i_i)

]]></Node>
<StgValue><ssdm name="empty_1941"/></StgValue>
</operation>

<operation id="7653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2280  %tmp_282_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_282_i_i"/></StgValue>
</operation>

<operation id="7654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2286  %empty_1942 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_282_i_i)

]]></Node>
<StgValue><ssdm name="empty_1942"/></StgValue>
</operation>

<operation id="7655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2287  %tmp_283_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_283_i_i"/></StgValue>
</operation>

<operation id="7656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2293  %empty_1943 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_283_i_i)

]]></Node>
<StgValue><ssdm name="empty_1943"/></StgValue>
</operation>

<operation id="7657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2294  %tmp_284_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_284_i_i"/></StgValue>
</operation>

<operation id="7658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2299  %tmp_44_7_28_i_i = zext i1 %tmp_43_7_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_7_28_i_i"/></StgValue>
</operation>

<operation id="7659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2300  %empty_1944 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_284_i_i)

]]></Node>
<StgValue><ssdm name="empty_1944"/></StgValue>
</operation>

<operation id="7660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2301  %tmp_285_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_285_i_i"/></StgValue>
</operation>

<operation id="7661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2307  %empty_1945 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_285_i_i)

]]></Node>
<StgValue><ssdm name="empty_1945"/></StgValue>
</operation>

<operation id="7662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2308  %tmp_286_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_286_i_i"/></StgValue>
</operation>

<operation id="7663" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2314  %tmp490 = add i16 %tmp_44_7_28_i_i, %p_accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="tmp490"/></StgValue>
</operation>

<operation id="7664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2316  %tmp735_cast = zext i2 %tmp491 to i16

]]></Node>
<StgValue><ssdm name="tmp735_cast"/></StgValue>
</operation>

<operation id="7665" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2317  %tmp492 = add i16 %tmp490, %tmp735_cast

]]></Node>
<StgValue><ssdm name="tmp492"/></StgValue>
</operation>

<operation id="7666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2323  %tmp736_cast = zext i3 %tmp495 to i16

]]></Node>
<StgValue><ssdm name="tmp736_cast"/></StgValue>
</operation>

<operation id="7667" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2324  %tmp496 = add i16 %tmp492, %tmp736_cast

]]></Node>
<StgValue><ssdm name="tmp496"/></StgValue>
</operation>

<operation id="7668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2338  %tmp739_cast = zext i4 %tmp503 to i16

]]></Node>
<StgValue><ssdm name="tmp739_cast"/></StgValue>
</operation>

<operation id="7669" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2339  %tmp504 = add i16 %tmp496, %tmp739_cast

]]></Node>
<StgValue><ssdm name="tmp504"/></StgValue>
</operation>

<operation id="7670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2370  %tmp746_cast = zext i5 %tmp520 to i16

]]></Node>
<StgValue><ssdm name="tmp746_cast"/></StgValue>
</operation>

<operation id="7671" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2371  %accu_0_7_V = add i16 %tmp504, %tmp746_cast

]]></Node>
<StgValue><ssdm name="accu_0_7_V"/></StgValue>
</operation>

<operation id="7672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2372  %empty_1946 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_286_i_i)

]]></Node>
<StgValue><ssdm name="empty_1946"/></StgValue>
</operation>

<operation id="7673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2375  %tmp_287_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_287_i_i"/></StgValue>
</operation>

<operation id="7674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2381  %empty_1947 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_287_i_i)

]]></Node>
<StgValue><ssdm name="empty_1947"/></StgValue>
</operation>

<operation id="7675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2382  %tmp_288_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_288_i_i"/></StgValue>
</operation>

<operation id="7676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2388  %empty_1948 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_288_i_i)

]]></Node>
<StgValue><ssdm name="empty_1948"/></StgValue>
</operation>

<operation id="7677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2389  %tmp_289_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_289_i_i"/></StgValue>
</operation>

<operation id="7678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2395  %empty_1949 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_289_i_i)

]]></Node>
<StgValue><ssdm name="empty_1949"/></StgValue>
</operation>

<operation id="7679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2396  %tmp_290_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_290_i_i"/></StgValue>
</operation>

<operation id="7680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2402  %empty_1950 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_290_i_i)

]]></Node>
<StgValue><ssdm name="empty_1950"/></StgValue>
</operation>

<operation id="7681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2403  %tmp_291_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_291_i_i"/></StgValue>
</operation>

<operation id="7682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2409  %empty_1951 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_291_i_i)

]]></Node>
<StgValue><ssdm name="empty_1951"/></StgValue>
</operation>

<operation id="7683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2410  %tmp_292_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_292_i_i"/></StgValue>
</operation>

<operation id="7684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2416  %empty_1952 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_292_i_i)

]]></Node>
<StgValue><ssdm name="empty_1952"/></StgValue>
</operation>

<operation id="7685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2417  %tmp_293_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_293_i_i"/></StgValue>
</operation>

<operation id="7686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2423  %empty_1953 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_293_i_i)

]]></Node>
<StgValue><ssdm name="empty_1953"/></StgValue>
</operation>

<operation id="7687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2424  %tmp_294_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_294_i_i"/></StgValue>
</operation>

<operation id="7688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2430  %empty_1954 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_294_i_i)

]]></Node>
<StgValue><ssdm name="empty_1954"/></StgValue>
</operation>

<operation id="7689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2431  %tmp_295_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_295_i_i"/></StgValue>
</operation>

<operation id="7690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2437  %empty_1955 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_295_i_i)

]]></Node>
<StgValue><ssdm name="empty_1955"/></StgValue>
</operation>

<operation id="7691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2438  %tmp_296_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_296_i_i"/></StgValue>
</operation>

<operation id="7692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2444  %empty_1956 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_296_i_i)

]]></Node>
<StgValue><ssdm name="empty_1956"/></StgValue>
</operation>

<operation id="7693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2445  %tmp_297_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_297_i_i"/></StgValue>
</operation>

<operation id="7694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2451  %empty_1959 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_297_i_i)

]]></Node>
<StgValue><ssdm name="empty_1959"/></StgValue>
</operation>

<operation id="7695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2452  %tmp_298_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_298_i_i"/></StgValue>
</operation>

<operation id="7696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2458  %empty_1960 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_298_i_i)

]]></Node>
<StgValue><ssdm name="empty_1960"/></StgValue>
</operation>

<operation id="7697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2459  %tmp_299_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_299_i_i"/></StgValue>
</operation>

<operation id="7698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2465  %empty_1961 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_299_i_i)

]]></Node>
<StgValue><ssdm name="empty_1961"/></StgValue>
</operation>

<operation id="7699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2466  %tmp_300_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_300_i_i"/></StgValue>
</operation>

<operation id="7700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2472  %empty_1962 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_300_i_i)

]]></Node>
<StgValue><ssdm name="empty_1962"/></StgValue>
</operation>

<operation id="7701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2473  %tmp_301_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_301_i_i"/></StgValue>
</operation>

<operation id="7702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2479  %empty_1963 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_301_i_i)

]]></Node>
<StgValue><ssdm name="empty_1963"/></StgValue>
</operation>

<operation id="7703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2480  %tmp_302_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_302_i_i"/></StgValue>
</operation>

<operation id="7704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2486  %empty_1964 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_302_i_i)

]]></Node>
<StgValue><ssdm name="empty_1964"/></StgValue>
</operation>

<operation id="7705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2487  %tmp_303_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_303_i_i"/></StgValue>
</operation>

<operation id="7706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2493  %empty_1965 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_303_i_i)

]]></Node>
<StgValue><ssdm name="empty_1965"/></StgValue>
</operation>

<operation id="7707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2494  %tmp_304_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_304_i_i"/></StgValue>
</operation>

<operation id="7708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2500  %empty_1966 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_304_i_i)

]]></Node>
<StgValue><ssdm name="empty_1966"/></StgValue>
</operation>

<operation id="7709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2501  %tmp_305_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_305_i_i"/></StgValue>
</operation>

<operation id="7710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2507  %empty_1967 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_305_i_i)

]]></Node>
<StgValue><ssdm name="empty_1967"/></StgValue>
</operation>

<operation id="7711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2508  %tmp_306_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_306_i_i"/></StgValue>
</operation>

<operation id="7712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2514  %empty_1968 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_306_i_i)

]]></Node>
<StgValue><ssdm name="empty_1968"/></StgValue>
</operation>

<operation id="7713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2515  %tmp_307_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_307_i_i"/></StgValue>
</operation>

<operation id="7714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2521  %empty_1969 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_307_i_i)

]]></Node>
<StgValue><ssdm name="empty_1969"/></StgValue>
</operation>

<operation id="7715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2522  %tmp_308_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_308_i_i"/></StgValue>
</operation>

<operation id="7716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2528  %empty_1970 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_308_i_i)

]]></Node>
<StgValue><ssdm name="empty_1970"/></StgValue>
</operation>

<operation id="7717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2529  %tmp_309_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_309_i_i"/></StgValue>
</operation>

<operation id="7718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2535  %empty_1971 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_309_i_i)

]]></Node>
<StgValue><ssdm name="empty_1971"/></StgValue>
</operation>

<operation id="7719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2536  %tmp_310_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_310_i_i"/></StgValue>
</operation>

<operation id="7720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2542  %empty_1972 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_310_i_i)

]]></Node>
<StgValue><ssdm name="empty_1972"/></StgValue>
</operation>

<operation id="7721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2543  %tmp_311_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_311_i_i"/></StgValue>
</operation>

<operation id="7722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2549  %empty_1973 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_311_i_i)

]]></Node>
<StgValue><ssdm name="empty_1973"/></StgValue>
</operation>

<operation id="7723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2550  %tmp_312_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_312_i_i"/></StgValue>
</operation>

<operation id="7724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2556  %empty_1974 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_312_i_i)

]]></Node>
<StgValue><ssdm name="empty_1974"/></StgValue>
</operation>

<operation id="7725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2557  %tmp_313_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_313_i_i"/></StgValue>
</operation>

<operation id="7726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2563  %empty_1975 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_313_i_i)

]]></Node>
<StgValue><ssdm name="empty_1975"/></StgValue>
</operation>

<operation id="7727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2564  %tmp_314_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_314_i_i"/></StgValue>
</operation>

<operation id="7728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2570  %empty_1976 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_314_i_i)

]]></Node>
<StgValue><ssdm name="empty_1976"/></StgValue>
</operation>

<operation id="7729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2571  %tmp_315_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_315_i_i"/></StgValue>
</operation>

<operation id="7730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2577  %empty_1977 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_315_i_i)

]]></Node>
<StgValue><ssdm name="empty_1977"/></StgValue>
</operation>

<operation id="7731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2578  %tmp_316_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_316_i_i"/></StgValue>
</operation>

<operation id="7732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2583  %tmp_44_8_28_i_i = zext i1 %tmp_43_8_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_8_28_i_i"/></StgValue>
</operation>

<operation id="7733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2584  %empty_1978 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_316_i_i)

]]></Node>
<StgValue><ssdm name="empty_1978"/></StgValue>
</operation>

<operation id="7734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2585  %tmp_317_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_317_i_i"/></StgValue>
</operation>

<operation id="7735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2591  %empty_1979 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_317_i_i)

]]></Node>
<StgValue><ssdm name="empty_1979"/></StgValue>
</operation>

<operation id="7736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2592  %tmp_318_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_318_i_i"/></StgValue>
</operation>

<operation id="7737" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2598  %tmp553 = add i16 %tmp_44_8_28_i_i, %p_accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="tmp553"/></StgValue>
</operation>

<operation id="7738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2600  %tmp828_cast = zext i2 %tmp554 to i16

]]></Node>
<StgValue><ssdm name="tmp828_cast"/></StgValue>
</operation>

<operation id="7739" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2601  %tmp555 = add i16 %tmp553, %tmp828_cast

]]></Node>
<StgValue><ssdm name="tmp555"/></StgValue>
</operation>

<operation id="7740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2607  %tmp829_cast = zext i3 %tmp558 to i16

]]></Node>
<StgValue><ssdm name="tmp829_cast"/></StgValue>
</operation>

<operation id="7741" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2608  %tmp559 = add i16 %tmp555, %tmp829_cast

]]></Node>
<StgValue><ssdm name="tmp559"/></StgValue>
</operation>

<operation id="7742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2622  %tmp832_cast = zext i4 %tmp566 to i16

]]></Node>
<StgValue><ssdm name="tmp832_cast"/></StgValue>
</operation>

<operation id="7743" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2623  %tmp567 = add i16 %tmp559, %tmp832_cast

]]></Node>
<StgValue><ssdm name="tmp567"/></StgValue>
</operation>

<operation id="7744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2654  %tmp839_cast = zext i5 %tmp583 to i16

]]></Node>
<StgValue><ssdm name="tmp839_cast"/></StgValue>
</operation>

<operation id="7745" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2655  %accu_0_8_V = add i16 %tmp567, %tmp839_cast

]]></Node>
<StgValue><ssdm name="accu_0_8_V"/></StgValue>
</operation>

<operation id="7746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2656  %empty_1980 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_318_i_i)

]]></Node>
<StgValue><ssdm name="empty_1980"/></StgValue>
</operation>

<operation id="7747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2659  %tmp_319_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_319_i_i"/></StgValue>
</operation>

<operation id="7748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2665  %empty_1981 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_319_i_i)

]]></Node>
<StgValue><ssdm name="empty_1981"/></StgValue>
</operation>

<operation id="7749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2666  %tmp_320_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_320_i_i"/></StgValue>
</operation>

<operation id="7750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2672  %empty_1982 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_320_i_i)

]]></Node>
<StgValue><ssdm name="empty_1982"/></StgValue>
</operation>

<operation id="7751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2673  %tmp_321_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_321_i_i"/></StgValue>
</operation>

<operation id="7752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2679  %empty_1983 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_321_i_i)

]]></Node>
<StgValue><ssdm name="empty_1983"/></StgValue>
</operation>

<operation id="7753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2680  %tmp_322_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_322_i_i"/></StgValue>
</operation>

<operation id="7754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2686  %empty_1984 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_322_i_i)

]]></Node>
<StgValue><ssdm name="empty_1984"/></StgValue>
</operation>

<operation id="7755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2687  %tmp_323_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_323_i_i"/></StgValue>
</operation>

<operation id="7756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2693  %empty_1985 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_323_i_i)

]]></Node>
<StgValue><ssdm name="empty_1985"/></StgValue>
</operation>

<operation id="7757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2694  %tmp_324_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_324_i_i"/></StgValue>
</operation>

<operation id="7758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2700  %empty_1986 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_324_i_i)

]]></Node>
<StgValue><ssdm name="empty_1986"/></StgValue>
</operation>

<operation id="7759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2701  %tmp_325_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_325_i_i"/></StgValue>
</operation>

<operation id="7760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2707  %empty_1987 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_325_i_i)

]]></Node>
<StgValue><ssdm name="empty_1987"/></StgValue>
</operation>

<operation id="7761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2708  %tmp_326_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_326_i_i"/></StgValue>
</operation>

<operation id="7762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2714  %empty_1988 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_326_i_i)

]]></Node>
<StgValue><ssdm name="empty_1988"/></StgValue>
</operation>

<operation id="7763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2715  %tmp_327_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_327_i_i"/></StgValue>
</operation>

<operation id="7764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2721  %empty_1989 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_327_i_i)

]]></Node>
<StgValue><ssdm name="empty_1989"/></StgValue>
</operation>

<operation id="7765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2722  %tmp_328_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_328_i_i"/></StgValue>
</operation>

<operation id="7766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2728  %empty_1990 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_328_i_i)

]]></Node>
<StgValue><ssdm name="empty_1990"/></StgValue>
</operation>

<operation id="7767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2729  %tmp_329_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_329_i_i"/></StgValue>
</operation>

<operation id="7768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2735  %empty_1993 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_329_i_i)

]]></Node>
<StgValue><ssdm name="empty_1993"/></StgValue>
</operation>

<operation id="7769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2736  %tmp_330_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_330_i_i"/></StgValue>
</operation>

<operation id="7770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2742  %empty_1994 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_330_i_i)

]]></Node>
<StgValue><ssdm name="empty_1994"/></StgValue>
</operation>

<operation id="7771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2743  %tmp_331_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_331_i_i"/></StgValue>
</operation>

<operation id="7772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2749  %empty_1995 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_331_i_i)

]]></Node>
<StgValue><ssdm name="empty_1995"/></StgValue>
</operation>

<operation id="7773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2750  %tmp_332_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_332_i_i"/></StgValue>
</operation>

<operation id="7774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2756  %empty_1996 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_332_i_i)

]]></Node>
<StgValue><ssdm name="empty_1996"/></StgValue>
</operation>

<operation id="7775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2757  %tmp_333_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_333_i_i"/></StgValue>
</operation>

<operation id="7776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2763  %empty_1997 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_333_i_i)

]]></Node>
<StgValue><ssdm name="empty_1997"/></StgValue>
</operation>

<operation id="7777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2764  %tmp_334_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_334_i_i"/></StgValue>
</operation>

<operation id="7778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2770  %empty_1998 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_334_i_i)

]]></Node>
<StgValue><ssdm name="empty_1998"/></StgValue>
</operation>

<operation id="7779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2771  %tmp_335_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_335_i_i"/></StgValue>
</operation>

<operation id="7780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2777  %empty_1999 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_335_i_i)

]]></Node>
<StgValue><ssdm name="empty_1999"/></StgValue>
</operation>

<operation id="7781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2778  %tmp_336_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_336_i_i"/></StgValue>
</operation>

<operation id="7782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2784  %empty_2000 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_336_i_i)

]]></Node>
<StgValue><ssdm name="empty_2000"/></StgValue>
</operation>

<operation id="7783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2785  %tmp_337_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_337_i_i"/></StgValue>
</operation>

<operation id="7784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2791  %empty_2001 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_337_i_i)

]]></Node>
<StgValue><ssdm name="empty_2001"/></StgValue>
</operation>

<operation id="7785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2792  %tmp_338_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_338_i_i"/></StgValue>
</operation>

<operation id="7786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2798  %empty_2002 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_338_i_i)

]]></Node>
<StgValue><ssdm name="empty_2002"/></StgValue>
</operation>

<operation id="7787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2799  %tmp_339_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_339_i_i"/></StgValue>
</operation>

<operation id="7788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2805  %empty_2003 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_339_i_i)

]]></Node>
<StgValue><ssdm name="empty_2003"/></StgValue>
</operation>

<operation id="7789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2806  %tmp_340_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_340_i_i"/></StgValue>
</operation>

<operation id="7790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2812  %empty_2004 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_340_i_i)

]]></Node>
<StgValue><ssdm name="empty_2004"/></StgValue>
</operation>

<operation id="7791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2813  %tmp_341_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_341_i_i"/></StgValue>
</operation>

<operation id="7792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2819  %empty_2005 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_341_i_i)

]]></Node>
<StgValue><ssdm name="empty_2005"/></StgValue>
</operation>

<operation id="7793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2820  %tmp_342_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_342_i_i"/></StgValue>
</operation>

<operation id="7794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2826  %empty_2006 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_342_i_i)

]]></Node>
<StgValue><ssdm name="empty_2006"/></StgValue>
</operation>

<operation id="7795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2827  %tmp_343_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_343_i_i"/></StgValue>
</operation>

<operation id="7796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2833  %empty_2007 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_343_i_i)

]]></Node>
<StgValue><ssdm name="empty_2007"/></StgValue>
</operation>

<operation id="7797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2834  %tmp_344_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_344_i_i"/></StgValue>
</operation>

<operation id="7798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2840  %empty_2008 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_344_i_i)

]]></Node>
<StgValue><ssdm name="empty_2008"/></StgValue>
</operation>

<operation id="7799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2841  %tmp_345_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_345_i_i"/></StgValue>
</operation>

<operation id="7800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2847  %empty_2009 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_345_i_i)

]]></Node>
<StgValue><ssdm name="empty_2009"/></StgValue>
</operation>

<operation id="7801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2848  %tmp_346_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_346_i_i"/></StgValue>
</operation>

<operation id="7802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2854  %empty_2010 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_346_i_i)

]]></Node>
<StgValue><ssdm name="empty_2010"/></StgValue>
</operation>

<operation id="7803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2855  %tmp_347_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_347_i_i"/></StgValue>
</operation>

<operation id="7804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2861  %empty_2011 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_347_i_i)

]]></Node>
<StgValue><ssdm name="empty_2011"/></StgValue>
</operation>

<operation id="7805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2862  %tmp_348_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_348_i_i"/></StgValue>
</operation>

<operation id="7806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2867  %tmp_44_9_28_i_i = zext i1 %tmp_43_9_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_9_28_i_i"/></StgValue>
</operation>

<operation id="7807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2868  %empty_2012 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_348_i_i)

]]></Node>
<StgValue><ssdm name="empty_2012"/></StgValue>
</operation>

<operation id="7808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2869  %tmp_349_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_349_i_i"/></StgValue>
</operation>

<operation id="7809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2875  %empty_2013 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_349_i_i)

]]></Node>
<StgValue><ssdm name="empty_2013"/></StgValue>
</operation>

<operation id="7810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2876  %tmp_350_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_350_i_i"/></StgValue>
</operation>

<operation id="7811" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2882  %tmp616 = add i16 %tmp_44_9_28_i_i, %p_accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="tmp616"/></StgValue>
</operation>

<operation id="7812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2884  %tmp921_cast = zext i2 %tmp617 to i16

]]></Node>
<StgValue><ssdm name="tmp921_cast"/></StgValue>
</operation>

<operation id="7813" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2885  %tmp618 = add i16 %tmp616, %tmp921_cast

]]></Node>
<StgValue><ssdm name="tmp618"/></StgValue>
</operation>

<operation id="7814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2891  %tmp922_cast = zext i3 %tmp621 to i16

]]></Node>
<StgValue><ssdm name="tmp922_cast"/></StgValue>
</operation>

<operation id="7815" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2892  %tmp622 = add i16 %tmp618, %tmp922_cast

]]></Node>
<StgValue><ssdm name="tmp622"/></StgValue>
</operation>

<operation id="7816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2906  %tmp925_cast = zext i4 %tmp629 to i16

]]></Node>
<StgValue><ssdm name="tmp925_cast"/></StgValue>
</operation>

<operation id="7817" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2907  %tmp630 = add i16 %tmp622, %tmp925_cast

]]></Node>
<StgValue><ssdm name="tmp630"/></StgValue>
</operation>

<operation id="7818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2938  %tmp932_cast = zext i5 %tmp646 to i16

]]></Node>
<StgValue><ssdm name="tmp932_cast"/></StgValue>
</operation>

<operation id="7819" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2939  %accu_0_9_V = add i16 %tmp630, %tmp932_cast

]]></Node>
<StgValue><ssdm name="accu_0_9_V"/></StgValue>
</operation>

<operation id="7820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2940  %empty_2014 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_350_i_i)

]]></Node>
<StgValue><ssdm name="empty_2014"/></StgValue>
</operation>

<operation id="7821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2943  %tmp_351_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_351_i_i"/></StgValue>
</operation>

<operation id="7822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2949  %empty_2015 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_351_i_i)

]]></Node>
<StgValue><ssdm name="empty_2015"/></StgValue>
</operation>

<operation id="7823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2950  %tmp_352_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_352_i_i"/></StgValue>
</operation>

<operation id="7824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2956  %empty_2016 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_352_i_i)

]]></Node>
<StgValue><ssdm name="empty_2016"/></StgValue>
</operation>

<operation id="7825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2957  %tmp_353_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_353_i_i"/></StgValue>
</operation>

<operation id="7826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2963  %empty_2017 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_353_i_i)

]]></Node>
<StgValue><ssdm name="empty_2017"/></StgValue>
</operation>

<operation id="7827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2964  %tmp_354_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_354_i_i"/></StgValue>
</operation>

<operation id="7828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2970  %empty_2018 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_354_i_i)

]]></Node>
<StgValue><ssdm name="empty_2018"/></StgValue>
</operation>

<operation id="7829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2971  %tmp_355_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_355_i_i"/></StgValue>
</operation>

<operation id="7830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2977  %empty_2019 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_355_i_i)

]]></Node>
<StgValue><ssdm name="empty_2019"/></StgValue>
</operation>

<operation id="7831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2978  %tmp_356_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_356_i_i"/></StgValue>
</operation>

<operation id="7832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2984  %empty_2020 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_356_i_i)

]]></Node>
<StgValue><ssdm name="empty_2020"/></StgValue>
</operation>

<operation id="7833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2985  %tmp_357_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_357_i_i"/></StgValue>
</operation>

<operation id="7834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2991  %empty_2021 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_357_i_i)

]]></Node>
<StgValue><ssdm name="empty_2021"/></StgValue>
</operation>

<operation id="7835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2992  %tmp_358_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_358_i_i"/></StgValue>
</operation>

<operation id="7836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2998  %empty_2022 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_358_i_i)

]]></Node>
<StgValue><ssdm name="empty_2022"/></StgValue>
</operation>

<operation id="7837" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2999  %tmp_359_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_359_i_i"/></StgValue>
</operation>

<operation id="7838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3005  %empty_2023 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_359_i_i)

]]></Node>
<StgValue><ssdm name="empty_2023"/></StgValue>
</operation>

<operation id="7839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3006  %tmp_360_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_360_i_i"/></StgValue>
</operation>

<operation id="7840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3012  %empty_2024 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_360_i_i)

]]></Node>
<StgValue><ssdm name="empty_2024"/></StgValue>
</operation>

<operation id="7841" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3013  %tmp_361_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_361_i_i"/></StgValue>
</operation>

<operation id="7842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3019  %empty_2027 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_361_i_i)

]]></Node>
<StgValue><ssdm name="empty_2027"/></StgValue>
</operation>

<operation id="7843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3020  %tmp_362_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_362_i_i"/></StgValue>
</operation>

<operation id="7844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3026  %empty_2028 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_362_i_i)

]]></Node>
<StgValue><ssdm name="empty_2028"/></StgValue>
</operation>

<operation id="7845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3027  %tmp_363_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_363_i_i"/></StgValue>
</operation>

<operation id="7846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3033  %empty_2029 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_363_i_i)

]]></Node>
<StgValue><ssdm name="empty_2029"/></StgValue>
</operation>

<operation id="7847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3034  %tmp_364_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_364_i_i"/></StgValue>
</operation>

<operation id="7848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3040  %empty_2030 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_364_i_i)

]]></Node>
<StgValue><ssdm name="empty_2030"/></StgValue>
</operation>

<operation id="7849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3041  %tmp_365_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_365_i_i"/></StgValue>
</operation>

<operation id="7850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3047  %empty_2031 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_365_i_i)

]]></Node>
<StgValue><ssdm name="empty_2031"/></StgValue>
</operation>

<operation id="7851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3048  %tmp_366_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_366_i_i"/></StgValue>
</operation>

<operation id="7852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3054  %empty_2032 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_366_i_i)

]]></Node>
<StgValue><ssdm name="empty_2032"/></StgValue>
</operation>

<operation id="7853" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3055  %tmp_367_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_367_i_i"/></StgValue>
</operation>

<operation id="7854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3061  %empty_2033 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_367_i_i)

]]></Node>
<StgValue><ssdm name="empty_2033"/></StgValue>
</operation>

<operation id="7855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3062  %tmp_368_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_368_i_i"/></StgValue>
</operation>

<operation id="7856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3068  %empty_2034 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_368_i_i)

]]></Node>
<StgValue><ssdm name="empty_2034"/></StgValue>
</operation>

<operation id="7857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3069  %tmp_369_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_369_i_i"/></StgValue>
</operation>

<operation id="7858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3075  %empty_2035 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_369_i_i)

]]></Node>
<StgValue><ssdm name="empty_2035"/></StgValue>
</operation>

<operation id="7859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3076  %tmp_370_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_370_i_i"/></StgValue>
</operation>

<operation id="7860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3082  %empty_2036 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_370_i_i)

]]></Node>
<StgValue><ssdm name="empty_2036"/></StgValue>
</operation>

<operation id="7861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3083  %tmp_371_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_371_i_i"/></StgValue>
</operation>

<operation id="7862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3089  %empty_2037 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_371_i_i)

]]></Node>
<StgValue><ssdm name="empty_2037"/></StgValue>
</operation>

<operation id="7863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3090  %tmp_372_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_372_i_i"/></StgValue>
</operation>

<operation id="7864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3096  %empty_2038 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_372_i_i)

]]></Node>
<StgValue><ssdm name="empty_2038"/></StgValue>
</operation>

<operation id="7865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3097  %tmp_373_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_373_i_i"/></StgValue>
</operation>

<operation id="7866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3103  %empty_2039 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_373_i_i)

]]></Node>
<StgValue><ssdm name="empty_2039"/></StgValue>
</operation>

<operation id="7867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3104  %tmp_374_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_374_i_i"/></StgValue>
</operation>

<operation id="7868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3110  %empty_2040 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_374_i_i)

]]></Node>
<StgValue><ssdm name="empty_2040"/></StgValue>
</operation>

<operation id="7869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3111  %tmp_375_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_375_i_i"/></StgValue>
</operation>

<operation id="7870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3117  %empty_2041 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_375_i_i)

]]></Node>
<StgValue><ssdm name="empty_2041"/></StgValue>
</operation>

<operation id="7871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3118  %tmp_376_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_376_i_i"/></StgValue>
</operation>

<operation id="7872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3124  %empty_2042 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_376_i_i)

]]></Node>
<StgValue><ssdm name="empty_2042"/></StgValue>
</operation>

<operation id="7873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3125  %tmp_377_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_377_i_i"/></StgValue>
</operation>

<operation id="7874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3131  %empty_2043 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_377_i_i)

]]></Node>
<StgValue><ssdm name="empty_2043"/></StgValue>
</operation>

<operation id="7875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3132  %tmp_378_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_378_i_i"/></StgValue>
</operation>

<operation id="7876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3138  %empty_2044 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_378_i_i)

]]></Node>
<StgValue><ssdm name="empty_2044"/></StgValue>
</operation>

<operation id="7877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3139  %tmp_379_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_379_i_i"/></StgValue>
</operation>

<operation id="7878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3145  %empty_2045 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_379_i_i)

]]></Node>
<StgValue><ssdm name="empty_2045"/></StgValue>
</operation>

<operation id="7879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3146  %tmp_380_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_380_i_i"/></StgValue>
</operation>

<operation id="7880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3151  %tmp_44_10_28_i_i = zext i1 %tmp_43_10_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_10_28_i_i"/></StgValue>
</operation>

<operation id="7881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3152  %empty_2046 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_380_i_i)

]]></Node>
<StgValue><ssdm name="empty_2046"/></StgValue>
</operation>

<operation id="7882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3153  %tmp_381_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_381_i_i"/></StgValue>
</operation>

<operation id="7883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3159  %empty_2047 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_381_i_i)

]]></Node>
<StgValue><ssdm name="empty_2047"/></StgValue>
</operation>

<operation id="7884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3160  %tmp_382_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_382_i_i"/></StgValue>
</operation>

<operation id="7885" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3166  %tmp679 = add i16 %tmp_44_10_28_i_i, %p_accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="tmp679"/></StgValue>
</operation>

<operation id="7886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3168  %tmp1014_cast = zext i2 %tmp680 to i16

]]></Node>
<StgValue><ssdm name="tmp1014_cast"/></StgValue>
</operation>

<operation id="7887" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3169  %tmp681 = add i16 %tmp679, %tmp1014_cast

]]></Node>
<StgValue><ssdm name="tmp681"/></StgValue>
</operation>

<operation id="7888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3175  %tmp1015_cast = zext i3 %tmp684 to i16

]]></Node>
<StgValue><ssdm name="tmp1015_cast"/></StgValue>
</operation>

<operation id="7889" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3176  %tmp685 = add i16 %tmp681, %tmp1015_cast

]]></Node>
<StgValue><ssdm name="tmp685"/></StgValue>
</operation>

<operation id="7890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3190  %tmp1018_cast = zext i4 %tmp692 to i16

]]></Node>
<StgValue><ssdm name="tmp1018_cast"/></StgValue>
</operation>

<operation id="7891" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3191  %tmp693 = add i16 %tmp685, %tmp1018_cast

]]></Node>
<StgValue><ssdm name="tmp693"/></StgValue>
</operation>

<operation id="7892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3222  %tmp1025_cast = zext i5 %tmp709 to i16

]]></Node>
<StgValue><ssdm name="tmp1025_cast"/></StgValue>
</operation>

<operation id="7893" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3223  %accu_0_10_V = add i16 %tmp693, %tmp1025_cast

]]></Node>
<StgValue><ssdm name="accu_0_10_V"/></StgValue>
</operation>

<operation id="7894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3224  %empty_2048 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_382_i_i)

]]></Node>
<StgValue><ssdm name="empty_2048"/></StgValue>
</operation>

<operation id="7895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3227  %tmp_383_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_383_i_i"/></StgValue>
</operation>

<operation id="7896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3233  %empty_2049 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_383_i_i)

]]></Node>
<StgValue><ssdm name="empty_2049"/></StgValue>
</operation>

<operation id="7897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3234  %tmp_384_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_384_i_i"/></StgValue>
</operation>

<operation id="7898" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3240  %empty_2050 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_384_i_i)

]]></Node>
<StgValue><ssdm name="empty_2050"/></StgValue>
</operation>

<operation id="7899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3241  %tmp_385_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_385_i_i"/></StgValue>
</operation>

<operation id="7900" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3247  %empty_2051 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_385_i_i)

]]></Node>
<StgValue><ssdm name="empty_2051"/></StgValue>
</operation>

<operation id="7901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3248  %tmp_386_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_386_i_i"/></StgValue>
</operation>

<operation id="7902" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3254  %empty_2052 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_386_i_i)

]]></Node>
<StgValue><ssdm name="empty_2052"/></StgValue>
</operation>

<operation id="7903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3255  %tmp_387_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_387_i_i"/></StgValue>
</operation>

<operation id="7904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3261  %empty_2053 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_387_i_i)

]]></Node>
<StgValue><ssdm name="empty_2053"/></StgValue>
</operation>

<operation id="7905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3262  %tmp_388_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_388_i_i"/></StgValue>
</operation>

<operation id="7906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3268  %empty_2054 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_388_i_i)

]]></Node>
<StgValue><ssdm name="empty_2054"/></StgValue>
</operation>

<operation id="7907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3269  %tmp_389_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_389_i_i"/></StgValue>
</operation>

<operation id="7908" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3275  %empty_2055 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_389_i_i)

]]></Node>
<StgValue><ssdm name="empty_2055"/></StgValue>
</operation>

<operation id="7909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3276  %tmp_390_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_390_i_i"/></StgValue>
</operation>

<operation id="7910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3282  %empty_2056 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_390_i_i)

]]></Node>
<StgValue><ssdm name="empty_2056"/></StgValue>
</operation>

<operation id="7911" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3283  %tmp_391_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_391_i_i"/></StgValue>
</operation>

<operation id="7912" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3289  %empty_2057 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_391_i_i)

]]></Node>
<StgValue><ssdm name="empty_2057"/></StgValue>
</operation>

<operation id="7913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3290  %tmp_392_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_392_i_i"/></StgValue>
</operation>

<operation id="7914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3296  %empty_2058 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_392_i_i)

]]></Node>
<StgValue><ssdm name="empty_2058"/></StgValue>
</operation>

<operation id="7915" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3297  %tmp_393_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_393_i_i"/></StgValue>
</operation>

<operation id="7916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3303  %empty_2061 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_393_i_i)

]]></Node>
<StgValue><ssdm name="empty_2061"/></StgValue>
</operation>

<operation id="7917" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3304  %tmp_394_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_394_i_i"/></StgValue>
</operation>

<operation id="7918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3310  %empty_2062 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_394_i_i)

]]></Node>
<StgValue><ssdm name="empty_2062"/></StgValue>
</operation>

<operation id="7919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3311  %tmp_395_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_395_i_i"/></StgValue>
</operation>

<operation id="7920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3317  %empty_2063 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_395_i_i)

]]></Node>
<StgValue><ssdm name="empty_2063"/></StgValue>
</operation>

<operation id="7921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3318  %tmp_396_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_396_i_i"/></StgValue>
</operation>

<operation id="7922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3324  %empty_2064 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_396_i_i)

]]></Node>
<StgValue><ssdm name="empty_2064"/></StgValue>
</operation>

<operation id="7923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3325  %tmp_397_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_397_i_i"/></StgValue>
</operation>

<operation id="7924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3331  %empty_2065 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_397_i_i)

]]></Node>
<StgValue><ssdm name="empty_2065"/></StgValue>
</operation>

<operation id="7925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3332  %tmp_398_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_398_i_i"/></StgValue>
</operation>

<operation id="7926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3338  %empty_2066 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_398_i_i)

]]></Node>
<StgValue><ssdm name="empty_2066"/></StgValue>
</operation>

<operation id="7927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3339  %tmp_399_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_399_i_i"/></StgValue>
</operation>

<operation id="7928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3345  %empty_2067 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_399_i_i)

]]></Node>
<StgValue><ssdm name="empty_2067"/></StgValue>
</operation>

<operation id="7929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3346  %tmp_400_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_400_i_i"/></StgValue>
</operation>

<operation id="7930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3352  %empty_2068 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_400_i_i)

]]></Node>
<StgValue><ssdm name="empty_2068"/></StgValue>
</operation>

<operation id="7931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3353  %tmp_401_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_401_i_i"/></StgValue>
</operation>

<operation id="7932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3359  %empty_2069 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_401_i_i)

]]></Node>
<StgValue><ssdm name="empty_2069"/></StgValue>
</operation>

<operation id="7933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3360  %tmp_402_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_402_i_i"/></StgValue>
</operation>

<operation id="7934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3366  %empty_2070 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_402_i_i)

]]></Node>
<StgValue><ssdm name="empty_2070"/></StgValue>
</operation>

<operation id="7935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3367  %tmp_403_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_403_i_i"/></StgValue>
</operation>

<operation id="7936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3373  %empty_2071 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_403_i_i)

]]></Node>
<StgValue><ssdm name="empty_2071"/></StgValue>
</operation>

<operation id="7937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3374  %tmp_404_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_404_i_i"/></StgValue>
</operation>

<operation id="7938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3380  %empty_2072 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_404_i_i)

]]></Node>
<StgValue><ssdm name="empty_2072"/></StgValue>
</operation>

<operation id="7939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3381  %tmp_405_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_405_i_i"/></StgValue>
</operation>

<operation id="7940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3387  %empty_2073 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_405_i_i)

]]></Node>
<StgValue><ssdm name="empty_2073"/></StgValue>
</operation>

<operation id="7941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3388  %tmp_406_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_406_i_i"/></StgValue>
</operation>

<operation id="7942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3394  %empty_2074 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_406_i_i)

]]></Node>
<StgValue><ssdm name="empty_2074"/></StgValue>
</operation>

<operation id="7943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3395  %tmp_407_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_407_i_i"/></StgValue>
</operation>

<operation id="7944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3401  %empty_2075 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_407_i_i)

]]></Node>
<StgValue><ssdm name="empty_2075"/></StgValue>
</operation>

<operation id="7945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3402  %tmp_408_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_408_i_i"/></StgValue>
</operation>

<operation id="7946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3408  %empty_2076 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_408_i_i)

]]></Node>
<StgValue><ssdm name="empty_2076"/></StgValue>
</operation>

<operation id="7947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3409  %tmp_409_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_409_i_i"/></StgValue>
</operation>

<operation id="7948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3415  %empty_2077 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_409_i_i)

]]></Node>
<StgValue><ssdm name="empty_2077"/></StgValue>
</operation>

<operation id="7949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3416  %tmp_410_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_410_i_i"/></StgValue>
</operation>

<operation id="7950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3422  %empty_2078 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_410_i_i)

]]></Node>
<StgValue><ssdm name="empty_2078"/></StgValue>
</operation>

<operation id="7951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3423  %tmp_411_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_411_i_i"/></StgValue>
</operation>

<operation id="7952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3429  %empty_2079 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_411_i_i)

]]></Node>
<StgValue><ssdm name="empty_2079"/></StgValue>
</operation>

<operation id="7953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3430  %tmp_412_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_412_i_i"/></StgValue>
</operation>

<operation id="7954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3435  %tmp_44_11_28_i_i = zext i1 %tmp_43_11_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_11_28_i_i"/></StgValue>
</operation>

<operation id="7955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3436  %empty_2080 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_412_i_i)

]]></Node>
<StgValue><ssdm name="empty_2080"/></StgValue>
</operation>

<operation id="7956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3437  %tmp_413_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_413_i_i"/></StgValue>
</operation>

<operation id="7957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3443  %empty_2081 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_413_i_i)

]]></Node>
<StgValue><ssdm name="empty_2081"/></StgValue>
</operation>

<operation id="7958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3444  %tmp_414_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_414_i_i"/></StgValue>
</operation>

<operation id="7959" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3450  %tmp742 = add i16 %tmp_44_11_28_i_i, %p_accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="tmp742"/></StgValue>
</operation>

<operation id="7960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3452  %tmp1107_cast = zext i2 %tmp743 to i16

]]></Node>
<StgValue><ssdm name="tmp1107_cast"/></StgValue>
</operation>

<operation id="7961" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3453  %tmp744 = add i16 %tmp742, %tmp1107_cast

]]></Node>
<StgValue><ssdm name="tmp744"/></StgValue>
</operation>

<operation id="7962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3459  %tmp1108_cast = zext i3 %tmp747 to i16

]]></Node>
<StgValue><ssdm name="tmp1108_cast"/></StgValue>
</operation>

<operation id="7963" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3460  %tmp748 = add i16 %tmp744, %tmp1108_cast

]]></Node>
<StgValue><ssdm name="tmp748"/></StgValue>
</operation>

<operation id="7964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3474  %tmp1111_cast = zext i4 %tmp755 to i16

]]></Node>
<StgValue><ssdm name="tmp1111_cast"/></StgValue>
</operation>

<operation id="7965" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3475  %tmp756 = add i16 %tmp748, %tmp1111_cast

]]></Node>
<StgValue><ssdm name="tmp756"/></StgValue>
</operation>

<operation id="7966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3506  %tmp1118_cast = zext i5 %tmp772 to i16

]]></Node>
<StgValue><ssdm name="tmp1118_cast"/></StgValue>
</operation>

<operation id="7967" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3507  %accu_0_11_V = add i16 %tmp756, %tmp1118_cast

]]></Node>
<StgValue><ssdm name="accu_0_11_V"/></StgValue>
</operation>

<operation id="7968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3508  %empty_2082 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_414_i_i)

]]></Node>
<StgValue><ssdm name="empty_2082"/></StgValue>
</operation>

<operation id="7969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3511  %tmp_415_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_415_i_i"/></StgValue>
</operation>

<operation id="7970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3517  %empty_2083 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_415_i_i)

]]></Node>
<StgValue><ssdm name="empty_2083"/></StgValue>
</operation>

<operation id="7971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3518  %tmp_416_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_416_i_i"/></StgValue>
</operation>

<operation id="7972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3524  %empty_2084 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_416_i_i)

]]></Node>
<StgValue><ssdm name="empty_2084"/></StgValue>
</operation>

<operation id="7973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3525  %tmp_417_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_417_i_i"/></StgValue>
</operation>

<operation id="7974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3531  %empty_2085 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_417_i_i)

]]></Node>
<StgValue><ssdm name="empty_2085"/></StgValue>
</operation>

<operation id="7975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3532  %tmp_418_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_418_i_i"/></StgValue>
</operation>

<operation id="7976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3538  %empty_2086 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_418_i_i)

]]></Node>
<StgValue><ssdm name="empty_2086"/></StgValue>
</operation>

<operation id="7977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3539  %tmp_419_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_419_i_i"/></StgValue>
</operation>

<operation id="7978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3545  %empty_2087 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_419_i_i)

]]></Node>
<StgValue><ssdm name="empty_2087"/></StgValue>
</operation>

<operation id="7979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3546  %tmp_420_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_420_i_i"/></StgValue>
</operation>

<operation id="7980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3552  %empty_2088 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_420_i_i)

]]></Node>
<StgValue><ssdm name="empty_2088"/></StgValue>
</operation>

<operation id="7981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3553  %tmp_421_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_421_i_i"/></StgValue>
</operation>

<operation id="7982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3559  %empty_2089 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_421_i_i)

]]></Node>
<StgValue><ssdm name="empty_2089"/></StgValue>
</operation>

<operation id="7983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3560  %tmp_422_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_422_i_i"/></StgValue>
</operation>

<operation id="7984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3566  %empty_2090 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_422_i_i)

]]></Node>
<StgValue><ssdm name="empty_2090"/></StgValue>
</operation>

<operation id="7985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3567  %tmp_423_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_423_i_i"/></StgValue>
</operation>

<operation id="7986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3573  %empty_2091 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_423_i_i)

]]></Node>
<StgValue><ssdm name="empty_2091"/></StgValue>
</operation>

<operation id="7987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3574  %tmp_424_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_424_i_i"/></StgValue>
</operation>

<operation id="7988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3580  %empty_2092 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_424_i_i)

]]></Node>
<StgValue><ssdm name="empty_2092"/></StgValue>
</operation>

<operation id="7989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3581  %tmp_425_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_425_i_i"/></StgValue>
</operation>

<operation id="7990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3587  %empty_2095 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_425_i_i)

]]></Node>
<StgValue><ssdm name="empty_2095"/></StgValue>
</operation>

<operation id="7991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3588  %tmp_426_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_426_i_i"/></StgValue>
</operation>

<operation id="7992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3594  %empty_2096 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_426_i_i)

]]></Node>
<StgValue><ssdm name="empty_2096"/></StgValue>
</operation>

<operation id="7993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3595  %tmp_427_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_427_i_i"/></StgValue>
</operation>

<operation id="7994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3601  %empty_2097 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_427_i_i)

]]></Node>
<StgValue><ssdm name="empty_2097"/></StgValue>
</operation>

<operation id="7995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3602  %tmp_428_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_428_i_i"/></StgValue>
</operation>

<operation id="7996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3608  %empty_2098 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_428_i_i)

]]></Node>
<StgValue><ssdm name="empty_2098"/></StgValue>
</operation>

<operation id="7997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3609  %tmp_429_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_429_i_i"/></StgValue>
</operation>

<operation id="7998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3615  %empty_2099 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_429_i_i)

]]></Node>
<StgValue><ssdm name="empty_2099"/></StgValue>
</operation>

<operation id="7999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3616  %tmp_430_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_430_i_i"/></StgValue>
</operation>

<operation id="8000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3622  %empty_2100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_430_i_i)

]]></Node>
<StgValue><ssdm name="empty_2100"/></StgValue>
</operation>

<operation id="8001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3623  %tmp_431_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_431_i_i"/></StgValue>
</operation>

<operation id="8002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3629  %empty_2101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_431_i_i)

]]></Node>
<StgValue><ssdm name="empty_2101"/></StgValue>
</operation>

<operation id="8003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3630  %tmp_432_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_432_i_i"/></StgValue>
</operation>

<operation id="8004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3636  %empty_2102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_432_i_i)

]]></Node>
<StgValue><ssdm name="empty_2102"/></StgValue>
</operation>

<operation id="8005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3637  %tmp_433_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_433_i_i"/></StgValue>
</operation>

<operation id="8006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3643  %empty_2103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_433_i_i)

]]></Node>
<StgValue><ssdm name="empty_2103"/></StgValue>
</operation>

<operation id="8007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3644  %tmp_434_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_434_i_i"/></StgValue>
</operation>

<operation id="8008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3650  %empty_2104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_434_i_i)

]]></Node>
<StgValue><ssdm name="empty_2104"/></StgValue>
</operation>

<operation id="8009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3651  %tmp_435_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_435_i_i"/></StgValue>
</operation>

<operation id="8010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3657  %empty_2105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_435_i_i)

]]></Node>
<StgValue><ssdm name="empty_2105"/></StgValue>
</operation>

<operation id="8011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3658  %tmp_436_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_436_i_i"/></StgValue>
</operation>

<operation id="8012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3664  %empty_2106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_436_i_i)

]]></Node>
<StgValue><ssdm name="empty_2106"/></StgValue>
</operation>

<operation id="8013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3665  %tmp_437_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_437_i_i"/></StgValue>
</operation>

<operation id="8014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3671  %empty_2107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_437_i_i)

]]></Node>
<StgValue><ssdm name="empty_2107"/></StgValue>
</operation>

<operation id="8015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3672  %tmp_438_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_438_i_i"/></StgValue>
</operation>

<operation id="8016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3678  %empty_2108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_438_i_i)

]]></Node>
<StgValue><ssdm name="empty_2108"/></StgValue>
</operation>

<operation id="8017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3679  %tmp_439_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_439_i_i"/></StgValue>
</operation>

<operation id="8018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3685  %empty_2109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_439_i_i)

]]></Node>
<StgValue><ssdm name="empty_2109"/></StgValue>
</operation>

<operation id="8019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3686  %tmp_440_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_440_i_i"/></StgValue>
</operation>

<operation id="8020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3692  %empty_2110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_440_i_i)

]]></Node>
<StgValue><ssdm name="empty_2110"/></StgValue>
</operation>

<operation id="8021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3693  %tmp_441_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_441_i_i"/></StgValue>
</operation>

<operation id="8022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3699  %empty_2111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_441_i_i)

]]></Node>
<StgValue><ssdm name="empty_2111"/></StgValue>
</operation>

<operation id="8023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3700  %tmp_442_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_442_i_i"/></StgValue>
</operation>

<operation id="8024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3706  %empty_2112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_442_i_i)

]]></Node>
<StgValue><ssdm name="empty_2112"/></StgValue>
</operation>

<operation id="8025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3707  %tmp_443_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_443_i_i"/></StgValue>
</operation>

<operation id="8026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3713  %empty_2113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_443_i_i)

]]></Node>
<StgValue><ssdm name="empty_2113"/></StgValue>
</operation>

<operation id="8027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3714  %tmp_444_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_444_i_i"/></StgValue>
</operation>

<operation id="8028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3719  %tmp_44_12_28_i_i = zext i1 %tmp_43_12_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_12_28_i_i"/></StgValue>
</operation>

<operation id="8029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3720  %empty_2114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_444_i_i)

]]></Node>
<StgValue><ssdm name="empty_2114"/></StgValue>
</operation>

<operation id="8030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3721  %tmp_445_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_445_i_i"/></StgValue>
</operation>

<operation id="8031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3727  %empty_2115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_445_i_i)

]]></Node>
<StgValue><ssdm name="empty_2115"/></StgValue>
</operation>

<operation id="8032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3728  %tmp_446_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_446_i_i"/></StgValue>
</operation>

<operation id="8033" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3734  %tmp805 = add i16 %tmp_44_12_28_i_i, %p_accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="tmp805"/></StgValue>
</operation>

<operation id="8034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3736  %tmp1200_cast = zext i2 %tmp806 to i16

]]></Node>
<StgValue><ssdm name="tmp1200_cast"/></StgValue>
</operation>

<operation id="8035" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3737  %tmp807 = add i16 %tmp805, %tmp1200_cast

]]></Node>
<StgValue><ssdm name="tmp807"/></StgValue>
</operation>

<operation id="8036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3743  %tmp1201_cast = zext i3 %tmp810 to i16

]]></Node>
<StgValue><ssdm name="tmp1201_cast"/></StgValue>
</operation>

<operation id="8037" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3744  %tmp811 = add i16 %tmp807, %tmp1201_cast

]]></Node>
<StgValue><ssdm name="tmp811"/></StgValue>
</operation>

<operation id="8038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3758  %tmp1204_cast = zext i4 %tmp818 to i16

]]></Node>
<StgValue><ssdm name="tmp1204_cast"/></StgValue>
</operation>

<operation id="8039" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3759  %tmp819 = add i16 %tmp811, %tmp1204_cast

]]></Node>
<StgValue><ssdm name="tmp819"/></StgValue>
</operation>

<operation id="8040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3790  %tmp1211_cast = zext i5 %tmp835 to i16

]]></Node>
<StgValue><ssdm name="tmp1211_cast"/></StgValue>
</operation>

<operation id="8041" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3791  %accu_0_12_V = add i16 %tmp819, %tmp1211_cast

]]></Node>
<StgValue><ssdm name="accu_0_12_V"/></StgValue>
</operation>

<operation id="8042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3792  %empty_2116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_446_i_i)

]]></Node>
<StgValue><ssdm name="empty_2116"/></StgValue>
</operation>

<operation id="8043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3795  %tmp_447_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_447_i_i"/></StgValue>
</operation>

<operation id="8044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3801  %empty_2117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_447_i_i)

]]></Node>
<StgValue><ssdm name="empty_2117"/></StgValue>
</operation>

<operation id="8045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3802  %tmp_448_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_448_i_i"/></StgValue>
</operation>

<operation id="8046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3808  %empty_2118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_448_i_i)

]]></Node>
<StgValue><ssdm name="empty_2118"/></StgValue>
</operation>

<operation id="8047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3809  %tmp_449_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_449_i_i"/></StgValue>
</operation>

<operation id="8048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3815  %empty_2119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_449_i_i)

]]></Node>
<StgValue><ssdm name="empty_2119"/></StgValue>
</operation>

<operation id="8049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3816  %tmp_450_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_450_i_i"/></StgValue>
</operation>

<operation id="8050" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3822  %empty_2120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_450_i_i)

]]></Node>
<StgValue><ssdm name="empty_2120"/></StgValue>
</operation>

<operation id="8051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3823  %tmp_451_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_451_i_i"/></StgValue>
</operation>

<operation id="8052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3829  %empty_2121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_451_i_i)

]]></Node>
<StgValue><ssdm name="empty_2121"/></StgValue>
</operation>

<operation id="8053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3830  %tmp_452_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_452_i_i"/></StgValue>
</operation>

<operation id="8054" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3836  %empty_2122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_452_i_i)

]]></Node>
<StgValue><ssdm name="empty_2122"/></StgValue>
</operation>

<operation id="8055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3837  %tmp_453_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_453_i_i"/></StgValue>
</operation>

<operation id="8056" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3843  %empty_2123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_453_i_i)

]]></Node>
<StgValue><ssdm name="empty_2123"/></StgValue>
</operation>

<operation id="8057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3844  %tmp_454_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_454_i_i"/></StgValue>
</operation>

<operation id="8058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3850  %empty_2124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_454_i_i)

]]></Node>
<StgValue><ssdm name="empty_2124"/></StgValue>
</operation>

<operation id="8059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3851  %tmp_455_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_455_i_i"/></StgValue>
</operation>

<operation id="8060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3857  %empty_2125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_455_i_i)

]]></Node>
<StgValue><ssdm name="empty_2125"/></StgValue>
</operation>

<operation id="8061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3858  %tmp_456_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_456_i_i"/></StgValue>
</operation>

<operation id="8062" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3864  %empty_2126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_456_i_i)

]]></Node>
<StgValue><ssdm name="empty_2126"/></StgValue>
</operation>

<operation id="8063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3865  %tmp_457_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_457_i_i"/></StgValue>
</operation>

<operation id="8064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3871  %empty_2129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_457_i_i)

]]></Node>
<StgValue><ssdm name="empty_2129"/></StgValue>
</operation>

<operation id="8065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3872  %tmp_458_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_458_i_i"/></StgValue>
</operation>

<operation id="8066" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3878  %empty_2130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_458_i_i)

]]></Node>
<StgValue><ssdm name="empty_2130"/></StgValue>
</operation>

<operation id="8067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3879  %tmp_459_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_459_i_i"/></StgValue>
</operation>

<operation id="8068" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3885  %empty_2131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_459_i_i)

]]></Node>
<StgValue><ssdm name="empty_2131"/></StgValue>
</operation>

<operation id="8069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3886  %tmp_460_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_460_i_i"/></StgValue>
</operation>

<operation id="8070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3892  %empty_2132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_460_i_i)

]]></Node>
<StgValue><ssdm name="empty_2132"/></StgValue>
</operation>

<operation id="8071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3893  %tmp_461_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_461_i_i"/></StgValue>
</operation>

<operation id="8072" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3899  %empty_2133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_461_i_i)

]]></Node>
<StgValue><ssdm name="empty_2133"/></StgValue>
</operation>

<operation id="8073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3900  %tmp_462_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_462_i_i"/></StgValue>
</operation>

<operation id="8074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3906  %empty_2134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_462_i_i)

]]></Node>
<StgValue><ssdm name="empty_2134"/></StgValue>
</operation>

<operation id="8075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3907  %tmp_463_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_463_i_i"/></StgValue>
</operation>

<operation id="8076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3913  %empty_2135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_463_i_i)

]]></Node>
<StgValue><ssdm name="empty_2135"/></StgValue>
</operation>

<operation id="8077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3914  %tmp_464_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_464_i_i"/></StgValue>
</operation>

<operation id="8078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3920  %empty_2136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_464_i_i)

]]></Node>
<StgValue><ssdm name="empty_2136"/></StgValue>
</operation>

<operation id="8079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3921  %tmp_465_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_465_i_i"/></StgValue>
</operation>

<operation id="8080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3927  %empty_2137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_465_i_i)

]]></Node>
<StgValue><ssdm name="empty_2137"/></StgValue>
</operation>

<operation id="8081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3928  %tmp_466_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_466_i_i"/></StgValue>
</operation>

<operation id="8082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3934  %empty_2138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_466_i_i)

]]></Node>
<StgValue><ssdm name="empty_2138"/></StgValue>
</operation>

<operation id="8083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3935  %tmp_467_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_467_i_i"/></StgValue>
</operation>

<operation id="8084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3941  %empty_2139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_467_i_i)

]]></Node>
<StgValue><ssdm name="empty_2139"/></StgValue>
</operation>

<operation id="8085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3942  %tmp_468_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_468_i_i"/></StgValue>
</operation>

<operation id="8086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3948  %empty_2140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_468_i_i)

]]></Node>
<StgValue><ssdm name="empty_2140"/></StgValue>
</operation>

<operation id="8087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3949  %tmp_469_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_469_i_i"/></StgValue>
</operation>

<operation id="8088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3955  %empty_2141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_469_i_i)

]]></Node>
<StgValue><ssdm name="empty_2141"/></StgValue>
</operation>

<operation id="8089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3956  %tmp_470_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_470_i_i"/></StgValue>
</operation>

<operation id="8090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3962  %empty_2142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_470_i_i)

]]></Node>
<StgValue><ssdm name="empty_2142"/></StgValue>
</operation>

<operation id="8091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3963  %tmp_471_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_471_i_i"/></StgValue>
</operation>

<operation id="8092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3969  %empty_2143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_471_i_i)

]]></Node>
<StgValue><ssdm name="empty_2143"/></StgValue>
</operation>

<operation id="8093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3970  %tmp_472_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_472_i_i"/></StgValue>
</operation>

<operation id="8094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3976  %empty_2144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_472_i_i)

]]></Node>
<StgValue><ssdm name="empty_2144"/></StgValue>
</operation>

<operation id="8095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3977  %tmp_473_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_473_i_i"/></StgValue>
</operation>

<operation id="8096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3983  %empty_2145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_473_i_i)

]]></Node>
<StgValue><ssdm name="empty_2145"/></StgValue>
</operation>

<operation id="8097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3984  %tmp_474_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_474_i_i"/></StgValue>
</operation>

<operation id="8098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3990  %empty_2146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_474_i_i)

]]></Node>
<StgValue><ssdm name="empty_2146"/></StgValue>
</operation>

<operation id="8099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3991  %tmp_475_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_475_i_i"/></StgValue>
</operation>

<operation id="8100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3997  %empty_2147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_475_i_i)

]]></Node>
<StgValue><ssdm name="empty_2147"/></StgValue>
</operation>

<operation id="8101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3998  %tmp_476_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_476_i_i"/></StgValue>
</operation>

<operation id="8102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4003  %tmp_44_13_28_i_i = zext i1 %tmp_43_13_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_13_28_i_i"/></StgValue>
</operation>

<operation id="8103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4004  %empty_2148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_476_i_i)

]]></Node>
<StgValue><ssdm name="empty_2148"/></StgValue>
</operation>

<operation id="8104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4005  %tmp_477_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_477_i_i"/></StgValue>
</operation>

<operation id="8105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4011  %empty_2149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_477_i_i)

]]></Node>
<StgValue><ssdm name="empty_2149"/></StgValue>
</operation>

<operation id="8106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4012  %tmp_478_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_478_i_i"/></StgValue>
</operation>

<operation id="8107" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4018  %tmp868 = add i16 %tmp_44_13_28_i_i, %p_accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="tmp868"/></StgValue>
</operation>

<operation id="8108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4020  %tmp1293_cast = zext i2 %tmp869 to i16

]]></Node>
<StgValue><ssdm name="tmp1293_cast"/></StgValue>
</operation>

<operation id="8109" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4021  %tmp870 = add i16 %tmp868, %tmp1293_cast

]]></Node>
<StgValue><ssdm name="tmp870"/></StgValue>
</operation>

<operation id="8110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4027  %tmp1294_cast = zext i3 %tmp873 to i16

]]></Node>
<StgValue><ssdm name="tmp1294_cast"/></StgValue>
</operation>

<operation id="8111" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4028  %tmp874 = add i16 %tmp870, %tmp1294_cast

]]></Node>
<StgValue><ssdm name="tmp874"/></StgValue>
</operation>

<operation id="8112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4042  %tmp1297_cast = zext i4 %tmp881 to i16

]]></Node>
<StgValue><ssdm name="tmp1297_cast"/></StgValue>
</operation>

<operation id="8113" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4043  %tmp882 = add i16 %tmp874, %tmp1297_cast

]]></Node>
<StgValue><ssdm name="tmp882"/></StgValue>
</operation>

<operation id="8114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4074  %tmp1304_cast = zext i5 %tmp898 to i16

]]></Node>
<StgValue><ssdm name="tmp1304_cast"/></StgValue>
</operation>

<operation id="8115" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4075  %accu_0_13_V = add i16 %tmp882, %tmp1304_cast

]]></Node>
<StgValue><ssdm name="accu_0_13_V"/></StgValue>
</operation>

<operation id="8116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4076  %empty_2150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_478_i_i)

]]></Node>
<StgValue><ssdm name="empty_2150"/></StgValue>
</operation>

<operation id="8117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4079  %tmp_479_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_479_i_i"/></StgValue>
</operation>

<operation id="8118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4085  %empty_2151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_479_i_i)

]]></Node>
<StgValue><ssdm name="empty_2151"/></StgValue>
</operation>

<operation id="8119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4086  %tmp_480_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_480_i_i"/></StgValue>
</operation>

<operation id="8120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4092  %empty_2152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_480_i_i)

]]></Node>
<StgValue><ssdm name="empty_2152"/></StgValue>
</operation>

<operation id="8121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4093  %tmp_481_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_481_i_i"/></StgValue>
</operation>

<operation id="8122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4099  %empty_2153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_481_i_i)

]]></Node>
<StgValue><ssdm name="empty_2153"/></StgValue>
</operation>

<operation id="8123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4100  %tmp_482_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_482_i_i"/></StgValue>
</operation>

<operation id="8124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4106  %empty_2154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_482_i_i)

]]></Node>
<StgValue><ssdm name="empty_2154"/></StgValue>
</operation>

<operation id="8125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4107  %tmp_483_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_483_i_i"/></StgValue>
</operation>

<operation id="8126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4113  %empty_2155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_483_i_i)

]]></Node>
<StgValue><ssdm name="empty_2155"/></StgValue>
</operation>

<operation id="8127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4114  %tmp_484_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_484_i_i"/></StgValue>
</operation>

<operation id="8128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4120  %empty_2156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_484_i_i)

]]></Node>
<StgValue><ssdm name="empty_2156"/></StgValue>
</operation>

<operation id="8129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4121  %tmp_485_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_485_i_i"/></StgValue>
</operation>

<operation id="8130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4127  %empty_2157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_485_i_i)

]]></Node>
<StgValue><ssdm name="empty_2157"/></StgValue>
</operation>

<operation id="8131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4128  %tmp_486_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_486_i_i"/></StgValue>
</operation>

<operation id="8132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4134  %empty_2158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_486_i_i)

]]></Node>
<StgValue><ssdm name="empty_2158"/></StgValue>
</operation>

<operation id="8133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4135  %tmp_487_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_487_i_i"/></StgValue>
</operation>

<operation id="8134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4141  %empty_2159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_487_i_i)

]]></Node>
<StgValue><ssdm name="empty_2159"/></StgValue>
</operation>

<operation id="8135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4142  %tmp_488_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_488_i_i"/></StgValue>
</operation>

<operation id="8136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4148  %empty_2160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_488_i_i)

]]></Node>
<StgValue><ssdm name="empty_2160"/></StgValue>
</operation>

<operation id="8137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4149  %tmp_489_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_489_i_i"/></StgValue>
</operation>

<operation id="8138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4155  %empty_2163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_489_i_i)

]]></Node>
<StgValue><ssdm name="empty_2163"/></StgValue>
</operation>

<operation id="8139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4156  %tmp_490_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_490_i_i"/></StgValue>
</operation>

<operation id="8140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4162  %empty_2164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_490_i_i)

]]></Node>
<StgValue><ssdm name="empty_2164"/></StgValue>
</operation>

<operation id="8141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4163  %tmp_491_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_491_i_i"/></StgValue>
</operation>

<operation id="8142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4169  %empty_2165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_491_i_i)

]]></Node>
<StgValue><ssdm name="empty_2165"/></StgValue>
</operation>

<operation id="8143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4170  %tmp_492_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_492_i_i"/></StgValue>
</operation>

<operation id="8144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4176  %empty_2166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_492_i_i)

]]></Node>
<StgValue><ssdm name="empty_2166"/></StgValue>
</operation>

<operation id="8145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4177  %tmp_493_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_493_i_i"/></StgValue>
</operation>

<operation id="8146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4183  %empty_2167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_493_i_i)

]]></Node>
<StgValue><ssdm name="empty_2167"/></StgValue>
</operation>

<operation id="8147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4184  %tmp_494_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_494_i_i"/></StgValue>
</operation>

<operation id="8148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4190  %empty_2168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_494_i_i)

]]></Node>
<StgValue><ssdm name="empty_2168"/></StgValue>
</operation>

<operation id="8149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4191  %tmp_495_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_495_i_i"/></StgValue>
</operation>

<operation id="8150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4197  %empty_2169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_495_i_i)

]]></Node>
<StgValue><ssdm name="empty_2169"/></StgValue>
</operation>

<operation id="8151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4198  %tmp_496_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_496_i_i"/></StgValue>
</operation>

<operation id="8152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4204  %empty_2170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_496_i_i)

]]></Node>
<StgValue><ssdm name="empty_2170"/></StgValue>
</operation>

<operation id="8153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4205  %tmp_497_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_497_i_i"/></StgValue>
</operation>

<operation id="8154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4211  %empty_2171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_497_i_i)

]]></Node>
<StgValue><ssdm name="empty_2171"/></StgValue>
</operation>

<operation id="8155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4212  %tmp_498_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_498_i_i"/></StgValue>
</operation>

<operation id="8156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4218  %empty_2172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_498_i_i)

]]></Node>
<StgValue><ssdm name="empty_2172"/></StgValue>
</operation>

<operation id="8157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4219  %tmp_499_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_499_i_i"/></StgValue>
</operation>

<operation id="8158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4225  %empty_2173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_499_i_i)

]]></Node>
<StgValue><ssdm name="empty_2173"/></StgValue>
</operation>

<operation id="8159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4226  %tmp_500_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_500_i_i"/></StgValue>
</operation>

<operation id="8160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4232  %empty_2174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_500_i_i)

]]></Node>
<StgValue><ssdm name="empty_2174"/></StgValue>
</operation>

<operation id="8161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4233  %tmp_501_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_501_i_i"/></StgValue>
</operation>

<operation id="8162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4239  %empty_2175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_501_i_i)

]]></Node>
<StgValue><ssdm name="empty_2175"/></StgValue>
</operation>

<operation id="8163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4240  %tmp_502_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_502_i_i"/></StgValue>
</operation>

<operation id="8164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4246  %empty_2176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_502_i_i)

]]></Node>
<StgValue><ssdm name="empty_2176"/></StgValue>
</operation>

<operation id="8165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4247  %tmp_503_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_503_i_i"/></StgValue>
</operation>

<operation id="8166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4253  %empty_2177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_503_i_i)

]]></Node>
<StgValue><ssdm name="empty_2177"/></StgValue>
</operation>

<operation id="8167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4254  %tmp_504_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_504_i_i"/></StgValue>
</operation>

<operation id="8168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4260  %empty_2178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_504_i_i)

]]></Node>
<StgValue><ssdm name="empty_2178"/></StgValue>
</operation>

<operation id="8169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4261  %tmp_505_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_505_i_i"/></StgValue>
</operation>

<operation id="8170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4267  %empty_2179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_505_i_i)

]]></Node>
<StgValue><ssdm name="empty_2179"/></StgValue>
</operation>

<operation id="8171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4268  %tmp_506_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_506_i_i"/></StgValue>
</operation>

<operation id="8172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4274  %empty_2180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_506_i_i)

]]></Node>
<StgValue><ssdm name="empty_2180"/></StgValue>
</operation>

<operation id="8173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4275  %tmp_507_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_507_i_i"/></StgValue>
</operation>

<operation id="8174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4281  %empty_2181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_507_i_i)

]]></Node>
<StgValue><ssdm name="empty_2181"/></StgValue>
</operation>

<operation id="8175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4282  %tmp_508_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_508_i_i"/></StgValue>
</operation>

<operation id="8176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4287  %tmp_44_14_28_i_i = zext i1 %tmp_43_14_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_14_28_i_i"/></StgValue>
</operation>

<operation id="8177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4288  %empty_2182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_508_i_i)

]]></Node>
<StgValue><ssdm name="empty_2182"/></StgValue>
</operation>

<operation id="8178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4289  %tmp_509_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_509_i_i"/></StgValue>
</operation>

<operation id="8179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4295  %empty_2183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_509_i_i)

]]></Node>
<StgValue><ssdm name="empty_2183"/></StgValue>
</operation>

<operation id="8180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4296  %tmp_510_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_510_i_i"/></StgValue>
</operation>

<operation id="8181" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4302  %tmp931 = add i16 %tmp_44_14_28_i_i, %p_accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="tmp931"/></StgValue>
</operation>

<operation id="8182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4304  %tmp1386_cast = zext i2 %tmp932 to i16

]]></Node>
<StgValue><ssdm name="tmp1386_cast"/></StgValue>
</operation>

<operation id="8183" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4305  %tmp933 = add i16 %tmp931, %tmp1386_cast

]]></Node>
<StgValue><ssdm name="tmp933"/></StgValue>
</operation>

<operation id="8184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4311  %tmp1387_cast = zext i3 %tmp936 to i16

]]></Node>
<StgValue><ssdm name="tmp1387_cast"/></StgValue>
</operation>

<operation id="8185" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4312  %tmp937 = add i16 %tmp933, %tmp1387_cast

]]></Node>
<StgValue><ssdm name="tmp937"/></StgValue>
</operation>

<operation id="8186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4326  %tmp1390_cast = zext i4 %tmp944 to i16

]]></Node>
<StgValue><ssdm name="tmp1390_cast"/></StgValue>
</operation>

<operation id="8187" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4327  %tmp945 = add i16 %tmp937, %tmp1390_cast

]]></Node>
<StgValue><ssdm name="tmp945"/></StgValue>
</operation>

<operation id="8188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4358  %tmp1397_cast = zext i5 %tmp961 to i16

]]></Node>
<StgValue><ssdm name="tmp1397_cast"/></StgValue>
</operation>

<operation id="8189" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4359  %accu_0_14_V = add i16 %tmp945, %tmp1397_cast

]]></Node>
<StgValue><ssdm name="accu_0_14_V"/></StgValue>
</operation>

<operation id="8190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4360  %empty_2184 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_510_i_i)

]]></Node>
<StgValue><ssdm name="empty_2184"/></StgValue>
</operation>

<operation id="8191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4363  %tmp_511_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_511_i_i"/></StgValue>
</operation>

<operation id="8192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4369  %empty_2185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_511_i_i)

]]></Node>
<StgValue><ssdm name="empty_2185"/></StgValue>
</operation>

<operation id="8193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4370  %tmp_512_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_512_i_i"/></StgValue>
</operation>

<operation id="8194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4376  %empty_2186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_512_i_i)

]]></Node>
<StgValue><ssdm name="empty_2186"/></StgValue>
</operation>

<operation id="8195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4377  %tmp_513_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_513_i_i"/></StgValue>
</operation>

<operation id="8196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4383  %empty_2187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_513_i_i)

]]></Node>
<StgValue><ssdm name="empty_2187"/></StgValue>
</operation>

<operation id="8197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4384  %tmp_514_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_514_i_i"/></StgValue>
</operation>

<operation id="8198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4390  %empty_2188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_514_i_i)

]]></Node>
<StgValue><ssdm name="empty_2188"/></StgValue>
</operation>

<operation id="8199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4391  %tmp_515_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_515_i_i"/></StgValue>
</operation>

<operation id="8200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4397  %empty_2189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_515_i_i)

]]></Node>
<StgValue><ssdm name="empty_2189"/></StgValue>
</operation>

<operation id="8201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4398  %tmp_516_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_516_i_i"/></StgValue>
</operation>

<operation id="8202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4404  %empty_2190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_516_i_i)

]]></Node>
<StgValue><ssdm name="empty_2190"/></StgValue>
</operation>

<operation id="8203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4405  %tmp_517_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_517_i_i"/></StgValue>
</operation>

<operation id="8204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4411  %empty_2191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_517_i_i)

]]></Node>
<StgValue><ssdm name="empty_2191"/></StgValue>
</operation>

<operation id="8205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4412  %tmp_518_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_518_i_i"/></StgValue>
</operation>

<operation id="8206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4418  %empty_2192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_518_i_i)

]]></Node>
<StgValue><ssdm name="empty_2192"/></StgValue>
</operation>

<operation id="8207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4419  %tmp_519_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_519_i_i"/></StgValue>
</operation>

<operation id="8208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4425  %empty_2193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_519_i_i)

]]></Node>
<StgValue><ssdm name="empty_2193"/></StgValue>
</operation>

<operation id="8209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4426  %tmp_520_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_520_i_i"/></StgValue>
</operation>

<operation id="8210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4432  %empty_2194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_520_i_i)

]]></Node>
<StgValue><ssdm name="empty_2194"/></StgValue>
</operation>

<operation id="8211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4433  %tmp_521_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_521_i_i"/></StgValue>
</operation>

<operation id="8212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4439  %empty_2197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_521_i_i)

]]></Node>
<StgValue><ssdm name="empty_2197"/></StgValue>
</operation>

<operation id="8213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4440  %tmp_522_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_522_i_i"/></StgValue>
</operation>

<operation id="8214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4446  %empty_2198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_522_i_i)

]]></Node>
<StgValue><ssdm name="empty_2198"/></StgValue>
</operation>

<operation id="8215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4447  %tmp_523_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_523_i_i"/></StgValue>
</operation>

<operation id="8216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4453  %empty_2199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_523_i_i)

]]></Node>
<StgValue><ssdm name="empty_2199"/></StgValue>
</operation>

<operation id="8217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4454  %tmp_524_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_524_i_i"/></StgValue>
</operation>

<operation id="8218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4460  %empty_2200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_524_i_i)

]]></Node>
<StgValue><ssdm name="empty_2200"/></StgValue>
</operation>

<operation id="8219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4461  %tmp_525_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_525_i_i"/></StgValue>
</operation>

<operation id="8220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4467  %empty_2201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_525_i_i)

]]></Node>
<StgValue><ssdm name="empty_2201"/></StgValue>
</operation>

<operation id="8221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4468  %tmp_526_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_526_i_i"/></StgValue>
</operation>

<operation id="8222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4474  %empty_2202 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_526_i_i)

]]></Node>
<StgValue><ssdm name="empty_2202"/></StgValue>
</operation>

<operation id="8223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4475  %tmp_527_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_527_i_i"/></StgValue>
</operation>

<operation id="8224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4481  %empty_2203 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_527_i_i)

]]></Node>
<StgValue><ssdm name="empty_2203"/></StgValue>
</operation>

<operation id="8225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4482  %tmp_528_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_528_i_i"/></StgValue>
</operation>

<operation id="8226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4488  %empty_2204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_528_i_i)

]]></Node>
<StgValue><ssdm name="empty_2204"/></StgValue>
</operation>

<operation id="8227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4489  %tmp_529_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_529_i_i"/></StgValue>
</operation>

<operation id="8228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4495  %empty_2205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_529_i_i)

]]></Node>
<StgValue><ssdm name="empty_2205"/></StgValue>
</operation>

<operation id="8229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4496  %tmp_530_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_530_i_i"/></StgValue>
</operation>

<operation id="8230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4502  %empty_2206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_530_i_i)

]]></Node>
<StgValue><ssdm name="empty_2206"/></StgValue>
</operation>

<operation id="8231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4503  %tmp_531_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_531_i_i"/></StgValue>
</operation>

<operation id="8232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4509  %empty_2207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_531_i_i)

]]></Node>
<StgValue><ssdm name="empty_2207"/></StgValue>
</operation>

<operation id="8233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4510  %tmp_532_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_532_i_i"/></StgValue>
</operation>

<operation id="8234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4516  %empty_2208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_532_i_i)

]]></Node>
<StgValue><ssdm name="empty_2208"/></StgValue>
</operation>

<operation id="8235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4517  %tmp_533_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_533_i_i"/></StgValue>
</operation>

<operation id="8236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4523  %empty_2209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_533_i_i)

]]></Node>
<StgValue><ssdm name="empty_2209"/></StgValue>
</operation>

<operation id="8237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4524  %tmp_534_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_534_i_i"/></StgValue>
</operation>

<operation id="8238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4530  %empty_2210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_534_i_i)

]]></Node>
<StgValue><ssdm name="empty_2210"/></StgValue>
</operation>

<operation id="8239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4531  %tmp_535_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_535_i_i"/></StgValue>
</operation>

<operation id="8240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4537  %empty_2211 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_535_i_i)

]]></Node>
<StgValue><ssdm name="empty_2211"/></StgValue>
</operation>

<operation id="8241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4538  %tmp_536_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_536_i_i"/></StgValue>
</operation>

<operation id="8242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4544  %empty_2212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_536_i_i)

]]></Node>
<StgValue><ssdm name="empty_2212"/></StgValue>
</operation>

<operation id="8243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4545  %tmp_537_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_537_i_i"/></StgValue>
</operation>

<operation id="8244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4551  %empty_2213 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_537_i_i)

]]></Node>
<StgValue><ssdm name="empty_2213"/></StgValue>
</operation>

<operation id="8245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4552  %tmp_538_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_538_i_i"/></StgValue>
</operation>

<operation id="8246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4558  %empty_2214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_538_i_i)

]]></Node>
<StgValue><ssdm name="empty_2214"/></StgValue>
</operation>

<operation id="8247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4559  %tmp_539_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_539_i_i"/></StgValue>
</operation>

<operation id="8248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4565  %empty_2215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_539_i_i)

]]></Node>
<StgValue><ssdm name="empty_2215"/></StgValue>
</operation>

<operation id="8249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4566  %tmp_540_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_540_i_i"/></StgValue>
</operation>

<operation id="8250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4571  %tmp_44_15_28_i_i = zext i1 %tmp_43_15_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_15_28_i_i"/></StgValue>
</operation>

<operation id="8251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4572  %empty_2216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_540_i_i)

]]></Node>
<StgValue><ssdm name="empty_2216"/></StgValue>
</operation>

<operation id="8252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4573  %tmp_541_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_541_i_i"/></StgValue>
</operation>

<operation id="8253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4579  %empty_2217 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_541_i_i)

]]></Node>
<StgValue><ssdm name="empty_2217"/></StgValue>
</operation>

<operation id="8254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4580  %tmp_542_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_542_i_i"/></StgValue>
</operation>

<operation id="8255" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4586  %tmp994 = add i16 %tmp_44_15_28_i_i, %p_accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="tmp994"/></StgValue>
</operation>

<operation id="8256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4588  %tmp1479_cast = zext i2 %tmp995 to i16

]]></Node>
<StgValue><ssdm name="tmp1479_cast"/></StgValue>
</operation>

<operation id="8257" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4589  %tmp996 = add i16 %tmp994, %tmp1479_cast

]]></Node>
<StgValue><ssdm name="tmp996"/></StgValue>
</operation>

<operation id="8258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4595  %tmp1480_cast = zext i3 %tmp999 to i16

]]></Node>
<StgValue><ssdm name="tmp1480_cast"/></StgValue>
</operation>

<operation id="8259" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4596  %tmp1000 = add i16 %tmp996, %tmp1480_cast

]]></Node>
<StgValue><ssdm name="tmp1000"/></StgValue>
</operation>

<operation id="8260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4610  %tmp1483_cast = zext i4 %tmp1007 to i16

]]></Node>
<StgValue><ssdm name="tmp1483_cast"/></StgValue>
</operation>

<operation id="8261" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4611  %tmp1008 = add i16 %tmp1000, %tmp1483_cast

]]></Node>
<StgValue><ssdm name="tmp1008"/></StgValue>
</operation>

<operation id="8262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4642  %tmp1490_cast = zext i5 %tmp1024 to i16

]]></Node>
<StgValue><ssdm name="tmp1490_cast"/></StgValue>
</operation>

<operation id="8263" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4643  %accu_0_15_V = add i16 %tmp1008, %tmp1490_cast

]]></Node>
<StgValue><ssdm name="accu_0_15_V"/></StgValue>
</operation>

<operation id="8264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4644  %empty_2218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_542_i_i)

]]></Node>
<StgValue><ssdm name="empty_2218"/></StgValue>
</operation>

<operation id="8265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4647  %tmp_543_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_543_i_i"/></StgValue>
</operation>

<operation id="8266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4653  %empty_2219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_543_i_i)

]]></Node>
<StgValue><ssdm name="empty_2219"/></StgValue>
</operation>

<operation id="8267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4654  %tmp_544_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_544_i_i"/></StgValue>
</operation>

<operation id="8268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4660  %empty_2220 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_544_i_i)

]]></Node>
<StgValue><ssdm name="empty_2220"/></StgValue>
</operation>

<operation id="8269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4661  %tmp_545_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_545_i_i"/></StgValue>
</operation>

<operation id="8270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4667  %empty_2221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_545_i_i)

]]></Node>
<StgValue><ssdm name="empty_2221"/></StgValue>
</operation>

<operation id="8271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4668  %tmp_546_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_546_i_i"/></StgValue>
</operation>

<operation id="8272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4674  %empty_2222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_546_i_i)

]]></Node>
<StgValue><ssdm name="empty_2222"/></StgValue>
</operation>

<operation id="8273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4675  %tmp_547_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_547_i_i"/></StgValue>
</operation>

<operation id="8274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4681  %empty_2223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_547_i_i)

]]></Node>
<StgValue><ssdm name="empty_2223"/></StgValue>
</operation>

<operation id="8275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4682  %tmp_548_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_548_i_i"/></StgValue>
</operation>

<operation id="8276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4688  %empty_2224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_548_i_i)

]]></Node>
<StgValue><ssdm name="empty_2224"/></StgValue>
</operation>

<operation id="8277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4689  %tmp_549_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_549_i_i"/></StgValue>
</operation>

<operation id="8278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4695  %empty_2225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_549_i_i)

]]></Node>
<StgValue><ssdm name="empty_2225"/></StgValue>
</operation>

<operation id="8279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4696  %tmp_550_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_550_i_i"/></StgValue>
</operation>

<operation id="8280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4702  %empty_2226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_550_i_i)

]]></Node>
<StgValue><ssdm name="empty_2226"/></StgValue>
</operation>

<operation id="8281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4703  %tmp_551_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_551_i_i"/></StgValue>
</operation>

<operation id="8282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4709  %empty_2227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_551_i_i)

]]></Node>
<StgValue><ssdm name="empty_2227"/></StgValue>
</operation>

<operation id="8283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4710  %tmp_552_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_552_i_i"/></StgValue>
</operation>

<operation id="8284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4716  %empty_2228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_552_i_i)

]]></Node>
<StgValue><ssdm name="empty_2228"/></StgValue>
</operation>

<operation id="8285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4717  %tmp_553_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_553_i_i"/></StgValue>
</operation>

<operation id="8286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4723  %empty_2231 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_553_i_i)

]]></Node>
<StgValue><ssdm name="empty_2231"/></StgValue>
</operation>

<operation id="8287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4724  %tmp_554_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_554_i_i"/></StgValue>
</operation>

<operation id="8288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4730  %empty_2232 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_554_i_i)

]]></Node>
<StgValue><ssdm name="empty_2232"/></StgValue>
</operation>

<operation id="8289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4731  %tmp_555_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_555_i_i"/></StgValue>
</operation>

<operation id="8290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4737  %empty_2233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_555_i_i)

]]></Node>
<StgValue><ssdm name="empty_2233"/></StgValue>
</operation>

<operation id="8291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4738  %tmp_556_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_556_i_i"/></StgValue>
</operation>

<operation id="8292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4744  %empty_2234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_556_i_i)

]]></Node>
<StgValue><ssdm name="empty_2234"/></StgValue>
</operation>

<operation id="8293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4745  %tmp_557_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_557_i_i"/></StgValue>
</operation>

<operation id="8294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4751  %empty_2235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_557_i_i)

]]></Node>
<StgValue><ssdm name="empty_2235"/></StgValue>
</operation>

<operation id="8295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4752  %tmp_558_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_558_i_i"/></StgValue>
</operation>

<operation id="8296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4758  %empty_2236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_558_i_i)

]]></Node>
<StgValue><ssdm name="empty_2236"/></StgValue>
</operation>

<operation id="8297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4759  %tmp_559_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_559_i_i"/></StgValue>
</operation>

<operation id="8298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4765  %empty_2237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_559_i_i)

]]></Node>
<StgValue><ssdm name="empty_2237"/></StgValue>
</operation>

<operation id="8299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4766  %tmp_560_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_560_i_i"/></StgValue>
</operation>

<operation id="8300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4772  %empty_2238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_560_i_i)

]]></Node>
<StgValue><ssdm name="empty_2238"/></StgValue>
</operation>

<operation id="8301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4773  %tmp_561_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_561_i_i"/></StgValue>
</operation>

<operation id="8302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4779  %empty_2239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_561_i_i)

]]></Node>
<StgValue><ssdm name="empty_2239"/></StgValue>
</operation>

<operation id="8303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4780  %tmp_562_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_562_i_i"/></StgValue>
</operation>

<operation id="8304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4786  %empty_2240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_562_i_i)

]]></Node>
<StgValue><ssdm name="empty_2240"/></StgValue>
</operation>

<operation id="8305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4787  %tmp_563_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_563_i_i"/></StgValue>
</operation>

<operation id="8306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4793  %empty_2241 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_563_i_i)

]]></Node>
<StgValue><ssdm name="empty_2241"/></StgValue>
</operation>

<operation id="8307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4794  %tmp_564_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_564_i_i"/></StgValue>
</operation>

<operation id="8308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4800  %empty_2242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_564_i_i)

]]></Node>
<StgValue><ssdm name="empty_2242"/></StgValue>
</operation>

<operation id="8309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4801  %tmp_565_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_565_i_i"/></StgValue>
</operation>

<operation id="8310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4807  %empty_2243 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_565_i_i)

]]></Node>
<StgValue><ssdm name="empty_2243"/></StgValue>
</operation>

<operation id="8311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4808  %tmp_566_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_566_i_i"/></StgValue>
</operation>

<operation id="8312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4814  %empty_2244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_566_i_i)

]]></Node>
<StgValue><ssdm name="empty_2244"/></StgValue>
</operation>

<operation id="8313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4815  %tmp_567_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_567_i_i"/></StgValue>
</operation>

<operation id="8314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4821  %empty_2245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_567_i_i)

]]></Node>
<StgValue><ssdm name="empty_2245"/></StgValue>
</operation>

<operation id="8315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4822  %tmp_568_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_568_i_i"/></StgValue>
</operation>

<operation id="8316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4828  %empty_2246 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_568_i_i)

]]></Node>
<StgValue><ssdm name="empty_2246"/></StgValue>
</operation>

<operation id="8317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4829  %tmp_569_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_569_i_i"/></StgValue>
</operation>

<operation id="8318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4835  %empty_2247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_569_i_i)

]]></Node>
<StgValue><ssdm name="empty_2247"/></StgValue>
</operation>

<operation id="8319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4836  %tmp_570_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_570_i_i"/></StgValue>
</operation>

<operation id="8320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4842  %empty_2248 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_570_i_i)

]]></Node>
<StgValue><ssdm name="empty_2248"/></StgValue>
</operation>

<operation id="8321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4843  %tmp_571_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_571_i_i"/></StgValue>
</operation>

<operation id="8322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4849  %empty_2249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_571_i_i)

]]></Node>
<StgValue><ssdm name="empty_2249"/></StgValue>
</operation>

<operation id="8323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4850  %tmp_572_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_572_i_i"/></StgValue>
</operation>

<operation id="8324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4855  %tmp_44_16_28_i_i = zext i1 %tmp_43_16_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_16_28_i_i"/></StgValue>
</operation>

<operation id="8325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4856  %empty_2250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_572_i_i)

]]></Node>
<StgValue><ssdm name="empty_2250"/></StgValue>
</operation>

<operation id="8326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4857  %tmp_573_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_573_i_i"/></StgValue>
</operation>

<operation id="8327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4863  %empty_2251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_573_i_i)

]]></Node>
<StgValue><ssdm name="empty_2251"/></StgValue>
</operation>

<operation id="8328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4864  %tmp_574_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_574_i_i"/></StgValue>
</operation>

<operation id="8329" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4870  %tmp1057 = add i16 %tmp_44_16_28_i_i, %p_accu_V_0_16_i_i

]]></Node>
<StgValue><ssdm name="tmp1057"/></StgValue>
</operation>

<operation id="8330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4872  %tmp1572_cast = zext i2 %tmp1058 to i16

]]></Node>
<StgValue><ssdm name="tmp1572_cast"/></StgValue>
</operation>

<operation id="8331" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4873  %tmp1059 = add i16 %tmp1057, %tmp1572_cast

]]></Node>
<StgValue><ssdm name="tmp1059"/></StgValue>
</operation>

<operation id="8332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4879  %tmp1573_cast = zext i3 %tmp1062 to i16

]]></Node>
<StgValue><ssdm name="tmp1573_cast"/></StgValue>
</operation>

<operation id="8333" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4880  %tmp1063 = add i16 %tmp1059, %tmp1573_cast

]]></Node>
<StgValue><ssdm name="tmp1063"/></StgValue>
</operation>

<operation id="8334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4894  %tmp1576_cast = zext i4 %tmp1070 to i16

]]></Node>
<StgValue><ssdm name="tmp1576_cast"/></StgValue>
</operation>

<operation id="8335" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4895  %tmp1071 = add i16 %tmp1063, %tmp1576_cast

]]></Node>
<StgValue><ssdm name="tmp1071"/></StgValue>
</operation>

<operation id="8336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4926  %tmp1583_cast = zext i5 %tmp1087 to i16

]]></Node>
<StgValue><ssdm name="tmp1583_cast"/></StgValue>
</operation>

<operation id="8337" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4927  %accu_0_16_V = add i16 %tmp1071, %tmp1583_cast

]]></Node>
<StgValue><ssdm name="accu_0_16_V"/></StgValue>
</operation>

<operation id="8338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4928  %empty_2252 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_574_i_i)

]]></Node>
<StgValue><ssdm name="empty_2252"/></StgValue>
</operation>

<operation id="8339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4931  %tmp_575_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_575_i_i"/></StgValue>
</operation>

<operation id="8340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4937  %empty_2253 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_575_i_i)

]]></Node>
<StgValue><ssdm name="empty_2253"/></StgValue>
</operation>

<operation id="8341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4938  %tmp_576_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_576_i_i"/></StgValue>
</operation>

<operation id="8342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4944  %empty_2254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_576_i_i)

]]></Node>
<StgValue><ssdm name="empty_2254"/></StgValue>
</operation>

<operation id="8343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4945  %tmp_577_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_577_i_i"/></StgValue>
</operation>

<operation id="8344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4951  %empty_2255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_577_i_i)

]]></Node>
<StgValue><ssdm name="empty_2255"/></StgValue>
</operation>

<operation id="8345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4952  %tmp_578_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_578_i_i"/></StgValue>
</operation>

<operation id="8346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4958  %empty_2256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_578_i_i)

]]></Node>
<StgValue><ssdm name="empty_2256"/></StgValue>
</operation>

<operation id="8347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4959  %tmp_579_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_579_i_i"/></StgValue>
</operation>

<operation id="8348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4965  %empty_2257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_579_i_i)

]]></Node>
<StgValue><ssdm name="empty_2257"/></StgValue>
</operation>

<operation id="8349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4966  %tmp_580_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_580_i_i"/></StgValue>
</operation>

<operation id="8350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4972  %empty_2258 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_580_i_i)

]]></Node>
<StgValue><ssdm name="empty_2258"/></StgValue>
</operation>

<operation id="8351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4973  %tmp_581_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_581_i_i"/></StgValue>
</operation>

<operation id="8352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4979  %empty_2259 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_581_i_i)

]]></Node>
<StgValue><ssdm name="empty_2259"/></StgValue>
</operation>

<operation id="8353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4980  %tmp_582_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_582_i_i"/></StgValue>
</operation>

<operation id="8354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4986  %empty_2260 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_582_i_i)

]]></Node>
<StgValue><ssdm name="empty_2260"/></StgValue>
</operation>

<operation id="8355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4987  %tmp_583_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_583_i_i"/></StgValue>
</operation>

<operation id="8356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4993  %empty_2261 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_583_i_i)

]]></Node>
<StgValue><ssdm name="empty_2261"/></StgValue>
</operation>

<operation id="8357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4994  %tmp_584_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_584_i_i"/></StgValue>
</operation>

<operation id="8358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5000  %empty_2262 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_584_i_i)

]]></Node>
<StgValue><ssdm name="empty_2262"/></StgValue>
</operation>

<operation id="8359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5001  %tmp_585_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_585_i_i"/></StgValue>
</operation>

<operation id="8360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5007  %empty_2265 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_585_i_i)

]]></Node>
<StgValue><ssdm name="empty_2265"/></StgValue>
</operation>

<operation id="8361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5008  %tmp_586_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_586_i_i"/></StgValue>
</operation>

<operation id="8362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5014  %empty_2266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_586_i_i)

]]></Node>
<StgValue><ssdm name="empty_2266"/></StgValue>
</operation>

<operation id="8363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5015  %tmp_587_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_587_i_i"/></StgValue>
</operation>

<operation id="8364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5021  %empty_2267 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_587_i_i)

]]></Node>
<StgValue><ssdm name="empty_2267"/></StgValue>
</operation>

<operation id="8365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5022  %tmp_588_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_588_i_i"/></StgValue>
</operation>

<operation id="8366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5028  %empty_2268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_588_i_i)

]]></Node>
<StgValue><ssdm name="empty_2268"/></StgValue>
</operation>

<operation id="8367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5029  %tmp_589_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_589_i_i"/></StgValue>
</operation>

<operation id="8368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5035  %empty_2269 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_589_i_i)

]]></Node>
<StgValue><ssdm name="empty_2269"/></StgValue>
</operation>

<operation id="8369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5036  %tmp_590_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_590_i_i"/></StgValue>
</operation>

<operation id="8370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5042  %empty_2270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_590_i_i)

]]></Node>
<StgValue><ssdm name="empty_2270"/></StgValue>
</operation>

<operation id="8371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5043  %tmp_591_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_591_i_i"/></StgValue>
</operation>

<operation id="8372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5049  %empty_2271 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_591_i_i)

]]></Node>
<StgValue><ssdm name="empty_2271"/></StgValue>
</operation>

<operation id="8373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5050  %tmp_592_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_592_i_i"/></StgValue>
</operation>

<operation id="8374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5056  %empty_2272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_592_i_i)

]]></Node>
<StgValue><ssdm name="empty_2272"/></StgValue>
</operation>

<operation id="8375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5057  %tmp_593_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_593_i_i"/></StgValue>
</operation>

<operation id="8376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5063  %empty_2273 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_593_i_i)

]]></Node>
<StgValue><ssdm name="empty_2273"/></StgValue>
</operation>

<operation id="8377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5064  %tmp_594_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_594_i_i"/></StgValue>
</operation>

<operation id="8378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5070  %empty_2274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_594_i_i)

]]></Node>
<StgValue><ssdm name="empty_2274"/></StgValue>
</operation>

<operation id="8379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5071  %tmp_595_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_595_i_i"/></StgValue>
</operation>

<operation id="8380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5077  %empty_2275 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_595_i_i)

]]></Node>
<StgValue><ssdm name="empty_2275"/></StgValue>
</operation>

<operation id="8381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5078  %tmp_596_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_596_i_i"/></StgValue>
</operation>

<operation id="8382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5084  %empty_2276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_596_i_i)

]]></Node>
<StgValue><ssdm name="empty_2276"/></StgValue>
</operation>

<operation id="8383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5085  %tmp_597_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_597_i_i"/></StgValue>
</operation>

<operation id="8384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5091  %empty_2277 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_597_i_i)

]]></Node>
<StgValue><ssdm name="empty_2277"/></StgValue>
</operation>

<operation id="8385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5092  %tmp_598_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_598_i_i"/></StgValue>
</operation>

<operation id="8386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5098  %empty_2278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_598_i_i)

]]></Node>
<StgValue><ssdm name="empty_2278"/></StgValue>
</operation>

<operation id="8387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5099  %tmp_599_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_599_i_i"/></StgValue>
</operation>

<operation id="8388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5105  %empty_2279 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_599_i_i)

]]></Node>
<StgValue><ssdm name="empty_2279"/></StgValue>
</operation>

<operation id="8389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5106  %tmp_600_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_600_i_i"/></StgValue>
</operation>

<operation id="8390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5112  %empty_2280 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_600_i_i)

]]></Node>
<StgValue><ssdm name="empty_2280"/></StgValue>
</operation>

<operation id="8391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5113  %tmp_601_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_601_i_i"/></StgValue>
</operation>

<operation id="8392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5119  %empty_2281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_601_i_i)

]]></Node>
<StgValue><ssdm name="empty_2281"/></StgValue>
</operation>

<operation id="8393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5120  %tmp_602_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_602_i_i"/></StgValue>
</operation>

<operation id="8394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5126  %empty_2282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_602_i_i)

]]></Node>
<StgValue><ssdm name="empty_2282"/></StgValue>
</operation>

<operation id="8395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5127  %tmp_603_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_603_i_i"/></StgValue>
</operation>

<operation id="8396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5133  %empty_2283 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_603_i_i)

]]></Node>
<StgValue><ssdm name="empty_2283"/></StgValue>
</operation>

<operation id="8397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5134  %tmp_604_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_604_i_i"/></StgValue>
</operation>

<operation id="8398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5139  %tmp_44_17_28_i_i = zext i1 %tmp_43_17_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_17_28_i_i"/></StgValue>
</operation>

<operation id="8399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5140  %empty_2284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_604_i_i)

]]></Node>
<StgValue><ssdm name="empty_2284"/></StgValue>
</operation>

<operation id="8400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5141  %tmp_605_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_605_i_i"/></StgValue>
</operation>

<operation id="8401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5147  %empty_2285 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_605_i_i)

]]></Node>
<StgValue><ssdm name="empty_2285"/></StgValue>
</operation>

<operation id="8402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5148  %tmp_606_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_606_i_i"/></StgValue>
</operation>

<operation id="8403" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5154  %tmp1120 = add i16 %tmp_44_17_28_i_i, %p_accu_V_0_17_i_i

]]></Node>
<StgValue><ssdm name="tmp1120"/></StgValue>
</operation>

<operation id="8404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5156  %tmp1665_cast = zext i2 %tmp1121 to i16

]]></Node>
<StgValue><ssdm name="tmp1665_cast"/></StgValue>
</operation>

<operation id="8405" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5157  %tmp1122 = add i16 %tmp1120, %tmp1665_cast

]]></Node>
<StgValue><ssdm name="tmp1122"/></StgValue>
</operation>

<operation id="8406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5163  %tmp1666_cast = zext i3 %tmp1125 to i16

]]></Node>
<StgValue><ssdm name="tmp1666_cast"/></StgValue>
</operation>

<operation id="8407" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5164  %tmp1126 = add i16 %tmp1122, %tmp1666_cast

]]></Node>
<StgValue><ssdm name="tmp1126"/></StgValue>
</operation>

<operation id="8408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5178  %tmp1669_cast = zext i4 %tmp1133 to i16

]]></Node>
<StgValue><ssdm name="tmp1669_cast"/></StgValue>
</operation>

<operation id="8409" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5179  %tmp1134 = add i16 %tmp1126, %tmp1669_cast

]]></Node>
<StgValue><ssdm name="tmp1134"/></StgValue>
</operation>

<operation id="8410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:5210  %tmp1676_cast = zext i5 %tmp1150 to i16

]]></Node>
<StgValue><ssdm name="tmp1676_cast"/></StgValue>
</operation>

<operation id="8411" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5211  %accu_0_17_V = add i16 %tmp1134, %tmp1676_cast

]]></Node>
<StgValue><ssdm name="accu_0_17_V"/></StgValue>
</operation>

<operation id="8412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5212  %empty_2286 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_606_i_i)

]]></Node>
<StgValue><ssdm name="empty_2286"/></StgValue>
</operation>

<operation id="8413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5215  %tmp_607_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_607_i_i"/></StgValue>
</operation>

<operation id="8414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5221  %empty_2287 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_607_i_i)

]]></Node>
<StgValue><ssdm name="empty_2287"/></StgValue>
</operation>

<operation id="8415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5222  %tmp_608_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_608_i_i"/></StgValue>
</operation>

<operation id="8416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5228  %empty_2288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_608_i_i)

]]></Node>
<StgValue><ssdm name="empty_2288"/></StgValue>
</operation>

<operation id="8417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5229  %tmp_609_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_609_i_i"/></StgValue>
</operation>

<operation id="8418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5235  %empty_2289 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_609_i_i)

]]></Node>
<StgValue><ssdm name="empty_2289"/></StgValue>
</operation>

<operation id="8419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5236  %tmp_610_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_610_i_i"/></StgValue>
</operation>

<operation id="8420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5242  %empty_2290 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_610_i_i)

]]></Node>
<StgValue><ssdm name="empty_2290"/></StgValue>
</operation>

<operation id="8421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5243  %tmp_611_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_611_i_i"/></StgValue>
</operation>

<operation id="8422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5249  %empty_2291 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_611_i_i)

]]></Node>
<StgValue><ssdm name="empty_2291"/></StgValue>
</operation>

<operation id="8423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5250  %tmp_612_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_612_i_i"/></StgValue>
</operation>

<operation id="8424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5256  %empty_2292 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_612_i_i)

]]></Node>
<StgValue><ssdm name="empty_2292"/></StgValue>
</operation>

<operation id="8425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5257  %tmp_613_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_613_i_i"/></StgValue>
</operation>

<operation id="8426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5263  %empty_2293 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_613_i_i)

]]></Node>
<StgValue><ssdm name="empty_2293"/></StgValue>
</operation>

<operation id="8427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5264  %tmp_614_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_614_i_i"/></StgValue>
</operation>

<operation id="8428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5270  %empty_2294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_614_i_i)

]]></Node>
<StgValue><ssdm name="empty_2294"/></StgValue>
</operation>

<operation id="8429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5271  %tmp_615_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_615_i_i"/></StgValue>
</operation>

<operation id="8430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5277  %empty_2295 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_615_i_i)

]]></Node>
<StgValue><ssdm name="empty_2295"/></StgValue>
</operation>

<operation id="8431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5278  %tmp_616_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_616_i_i"/></StgValue>
</operation>

<operation id="8432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5284  %empty_2296 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_616_i_i)

]]></Node>
<StgValue><ssdm name="empty_2296"/></StgValue>
</operation>

<operation id="8433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5285  %tmp_617_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_617_i_i"/></StgValue>
</operation>

<operation id="8434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5291  %empty_2299 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_617_i_i)

]]></Node>
<StgValue><ssdm name="empty_2299"/></StgValue>
</operation>

<operation id="8435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5292  %tmp_618_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_618_i_i"/></StgValue>
</operation>

<operation id="8436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5298  %empty_2300 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_618_i_i)

]]></Node>
<StgValue><ssdm name="empty_2300"/></StgValue>
</operation>

<operation id="8437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5299  %tmp_619_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_619_i_i"/></StgValue>
</operation>

<operation id="8438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5305  %empty_2301 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_619_i_i)

]]></Node>
<StgValue><ssdm name="empty_2301"/></StgValue>
</operation>

<operation id="8439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5306  %tmp_620_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_620_i_i"/></StgValue>
</operation>

<operation id="8440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5312  %empty_2302 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_620_i_i)

]]></Node>
<StgValue><ssdm name="empty_2302"/></StgValue>
</operation>

<operation id="8441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5313  %tmp_621_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_621_i_i"/></StgValue>
</operation>

<operation id="8442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5319  %empty_2303 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_621_i_i)

]]></Node>
<StgValue><ssdm name="empty_2303"/></StgValue>
</operation>

<operation id="8443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5320  %tmp_622_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_622_i_i"/></StgValue>
</operation>

<operation id="8444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5326  %empty_2304 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_622_i_i)

]]></Node>
<StgValue><ssdm name="empty_2304"/></StgValue>
</operation>

<operation id="8445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5327  %tmp_623_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_623_i_i"/></StgValue>
</operation>

<operation id="8446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5333  %empty_2305 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_623_i_i)

]]></Node>
<StgValue><ssdm name="empty_2305"/></StgValue>
</operation>

<operation id="8447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5334  %tmp_624_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_624_i_i"/></StgValue>
</operation>

<operation id="8448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5340  %empty_2306 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_624_i_i)

]]></Node>
<StgValue><ssdm name="empty_2306"/></StgValue>
</operation>

<operation id="8449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5341  %tmp_625_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_625_i_i"/></StgValue>
</operation>

<operation id="8450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5347  %empty_2307 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_625_i_i)

]]></Node>
<StgValue><ssdm name="empty_2307"/></StgValue>
</operation>

<operation id="8451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5348  %tmp_626_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_626_i_i"/></StgValue>
</operation>

<operation id="8452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5354  %empty_2308 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_626_i_i)

]]></Node>
<StgValue><ssdm name="empty_2308"/></StgValue>
</operation>

<operation id="8453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5355  %tmp_627_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_627_i_i"/></StgValue>
</operation>

<operation id="8454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5361  %empty_2309 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_627_i_i)

]]></Node>
<StgValue><ssdm name="empty_2309"/></StgValue>
</operation>

<operation id="8455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5362  %tmp_628_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_628_i_i"/></StgValue>
</operation>

<operation id="8456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5368  %empty_2310 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_628_i_i)

]]></Node>
<StgValue><ssdm name="empty_2310"/></StgValue>
</operation>

<operation id="8457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5369  %tmp_629_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_629_i_i"/></StgValue>
</operation>

<operation id="8458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5375  %empty_2311 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_629_i_i)

]]></Node>
<StgValue><ssdm name="empty_2311"/></StgValue>
</operation>

<operation id="8459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5376  %tmp_630_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_630_i_i"/></StgValue>
</operation>

<operation id="8460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5382  %empty_2312 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_630_i_i)

]]></Node>
<StgValue><ssdm name="empty_2312"/></StgValue>
</operation>

<operation id="8461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5383  %tmp_631_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_631_i_i"/></StgValue>
</operation>

<operation id="8462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5389  %empty_2313 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_631_i_i)

]]></Node>
<StgValue><ssdm name="empty_2313"/></StgValue>
</operation>

<operation id="8463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5390  %tmp_632_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_632_i_i"/></StgValue>
</operation>

<operation id="8464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5396  %empty_2314 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_632_i_i)

]]></Node>
<StgValue><ssdm name="empty_2314"/></StgValue>
</operation>

<operation id="8465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5397  %tmp_633_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_633_i_i"/></StgValue>
</operation>

<operation id="8466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5403  %empty_2315 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_633_i_i)

]]></Node>
<StgValue><ssdm name="empty_2315"/></StgValue>
</operation>

<operation id="8467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5404  %tmp_634_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_634_i_i"/></StgValue>
</operation>

<operation id="8468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5410  %empty_2316 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_634_i_i)

]]></Node>
<StgValue><ssdm name="empty_2316"/></StgValue>
</operation>

<operation id="8469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5411  %tmp_635_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_635_i_i"/></StgValue>
</operation>

<operation id="8470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5417  %empty_2317 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_635_i_i)

]]></Node>
<StgValue><ssdm name="empty_2317"/></StgValue>
</operation>

<operation id="8471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5418  %tmp_636_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_636_i_i"/></StgValue>
</operation>

<operation id="8472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5423  %tmp_44_18_28_i_i = zext i1 %tmp_43_18_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_18_28_i_i"/></StgValue>
</operation>

<operation id="8473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5424  %empty_2318 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_636_i_i)

]]></Node>
<StgValue><ssdm name="empty_2318"/></StgValue>
</operation>

<operation id="8474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5425  %tmp_637_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_637_i_i"/></StgValue>
</operation>

<operation id="8475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5431  %empty_2319 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_637_i_i)

]]></Node>
<StgValue><ssdm name="empty_2319"/></StgValue>
</operation>

<operation id="8476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5432  %tmp_638_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_638_i_i"/></StgValue>
</operation>

<operation id="8477" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5438  %tmp1183 = add i16 %tmp_44_18_28_i_i, %p_accu_V_0_18_i_i

]]></Node>
<StgValue><ssdm name="tmp1183"/></StgValue>
</operation>

<operation id="8478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5440  %tmp1758_cast = zext i2 %tmp1184 to i16

]]></Node>
<StgValue><ssdm name="tmp1758_cast"/></StgValue>
</operation>

<operation id="8479" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5441  %tmp1185 = add i16 %tmp1183, %tmp1758_cast

]]></Node>
<StgValue><ssdm name="tmp1185"/></StgValue>
</operation>

<operation id="8480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5447  %tmp1759_cast = zext i3 %tmp1188 to i16

]]></Node>
<StgValue><ssdm name="tmp1759_cast"/></StgValue>
</operation>

<operation id="8481" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5448  %tmp1189 = add i16 %tmp1185, %tmp1759_cast

]]></Node>
<StgValue><ssdm name="tmp1189"/></StgValue>
</operation>

<operation id="8482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5462  %tmp1762_cast = zext i4 %tmp1196 to i16

]]></Node>
<StgValue><ssdm name="tmp1762_cast"/></StgValue>
</operation>

<operation id="8483" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5463  %tmp1197 = add i16 %tmp1189, %tmp1762_cast

]]></Node>
<StgValue><ssdm name="tmp1197"/></StgValue>
</operation>

<operation id="8484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:5494  %tmp1769_cast = zext i5 %tmp1213 to i16

]]></Node>
<StgValue><ssdm name="tmp1769_cast"/></StgValue>
</operation>

<operation id="8485" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5495  %accu_0_18_V = add i16 %tmp1197, %tmp1769_cast

]]></Node>
<StgValue><ssdm name="accu_0_18_V"/></StgValue>
</operation>

<operation id="8486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5496  %empty_2320 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_638_i_i)

]]></Node>
<StgValue><ssdm name="empty_2320"/></StgValue>
</operation>

<operation id="8487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5499  %tmp_639_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_639_i_i"/></StgValue>
</operation>

<operation id="8488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5505  %empty_2321 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_639_i_i)

]]></Node>
<StgValue><ssdm name="empty_2321"/></StgValue>
</operation>

<operation id="8489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5506  %tmp_640_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_640_i_i"/></StgValue>
</operation>

<operation id="8490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5512  %empty_2322 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_640_i_i)

]]></Node>
<StgValue><ssdm name="empty_2322"/></StgValue>
</operation>

<operation id="8491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5513  %tmp_641_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_641_i_i"/></StgValue>
</operation>

<operation id="8492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5519  %empty_2323 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_641_i_i)

]]></Node>
<StgValue><ssdm name="empty_2323"/></StgValue>
</operation>

<operation id="8493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5520  %tmp_642_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_642_i_i"/></StgValue>
</operation>

<operation id="8494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5526  %empty_2324 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_642_i_i)

]]></Node>
<StgValue><ssdm name="empty_2324"/></StgValue>
</operation>

<operation id="8495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5527  %tmp_643_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_643_i_i"/></StgValue>
</operation>

<operation id="8496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5533  %empty_2325 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_643_i_i)

]]></Node>
<StgValue><ssdm name="empty_2325"/></StgValue>
</operation>

<operation id="8497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5534  %tmp_644_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_644_i_i"/></StgValue>
</operation>

<operation id="8498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5540  %empty_2326 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_644_i_i)

]]></Node>
<StgValue><ssdm name="empty_2326"/></StgValue>
</operation>

<operation id="8499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5541  %tmp_645_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_645_i_i"/></StgValue>
</operation>

<operation id="8500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5547  %empty_2327 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_645_i_i)

]]></Node>
<StgValue><ssdm name="empty_2327"/></StgValue>
</operation>

<operation id="8501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5548  %tmp_646_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_646_i_i"/></StgValue>
</operation>

<operation id="8502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5554  %empty_2328 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_646_i_i)

]]></Node>
<StgValue><ssdm name="empty_2328"/></StgValue>
</operation>

<operation id="8503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5555  %tmp_647_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_647_i_i"/></StgValue>
</operation>

<operation id="8504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5561  %empty_2329 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_647_i_i)

]]></Node>
<StgValue><ssdm name="empty_2329"/></StgValue>
</operation>

<operation id="8505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5562  %tmp_648_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_648_i_i"/></StgValue>
</operation>

<operation id="8506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5568  %empty_2330 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_648_i_i)

]]></Node>
<StgValue><ssdm name="empty_2330"/></StgValue>
</operation>

<operation id="8507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5569  %tmp_649_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_649_i_i"/></StgValue>
</operation>

<operation id="8508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5575  %empty_2333 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_649_i_i)

]]></Node>
<StgValue><ssdm name="empty_2333"/></StgValue>
</operation>

<operation id="8509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5576  %tmp_650_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_650_i_i"/></StgValue>
</operation>

<operation id="8510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5582  %empty_2334 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_650_i_i)

]]></Node>
<StgValue><ssdm name="empty_2334"/></StgValue>
</operation>

<operation id="8511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5583  %tmp_651_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_651_i_i"/></StgValue>
</operation>

<operation id="8512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5589  %empty_2335 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_651_i_i)

]]></Node>
<StgValue><ssdm name="empty_2335"/></StgValue>
</operation>

<operation id="8513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5590  %tmp_652_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_652_i_i"/></StgValue>
</operation>

<operation id="8514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5596  %empty_2336 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_652_i_i)

]]></Node>
<StgValue><ssdm name="empty_2336"/></StgValue>
</operation>

<operation id="8515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5597  %tmp_653_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_653_i_i"/></StgValue>
</operation>

<operation id="8516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5603  %empty_2337 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_653_i_i)

]]></Node>
<StgValue><ssdm name="empty_2337"/></StgValue>
</operation>

<operation id="8517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5604  %tmp_654_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_654_i_i"/></StgValue>
</operation>

<operation id="8518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5610  %empty_2338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_654_i_i)

]]></Node>
<StgValue><ssdm name="empty_2338"/></StgValue>
</operation>

<operation id="8519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5611  %tmp_655_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_655_i_i"/></StgValue>
</operation>

<operation id="8520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5617  %empty_2339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_655_i_i)

]]></Node>
<StgValue><ssdm name="empty_2339"/></StgValue>
</operation>

<operation id="8521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5618  %tmp_656_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_656_i_i"/></StgValue>
</operation>

<operation id="8522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5624  %empty_2340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_656_i_i)

]]></Node>
<StgValue><ssdm name="empty_2340"/></StgValue>
</operation>

<operation id="8523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5625  %tmp_657_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_657_i_i"/></StgValue>
</operation>

<operation id="8524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5631  %empty_2341 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_657_i_i)

]]></Node>
<StgValue><ssdm name="empty_2341"/></StgValue>
</operation>

<operation id="8525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5632  %tmp_658_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_658_i_i"/></StgValue>
</operation>

<operation id="8526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5638  %empty_2342 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_658_i_i)

]]></Node>
<StgValue><ssdm name="empty_2342"/></StgValue>
</operation>

<operation id="8527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5639  %tmp_659_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_659_i_i"/></StgValue>
</operation>

<operation id="8528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5645  %empty_2343 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_659_i_i)

]]></Node>
<StgValue><ssdm name="empty_2343"/></StgValue>
</operation>

<operation id="8529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5646  %tmp_660_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_660_i_i"/></StgValue>
</operation>

<operation id="8530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5652  %empty_2344 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_660_i_i)

]]></Node>
<StgValue><ssdm name="empty_2344"/></StgValue>
</operation>

<operation id="8531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5653  %tmp_661_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_661_i_i"/></StgValue>
</operation>

<operation id="8532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5659  %empty_2345 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_661_i_i)

]]></Node>
<StgValue><ssdm name="empty_2345"/></StgValue>
</operation>

<operation id="8533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5660  %tmp_662_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_662_i_i"/></StgValue>
</operation>

<operation id="8534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5666  %empty_2346 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_662_i_i)

]]></Node>
<StgValue><ssdm name="empty_2346"/></StgValue>
</operation>

<operation id="8535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5667  %tmp_663_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_663_i_i"/></StgValue>
</operation>

<operation id="8536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5673  %empty_2347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_663_i_i)

]]></Node>
<StgValue><ssdm name="empty_2347"/></StgValue>
</operation>

<operation id="8537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5674  %tmp_664_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_664_i_i"/></StgValue>
</operation>

<operation id="8538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5680  %empty_2348 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_664_i_i)

]]></Node>
<StgValue><ssdm name="empty_2348"/></StgValue>
</operation>

<operation id="8539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5681  %tmp_665_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_665_i_i"/></StgValue>
</operation>

<operation id="8540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5687  %empty_2349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_665_i_i)

]]></Node>
<StgValue><ssdm name="empty_2349"/></StgValue>
</operation>

<operation id="8541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5688  %tmp_666_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_666_i_i"/></StgValue>
</operation>

<operation id="8542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5694  %empty_2350 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_666_i_i)

]]></Node>
<StgValue><ssdm name="empty_2350"/></StgValue>
</operation>

<operation id="8543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5695  %tmp_667_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_667_i_i"/></StgValue>
</operation>

<operation id="8544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5701  %empty_2351 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_667_i_i)

]]></Node>
<StgValue><ssdm name="empty_2351"/></StgValue>
</operation>

<operation id="8545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5702  %tmp_668_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_668_i_i"/></StgValue>
</operation>

<operation id="8546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5707  %tmp_44_19_28_i_i = zext i1 %tmp_43_19_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_19_28_i_i"/></StgValue>
</operation>

<operation id="8547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5708  %empty_2352 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_668_i_i)

]]></Node>
<StgValue><ssdm name="empty_2352"/></StgValue>
</operation>

<operation id="8548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5709  %tmp_669_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_669_i_i"/></StgValue>
</operation>

<operation id="8549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5715  %empty_2353 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_669_i_i)

]]></Node>
<StgValue><ssdm name="empty_2353"/></StgValue>
</operation>

<operation id="8550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5716  %tmp_670_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_670_i_i"/></StgValue>
</operation>

<operation id="8551" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5722  %tmp1246 = add i16 %tmp_44_19_28_i_i, %p_accu_V_0_19_i_i

]]></Node>
<StgValue><ssdm name="tmp1246"/></StgValue>
</operation>

<operation id="8552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:5724  %tmp1851_cast = zext i2 %tmp1247 to i16

]]></Node>
<StgValue><ssdm name="tmp1851_cast"/></StgValue>
</operation>

<operation id="8553" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5725  %tmp1248 = add i16 %tmp1246, %tmp1851_cast

]]></Node>
<StgValue><ssdm name="tmp1248"/></StgValue>
</operation>

<operation id="8554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:5731  %tmp1852_cast = zext i3 %tmp1251 to i16

]]></Node>
<StgValue><ssdm name="tmp1852_cast"/></StgValue>
</operation>

<operation id="8555" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5732  %tmp1252 = add i16 %tmp1248, %tmp1852_cast

]]></Node>
<StgValue><ssdm name="tmp1252"/></StgValue>
</operation>

<operation id="8556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:5746  %tmp1855_cast = zext i4 %tmp1259 to i16

]]></Node>
<StgValue><ssdm name="tmp1855_cast"/></StgValue>
</operation>

<operation id="8557" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5747  %tmp1260 = add i16 %tmp1252, %tmp1855_cast

]]></Node>
<StgValue><ssdm name="tmp1260"/></StgValue>
</operation>

<operation id="8558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:5778  %tmp1862_cast = zext i5 %tmp1276 to i16

]]></Node>
<StgValue><ssdm name="tmp1862_cast"/></StgValue>
</operation>

<operation id="8559" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:5779  %accu_0_19_V = add i16 %tmp1260, %tmp1862_cast

]]></Node>
<StgValue><ssdm name="accu_0_19_V"/></StgValue>
</operation>

<operation id="8560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5780  %empty_2354 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_670_i_i)

]]></Node>
<StgValue><ssdm name="empty_2354"/></StgValue>
</operation>

<operation id="8561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5783  %tmp_671_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_671_i_i"/></StgValue>
</operation>

<operation id="8562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5789  %empty_2355 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_671_i_i)

]]></Node>
<StgValue><ssdm name="empty_2355"/></StgValue>
</operation>

<operation id="8563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5790  %tmp_672_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_672_i_i"/></StgValue>
</operation>

<operation id="8564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5796  %empty_2356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_672_i_i)

]]></Node>
<StgValue><ssdm name="empty_2356"/></StgValue>
</operation>

<operation id="8565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5797  %tmp_673_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_673_i_i"/></StgValue>
</operation>

<operation id="8566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5803  %empty_2357 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_673_i_i)

]]></Node>
<StgValue><ssdm name="empty_2357"/></StgValue>
</operation>

<operation id="8567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5804  %tmp_674_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_674_i_i"/></StgValue>
</operation>

<operation id="8568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5810  %empty_2358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_674_i_i)

]]></Node>
<StgValue><ssdm name="empty_2358"/></StgValue>
</operation>

<operation id="8569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5811  %tmp_675_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_675_i_i"/></StgValue>
</operation>

<operation id="8570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5817  %empty_2359 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_675_i_i)

]]></Node>
<StgValue><ssdm name="empty_2359"/></StgValue>
</operation>

<operation id="8571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5818  %tmp_676_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_676_i_i"/></StgValue>
</operation>

<operation id="8572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5824  %empty_2360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_676_i_i)

]]></Node>
<StgValue><ssdm name="empty_2360"/></StgValue>
</operation>

<operation id="8573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5825  %tmp_677_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_677_i_i"/></StgValue>
</operation>

<operation id="8574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5831  %empty_2361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_677_i_i)

]]></Node>
<StgValue><ssdm name="empty_2361"/></StgValue>
</operation>

<operation id="8575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5832  %tmp_678_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_678_i_i"/></StgValue>
</operation>

<operation id="8576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5838  %empty_2362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_678_i_i)

]]></Node>
<StgValue><ssdm name="empty_2362"/></StgValue>
</operation>

<operation id="8577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5839  %tmp_679_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_679_i_i"/></StgValue>
</operation>

<operation id="8578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5845  %empty_2363 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_679_i_i)

]]></Node>
<StgValue><ssdm name="empty_2363"/></StgValue>
</operation>

<operation id="8579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5846  %tmp_680_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_680_i_i"/></StgValue>
</operation>

<operation id="8580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5852  %empty_2364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_680_i_i)

]]></Node>
<StgValue><ssdm name="empty_2364"/></StgValue>
</operation>

<operation id="8581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5853  %tmp_681_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_681_i_i"/></StgValue>
</operation>

<operation id="8582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5859  %empty_2367 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_681_i_i)

]]></Node>
<StgValue><ssdm name="empty_2367"/></StgValue>
</operation>

<operation id="8583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5860  %tmp_682_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_682_i_i"/></StgValue>
</operation>

<operation id="8584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5866  %empty_2368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_682_i_i)

]]></Node>
<StgValue><ssdm name="empty_2368"/></StgValue>
</operation>

<operation id="8585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5867  %tmp_683_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_683_i_i"/></StgValue>
</operation>

<operation id="8586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5873  %empty_2369 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_683_i_i)

]]></Node>
<StgValue><ssdm name="empty_2369"/></StgValue>
</operation>

<operation id="8587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5874  %tmp_684_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_684_i_i"/></StgValue>
</operation>

<operation id="8588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5880  %empty_2370 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_684_i_i)

]]></Node>
<StgValue><ssdm name="empty_2370"/></StgValue>
</operation>

<operation id="8589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5881  %tmp_685_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_685_i_i"/></StgValue>
</operation>

<operation id="8590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5887  %empty_2371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_685_i_i)

]]></Node>
<StgValue><ssdm name="empty_2371"/></StgValue>
</operation>

<operation id="8591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5888  %tmp_686_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_686_i_i"/></StgValue>
</operation>

<operation id="8592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5894  %empty_2372 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_686_i_i)

]]></Node>
<StgValue><ssdm name="empty_2372"/></StgValue>
</operation>

<operation id="8593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5895  %tmp_687_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_687_i_i"/></StgValue>
</operation>

<operation id="8594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5901  %empty_2373 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_687_i_i)

]]></Node>
<StgValue><ssdm name="empty_2373"/></StgValue>
</operation>

<operation id="8595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5902  %tmp_688_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_688_i_i"/></StgValue>
</operation>

<operation id="8596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5908  %empty_2374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_688_i_i)

]]></Node>
<StgValue><ssdm name="empty_2374"/></StgValue>
</operation>

<operation id="8597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5909  %tmp_689_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_689_i_i"/></StgValue>
</operation>

<operation id="8598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5915  %empty_2375 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_689_i_i)

]]></Node>
<StgValue><ssdm name="empty_2375"/></StgValue>
</operation>

<operation id="8599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5916  %tmp_690_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_690_i_i"/></StgValue>
</operation>

<operation id="8600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5922  %empty_2376 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_690_i_i)

]]></Node>
<StgValue><ssdm name="empty_2376"/></StgValue>
</operation>

<operation id="8601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5923  %tmp_691_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_691_i_i"/></StgValue>
</operation>

<operation id="8602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5929  %empty_2377 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_691_i_i)

]]></Node>
<StgValue><ssdm name="empty_2377"/></StgValue>
</operation>

<operation id="8603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5930  %tmp_692_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_692_i_i"/></StgValue>
</operation>

<operation id="8604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5936  %empty_2378 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_692_i_i)

]]></Node>
<StgValue><ssdm name="empty_2378"/></StgValue>
</operation>

<operation id="8605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5937  %tmp_693_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_693_i_i"/></StgValue>
</operation>

<operation id="8606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5943  %empty_2379 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_693_i_i)

]]></Node>
<StgValue><ssdm name="empty_2379"/></StgValue>
</operation>

<operation id="8607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5944  %tmp_694_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_694_i_i"/></StgValue>
</operation>

<operation id="8608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5950  %empty_2380 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_694_i_i)

]]></Node>
<StgValue><ssdm name="empty_2380"/></StgValue>
</operation>

<operation id="8609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5951  %tmp_695_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_695_i_i"/></StgValue>
</operation>

<operation id="8610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5957  %empty_2381 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_695_i_i)

]]></Node>
<StgValue><ssdm name="empty_2381"/></StgValue>
</operation>

<operation id="8611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5958  %tmp_696_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_696_i_i"/></StgValue>
</operation>

<operation id="8612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5964  %empty_2382 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_696_i_i)

]]></Node>
<StgValue><ssdm name="empty_2382"/></StgValue>
</operation>

<operation id="8613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5965  %tmp_697_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_697_i_i"/></StgValue>
</operation>

<operation id="8614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5971  %empty_2383 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_697_i_i)

]]></Node>
<StgValue><ssdm name="empty_2383"/></StgValue>
</operation>

<operation id="8615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5972  %tmp_698_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_698_i_i"/></StgValue>
</operation>

<operation id="8616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5978  %empty_2384 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_698_i_i)

]]></Node>
<StgValue><ssdm name="empty_2384"/></StgValue>
</operation>

<operation id="8617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5979  %tmp_699_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_699_i_i"/></StgValue>
</operation>

<operation id="8618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5985  %empty_2385 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_699_i_i)

]]></Node>
<StgValue><ssdm name="empty_2385"/></StgValue>
</operation>

<operation id="8619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5986  %tmp_700_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_700_i_i"/></StgValue>
</operation>

<operation id="8620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6216" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:5991  %tmp_44_20_28_i_i = zext i1 %tmp_43_20_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_20_28_i_i"/></StgValue>
</operation>

<operation id="8621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5992  %empty_2386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_700_i_i)

]]></Node>
<StgValue><ssdm name="empty_2386"/></StgValue>
</operation>

<operation id="8622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:5993  %tmp_701_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_701_i_i"/></StgValue>
</operation>

<operation id="8623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:5999  %empty_2387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_701_i_i)

]]></Node>
<StgValue><ssdm name="empty_2387"/></StgValue>
</operation>

<operation id="8624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6000  %tmp_702_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_702_i_i"/></StgValue>
</operation>

<operation id="8625" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6006  %tmp1309 = add i16 %tmp_44_20_28_i_i, %p_accu_V_0_20_i_i

]]></Node>
<StgValue><ssdm name="tmp1309"/></StgValue>
</operation>

<operation id="8626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6233" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6008  %tmp1944_cast = zext i2 %tmp1310 to i16

]]></Node>
<StgValue><ssdm name="tmp1944_cast"/></StgValue>
</operation>

<operation id="8627" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6009  %tmp1311 = add i16 %tmp1309, %tmp1944_cast

]]></Node>
<StgValue><ssdm name="tmp1311"/></StgValue>
</operation>

<operation id="8628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6240" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6015  %tmp1945_cast = zext i3 %tmp1314 to i16

]]></Node>
<StgValue><ssdm name="tmp1945_cast"/></StgValue>
</operation>

<operation id="8629" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6016  %tmp1315 = add i16 %tmp1311, %tmp1945_cast

]]></Node>
<StgValue><ssdm name="tmp1315"/></StgValue>
</operation>

<operation id="8630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6255" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6030  %tmp1948_cast = zext i4 %tmp1322 to i16

]]></Node>
<StgValue><ssdm name="tmp1948_cast"/></StgValue>
</operation>

<operation id="8631" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6031  %tmp1323 = add i16 %tmp1315, %tmp1948_cast

]]></Node>
<StgValue><ssdm name="tmp1323"/></StgValue>
</operation>

<operation id="8632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6287" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:6062  %tmp1955_cast = zext i5 %tmp1339 to i16

]]></Node>
<StgValue><ssdm name="tmp1955_cast"/></StgValue>
</operation>

<operation id="8633" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6063  %accu_0_20_V = add i16 %tmp1323, %tmp1955_cast

]]></Node>
<StgValue><ssdm name="accu_0_20_V"/></StgValue>
</operation>

<operation id="8634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6064  %empty_2388 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_702_i_i)

]]></Node>
<StgValue><ssdm name="empty_2388"/></StgValue>
</operation>

<operation id="8635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6067  %tmp_703_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_703_i_i"/></StgValue>
</operation>

<operation id="8636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6073  %empty_2389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_703_i_i)

]]></Node>
<StgValue><ssdm name="empty_2389"/></StgValue>
</operation>

<operation id="8637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6074  %tmp_704_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_704_i_i"/></StgValue>
</operation>

<operation id="8638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6080  %empty_2390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_704_i_i)

]]></Node>
<StgValue><ssdm name="empty_2390"/></StgValue>
</operation>

<operation id="8639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6081  %tmp_705_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_705_i_i"/></StgValue>
</operation>

<operation id="8640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6087  %empty_2391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_705_i_i)

]]></Node>
<StgValue><ssdm name="empty_2391"/></StgValue>
</operation>

<operation id="8641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6088  %tmp_706_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_706_i_i"/></StgValue>
</operation>

<operation id="8642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6094  %empty_2392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_706_i_i)

]]></Node>
<StgValue><ssdm name="empty_2392"/></StgValue>
</operation>

<operation id="8643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6095  %tmp_707_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_707_i_i"/></StgValue>
</operation>

<operation id="8644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6101  %empty_2393 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_707_i_i)

]]></Node>
<StgValue><ssdm name="empty_2393"/></StgValue>
</operation>

<operation id="8645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6102  %tmp_708_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_708_i_i"/></StgValue>
</operation>

<operation id="8646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6108  %empty_2394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_708_i_i)

]]></Node>
<StgValue><ssdm name="empty_2394"/></StgValue>
</operation>

<operation id="8647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6109  %tmp_709_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_709_i_i"/></StgValue>
</operation>

<operation id="8648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6115  %empty_2395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_709_i_i)

]]></Node>
<StgValue><ssdm name="empty_2395"/></StgValue>
</operation>

<operation id="8649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6116  %tmp_710_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_710_i_i"/></StgValue>
</operation>

<operation id="8650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6122  %empty_2396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_710_i_i)

]]></Node>
<StgValue><ssdm name="empty_2396"/></StgValue>
</operation>

<operation id="8651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6123  %tmp_711_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_711_i_i"/></StgValue>
</operation>

<operation id="8652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6129  %empty_2397 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_711_i_i)

]]></Node>
<StgValue><ssdm name="empty_2397"/></StgValue>
</operation>

<operation id="8653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6130  %tmp_712_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_712_i_i"/></StgValue>
</operation>

<operation id="8654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6136  %empty_2398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_712_i_i)

]]></Node>
<StgValue><ssdm name="empty_2398"/></StgValue>
</operation>

<operation id="8655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6137  %tmp_713_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_713_i_i"/></StgValue>
</operation>

<operation id="8656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6143  %empty_2401 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_713_i_i)

]]></Node>
<StgValue><ssdm name="empty_2401"/></StgValue>
</operation>

<operation id="8657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6144  %tmp_714_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_714_i_i"/></StgValue>
</operation>

<operation id="8658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6150  %empty_2402 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_714_i_i)

]]></Node>
<StgValue><ssdm name="empty_2402"/></StgValue>
</operation>

<operation id="8659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6151  %tmp_715_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_715_i_i"/></StgValue>
</operation>

<operation id="8660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6157  %empty_2403 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_715_i_i)

]]></Node>
<StgValue><ssdm name="empty_2403"/></StgValue>
</operation>

<operation id="8661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6158  %tmp_716_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_716_i_i"/></StgValue>
</operation>

<operation id="8662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6164  %empty_2404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_716_i_i)

]]></Node>
<StgValue><ssdm name="empty_2404"/></StgValue>
</operation>

<operation id="8663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6165  %tmp_717_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_717_i_i"/></StgValue>
</operation>

<operation id="8664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6171  %empty_2405 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_717_i_i)

]]></Node>
<StgValue><ssdm name="empty_2405"/></StgValue>
</operation>

<operation id="8665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6172  %tmp_718_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_718_i_i"/></StgValue>
</operation>

<operation id="8666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6178  %empty_2406 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_718_i_i)

]]></Node>
<StgValue><ssdm name="empty_2406"/></StgValue>
</operation>

<operation id="8667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6179  %tmp_719_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_719_i_i"/></StgValue>
</operation>

<operation id="8668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6185  %empty_2407 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_719_i_i)

]]></Node>
<StgValue><ssdm name="empty_2407"/></StgValue>
</operation>

<operation id="8669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6186  %tmp_720_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_720_i_i"/></StgValue>
</operation>

<operation id="8670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6192  %empty_2408 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_720_i_i)

]]></Node>
<StgValue><ssdm name="empty_2408"/></StgValue>
</operation>

<operation id="8671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6193  %tmp_721_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_721_i_i"/></StgValue>
</operation>

<operation id="8672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6199  %empty_2409 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_721_i_i)

]]></Node>
<StgValue><ssdm name="empty_2409"/></StgValue>
</operation>

<operation id="8673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6200  %tmp_722_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_722_i_i"/></StgValue>
</operation>

<operation id="8674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6206  %empty_2410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_722_i_i)

]]></Node>
<StgValue><ssdm name="empty_2410"/></StgValue>
</operation>

<operation id="8675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6207  %tmp_723_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_723_i_i"/></StgValue>
</operation>

<operation id="8676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6213  %empty_2411 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_723_i_i)

]]></Node>
<StgValue><ssdm name="empty_2411"/></StgValue>
</operation>

<operation id="8677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6214  %tmp_724_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_724_i_i"/></StgValue>
</operation>

<operation id="8678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6220  %empty_2412 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_724_i_i)

]]></Node>
<StgValue><ssdm name="empty_2412"/></StgValue>
</operation>

<operation id="8679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6221  %tmp_725_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_725_i_i"/></StgValue>
</operation>

<operation id="8680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6227  %empty_2413 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_725_i_i)

]]></Node>
<StgValue><ssdm name="empty_2413"/></StgValue>
</operation>

<operation id="8681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6228  %tmp_726_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_726_i_i"/></StgValue>
</operation>

<operation id="8682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6234  %empty_2414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_726_i_i)

]]></Node>
<StgValue><ssdm name="empty_2414"/></StgValue>
</operation>

<operation id="8683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6235  %tmp_727_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_727_i_i"/></StgValue>
</operation>

<operation id="8684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6241  %empty_2415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_727_i_i)

]]></Node>
<StgValue><ssdm name="empty_2415"/></StgValue>
</operation>

<operation id="8685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6467" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6242  %tmp_728_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_728_i_i"/></StgValue>
</operation>

<operation id="8686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6248  %empty_2416 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_728_i_i)

]]></Node>
<StgValue><ssdm name="empty_2416"/></StgValue>
</operation>

<operation id="8687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6249  %tmp_729_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_729_i_i"/></StgValue>
</operation>

<operation id="8688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6255  %empty_2417 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_729_i_i)

]]></Node>
<StgValue><ssdm name="empty_2417"/></StgValue>
</operation>

<operation id="8689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6256  %tmp_730_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_730_i_i"/></StgValue>
</operation>

<operation id="8690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6262  %empty_2418 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_730_i_i)

]]></Node>
<StgValue><ssdm name="empty_2418"/></StgValue>
</operation>

<operation id="8691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6263  %tmp_731_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_731_i_i"/></StgValue>
</operation>

<operation id="8692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6269  %empty_2419 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_731_i_i)

]]></Node>
<StgValue><ssdm name="empty_2419"/></StgValue>
</operation>

<operation id="8693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6270  %tmp_732_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_732_i_i"/></StgValue>
</operation>

<operation id="8694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6500" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6275  %tmp_44_21_28_i_i = zext i1 %tmp_43_21_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_21_28_i_i"/></StgValue>
</operation>

<operation id="8695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6276  %empty_2420 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_732_i_i)

]]></Node>
<StgValue><ssdm name="empty_2420"/></StgValue>
</operation>

<operation id="8696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6277  %tmp_733_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_733_i_i"/></StgValue>
</operation>

<operation id="8697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6283  %empty_2421 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_733_i_i)

]]></Node>
<StgValue><ssdm name="empty_2421"/></StgValue>
</operation>

<operation id="8698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6284  %tmp_734_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_734_i_i"/></StgValue>
</operation>

<operation id="8699" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6290  %tmp1372 = add i16 %tmp_44_21_28_i_i, %p_accu_V_0_21_i_i

]]></Node>
<StgValue><ssdm name="tmp1372"/></StgValue>
</operation>

<operation id="8700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6517" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6292  %tmp2037_cast = zext i2 %tmp1373 to i16

]]></Node>
<StgValue><ssdm name="tmp2037_cast"/></StgValue>
</operation>

<operation id="8701" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6293  %tmp1374 = add i16 %tmp1372, %tmp2037_cast

]]></Node>
<StgValue><ssdm name="tmp1374"/></StgValue>
</operation>

<operation id="8702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6524" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6299  %tmp2038_cast = zext i3 %tmp1377 to i16

]]></Node>
<StgValue><ssdm name="tmp2038_cast"/></StgValue>
</operation>

<operation id="8703" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6300  %tmp1378 = add i16 %tmp1374, %tmp2038_cast

]]></Node>
<StgValue><ssdm name="tmp1378"/></StgValue>
</operation>

<operation id="8704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6539" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6314  %tmp2041_cast = zext i4 %tmp1385 to i16

]]></Node>
<StgValue><ssdm name="tmp2041_cast"/></StgValue>
</operation>

<operation id="8705" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6315  %tmp1386 = add i16 %tmp1378, %tmp2041_cast

]]></Node>
<StgValue><ssdm name="tmp1386"/></StgValue>
</operation>

<operation id="8706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6571" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:6346  %tmp2048_cast = zext i5 %tmp1402 to i16

]]></Node>
<StgValue><ssdm name="tmp2048_cast"/></StgValue>
</operation>

<operation id="8707" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6347  %accu_0_21_V = add i16 %tmp1386, %tmp2048_cast

]]></Node>
<StgValue><ssdm name="accu_0_21_V"/></StgValue>
</operation>

<operation id="8708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6348  %empty_2422 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_734_i_i)

]]></Node>
<StgValue><ssdm name="empty_2422"/></StgValue>
</operation>

<operation id="8709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6351  %tmp_735_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_735_i_i"/></StgValue>
</operation>

<operation id="8710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6357  %empty_2423 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_735_i_i)

]]></Node>
<StgValue><ssdm name="empty_2423"/></StgValue>
</operation>

<operation id="8711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6358  %tmp_736_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_736_i_i"/></StgValue>
</operation>

<operation id="8712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6364  %empty_2424 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_736_i_i)

]]></Node>
<StgValue><ssdm name="empty_2424"/></StgValue>
</operation>

<operation id="8713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6365  %tmp_737_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_737_i_i"/></StgValue>
</operation>

<operation id="8714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6371  %empty_2425 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_737_i_i)

]]></Node>
<StgValue><ssdm name="empty_2425"/></StgValue>
</operation>

<operation id="8715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6372  %tmp_738_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_738_i_i"/></StgValue>
</operation>

<operation id="8716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6378  %empty_2426 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_738_i_i)

]]></Node>
<StgValue><ssdm name="empty_2426"/></StgValue>
</operation>

<operation id="8717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6379  %tmp_739_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_739_i_i"/></StgValue>
</operation>

<operation id="8718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6385  %empty_2427 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_739_i_i)

]]></Node>
<StgValue><ssdm name="empty_2427"/></StgValue>
</operation>

<operation id="8719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6386  %tmp_740_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_740_i_i"/></StgValue>
</operation>

<operation id="8720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6392  %empty_2428 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_740_i_i)

]]></Node>
<StgValue><ssdm name="empty_2428"/></StgValue>
</operation>

<operation id="8721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6393  %tmp_741_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_741_i_i"/></StgValue>
</operation>

<operation id="8722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6399  %empty_2429 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_741_i_i)

]]></Node>
<StgValue><ssdm name="empty_2429"/></StgValue>
</operation>

<operation id="8723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6400  %tmp_742_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_742_i_i"/></StgValue>
</operation>

<operation id="8724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6406  %empty_2430 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_742_i_i)

]]></Node>
<StgValue><ssdm name="empty_2430"/></StgValue>
</operation>

<operation id="8725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6407  %tmp_743_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_743_i_i"/></StgValue>
</operation>

<operation id="8726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6413  %empty_2431 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_743_i_i)

]]></Node>
<StgValue><ssdm name="empty_2431"/></StgValue>
</operation>

<operation id="8727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6414  %tmp_744_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_744_i_i"/></StgValue>
</operation>

<operation id="8728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6420  %empty_2432 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_744_i_i)

]]></Node>
<StgValue><ssdm name="empty_2432"/></StgValue>
</operation>

<operation id="8729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6421  %tmp_745_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_745_i_i"/></StgValue>
</operation>

<operation id="8730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6427  %empty_2435 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_745_i_i)

]]></Node>
<StgValue><ssdm name="empty_2435"/></StgValue>
</operation>

<operation id="8731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6428  %tmp_746_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_746_i_i"/></StgValue>
</operation>

<operation id="8732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6434  %empty_2436 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_746_i_i)

]]></Node>
<StgValue><ssdm name="empty_2436"/></StgValue>
</operation>

<operation id="8733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6435  %tmp_747_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_747_i_i"/></StgValue>
</operation>

<operation id="8734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6441  %empty_2437 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_747_i_i)

]]></Node>
<StgValue><ssdm name="empty_2437"/></StgValue>
</operation>

<operation id="8735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6442  %tmp_748_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_748_i_i"/></StgValue>
</operation>

<operation id="8736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6448  %empty_2438 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_748_i_i)

]]></Node>
<StgValue><ssdm name="empty_2438"/></StgValue>
</operation>

<operation id="8737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6449  %tmp_749_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_749_i_i"/></StgValue>
</operation>

<operation id="8738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6455  %empty_2439 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_749_i_i)

]]></Node>
<StgValue><ssdm name="empty_2439"/></StgValue>
</operation>

<operation id="8739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6456  %tmp_750_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_750_i_i"/></StgValue>
</operation>

<operation id="8740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6462  %empty_2440 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_750_i_i)

]]></Node>
<StgValue><ssdm name="empty_2440"/></StgValue>
</operation>

<operation id="8741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6463  %tmp_751_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_751_i_i"/></StgValue>
</operation>

<operation id="8742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6469  %empty_2441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_751_i_i)

]]></Node>
<StgValue><ssdm name="empty_2441"/></StgValue>
</operation>

<operation id="8743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6470  %tmp_752_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_752_i_i"/></StgValue>
</operation>

<operation id="8744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6476  %empty_2442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_752_i_i)

]]></Node>
<StgValue><ssdm name="empty_2442"/></StgValue>
</operation>

<operation id="8745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6477  %tmp_753_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_753_i_i"/></StgValue>
</operation>

<operation id="8746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6483  %empty_2443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_753_i_i)

]]></Node>
<StgValue><ssdm name="empty_2443"/></StgValue>
</operation>

<operation id="8747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6709" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6484  %tmp_754_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_754_i_i"/></StgValue>
</operation>

<operation id="8748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6490  %empty_2444 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_754_i_i)

]]></Node>
<StgValue><ssdm name="empty_2444"/></StgValue>
</operation>

<operation id="8749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6491  %tmp_755_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_755_i_i"/></StgValue>
</operation>

<operation id="8750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6497  %empty_2445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_755_i_i)

]]></Node>
<StgValue><ssdm name="empty_2445"/></StgValue>
</operation>

<operation id="8751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6498  %tmp_756_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_756_i_i"/></StgValue>
</operation>

<operation id="8752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6504  %empty_2446 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_756_i_i)

]]></Node>
<StgValue><ssdm name="empty_2446"/></StgValue>
</operation>

<operation id="8753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6505  %tmp_757_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_757_i_i"/></StgValue>
</operation>

<operation id="8754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6511  %empty_2447 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_757_i_i)

]]></Node>
<StgValue><ssdm name="empty_2447"/></StgValue>
</operation>

<operation id="8755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6512  %tmp_758_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_758_i_i"/></StgValue>
</operation>

<operation id="8756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6518  %empty_2448 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_758_i_i)

]]></Node>
<StgValue><ssdm name="empty_2448"/></StgValue>
</operation>

<operation id="8757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6519  %tmp_759_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_759_i_i"/></StgValue>
</operation>

<operation id="8758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6525  %empty_2449 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_759_i_i)

]]></Node>
<StgValue><ssdm name="empty_2449"/></StgValue>
</operation>

<operation id="8759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6526  %tmp_760_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_760_i_i"/></StgValue>
</operation>

<operation id="8760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6532  %empty_2450 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_760_i_i)

]]></Node>
<StgValue><ssdm name="empty_2450"/></StgValue>
</operation>

<operation id="8761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6533  %tmp_761_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_761_i_i"/></StgValue>
</operation>

<operation id="8762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6539  %empty_2451 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_761_i_i)

]]></Node>
<StgValue><ssdm name="empty_2451"/></StgValue>
</operation>

<operation id="8763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6540  %tmp_762_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_762_i_i"/></StgValue>
</operation>

<operation id="8764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6546  %empty_2452 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_762_i_i)

]]></Node>
<StgValue><ssdm name="empty_2452"/></StgValue>
</operation>

<operation id="8765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6547  %tmp_763_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_763_i_i"/></StgValue>
</operation>

<operation id="8766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6553  %empty_2453 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_763_i_i)

]]></Node>
<StgValue><ssdm name="empty_2453"/></StgValue>
</operation>

<operation id="8767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6554  %tmp_764_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_764_i_i"/></StgValue>
</operation>

<operation id="8768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6784" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6559  %tmp_44_22_28_i_i = zext i1 %tmp_43_22_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_22_28_i_i"/></StgValue>
</operation>

<operation id="8769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6560  %empty_2454 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_764_i_i)

]]></Node>
<StgValue><ssdm name="empty_2454"/></StgValue>
</operation>

<operation id="8770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6561  %tmp_765_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_765_i_i"/></StgValue>
</operation>

<operation id="8771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6567  %empty_2455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_765_i_i)

]]></Node>
<StgValue><ssdm name="empty_2455"/></StgValue>
</operation>

<operation id="8772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6568  %tmp_766_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_766_i_i"/></StgValue>
</operation>

<operation id="8773" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6574  %tmp1435 = add i16 %tmp_44_22_28_i_i, %p_accu_V_0_22_i_i

]]></Node>
<StgValue><ssdm name="tmp1435"/></StgValue>
</operation>

<operation id="8774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6801" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6576  %tmp2130_cast = zext i2 %tmp1436 to i16

]]></Node>
<StgValue><ssdm name="tmp2130_cast"/></StgValue>
</operation>

<operation id="8775" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6577  %tmp1437 = add i16 %tmp1435, %tmp2130_cast

]]></Node>
<StgValue><ssdm name="tmp1437"/></StgValue>
</operation>

<operation id="8776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6808" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6583  %tmp2131_cast = zext i3 %tmp1440 to i16

]]></Node>
<StgValue><ssdm name="tmp2131_cast"/></StgValue>
</operation>

<operation id="8777" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6584  %tmp1441 = add i16 %tmp1437, %tmp2131_cast

]]></Node>
<StgValue><ssdm name="tmp1441"/></StgValue>
</operation>

<operation id="8778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6823" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6598  %tmp2134_cast = zext i4 %tmp1448 to i16

]]></Node>
<StgValue><ssdm name="tmp2134_cast"/></StgValue>
</operation>

<operation id="8779" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6599  %tmp1449 = add i16 %tmp1441, %tmp2134_cast

]]></Node>
<StgValue><ssdm name="tmp1449"/></StgValue>
</operation>

<operation id="8780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6855" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:6630  %tmp2141_cast = zext i5 %tmp1465 to i16

]]></Node>
<StgValue><ssdm name="tmp2141_cast"/></StgValue>
</operation>

<operation id="8781" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6631  %accu_0_22_V = add i16 %tmp1449, %tmp2141_cast

]]></Node>
<StgValue><ssdm name="accu_0_22_V"/></StgValue>
</operation>

<operation id="8782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6632  %empty_2456 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_766_i_i)

]]></Node>
<StgValue><ssdm name="empty_2456"/></StgValue>
</operation>

<operation id="8783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6635  %tmp_767_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_767_i_i"/></StgValue>
</operation>

<operation id="8784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6641  %empty_2457 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_767_i_i)

]]></Node>
<StgValue><ssdm name="empty_2457"/></StgValue>
</operation>

<operation id="8785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6642  %tmp_768_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_768_i_i"/></StgValue>
</operation>

<operation id="8786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6648  %empty_2458 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_768_i_i)

]]></Node>
<StgValue><ssdm name="empty_2458"/></StgValue>
</operation>

<operation id="8787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6649  %tmp_769_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_769_i_i"/></StgValue>
</operation>

<operation id="8788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6655  %empty_2459 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_769_i_i)

]]></Node>
<StgValue><ssdm name="empty_2459"/></StgValue>
</operation>

<operation id="8789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6656  %tmp_770_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_770_i_i"/></StgValue>
</operation>

<operation id="8790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6662  %empty_2460 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_770_i_i)

]]></Node>
<StgValue><ssdm name="empty_2460"/></StgValue>
</operation>

<operation id="8791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6663  %tmp_771_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_771_i_i"/></StgValue>
</operation>

<operation id="8792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6669  %empty_2461 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_771_i_i)

]]></Node>
<StgValue><ssdm name="empty_2461"/></StgValue>
</operation>

<operation id="8793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6670  %tmp_772_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_772_i_i"/></StgValue>
</operation>

<operation id="8794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6676  %empty_2462 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_772_i_i)

]]></Node>
<StgValue><ssdm name="empty_2462"/></StgValue>
</operation>

<operation id="8795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6677  %tmp_773_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_773_i_i"/></StgValue>
</operation>

<operation id="8796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6683  %empty_2463 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_773_i_i)

]]></Node>
<StgValue><ssdm name="empty_2463"/></StgValue>
</operation>

<operation id="8797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6684  %tmp_774_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_774_i_i"/></StgValue>
</operation>

<operation id="8798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6690  %empty_2464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_774_i_i)

]]></Node>
<StgValue><ssdm name="empty_2464"/></StgValue>
</operation>

<operation id="8799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6691  %tmp_775_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_775_i_i"/></StgValue>
</operation>

<operation id="8800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6697  %empty_2465 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_775_i_i)

]]></Node>
<StgValue><ssdm name="empty_2465"/></StgValue>
</operation>

<operation id="8801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6698  %tmp_776_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_776_i_i"/></StgValue>
</operation>

<operation id="8802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6704  %empty_2466 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_776_i_i)

]]></Node>
<StgValue><ssdm name="empty_2466"/></StgValue>
</operation>

<operation id="8803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6705  %tmp_777_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_777_i_i"/></StgValue>
</operation>

<operation id="8804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6711  %empty_2469 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_777_i_i)

]]></Node>
<StgValue><ssdm name="empty_2469"/></StgValue>
</operation>

<operation id="8805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6712  %tmp_778_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_778_i_i"/></StgValue>
</operation>

<operation id="8806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6718  %empty_2470 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_778_i_i)

]]></Node>
<StgValue><ssdm name="empty_2470"/></StgValue>
</operation>

<operation id="8807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6719  %tmp_779_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_779_i_i"/></StgValue>
</operation>

<operation id="8808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6725  %empty_2471 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_779_i_i)

]]></Node>
<StgValue><ssdm name="empty_2471"/></StgValue>
</operation>

<operation id="8809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6726  %tmp_780_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_780_i_i"/></StgValue>
</operation>

<operation id="8810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6732  %empty_2472 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_780_i_i)

]]></Node>
<StgValue><ssdm name="empty_2472"/></StgValue>
</operation>

<operation id="8811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6733  %tmp_781_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_781_i_i"/></StgValue>
</operation>

<operation id="8812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6739  %empty_2473 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_781_i_i)

]]></Node>
<StgValue><ssdm name="empty_2473"/></StgValue>
</operation>

<operation id="8813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6965" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6740  %tmp_782_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_782_i_i"/></StgValue>
</operation>

<operation id="8814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6746  %empty_2474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_782_i_i)

]]></Node>
<StgValue><ssdm name="empty_2474"/></StgValue>
</operation>

<operation id="8815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6972" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6747  %tmp_783_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_783_i_i"/></StgValue>
</operation>

<operation id="8816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6753  %empty_2475 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_783_i_i)

]]></Node>
<StgValue><ssdm name="empty_2475"/></StgValue>
</operation>

<operation id="8817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6979" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6754  %tmp_784_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_784_i_i"/></StgValue>
</operation>

<operation id="8818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6760  %empty_2476 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_784_i_i)

]]></Node>
<StgValue><ssdm name="empty_2476"/></StgValue>
</operation>

<operation id="8819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6986" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6761  %tmp_785_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_785_i_i"/></StgValue>
</operation>

<operation id="8820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6767  %empty_2477 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_785_i_i)

]]></Node>
<StgValue><ssdm name="empty_2477"/></StgValue>
</operation>

<operation id="8821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6993" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6768  %tmp_786_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_786_i_i"/></StgValue>
</operation>

<operation id="8822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6774  %empty_2478 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_786_i_i)

]]></Node>
<StgValue><ssdm name="empty_2478"/></StgValue>
</operation>

<operation id="8823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7000" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6775  %tmp_787_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_787_i_i"/></StgValue>
</operation>

<operation id="8824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6781  %empty_2479 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_787_i_i)

]]></Node>
<StgValue><ssdm name="empty_2479"/></StgValue>
</operation>

<operation id="8825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6782  %tmp_788_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_788_i_i"/></StgValue>
</operation>

<operation id="8826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6788  %empty_2480 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_788_i_i)

]]></Node>
<StgValue><ssdm name="empty_2480"/></StgValue>
</operation>

<operation id="8827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6789  %tmp_789_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_789_i_i"/></StgValue>
</operation>

<operation id="8828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6795  %empty_2481 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_789_i_i)

]]></Node>
<StgValue><ssdm name="empty_2481"/></StgValue>
</operation>

<operation id="8829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6796  %tmp_790_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_790_i_i"/></StgValue>
</operation>

<operation id="8830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6802  %empty_2482 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_790_i_i)

]]></Node>
<StgValue><ssdm name="empty_2482"/></StgValue>
</operation>

<operation id="8831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7028" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6803  %tmp_791_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_791_i_i"/></StgValue>
</operation>

<operation id="8832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7034" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6809  %empty_2483 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_791_i_i)

]]></Node>
<StgValue><ssdm name="empty_2483"/></StgValue>
</operation>

<operation id="8833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7035" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6810  %tmp_792_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_792_i_i"/></StgValue>
</operation>

<operation id="8834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7041" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6816  %empty_2484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_792_i_i)

]]></Node>
<StgValue><ssdm name="empty_2484"/></StgValue>
</operation>

<operation id="8835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7042" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6817  %tmp_793_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_793_i_i"/></StgValue>
</operation>

<operation id="8836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6823  %empty_2485 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_793_i_i)

]]></Node>
<StgValue><ssdm name="empty_2485"/></StgValue>
</operation>

<operation id="8837" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7049" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6824  %tmp_794_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_794_i_i"/></StgValue>
</operation>

<operation id="8838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6830  %empty_2486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_794_i_i)

]]></Node>
<StgValue><ssdm name="empty_2486"/></StgValue>
</operation>

<operation id="8839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7056" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6831  %tmp_795_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_795_i_i"/></StgValue>
</operation>

<operation id="8840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6837  %empty_2487 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_795_i_i)

]]></Node>
<StgValue><ssdm name="empty_2487"/></StgValue>
</operation>

<operation id="8841" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7063" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6838  %tmp_796_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_796_i_i"/></StgValue>
</operation>

<operation id="8842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7068" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:6843  %tmp_44_23_28_i_i = zext i1 %tmp_43_23_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_23_28_i_i"/></StgValue>
</operation>

<operation id="8843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6844  %empty_2488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_796_i_i)

]]></Node>
<StgValue><ssdm name="empty_2488"/></StgValue>
</operation>

<operation id="8844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7070" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6845  %tmp_797_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_797_i_i"/></StgValue>
</operation>

<operation id="8845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6851  %empty_2489 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_797_i_i)

]]></Node>
<StgValue><ssdm name="empty_2489"/></StgValue>
</operation>

<operation id="8846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7077" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6852  %tmp_798_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_798_i_i"/></StgValue>
</operation>

<operation id="8847" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6858  %tmp1498 = add i16 %tmp_44_23_28_i_i, %p_accu_V_0_23_i_i

]]></Node>
<StgValue><ssdm name="tmp1498"/></StgValue>
</operation>

<operation id="8848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7085" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:6860  %tmp2223_cast = zext i2 %tmp1499 to i16

]]></Node>
<StgValue><ssdm name="tmp2223_cast"/></StgValue>
</operation>

<operation id="8849" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6861  %tmp1500 = add i16 %tmp1498, %tmp2223_cast

]]></Node>
<StgValue><ssdm name="tmp1500"/></StgValue>
</operation>

<operation id="8850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7092" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:6867  %tmp2224_cast = zext i3 %tmp1503 to i16

]]></Node>
<StgValue><ssdm name="tmp2224_cast"/></StgValue>
</operation>

<operation id="8851" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6868  %tmp1504 = add i16 %tmp1500, %tmp2224_cast

]]></Node>
<StgValue><ssdm name="tmp1504"/></StgValue>
</operation>

<operation id="8852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7107" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:6882  %tmp2227_cast = zext i4 %tmp1511 to i16

]]></Node>
<StgValue><ssdm name="tmp2227_cast"/></StgValue>
</operation>

<operation id="8853" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6883  %tmp1512 = add i16 %tmp1504, %tmp2227_cast

]]></Node>
<StgValue><ssdm name="tmp1512"/></StgValue>
</operation>

<operation id="8854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7139" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:6914  %tmp2234_cast = zext i5 %tmp1528 to i16

]]></Node>
<StgValue><ssdm name="tmp2234_cast"/></StgValue>
</operation>

<operation id="8855" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:6915  %accu_0_23_V = add i16 %tmp1512, %tmp2234_cast

]]></Node>
<StgValue><ssdm name="accu_0_23_V"/></StgValue>
</operation>

<operation id="8856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6916  %empty_2490 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_798_i_i)

]]></Node>
<StgValue><ssdm name="empty_2490"/></StgValue>
</operation>

<operation id="8857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6919  %tmp_799_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_799_i_i"/></StgValue>
</operation>

<operation id="8858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6925  %empty_2491 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_799_i_i)

]]></Node>
<StgValue><ssdm name="empty_2491"/></StgValue>
</operation>

<operation id="8859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6926  %tmp_800_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_800_i_i"/></StgValue>
</operation>

<operation id="8860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6932  %empty_2492 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_800_i_i)

]]></Node>
<StgValue><ssdm name="empty_2492"/></StgValue>
</operation>

<operation id="8861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6933  %tmp_801_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_801_i_i"/></StgValue>
</operation>

<operation id="8862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6939  %empty_2493 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_801_i_i)

]]></Node>
<StgValue><ssdm name="empty_2493"/></StgValue>
</operation>

<operation id="8863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6940  %tmp_802_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_802_i_i"/></StgValue>
</operation>

<operation id="8864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6946  %empty_2494 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_802_i_i)

]]></Node>
<StgValue><ssdm name="empty_2494"/></StgValue>
</operation>

<operation id="8865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6947  %tmp_803_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_803_i_i"/></StgValue>
</operation>

<operation id="8866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6953  %empty_2495 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_803_i_i)

]]></Node>
<StgValue><ssdm name="empty_2495"/></StgValue>
</operation>

<operation id="8867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6954  %tmp_804_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_804_i_i"/></StgValue>
</operation>

<operation id="8868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6960  %empty_2496 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_804_i_i)

]]></Node>
<StgValue><ssdm name="empty_2496"/></StgValue>
</operation>

<operation id="8869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6961  %tmp_805_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_805_i_i"/></StgValue>
</operation>

<operation id="8870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6967  %empty_2497 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_805_i_i)

]]></Node>
<StgValue><ssdm name="empty_2497"/></StgValue>
</operation>

<operation id="8871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6968  %tmp_806_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_806_i_i"/></StgValue>
</operation>

<operation id="8872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6974  %empty_2498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_806_i_i)

]]></Node>
<StgValue><ssdm name="empty_2498"/></StgValue>
</operation>

<operation id="8873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6975  %tmp_807_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_807_i_i"/></StgValue>
</operation>

<operation id="8874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6981  %empty_2499 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_807_i_i)

]]></Node>
<StgValue><ssdm name="empty_2499"/></StgValue>
</operation>

<operation id="8875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6982  %tmp_808_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_808_i_i"/></StgValue>
</operation>

<operation id="8876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6988  %empty_2500 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_808_i_i)

]]></Node>
<StgValue><ssdm name="empty_2500"/></StgValue>
</operation>

<operation id="8877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6989  %tmp_809_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_809_i_i"/></StgValue>
</operation>

<operation id="8878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:6995  %empty_2503 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_809_i_i)

]]></Node>
<StgValue><ssdm name="empty_2503"/></StgValue>
</operation>

<operation id="8879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:6996  %tmp_810_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_810_i_i"/></StgValue>
</operation>

<operation id="8880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7002  %empty_2504 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_810_i_i)

]]></Node>
<StgValue><ssdm name="empty_2504"/></StgValue>
</operation>

<operation id="8881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7003  %tmp_811_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_811_i_i"/></StgValue>
</operation>

<operation id="8882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7009  %empty_2505 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_811_i_i)

]]></Node>
<StgValue><ssdm name="empty_2505"/></StgValue>
</operation>

<operation id="8883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7010  %tmp_812_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_812_i_i"/></StgValue>
</operation>

<operation id="8884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7016  %empty_2506 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_812_i_i)

]]></Node>
<StgValue><ssdm name="empty_2506"/></StgValue>
</operation>

<operation id="8885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7017  %tmp_813_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_813_i_i"/></StgValue>
</operation>

<operation id="8886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7023  %empty_2507 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_813_i_i)

]]></Node>
<StgValue><ssdm name="empty_2507"/></StgValue>
</operation>

<operation id="8887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7024  %tmp_814_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_814_i_i"/></StgValue>
</operation>

<operation id="8888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7030  %empty_2508 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_814_i_i)

]]></Node>
<StgValue><ssdm name="empty_2508"/></StgValue>
</operation>

<operation id="8889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7031  %tmp_815_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_815_i_i"/></StgValue>
</operation>

<operation id="8890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7037  %empty_2509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_815_i_i)

]]></Node>
<StgValue><ssdm name="empty_2509"/></StgValue>
</operation>

<operation id="8891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7038  %tmp_816_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_816_i_i"/></StgValue>
</operation>

<operation id="8892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7044  %empty_2510 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_816_i_i)

]]></Node>
<StgValue><ssdm name="empty_2510"/></StgValue>
</operation>

<operation id="8893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7045  %tmp_817_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_817_i_i"/></StgValue>
</operation>

<operation id="8894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7051  %empty_2511 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_817_i_i)

]]></Node>
<StgValue><ssdm name="empty_2511"/></StgValue>
</operation>

<operation id="8895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7052  %tmp_818_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_818_i_i"/></StgValue>
</operation>

<operation id="8896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7058  %empty_2512 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_818_i_i)

]]></Node>
<StgValue><ssdm name="empty_2512"/></StgValue>
</operation>

<operation id="8897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7059  %tmp_819_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_819_i_i"/></StgValue>
</operation>

<operation id="8898" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7065  %empty_2513 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_819_i_i)

]]></Node>
<StgValue><ssdm name="empty_2513"/></StgValue>
</operation>

<operation id="8899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7066  %tmp_820_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_820_i_i"/></StgValue>
</operation>

<operation id="8900" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7072  %empty_2514 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_820_i_i)

]]></Node>
<StgValue><ssdm name="empty_2514"/></StgValue>
</operation>

<operation id="8901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7073  %tmp_821_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_821_i_i"/></StgValue>
</operation>

<operation id="8902" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7079  %empty_2515 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_821_i_i)

]]></Node>
<StgValue><ssdm name="empty_2515"/></StgValue>
</operation>

<operation id="8903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7080  %tmp_822_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_822_i_i"/></StgValue>
</operation>

<operation id="8904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7086  %empty_2516 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_822_i_i)

]]></Node>
<StgValue><ssdm name="empty_2516"/></StgValue>
</operation>

<operation id="8905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7087  %tmp_823_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_823_i_i"/></StgValue>
</operation>

<operation id="8906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7093  %empty_2517 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_823_i_i)

]]></Node>
<StgValue><ssdm name="empty_2517"/></StgValue>
</operation>

<operation id="8907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7094  %tmp_824_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_824_i_i"/></StgValue>
</operation>

<operation id="8908" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7100  %empty_2518 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_824_i_i)

]]></Node>
<StgValue><ssdm name="empty_2518"/></StgValue>
</operation>

<operation id="8909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7101  %tmp_825_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_825_i_i"/></StgValue>
</operation>

<operation id="8910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7107  %empty_2519 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_825_i_i)

]]></Node>
<StgValue><ssdm name="empty_2519"/></StgValue>
</operation>

<operation id="8911" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7108  %tmp_826_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_826_i_i"/></StgValue>
</operation>

<operation id="8912" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7114  %empty_2520 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_826_i_i)

]]></Node>
<StgValue><ssdm name="empty_2520"/></StgValue>
</operation>

<operation id="8913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7115  %tmp_827_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_827_i_i"/></StgValue>
</operation>

<operation id="8914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7121  %empty_2521 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_827_i_i)

]]></Node>
<StgValue><ssdm name="empty_2521"/></StgValue>
</operation>

<operation id="8915" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7122  %tmp_828_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_828_i_i"/></StgValue>
</operation>

<operation id="8916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7352" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7127  %tmp_44_24_28_i_i = zext i1 %tmp_43_24_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_24_28_i_i"/></StgValue>
</operation>

<operation id="8917" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7128  %empty_2522 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_828_i_i)

]]></Node>
<StgValue><ssdm name="empty_2522"/></StgValue>
</operation>

<operation id="8918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7129  %tmp_829_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_829_i_i"/></StgValue>
</operation>

<operation id="8919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7135  %empty_2523 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_829_i_i)

]]></Node>
<StgValue><ssdm name="empty_2523"/></StgValue>
</operation>

<operation id="8920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7136  %tmp_830_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_830_i_i"/></StgValue>
</operation>

<operation id="8921" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7142  %tmp1561 = add i16 %tmp_44_24_28_i_i, %p_accu_V_0_24_i_i

]]></Node>
<StgValue><ssdm name="tmp1561"/></StgValue>
</operation>

<operation id="8922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7369" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7144  %tmp2316_cast = zext i2 %tmp1562 to i16

]]></Node>
<StgValue><ssdm name="tmp2316_cast"/></StgValue>
</operation>

<operation id="8923" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7145  %tmp1563 = add i16 %tmp1561, %tmp2316_cast

]]></Node>
<StgValue><ssdm name="tmp1563"/></StgValue>
</operation>

<operation id="8924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7376" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7151  %tmp2317_cast = zext i3 %tmp1566 to i16

]]></Node>
<StgValue><ssdm name="tmp2317_cast"/></StgValue>
</operation>

<operation id="8925" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7152  %tmp1567 = add i16 %tmp1563, %tmp2317_cast

]]></Node>
<StgValue><ssdm name="tmp1567"/></StgValue>
</operation>

<operation id="8926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7391" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7166  %tmp2320_cast = zext i4 %tmp1574 to i16

]]></Node>
<StgValue><ssdm name="tmp2320_cast"/></StgValue>
</operation>

<operation id="8927" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7167  %tmp1575 = add i16 %tmp1567, %tmp2320_cast

]]></Node>
<StgValue><ssdm name="tmp1575"/></StgValue>
</operation>

<operation id="8928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7423" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:7198  %tmp2327_cast = zext i5 %tmp1591 to i16

]]></Node>
<StgValue><ssdm name="tmp2327_cast"/></StgValue>
</operation>

<operation id="8929" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7199  %accu_0_24_V = add i16 %tmp1575, %tmp2327_cast

]]></Node>
<StgValue><ssdm name="accu_0_24_V"/></StgValue>
</operation>

<operation id="8930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7200  %empty_2524 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_830_i_i)

]]></Node>
<StgValue><ssdm name="empty_2524"/></StgValue>
</operation>

<operation id="8931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7203  %tmp_831_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_831_i_i"/></StgValue>
</operation>

<operation id="8932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7209  %empty_2525 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_831_i_i)

]]></Node>
<StgValue><ssdm name="empty_2525"/></StgValue>
</operation>

<operation id="8933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7210  %tmp_832_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_832_i_i"/></StgValue>
</operation>

<operation id="8934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7216  %empty_2526 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_832_i_i)

]]></Node>
<StgValue><ssdm name="empty_2526"/></StgValue>
</operation>

<operation id="8935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7217  %tmp_833_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_833_i_i"/></StgValue>
</operation>

<operation id="8936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7223  %empty_2527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_833_i_i)

]]></Node>
<StgValue><ssdm name="empty_2527"/></StgValue>
</operation>

<operation id="8937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7224  %tmp_834_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_834_i_i"/></StgValue>
</operation>

<operation id="8938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7230  %empty_2528 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_834_i_i)

]]></Node>
<StgValue><ssdm name="empty_2528"/></StgValue>
</operation>

<operation id="8939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7231  %tmp_835_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_835_i_i"/></StgValue>
</operation>

<operation id="8940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7237  %empty_2529 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_835_i_i)

]]></Node>
<StgValue><ssdm name="empty_2529"/></StgValue>
</operation>

<operation id="8941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7238  %tmp_836_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_836_i_i"/></StgValue>
</operation>

<operation id="8942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7244  %empty_2530 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_836_i_i)

]]></Node>
<StgValue><ssdm name="empty_2530"/></StgValue>
</operation>

<operation id="8943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7245  %tmp_837_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_837_i_i"/></StgValue>
</operation>

<operation id="8944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7251  %empty_2531 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_837_i_i)

]]></Node>
<StgValue><ssdm name="empty_2531"/></StgValue>
</operation>

<operation id="8945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7252  %tmp_838_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_838_i_i"/></StgValue>
</operation>

<operation id="8946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7258  %empty_2532 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_838_i_i)

]]></Node>
<StgValue><ssdm name="empty_2532"/></StgValue>
</operation>

<operation id="8947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7259  %tmp_839_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_839_i_i"/></StgValue>
</operation>

<operation id="8948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7265  %empty_2533 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_839_i_i)

]]></Node>
<StgValue><ssdm name="empty_2533"/></StgValue>
</operation>

<operation id="8949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7266  %tmp_840_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_840_i_i"/></StgValue>
</operation>

<operation id="8950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7272  %empty_2534 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_840_i_i)

]]></Node>
<StgValue><ssdm name="empty_2534"/></StgValue>
</operation>

<operation id="8951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7273  %tmp_841_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_841_i_i"/></StgValue>
</operation>

<operation id="8952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7279  %empty_2537 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_841_i_i)

]]></Node>
<StgValue><ssdm name="empty_2537"/></StgValue>
</operation>

<operation id="8953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7280  %tmp_842_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_842_i_i"/></StgValue>
</operation>

<operation id="8954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7286  %empty_2538 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_842_i_i)

]]></Node>
<StgValue><ssdm name="empty_2538"/></StgValue>
</operation>

<operation id="8955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7287  %tmp_843_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_843_i_i"/></StgValue>
</operation>

<operation id="8956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7293  %empty_2539 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_843_i_i)

]]></Node>
<StgValue><ssdm name="empty_2539"/></StgValue>
</operation>

<operation id="8957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7294  %tmp_844_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_844_i_i"/></StgValue>
</operation>

<operation id="8958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7300  %empty_2540 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_844_i_i)

]]></Node>
<StgValue><ssdm name="empty_2540"/></StgValue>
</operation>

<operation id="8959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7301  %tmp_845_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_845_i_i"/></StgValue>
</operation>

<operation id="8960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7307  %empty_2541 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_845_i_i)

]]></Node>
<StgValue><ssdm name="empty_2541"/></StgValue>
</operation>

<operation id="8961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7308  %tmp_846_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_846_i_i"/></StgValue>
</operation>

<operation id="8962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7314  %empty_2542 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_846_i_i)

]]></Node>
<StgValue><ssdm name="empty_2542"/></StgValue>
</operation>

<operation id="8963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7315  %tmp_847_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_847_i_i"/></StgValue>
</operation>

<operation id="8964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7321  %empty_2543 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_847_i_i)

]]></Node>
<StgValue><ssdm name="empty_2543"/></StgValue>
</operation>

<operation id="8965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7322  %tmp_848_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_848_i_i"/></StgValue>
</operation>

<operation id="8966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7328  %empty_2544 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_848_i_i)

]]></Node>
<StgValue><ssdm name="empty_2544"/></StgValue>
</operation>

<operation id="8967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7329  %tmp_849_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_849_i_i"/></StgValue>
</operation>

<operation id="8968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7335  %empty_2545 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_849_i_i)

]]></Node>
<StgValue><ssdm name="empty_2545"/></StgValue>
</operation>

<operation id="8969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7336  %tmp_850_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_850_i_i"/></StgValue>
</operation>

<operation id="8970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7342  %empty_2546 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_850_i_i)

]]></Node>
<StgValue><ssdm name="empty_2546"/></StgValue>
</operation>

<operation id="8971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7343  %tmp_851_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_851_i_i"/></StgValue>
</operation>

<operation id="8972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7349  %empty_2547 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_851_i_i)

]]></Node>
<StgValue><ssdm name="empty_2547"/></StgValue>
</operation>

<operation id="8973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7350  %tmp_852_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_852_i_i"/></StgValue>
</operation>

<operation id="8974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7356  %empty_2548 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_852_i_i)

]]></Node>
<StgValue><ssdm name="empty_2548"/></StgValue>
</operation>

<operation id="8975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7357  %tmp_853_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_853_i_i"/></StgValue>
</operation>

<operation id="8976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7363  %empty_2549 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_853_i_i)

]]></Node>
<StgValue><ssdm name="empty_2549"/></StgValue>
</operation>

<operation id="8977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7364  %tmp_854_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_854_i_i"/></StgValue>
</operation>

<operation id="8978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7370  %empty_2550 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_854_i_i)

]]></Node>
<StgValue><ssdm name="empty_2550"/></StgValue>
</operation>

<operation id="8979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7371  %tmp_855_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_855_i_i"/></StgValue>
</operation>

<operation id="8980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7377  %empty_2551 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_855_i_i)

]]></Node>
<StgValue><ssdm name="empty_2551"/></StgValue>
</operation>

<operation id="8981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7378  %tmp_856_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_856_i_i"/></StgValue>
</operation>

<operation id="8982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7384  %empty_2552 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_856_i_i)

]]></Node>
<StgValue><ssdm name="empty_2552"/></StgValue>
</operation>

<operation id="8983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7385  %tmp_857_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_857_i_i"/></StgValue>
</operation>

<operation id="8984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7391  %empty_2553 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_857_i_i)

]]></Node>
<StgValue><ssdm name="empty_2553"/></StgValue>
</operation>

<operation id="8985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7392  %tmp_858_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_858_i_i"/></StgValue>
</operation>

<operation id="8986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7398  %empty_2554 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_858_i_i)

]]></Node>
<StgValue><ssdm name="empty_2554"/></StgValue>
</operation>

<operation id="8987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7399  %tmp_859_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_859_i_i"/></StgValue>
</operation>

<operation id="8988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7405  %empty_2555 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_859_i_i)

]]></Node>
<StgValue><ssdm name="empty_2555"/></StgValue>
</operation>

<operation id="8989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7406  %tmp_860_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_860_i_i"/></StgValue>
</operation>

<operation id="8990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7636" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7411  %tmp_44_25_28_i_i = zext i1 %tmp_43_25_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_25_28_i_i"/></StgValue>
</operation>

<operation id="8991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7412  %empty_2556 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_860_i_i)

]]></Node>
<StgValue><ssdm name="empty_2556"/></StgValue>
</operation>

<operation id="8992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7413  %tmp_861_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_861_i_i"/></StgValue>
</operation>

<operation id="8993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7419  %empty_2557 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_861_i_i)

]]></Node>
<StgValue><ssdm name="empty_2557"/></StgValue>
</operation>

<operation id="8994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7420  %tmp_862_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_862_i_i"/></StgValue>
</operation>

<operation id="8995" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7426  %tmp1624 = add i16 %tmp_44_25_28_i_i, %p_accu_V_0_25_i_i

]]></Node>
<StgValue><ssdm name="tmp1624"/></StgValue>
</operation>

<operation id="8996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7653" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7428  %tmp2409_cast = zext i2 %tmp1625 to i16

]]></Node>
<StgValue><ssdm name="tmp2409_cast"/></StgValue>
</operation>

<operation id="8997" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7429  %tmp1626 = add i16 %tmp1624, %tmp2409_cast

]]></Node>
<StgValue><ssdm name="tmp1626"/></StgValue>
</operation>

<operation id="8998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7660" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7435  %tmp2410_cast = zext i3 %tmp1629 to i16

]]></Node>
<StgValue><ssdm name="tmp2410_cast"/></StgValue>
</operation>

<operation id="8999" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7436  %tmp1630 = add i16 %tmp1626, %tmp2410_cast

]]></Node>
<StgValue><ssdm name="tmp1630"/></StgValue>
</operation>

<operation id="9000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7675" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7450  %tmp2413_cast = zext i4 %tmp1637 to i16

]]></Node>
<StgValue><ssdm name="tmp2413_cast"/></StgValue>
</operation>

<operation id="9001" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7451  %tmp1638 = add i16 %tmp1630, %tmp2413_cast

]]></Node>
<StgValue><ssdm name="tmp1638"/></StgValue>
</operation>

<operation id="9002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7707" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:7482  %tmp2420_cast = zext i5 %tmp1654 to i16

]]></Node>
<StgValue><ssdm name="tmp2420_cast"/></StgValue>
</operation>

<operation id="9003" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7483  %accu_0_25_V = add i16 %tmp1638, %tmp2420_cast

]]></Node>
<StgValue><ssdm name="accu_0_25_V"/></StgValue>
</operation>

<operation id="9004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7484  %empty_2558 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_862_i_i)

]]></Node>
<StgValue><ssdm name="empty_2558"/></StgValue>
</operation>

<operation id="9005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7487  %tmp_863_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_863_i_i"/></StgValue>
</operation>

<operation id="9006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7493  %empty_2559 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_863_i_i)

]]></Node>
<StgValue><ssdm name="empty_2559"/></StgValue>
</operation>

<operation id="9007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7494  %tmp_864_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_864_i_i"/></StgValue>
</operation>

<operation id="9008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7500  %empty_2560 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_864_i_i)

]]></Node>
<StgValue><ssdm name="empty_2560"/></StgValue>
</operation>

<operation id="9009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7501  %tmp_865_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_865_i_i"/></StgValue>
</operation>

<operation id="9010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7507  %empty_2561 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_865_i_i)

]]></Node>
<StgValue><ssdm name="empty_2561"/></StgValue>
</operation>

<operation id="9011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7508  %tmp_866_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_866_i_i"/></StgValue>
</operation>

<operation id="9012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7514  %empty_2562 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_866_i_i)

]]></Node>
<StgValue><ssdm name="empty_2562"/></StgValue>
</operation>

<operation id="9013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7515  %tmp_867_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_867_i_i"/></StgValue>
</operation>

<operation id="9014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7521  %empty_2563 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_867_i_i)

]]></Node>
<StgValue><ssdm name="empty_2563"/></StgValue>
</operation>

<operation id="9015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7522  %tmp_868_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_868_i_i"/></StgValue>
</operation>

<operation id="9016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7528  %empty_2564 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_868_i_i)

]]></Node>
<StgValue><ssdm name="empty_2564"/></StgValue>
</operation>

<operation id="9017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7529  %tmp_869_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_869_i_i"/></StgValue>
</operation>

<operation id="9018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7535  %empty_2565 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_869_i_i)

]]></Node>
<StgValue><ssdm name="empty_2565"/></StgValue>
</operation>

<operation id="9019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7536  %tmp_870_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_870_i_i"/></StgValue>
</operation>

<operation id="9020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7542  %empty_2566 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_870_i_i)

]]></Node>
<StgValue><ssdm name="empty_2566"/></StgValue>
</operation>

<operation id="9021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7543  %tmp_871_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_871_i_i"/></StgValue>
</operation>

<operation id="9022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7549  %empty_2567 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_871_i_i)

]]></Node>
<StgValue><ssdm name="empty_2567"/></StgValue>
</operation>

<operation id="9023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7775" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7550  %tmp_872_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_872_i_i"/></StgValue>
</operation>

<operation id="9024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7556  %empty_2568 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_872_i_i)

]]></Node>
<StgValue><ssdm name="empty_2568"/></StgValue>
</operation>

<operation id="9025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7557  %tmp_873_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_873_i_i"/></StgValue>
</operation>

<operation id="9026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7563  %empty_2571 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_873_i_i)

]]></Node>
<StgValue><ssdm name="empty_2571"/></StgValue>
</operation>

<operation id="9027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7564  %tmp_874_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_874_i_i"/></StgValue>
</operation>

<operation id="9028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7570  %empty_2572 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_874_i_i)

]]></Node>
<StgValue><ssdm name="empty_2572"/></StgValue>
</operation>

<operation id="9029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7571  %tmp_875_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_875_i_i"/></StgValue>
</operation>

<operation id="9030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7577  %empty_2573 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_875_i_i)

]]></Node>
<StgValue><ssdm name="empty_2573"/></StgValue>
</operation>

<operation id="9031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7578  %tmp_876_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_876_i_i"/></StgValue>
</operation>

<operation id="9032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7584  %empty_2574 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_876_i_i)

]]></Node>
<StgValue><ssdm name="empty_2574"/></StgValue>
</operation>

<operation id="9033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7585  %tmp_877_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_877_i_i"/></StgValue>
</operation>

<operation id="9034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7591  %empty_2575 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_877_i_i)

]]></Node>
<StgValue><ssdm name="empty_2575"/></StgValue>
</operation>

<operation id="9035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7592  %tmp_878_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_878_i_i"/></StgValue>
</operation>

<operation id="9036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7598  %empty_2576 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_878_i_i)

]]></Node>
<StgValue><ssdm name="empty_2576"/></StgValue>
</operation>

<operation id="9037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7599  %tmp_879_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_879_i_i"/></StgValue>
</operation>

<operation id="9038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7605  %empty_2577 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_879_i_i)

]]></Node>
<StgValue><ssdm name="empty_2577"/></StgValue>
</operation>

<operation id="9039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7606  %tmp_880_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_880_i_i"/></StgValue>
</operation>

<operation id="9040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7612  %empty_2578 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_880_i_i)

]]></Node>
<StgValue><ssdm name="empty_2578"/></StgValue>
</operation>

<operation id="9041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7613  %tmp_881_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_881_i_i"/></StgValue>
</operation>

<operation id="9042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7619  %empty_2579 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_881_i_i)

]]></Node>
<StgValue><ssdm name="empty_2579"/></StgValue>
</operation>

<operation id="9043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7620  %tmp_882_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_882_i_i"/></StgValue>
</operation>

<operation id="9044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7626  %empty_2580 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_882_i_i)

]]></Node>
<StgValue><ssdm name="empty_2580"/></StgValue>
</operation>

<operation id="9045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7627  %tmp_883_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_883_i_i"/></StgValue>
</operation>

<operation id="9046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7633  %empty_2581 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_883_i_i)

]]></Node>
<StgValue><ssdm name="empty_2581"/></StgValue>
</operation>

<operation id="9047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7634  %tmp_884_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_884_i_i"/></StgValue>
</operation>

<operation id="9048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7640  %empty_2582 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_884_i_i)

]]></Node>
<StgValue><ssdm name="empty_2582"/></StgValue>
</operation>

<operation id="9049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7641  %tmp_885_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_885_i_i"/></StgValue>
</operation>

<operation id="9050" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7647  %empty_2583 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_885_i_i)

]]></Node>
<StgValue><ssdm name="empty_2583"/></StgValue>
</operation>

<operation id="9051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7648  %tmp_886_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_886_i_i"/></StgValue>
</operation>

<operation id="9052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7654  %empty_2584 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_886_i_i)

]]></Node>
<StgValue><ssdm name="empty_2584"/></StgValue>
</operation>

<operation id="9053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7880" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7655  %tmp_887_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_887_i_i"/></StgValue>
</operation>

<operation id="9054" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7661  %empty_2585 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_887_i_i)

]]></Node>
<StgValue><ssdm name="empty_2585"/></StgValue>
</operation>

<operation id="9055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7662  %tmp_888_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_888_i_i"/></StgValue>
</operation>

<operation id="9056" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7668  %empty_2586 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_888_i_i)

]]></Node>
<StgValue><ssdm name="empty_2586"/></StgValue>
</operation>

<operation id="9057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7894" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7669  %tmp_889_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_889_i_i"/></StgValue>
</operation>

<operation id="9058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7675  %empty_2587 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_889_i_i)

]]></Node>
<StgValue><ssdm name="empty_2587"/></StgValue>
</operation>

<operation id="9059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7676  %tmp_890_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_890_i_i"/></StgValue>
</operation>

<operation id="9060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7682  %empty_2588 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_890_i_i)

]]></Node>
<StgValue><ssdm name="empty_2588"/></StgValue>
</operation>

<operation id="9061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7683  %tmp_891_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_891_i_i"/></StgValue>
</operation>

<operation id="9062" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7689  %empty_2589 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_891_i_i)

]]></Node>
<StgValue><ssdm name="empty_2589"/></StgValue>
</operation>

<operation id="9063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7690  %tmp_892_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_892_i_i"/></StgValue>
</operation>

<operation id="9064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7920" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7695  %tmp_44_26_28_i_i = zext i1 %tmp_43_26_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_26_28_i_i"/></StgValue>
</operation>

<operation id="9065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7696  %empty_2590 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_892_i_i)

]]></Node>
<StgValue><ssdm name="empty_2590"/></StgValue>
</operation>

<operation id="9066" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7922" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7697  %tmp_893_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_893_i_i"/></StgValue>
</operation>

<operation id="9067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7703  %empty_2591 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_893_i_i)

]]></Node>
<StgValue><ssdm name="empty_2591"/></StgValue>
</operation>

<operation id="9068" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7704  %tmp_894_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_894_i_i"/></StgValue>
</operation>

<operation id="9069" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7710  %tmp1687 = add i16 %tmp_44_26_28_i_i, %p_accu_V_0_26_i_i

]]></Node>
<StgValue><ssdm name="tmp1687"/></StgValue>
</operation>

<operation id="9070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7937" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7712  %tmp2502_cast = zext i2 %tmp1688 to i16

]]></Node>
<StgValue><ssdm name="tmp2502_cast"/></StgValue>
</operation>

<operation id="9071" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7713  %tmp1689 = add i16 %tmp1687, %tmp2502_cast

]]></Node>
<StgValue><ssdm name="tmp1689"/></StgValue>
</operation>

<operation id="9072" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7944" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:7719  %tmp2503_cast = zext i3 %tmp1692 to i16

]]></Node>
<StgValue><ssdm name="tmp2503_cast"/></StgValue>
</operation>

<operation id="9073" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7720  %tmp1693 = add i16 %tmp1689, %tmp2503_cast

]]></Node>
<StgValue><ssdm name="tmp1693"/></StgValue>
</operation>

<operation id="9074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7959" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:7734  %tmp2506_cast = zext i4 %tmp1700 to i16

]]></Node>
<StgValue><ssdm name="tmp2506_cast"/></StgValue>
</operation>

<operation id="9075" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7735  %tmp1701 = add i16 %tmp1693, %tmp2506_cast

]]></Node>
<StgValue><ssdm name="tmp1701"/></StgValue>
</operation>

<operation id="9076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7991" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:7766  %tmp2513_cast = zext i5 %tmp1717 to i16

]]></Node>
<StgValue><ssdm name="tmp2513_cast"/></StgValue>
</operation>

<operation id="9077" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7767  %accu_0_26_V = add i16 %tmp1701, %tmp2513_cast

]]></Node>
<StgValue><ssdm name="accu_0_26_V"/></StgValue>
</operation>

<operation id="9078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7768  %empty_2592 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_894_i_i)

]]></Node>
<StgValue><ssdm name="empty_2592"/></StgValue>
</operation>

<operation id="9079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7771  %tmp_895_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_895_i_i"/></StgValue>
</operation>

<operation id="9080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7777  %empty_2593 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_895_i_i)

]]></Node>
<StgValue><ssdm name="empty_2593"/></StgValue>
</operation>

<operation id="9081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7778  %tmp_896_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_896_i_i"/></StgValue>
</operation>

<operation id="9082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7784  %empty_2594 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_896_i_i)

]]></Node>
<StgValue><ssdm name="empty_2594"/></StgValue>
</operation>

<operation id="9083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7785  %tmp_897_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_897_i_i"/></StgValue>
</operation>

<operation id="9084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7791  %empty_2595 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_897_i_i)

]]></Node>
<StgValue><ssdm name="empty_2595"/></StgValue>
</operation>

<operation id="9085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8017" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7792  %tmp_898_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_898_i_i"/></StgValue>
</operation>

<operation id="9086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7798  %empty_2596 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_898_i_i)

]]></Node>
<StgValue><ssdm name="empty_2596"/></StgValue>
</operation>

<operation id="9087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7799  %tmp_899_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_899_i_i"/></StgValue>
</operation>

<operation id="9088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7805  %empty_2597 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_899_i_i)

]]></Node>
<StgValue><ssdm name="empty_2597"/></StgValue>
</operation>

<operation id="9089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8031" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7806  %tmp_900_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_900_i_i"/></StgValue>
</operation>

<operation id="9090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7812  %empty_2598 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_900_i_i)

]]></Node>
<StgValue><ssdm name="empty_2598"/></StgValue>
</operation>

<operation id="9091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7813  %tmp_901_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_901_i_i"/></StgValue>
</operation>

<operation id="9092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7819  %empty_2599 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_901_i_i)

]]></Node>
<StgValue><ssdm name="empty_2599"/></StgValue>
</operation>

<operation id="9093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7820  %tmp_902_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_902_i_i"/></StgValue>
</operation>

<operation id="9094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7826  %empty_2600 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_902_i_i)

]]></Node>
<StgValue><ssdm name="empty_2600"/></StgValue>
</operation>

<operation id="9095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7827  %tmp_903_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_903_i_i"/></StgValue>
</operation>

<operation id="9096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7833  %empty_2601 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_903_i_i)

]]></Node>
<StgValue><ssdm name="empty_2601"/></StgValue>
</operation>

<operation id="9097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8059" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7834  %tmp_904_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_904_i_i"/></StgValue>
</operation>

<operation id="9098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7840  %empty_2602 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_904_i_i)

]]></Node>
<StgValue><ssdm name="empty_2602"/></StgValue>
</operation>

<operation id="9099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8066" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7841  %tmp_905_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_905_i_i"/></StgValue>
</operation>

<operation id="9100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7847  %empty_2605 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_905_i_i)

]]></Node>
<StgValue><ssdm name="empty_2605"/></StgValue>
</operation>

<operation id="9101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7848  %tmp_906_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_906_i_i"/></StgValue>
</operation>

<operation id="9102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7854  %empty_2606 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_906_i_i)

]]></Node>
<StgValue><ssdm name="empty_2606"/></StgValue>
</operation>

<operation id="9103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8080" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7855  %tmp_907_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_907_i_i"/></StgValue>
</operation>

<operation id="9104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7861  %empty_2607 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_907_i_i)

]]></Node>
<StgValue><ssdm name="empty_2607"/></StgValue>
</operation>

<operation id="9105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7862  %tmp_908_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_908_i_i"/></StgValue>
</operation>

<operation id="9106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7868  %empty_2608 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_908_i_i)

]]></Node>
<StgValue><ssdm name="empty_2608"/></StgValue>
</operation>

<operation id="9107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7869  %tmp_909_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_909_i_i"/></StgValue>
</operation>

<operation id="9108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7875  %empty_2609 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_909_i_i)

]]></Node>
<StgValue><ssdm name="empty_2609"/></StgValue>
</operation>

<operation id="9109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7876  %tmp_910_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_910_i_i"/></StgValue>
</operation>

<operation id="9110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7882  %empty_2610 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_910_i_i)

]]></Node>
<StgValue><ssdm name="empty_2610"/></StgValue>
</operation>

<operation id="9111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7883  %tmp_911_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_911_i_i"/></StgValue>
</operation>

<operation id="9112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7889  %empty_2611 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_911_i_i)

]]></Node>
<StgValue><ssdm name="empty_2611"/></StgValue>
</operation>

<operation id="9113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7890  %tmp_912_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_912_i_i"/></StgValue>
</operation>

<operation id="9114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7896  %empty_2612 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_912_i_i)

]]></Node>
<StgValue><ssdm name="empty_2612"/></StgValue>
</operation>

<operation id="9115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7897  %tmp_913_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_913_i_i"/></StgValue>
</operation>

<operation id="9116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7903  %empty_2613 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_913_i_i)

]]></Node>
<StgValue><ssdm name="empty_2613"/></StgValue>
</operation>

<operation id="9117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7904  %tmp_914_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_914_i_i"/></StgValue>
</operation>

<operation id="9118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7910  %empty_2614 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_914_i_i)

]]></Node>
<StgValue><ssdm name="empty_2614"/></StgValue>
</operation>

<operation id="9119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7911  %tmp_915_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_915_i_i"/></StgValue>
</operation>

<operation id="9120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7917  %empty_2615 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_915_i_i)

]]></Node>
<StgValue><ssdm name="empty_2615"/></StgValue>
</operation>

<operation id="9121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7918  %tmp_916_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_916_i_i"/></StgValue>
</operation>

<operation id="9122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7924  %empty_2616 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_916_i_i)

]]></Node>
<StgValue><ssdm name="empty_2616"/></StgValue>
</operation>

<operation id="9123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7925  %tmp_917_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_917_i_i"/></StgValue>
</operation>

<operation id="9124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7931  %empty_2617 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_917_i_i)

]]></Node>
<StgValue><ssdm name="empty_2617"/></StgValue>
</operation>

<operation id="9125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7932  %tmp_918_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_918_i_i"/></StgValue>
</operation>

<operation id="9126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7938  %empty_2618 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_918_i_i)

]]></Node>
<StgValue><ssdm name="empty_2618"/></StgValue>
</operation>

<operation id="9127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7939  %tmp_919_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_919_i_i"/></StgValue>
</operation>

<operation id="9128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7945  %empty_2619 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_919_i_i)

]]></Node>
<StgValue><ssdm name="empty_2619"/></StgValue>
</operation>

<operation id="9129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7946  %tmp_920_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_920_i_i"/></StgValue>
</operation>

<operation id="9130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7952  %empty_2620 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_920_i_i)

]]></Node>
<StgValue><ssdm name="empty_2620"/></StgValue>
</operation>

<operation id="9131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7953  %tmp_921_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_921_i_i"/></StgValue>
</operation>

<operation id="9132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7959  %empty_2621 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_921_i_i)

]]></Node>
<StgValue><ssdm name="empty_2621"/></StgValue>
</operation>

<operation id="9133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7960  %tmp_922_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_922_i_i"/></StgValue>
</operation>

<operation id="9134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7966  %empty_2622 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_922_i_i)

]]></Node>
<StgValue><ssdm name="empty_2622"/></StgValue>
</operation>

<operation id="9135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7967  %tmp_923_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_923_i_i"/></StgValue>
</operation>

<operation id="9136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7973  %empty_2623 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_923_i_i)

]]></Node>
<StgValue><ssdm name="empty_2623"/></StgValue>
</operation>

<operation id="9137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7974  %tmp_924_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_924_i_i"/></StgValue>
</operation>

<operation id="9138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8204" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:7979  %tmp_44_27_28_i_i = zext i1 %tmp_43_27_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_27_28_i_i"/></StgValue>
</operation>

<operation id="9139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7980  %empty_2624 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_924_i_i)

]]></Node>
<StgValue><ssdm name="empty_2624"/></StgValue>
</operation>

<operation id="9140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7981  %tmp_925_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_925_i_i"/></StgValue>
</operation>

<operation id="9141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:7987  %empty_2625 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_925_i_i)

]]></Node>
<StgValue><ssdm name="empty_2625"/></StgValue>
</operation>

<operation id="9142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:7988  %tmp_926_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_926_i_i"/></StgValue>
</operation>

<operation id="9143" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7994  %tmp1750 = add i16 %tmp_44_27_28_i_i, %p_accu_V_0_27_i_i

]]></Node>
<StgValue><ssdm name="tmp1750"/></StgValue>
</operation>

<operation id="9144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8221" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:7996  %tmp2595_cast = zext i2 %tmp1751 to i16

]]></Node>
<StgValue><ssdm name="tmp2595_cast"/></StgValue>
</operation>

<operation id="9145" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:7997  %tmp1752 = add i16 %tmp1750, %tmp2595_cast

]]></Node>
<StgValue><ssdm name="tmp1752"/></StgValue>
</operation>

<operation id="9146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8228" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8003  %tmp2596_cast = zext i3 %tmp1755 to i16

]]></Node>
<StgValue><ssdm name="tmp2596_cast"/></StgValue>
</operation>

<operation id="9147" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8004  %tmp1756 = add i16 %tmp1752, %tmp2596_cast

]]></Node>
<StgValue><ssdm name="tmp1756"/></StgValue>
</operation>

<operation id="9148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8243" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8018  %tmp2599_cast = zext i4 %tmp1763 to i16

]]></Node>
<StgValue><ssdm name="tmp2599_cast"/></StgValue>
</operation>

<operation id="9149" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8019  %tmp1764 = add i16 %tmp1756, %tmp2599_cast

]]></Node>
<StgValue><ssdm name="tmp1764"/></StgValue>
</operation>

<operation id="9150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8275" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:8050  %tmp2606_cast = zext i5 %tmp1780 to i16

]]></Node>
<StgValue><ssdm name="tmp2606_cast"/></StgValue>
</operation>

<operation id="9151" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8051  %accu_0_27_V = add i16 %tmp1764, %tmp2606_cast

]]></Node>
<StgValue><ssdm name="accu_0_27_V"/></StgValue>
</operation>

<operation id="9152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8052  %empty_2626 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_926_i_i)

]]></Node>
<StgValue><ssdm name="empty_2626"/></StgValue>
</operation>

<operation id="9153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8055  %tmp_927_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_927_i_i"/></StgValue>
</operation>

<operation id="9154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8061  %empty_2627 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_927_i_i)

]]></Node>
<StgValue><ssdm name="empty_2627"/></StgValue>
</operation>

<operation id="9155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8062  %tmp_928_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_928_i_i"/></StgValue>
</operation>

<operation id="9156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8068  %empty_2628 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_928_i_i)

]]></Node>
<StgValue><ssdm name="empty_2628"/></StgValue>
</operation>

<operation id="9157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8069  %tmp_929_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_929_i_i"/></StgValue>
</operation>

<operation id="9158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8075  %empty_2629 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_929_i_i)

]]></Node>
<StgValue><ssdm name="empty_2629"/></StgValue>
</operation>

<operation id="9159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8076  %tmp_930_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_930_i_i"/></StgValue>
</operation>

<operation id="9160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8082  %empty_2630 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_930_i_i)

]]></Node>
<StgValue><ssdm name="empty_2630"/></StgValue>
</operation>

<operation id="9161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8083  %tmp_931_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_931_i_i"/></StgValue>
</operation>

<operation id="9162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8089  %empty_2631 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_931_i_i)

]]></Node>
<StgValue><ssdm name="empty_2631"/></StgValue>
</operation>

<operation id="9163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8090  %tmp_932_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_932_i_i"/></StgValue>
</operation>

<operation id="9164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8096  %empty_2632 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_932_i_i)

]]></Node>
<StgValue><ssdm name="empty_2632"/></StgValue>
</operation>

<operation id="9165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8097  %tmp_933_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_933_i_i"/></StgValue>
</operation>

<operation id="9166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8103  %empty_2633 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_933_i_i)

]]></Node>
<StgValue><ssdm name="empty_2633"/></StgValue>
</operation>

<operation id="9167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8104  %tmp_934_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_934_i_i"/></StgValue>
</operation>

<operation id="9168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8110  %empty_2634 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_934_i_i)

]]></Node>
<StgValue><ssdm name="empty_2634"/></StgValue>
</operation>

<operation id="9169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8111  %tmp_935_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_935_i_i"/></StgValue>
</operation>

<operation id="9170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8117  %empty_2635 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_935_i_i)

]]></Node>
<StgValue><ssdm name="empty_2635"/></StgValue>
</operation>

<operation id="9171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8118  %tmp_936_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_936_i_i"/></StgValue>
</operation>

<operation id="9172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8124  %empty_2636 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_936_i_i)

]]></Node>
<StgValue><ssdm name="empty_2636"/></StgValue>
</operation>

<operation id="9173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8125  %tmp_937_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_937_i_i"/></StgValue>
</operation>

<operation id="9174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8131  %empty_2639 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_937_i_i)

]]></Node>
<StgValue><ssdm name="empty_2639"/></StgValue>
</operation>

<operation id="9175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8132  %tmp_938_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_938_i_i"/></StgValue>
</operation>

<operation id="9176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8138  %empty_2640 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_938_i_i)

]]></Node>
<StgValue><ssdm name="empty_2640"/></StgValue>
</operation>

<operation id="9177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8139  %tmp_939_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_939_i_i"/></StgValue>
</operation>

<operation id="9178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8145  %empty_2641 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_939_i_i)

]]></Node>
<StgValue><ssdm name="empty_2641"/></StgValue>
</operation>

<operation id="9179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8146  %tmp_940_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_940_i_i"/></StgValue>
</operation>

<operation id="9180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8152  %empty_2642 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_940_i_i)

]]></Node>
<StgValue><ssdm name="empty_2642"/></StgValue>
</operation>

<operation id="9181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8153  %tmp_941_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_941_i_i"/></StgValue>
</operation>

<operation id="9182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8159  %empty_2643 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_941_i_i)

]]></Node>
<StgValue><ssdm name="empty_2643"/></StgValue>
</operation>

<operation id="9183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8160  %tmp_942_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_942_i_i"/></StgValue>
</operation>

<operation id="9184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8166  %empty_2644 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_942_i_i)

]]></Node>
<StgValue><ssdm name="empty_2644"/></StgValue>
</operation>

<operation id="9185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8167  %tmp_943_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_943_i_i"/></StgValue>
</operation>

<operation id="9186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8173  %empty_2645 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_943_i_i)

]]></Node>
<StgValue><ssdm name="empty_2645"/></StgValue>
</operation>

<operation id="9187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8174  %tmp_944_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_944_i_i"/></StgValue>
</operation>

<operation id="9188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8180  %empty_2646 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_944_i_i)

]]></Node>
<StgValue><ssdm name="empty_2646"/></StgValue>
</operation>

<operation id="9189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8181  %tmp_945_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_945_i_i"/></StgValue>
</operation>

<operation id="9190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8187  %empty_2647 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_945_i_i)

]]></Node>
<StgValue><ssdm name="empty_2647"/></StgValue>
</operation>

<operation id="9191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8188  %tmp_946_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_946_i_i"/></StgValue>
</operation>

<operation id="9192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8194  %empty_2648 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_946_i_i)

]]></Node>
<StgValue><ssdm name="empty_2648"/></StgValue>
</operation>

<operation id="9193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8195  %tmp_947_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_947_i_i"/></StgValue>
</operation>

<operation id="9194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8201  %empty_2649 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_947_i_i)

]]></Node>
<StgValue><ssdm name="empty_2649"/></StgValue>
</operation>

<operation id="9195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8202  %tmp_948_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_948_i_i"/></StgValue>
</operation>

<operation id="9196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8208  %empty_2650 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_948_i_i)

]]></Node>
<StgValue><ssdm name="empty_2650"/></StgValue>
</operation>

<operation id="9197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8209  %tmp_949_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_949_i_i"/></StgValue>
</operation>

<operation id="9198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8215  %empty_2651 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_949_i_i)

]]></Node>
<StgValue><ssdm name="empty_2651"/></StgValue>
</operation>

<operation id="9199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8216  %tmp_950_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_950_i_i"/></StgValue>
</operation>

<operation id="9200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8222  %empty_2652 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_950_i_i)

]]></Node>
<StgValue><ssdm name="empty_2652"/></StgValue>
</operation>

<operation id="9201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8223  %tmp_951_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_951_i_i"/></StgValue>
</operation>

<operation id="9202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8229  %empty_2653 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_951_i_i)

]]></Node>
<StgValue><ssdm name="empty_2653"/></StgValue>
</operation>

<operation id="9203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8230  %tmp_952_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_952_i_i"/></StgValue>
</operation>

<operation id="9204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8236  %empty_2654 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_952_i_i)

]]></Node>
<StgValue><ssdm name="empty_2654"/></StgValue>
</operation>

<operation id="9205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8237  %tmp_953_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_953_i_i"/></StgValue>
</operation>

<operation id="9206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8243  %empty_2655 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_953_i_i)

]]></Node>
<StgValue><ssdm name="empty_2655"/></StgValue>
</operation>

<operation id="9207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8244  %tmp_954_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_954_i_i"/></StgValue>
</operation>

<operation id="9208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8250  %empty_2656 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_954_i_i)

]]></Node>
<StgValue><ssdm name="empty_2656"/></StgValue>
</operation>

<operation id="9209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8251  %tmp_955_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_955_i_i"/></StgValue>
</operation>

<operation id="9210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8257  %empty_2657 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_955_i_i)

]]></Node>
<StgValue><ssdm name="empty_2657"/></StgValue>
</operation>

<operation id="9211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8258  %tmp_956_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_956_i_i"/></StgValue>
</operation>

<operation id="9212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8488" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8263  %tmp_44_28_28_i_i = zext i1 %tmp_43_28_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_28_28_i_i"/></StgValue>
</operation>

<operation id="9213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8264  %empty_2658 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_956_i_i)

]]></Node>
<StgValue><ssdm name="empty_2658"/></StgValue>
</operation>

<operation id="9214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8265  %tmp_957_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_957_i_i"/></StgValue>
</operation>

<operation id="9215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8271  %empty_2659 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_957_i_i)

]]></Node>
<StgValue><ssdm name="empty_2659"/></StgValue>
</operation>

<operation id="9216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8272  %tmp_958_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_958_i_i"/></StgValue>
</operation>

<operation id="9217" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8278  %tmp1813 = add i16 %tmp_44_28_28_i_i, %p_accu_V_0_28_i_i

]]></Node>
<StgValue><ssdm name="tmp1813"/></StgValue>
</operation>

<operation id="9218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8505" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8280  %tmp2688_cast = zext i2 %tmp1814 to i16

]]></Node>
<StgValue><ssdm name="tmp2688_cast"/></StgValue>
</operation>

<operation id="9219" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8281  %tmp1815 = add i16 %tmp1813, %tmp2688_cast

]]></Node>
<StgValue><ssdm name="tmp1815"/></StgValue>
</operation>

<operation id="9220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8512" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8287  %tmp2689_cast = zext i3 %tmp1818 to i16

]]></Node>
<StgValue><ssdm name="tmp2689_cast"/></StgValue>
</operation>

<operation id="9221" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8288  %tmp1819 = add i16 %tmp1815, %tmp2689_cast

]]></Node>
<StgValue><ssdm name="tmp1819"/></StgValue>
</operation>

<operation id="9222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8527" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8302  %tmp2692_cast = zext i4 %tmp1826 to i16

]]></Node>
<StgValue><ssdm name="tmp2692_cast"/></StgValue>
</operation>

<operation id="9223" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8303  %tmp1827 = add i16 %tmp1819, %tmp2692_cast

]]></Node>
<StgValue><ssdm name="tmp1827"/></StgValue>
</operation>

<operation id="9224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8559" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:8334  %tmp2699_cast = zext i5 %tmp1843 to i16

]]></Node>
<StgValue><ssdm name="tmp2699_cast"/></StgValue>
</operation>

<operation id="9225" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8335  %accu_0_28_V = add i16 %tmp1827, %tmp2699_cast

]]></Node>
<StgValue><ssdm name="accu_0_28_V"/></StgValue>
</operation>

<operation id="9226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8336  %empty_2660 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_958_i_i)

]]></Node>
<StgValue><ssdm name="empty_2660"/></StgValue>
</operation>

<operation id="9227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8339  %tmp_959_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_959_i_i"/></StgValue>
</operation>

<operation id="9228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8345  %empty_2661 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_959_i_i)

]]></Node>
<StgValue><ssdm name="empty_2661"/></StgValue>
</operation>

<operation id="9229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8346  %tmp_960_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_960_i_i"/></StgValue>
</operation>

<operation id="9230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8352  %empty_2662 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_960_i_i)

]]></Node>
<StgValue><ssdm name="empty_2662"/></StgValue>
</operation>

<operation id="9231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8353  %tmp_961_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_961_i_i"/></StgValue>
</operation>

<operation id="9232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8359  %empty_2663 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_961_i_i)

]]></Node>
<StgValue><ssdm name="empty_2663"/></StgValue>
</operation>

<operation id="9233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8360  %tmp_962_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_962_i_i"/></StgValue>
</operation>

<operation id="9234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8366  %empty_2664 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_962_i_i)

]]></Node>
<StgValue><ssdm name="empty_2664"/></StgValue>
</operation>

<operation id="9235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8367  %tmp_963_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_963_i_i"/></StgValue>
</operation>

<operation id="9236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8373  %empty_2665 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_963_i_i)

]]></Node>
<StgValue><ssdm name="empty_2665"/></StgValue>
</operation>

<operation id="9237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8374  %tmp_964_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_964_i_i"/></StgValue>
</operation>

<operation id="9238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8380  %empty_2666 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_964_i_i)

]]></Node>
<StgValue><ssdm name="empty_2666"/></StgValue>
</operation>

<operation id="9239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8381  %tmp_965_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_965_i_i"/></StgValue>
</operation>

<operation id="9240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8387  %empty_2667 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_965_i_i)

]]></Node>
<StgValue><ssdm name="empty_2667"/></StgValue>
</operation>

<operation id="9241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8613" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8388  %tmp_966_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_966_i_i"/></StgValue>
</operation>

<operation id="9242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8394  %empty_2668 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_966_i_i)

]]></Node>
<StgValue><ssdm name="empty_2668"/></StgValue>
</operation>

<operation id="9243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8395  %tmp_967_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_967_i_i"/></StgValue>
</operation>

<operation id="9244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8401  %empty_2669 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_967_i_i)

]]></Node>
<StgValue><ssdm name="empty_2669"/></StgValue>
</operation>

<operation id="9245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8402  %tmp_968_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_968_i_i"/></StgValue>
</operation>

<operation id="9246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8408  %empty_2670 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_968_i_i)

]]></Node>
<StgValue><ssdm name="empty_2670"/></StgValue>
</operation>

<operation id="9247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8409  %tmp_969_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_969_i_i"/></StgValue>
</operation>

<operation id="9248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8415  %empty_2673 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_969_i_i)

]]></Node>
<StgValue><ssdm name="empty_2673"/></StgValue>
</operation>

<operation id="9249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8416  %tmp_970_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_970_i_i"/></StgValue>
</operation>

<operation id="9250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8422  %empty_2674 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_970_i_i)

]]></Node>
<StgValue><ssdm name="empty_2674"/></StgValue>
</operation>

<operation id="9251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8423  %tmp_971_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_971_i_i"/></StgValue>
</operation>

<operation id="9252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8429  %empty_2675 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_971_i_i)

]]></Node>
<StgValue><ssdm name="empty_2675"/></StgValue>
</operation>

<operation id="9253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8430  %tmp_972_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_972_i_i"/></StgValue>
</operation>

<operation id="9254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8436  %empty_2676 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_972_i_i)

]]></Node>
<StgValue><ssdm name="empty_2676"/></StgValue>
</operation>

<operation id="9255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8437  %tmp_973_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_973_i_i"/></StgValue>
</operation>

<operation id="9256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8443  %empty_2677 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_973_i_i)

]]></Node>
<StgValue><ssdm name="empty_2677"/></StgValue>
</operation>

<operation id="9257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8444  %tmp_974_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_974_i_i"/></StgValue>
</operation>

<operation id="9258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8450  %empty_2678 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_974_i_i)

]]></Node>
<StgValue><ssdm name="empty_2678"/></StgValue>
</operation>

<operation id="9259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8451  %tmp_975_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_975_i_i"/></StgValue>
</operation>

<operation id="9260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8457  %empty_2679 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_975_i_i)

]]></Node>
<StgValue><ssdm name="empty_2679"/></StgValue>
</operation>

<operation id="9261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8458  %tmp_976_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_976_i_i"/></StgValue>
</operation>

<operation id="9262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8464  %empty_2680 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_976_i_i)

]]></Node>
<StgValue><ssdm name="empty_2680"/></StgValue>
</operation>

<operation id="9263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8465  %tmp_977_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_977_i_i"/></StgValue>
</operation>

<operation id="9264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8471  %empty_2681 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_977_i_i)

]]></Node>
<StgValue><ssdm name="empty_2681"/></StgValue>
</operation>

<operation id="9265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8472  %tmp_978_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_978_i_i"/></StgValue>
</operation>

<operation id="9266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8478  %empty_2682 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_978_i_i)

]]></Node>
<StgValue><ssdm name="empty_2682"/></StgValue>
</operation>

<operation id="9267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8479  %tmp_979_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_979_i_i"/></StgValue>
</operation>

<operation id="9268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8485  %empty_2683 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_979_i_i)

]]></Node>
<StgValue><ssdm name="empty_2683"/></StgValue>
</operation>

<operation id="9269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8486  %tmp_980_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_980_i_i"/></StgValue>
</operation>

<operation id="9270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8492  %empty_2684 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_980_i_i)

]]></Node>
<StgValue><ssdm name="empty_2684"/></StgValue>
</operation>

<operation id="9271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8493  %tmp_981_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_981_i_i"/></StgValue>
</operation>

<operation id="9272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8499  %empty_2685 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_981_i_i)

]]></Node>
<StgValue><ssdm name="empty_2685"/></StgValue>
</operation>

<operation id="9273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8500  %tmp_982_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_982_i_i"/></StgValue>
</operation>

<operation id="9274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8506  %empty_2686 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_982_i_i)

]]></Node>
<StgValue><ssdm name="empty_2686"/></StgValue>
</operation>

<operation id="9275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8732" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8507  %tmp_983_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_983_i_i"/></StgValue>
</operation>

<operation id="9276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8513  %empty_2687 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_983_i_i)

]]></Node>
<StgValue><ssdm name="empty_2687"/></StgValue>
</operation>

<operation id="9277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8514  %tmp_984_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_984_i_i"/></StgValue>
</operation>

<operation id="9278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8520  %empty_2688 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_984_i_i)

]]></Node>
<StgValue><ssdm name="empty_2688"/></StgValue>
</operation>

<operation id="9279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8521  %tmp_985_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_985_i_i"/></StgValue>
</operation>

<operation id="9280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8527  %empty_2689 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_985_i_i)

]]></Node>
<StgValue><ssdm name="empty_2689"/></StgValue>
</operation>

<operation id="9281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8528  %tmp_986_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_986_i_i"/></StgValue>
</operation>

<operation id="9282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8534  %empty_2690 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_986_i_i)

]]></Node>
<StgValue><ssdm name="empty_2690"/></StgValue>
</operation>

<operation id="9283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8535  %tmp_987_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_987_i_i"/></StgValue>
</operation>

<operation id="9284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8541  %empty_2691 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_987_i_i)

]]></Node>
<StgValue><ssdm name="empty_2691"/></StgValue>
</operation>

<operation id="9285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8542  %tmp_988_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_988_i_i"/></StgValue>
</operation>

<operation id="9286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8772" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8547  %tmp_44_29_28_i_i = zext i1 %tmp_43_29_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_29_28_i_i"/></StgValue>
</operation>

<operation id="9287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8548  %empty_2692 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_988_i_i)

]]></Node>
<StgValue><ssdm name="empty_2692"/></StgValue>
</operation>

<operation id="9288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8549  %tmp_989_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_989_i_i"/></StgValue>
</operation>

<operation id="9289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8555  %empty_2693 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_989_i_i)

]]></Node>
<StgValue><ssdm name="empty_2693"/></StgValue>
</operation>

<operation id="9290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8556  %tmp_990_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_990_i_i"/></StgValue>
</operation>

<operation id="9291" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8562  %tmp1876 = add i16 %tmp_44_29_28_i_i, %p_accu_V_0_29_i_i

]]></Node>
<StgValue><ssdm name="tmp1876"/></StgValue>
</operation>

<operation id="9292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8789" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8564  %tmp2781_cast = zext i2 %tmp1877 to i16

]]></Node>
<StgValue><ssdm name="tmp2781_cast"/></StgValue>
</operation>

<operation id="9293" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8565  %tmp1878 = add i16 %tmp1876, %tmp2781_cast

]]></Node>
<StgValue><ssdm name="tmp1878"/></StgValue>
</operation>

<operation id="9294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8796" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8571  %tmp2782_cast = zext i3 %tmp1881 to i16

]]></Node>
<StgValue><ssdm name="tmp2782_cast"/></StgValue>
</operation>

<operation id="9295" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8572  %tmp1882 = add i16 %tmp1878, %tmp2782_cast

]]></Node>
<StgValue><ssdm name="tmp1882"/></StgValue>
</operation>

<operation id="9296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8811" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8586  %tmp2785_cast = zext i4 %tmp1889 to i16

]]></Node>
<StgValue><ssdm name="tmp2785_cast"/></StgValue>
</operation>

<operation id="9297" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8587  %tmp1890 = add i16 %tmp1882, %tmp2785_cast

]]></Node>
<StgValue><ssdm name="tmp1890"/></StgValue>
</operation>

<operation id="9298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8843" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:8618  %tmp2792_cast = zext i5 %tmp1906 to i16

]]></Node>
<StgValue><ssdm name="tmp2792_cast"/></StgValue>
</operation>

<operation id="9299" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8619  %accu_0_29_V = add i16 %tmp1890, %tmp2792_cast

]]></Node>
<StgValue><ssdm name="accu_0_29_V"/></StgValue>
</operation>

<operation id="9300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8620  %empty_2694 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_990_i_i)

]]></Node>
<StgValue><ssdm name="empty_2694"/></StgValue>
</operation>

<operation id="9301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8623  %tmp_991_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_991_i_i"/></StgValue>
</operation>

<operation id="9302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8629  %empty_2695 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_991_i_i)

]]></Node>
<StgValue><ssdm name="empty_2695"/></StgValue>
</operation>

<operation id="9303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8855" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8630  %tmp_992_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_992_i_i"/></StgValue>
</operation>

<operation id="9304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8636  %empty_2696 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_992_i_i)

]]></Node>
<StgValue><ssdm name="empty_2696"/></StgValue>
</operation>

<operation id="9305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8862" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8637  %tmp_993_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_993_i_i"/></StgValue>
</operation>

<operation id="9306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8643  %empty_2697 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_993_i_i)

]]></Node>
<StgValue><ssdm name="empty_2697"/></StgValue>
</operation>

<operation id="9307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8869" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8644  %tmp_994_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_994_i_i"/></StgValue>
</operation>

<operation id="9308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8650  %empty_2698 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_994_i_i)

]]></Node>
<StgValue><ssdm name="empty_2698"/></StgValue>
</operation>

<operation id="9309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8876" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8651  %tmp_995_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_995_i_i"/></StgValue>
</operation>

<operation id="9310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8657  %empty_2699 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_995_i_i)

]]></Node>
<StgValue><ssdm name="empty_2699"/></StgValue>
</operation>

<operation id="9311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8658  %tmp_996_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_996_i_i"/></StgValue>
</operation>

<operation id="9312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8664  %empty_2700 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_996_i_i)

]]></Node>
<StgValue><ssdm name="empty_2700"/></StgValue>
</operation>

<operation id="9313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8890" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8665  %tmp_997_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_997_i_i"/></StgValue>
</operation>

<operation id="9314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8671  %empty_2701 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_997_i_i)

]]></Node>
<StgValue><ssdm name="empty_2701"/></StgValue>
</operation>

<operation id="9315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8672  %tmp_998_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_998_i_i"/></StgValue>
</operation>

<operation id="9316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8678  %empty_2702 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_998_i_i)

]]></Node>
<StgValue><ssdm name="empty_2702"/></StgValue>
</operation>

<operation id="9317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8679  %tmp_999_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_999_i_i"/></StgValue>
</operation>

<operation id="9318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8685  %empty_2703 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_999_i_i)

]]></Node>
<StgValue><ssdm name="empty_2703"/></StgValue>
</operation>

<operation id="9319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8686  %tmp_1000_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1000_i_i"/></StgValue>
</operation>

<operation id="9320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8692  %empty_2704 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1000_i_i)

]]></Node>
<StgValue><ssdm name="empty_2704"/></StgValue>
</operation>

<operation id="9321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8918" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8693  %tmp_1001_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1001_i_i"/></StgValue>
</operation>

<operation id="9322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8699  %empty_2707 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1001_i_i)

]]></Node>
<StgValue><ssdm name="empty_2707"/></StgValue>
</operation>

<operation id="9323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8925" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8700  %tmp_1002_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1002_i_i"/></StgValue>
</operation>

<operation id="9324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8706  %empty_2708 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1002_i_i)

]]></Node>
<StgValue><ssdm name="empty_2708"/></StgValue>
</operation>

<operation id="9325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8707  %tmp_1003_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1003_i_i"/></StgValue>
</operation>

<operation id="9326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8713  %empty_2709 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1003_i_i)

]]></Node>
<StgValue><ssdm name="empty_2709"/></StgValue>
</operation>

<operation id="9327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8939" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8714  %tmp_1004_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1004_i_i"/></StgValue>
</operation>

<operation id="9328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8720  %empty_2710 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1004_i_i)

]]></Node>
<StgValue><ssdm name="empty_2710"/></StgValue>
</operation>

<operation id="9329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8946" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8721  %tmp_1005_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1005_i_i"/></StgValue>
</operation>

<operation id="9330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8727  %empty_2711 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1005_i_i)

]]></Node>
<StgValue><ssdm name="empty_2711"/></StgValue>
</operation>

<operation id="9331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8728  %tmp_1006_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1006_i_i"/></StgValue>
</operation>

<operation id="9332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8734  %empty_2712 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1006_i_i)

]]></Node>
<StgValue><ssdm name="empty_2712"/></StgValue>
</operation>

<operation id="9333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8960" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8735  %tmp_1007_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1007_i_i"/></StgValue>
</operation>

<operation id="9334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8741  %empty_2713 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1007_i_i)

]]></Node>
<StgValue><ssdm name="empty_2713"/></StgValue>
</operation>

<operation id="9335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8742  %tmp_1008_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1008_i_i"/></StgValue>
</operation>

<operation id="9336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8748  %empty_2714 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1008_i_i)

]]></Node>
<StgValue><ssdm name="empty_2714"/></StgValue>
</operation>

<operation id="9337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8974" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8749  %tmp_1009_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1009_i_i"/></StgValue>
</operation>

<operation id="9338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8755  %empty_2715 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1009_i_i)

]]></Node>
<StgValue><ssdm name="empty_2715"/></StgValue>
</operation>

<operation id="9339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8756  %tmp_1010_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1010_i_i"/></StgValue>
</operation>

<operation id="9340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8762  %empty_2716 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1010_i_i)

]]></Node>
<StgValue><ssdm name="empty_2716"/></StgValue>
</operation>

<operation id="9341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8988" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8763  %tmp_1011_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1011_i_i"/></StgValue>
</operation>

<operation id="9342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8769  %empty_2717 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1011_i_i)

]]></Node>
<StgValue><ssdm name="empty_2717"/></StgValue>
</operation>

<operation id="9343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8995" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8770  %tmp_1012_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1012_i_i"/></StgValue>
</operation>

<operation id="9344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8776  %empty_2718 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1012_i_i)

]]></Node>
<StgValue><ssdm name="empty_2718"/></StgValue>
</operation>

<operation id="9345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9002" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8777  %tmp_1013_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1013_i_i"/></StgValue>
</operation>

<operation id="9346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8783  %empty_2719 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1013_i_i)

]]></Node>
<StgValue><ssdm name="empty_2719"/></StgValue>
</operation>

<operation id="9347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9009" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8784  %tmp_1014_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1014_i_i"/></StgValue>
</operation>

<operation id="9348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8790  %empty_2720 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1014_i_i)

]]></Node>
<StgValue><ssdm name="empty_2720"/></StgValue>
</operation>

<operation id="9349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9016" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8791  %tmp_1015_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1015_i_i"/></StgValue>
</operation>

<operation id="9350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8797  %empty_2721 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1015_i_i)

]]></Node>
<StgValue><ssdm name="empty_2721"/></StgValue>
</operation>

<operation id="9351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8798  %tmp_1016_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1016_i_i"/></StgValue>
</operation>

<operation id="9352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8804  %empty_2722 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1016_i_i)

]]></Node>
<StgValue><ssdm name="empty_2722"/></StgValue>
</operation>

<operation id="9353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9030" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8805  %tmp_1017_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1017_i_i"/></StgValue>
</operation>

<operation id="9354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8811  %empty_2723 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1017_i_i)

]]></Node>
<StgValue><ssdm name="empty_2723"/></StgValue>
</operation>

<operation id="9355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8812  %tmp_1018_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1018_i_i"/></StgValue>
</operation>

<operation id="9356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8818  %empty_2724 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1018_i_i)

]]></Node>
<StgValue><ssdm name="empty_2724"/></StgValue>
</operation>

<operation id="9357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9044" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8819  %tmp_1019_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1019_i_i"/></StgValue>
</operation>

<operation id="9358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8825  %empty_2725 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1019_i_i)

]]></Node>
<StgValue><ssdm name="empty_2725"/></StgValue>
</operation>

<operation id="9359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9051" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8826  %tmp_1020_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1020_i_i"/></StgValue>
</operation>

<operation id="9360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9056" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:8831  %tmp_44_30_28_i_i = zext i1 %tmp_43_30_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_30_28_i_i"/></StgValue>
</operation>

<operation id="9361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8832  %empty_2726 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1020_i_i)

]]></Node>
<StgValue><ssdm name="empty_2726"/></StgValue>
</operation>

<operation id="9362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9058" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8833  %tmp_1021_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1021_i_i"/></StgValue>
</operation>

<operation id="9363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8839  %empty_2727 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1021_i_i)

]]></Node>
<StgValue><ssdm name="empty_2727"/></StgValue>
</operation>

<operation id="9364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8840  %tmp_1022_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1022_i_i"/></StgValue>
</operation>

<operation id="9365" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8846  %tmp1939 = add i16 %tmp_44_30_28_i_i, %p_accu_V_0_30_i_i

]]></Node>
<StgValue><ssdm name="tmp1939"/></StgValue>
</operation>

<operation id="9366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9073" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:8848  %tmp2874_cast = zext i2 %tmp1940 to i16

]]></Node>
<StgValue><ssdm name="tmp2874_cast"/></StgValue>
</operation>

<operation id="9367" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8849  %tmp1941 = add i16 %tmp1939, %tmp2874_cast

]]></Node>
<StgValue><ssdm name="tmp1941"/></StgValue>
</operation>

<operation id="9368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9080" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:8855  %tmp2875_cast = zext i3 %tmp1944 to i16

]]></Node>
<StgValue><ssdm name="tmp2875_cast"/></StgValue>
</operation>

<operation id="9369" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8856  %tmp1945 = add i16 %tmp1941, %tmp2875_cast

]]></Node>
<StgValue><ssdm name="tmp1945"/></StgValue>
</operation>

<operation id="9370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9095" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:8870  %tmp2878_cast = zext i4 %tmp1952 to i16

]]></Node>
<StgValue><ssdm name="tmp2878_cast"/></StgValue>
</operation>

<operation id="9371" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8871  %tmp1953 = add i16 %tmp1945, %tmp2878_cast

]]></Node>
<StgValue><ssdm name="tmp1953"/></StgValue>
</operation>

<operation id="9372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9127" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:8902  %tmp2885_cast = zext i5 %tmp1969 to i16

]]></Node>
<StgValue><ssdm name="tmp2885_cast"/></StgValue>
</operation>

<operation id="9373" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:8903  %accu_0_30_V = add i16 %tmp1953, %tmp2885_cast

]]></Node>
<StgValue><ssdm name="accu_0_30_V"/></StgValue>
</operation>

<operation id="9374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8904  %empty_2728 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1022_i_i)

]]></Node>
<StgValue><ssdm name="empty_2728"/></StgValue>
</operation>

<operation id="9375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8907  %tmp_1023_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1023_i_i"/></StgValue>
</operation>

<operation id="9376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8913  %empty_2729 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1023_i_i)

]]></Node>
<StgValue><ssdm name="empty_2729"/></StgValue>
</operation>

<operation id="9377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8914  %tmp_1024_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1024_i_i"/></StgValue>
</operation>

<operation id="9378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8920  %empty_2730 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1024_i_i)

]]></Node>
<StgValue><ssdm name="empty_2730"/></StgValue>
</operation>

<operation id="9379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8921  %tmp_1025_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1025_i_i"/></StgValue>
</operation>

<operation id="9380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8927  %empty_2731 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1025_i_i)

]]></Node>
<StgValue><ssdm name="empty_2731"/></StgValue>
</operation>

<operation id="9381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8928  %tmp_1026_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1026_i_i"/></StgValue>
</operation>

<operation id="9382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8934  %empty_2732 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1026_i_i)

]]></Node>
<StgValue><ssdm name="empty_2732"/></StgValue>
</operation>

<operation id="9383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8935  %tmp_1027_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1027_i_i"/></StgValue>
</operation>

<operation id="9384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8941  %empty_2733 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1027_i_i)

]]></Node>
<StgValue><ssdm name="empty_2733"/></StgValue>
</operation>

<operation id="9385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8942  %tmp_1028_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1028_i_i"/></StgValue>
</operation>

<operation id="9386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8948  %empty_2734 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1028_i_i)

]]></Node>
<StgValue><ssdm name="empty_2734"/></StgValue>
</operation>

<operation id="9387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8949  %tmp_1029_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1029_i_i"/></StgValue>
</operation>

<operation id="9388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8955  %empty_2735 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1029_i_i)

]]></Node>
<StgValue><ssdm name="empty_2735"/></StgValue>
</operation>

<operation id="9389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8956  %tmp_1030_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1030_i_i"/></StgValue>
</operation>

<operation id="9390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8962  %empty_2736 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1030_i_i)

]]></Node>
<StgValue><ssdm name="empty_2736"/></StgValue>
</operation>

<operation id="9391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8963  %tmp_1031_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1031_i_i"/></StgValue>
</operation>

<operation id="9392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8969  %empty_2737 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1031_i_i)

]]></Node>
<StgValue><ssdm name="empty_2737"/></StgValue>
</operation>

<operation id="9393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8970  %tmp_1032_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1032_i_i"/></StgValue>
</operation>

<operation id="9394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8976  %empty_2738 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1032_i_i)

]]></Node>
<StgValue><ssdm name="empty_2738"/></StgValue>
</operation>

<operation id="9395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8977  %tmp_1033_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1033_i_i"/></StgValue>
</operation>

<operation id="9396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8983  %empty_2741 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1033_i_i)

]]></Node>
<StgValue><ssdm name="empty_2741"/></StgValue>
</operation>

<operation id="9397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8984  %tmp_1034_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1034_i_i"/></StgValue>
</operation>

<operation id="9398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8990  %empty_2742 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1034_i_i)

]]></Node>
<StgValue><ssdm name="empty_2742"/></StgValue>
</operation>

<operation id="9399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8991  %tmp_1035_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1035_i_i"/></StgValue>
</operation>

<operation id="9400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:8997  %empty_2743 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1035_i_i)

]]></Node>
<StgValue><ssdm name="empty_2743"/></StgValue>
</operation>

<operation id="9401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:8998  %tmp_1036_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1036_i_i"/></StgValue>
</operation>

<operation id="9402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9004  %empty_2744 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1036_i_i)

]]></Node>
<StgValue><ssdm name="empty_2744"/></StgValue>
</operation>

<operation id="9403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9005  %tmp_1037_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1037_i_i"/></StgValue>
</operation>

<operation id="9404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9011  %empty_2745 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1037_i_i)

]]></Node>
<StgValue><ssdm name="empty_2745"/></StgValue>
</operation>

<operation id="9405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9012  %tmp_1038_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1038_i_i"/></StgValue>
</operation>

<operation id="9406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9018  %empty_2746 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1038_i_i)

]]></Node>
<StgValue><ssdm name="empty_2746"/></StgValue>
</operation>

<operation id="9407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9019  %tmp_1039_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1039_i_i"/></StgValue>
</operation>

<operation id="9408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9025  %empty_2747 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1039_i_i)

]]></Node>
<StgValue><ssdm name="empty_2747"/></StgValue>
</operation>

<operation id="9409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9026  %tmp_1040_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1040_i_i"/></StgValue>
</operation>

<operation id="9410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9032  %empty_2748 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1040_i_i)

]]></Node>
<StgValue><ssdm name="empty_2748"/></StgValue>
</operation>

<operation id="9411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9033  %tmp_1041_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1041_i_i"/></StgValue>
</operation>

<operation id="9412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9039  %empty_2749 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1041_i_i)

]]></Node>
<StgValue><ssdm name="empty_2749"/></StgValue>
</operation>

<operation id="9413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9040  %tmp_1042_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1042_i_i"/></StgValue>
</operation>

<operation id="9414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9046  %empty_2750 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1042_i_i)

]]></Node>
<StgValue><ssdm name="empty_2750"/></StgValue>
</operation>

<operation id="9415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9047  %tmp_1043_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1043_i_i"/></StgValue>
</operation>

<operation id="9416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9053  %empty_2751 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1043_i_i)

]]></Node>
<StgValue><ssdm name="empty_2751"/></StgValue>
</operation>

<operation id="9417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9054  %tmp_1044_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1044_i_i"/></StgValue>
</operation>

<operation id="9418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9060  %empty_2752 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1044_i_i)

]]></Node>
<StgValue><ssdm name="empty_2752"/></StgValue>
</operation>

<operation id="9419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9061  %tmp_1045_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1045_i_i"/></StgValue>
</operation>

<operation id="9420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9067  %empty_2753 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1045_i_i)

]]></Node>
<StgValue><ssdm name="empty_2753"/></StgValue>
</operation>

<operation id="9421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9068  %tmp_1046_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1046_i_i"/></StgValue>
</operation>

<operation id="9422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9074  %empty_2754 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1046_i_i)

]]></Node>
<StgValue><ssdm name="empty_2754"/></StgValue>
</operation>

<operation id="9423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9075  %tmp_1047_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1047_i_i"/></StgValue>
</operation>

<operation id="9424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9081  %empty_2755 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1047_i_i)

]]></Node>
<StgValue><ssdm name="empty_2755"/></StgValue>
</operation>

<operation id="9425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9082  %tmp_1048_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1048_i_i"/></StgValue>
</operation>

<operation id="9426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9088  %empty_2756 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1048_i_i)

]]></Node>
<StgValue><ssdm name="empty_2756"/></StgValue>
</operation>

<operation id="9427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9089  %tmp_1049_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1049_i_i"/></StgValue>
</operation>

<operation id="9428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9095  %empty_2757 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1049_i_i)

]]></Node>
<StgValue><ssdm name="empty_2757"/></StgValue>
</operation>

<operation id="9429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9096  %tmp_1050_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1050_i_i"/></StgValue>
</operation>

<operation id="9430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9102  %empty_2758 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1050_i_i)

]]></Node>
<StgValue><ssdm name="empty_2758"/></StgValue>
</operation>

<operation id="9431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9103  %tmp_1051_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1051_i_i"/></StgValue>
</operation>

<operation id="9432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9109  %empty_2759 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1051_i_i)

]]></Node>
<StgValue><ssdm name="empty_2759"/></StgValue>
</operation>

<operation id="9433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9110  %tmp_1052_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1052_i_i"/></StgValue>
</operation>

<operation id="9434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9340" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:9115  %tmp_44_31_28_i_i = zext i1 %tmp_43_31_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_44_31_28_i_i"/></StgValue>
</operation>

<operation id="9435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9116  %empty_2760 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1052_i_i)

]]></Node>
<StgValue><ssdm name="empty_2760"/></StgValue>
</operation>

<operation id="9436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9117  %tmp_1053_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1053_i_i"/></StgValue>
</operation>

<operation id="9437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9123  %empty_2761 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1053_i_i)

]]></Node>
<StgValue><ssdm name="empty_2761"/></StgValue>
</operation>

<operation id="9438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:9124  %tmp_1054_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1054_i_i"/></StgValue>
</operation>

<operation id="9439" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9130  %tmp2002 = add i16 %tmp_44_31_28_i_i, %p_accu_V_0_31_i_i

]]></Node>
<StgValue><ssdm name="tmp2002"/></StgValue>
</operation>

<operation id="9440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9357" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:9132  %tmp2967_cast = zext i2 %tmp2003 to i16

]]></Node>
<StgValue><ssdm name="tmp2967_cast"/></StgValue>
</operation>

<operation id="9441" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9133  %tmp2004 = add i16 %tmp2002, %tmp2967_cast

]]></Node>
<StgValue><ssdm name="tmp2004"/></StgValue>
</operation>

<operation id="9442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9364" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:9139  %tmp2968_cast = zext i3 %tmp2007 to i16

]]></Node>
<StgValue><ssdm name="tmp2968_cast"/></StgValue>
</operation>

<operation id="9443" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9140  %tmp2008 = add i16 %tmp2004, %tmp2968_cast

]]></Node>
<StgValue><ssdm name="tmp2008"/></StgValue>
</operation>

<operation id="9444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9379" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:9154  %tmp2971_cast = zext i4 %tmp2015 to i16

]]></Node>
<StgValue><ssdm name="tmp2971_cast"/></StgValue>
</operation>

<operation id="9445" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9155  %tmp2016 = add i16 %tmp2008, %tmp2971_cast

]]></Node>
<StgValue><ssdm name="tmp2016"/></StgValue>
</operation>

<operation id="9446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9411" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:9186  %tmp2978_cast = zext i5 %tmp2032 to i16

]]></Node>
<StgValue><ssdm name="tmp2978_cast"/></StgValue>
</operation>

<operation id="9447" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9187  %accu_0_31_V = add i16 %tmp2016, %tmp2978_cast

]]></Node>
<StgValue><ssdm name="accu_0_31_V"/></StgValue>
</operation>

<operation id="9448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:9188  %empty_2762 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1054_i_i)

]]></Node>
<StgValue><ssdm name="empty_2762"/></StgValue>
</operation>

<operation id="9449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9417" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9192  store i16 %accu_0_31_V, i16* %accu_V_0_31_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9418" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9193  store i16 %accu_0_30_V, i16* %accu_V_0_30_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9419" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9194  store i16 %accu_0_29_V, i16* %accu_V_0_29_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9420" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9195  store i16 %accu_0_28_V, i16* %accu_V_0_28_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9421" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9196  store i16 %accu_0_27_V, i16* %accu_V_0_27_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9422" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9197  store i16 %accu_0_26_V, i16* %accu_V_0_26_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9423" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9198  store i16 %accu_0_25_V, i16* %accu_V_0_25_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9424" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9199  store i16 %accu_0_24_V, i16* %accu_V_0_24_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9425" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9200  store i16 %accu_0_23_V, i16* %accu_V_0_23_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9426" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9201  store i16 %accu_0_22_V, i16* %accu_V_0_22_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9427" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9202  store i16 %accu_0_21_V, i16* %accu_V_0_21_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9428" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9203  store i16 %accu_0_20_V, i16* %accu_V_0_20_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9429" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9204  store i16 %accu_0_19_V, i16* %accu_V_0_19_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9430" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9205  store i16 %accu_0_18_V, i16* %accu_V_0_18_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9431" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9206  store i16 %accu_0_17_V, i16* %accu_V_0_17_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9432" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9207  store i16 %accu_0_16_V, i16* %accu_V_0_16_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9433" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9208  store i16 %accu_0_15_V, i16* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9434" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9209  store i16 %accu_0_14_V, i16* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9435" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9210  store i16 %accu_0_13_V, i16* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9436" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9211  store i16 %accu_0_12_V, i16* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9437" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9212  store i16 %accu_0_11_V, i16* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9438" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9213  store i16 %accu_0_10_V, i16* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9439" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9214  store i16 %accu_0_9_V, i16* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9440" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9215  store i16 %accu_0_8_V, i16* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9441" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9216  store i16 %accu_0_7_V, i16* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9442" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9217  store i16 %accu_0_6_V, i16* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9443" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9218  store i16 %accu_0_5_V, i16* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9444" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9219  store i16 %accu_0_4_V, i16* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9445" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9220  store i16 %accu_0_3_V, i16* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9446" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9221  store i16 %accu_0_2_V, i16* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9447" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9222  store i16 %accu_0_1_V, i16* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9448" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:9223  store i16 %accu_0_0_V, i16* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9481" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9458" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:3  %threshs1_m_threshold_33 = load i16* %threshs1_m_threshold_32, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_33"/></StgValue>
</operation>

<operation id="9482" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9461" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:6  %threshs1_m_threshold_35 = load i16* %threshs1_m_threshold_34, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_35"/></StgValue>
</operation>

<operation id="9483" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9464" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:9  %threshs1_m_threshold_37 = load i16* %threshs1_m_threshold_36, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_37"/></StgValue>
</operation>

<operation id="9484" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9467" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:12  %threshs1_m_threshold_39 = load i16* %threshs1_m_threshold_38, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_39"/></StgValue>
</operation>

<operation id="9485" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9470" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:15  %threshs1_m_threshold_41 = load i16* %threshs1_m_threshold_40, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_41"/></StgValue>
</operation>

<operation id="9486" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9473" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:18  %threshs1_m_threshold_43 = load i16* %threshs1_m_threshold_42, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_43"/></StgValue>
</operation>

<operation id="9487" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9476" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:21  %threshs1_m_threshold_45 = load i16* %threshs1_m_threshold_44, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_45"/></StgValue>
</operation>

<operation id="9488" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9479" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:24  %threshs1_m_threshold_47 = load i16* %threshs1_m_threshold_46, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_47"/></StgValue>
</operation>

<operation id="9489" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9482" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:27  %threshs1_m_threshold_49 = load i16* %threshs1_m_threshold_48, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_49"/></StgValue>
</operation>

<operation id="9490" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9485" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:30  %threshs1_m_threshold_51 = load i16* %threshs1_m_threshold_50, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_51"/></StgValue>
</operation>

<operation id="9491" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9488" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:33  %threshs1_m_threshold_53 = load i16* %threshs1_m_threshold_52, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_53"/></StgValue>
</operation>

<operation id="9492" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9491" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:36  %threshs1_m_threshold_55 = load i16* %threshs1_m_threshold_54, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_55"/></StgValue>
</operation>

<operation id="9493" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9494" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:39  %threshs1_m_threshold_57 = load i16* %threshs1_m_threshold_56, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_57"/></StgValue>
</operation>

<operation id="9494" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9497" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:42  %threshs1_m_threshold_59 = load i16* %threshs1_m_threshold_58, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_59"/></StgValue>
</operation>

<operation id="9495" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9500" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:45  %threshs1_m_threshold_61 = load i16* %threshs1_m_threshold_60, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_61"/></StgValue>
</operation>

<operation id="9496" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9503" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:48  %threshs1_m_threshold_63 = load i16* %threshs1_m_threshold_62, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_63"/></StgValue>
</operation>

<operation id="9497" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9506" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:51  %threshs1_m_threshold_65 = load i16* %threshs1_m_threshold_64, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_65"/></StgValue>
</operation>

<operation id="9498" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9509" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:54  %threshs1_m_threshold_67 = load i16* %threshs1_m_threshold_66, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_67"/></StgValue>
</operation>

<operation id="9499" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9512" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:57  %threshs1_m_threshold_69 = load i16* %threshs1_m_threshold_68, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_69"/></StgValue>
</operation>

<operation id="9500" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9515" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:60  %threshs1_m_threshold_71 = load i16* %threshs1_m_threshold_70, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_71"/></StgValue>
</operation>

<operation id="9501" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9518" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:63  %threshs1_m_threshold_73 = load i16* %threshs1_m_threshold_72, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_73"/></StgValue>
</operation>

<operation id="9502" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9521" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:66  %threshs1_m_threshold_75 = load i16* %threshs1_m_threshold_74, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_75"/></StgValue>
</operation>

<operation id="9503" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9524" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:69  %threshs1_m_threshold_77 = load i16* %threshs1_m_threshold_76, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_77"/></StgValue>
</operation>

<operation id="9504" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9527" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:72  %threshs1_m_threshold_79 = load i16* %threshs1_m_threshold_78, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_79"/></StgValue>
</operation>

<operation id="9505" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9530" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:75  %threshs1_m_threshold_81 = load i16* %threshs1_m_threshold_80, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_81"/></StgValue>
</operation>

<operation id="9506" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9533" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:78  %threshs1_m_threshold_83 = load i16* %threshs1_m_threshold_82, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_83"/></StgValue>
</operation>

<operation id="9507" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9536" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:81  %threshs1_m_threshold_85 = load i16* %threshs1_m_threshold_84, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_85"/></StgValue>
</operation>

<operation id="9508" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9539" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:84  %threshs1_m_threshold_87 = load i16* %threshs1_m_threshold_86, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_87"/></StgValue>
</operation>

<operation id="9509" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9542" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:87  %threshs1_m_threshold_89 = load i16* %threshs1_m_threshold_88, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_89"/></StgValue>
</operation>

<operation id="9510" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9545" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:90  %threshs1_m_threshold_91 = load i16* %threshs1_m_threshold_90, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_91"/></StgValue>
</operation>

<operation id="9511" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9548" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:93  %threshs1_m_threshold_93 = load i16* %threshs1_m_threshold_92, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_93"/></StgValue>
</operation>

<operation id="9512" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9551" bw="16" op_0_bw="1">
<![CDATA[
.preheader11.0.i.i:96  %threshs1_m_threshold_95 = load i16* %threshs1_m_threshold_94, align 2

]]></Node>
<StgValue><ssdm name="threshs1_m_threshold_95"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="9513" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9459" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:4  %tmp_i_i_i = icmp slt i16 %threshs1_m_threshold_33, %accu_0_0_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="9514" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:7  %tmp_i4467_i_i = icmp slt i16 %threshs1_m_threshold_35, %accu_0_1_V

]]></Node>
<StgValue><ssdm name="tmp_i4467_i_i"/></StgValue>
</operation>

<operation id="9515" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9465" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:10  %tmp_i4468_i_i = icmp slt i16 %threshs1_m_threshold_37, %accu_0_2_V

]]></Node>
<StgValue><ssdm name="tmp_i4468_i_i"/></StgValue>
</operation>

<operation id="9516" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9468" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:13  %tmp_i4469_i_i = icmp slt i16 %threshs1_m_threshold_39, %accu_0_3_V

]]></Node>
<StgValue><ssdm name="tmp_i4469_i_i"/></StgValue>
</operation>

<operation id="9517" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9471" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:16  %tmp_i4470_i_i = icmp slt i16 %threshs1_m_threshold_41, %accu_0_4_V

]]></Node>
<StgValue><ssdm name="tmp_i4470_i_i"/></StgValue>
</operation>

<operation id="9518" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9474" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:19  %tmp_i4471_i_i = icmp slt i16 %threshs1_m_threshold_43, %accu_0_5_V

]]></Node>
<StgValue><ssdm name="tmp_i4471_i_i"/></StgValue>
</operation>

<operation id="9519" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9477" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:22  %tmp_i4472_i_i = icmp slt i16 %threshs1_m_threshold_45, %accu_0_6_V

]]></Node>
<StgValue><ssdm name="tmp_i4472_i_i"/></StgValue>
</operation>

<operation id="9520" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9480" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:25  %tmp_i4473_i_i = icmp slt i16 %threshs1_m_threshold_47, %accu_0_7_V

]]></Node>
<StgValue><ssdm name="tmp_i4473_i_i"/></StgValue>
</operation>

<operation id="9521" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:28  %tmp_i4474_i_i = icmp slt i16 %threshs1_m_threshold_49, %accu_0_8_V

]]></Node>
<StgValue><ssdm name="tmp_i4474_i_i"/></StgValue>
</operation>

<operation id="9522" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9486" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:31  %tmp_i4475_i_i = icmp slt i16 %threshs1_m_threshold_51, %accu_0_9_V

]]></Node>
<StgValue><ssdm name="tmp_i4475_i_i"/></StgValue>
</operation>

<operation id="9523" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9489" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:34  %tmp_i4476_i_i = icmp slt i16 %threshs1_m_threshold_53, %accu_0_10_V

]]></Node>
<StgValue><ssdm name="tmp_i4476_i_i"/></StgValue>
</operation>

<operation id="9524" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9492" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:37  %tmp_i4477_i_i = icmp slt i16 %threshs1_m_threshold_55, %accu_0_11_V

]]></Node>
<StgValue><ssdm name="tmp_i4477_i_i"/></StgValue>
</operation>

<operation id="9525" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9495" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:40  %tmp_i4478_i_i = icmp slt i16 %threshs1_m_threshold_57, %accu_0_12_V

]]></Node>
<StgValue><ssdm name="tmp_i4478_i_i"/></StgValue>
</operation>

<operation id="9526" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9498" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:43  %tmp_i4479_i_i = icmp slt i16 %threshs1_m_threshold_59, %accu_0_13_V

]]></Node>
<StgValue><ssdm name="tmp_i4479_i_i"/></StgValue>
</operation>

<operation id="9527" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9501" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:46  %tmp_i4480_i_i = icmp slt i16 %threshs1_m_threshold_61, %accu_0_14_V

]]></Node>
<StgValue><ssdm name="tmp_i4480_i_i"/></StgValue>
</operation>

<operation id="9528" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9504" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:49  %tmp_i4481_i_i = icmp slt i16 %threshs1_m_threshold_63, %accu_0_15_V

]]></Node>
<StgValue><ssdm name="tmp_i4481_i_i"/></StgValue>
</operation>

<operation id="9529" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:52  %tmp_i4482_i_i = icmp slt i16 %threshs1_m_threshold_65, %accu_0_16_V

]]></Node>
<StgValue><ssdm name="tmp_i4482_i_i"/></StgValue>
</operation>

<operation id="9530" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9510" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:55  %tmp_i4483_i_i = icmp slt i16 %threshs1_m_threshold_67, %accu_0_17_V

]]></Node>
<StgValue><ssdm name="tmp_i4483_i_i"/></StgValue>
</operation>

<operation id="9531" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9513" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:58  %tmp_i4484_i_i = icmp slt i16 %threshs1_m_threshold_69, %accu_0_18_V

]]></Node>
<StgValue><ssdm name="tmp_i4484_i_i"/></StgValue>
</operation>

<operation id="9532" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9516" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:61  %tmp_i4485_i_i = icmp slt i16 %threshs1_m_threshold_71, %accu_0_19_V

]]></Node>
<StgValue><ssdm name="tmp_i4485_i_i"/></StgValue>
</operation>

<operation id="9533" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9519" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:64  %tmp_i4486_i_i = icmp slt i16 %threshs1_m_threshold_73, %accu_0_20_V

]]></Node>
<StgValue><ssdm name="tmp_i4486_i_i"/></StgValue>
</operation>

<operation id="9534" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9522" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:67  %tmp_i4487_i_i = icmp slt i16 %threshs1_m_threshold_75, %accu_0_21_V

]]></Node>
<StgValue><ssdm name="tmp_i4487_i_i"/></StgValue>
</operation>

<operation id="9535" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9525" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:70  %tmp_i4488_i_i = icmp slt i16 %threshs1_m_threshold_77, %accu_0_22_V

]]></Node>
<StgValue><ssdm name="tmp_i4488_i_i"/></StgValue>
</operation>

<operation id="9536" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9528" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:73  %tmp_i4489_i_i = icmp slt i16 %threshs1_m_threshold_79, %accu_0_23_V

]]></Node>
<StgValue><ssdm name="tmp_i4489_i_i"/></StgValue>
</operation>

<operation id="9537" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:76  %tmp_i4490_i_i = icmp slt i16 %threshs1_m_threshold_81, %accu_0_24_V

]]></Node>
<StgValue><ssdm name="tmp_i4490_i_i"/></StgValue>
</operation>

<operation id="9538" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9534" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:79  %tmp_i4491_i_i = icmp slt i16 %threshs1_m_threshold_83, %accu_0_25_V

]]></Node>
<StgValue><ssdm name="tmp_i4491_i_i"/></StgValue>
</operation>

<operation id="9539" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9537" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:82  %tmp_i4492_i_i = icmp slt i16 %threshs1_m_threshold_85, %accu_0_26_V

]]></Node>
<StgValue><ssdm name="tmp_i4492_i_i"/></StgValue>
</operation>

<operation id="9540" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9540" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:85  %tmp_i4493_i_i = icmp slt i16 %threshs1_m_threshold_87, %accu_0_27_V

]]></Node>
<StgValue><ssdm name="tmp_i4493_i_i"/></StgValue>
</operation>

<operation id="9541" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9543" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:88  %tmp_i4494_i_i = icmp slt i16 %threshs1_m_threshold_89, %accu_0_28_V

]]></Node>
<StgValue><ssdm name="tmp_i4494_i_i"/></StgValue>
</operation>

<operation id="9542" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9546" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:91  %tmp_i4495_i_i = icmp slt i16 %threshs1_m_threshold_91, %accu_0_29_V

]]></Node>
<StgValue><ssdm name="tmp_i4495_i_i"/></StgValue>
</operation>

<operation id="9543" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9549" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:94  %tmp_i4496_i_i = icmp slt i16 %threshs1_m_threshold_93, %accu_0_30_V

]]></Node>
<StgValue><ssdm name="tmp_i4496_i_i"/></StgValue>
</operation>

<operation id="9544" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9552" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:97  %tmp_i4497_i_i = icmp slt i16 %threshs1_m_threshold_95, %accu_0_31_V

]]></Node>
<StgValue><ssdm name="tmp_i4497_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="9545" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9553" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
.preheader11.0.i.i:98  %tmp_V_860 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_i4497_i_i, i1 %tmp_i4496_i_i, i1 %tmp_i4495_i_i, i1 %tmp_i4494_i_i, i1 %tmp_i4493_i_i, i1 %tmp_i4492_i_i, i1 %tmp_i4491_i_i, i1 %tmp_i4490_i_i, i1 %tmp_i4489_i_i, i1 %tmp_i4488_i_i, i1 %tmp_i4487_i_i, i1 %tmp_i4486_i_i, i1 %tmp_i4485_i_i, i1 %tmp_i4484_i_i, i1 %tmp_i4483_i_i, i1 %tmp_i4482_i_i, i1 %tmp_i4481_i_i, i1 %tmp_i4480_i_i, i1 %tmp_i4479_i_i, i1 %tmp_i4478_i_i, i1 %tmp_i4477_i_i, i1 %tmp_i4476_i_i, i1 %tmp_i4475_i_i, i1 %tmp_i4474_i_i, i1 %tmp_i4473_i_i, i1 %tmp_i4472_i_i, i1 %tmp_i4471_i_i, i1 %tmp_i4470_i_i, i1 %tmp_i4469_i_i, i1 %tmp_i4468_i_i, i1 %tmp_i4467_i_i, i1 %tmp_i_i_i)

]]></Node>
<StgValue><ssdm name="tmp_V_860"/></StgValue>
</operation>

<operation id="9546" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:99  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_860)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_18_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9562" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.0.i.i:107  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="9548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9567" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
