// Seed: 1150060115
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd33
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [-1 : id_2] id_5;
  wire [-1 : 1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
module module_2 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    output wire id_8,
    input wor id_9,
    input wire id_10,
    output wor id_11,
    output supply0 id_12,
    output wire id_13,
    output wor id_14,
    output wand id_15
);
  logic id_17;
  logic [1 : -1 'b0] id_18 = -1 - -1;
  assign id_0 = -1 == -1'd0;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18
  );
endmodule
