Jaume Abella, Near-Optimal Loop Tiling by Means of Cache Miss Equations and Genetic Algorithms, Proceedings of the 2002 International Conference on Parallel Processing Workshops, p.568, August 18-21, 2002
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Chen Ding , Ken Kennedy, Improving cache performance in dynamic applications through data and computation reorganization at run time, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.229-241, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301670]
Peter Grun , Nikil Dutt , Alex Nicolau, Memory aware compilation through accurate timing extraction, Proceedings of the 37th Annual Design Automation Conference, p.316-321, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337428]
Grun, P., Dutt, N., and Nicolau, A. 2001. Aggressive memory-aware compilation. In Intelligent Memory Systems. Springer-Verlag, London, UK, 147--151.
Eitan M. Gurari, An  Introduction to the Theory of Computation, W. H. Freeman & Co., New York, NY, 1989
Huang, Q., Xue, J., and Vera, X. 2003. Code tiling for improving the cache performance of pde solvers. In Proceedings of the International Conference on Parallel Processing. ACM, New York, 615--626.
ITRS. 2005. Technology roadmap for semiconductors. http://www.itrs.com.
Christoforos E. Kozyrakis , David A. Patterson, A New Direction for Computer Architecture Research, Computer, v.31 n.11, p.24-32, November 1998[doi>10.1109/2.730733]
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Preeti Ranjan Panda , Hiroshi Nakamura , Nikil D. Dutt , Alexandru Nicolau, Improving cache Performance Through Tiling and Data Alignment, Proceedings of the 4th International Symposium on Solving Irregularly Structured Problems in Parallel, p.167-185, June 12-13, 1997
David A. Patterson , John L. Hennessy, Computer organization & design: the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1993
Peter Petrov , Alex OrailÄŸlu, Towards effective embedded processors in codesigns: customizable partitioned caches, Proceedings of the ninth international symposium on Hardware/software codesign, p.79-84, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371687]
PowerStone. 1999. The powerstone benchmarks. www.motorola.com.
Gabriel Rivera , Chau-Wen Tseng, Compiler optimizations for eliminating cache conflict misses, University of Maryland at College Park, College Park, MD, 1997
SPEC'00. Spec cpu 2000. http://www.spec.org.
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Kazumasa Suzuki , Tomohisa Arai , Kouhei Nadehara , Ichiro Kuroda, V830R/AV: Embedded Multimedia Superscalar RISC Processor, IEEE Micro, v.18 n.2, p.36-47, March 1998[doi>10.1109/40.671401]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Frank Vahid , Tony Givargis, The case for a configure-and-execute paradigm, Proceedings of the seventh international workshop on Hardware/software codesign, p.59-63, March 1999, Rome, Italy[doi>10.1145/301177.301211]
Wong, S., Vassiliadis, S., and Cotofana, S. 2004. Future directions of (programmable and reconfigurable) embedded processors. In Domain-Specific Processors: Systems, Architecture, Modeling, and Simulation. Marcel Dekker, Inc., London, UK, 235--257.
