<html><body><samp><pre>
<!@TC:1724232586>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis

# Written on Wed Aug 21 14:59:51 2024

##### DESIGN INFO #######################################################

Top View:                "ABFN_UART_GPIO_INT_MSS"
Constraint File(s):      "D:\libero_tests\ABFN_UART_GPIO_MSS_int\designer\ABFN_UART_GPIO_INT_MSS\synthesis.fdc"




##### SUMMARY ############################################################

Found 3 issues in 2 out of 7 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                         Ending                                                           |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ABFN_UART_GPIO_INT_MSS_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     ABFN_UART_GPIO_INT_MSS_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
ABFN_UART_GPIO_INT_MSS_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     ABFN_UART_GPIO_INT_MSS_sb_0/CCC_0/GL0                            |     10.000           |     No paths         |     No paths         |     No paths                         
ABFN_UART_GPIO_INT_MSS_sb_0/CCC_0/GL0                            ABFN_UART_GPIO_INT_MSS_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     10.000           |     No paths         |     No paths         |     No paths                         
ABFN_UART_GPIO_INT_MSS_sb_0/CCC_0/GL0                            ABFN_UART_GPIO_INT_MSS_sb_0/CCC_0/GL0                            |     10.000           |     No paths         |     No paths         |     No paths                         
=============================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK23></a>Unconstrained Start/End Points</a>
******************************

p:DEVRST_N
p:GPIO_30_OUT
p:GPIO_31_IN
p:MMUART_0_RXD
p:MMUART_0_TXD


<a name=InapplicableconstraintsCCK24></a>Inapplicable constraints</a>
************************

set_false_path -through [get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG1_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PSEL ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PWRITE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PRDATA[*] ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_RESET_F2M ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_M3_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
	@E::"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG1_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PSEL ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PWRITE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PRDATA[*] ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_RESET_F2M ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_M3_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because all of the '-through' objects specified by the constraint are driven by constants
	@E:MF1038:"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":12:0:12:0|collection "[get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG1_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PSEL ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PWRITE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PRDATA[*] ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_RESET_F2M ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_M3_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" contains only objects driven by constants

<a name=ApplicableConstraintsWithIssuesCCK25></a>Applicable constraints with issues</a>
**********************************

create_generated_clock -name ABFN_UART_GPIO_INT_MSS_sb_0/CCC_0/GL0 -multiply_by 4 -divide_by 2 -source [get_pins { ABFN_UART_GPIO_INT_MSS_sb_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { ABFN_UART_GPIO_INT_MSS_sb_0.CCC_0.CCC_INST.GL0 }]
	@W:MT688:"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock ABFN_UART_GPIO_INT_MSS_sb_0/CCC_0/GL0 due to black box ABFN_UART_GPIO_INT_MSS_sb_0.CCC_0.CCC_INST

<a name=ConstraintsWithMatchingWildcardExpressionsCCK26></a>Constraints with matching wildcard expressions</a>
**********************************************

set_false_path -from [get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.MSS_HPMS_READY_int ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":11:0:11:0|expression "[get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.MSS_HPMS_READY_int ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.MSS_HPMS_READY_int
	@N:MF891:"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":11:0:11:0|expression "[get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" applies to objects:
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif0_areset_n_rcosc
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst_i
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif1_areset_n_rcosc
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst_i
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif2_areset_n_rcosc
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst_i
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_areset_n_rcosc
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst_i
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1
set_false_path -through [get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.ddr_settled ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.count_ddr_enable ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif*_core ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.count_sdif*_enable }]
	@N:MF891:"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":9:0:9:0|expression "[get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.ddr_settled ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.count_ddr_enable ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif*_core ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.count_sdif*_enable }]" applies to objects:
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.ddr_settled
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif0_core
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif1_core
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif2_core
		ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif3_core

<a name=LibraryReportCCK27></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
