<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › core_titan.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>core_titan.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/core_titan.c</span>
<span class="cm"> *</span>
<span class="cm"> * Code common to all TITAN core logic chips.</span>
<span class="cm"> */</span>

<span class="cp">#define __EXTERN_INLINE inline</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/core_titan.h&gt;</span>
<span class="cp">#undef __EXTERN_INLINE</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &lt;asm/pgalloc.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/vga.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>

<span class="cm">/* Save Titan configuration data as the console had it set up.  */</span>

<span class="k">struct</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wsba</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wsm</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tba</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">saved_config</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">common</span><span class="p">));</span>

<span class="cm">/*</span>
<span class="cm"> * Is PChip 1 present? No need to query it more than once.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">titan_pchip1_present</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * BIOS32-style PCI interface:</span>
<span class="cm"> */</span>

<span class="cp">#define DEBUG_CONFIG 0</span>

<span class="cp">#if DEBUG_CONFIG</span>
<span class="cp"># define DBG_CFG(args)	printk args</span>
<span class="cp">#else</span>
<span class="cp"># define DBG_CFG(args)</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * Routines to access TIG registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span>
<span class="nf">mk_tig_addr</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)(</span><span class="n">TITAN_TIG_SPACE</span> <span class="o">+</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> 
<span class="nf">titan_read_tig</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">tig_addr</span> <span class="o">=</span> <span class="n">mk_tig_addr</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="o">*</span><span class="n">tig_addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> 
<span class="nf">titan_write_tig</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">tig_addr</span> <span class="o">=</span> <span class="n">mk_tig_addr</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="o">*</span><span class="n">tig_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">value</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Given a bus, device, and function number, compute resulting</span>
<span class="cm"> * configuration space address</span>
<span class="cm"> * accordingly.  It is therefore not safe to have concurrent</span>
<span class="cm"> * invocations to configuration space access routines, but there</span>
<span class="cm"> * really shouldn&#39;t be any need for this.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that all config space accesses use Type 1 address format.</span>
<span class="cm"> *</span>
<span class="cm"> * Note also that type 1 is determined by non-zero bus number.</span>
<span class="cm"> *</span>
<span class="cm"> * Type 1:</span>
<span class="cm"> *</span>
<span class="cm"> *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 </span>
<span class="cm"> *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0</span>
<span class="cm"> * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<span class="cm"> * | | | | | | | | | | |B|B|B|B|B|B|B|B|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|1|</span>
<span class="cm"> * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<span class="cm"> *</span>
<span class="cm"> *	31:24	reserved</span>
<span class="cm"> *	23:16	bus number (8 bits = 128 possible buses)</span>
<span class="cm"> *	15:11	Device number (5 bits)</span>
<span class="cm"> *	10:8	function number</span>
<span class="cm"> *	 7:2	register number</span>
<span class="cm"> *  </span>
<span class="cm"> * Notes:</span>
<span class="cm"> *	The function number selects which function of a multi-function device </span>
<span class="cm"> *	(e.g., SCSI and Ethernet).</span>
<span class="cm"> * </span>
<span class="cm"> *	The register selects a DWORD (32 bit) register offset.  Hence it</span>
<span class="cm"> *	doesn&#39;t get shifted by 2 bits as we want to &quot;drop&quot; the bottom two</span>
<span class="cm"> *	bits.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">mk_conf_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">pbus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
	     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pci_addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">type1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pbus</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bus</span> <span class="o">=</span> <span class="n">pbus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>

	<span class="n">DBG_CFG</span><span class="p">((</span><span class="s">&quot;mk_conf_addr(bus=%d ,device_fn=0x%x, where=0x%x, &quot;</span>
		 <span class="s">&quot;pci_addr=0x%p, type1=0x%p)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">bus</span><span class="p">,</span> <span class="n">device_fn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">pci_addr</span><span class="p">,</span> <span class="n">type1</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pbus</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="cm">/* No parent means peer PCI bus. */</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="o">*</span><span class="n">type1</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

        <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">device_fn</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">where</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">|=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">config_space_base</span><span class="p">;</span>
		
	<span class="o">*</span><span class="n">pci_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">DBG_CFG</span><span class="p">((</span><span class="s">&quot;mk_conf_addr: returning pci_addr 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">titan_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
		  <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">type1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mk_conf_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">type1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">__kernel_ldbu</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">vucp</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">__kernel_ldwu</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">vusp</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> 
<span class="nf">titan_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
		   <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">type1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mk_conf_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">type1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">__kernel_stb</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vucp</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">mb</span><span class="p">();</span>
		<span class="n">__kernel_ldbu</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">vucp</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">__kernel_stw</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vusp</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">mb</span><span class="p">();</span>
		<span class="n">__kernel_ldwu</span><span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">vusp</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">addr</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">titan_pci_ops</span> <span class="o">=</span> 
<span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span>		<span class="n">titan_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span>	<span class="n">titan_write_config</span><span class="p">,</span>
<span class="p">};</span>


<span class="kt">void</span>
<span class="nf">titan_pci_tbi</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">start</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">titan_pachip</span> <span class="o">*</span><span class="n">pachip</span> <span class="o">=</span> 
	  <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="n">TITAN_pachip1</span> <span class="o">:</span> <span class="n">TITAN_pachip0</span><span class="p">;</span>
	<span class="n">titan_pachip_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">csr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* Get the right hose.  */</span>
	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pachip</span><span class="o">-&gt;</span><span class="n">g_port</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> 
		<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pachip</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">;</span>

	<span class="cm">/* We can invalidate up to 8 tlb entries in a go.  The flush</span>
<span class="cm">	   matches against &lt;31:16&gt; in the pci address.  </span>
<span class="cm">	   Note that gtlbi* and atlbi* are in the same place in the g_port</span>
<span class="cm">	   and a_port, respectively, so the g_port offset can be used</span>
<span class="cm">	   even if hose is an a_port */</span>
	<span class="n">csr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">port_specific</span><span class="p">.</span><span class="n">g</span><span class="p">.</span><span class="n">gtlbia</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">start</span> <span class="o">^</span> <span class="n">end</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">port_specific</span><span class="p">.</span><span class="n">g</span><span class="p">.</span><span class="n">gtlbiv</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>

	<span class="cm">/* For TBIA, it doesn&#39;t matter what value we write.  For TBI, </span>
<span class="cm">	   it&#39;s the shifted tag bits.  */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">wmb</span><span class="p">();</span>
	<span class="o">*</span><span class="n">csr</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="n">csr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">titan_query_agp</span><span class="p">(</span><span class="n">titan_pachip_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">TPAchipPCTL</span> <span class="n">pctl</span><span class="p">;</span>

	<span class="cm">/* set up APCTL */</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_q_whole</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_present</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_init_one_pachip_port</span><span class="p">(</span><span class="n">titan_pachip_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>

	<span class="n">hose</span> <span class="o">=</span> <span class="n">alloc_pci_controller</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pci_isa_hose</span> <span class="o">=</span> <span class="n">hose</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span> <span class="o">=</span> <span class="n">alloc_resource</span><span class="p">();</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span> <span class="o">=</span> <span class="n">alloc_resource</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is for userland consumption.  The 40-bit PIO bias that we </span>
<span class="cm">	 * use in the kernel through KSEG doesn&#39;t work in the page table </span>
<span class="cm">	 * based user mappings. (43-bit KSEG sign extends the physical</span>
<span class="cm">	 * address from bit 40 to hit the I/O bit - mapped addresses don&#39;t).</span>
<span class="cm">	 * So make sure we get the 43-bit PIO bias.  </span>
<span class="cm">	 */</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sparse_mem_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sparse_io_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dense_mem_base</span>
	  <span class="o">=</span> <span class="p">(</span><span class="n">TITAN_MEM</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffffffUL</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80000000000UL</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dense_io_base</span>
	  <span class="o">=</span> <span class="p">(</span><span class="n">TITAN_IO</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffffffUL</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80000000000UL</span><span class="p">;</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">config_space_base</span> <span class="o">=</span> <span class="n">TITAN_CONF</span><span class="p">(</span><span class="n">index</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="n">TITAN_IO</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="o">-</span> <span class="n">TITAN_IO_BIAS</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span><span class="o">-&gt;</span><span class="n">end</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">+</span> <span class="n">TITAN_IO_SPACE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">pci_io_names</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">;</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="n">TITAN_MEM</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="o">-</span> <span class="n">TITAN_MEM_BIAS</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="o">-&gt;</span><span class="n">end</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">+</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">pci_mem_names</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioport_resource</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to request IO on hose %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to request MEM on hose %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Save the existing PCI window translations.  SRM will </span>
<span class="cm">	 * need them when we go to reboot.</span>
<span class="cm">	 */</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>

	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>

	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>

	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>  <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set up the PCI to main memory translation windows.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note: Window 3 on Titan is Scatter-Gather ONLY.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Window 0 is scatter-gather 8MB at 8MB (for isa)</span>
<span class="cm">	 * Window 1 is direct access 1GB at 2GB</span>
<span class="cm">	 * Window 2 is scatter-gather 1GB at 3GB</span>
<span class="cm">	 */</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span> <span class="o">=</span> <span class="n">iommu_arena_new</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mh">0x00800000</span><span class="p">,</span> <span class="mh">0x00800000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span><span class="o">-&gt;</span><span class="n">align_entry</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="cm">/* 64KB for ISA */</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span> <span class="o">=</span> <span class="n">iommu_arena_new</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">align_entry</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* Titan caches 4 PTEs at a time */</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">|</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span><span class="o">-&gt;</span><span class="n">ptes</span><span class="p">);</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">__direct_map_base</span> <span class="o">|</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="p">(</span><span class="n">__direct_map_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">|</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">ptes</span><span class="p">);</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Enable the Monster Window to make DAC pci64 possible.  */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">.</span><span class="n">csr</span> <span class="o">|=</span> <span class="n">pctl_m_mwin</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If it&#39;s an AGP port, initialize agplastwr.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">titan_query_agp</span><span class="p">(</span><span class="n">port</span><span class="p">))</span> 
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">port_specific</span><span class="p">.</span><span class="n">a</span><span class="p">.</span><span class="n">agplastwr</span><span class="p">.</span><span class="n">csr</span> <span class="o">=</span> <span class="n">__direct_map_base</span><span class="p">;</span>

	<span class="n">titan_pci_tbi</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_init_pachips</span><span class="p">(</span><span class="n">titan_pachip</span> <span class="o">*</span><span class="n">pachip0</span><span class="p">,</span> <span class="n">titan_pachip</span> <span class="o">*</span><span class="n">pachip1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">titan_pchip1_present</span> <span class="o">=</span> <span class="n">TITAN_cchip</span><span class="o">-&gt;</span><span class="n">csc</span><span class="p">.</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="mi">1L</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">;</span>

	<span class="cm">/* Init the ports in hose order... */</span>
	<span class="n">titan_init_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip0</span><span class="o">-&gt;</span><span class="n">g_port</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* hose 0 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">titan_pchip1_present</span><span class="p">)</span>
		<span class="n">titan_init_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip1</span><span class="o">-&gt;</span><span class="n">g_port</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span><span class="cm">/* hose 1 */</span>
	<span class="n">titan_init_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip0</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>	<span class="cm">/* hose 2 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">titan_pchip1_present</span><span class="p">)</span>
		<span class="n">titan_init_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip1</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span><span class="cm">/* hose 3 */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span>
<span class="nf">titan_init_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	printk(&quot;%s: titan_init_arch()\n&quot;, __func__);</span>
<span class="c">	printk(&quot;%s: CChip registers:\n&quot;, __func__);</span>
<span class="c">	printk(&quot;%s: CSR_CSC 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;csc.csr);</span>
<span class="c">	printk(&quot;%s: CSR_MTR 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;mtr.csr);</span>
<span class="c">	printk(&quot;%s: CSR_MISC 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;misc.csr);</span>
<span class="c">	printk(&quot;%s: CSR_DIM0 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;dim0.csr);</span>
<span class="c">	printk(&quot;%s: CSR_DIM1 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;dim1.csr);</span>
<span class="c">	printk(&quot;%s: CSR_DIR0 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;dir0.csr);</span>
<span class="c">	printk(&quot;%s: CSR_DIR1 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;dir1.csr);</span>
<span class="c">	printk(&quot;%s: CSR_DRIR 0x%lx\n&quot;, __func__, TITAN_cchip-&gt;drir.csr);</span>

<span class="c">	printk(&quot;%s: DChip registers:\n&quot;, __func__);</span>
<span class="c">	printk(&quot;%s: CSR_DSC 0x%lx\n&quot;, __func__, TITAN_dchip-&gt;dsc.csr);</span>
<span class="c">	printk(&quot;%s: CSR_STR 0x%lx\n&quot;, __func__, TITAN_dchip-&gt;str.csr);</span>
<span class="c">	printk(&quot;%s: CSR_DREV 0x%lx\n&quot;, __func__, TITAN_dchip-&gt;drev.csr);</span>
<span class="cp">#endif</span>

	<span class="n">boot_cpuid</span> <span class="o">=</span> <span class="n">__hard_smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* With multiple PCI busses, we play with I/O as physical addrs.  */</span>
	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>
	<span class="n">iomem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>

	<span class="cm">/* PCI DMA Direct Mapping is 1GB at 2GB.  */</span>
	<span class="n">__direct_map_base</span> <span class="o">=</span> <span class="mh">0x80000000</span><span class="p">;</span>
	<span class="n">__direct_map_size</span> <span class="o">=</span> <span class="mh">0x40000000</span><span class="p">;</span>

	<span class="cm">/* Init the PA chip(s).  */</span>
	<span class="n">titan_init_pachips</span><span class="p">(</span><span class="n">TITAN_pachip0</span><span class="p">,</span> <span class="n">TITAN_pachip1</span><span class="p">);</span>

	<span class="cm">/* Check for graphic console location (if any).  */</span>
	<span class="n">find_console_vga_hose</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">titan_kill_one_pachip_port</span><span class="p">(</span><span class="n">titan_pachip_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span> <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsba</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">wsm</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">wsm</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">csr</span>  <span class="o">=</span> <span class="n">saved_config</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">tba</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">titan_kill_pachips</span><span class="p">(</span><span class="n">titan_pachip</span> <span class="o">*</span><span class="n">pachip0</span><span class="p">,</span> <span class="n">titan_pachip</span> <span class="o">*</span><span class="n">pachip1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">titan_pchip1_present</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">titan_kill_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip1</span><span class="o">-&gt;</span><span class="n">g_port</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">titan_kill_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip1</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">titan_kill_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip0</span><span class="o">-&gt;</span><span class="n">g_port</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">titan_kill_one_pachip_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pachip0</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">titan_kill_arch</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">titan_kill_pachips</span><span class="p">(</span><span class="n">TITAN_pachip0</span><span class="p">,</span> <span class="n">TITAN_pachip1</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * IO map support.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">titan_ioportmap</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FIXUP_IOADDR_VGA</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">TITAN_IO_BIAS</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">titan_ioremap</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">h</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">TITAN_HOSE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">TITAN_HOSE_SHIFT</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">baddr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TITAN_HOSE_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">last</span> <span class="o">=</span> <span class="n">baddr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>	
	<span class="k">struct</span> <span class="n">vm_struct</span> <span class="o">*</span><span class="n">area</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">ptes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Adjust the address and hose, if necessary.</span>
<span class="cm">	 */</span> 
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_vga_hose</span> <span class="o">&amp;&amp;</span> <span class="n">__is_mem_vga</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">h</span> <span class="o">=</span> <span class="n">pci_vga_hose</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="n">pci_vga_hose</span><span class="o">-&gt;</span><span class="n">mem_space</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Find the hose.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">hose</span> <span class="o">=</span> <span class="n">hose_head</span><span class="p">;</span> <span class="n">hose</span><span class="p">;</span> <span class="n">hose</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="n">h</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Is it direct-mapped?</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">baddr</span> <span class="o">&gt;=</span> <span class="n">__direct_map_base</span><span class="p">)</span> <span class="o">&amp;&amp;</span> 
	    <span class="p">((</span><span class="n">baddr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">__direct_map_base</span> <span class="o">+</span> <span class="n">__direct_map_size</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vaddr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">-</span> <span class="n">__direct_map_base</span> <span class="o">+</span> <span class="n">TITAN_MEM_BIAS</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">vaddr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* </span>
<span class="cm">	 * Check the scatter-gather arena.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span> <span class="o">&amp;&amp;</span>
	    <span class="n">baddr</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">&amp;&amp;</span>
	    <span class="n">last</span> <span class="o">&lt;</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">){</span>

		<span class="cm">/*</span>
<span class="cm">		 * Adjust the limits (mappings must be page aligned)</span>
<span class="cm">		 */</span>
		<span class="n">baddr</span> <span class="o">-=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
		<span class="n">last</span> <span class="o">-=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
		<span class="n">baddr</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">PAGE_ALIGN</span><span class="p">(</span><span class="n">last</span><span class="p">)</span> <span class="o">-</span> <span class="n">baddr</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Map it</span>
<span class="cm">		 */</span>
		<span class="n">area</span> <span class="o">=</span> <span class="n">get_vm_area</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="n">VM_IOREMAP</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">area</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ioremap failed... no vm_area...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ptes</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="o">-&gt;</span><span class="n">ptes</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">vaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">area</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">;</span> 
		    <span class="n">baddr</span> <span class="o">&lt;=</span> <span class="n">last</span><span class="p">;</span> 
		    <span class="n">baddr</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">vaddr</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pfn</span> <span class="o">=</span> <span class="n">ptes</span><span class="p">[</span><span class="n">baddr</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pfn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ioremap failed... pte not valid...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">vfree</span><span class="p">(</span><span class="n">area</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
				<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">pfn</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* make it a true pfn */</span>
			
			<span class="k">if</span> <span class="p">(</span><span class="n">__alpha_remap_area_pages</span><span class="p">(</span><span class="n">vaddr</span><span class="p">,</span>
						     <span class="n">pfn</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">,</span> 
						     <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="s">&quot;FAILED to remap_area_pages...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">vfree</span><span class="p">(</span><span class="n">area</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
				<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">flush_tlb_all</span><span class="p">();</span>

		<span class="n">vaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">area</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PAGE_MASK</span><span class="p">);</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">vaddr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Assume a legacy (read: VGA) address, and return appropriately. */</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">TITAN_MEM_BIAS</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">titan_iounmap</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">xaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">xaddr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">VMALLOC_START</span><span class="p">)</span>
		<span class="n">vfree</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">PAGE_MASK</span> <span class="o">&amp;</span> <span class="n">addr</span><span class="p">));</span> 
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">titan_is_mmio</span><span class="p">(</span><span class="k">const</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">xaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">xaddr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">VMALLOC_START</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x100000000UL</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifndef CONFIG_ALPHA_GENERIC</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">titan_ioportmap</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">titan_ioremap</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">titan_iounmap</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">titan_is_mmio</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * AGP GART Support.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/agp_backend.h&gt;</span>
<span class="cp">#include &lt;asm/agp_backend.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="k">struct</span> <span class="n">titan_agp_aperture</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_iommu_arena</span> <span class="o">*</span><span class="n">arena</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">pg_start</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">pg_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">titan_agp_setup</span><span class="p">(</span><span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">titan_agp_aperture</span> <span class="o">*</span><span class="n">aper</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">alpha_agpgart_size</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">aper</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">titan_agp_aperture</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aper</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="p">;</span>
	<span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span> <span class="o">=</span> <span class="n">alpha_agpgart_size</span> <span class="o">/</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
	<span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span> <span class="o">=</span> <span class="n">iommu_reserve</span><span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span><span class="p">,</span>
				       <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to reserve AGP memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">aper</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">bus_base</span> <span class="o">=</span> 
		<span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">sysdata</span> <span class="o">=</span> <span class="n">aper</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">titan_agp_cleanup</span><span class="p">(</span><span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">titan_agp_aperture</span> <span class="o">*</span><span class="n">aper</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">iommu_release</span><span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> 
		       <span class="s">&quot;Attempted to release bound AGP memory - unbinding</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">iommu_unbind</span><span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">iommu_release</span><span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span><span class="p">,</span> 
				       <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_count</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to release AGP memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">aper</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">agp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">titan_agp_configure</span><span class="p">(</span><span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">TPAchipPCTL</span> <span class="n">pctl</span><span class="p">;</span>
	<span class="n">titan_pachip_port</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_q_whole</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>

	<span class="cm">/* Side-Band Addressing? */</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_sba_en</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">sba</span><span class="p">;</span>

	<span class="cm">/* AGP Rate? */</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* 1x */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">rate</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> 
		<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_rate</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* 2x */</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	if (agp-&gt;mode.bits.rate &amp; 4) </span>
<span class="c">		pctl.pctl_r_bits.apctl_v_agp_rate = 2;	/* 4x */</span>
<span class="cp">#endif</span>
	
	<span class="cm">/* RQ Depth? */</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_hp_rd</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_lp_rd</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * AGP Enable.</span>
<span class="cm">	 */</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_en</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">enable</span><span class="p">;</span>

	<span class="cm">/* Tell the user.  */</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Enabling AGP: %dX%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> 
	       <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_rate</span><span class="p">,</span>
	       <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_sba_en</span> <span class="o">?</span> <span class="s">&quot; - SBA&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
	       
	<span class="cm">/* Write it.  */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">.</span><span class="n">csr</span> <span class="o">=</span> <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_q_whole</span><span class="p">;</span>
	
	<span class="cm">/* And wait at least 5000 66MHz cycles (per Titan spec).  */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> 
<span class="nf">titan_agp_bind_memory</span><span class="p">(</span><span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">pg_start</span><span class="p">,</span> <span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">titan_agp_aperture</span> <span class="o">*</span><span class="n">aper</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">iommu_bind</span><span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span> <span class="o">+</span> <span class="n">pg_start</span><span class="p">,</span> 
			  <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">pages</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> 
<span class="nf">titan_agp_unbind_memory</span><span class="p">(</span><span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">pg_start</span><span class="p">,</span> <span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">titan_agp_aperture</span> <span class="o">*</span><span class="n">aper</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">iommu_unbind</span><span class="p">(</span><span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="p">,</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">pg_start</span> <span class="o">+</span> <span class="n">pg_start</span><span class="p">,</span>
			    <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span>
<span class="nf">titan_agp_translate</span><span class="p">(</span><span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">titan_agp_aperture</span> <span class="o">*</span><span class="n">aper</span> <span class="o">=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">baddr</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">-</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pte</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">bus_base</span> <span class="o">||</span>
	    <span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">bus_base</span> <span class="o">+</span> <span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: addr out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pte</span> <span class="o">=</span> <span class="n">aper</span><span class="o">-&gt;</span><span class="n">arena</span><span class="o">-&gt;</span><span class="n">ptes</span><span class="p">[</span><span class="n">baddr</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pte</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: pte not valid</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">pte</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">alpha_agp_ops</span> <span class="n">titan_agp_ops</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">setup</span>		<span class="o">=</span> <span class="n">titan_agp_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>	<span class="o">=</span> <span class="n">titan_agp_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>	<span class="o">=</span> <span class="n">titan_agp_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bind</span>		<span class="o">=</span> <span class="n">titan_agp_bind_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unbind</span>		<span class="o">=</span> <span class="n">titan_agp_unbind_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">translate</span>	<span class="o">=</span> <span class="n">titan_agp_translate</span>
<span class="p">};</span>

<span class="n">alpha_agp_info</span> <span class="o">*</span>
<span class="nf">titan_agp_info</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">alpha_agp_info</span> <span class="o">*</span><span class="n">agp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="n">titan_pachip_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hosenum</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">TPAchipPCTL</span> <span class="n">pctl</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Find the AGP port.</span>
<span class="cm">	 */</span>
	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">TITAN_pachip0</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">titan_query_agp</span><span class="p">(</span><span class="n">port</span><span class="p">))</span>
		<span class="n">hosenum</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hosenum</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> 
	    <span class="n">titan_pchip1_present</span> <span class="o">&amp;&amp;</span>
	    <span class="n">titan_query_agp</span><span class="p">(</span><span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">TITAN_pachip1</span><span class="o">-&gt;</span><span class="n">a_port</span><span class="p">))</span> 
		<span class="n">hosenum</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	
	<span class="cm">/*</span>
<span class="cm">	 * Find the hose the port is on.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">hose</span> <span class="o">=</span> <span class="n">hose_head</span><span class="p">;</span> <span class="n">hose</span><span class="p">;</span> <span class="n">hose</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="n">hosenum</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span> <span class="o">||</span> <span class="o">!</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate the info structure.</span>
<span class="cm">	 */</span>
	<span class="n">agp</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">agp</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">agp</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Fill it in.</span>
<span class="cm">	 */</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">hose</span> <span class="o">=</span> <span class="n">hose</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">private</span> <span class="o">=</span> <span class="n">port</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">titan_agp_ops</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Aperture - not configured until ops.setup().</span>
<span class="cm">	 *</span>
<span class="cm">	 * FIXME - should we go ahead and allocate it here?</span>
<span class="cm">	 */</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">bus_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">aperture</span><span class="p">.</span><span class="n">sysdata</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Capabilities.</span>
<span class="cm">	 */</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">capability</span><span class="p">.</span><span class="n">lw</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">capability</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> 	<span class="cm">/* 2x, 1x */</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">capability</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">sba</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">capability</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">rq</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>	<span class="cm">/* 8 - 1 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mode.</span>
<span class="cm">	 */</span>
	<span class="n">pctl</span><span class="p">.</span><span class="n">pctl_q_whole</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">.</span><span class="n">csr</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">lw</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_rate</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">sba</span> <span class="o">=</span> <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_sba_en</span><span class="p">;</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">rq</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>	<span class="cm">/* RQ Depth? */</span>
	<span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">pctl</span><span class="p">.</span><span class="n">pctl_r_bits</span><span class="p">.</span><span class="n">apctl_v_agp_en</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">agp</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
