0.7
2020.2
Jun 10 2021
20:04:57
E:/Magisterio/IPD-432/Tarea 1/code/code.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sim_1/new/counter_testbench.sv,1634883215,systemVerilog,,,,counter_testbench,,uvm,,,,,,
E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sources_1/new/T1_design1.sv,1634923179,systemVerilog,,E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sources_1/new/debouncer_FSM.sv,,T1_design1,,uvm,,,,,,
E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sources_1/new/debouncer_FSM.sv,1634921581,systemVerilog,,E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sim_1/new/counter_testbench.sv,,PB_Debouncer_FSM,,uvm,,,,,,
