
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F9)
	S12= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F17)
	S20= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F18)
	S21= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F22)
	S25= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F23)
	S26= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_EX.Out=>FU.IR_EX                                    Premise(F30)
	S33= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F31)
	S34= IR_WB.Out=>FU.IR_WB                                    Premise(F32)
	S35= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F33)
	S36= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F34)
	S37= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= ALU.Out=>FU.InEX                                       Premise(F37)
	S40= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F38)
	S41= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F39)
	S42= ALUOut_WB.Out=>FU.InWB                                 Premise(F40)
	S43= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F41)
	S44= ALUOut_WB.Out=>GPR.WData                               Premise(F42)
	S45= IR_WB.Out20_16=>GPR.WReg                               Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S4,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S17)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S29)
	S52= PC.Out=>ICache.IEA                                     Premise(F46)
	S53= IMem.MEM8WordOut=>ICache.WData                         Premise(F47)
	S54= ICache.Out=>ICacheReg.In                               Premise(F48)
	S55= PC.Out=>IMMU.IEA                                       Premise(F49)
	S56= IMMU.IEA=addr                                          Path(S4,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S58= IMMU.PID=pid                                           Path(S3,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S18)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F51)
	S64= ICacheReg.Out=>IRMux.CacheData                         Premise(F52)
	S65= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F53)
	S66= IMem.Out=>IRMux.MemData                                Premise(F54)
	S67= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F55)
	S68= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F56)
	S69= ICache.Out=>IR_ID.In                                   Premise(F57)
	S70= IRMux.Out=>IR_ID.In                                    Premise(F58)
	S71= ICache.Out=>IR_IMMU.In                                 Premise(F59)
	S72= IR_EX.Out=>IR_MEM.In                                   Premise(F60)
	S73= IR_DMMU2.Out=>IR_WB.In                                 Premise(F61)
	S74= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F62)
	S75= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F63)
	S76= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F64)
	S77= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F65)
	S78= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F66)
	S79= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F67)
	S80= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F68)
	S81= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F69)
	S82= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F70)
	S83= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F71)
	S84= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F72)
	S85= IR_EX.Out31_26=>CU_EX.Op                               Premise(F73)
	S86= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F74)
	S87= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F75)
	S88= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F76)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F77)
	S90= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F78)
	S91= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F79)
	S92= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F80)
	S93= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F81)
	S94= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F82)
	S95= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F83)
	S96= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F84)
	S97= IR_WB.Out31_26=>CU_WB.Op                               Premise(F85)
	S98= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F86)
	S99= CtrlA_EX=0                                             Premise(F87)
	S100= CtrlB_EX=0                                            Premise(F88)
	S101= CtrlALUOut_MEM=0                                      Premise(F89)
	S102= CtrlALUOut_DMMU1=0                                    Premise(F90)
	S103= CtrlALUOut_DMMU2=0                                    Premise(F91)
	S104= CtrlALUOut_WB=0                                       Premise(F92)
	S105= CtrlA_MEM=0                                           Premise(F93)
	S106= CtrlA_WB=0                                            Premise(F94)
	S107= CtrlB_MEM=0                                           Premise(F95)
	S108= CtrlB_WB=0                                            Premise(F96)
	S109= CtrlICache=0                                          Premise(F97)
	S110= CtrlIMMU=0                                            Premise(F98)
	S111= CtrlIR_DMMU1=0                                        Premise(F99)
	S112= CtrlIR_DMMU2=0                                        Premise(F100)
	S113= CtrlIR_EX=0                                           Premise(F101)
	S114= CtrlIR_ID=0                                           Premise(F102)
	S115= CtrlIR_IMMU=1                                         Premise(F103)
	S116= CtrlIR_MEM=0                                          Premise(F104)
	S117= CtrlIR_WB=0                                           Premise(F105)
	S118= CtrlGPR=0                                             Premise(F106)
	S119= CtrlIAddrReg=1                                        Premise(F107)
	S120= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S60,S119)
	S121= CtrlPC=0                                              Premise(F108)
	S122= CtrlPCInc=0                                           Premise(F109)
	S123= PC[Out]=addr                                          PC-Hold(S1,S121,S122)
	S124= CtrlIMem=0                                            Premise(F110)
	S125= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S124)
	S126= CtrlICacheReg=1                                       Premise(F111)
	S127= CtrlASIDIn=0                                          Premise(F112)
	S128= CtrlCP0=0                                             Premise(F113)
	S129= CP0[ASID]=pid                                         CP0-Hold(S0,S128)
	S130= CtrlEPCIn=0                                           Premise(F114)
	S131= CtrlExCodeIn=0                                        Premise(F115)
	S132= CtrlIRMux=0                                           Premise(F116)
	S133= GPR[rS]=a                                             Premise(F117)

IMMU	S134= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S120)
	S135= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S120)
	S136= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S120)
	S137= PC.Out=addr                                           PC-Out(S123)
	S138= CP0.ASID=pid                                          CP0-Read-ASID(S129)
	S139= A_EX.Out=>ALU.A                                       Premise(F118)
	S140= B_EX.Out=>ALU.B                                       Premise(F119)
	S141= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F120)
	S142= ALU.Out=>ALUOut_MEM.In                                Premise(F121)
	S143= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F122)
	S144= LIMMEXT.Out=>B_EX.In                                  Premise(F123)
	S145= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F124)
	S146= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F125)
	S147= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F126)
	S148= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F127)
	S149= FU.Bub_IF=>CU_IF.Bub                                  Premise(F128)
	S150= FU.Halt_IF=>CU_IF.Halt                                Premise(F129)
	S151= ICache.Hit=>CU_IF.ICacheHit                           Premise(F130)
	S152= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F131)
	S153= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F132)
	S154= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F133)
	S155= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F134)
	S156= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F135)
	S157= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F136)
	S158= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F137)
	S159= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F138)
	S160= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F139)
	S161= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F140)
	S162= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F141)
	S163= ICache.Hit=>FU.ICacheHit                              Premise(F142)
	S164= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F143)
	S165= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F144)
	S166= IR_EX.Out=>FU.IR_EX                                   Premise(F145)
	S167= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F146)
	S168= IR_WB.Out=>FU.IR_WB                                   Premise(F147)
	S169= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F148)
	S170= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F149)
	S171= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F150)
	S172= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F151)
	S173= ALU.Out=>FU.InEX                                      Premise(F152)
	S174= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F153)
	S175= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F154)
	S176= ALUOut_WB.Out=>FU.InWB                                Premise(F155)
	S177= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F156)
	S178= ALUOut_WB.Out=>GPR.WData                              Premise(F157)
	S179= IR_WB.Out20_16=>GPR.WReg                              Premise(F158)
	S180= IMMU.Addr=>IAddrReg.In                                Premise(F159)
	S181= PC.Out=>ICache.IEA                                    Premise(F160)
	S182= ICache.IEA=addr                                       Path(S137,S181)
	S183= ICache.Hit=ICacheHit(addr)                            ICache-Search(S182)
	S184= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S183,S151)
	S185= FU.ICacheHit=ICacheHit(addr)                          Path(S183,S163)
	S186= PC.Out=>ICache.IEA                                    Premise(F161)
	S187= IMem.MEM8WordOut=>ICache.WData                        Premise(F162)
	S188= ICache.Out=>ICacheReg.In                              Premise(F163)
	S189= PC.Out=>IMMU.IEA                                      Premise(F164)
	S190= IMMU.IEA=addr                                         Path(S137,S189)
	S191= CP0.ASID=>IMMU.PID                                    Premise(F165)
	S192= IMMU.PID=pid                                          Path(S138,S191)
	S193= IMMU.Addr={pid,addr}                                  IMMU-Search(S192,S190)
	S194= IAddrReg.In={pid,addr}                                Path(S193,S180)
	S195= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S192,S190)
	S196= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S195,S152)
	S197= IAddrReg.Out=>IMem.RAddr                              Premise(F166)
	S198= IMem.RAddr={pid,addr}                                 Path(S134,S197)
	S199= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S198,S125)
	S200= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S198,S125)
	S201= ICache.WData=IMemGet8Word({pid,addr})                 Path(S200,S187)
	S202= ICacheReg.Out=>IRMux.CacheData                        Premise(F167)
	S203= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F168)
	S204= IMem.Out=>IRMux.MemData                               Premise(F169)
	S205= IRMux.MemData={12,rS,rD,UIMM}                         Path(S199,S204)
	S206= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S205)
	S207= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F170)
	S208= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F171)
	S209= ICache.Out=>IR_ID.In                                  Premise(F172)
	S210= IRMux.Out=>IR_ID.In                                   Premise(F173)
	S211= IR_ID.In={12,rS,rD,UIMM}                              Path(S206,S210)
	S212= ICache.Out=>IR_IMMU.In                                Premise(F174)
	S213= IR_EX.Out=>IR_MEM.In                                  Premise(F175)
	S214= IR_DMMU2.Out=>IR_WB.In                                Premise(F176)
	S215= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F177)
	S216= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F178)
	S217= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F179)
	S218= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F180)
	S219= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F181)
	S220= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F182)
	S221= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F183)
	S222= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F184)
	S223= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F185)
	S224= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F186)
	S225= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F187)
	S226= IR_EX.Out31_26=>CU_EX.Op                              Premise(F188)
	S227= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F189)
	S228= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F190)
	S229= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F191)
	S230= IR_ID.Out31_26=>CU_ID.Op                              Premise(F192)
	S231= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F193)
	S232= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F194)
	S233= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F195)
	S234= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F196)
	S235= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F197)
	S236= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F198)
	S237= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F199)
	S238= IR_WB.Out31_26=>CU_WB.Op                              Premise(F200)
	S239= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F201)
	S240= CtrlA_EX=0                                            Premise(F202)
	S241= CtrlB_EX=0                                            Premise(F203)
	S242= CtrlALUOut_MEM=0                                      Premise(F204)
	S243= CtrlALUOut_DMMU1=0                                    Premise(F205)
	S244= CtrlALUOut_DMMU2=0                                    Premise(F206)
	S245= CtrlALUOut_WB=0                                       Premise(F207)
	S246= CtrlA_MEM=0                                           Premise(F208)
	S247= CtrlA_WB=0                                            Premise(F209)
	S248= CtrlB_MEM=0                                           Premise(F210)
	S249= CtrlB_WB=0                                            Premise(F211)
	S250= CtrlICache=1                                          Premise(F212)
	S251= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S182,S201,S250)
	S252= CtrlIMMU=0                                            Premise(F213)
	S253= CtrlIR_DMMU1=0                                        Premise(F214)
	S254= CtrlIR_DMMU2=0                                        Premise(F215)
	S255= CtrlIR_EX=0                                           Premise(F216)
	S256= CtrlIR_ID=1                                           Premise(F217)
	S257= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S211,S256)
	S258= CtrlIR_IMMU=0                                         Premise(F218)
	S259= CtrlIR_MEM=0                                          Premise(F219)
	S260= CtrlIR_WB=0                                           Premise(F220)
	S261= CtrlGPR=0                                             Premise(F221)
	S262= GPR[rS]=a                                             GPR-Hold(S133,S261)
	S263= CtrlIAddrReg=0                                        Premise(F222)
	S264= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S120,S263)
	S265= CtrlPC=0                                              Premise(F223)
	S266= CtrlPCInc=1                                           Premise(F224)
	S267= PC[Out]=addr+4                                        PC-Inc(S123,S265,S266)
	S268= PC[CIA]=addr                                          PC-Inc(S123,S265,S266)
	S269= CtrlIMem=0                                            Premise(F225)
	S270= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S125,S269)
	S271= CtrlICacheReg=0                                       Premise(F226)
	S272= CtrlASIDIn=0                                          Premise(F227)
	S273= CtrlCP0=0                                             Premise(F228)
	S274= CP0[ASID]=pid                                         CP0-Hold(S129,S273)
	S275= CtrlEPCIn=0                                           Premise(F229)
	S276= CtrlExCodeIn=0                                        Premise(F230)
	S277= CtrlIRMux=0                                           Premise(F231)

ID	S278= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S257)
	S279= IR_ID.Out31_26=12                                     IR-Out(S257)
	S280= IR_ID.Out25_21=rS                                     IR-Out(S257)
	S281= IR_ID.Out20_16=rD                                     IR-Out(S257)
	S282= IR_ID.Out15_0=UIMM                                    IR-Out(S257)
	S283= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S264)
	S284= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S264)
	S285= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S264)
	S286= PC.Out=addr+4                                         PC-Out(S267)
	S287= PC.CIA=addr                                           PC-Out(S268)
	S288= PC.CIA31_28=addr[31:28]                               PC-Out(S268)
	S289= CP0.ASID=pid                                          CP0-Read-ASID(S274)
	S290= A_EX.Out=>ALU.A                                       Premise(F232)
	S291= B_EX.Out=>ALU.B                                       Premise(F233)
	S292= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F234)
	S293= ALU.Out=>ALUOut_MEM.In                                Premise(F235)
	S294= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F236)
	S295= LIMMEXT.Out=>B_EX.In                                  Premise(F237)
	S296= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F238)
	S297= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F239)
	S298= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F240)
	S299= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F241)
	S300= FU.Bub_IF=>CU_IF.Bub                                  Premise(F242)
	S301= FU.Halt_IF=>CU_IF.Halt                                Premise(F243)
	S302= ICache.Hit=>CU_IF.ICacheHit                           Premise(F244)
	S303= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F245)
	S304= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F246)
	S305= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F247)
	S306= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F248)
	S307= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F249)
	S308= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F250)
	S309= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F251)
	S310= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F252)
	S311= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F253)
	S312= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F254)
	S313= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F255)
	S314= ICache.Hit=>FU.ICacheHit                              Premise(F256)
	S315= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F257)
	S316= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F258)
	S317= IR_EX.Out=>FU.IR_EX                                   Premise(F259)
	S318= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F260)
	S319= IR_WB.Out=>FU.IR_WB                                   Premise(F261)
	S320= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F262)
	S321= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F263)
	S322= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F264)
	S323= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F265)
	S324= ALU.Out=>FU.InEX                                      Premise(F266)
	S325= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F267)
	S326= FU.InID2_RReg=5'b00000                                Premise(F268)
	S327= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F269)
	S328= ALUOut_WB.Out=>FU.InWB                                Premise(F270)
	S329= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F271)
	S330= ALUOut_WB.Out=>GPR.WData                              Premise(F272)
	S331= IR_WB.Out20_16=>GPR.WReg                              Premise(F273)
	S332= IMMU.Addr=>IAddrReg.In                                Premise(F274)
	S333= PC.Out=>ICache.IEA                                    Premise(F275)
	S334= ICache.IEA=addr+4                                     Path(S286,S333)
	S335= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S334)
	S336= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S335,S302)
	S337= FU.ICacheHit=ICacheHit(addr+4)                        Path(S335,S314)
	S338= PC.Out=>ICache.IEA                                    Premise(F276)
	S339= IMem.MEM8WordOut=>ICache.WData                        Premise(F277)
	S340= ICache.Out=>ICacheReg.In                              Premise(F278)
	S341= PC.Out=>IMMU.IEA                                      Premise(F279)
	S342= IMMU.IEA=addr+4                                       Path(S286,S341)
	S343= CP0.ASID=>IMMU.PID                                    Premise(F280)
	S344= IMMU.PID=pid                                          Path(S289,S343)
	S345= IMMU.Addr={pid,addr+4}                                IMMU-Search(S344,S342)
	S346= IAddrReg.In={pid,addr+4}                              Path(S345,S332)
	S347= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S344,S342)
	S348= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S347,S303)
	S349= IAddrReg.Out=>IMem.RAddr                              Premise(F281)
	S350= IMem.RAddr={pid,addr}                                 Path(S283,S349)
	S351= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S350,S270)
	S352= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S350,S270)
	S353= ICache.WData=IMemGet8Word({pid,addr})                 Path(S352,S339)
	S354= ICacheReg.Out=>IRMux.CacheData                        Premise(F282)
	S355= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F283)
	S356= IMem.Out=>IRMux.MemData                               Premise(F284)
	S357= IRMux.MemData={12,rS,rD,UIMM}                         Path(S351,S356)
	S358= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S357)
	S359= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F285)
	S360= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F286)
	S361= ICache.Out=>IR_ID.In                                  Premise(F287)
	S362= IRMux.Out=>IR_ID.In                                   Premise(F288)
	S363= IR_ID.In={12,rS,rD,UIMM}                              Path(S358,S362)
	S364= ICache.Out=>IR_IMMU.In                                Premise(F289)
	S365= IR_EX.Out=>IR_MEM.In                                  Premise(F290)
	S366= IR_DMMU2.Out=>IR_WB.In                                Premise(F291)
	S367= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F292)
	S368= LIMMEXT.In=UIMM                                       Path(S282,S367)
	S369= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S368)
	S370= B_EX.In={16{0},UIMM}                                  Path(S369,S295)
	S371= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F293)
	S372= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F294)
	S373= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F295)
	S374= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F296)
	S375= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F297)
	S376= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F298)
	S377= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F299)
	S378= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F300)
	S379= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F301)
	S380= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F302)
	S381= IR_EX.Out31_26=>CU_EX.Op                              Premise(F303)
	S382= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F304)
	S383= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F305)
	S384= CU_ID.IRFunc1=rD                                      Path(S281,S383)
	S385= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F306)
	S386= CU_ID.IRFunc2=rS                                      Path(S280,S385)
	S387= IR_ID.Out31_26=>CU_ID.Op                              Premise(F307)
	S388= CU_ID.Op=12                                           Path(S279,S387)
	S389= CU_ID.Func=alu_add                                    CU_ID(S388)
	S390= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F308)
	S391= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F309)
	S392= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F310)
	S393= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F311)
	S394= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F312)
	S395= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F313)
	S396= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F314)
	S397= IR_WB.Out31_26=>CU_WB.Op                              Premise(F315)
	S398= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F316)
	S399= CtrlA_EX=1                                            Premise(F317)
	S400= CtrlB_EX=1                                            Premise(F318)
	S401= [B_EX]={16{0},UIMM}                                   B_EX-Write(S370,S400)
	S402= CtrlALUOut_MEM=0                                      Premise(F319)
	S403= CtrlALUOut_DMMU1=0                                    Premise(F320)
	S404= CtrlALUOut_DMMU2=0                                    Premise(F321)
	S405= CtrlALUOut_WB=0                                       Premise(F322)
	S406= CtrlA_MEM=0                                           Premise(F323)
	S407= CtrlA_WB=0                                            Premise(F324)
	S408= CtrlB_MEM=0                                           Premise(F325)
	S409= CtrlB_WB=0                                            Premise(F326)
	S410= CtrlICache=0                                          Premise(F327)
	S411= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S251,S410)
	S412= CtrlIMMU=0                                            Premise(F328)
	S413= CtrlIR_DMMU1=0                                        Premise(F329)
	S414= CtrlIR_DMMU2=0                                        Premise(F330)
	S415= CtrlIR_EX=1                                           Premise(F331)
	S416= CtrlIR_ID=0                                           Premise(F332)
	S417= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S257,S416)
	S418= CtrlIR_IMMU=0                                         Premise(F333)
	S419= CtrlIR_MEM=0                                          Premise(F334)
	S420= CtrlIR_WB=0                                           Premise(F335)
	S421= CtrlGPR=0                                             Premise(F336)
	S422= GPR[rS]=a                                             GPR-Hold(S262,S421)
	S423= CtrlIAddrReg=0                                        Premise(F337)
	S424= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S264,S423)
	S425= CtrlPC=0                                              Premise(F338)
	S426= CtrlPCInc=0                                           Premise(F339)
	S427= PC[CIA]=addr                                          PC-Hold(S268,S426)
	S428= PC[Out]=addr+4                                        PC-Hold(S267,S425,S426)
	S429= CtrlIMem=0                                            Premise(F340)
	S430= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S270,S429)
	S431= CtrlICacheReg=0                                       Premise(F341)
	S432= CtrlASIDIn=0                                          Premise(F342)
	S433= CtrlCP0=0                                             Premise(F343)
	S434= CP0[ASID]=pid                                         CP0-Hold(S274,S433)
	S435= CtrlEPCIn=0                                           Premise(F344)
	S436= CtrlExCodeIn=0                                        Premise(F345)
	S437= CtrlIRMux=0                                           Premise(F346)

EX	S438= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S401)
	S439= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S401)
	S440= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S401)
	S441= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S417)
	S442= IR_ID.Out31_26=12                                     IR-Out(S417)
	S443= IR_ID.Out25_21=rS                                     IR-Out(S417)
	S444= IR_ID.Out20_16=rD                                     IR-Out(S417)
	S445= IR_ID.Out15_0=UIMM                                    IR-Out(S417)
	S446= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S424)
	S447= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S424)
	S448= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S424)
	S449= PC.CIA=addr                                           PC-Out(S427)
	S450= PC.CIA31_28=addr[31:28]                               PC-Out(S427)
	S451= PC.Out=addr+4                                         PC-Out(S428)
	S452= CP0.ASID=pid                                          CP0-Read-ASID(S434)
	S453= A_EX.Out=>ALU.A                                       Premise(F347)
	S454= B_EX.Out=>ALU.B                                       Premise(F348)
	S455= ALU.B={16{0},UIMM}                                    Path(S438,S454)
	S456= ALU.Func=6'b000000                                    Premise(F349)
	S457= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F350)
	S458= ALU.Out=>ALUOut_MEM.In                                Premise(F351)
	S459= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F352)
	S460= LIMMEXT.Out=>B_EX.In                                  Premise(F353)
	S461= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F354)
	S462= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F355)
	S463= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F356)
	S464= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F357)
	S465= FU.Bub_IF=>CU_IF.Bub                                  Premise(F358)
	S466= FU.Halt_IF=>CU_IF.Halt                                Premise(F359)
	S467= ICache.Hit=>CU_IF.ICacheHit                           Premise(F360)
	S468= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F361)
	S469= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F362)
	S470= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F363)
	S471= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F364)
	S472= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F365)
	S473= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F366)
	S474= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F367)
	S475= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F368)
	S476= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F369)
	S477= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F370)
	S478= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F371)
	S479= ICache.Hit=>FU.ICacheHit                              Premise(F372)
	S480= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F373)
	S481= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F374)
	S482= IR_EX.Out=>FU.IR_EX                                   Premise(F375)
	S483= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F376)
	S484= IR_WB.Out=>FU.IR_WB                                   Premise(F377)
	S485= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F378)
	S486= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F379)
	S487= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F380)
	S488= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F381)
	S489= ALU.Out=>FU.InEX                                      Premise(F382)
	S490= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F383)
	S491= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F384)
	S492= ALUOut_WB.Out=>FU.InWB                                Premise(F385)
	S493= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F386)
	S494= ALUOut_WB.Out=>GPR.WData                              Premise(F387)
	S495= IR_WB.Out20_16=>GPR.WReg                              Premise(F388)
	S496= IMMU.Addr=>IAddrReg.In                                Premise(F389)
	S497= PC.Out=>ICache.IEA                                    Premise(F390)
	S498= ICache.IEA=addr+4                                     Path(S451,S497)
	S499= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S498)
	S500= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S499,S467)
	S501= FU.ICacheHit=ICacheHit(addr+4)                        Path(S499,S479)
	S502= PC.Out=>ICache.IEA                                    Premise(F391)
	S503= IMem.MEM8WordOut=>ICache.WData                        Premise(F392)
	S504= ICache.Out=>ICacheReg.In                              Premise(F393)
	S505= PC.Out=>IMMU.IEA                                      Premise(F394)
	S506= IMMU.IEA=addr+4                                       Path(S451,S505)
	S507= CP0.ASID=>IMMU.PID                                    Premise(F395)
	S508= IMMU.PID=pid                                          Path(S452,S507)
	S509= IMMU.Addr={pid,addr+4}                                IMMU-Search(S508,S506)
	S510= IAddrReg.In={pid,addr+4}                              Path(S509,S496)
	S511= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S508,S506)
	S512= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S511,S468)
	S513= IAddrReg.Out=>IMem.RAddr                              Premise(F396)
	S514= IMem.RAddr={pid,addr}                                 Path(S446,S513)
	S515= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S514,S430)
	S516= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S514,S430)
	S517= ICache.WData=IMemGet8Word({pid,addr})                 Path(S516,S503)
	S518= ICacheReg.Out=>IRMux.CacheData                        Premise(F397)
	S519= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F398)
	S520= IMem.Out=>IRMux.MemData                               Premise(F399)
	S521= IRMux.MemData={12,rS,rD,UIMM}                         Path(S515,S520)
	S522= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S521)
	S523= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F400)
	S524= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F401)
	S525= ICache.Out=>IR_ID.In                                  Premise(F402)
	S526= IRMux.Out=>IR_ID.In                                   Premise(F403)
	S527= IR_ID.In={12,rS,rD,UIMM}                              Path(S522,S526)
	S528= ICache.Out=>IR_IMMU.In                                Premise(F404)
	S529= IR_EX.Out=>IR_MEM.In                                  Premise(F405)
	S530= IR_DMMU2.Out=>IR_WB.In                                Premise(F406)
	S531= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F407)
	S532= LIMMEXT.In=UIMM                                       Path(S445,S531)
	S533= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S532)
	S534= B_EX.In={16{0},UIMM}                                  Path(S533,S460)
	S535= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F408)
	S536= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F409)
	S537= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F410)
	S538= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F411)
	S539= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F412)
	S540= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F413)
	S541= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F414)
	S542= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F415)
	S543= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F416)
	S544= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F417)
	S545= IR_EX.Out31_26=>CU_EX.Op                              Premise(F418)
	S546= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F419)
	S547= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F420)
	S548= CU_ID.IRFunc1=rD                                      Path(S444,S547)
	S549= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F421)
	S550= CU_ID.IRFunc2=rS                                      Path(S443,S549)
	S551= IR_ID.Out31_26=>CU_ID.Op                              Premise(F422)
	S552= CU_ID.Op=12                                           Path(S442,S551)
	S553= CU_ID.Func=alu_add                                    CU_ID(S552)
	S554= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F423)
	S555= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F424)
	S556= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F425)
	S557= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F426)
	S558= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F427)
	S559= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F428)
	S560= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F429)
	S561= IR_WB.Out31_26=>CU_WB.Op                              Premise(F430)
	S562= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F431)
	S563= CtrlA_EX=0                                            Premise(F432)
	S564= CtrlB_EX=0                                            Premise(F433)
	S565= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S401,S564)
	S566= CtrlALUOut_MEM=1                                      Premise(F434)
	S567= CtrlALUOut_DMMU1=0                                    Premise(F435)
	S568= CtrlALUOut_DMMU2=0                                    Premise(F436)
	S569= CtrlALUOut_WB=0                                       Premise(F437)
	S570= CtrlA_MEM=0                                           Premise(F438)
	S571= CtrlA_WB=0                                            Premise(F439)
	S572= CtrlB_MEM=0                                           Premise(F440)
	S573= CtrlB_WB=0                                            Premise(F441)
	S574= CtrlICache=0                                          Premise(F442)
	S575= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S411,S574)
	S576= CtrlIMMU=0                                            Premise(F443)
	S577= CtrlIR_DMMU1=0                                        Premise(F444)
	S578= CtrlIR_DMMU2=0                                        Premise(F445)
	S579= CtrlIR_EX=0                                           Premise(F446)
	S580= CtrlIR_ID=0                                           Premise(F447)
	S581= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S417,S580)
	S582= CtrlIR_IMMU=0                                         Premise(F448)
	S583= CtrlIR_MEM=1                                          Premise(F449)
	S584= CtrlIR_WB=0                                           Premise(F450)
	S585= CtrlGPR=0                                             Premise(F451)
	S586= GPR[rS]=a                                             GPR-Hold(S422,S585)
	S587= CtrlIAddrReg=0                                        Premise(F452)
	S588= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S424,S587)
	S589= CtrlPC=0                                              Premise(F453)
	S590= CtrlPCInc=0                                           Premise(F454)
	S591= PC[CIA]=addr                                          PC-Hold(S427,S590)
	S592= PC[Out]=addr+4                                        PC-Hold(S428,S589,S590)
	S593= CtrlIMem=0                                            Premise(F455)
	S594= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S430,S593)
	S595= CtrlICacheReg=0                                       Premise(F456)
	S596= CtrlASIDIn=0                                          Premise(F457)
	S597= CtrlCP0=0                                             Premise(F458)
	S598= CP0[ASID]=pid                                         CP0-Hold(S434,S597)
	S599= CtrlEPCIn=0                                           Premise(F459)
	S600= CtrlExCodeIn=0                                        Premise(F460)
	S601= CtrlIRMux=0                                           Premise(F461)

MEM	S602= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S565)
	S603= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S565)
	S604= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S565)
	S605= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S581)
	S606= IR_ID.Out31_26=12                                     IR-Out(S581)
	S607= IR_ID.Out25_21=rS                                     IR-Out(S581)
	S608= IR_ID.Out20_16=rD                                     IR-Out(S581)
	S609= IR_ID.Out15_0=UIMM                                    IR-Out(S581)
	S610= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S588)
	S611= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S588)
	S612= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S588)
	S613= PC.CIA=addr                                           PC-Out(S591)
	S614= PC.CIA31_28=addr[31:28]                               PC-Out(S591)
	S615= PC.Out=addr+4                                         PC-Out(S592)
	S616= CP0.ASID=pid                                          CP0-Read-ASID(S598)
	S617= A_EX.Out=>ALU.A                                       Premise(F462)
	S618= B_EX.Out=>ALU.B                                       Premise(F463)
	S619= ALU.B={16{0},UIMM}                                    Path(S602,S618)
	S620= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F464)
	S621= ALU.Out=>ALUOut_MEM.In                                Premise(F465)
	S622= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F466)
	S623= LIMMEXT.Out=>B_EX.In                                  Premise(F467)
	S624= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F468)
	S625= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F469)
	S626= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F470)
	S627= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F471)
	S628= FU.Bub_IF=>CU_IF.Bub                                  Premise(F472)
	S629= FU.Halt_IF=>CU_IF.Halt                                Premise(F473)
	S630= ICache.Hit=>CU_IF.ICacheHit                           Premise(F474)
	S631= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F475)
	S632= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F476)
	S633= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F477)
	S634= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F478)
	S635= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F479)
	S636= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F480)
	S637= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F481)
	S638= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F482)
	S639= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F483)
	S640= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F484)
	S641= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F485)
	S642= ICache.Hit=>FU.ICacheHit                              Premise(F486)
	S643= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F487)
	S644= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F488)
	S645= IR_EX.Out=>FU.IR_EX                                   Premise(F489)
	S646= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F490)
	S647= IR_WB.Out=>FU.IR_WB                                   Premise(F491)
	S648= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F492)
	S649= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F493)
	S650= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F494)
	S651= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F495)
	S652= ALU.Out=>FU.InEX                                      Premise(F496)
	S653= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F497)
	S654= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F498)
	S655= ALUOut_WB.Out=>FU.InWB                                Premise(F499)
	S656= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F500)
	S657= ALUOut_WB.Out=>GPR.WData                              Premise(F501)
	S658= IR_WB.Out20_16=>GPR.WReg                              Premise(F502)
	S659= IMMU.Addr=>IAddrReg.In                                Premise(F503)
	S660= PC.Out=>ICache.IEA                                    Premise(F504)
	S661= ICache.IEA=addr+4                                     Path(S615,S660)
	S662= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S661)
	S663= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S662,S630)
	S664= FU.ICacheHit=ICacheHit(addr+4)                        Path(S662,S642)
	S665= PC.Out=>ICache.IEA                                    Premise(F505)
	S666= IMem.MEM8WordOut=>ICache.WData                        Premise(F506)
	S667= ICache.Out=>ICacheReg.In                              Premise(F507)
	S668= PC.Out=>IMMU.IEA                                      Premise(F508)
	S669= IMMU.IEA=addr+4                                       Path(S615,S668)
	S670= CP0.ASID=>IMMU.PID                                    Premise(F509)
	S671= IMMU.PID=pid                                          Path(S616,S670)
	S672= IMMU.Addr={pid,addr+4}                                IMMU-Search(S671,S669)
	S673= IAddrReg.In={pid,addr+4}                              Path(S672,S659)
	S674= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S671,S669)
	S675= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S674,S631)
	S676= IAddrReg.Out=>IMem.RAddr                              Premise(F510)
	S677= IMem.RAddr={pid,addr}                                 Path(S610,S676)
	S678= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S677,S594)
	S679= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S677,S594)
	S680= ICache.WData=IMemGet8Word({pid,addr})                 Path(S679,S666)
	S681= ICacheReg.Out=>IRMux.CacheData                        Premise(F511)
	S682= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F512)
	S683= IMem.Out=>IRMux.MemData                               Premise(F513)
	S684= IRMux.MemData={12,rS,rD,UIMM}                         Path(S678,S683)
	S685= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S684)
	S686= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F514)
	S687= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F515)
	S688= ICache.Out=>IR_ID.In                                  Premise(F516)
	S689= IRMux.Out=>IR_ID.In                                   Premise(F517)
	S690= IR_ID.In={12,rS,rD,UIMM}                              Path(S685,S689)
	S691= ICache.Out=>IR_IMMU.In                                Premise(F518)
	S692= IR_EX.Out=>IR_MEM.In                                  Premise(F519)
	S693= IR_DMMU2.Out=>IR_WB.In                                Premise(F520)
	S694= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F521)
	S695= LIMMEXT.In=UIMM                                       Path(S609,S694)
	S696= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S695)
	S697= B_EX.In={16{0},UIMM}                                  Path(S696,S623)
	S698= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F522)
	S699= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F523)
	S700= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F524)
	S701= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F525)
	S702= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F526)
	S703= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F527)
	S704= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F528)
	S705= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F529)
	S706= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F530)
	S707= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F531)
	S708= IR_EX.Out31_26=>CU_EX.Op                              Premise(F532)
	S709= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F533)
	S710= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F534)
	S711= CU_ID.IRFunc1=rD                                      Path(S608,S710)
	S712= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F535)
	S713= CU_ID.IRFunc2=rS                                      Path(S607,S712)
	S714= IR_ID.Out31_26=>CU_ID.Op                              Premise(F536)
	S715= CU_ID.Op=12                                           Path(S606,S714)
	S716= CU_ID.Func=alu_add                                    CU_ID(S715)
	S717= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F537)
	S718= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F538)
	S719= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F539)
	S720= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F540)
	S721= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F541)
	S722= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F542)
	S723= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F543)
	S724= IR_WB.Out31_26=>CU_WB.Op                              Premise(F544)
	S725= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F545)
	S726= CtrlA_EX=0                                            Premise(F546)
	S727= CtrlB_EX=0                                            Premise(F547)
	S728= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S565,S727)
	S729= CtrlALUOut_MEM=0                                      Premise(F548)
	S730= CtrlALUOut_DMMU1=1                                    Premise(F549)
	S731= CtrlALUOut_DMMU2=0                                    Premise(F550)
	S732= CtrlALUOut_WB=1                                       Premise(F551)
	S733= CtrlA_MEM=0                                           Premise(F552)
	S734= CtrlA_WB=1                                            Premise(F553)
	S735= CtrlB_MEM=0                                           Premise(F554)
	S736= CtrlB_WB=1                                            Premise(F555)
	S737= CtrlICache=0                                          Premise(F556)
	S738= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S575,S737)
	S739= CtrlIMMU=0                                            Premise(F557)
	S740= CtrlIR_DMMU1=1                                        Premise(F558)
	S741= CtrlIR_DMMU2=0                                        Premise(F559)
	S742= CtrlIR_EX=0                                           Premise(F560)
	S743= CtrlIR_ID=0                                           Premise(F561)
	S744= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S581,S743)
	S745= CtrlIR_IMMU=0                                         Premise(F562)
	S746= CtrlIR_MEM=0                                          Premise(F563)
	S747= CtrlIR_WB=1                                           Premise(F564)
	S748= CtrlGPR=0                                             Premise(F565)
	S749= GPR[rS]=a                                             GPR-Hold(S586,S748)
	S750= CtrlIAddrReg=0                                        Premise(F566)
	S751= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S588,S750)
	S752= CtrlPC=0                                              Premise(F567)
	S753= CtrlPCInc=0                                           Premise(F568)
	S754= PC[CIA]=addr                                          PC-Hold(S591,S753)
	S755= PC[Out]=addr+4                                        PC-Hold(S592,S752,S753)
	S756= CtrlIMem=0                                            Premise(F569)
	S757= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S594,S756)
	S758= CtrlICacheReg=0                                       Premise(F570)
	S759= CtrlASIDIn=0                                          Premise(F571)
	S760= CtrlCP0=0                                             Premise(F572)
	S761= CP0[ASID]=pid                                         CP0-Hold(S598,S760)
	S762= CtrlEPCIn=0                                           Premise(F573)
	S763= CtrlExCodeIn=0                                        Premise(F574)
	S764= CtrlIRMux=0                                           Premise(F575)

WB	S765= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S728)
	S766= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S728)
	S767= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S728)
	S768= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S744)
	S769= IR_ID.Out31_26=12                                     IR-Out(S744)
	S770= IR_ID.Out25_21=rS                                     IR-Out(S744)
	S771= IR_ID.Out20_16=rD                                     IR-Out(S744)
	S772= IR_ID.Out15_0=UIMM                                    IR-Out(S744)
	S773= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S751)
	S774= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S751)
	S775= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S751)
	S776= PC.CIA=addr                                           PC-Out(S754)
	S777= PC.CIA31_28=addr[31:28]                               PC-Out(S754)
	S778= PC.Out=addr+4                                         PC-Out(S755)
	S779= CP0.ASID=pid                                          CP0-Read-ASID(S761)
	S780= A_EX.Out=>ALU.A                                       Premise(F804)
	S781= B_EX.Out=>ALU.B                                       Premise(F805)
	S782= ALU.B={16{0},UIMM}                                    Path(S765,S781)
	S783= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F806)
	S784= ALU.Out=>ALUOut_MEM.In                                Premise(F807)
	S785= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F808)
	S786= LIMMEXT.Out=>B_EX.In                                  Premise(F809)
	S787= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F810)
	S788= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F811)
	S789= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F812)
	S790= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F813)
	S791= FU.Bub_IF=>CU_IF.Bub                                  Premise(F814)
	S792= FU.Halt_IF=>CU_IF.Halt                                Premise(F815)
	S793= ICache.Hit=>CU_IF.ICacheHit                           Premise(F816)
	S794= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F817)
	S795= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F818)
	S796= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F819)
	S797= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F820)
	S798= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F821)
	S799= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F822)
	S800= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F823)
	S801= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F824)
	S802= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F825)
	S803= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F826)
	S804= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F827)
	S805= ICache.Hit=>FU.ICacheHit                              Premise(F828)
	S806= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F829)
	S807= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F830)
	S808= IR_EX.Out=>FU.IR_EX                                   Premise(F831)
	S809= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F832)
	S810= IR_WB.Out=>FU.IR_WB                                   Premise(F833)
	S811= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F834)
	S812= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F835)
	S813= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F836)
	S814= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F837)
	S815= ALU.Out=>FU.InEX                                      Premise(F838)
	S816= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F839)
	S817= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F840)
	S818= ALUOut_WB.Out=>FU.InWB                                Premise(F841)
	S819= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F842)
	S820= ALUOut_WB.Out=>GPR.WData                              Premise(F843)
	S821= IR_WB.Out20_16=>GPR.WReg                              Premise(F844)
	S822= IMMU.Addr=>IAddrReg.In                                Premise(F845)
	S823= PC.Out=>ICache.IEA                                    Premise(F846)
	S824= ICache.IEA=addr+4                                     Path(S778,S823)
	S825= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S824)
	S826= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S825,S793)
	S827= FU.ICacheHit=ICacheHit(addr+4)                        Path(S825,S805)
	S828= PC.Out=>ICache.IEA                                    Premise(F847)
	S829= IMem.MEM8WordOut=>ICache.WData                        Premise(F848)
	S830= ICache.Out=>ICacheReg.In                              Premise(F849)
	S831= PC.Out=>IMMU.IEA                                      Premise(F850)
	S832= IMMU.IEA=addr+4                                       Path(S778,S831)
	S833= CP0.ASID=>IMMU.PID                                    Premise(F851)
	S834= IMMU.PID=pid                                          Path(S779,S833)
	S835= IMMU.Addr={pid,addr+4}                                IMMU-Search(S834,S832)
	S836= IAddrReg.In={pid,addr+4}                              Path(S835,S822)
	S837= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S834,S832)
	S838= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S837,S794)
	S839= IAddrReg.Out=>IMem.RAddr                              Premise(F852)
	S840= IMem.RAddr={pid,addr}                                 Path(S773,S839)
	S841= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S840,S757)
	S842= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S840,S757)
	S843= ICache.WData=IMemGet8Word({pid,addr})                 Path(S842,S829)
	S844= ICacheReg.Out=>IRMux.CacheData                        Premise(F853)
	S845= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F854)
	S846= IMem.Out=>IRMux.MemData                               Premise(F855)
	S847= IRMux.MemData={12,rS,rD,UIMM}                         Path(S841,S846)
	S848= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S847)
	S849= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F856)
	S850= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F857)
	S851= ICache.Out=>IR_ID.In                                  Premise(F858)
	S852= IRMux.Out=>IR_ID.In                                   Premise(F859)
	S853= IR_ID.In={12,rS,rD,UIMM}                              Path(S848,S852)
	S854= ICache.Out=>IR_IMMU.In                                Premise(F860)
	S855= IR_EX.Out=>IR_MEM.In                                  Premise(F861)
	S856= IR_DMMU2.Out=>IR_WB.In                                Premise(F862)
	S857= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F863)
	S858= LIMMEXT.In=UIMM                                       Path(S772,S857)
	S859= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S858)
	S860= B_EX.In={16{0},UIMM}                                  Path(S859,S786)
	S861= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F864)
	S862= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F865)
	S863= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F866)
	S864= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F867)
	S865= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F868)
	S866= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F869)
	S867= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F870)
	S868= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F871)
	S869= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F872)
	S870= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F873)
	S871= IR_EX.Out31_26=>CU_EX.Op                              Premise(F874)
	S872= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F875)
	S873= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F876)
	S874= CU_ID.IRFunc1=rD                                      Path(S771,S873)
	S875= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F877)
	S876= CU_ID.IRFunc2=rS                                      Path(S770,S875)
	S877= IR_ID.Out31_26=>CU_ID.Op                              Premise(F878)
	S878= CU_ID.Op=12                                           Path(S769,S877)
	S879= CU_ID.Func=alu_add                                    CU_ID(S878)
	S880= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F879)
	S881= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F880)
	S882= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F881)
	S883= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F882)
	S884= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F883)
	S885= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F884)
	S886= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F885)
	S887= IR_WB.Out31_26=>CU_WB.Op                              Premise(F886)
	S888= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F887)
	S889= CtrlA_EX=0                                            Premise(F888)
	S890= CtrlB_EX=0                                            Premise(F889)
	S891= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S728,S890)
	S892= CtrlALUOut_MEM=0                                      Premise(F890)
	S893= CtrlALUOut_DMMU1=0                                    Premise(F891)
	S894= CtrlALUOut_DMMU2=0                                    Premise(F892)
	S895= CtrlALUOut_WB=0                                       Premise(F893)
	S896= CtrlA_MEM=0                                           Premise(F894)
	S897= CtrlA_WB=0                                            Premise(F895)
	S898= CtrlB_MEM=0                                           Premise(F896)
	S899= CtrlB_WB=0                                            Premise(F897)
	S900= CtrlICache=0                                          Premise(F898)
	S901= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S738,S900)
	S902= CtrlIMMU=0                                            Premise(F899)
	S903= CtrlIR_DMMU1=0                                        Premise(F900)
	S904= CtrlIR_DMMU2=0                                        Premise(F901)
	S905= CtrlIR_EX=0                                           Premise(F902)
	S906= CtrlIR_ID=0                                           Premise(F903)
	S907= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S744,S906)
	S908= CtrlIR_IMMU=0                                         Premise(F904)
	S909= CtrlIR_MEM=0                                          Premise(F905)
	S910= CtrlIR_WB=0                                           Premise(F906)
	S911= CtrlGPR=1                                             Premise(F907)
	S912= CtrlIAddrReg=0                                        Premise(F908)
	S913= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S751,S912)
	S914= CtrlPC=0                                              Premise(F909)
	S915= CtrlPCInc=0                                           Premise(F910)
	S916= PC[CIA]=addr                                          PC-Hold(S754,S915)
	S917= PC[Out]=addr+4                                        PC-Hold(S755,S914,S915)
	S918= CtrlIMem=0                                            Premise(F911)
	S919= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S757,S918)
	S920= CtrlICacheReg=0                                       Premise(F912)
	S921= CtrlASIDIn=0                                          Premise(F913)
	S922= CtrlCP0=0                                             Premise(F914)
	S923= CP0[ASID]=pid                                         CP0-Hold(S761,S922)
	S924= CtrlEPCIn=0                                           Premise(F915)
	S925= CtrlExCodeIn=0                                        Premise(F916)
	S926= CtrlIRMux=0                                           Premise(F917)

POST	S891= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S728,S890)
	S901= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S738,S900)
	S907= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S744,S906)
	S913= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S751,S912)
	S916= PC[CIA]=addr                                          PC-Hold(S754,S915)
	S917= PC[Out]=addr+4                                        PC-Hold(S755,S914,S915)
	S919= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S757,S918)
	S923= CP0[ASID]=pid                                         CP0-Hold(S761,S922)

