<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml NeuroSPADProbe_OBIS.twx NeuroSPADProbe_OBIS.ncd -o
NeuroSPADProbe_OBIS.twr NeuroSPADProbe_OBIS.pcf

</twCmdLine><twDesign>NeuroSPADProbe_OBIS.ncd</twDesign><twDesignPath>NeuroSPADProbe_OBIS.ncd</twDesignPath><twPCF>NeuroSPADProbe_OBIS.pcf</twPCF><twPcfPath>NeuroSPADProbe_OBIS.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TSfalse_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint PATH &quot;TSfalse2_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint PATH &quot;TSfalse3_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="5">WARNING:Timing:3223 - Timing constraint PATH &quot;TSfalse4_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="6">WARNING:Timing:3223 - Timing constraint PATH &quot;TSfalse5_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="7">WARNING:Timing:3223 - Timing constraint PATH &quot;TSfalse6_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="8">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="9">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="10">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="11">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="13"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;sysclk_in&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="15"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;sysclk_in&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="16" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="MIG/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="17" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="MIG/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="18" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="MIG/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="19" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_sys_clkn = PERIOD TIMEGRP &quot;sys_clkn&quot; TS_SYSCLK PHASE 5 ns HIGH 50%         INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clkn = PERIOD TIMEGRP &quot;sys_clkn&quot; TS_SYSCLK PHASE 5 ns HIGH 50%
        INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="21" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="MIG/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="22" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="MIG/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="23" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="MIG/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="24" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TSfalse_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TSfalse2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="26" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TSfalse3_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="27" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TSfalse4_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="28" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TSfalse5_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="29" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TSfalse6_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_spad_on_clk_bufin = PERIOD TIMEGRP &quot;spad_on_clk_bufin&quot; TS_SYSCLK / 0.2 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_spad_on_clk_bufin = PERIOD TIMEGRP &quot;spad_on_clk_bufin&quot; TS_SYSCLK / 0.2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I" slack="47.334" period="50.000" constraintValue="50.000" deviceLimit="2.666" freqLimit="375.094" physResource="spadonclkbuf/I0" logResource="spadonclkbuf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="spad_on_clk_bufin"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tockper" slack="47.751" period="50.000" constraintValue="50.000" deviceLimit="2.249" freqLimit="444.642" physResource="SPAD_ON_OUT_OBUF/CLK0" logResource="spadoutbuffer/CK0" locationPin="OLOGIC_X26Y119.CLK0" clockNet="SPAD_ON_CLK"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tockper" slack="47.960" period="50.000" constraintValue="50.000" deviceLimit="2.040" freqLimit="490.196" physResource="SPAD_ON_OUT_OBUF/CLK1" logResource="spadoutbuffer/CK1" locationPin="OLOGIC_X26Y119.CLK1" clockNet="SPAD_ON_CLK"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /         0.78125 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /
        0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="MIG/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="MIG/c3_mcb_drp_clk"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK" locationPin="SLICE_X52Y78.CLK" clockNet="MIG/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYSCLK / 6.25 PHASE 0.8         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYSCLK / 6.25 PHASE 0.8
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="MIG/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="MIG/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y31.CLKAWRCLK" clockNet="c3_clk0"/><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y31.CLKBRDCLK" clockNet="c3_clk0"/><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y33.CLKAWRCLK" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP &quot;spad_on_clk_bufin_0&quot; TS_sys_clkn /         0.2 HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>5248</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>230</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.694</twMinPer></twConstHead><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point slowledclkdiv/state_FSM_FFd1 (SLICE_X34Y41.A4), 62 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.306</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_low_2</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>6.503</twTotPathDel><twClkSkew dest = "0.582" src = "0.640">0.058</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_low_2</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y25.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;29&gt;</twComp><twBEL>slowledclkdiv/cnt_low_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_lut&lt;1&gt;</twBEL><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>4.461</twRouteDel><twTotDel>6.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.343</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_low_2</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>6.466</twTotPathDel><twClkSkew dest = "0.582" src = "0.640">0.058</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_low_2</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y25.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;29&gt;</twComp><twBEL>slowledclkdiv/cnt_low_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_lutdi1</twBEL><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>2.005</twLogDel><twRouteDel>4.461</twRouteDel><twTotDel>6.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.370</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_low_0</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>6.437</twTotPathDel><twClkSkew dest = "0.582" src = "0.642">0.060</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_low_0</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X25Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;3&gt;</twComp><twBEL>slowledclkdiv/cnt_low_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_lutdi</twBEL><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_low&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0008_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>slowledclkdiv/Mcompar_n0008_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>2.001</twLogDel><twRouteDel>4.436</twRouteDel><twTotDel>6.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point slowledclkdiv/state_FSM_FFd1 (SLICE_X34Y41.A3), 62 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.864</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_high_19</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>5.977</twTotPathDel><twClkSkew dest = "0.287" src = "0.313">0.026</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_high_19</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X37Y34.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;21&gt;</twComp><twBEL>slowledclkdiv/cnt_high_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_lut&lt;9&gt;</twBEL><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>4.117</twRouteDel><twTotDel>5.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.901</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_high_19</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>5.940</twTotPathDel><twClkSkew dest = "0.287" src = "0.313">0.026</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_high_19</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X37Y34.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;21&gt;</twComp><twBEL>slowledclkdiv/cnt_high_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_lutdi9</twBEL><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>4.117</twRouteDel><twTotDel>5.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.916</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_high_9</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>5.905</twTotPathDel><twClkSkew dest = "0.582" src = "0.628">0.046</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_high_9</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X37Y31.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;13&gt;</twComp><twBEL>slowledclkdiv/cnt_high_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;7&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_lutdi4</twBEL><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.998</twLogDel><twRouteDel>3.907</twRouteDel><twTotDel>5.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point slowledclkdiv/cnt_high_29 (SLICE_X37Y36.D2), 62 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.117</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_high_19</twSrc><twDest BELType="FF">slowledclkdiv/cnt_high_29</twDest><twTotPathDel>5.736</twTotPathDel><twClkSkew dest = "0.191" src = "0.205">0.014</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_high_19</twSrc><twDest BELType='FF'>slowledclkdiv/cnt_high_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X37Y34.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;21&gt;</twComp><twBEL>slowledclkdiv/cnt_high_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_lut&lt;9&gt;</twBEL><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;29&gt;</twComp><twBEL>slowledclkdiv/Mmux_state[1]_GND_1478_o_wide_mux_14_OUT221</twBEL><twBEL>slowledclkdiv/cnt_high_29</twBEL></twPathDel><twLogDel>1.894</twLogDel><twRouteDel>3.842</twRouteDel><twTotDel>5.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.154</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_high_19</twSrc><twDest BELType="FF">slowledclkdiv/cnt_high_29</twDest><twTotPathDel>5.699</twTotPathDel><twClkSkew dest = "0.191" src = "0.205">0.014</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_high_19</twSrc><twDest BELType='FF'>slowledclkdiv/cnt_high_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X37Y34.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;21&gt;</twComp><twBEL>slowledclkdiv/cnt_high_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_lutdi9</twBEL><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;29&gt;</twComp><twBEL>slowledclkdiv/Mmux_state[1]_GND_1478_o_wide_mux_14_OUT221</twBEL><twBEL>slowledclkdiv/cnt_high_29</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>3.842</twRouteDel><twTotDel>5.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.163</twSlack><twSrc BELType="FF">slowledclkdiv/cnt_high_9</twSrc><twDest BELType="FF">slowledclkdiv/cnt_high_29</twDest><twTotPathDel>5.664</twTotPathDel><twClkSkew dest = "0.588" src = "0.628">0.040</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slowledclkdiv/cnt_high_9</twSrc><twDest BELType='FF'>slowledclkdiv/cnt_high_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X37Y31.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;13&gt;</twComp><twBEL>slowledclkdiv/cnt_high_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;7&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_lutdi4</twBEL><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;3&gt;</twComp><twBEL>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>slowledclkdiv/Mcompar_n0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>slowledclkdiv/cnt_high&lt;29&gt;</twComp><twBEL>slowledclkdiv/Mmux_state[1]_GND_1478_o_wide_mux_14_OUT221</twBEL><twBEL>slowledclkdiv/cnt_high_29</twBEL></twPathDel><twLogDel>2.032</twLogDel><twRouteDel>3.632</twRouteDel><twTotDel>5.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP &quot;spad_on_clk_bufin_0&quot; TS_sys_clkn /
        0.2 HIGH 50% INPUT_JITTER 0.1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowledclkdiv/clkout (SLICE_X34Y41.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.573</twSlack><twSrc BELType="FF">slowledclkdiv/state_FSM_FFd1</twSrc><twDest BELType="FF">slowledclkdiv/clkout</twDest><twTotPathDel>0.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slowledclkdiv/state_FSM_FFd1</twSrc><twDest BELType='FF'>slowledclkdiv/clkout</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X34Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state&lt;0&gt;1</twBEL><twBEL>slowledclkdiv/clkout</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowledclkdiv/clkout (SLICE_X34Y41.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.616</twSlack><twSrc BELType="FF">slowledclkdiv/state_FSM_FFd2</twSrc><twDest BELType="FF">slowledclkdiv/clkout</twDest><twTotPathDel>0.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slowledclkdiv/state_FSM_FFd2</twSrc><twDest BELType='FF'>slowledclkdiv/clkout</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X34Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state&lt;0&gt;1</twBEL><twBEL>slowledclkdiv/clkout</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowledclkdiv/state_FSM_FFd1 (SLICE_X34Y41.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.639</twSlack><twSrc BELType="FF">slowledclkdiv/state_FSM_FFd1</twSrc><twDest BELType="FF">slowledclkdiv/state_FSM_FFd1</twDest><twTotPathDel>0.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slowledclkdiv/state_FSM_FFd1</twSrc><twDest BELType='FF'>slowledclkdiv/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twSrcClk><twPathDel><twSite>SLICE_X34Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>slowledclkdiv/state_FSM_FFd2</twComp><twBEL>slowledclkdiv/state_FSM_FFd1-In1</twBEL><twBEL>slowledclkdiv/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.000">SPAD_ON_CLK</twDestClk><twPctLog>67.4</twPctLog><twPctRoute>32.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP &quot;spad_on_clk_bufin_0&quot; TS_sys_clkn /
        0.2 HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tbcper_I" slack="47.334" period="50.000" constraintValue="50.000" deviceLimit="2.666" freqLimit="375.094" physResource="spadonclkbuf/I0" logResource="spadonclkbuf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="spad_on_clk_bufin"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tockper" slack="47.751" period="50.000" constraintValue="50.000" deviceLimit="2.249" freqLimit="444.642" physResource="SPAD_ON_OUT_OBUF/CLK0" logResource="spadoutbuffer/CK0" locationPin="OLOGIC_X26Y119.CLK0" clockNet="SPAD_ON_CLK"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tockper" slack="47.960" period="50.000" constraintValue="50.000" deviceLimit="2.040" freqLimit="490.196" physResource="SPAD_ON_OUT_OBUF/CLK1" logResource="spadoutbuffer/CK1" locationPin="OLOGIC_X26Y119.CLK1" clockNet="SPAD_ON_CLK"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_sys_clkn /         0.78125 HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>19961</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1732</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>53.200</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.525</twSlack><twSrc BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.738</twTotPathDel><twClkSkew dest = "2.293" src = "3.611">1.318</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.200">MIG/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>1.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (IODELAY_X0Y5.INC), 3 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.740</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType="OTHER">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twTotPathDel>9.971</twTotPathDel><twClkSkew dest = "0.771" src = "0.711">-0.060</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType='OTHER'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.792</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pll_Prog_AT/CLKOUT2_PHASE[21]_GND_1492_o_div_65/a[31]_a[31]_MUX_5261_o</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.INC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.236</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.CLK</twSite><twDelType>Tiodcck_CS</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>9.028</twRouteDel><twTotDel>9.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.837</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twSrc><twDest BELType="OTHER">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twTotPathDel>9.874</twTotPathDel><twClkSkew dest = "0.771" src = "0.711">-0.060</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twSrc><twDest BELType='OTHER'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.695</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pll_Prog_AT/CLKOUT2_PHASE[21]_GND_1492_o_div_65/a[31]_a[31]_MUX_5261_o</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.INC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.236</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.CLK</twSite><twDelType>Tiodcck_CS</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>8.931</twRouteDel><twTotDel>9.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.185</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS</twSrc><twDest BELType="OTHER">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twTotPathDel>7.479</twTotPathDel><twClkSkew dest = "0.679" src = "0.666">-0.013</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS</twSrc><twDest BELType='OTHER'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y67.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pll_Prog_AT/CLKOUT2_PHASE[21]_GND_1492_o_div_65/a[31]_a[31]_MUX_5261_o</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.INC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.236</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.CLK</twSite><twDelType>Tiodcck_CS</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>6.490</twRouteDel><twTotDel>7.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="118" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (SLICE_X54Y79.SR), 118 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.385</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>9.256</twTotPathDel><twClkSkew dest = "0.616" src = "0.626">0.010</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N142</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y90.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>N176</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N142</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N205</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N205</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>2.885</twLogDel><twRouteDel>6.371</twRouteDel><twTotDel>9.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.454</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>9.192</twTotPathDel><twClkSkew dest = "0.616" src = "0.621">0.005</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.363</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N138</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>2.227</twLogDel><twRouteDel>6.965</twRouteDel><twTotDel>9.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.634</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>9.014</twTotPathDel><twClkSkew dest = "0.616" src = "0.619">0.003</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.572</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>N166</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>2.230</twLogDel><twRouteDel>6.784</twRouteDel><twTotDel>9.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_sys_clkn /
        0.78125 HIGH 50% INPUT_JITTER 0.1 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (SLICE_X18Y63.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y63.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twLogDel>0.298</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.762</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twTotPathDel>0.765</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y63.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>MIG/c3_async_rst</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y63.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twLogDel>0.302</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X55Y98.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X55Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor&lt;3&gt;11</twBEL><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X50Y110.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor&lt;5&gt;11</twBEL><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_sys_clkn /
        0.78125 HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="MIG/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="MIG/c3_mcb_drp_clk"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK" locationPin="SLICE_X52Y78.CLK" clockNet="MIG/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_sys_clkn / 6.25 PHASE         0.8 ns HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_sys_clkn / 6.25 PHASE
        0.8 ns HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="MIG/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_sys_clkn / 6.25 HIGH 50%         INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>2.586</twTotPathDel><twClkSkew dest = "4.055" src = "2.737">-1.318</twClkSkew><twDelConst>1.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Toscck_TRAIN</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>0.983</twRouteDel><twTotDel>2.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.600">MIG/c3_sysclk_2x</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_sys_clkn / 6.25 HIGH 50%
        INPUT_JITTER 0.1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.571</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>1.138</twTotPathDel><twClkSkew dest = "2.453" src = "1.013">-1.440</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.290" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Tosckc_TRAIN</twDelType><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>0.601</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>1.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">MIG/c3_sysclk_2x</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_sys_clkn / 6.25 HIGH 50%
        INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="116" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="MIG/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_sys_clkn / 0.390625         HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>17854</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7669</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.534</twMinPer></twConstHead><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point mcbcontroller/state_FSM_FFd3 (SLICE_X7Y79.D5), 57 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.592</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd3</twDest><twTotPathDel>3.499</twTotPathDel><twClkSkew dest = "2.319" src = "2.737">0.418</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/_n0199</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcbcontroller/_n0199</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In2</twBEL><twBEL>mcbcontroller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.258</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>3.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.323</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_7</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd3</twDest><twTotPathDel>7.102</twTotPathDel><twClkSkew dest = "0.639" src = "0.643">0.004</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_7</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X14Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;7&gt;</twComp><twBEL>mcbcontroller/memoryCount_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>mcbcontroller/memoryCount&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y85.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_lutdi</twBEL><twBEL>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y86.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;5&gt;</twComp><twBEL>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/a[15]_a[31]_MUX_6314_o</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/_n0199</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcbcontroller/_n0199</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In2</twBEL><twBEL>mcbcontroller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>5.060</twRouteDel><twTotDel>7.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.523</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_19</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd3</twDest><twTotPathDel>6.910</twTotPathDel><twClkSkew dest = "0.639" src = "0.635">-0.004</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_19</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X14Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;19&gt;</twComp><twBEL>mcbcontroller/memoryCount_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>mcbcontroller/memoryCount&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y85.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_lut&lt;3&gt;</twBEL><twBEL>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y86.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;5&gt;</twComp><twBEL>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/a[15]_a[31]_MUX_6314_o</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/_n0199</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcbcontroller/_n0199</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In2</twBEL><twBEL>mcbcontroller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>5.038</twRouteDel><twTotDel>6.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point mcbcontroller/state_FSM_FFd4 (SLICE_X6Y79.B6), 36 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.746</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd4</twDest><twTotPathDel>3.345</twTotPathDel><twClkSkew dest = "2.319" src = "2.737">0.418</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In4</twBEL><twBEL>mcbcontroller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.276</twRouteDel><twTotDel>3.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.170</twSlack><twSrc BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd4</twDest><twTotPathDel>9.254</twTotPathDel><twClkSkew dest = "0.731" src = "0.736">0.005</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.648</twDelInfo><twComp>c3_p0_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>mcbcontroller/p0_cmd_en</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In4</twBEL><twBEL>mcbcontroller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>3.161</twLogDel><twRouteDel>6.093</twRouteDel><twTotDel>9.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.133</twSlack><twSrc BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd4</twDest><twTotPathDel>8.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5FULL</twSite><twDelType>Tmcbcko_FULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.182</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In2</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In4</twBEL><twBEL>mcbcontroller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>3.162</twLogDel><twRouteDel>5.134</twRouteDel><twTotDel>8.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point mcbcontroller/state_FSM_FFd1 (SLICE_X6Y79.D4), 27 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.911</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd1</twDest><twTotPathDel>3.180</twTotPathDel><twClkSkew dest = "2.319" src = "2.737">0.418</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd1-In3_F</twBEL><twBEL>mcbcontroller/state_FSM_FFd1-In3</twBEL><twBEL>mcbcontroller/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>3.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.681</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_21</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd1</twDest><twTotPathDel>4.754</twTotPathDel><twClkSkew dest = "0.639" src = "0.633">-0.006</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_21</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X14Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;23&gt;</twComp><twBEL>mcbcontroller/memoryCount_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>mcbcontroller/memoryCount&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_lut&lt;4&gt;</twBEL><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y85.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>wo26/wirehold&lt;19&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd1-In3_F</twBEL><twBEL>mcbcontroller/state_FSM_FFd1-In3</twBEL><twBEL>mcbcontroller/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.763</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>4.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.710</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_20</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd1</twDest><twTotPathDel>4.725</twTotPathDel><twClkSkew dest = "0.639" src = "0.633">-0.006</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.335" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.171</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_20</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X14Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;23&gt;</twComp><twBEL>mcbcontroller/memoryCount_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>mcbcontroller/memoryCount&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_lut&lt;4&gt;</twBEL><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y85.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>wo26/wirehold&lt;19&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>mcbcontroller/state_FSM_FFd1</twComp><twBEL>mcbcontroller/state_FSM_FFd1-In3_F</twBEL><twBEL>mcbcontroller/state_FSM_FFd1-In3</twBEL><twBEL>mcbcontroller/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.763</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>4.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_sys_clkn / 0.390625
        HIGH 50% INPUT_JITTER 0.1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDINSTR0), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">mcbcontroller/p0_cmd_instr</twSrc><twDest BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.358</twTotPathDel><twClkSkew dest = "0.075" src = "0.074">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcbcontroller/p0_cmd_instr</twSrc><twDest BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mcbcontroller/p0_cmd_instr</twComp><twBEL>mcbcontroller/p0_cmd_instr</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDINSTR0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>mcbcontroller/p0_cmd_instr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDINSTR</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.233</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spimaster/wr_ack_reg (SLICE_X34Y107.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.361</twSlack><twSrc BELType="FF">spimaster/core_n_ce</twSrc><twDest BELType="FF">spimaster/wr_ack_reg</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>spimaster/core_n_ce</twSrc><twDest BELType='FF'>spimaster/wr_ack_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>spimaster/core_n_ce</twComp><twBEL>spimaster/core_n_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y107.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>spimaster/core_n_ce</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y107.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>spimaster/wr_ack_reg</twComp><twBEL>spimaster/wr_ack_reg</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WRDATA12), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">mcbcontroller/p0_wr_data_12</twSrc><twDest BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.370</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcbcontroller/p0_wr_data_12</twSrc><twDest BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mcbcontroller/p0_wr_data&lt;15&gt;</twComp><twBEL>mcbcontroller/p0_wr_data_12</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRDATA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>mcbcontroller/p0_wr_data&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.600">c3_clk0</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="142"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_sys_clkn / 0.390625
        HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y31.CLKAWRCLK" clockNet="c3_clk0"/><twPinLimit anchorID="144" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y31.CLKBRDCLK" clockNet="c3_clk0"/><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y33.CLKAWRCLK" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="146" twConstType="OFFSETINDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.908</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>1.092</twSlack><twSrc BELType="PAD">okUHU&lt;15&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[15].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;20&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;15&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;15&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okUHU&lt;15&gt;</twBEL><twBEL>okHI/iob_regs[15].iobf0/IBUF</twBEL><twBEL>ProtoComp2.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;20&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.9</twBEL><twBEL>okHI/iob_regs[15].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>1.092</twSlack><twSrc BELType="PAD">okUHU&lt;16&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[16].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;21&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;16&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;16&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[16].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>T16.PAD</twSrcSite><twPathDel><twSite>T16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>okUHU&lt;16&gt;</twBEL><twBEL>okHI/iob_regs[16].iobf0/IBUF</twBEL><twBEL>ProtoComp2.IMUX.22</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;21&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.12</twBEL><twBEL>okHI/iob_regs[16].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[16].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMaxDelay"><twSlack>1.092</twSlack><twSrc BELType="PAD">okUHU&lt;25&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[25].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;30&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;25&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;25&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[25].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y17.PAD</twSrcSite><twPathDel><twSite>Y17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>okUHU&lt;25&gt;</twBEL><twBEL>okHI/iob_regs[25].iobf0/IBUF</twBEL><twBEL>ProtoComp2.IMUX.25</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;30&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.15</twBEL><twBEL>okHI/iob_regs[25].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[25].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>1.193</twSlack><twSrc BELType="PAD">okUHU&lt;28&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[28].regin0</twDest><twClkDel>1.884</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;33&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;28&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;28&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[28].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okUHU&lt;28&gt;</twBEL><twBEL>okHI/iob_regs[28].iobf0/IBUF</twBEL><twBEL>ProtoComp2.IMUX.30</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;33&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.20</twBEL><twBEL>okHI/iob_regs[28].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[28].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.884</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twSlack>1.213</twSlack><twSrc BELType="PAD">okUHU&lt;29&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[29].regin0</twDest><twClkDel>1.864</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;34&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;29&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;29&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[29].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB15.PAD</twSrcSite><twPathDel><twSite>AB15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>okUHU&lt;29&gt;</twBEL><twBEL>okHI/iob_regs[29].iobf0/IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;34&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.21</twBEL><twBEL>okHI/iob_regs[29].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[29].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>1.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[18].regin0 (ILOGIC_X23Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMinDelay"><twSlack>1.214</twSlack><twSrc BELType="PAD">okUHU&lt;18&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[18].regin0</twDest><twClkDel>1.863</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;23&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;18&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;18&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[18].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U16.PAD</twSrcSite><twPathDel><twSite>U16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;18&gt;</twComp><twBEL>okUHU&lt;18&gt;</twBEL><twBEL>okHI/iob_regs[18].iobf0/IBUF</twBEL><twBEL>ProtoComp2.IMUX.26</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X23Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;23&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.16</twBEL><twBEL>okHI/iob_regs[18].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[18].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.235</twRouteDel><twTotDel>1.863</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="159" twConstType="OFFSETOUTDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.073</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;17&gt; (AA10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffOut anchorID="161" twDataPathType="twDataPathMaxDelay"><twSlack>0.927</twSlack><twSrc BELType="FF">okHI/iob_regs[17].regout0</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[17].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[17].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].regout0</twBEL></twPathDel><twPathDel><twSite>AA10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="162"><twConstOffOut anchorID="163" twDataPathType="twDataPathMaxDelay"><twSlack>1.308</twSlack><twSrc BELType="FF">okHI/iob_regs[17].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[17].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[17].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].regvalid</twBEL></twPathDel><twPathDel><twSite>AA10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;30&gt; (Y5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffOut anchorID="165" twDataPathType="twDataPathMaxDelay"><twSlack>0.928</twSlack><twSrc BELType="FF">okHI/iob_regs[30].regout0</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[30].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[30].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;30&gt;</twComp><twBEL>okHI/iob_regs[30].regout0</twBEL></twPathDel><twPathDel><twSite>Y5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>okHI/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="166"><twConstOffOut anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>1.309</twSlack><twSrc BELType="FF">okHI/iob_regs[30].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[30].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[30].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;30&gt;</twComp><twBEL>okHI/iob_regs[30].regvalid</twBEL></twPathDel><twPathDel><twSite>Y5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>okHI/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;24&gt; (T10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffOut anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>0.928</twSlack><twSrc BELType="FF">okHI/iob_regs[24].regout0</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[24].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[24].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].regout0</twBEL></twPathDel><twPathDel><twSite>T10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="170"><twConstOffOut anchorID="171" twDataPathType="twDataPathMaxDelay"><twSlack>1.309</twSlack><twSrc BELType="FF">okHI/iob_regs[24].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[24].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[24].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].regvalid</twBEL></twPathDel><twPathDel><twSite>T10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;25&gt; (Y17.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffOut anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>2.805</twSlack><twSrc BELType="FF">okHI/iob_regs[25].regout0</twSrc><twDest BELType="PAD">okUHU&lt;25&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;25&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;25&gt;</twDataSrc><twDataDest>okUHU&lt;25&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;25&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[25].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[25].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;25&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X19Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X19Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;25&gt;</twComp><twBEL>okHI/iob_regs[25].regout0</twBEL></twPathDel><twPathDel><twSite>Y17.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>Y17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>okHI/iob_regs[25].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;25&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="174"><twConstOffOut anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>2.697</twSlack><twSrc BELType="FF">okHI/iob_regs[25].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;25&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;25&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;25&gt;</twDataSrc><twDataDest>okUHU&lt;25&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;25&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[25].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[25].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;25&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X19Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X19Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;25&gt;</twComp><twBEL>okHI/iob_regs[25].regvalid</twBEL></twPathDel><twPathDel><twSite>Y17.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>Y17.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>okHI/iob_regs[25].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;25&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffOut anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>2.806</twSlack><twSrc BELType="FF">okHI/iob_regs[15].regout0</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[15].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].regout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="178"><twConstOffOut anchorID="179" twDataPathType="twDataPathMinDelay"><twSlack>2.698</twSlack><twSrc BELType="FF">okHI/iob_regs[15].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[15].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].regvalid</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;23&gt; (T15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstOffOut anchorID="181" twDataPathType="twDataPathMinDelay"><twSlack>2.806</twSlack><twSrc BELType="FF">okHI/iob_regs[23].regout0</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[23].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[23].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].regout0</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="182"><twConstOffOut anchorID="183" twDataPathType="twDataPathMinDelay"><twSlack>2.698</twSlack><twSrc BELType="FF">okHI/iob_regs[23].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[23].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[23].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].regvalid</twBEL></twPathDel><twPathDel><twSite>T15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="184" twConstType="OFFSETOUTDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.074</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffOut anchorID="186" twDataPathType="twDataPathMaxDelay"><twSlack>0.926</twSlack><twSrc BELType="FF">okHI/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>3.239</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>3.239</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>okHI/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffOut anchorID="188" twDataPathType="twDataPathMaxDelay"><twSlack>0.928</twSlack><twSrc BELType="FF">okHI/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>okHI/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffOut anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>2.877</twSlack><twSrc BELType="FF">okHI/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.741</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>1.741</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>okHI/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstOffOut anchorID="192" twDataPathType="twDataPathMinDelay"><twSlack>2.879</twSlack><twSrc BELType="FF">okHI/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.743</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>1.743</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>okHI/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="193" twConstType="OFFSETINDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">4</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinOff>0.887</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point okHI/regctrlin0a (ILOGIC_X4Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>1.113</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">okHI/regctrlin0a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp9.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;1&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.22</twBEL><twBEL>okHI/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMaxDelay"><twSlack>1.183</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">okHI/regctrlin2a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp9.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;3&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.24</twBEL><twBEL>okHI/regctrlin2a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMaxDelay"><twSlack>1.222</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">okHI/regctrlin3a</twDest><twClkDel>2.789</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp9.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;4&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.25</twBEL><twBEL>okHI/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.637</twRouteDel><twTotDel>2.789</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point okHI/regctrlin1a (ILOGIC_X4Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>-0.806</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">okHI/regctrlin1a</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp9.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;2&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.23</twBEL><twBEL>okHI/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twSlack>-0.785</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">okHI/regctrlin3a</twDest><twClkDel>1.862</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;4&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp9.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;4&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.25</twBEL><twBEL>okHI/regctrlin3a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.862</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstOffIn anchorID="205" twDataPathType="twDataPathMinDelay"><twSlack>-0.746</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">okHI/regctrlin2a</twDest><twClkDel>1.884</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp9.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;3&gt;</twComp><twBEL>ProtoComp91.D2OFFBYP_SRC.24</twBEL><twBEL>okHI/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising">okClk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp9.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>604</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.884</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="206"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;sysclk_in&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="41.562" errors="0" errorRollup="2" items="0" itemsRollup="43064"/><twConstRollup name="TS_sys_clkn" fullName="TS_sys_clkn = PERIOD TIMEGRP &quot;sys_clkn&quot; TS_SYSCLK PHASE 5 ns HIGH 50%         INPUT_JITTER 0.1 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.334" actualRollup="41.562" errors="0" errorRollup="2" items="0" itemsRollup="43064"/><twConstRollup name="TS_spad_on_clk_bufin_0" fullName="TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP &quot;spad_on_clk_bufin_0&quot; TS_sys_clkn /         0.2 HIGH 50% INPUT_JITTER 0.1 ns;" type="child" depth="2" requirement="50.000" prefType="period" actual="6.694" actualRollup="N/A" errors="0" errorRollup="0" items="5248" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" fullName="TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_sys_clkn /         0.78125 HIGH 50% INPUT_JITTER 0.1 ns;" type="child" depth="2" requirement="12.800" prefType="period" actual="53.200" actualRollup="N/A" errors="1" errorRollup="0" items="19961" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk_2x_180_0" fullName="TS_MIG_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_sys_clkn / 6.25 PHASE         0.8 ns HIGH 50% INPUT_JITTER 0.1 ns;" type="child" depth="2" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk_2x_0_0" fullName="TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_sys_clkn / 6.25 HIGH 50%         INPUT_JITTER 0.1 ns;" type="child" depth="2" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="1" errorRollup="0" items="1" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0" fullName="TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_sys_clkn / 0.390625         HIGH 50% INPUT_JITTER 0.1 ns;" type="child" depth="2" requirement="25.600" prefType="period" actual="16.534" actualRollup="N/A" errors="0" errorRollup="0" items="17854" itemsRollup="0"/><twConstRollup name="TS_spad_on_clk_bufin" fullName="TS_spad_on_clk_bufin = PERIOD TIMEGRP &quot;spad_on_clk_bufin&quot; TS_SYSCLK / 0.2 HIGH         50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /         0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk_2x_180" fullName="TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYSCLK / 6.25 PHASE 0.8         ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk_2x_0" fullName="TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH         50%;" type="child" depth="1" requirement="25.600" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="207">3</twUnmetConstCnt><twDataSheet anchorID="208" twNameLen="15"><twSUH2ClkList anchorID="209" twDestWidth="9" twPhaseWidth="5"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.717</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.806</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.719</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.786</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.718</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.718</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.718</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.786</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.746</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="210" twDestWidth="9" twPhaseWidth="5"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "2.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.074" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "2.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "2.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.024" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "2.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.024" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "2.749" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "2.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "2.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "2.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "2.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.023" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "2.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.023" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "2.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "2.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.023" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "2.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.023" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "2.719" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "2.719" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "2.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "2.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "2.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "2.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "2.770" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "2.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "2.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "2.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "2.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "2.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "2.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "2.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "2.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "2.749" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "2.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "2.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "2.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "2.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "2.718" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="211" twDestWidth="8"><twDest>sys_clkn</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>16.534</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>16.534</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="212" twDestWidth="8"><twDest>sys_clkp</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>16.534</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>16.534</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="213" twDestWidth="9" twWorstWindow="1.715" twWorstSetup="0.908" twWorstHold="0.807" twWorstSetupSlack="1.092" twWorstHoldSlack="1.193" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.185" twHoldSlack = "1.252" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.748</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.115" twHoldSlack = "1.281" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.719</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.154" twHoldSlack = "1.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.758</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.223" twHoldSlack = "1.214" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.786</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.153" twHoldSlack = "1.243" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.162" twHoldSlack = "1.275" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.725</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.184" twHoldSlack = "1.253" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.114" twHoldSlack = "1.282" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.718</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.173" twHoldSlack = "1.223" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.777</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.184" twHoldSlack = "1.253" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.114" twHoldSlack = "1.282" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.718</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.184" twHoldSlack = "1.253" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.114" twHoldSlack = "1.282" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.718</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.222" twHoldSlack = "1.215" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.152" twHoldSlack = "1.244" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.756</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.092" twHoldSlack = "1.304" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.696</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.092" twHoldSlack = "1.304" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.696</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.175" twHoldSlack = "1.221" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.779</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.223" twHoldSlack = "1.214" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.786</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.154" twHoldSlack = "1.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.758</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.222" twHoldSlack = "1.215" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.153" twHoldSlack = "1.243" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.152" twHoldSlack = "1.244" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.756</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.162" twHoldSlack = "1.275" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.725</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.173" twHoldSlack = "1.223" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.777</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.092" twHoldSlack = "1.304" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.696</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.153" twHoldSlack = "1.243" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.152" twHoldSlack = "1.244" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.756</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.244" twHoldSlack = "1.193" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.807</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.224" twHoldSlack = "1.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.787</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.173" twHoldSlack = "1.223" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.777</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.183" twHoldSlack = "1.254" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.746</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="214" twDestWidth="7" twWorstWindow="1.693" twWorstSetup="0.887" twWorstHold="0.806" twWorstSetupSlack="1.113" twWorstHoldSlack="-0.806" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.113" twHoldSlack = "-0.717" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.717</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.243" twHoldSlack = "-0.806" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.806</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.183" twHoldSlack = "-0.746" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.746</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.222" twHoldSlack = "-0.785" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="215" twDestWidth="9" twMinSlack="0.927" twMaxSlack="1.000" twRelSkew="0.073" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "7.024" twMaxDelayCrnr="f" twMinDelay = "2.721" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "7.024" twMaxDelayCrnr="f" twMinDelay = "2.721" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "7.052" twMaxDelayCrnr="f" twMinDelay = "2.749" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "7.051" twMaxDelayCrnr="f" twMinDelay = "2.748" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "7.051" twMaxDelayCrnr="f" twMinDelay = "2.748" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "7.001" twMaxDelayCrnr="f" twMinDelay = "2.698" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "7.023" twMaxDelayCrnr="f" twMinDelay = "2.720" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "7.023" twMaxDelayCrnr="f" twMinDelay = "2.720" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "7.072" twMaxDelayCrnr="f" twMinDelay = "2.769" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "7.023" twMaxDelayCrnr="f" twMinDelay = "2.720" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "7.023" twMaxDelayCrnr="f" twMinDelay = "2.720" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "7.022" twMaxDelayCrnr="f" twMinDelay = "2.719" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "7.022" twMaxDelayCrnr="f" twMinDelay = "2.719" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "7.050" twMaxDelayCrnr="f" twMinDelay = "2.747" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "7.050" twMaxDelayCrnr="f" twMinDelay = "2.747" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "7.001" twMaxDelayCrnr="f" twMinDelay = "2.698" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "7.001" twMaxDelayCrnr="f" twMinDelay = "2.698" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "7.073" twMaxDelayCrnr="f" twMinDelay = "2.770" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "7.051" twMaxDelayCrnr="f" twMinDelay = "2.748" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "7.053" twMaxDelayCrnr="f" twMinDelay = "2.750" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "7.050" twMaxDelayCrnr="f" twMinDelay = "2.747" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "7.051" twMaxDelayCrnr="f" twMinDelay = "2.748" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "7.051" twMaxDelayCrnr="f" twMinDelay = "2.748" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "7.001" twMaxDelayCrnr="f" twMinDelay = "2.698" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "7.072" twMaxDelayCrnr="f" twMinDelay = "2.769" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "7.000" twMaxDelayCrnr="f" twMinDelay = "2.697" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "7.052" twMaxDelayCrnr="f" twMinDelay = "2.749" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "7.050" twMaxDelayCrnr="f" twMinDelay = "2.747" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "7.072" twMaxDelayCrnr="f" twMinDelay = "2.769" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "7.053" twMaxDelayCrnr="f" twMinDelay = "2.750" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "7.072" twMaxDelayCrnr="f" twMinDelay = "2.769" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "7.021" twMaxDelayCrnr="f" twMinDelay = "2.718" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="216" twDestWidth="7" twMinSlack="0.926" twMaxSlack="0.928" twRelSkew="0.002" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "7.074" twMaxDelayCrnr="f" twMinDelay = "2.879" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "7.072" twMaxDelayCrnr="f" twMinDelay = "2.877" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="217"><twErrCnt>6</twErrCnt><twScore>6150</twScore><twSetupScore>2525</twSetupScore><twHoldScore>3625</twHoldScore><twConstCov><twPathCnt>43166</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13285</twConnCnt></twConstCov><twStats anchorID="218"><twMinPer>53.200</twMinPer><twFootnote number="1" /><twMaxFreq>18.797</twMaxFreq><twMinInBeforeClk>0.908</twMinInBeforeClk><twMinOutAfterClk>7.074</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul 21 12:08:10 2021 </twTimestamp></twFoot><twClientInfo anchorID="219"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 674 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
