TimeQuest Timing Analyzer report for top
Mon Sep 18 13:50:19 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 12. Setup: 'clk'
 13. Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 14. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'clk'
 17. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 18. Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 19. Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 20. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 21. Recovery: 'rs232_rx'
 22. Recovery: 'clk'
 23. Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 24. Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'clk'
 28. Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 29. Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 30. Removal: 'rs232_rx'
 31. Minimum Pulse Width: 'clk'
 32. Minimum Pulse Width: 'rs232_rx'
 33. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 34. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 35. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 36. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; clk                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack } ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|scl_clk }                    ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }                       ;
; rs232_rx                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                                  ;
; speed_select:speed_select|buad_clk_rx_reg                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg }                 ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                    ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 59.67 MHz  ; 59.67 MHz       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ;      ;
; 86.0 MHz   ; 86.0 MHz        ; speed_select:speed_select|buad_clk_rx_reg                 ;      ;
; 116.82 MHz ; 116.82 MHz      ; clk                                                       ;      ;
; 135.72 MHz ; 135.72 MHz      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ;      ;
; 441.31 MHz ; 441.31 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Setup Summary                                                                       ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -11.950 ; -636.773      ;
; clk                                                       ; -7.560  ; -1081.733     ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -6.368  ; -78.183       ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -5.314  ; -91.005       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; -1.266  ; -1.266        ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Hold Summary                                                                       ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.132 ; -2.132        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -1.523 ; -12.184       ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -1.089 ; -1.089        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.429  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 1.712  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Recovery Summary                                                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; rs232_rx                                                  ; -4.609 ; -4.609        ;
; clk                                                       ; -4.503 ; -441.695      ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -4.318 ; -191.782      ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -3.505 ; -23.847       ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 2.407  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Removal Summary                                                                    ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg                 ; -2.461 ; -2.461        ;
; clk                                                       ; 2.981  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 3.352  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3.826  ; 0.000         ;
; rs232_rx                                                  ; 5.055  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.289 ; -2.289        ;
; rs232_rx                                                  ; -2.289 ; -2.289        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.234  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 0.234  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                   ; To Node                                                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -11.950 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.617     ;
; -11.907 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.574     ;
; -11.883 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.550     ;
; -11.715 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.382     ;
; -11.712 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.379     ;
; -11.675 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.342     ;
; -11.638 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.305     ;
; -11.497 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.164     ;
; -11.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.118     ;
; -11.397 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.064     ;
; -11.305 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.972     ;
; -11.267 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.934     ;
; -11.262 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.929     ;
; -11.222 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.889     ;
; -11.202 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.869     ;
; -11.119 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.786     ;
; -11.118 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.785     ;
; -11.089 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.756     ;
; -11.075 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.742     ;
; -11.075 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.742     ;
; -11.075 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.742     ;
; -11.075 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.742     ;
; -11.075 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.742     ;
; -11.075 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.742     ;
; -11.059 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.726     ;
; -11.015 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.682     ;
; -10.944 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.611     ;
; -10.941 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.608     ;
; -10.934 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.601     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.884 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.551     ;
; -10.872 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.539     ;
; -10.844 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.511     ;
; -10.831 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.498     ;
; -10.829 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.496     ;
; -10.828 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.495     ;
; -10.818 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.485     ;
; -10.817 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.484     ;
; -10.794 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.461     ;
; -10.766 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.433     ;
; -10.759 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.426     ;
; -10.710 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.377     ;
; -10.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.371     ;
; -10.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.371     ;
; -10.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.371     ;
; -10.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.371     ;
; -10.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.371     ;
; -10.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.371     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.630 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.297     ;
; -10.617 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.284     ;
; -10.608 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.275     ;
; -10.594 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.261     ;
; -10.594 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.261     ;
; -10.593 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.260     ;
; -10.583 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.250     ;
; -10.566 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.233     ;
; -10.563 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.230     ;
; -10.559 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.226     ;
; -10.556 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.223     ;
; -10.554 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.221     ;
; -10.553 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.220     ;
; -10.543 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.210     ;
; -10.532 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.199     ;
; -10.531 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.198     ;
; -10.524 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.191     ;
; -10.519 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.186     ;
; -10.512 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.179     ;
; -10.509 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.176     ;
; -10.506 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.173     ;
; -10.505 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.172     ;
; -10.491 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.158     ;
; -10.484 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.151     ;
; -10.480 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.147     ;
; -10.462 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.129     ;
; -10.460 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data             ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.127     ;
; -10.446 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.113     ;
; -10.442 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.109     ;
; -10.429 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.096     ;
; -10.384 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.051     ;
; -10.378 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.045     ;
; -10.378 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.045     ;
; -10.378 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.045     ;
; -10.378 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.045     ;
; -10.378 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.045     ;
; -10.378 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.045     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.362 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.029     ;
; -10.359 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.026     ;
; -10.339 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.006     ;
; -10.319 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.986     ;
; -10.317 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.984     ;
; -10.280 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.947     ;
; -10.276 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.943     ;
; -10.275 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.942     ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -7.560 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.227      ;
; -7.527 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.194      ;
; -7.526 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.193      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.161      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.493 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.160      ;
; -7.458 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                                 ; Current.SAVE                                                                        ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -2.064     ; 5.561      ;
; -7.369 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.036      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[11]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[14]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.360 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.027      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[11]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[14]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.359 ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.026      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.336 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.003      ;
; -7.332 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.999      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.327 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.994      ;
; -7.299 ; my_uart_rx:my_uart_rx|rx_data_reg[1]                                 ; Current.SAVE                                                                        ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -2.064     ; 5.402      ;
; -7.271 ; my_uart_rx:my_uart_rx|rx_data_reg[6]                                 ; Current.SAVE                                                                        ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -2.064     ; 5.374      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[9]                                                 ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[8]                                                 ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[12]                                                ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[10]                                                ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[11]                                                ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[6]                                                 ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.243 ; speed_select:speed_select|cnt_rx[3]                                  ; speed_select:speed_select|cnt_rx[7]                                                 ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.910      ;
; -7.228 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.895      ;
; -7.213 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.880      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[11]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[14]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.202 ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.869      ;
; -7.199 ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.866      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.195 ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.862      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[11]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[14]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.193 ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.860      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.180 ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.847      ;
; -7.166 ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.833      ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -6.368 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 7.035      ;
; -6.368 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 7.035      ;
; -6.322 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.989      ;
; -6.322 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.989      ;
; -6.322 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.989      ;
; -6.158 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.825      ;
; -6.158 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.825      ;
; -6.158 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.825      ;
; -5.919 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.586      ;
; -5.919 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.586      ;
; -5.919 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.586      ;
; -5.879 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.546      ;
; -5.879 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.546      ;
; -5.879 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.546      ;
; -5.879 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.546      ;
; -5.879 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.546      ;
; -5.833 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.500      ;
; -5.833 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.500      ;
; -5.833 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.500      ;
; -5.833 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.500      ;
; -5.833 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.500      ;
; -5.669 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.336      ;
; -5.669 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.336      ;
; -5.669 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.336      ;
; -5.669 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.336      ;
; -5.669 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.336      ;
; -5.612 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.279      ;
; -5.612 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.279      ;
; -5.612 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.279      ;
; -5.430 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.097      ;
; -5.430 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.097      ;
; -5.430 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.097      ;
; -5.430 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.097      ;
; -5.430 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.097      ;
; -5.422 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.089      ;
; -5.422 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.089      ;
; -5.422 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.089      ;
; -5.129 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.796      ;
; -5.129 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.796      ;
; -5.129 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.796      ;
; -5.123 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.790      ;
; -5.123 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.790      ;
; -5.123 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.790      ;
; -5.123 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.790      ;
; -5.123 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.790      ;
; -4.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.600      ;
; -4.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.600      ;
; -4.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.600      ;
; -4.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.600      ;
; -4.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.600      ;
; -4.874 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.541      ;
; -4.874 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.541      ;
; -4.874 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.541      ;
; -4.820 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 6.427      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.459 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 6.066      ;
; -4.385 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.052      ;
; -4.351 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.958      ;
; -4.250 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.857      ;
; -4.194 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.801      ;
; -4.194 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.801      ;
; -4.194 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.801      ;
; -4.086 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.693      ;
; -3.857 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.524      ;
; -3.857 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.524      ;
; -3.857 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.524      ;
; -3.790 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.397      ;
; -3.737 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.404      ;
; -3.724 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.823      ; 5.214      ;
; -3.705 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.312      ;
; -3.705 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.312      ;
; -3.705 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.312      ;
; -3.705 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.312      ;
; -3.705 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.312      ;
; -3.692 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.823      ; 5.182      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.261      ;
; -3.577 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.823      ; 5.067      ;
; -3.496 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.823      ; 4.986      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
; -3.487 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.154      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.314 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.481      ;
; -5.311 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.478      ;
; -5.253 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.420      ;
; -5.250 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.417      ;
; -5.242 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.409      ;
; -5.239 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.406      ;
; -5.119 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.286      ;
; -5.096 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.263      ;
; -5.096 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.263      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.926 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.093      ;
; -4.922 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.089      ;
; -4.921 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.088      ;
; -4.921 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.088      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.782 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.949      ;
; -4.623 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.790      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.519 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.686      ;
; -4.421 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.588      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.585      ;
; -4.329 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.496      ;
; -4.313 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.480      ;
; -4.287 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.454      ;
; -4.278 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.445      ;
; -4.268 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.435      ;
; -4.257 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.424      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.252 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.419      ;
; -4.154 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.321      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.097 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.238      ;
; -3.735 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.902      ;
; -3.662 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.829      ;
; -3.662 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.829      ;
; -3.563 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.730      ;
; -3.437 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.604      ;
; -3.360 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.527      ;
; -3.244 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.411      ;
; -2.974 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.641      ;
; -2.921 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.588      ;
; -2.778 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.445      ;
; -2.685 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.852      ;
; -2.630 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.797      ;
; -2.551 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.218      ;
; -2.469 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.136      ;
; -2.421 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.088      ;
; -2.265 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.932      ;
; -2.231 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.898      ;
; -2.186 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.853      ;
; -2.181 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.848      ;
; -2.181 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.848      ;
; -2.152 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.819      ;
; -2.034 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.701      ;
; -2.012 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.679      ;
; -1.942 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.609      ;
; -1.939 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.606      ;
; -1.937 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.604      ;
; -1.894 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.561      ;
; -1.890 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.557      ;
; -1.864 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.531      ;
; -1.859 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.526      ;
; -1.849 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.516      ;
; -1.832 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.499      ;
; -1.794 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.461      ;
; -1.793 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.460      ;
; -1.793 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.460      ;
; -1.789 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.456      ;
; -1.687 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.354      ;
; -1.597 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.264      ;
; -1.326 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.993      ;
; -1.322 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.989      ;
; -1.312 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.979      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.266 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.933      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -2.132 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                               ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; 0.000        ; 3.681      ; 2.146      ;
; -1.632 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                               ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; -0.500       ; 3.681      ; 2.146      ;
; 1.399  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.620      ;
; 1.427  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.648      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[5]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[3]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[4]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[0]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[1]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[2]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.639  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.860      ;
; 1.640  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.650  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle          ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.871      ;
; 1.659  ; Buff_temp[18]                                                                        ; Buff_temp[18]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.675  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.675  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.677  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.680  ; Buff_temp[0]                                                                         ; Buff_temp[8]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.901      ;
; 1.689  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.910      ;
; 1.691  ; Buff_temp[7]                                                                         ; Buff_temp[7]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.912      ;
; 1.693  ; Buff_temp[15]                                                                        ; Buff_temp[15]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.694  ; Buff_temp[9]                                                                         ; Buff_temp[9]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.697  ; Buff_temp[9]                                                                         ; Buff_temp[17]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.918      ;
; 1.702  ; Buff_temp[15]                                                                        ; Buff_temp[23]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.923      ;
; 1.702  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.923      ;
; 1.703  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.924      ;
; 1.704  ; Current.SAVE                                                                         ; Current.WAIT                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.925      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[9]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[8]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[12]                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[10]                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[11]                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[6]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[7]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.901  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.122      ;
; 1.907  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|buad_clk_rx_reg                                            ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.185      ;
; 1.918  ; Buff_temp[19]                                                                        ; Buff_temp[19]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.925  ; Current.WAIT                                                                         ; Buff_temp[16]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.925  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.928  ; Current.WAIT                                                                         ; Buff_temp[8]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.928  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.934  ; Buff_temp[6]                                                                         ; Buff_temp[6]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.934  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.935  ; Buff_temp[3]                                                                         ; Buff_temp[3]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.936  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.939  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.945  ; Buff_temp[1]                                                                         ; Buff_temp[1]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.945  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.946  ; Buff_temp[6]                                                                         ; Buff_temp[14]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.949  ; Buff_temp[1]                                                                         ; Buff_temp[9]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.170      ;
; 1.950  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.171      ;
; 1.951  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.172      ;
; 1.955  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.176      ;
; 1.959  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.180      ;
; 1.971  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.192      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[5]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[3]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[4]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[0]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[1]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                  ; speed_select:speed_select|cnt_rx[2]                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.991  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.212      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                                                 ; speed_select:speed_select|cnt_rx[12]                                                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.061  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.282      ;
; 2.076  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.297      ;
; 2.105  ; Current.WAIT                                                                         ; Buff_temp[0]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.326      ;
; 2.107  ; RD_EN                                                                                ; RD_EN                                                                                ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.109  ; Buff_temp[2]                                                                         ; Buff_temp[10]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.330      ;
; 2.116  ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.122  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.343      ;
; 2.126  ; Buff_temp[14]                                                                        ; Buff_temp[14]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; Buff_temp[12]                                                                        ; Buff_temp[12]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; Buff_temp[20]                                                                        ; Buff_temp[20]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; speed_select:speed_select|cnt_rx[5]                                                  ; speed_select:speed_select|cnt_rx[5]                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; speed_select:speed_select|cnt_rx[6]                                                  ; speed_select:speed_select|cnt_rx[6]                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; Buff_temp[8]                                                                         ; Buff_temp[8]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                            ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                           ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                                                  ; speed_select:speed_select|cnt_rx[8]                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.141  ; Buff_temp[8]                                                                         ; Buff_temp[16]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.142  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack      ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.151  ; Buff_temp[3]                                                                         ; Buff_temp[11]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.151  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.372      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.523 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; -1.023 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 4.819      ;
; 0.239  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.205      ;
; 0.383  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.349      ;
; 0.393  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.359      ;
; 0.405  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.371      ;
; 0.669  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.635      ;
; 0.739  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.205      ;
; 0.741  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.707      ;
; 0.883  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.349      ;
; 0.893  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.359      ;
; 0.905  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.371      ;
; 0.974  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.940      ;
; 0.977  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 6.943      ;
; 1.169  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.635      ;
; 1.241  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.707      ;
; 1.474  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.940      ;
; 1.477  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 6.943      ;
; 1.758  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.979      ;
; 1.768  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.989      ;
; 1.772  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.993      ;
; 2.043  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.264      ;
; 2.133  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.354      ;
; 2.235  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.456      ;
; 2.239  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.460      ;
; 2.239  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.460      ;
; 2.240  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.461      ;
; 2.278  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.499      ;
; 2.295  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.516      ;
; 2.305  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.526      ;
; 2.310  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.531      ;
; 2.336  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.557      ;
; 2.340  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.561      ;
; 2.383  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.604      ;
; 2.385  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.606      ;
; 2.388  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.609      ;
; 2.458  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.679      ;
; 2.480  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.701      ;
; 2.598  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.819      ;
; 2.627  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.848      ;
; 2.627  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.848      ;
; 2.632  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.853      ;
; 2.677  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.898      ;
; 2.711  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.932      ;
; 2.783  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.504      ;
; 2.867  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.088      ;
; 2.915  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.136      ;
; 2.997  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.218      ;
; 3.076  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.797      ;
; 3.108  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.829      ;
; 3.131  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.852      ;
; 3.224  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.445      ;
; 3.367  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.588      ;
; 3.420  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.641      ;
; 3.462  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.183      ;
; 3.510  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.231      ;
; 3.690  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.411      ;
; 3.726  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.447      ;
; 3.764  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.485      ;
; 3.806  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.527      ;
; 3.876  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.597      ;
; 3.883  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.604      ;
; 3.892  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.613      ;
; 3.959  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.680      ;
; 4.181  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.902      ;
; 4.292  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.013      ;
; 4.517  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.238      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.543  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.564  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.285      ;
; 4.600  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.321      ;
; 4.665  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.386      ;
; 4.667  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.388      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
; 4.698  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.419      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                              ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.089 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 3.798      ; 3.306      ;
; -0.589 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 3.798      ; 3.306      ;
; 1.377  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.598      ;
; 1.562  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 1.900      ;
; 1.659  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.880      ;
; 1.661  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.882      ;
; 1.664  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.885      ;
; 1.672  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.893      ;
; 1.881  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.219      ;
; 1.892  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.230      ;
; 1.908  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.916  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.137      ;
; 1.921  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.142      ;
; 1.928  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.149      ;
; 1.934  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.155      ;
; 1.935  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.156      ;
; 1.947  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.285      ;
; 1.954  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.175      ;
; 1.983  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.204      ;
; 2.048  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.269      ;
; 2.074  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.412      ;
; 2.076  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.414      ;
; 2.076  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.297      ;
; 2.116  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.143  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.161  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.382      ;
; 2.162  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.383      ;
; 2.211  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.549      ;
; 2.220  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.441      ;
; 2.221  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.228  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.449      ;
; 2.230  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.234  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.455      ;
; 2.239  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.241  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.243  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.464      ;
; 2.246  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.467      ;
; 2.251  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.259  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.480      ;
; 2.277  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.498      ;
; 2.333  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.554      ;
; 2.338  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.559      ;
; 2.479  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.817      ;
; 2.608  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.829      ;
; 2.622  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.843      ;
; 2.628  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.849      ;
; 2.664  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.885      ;
; 2.711  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.932      ;
; 2.797  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 2.518      ;
; 2.799  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 2.520      ;
; 2.850  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.071      ;
; 2.974  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.195      ;
; 3.094  ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.432      ;
; 3.111  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.332      ;
; 3.139  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.360      ;
; 3.163  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.384      ;
; 3.165  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.386      ;
; 3.167  ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.505      ;
; 3.170  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.176  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.397      ;
; 3.202  ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.540      ;
; 3.256  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.477      ;
; 3.263  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.484      ;
; 3.265  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.486      ;
; 3.355  ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.693      ;
; 3.386  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.607      ;
; 3.408  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.629      ;
; 3.414  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.635      ;
; 3.447  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.668      ;
; 3.470  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.691      ;
; 3.476  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.697      ;
; 3.491  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.712      ;
; 3.591  ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.929      ;
; 3.655  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.876      ;
; 3.658  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.879      ;
; 3.658  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.879      ;
; 3.662  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.883      ;
; 3.737  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.958      ;
; 3.826  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.836  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.057      ;
; 3.857  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.078      ;
; 3.884  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.105      ;
; 3.915  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.253      ;
; 3.919  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.140      ;
; 3.922  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.143      ;
; 3.922  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.143      ;
; 3.949  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.170      ;
; 3.969  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.307      ;
; 3.978  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.199      ;
; 3.982  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.203      ;
; 4.002  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.223      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.429 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 2.473      ;
; 1.667 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 1.888      ;
; 2.036 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 3.080      ;
; 2.074 ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.235      ;
; 2.103 ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.264      ;
; 2.126 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.347      ;
; 2.135 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.356      ;
; 2.169 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 3.213      ;
; 2.232 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.453      ;
; 2.235 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 3.279      ;
; 2.254 ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.415      ;
; 2.274 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.495      ;
; 2.340 ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.501      ;
; 2.372 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 3.416      ;
; 2.446 ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.607      ;
; 2.539 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.760      ;
; 2.634 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.855      ;
; 2.637 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 3.681      ;
; 2.703 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.924      ;
; 2.737 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.958      ;
; 2.752 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.913      ;
; 2.759 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.920      ;
; 2.825 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 3.869      ;
; 2.833 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.994      ;
; 2.837 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.998      ;
; 2.958 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.179      ;
; 2.967 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.188      ;
; 2.987 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.148      ;
; 3.010 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.171      ;
; 3.069 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.290      ;
; 3.078 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.299      ;
; 3.172 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.393      ;
; 3.180 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.401      ;
; 3.214 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.435      ;
; 3.227 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.388      ;
; 3.306 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.467      ;
; 3.346 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 4.390      ;
; 3.414 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.575      ;
; 3.416 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.577      ;
; 3.523 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.744      ;
; 3.547 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.768      ;
; 3.547 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.768      ;
; 3.547 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.768      ;
; 3.574 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.795      ;
; 3.641 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.862      ;
; 3.641 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.862      ;
; 3.641 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.862      ;
; 3.643 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.864      ;
; 3.649 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.870      ;
; 3.685 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.906      ;
; 3.745 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 4.789      ;
; 3.754 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.975      ;
; 3.765 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 4.809      ;
; 3.791 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 4.835      ;
; 3.796 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.017      ;
; 3.799 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.020      ;
; 3.799 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.020      ;
; 3.799 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.020      ;
; 3.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 4.866      ;
; 3.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.154      ;
; 3.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.154      ;
; 3.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.154      ;
; 3.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.154      ;
; 3.933 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.154      ;
; 3.942 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 4.986      ;
; 4.023 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 5.067      ;
; 4.040 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.261      ;
; 4.040 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.261      ;
; 4.040 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.261      ;
; 4.040 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.261      ;
; 4.040 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.261      ;
; 4.040 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.261      ;
; 4.138 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 5.182      ;
; 4.151 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.312      ;
; 4.151 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.312      ;
; 4.151 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.312      ;
; 4.151 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.312      ;
; 4.151 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.312      ;
; 4.170 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.823      ; 5.214      ;
; 4.183 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.404      ;
; 4.236 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.397      ;
; 4.265 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.486      ;
; 4.265 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.486      ;
; 4.265 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.486      ;
; 4.532 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.693      ;
; 4.640 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.801      ;
; 4.640 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.801      ;
; 4.640 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.801      ;
; 4.696 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.857      ;
; 4.797 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.958      ;
; 4.831 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.052      ;
; 4.905 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 6.066      ;
; 5.086 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.307      ;
; 5.086 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.307      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.712 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.933      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.609 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.752     ; 3.524      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.503 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 5.170      ;
; -4.503 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start    ; clk          ; clk         ; 1.000        ; 0.000      ; 5.170      ;
; -4.503 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.170      ;
; -4.445 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.112      ;
; -4.445 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.112      ;
; -4.445 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.112      ;
; -4.445 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.112      ;
; -4.445 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.112      ;
; -4.442 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.109      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -3.943 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|receive_status                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.610      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; clk          ; clk         ; 1.000        ; 0.000      ; 4.592      ;
; -3.872 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.539      ;
; -3.872 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.539      ;
; -3.872 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.539      ;
; -3.872 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.539      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.861 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.528      ;
; -3.860 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.828 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.495      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.812 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.479      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.781 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.448      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.775 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.772 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.439      ;
; -3.772 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.439      ;
; -3.772 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.439      ;
; -3.772 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.439      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.745 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.412      ;
; -3.724 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.391      ;
; -3.724 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.391      ;
; -3.724 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.391      ;
; -3.724 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.391      ;
; -3.499 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -4.318 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.102      ;
; -4.318 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.102      ;
; -4.318 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.102      ;
; -4.318 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.102      ;
; -4.318 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.102      ;
; -4.318 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.102      ;
; -4.290 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.074      ;
; -4.290 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.074      ;
; -4.290 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.074      ;
; -4.290 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.074      ;
; -4.290 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.074      ;
; -4.290 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.074      ;
; -4.224 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.500        ; 0.117      ; 4.508      ;
; -4.171 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.955      ;
; -4.171 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.955      ;
; -4.171 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.955      ;
; -3.848 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.632      ;
; -3.848 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.632      ;
; -3.841 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.625      ;
; -3.841 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.625      ;
; -3.830 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.614      ;
; -3.811 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.595      ;
; -3.811 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.595      ;
; -3.811 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.595      ;
; -3.811 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.595      ;
; -3.811 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.595      ;
; -3.803 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.587      ;
; -3.803 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.587      ;
; -3.768 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.552      ;
; -3.768 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.552      ;
; -3.768 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.552      ;
; -3.768 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.552      ;
; -3.768 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.552      ;
; -3.711 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.495      ;
; -3.711 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.495      ;
; -3.660 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.444      ;
; -3.660 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.444      ;
; -3.382 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.166      ;
; -3.382 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.166      ;
; -3.382 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.166      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
; -3.380 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.164      ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.505 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 5.112      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
; -2.906 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 4.513      ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.407 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.745      ; 3.881      ;
; 2.907 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.745      ; 3.881      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.461 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.745      ; 3.881      ;
; -1.961 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.745      ; 3.881      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.202      ;
; 2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.202      ;
; 2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 0.000        ; 0.000      ; 3.202      ;
; 2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.202      ;
; 2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.202      ;
; 2.981 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.202      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[10]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[11]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[12]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[13]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[14]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[15]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.427 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.648      ;
; 3.945 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 4.170 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.391      ;
; 4.170 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.391      ;
; 4.170 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.391      ;
; 4.170 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.391      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.191 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.412      ;
; 4.218 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.439      ;
; 4.218 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.439      ;
; 4.218 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.439      ;
; 4.218 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.439      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.221 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.227 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.448      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.258 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.479      ;
; 4.274 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.495      ;
; 4.306 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.307 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.528      ;
; 4.318 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.539      ;
; 4.318 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.539      ;
; 4.318 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.539      ;
; 4.318 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.539      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
; 4.371 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.592      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.352 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 4.513      ;
; 3.951 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 5.112      ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.826 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.164      ;
; 3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.166      ;
; 3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.166      ;
; 3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.166      ;
; 4.106 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.444      ;
; 4.106 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.444      ;
; 4.157 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.495      ;
; 4.157 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.495      ;
; 4.214 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.552      ;
; 4.214 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.552      ;
; 4.214 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.552      ;
; 4.214 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.552      ;
; 4.214 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.587      ;
; 4.249 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.587      ;
; 4.257 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.595      ;
; 4.257 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.595      ;
; 4.257 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.595      ;
; 4.257 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.595      ;
; 4.257 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.595      ;
; 4.276 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.614      ;
; 4.287 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.625      ;
; 4.287 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.625      ;
; 4.294 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.632      ;
; 4.294 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.632      ;
; 4.617 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.955      ;
; 4.617 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.955      ;
; 4.617 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.955      ;
; 4.670 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.117      ; 4.508      ;
; 4.736 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.074      ;
; 4.736 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.074      ;
; 4.736 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.074      ;
; 4.736 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.074      ;
; 4.736 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.074      ;
; 4.736 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.074      ;
; 4.764 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.102      ;
; 4.764 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.102      ;
; 4.764 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.102      ;
; 4.764 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.102      ;
; 4.764 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.102      ;
; 4.764 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.102      ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.055 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.752     ; 3.524      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD          ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD          ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR          ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR          ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2] ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[63][7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[63][7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 7.175  ; 7.175  ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 7.175  ; 7.175  ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; 11.612 ; 11.612 ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 11.612 ; 11.612 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 8.034  ; 8.034  ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 3.421  ; 3.421  ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.531  ; 1.531  ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -5.851 ; -5.851 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -5.851 ; -5.851 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; -3.791 ; -3.791 ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; -5.170 ; -5.170 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; -3.791 ; -3.791 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.344 ; -2.344 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.239 ; -0.239 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.306 ; 12.306 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.306 ; 12.306 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.283 ; 13.283 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[2]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.283 ; 13.283 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 13.417 ; 13.417 ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 12.164 ; 12.164 ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 13.417 ; 13.417 ; Rise       ; clk                                    ;
;  BusA[4]  ; clk                                    ; 13.042 ; 13.042 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 8.989  ; 8.989  ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.808 ; 11.808 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.808 ; 11.808 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.283 ; 13.283 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[2]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.283 ; 13.283 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.623 ; 10.623 ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.728 ; 10.728 ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 12.736 ; 12.736 ; Rise       ; clk                                    ;
;  BusA[4]  ; clk                                    ; 10.623 ; 10.623 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 8.989  ; 8.989  ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                      ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.302 ;      ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 11.370 ;      ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 10.302 ;      ; Rise       ; clk                                    ;
;  BusA[4]  ; clk                                    ; 10.967 ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                              ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 9.531  ;      ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 9.934  ;      ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 10.302 ;      ; Rise       ; clk                                    ;
;  BusA[4]  ; clk                                    ; 9.531  ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                             ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.302    ;           ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 11.370    ;           ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 10.302    ;           ; Rise       ; clk                                    ;
;  BusA[4]  ; clk                                    ; 10.967    ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                     ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.664    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 9.531     ;           ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 9.934     ;           ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 10.302    ;           ; Rise       ; clk                                    ;
;  BusA[4]  ; clk                                    ; 9.531     ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 2184     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 69       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 29       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 140      ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 16       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 41       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1642     ; 105      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 2184     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 69       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 29       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 140      ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 16       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 41       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1642     ; 105      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 122      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 122      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 186   ; 186  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Sep 18 13:50:15 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|scl_clk I2C_MASTER:I2C_MASTER_instance|scl_clk
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.950            -636.773 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -7.560           -1081.733 clk 
    Info (332119):    -6.368             -78.183 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):    -5.314             -91.005 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.266              -1.266 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.132              -2.132 clk 
    Info (332119):    -1.523             -12.184 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.089              -1.089 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     1.429               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     1.712               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.609              -4.609 rs232_rx 
    Info (332119):    -4.503            -441.695 clk 
    Info (332119):    -4.318            -191.782 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -3.505             -23.847 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     2.407               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.461
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.461              -2.461 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.981               0.000 clk 
    Info (332119):     3.352               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     3.826               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     5.055               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Mon Sep 18 13:50:19 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


