--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk100_i = PERIOD TIMEGRP "clk100_i" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100_i = PERIOD TIMEGRP "clk100_i" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_clocks_gen/PLL_ADV/CLKOUT0
  Logical resource: PLL_clocks_gen/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: pll_clk_250MHz
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Logical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Logical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pllclk0
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/rxclk
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/clkfbout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_100MHz = PERIOD TIMEGRP "pll_clk_100MHz" 
TS_clk100_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk_100MHz = PERIOD TIMEGRP "pll_clk_100MHz" TS_clk100_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_50MHz = PERIOD TIMEGRP "pll_clk_50MHz" 
TS_clk100_i * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 280 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.134ns.
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/toggle (SLICE_X7Y122.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/toggle (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (1.986 - 2.140)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.AQ      Tcko                  0.391   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X27Y69.B3      net (fanout=4)        1.179   resetsync_1/oRstSync
    SLICE_X27Y69.B       Tilo                  0.259   pll_locked_reset_sync_OR_197_o
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X7Y122.SR      net (fanout=40)       5.597   pll_locked_reset_sync_OR_197_o
    SLICE_X7Y122.CLK     Trck                  0.313   HDMI_out_1/dvi_tx0/toggle
                                                       HDMI_out_1/dvi_tx0/toggle
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (0.963ns logic, 6.776ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes1/oserdes_m (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.146ns (1.994 - 2.140)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/oserdes1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.AQ      Tcko                  0.391   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X27Y69.B3      net (fanout=4)        1.179   resetsync_1/oRstSync
    SLICE_X27Y69.B       Tilo                  0.259   pll_locked_reset_sync_OR_197_o
                                                       pll_locked_reset_sync_OR_197_o1
    OLOGIC_X4Y119.SR     net (fanout=40)       5.606   pll_locked_reset_sync_OR_197_o
    OLOGIC_X4Y119.CLKDIV Tosco_RST             0.144   HDMI_out_1/dvi_tx0/oserdes1/oserdes_m
                                                       HDMI_out_1/dvi_tx0/oserdes1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (0.794ns logic, 6.785ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes1/oserdes_s (OLOGIC_X4Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes1/oserdes_s (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.146ns (1.994 - 2.140)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.AQ      Tcko                  0.391   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X27Y69.B3      net (fanout=4)        1.179   resetsync_1/oRstSync
    SLICE_X27Y69.B       Tilo                  0.259   pll_locked_reset_sync_OR_197_o
                                                       pll_locked_reset_sync_OR_197_o1
    OLOGIC_X4Y118.SR     net (fanout=40)       5.606   pll_locked_reset_sync_OR_197_o
    OLOGIC_X4Y118.CLKDIV Tosco_RST             0.144   HDMI_out_1/dvi_tx0/oserdes1/oserdes_s
                                                       HDMI_out_1/dvi_tx0/oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (0.794ns logic, 6.785ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk_50MHz = PERIOD TIMEGRP "pll_clk_50MHz" TS_clk100_i * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fd_out12 (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes2/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.521 - 0.465)
  Source Clock:         clk_50MHz rising at 20.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fd_out12 to HDMI_out_1/dvi_tx0/oserdes2/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y108.CQ     Tcko                  0.368   HDMI_out_1/dvi_tx0/n0011<14>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fd_out12
    OLOGIC_X12Y116.D3    net (fanout=1)        1.259   HDMI_out_1/dvi_tx0/n0011<12>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.319   HDMI_out_1/dvi_tx0/oserdes2/oserdes_s
                                                       HDMI_out_1/dvi_tx0/oserdes2/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (-0.951ns logic, 1.259ns route)
                                                       (-308.8% logic, 408.8% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fd_out2 (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.521 - 0.463)
  Source Clock:         clk_50MHz rising at 20.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fd_out2 to HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.BQ     Tcko                  0.368   HDMI_out_1/dvi_tx0/n0011<6>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fd_out2
    OLOGIC_X12Y118.D3    net (fanout=1)        1.303   HDMI_out_1/dvi_tx0/n0011<2>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.319   HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
                                                       HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (-0.951ns logic, 1.303ns route)
                                                       (-270.2% logic, 370.2% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fd_out13 (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes2/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.521 - 0.465)
  Source Clock:         clk_50MHz rising at 20.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fd_out13 to HDMI_out_1/dvi_tx0/oserdes2/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y108.CMUX   Tshcko                0.434   HDMI_out_1/dvi_tx0/n0011<14>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fd_out13
    OLOGIC_X12Y116.D4    net (fanout=1)        1.260   HDMI_out_1/dvi_tx0/n0011<13>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.316   HDMI_out_1/dvi_tx0/oserdes2/oserdes_s
                                                       HDMI_out_1/dvi_tx0/oserdes2/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (-0.882ns logic, 1.260ns route)
                                                       (-233.3% logic, 333.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk_50MHz = PERIOD TIMEGRP "pll_clk_50MHz" TS_clk100_i * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_bufg_2/I0
  Logical resource: clk_bufg_2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: pll_clk_50MHz
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: HDMI_out_1/dvi_tx0/pixel2x/rstsync/CLK
  Logical resource: HDMI_out_1/dvi_tx0/pixel2x/fdp_rst/CK
  Location pin: SLICE_X28Y93.CLK
  Clock network: clk_50MHz
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: HDMI_out_1/dvi_tx0/pixel2x/rstsync/SR
  Logical resource: HDMI_out_1/dvi_tx0/pixel2x/fdp_rst/SR
  Location pin: SLICE_X28Y93.SR
  Clock network: pll_locked_reset_sync_OR_197_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_250MHz = PERIOD TIMEGRP "pll_clk_250MHz" 
TS_clk100_i * 2.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_25MHz = PERIOD TIMEGRP "pll_clk_25MHz" 
TS_clk100_i * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12239 paths analyzed, 1686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.978ns.
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encg/cnt_4 (SLICE_X53Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     33.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/encg/cnt_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.545 - 0.625)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/encg/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.AQ      Tcko                  0.391   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X27Y69.B3      net (fanout=4)        1.179   resetsync_1/oRstSync
    SLICE_X27Y69.B       Tilo                  0.259   pll_locked_reset_sync_OR_197_o
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X53Y91.SR      net (fanout=40)       4.659   pll_locked_reset_sync_OR_197_o
    SLICE_X53Y91.CLK     Trck                  0.289   HDMI_out_1/dvi_tx0/encg/cnt<4>
                                                       HDMI_out_1/dvi_tx0/encg/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (0.939ns logic, 5.838ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encg/cnt_3 (SLICE_X53Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     33.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/encg/cnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.545 - 0.625)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/encg/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.AQ      Tcko                  0.391   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X27Y69.B3      net (fanout=4)        1.179   resetsync_1/oRstSync
    SLICE_X27Y69.B       Tilo                  0.259   pll_locked_reset_sync_OR_197_o
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X53Y91.SR      net (fanout=40)       4.659   pll_locked_reset_sync_OR_197_o
    SLICE_X53Y91.CLK     Trck                  0.267   HDMI_out_1/dvi_tx0/encg/cnt<4>
                                                       HDMI_out_1/dvi_tx0/encg/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.755ns (0.917ns logic, 5.838ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encg/cnt_1 (SLICE_X52Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     33.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/encg/cnt_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.545 - 0.625)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/encg/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.AQ      Tcko                  0.391   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X27Y69.B3      net (fanout=4)        1.179   resetsync_1/oRstSync
    SLICE_X27Y69.B       Tilo                  0.259   pll_locked_reset_sync_OR_197_o
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X52Y91.SR      net (fanout=40)       4.659   pll_locked_reset_sync_OR_197_o
    SLICE_X52Y91.CLK     Trck                  0.228   HDMI_out_1/dvi_tx0/encg/cnt<2>
                                                       HDMI_out_1/dvi_tx0/encg/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (0.878ns logic, 5.838ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk_25MHz = PERIOD TIMEGRP "pll_clk_25MHz" TS_clk100_i * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3 (SLICE_X32Y97.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fdc_wa2 (FF)
  Destination:          HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fdc_wa2 to HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.CQ      Tcko                  0.200   HDMI_out_1/dvi_tx0/pixel2x/wa<2>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fdc_wa2
    SLICE_X32Y97.C5      net (fanout=17)       0.083   HDMI_out_1/dvi_tx0/pixel2x/wa<2>
    SLICE_X32Y97.CLK     Tah         (-Th)    -0.121   HDMI_out_1/dvi_tx0/pixel2x/wa<2>
                                                       HDMI_out_1/dvi_tx0/pixel2x/Mram_wa_d31
                                                       HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 (SLICE_X46Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 (FF)
  Destination:          user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 to user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.AQ      Tcko                  0.200   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<2>
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1
    SLICE_X46Y31.A6      net (fanout=3)        0.029   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<1>
    SLICE_X46Y31.CLK     Tah         (-Th)    -0.190   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<2>
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/Mmux_bit_counter[2]_bit_counter[2]_mux_27_OUT21
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encb/cnt_4 (SLICE_X42Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/encb/cnt_4 (FF)
  Destination:          HDMI_out_1/dvi_tx0/encb/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: HDMI_out_1/dvi_tx0/encb/cnt_4 to HDMI_out_1/dvi_tx0/encb/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.DQ      Tcko                  0.200   HDMI_out_1/dvi_tx0/encb/cnt<4>
                                                       HDMI_out_1/dvi_tx0/encb/cnt_4
    SLICE_X42Y76.D6      net (fanout=4)        0.031   HDMI_out_1/dvi_tx0/encb/cnt<4>
    SLICE_X42Y76.CLK     Tah         (-Th)    -0.190   HDMI_out_1/dvi_tx0/encb/cnt<4>
                                                       HDMI_out_1/dvi_tx0/encb/Mmux_GND_99_o_cnt[4]_mux_55_OUT10
                                                       HDMI_out_1/dvi_tx0/encb/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk_25MHz = PERIOD TIMEGRP "pll_clk_25MHz" TS_clk100_i * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK
  Logical resource: user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK
  Location pin: RAMB8_X3Y17.CLKAWRCLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK
  Logical resource: user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK
  Location pin: RAMB8_X1Y35.CLKBRDCLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK
  Logical resource: user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK
  Location pin: RAMB8_X1Y37.CLKBRDCLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = 
PERIOD TIMEGRP         "user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" 
TS_DVI_CLOCK0 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2899 paths analyzed, 1535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.144ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X41Y52.C2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (1.778 - 1.894)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.BQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1
    SLICE_X40Y52.D2      net (fanout=4)        0.971   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<1>
    SLICE_X40Y52.D       Tilo                  0.205   N537
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X41Y52.C2      net (fanout=1)        0.761   N537
    SLICE_X41Y52.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.918ns logic, 1.732ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (1.778 - 1.894)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2
    SLICE_X40Y52.D3      net (fanout=4)        0.792   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<2>
    SLICE_X40Y52.D       Tilo                  0.205   N537
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X41Y52.C2      net (fanout=1)        0.761   N537
    SLICE_X41Y52.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.918ns logic, 1.553ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (1.778 - 1.894)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y52.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4
    SLICE_X40Y52.D5      net (fanout=4)        0.726   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<4>
    SLICE_X40Y52.D       Tilo                  0.205   N537
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X41Y52.C2      net (fanout=1)        0.761   N537
    SLICE_X41Y52.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.935ns logic, 1.487ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X42Y61.C2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_4 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.780 - 1.897)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_4 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.AQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_4
    SLICE_X42Y61.A2      net (fanout=4)        0.603   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<4>
    SLICE_X42Y61.A       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X42Y61.C2      net (fanout=1)        0.762   N539
    SLICE_X42Y61.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.937ns logic, 1.365ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_1 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.780 - 1.897)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_1 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.BQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_1
    SLICE_X42Y61.A3      net (fanout=4)        0.476   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<1>
    SLICE_X42Y61.A       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X42Y61.C2      net (fanout=1)        0.762   N539
    SLICE_X42Y61.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (0.937ns logic, 1.238ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.780 - 1.897)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_2
    SLICE_X42Y61.A1      net (fanout=4)        0.468   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<2>
    SLICE_X42Y61.A       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X42Y61.C2      net (fanout=1)        0.762   N539
    SLICE_X42Y61.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.937ns logic, 1.230ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X32Y57.C5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.774 - 1.893)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<9>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8
    SLICE_X32Y57.A1      net (fanout=4)        0.633   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<8>
    SLICE_X32Y57.A       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X32Y57.C5      net (fanout=1)        0.571   N535
    SLICE_X32Y57.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.954ns logic, 1.204ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.774 - 1.891)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_2
    SLICE_X32Y57.A2      net (fanout=4)        0.584   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<2>
    SLICE_X32Y57.A       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X32Y57.C5      net (fanout=1)        0.571   N535
    SLICE_X32Y57.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.937ns logic, 1.155ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_6 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.774 - 1.893)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_6 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_6
    SLICE_X32Y57.A4      net (fanout=4)        0.461   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<6>
    SLICE_X32Y57.A       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X32Y57.C5      net (fanout=1)        0.571   N535
    SLICE_X32Y57.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.937ns logic, 1.032ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" TS_DVI_CLOCK0 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X32Y57.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_3 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.922 - 0.882)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 40.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_3 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.DQ      Tcko                  0.198   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_3
    SLICE_X32Y57.C6      net (fanout=3)        0.027   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<3>
    SLICE_X32Y57.CLK     Tah         (-Th)    -0.190   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.388ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X42Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_3 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.928 - 0.888)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 40.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_3 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.DQ      Tcko                  0.198   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_3
    SLICE_X42Y61.C6      net (fanout=3)        0.027   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<3>
    SLICE_X42Y61.CLK     Tah         (-Th)    -0.190   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.388ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (SLICE_X34Y56.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_9 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.919 - 0.884)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 40.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_9 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.BQ      Tcko                  0.198   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<9>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_9
    SLICE_X34Y56.AI      net (fanout=2)        0.307   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<9>
    SLICE_X34Y56.CLK     Tdh         (-Th)     0.004   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/sdata<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.194ns logic, 0.307ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" TS_DVI_CLOCK0 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: user_app_1/clk_vid_in
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK
  Location pin: RAMB8_X0Y28.CLKAWRCLK
  Clock network: user_app_1/clk_vid_in
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pllclk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = 
PERIOD TIMEGRP         "user_app_1_video_receiver_1_dvi_decoder_1_pllclk0" 
TS_DVI_CLOCK0 * 10         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = 
PERIOD TIMEGRP         "user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" 
TS_DVI_CLOCK0 * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1348 paths analyzed, 438 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.069ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (SLICE_X57Y75.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.572 - 0.607)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y61.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X57Y72.A1      net (fanout=17)       1.760   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X57Y72.A       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv14
    SLICE_X56Y72.B2      net (fanout=1)        0.452   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y72.B       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18
    SLICE_X56Y72.C6      net (fanout=1)        0.226   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17
    SLICE_X56Y72.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X57Y75.CE      net (fanout=3)        1.034   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X57Y75.CLK     Tceck                 0.340   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (1.397ns logic, 3.472ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.572 - 0.607)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y61.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X56Y72.A5      net (fanout=17)       1.547   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X56Y72.AMUX    Tilo                  0.261   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18_SW0
    SLICE_X56Y72.B5      net (fanout=1)        0.381   N529
    SLICE_X56Y72.B       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18
    SLICE_X56Y72.C6      net (fanout=1)        0.226   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17
    SLICE_X56Y72.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X57Y75.CE      net (fanout=3)        1.034   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X57Y75.CLK     Tceck                 0.340   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (1.399ns logic, 3.188ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.238 - 0.246)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.AMUX    Tshcko                0.461   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2
    SLICE_X56Y73.C1      net (fanout=19)       1.554   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2
    SLICE_X56Y73.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y72.C1      net (fanout=1)        0.725   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y72.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X57Y75.CE      net (fanout=3)        1.034   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X57Y75.CLK     Tceck                 0.340   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.209ns logic, 3.313ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (SLICE_X57Y75.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.572 - 0.607)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y61.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X57Y72.A1      net (fanout=17)       1.760   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X57Y72.A       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv14
    SLICE_X56Y72.B2      net (fanout=1)        0.452   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y72.B       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18
    SLICE_X56Y72.C6      net (fanout=1)        0.226   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17
    SLICE_X56Y72.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X57Y75.CE      net (fanout=3)        1.034   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X57Y75.CLK     Tceck                 0.295   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.352ns logic, 3.472ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.572 - 0.607)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y61.CQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X56Y72.A5      net (fanout=17)       1.547   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
    SLICE_X56Y72.AMUX    Tilo                  0.261   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18_SW0
    SLICE_X56Y72.B5      net (fanout=1)        0.381   N529
    SLICE_X56Y72.B       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18
    SLICE_X56Y72.C6      net (fanout=1)        0.226   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17
    SLICE_X56Y72.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X57Y75.CE      net (fanout=3)        1.034   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X57Y75.CLK     Tceck                 0.295   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.354ns logic, 3.188ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.238 - 0.246)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.AMUX    Tshcko                0.461   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2
    SLICE_X56Y73.C1      net (fanout=19)       1.554   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2
    SLICE_X56Y73.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y72.C1      net (fanout=1)        0.725   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y72.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X57Y75.CE      net (fanout=3)        1.034   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X57Y75.CLK     Tceck                 0.295   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.164ns logic, 3.313ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 (SLICE_X50Y60.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    SLICE_X55Y60.B1      net (fanout=14)       1.124   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<0>
    SLICE_X55Y60.B       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13_SW0
    SLICE_X55Y60.A5      net (fanout=1)        0.187   N519
    SLICE_X55Y60.A       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13
    SLICE_X54Y61.D6      net (fanout=1)        1.258   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv12
    SLICE_X54Y61.D       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<2>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19
    SLICE_X50Y60.CE      net (fanout=4)        0.719   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv
    SLICE_X50Y60.CLK     Tceck                 0.335   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (1.466ns logic, 3.288ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_3 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_3 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y61.CQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_3
    SLICE_X55Y60.B3      net (fanout=20)       0.969   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<3>
    SLICE_X55Y60.B       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13_SW0
    SLICE_X55Y60.A5      net (fanout=1)        0.187   N519
    SLICE_X55Y60.A       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13
    SLICE_X54Y61.D6      net (fanout=1)        1.258   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv12
    SLICE_X54Y61.D       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<2>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19
    SLICE_X50Y60.CE      net (fanout=4)        0.719   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv
    SLICE_X50Y60.CLK     Tceck                 0.335   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.466ns logic, 3.133ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_1 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_1 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.CQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_1
    SLICE_X55Y60.B5      net (fanout=22)       0.909   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<1>
    SLICE_X55Y60.B       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13_SW0
    SLICE_X55Y60.A5      net (fanout=1)        0.187   N519
    SLICE_X55Y60.A       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13
    SLICE_X54Y61.D6      net (fanout=1)        1.258   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv12
    SLICE_X54Y61.D       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<2>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19
    SLICE_X50Y60.CE      net (fanout=4)        0.719   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv
    SLICE_X50Y60.CLK     Tceck                 0.335   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.466ns logic, 3.073ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" TS_DVI_CLOCK0 * 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2 (SLICE_X38Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.924 - 0.890)
  Source Clock:         user_app_1/clk_vid_in rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y61.CQ      Tcko                  0.198   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear
    SLICE_X38Y58.CX      net (fanout=2)        0.366   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear
    SLICE_X38Y58.CLK     Tckdi       (-Th)    -0.041   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.239ns logic, 0.366ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2 (SLICE_X42Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.930 - 0.892)
  Source Clock:         user_app_1/clk_vid_in rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.CQ      Tcko                  0.234   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear
    SLICE_X42Y63.AX      net (fanout=2)        0.390   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear
    SLICE_X42Y63.CLK     Tckdi       (-Th)    -0.048   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.282ns logic, 0.390ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2 (SLICE_X39Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.928 - 0.891)
  Source Clock:         user_app_1/clk_vid_in rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.CQ      Tcko                  0.200   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear
    SLICE_X39Y51.DX      net (fanout=2)        0.426   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear
    SLICE_X39Y51.CLK     Tckdi       (-Th)    -0.059   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.259ns logic, 0.426ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" TS_DVI_CLOCK0 * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pllclk2
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<9>/CLK
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<9>/CLK
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_9/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_pll_clk_100MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25576 paths analyzed, 1628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.507ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (SLICE_X0Y79.A1), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.AQ      Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y106.D3      net (fanout=10)       2.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y106.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X6Y89.A2       net (fanout=1)        1.629   N136
    SLICE_X6Y89.A        Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C4       net (fanout=2)        0.433   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.A1       net (fanout=8)        1.493   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (1.657ns logic, 6.760ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.101ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y87.CQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y106.D1      net (fanout=7)        2.006   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y106.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X6Y89.A2       net (fanout=1)        1.629   N136
    SLICE_X6Y89.A        Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C4       net (fanout=2)        0.433   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.A1       net (fanout=8)        1.493   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.101ns (1.657ns logic, 6.444ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y86.DMUX    Tshcko                0.461   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y91.A2      net (fanout=6)        1.104   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y91.A       Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X13Y95.A1      net (fanout=4)        1.085   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X13Y95.A       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT<2>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y88.C2       net (fanout=2)        1.261   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.A1       net (fanout=8)        1.493   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (1.727ns logic, 5.826ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (SLICE_X0Y79.D2), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.411ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.AQ      Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y106.D3      net (fanout=10)       2.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y106.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X6Y89.A2       net (fanout=1)        1.629   N136
    SLICE_X6Y89.A        Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C4       net (fanout=2)        0.433   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.D2       net (fanout=8)        1.487   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.411ns (1.657ns logic, 6.754ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.095ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y87.CQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y106.D1      net (fanout=7)        2.006   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y106.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X6Y89.A2       net (fanout=1)        1.629   N136
    SLICE_X6Y89.A        Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C4       net (fanout=2)        0.433   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.D2       net (fanout=8)        1.487   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.095ns (1.657ns logic, 6.438ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y86.DMUX    Tshcko                0.461   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y91.A2      net (fanout=6)        1.104   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y91.A       Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X13Y95.A1      net (fanout=4)        1.085   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X13Y95.A       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT<2>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y88.C2       net (fanout=2)        1.261   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.D2       net (fanout=8)        1.487   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (1.727ns logic, 5.820ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (SLICE_X0Y79.B4), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.AQ      Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y106.D3      net (fanout=10)       2.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y106.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X6Y89.A2       net (fanout=1)        1.629   N136
    SLICE_X6Y89.A        Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C4       net (fanout=2)        0.433   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.B4       net (fanout=8)        1.320   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (1.657ns logic, 6.587ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.928ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (0.507 - 0.493)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y87.CQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y106.D1      net (fanout=7)        2.006   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y106.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X6Y89.A2       net (fanout=1)        1.629   N136
    SLICE_X6Y89.A        Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C4       net (fanout=2)        0.433   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.B4       net (fanout=8)        1.320   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    -------------------------------------------------  ---------------------------
    Total                                      7.928ns (1.657ns logic, 6.271ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y86.DMUX    Tshcko                0.461   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y91.A2      net (fanout=6)        1.104   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X10Y91.A       Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X13Y95.A1      net (fanout=4)        1.085   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X13Y95.A       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT<2>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y88.C2       net (fanout=2)        1.261   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y88.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X7Y81.B5       net (fanout=4)        0.883   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X7Y81.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y79.B4       net (fanout=8)        1.320   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y79.CLK      Tas                   0.341   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (1.727ns logic, 5.653ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (SLICE_X0Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.AQ       Tcko                  0.200   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    SLICE_X0Y79.A6       net (fanout=2)        0.022   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<0>
    SLICE_X0Y79.CLK      Tah         (-Th)    -0.190   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X3Y89.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.CQ       Tcko                  0.198   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X3Y89.C5       net (fanout=3)        0.062   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X3Y89.CLK      Tah         (-Th)    -0.155   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4 (SLICE_X6Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.042 - 0.034)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y106.BQ      Tcko                  0.198   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X6Y109.CE      net (fanout=23)       0.333   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X6Y109.CLK     Tckce       (-Th)     0.108   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<4>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.090ns logic, 0.333ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180"         
TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180"
        TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0"         
TS_pll_clk_100MHz * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0"
        TS_pll_clk_100MHz * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in"         
TS_pll_clk_100MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11351 paths analyzed, 1024 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.646ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y28.ADDRB13), 323 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.522ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y57.B4       net (fanout=60)       1.215   user_app_1/c3_p1_wr_full
    SLICE_X1Y57.B        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>21
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<2>1
    SLICE_X3Y55.B4       net (fanout=4)        0.738   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<2>
    SLICE_X3Y55.B        Tilo                  0.259   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X3Y55.D2       net (fanout=8)        0.458   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X3Y55.D        Tilo                  0.259   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0
    SLICE_X6Y59.CX       net (fanout=4)        1.393   N291
    SLICE_X6Y59.CMUX     Tcxc                  0.164   N333
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_01
    RAMB16_X1Y28.ADDRB13 net (fanout=2)        1.117   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_0_0
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      8.522ns (3.601ns logic, 4.921ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y55.A3       net (fanout=60)       1.163   user_app_1/c3_p1_wr_full
    SLICE_X0Y55.A        Tilo                  0.205   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A<7>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>1
    SLICE_X3Y55.B2       net (fanout=2)        0.736   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>
    SLICE_X3Y55.B        Tilo                  0.259   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X3Y55.D2       net (fanout=8)        0.458   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X3Y55.D        Tilo                  0.259   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0
    SLICE_X6Y59.CX       net (fanout=4)        1.393   N291
    SLICE_X6Y59.CMUX     Tcxc                  0.164   N333
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_01
    RAMB16_X1Y28.ADDRB13 net (fanout=2)        1.117   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_0_0
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      8.414ns (3.547ns logic, 4.867ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y58.A4       net (fanout=60)       1.651   user_app_1/c3_p1_wr_full
    SLICE_X4Y58.A        Tilo                  0.205   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<4>_0_0
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<4>1
    SLICE_X3Y55.D3       net (fanout=5)        0.844   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<4>
    SLICE_X3Y55.D        Tilo                  0.259   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0
    SLICE_X6Y59.CX       net (fanout=4)        1.393   N291
    SLICE_X6Y59.CMUX     Tcxc                  0.164   N333
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_01
    RAMB16_X1Y28.ADDRB13 net (fanout=2)        1.117   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_0_0
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      8.293ns (3.288ns logic, 5.005ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAMB8_X0Y28.ADDRBRDADDR12), 323 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer2
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL         Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y57.B4            net (fanout=60)       1.215   user_app_1/c3_p1_wr_full
    SLICE_X1Y57.B             Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>21
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<2>1
    SLICE_X3Y55.B4            net (fanout=4)        0.738   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<2>
    SLICE_X3Y55.B             Tilo                  0.259   N291
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X3Y55.D2            net (fanout=8)        0.458   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X3Y55.D             Tilo                  0.259   N291
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0
    SLICE_X6Y59.CX            net (fanout=4)        1.393   N291
    SLICE_X6Y59.CMUX          Tcxc                  0.164   N333
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_01
    RAMB8_X0Y28.ADDRBRDADDR12 net (fanout=2)        0.820   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_0_0
    RAMB8_X0Y28.CLKBRDCLK     Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer2
                                                            user_app_1/mem_video__writer_1/Mram_line_buffer2
    ------------------------------------------------------  ---------------------------
    Total                                           8.225ns (3.601ns logic, 4.624ns route)
                                                            (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer2
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL         Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y55.A3            net (fanout=60)       1.163   user_app_1/c3_p1_wr_full
    SLICE_X0Y55.A             Tilo                  0.205   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A<7>
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>1
    SLICE_X3Y55.B2            net (fanout=2)        0.736   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>
    SLICE_X3Y55.B             Tilo                  0.259   N291
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X3Y55.D2            net (fanout=8)        0.458   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X3Y55.D             Tilo                  0.259   N291
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0
    SLICE_X6Y59.CX            net (fanout=4)        1.393   N291
    SLICE_X6Y59.CMUX          Tcxc                  0.164   N333
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_01
    RAMB8_X0Y28.ADDRBRDADDR12 net (fanout=2)        0.820   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_0_0
    RAMB8_X0Y28.CLKBRDCLK     Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer2
                                                            user_app_1/mem_video__writer_1/Mram_line_buffer2
    ------------------------------------------------------  ---------------------------
    Total                                           8.117ns (3.547ns logic, 4.570ns route)
                                                            (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer2
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL         Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y58.A4            net (fanout=60)       1.651   user_app_1/c3_p1_wr_full
    SLICE_X4Y58.A             Tilo                  0.205   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<4>_0_0
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<4>1
    SLICE_X3Y55.D3            net (fanout=5)        0.844   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<4>
    SLICE_X3Y55.D             Tilo                  0.259   N291
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0
    SLICE_X6Y59.CX            net (fanout=4)        1.393   N291
    SLICE_X6Y59.CMUX          Tcxc                  0.164   N333
                                                            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_01
    RAMB8_X0Y28.ADDRBRDADDR12 net (fanout=2)        0.820   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<9>_0_0
    RAMB8_X0Y28.CLKBRDCLK     Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer2
                                                            user_app_1/mem_video__writer_1/Mram_line_buffer2
    ------------------------------------------------------  ---------------------------
    Total                                           7.996ns (3.288ns logic, 4.708ns route)
                                                            (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y28.ADDRB7), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y58.A2       net (fanout=60)       1.849   user_app_1/c3_p1_wr_full
    SLICE_X5Y58.A        Tilo                  0.259   user_app_1/mem_video__writer_1/write_line
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n02361
    SLICE_X2Y55.B3       net (fanout=10)       1.183   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n0236
    SLICE_X2Y55.B        Tilo                  0.203   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr<5>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<3>_01
    RAMB16_X1Y28.ADDRB7  net (fanout=2)        1.737   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<3>_0_0
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (3.122ns logic, 4.769ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16 (FF)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.233 - 0.253)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.DQ       Tcko                  0.391   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count<16>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16
    SLICE_X1Y63.D2       net (fanout=3)        0.984   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count<16>
    SLICE_X1Y63.D        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count<6>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>3
    SLICE_X5Y57.B3       net (fanout=19)       1.520   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>2
    SLICE_X5Y57.B        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/top
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>4
    SLICE_X5Y58.A5       net (fanout=5)        0.364   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o
    SLICE_X5Y58.A        Tilo                  0.259   user_app_1/mem_video__writer_1/write_line
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n02361
    SLICE_X2Y55.B3       net (fanout=10)       1.183   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n0236
    SLICE_X2Y55.B        Tilo                  0.203   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr<5>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<3>_01
    RAMB16_X1Y28.ADDRB7  net (fanout=2)        1.737   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<3>_0_0
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (1.721ns logic, 5.788ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_13 (FF)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.233 - 0.253)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_13 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.CMUX     Tshcko                0.461   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count<16>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_13
    SLICE_X1Y63.D3       net (fanout=3)        0.712   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count<13>
    SLICE_X1Y63.D        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count<6>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>3
    SLICE_X5Y57.B3       net (fanout=19)       1.520   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>2
    SLICE_X5Y57.B        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/top
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>4
    SLICE_X5Y58.A5       net (fanout=5)        0.364   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o
    SLICE_X5Y58.A        Tilo                  0.259   user_app_1/mem_video__writer_1/write_line
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n02361
    SLICE_X2Y55.B3       net (fanout=10)       1.183   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n0236
    SLICE_X2Y55.B        Tilo                  0.203   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr<5>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<3>_01
    RAMB16_X1Y28.ADDRB7  net (fanout=2)        1.737   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<3>_0_0
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (1.791ns logic, 5.516ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/Mram_rd_line_buffer_g (RAMB8_X1Y37.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/mem_dispatcher__read_unit/data_out__addr_2 (FF)
  Destination:          user_app_1/Mram_rd_line_buffer_g (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         user_app_1/c3_clk0 rising at 10.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/mem_dispatcher__read_unit/data_out__addr_2 to user_app_1/Mram_rd_line_buffer_g
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y72.CQ          Tcko                  0.234   user_app_1/mem_dispatcher__read_unit/data_out__addr<3>
                                                           user_app_1/mem_dispatcher__read_unit/data_out__addr_2
    RAMB8_X1Y37.ADDRAWRADDR5 net (fanout=3)        0.270   user_app_1/mem_dispatcher__read_unit/data_out__addr<2>
    RAMB8_X1Y37.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   user_app_1/Mram_rd_line_buffer_g
                                                           user_app_1/Mram_rd_line_buffer_g
    -----------------------------------------------------  ---------------------------
    Total                                          0.438ns (0.168ns logic, 0.270ns route)
                                                           (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/Mram_rd_line_buffer_g (RAMB8_X1Y37.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/mem_dispatcher__read_unit/data_out__addr_3 (FF)
  Destination:          user_app_1/Mram_rd_line_buffer_g (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         user_app_1/c3_clk0 rising at 10.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/mem_dispatcher__read_unit/data_out__addr_3 to user_app_1/Mram_rd_line_buffer_g
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y72.DQ          Tcko                  0.234   user_app_1/mem_dispatcher__read_unit/data_out__addr<3>
                                                           user_app_1/mem_dispatcher__read_unit/data_out__addr_3
    RAMB8_X1Y37.ADDRAWRADDR6 net (fanout=3)        0.273   user_app_1/mem_dispatcher__read_unit/data_out__addr<3>
    RAMB8_X1Y37.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   user_app_1/Mram_rd_line_buffer_g
                                                           user_app_1/Mram_rd_line_buffer_g
    -----------------------------------------------------  ---------------------------
    Total                                          0.441ns (0.168ns logic, 0.273ns route)
                                                           (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_dispatcher__read_unit/buff_add_0 (SLICE_X19Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/mem_dispatcher__read_unit/buff_add_0 (FF)
  Destination:          user_app_1/mem_dispatcher__read_unit/buff_add_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/c3_clk0 rising at 10.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/mem_dispatcher__read_unit/buff_add_0 to user_app_1/mem_dispatcher__read_unit/buff_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.AQ      Tcko                  0.198   user_app_1/mem_dispatcher__read_unit/buff_add<2>
                                                       user_app_1/mem_dispatcher__read_unit/buff_add_0
    SLICE_X19Y71.A6      net (fanout=5)        0.034   user_app_1/mem_dispatcher__read_unit/buff_add<0>
    SLICE_X19Y71.CLK     Tah         (-Th)    -0.215   user_app_1/mem_dispatcher__read_unit/buff_add<2>
                                                       user_app_1/mem_dispatcher__read_unit/Mmux_buff_add[9]_buff_add[9]_mux_48_OUT11
                                                       user_app_1/mem_dispatcher__read_unit/buff_add_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: user_app_1/c3_clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK
  Location pin: RAMB8_X0Y28.CLKBRDCLK
  Clock network: user_app_1/c3_clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK
  Logical resource: user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK
  Location pin: RAMB8_X1Y35.CLKAWRCLK
  Clock network: user_app_1/c3_clk0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100_i                    |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|        49446|
| TS_pll_clk_100MHz             |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|        36927|
|  TS_user_app_1_DDR2_MCB_1_u_dd|     10.000ns|      8.507ns|          N/A|            0|            0|        25576|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  mcb_drp_clk_bufg_in          |             |             |             |             |             |             |             |
|  TS_user_app_1_DDR2_MCB_1_u_dd|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  clk_2x_180                   |             |             |             |             |             |             |             |
|  TS_user_app_1_DDR2_MCB_1_u_dd|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  clk_2x_0                     |             |             |             |             |             |             |             |
|  TS_user_app_1_DDR2_MCB_1_u_dd|     10.000ns|      8.646ns|          N/A|            0|            0|        11351|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  clk0_bufg_in                 |             |             |             |             |             |             |             |
| TS_pll_clk_50MHz              |     20.000ns|      8.134ns|          N/A|            0|            0|          280|            0|
| TS_pll_clk_250MHz             |      4.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_pll_clk_25MHz              |     40.000ns|      6.978ns|          N/A|            0|            0|        12239|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     40.000ns|     10.000ns|     10.138ns|            0|            0|            0|         4247|
| TS_user_app_1_video_receiver_1|     40.000ns|      6.144ns|          N/A|            0|            0|         2899|            0|
| _dvi_decoder_1_pllclk1        |             |             |             |             |             |             |             |
| TS_user_app_1_video_receiver_1|      4.000ns|          N/A|          N/A|            0|            0|            0|            0|
| _dvi_decoder_1_pllclk0        |             |             |             |             |             |             |             |
| TS_user_app_1_video_receiver_1|     20.000ns|      5.069ns|          N/A|            0|            0|         1348|            0|
| _dvi_decoder_1_pllclk2        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock TMDS_IN<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TMDS_IN<3>     |    5.069|         |         |         |
TMDS_INB<3>    |    5.069|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TMDS_INB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TMDS_IN<3>     |    5.069|         |         |         |
TMDS_INB<3>    |    5.069|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100_i       |    8.646|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53693 paths, 0 nets, and 8900 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 22 14:22:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 304 MB



