// Seed: 1217119581
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = id_0 & 1;
  assign id_2 = 1 + id_0;
  assign id_2 = id_2;
  assign id_2 = 1;
  type_6 id_3 (id_2);
  logic id_4;
  assign id_2.id_1 = 1;
endmodule
`define pp_2 0
