<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="VHDL Instantiation Criteria Within Verilog" />
<meta name="abstract" content="You can instantiate a VHDL design unit within Verilog or SystemVerilog if it meets the following criteria:" />
<meta name="description" content="You can instantiate a VHDL design unit within Verilog or SystemVerilog if it meets the following criteria:" />
<meta name="DC.subject" content="instantiation in mixed-language design, VHDL from Verilog" />
<meta name="keywords" content="instantiation in mixed-language design, VHDL from Verilog" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id1177667d-8821-4eda-98c0-f4ebbd2d84d3" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>VHDL Instantiation Criteria Within Verilog</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="VHDL Instantiation Criteria Within Verilog" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id1177667d-8821-4eda-98c0-f4ebbd2d84d3">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">VHDL Instantiation
Criteria Within Verilog</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">You can
instantiate a VHDL design unit within Verilog or SystemVerilog if
it meets the following criteria: </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id1177667d-8821-4eda-98c0-f4ebbd2d84d3__ide71fdb53-893d-4eb2-ade6-dabeedc58c75"><ul class="ul"><li class="li" id="id1177667d-8821-4eda-98c0-f4ebbd2d84d3__ida0507c88-58f4-4b4a-b515-bdfdee7a90c4"><p class="p">The
design unit is an entity/architecture pair or a configuration. </p>
</li>
<li class="li" id="id1177667d-8821-4eda-98c0-f4ebbd2d84d3__id5b76350f-f95d-4eb4-9a2d-47edfa217179"><p class="p">The
entity ports are of type: bit, bit_vector, enum, integer, natural,
positive, real, shortreal, std_logic, std_ulogic, std_logic_vector,
std_ulogic_vector, vl_ulogic, vl_ulogic_vector, or their subtypes;
unconstrained arrays; nested records; and records with fields of
type integer, real, enum, and multi-dimensional arrays. </p>
<p class="p">The port clause may have any mix of these
types. Multi-dimensional arrays of these support types are also
supported. </p>
</li>
<li class="li" id="id1177667d-8821-4eda-98c0-f4ebbd2d84d3__id0e80e49a-6d99-4bb2-8606-c65d55146be6"><p class="p">The
generics are of type bit, bit_vector, integer, real, std_logic, std_logic_vector,
vl_logic, vl_logic_vector, time, physical, enumeration, or string. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="id1177667d-8821-4eda-98c0-f4ebbd2d84d3__ideb428f60-cf80-41f3-82c5-c42a723af459"><h2 class="title Subheading sectiontitle">Usage Notes</h2><p class="p">Passing a parameter values from Verilog or
SystemVerilog to a VHDL generic of type std_logic is slightly different
than other VHDL types. Note that std_logic is defined as a 9-state enumerated
type, as follows: </p>
<pre class="pre codeblock"><code>TYPE std_ulogic IS (
‘U’, -- Uninitialized
‘X’, -- Forcing Unknown
‘0’, -- Forcing 0
‘1’, -- Forcing 1
‘Z’, -- High Impedance
‘W’, -- Weak Unknown
‘L’, -- Weak 0
‘H’, -- Weak 1
‘-’ -- Don’t care
);</code></pre><p class="p">To be able to correctly set the VHDL generic
to any of the nine states, you must set the value in the Verilog
instance to the element (positional) value in the std_logic enum
that corresponds to the std_logic value (that is, the position not
the value itself). For example, to set the generic to a ‘U’, use
1’b0, to set it to an “X”, use 1’b1, to set it to ‘0’, use 2’b10. </p>
<p class="p">Note that this only applies to std_logic types—for
std_logic_vector you can simply pass the value as you would normally
expect. </p>
<p class="p">For example, the following VHDL entity shows
the generics of type std_logic: </p>
<pre class="pre codeblock"><code>entity ent is
  generic (
    a : std_logic;
    b : std_logic ;
    c : std_logic
  ) ;</code></pre><p class="p">with the following Verilog instantiation: </p>
<pre class="pre codeblock"><code>module test  ;
   // here we will pass 0 to a, 1 to b and z to c
   ent #(2’b10, 2’b11, 3’b100) u_ent ()) 
endmodule</code></pre><p class="p">Note that this does not pass the value but
the positional number corresponding to the element value in the
std_logic enum. </p>
<p class="p">Alternatively, you can use std_logic_vector
for the generics, and you can simply pass the value as normal. </p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_VerilogSystemverilogInstantiatingVhdl_id0e0a2de3.html" title="You can reference a VHDL entity or configuration from Verilog or SystemVerilog as though the design unit is a module or a configuration of the same name.">Verilog or SystemVerilog Instantiating VHDL</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "VHDL Instantiation Criteria Within Verilog"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VhdlInstantiationCriteriaWithinVerilog_id1177667d.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>