<div id="pf52" class="pf w0 h0" data-page-no="52"><div class="pc pc52 w0 h0"><img class="bi xf y104 w2 hf" alt="" src="bg52.png"/><div class="t m0 xf h8 y105 ff3 fs4 fc0 sc0 ls0 ws0">5.6.<span class="_ _1f"> </span>DA<span class="_ _12"></span>T<span class="_ _9"></span>A<span class="_ _2"> </span>MOVEMENT<span class="_ _6"> </span>INSTRUCTIONS</div><div class="t m0 x1b h8 y254 ff3 fs4 fc0 sc0 ls0 ws0">Instruction<span class="_ _81"> </span>Description</div><div class="t m0 x1b h9 yc6f ff5 fs4 fc0 sc0 ls0 ws0">mv<span class="_ _18"> </span>rd,<span class="_ _4"> </span>rs</div><div class="t m0 x26 h8 y9eb ff3 fs4 fc0 sc0 ls0 ws0">Copies<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _6"> </span>from<span class="_ _2"> </span>register<span class="_ _2"> </span><span class="ff5">rs<span class="_ _2"> </span></span>into<span class="_ _6"> </span>register<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 x1b h9 yc70 ff5 fs4 fc0 sc0 ls0 ws0">li<span class="_ _18"> </span>rd,<span class="_ _4"> </span>imm</div><div class="t m0 x26 h8 yc71 ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _2"> </span>the<span class="_ _2"> </span>immediate<span class="_ _6"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>into<span class="_ _6"> </span>register<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 x1b h9 yc72 ff5 fs4 fc0 sc0 ls0 ws0">la<span class="_ _18"> </span>rd,<span class="_ _4"> </span>rot</div><div class="t m0 x26 h8 yc73 ff3 fs4 fc0 sc0 ls0 ws0">Loads<span class="_ _2"> </span>the<span class="_ _2"> </span>lab<span class="_ _5"></span>el<span class="_ _6"> </span>address<span class="_ _2"> </span><span class="ff5">rot<span class="_ _2"> </span></span>into<span class="_ _6"> </span>register<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 x1b h8 yc74 ff5 fs4 fc0 sc0 ls0 ws0">l<span class="ff16">{</span>w|h|hu|b|bu<span class="ff16">}<span class="_ _18"> </span></span>rd,<span class="_ _4"> </span>lab</div><div class="t m0 x26 h8 yc75 ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>or<span class="_ _6"> </span>eac<span class="_ _1"></span>h<span class="_ _6"> </span>one<span class="_ _6"> </span>of<span class="_ _6"> </span>the<span class="_ _6"> </span><span class="ff5">lw</span>,<span class="_ _6"> </span><span class="ff5">lh</span>,<span class="_ _6"> </span><span class="ff5">lhu</span>,<span class="_ _2"> </span><span class="ff5">lb</span>,<span class="_ _6"> </span>and<span class="_ _6"> </span><span class="ff5">lbu<span class="_ _6"> </span></span>machine instructions</div><div class="t m0 x26 h8 yc76 ff3 fs4 fc0 sc0 ls0 ws0">there<span class="_ _34"> </span>is<span class="_ _34"> </span>a<span class="_ _34"> </span>pseudo-instruction<span class="_ _7"> </span>that<span class="_ _34"> </span>p<span class="_ _5"></span>erforms<span class="_ _34"> </span>the<span class="_ _7"> </span>same<span class="_ _34"> </span>op<span class="_ _5"></span>eration,</div><div class="t m0 x26 h8 yc77 ff3 fs4 fc0 sc0 ls0 ws0">but<span class="_ _2"> </span>the<span class="_ _2"> </span>memory<span class="_ _6"> </span>address<span class="_ _2"> </span>is<span class="_ _2"> </span>calculated<span class="_ _2"> </span>based<span class="_ _2"> </span>on<span class="_ _2"> </span>a<span class="_ _2"> </span>lab<span class="_ _5"></span>el<span class="_ _2"> </span>(<span class="ff5">lab</span>).</div><div class="t m0 x1b h8 yc78 ff5 fs4 fc0 sc0 ls0 ws0">s<span class="ff16">{</span>w|h|b<span class="ff16">}<span class="_ _18"> </span></span>rd,<span class="_ _4"> </span>lab,<span class="_ _4"> </span>rt</div><div class="t m0 x26 h8 yc79 ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>or<span class="_ _3"> </span>each<span class="_ _3"> </span>one<span class="_ _3"> </span>of<span class="_ _b"> </span>the<span class="_ _3"> </span><span class="ff5">sw</span>,<span class="_ _b"> </span><span class="ff5">sh</span>,<span class="_ _b"> </span>and<span class="_ _3"> </span><span class="ff5">sb<span class="_ _b"> </span></span>mac<span class="_ _1"></span>hine<span class="_ _3"> </span>instructions<span class="_ _b"> </span>there<span class="_ _3"> </span>is</div><div class="t m0 x26 h8 yc7a ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _34"> </span>pseudo-instruction<span class="_ _34"> </span>that<span class="_ _34"> </span>p<span class="_ _5"></span>erforms<span class="_ _34"> </span>the<span class="_ _7"> </span>same<span class="_ _34"> </span>op<span class="_ _5"></span>eration,<span class="_ _7"> </span>but<span class="_ _34"> </span>the</div><div class="t m0 x26 h8 yc7b ff3 fs4 fc0 sc0 ls0 ws0">memory address<span class="_ _6"> </span>is calculated<span class="_ _6"> </span>based<span class="_ _38"> </span>on<span class="_ _6"> </span>a<span class="_ _38"> </span>lab<span class="_ _5"></span>el<span class="_ _6"> </span>(<span class="ff5">lab</span>).<span class="_ _34"> </span>The<span class="_ _6"> </span><span class="ff5">rt<span class="_ _38"> </span></span>ﬁeld</div><div class="t m0 x26 h8 yc7c ff3 fs4 fc0 sc0 ls0 ws0">indicates<span class="_ _2"> </span>a<span class="_ _2"> </span>temp<span class="_ _5"></span>orary<span class="_ _2"> </span>register<span class="_ _3"> </span>to<span class="_ _2"> </span>supp<span class="_ _5"></span>ort<span class="_ _2"> </span>the<span class="_ _2"> </span>computation<span class="_ _2"> </span>of<span class="_ _3"> </span>the</div><div class="t m0 x26 h8 yc7d ff3 fs4 fc0 sc0 ls0 ws0">address.</div><div class="t m0 xd h8 yc7e ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>able<span class="_ _2"> </span>5.9:<span class="_ _34"> </span>R<span class="_ _9"></span>V32I<span class="_ _6"> </span>data<span class="_ _2"> </span>mov<span class="_ _27"></span>ement<span class="_ _6"> </span>pseudo-instructions</div><div class="t m0 xf hb yc7f ff6 fs6 fc0 sc0 ls0 ws0">5.6.1<span class="_ _11"> </span>Load<span class="_ _7"> </span>instructions</div><div class="t m0 xf h8 yc80 ff3 fs4 fc0 sc0 ls0 ws0">All<span class="_ _b"> </span>R<span class="_ _12"></span>V32I<span class="_ _b"> </span>load<span class="_ _b"> </span>instructions<span class="_ _b"> </span>(<span class="ff5">lw</span>,<span class="_ _34"> </span><span class="ff5">lh</span>,<span class="_ _b"> </span><span class="ff5">lhu</span>,<span class="_ _34"> </span><span class="ff5">lb</span>,<span class="_ _34"> </span>and<span class="_ _b"> </span><span class="ff5">lbu</span>)<span class="_ _b"> </span>load<span class="_ _b"> </span>v<span class="_ _27"></span>alues<span class="_ _b"> </span>from<span class="_ _b"> </span>memory<span class="_ _b"> </span>into<span class="_ _b"> </span>a<span class="_ _b"> </span>register.<span class="_ _17"> </span>The</div><div class="t m0 xf h8 yc81 ff3 fs4 fc0 sc0 ls0 ws0">assem<span class="_ _1"></span>bly<span class="_ _2"> </span>syn<span class="_ _1"></span>tax<span class="_ _2"> </span>for<span class="_ _6"> </span>these<span class="_ _3"> </span>instructions<span class="_ _6"> </span>is:</div><div class="t m0 xf h9 yc82 ff5 fs4 fc0 sc0 ls0 ws0">MNM<span class="_ _18"> </span>rd,<span class="_ _4"> </span>imm(rs1)</div><div class="t m0 xf h8 yc83 ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _6"> </span><span class="ff5">MNM<span class="_ _2"> </span></span>indicates<span class="_ _6"> </span>the<span class="_ _2"> </span>instruction<span class="_ _2"> </span>mnemonic.<span class="_ _7"> </span>The<span class="_ _6"> </span>ﬁrst<span class="_ _2"> </span>op<span class="_ _5"></span>erand<span class="_ _2"> </span>(<span class="ff5">rd</span>)<span class="_ _6"> </span>indicates<span class="_ _2"> </span>the<span class="_ _6"> </span>target<span class="_ _2"> </span>register,<span class="_ _2"> </span><span class="ff8">i.e.</span>,</div><div class="t m0 xf h8 yc84 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _b"> </span>one<span class="_ _34"> </span>that<span class="_ _b"> </span>will<span class="_ _34"> </span>receive<span class="_ _b"> </span>the<span class="_ _b"> </span>v<span class="_ _27"></span>alue<span class="_ _34"> </span>loaded<span class="_ _34"> </span>from<span class="_ _b"> </span>memory<span class="_ _9"></span>.<span class="_ _39"> </span>The<span class="_ _b"> </span>second<span class="_ _34"> </span>(<span class="ff5">imm</span>)<span class="_ _34"> </span>and<span class="_ _b"> </span>third<span class="_ _34"> </span>(<span class="ff5">rs1</span>)<span class="_ _34"> </span>op<span class="_ _5"></span>erands</div><div class="t m0 xf h8 yc85 ff3 fs4 fc0 sc0 ls0 ws0">indicate<span class="_ _b"> </span>an<span class="_ _b"> </span>immediate<span class="_ _b"> </span>v<span class="_ _27"></span>alue<span class="_ _b"> </span>and<span class="_ _b"> </span>a<span class="_ _34"> </span>register,<span class="_ _b"> </span>resp<span class="_ _5"></span>ectively<span class="_ _12"></span>.<span class="_ _d"> </span>The<span class="_ _b"> </span>v<span class="_ _27"></span>alues<span class="_ _b"> </span>of<span class="_ _b"> </span>these<span class="_ _34"> </span>tw<span class="_ _27"></span>o<span class="_ _b"> </span>op<span class="_ _5"></span>erands<span class="_ _b"> </span>are<span class="_ _b"> </span>added</div><div class="t m0 xf h8 yc86 ff3 fs4 fc0 sc0 ls0 ws0">together<span class="_ _2"> </span>to<span class="_ _2"> </span>calculate<span class="_ _6"> </span>the<span class="_ _2"> </span>mem<span class="_ _5"></span>ory<span class="_ _6"> </span>address.</div><div class="t m0 xc h8 yc87 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _34"> </span><span class="ff7">load<span class="_ _4"> </span>w<span class="_ _27"></span>ord<span class="_ _7"> </span><span class="ff3">instruction<span class="_ _7"> </span>(<span class="ff5">lw</span>)<span class="_ _7"> </span>loads<span class="_ _34"> </span>a<span class="_ _7"> </span>32-bit<span class="_ _7"> </span><span class="ff5">word<span class="_ _7"> </span></span>from<span class="_ _7"> </span>memory<span class="_ _34"> </span>into<span class="_ _34"> </span>a<span class="_ _7"> </span>register.<span class="_ _1f"> </span>Since<span class="_ _34"> </span>a<span class="_ _7"> </span><span class="ff5">word</span></span></span></div><div class="t m0 xf h8 yc88 ff3 fs4 fc0 sc0 ls0 ws0">datat<span class="_ _1"></span>yp<span class="_ _5"></span>e<span class="_ _35"> </span>has<span class="_ _a"> </span>four<span class="_ _a"> </span>b<span class="_ _1"></span>ytes,<span class="_ _a"> </span>this<span class="_ _a"> </span>instruction<span class="_ _35"> </span>loads<span class="_ _a"> </span>four<span class="_ _a"> </span>bytes<span class="_ _35"> </span>from<span class="_ _35"> </span>four<span class="_ _a"> </span>consecutive<span class="_ _35"> </span>memory<span class="_ _35"> </span>p<span class="_ _5"></span>ositions<span class="_ _a"> </span>(starting</div><div class="t m0 xf h8 yc89 ff3 fs4 fc0 sc0 ls0 ws0">at<span class="_ _3"> </span>the<span class="_ _b"> </span>calculated<span class="_ _b"> </span>address)<span class="_ _3"> </span>and<span class="_ _b"> </span>stores<span class="_ _b"> </span>these<span class="_ _3"> </span>four<span class="_ _b"> </span>bytes<span class="_ _3"> </span>in<span class="_ _1"></span>to<span class="_ _3"> </span>the<span class="_ _b"> </span>target<span class="_ _b"> </span>register.<span class="_ _1c"> </span>The<span class="_ _3"> </span>R<span class="_ _12"></span>V32I<span class="_ _b"> </span>ISA<span class="_ _b"> </span>follo<span class="_ _1"></span>ws</div><div class="t m0 xf h8 yc8a ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _b"> </span>little-endian<span class="_ _b"> </span>endianness<span class="_ _b"> </span>format,<span class="_ _b"> </span>hence,<span class="_ _b"> </span>the<span class="_ _b"> </span>byte<span class="_ _3"> </span>loaded<span class="_ _b"> </span>from<span class="_ _b"> </span>the<span class="_ _b"> </span>memory<span class="_ _b"> </span>p<span class="_ _5"></span>osition<span class="_ _b"> </span>asso<span class="_ _5"></span>ciated<span class="_ _b"> </span>with</div><div class="t m0 xf h8 yc8b ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _6"> </span>low<span class="_ _27"></span>est<span class="_ _2"> </span>address<span class="_ _2"> </span>is<span class="_ _2"> </span>loaded<span class="_ _2"> </span>into<span class="_ _6"> </span>the<span class="_ _2"> </span>register’s<span class="_ _2"> </span>least<span class="_ _2"> </span>signiﬁcan<span class="_ _1"></span>t<span class="_ _6"> </span>byte.<span class="_ _34"> </span>Figure<span class="_ _2"> </span>5.2<span class="_ _2"> </span>illustrates<span class="_ _2"> </span>a<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>b<span class="_ _5"></span>eing</div><div class="t m0 xf h8 yc8c ff3 fs4 fc0 sc0 ls0 ws0">loaded<span class="_ _6"> </span>from<span class="_ _2"> </span>memory<span class="_ _2"> </span>into<span class="_ _38"> </span>register<span class="_ _2"> </span><span class="ff5">a0</span>.<span class="_ _7"> </span>In<span class="_ _2"> </span>this<span class="_ _6"> </span>example,<span class="_ _2"> </span>the<span class="_ _2"> </span>data<span class="_ _2"> </span>(a<span class="_ _6"> </span>four-byte<span class="_ _6"> </span><span class="ff5">word</span>)<span class="_ _2"> </span>is<span class="_ _2"> </span>b<span class="_ _5"></span>eing<span class="_ _6"> </span>loaded<span class="_ _2"> </span>from</div><div class="t m0 xf h8 yc8d ff3 fs4 fc0 sc0 ls0 ws0">four<span class="_ _2"> </span>consecutive<span class="_ _6"> </span>memory<span class="_ _3"> </span>lo<span class="_ _5"></span>cations,<span class="_ _2"> </span>starting<span class="_ _2"> </span>at<span class="_ _3"> </span>address<span class="_ _2"> </span><span class="ff5">8000</span>.<span class="_ _24"> </span>The<span class="_ _2"> </span>start<span class="_ _3"> </span>address<span class="_ _2"> </span>is<span class="_ _2"> </span>calculated<span class="_ _3"> </span>b<span class="_ _1"></span>y<span class="_ _2"> </span>adding</div><div class="t m0 xf h8 yc8e ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>immediate<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _6"> </span>(<span class="ff5">0 </span>)<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>conten<span class="_ _27"></span>ts<span class="_ _2"> </span>of<span class="_ _2"> </span>register<span class="_ _2"> </span><span class="ff5">a2<span class="_ _2"> </span></span>(8000</div><div class="t m0 xb6 h12 yc8f ffc fs7 fc0 sc0 ls0 ws0">10</div><div class="t m0 xfb h8 yc8e ff3 fs4 fc0 sc0 ls0 ws0">).</div><div class="c x1a yc90 w1c hab"><div class="t m0 x62 hac yc91 ff6f fs3a fc0 sc0 ls0 ws0">0E<span class="_ _16"> </span>01<span class="_ _20"> </span>08<span class="_ _b8"></span>0A</div><div class="t m0 xb had yc92 ff70 fs3a fc0 sc0 ls0 ws0">8000</div><div class="t m0 x1 hae yc93 ff70 fs3b fc0 sc0 ls0 ws0">10</div><div class="t m0 x92 haf yc94 ff70 fs3c fc0 sc0 ls0 ws0">Registers</div><div class="t m0 x62 hac yc95 ff71 fs3a fc0 sc0 ls0 ws0">00<span class="_ _16"> </span>1F<span class="_ _20"> </span>40<span class="_ _b8"></span>00</div><div class="t m0 x12c hac yc96 ff71 fs3a fc0 sc0 ls0 ws0">01<span class="_ _5c"> </span>0E<span class="_ _36"> </span>0A<span class="_ _b9"></span>08</div><div class="t m0 x1e hac yc97 ff71 fs3a fc0 sc0 ls0 ws0">…</div><div class="t m0 x3d hac yc98 ff71 fs3a fc0 sc0 ls0 ws0">…</div><div class="t m0 x139 haf yc99 ff70 fs3c fc0 sc0 ls0 ws0">Main Memory</div><div class="t m0 x112 hb0 yc9a ff71 fs3d fc0 sc0 ls0 ws0">8000<span class="_ _39"> </span>8001<span class="_ _39"> </span>8002<span class="_ _1b"> </span>8003</div></div><div class="t m0 x11 h8 yc9b ff3 fs4 fc0 sc0 ls0 ws0">Figure<span class="_ _2"> </span>5.2:<span class="_ _7"> </span>Example<span class="_ _2"> </span>of<span class="_ _6"> </span>a<span class="_ _2"> </span><span class="ff5">word<span class="_ _2"> </span></span>(<span class="ff5">0x0A0E0108</span>)<span class="_ _2"> </span>b<span class="_ _5"></span>eing<span class="_ _2"> </span>loaded<span class="_ _2"> </span>by<span class="_ _6"> </span>a<span class="_ _2"> </span>load<span class="_ _2"> </span>word<span class="_ _6"> </span>instruction</div><div class="t m0 xc h8 yc9c ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _b"> </span>load<span class="_ _b"> </span>word<span class="_ _b"> </span>instruction<span class="_ _b"> </span>is<span class="_ _b"> </span>usually<span class="_ _34"> </span>employ<span class="_ _27"></span>ed<span class="_ _b"> </span>to<span class="_ _34"> </span>load<span class="_ _b"> </span><span class="ff5">int</span>,<span class="_ _34"> </span><span class="ff5">unsigned<span class="_ _4"> </span>int</span>,<span class="_ _34"> </span><span class="ff5">long</span>,<span class="_ _34"> </span><span class="ff5">unsigned<span class="_ _4"> </span>long</span>,</div><div class="t m0 xf h8 yc9d ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _2"> </span>p<span class="_ _5"></span>oin<span class="_ _1"></span>ters<span class="_ _6"> </span>from<span class="_ _2"> </span>memory</div><div class="t m0 xab h12 yc9e ffc fs7 fc0 sc0 ls0 ws0">9</div><div class="t m0 x5a h8 yc9d ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 xc h8 yc9f ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _24"> </span><span class="ff7">load<span class="_ _4"> </span>unsigned<span class="_ _2a"> </span>b<span class="_ _1"></span>yte<span class="_ _24"> </span><span class="ff3">instruction<span class="_ _24"> </span>(<span class="ff5">lbu</span>)<span class="_ _24"> </span>loads<span class="_ _24"> </span>an<span class="_ _24"> </span>8-bit<span class="_ _24"> </span><span class="ff5">unsigned<span class="_ _4"> </span>byte<span class="_ _24"> </span></span>from<span class="_ _24"> </span>memory<span class="_ _24"> </span>into<span class="_ _24"> </span>a</span></span></div><div class="t m0 xf h8 yca0 ff3 fs4 fc0 sc0 ls0 ws0">register.<span class="_ _2a"> </span>Since<span class="_ _3"> </span>registers<span class="_ _b"> </span>ha<span class="_ _1"></span>v<span class="_ _1"></span>e<span class="_ _3"> </span>32<span class="_ _b"> </span>bits,<span class="_ _3"> </span>or<span class="_ _b"> </span>four<span class="_ _3"> </span>bytes,<span class="_ _3"> </span>the<span class="_ _b"> </span><span class="ff5">unsigned<span class="_ _18"> </span>byte<span class="_ _b"> </span></span>loaded<span class="_ _3"> </span>from<span class="_ _b"> </span>memory<span class="_ _3"> </span>is<span class="_ _b"> </span>stored</div><div class="t m0 xf h8 yca1 ff3 fs4 fc0 sc0 ls0 ws0">on<span class="_ _24"> </span>the<span class="_ _24"> </span>least<span class="_ _18"> </span>signiﬁcant<span class="_ _7"> </span>register<span class="_ _18"> </span>byte<span class="_ _7"> </span>and<span class="_ _18"> </span>the<span class="_ _24"> </span>other<span class="_ _18"> </span>three<span class="_ _24"> </span>register<span class="_ _24"> </span>bytes<span class="_ _24"> </span>are<span class="_ _24"> </span>set<span class="_ _18"> </span>to<span class="_ _24"> </span>zero.<span class="_ _30"> </span>Figure<span class="_ _18"> </span>5.3</div><div class="t m0 xf h8 yca2 ff3 fs4 fc0 sc0 ls0 ws0">illustrates<span class="_ _b"> </span>an<span class="_ _34"> </span><span class="ff5">unsigned<span class="_ _4"> </span>byte<span class="_ _34"> </span></span>v<span class="_ _27"></span>alue<span class="_ _b"> </span>b<span class="_ _5"></span>eing<span class="_ _34"> </span>loaded<span class="_ _34"> </span>from<span class="_ _34"> </span>memory<span class="_ _34"> </span>in<span class="_ _1"></span>to<span class="_ _b"> </span>register<span class="_ _34"> </span><span class="ff5">a0</span>.<span class="_ _39"> </span>In<span class="_ _34"> </span>this<span class="_ _34"> </span>example,<span class="_ _34"> </span>the</div><div class="t m0 x2b h1e y13a fff fsd fc0 sc0 ls0 ws0">9</div><div class="t m0 xc h1f y103 ff10 fse fc0 sc0 ls0 ws0">Section<span class="_ _38"> </span>5.1<span class="_ _38"> </span>discusses<span class="_ _38"> </span>the<span class="_ _38"> </span>mappings<span class="_ _38"> </span>from<span class="_ _38"> </span>C<span class="_ _38"> </span>datatypes<span class="_ _38"> </span>to<span class="_ _38"> </span>the<span class="_ _38"> </span>R<span class="_ _9"></span>V32I<span class="_ _38"> </span>ISA<span class="_ _38"> </span>native<span class="_ _8b"> </span>datatypes.</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 xb8 h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">69</div><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:123.767000px;bottom:436.043000px;width:73.759000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:472.473000px;bottom:387.669000px;width:18.597000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,345.426,null]'><div class="d m1" style="border-style:none;position:absolute;left:145.227000px;bottom:376.267000px;width:48.595000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf52" data-dest-detail='[82,"XYZ",72,323.045,null]'><div class="d m1" style="border-style:none;position:absolute;left:402.684000px;bottom:364.312000px;width:14.723000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:88.162000px;bottom:327.893000px;width:73.114000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf52" data-dest-detail='[82,"XYZ",87.243,111.352,null]'><div class="d m1" style="border-style:none;position:absolute;left:187.373000px;bottom:164.487000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf53" data-dest-detail='[83,"XYZ",72,704.181,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.549000px;bottom:128.621000px;width:14.723000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",72,570.07,null]'><div class="d m1" style="border-style:none;position:absolute;left:115.886000px;bottom:98.052000px;width:12.813000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,610.432,null]'><div class="d m1" style="border-style:none;position:absolute;left:336.450000px;bottom:98.052000px;width:80.355000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
