<!doctype html>
<html>
<head>
<title>SD_ITAPDLY (IOU_SLCR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___iou_slcr.html")>IOU_SLCR Module</a> &gt; SD_ITAPDLY (IOU_SLCR) Register</p><h1>SD_ITAPDLY (IOU_SLCR) Register</h1>
<h2>SD_ITAPDLY (IOU_SLCR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>SD_ITAPDLY</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000314</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF180314 (IOU_SLCR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Input Tap Delay Select</td></tr>
</table>
<p></p>
<h2>SD_ITAPDLY (IOU_SLCR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:26</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Writes are ignored, read data is zero.</td></tr>
<tr valign=top><td>SD1_ITAPCHGWIN</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before<br/>the corectrl_itapdlysel changes and should be asserted for few clocks after.</td></tr>
<tr valign=top><td>SD1_ITAPDLYENA</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This signal along witht he corectrl_itapdlysel[7:0] selects the the amount of delay to be inserted on the line</td></tr>
<tr valign=top><td>SD1_ITAPDLYSEL</td><td class="center">23:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Selects optimal number of Taps on the rxclk_in line. This is effective only when corectrl_itapdlyena is asserted and Tuning is not enabled. For the SD frequency of -<br/>200 MHz: 30 taps are available<br/>100 MHz: 60 taps are available<br/>50 MHz:<br/>120 taps are available<br/>33 MHz:<br/>180 taps are available</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:10</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Writes are ignored, read data is zero.</td></tr>
<tr valign=top><td>SD0_ITAPCHGWIN</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before<br/>the corectrl_itapdlysel changes and should be asserted for few clocks after.</td></tr>
<tr valign=top><td>SD0_ITAPDLYENA</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This signal along witht he corectrl_itapdlysel[7:0] selects the the amount of delay to be inserted on the line</td></tr>
<tr valign=top><td>SD0_ITAPDLYSEL</td><td class="center"> 7:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Selects optimal number of Taps on the rxclk_in line. This is effective only when corectrl_itapdlyena is asserted and Tuning is not enabled. For the SD frequency of -<br/>200 MHz: 30 taps are available<br/>100 MHz: 60 taps are available<br/>50 MHz:<br/>120 taps are available</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>