{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551287204736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551287204795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 28 00:06:43 2019 " "Processing started: Thu Feb 28 00:06:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551287204795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287204795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 01_modul01 -c 01_modul01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 01_modul01 -c 01_modul01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287204795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551287209148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551287209148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-form " "Found design unit 1: final-form" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285278 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287285278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_to_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_to_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_to_dec-convert_bd " "Found design unit 1: bit_to_dec-convert_bd" {  } { { "bit_to_dec.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/bit_to_dec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285310 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_to_dec " "Found entity 1: bit_to_dec" {  } { { "bit_to_dec.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/bit_to_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287285310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-convert_b7 " "Found design unit 1: bcd_to_7seg-convert_b7" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/bcd_to_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285337 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/bcd_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287285337 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1551287285377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-plex " "Found design unit 1: mux-plex" {  } { { "mux.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285379 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551287285379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287285379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551287285628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multi " "Elaborating entity \"mux\" for hierarchy \"mux:multi\"" {  } { { "final.vhd" "multi" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551287285701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_dec bit_to_dec:decim " "Elaborating entity \"bit_to_dec\" for hierarchy \"bit_to_dec:decim\"" {  } { { "final.vhd" "decim" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551287285715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:seven " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:seven\"" {  } { { "final.vhd" "seven" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551287285728 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[4\] GND " "Pin \"FO1\[4\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[5\] GND " "Pin \"FO1\[5\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[6\] GND " "Pin \"FO1\[6\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[7\] GND " "Pin \"FO1\[7\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[8\] GND " "Pin \"FO1\[8\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[9\] GND " "Pin \"FO1\[9\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[10\] GND " "Pin \"FO1\[10\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[11\] GND " "Pin \"FO1\[11\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[12\] GND " "Pin \"FO1\[12\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[13\] GND " "Pin \"FO1\[13\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[14\] GND " "Pin \"FO1\[14\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[15\] GND " "Pin \"FO1\[15\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[16\] GND " "Pin \"FO1\[16\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[17\] GND " "Pin \"FO1\[17\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[18\] GND " "Pin \"FO1\[18\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[19\] GND " "Pin \"FO1\[19\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[20\] GND " "Pin \"FO1\[20\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[21\] GND " "Pin \"FO1\[21\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[22\] GND " "Pin \"FO1\[22\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[23\] GND " "Pin \"FO1\[23\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[24\] GND " "Pin \"FO1\[24\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[25\] GND " "Pin \"FO1\[25\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[26\] GND " "Pin \"FO1\[26\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[27\] GND " "Pin \"FO1\[27\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[28\] GND " "Pin \"FO1\[28\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[29\] GND " "Pin \"FO1\[29\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[30\] GND " "Pin \"FO1\[30\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FO1\[31\] GND " "Pin \"FO1\[31\]\" is stuck at GND" {  } { { "final.vhd" "" { Text "C:/Users/Quwrof Wrlccywrlir/Documents/MEGA/Documents/Tek. Komputer UI - Semester 4/2_Praktikum PSD/01_VHDL_Modul 01/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551287288378 "|final|FO1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551287288378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551287288752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551287290211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551287290211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551287290468 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551287290468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551287290468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551287290468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551287290635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 28 00:08:10 2019 " "Processing ended: Thu Feb 28 00:08:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551287290635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551287290635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551287290635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551287290635 ""}
