{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715925969720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715925969727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:06:08 2024 " "Processing started: Fri May 17 18:06:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715925969727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925969727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925969727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715925970430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715925970430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978897 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978908 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978915 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978920 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978933 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978938 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978945 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978956 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978968 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978973 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978978 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978984 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcountertest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file progcountertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 progCounterTest " "Found entity 1: progCounterTest" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925978999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925978999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaddrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaddrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAddrMux-behaviour " "Found design unit 1: dataAddrMux-behaviour" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925979004 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAddrMux " "Found entity 1: dataAddrMux" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925979004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "progCounterTest " "Elaborating entity \"progCounterTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715925979252 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registers inst8 " "Block or symbol \"registers\" of instance \"inst8\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 432 816 1024 640 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715925979258 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control_unit inst7 " "Block or symbol \"control_unit\" of instance \"inst7\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715925979258 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk control_unit inst7 " "Port \"clk\" of type control_unit and instance \"inst7\" is missing source signal" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1715925979259 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clkIn " "Pin \"clkIn\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2080 2256 -168 "clkIn" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715925979260 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sip " "Pin \"sip\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715925979260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst7\"" {  } { { "progCounterTest.bdf" "inst7" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979270 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715925979273 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_init control_unit.vhd(33) " "VHDL Signal Declaration warning at control_unit.vhd(33): used implicit default value for signal \"rf_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715925979273 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715925979273 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(393) " "VHDL Process Statement warning at control_unit.vhd(393): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715925979273 "|progCounterTest|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:inst2\"" {  } { { "progCounterTest.bdf" "inst2" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 136 1832 2080 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:inst10 " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:inst10\"" {  } { { "progCounterTest.bdf" "inst10" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog_mem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assembler/output.mif " "Parameter \"init_file\" = \"assembler/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979357 ""}  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715925979357 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5179 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dti1 " "Found entity 1: altsyncram_dti1" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925979444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dti1 prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated " "Elaborating entity \"altsyncram_dti1\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925979505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_dti1.tdf" "rden_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925979564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_dti1.tdf" "mux2" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "progCounterTest.bdf" "inst" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 168 784 1032 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "progCounterTest.bdf" "inst9" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 2640 2872 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rz ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"rz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715925979852 "|progCounterTest|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_operand ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"ir_operand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715925979852 "|progCounterTest|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715925979852 "|progCounterTest|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "progCounterTest.bdf" "inst3" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 2176 2376 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst8 " "Elaborating entity \"registers\" for hierarchy \"registers:inst8\"" {  } { { "progCounterTest.bdf" "inst8" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 432 816 1024 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataAddrMux dataAddrMux:inst6 " "Elaborating entity \"dataAddrMux\" for hierarchy \"dataAddrMux:inst6\"" {  } { { "progCounterTest.bdf" "inst6" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2032 2280 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979865 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test dataAddrMux.vhd(27) " "VHDL Signal Declaration warning at dataAddrMux.vhd(27): used implicit default value for signal \"test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715925979866 "|progCounterTest|dataAddrMux:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:inst4 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:inst4\"" {  } { { "progCounterTest.bdf" "inst4" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715925979887 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715925979887 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715925979945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925979945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925979947 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[12\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[12\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715925980030 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[13\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[13\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715925980031 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[14\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[14\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715925980031 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715925980031 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a32 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a33 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a34 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a35 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a36 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a37 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a38 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a39 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a40 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a41 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a42 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a43 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a44 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a45 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a46 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a47 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a48 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a49 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a50 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a51 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a52 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a53 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a54 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a55 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a56 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a57 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a58 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a59 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a60 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a61 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a62 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a63 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a64 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a65 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a66 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a67 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a68 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a69 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a70 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a71 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a72 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a73 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a74 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a75 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a76 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a77 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a78 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a79 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a80 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a81 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a82 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a83 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a84 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a85 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a86 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a87 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a88 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a89 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a90 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a91 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a92 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a93 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a94 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a95 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a96 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a97 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 1981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a98 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a99 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a100 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a101 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a102 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a103 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a104 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a105 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a106 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a107 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a108 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a109 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a110 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a111 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a112 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a113 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a114 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a115 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a116 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a117 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a118 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a119 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a120 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a121 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a122 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a123 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a124 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a125 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a126 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a127 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a128 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a129 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a130 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a131 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a132 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a133 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a134 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a135 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a136 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a137 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a138 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a139 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a140 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a141 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a142 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a143 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a144 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a145 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a146 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a147 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a148 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a149 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a150 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a151 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a152 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a153 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a154 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a155 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a156 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a157 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a158 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a159 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a160 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a161 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a162 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a163 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a164 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a165 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a166 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a167 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a168 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a169 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a170 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a171 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a172 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a173 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a174 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a175 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a176 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a177 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a178 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a179 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a180 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a181 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a182 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a183 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a184 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a185 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a186 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a187 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a188 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a189 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a190 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a191 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a192 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a193 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a194 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a195 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a196 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a197 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a198 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a199 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a200 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a201 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a202 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a203 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a204 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a205 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a206 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a207 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a208 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a209 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a210 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a211 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a212 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a213 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a214 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a215 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a216 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a217 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a218 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a219 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a220 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a221 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a222 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a223 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a224 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a225 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a226 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a227 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a228 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a229 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a230 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a231 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a232 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a233 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a234 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a235 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a236 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a237 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a238 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a239 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a240 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a241 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a242 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a243 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a244 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a245 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a246 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a247 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 4981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a248 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a249 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a250 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a251 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a252 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a253 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a254 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a255 " "Synthesized away node \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980137 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715925980137 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715925980137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rf_init GND " "Pin \"rf_init\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -40 2800 2976 -24 "rf_init" "" } { -24 2800 2840 -7 "rf_init" "" } { 248 2128 2176 265 "rf_init" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rf_init"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk GND " "Pin \"clk\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -192 2512 2688 -176 "clk" "" } { 88 1808 1832 168 "clk" "" } { 200 2618 2640 248 "clk" "" } { 200 672 784 217 "clk" "" } { -216 2504 2555 -199 "clk" "" } { 632 1904 2032 649 "clk" "" } { 648 2328 2368 665 "clk" "" } { 224 2151 2168 249 "clk" "" } { 448 736 816 465 "clk" "" } { 184 1432 1464 201 "clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[15\] GND " "Pin \"pc_count\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[14\] GND " "Pin \"pc_count\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[13\] GND " "Pin \"pc_count\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[12\] GND " "Pin \"pc_count\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[11\] GND " "Pin \"pc_count\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[10\] GND " "Pin \"pc_count\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[9\] GND " "Pin \"pc_count\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[8\] GND " "Pin \"pc_count\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[7\] GND " "Pin \"pc_count\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[6\] GND " "Pin \"pc_count\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[5\] GND " "Pin \"pc_count\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[4\] GND " "Pin \"pc_count\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[3\] GND " "Pin \"pc_count\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[2\] GND " "Pin \"pc_count\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[1\] GND " "Pin \"pc_count\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[0\] GND " "Pin \"pc_count\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "pc_count\[15..0\]" "" } { 760 1928 2032 777 "pc_count\[15..0\]" "" } { 128 648 1133 145 "pc_count\[15..0\]" "" } { 184 1064 1325 201 "pc_count\[15..0\]" "" } { 168 1360 1464 185 "pc_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|pc_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_z_flag GND " "Pin \"clr_z_flag\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -96 2736 2912 -80 "clr_z_flag" "" } { -112 2496 2563 -95 "clr_z_flag" "" } { -104 2664 2736 -87 "clr_z_flag" "" } { 344 2552 2640 361 "clr_z_flag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|clr_z_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[6\] GND " "Pin \"alu_opsel\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[5\] GND " "Pin \"alu_opsel\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[4\] GND " "Pin \"alu_opsel\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[3\] GND " "Pin \"alu_opsel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[2\] GND " "Pin \"alu_opsel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[1\] GND " "Pin \"alu_opsel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[0\] GND " "Pin \"alu_opsel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_opsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[15\] GND " "Pin \"rxData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[14\] GND " "Pin \"rxData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[13\] GND " "Pin \"rxData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[12\] GND " "Pin \"rxData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[11\] GND " "Pin \"rxData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[10\] GND " "Pin \"rxData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[9\] GND " "Pin \"rxData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[8\] GND " "Pin \"rxData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[7\] GND " "Pin \"rxData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[6\] GND " "Pin \"rxData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[5\] GND " "Pin \"rxData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[4\] GND " "Pin \"rxData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[3\] GND " "Pin \"rxData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[2\] GND " "Pin \"rxData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[1\] GND " "Pin \"rxData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[0\] GND " "Pin \"rxData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2400 2576 272 "rxData\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } { 664 1928 2032 681 "rxdata\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 496 736 816 513 "rxdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rxData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld_r GND " "Pin \"ld_r\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -120 2584 2760 -104 "ld_r" "" } { -88 2584 2609 -71 "ld_r" "" } { 264 2128 2176 281 "ld_r" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|ld_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[3\] GND " "Pin \"rf_sel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } { 312 2120 2180 329 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rf_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[2\] GND " "Pin \"rf_sel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } { 312 2120 2180 329 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rf_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[1\] GND " "Pin \"rf_sel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } { 312 2120 2180 329 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rf_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[0\] GND " "Pin \"rf_sel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } { 312 2120 2180 329 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rf_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[15\] GND " "Pin \"sip_r\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[14\] GND " "Pin \"sip_r\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[13\] GND " "Pin \"sip_r\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[12\] GND " "Pin \"sip_r\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[11\] GND " "Pin \"sip_r\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[10\] GND " "Pin \"sip_r\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[9\] GND " "Pin \"sip_r\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[8\] GND " "Pin \"sip_r\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[7\] GND " "Pin \"sip_r\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[6\] GND " "Pin \"sip_r\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[5\] GND " "Pin \"sip_r\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[4\] GND " "Pin \"sip_r\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[3\] GND " "Pin \"sip_r\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[2\] GND " "Pin \"sip_r\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[1\] GND " "Pin \"sip_r\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[0\] GND " "Pin \"sip_r\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 472 1056 1232 488 "sip_r\[15..0\]" "" } { 480 1048 1119 497 "sip_r\[15..0\]" "" } { 376 2112 2176 393 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sip_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[3\] VCC " "Pin \"increment\[3\]\" is stuck at VCC" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|increment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[2\] GND " "Pin \"increment\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|increment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[1\] GND " "Pin \"increment\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|increment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[0\] GND " "Pin \"increment\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|increment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[15\] GND " "Pin \"rzData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[14\] GND " "Pin \"rzData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[13\] GND " "Pin \"rzData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[12\] GND " "Pin \"rzData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[11\] GND " "Pin \"rzData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[10\] GND " "Pin \"rzData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[9\] GND " "Pin \"rzData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[8\] GND " "Pin \"rzData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[7\] GND " "Pin \"rzData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[6\] GND " "Pin \"rzData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[5\] GND " "Pin \"rzData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[4\] GND " "Pin \"rzData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[3\] GND " "Pin \"rzData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[2\] GND " "Pin \"rzData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[1\] GND " "Pin \"rzData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[0\] GND " "Pin \"rzData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } { 648 1928 2032 665 "rzdata\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|rzData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[3..0\]" "" } { 328 688 784 345 "state\[3..0\]" "" } { -184 2520 2580 -167 "state\[3..0\]" "" } { 232 1760 1816 249 "state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[3..0\]" "" } { 328 688 784 345 "state\[3..0\]" "" } { -184 2520 2580 -167 "state\[3..0\]" "" } { 232 1760 1816 249 "state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[1\] GND " "Pin \"state\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[3..0\]" "" } { 328 688 784 345 "state\[3..0\]" "" } { -184 2520 2580 -167 "state\[3..0\]" "" } { 232 1760 1816 249 "state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[3..0\]" "" } { 328 688 784 345 "state\[3..0\]" "" } { -184 2520 2580 -167 "state\[3..0\]" "" } { 232 1760 1816 249 "state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[5\] GND " "Pin \"opcode\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 176 2128 2304 192 "opcode\[5..0\]" "" } { 192 2120 2228 209 "opcode\[5..0\]" "" } { -160 2104 2248 -143 "opcode\[5..0\]" "" } { 728 1928 2032 745 "opcode\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[4\] GND " "Pin \"opcode\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 176 2128 2304 192 "opcode\[5..0\]" "" } { 192 2120 2228 209 "opcode\[5..0\]" "" } { -160 2104 2248 -143 "opcode\[5..0\]" "" } { 728 1928 2032 745 "opcode\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[3\] GND " "Pin \"opcode\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 176 2128 2304 192 "opcode\[5..0\]" "" } { 192 2120 2228 209 "opcode\[5..0\]" "" } { -160 2104 2248 -143 "opcode\[5..0\]" "" } { 728 1928 2032 745 "opcode\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[2\] GND " "Pin \"opcode\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 176 2128 2304 192 "opcode\[5..0\]" "" } { 192 2120 2228 209 "opcode\[5..0\]" "" } { -160 2104 2248 -143 "opcode\[5..0\]" "" } { 728 1928 2032 745 "opcode\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[1\] GND " "Pin \"opcode\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 176 2128 2304 192 "opcode\[5..0\]" "" } { 192 2120 2228 209 "opcode\[5..0\]" "" } { -160 2104 2248 -143 "opcode\[5..0\]" "" } { 728 1928 2032 745 "opcode\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[0\] GND " "Pin \"opcode\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 176 2128 2304 192 "opcode\[5..0\]" "" } { 192 2120 2228 209 "opcode\[5..0\]" "" } { -160 2104 2248 -143 "opcode\[5..0\]" "" } { 728 1928 2032 745 "opcode\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "present_sz_jmp\[1\] GND " "Pin \"present_sz_jmp\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 768 2312 2488 784 "present_sz_jmp\[1..0\]" "" } { -128 2136 2248 -111 "present_sz_jmp\[1..0\]" "" } { 792 2280 2385 809 "present_sz_jmp\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|present_sz_jmp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "present_sz_jmp\[0\] GND " "Pin \"present_sz_jmp\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 768 2312 2488 784 "present_sz_jmp\[1..0\]" "" } { -128 2136 2248 -111 "present_sz_jmp\[1..0\]" "" } { 792 2280 2385 809 "present_sz_jmp\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|present_sz_jmp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_z GND " "Pin \"alu_z\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 240 2952 3128 256 "alu_z" "" } { 744 1968 2032 761 "alu_z" "" } { 208 2904 2944 225 "alu_z" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_z"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrSel\[1\] GND " "Pin \"addrSel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 24 2712 2888 40 "addrSel\[1..0\]" "" } { 696 1928 2032 713 "addrSel\[1..0\]" "" } { 16 2496 2592 33 "addrSel\[1..0\]" "" } { 16 2632 2712 33 "addrSel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|addrSel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrSel\[0\] GND " "Pin \"addrSel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 24 2712 2888 40 "addrSel\[1..0\]" "" } { 696 1928 2032 713 "addrSel\[1..0\]" "" } { 16 2496 2592 33 "addrSel\[1..0\]" "" } { 16 2632 2712 33 "addrSel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|addrSel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataSel\[1\] GND " "Pin \"dataSel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 8 2712 2888 24 "dataSel\[1..0\]" "" } { 0 2496 2592 17 "dataSel\[1..0\]" "" } { 0 2632 2712 17 "dataSel\[1..0\]" "" } { 712 1928 2032 729 "dataSel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dataSel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataSel\[0\] GND " "Pin \"dataSel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 8 2712 2888 24 "dataSel\[1..0\]" "" } { 0 2496 2592 17 "dataSel\[1..0\]" "" } { 0 2632 2712 17 "dataSel\[1..0\]" "" } { 712 1928 2032 729 "dataSel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dataSel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wren GND " "Pin \"wren\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 80 2592 2768 96 "wren" "" } { 32 2496 2592 49 "wren" "" } { 72 2536 2592 89 "wren" "" } { 680 2320 2368 697 "wren" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|wren"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[15\] GND " "Pin \"alu_output\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[14\] GND " "Pin \"alu_output\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[13\] GND " "Pin \"alu_output\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[12\] GND " "Pin \"alu_output\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[11\] GND " "Pin \"alu_output\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[10\] GND " "Pin \"alu_output\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[9\] GND " "Pin \"alu_output\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[8\] GND " "Pin \"alu_output\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[7\] GND " "Pin \"alu_output\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[6\] GND " "Pin \"alu_output\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[5\] GND " "Pin \"alu_output\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[4\] GND " "Pin \"alu_output\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[3\] GND " "Pin \"alu_output\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[2\] GND " "Pin \"alu_output\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[1\] GND " "Pin \"alu_output\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[0\] GND " "Pin \"alu_output\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|alu_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "am\[1\] GND " "Pin \"am\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 160 2120 2296 176 "am\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|am[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "am\[0\] GND " "Pin \"am\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 160 2120 2296 176 "am\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|am[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[31\] GND " "Pin \"dpcr\[31\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[30\] GND " "Pin \"dpcr\[30\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[29\] GND " "Pin \"dpcr\[29\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[28\] GND " "Pin \"dpcr\[28\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[27\] GND " "Pin \"dpcr\[27\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[26\] GND " "Pin \"dpcr\[26\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[25\] GND " "Pin \"dpcr\[25\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[24\] GND " "Pin \"dpcr\[24\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[23\] GND " "Pin \"dpcr\[23\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[22\] GND " "Pin \"dpcr\[22\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[21\] GND " "Pin \"dpcr\[21\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[20\] GND " "Pin \"dpcr\[20\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[19\] GND " "Pin \"dpcr\[19\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[18\] GND " "Pin \"dpcr\[18\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[17\] GND " "Pin \"dpcr\[17\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[16\] GND " "Pin \"dpcr\[16\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[15\] GND " "Pin \"dpcr\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[14\] GND " "Pin \"dpcr\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[13\] GND " "Pin \"dpcr\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[12\] GND " "Pin \"dpcr\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[11\] GND " "Pin \"dpcr\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[10\] GND " "Pin \"dpcr\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[9\] GND " "Pin \"dpcr\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[8\] GND " "Pin \"dpcr\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[7\] GND " "Pin \"dpcr\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[6\] GND " "Pin \"dpcr\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[5\] GND " "Pin \"dpcr\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[4\] GND " "Pin \"dpcr\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[3\] GND " "Pin \"dpcr\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[2\] GND " "Pin \"dpcr\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[1\] GND " "Pin \"dpcr\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[0\] GND " "Pin \"dpcr\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 456 1024 1200 472 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|dpcr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[15\] GND " "Pin \"operand_out\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[14\] GND " "Pin \"operand_out\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[13\] GND " "Pin \"operand_out\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[12\] GND " "Pin \"operand_out\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[11\] GND " "Pin \"operand_out\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[10\] GND " "Pin \"operand_out\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[9\] GND " "Pin \"operand_out\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[8\] GND " "Pin \"operand_out\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[7\] GND " "Pin \"operand_out\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[6\] GND " "Pin \"operand_out\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[5\] GND " "Pin \"operand_out\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[4\] GND " "Pin \"operand_out\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[3\] GND " "Pin \"operand_out\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[2\] GND " "Pin \"operand_out\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[1\] GND " "Pin \"operand_out\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[0\] GND " "Pin \"operand_out\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2392 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|operand_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[15\] GND " "Pin \"sop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[14\] GND " "Pin \"sop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[13\] GND " "Pin \"sop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[12\] GND " "Pin \"sop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[11\] GND " "Pin \"sop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[10\] GND " "Pin \"sop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[9\] GND " "Pin \"sop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[8\] GND " "Pin \"sop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[7\] GND " "Pin \"sop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[6\] GND " "Pin \"sop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[5\] GND " "Pin \"sop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[4\] GND " "Pin \"sop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[3\] GND " "Pin \"sop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[2\] GND " "Pin \"sop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[1\] GND " "Pin \"sop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[0\] GND " "Pin \"sop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 528 1032 1208 544 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|sop[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[15\] GND " "Pin \"storedData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[14\] GND " "Pin \"storedData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[13\] GND " "Pin \"storedData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[12\] GND " "Pin \"storedData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[11\] GND " "Pin \"storedData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[10\] GND " "Pin \"storedData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[9\] GND " "Pin \"storedData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[8\] GND " "Pin \"storedData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[7\] GND " "Pin \"storedData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[6\] GND " "Pin \"storedData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[5\] GND " "Pin \"storedData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[4\] GND " "Pin \"storedData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[3\] GND " "Pin \"storedData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[2\] GND " "Pin \"storedData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[1\] GND " "Pin \"storedData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "storedData\[0\] GND " "Pin \"storedData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 744 2328 2504 760 "storedData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715925980514 "|progCounterTest|storedData[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715925980514 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715925980530 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925980535 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925980536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715925980731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715925980731 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a31 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980762 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a30 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980762 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a29 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980762 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a28 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a27 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a26 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a25 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a24 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a23 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a22 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a21 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a20 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980763 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a19 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a18 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a17 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a16 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980764 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980765 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980766 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980767 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980768 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980768 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } } { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980768 "|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -168 1824 2000 -152 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkIn " "No output dependent on input pin \"clkIn\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2080 2256 -168 "clkIn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|clkIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[15\] " "No output dependent on input pin \"sip\[15\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[14\] " "No output dependent on input pin \"sip\[14\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[13\] " "No output dependent on input pin \"sip\[13\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[12\] " "No output dependent on input pin \"sip\[12\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[11\] " "No output dependent on input pin \"sip\[11\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[10\] " "No output dependent on input pin \"sip\[10\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[9\] " "No output dependent on input pin \"sip\[9\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[8\] " "No output dependent on input pin \"sip\[8\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[7\] " "No output dependent on input pin \"sip\[7\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[6\] " "No output dependent on input pin \"sip\[6\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[5\] " "No output dependent on input pin \"sip\[5\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[4\] " "No output dependent on input pin \"sip\[4\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[3\] " "No output dependent on input pin \"sip\[3\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[2\] " "No output dependent on input pin \"sip\[2\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[1\] " "No output dependent on input pin \"sip\[1\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[0\] " "No output dependent on input pin \"sip\[0\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 568 648 824 584 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715925980805 "|progCounterTest|sip[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715925980805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715925980807 ""} { "Info" "ICUT_CUT_TM_OPINS" "247 " "Implemented 247 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715925980807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715925980807 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715925980807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715925980807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 513 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 513 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715925980852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:06:20 2024 " "Processing ended: Fri May 17 18:06:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715925980852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715925980852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715925980852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715925980852 ""}
