# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../zybo_tp6.srcs/sources_1/imports/vhdl/cpu_package.0.vhd" \
"../../../../../zybo_tp6.srcs/sim_1/imports/vhdl/test_memory.3.vhd" \

# Do not sort compile order
nosort
