/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [13:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [28:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = in_data[17] ? celloutsig_0_12z : celloutsig_0_6z;
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_0_6z = ~(celloutsig_0_5z ^ celloutsig_0_4z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= { in_data[27:26], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 14'h0000;
    else _01_ <= { in_data[16:7], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= { _01_[8:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_10z = { in_data[95:91], celloutsig_0_2z } <= { in_data[51:47], celloutsig_0_2z };
  assign celloutsig_0_25z = { _00_[11:8], celloutsig_0_5z, celloutsig_0_0z } <= _02_[5:0];
  assign celloutsig_0_29z = { _00_[7:3], celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_21z } <= { celloutsig_0_9z[3], celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[106:100] <= in_data[158:152];
  assign celloutsig_0_0z = in_data[66:58] && in_data[70:62];
  assign celloutsig_1_5z = in_data[142:120] && { celloutsig_1_4z[8:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[118:117], celloutsig_1_4z, celloutsig_1_2z } && in_data[190:177];
  assign celloutsig_0_4z = { _00_[9:7], celloutsig_0_1z } && { _00_[3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[34:28] && in_data[23:17];
  assign celloutsig_0_13z = { _01_[10:7], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } && { _01_[13:8], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_27z = { _00_[8:3], celloutsig_0_21z } && _02_[10:4];
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_4z[3] & ~(celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_3z & ~(celloutsig_1_2z);
  assign celloutsig_1_10z = celloutsig_1_7z & ~(celloutsig_1_5z);
  assign celloutsig_0_12z = celloutsig_0_7z & ~(celloutsig_0_4z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_11z = { in_data[185:173], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z } | { celloutsig_1_9z[13:8], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[75:71], celloutsig_0_8z, celloutsig_0_2z } | { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_7z = ~^ in_data[91:89];
  assign celloutsig_0_14z = ~^ celloutsig_0_9z[6:1];
  assign celloutsig_0_17z = ~^ { _02_[9], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, _00_, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_5z = ^ _00_[9:1];
  assign celloutsig_0_15z = ^ { _01_[5:3], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_24z = ^ in_data[15:13];
  assign celloutsig_1_4z = { in_data[191:190], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } <<< in_data[116:106];
  assign celloutsig_1_15z = { celloutsig_1_9z[23:9], celloutsig_1_5z, celloutsig_1_7z } <<< { celloutsig_1_11z[17:2], celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_15z[16:10] <<< { celloutsig_1_9z[27:22], celloutsig_1_8z };
  assign celloutsig_1_1z = ~((in_data[136] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z[14] & celloutsig_1_9z[27]) | celloutsig_1_10z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z & in_data[4]) | celloutsig_0_4z);
  assign celloutsig_0_21z = ~((celloutsig_0_14z & in_data[79]) | _01_[10]);
  assign { celloutsig_1_9z[2], celloutsig_1_9z[0], celloutsig_1_9z[1], celloutsig_1_9z[5], celloutsig_1_9z[3], celloutsig_1_9z[28:6] } = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, in_data[189:167] } | { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, in_data[187:166], celloutsig_1_8z };
  assign celloutsig_1_9z[4] = celloutsig_1_9z[5];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
