<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/**************************************************************************/</span><span class="ct">/**</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * @file     system_LM3S.c</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * @brief    CMSIS Cortex-M3 Device Peripheral Access Layer Source File for</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> *           TI Stellaris Devices</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> * @version  V3.00</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * @date     19. December 2011</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> *</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * @note</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> * Copyright (C) 2010-2011 ARM Limited. All rights reserved.</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> *</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * @par</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * ARM Limited (ARM) is supplying this software for use with Cortex-M</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> * processor based microcontrollers.  This file can be freely distributed</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * within development tools that are supporting such ARM based processors.</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> *</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * @par</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct"> * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct"> * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct"> *</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="pp">#include &lt;stdint.h&gt;</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="pp">#include "LM3S6965.h"</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct">/*----------------------------------------------------------------------------</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct">  DEFINES</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct"> *----------------------------------------------------------------------------*/</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct">//-------- &lt;&lt;&lt; Use Configuration Wizard in Context Menu &gt;&gt;&gt; ------------------</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct">//</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct">// This file can be used by the Keil uVision configuration wizard to set</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct">// the following system clock configuration values.  Or the value of the</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct">// macros can be directly edited below if not using the uVision configuration</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct">// wizard.</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct">//</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct">//--------------------- Clock Configuration ----------------------------------</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct">//</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct">//  &lt;e&gt; Clock Configuration</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct">//          &lt;i&gt; Uncheck this box to skip the clock configuration.</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct">//</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">// The following controls whether the system clock is configured in the</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct">// SystemInit() function.  If it is defined to be 1 then the system clock</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct">// will be configured according to the macros in the rest of this file.</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct">// If it is defined to be 0, then the system clock configuration is bypassed.</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct">//</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="pp">#define</span> <a id="50c9" class="tk">CLOCK_SETUP</a> 0</td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="ct">//********************************* RCC ***************************************</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct">//</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="ct">//  &lt;h&gt; Run-Mode Clock Configuration (RCC)</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="ct">//      &lt;o&gt; SYSDIV: System Clock Divisor &lt;2-16&gt;</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="ct">//          &lt;i&gt; Specifies the divisor used to generate the system clock from</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct">//          &lt;i&gt; either the PLL output of 200 MHz, or the chosen oscillator.</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct">//</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="ct">// The following value is the system clock divisor.  This will be applied if</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="ct">// USESYSDIV (see below) is enabled.  The valid range of dividers is 2-16.</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="ct">//</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="pp">#define</span> <a id="63c9" class="tk">CFG_RCC_SYSDIV</a> 4</td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="ct">//      &lt;q&gt; USESYSDIV: Enable System Clock Divider</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">//          &lt;i&gt; Check this box to use the System Clock Divider</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="ct">//</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="ct">// The following controls whether the system clock divider is used.  If the</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct">// value is 1, then the system clock divider is used, and the value of the</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="ct">// system divider is defined by SYSDIV (see above).  If the value is 0, then</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct">// the system clock divider is not used.</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">//</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="pp">#define</span> <a id="73c9" class="tk">CFG_RCC_USESYSDIV</a> 1</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="ct">//      &lt;q&gt; USEPWMDIV: Enable PWM Clock Divider</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct">//          &lt;i&gt; Check this box to use the PWM Clock Divider</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct">//</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="ct">// The following controls whether the PWM clock divider is used.  If the</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="ct">// value is 1, then the PWM clock divider is used, and the value of the</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="ct">// PWM divider is defined by PWMDIV (see below).  If the value is 0, then</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="ct">// the PWM clock divider is not used.</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="ct">//</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="pp">#define</span> <a id="83c9" class="tk">CFG_RCC_USEPWMDIV</a> 1</td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct">//      &lt;o&gt; PWMDIV: PWM Unit Clock Divisor</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct">//              &lt;0=&gt; 0: SysClk / 2</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">//              &lt;1=&gt; 1: SysClk / 4</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct">//              &lt;2=&gt; 2: SysClk / 8</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct">//              &lt;3=&gt; 3: SysClk / 16</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct">//              &lt;4=&gt; 4: SysClk / 32</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct">//              &lt;5=&gt; 5: SysClk / 64</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="ct">//              &lt;6=&gt; 6: SysClk / 64</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="ct">//              &lt;7=&gt; 7: SysClk / 64 (default)</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="ct">//          &lt;i&gt; Specifies the divisor used to generate the PWM time base,</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="ct">//          &lt;i&gt; from the System Clock</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="ct">//</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="ct">// The following value determines the PWM clock divider.  It is used if</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="ct">// USEPWMDIV is enabled (see above).  Otherwise the PWM clock is the same as</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><span class="ct">// the system clock.  The value of the divider is determined by the table</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="ct">// above.</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="ct">//</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="pp">#define</span> <a id="102c9" class="tk">CFG_RCC_PWMDIV</a> 7</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="ct">//      &lt;q&gt; PWRDN: PLL Power Down</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><span class="ct">//          &lt;i&gt; Check this box to disable the PLL.  You must also choose</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct">//          &lt;i&gt; PLL Bypass.</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="ct">//</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="ct">// If the following value is 1, then the PLL is powered down.  Keep this value</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="ct">// as 1 if you do not need to use the PLL.  In this case, BYPASS (see below)</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">// must also be set to 1.  If you are using the PLL, then this value must be</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="ct">// set to 0.</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><span class="ct">//</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="pp">#define</span> <a id="113c9" class="tk">CFG_RCC_PWRDN</a> 0</td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="ct">//      &lt;q&gt; BYPASS: PLL Bypass</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct">//          &lt;i&gt; Check this box to not use the PLL for the System Clock</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="ct">//</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct">// Set the following value to 1 to bypass the PLL and not use it for the</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">// system clock.  You must set this to 1 if PWRDN (above) is set to 1.  Set</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">// this to 0 if you are using the PLL.</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="ct">//</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="pp">#define</span> <a id="122c9" class="tk">CFG_RCC_BYPASS</a> 0</td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">//      &lt;o&gt; XTAL: Crystal Value</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct">//              &lt; 0=&gt;  0: 1.0000 MHz  (can not be used with PLL)</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">//              &lt; 1=&gt;  1: 1.8432 MHz  (can not be used with PLL)</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct">//              &lt; 2=&gt;  2: 2.0000 MHz  (can not be used with PLL)</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">//              &lt; 3=&gt;  3: 2.4576 MHz  (can not be used with PLL)</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">//              &lt; 4=&gt;  4: 3.579545 MHz</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="ct">//              &lt; 5=&gt;  5: 3.6864 MHz</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">//              &lt; 6=&gt;  6: 4.0000 MHz</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">//              &lt; 7=&gt;  7: 4.096 MHz</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="ct">//              &lt; 8=&gt;  8: 4.9152 MHz</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="ct">//              &lt; 9=&gt;  9: 5.0000 MHz</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="ct">//              &lt;10=&gt; 10: 5.12 MHz</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="ct">//              &lt;11=&gt; 11: 6.0000 MHz (default)</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">//              &lt;12=&gt; 12: 6.144 MHz</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct">//              &lt;13=&gt; 13: 7.3728 MHz</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct">//              &lt;14=&gt; 14: 8.0000 MHz</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct">//              &lt;15=&gt; 15: 8.192 MHz</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">//              &lt;16=&gt; 16: 10.0 MHz</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct">//              &lt;17=&gt; 17: 12.0 MHz</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct">//              &lt;18=&gt; 18: 12.288 MHz</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct">//              &lt;19=&gt; 19: 13.56 MHz</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="ct">//              &lt;20=&gt; 20: 14.31818 MHz</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="ct">//              &lt;21=&gt; 21: 16.0 MHz</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="ct">//              &lt;22=&gt; 22: 16.384 MHz</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="ct">//          &lt;i&gt; This is the crystal frequency used for the main oscillator</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="ct">//</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="ct">// This value defines the crystal frequency for the main oscillator, according</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="ct">// to the table in the comments above.  If an external crystal is used, then</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="ct">// this value must be set to match the value of the crystal.</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="ct">//</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="pp">#define</span> <a id="154c9" class="tk">CFG_RCC_XTAL</a> 14</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="ct">//      &lt;o&gt; OSCSRC: Oscillator Source</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><span class="ct">//              &lt;0=&gt; 0: MOSC Main oscillator</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="ct">//              &lt;1=&gt; 1: IOSC Internal oscillator (default)</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="ct">//              &lt;2=&gt; 2: IOSC/4 Internal oscillator / 4 (this is necessary if used as input to PLL)</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="ct">//              &lt;3=&gt; 3: 30kHz 30-KHz internal oscillator</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="ct">//          &lt;i&gt; Chooses the oscillator that is used for the system clock,</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="ct">//          &lt;i&gt; or the PLL input.</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><span class="ct">//</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td><span class="ct">// The following value chooses the oscillator source according to the table in</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="ct">// the comments above.</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><span class="ct">//</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="pp">#define</span> <a id="167c9" class="tk">CFG_RCC_OSCSRC</a> 0</td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct">//      &lt;q&gt; IOSCDIS: Internal Oscillator Disable</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct">//          &lt;i&gt; Check this box to turn off the internal oscillator</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct">//</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct">// Set the following value to 1 to turn off the internal oscillator.  This</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct">// value can be set to 1 if you are not using the internal oscillator.</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">//</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="pp">#define</span> <a id="175c9" class="tk">CFG_RCC_IOSCDIS</a> 1</td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct">//      &lt;q&gt; MOSCDIS: Main Oscillator Disable</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct">//          &lt;i&gt; Check this box to turn off the main oscillator</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">//</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct">// Set the following value to 1 to turn off the main oscillator.  This</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td><span class="ct">// value can be set to 1 if you are not using the main oscillator.</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="ct">//</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="pp">#define</span> <a id="183c9" class="tk">CFG_RCC_MOSCDIS</a> 0</td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><span class="ct">//  &lt;/h&gt;</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><span class="ct">//********************************* RCC2 **************************************</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="ct">//</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="ct">//   &lt;h&gt; Run-Mode Clock Configuration 2 (RCC2)</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">//      &lt;q&gt; USERCC2: Use RCC2</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct">//          &lt;i&gt; Check this box to override some fields in RCC.  RCC2 provides</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="ct">//          &lt;i&gt; more bits for the system clock divider, and provides an</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><span class="ct">//          &lt;i&gt; additional oscillator source.  If you do not need these</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td><span class="ct">//          &lt;i&gt; additional features, then leave this box unchecked.</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><span class="ct">//</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td><span class="ct">// Set the following value to 1 to use the RCC2 register.  The RCC2 register</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><span class="ct">// overrides some of the fields in the RCC register if it is used.</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td><span class="ct">//</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td><span class="pp">#define</span> <a id="200c9" class="tk">CFG_RCC2_USERCC2</a> 0</td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td><span class="ct">//      &lt;o&gt; SYSDIV2: System Clock Divisor &lt;2-64&gt;</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td><span class="ct">//          &lt;i&gt; Specifies the divisor used to generate the system clock from</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td><span class="ct">//          &lt;i&gt; either the PLL output of 200 MHz, or the oscillator.</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td><span class="ct">//</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><span class="ct">// The following value is the system clock divisor.  This will be applied if</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td><span class="ct">// USESYSDIV in RCC is enabled.  The valid range of dividers is 2-64.</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td><span class="ct">//</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td><span class="pp">#define</span> <a id="209c9" class="tk">CFG_RCC_SYSDIV2</a> 4</td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td><span class="ct">//      &lt;q&gt; PWRDN2: Power Down PLL</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="ct">//          &lt;i&gt; Check this box to disable the PLL.  You must also choose</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="ct">//          &lt;i&gt; PLL Bypass.</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><span class="ct">//</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td><span class="ct">// If the following value is 1, then the PLL is powered down.  Keep this value</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="ct">// as 1 if you do not need to use the PLL.  In this case, BYPASS2 (see below)</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="ct">// must also be set to 1.  If you are using the PLL, then this value must be</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">// set to 0.</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct">//</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td><span class="pp">#define</span> <a id="220c9" class="tk">CFG_RCC_PWRDN2</a> 0</td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td><span class="ct">//      &lt;q&gt; BYPASS2: Bypass PLL</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td><span class="ct">//          &lt;i&gt; Check this box to not use the PLL for the System Clock</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><span class="ct">//</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="ct">// Set the following value to 1 to bypass the PLL and not use it for the</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><span class="ct">// system clock.  You must set this to 1 if PWRDN2 (above) is set to 1.  Set</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct">// this to 0 if you are using the PLL.</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="ct">//</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><span class="pp">#define</span> <a id="229c9" class="tk">CFG_RCC_BYPASS2</a> 0</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td><span class="ct">//      &lt;o&gt; OSCSRC2: Oscillator Source</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td><span class="ct">//              &lt;0=&gt; 0: MOSC Main oscillator</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><span class="ct">//              &lt;1=&gt; 1: IOSC Internal oscillator (default)</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td><span class="ct">//              &lt;2=&gt; 2: IOSC/4 Internal oscillator / 4 (this is necessary if used as input to PLL)</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><span class="ct">//              &lt;3=&gt; 3: 30kHz 30-kHz internal oscillator</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><span class="ct">//              &lt;7=&gt; 7: 32kHz 32.768-kHz external oscillator</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><span class="ct">//          &lt;i&gt; The oscillator that is used for the system clock, or the PLL input.</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><span class="ct">//</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="ct">// The following value chooses the oscillator source according to the table in</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><span class="ct">// the comments above.</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="ct">//</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="pp">#define</span> <a id="242c9" class="tk">CFG_RCC_OSCSRC2</a> 0</td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="ct">//  &lt;/h&gt;</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="ct">//</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><span class="ct">//  &lt;/e&gt;</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct">//-------- &lt;&lt;&lt; end of configuration section &gt;&gt;&gt; ------------------------------</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="ct">//</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><span class="ct">// The following macros are used to program the RCC and RCC2 registers in</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="ct">// the SystemInit() function.  Edit the macros above to change these values.</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><span class="ct">//</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="pp">#define</span> <a id="254c9" class="tk">RCC_Val</a>                                                               \</td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td>(                                                                             \</td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>    ((<a id="256c163" class="tk">CFG_RCC_SYSDIV</a> <a id="256c178" class="tk">-</a> 1)   <a id="256c185" class="tk">&lt;&lt;</a> 23) <a id="256c192" class="tk">|</a>                                          \</td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>    (<a id="257c240" class="tk">CFG_RCC_USESYSDIV</a>      <a id="257c263" class="tk">&lt;&lt;</a> 22) <a id="257c270" class="tk">|</a>                                          \</td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>    (<a id="258c318" class="tk">CFG_RCC_USEPWMDIV</a>      <a id="258c341" class="tk">&lt;&lt;</a> 20) <a id="258c348" class="tk">|</a>                                          \</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td>    (<a id="259c396" class="tk">CFG_RCC_PWMDIV</a>         <a id="259c419" class="tk">&lt;&lt;</a> 17) <a id="259c426" class="tk">|</a>                                          \</td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>    (<a id="260c474" class="tk">CFG_RCC_PWRDN</a>          <a id="260c497" class="tk">&lt;&lt;</a> 13) <a id="260c504" class="tk">|</a>                                          \</td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>    (<a id="261c552" class="tk">CFG_RCC_BYPASS</a>         <a id="261c575" class="tk">&lt;&lt;</a> 11) <a id="261c582" class="tk">|</a>                                          \</td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>    (<a id="262c630" class="tk">CFG_RCC_XTAL</a>           <a id="262c653" class="tk">&lt;&lt;</a> 6)  <a id="262c660" class="tk">|</a>                                          \</td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    (<a id="263c708" class="tk">CFG_RCC_OSCSRC</a>         <a id="263c731" class="tk">&lt;&lt;</a> 4)  <a id="263c738" class="tk">|</a>                                          \</td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>    (<a id="264c786" class="tk">CFG_RCC_IOSCDIS</a>        <a id="264c809" class="tk">&lt;&lt;</a> 1)  <a id="264c816" class="tk">|</a>                                          \</td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>    (<a id="265c864" class="tk">CFG_RCC_MOSCDIS</a>        <a id="265c887" class="tk">&lt;&lt;</a> 1)\</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>)</td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="pp">#define</span> <a id="268c9" class="tk">RCC2_Val</a>                                                              \</td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>(                                                                             \</td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>    (<a id="270c162" class="tk">CFG_RCC2_USERCC2</a>      <a id="270c184" class="tk">&lt;&lt;</a> 31) <a id="270c191" class="tk">|</a>                                           \</td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>    ((<a id="271c241" class="tk">CFG_RCC_SYSDIV2</a> <a id="271c257" class="tk">-</a> 1)  <a id="271c263" class="tk">&lt;&lt;</a> 23) <a id="271c270" class="tk">|</a>                                          \</td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>    (<a id="272c318" class="tk">CFG_RCC_PWRDN2</a>         <a id="272c341" class="tk">&lt;&lt;</a> 13) <a id="272c348" class="tk">|</a>                                          \</td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>    (<a id="273c396" class="tk">CFG_RCC_BYPASS2</a>        <a id="273c419" class="tk">&lt;&lt;</a> 11) <a id="273c426" class="tk">|</a>                                          \</td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>    (<a id="274c474" class="tk">CFG_RCC_OSCSRC2</a>        <a id="274c497" class="tk">&lt;&lt;</a> 4)\</td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>)</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">/*----------------------------------------------------------------------------</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="ct">  Define clocks</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="ct"> *----------------------------------------------------------------------------*/</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td><span class="pp">#define</span> <a id="281c9" class="tk">XTALM</a>       ( 6000000UL)            <span class="ct">/* Main         oscillator freq */</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="pp">#define</span> <a id="282c9" class="tk">XTALI</a>       (12000000UL)            <span class="ct">/* Internal     oscillator freq */</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="pp">#define</span> <a id="283c9" class="tk">XTAL30K</a>     (   30000UL)            <span class="ct">/* Internal 30K oscillator freq */</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="pp">#define</span> <a id="284c9" class="tk">XTAL32K</a>     (   32768UL)            <span class="ct">/* external 32K oscillator freq */</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td><span class="pp">#define</span> <a id="286c9" class="tk">PLL_CLK</a>    (400000000UL)</td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td><span class="pp">#define</span> <a id="287c9" class="tk">ADC_CLK</a>     (<a id="287c22" class="tk">PLL_CLK</a><a id="287c29" class="tk">/</a>25)</td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="pp">#define</span> <a id="288c9" class="tk">CAN_CLK</a>     (<a id="288c22" class="tk">PLL_CLK</a><a id="288c29" class="tk">/</a>50)</td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td> <span class="ct">/* Determine clock frequency according to clock register values */</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td>  <span class="pp">#if</span> (<a id="291c8" class="tk">RCC2_Val</a> <a id="291c17" class="tk">&amp;</a> (1UL<a id="291c23" class="tk">&lt;&lt;</a>31))                              <span class="ct">/* is rcc2 used ? */</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td>    <span class="pp">#if</span> (<a id="292c10" class="tk">RCC2_Val</a> <a id="292c19" class="tk">&amp;</a> (1UL<a id="292c25" class="tk">&lt;&lt;</a>11))                           <span class="ct">/* check BYPASS */</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>              <span class="pp">#if</span>   (((<a id="293c24" class="tk">RCC2_Val</a><a id="293c32" class="tk">&gt;&gt;</a>4) <a id="293c37" class="tk">&amp;</a> 0x07) <a id="293c45" class="tk">==</a> 0x0)</td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>                <span class="pp">#if</span>   (((<a id="294c26" class="tk">RCC_Val</a><a id="294c33" class="tk">&gt;&gt;</a>6) <a id="294c38" class="tk">&amp;</a> 0x1F) <a id="294c46" class="tk">==</a> 0x0)</td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td>                      <span class="pp">#define</span> <a id="295c31" class="tk">__CORE_CLK_PRE</a>  1000000UL</td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>                <span class="pp">#elif</span> (((<a id="296c26" class="tk">RCC_Val</a><a id="296c33" class="tk">&gt;&gt;</a>6) <a id="296c38" class="tk">&amp;</a> 0x1F) <a id="296c46" class="tk">==</a> 0x1)</td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>                      <span class="pp">#define</span> <a id="297c31" class="tk">__CORE_CLK_PRE</a>  1843200UL</td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td>                <span class="pp">#elif</span> (((<a id="298c26" class="tk">RCC_Val</a><a id="298c33" class="tk">&gt;&gt;</a>6) <a id="298c38" class="tk">&amp;</a> 0x1F) <a id="298c46" class="tk">==</a> 0x2)</td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td>                      <span class="pp">#define</span> <a id="299c31" class="tk">__CORE_CLK_PRE</a>  2000000UL</td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>                <span class="pp">#elif</span> (((<a id="300c26" class="tk">RCC_Val</a><a id="300c33" class="tk">&gt;&gt;</a>6) <a id="300c38" class="tk">&amp;</a> 0x1F) <a id="300c46" class="tk">==</a> 0x3)</td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td>                      <span class="pp">#define</span> <a id="301c31" class="tk">__CORE_CLK_PRE</a>  2457600UL</td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>                <span class="pp">#elif</span> (((<a id="302c26" class="tk">RCC_Val</a><a id="302c33" class="tk">&gt;&gt;</a>6) <a id="302c38" class="tk">&amp;</a> 0x1F) <a id="302c46" class="tk">==</a> 0x4)</td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>                      <span class="pp">#define</span> <a id="303c31" class="tk">__CORE_CLK_PRE</a>  3579545UL</td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>                <span class="pp">#elif</span> (((<a id="304c26" class="tk">RCC_Val</a><a id="304c33" class="tk">&gt;&gt;</a>6) <a id="304c38" class="tk">&amp;</a> 0x1F) <a id="304c46" class="tk">==</a> 0x5)</td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>                      <span class="pp">#define</span> <a id="305c31" class="tk">__CORE_CLK_PRE</a>  3686400UL</td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td>                <span class="pp">#elif</span> (((<a id="306c26" class="tk">RCC_Val</a><a id="306c33" class="tk">&gt;&gt;</a>6) <a id="306c38" class="tk">&amp;</a> 0x1F) <a id="306c46" class="tk">==</a> 0x6)</td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>                      <span class="pp">#define</span> <a id="307c31" class="tk">__CORE_CLK_PRE</a>  4000000UL</td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td>                <span class="pp">#elif</span> (((<a id="308c26" class="tk">RCC_Val</a><a id="308c33" class="tk">&gt;&gt;</a>6) <a id="308c38" class="tk">&amp;</a> 0x1F) <a id="308c46" class="tk">==</a> 0x7)</td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td>                      <span class="pp">#define</span> <a id="309c31" class="tk">__CORE_CLK_PRE</a>  4096000UL</td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td>                <span class="pp">#elif</span> (((<a id="310c26" class="tk">RCC_Val</a><a id="310c33" class="tk">&gt;&gt;</a>6) <a id="310c38" class="tk">&amp;</a> 0x1F) <a id="310c46" class="tk">==</a> 0x8)</td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td>                      <span class="pp">#define</span> <a id="311c31" class="tk">__CORE_CLK_PRE</a>  4915200UL</td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td>                <span class="pp">#elif</span> (((<a id="312c26" class="tk">RCC_Val</a><a id="312c33" class="tk">&gt;&gt;</a>6) <a id="312c38" class="tk">&amp;</a> 0x1F) <a id="312c46" class="tk">==</a> 0x9)</td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td>                      <span class="pp">#define</span> <a id="313c31" class="tk">__CORE_CLK_PRE</a>  5000000UL</td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td>                <span class="pp">#elif</span> (((<a id="314c26" class="tk">RCC_Val</a><a id="314c33" class="tk">&gt;&gt;</a>6) <a id="314c38" class="tk">&amp;</a> 0x1F) <a id="314c46" class="tk">==</a> 0xA)</td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td>                      <span class="pp">#define</span> <a id="315c31" class="tk">__CORE_CLK_PRE</a>  5120000UL</td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>                <span class="pp">#elif</span> (((<a id="316c26" class="tk">RCC_Val</a><a id="316c33" class="tk">&gt;&gt;</a>6) <a id="316c38" class="tk">&amp;</a> 0x1F) <a id="316c46" class="tk">==</a> 0xB)</td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td>                      <span class="pp">#define</span> <a id="317c31" class="tk">__CORE_CLK_PRE</a>  6000000UL</td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>                <span class="pp">#elif</span> (((<a id="318c26" class="tk">RCC_Val</a><a id="318c33" class="tk">&gt;&gt;</a>6) <a id="318c38" class="tk">&amp;</a> 0x1F) <a id="318c46" class="tk">==</a> 0xC)</td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>                      <span class="pp">#define</span> <a id="319c31" class="tk">__CORE_CLK_PRE</a>  6144000UL</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>                <span class="pp">#elif</span> (((<a id="320c26" class="tk">RCC_Val</a><a id="320c33" class="tk">&gt;&gt;</a>6) <a id="320c38" class="tk">&amp;</a> 0x1F) <a id="320c46" class="tk">==</a> 0xD)</td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>                      <span class="pp">#define</span> <a id="321c31" class="tk">__CORE_CLK_PRE</a>  7372800UL</td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>                <span class="pp">#elif</span> (((<a id="322c26" class="tk">RCC_Val</a><a id="322c33" class="tk">&gt;&gt;</a>6) <a id="322c38" class="tk">&amp;</a> 0x1F) <a id="322c46" class="tk">==</a> 0xE)</td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>                      <span class="pp">#define</span> <a id="323c31" class="tk">__CORE_CLK_PRE</a>  8000000UL</td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>                <span class="pp">#elif</span> (((<a id="324c26" class="tk">RCC_Val</a><a id="324c33" class="tk">&gt;&gt;</a>6) <a id="324c38" class="tk">&amp;</a> 0x1F) <a id="324c46" class="tk">==</a> 0xF)</td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td>                      <span class="pp">#define</span> <a id="325c31" class="tk">__CORE_CLK_PRE</a>  8192000UL</td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td>                <span class="pp">#elif</span> (((<a id="326c26" class="tk">RCC_Val</a><a id="326c33" class="tk">&gt;&gt;</a>6) <a id="326c38" class="tk">&amp;</a> 0x1F) <a id="326c46" class="tk">==</a> 0x10)</td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td>                      <span class="pp">#define</span> <a id="327c31" class="tk">__CORE_CLK_PRE</a>  10000000UL</td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td>                <span class="pp">#elif</span> (((<a id="328c26" class="tk">RCC_Val</a><a id="328c33" class="tk">&gt;&gt;</a>6) <a id="328c38" class="tk">&amp;</a> 0x1F) <a id="328c46" class="tk">==</a> 0x11)</td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>                      <span class="pp">#define</span> <a id="329c31" class="tk">__CORE_CLK_PRE</a>  12000000UL</td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>                <span class="pp">#elif</span> (((<a id="330c26" class="tk">RCC_Val</a><a id="330c33" class="tk">&gt;&gt;</a>6) <a id="330c38" class="tk">&amp;</a> 0x1F) <a id="330c46" class="tk">==</a> 0x12)</td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>                      <span class="pp">#define</span> <a id="331c31" class="tk">__CORE_CLK_PRE</a>  12288000UL</td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td>                <span class="pp">#elif</span> (((<a id="332c26" class="tk">RCC_Val</a><a id="332c33" class="tk">&gt;&gt;</a>6) <a id="332c38" class="tk">&amp;</a> 0x1F) <a id="332c46" class="tk">==</a> 0x13)</td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>                      <span class="pp">#define</span> <a id="333c31" class="tk">__CORE_CLK_PRE</a>  13560000UL</td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>                <span class="pp">#elif</span> (((<a id="334c26" class="tk">RCC_Val</a><a id="334c33" class="tk">&gt;&gt;</a>6) <a id="334c38" class="tk">&amp;</a> 0x1F) <a id="334c46" class="tk">==</a> 0x14)</td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td>                      <span class="pp">#define</span> <a id="335c31" class="tk">__CORE_CLK_PRE</a>  14318180UL</td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>                <span class="pp">#elif</span> (((<a id="336c26" class="tk">RCC_Val</a><a id="336c33" class="tk">&gt;&gt;</a>6) <a id="336c38" class="tk">&amp;</a> 0x1F) <a id="336c46" class="tk">==</a> 0x15)</td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td>                      <span class="pp">#define</span> <a id="337c31" class="tk">__CORE_CLK_PRE</a>  16000000UL</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td>                <span class="pp">#else</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>                      <span class="pp">#define</span> <a id="339c31" class="tk">__CORE_CLK_PRE</a>  16384000UL</td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td>                <span class="pp">#endif</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td>              <span class="pp">#elif</span> (((<a id="341c24" class="tk">RCC2_Val</a><a id="341c32" class="tk">&gt;&gt;</a>4) <a id="341c37" class="tk">&amp;</a> 0x07) <a id="341c45" class="tk">==</a> 0x1)</td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>                  <span class="pp">#define</span> <a id="342c27" class="tk">__CORE_CLK_PRE</a>  <a id="342c43" class="tk">XTALI</a></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>              <span class="pp">#elif</span> (((<a id="343c24" class="tk">RCC2_Val</a><a id="343c32" class="tk">&gt;&gt;</a>4) <a id="343c37" class="tk">&amp;</a> 0x07) <a id="343c45" class="tk">==</a> 0x2)</td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>                  <span class="pp">#define</span> <a id="344c27" class="tk">__CORE_CLK_PRE</a>  (<a id="344c44" class="tk">XTALI</a><a id="344c49" class="tk">/</a>4)</td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>              <span class="pp">#else</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td>                  <span class="pp">#define</span> <a id="346c27" class="tk">__CORE_CLK_PRE</a>  <a id="346c43" class="tk">XTAL30K</a></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td>              <span class="pp">#endif</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>    <span class="pp">#else</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td>      <span class="pp">#define</span> <a id="349c15" class="tk">__CORE_CLK_PRE</a>   <a id="349c32" class="tk">PLL_CLK</a></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td>    <span class="pp">#endif</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>    <span class="pp">#if</span> (<a id="351c10" class="tk">RCC_Val</a> <a id="351c18" class="tk">&amp;</a> (1UL<a id="351c24" class="tk">&lt;&lt;</a>22))                            <span class="ct">/* check USESYSDIV */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>      <span class="pp">#if</span> (<a id="352c12" class="tk">RCC2_Val</a> <a id="352c21" class="tk">&amp;</a> (1UL<a id="352c27" class="tk">&lt;&lt;</a>11))</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>        <span class="pp">#define</span> <a id="353c17" class="tk">__CORE_CLK</a>  (<a id="353c30" class="tk">__CORE_CLK_PRE</a> <a id="353c45" class="tk">/</a> (((<a id="353c50" class="tk">RCC2_Val</a><a id="353c58" class="tk">&gt;&gt;</a>23) <a id="353c64" class="tk">&amp;</a> (0x3F)) <a id="353c74" class="tk">+</a> 1))</td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>      <span class="pp">#else</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>        <span class="pp">#define</span> <a id="355c17" class="tk">__CORE_CLK</a>  (<a id="355c30" class="tk">__CORE_CLK_PRE</a> <a id="355c45" class="tk">/</a> (((<a id="355c50" class="tk">RCC2_Val</a><a id="355c58" class="tk">&gt;&gt;</a>23) <a id="355c64" class="tk">&amp;</a> (0x3F)) <a id="355c74" class="tk">+</a> 1) <a id="355c79" class="tk">/</a> 2)</td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>      <span class="pp">#endif</span></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td>    <span class="pp">#else</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>      <span class="pp">#define</span> <a id="358c15" class="tk">__CORE_CLK</a>  <a id="358c27" class="tk">__CORE_CLK_PRE</a></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>    <span class="pp">#endif</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>  <span class="pp">#else</span></td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>    <span class="pp">#if</span> (<a id="361c10" class="tk">RCC_Val</a> <a id="361c18" class="tk">&amp;</a> (1UL<a id="361c24" class="tk">&lt;&lt;</a>11))                           <span class="ct">/* check BYPASS */</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td>              <span class="pp">#if</span>   (((<a id="362c24" class="tk">RCC_Val</a><a id="362c31" class="tk">&gt;&gt;</a>4) <a id="362c36" class="tk">&amp;</a> 0x03) <a id="362c44" class="tk">==</a> 0x0)</td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>                <span class="pp">#if</span>   (((<a id="363c26" class="tk">RCC_Val</a><a id="363c33" class="tk">&gt;&gt;</a>6) <a id="363c38" class="tk">&amp;</a> 0x1F) <a id="363c46" class="tk">==</a> 0x0)</td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td>                      <span class="pp">#define</span> <a id="364c31" class="tk">__CORE_CLK_PRE</a>  1000000UL</td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>                <span class="pp">#elif</span> (((<a id="365c26" class="tk">RCC_Val</a><a id="365c33" class="tk">&gt;&gt;</a>6) <a id="365c38" class="tk">&amp;</a> 0x1F) <a id="365c46" class="tk">==</a> 0x1)</td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>                      <span class="pp">#define</span> <a id="366c31" class="tk">__CORE_CLK_PRE</a>  1843200UL</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>                <span class="pp">#elif</span> (((<a id="367c26" class="tk">RCC_Val</a><a id="367c33" class="tk">&gt;&gt;</a>6) <a id="367c38" class="tk">&amp;</a> 0x1F) <a id="367c46" class="tk">==</a> 0x2)</td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>                      <span class="pp">#define</span> <a id="368c31" class="tk">__CORE_CLK_PRE</a>  2000000UL</td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td>                <span class="pp">#elif</span> (((<a id="369c26" class="tk">RCC_Val</a><a id="369c33" class="tk">&gt;&gt;</a>6) <a id="369c38" class="tk">&amp;</a> 0x1F) <a id="369c46" class="tk">==</a> 0x3)</td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td>                      <span class="pp">#define</span> <a id="370c31" class="tk">__CORE_CLK_PRE</a>  2457600UL</td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td>                <span class="pp">#elif</span> (((<a id="371c26" class="tk">RCC_Val</a><a id="371c33" class="tk">&gt;&gt;</a>6) <a id="371c38" class="tk">&amp;</a> 0x1F) <a id="371c46" class="tk">==</a> 0x4)</td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>                      <span class="pp">#define</span> <a id="372c31" class="tk">__CORE_CLK_PRE</a>  3579545UL</td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>                <span class="pp">#elif</span> (((<a id="373c26" class="tk">RCC_Val</a><a id="373c33" class="tk">&gt;&gt;</a>6) <a id="373c38" class="tk">&amp;</a> 0x1F) <a id="373c46" class="tk">==</a> 0x5)</td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>                      <span class="pp">#define</span> <a id="374c31" class="tk">__CORE_CLK_PRE</a>  3686400UL</td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td>                <span class="pp">#elif</span> (((<a id="375c26" class="tk">RCC_Val</a><a id="375c33" class="tk">&gt;&gt;</a>6) <a id="375c38" class="tk">&amp;</a> 0x1F) <a id="375c46" class="tk">==</a> 0x6)</td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>                      <span class="pp">#define</span> <a id="376c31" class="tk">__CORE_CLK_PRE</a>  4000000UL</td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>                <span class="pp">#elif</span> (((<a id="377c26" class="tk">RCC_Val</a><a id="377c33" class="tk">&gt;&gt;</a>6) <a id="377c38" class="tk">&amp;</a> 0x1F) <a id="377c46" class="tk">==</a> 0x7)</td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>                      <span class="pp">#define</span> <a id="378c31" class="tk">__CORE_CLK_PRE</a>  4096000UL</td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td>                <span class="pp">#elif</span> (((<a id="379c26" class="tk">RCC_Val</a><a id="379c33" class="tk">&gt;&gt;</a>6) <a id="379c38" class="tk">&amp;</a> 0x1F) <a id="379c46" class="tk">==</a> 0x8)</td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td>                      <span class="pp">#define</span> <a id="380c31" class="tk">__CORE_CLK_PRE</a>  4915200UL</td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>                <span class="pp">#elif</span> (((<a id="381c26" class="tk">RCC_Val</a><a id="381c33" class="tk">&gt;&gt;</a>6) <a id="381c38" class="tk">&amp;</a> 0x1F) <a id="381c46" class="tk">==</a> 0x9)</td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td>                      <span class="pp">#define</span> <a id="382c31" class="tk">__CORE_CLK_PRE</a>  5000000UL</td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>                <span class="pp">#elif</span> (((<a id="383c26" class="tk">RCC_Val</a><a id="383c33" class="tk">&gt;&gt;</a>6) <a id="383c38" class="tk">&amp;</a> 0x1F) <a id="383c46" class="tk">==</a> 0xA)</td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>                      <span class="pp">#define</span> <a id="384c31" class="tk">__CORE_CLK_PRE</a>  5120000UL</td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>                <span class="pp">#elif</span> (((<a id="385c26" class="tk">RCC_Val</a><a id="385c33" class="tk">&gt;&gt;</a>6) <a id="385c38" class="tk">&amp;</a> 0x1F) <a id="385c46" class="tk">==</a> 0xB)</td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>                      <span class="pp">#define</span> <a id="386c31" class="tk">__CORE_CLK_PRE</a>  6000000UL</td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td>                <span class="pp">#elif</span> (((<a id="387c26" class="tk">RCC_Val</a><a id="387c33" class="tk">&gt;&gt;</a>6) <a id="387c38" class="tk">&amp;</a> 0x1F) <a id="387c46" class="tk">==</a> 0xC)</td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>                      <span class="pp">#define</span> <a id="388c31" class="tk">__CORE_CLK_PRE</a>  6144000UL</td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>                <span class="pp">#elif</span> (((<a id="389c26" class="tk">RCC_Val</a><a id="389c33" class="tk">&gt;&gt;</a>6) <a id="389c38" class="tk">&amp;</a> 0x1F) <a id="389c46" class="tk">==</a> 0xD)</td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td>                      <span class="pp">#define</span> <a id="390c31" class="tk">__CORE_CLK_PRE</a>  7372800UL</td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>                <span class="pp">#elif</span> (((<a id="391c26" class="tk">RCC_Val</a><a id="391c33" class="tk">&gt;&gt;</a>6) <a id="391c38" class="tk">&amp;</a> 0x1F) <a id="391c46" class="tk">==</a> 0xE)</td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td>                      <span class="pp">#define</span> <a id="392c31" class="tk">__CORE_CLK_PRE</a>  8000000UL</td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td>                <span class="pp">#elif</span> (((<a id="393c26" class="tk">RCC_Val</a><a id="393c33" class="tk">&gt;&gt;</a>6) <a id="393c38" class="tk">&amp;</a> 0x1F) <a id="393c46" class="tk">==</a> 0xF)</td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>                      <span class="pp">#define</span> <a id="394c31" class="tk">__CORE_CLK_PRE</a>  8192000UL</td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>                <span class="pp">#elif</span> (((<a id="395c26" class="tk">RCC_Val</a><a id="395c33" class="tk">&gt;&gt;</a>6) <a id="395c38" class="tk">&amp;</a> 0x1F) <a id="395c46" class="tk">==</a> 0x10)</td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>                      <span class="pp">#define</span> <a id="396c31" class="tk">__CORE_CLK_PRE</a>  10000000UL</td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>                <span class="pp">#elif</span> (((<a id="397c26" class="tk">RCC_Val</a><a id="397c33" class="tk">&gt;&gt;</a>6) <a id="397c38" class="tk">&amp;</a> 0x1F) <a id="397c46" class="tk">==</a> 0x11)</td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>                      <span class="pp">#define</span> <a id="398c31" class="tk">__CORE_CLK_PRE</a>  12000000UL</td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>                <span class="pp">#elif</span> (((<a id="399c26" class="tk">RCC_Val</a><a id="399c33" class="tk">&gt;&gt;</a>6) <a id="399c38" class="tk">&amp;</a> 0x1F) <a id="399c46" class="tk">==</a> 0x12)</td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td>                      <span class="pp">#define</span> <a id="400c31" class="tk">__CORE_CLK_PRE</a>  12288000UL</td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>                <span class="pp">#elif</span> (((<a id="401c26" class="tk">RCC_Val</a><a id="401c33" class="tk">&gt;&gt;</a>6) <a id="401c38" class="tk">&amp;</a> 0x1F) <a id="401c46" class="tk">==</a> 0x13)</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td>                      <span class="pp">#define</span> <a id="402c31" class="tk">__CORE_CLK_PRE</a>  13560000UL</td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>                <span class="pp">#elif</span> (((<a id="403c26" class="tk">RCC_Val</a><a id="403c33" class="tk">&gt;&gt;</a>6) <a id="403c38" class="tk">&amp;</a> 0x1F) <a id="403c46" class="tk">==</a> 0x14)</td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>                      <span class="pp">#define</span> <a id="404c31" class="tk">__CORE_CLK_PRE</a>  14318180UL</td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>                <span class="pp">#elif</span> (((<a id="405c26" class="tk">RCC_Val</a><a id="405c33" class="tk">&gt;&gt;</a>6) <a id="405c38" class="tk">&amp;</a> 0x1F) <a id="405c46" class="tk">==</a> 0x15)</td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td>                      <span class="pp">#define</span> <a id="406c31" class="tk">__CORE_CLK_PRE</a>  16000000UL</td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>                <span class="pp">#else</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>                      <span class="pp">#define</span> <a id="408c31" class="tk">__CORE_CLK_PRE</a>  16384000UL</td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td>                <span class="pp">#endif</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>              <span class="pp">#elif</span> (((<a id="410c24" class="tk">RCC_Val</a><a id="410c31" class="tk">&gt;&gt;</a>4) <a id="410c36" class="tk">&amp;</a> 0x03) <a id="410c44" class="tk">==</a> 0x1)</td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>                  <span class="pp">#define</span> <a id="411c27" class="tk">__CORE_CLK_PRE</a>  <a id="411c43" class="tk">XTALI</a></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td>              <span class="pp">#elif</span> (((<a id="412c24" class="tk">RCC_Val</a><a id="412c31" class="tk">&gt;&gt;</a>4) <a id="412c36" class="tk">&amp;</a> 0x03) <a id="412c44" class="tk">==</a> 0x2)</td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td>                  <span class="pp">#define</span> <a id="413c27" class="tk">__CORE_CLK_PRE</a>  (<a id="413c44" class="tk">XTALI</a><a id="413c49" class="tk">/</a>4)</td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>              <span class="pp">#else</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>                  <span class="pp">#define</span> <a id="415c27" class="tk">__CORE_CLK_PRE</a>  <a id="415c43" class="tk">XTAL30K</a></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>              <span class="pp">#endif</span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td>    <span class="pp">#else</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td>      <span class="pp">#define</span> <a id="418c15" class="tk">__CORE_CLK_PRE</a>   <a id="418c32" class="tk">PLL_CLK</a></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>    <span class="pp">#endif</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>    <span class="pp">#if</span> (<a id="420c10" class="tk">RCC_Val</a> <a id="420c18" class="tk">&amp;</a> (1UL<a id="420c24" class="tk">&lt;&lt;</a>22))                            <span class="ct">/* check USESYSDIV */</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td>      <span class="pp">#if</span> (<a id="421c12" class="tk">RCC_Val</a> <a id="421c20" class="tk">&amp;</a> (1UL<a id="421c26" class="tk">&lt;&lt;</a>11))                          <span class="ct">/* check BYPASS */</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>        <span class="pp">#define</span> <a id="422c17" class="tk">__CORE_CLK</a>  (<a id="422c30" class="tk">__CORE_CLK_PRE</a> <a id="422c45" class="tk">/</a> (((<a id="422c50" class="tk">RCC_Val</a><a id="422c57" class="tk">&gt;&gt;</a>23) <a id="422c63" class="tk">&amp;</a> (0x0F)) <a id="422c73" class="tk">+</a> 1))</td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>      <span class="pp">#else</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td>        <span class="pp">#define</span> <a id="424c17" class="tk">__CORE_CLK</a>  (<a id="424c30" class="tk">__CORE_CLK_PRE</a> <a id="424c45" class="tk">/</a> (((<a id="424c50" class="tk">RCC_Val</a><a id="424c57" class="tk">&gt;&gt;</a>23) <a id="424c63" class="tk">&amp;</a> (0x0F)) <a id="424c73" class="tk">+</a> 1) <a id="424c78" class="tk">/</a> 2)</td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td>      <span class="pp">#endif</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>    <span class="pp">#else</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td>      <span class="pp">#define</span> <a id="427c15" class="tk">__CORE_CLK</a>  <a id="427c27" class="tk">__CORE_CLK_PRE</a></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td>    <span class="pp">#endif</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td>  <span class="pp">#endif</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="ct">/*----------------------------------------------------------------------------</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td><span class="ct">  Clock Variable definitions</span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="ct"> *----------------------------------------------------------------------------*/</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td><a id="435c1" class="tk">uint32_t</a> <a id="435c10" class="tk">SystemCoreClock</a> = <a id="435c28" class="tk">__CORE_CLK</a>;  <span class="ct">/*!&lt; System Clock Frequency (Core Clock)*/</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td><span class="ct">/*----------------------------------------------------------------------------</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td><span class="ct">  Clock functions</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td><span class="ct"> *----------------------------------------------------------------------------*/</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td><span class="ct">/*----------------------------------------------------------------------------</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td><span class="ct">  Get the OSC clock</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="ct"> *----------------------------------------------------------------------------*/</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><a id="445c1" class="tk">__INLINE</a> <span class="kw">static</span> <a id="445c17" class="tk">uint32_t</a> <a id="445c26" class="tk">getOscClk</a> (<a id="445c37" class="tk">uint32_t</a> <a id="445c46" class="tk">xtal</a>, <a id="445c52" class="tk">uint32_t</a> <a id="445c61" class="tk">oscSrc</a>) <span class="br">{</span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td>  <a id="446c3" class="tk">uint32_t</a> <a id="446c12" class="tk">oscClk</a> = <a id="446c21" class="tk">XTALI</a>;</td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td>  <span class="kw">switch</span> (<a id="448c11" class="tk">oscSrc</a>) <span class="br">{</span>                      <span class="ct">/* switch OSCSRC */</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td>    <span class="kw">case</span> 0<a id="449c11" class="tk">:</a>                              <span class="ct">/* MOSC Main oscillator */</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td>      <span class="kw">switch</span> (<a id="450c15" class="tk">xtal</a>) <span class="br">{</span>                    <span class="ct">/* switch XTAL */</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td>        <span class="kw">case</span> 0x0<a id="451c17" class="tk">:</a></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td>          <a id="452c11" class="tk">oscClk</a> = 1000000UL;</td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td>        <span class="kw">case</span> 0x1<a id="454c17" class="tk">:</a></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td>          <a id="455c11" class="tk">oscClk</a> = 1843200UL;</td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>        <span class="kw">case</span> 0x2<a id="457c17" class="tk">:</a></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td>          <a id="458c11" class="tk">oscClk</a> = 2000000UL;</td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td>        <span class="kw">case</span> 0x3<a id="460c17" class="tk">:</a></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>          <a id="461c11" class="tk">oscClk</a> = 2457600UL;</td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td>        <span class="kw">case</span> 0x4<a id="463c17" class="tk">:</a></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td>          <a id="464c11" class="tk">oscClk</a> = 3579545UL;</td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>        <span class="kw">case</span> 0x5<a id="466c17" class="tk">:</a></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>          <a id="467c11" class="tk">oscClk</a> = 3686400UL;</td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td>        <span class="kw">case</span> 0x6<a id="469c17" class="tk">:</a></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>          <a id="470c11" class="tk">oscClk</a> = 4000000UL;</td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>        <span class="kw">case</span> 0x7<a id="472c17" class="tk">:</a></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>          <a id="473c11" class="tk">oscClk</a> = 4096000UL;</td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td>        <span class="kw">case</span> 0x8<a id="475c17" class="tk">:</a></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>          <a id="476c11" class="tk">oscClk</a> = 4915200UL;</td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>        <span class="kw">case</span> 0x9<a id="478c17" class="tk">:</a></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td>          <a id="479c11" class="tk">oscClk</a> = 5000000UL;</td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>        <span class="kw">case</span> 0xA<a id="481c17" class="tk">:</a></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td>          <a id="482c11" class="tk">oscClk</a> = 5120000UL;</td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td>        <span class="kw">case</span> 0xB<a id="484c17" class="tk">:</a></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>          <a id="485c11" class="tk">oscClk</a> = 6000000UL;</td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>        <span class="kw">case</span> 0xC<a id="487c17" class="tk">:</a></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td>          <a id="488c11" class="tk">oscClk</a> = 6144000UL;</td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td>        <span class="kw">case</span> 0xD<a id="490c17" class="tk">:</a></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>          <a id="491c11" class="tk">oscClk</a> = 7372800UL;</td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td>        <span class="kw">case</span> 0xE<a id="493c17" class="tk">:</a></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td>          <a id="494c11" class="tk">oscClk</a> = 8000000UL;</td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td>        <span class="kw">case</span> 0xF<a id="496c17" class="tk">:</a></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td>          <a id="497c11" class="tk">oscClk</a> = 8192000UL;</td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>        <span class="kw">case</span> 0x10<a id="499c18" class="tk">:</a></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>          <a id="500c11" class="tk">oscClk</a> = 10000000UL;</td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>        <span class="kw">case</span> 0x11<a id="502c18" class="tk">:</a></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>          <a id="503c11" class="tk">oscClk</a> = 12000000UL;</td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td>        <span class="kw">case</span> 0x12<a id="505c18" class="tk">:</a></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td>          <a id="506c11" class="tk">oscClk</a> = 12288000UL;</td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>        <span class="kw">case</span> 0x13<a id="508c18" class="tk">:</a></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>          <a id="509c11" class="tk">oscClk</a> = 13560000UL;</td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td>        <span class="kw">case</span> 0x14<a id="511c18" class="tk">:</a></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td>          <a id="512c11" class="tk">oscClk</a> = 14318180UL;</td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td>        <span class="kw">case</span> 0x15<a id="514c18" class="tk">:</a></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td>          <a id="515c11" class="tk">oscClk</a> = 16000000UL;</td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td>        <span class="kw">case</span> 0x16<a id="517c18" class="tk">:</a></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td>          <a id="518c11" class="tk">oscClk</a> = 16384000UL;</td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>       <span class="br">}</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>    <span class="kw">case</span> 1<a id="522c11" class="tk">:</a>                         <span class="ct">/* IOSC Internal oscillator */</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td>      <a id="523c7" class="tk">oscClk</a> = <a id="523c16" class="tk">XTALI</a>;</td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td>    <span class="kw">case</span> 2<a id="525c11" class="tk">:</a>                         <span class="ct">/* IOSC/4 Internal oscillator/4 */</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td>      <a id="526c7" class="tk">oscClk</a> = <a id="526c16" class="tk">XTALI</a><a id="526c21" class="tk">/</a>4;</td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td>    <span class="kw">case</span> 3<a id="528c11" class="tk">:</a>                         <span class="ct">/* 30kHz internal oscillator  */</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>      <a id="529c7" class="tk">oscClk</a> = <a id="529c16" class="tk">XTAL30K</a>;</td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>  <span class="br">}</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>  <span class="kw">return</span> <a id="533c10" class="tk">oscClk</a>;</td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td><span class="br">}</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="kw">void</span> <a id="536c6" class="tk">SystemCoreClockUpdate</a> (<span class="kw">void</span>)            <span class="ct">/* Get Core Clock Frequency      */</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="br">{</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td>    <a id="538c5" class="tk">uint32_t</a> <a id="538c14" class="tk">rcc</a>, <a id="538c19" class="tk">rcc2</a>;</td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td>    <span class="ct">/* Determine clock frequency according to clock register values */</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>    <a id="541c5" class="tk">rcc</a>  = <a id="541c12" class="tk">SYSCTL</a>-&gt;<a id="541c20" class="tk">RCC</a>;</td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>    <a id="542c5" class="tk">rcc2</a> = <a id="542c12" class="tk">SYSCTL</a>-&gt;<a id="542c20" class="tk">RCC</a>; <span class="ct">//SYSCTL-&gt;RCC2;</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td>  <span class="ct">//if (rcc2 &amp; SYSCTL_RCC2_USERCC2)</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>    <span class="kw">if</span> (<a id="545c9" class="tk">rcc2</a> <a id="545c14" class="tk">&amp;</a> (1UL<a id="545c20" class="tk">&lt;&lt;</a>31)) <span class="br">{</span>                             <span class="ct">/* is rcc2 is used ? */</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>  <span class="ct">//  if (rcc2 &amp; SYSCTL_RCC2_BYPASS2)</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td>      <span class="kw">if</span> (<a id="547c11" class="tk">rcc2</a> <a id="547c16" class="tk">&amp;</a> (1UL<a id="547c22" class="tk">&lt;&lt;</a>11)) <span class="br">{</span>                           <span class="ct">/* check BYPASS */</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>        <a id="548c9" class="tk">SystemCoreClock</a> = <a id="548c27" class="tk">getOscClk</a> (((<a id="548c40" class="tk">rcc</a><a id="548c43" class="tk">&gt;&gt;</a>6) <a id="548c48" class="tk">&amp;</a> 0x0F),((<a id="548c58" class="tk">rcc2</a><a id="548c62" class="tk">&gt;&gt;</a>4) <a id="548c67" class="tk">&amp;</a> 0x07));</td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td>        <a id="550c9" class="tk">SystemCoreClock</a> = <a id="550c27" class="tk">PLL_CLK</a>;</td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td>      <span class="br">}</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td>      <span class="kw">if</span> (<a id="552c11" class="tk">rcc</a> <a id="552c15" class="tk">&amp;</a> (1UL<a id="552c21" class="tk">&lt;&lt;</a>22)) <span class="br">{</span>                            <span class="ct">/* check USESYSDIV */</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>        <span class="kw">if</span> (<a id="553c13" class="tk">rcc2</a> <a id="553c18" class="tk">&amp;</a> (1UL<a id="553c24" class="tk">&lt;&lt;</a>11)) <span class="br">{</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>          <a id="554c11" class="tk">SystemCoreClock</a> = <a id="554c29" class="tk">SystemCoreClock</a> <a id="554c45" class="tk">/</a> (((<a id="554c50" class="tk">rcc2</a><a id="554c54" class="tk">&gt;&gt;</a>23) <a id="554c60" class="tk">&amp;</a> (0x3F)) <a id="554c70" class="tk">+</a> 1);</td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>          <a id="556c11" class="tk">SystemCoreClock</a> = <a id="556c29" class="tk">SystemCoreClock</a> <a id="556c45" class="tk">/</a> (((<a id="556c50" class="tk">rcc2</a><a id="556c54" class="tk">&gt;&gt;</a>23) <a id="556c60" class="tk">&amp;</a> (0x3F)) <a id="556c70" class="tk">+</a> 1) <a id="556c75" class="tk">/</a> 2;</td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>        <span class="br">}</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>      <span class="br">}</span></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>  <span class="ct">//    if (RCC_Val &amp; (1UL&lt;&lt;11)) {                            /* check BYPASS */</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>      <span class="kw">if</span> (<a id="561c11" class="tk">rcc</a> <a id="561c15" class="tk">&amp;</a> (1UL<a id="561c21" class="tk">&lt;&lt;</a>11)) <span class="br">{</span>                            <span class="ct">/* check BYPASS */</span> <span class="ct">/* Simulation does not work at this point */</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td>        <a id="562c9" class="tk">SystemCoreClock</a> = <a id="562c27" class="tk">getOscClk</a> (((<a id="562c40" class="tk">rcc</a><a id="562c43" class="tk">&gt;&gt;</a>6) <a id="562c48" class="tk">&amp;</a> 0x0F),((<a id="562c58" class="tk">rcc</a><a id="562c61" class="tk">&gt;&gt;</a>4) <a id="562c66" class="tk">&amp;</a> 0x03));</td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td>        <a id="564c9" class="tk">SystemCoreClock</a> = <a id="564c27" class="tk">PLL_CLK</a>;</td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td>      <span class="br">}</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td>  <span class="ct">//  if (rcc &amp; SYSCTL_RCC_USE_SYSDIV)</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td>      <span class="kw">if</span> (<a id="567c11" class="tk">rcc</a> <a id="567c15" class="tk">&amp;</a> (1UL<a id="567c21" class="tk">&lt;&lt;</a>22)) <span class="br">{</span>                            <span class="ct">/* check USESYSDIV */</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td>  <span class="ct">//    if (rcc2 &amp; SYSCTL_RCC_BYPASS)</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td>        <span class="kw">if</span> (<a id="569c13" class="tk">rcc</a> <a id="569c17" class="tk">&amp;</a> (1UL<a id="569c23" class="tk">&lt;&lt;</a>11)) <span class="br">{</span>                          <span class="ct">/* check BYPASS */</span> <span class="ct">/* Simulation does not work at this point */</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td>  <span class="ct">//      if (RCC_Val &amp; (1UL&lt;&lt;11)) {                          /* check BYPASS */</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td>          <a id="571c11" class="tk">SystemCoreClock</a> = <a id="571c29" class="tk">SystemCoreClock</a> <a id="571c45" class="tk">/</a> (((<a id="571c50" class="tk">rcc</a><a id="571c53" class="tk">&gt;&gt;</a>23) <a id="571c59" class="tk">&amp;</a> (0x0F)) <a id="571c69" class="tk">+</a> 1);</td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>          <a id="573c11" class="tk">SystemCoreClock</a> = <a id="573c29" class="tk">SystemCoreClock</a> <a id="573c45" class="tk">/</a> (((<a id="573c50" class="tk">rcc</a><a id="573c53" class="tk">&gt;&gt;</a>23) <a id="573c59" class="tk">&amp;</a> (0x0F)) <a id="573c69" class="tk">+</a> 1) <a id="573c74" class="tk">/</a> 2;</td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td>        <span class="br">}</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td>      <span class="br">}</span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td>    <span class="br">}</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="br">}</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="ct">/**</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td><span class="ct"> * Initialize the system</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td><span class="ct"> *</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td><span class="ct"> * @param  none</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td><span class="ct"> * @return none</span></td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td><span class="ct"> *</span></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td><span class="ct"> * @brief  Setup the microcontroller system.</span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td><span class="ct"> *         Initialize the System.</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="ct"> */</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td><span class="kw">void</span> <a id="588c6" class="tk">SystemInit</a> (<span class="kw">void</span>)</td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td><span class="br">{</span></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td><span class="pp">#if</span>(<a id="590c5" class="tk">CLOCK_SETUP</a>)</td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td>    <a id="591c5" class="tk">uint32_t</a> <a id="591c14" class="tk">i</a>;</td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td>    <a id="593c5" class="tk">SYSCTL</a>-&gt;<a id="593c13" class="tk">RCC2</a> = 0x07802810;    <span class="ct">/* set default value */</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td>    <a id="594c5" class="tk">SYSCTL</a>-&gt;<a id="594c13" class="tk">RCC</a>  = 0x078E3AD1;    <span class="ct">/* set default value */</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td>    <a id="596c5" class="tk">SYSCTL</a>-&gt;<a id="596c13" class="tk">RCC</a>  = (<a id="596c21" class="tk">RCC_Val</a>  <a id="596c30" class="tk">|</a> (1UL<a id="596c36" class="tk">&lt;&lt;</a>11) <a id="596c42" class="tk">|</a> (1UL<a id="596c48" class="tk">&lt;&lt;</a>13)) <a id="596c55" class="tk">&amp;</a> <a id="596c57" class="tk">~</a>(1UL<a id="596c62" class="tk">&lt;&lt;</a>22); <span class="ct">/* set value with BYPASS, PWRDN set, USESYSDIV reset */</span></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td>    <a id="597c5" class="tk">SYSCTL</a>-&gt;<a id="597c13" class="tk">RCC2</a> = (<a id="597c21" class="tk">RCC2_Val</a> <a id="597c30" class="tk">|</a> (1UL<a id="597c36" class="tk">&lt;&lt;</a>11) <a id="597c42" class="tk">|</a> (1UL<a id="597c48" class="tk">&lt;&lt;</a>13));              <span class="ct">/* set value with BYPASS, PWRDN set */</span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td>    <span class="kw">for</span> (<a id="598c10" class="tk">i</a> = 0; <a id="598c17" class="tk">i</a> <a id="598c19" class="tk">&lt;</a> 1000; <a id="598c27" class="tk">i</a><a id="598c28" class="tk">++</a>);   <span class="ct">/* wait a while */</span></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td>    <a id="600c5" class="tk">SYSCTL</a>-&gt;<a id="600c13" class="tk">RCC</a>  = (<a id="600c21" class="tk">RCC_Val</a>  <a id="600c30" class="tk">|</a> (1UL<a id="600c36" class="tk">&lt;&lt;</a>11)) <a id="600c43" class="tk">&amp;</a> <a id="600c45" class="tk">~</a>(1UL<a id="600c50" class="tk">&lt;&lt;</a>22);             <span class="ct">/* set value with BYPASS, USESYSDIV reset */</span></td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td>    <a id="601c5" class="tk">SYSCTL</a>-&gt;<a id="601c13" class="tk">RCC2</a> = (<a id="601c21" class="tk">RCC2_Val</a> <a id="601c30" class="tk">|</a> (1UL<a id="601c36" class="tk">&lt;&lt;</a>11));                          <span class="ct">/* set value with BYPASS */</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td>    <span class="kw">for</span> (<a id="602c10" class="tk">i</a> = 0; <a id="602c17" class="tk">i</a> <a id="602c19" class="tk">&lt;</a> 1000; <a id="602c27" class="tk">i</a><a id="602c28" class="tk">++</a>);   <span class="ct">/* wait a while */</span></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td></td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td>    <a id="604c5" class="tk">SYSCTL</a>-&gt;<a id="604c13" class="tk">RCC</a>  = (<a id="604c21" class="tk">RCC_Val</a>  <a id="604c30" class="tk">|</a> (1<a id="604c34" class="tk">&lt;&lt;</a>11));                            <span class="ct">/* set value with BYPASS */</span></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td>    <span class="kw">if</span> ( (((<a id="606c13" class="tk">RCC_Val</a>  <a id="606c22" class="tk">&amp;</a> (1UL<a id="606c28" class="tk">&lt;&lt;</a>13)) <a id="606c35" class="tk">==</a> 0) <a id="606c41" class="tk">&amp;&amp;</a> ((<a id="606c46" class="tk">RCC2_Val</a> <a id="606c55" class="tk">&amp;</a> (1UL<a id="606c61" class="tk">&lt;&lt;</a>31)) <a id="606c68" class="tk">==</a> 0)) <a id="606c75" class="tk">||</a></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td>         (((<a id="607c13" class="tk">RCC2_Val</a> <a id="607c22" class="tk">&amp;</a> (1UL<a id="607c28" class="tk">&lt;&lt;</a>13)) <a id="607c35" class="tk">==</a> 0) <a id="607c41" class="tk">&amp;&amp;</a> ((<a id="607c46" class="tk">RCC2_Val</a> <a id="607c55" class="tk">&amp;</a> (1UL<a id="607c61" class="tk">&lt;&lt;</a>31)) <a id="607c68" class="tk">!=</a> 0))   ) <span class="br">{</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td>      <span class="kw">while</span> ((<a id="608c15" class="tk">SYSCTL</a>-&gt;<a id="608c23" class="tk">RIS</a> <a id="608c27" class="tk">&amp;</a> (1UL<a id="608c33" class="tk">&lt;&lt;</a>6)) <a id="608c39" class="tk">!=</a> (1UL<a id="608c46" class="tk">&lt;&lt;</a>6));                 <span class="ct">/* wait until PLL is locked */</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td>    <span class="br">}</span></td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td>    <a id="611c5" class="tk">SYSCTL</a>-&gt;<a id="611c13" class="tk">RCC</a>  = (<a id="611c21" class="tk">RCC_Val</a>);                                       <span class="ct">/* set value */</span></td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td>    <a id="612c5" class="tk">SYSCTL</a>-&gt;<a id="612c13" class="tk">RCC2</a> = (<a id="612c21" class="tk">RCC2_Val</a>);                                      <span class="ct">/* set value */</span></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td>    <span class="kw">for</span> (<a id="613c10" class="tk">i</a> = 0; <a id="613c17" class="tk">i</a> <a id="613c19" class="tk">&lt;</a> 10000; <a id="613c28" class="tk">i</a><a id="613c29" class="tk">++</a>);   <span class="ct">/* wait a while */</span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td><span class="br">}</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
