$date
	Sat Oct 22 14:43:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2_tb $end
$scope module q3 $end
$var wire 16 ! inp [15:0] $end
$var wire 4 " s [3:0] $end
$var wire 1 # y $end
$var wire 2 $ temp [1:0] $end
$scope module m1 $end
$var wire 8 % inp [7:0] $end
$var wire 3 & s [2:0] $end
$var reg 1 ' y $end
$upscope $end
$scope module m2 $end
$var wire 8 ( inp [7:0] $end
$var wire 3 ) s [2:0] $end
$var reg 1 * y $end
$upscope $end
$scope module m3 $end
$var wire 2 + inp [1:0] $end
$var wire 1 , s $end
$var reg 1 # y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
b0 +
0*
b0 )
b10101010 (
0'
b0 &
b10101010 %
b0 $
0#
b0 "
b1010101010101010 !
$end
#20
1#
1'
b11 $
b11 +
1*
b1 &
b1 )
b1 "
#40
0#
0'
b0 $
b0 +
0*
b10 &
b10 )
b10 "
#60
1#
1'
b11 $
b11 +
1*
b11 &
b11 )
b11 "
#80
0#
0'
b0 $
b0 +
0*
b100 &
b100 )
b100 "
#100
1#
1'
b11 $
b11 +
1*
b101 &
b101 )
b101 "
#120
0#
0'
b0 $
b0 +
0*
b110 &
b110 )
b110 "
#140
1#
1'
b11 $
b11 +
1*
b111 &
b111 )
b111 "
#160
0#
0'
b0 $
b0 +
0*
b0 &
b0 )
1,
b1000 "
#180
1#
1'
b11 $
b11 +
1*
b1 &
b1 )
b1001 "
#200
0#
0'
b0 $
b0 +
0*
b10 &
b10 )
b1010 "
#220
1#
1'
b11 $
b11 +
1*
b11 &
b11 )
b1011 "
#240
0#
0'
b0 $
b0 +
0*
b100 &
b100 )
b1100 "
#260
1#
1'
b11 $
b11 +
1*
b101 &
b101 )
b1101 "
#280
0#
0'
b0 $
b0 +
0*
b110 &
b110 )
b1110 "
#300
1#
1'
b11 $
b11 +
1*
b111 &
b111 )
b1111 "
#320
