--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17346 paths analyzed, 1678 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.936ns.
--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (SLICE_X46Y66.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.BMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X44Y64.A1      net (fanout=9)        0.838   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X44Y64.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X46Y63.A5      net (fanout=3)        0.666   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X46Y63.A       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC1031
    SLICE_X46Y63.B6      net (fanout=1)        0.143   eUART/eBAUD_FREQ_DIV/oTC103
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.153ns logic, 2.730ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CQ      Tcko                  0.430   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6
    SLICE_X47Y63.C5      net (fanout=5)        1.121   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
    SLICE_X47Y63.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART/eBAUD_FREQ_DIV/oTC106
    SLICE_X46Y63.B4      net (fanout=1)        0.692   eUART/eBAUD_FREQ_DIV/oTC108
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (1.835ns logic, 2.896ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.430   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0
    SLICE_X44Y64.A2      net (fanout=9)        0.748   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<0>
    SLICE_X44Y64.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X46Y63.A5      net (fanout=3)        0.666   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X46Y63.A       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC1031
    SLICE_X46Y63.B6      net (fanout=1)        0.143   eUART/eBAUD_FREQ_DIV/oTC103
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (2.065ns logic, 2.640ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (SLICE_X46Y66.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.BMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X44Y64.A1      net (fanout=9)        0.838   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X44Y64.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X46Y63.A5      net (fanout=3)        0.666   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X46Y63.A       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC1031
    SLICE_X46Y63.B6      net (fanout=1)        0.143   eUART/eBAUD_FREQ_DIV/oTC103
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (2.086ns logic, 2.730ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CQ      Tcko                  0.430   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6
    SLICE_X47Y63.C5      net (fanout=5)        1.121   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
    SLICE_X47Y63.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART/eBAUD_FREQ_DIV/oTC106
    SLICE_X46Y63.B4      net (fanout=1)        0.692   eUART/eBAUD_FREQ_DIV/oTC108
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (1.768ns logic, 2.896ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.430   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0
    SLICE_X44Y64.A2      net (fanout=9)        0.748   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<0>
    SLICE_X44Y64.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X46Y63.A5      net (fanout=3)        0.666   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X46Y63.A       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC1031
    SLICE_X46Y63.B6      net (fanout=1)        0.143   eUART/eBAUD_FREQ_DIV/oTC103
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y66.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.998ns logic, 2.640ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (SLICE_X46Y65.CIN), 594 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.BMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X44Y64.A1      net (fanout=9)        0.838   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X44Y64.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X46Y63.A5      net (fanout=3)        0.666   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X46Y63.A       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC1031
    SLICE_X46Y63.B6      net (fanout=1)        0.143   eUART/eBAUD_FREQ_DIV/oTC103
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (2.074ns logic, 2.727ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CQ      Tcko                  0.430   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6
    SLICE_X47Y63.C5      net (fanout=5)        1.121   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
    SLICE_X47Y63.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART/eBAUD_FREQ_DIV/oTC106
    SLICE_X46Y63.B4      net (fanout=1)        0.692   eUART/eBAUD_FREQ_DIV/oTC108
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (1.756ns logic, 2.893ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.430   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_0
    SLICE_X44Y64.A2      net (fanout=9)        0.748   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<0>
    SLICE_X44Y64.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X46Y63.A5      net (fanout=3)        0.666   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X46Y63.A       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC1031
    SLICE_X46Y63.B6      net (fanout=1)        0.143   eUART/eBAUD_FREQ_DIV/oTC103
    SLICE_X46Y63.B       Tilo                  0.235   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X44Y64.D4      net (fanout=17)       0.598   eUART/eBAUD_FREQ_DIV/oTC109
    SLICE_X44Y64.D       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y64.AX      net (fanout=1)        0.479   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y64.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y65.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.986ns logic, 2.637ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART/eSEND_FIFO/sFIFO_14_1 (SLICE_X40Y76.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eSEND_FIFO/sFIFO_15_1 (FF)
  Destination:          eUART/eSEND_FIFO/sFIFO_14_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eSEND_FIFO/sFIFO_15_1 to eUART/eSEND_FIFO/sFIFO_14_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.BQ      Tcko                  0.198   eUART/eSEND_FIFO/sFIFO_15<3>
                                                       eUART/eSEND_FIFO/sFIFO_15_1
    SLICE_X40Y76.A5      net (fanout=1)        0.048   eUART/eSEND_FIFO/sFIFO_15<1>
    SLICE_X40Y76.CLK     Tah         (-Th)    -0.121   eUART/eSEND_FIFO/sFIFO_14<6>
                                                       eUART/eSEND_FIFO/Mmux_sFIFO[14][7]_sFIFO[14][7]_mux_34_OUT21
                                                       eUART/eSEND_FIFO/sFIFO_14_1
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.319ns logic, 0.048ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (SLICE_X46Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 to eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.CQ      Tcko                  0.200   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    SLICE_X46Y73.CX      net (fanout=8)        0.128   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    SLICE_X46Y73.CLK     Tckdi       (-Th)    -0.106   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3-In3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.306ns logic, 0.128ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_10_6 (SLICE_X39Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sFIFO_10_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_10_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sFIFO_10_6 to eUART/eRECV_FIFO/sFIFO_10_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.AQ      Tcko                  0.198   eUART/eRECV_FIFO/sFIFO_10<7>
                                                       eUART/eRECV_FIFO/sFIFO_10_6
    SLICE_X39Y59.A6      net (fanout=2)        0.027   eUART/eRECV_FIFO/sFIFO_10<6>
    SLICE_X39Y59.CLK     Tah         (-Th)    -0.215   eUART/eRECV_FIFO/sFIFO_10<7>
                                                       eUART/eRECV_FIFO/sFIFO_10_6_rstpot
                                                       eUART/eRECV_FIFO/sFIFO_10_6
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: iCLK_BUFGP/BUFG/I0
  Logical resource: iCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: iCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART/eRECV_FIFO/sFIFO_10<3>/CLK
  Logical resource: eUART/eRECV_FIFO/sFIFO_10_0/CK
  Location pin: SLICE_X34Y59.CLK
  Clock network: iCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART/eRECV_FIFO/sFIFO_10<3>/SR
  Logical resource: eUART/eRECV_FIFO/sFIFO_10_0/SR
  Location pin: SLICE_X34Y59.SR
  Clock network: eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    4.936|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17346 paths, 0 nets, and 1936 connections

Design statistics:
   Minimum period:   4.936ns{1}   (Maximum frequency: 202.593MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 12 17:36:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



