// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// We may write:
// assign out = in; 
// which is verilog HDL 
assign out = in; 
endmodule
