#VUNIT_RETURN
quit -sim
#VUNIT_RETURN
do e:/project/msystem/msystem/soft_fpga/vu/vunit_out/test_output/8fe6cdcc929d1a79705e6be9700c9261ec16801c/modelsim/common.do
#VUNIT_RETURN
quietly set failed [vunit_load]
# vsim -c -l e:\project\msystem\msystem\soft_fpga\vu\vunit_out\modelsim\transcript0 
# Start time: 15:08:00 on Nov 30,2016
# ** Error: (vsim-7) Failed to open VHDL file "c:\project\msystem\msystem\soft_fpga\vu\encoder\encoder_raw\encoder_raw_stim.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /encoder_raw_auto_tb File: e:/project/msystem/msystem/soft_fpga/testbench/encoder/encoder_raw_auto_tb.vhd
#VUNIT_RETURN
echo $failed #VUNIT_READVAR
# 0 #VUNIT_READVAR
#VUNIT_RETURN
quietly set failed [vunit_run]
# ** Fatal: (vsim-7) Failed to open VHDL file "c:\project\msystem\msystem\soft_fpga\vu\encoder\encoder_raw\encoder_raw_stim.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 500 ns  Iteration: 0  Process: /encoder_raw_auto_tb/P_STIMUL File: e:/project/msystem/msystem/soft_fpga/testbench/encoder/encoder_raw_auto_tb.vhd
# Fatal error in Process P_STIMUL at e:/project/msystem/msystem/soft_fpga/testbench/encoder/encoder_raw_auto_tb.vhd line 98
# 
# HDL call sequence:
# Stopped at e:/project/msystem/msystem/soft_fpga/testbench/encoder/encoder_raw_auto_tb.vhd 98 Process P_STIMUL
# 
# 
# Stack trace result from 'tb' command
#  e:/project/msystem/msystem/soft_fpga/testbench/encoder/encoder_raw_auto_tb.vhd 98 [address ff3f4a9f] Process P_STIMUL
# 
# 
# Surrounding code from 'see' command
#   93 : P_STIMUL: process
#   94 : begin
#   95 :     test_runner_setup(runner, runner_cfg);
#   96 :         
#   97 :     wait for 500 ns;
# ->98 : 	while not endfile(golden_data) loop
#   99 : 	        -- Called procedure will assign read values to signals passed as arguments
#   100 : 	    read_golden_vectors(sig_input_a, sig_input_b, sig_input_up, sig_input_down);
#   101 : 	    run_stimulus(sl_clk50Mhz, sig_input_a, sig_input_b, sl_Reset, sl_a, sl_b);
#   102 : 		wait for 1 us;
# 
#VUNIT_RETURN
echo $failed #VUNIT_READVAR
# 1 #VUNIT_READVAR
#VUNIT_RETURN
quit -sim
#VUNIT_RETURN
do e:/project/msystem/msystem/soft_fpga/vu/vunit_out/test_output/dea86e9cdcae3595a81dd8a6effabe1f1014b925/modelsim/common.do
#VUNIT_RETURN
quietly set failed [vunit_load]
# vsim 
# Start time: 15:08:04 on Nov 30,2016
#VUNIT_RETURN
echo $failed #VUNIT_READVAR
# 0 #VUNIT_READVAR
#VUNIT_RETURN
quietly set failed [vunit_run]
# Break in Subprogram vunit_stop at C:/Python27/lib/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
# Stopped at C:/Python27/lib/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
#VUNIT_RETURN
echo $failed #VUNIT_READVAR
# 0 #VUNIT_READVAR
#VUNIT_RETURN
quit -f -code 0
# End time: 15:08:04 on Nov 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
