#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b086eb6fd0 .scope module, "compare_w" "compare_w" 2 94;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v000001b086ead970_0 .net *"_ivl_0", 0 0, L_000001b086f198a0;  1 drivers
L_000001b086f1a008 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001b086eaccf0_0 .net/2u *"_ivl_2", 7 0, L_000001b086f1a008;  1 drivers
o000001b086ec4fb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b086eacc50_0 .net "a", 7 0, o000001b086ec4fb8;  0 drivers
o000001b086ec4fe8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b086eadab0_0 .net "b", 7 0, o000001b086ec4fe8;  0 drivers
v000001b086eacd90_0 .net "out", 7 0, L_000001b086f19da0;  1 drivers
L_000001b086f198a0 .cmp/eq 8, o000001b086ec4fb8, o000001b086ec4fe8;
L_000001b086f19da0 .functor MUXZ 8, o000001b086ec4fb8, L_000001b086f1a008, L_000001b086f198a0, C4<>;
S_000001b086eb7160 .scope module, "struc_ngprc" "struc_ngprc" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "request";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "grant";
    .port_info 4 /OUTPUT 8 "next_grant";
    .port_info 5 /OUTPUT 8 "priorities";
    .port_info 6 /OUTPUT 8 "blk_ng";
P_000001b086eadd00 .param/l "channels" 0 2 11, +C4<00000000000000000000000000001000>;
L_000001b086ec3400 .functor NOT 32, L_000001b086f19940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b086ec3010 .functor NOT 8, L_000001b086f19b20, C4<00000000>, C4<00000000>, C4<00000000>;
o000001b086ec5468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001b086ec3080 .functor AND 8, o000001b086ec5468, v000001b086ead1f0_0, C4<11111111>, C4<11111111>;
v000001b086ead830_0 .net *"_ivl_1", 6 0, L_000001b086f18040;  1 drivers
v000001b086f19620_0 .net *"_ivl_10", 31 0, L_000001b086ec3400;  1 drivers
L_000001b086f1a098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b086f19bc0_0 .net/2u *"_ivl_12", 31 0, L_000001b086f1a098;  1 drivers
v000001b086f18c20_0 .net *"_ivl_14", 31 0, L_000001b086f18ea0;  1 drivers
L_000001b086f1a0e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b086f182c0_0 .net/2u *"_ivl_16", 31 0, L_000001b086f1a0e0;  1 drivers
v000001b086f184a0_0 .net *"_ivl_18", 0 0, L_000001b086f193a0;  1 drivers
L_000001b086f1a128 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001b086f196c0_0 .net/2u *"_ivl_20", 7 0, L_000001b086f1a128;  1 drivers
v000001b086f194e0_0 .net *"_ivl_23", 6 0, L_000001b086f180e0;  1 drivers
v000001b086f19800_0 .net *"_ivl_25", 0 0, L_000001b086f18860;  1 drivers
v000001b086f19760_0 .net *"_ivl_26", 7 0, L_000001b086f19b20;  1 drivers
v000001b086f18360_0 .net *"_ivl_28", 7 0, L_000001b086ec3010;  1 drivers
v000001b086f18900_0 .net *"_ivl_3", 0 0, L_000001b086f19a80;  1 drivers
L_000001b086f1a170 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b086f19c60_0 .net/2u *"_ivl_30", 7 0, L_000001b086f1a170;  1 drivers
v000001b086f18b80_0 .net *"_ivl_32", 7 0, L_000001b086f18f40;  1 drivers
v000001b086f18d60_0 .net *"_ivl_4", 7 0, L_000001b086f18ae0;  1 drivers
v000001b086f19300_0 .net *"_ivl_6", 31 0, L_000001b086f19940;  1 drivers
L_000001b086f1a050 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b086f19440_0 .net *"_ivl_9", 23 0, L_000001b086f1a050;  1 drivers
v000001b086f199e0_0 .net "blk_ng", 7 0, v000001b086ead510_0;  1 drivers
v000001b086f19d00_0 .net "blk_priorities", 7 0, v000001b086ead1f0_0;  1 drivers
o000001b086ec50d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b086f18cc0_0 .net "clk", 0 0, o000001b086ec50d8;  0 drivers
o000001b086ec58e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b086f19e40_0 .net "grant", 7 0, o000001b086ec58e8;  0 drivers
v000001b086f19580_0 .net "ld_ng", 0 0, v000001b086ead790_0;  1 drivers
v000001b086f19ee0_0 .net "ld_prior", 0 0, v000001b086ead010_0;  1 drivers
v000001b086f18220_0 .net "next_grant", 7 0, L_000001b086ec3080;  1 drivers
v000001b086f18400_0 .net "priorities", 7 0, L_000001b086f18180;  1 drivers
v000001b086f187c0_0 .net "request", 7 0, o000001b086ec5468;  0 drivers
o000001b086ec5198 .functor BUFZ 1, C4<z>; HiZ drive
v000001b086f18e00_0 .net "reset", 0 0, o000001b086ec5198;  0 drivers
L_000001b086f18040 .part o000001b086ec58e8, 0, 7;
L_000001b086f19a80 .part o000001b086ec58e8, 7, 1;
L_000001b086f18ae0 .concat [ 1 7 0 0], L_000001b086f19a80, L_000001b086f18040;
L_000001b086f19940 .concat [ 8 24 0 0], L_000001b086f18ae0, L_000001b086f1a050;
L_000001b086f18ea0 .arith/sum 32, L_000001b086ec3400, L_000001b086f1a098;
L_000001b086f193a0 .cmp/eq 32, L_000001b086f18ea0, L_000001b086f1a0e0;
L_000001b086f180e0 .part o000001b086ec58e8, 0, 7;
L_000001b086f18860 .part o000001b086ec58e8, 7, 1;
L_000001b086f19b20 .concat [ 1 7 0 0], L_000001b086f18860, L_000001b086f180e0;
L_000001b086f18f40 .arith/sum 8, L_000001b086ec3010, L_000001b086f1a170;
L_000001b086f18180 .functor MUXZ 8, L_000001b086f18f40, L_000001b086f1a128, L_000001b086f193a0, C4<>;
S_000001b086ebb090 .scope module, "c1" "control_ngprc" 2 21, 3 1 0, S_000001b086eb7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "ld_prior";
    .port_info 3 /OUTPUT 1 "ld_ng";
P_000001b086ec3c70 .param/l "Next_grant" 0 3 11, C4<1>;
P_000001b086ec3ca8 .param/l "Reset" 0 3 11, C4<0>;
v000001b086eace30_0 .net "clk", 0 0, o000001b086ec50d8;  alias, 0 drivers
v000001b086ead790_0 .var "ld_ng", 0 0;
v000001b086ead010_0 .var "ld_prior", 0 0;
v000001b086eacf70_0 .var "next_state", 0 0;
v000001b086ead0b0_0 .net "reset", 0 0, o000001b086ec5198;  alias, 0 drivers
v000001b086ead6f0_0 .var "state", 0 0;
E_000001b086eae1c0 .event posedge, v000001b086eace30_0;
E_000001b086eae680 .event anyedge, v000001b086ead6f0_0, v000001b086ead0b0_0;
S_000001b086ebb220 .scope module, "p_0" "Pipo_nw1" 2 23, 2 69 0, S_000001b086eb7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
    .port_info 4 /INPUT 1 "ld";
v000001b086ead8d0_0 .net "clk", 0 0, o000001b086ec50d8;  alias, 0 drivers
v000001b086eaced0_0 .net "d", 7 0, L_000001b086f18180;  alias, 1 drivers
v000001b086ead150_0 .net "ld", 0 0, v000001b086ead010_0;  alias, 1 drivers
v000001b086ead1f0_0 .var "q", 7 0;
v000001b086ead330_0 .net "reset", 0 0, o000001b086ec5198;  alias, 0 drivers
S_000001b086ebfcb0 .scope module, "p_1" "Pipo_w" 2 27, 2 35 0, S_000001b086eb7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "request";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /INPUT 1 "ld";
v000001b086ead290_0 .net "clk", 0 0, o000001b086ec50d8;  alias, 0 drivers
v000001b086ead3d0_0 .net "d", 7 0, L_000001b086ec3080;  alias, 1 drivers
v000001b086ead470_0 .net "ld", 0 0, v000001b086ead790_0;  alias, 1 drivers
v000001b086ead510_0 .var "q", 7 0;
v000001b086ead5b0_0 .net "request", 7 0, o000001b086ec5468;  alias, 0 drivers
v000001b086ead650_0 .net "reset", 0 0, o000001b086ec5198;  alias, 0 drivers
    .scope S_000001b086ebb090;
T_0 ;
    %wait E_000001b086eae1c0;
    %load/vec4 v000001b086ead0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b086ead6f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b086eacf70_0;
    %assign/vec4 v000001b086ead6f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b086ebb090;
T_1 ;
    %wait E_000001b086eae680;
    %load/vec4 v000001b086ead6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001b086ead6f0_0;
    %store/vec4 v000001b086eacf70_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000001b086ead0b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v000001b086eacf70_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b086eacf70_0, 0, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b086ebb090;
T_2 ;
    %wait E_000001b086eae1c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b086ead010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b086ead790_0, 0;
    %load/vec4 v000001b086ead6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v000001b086ead0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %assign/vec4 v000001b086ead010_0, 0;
    %load/vec4 v000001b086ead0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %assign/vec4 v000001b086ead790_0, 0;
    %jmp T_2.2;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b086ead010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b086ead790_0, 0;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b086ebb220;
T_3 ;
    %wait E_000001b086eae1c0;
    %load/vec4 v000001b086ead330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001b086ead1f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b086ead150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001b086eaced0_0;
    %assign/vec4 v000001b086ead1f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001b086ead1f0_0;
    %assign/vec4 v000001b086ead1f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b086ebfcb0;
T_4 ;
    %wait E_000001b086eae1c0;
    %load/vec4 v000001b086ead650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b086ead510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b086ead470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001b086ead3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v000001b086ead5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b086ead5b0_0;
    %assign/vec4 v000001b086ead510_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001b086ead3d0_0;
    %assign/vec4 v000001b086ead510_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001b086ead510_0;
    %assign/vec4 v000001b086ead510_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "structure_ngprc.v";
    "./controller_ngprc.v";
