
---------- Begin Simulation Statistics ----------
final_tick                                13888118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107387                       # Simulator instruction rate (inst/s)
host_mem_usage                                 895552                       # Number of bytes of host memory used
host_op_rate                                   214151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.12                       # Real time elapsed on the host
host_tick_rate                              149140517                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19941954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013888                       # Number of seconds simulated
sim_ticks                                 13888118000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3347291                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              55014                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            347830                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3969424                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1293100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3347291                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2054191                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3969424                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  320397                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       230367                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12859691                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7790509                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            348244                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2170565                       # Number of branches committed
system.cpu.commit.bw_lim_events               1065017                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9556497                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000002                       # Number of instructions committed
system.cpu.commit.committedOps               19941954                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11926046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.672135                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.528764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6535877     54.80%     54.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1372481     11.51%     66.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       880834      7.39%     73.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1061777      8.90%     82.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       431958      3.62%     86.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       247984      2.08%     88.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       176240      1.48%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       153878      1.29%     91.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1065017      8.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11926046                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     450688                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               182988                       # Number of function calls committed.
system.cpu.commit.int_insts                  19651547                       # Number of committed integer instructions.
system.cpu.commit.loads                       2226505                       # Number of loads committed
system.cpu.commit.membars                         620                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117725      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15774142     79.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61478      0.31%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37230      0.19%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5564      0.03%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            544      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54707      0.27%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57610      0.29%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82758      0.41%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2170494     10.88%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1338674      6.71%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56011      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172057      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19941954                       # Class of committed instruction
system.cpu.commit.refs                        3737236                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19941954                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.388812                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.388812                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2521678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2521678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71626.569871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71626.569871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77713.127525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77713.127525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2442611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2442611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5663298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5663298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        79067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        41200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        41200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2942763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2942763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37867                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1510914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1510914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64729.957216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64729.957216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62729.373627                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62729.373627                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1478682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1478682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2086375981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2086375981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1964683982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1964683982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31320                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.378058                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       129560                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4032592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4032592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69629.322644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69629.322644                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70930.188937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70930.188937                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3921293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3921293                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   7749673981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7749673981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027600                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       111299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         111299                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        42112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4907446982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4907446982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        69187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4032592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4032592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69629.322644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69629.322644                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70930.188937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70930.188937                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3921293                       # number of overall hits
system.cpu.dcache.overall_hits::total         3921293                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   7749673981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7749673981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027600                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       111299                       # number of overall misses
system.cpu.dcache.overall_misses::total        111299                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        42112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4907446982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4907446982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69187                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69187                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  68142                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          653                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             57.694257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8134350                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.986056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             69166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8134350                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1018.986056                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3990481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44378                       # number of writebacks
system.cpu.dcache.writebacks::total             44378                       # number of writebacks
system.cpu.decode.BlockedCycles               3741065                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               33767678                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4313276                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4505510                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 349118                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                474228                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2897629                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         46096                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1843660                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         20479                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     3969424                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2581898                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8097438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                131214                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18310050                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  520                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         1810                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4234                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  698236                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         14                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.285814                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4929946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1613497                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.318397                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13383197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.698581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.489836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7728203     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   306435      2.29%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   256261      1.91%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   376997      2.82%     64.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   388836      2.91%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   326884      2.44%     70.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   336989      2.52%     72.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   346743      2.59%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3315849     24.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13383197                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    753170                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   286342                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2581898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2581898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29377.883359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29377.883359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28412.909352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28412.909352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2431857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2431857                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4407886997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4407886997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       150041                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        150041                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3845942997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3845942997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       135359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       135359                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.520548                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         1206                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2581898                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2581898                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29377.883359                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29377.883359                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28412.909352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28412.909352                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2431857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2431857                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4407886997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4407886997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058113                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       150041                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         150041                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        14682                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14682                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3845942997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3845942997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052426                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052426                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       135359                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       135359                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2581898                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2581898                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29377.883359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29377.883359                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28412.909352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28412.909352                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2431857                       # number of overall hits
system.cpu.icache.overall_hits::total         2431857                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4407886997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4407886997                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058113                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       150041                       # number of overall misses
system.cpu.icache.overall_misses::total        150041                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        14682                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14682                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3845942997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3845942997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052426                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052426                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       135359                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       135359                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 135086                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.965979                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5299155                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.700700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            135359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5299155                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.700700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2567216                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       135086                       # number of writebacks
system.cpu.icache.writebacks::total            135086                       # number of writebacks
system.cpu.idleCycles                          504922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               447879                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2582167                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.828452                       # Inst execution rate
system.cpu.iew.exec_refs                      4746097                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1842826                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1506126                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3447581                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4239                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24722                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2225562                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29491704                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2903271                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            755306                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25393755                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11081                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                280519                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 349118                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295483                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           318154                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3728                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1396                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16566                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1221062                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       714821                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1396                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       330410                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         117469                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29652160                       # num instructions consuming a value
system.cpu.iew.wb_count                      25057316                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607577                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18015970                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.804227                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25218421                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36427345                       # number of integer regfile reads
system.cpu.int_regfile_writes                20450604                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.720040                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.720040                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            236508      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20558375     78.62%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                64818      0.25%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39190      0.15%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7897      0.03%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 646      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12444      0.05%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81396      0.31%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70577      0.27%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               91992      0.35%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4147      0.02%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2958451     11.31%     92.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1728225      6.61%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85654      0.33%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         208574      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26149064                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  598806                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1177608                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       544838                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             810526                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      425217                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016261                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  365069     85.85%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5861      1.38%     87.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    313      0.07%     87.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    49      0.01%     87.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  109      0.03%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22469      5.28%     92.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11894      2.80%     95.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               917      0.22%     95.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            18535      4.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25738967                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           65025529                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24512478                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38231953                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29480520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26149064                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11184                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9549650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             96598                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9865                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13686248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13383197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.953873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.366892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6433707     48.07%     48.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1079723      8.07%     56.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1177137      8.80%     64.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1122301      8.39%     73.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1059767      7.92%     81.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              888638      6.64%     87.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              922467      6.89%     94.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              464552      3.47%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              234905      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13383197                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.882837                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2582772                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1722                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            182475                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160157                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3447581                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2225562                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10172747                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    306                       # number of misc regfile writes
system.cpu.numCycles                         13888119                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     13888118000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2144745                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22977947                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               22                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 266966                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4599889                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   5651                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 39839                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              80087699                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32294707                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            36782837                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4650882                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1257197                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 349118                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1630971                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13804764                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            924338                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         48470247                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7592                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                524                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1552916                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            488                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     40359480                       # The number of ROB reads
system.cpu.rob.rob_writes                    60476674                       # The number of ROB writes
system.cpu.timesIdled                           49071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          699                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           699                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74620.039560                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74620.039560                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2376648260                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2376648260                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        31850                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          31850                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       135149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         135149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118656.425923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118656.425923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98952.162573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98952.162573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         129648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             129648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    652728999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    652728999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.040703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         5501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    539882999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    539882999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.040370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5456                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109450.128252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109450.128252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89458.989958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89458.989958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             17665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17665                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1493447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1493447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.435803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           13645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13645                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1220489000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1220489000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.435739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        13643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13643                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        37857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109790.438913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109790.438913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93748.544483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93748.544483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   2496415000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2496415000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.600629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        22738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         1955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1948376000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1948376000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.548987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.548987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        20783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20783                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       124000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       124000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       132834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       132834                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132834                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44378                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44378                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           135149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204316                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118656.425923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109662.809554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110844.021560                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98952.162573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92048.596991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92993.029412                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               129648                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                32784                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162432                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    652728999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3989862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4642590999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.040703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.526017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204996                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               5501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              36383                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41884                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            1957                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2002                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    539882999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3168865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3708747999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.040370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.497723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          5456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39882                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          135149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204316                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 118656.425923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109662.809554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110844.021560                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98952.162573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92048.596991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74620.039560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84835.167833                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              129648                       # number of overall hits
system.l2.overall_hits::.cpu.data               32784                       # number of overall hits
system.l2.overall_hits::total                  162432                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    652728999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3989862000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4642590999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.040703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.526017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204996                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              5501                       # number of overall misses
system.l2.overall_misses::.cpu.data             36383                       # number of overall misses
system.l2.overall_misses::total                 41884                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1957                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2002                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    539882999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3168865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2376648260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6085396259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.040370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.497723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.351084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         5456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        31850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71732                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            38268                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                  779                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               40564                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1120                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          70683                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1          467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1665                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.808329                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3316699                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     217.526275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       485.575721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1666.928087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1678.515094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.053107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.118549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.406965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.409794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988414                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2942                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     74779                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3316699                       # Number of tag accesses
system.l2.tags.tagsinuse                  4048.545177                       # Cycle average of tags in use
system.l2.tags.total_refs                      434341                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      4895                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38733                       # number of writebacks
system.l2.writebacks::total                     38733                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     125773.39                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42578.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     31687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23828.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       330.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       178.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     25142644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25142644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          25142644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         159182979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    146031017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330356640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178491571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         25142644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        159182979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    146031017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            508848211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178491571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178491571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        26837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.089913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.410574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.939344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9187     34.23%     34.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8868     33.04%     67.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3001     11.18%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1574      5.87%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          881      3.28%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          545      2.03%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          466      1.74%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          324      1.21%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1991      7.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26837                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4584576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4588032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2477248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2478912                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       349184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        349184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         349184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2210752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2028096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4588032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2478912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2478912                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         5456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        31689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     47488.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40400.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44035.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       349184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2207424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2027968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 25142643.517285782844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 158943349.991697937250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 146021800.794031262398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    259098530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1395552683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1395443456                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38733                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   8368245.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2477248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 178371756.345964223146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 324127263347                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              174854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36628                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            5456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        31689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38733                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38733                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    75.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2461                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001723660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.843848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.853106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.908806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2217     99.19%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.54%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   29917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     71688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71688                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       71688                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.50                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    56948                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  358170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   13888024000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3050094669                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1706957169                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.318568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.262291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.419770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1044     46.71%     46.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      4.21%     50.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              672     30.07%     80.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              238     10.65%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              155      6.94%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      1.07%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.13%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38733                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38733                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38733                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                68.56                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   26554                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1097580600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 98182140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2895576060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            502.923450                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     50313250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     365560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2908792750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2128410247                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2085168613                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6349873140                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             35848320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 52177455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       817322400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               264108600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         864183840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        756792840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6984660225                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          11387009887                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              102614760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1135388130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 93448320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2961176790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            504.860883                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     42310750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     371020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2740091000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2077277002                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2163770633                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6493648615                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             33178080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 49668960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       797691840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               247358160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         877091280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        716857680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7011567510                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          11309587367                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99435780                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       210728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       210728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7066944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7066944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7066944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           295122846                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          373968073                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71692                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71692    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71692                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        139040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              58045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38733                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28615                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13643                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58045                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       405594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       206515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                612109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17295040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7266816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24561856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13888118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          766726992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         406106970                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         207637880                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2492352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           323166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 316533     97.95%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6618      2.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             323166                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2409                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       203246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       407791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4224                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          118828                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            173215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       135086                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           55714                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            47935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31310                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        135359                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37857                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
