;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	ADD @12, @10
	SPL <121, @107
	SPL <121, @107
	MOV 0, @12
	SUB @-127, 100
	DJN <-30, 509
	SUB @1, @2
	SUB @1, @2
	SLT 12, @10
	DJN -1, @-20
	SUB #12, @1
	MOV 0, @12
	SUB @1, @2
	SUB #12, @1
	SUB @1, @2
	CMP @1, @2
	SUB @1, @2
	SUB @1, @2
	SUB -7, <-120
	SUB #12, @1
	ADD 271, 60
	ADD 271, 60
	ADD 30, 9
	SUB 0, @0
	SUB @-127, 100
	MOV -7, <-20
	ADD 30, 9
	SPL 0, <402
	SPL @300, 90
	DJN <121, 103
	ADD 30, 9
	DJN -1, @-20
	SUB -7, <-120
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <402
	CMP @-127, 100
	CMP -207, <-120
	DAT #0, #-1
	SPL <12, @30
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 271, 60
	SUB @-127, 100
