5 18 1fd81 6 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel6.2.vcd) 2 -o (mbit_sel6.2.cdd) 2 -v (mbit_sel6.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel6.2.v 1 27 1 
2 1 0 0 0 0 4 1 1008 0 0 4 1 c
2 2 0 0 0 0 4 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 32 1008 0 0 16 1 a
2 4 0 0 0 0 1 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 5 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 8 8 8 70008 9 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 9 9 9 70007 1 0 1008 0 0 32 48 4 0
2 8 9 9 9 80008 4 1 1008 0 0 4 1 c
2 9 9 9 9 6000c 4 4c 1008 7 8 4 18 0 f 0 0 0 0 a
2 10 9 9 9 20002 0 1 1410 0 0 4 1 b
2 11 9 9 9 2000c 4 37 1a 9 10
1 b 1 5 107000c 1 0 3 0 4 17 0 f 0 e 7 0
1 c 2 6 7000c 1 0 3 0 4 17 0 f 0 c 4 0
1 a 3 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
4 6 1 11 0 6
4 11 6 6 6 6
3 1 main.u$0 "main.u$0" 0 mbit_sel6.2.v 11 25 1 
