// Seed: 3985592312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd58,
    parameter id_5 = 32'd69,
    parameter id_6 = 32'd67
) (
    _id_1,
    id_2
);
  input logic [7:0] id_2;
  inout wire _id_1;
  logic [1 : id_1] id_3;
  bit id_4;
  assign id_4 = -1;
  parameter id_5 = 1 < 1;
  wire _id_6;
  defparam id_5.id_5 = id_5;
  always @(posedge 1 or 1) begin : LABEL_0
    if (-1'b0) id_4 <= -1;
    else begin : LABEL_1
      id_3 <= 1;
    end
  end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
  logic id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  logic [1  -  id_6 : id_1] id_17, id_18, id_19;
  wire id_20;
  specify
    if (-1) (negedge id_21 => (id_22 +: id_2)) = (id_19 == !id_2, id_2[1] : id_4  : -1);
    specparam id_23 = id_18;
  endspecify
endmodule
