
*** Running vivado
    with args -log axi_lite_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lite_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_lite_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_SOC/axi_lite/axi_lite/def_ipcore/vga_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_SOC/axi_lite/axi_lite/def_ipcore/par2per'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_SOC/axi_lite/axi_lite/def_ipcore/encode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_SOC/axi_lite/axi_lite/def_ipcore/m_axi_lite/m_axi_lite_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 334.043 ; gain = 67.977
Command: synth_design -top axi_lite_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 437.570 ; gain = 101.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_lite_wrapper' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/hdl/axi_lite_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'axi_lite' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:13]
INFO: [Synth 8-638] synthesizing module 'axi_lite_clk_wiz_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_clk_wiz_0_0' (1#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_lite_encode_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_encode_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_encode_0_0' (2#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_encode_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_encode_1_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_encode_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_encode_1_0' (3#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_encode_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_encode_2_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_encode_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_encode_2_0' (4#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_encode_2_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:173]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ila_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ila_0_0' (5#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_m_axi_lite_0_1' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_m_axi_lite_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_m_axi_lite_0_1' (6#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_m_axi_lite_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_par2ser_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_par2ser_0_0' (7#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_par2ser_1_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_par2ser_1_0' (8#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_par2ser_2_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_par2ser_2_0' (9#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_par2ser_3_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_par2ser_3_0' (10#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_par2ser_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_processing_system7_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_processing_system7_0_0' (11#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ps7_0_axi_periph_1' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:382]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_S4WI3V' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:697]
INFO: [Synth 8-638] synthesizing module 'axi_lite_auto_pc_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_auto_pc_0' (12#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_S4WI3V' (13#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:697]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ps7_0_axi_periph_1' (14#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:382]
INFO: [Synth 8-638] synthesizing module 'axi_lite_rst_ps7_0_50M_1' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_rst_ps7_0_50M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_rst_ps7_0_50M_1' (15#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_rst_ps7_0_50M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'axi_lite_rst_ps7_0_50M_1' requires 10 connections, but only 7 given [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_vga_module_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_vga_module_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_vga_module_0_0' (16#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_vga_module_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vga_module_0' of module 'axi_lite_vga_module_0_0' requires 11 connections, but only 10 given [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:363]
INFO: [Synth 8-638] synthesizing module 'axi_lite_xlconstant_0_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_xlconstant_0_0' (17#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_xlconstant_1_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_xlconstant_1_0' (18#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_lite_xlconstant_2_0' [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_xlconstant_2_0' (19#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/realtime/axi_lite_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm_axi_lite_0'. This will prevent further optimization [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:194]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps7_0_axi_periph'. This will prevent further optimization [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:291]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:173]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (20#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/synth/axi_lite.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_wrapper' (21#1) [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/hdl/axi_lite_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_S4WI3V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_S4WI3V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design axi_lite_ps7_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_lite_ps7_0_axi_periph_1 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 488.848 ; gain = 153.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.848 ; gain = 153.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc] for cell 'axi_lite_i/processing_system7_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc] for cell 'axi_lite_i/processing_system7_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp18/axi_lite_vga_module_0_0_in_context.xdc] for cell 'axi_lite_i/vga_module_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp18/axi_lite_vga_module_0_0_in_context.xdc] for cell 'axi_lite_i/vga_module_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp19/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp19/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp20/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_1'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp20/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_1'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp21/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_2'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp21/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_2'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp22/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_3'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp22/axi_lite_par2ser_0_0_in_context.xdc] for cell 'axi_lite_i/par2ser_3'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp23/axi_lite_encode_2_0_in_context.xdc] for cell 'axi_lite_i/encode_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp23/axi_lite_encode_2_0_in_context.xdc] for cell 'axi_lite_i/encode_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp24/axi_lite_encode_2_0_in_context.xdc] for cell 'axi_lite_i/encode_1'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp24/axi_lite_encode_2_0_in_context.xdc] for cell 'axi_lite_i/encode_1'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp25/axi_lite_encode_2_0_in_context.xdc] for cell 'axi_lite_i/encode_2'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp25/axi_lite_encode_2_0_in_context.xdc] for cell 'axi_lite_i/encode_2'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp26/axi_lite_clk_wiz_0_0_in_context.xdc] for cell 'axi_lite_i/clk_wiz_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp26/axi_lite_clk_wiz_0_0_in_context.xdc] for cell 'axi_lite_i/clk_wiz_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp27/axi_lite_xlconstant_0_0_in_context.xdc] for cell 'axi_lite_i/xlconstant_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp27/axi_lite_xlconstant_0_0_in_context.xdc] for cell 'axi_lite_i/xlconstant_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp28/axi_lite_xlconstant_1_0_in_context.xdc] for cell 'axi_lite_i/xlconstant_1'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp28/axi_lite_xlconstant_1_0_in_context.xdc] for cell 'axi_lite_i/xlconstant_1'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp29/axi_lite_m_axi_lite_0_1_in_context.xdc] for cell 'axi_lite_i/m_axi_lite_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp29/axi_lite_m_axi_lite_0_1_in_context.xdc] for cell 'axi_lite_i/m_axi_lite_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp30/axi_lite_rst_ps7_0_50M_1_in_context.xdc] for cell 'axi_lite_i/rst_ps7_0_50M'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp30/axi_lite_rst_ps7_0_50M_1_in_context.xdc] for cell 'axi_lite_i/rst_ps7_0_50M'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp31/axi_lite_xlconstant_2_0_in_context.xdc] for cell 'axi_lite_i/xlconstant_2'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp31/axi_lite_xlconstant_2_0_in_context.xdc] for cell 'axi_lite_i/xlconstant_2'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp32/axi_lite_ila_0_0_in_context.xdc] for cell 'axi_lite_i/ila_0'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp32/axi_lite_ila_0_0_in_context.xdc] for cell 'axi_lite_i/ila_0'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp33/axi_lite_auto_pc_0_in_context.xdc] for cell 'axi_lite_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp33/axi_lite_auto_pc_0_in_context.xdc] for cell 'axi_lite_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/constrs_1/new/axi_lite.xdc]
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/constrs_1/new/axi_lite.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/constrs_1/new/axi_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 824.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 824.238 ; gain = 488.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 824.238 ; gain = 488.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp17/axi_lite_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for r_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp19/axi_lite_par2ser_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for r_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp19/axi_lite_par2ser_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for r_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp19/axi_lite_par2ser_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for r_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp19/axi_lite_par2ser_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for g_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp20/axi_lite_par2ser_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for g_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp20/axi_lite_par2ser_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for g_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp20/axi_lite_par2ser_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for g_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp20/axi_lite_par2ser_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for b_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp21/axi_lite_par2ser_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for b_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp21/axi_lite_par2ser_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for b_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp21/axi_lite_par2ser_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for b_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp21/axi_lite_par2ser_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp22/axi_lite_par2ser_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp22/axi_lite_par2ser_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp22/axi_lite_par2ser_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp22/axi_lite_par2ser_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp26/axi_lite_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/.Xil/Vivado-11780-DESKTOP-JPATCP2/dcp26/axi_lite_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for axi_lite_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/encode_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/encode_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/encode_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/m_axi_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/par2ser_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/par2ser_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/par2ser_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/par2ser_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/vga_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_lite_i/xlconstant_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 824.238 ; gain = 488.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 824.238 ; gain = 488.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_lite_ps7_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_lite_ps7_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design axi_lite_ps7_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design axi_lite_ps7_0_axi_periph_1 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 824.238 ; gain = 488.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_lite_i/processing_system7_0/FCLK_CLK0' to pin 'axi_lite_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_lite_i/clk_wiz_0/clk_out1' to pin 'axi_lite_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_lite_i/clk_wiz_0/clk_out2' to pin 'axi_lite_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 841.242 ; gain = 505.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 841.316 ; gain = 505.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |axi_lite_auto_pc_0              |         1|
|2     |axi_lite_clk_wiz_0_0            |         1|
|3     |axi_lite_encode_0_0             |         1|
|4     |axi_lite_encode_1_0             |         1|
|5     |axi_lite_encode_2_0             |         1|
|6     |axi_lite_ila_0_0                |         1|
|7     |axi_lite_m_axi_lite_0_1         |         1|
|8     |axi_lite_par2ser_0_0            |         1|
|9     |axi_lite_par2ser_1_0            |         1|
|10    |axi_lite_par2ser_2_0            |         1|
|11    |axi_lite_par2ser_3_0            |         1|
|12    |axi_lite_processing_system7_0_0 |         1|
|13    |axi_lite_rst_ps7_0_50M_1        |         1|
|14    |axi_lite_vga_module_0_0         |         1|
|15    |axi_lite_xlconstant_0_0         |         1|
|16    |axi_lite_xlconstant_1_0         |         1|
|17    |axi_lite_xlconstant_2_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |axi_lite_auto_pc_0              |     1|
|2     |axi_lite_clk_wiz_0_0            |     1|
|3     |axi_lite_encode_0_0             |     1|
|4     |axi_lite_encode_1_0             |     1|
|5     |axi_lite_encode_2_0             |     1|
|6     |axi_lite_ila_0_0                |     1|
|7     |axi_lite_m_axi_lite_0_1         |     1|
|8     |axi_lite_par2ser_0_0            |     1|
|9     |axi_lite_par2ser_1_0            |     1|
|10    |axi_lite_par2ser_2_0            |     1|
|11    |axi_lite_par2ser_3_0            |     1|
|12    |axi_lite_processing_system7_0_0 |     1|
|13    |axi_lite_rst_ps7_0_50M_1        |     1|
|14    |axi_lite_vga_module_0_0         |     1|
|15    |axi_lite_xlconstant_0_0         |     1|
|16    |axi_lite_xlconstant_1_0         |     1|
|17    |axi_lite_xlconstant_2_0         |     1|
|18    |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |   517|
|2     |  axi_lite_i         |axi_lite                    |   516|
|3     |    ps7_0_axi_periph |axi_lite_ps7_0_axi_periph_1 |   177|
|4     |      s00_couplers   |s00_couplers_imp_S4WI3V     |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 851.508 ; gain = 180.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 851.508 ; gain = 515.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 863.246 ; gain = 529.203
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/synth_1/axi_lite_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_lite_wrapper_utilization_synth.rpt -pb axi_lite_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 863.609 ; gain = 0.012
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 16:00:07 2018...
