module Process (
    input wire CLK,
    input wire RST,
    input wire [15:0] audio_in,
    output reg [15:0] audio_out
);
    parameter GAIN = 2;
    always @(posedge CLK or negedge RST) begin
        if (!RST) begin
            audio_out <= 16'd0;
        end else begin

            if (audio_in > (16'd32767 / GAIN)) 
                audio_out <= 16'd32767;
            else
                audio_out <= audio_in * GAIN;
        end
    end
endmodule