--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
G:/Class/Digital System Design/Lab/3-7Seg-Adder/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml MimasV2TopModuleLX9.twx
MimasV2TopModuleLX9.ncd -o MimasV2TopModuleLX9.twr MimasV2TopModuleLX9.pcf

Design file:              MimasV2TopModuleLX9.ncd
Physical constraint file: MimasV2TopModuleLX9.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clocking_Instant/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clocking_Instant/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocking_Instant/dcm_sp_inst/CLKIN
  Logical resource: clocking_Instant/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clocking_Instant/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocking_Instant/dcm_sp_inst/CLKIN
  Logical resource: clocking_Instant/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clocking_Instant/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clocking_Instant/dcm_sp_inst/CLKIN
  Logical resource: clocking_Instant/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clocking_Instant/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clocking_Instant/clk0" derived from 
 NET "clocking_Instant/clkin1" PERIOD = 10 ns HIGH 50%;  duty cycle corrected 
to 10 nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 191 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point SevenSegmentDisplay_instant/clk_i (SLICE_X9Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_18 (FF)
  Destination:          SevenSegmentDisplay_instant/clk_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.787ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.617 - 0.714)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_18 to SevenSegmentDisplay_instant/clk_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y6.CQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/counter_18
    SLICE_X9Y24.AX       net (fanout=2)        2.148   SevenSegmentDisplay_instant/counter<18>
    SLICE_X9Y24.CLK      Tdick                 0.114   SevenSegmentDisplay_instant/clk_i
                                                       SevenSegmentDisplay_instant/clk_i
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (0.639ns logic, 2.148ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point SevenSegmentDisplay_instant/counter_17 (SLICE_X4Y6.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_0 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_0 to SevenSegmentDisplay_instant/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.AQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter_0
    SLICE_X4Y2.A5        net (fanout=1)        0.456   SevenSegmentDisplay_instant/counter<0>
    SLICE_X4Y2.COUT      Topcya                0.474   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/Mcount_counter_lut<0>_INV_0
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<15>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CLK       Tcinck                0.303   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/Mcount_counter_xor<18>
                                                       SevenSegmentDisplay_instant/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.581ns logic, 0.468ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_4 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_4 to SevenSegmentDisplay_instant/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.AQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/counter_4
    SLICE_X4Y3.A5        net (fanout=1)        0.456   SevenSegmentDisplay_instant/counter<4>
    SLICE_X4Y3.COUT      Topcya                0.474   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/counter<4>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<15>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CLK       Tcinck                0.303   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/Mcount_counter_xor<18>
                                                       SevenSegmentDisplay_instant/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.488ns logic, 0.465ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_3 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_3 to SevenSegmentDisplay_instant/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.DQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter_3
    SLICE_X4Y2.D5        net (fanout=1)        0.448   SevenSegmentDisplay_instant/counter<3>
    SLICE_X4Y2.COUT      Topcyd                0.312   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter<3>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<15>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CLK       Tcinck                0.303   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/Mcount_counter_xor<18>
                                                       SevenSegmentDisplay_instant/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.419ns logic, 0.460ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point SevenSegmentDisplay_instant/counter_18 (SLICE_X4Y6.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_0 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_0 to SevenSegmentDisplay_instant/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.AQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter_0
    SLICE_X4Y2.A5        net (fanout=1)        0.456   SevenSegmentDisplay_instant/counter<0>
    SLICE_X4Y2.COUT      Topcya                0.474   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/Mcount_counter_lut<0>_INV_0
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<15>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CLK       Tcinck                0.272   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/Mcount_counter_xor<18>
                                                       SevenSegmentDisplay_instant/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.550ns logic, 0.468ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_4 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_4 to SevenSegmentDisplay_instant/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.AQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/counter_4
    SLICE_X4Y3.A5        net (fanout=1)        0.456   SevenSegmentDisplay_instant/counter<4>
    SLICE_X4Y3.COUT      Topcya                0.474   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/counter<4>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<15>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CLK       Tcinck                0.272   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/Mcount_counter_xor<18>
                                                       SevenSegmentDisplay_instant/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.457ns logic, 0.465ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SevenSegmentDisplay_instant/counter_3 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_100MHz rising at 0.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SevenSegmentDisplay_instant/counter_3 to SevenSegmentDisplay_instant/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.DQ        Tcko                  0.525   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter_3
    SLICE_X4Y2.D5        net (fanout=1)        0.448   SevenSegmentDisplay_instant/counter<3>
    SLICE_X4Y2.COUT      Topcyd                0.312   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter<3>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<3>
    SLICE_X4Y3.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<7>
    SLICE_X4Y4.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<11>
    SLICE_X4Y5.COUT      Tbyp                  0.093   SevenSegmentDisplay_instant/counter<15>
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CIN       net (fanout=1)        0.003   SevenSegmentDisplay_instant/Mcount_counter_cy<15>
    SLICE_X4Y6.CLK       Tcinck                0.272   SevenSegmentDisplay_instant/counter<18>
                                                       SevenSegmentDisplay_instant/Mcount_counter_xor<18>
                                                       SevenSegmentDisplay_instant/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (1.388ns logic, 0.460ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clocking_Instant/clk0" derived from
 NET "clocking_Instant/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point SevenSegmentDisplay_instant/counter_1 (SLICE_X4Y2.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SevenSegmentDisplay_instant/counter_1 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz rising at 10.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SevenSegmentDisplay_instant/counter_1 to SevenSegmentDisplay_instant/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.BQ        Tcko                  0.234   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter_1
    SLICE_X4Y2.B5        net (fanout=1)        0.059   SevenSegmentDisplay_instant/counter<1>
    SLICE_X4Y2.CLK       Tah         (-Th)    -0.237   SevenSegmentDisplay_instant/counter<3>
                                                       SevenSegmentDisplay_instant/counter<1>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<3>
                                                       SevenSegmentDisplay_instant/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point SevenSegmentDisplay_instant/counter_5 (SLICE_X4Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SevenSegmentDisplay_instant/counter_5 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz rising at 10.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SevenSegmentDisplay_instant/counter_5 to SevenSegmentDisplay_instant/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.BQ        Tcko                  0.234   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/counter_5
    SLICE_X4Y3.B5        net (fanout=1)        0.059   SevenSegmentDisplay_instant/counter<5>
    SLICE_X4Y3.CLK       Tah         (-Th)    -0.237   SevenSegmentDisplay_instant/counter<7>
                                                       SevenSegmentDisplay_instant/counter<5>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<7>
                                                       SevenSegmentDisplay_instant/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point SevenSegmentDisplay_instant/counter_9 (SLICE_X4Y4.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SevenSegmentDisplay_instant/counter_9 (FF)
  Destination:          SevenSegmentDisplay_instant/counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz rising at 10.000ns
  Destination Clock:    CLK_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SevenSegmentDisplay_instant/counter_9 to SevenSegmentDisplay_instant/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y4.BQ        Tcko                  0.234   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/counter_9
    SLICE_X4Y4.B5        net (fanout=1)        0.059   SevenSegmentDisplay_instant/counter<9>
    SLICE_X4Y4.CLK       Tah         (-Th)    -0.237   SevenSegmentDisplay_instant/counter<11>
                                                       SevenSegmentDisplay_instant/counter<9>_rt
                                                       SevenSegmentDisplay_instant/Mcount_counter_cy<11>
                                                       SevenSegmentDisplay_instant/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clocking_Instant/clk0" derived from
 NET "clocking_Instant/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clocking_Instant/dcm_sp_inst/CLK0
  Logical resource: clocking_Instant/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clocking_Instant/clk0
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocking_Instant/clkout1_buf/I0
  Logical resource: clocking_Instant/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clocking_Instant/clk0
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I
  Logical resource: SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I
  Location pin: BUFIO2FB_X3Y7.I
  Clock network: CLK_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clocking_Instant/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clocking_Instant/clkin1        |     10.000ns|      5.340ns|      4.000ns|            0|            0|            0|          191|
| clocking_Instant/clk0         |     10.000ns|      4.000ns|          N/A|            0|            0|          191|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.019|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 191 paths, 0 nets, and 35 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 17 23:51:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



