Information: Updating design information... (UID-85)
 
****************************************
Report : area
Design : cla_adder
Version: B-2008.09-SP4
Date   : Fri Apr  8 12:40:58 2016
****************************************

Library(s) Used:

    tcbn65gpluswc (File: /cadtools/tsmc/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_121b/tcbn65gpluswc.db)

Number of ports:               20
Number of nets:                40
Number of cells:               27
Number of references:           3

Combinational area:         75.600000
Noncombinational area:       0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:            75.600000
Total area:                 undefined
1
