# Homework1_basicverilog
This contains basic Verilog files(Sequence detector, JTAG controller)
