# vsim -coverage -l counter_64bit_check.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit counter_64bit_check.ucdb; log -r /*;run -all" 
# Start time: 21:05:40 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../rtl/timer_top.v(89): (vopt-2685) [TFMPC] - Too few port connections for 'i_inst'.  Expected 7, found 6.
# ** Warning: ../rtl/timer_top.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'clear'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit counter_64bit_check.ucdb
#  log -r /*
# run -all
# ============================================================================================
#                                     COUNTER 64BIT CHECK                                     
# ============================================================================================
# 
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =        335:    div_val = 4'b0000  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =        475:    [FAIL]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
#  t =        475:    [EXPECTED]: counter is counting. Count value must be more than 64'b0                       
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =        785:    div_val = 4'b0000  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =        995:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000101 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =       1335:    div_val = 4'b0000  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =       1545:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000001011 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =       1885:    div_val = 4'b0000  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =       2095:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000001011 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =       2375:    div_val = 4'b0000  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =       2475:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =       2885:    div_val = 4'b0001  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =       3025:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000110 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =       3335:    div_val = 4'b0001  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =       3545:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000001110 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =       3885:    div_val = 4'b0001  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =       4095:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010100 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =       4435:    div_val = 4'b0001  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =       4645:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010100 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =       4925:    div_val = 4'b0001  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =       5025:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =       5435:    div_val = 4'b0010  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =       5675:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000011 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =       5985:    div_val = 4'b0010  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =       6295:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000001011 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =       6635:    div_val = 4'b0010  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =       6945:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010001 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =       7285:    div_val = 4'b0010  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =       7595:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010001 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =       7875:    div_val = 4'b0010  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =       7975:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =       8385:    div_val = 4'b0011  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =       8825:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000010 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =       9135:    div_val = 4'b0011  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =       9645:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000001101 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =       9985:    div_val = 4'b0011  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =      10495:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010011 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =      10835:    div_val = 4'b0011  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      11345:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010011 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =      11625:    div_val = 4'b0011  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      11725:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =      12135:    div_val = 4'b0100  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =      12975:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000001 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =      13285:    div_val = 4'b0100  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =      14195:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000010100 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =      14535:    div_val = 4'b0100  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =      15445:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000011010 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =      15785:    div_val = 4'b0100  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      16695:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000011010 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =      16975:    div_val = 4'b0100  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      17075:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =      17485:    div_val = 4'b0101  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =      19125:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000001 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =      19435:    div_val = 4'b0101  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =      21145:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000100100 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =      21485:    div_val = 4'b0101  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =      23195:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000101010 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =      23535:    div_val = 4'b0101  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      25245:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000101010 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =      25525:    div_val = 4'b0101  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      25625:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =      26035:    div_val = 4'b0110  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =      29275:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000001 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =      29585:    div_val = 4'b0110  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =      32895:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000001000100 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =      33235:    div_val = 4'b0110  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =      36545:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000001001010 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =      36885:    div_val = 4'b0110  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      40195:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000001001010 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =      40475:    div_val = 4'b0110  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      40575:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =      40985:    div_val = 4'b0111  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =      47425:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000001 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =      47735:    div_val = 4'b0111  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =      54245:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000010000100 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =      54585:    div_val = 4'b0111  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =      61095:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000010001010 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =      61435:    div_val = 4'b0111  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      67945:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000010001010 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =      68225:    div_val = 4'b0111  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =      68325:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# 
# ============================================================================================
# ====================================[ COUNTER 64BIT CHECK ]=================================
# ============================================================================================
#  t =      68735:    div_val = 4'b1000  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b1              
#  t =      81575:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000001 
# 
# ==================================[ TEST: TURNED OFF DIV_EN ]==================================
# 
#  t =      81885:    div_val = 4'b1000  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b1              
#  t =      94795:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000100000100 
# 
# ==================================[ TEST: TURNED OFF TIMER_EN  ]================================
# 
#  t =      95135:    div_val = 4'b1000  ,  count_clr = 1'b0  ,  div_en  = 1'b1  ,  timer_en = 1'b0              
#  t =     108045:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000100001010 
# 
# =========================[ TEST: TURNED OFF BOTH DIV_EN && TIMER_EN  ]==========================
# 
#  t =     108385:    div_val = 4'b1000  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =     121295:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000100001010 
# 
# =================================[ TEST: TURNED OFF COUNT_CLR  ]================================
# 
#  t =     121575:    div_val = 4'b1000  ,  count_clr = 1'b0  ,  div_en  = 1'b0  ,  timer_en = 1'b0              
#  t =     121675:    [PASS]    : count  =  64'b0000000000000000000000000000000000000000000000000000000000000000 
# count = 0000000000000000000000000000000000000000000000000000000000000000
# ** Note: $finish    : ../tb/test_bench.v(50)
#    Time: 121925 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 21:05:41 on Apr 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
