<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: topshiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue Mar 23 10:49:29 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SH00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   70.987MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.682ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              13.937ns  (43.1% logic, 56.9% route), 19 logic levels.

 Constraint Details:

     13.937ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.682ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19A.CLK to     R14C19A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.628     R14C19A.Q0 to     R15C18C.A1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R15C18C.A1 to     R15C18C.F1 SH00/OSC01/SLICE_41
ROUTE         1     1.254     R15C18C.F1 to     R15C19D.B1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C19D.B1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R14C19C.FCI to    R14C19C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R14C19C.FCO to    R14C19D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R14C19D.FCI to     R14C19D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R14C19D.F0 to    R14C19D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   13.937   (43.1% logic, 56.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              13.918ns  (43.1% logic, 56.9% route), 19 logic levels.

 Constraint Details:

     13.918ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.701ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.515     R14C17D.Q1 to     R15C18C.C0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R15C18C.C0 to     R15C18C.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R15C18C.F0 to     R15C19D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C19D.C1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R14C19C.FCI to    R14C19C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R14C19C.FCO to    R14C19D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R14C19D.FCI to     R14C19D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R14C19D.F0 to    R14C19D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   13.918   (43.1% logic, 56.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C17D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.741ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[20]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              13.878ns  (46.5% logic, 53.5% route), 20 logic levels.

 Constraint Details:

     13.878ns physical path delay SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.741ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19C.CLK to     R14C19C.Q1 SH00/OSC01/SLICE_2 (from SH00/sclk)
ROUTE         5     1.464     R14C19C.Q1 to     R15C20C.C1 SH00/OSC01/sdiv[20]
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 SH00/OSC01/SLICE_29
ROUTE         4     0.625     R15C20C.F1 to     R15C20D.B1 SH00/OSC01/oscout18_2
CTOF_DEL    ---     0.452     R15C20D.B1 to     R15C20D.F1 SH00/OSC01/SLICE_35
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SH00/OSC01/oscout38lto21_1
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SH00/OSC01/SLICE_35
ROUTE         1     1.149     R15C20D.F0 to     R15C18D.A0 SH00/OSC01/oscout38lto21_2
CTOF_DEL    ---     0.452     R15C18D.A0 to     R15C18D.F0 SH00/OSC01/SLICE_30
ROUTE         1     0.839     R15C18D.F0 to     R16C19B.D1 SH00/OSC01/oscout38
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SH00/OSC01/SLICE_24
ROUTE         2     0.392     R16C19B.F1 to     R16C19B.C0 SH00/OSC01/oscout_0_sqmuxa_7
CTOF_DEL    ---     0.452     R16C19B.C0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R14C19C.FCI to    R14C19C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R14C19C.FCO to    R14C19D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R14C19D.FCI to     R14C19D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R14C19D.F0 to    R14C19D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   13.878   (46.5% logic, 53.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              13.843ns  (42.7% logic, 57.3% route), 18 logic levels.

 Constraint Details:

     13.843ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.776ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19A.CLK to     R14C19A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.628     R14C19A.Q0 to     R15C18C.A1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R15C18C.A1 to     R15C18C.F1 SH00/OSC01/SLICE_41
ROUTE         1     1.254     R15C18C.F1 to     R15C19D.B1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C19D.B1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R14C19C.FCI to     R14C19C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F1 to    R14C19C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   13.843   (42.7% logic, 57.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.795ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              13.824ns  (42.7% logic, 57.3% route), 18 logic levels.

 Constraint Details:

     13.824ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.795ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.515     R14C17D.Q1 to     R15C18C.C0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R15C18C.C0 to     R15C18C.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R15C18C.F0 to     R15C19D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C19D.C1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R14C19C.FCI to     R14C19C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F1 to    R14C19C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   13.824   (42.7% logic, 57.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C17D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              13.791ns  (42.5% logic, 57.5% route), 18 logic levels.

 Constraint Details:

     13.791ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.828ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19A.CLK to     R14C19A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.628     R14C19A.Q0 to     R15C18C.A1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R15C18C.A1 to     R15C18C.F1 SH00/OSC01/SLICE_41
ROUTE         1     1.254     R15C18C.F1 to     R15C19D.B1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C19D.B1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R14C19C.FCI to     R14C19C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F0 to    R14C19C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   13.791   (42.5% logic, 57.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.835ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[20]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              13.784ns  (46.1% logic, 53.9% route), 19 logic levels.

 Constraint Details:

     13.784ns physical path delay SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.835ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19C.CLK to     R14C19C.Q1 SH00/OSC01/SLICE_2 (from SH00/sclk)
ROUTE         5     1.464     R14C19C.Q1 to     R15C20C.C1 SH00/OSC01/sdiv[20]
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 SH00/OSC01/SLICE_29
ROUTE         4     0.625     R15C20C.F1 to     R15C20D.B1 SH00/OSC01/oscout18_2
CTOF_DEL    ---     0.452     R15C20D.B1 to     R15C20D.F1 SH00/OSC01/SLICE_35
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SH00/OSC01/oscout38lto21_1
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SH00/OSC01/SLICE_35
ROUTE         1     1.149     R15C20D.F0 to     R15C18D.A0 SH00/OSC01/oscout38lto21_2
CTOF_DEL    ---     0.452     R15C18D.A0 to     R15C18D.F0 SH00/OSC01/SLICE_30
ROUTE         1     0.839     R15C18D.F0 to     R16C19B.D1 SH00/OSC01/oscout38
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SH00/OSC01/SLICE_24
ROUTE         2     0.392     R16C19B.F1 to     R16C19B.C0 SH00/OSC01/oscout_0_sqmuxa_7
CTOF_DEL    ---     0.452     R16C19B.C0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R14C19C.FCI to     R14C19C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F1 to    R14C19C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   13.784   (46.1% logic, 53.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.847ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              13.772ns  (42.5% logic, 57.5% route), 18 logic levels.

 Constraint Details:

     13.772ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.847ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.515     R14C17D.Q1 to     R15C18C.C0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R15C18C.C0 to     R15C18C.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R15C18C.F0 to     R15C19D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C19D.C1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R14C19C.FCI to     R14C19C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F0 to    R14C19C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   13.772   (42.5% logic, 57.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C17D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.887ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[20]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              13.732ns  (45.9% logic, 54.1% route), 19 logic levels.

 Constraint Details:

     13.732ns physical path delay SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.887ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19C.CLK to     R14C19C.Q1 SH00/OSC01/SLICE_2 (from SH00/sclk)
ROUTE         5     1.464     R14C19C.Q1 to     R15C20C.C1 SH00/OSC01/sdiv[20]
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 SH00/OSC01/SLICE_29
ROUTE         4     0.625     R15C20C.F1 to     R15C20D.B1 SH00/OSC01/oscout18_2
CTOF_DEL    ---     0.452     R15C20D.B1 to     R15C20D.F1 SH00/OSC01/SLICE_35
ROUTE         1     0.384     R15C20D.F1 to     R15C20D.C0 SH00/OSC01/oscout38lto21_1
CTOF_DEL    ---     0.452     R15C20D.C0 to     R15C20D.F0 SH00/OSC01/SLICE_35
ROUTE         1     1.149     R15C20D.F0 to     R15C18D.A0 SH00/OSC01/oscout38lto21_2
CTOF_DEL    ---     0.452     R15C18D.A0 to     R15C18D.F0 SH00/OSC01/SLICE_30
ROUTE         1     0.839     R15C18D.F0 to     R16C19B.D1 SH00/OSC01/oscout38
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SH00/OSC01/SLICE_24
ROUTE         2     0.392     R16C19B.F1 to     R16C19B.C0 SH00/OSC01/oscout_0_sqmuxa_7
CTOF_DEL    ---     0.452     R16C19B.C0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R14C19B.FCI to    R14C19B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R14C19B.FCO to    R14C19C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R14C19C.FCI to     R14C19C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F0 to    R14C19C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   13.732   (45.9% logic, 54.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              13.697ns  (42.1% logic, 57.9% route), 17 logic levels.

 Constraint Details:

     13.697ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.922ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C19A.CLK to     R14C19A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.628     R14C19A.Q0 to     R15C18C.A1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R15C18C.A1 to     R15C18C.F1 SH00/OSC01/SLICE_41
ROUTE         1     1.254     R15C18C.F1 to     R15C19D.B1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R15C19D.B1 to     R15C19D.F1 SH00/OSC01/SLICE_21
ROUTE         6     0.945     R15C19D.F1 to     R14C20A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R14C20A.D0 to     R14C20A.F0 SH00/OSC01/SLICE_39
ROUTE         1     0.678     R14C20A.F0 to     R16C20A.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R16C20A.C0 to     R16C20A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.859     R16C20A.F0 to     R16C19B.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.865     R16C19B.F0 to     R16C20B.A0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20B.A0 to     R16C20B.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.705     R16C20B.F0 to     R14C17A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R14C17A.B0 to    R14C17A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R14C17A.FCO to    R14C17B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R14C17B.FCI to    R14C17B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R14C17B.FCO to    R14C17C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R14C17C.FCI to    R14C17C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R14C17C.FCO to    R14C17D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R14C17D.FCI to    R14C17D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R14C17D.FCO to    R14C18A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R14C18A.FCI to    R14C18A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R14C18B.FCI to    R14C18B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R14C18C.FCI to    R14C18C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R14C18D.FCI to    R14C18D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R14C18D.FCO to    R14C19A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R14C19A.FCI to    R14C19A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R14C19A.FCO to    R14C19B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R14C19B.FCI to     R14C19B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R14C19B.F1 to    R14C19B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   13.697   (42.1% logic, 57.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R14C19B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   70.987MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   70.987 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 251 connections (74.26% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue Mar 23 10:49:29 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SH00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[20]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19C.CLK to     R14C19C.Q1 SH00/OSC01/SLICE_2 (from SH00/sclk)
ROUTE         5     0.132     R14C19C.Q1 to     R14C19C.A1 SH00/OSC01/sdiv[20]
CTOF_DEL    ---     0.101     R14C19C.A1 to     R14C19C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R14C19C.F1 to    R14C19C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[3]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17C.CLK to     R14C17C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R14C17C.Q0 to     R14C17C.A0 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R14C17C.A0 to     R14C17C.F0 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 SH00/OSC01/sdiv_12[3] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[9]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[9]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q0 SH00/OSC01/SLICE_7 (from SH00/sclk)
ROUTE         3     0.132     R14C18B.Q0 to     R14C18B.A0 SH00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R14C18B.A0 to     R14C18B.F0 SH00/OSC01/SLICE_7
ROUTE         1     0.000     R14C18B.F0 to    R14C18B.DI0 SH00/OSC01/sdiv_12[9] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[1]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[1]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q0 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R14C17B.Q0 to     R14C17B.A0 SH00/OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R14C17B.A0 to     R14C17B.F0 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R14C17B.F0 to    R14C17B.DI0 SH00/OSC01/sdiv_12[1] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[7]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     0.132     R14C18A.Q0 to     R14C18A.A0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.101     R14C18A.A0 to     R14C18A.F0 SH00/OSC01/SLICE_8
ROUTE         1     0.000     R14C18A.F0 to    R14C18A.DI0 SH00/OSC01/sdiv_12[7] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[6]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17D.CLK to     R14C17D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.132     R14C17D.Q1 to     R14C17D.A1 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.101     R14C17D.A1 to     R14C17D.F1 SH00/OSC01/SLICE_9
ROUTE         1     0.000     R14C17D.F1 to    R14C17D.DI1 SH00/OSC01/sdiv_12[6] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[4]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17C.CLK to     R14C17C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R14C17C.Q1 to     R14C17C.A1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R14C17C.A1 to     R14C17C.F1 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R14C17C.F1 to    R14C17C.DI1 SH00/OSC01/sdiv_12[4] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[2]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[2]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q1 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R14C17B.Q1 to     R14C17B.A1 SH00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R14C17B.A1 to     R14C17B.F1 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 SH00/OSC01/sdiv_12[2] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C17B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[11]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[11]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SH00/OSC01/SLICE_6 (from SH00/sclk)
ROUTE         3     0.132     R14C18C.Q0 to     R14C18C.A0 SH00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R14C18C.A0 to     R14C18C.F0 SH00/OSC01/SLICE_6
ROUTE         1     0.000     R14C18C.F0 to    R14C18C.DI0 SH00/OSC01/sdiv_12[11] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[8]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[8]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q1 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         3     0.132     R14C18A.Q1 to     R14C18A.A1 SH00/OSC01/sdiv[8]
CTOF_DEL    ---     0.101     R14C18A.A1 to     R14C18A.F1 SH00/OSC01/SLICE_8
ROUTE         1     0.000     R14C18A.F1 to    R14C18A.DI1 SH00/OSC01/sdiv_12[8] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R14C18A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 251 connections (74.26% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
