
/***********************************************************************************
File:				PhyRxAgcPage1Regs.h
Module:				phyRxAgcPage1
SOC Revision:		843
Purpose:
Description:		This File was auto generated using SOC Online

************************************************************************************/
#ifndef _PHY_RX_AGC_PAGE_1_REGS_H_
#define _PHY_RX_AGC_PAGE_1_REGS_H_

/*---------------------------------------------------------------------------------
/						Registers Addresses													 
/----------------------------------------------------------------------------------*/
#include "HwMemoryMap.h"

#define PHY_RX_AGC_PAGE_1_BASE_ADDRESS                             MEMORY_MAP_UNIT_50_BASE_ADDRESS
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF00         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14000)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF01         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14004)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF02         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14008)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF03         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1400C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF04         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14010)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF05         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14014)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF06         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14018)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF07         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1401C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF08         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14020)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF09         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14024)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14028)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1402C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14030)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14034)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14038)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1403C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14040)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14044)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF12         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14048)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF13         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1404C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF14         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14050)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF15         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14054)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF17         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1405C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF18         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14060)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF19         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14064)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14068)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1406C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14070)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14074)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14078)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1407C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF20         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14080)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF21         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14084)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF22         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14088)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF24         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14090)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF26         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14098)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF28         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF29         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140A4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140B8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF30         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF31         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF32         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140C8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF33         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140CC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF34         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140D0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF35         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140D4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF36         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140D8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF38         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140E0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF39         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140E4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x140FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF40         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14100)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF41         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14104)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF42         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14108)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF43         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1410C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF44         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14110)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF45         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14114)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF46         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14118)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF47         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1411C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF48         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14120)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF49         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14124)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14128)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1412C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14130)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14134)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14138)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1413C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF50         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14140)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF51         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14144)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF52         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14148)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF53         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1414C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF54         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14150)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF55         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14154)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF57         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1415C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF58         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14160)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF59         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14164)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14168)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1416C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14170)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14174)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14178)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1417C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF60         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14180)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF61         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14184)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF62         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14188)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF64         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14190)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF66         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14198)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF68         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF69         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141A4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141B8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF70         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF71         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF72         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141C8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF73         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141CC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF74         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141D0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF75         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141D4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF76         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141D8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF78         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141E0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF79         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141E4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x141FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF80         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14200)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF81         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14204)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF82         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14208)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF83         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1420C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF84         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14210)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF85         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14214)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF86         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14218)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF87         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1421C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF88         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14220)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF89         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14224)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14228)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1422C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14230)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14234)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14238)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1423C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF90         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14240)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF91         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14244)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF92         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14248)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF93         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1424C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF94         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14250)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF95         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14254)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF97         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1425C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF98         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14260)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF99         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14264)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9A         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14268)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9B         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1426C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9C         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14270)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9D         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14274)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9E         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14278)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9F         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1427C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA0         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14280)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA1         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14284)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA2         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14288)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA4         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14290)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA6         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14298)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA8         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA9         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142A4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAA         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAC         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAD         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAE         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142B8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAF         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB0         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB1         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB2         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142C8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB3         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142CC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB4         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142D0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB5         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142D4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB6         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142D8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB8         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142E0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB9         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142E4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBA         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBB         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBC         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBD         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBE         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBF         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x142FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC0         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14300)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC1         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14304)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC2         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14308)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC3         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1430C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC4         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14310)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC5         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14314)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC6         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14318)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC7         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1431C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC8         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14320)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC9         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14324)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCA         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14328)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCB         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1432C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCC         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14330)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCD         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14334)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCE         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14338)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCF         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1433C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD0         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14340)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD1         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14344)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD2         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14348)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD3         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1434C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD4         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14350)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD5         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14354)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD7         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1435C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD8         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14360)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD9         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14364)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDA         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14368)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDB         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1436C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDC         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14370)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDD         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14374)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDE         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14378)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDF         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1437C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE0         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14380)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE1         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14384)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE2         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14388)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE4         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14390)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE6         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14398)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE8         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE9         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143A4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEA         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEC         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFED         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEE         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143B8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEF         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF0         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF1         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF2         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143C8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF3         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143CC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF4         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143D0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF5         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143D4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF6         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143D8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF8         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143E0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF9         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143E4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFA         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFB         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFC         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFD         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFE         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFF         (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x143FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF100        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14400)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF101        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14404)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF102        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14408)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF103        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1440C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF104        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14410)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF105        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14414)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF106        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14418)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF107        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1441C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF108        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14420)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF109        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14424)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10A        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14428)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10B        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1442C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10C        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14430)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10D        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14434)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10E        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14438)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10F        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1443C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF110        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14440)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF111        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14444)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF112        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14448)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF113        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1444C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF114        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14450)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF115        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14454)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF116        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14458)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF117        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1445C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF118        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14460)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF119        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14464)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11A        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14468)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11B        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1446C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11C        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14470)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11D        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14474)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11E        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14478)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11F        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1447C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF120        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14480)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF121        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14484)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF122        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14488)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF123        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1448C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF124        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14490)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF125        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14494)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF126        (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14498)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC140    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14500)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC141    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14504)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC142    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14508)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC149    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14524)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14A    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14528)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14B    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1452C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14C    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14530)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14D    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14534)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14E    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14538)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14F    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1453C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC150    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14540)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC151    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14544)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC152    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14548)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC157    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1455C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC158    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14560)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC159    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14564)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC15A    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14568)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC15B    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1456C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC163    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1458C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC164    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14590)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC165    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14594)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC166    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14598)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC167    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1459C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC168    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16A    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16B    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145AC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16C    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16D    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16F    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC170    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC171    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17A    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17B    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17C    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17D    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17E    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17F    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x145FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC180    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14600)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC181    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14604)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC182    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14608)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC183    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1460C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC184    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14610)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC185    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14614)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC186    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14618)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC187    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1461C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC188    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14620)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC189    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14624)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18A    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14628)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18B    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1462C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18C    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14630)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18D    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14634)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18E    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14638)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18F    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1463C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC190    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14640)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC191    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14644)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC192    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14648)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC193    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1464C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC194    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14650)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC195    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14654)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC196    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14658)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC197    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1465C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC198    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14660)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC199    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14664)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A6    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14698)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A7    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1469C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A8    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A9    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146A4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AA    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AB    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146AC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AC    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AD    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AE    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146B8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AF    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B0    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B1    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B3    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146CC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B4    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146D0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B5    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146D4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B6    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146D8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B7    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146DC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B8    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146E0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B9    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146E4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BA    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BB    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BC    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BD    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BE    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BF    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x146FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C0    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14700)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C1    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14704)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C2    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14708)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C3    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1470C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C4    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14710)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C5    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14714)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C6    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14718)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C7    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1471C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C8    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14720)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C9    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14724)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CA    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14728)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CB    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1472C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CC    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14730)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CD    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14734)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CE    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14738)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CF    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1473C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D0    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14740)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D1    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14744)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D2    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14748)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D3    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1474C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D4    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14750)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D5    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14754)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D6    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14758)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D7    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1475C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D8    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14760)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D9    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14764)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E0    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14780)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E1    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14784)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E2    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14788)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E3    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1478C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E4    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14790)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E5    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14794)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E6    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14798)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E7    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1479C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E8    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147A0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E9    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147A4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EA    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147A8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EB    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147AC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EC    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147B0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1ED    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147B4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EE    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147B8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EF    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147BC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F0    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147C0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F1    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147C4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F2    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147C8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F3    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147CC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F4    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147D0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F5    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147D4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F6    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147D8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F7    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147DC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F8    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147E0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F9    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147E4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FA    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147E8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FB    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147EC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FC    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147F0)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FD    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147F4)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FE    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147F8)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FF    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x147FC)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC200    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14800)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC201    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14804)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC202    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14808)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC203    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1480C)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC204    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14810)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC205    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14814)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC206    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x14818)
#define	REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC207    (PHY_RX_AGC_PAGE_1_BASE_ADDRESS + 0x1481C)
/*---------------------------------------------------------------------------------
/						Data Type Definition										
/----------------------------------------------------------------------------------*/
/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF00 0x14000 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1RssiAdd:9;	// Rx AGC ant1 rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf00_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF01 0x14004 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1TssiAdd:9;	// Rx AGC ant1 tssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf01_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF02 0x14008 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiAdd:9;	// Rx AGC ant1 bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf02_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF03 0x1400C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbSrssiAdd:9;	// Rx AGC ant1 bb_srssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf03_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF04 0x14010 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiSlowLowThrCalc:9;	// Rx AGC ant1 bb rssi slow low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf04_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF05 0x14014 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbPowerUpThrCalc:9;	// Rx AGC ant1 bb power up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf05_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF06 0x14018 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1RfPowerAdd:10;	// Rx AGC Ant 1 RSSI + LNA gain 1dB resolution
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf06_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF07 0x1401C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1RfPower2Add:10;	// Rx AGC Ant 1 RSSI + LNA gain 0.5dB resolution
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf07_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF08 0x14020 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbPowerAdd:9;	// Rx AGC ant1 bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf08_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF09 0x14024 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SbbPowerAdd:9;	// Rx AGC ant1 sbb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf09_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0A 0x14028 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1MeanBbIAdd:12;	// Rx AGC ant1 I dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf0A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0B 0x1402C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1MeanBbQAdd:12;	// Rx AGC ant1 Q dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf0B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0C 0x14030 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandRssiAdd:9;	// Rx AGC ant1 inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf0C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0D 0x14034 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SinbandRssiAdd:9;	// Rx AGC ant1 slow inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf0D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0E 0x14038 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandPowerAdd:9;	// Rx AGC ant1 inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf0E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF0F 0x1403C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SinbandPowerAdd:9;	// Rx AGC ant1 slow inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf0F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10 0x14040 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Dd1Add:9;	// Rx AGC ant1 inband rssi d1 value (rssi(2)-rssi(1))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11 0x14044 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Dd2Add:9;	// Rx AGC ant1 inband rssi d2 value (rssi(3)-rssi(2))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF12 0x14048 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandUpThrCalc:9;	// Rx AGC ant1 inband up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf12_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF13 0x1404C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandLowThrCalc:9;	// Rx AGC ant1 inband low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf13_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF14 0x14050 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1B1Add:9;	// Rx AGC ant1 bb_rssi b1 value
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf14_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF15 0x14054 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1B2Add:9;	// Rx AGC ant1 bb_rssi b2 value 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf15_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF17 0x1405C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandUpThrAdd:9;	// Rx AGC ant1 inband up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf17_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF18 0x14060 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandLowThrAdd:9;	// Rx AGC ant1 inband low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf18_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF19 0x14064 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandTimerThrAdd:16;	// Rx AGC ant1 inband timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf19_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1A 0x14068 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandDeltaThrAdd:9;	// Rx AGC ant1 inband delta threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf1A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1B 0x1406C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandReleaseThrAdd:16;	// Rx AGC ant1 inband release threshold
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf1B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1C 0x14070 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandLongthermThrAdd:9;	// Rx AGC ant1 inband longterm threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf1C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1D 0x14074 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbTimerThrAdd:16;	// Rx AGC ant1 bb timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf1D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1E 0x14078 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1DeltaBbThrAdd:9;	// Rx AGC ant1 delta bb threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf1E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF1F 0x1407C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Rssi1Offset1Add:10;	// Rx AGC ant1 rssi offset1 bw1
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf1F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF20 0x14080 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Rssi2Offset1Add:10;	// Rx AGC ant1 rssi offset1 bw2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf20_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF21 0x14084 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Rssi3Offset1Add:10;	// Rx AGC ant1 rssi offset1 bw3
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf21_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF22 0x14088 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1LnaGainAdd:3;	// Current LNA Gain
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf22_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF24 0x14090 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbReleaseThrAdd:16;	// Rx AGC ant1 bb release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf24_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF26 0x14098 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1LongthermReleaseThrAdd:16;	// Rx AGC ant1 longterm release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf26_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF28 0x140A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbPowerUpThrAdd:9;	// Rx AGC ant1 bb power up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf28_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF29 0x140A4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccAlgoCntrAdd:16;	// Rx AGC ant1 accelerator algorithm control
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf29_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2A 0x140A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccOutAdd:9;	// Rx AGC ant1 accelerator output
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf2A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2C 0x140B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Rssi1Offset2Add:8;	// Rx AGC ant1 rssi offset2 for bw1
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf2C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2D 0x140B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Rssi2Offset2Add:8;	// Rx AGC ant1 rssi offset2 for bw2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf2D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2E 0x140B8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Rssi3Offset2Add:8;	// Rx AGC ant1 rssi offset2 for bw3
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf2E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF2F 0x140BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiDcOffsetIAdd:12;	// Rx AGC ant1 bb rssi dc offset 1
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf2F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF30 0x140C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiDcOffsetQAdd:12;	// Rx AGC ant1 bb rssi dc offset 2
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf30_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF31 0x140C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiSlowLowThrAdd:9;	// Rx AGC ant1 bb rssi slow low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf31_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF32 0x140C8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiFastLowThrAdd:9;	// Rx AGC ant1 bb rssi fast low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf32_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF33 0x140CC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandRssiOffset1Add:16;	// Rx AGC ant1 ib rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf33_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF34 0x140D0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandRssiOffset2Add:8;	// Rx AGC ant1 ib rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf34_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF35 0x140D4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiOffset1Add:16;	// Rx AGC ant1 bb rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf35_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF36 0x140D8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1BbRssiOffset2Add:8;	// Rx AGC ant1 bb rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf36_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF38 0x140E0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1LnaAdd:9;	// Rx AGC ant1 lna
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf38_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF39 0x140E4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SystemGainAdd:9;	// Rx AGC ant1 system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf39_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3A 0x140E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandSystemGainAdd:9;	// Rx AGC ant1 inband system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf3A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3B 0x140EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SystemGainCcaAdd:8;	// Rx AGC ant1 system gain dc cca
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf3B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3C 0x140F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1LnaCalc:9;	// Rx AGC ant1 lna calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf3C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3D 0x140F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SystemGainCalc:9;	// Rx AGC ant1 system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf3D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3E 0x140F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1InbandSystemGainCalc:9;	// Rx AGC ant1 inband system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf3E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF3F 0x140FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SystemGainCcaCalc:8;	// Rx AGC ant1 system gain dc cca
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf3F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF40 0x14100 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2RssiAdd:9;	// Rx AGC ant2 rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf40_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF41 0x14104 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2TssiAdd:9;	// Rx AGC ant2 tssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf41_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF42 0x14108 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiAdd:9;	// Rx AGC ant2 bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf42_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF43 0x1410C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbSrssiAdd:9;	// Rx AGC ant2 bb_srssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf43_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF44 0x14110 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiSlowLowThrCalc:9;	// Rx AGC ant2 bb rssi slow low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf44_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF45 0x14114 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbPowerUpThrCalc:9;	// Rx AGC ant2 bb power up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf45_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF46 0x14118 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2RfPowerAdd:10;	// Rx AGC ant2 rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf46_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF47 0x1411C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2RfPower2Add:10;	// Rx AGC Ant 2 RSSI + LNA gain 0.5dB resolution
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf47_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF48 0x14120 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbPowerAdd:9;	// Rx AGC ant2 bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf48_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF49 0x14124 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SbbPowerAdd:9;	// Rx AGC ant2 sbb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf49_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4A 0x14128 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2MeanBbIAdd:12;	// Rx AGC ant2 I dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf4A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4B 0x1412C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2MeanBbQAdd:12;	// Rx AGC ant2 Q dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf4B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4C 0x14130 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandRssiAdd:9;	// Rx AGC ant2 inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf4C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4D 0x14134 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SinbandRssiAdd:9;	// Rx AGC ant2 slow inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf4D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4E 0x14138 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandPowerAdd:9;	// Rx AGC ant2 inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf4E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF4F 0x1413C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SinbandPowerAdd:9;	// Rx AGC ant2 slow inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf4F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF50 0x14140 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Dd1Add:9;	// Rx AGC ant2 inband rssi d1 value (rssi(2)-rssi(1))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf50_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF51 0x14144 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Dd2Add:9;	// Rx AGC ant2 inband rssi d2 value (rssi(3)-rssi(2))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf51_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF52 0x14148 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandUpThrCalc:9;	// Rx AGC ant2 inband up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf52_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF53 0x1414C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandLowThrCalc:9;	// Rx AGC ant2 inband low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf53_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF54 0x14150 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2B1Add:9;	// Rx AGC ant2 bb_rssi b1 value
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf54_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF55 0x14154 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2B2Add:9;	// Rx AGC ant2 bb_rssi b2 value 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf55_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF57 0x1415C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandUpThrAdd:9;	// Rx AGC ant2 inband up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf57_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF58 0x14160 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandLowThrAdd:9;	// Rx AGC ant2 inband low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf58_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF59 0x14164 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandTimerThrAdd:16;	// Rx AGC ant2 inband timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf59_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5A 0x14168 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandDeltaThrAdd:9;	// Rx AGC ant2 inband delta threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf5A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5B 0x1416C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandReleaseThrAdd:16;	// Rx AGC ant2 inband release threshold
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf5B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5C 0x14170 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandLongthermThrAdd:9;	// Rx AGC ant2 inband longterm threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf5C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5D 0x14174 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbTimerThrAdd:16;	// Rx AGC ant2 bb timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf5D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5E 0x14178 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2DeltaBbThrAdd:9;	// Rx AGC ant2 delta bb threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf5E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF5F 0x1417C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Rssi1Offset1Add:10;	// Rx AGC ant2 rssi offset1 bw1
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf5F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF60 0x14180 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Rssi2Offset1Add:10;	// Rx AGC ant2 rssi offset1 bw2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf60_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF61 0x14184 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Rssi3Offset1Add:10;	// Rx AGC ant2 rssi offset1 bw3
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf61_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF62 0x14188 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2LnaGainAdd:3;	// Current LNA Gain
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf62_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF64 0x14190 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbReleaseThrAdd:16;	// Rx AGC ant2 bb release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf64_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF66 0x14198 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2LongthermReleaseThrAdd:16;	// Rx AGC ant2 longterm release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf66_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF68 0x141A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbPowerUpThrAdd:9;	// Rx AGC ant2 bb power up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf68_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF69 0x141A4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccAlgoCntrAdd:16;	// Rx AGC ant2 accelerator algorithm control
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf69_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6A 0x141A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccOutAdd:9;	// Rx AGC ant2 accelerator output
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf6A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6C 0x141B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Rssi1Offset2Add:8;	// Rx AGC ant2 rssi offset2 for bw1
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf6C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6D 0x141B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Rssi2Offset2Add:8;	// Rx AGC ant2 rssi offset2 for bw2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf6D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6E 0x141B8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Rssi3Offset2Add:8;	// Rx AGC ant2 rssi offset2 for bw3
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf6E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF6F 0x141BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiDcOffsetIAdd:12;	// Rx AGC ant2 bb rssi dc offset 1
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf6F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF70 0x141C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiDcOffsetQAdd:12;	// Rx AGC ant2 bb rssi dc offset 2
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf70_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF71 0x141C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiSlowLowThrAdd:9;	// Rx AGC ant2 bb rssi slow low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf71_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF72 0x141C8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiFastLowThrAdd:9;	// Rx AGC ant2 bb rssi fast low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf72_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF73 0x141CC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandRssiOffset1Add:16;	// Rx AGC ant2 ib rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf73_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF74 0x141D0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandRssiOffset2Add:8;	// Rx AGC ant2 ib rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf74_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF75 0x141D4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiOffset1Add:16;	// Rx AGC ant2 bb rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf75_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF76 0x141D8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2BbRssiOffset2Add:8;	// Rx AGC ant2 bb rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf76_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF78 0x141E0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2LnaAdd:9;	// Rx AGC ant2 lna
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf78_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF79 0x141E4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SystemGainAdd:9;	// Rx AGC ant2 system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf79_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7A 0x141E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandSystemGainAdd:9;	// Rx AGC ant2 inband system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf7A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7B 0x141EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SystemGainCcaAdd:8;	// Rx AGC ant2 system gain dc cca
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf7B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7C 0x141F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2LnaCalc:9;	// Rx AGC ant2 lna calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf7C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7D 0x141F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SystemGainCalc:9;	// Rx AGC ant2 system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf7D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7E 0x141F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2InbandSystemGainCalc:9;	// Rx AGC ant2 inband system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf7E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF7F 0x141FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SystemGainCcaCalc:8;	// Rx AGC ant2 system gain dc cca calc
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf7F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF80 0x14200 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3RssiAdd:9;	// Rx AGC ant3 rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf80_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF81 0x14204 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3TssiAdd:9;	// Rx AGC ant3 tssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf81_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF82 0x14208 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiAdd:9;	// Rx AGC ant3 bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf82_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF83 0x1420C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbSrssiAdd:9;	// Rx AGC ant3 bb_srssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf83_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF84 0x14210 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiSlowLowThrCalc:9;	// Rx AGC ant3 bb rssi slow low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf84_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF85 0x14214 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbPowerUpThrCalc:9;	// Rx AGC ant3 bb power up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf85_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF86 0x14218 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3RfPowerAdd:10;	// Rx AGC ant3 rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf86_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF87 0x1421C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3RfPower2Add:10;	// Rx AGC Ant 3 RSSI + LNA gain 0.5dB resolution
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf87_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF88 0x14220 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbPowerAdd:9;	// Rx AGC ant3 bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf88_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF89 0x14224 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SbbPowerAdd:9;	// Rx AGC ant3 sbb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf89_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8A 0x14228 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3MeanBbIAdd:12;	// Rx AGC ant3 I dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf8A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8B 0x1422C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3MeanBbQAdd:12;	// Rx AGC ant3 Q dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf8B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8C 0x14230 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandRssiAdd:9;	// Rx AGC ant3 inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf8C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8D 0x14234 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SinbandRssiAdd:9;	// Rx AGC ant3 slow inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf8D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8E 0x14238 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandPowerAdd:9;	// Rx AGC ant3 inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf8E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF8F 0x1423C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SinbandPowerAdd:9;	// Rx AGC ant3 slow inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf8F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF90 0x14240 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Dd1Add:9;	// Rx AGC ant3 inband rssi d1 value (rssi(2)-rssi(1))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf90_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF91 0x14244 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Dd2Add:9;	// Rx AGC ant3 inband rssi d2 value (rssi(3)-rssi(2))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf91_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF92 0x14248 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandUpThrCalc:9;	// Rx AGC ant3 inband up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf92_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF93 0x1424C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandLowThrCalc:9;	// Rx AGC ant3 inband low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf93_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF94 0x14250 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3B1Add:9;	// Rx AGC ant3 bb_rssi b1 value
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf94_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF95 0x14254 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3B2Add:9;	// Rx AGC ant3 bb_rssi b2 value 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf95_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF97 0x1425C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandUpThrAdd:9;	// Rx AGC ant3 inband up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf97_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF98 0x14260 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandLowThrAdd:9;	// Rx AGC ant3 inband low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf98_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF99 0x14264 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandTimerThrAdd:16;	// Rx AGC ant3 inband timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf99_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9A 0x14268 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandDeltaThrAdd:9;	// Rx AGC ant3 inband delta threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf9A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9B 0x1426C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandReleaseThrAdd:16;	// Rx AGC ant3 inband release threshold
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf9B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9C 0x14270 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandLongthermThrAdd:9;	// Rx AGC ant3 inband longterm threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf9C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9D 0x14274 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbTimerThrAdd:16;	// Rx AGC ant3 bb timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf9D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9E 0x14278 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3DeltaBbThrAdd:9;	// Rx AGC ant3 delta bb threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf9E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF9F 0x1427C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Rssi1Offset1Add:10;	// Rx AGC ant3 rssi offset1 bw1
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf9F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA0 0x14280 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Rssi2Offset1Add:10;	// Rx AGC ant3 rssi offset1 bw2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA1 0x14284 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Rssi3Offset1Add:10;	// Rx AGC ant3 rssi offset1 bw3
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA2 0x14288 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3LnaGainAdd:3;	// Current LNA Gain
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA4 0x14290 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbReleaseThrAdd:16;	// Rx AGC ant3 bb release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA6 0x14298 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3LongthermReleaseThrAdd:16;	// Rx AGC ant3 longterm release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA8 0x142A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbPowerUpThrAdd:9;	// Rx AGC ant3 bb power up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFA9 0x142A4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccAlgoCntrAdd:16;	// Rx AGC ant3 accelerator algorithm control
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfa9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAA 0x142A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccOutAdd:9;	// Rx AGC ant3 accelerator output
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfaa_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAC 0x142B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Rssi1Offset2Add:8;	// Rx AGC ant3 rssi offset2 for bw1
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfac_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAD 0x142B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Rssi2Offset2Add:8;	// Rx AGC ant3 rssi offset2 for bw2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfad_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAE 0x142B8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Rssi3Offset2Add:8;	// Rx AGC ant3 rssi offset2 for bw3
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfae_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFAF 0x142BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiDcOffsetIAdd:12;	// Rx AGC ant3 bb rssi dc offset 1
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfaf_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB0 0x142C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiDcOffsetQAdd:12;	// Rx AGC ant3 bb rssi dc offset 2
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB1 0x142C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiSlowLowThrAdd:9;	// Rx AGC ant3 bb rssi slow low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB2 0x142C8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiFastLowThrAdd:9;	// Rx AGC ant3 bb rssi fast low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB3 0x142CC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandRssiOffset1Add:16;	// Rx AGC ant3 ib rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB4 0x142D0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandRssiOffset2Add:8;	// Rx AGC ant3 ib rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB5 0x142D4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiOffset1Add:16;	// Rx AGC ant3 bb rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB6 0x142D8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3BbRssiOffset2Add:8;	// Rx AGC ant3 bb rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB8 0x142E0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3LnaAdd:9;	// Rx AGC ant3 lna
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFB9 0x142E4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SystemGainAdd:9;	// Rx AGC ant3 system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfb9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBA 0x142E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandSystemGainAdd:9;	// Rx AGC ant3 inband system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfba_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBB 0x142EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SystemGainCcaAdd:8;	// Rx AGC ant3 system gain dc cca
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfbb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBC 0x142F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3LnaCalc:9;	// Rx AGC ant3 lna calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfbc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBD 0x142F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SystemGainCalc:9;	// Rx AGC ant3 system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfbd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBE 0x142F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3InbandSystemGainCalc:9;	// Rx AGC ant3 inband system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfbe_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFBF 0x142FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SystemGainCcaCalc:8;	// Rx AGC ant3 system gain dc cca calc
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfbf_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC0 0x14300 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4RssiAdd:9;	// Rx AGC ant4 rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC1 0x14304 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4TssiAdd:9;	// Rx AGC ant4 tssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC2 0x14308 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiAdd:9;	// Rx AGC ant4 bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC3 0x1430C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbSrssiAdd:9;	// Rx AGC ant4 bb_srssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC4 0x14310 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiSlowLowThrCalc:9;	// Rx AGC ant4 bb rssi slow low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC5 0x14314 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbPowerUpThrCalc:9;	// Rx AGC ant4 bb power up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC6 0x14318 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4RfPowerAdd:10;	// Rx AGC ant4 rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC7 0x1431C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4RfPower2Add:10;	// Rx AGC Ant 4 RSSI + LNA gain 0.5dB resolution
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC8 0x14320 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbPowerAdd:9;	// Rx AGC ant4 bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFC9 0x14324 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SbbPowerAdd:9;	// Rx AGC ant4 sbb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfc9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCA 0x14328 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4MeanBbIAdd:12;	// Rx AGC ant4 I dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfca_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCB 0x1432C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4MeanBbQAdd:12;	// Rx AGC ant4 Q dc power
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfcb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCC 0x14330 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandRssiAdd:9;	// Rx AGC ant4 inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfcc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCD 0x14334 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SinbandRssiAdd:9;	// Rx AGC ant4 slow inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfcd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCE 0x14338 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandPowerAdd:9;	// Rx AGC ant4 inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfce_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFCF 0x1433C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SinbandPowerAdd:9;	// Rx AGC ant4 slow inband power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfcf_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD0 0x14340 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Dd1Add:9;	// Rx AGC ant4 inband rssi d1 value (rssi(2)-rssi(1))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD1 0x14344 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Dd2Add:9;	// Rx AGC ant4 inband rssi d2 value (rssi(3)-rssi(2))
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD2 0x14348 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandUpThrCalc:9;	// Rx AGC ant4 inband up threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD3 0x1434C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandLowThrCalc:9;	// Rx AGC ant4 inband low threshold calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD4 0x14350 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4B1Add:9;	// Rx AGC ant4 bb_rssi b1 value
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD5 0x14354 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4B2Add:9;	// Rx AGC ant4 bb_rssi b2 value 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD7 0x1435C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandUpThrAdd:9;	// Rx AGC ant4 inband up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD8 0x14360 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandLowThrAdd:9;	// Rx AGC ant4 inband low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFD9 0x14364 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandTimerThrAdd:16;	// Rx AGC ant4 inband timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfd9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDA 0x14368 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandDeltaThrAdd:9;	// Rx AGC ant4 inband delta threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfda_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDB 0x1436C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandReleaseThrAdd:16;	// Rx AGC ant4 inband release threshold
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfdb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDC 0x14370 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandLongthermThrAdd:9;	// Rx AGC ant4 inband longterm threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfdc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDD 0x14374 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbTimerThrAdd:16;	// Rx AGC ant4 bb timer threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfdd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDE 0x14378 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4DeltaBbThrAdd:9;	// Rx AGC ant4 delta bb threshold 
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfde_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFDF 0x1437C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Rssi1Offset1Add:10;	// Rx AGC ant4 rssi offset1 bw1
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfdf_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE0 0x14380 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Rssi2Offset1Add:10;	// Rx AGC ant4 rssi offset1 bw2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE1 0x14384 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Rssi3Offset1Add:10;	// Rx AGC ant4 rssi offset1 bw3
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE2 0x14388 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4LnaGainAdd:3;	// Current LNA Gain
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE4 0x14390 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbReleaseThrAdd:16;	// Rx AGC ant4 bb release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE6 0x14398 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4LongthermReleaseThrAdd:16;	// Rx AGC ant4 longterm release threshold 
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE8 0x143A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbPowerUpThrAdd:9;	// Rx AGC ant4 bb power up threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFE9 0x143A4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4AccAlgoCntrAdd:16;	// Rx AGC ant4 accelerator algorithm control
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfe9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEA 0x143A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4AccOutAdd:9;	// Rx AGC ant4 accelerator output
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfea_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEC 0x143B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Rssi1Offset2Add:8;	// Rx AGC ant4 rssi offset2 for bw1
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfec_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFED 0x143B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Rssi2Offset2Add:8;	// Rx AGC ant4 rssi offset2 for bw2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfed_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEE 0x143B8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4Rssi3Offset2Add:8;	// Rx AGC ant4 rssi offset2 for bw3
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfee_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFEF 0x143BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiDcOffsetIAdd:12;	// Rx AGC ant4 bb rssi dc offset 1
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfef_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF0 0x143C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiDcOffsetQAdd:12;	// Rx AGC ant4 bb rssi dc offset 2
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF1 0x143C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiSlowLowThrAdd:9;	// Rx AGC ant4 bb rssi slow low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF2 0x143C8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiFastLowThrAdd:9;	// Rx AGC ant4 bb rssi fast low threshold
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF3 0x143CC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandRssiOffset1Add:16;	// Rx AGC ant4 ib rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF4 0x143D0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandRssiOffset2Add:8;	// Rx AGC ant4 ib rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF5 0x143D4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiOffset1Add:16;	// Rx AGC ant4 bb rssi offset 1
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF6 0x143D8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4BbRssiOffset2Add:8;	// Rx AGC ant4 bb rssi offset 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF8 0x143E0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4LnaAdd:9;	// Rx AGC ant4 lna
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFF9 0x143E4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SystemGainAdd:9;	// Rx AGC ant4 system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIff9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFA 0x143E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandSystemGainAdd:9;	// Rx AGC ant4 inband system gain
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIffa_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFB 0x143EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SystemGainCcaAdd:8;	// Rx AGC ant4 system gain dc cca
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIffb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFC 0x143F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4LnaCalc:9;	// Rx AGC ant4 lna calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIffc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFD 0x143F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SystemGainCalc:9;	// Rx AGC ant4 system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIffd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFE 0x143F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4InbandSystemGainCalc:9;	// Rx AGC ant4 inband system gain calc
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIffe_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IFFF 0x143FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SystemGainCcaCalc:8;	// Rx AGC ant4 system gain dc cca calc
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIfff_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF100 0x14400 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 maxRfPowerAdd:10;	// The maximum from all antennas of RF_POWER
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf100_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF101 0x14404 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 maxBbPowerAdd:9;	// The maximum from all antennas of BB_POWER
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf101_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF102 0x14408 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 maxInbandPowerAdd:9;	// The maximum from all antennas of inband_POWER
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf102_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF103 0x1440C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 rssiSatAdd:15;	// rssi_sat_add
		uint32 reserved0:17;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf103_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF104 0x14410 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbRssiSatThr:9;	// Threshold for saturation on BB_RSSI
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf104_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF105 0x14414 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 rfPowerSatThr:8;	// Threshold for saturation on RF_POWER
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf105_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF106 0x14418 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 inbandRssiSatThr:9;	// Threshold for saturation on inband rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf106_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF107 0x1441C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 clearAgcTimers:1;	// clear_agc_timers
		uint32 clearAgcAccOut:1;	// clear_agc_acc_out
		uint32 clearAgcMaskOp:1;	// clear_agc_mask_op
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf107_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF108 0x14420 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccMaskOpAdd:1;	// Rx AGC ant1 accelerator mask cmd
		uint32 ant2AccMaskOpAdd:1;	// Rx AGC ant2 accelerator mask cmd
		uint32 ant3AccMaskOpAdd:1;	// Rx AGC ant3 accelerator mask cmd
		uint32 ant4AccMaskOpAdd:1;	// Rx AGC ant4 accelerator mask cmd
		uint32 accAutoCloseModeAdd:1;	// Rx AGC accelerator auto close mode
		uint32 reserved0:3;
		uint32 algoutDiffOneAdd:1;	// Rx AGC accelerator output differ one status
		uint32 reserved1:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf108_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF109 0x14424 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AgcStmRdbackAdd:6;	// Rx AGC Acc0 state readback
		uint32 reserved0:2;
		uint32 ant2AgcStmRdbackAdd:6;	// Rx AGC Acc1 state readback
		uint32 reserved1:2;
		uint32 ant3AgcStmRdbackAdd:6;	// Rx AGC Acc2 state readback
		uint32 reserved2:2;
		uint32 ant4AgcStmRdbackAdd:6;	// Rx AGC Acc3 state readback
		uint32 reserved3:2;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf109_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10A 0x14428 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbRssiIirPoleAdd:4;	// Rx AGC bb rssi iir pole
		uint32 bbRssiIirPoleShiftAdd:3;	// Rx AGC rssi iir pole shift
		uint32 reserved0:1;
		uint32 inbandIirPoleAdd:4;	// Rx AGC inband iir pole
		uint32 inbandIirPoleShiftAdd:3;	// Rx AGC inband iir pole shift
		uint32 reserved1:17;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10B 0x1442C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbRssiIirCntGo:1;	// Rx AGC ant1 bb rssi iir go command
		uint32 bbRssiIirCntReset:1;	// Rx AGC ant1 bb rssi iir reset
		uint32 bbRssiIirCounterDone:1;	// Rx AGC ant1 bb rssi iir counter done
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10C 0x14430 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbRssiIirCounterAdd:12;	// Rx AGC ant1 bb rssi iir counter
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10D 0x14434 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbRssiIirCounterRdbackAdd:12;	// Rx AGC ant1 bb rssi iir counter readback
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10E 0x14438 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 inbandIirCntGo:1;	// Rx AGC ib rssi iir go command
		uint32 inbandIirCntReset:1;	// Rx AGC ib rssi iir reset
		uint32 inbandIirCounterDone:1;	// Rx AGC ib rssi iir counter done
		uint32 reserved0:29;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF10F 0x1443C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 inbandIirCounterAdd:12;	// Rx AGC ant1 bb rssi iir counter
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf10F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF110 0x14440 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 inbandIirCounterRdbackAdd:12;	// Rx AGC ib rssi iir counter readback
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf110_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF111 0x14444 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 thSetBbIncGapDb:6;	// th_set_bb_inc_gap_db
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf111_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF112 0x14448 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 thSetBbDecGapDb:6;	// th_set_bb_dec_gap_db
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf112_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF113 0x1444C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 thBbUpExtraGap:6;	// th_bb_up_extra_gap
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf113_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF114 0x14450 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbPowerUpThrDef:9;	// bb_power_up_thr_def
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf114_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF115 0x14454 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbPowerMinTh:9;	// bb_power_min_th
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf115_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF116 0x14458 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 setBbPowerThCtrlAdd:4;	// set_bb_power_th_ctrl_add
		uint32 reserved0:28;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf116_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF117 0x1445C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbrssiDecimate:1;	// BB RSSI Decimate  by 16/32
		uint32 inbandRssiDecimate:1;	// INBAND RSSI Decimate  by 16/32
		uint32 rfrssiDecimate:3;	// RF RSSI Decimate by 2/4/8/16/32 (0/1/2/3/4)
		uint32 rftssiDecimate:3;	// RF TSSI Decimate by 2/4/8/16/32 (0/1/2/3/4)
		uint32 dcpowerDecimate:1;	// BB RSSI Decimate by 16/32 (0/1)
		uint32 rssiOutputShift:1;	// rssi output shifter
		uint32 rssiDbShift:1;	// rssi_db_shift
		uint32 reserved0:1;
		uint32 dcPowerHwCtrl:4;	// select dc from HW: per ant
		uint32 reserved1:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf117_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF118 0x14460 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 latchPripherals:1;	// set data on pripherals to free running: , 1: free running , 0:last value is latched
		uint32 reserved0:31;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf118_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF119 0x14464 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 lnaGainCalcCtrlAdd:4;	// Load LNA Gain Enable
		uint32 sysGainCalcCtrlAdd:4;	// Load Sys Gain Enable
		uint32 sysGainInBandCalcCtrlAdd:4;	// Load Sys Gain INBAND Enable
		uint32 sysGainCcaCalcCtrlAdd:4;	// Load Sys Gain CCA Enable
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf119_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11A 0x14468 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 lnaGainLegacySel0:2;	// legacy lna select bw
		uint32 lnaGainLegacySel1:2;	// legacy lna select bw
		uint32 lnaGainLegacySel2:2;	// legacy lna select bw
		uint32 lnaGainLegacySel3:2;	// legacy lna select bw
		uint32 lnaGainLegacySel4:2;	// legacy lna select bw
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11B 0x1446C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 lnaGainNonLegacySel0:2;	// non legacy lna select bw
		uint32 lnaGainNonLegacySel1:2;	// non legacy lna select bw
		uint32 lnaGainNonLegacySel2:2;	// non legacy lna select bw
		uint32 lnaGainNonLegacySel3:2;	// non legacy lna select bw
		uint32 lnaGainNonLegacySel4:2;	// non legacy lna select bw
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11C 0x14470 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcBbRfComparisonTh:10;	// Comparison Threshold between RF and BB 
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11D 0x14474 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcBbRfCmpMask:4;	// Bit mask for BB RF comparison result
		uint32 reserved0:28;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11E 0x14478 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 thSetInbandIncGapDb:6;	// th_set_inband_inc_gap_db
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF11F 0x1447C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 thSetInbandDecGapDb:6;	// th_set_inband_dec_gap_db
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf11F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF120 0x14480 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 thInbandUpExtraGap:6;	// th_inband_up_extra_gap
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf120_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF121 0x14484 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 inbandPowerUpThrDef:9;	// inband_power_up_thr_def
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf121_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF122 0x14488 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 inbandPowerMinTh:9;	// inband_power_min_th
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf122_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF123 0x1448C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 setInbandPowerThCtrlAdd:4;	// set_inband_power_th_ctrl_add
		uint32 lnaIndexCalcCtrlAdd:4;	// lna_index_calc_ctrl_add 
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf123_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF124 0x14490 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbPowerThAccGo:1;	// bb_power_th_acc_go
		uint32 inbandPowerThAccGo:1;	// inband_power_th_acc_go
		uint32 reserved0:30;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf124_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF125 0x14494 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ssiDecimateOverideEn:1;	// ssi_decimate_overide_en
		uint32 ssiDecimateOveride:3;	// ssi_decimate_overide
		uint32 reserved0:28;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf125_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXAGC_IF126 0x14498 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 rssiTableSelAnt0:2;	// rssi table select: 0-BW mode, 1-LNA col1, 2- LNA col2
		uint32 rssiTableSelAnt1:2;	// rssi table select: 0-BW mode, 1-LNA col1, 2- LNA col2
		uint32 rssiTableSelAnt2:2;	// rssi table select: 0-BW mode, 1-LNA col1, 2- LNA col2
		uint32 rssiTableSelAnt3:2;	// rssi table select: 0-BW mode, 1-LNA col1, 2- LNA col2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxagcIf126_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC140 0x14500 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Accelerator:1;	// gen5_accelerator
		uint32 reserved0:31;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc140_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC141 0x14504 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcTableColNum:8;	// Table Min Value x (so first entry will be zero) , 
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc141_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC142 0x14508 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcTableRowNum:8;	// Table min value y (so first entry will be zero)
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc142_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC149 0x14524 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcTableRowColMinVal:8;	// min column & row table entry
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc149_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14A 0x14528 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcTableColMaxVal:8;	// max column table entry
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc14A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14B 0x1452C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcTableRowMaxVal:8;	// max row table entry
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc14B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14C 0x14530 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gainExactCalc:1;	// gain_exact_calc
		uint32 reserved0:1;
		uint32 dcMode:2;	// dc_mode
		uint32 forceDcDacs:2;	// force_dc_dacs
		uint32 clearDcDacs:2;	// clear_dc_dacs
		uint32 reserved1:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc14C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14D 0x14534 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 tableAccessAntSel:4;	// table_access_ant_sel
		uint32 gainCalcMode:1;	// gain_calc_ant_sel
		uint32 calculatePgc3Only:1;	// calculate_pgc3_only
		uint32 setStep1Gain:1;	// set_step1_gain
		uint32 setMaxGain:1;	// set_max_gain
		uint32 pgc12Mode:2;	// pgc1_2_mode
		uint32 pgc1SetExtraGain:1;	// pgc1_set_extra_gain
		uint32 pgc2SetExtraGain:1;	// pgc2_set_extra_gain
		uint32 calcNewLnaGain:1;	// calc_new_lna_gain
		uint32 setDigitalGain:1;	// set_digital_gain
		uint32 disableRfAccess:1;	// disable rf access, gain calc only
		uint32 tableGo:1;	// table_go
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc14D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14E 0x14538 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 enableAgcDigitalGain:1;	// Digital gain from progmodel or accelrator
		uint32 reserved0:31;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc14E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC14F 0x1453C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0GenRiscBbOffset:8;	// G.R BB offset for the input power
		uint32 ant0GenRiscRfOffset:8;	// G.R RF offset for the input power
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc14F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC150 0x14540 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1GenRiscBbOffset:8;	// G.R BB offset for the input power
		uint32 ant1GenRiscRfOffset:8;	// G.R RF offset for the input power
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc150_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC151 0x14544 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2GenRiscBbOffset:8;	// G.R BB offset for the input power
		uint32 ant2GenRiscRfOffset:8;	// G.R RF offset for the input power
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc151_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC152 0x14548 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3GenRiscBbOffset:8;	// G.R BB offset for the input power
		uint32 ant3GenRiscRfOffset:8;	// G.R RF offset for the input power
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc152_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC157 0x1455C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 antIs2Step:4;	// ant_is_2step
		uint32 antRfSaturated:4;	// ant_rf_saturated
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc157_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC158 0x14560 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 rfRssiDirect:4;	// rf_power_direct
		uint32 bbRssiDirect:4;	// bb_power_direct
		uint32 ant0RfPower2Direct:2;	// Table Acc. Read RF_POWER2 directly from HW
		uint32 ant1RfPower2Direct:2;	// Table Acc. Read RF_POWER2 directly from HW
		uint32 ant2RfPower2Direct:2;	// Table Acc. Read RF_POWER2 directly from HW
		uint32 ant3RfPower2Direct:2;	// Table Acc. Read RF_POWER2 directly from HW
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc158_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC159 0x14564 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 minInfRfPower:8;	// min_inf_rf_power
		uint32 maxInfRfPower:8;	// max_inf_rf_power
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc159_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC15A 0x14568 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 minInfBbPower:8;	// min_inf_bb_power
		uint32 maxInfBbPower:8;	// max_inf_bb_power
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc15A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC15B 0x1456C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ifxMaxPgc1:5;	// ifx_max_pgc1
		uint32 reserved0:3;
		uint32 ifxMaxPgc2:4;	// ifx_max_pgc2
		uint32 ifxMaxPgc3:4;	// ifx_max_pgc3
		uint32 reserved1:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc15B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC163 0x1458C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ifxGain1Add:7;	// ifx_gain1_add
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc163_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC164 0x14590 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ifxGain2Add:7;	// ifx_gain2_add
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc164_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC165 0x14594 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ifxGain3Add:7;	// ifx_gain3_add
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc165_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC166 0x14598 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 targetBackoff:8;	// target_backoff
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc166_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC167 0x1459C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ifxDone:1;	// IFX table acc finish getting the gain+DC word + fcsi access
		uint32 ifxAllGainDone:1;	// IFX table acc finish getting the gain+DC word
		uint32 reserved0:30;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc167_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC168 0x145A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0RfPowerDirect:2;	// Table Acc. Read RF_POWER directly from HW
		uint32 ant1RfPowerDirect:2;	// Table Acc. Read RF_POWER directly from HW
		uint32 ant2RfPowerDirect:2;	// Table Acc. Read RF_POWER directly from HW
		uint32 ant3RfPowerDirect:2;	// Table Acc. Read RF_POWER directly from HW
		uint32 ant0BbPowerDirect:2;	// Table Acc. Read BB_POWER directly from HW
		uint32 ant1BbPowerDirect:2;	// Table Acc. Read BB_POWER directly from HW
		uint32 ant2BbPowerDirect:2;	// Table Acc. Read BB_POWER directly from HW
		uint32 ant3BbPowerDirect:2;	// Table Acc. Read BB_POWER directly from HW
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc168_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16A 0x145A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 pgc1ExtraGainVal:3;	// Extra gain to PGC1
		uint32 pgc2ExtraGainVal:3;	// Extra gain to PGC2
		uint32 pgc1ExtraGainIdx:5;	// Extra gain PGC1 index
		uint32 reserved0:1;
		uint32 pgc2ExtraGainIdx:4;	// Extra gain PGC2 index
		uint32 reserved1:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc16A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16B 0x145AC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 maxGainWord:12;	// Holds the max gain word
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc16B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16C 0x145B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 step1GainWord:12;	// Holds the step1 gain word
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc16C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16D 0x145B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 step1RfSatGainWord:12;	// step1 gain word in case of RF is saturated
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc16D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC16F 0x145BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 bbRssiMaxOutput:9;	// Max BB power for RF_RF case
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc16F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC170 0x145C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 pgc1OutPowerLimit:9;	// PGC1 max allowed value
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc170_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC171 0x145C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcAccMaxDigitalGain:5;	// Max digital gain index
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc171_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17A 0x145E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0GenRiscRfPower:10;	// ant0_gen_risc_rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc17A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17B 0x145EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0GenRiscBbPower:9;	// ant0_gen_risc_bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc17B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17C 0x145F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0GenRiscRfRssi:9;	// ant0_gen_risc_rf_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc17C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17D 0x145F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0GenRiscBbRssi:9;	// ant0_gen_risc_bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc17D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17E 0x145F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1GenRiscRfPower:10;	// ant1_gen_risc_rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc17E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC17F 0x145FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1GenRiscBbPower:9;	// ant1_gen_risc_bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc17F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC180 0x14600 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1GenRiscRfRssi:9;	// ant1_gen_risc_rf_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc180_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC181 0x14604 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1GenRiscBbRssi:9;	// ant1_gen_risc_bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc181_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC182 0x14608 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2GenRiscRfPower:10;	// ant2_gen_risc_rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc182_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC183 0x1460C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2GenRiscBbPower:9;	// ant2_gen_risc_bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc183_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC184 0x14610 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2GenRiscRfRssi:9;	// ant2_gen_risc_rf_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc184_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC185 0x14614 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2GenRiscBbRssi:9;	// ant2_gen_risc_bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc185_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC186 0x14618 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3GenRiscRfPower:10;	// ant3_gen_risc_rf_power
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc186_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC187 0x1461C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3GenRiscBbPower:9;	// ant3_gen_risc_bb_power
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc187_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC188 0x14620 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3GenRiscRfRssi:9;	// ant3_gen_risc_rf_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc188_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC189 0x14624 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3GenRiscBbRssi:9;	// ant3_gen_risc_bb_rssi
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc189_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18A 0x14628 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0AccRfPower:10;	// rf power locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc18A_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18B 0x1462C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0AccBbPower:9;	// bb power locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc18B_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18C 0x14630 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0AccRfRssi:9;	// rf rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc18C_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18D 0x14634 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0AccBbRssi:9;	// bb rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc18D_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18E 0x14638 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccRfPower:10;	// rf power locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc18E_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC18F 0x1463C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccBbPower:9;	// bb power locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc18F_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC190 0x14640 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccRfRssi:9;	// rf rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc190_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC191 0x14644 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccBbRssi:9;	// bb rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc191_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC192 0x14648 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccRfPower:10;	// rf power locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc192_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC193 0x1464C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccBbPower:9;	// bb power locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc193_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC194 0x14650 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccRfRssi:9;	// rf rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc194_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC195 0x14654 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccBbRssi:9;	// bb rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc195_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC196 0x14658 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccRfPower:10;	// rf power locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc196_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC197 0x1465C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccBbPower:9;	// bb power locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc197_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC198 0x14660 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccRfRssi:9;	// rf rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc198_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC199 0x14664 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccBbRssi:9;	// bb rssi locked val at table go
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc199_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A6 0x14698 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeRadarLnaIndex:3;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:1;
		uint32 mixedModeRadarPgc2Index:4;	// ant3_agc_word IFX table ACC result
		uint32 reserved1:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1A6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A7 0x1469C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeRadarPgc1IndexStart:5;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:3;
		uint32 mixedModeRadarPgc1IndexEnd:5;	// ant3_agc_word IFX table ACC result
		uint32 reserved1:19;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1A7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A8 0x146A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig0:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1A8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1A9 0x146A4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig1:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1A9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AA 0x146A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig2:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Aa_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AB 0x146AC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig3:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ab_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AC 0x146B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig4:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ac_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AD 0x146B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig5:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ad_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AE 0x146B8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig6:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ae_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1AF 0x146BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig7:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Af_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B0 0x146C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig8:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B1 0x146C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 mixedModeConfig9:12;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B3 0x146CC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0LnaIndex:3;	// save lna index
		uint32 reserved0:1;
		uint32 ant1LnaIndex:3;	// save lna index
		uint32 reserved1:1;
		uint32 ant2LnaIndex:3;	// save lna index
		uint32 reserved2:1;
		uint32 ant3LnaIndex:3;	// save lna index
		uint32 reserved3:17;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B4 0x146D0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0GenRiscRfPower2:10;	// ant0_gen_risc_rf_power2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B5 0x146D4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1GenRiscRfPower2:10;	// ant1_gen_risc_rf_power2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B6 0x146D8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2GenRiscRfPower2:10;	// ant2_gen_risc_rf_power2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B7 0x146DC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3GenRiscRfPower2:10;	// ant3_gen_risc_rf_power2
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B8 0x146E0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0AccRfPower2:10;	// rf power2 locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1B9 0x146E4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1AccRfPower2:10;	// rf power2 locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1B9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BA 0x146E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2AccRfPower2:10;	// rf power2 locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ba_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BB 0x146EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3AccRfPower2:10;	// rf power2 locked val at table go
		uint32 reserved0:22;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Bb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BC 0x146F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 maxDigitalGain:5;	// Max Gain step Digital gain shifter
		uint32 step1DigitalGain:5;	// Step 1 Digital gain shifter
		uint32 step1RfSatDigitalGain:5;	// Step 1 RF sat Digital gain shifter
		uint32 reserved0:17;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Bc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BD 0x146F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0Gain0Word:12;	// ant0_agc_word IFX table ACC result : , gen4:{pgc3[3:0],pgc2[2:0],pgc1[2:0],lna[1:0]} , gen5:{pgc2[3:0],pgc1[4:0],lna[2:0]}
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Bd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BE 0x146F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0Gain1Word:16;	// ant0_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Be_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1BF 0x146FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0Gain2Word:16;	// ant0_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Bf_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C0 0x14700 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0Gain3Word:16;	// ant0_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C1 0x14704 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Gain0Word:12;	// ant1_agc_word IFX table ACC result : , gen4:{pgc3[3:0],pgc2[2:0],pgc1[2:0],lna[1:0]} , gen5:{pgc2[3:0],pgc1[4:0],lna[2:0]}
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C2 0x14708 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Gain1Word:16;	// ant1_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C3 0x1470C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Gain2Word:16;	// ant1_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C4 0x14710 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1Gain3Word:16;	// ant1_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C5 0x14714 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Gain0Word:12;	// ant2_agc_word IFX table ACC result : , gen4:{pgc3[3:0],pgc2[2:0],pgc1[2:0],lna[1:0]} , gen5:{pgc2[3:0],pgc1[4:0],lna[2:0]}
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C6 0x14718 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Gain1Word:16;	// ant2_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C7 0x1471C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Gain2Word:16;	// ant2_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C8 0x14720 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2Gain3Word:16;	// ant2_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1C9 0x14724 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Gain0Word:12;	// ant3_agc_word IFX table ACC result : , gen4:{pgc3[3:0],pgc2[2:0],pgc1[2:0],lna[1:0]} , gen5:{pgc2[3:0],pgc1[4:0],lna[2:0]}
		uint32 reserved0:20;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1C9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CA 0x14728 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Gain1Word:16;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ca_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CB 0x1472C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Gain2Word:16;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Cb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CC 0x14730 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3Gain3Word:16;	// ant3_agc_word IFX table ACC result
		uint32 reserved0:16;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Cc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CD 0x14734 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 reserved0:8;
		uint32 loadDigitalGainDef:1;	// preload digital gain default
		uint32 reserved1:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Cd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CE 0x14738 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SysGainOffsetAdd:6;	// Rx AGC ant1 system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ce_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1CF 0x1473C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SysGainInBandOffsetAdd:6;	// Rx AGC ant1 inband system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Cf_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D0 0x14740 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1SysGainCcaOffsetAdd:6;	// Rx AGC ant1 system gain dc cca calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D1 0x14744 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SysGainOffsetAdd:6;	// Rx AGC ant2 system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D2 0x14748 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SysGainInBandOffsetAdd:6;	// Rx AGC ant2 inband system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D3 0x1474C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2SysGainCcaOffsetAdd:6;	// Rx AGC ant2 system gain dc cca calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D4 0x14750 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SysGainOffsetAdd:6;	// Rx AGC ant3 system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D5 0x14754 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SysGainInBandOffsetAdd:6;	// Rx AGC ant3 inband system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D6 0x14758 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3SysGainCcaOffsetAdd:6;	// Rx AGC ant3 system gain dc cca calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D7 0x1475C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SysGainOffsetAdd:6;	// Rx AGC ant4 system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D8 0x14760 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SysGainInBandOffsetAdd:6;	// Rx AGC ant4 inband system gain calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1D9 0x14764 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant4SysGainCcaOffsetAdd:6;	// Rx AGC ant4 system gain dc cca calc offset
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1D9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E0 0x14780 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gspSwEn:1;	// Gain Switching points SW Threshold enable
		uint32 reserved0:3;
		uint32 lnaGainsNumber:3;	// Number of the LNA Gains (EXT/INT)
		uint32 reserved1:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E1 0x14784 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGspTh1:6;	// Gain Switching points SW Threshold1 
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E2 0x14788 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGspTh2:6;	// Gain Switching points SW Threshold2
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E3 0x1478C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGspTh3:6;	// Gain Switching points SW Threshold3
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E4 0x14790 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGspTh4:6;	// Gain Switching points SW Threshold4
		uint32 reserved0:26;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E5 0x14794 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGsp0:8;	// Gain Switching points 0
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E6 0x14798 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGsp1:8;	// Gain Switching points 1
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E7 0x1479C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGsp2:8;	// Gain Switching points 2
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E8 0x147A0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGsp3:8;	// Gain Switching points 3
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1E9 0x147A4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGsp4:8;	// Gain Switching points 4
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1E9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EA 0x147A8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5LnaGspRfTh:8;	// Gain Switching points RF Input Threshold
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ea_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EB 0x147AC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 pgc1LimitRfTh:8;	// RF Threshold for PGC1 gain limit accelerator
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Eb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EC 0x147B0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 pgc1LimitBbTh:8;	// BB Threshold for PGC1 gain limit accelerator
		uint32 reserved0:24;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ec_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1ED 0x147B4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 pgc1LimitCalcEnable:1;	// Accelerator enable
		uint32 pgc1LimitSwEn:1;	// pgc1_limit SW Threshold enable
		uint32 reserved0:30;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ed_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EE 0x147B8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitTh1:7;	// PGC1 Limit calculation Threshold1 
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ee_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1EF 0x147BC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitTh2:7;	// PGC1 Limit calculation Threshold2
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ef_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F0 0x147C0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitTh3:7;	// PGC1 Limit calculation Threshold3
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F0_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F1 0x147C4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitTh4:7;	// PGC1 Limit calculation Threshold4
		uint32 reserved0:25;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F1_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F2 0x147C8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitSet0:9;	// pgc1_limit set 0
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F2_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F3 0x147CC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitSet1:9;	// pgc1_limit set 1
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F3_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F4 0x147D0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitSet2:9;	// pgc1_limit set 2
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F4_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F5 0x147D4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitSet3:9;	// pgc1_limit set 3
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F5_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F6 0x147D8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 gen5Pgc1LimitSet4:9;	// pgc1_limit set 4
		uint32 reserved0:23;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F6_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F7 0x147DC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 agcDcCancellationMode:1;	// allow digital dc cancellation
		uint32 reserved0:31;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F7_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F8 0x147E0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0RadarDcOffsetI:11;	// dc offset I for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F8_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1F9 0x147E4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0RadarDcOffsetQ:11;	// dc offset Q for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1F9_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FA 0x147E8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1RadarDcOffsetI:11;	// dc offset I for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Fa_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FB 0x147EC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1RadarDcOffsetQ:11;	// dc offset Q for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Fb_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FC 0x147F0 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2RadarDcOffsetI:11;	// dc offset I for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Fc_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FD 0x147F4 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2RadarDcOffsetQ:11;	// dc offset Q for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Fd_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FE 0x147F8 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3RadarDcOffsetI:11;	// dc offset I for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Fe_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC1FF 0x147FC */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3RadarDcOffsetQ:11;	// dc offset Q for radar
		uint32 reserved0:21;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc1Ff_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC200 0x14800 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0DigitalGainDef:5;	// ant0 digital gain default
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc200_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC201 0x14804 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1DigitalGainDef:5;	// ant1 digital gain default
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc201_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC202 0x14808 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2DigitalGainDef:5;	// ant2 digital gain default
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc202_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC203 0x1480C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3DigitalGainDef:5;	// ant3 digital gain default
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc203_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC204 0x14810 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant0DigitalGain:5;	// Digital gain ant0
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc204_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC205 0x14814 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant1DigitalGain:5;	// Digital gain ant1
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc205_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC206 0x14818 */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant2DigitalGain:5;	// Digital gain ant2
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc206_u;

/*REG_PHY_RX_AGC_PAGE_1_PHY_RXTD_AGC_ACC207 0x1481C */
typedef union
{
	uint32 val;
	struct
	{
		uint32 ant3DigitalGain:5;	// Digital gain ant3
		uint32 reserved0:27;
	} bitFields;
} RegPhyRxAgcPage1PhyRxtdAgcAcc207_u;



#endif // _PHY_RX_AGC_PAGE_1_REGS_H_
