# SDC file generated by FishTail categorize_unmapped_constraints based on mapped sdc file ../setup/mapped.sdc

# constraint on line 14 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:

##Setting Input and Output delays
##Relative to Primary Clock
#Input delays
# set_input_delay [expr $MUL_FACTOR1 * $ftap_tck_period] [filter_collection [get_ports *] "direction == in"] -clock $TAP_CLK
set_input_delay \
   208.333333333 \
  -clock { ftap_tck } \
   { fdfx_earlyboot_exit fdfx_policy_update fdfx_powergood fdfx_secure_policy[*] ftap_pwrdomain_rst_b ftap_slvidcode[*] ftap_tck ftap_tdi ftap_tms ftap_trst_b ftapsslv_tck ftapsslv_tdi ftapsslv_tms ftapsslv_trst_b rtdr_tap_tdo[*] sn_awtap_wso[*] sntapnw_atap_tdo sntapnw_atap_tdo2 sntapnw_atap_tdo2_en[*] sntapnw_atap_tdo_en[*] stap_abscan_tdo stap_isol_en_b tdr_data_in[*] } 

# constraint on line 15 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_input_delay 0 [get_ports $TAP_CLK ] -clock $TAP_CLK
set_input_delay \
   0 \
  -clock { ftap_tck } \
   [get_ports { ftap_tck }] 

# constraint on line 16 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR1 * $ftap_tck_period] [get_ports fdfx_powergood] -clock $TAP_CLK
set_input_delay \
   208.333333333 \
  -clock { ftap_tck } \
   { fdfx_powergood } 

# constraint on line 20 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
#set_input_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports fdfx_powergood] -clock $TAP_CLK 

##Output Delays
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { atap_tdo atap_tdoen atapsslv_tdo atapsslv_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sftapnw_ftap_secsel[*] sn_fwtap_capturewr sn_fwtap_rti sn_fwtap_selectwir sn_fwtap_shiftwr sn_fwtap_updatewr sn_fwtap_wrck sn_fwtap_wrst_b sn_fwtap_wsi[*] sntapnw_ftap_tck sntapnw_ftap_tck2 sntapnw_ftap_tdi sntapnw_ftap_tdi2 sntapnw_ftap_tms sntapnw_ftap_tms2 sntapnw_ftap_trst2_b sntapnw_ftap_trst_b stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk stap_fsm_tlrs tap_rtdr_capture[*] tap_rtdr_irdec[*] tap_rtdr_powergood tap_rtdr_prog_rst_b[*] tap_rtdr_rti tap_rtdr_selectir tap_rtdr_shift[*] tap_rtdr_tck tap_rtdr_tdi[*] tap_rtdr_update[*] tdr_data_out[*] } 

# constraint on line 22 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
#set_output_delay [expr $MUL_FACTOR1 * $ftap_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_CLK 
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [filter_collection [get_ports $stap_ports] "direction == out"] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { atap_tdo atap_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sn_fwtap_capturewr sn_fwtap_shiftwr sn_fwtap_wsi[*] sntapnw_ftap_tdi stap_fbscan_capturedr stap_fbscan_mode stap_fsm_tlrs tap_rtdr_shift[*] tap_rtdr_tdi[*] tdr_data_out[*] } 

# constraint on line 23 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports stap_fbscan_d6init ] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { stap_fbscan_d6init } 

# constraint on line 24 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports tap_rtdr_tck] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { tap_rtdr_tck } 

# constraint on line 25 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports sn_fwtap_wrck] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { sn_fwtap_wrck } 

# constraint on line 26 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports sntapnw_ftap_tck] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { sntapnw_ftap_tck } 

# constraint on line 27 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [filter_collection [get_ports stap_fbscan_*] "@direction == out"] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk } 

# constraint on line 32 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:

##Setting Input and Output delays
##Relative to Secondary Clock
#Input delays
# set_input_delay [expr $MUL_FACTOR1 * $ftapsslv_tck_period] [filter_collection [get_ports *] "direction == in"] -clock $TAP_SSLVCLK
set_input_delay \
   208.333333333 \
  -clock { ftapsslv_tck } \
   { fdfx_earlyboot_exit fdfx_policy_update fdfx_powergood fdfx_secure_policy[*] ftap_pwrdomain_rst_b ftap_slvidcode[*] ftap_tck ftap_tdi ftap_tms ftap_trst_b ftapsslv_tck ftapsslv_tdi ftapsslv_tms ftapsslv_trst_b rtdr_tap_tdo[*] sn_awtap_wso[*] sntapnw_atap_tdo sntapnw_atap_tdo2 sntapnw_atap_tdo2_en[*] sntapnw_atap_tdo_en[*] stap_abscan_tdo stap_isol_en_b tdr_data_in[*] } 

# constraint on line 33 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_input_delay 0 [get_ports $TAP_SSLVCLK] -clock $TAP_SSLVCLK
set_input_delay \
   0 \
  -clock { ftapsslv_tck } \
   [get_ports { ftapsslv_tck }] 

# constraint on line 34 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR1 * $ftapsslv_tck_period] [get_ports fdfx_powergood] -clock $TAP_SSLVCLK
set_input_delay \
   208.333333333 \
  -clock { ftapsslv_tck } \
   { fdfx_powergood } 

# constraint on line 35 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports ftap_trst_b] -clock $TAP_SSLVCLK
set_input_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { ftap_trst_b } 

# constraint on line 36 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports ftap_pwrdomain_rst_b] -clock $TAP_SSLVCLK
set_input_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { ftap_pwrdomain_rst_b } 

# constraint on line 39 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:

##Output Delays
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { atap_tdo atap_tdoen atapsslv_tdo atapsslv_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sftapnw_ftap_secsel[*] sn_fwtap_capturewr sn_fwtap_rti sn_fwtap_selectwir sn_fwtap_shiftwr sn_fwtap_updatewr sn_fwtap_wrck sn_fwtap_wrst_b sn_fwtap_wsi[*] sntapnw_ftap_tck sntapnw_ftap_tck2 sntapnw_ftap_tdi sntapnw_ftap_tdi2 sntapnw_ftap_tms sntapnw_ftap_tms2 sntapnw_ftap_trst2_b sntapnw_ftap_trst_b stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk stap_fsm_tlrs tap_rtdr_capture[*] tap_rtdr_irdec[*] tap_rtdr_powergood tap_rtdr_prog_rst_b[*] tap_rtdr_rti tap_rtdr_selectir tap_rtdr_shift[*] tap_rtdr_tck tap_rtdr_tdi[*] tap_rtdr_update[*] tdr_data_out[*] } 

# constraint on line 41 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
#set_output_delay [expr $MUL_FACTOR1 * $ftapsslv_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_SSLVCLK
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [filter_collection [get_ports $stap_ports] "direction == out"] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { atap_tdo atap_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sn_fwtap_capturewr sn_fwtap_shiftwr sn_fwtap_wsi[*] sntapnw_ftap_tdi stap_fbscan_capturedr stap_fbscan_mode stap_fsm_tlrs tap_rtdr_shift[*] tap_rtdr_tdi[*] tdr_data_out[*] } 

# constraint on line 42 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports stap_fbscan_d6init ] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { stap_fbscan_d6init } 

# constraint on line 43 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports tap_rtdr_tck] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { tap_rtdr_tck } 

# constraint on line 44 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports sn_fwtap_wrck] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { sn_fwtap_wrck } 

# constraint on line 45 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports sntapnw_ftap_tck] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { sntapnw_ftap_tck } 

# constraint on line 46 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/fishtail/stap_io_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [filter_collection [get_ports stap_fbscan_*] "@direction == out"] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk } 

# constraint on line 14 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:

##Setting Input and Output delays
##Relative to Primary Clock
#Input delays
# set_input_delay [expr $MUL_FACTOR1 * $ftap_tck_period] [filter_collection [get_ports *] "direction == in"] -clock $TAP_CLK
set_input_delay \
   208.333333333 \
  -clock { ftap_tck } \
   { fdfx_earlyboot_exit fdfx_policy_update fdfx_powergood fdfx_secure_policy[*] ftap_pwrdomain_rst_b ftap_slvidcode[*] ftap_tck ftap_tdi ftap_tms ftap_trst_b ftapsslv_tck ftapsslv_tdi ftapsslv_tms ftapsslv_trst_b rtdr_tap_tdo[*] sn_awtap_wso[*] sntapnw_atap_tdo sntapnw_atap_tdo2 sntapnw_atap_tdo2_en[*] sntapnw_atap_tdo_en[*] stap_abscan_tdo stap_isol_en_b tdr_data_in[*] } 

# constraint on line 15 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_input_delay 0 [get_ports $TAP_CLK ] -clock $TAP_CLK
set_input_delay \
   0 \
  -clock { ftap_tck } \
   [get_ports { ftap_tck }] 

# constraint on line 16 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR1 * $ftap_tck_period] [get_ports fdfx_powergood] -clock $TAP_CLK
set_input_delay \
   208.333333333 \
  -clock { ftap_tck } \
   { fdfx_powergood } 

# constraint on line 20 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
#set_input_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports fdfx_powergood] -clock $TAP_CLK 

##Output Delays
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { atap_tdo atap_tdoen atapsslv_tdo atapsslv_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sftapnw_ftap_secsel[*] sn_fwtap_capturewr sn_fwtap_rti sn_fwtap_selectwir sn_fwtap_shiftwr sn_fwtap_updatewr sn_fwtap_wrck sn_fwtap_wrst_b sn_fwtap_wsi[*] sntapnw_ftap_tck sntapnw_ftap_tck2 sntapnw_ftap_tdi sntapnw_ftap_tdi2 sntapnw_ftap_tms sntapnw_ftap_tms2 sntapnw_ftap_trst2_b sntapnw_ftap_trst_b stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk stap_fsm_tlrs tap_rtdr_capture[*] tap_rtdr_irdec[*] tap_rtdr_powergood tap_rtdr_prog_rst_b[*] tap_rtdr_rti tap_rtdr_selectir tap_rtdr_shift[*] tap_rtdr_tck tap_rtdr_tdi[*] tap_rtdr_update[*] tdr_data_out[*] } 

# constraint on line 22 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
#set_output_delay [expr $MUL_FACTOR1 * $ftap_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_CLK 
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [filter_collection [get_ports $stap_ports] "direction == out"] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { atap_tdo atap_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sn_fwtap_capturewr sn_fwtap_shiftwr sn_fwtap_wsi[*] sntapnw_ftap_tdi stap_fbscan_capturedr stap_fbscan_mode stap_fsm_tlrs tap_rtdr_shift[*] tap_rtdr_tdi[*] tdr_data_out[*] } 

# constraint on line 23 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports stap_fbscan_d6init ] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { stap_fbscan_d6init } 

# constraint on line 24 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports tap_rtdr_tck] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { tap_rtdr_tck } 

# constraint on line 25 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports sn_fwtap_wrck] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { sn_fwtap_wrck } 

# constraint on line 26 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [get_ports sntapnw_ftap_tck] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { sntapnw_ftap_tck } 

# constraint on line 27 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftap_tck_period] [filter_collection [get_ports stap_fbscan_*] "@direction == out"] -clock $TAP_CLK
set_output_delay \
   104.166666667 \
  -clock { ftap_tck } \
   { stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk } 

# constraint on line 32 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:

##Setting Input and Output delays
##Relative to Secondary Clock
#Input delays
# set_input_delay [expr $MUL_FACTOR1 * $ftapsslv_tck_period] [filter_collection [get_ports *] "direction == in"] -clock $TAP_SSLVCLK
set_input_delay \
   208.333333333 \
  -clock { ftapsslv_tck } \
   { fdfx_earlyboot_exit fdfx_policy_update fdfx_powergood fdfx_secure_policy[*] ftap_pwrdomain_rst_b ftap_slvidcode[*] ftap_tck ftap_tdi ftap_tms ftap_trst_b ftapsslv_tck ftapsslv_tdi ftapsslv_tms ftapsslv_trst_b rtdr_tap_tdo[*] sn_awtap_wso[*] sntapnw_atap_tdo sntapnw_atap_tdo2 sntapnw_atap_tdo2_en[*] sntapnw_atap_tdo_en[*] stap_abscan_tdo stap_isol_en_b tdr_data_in[*] } 

# constraint on line 33 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_input_delay 0 [get_ports $TAP_SSLVCLK] -clock $TAP_SSLVCLK
set_input_delay \
   0 \
  -clock { ftapsslv_tck } \
   [get_ports { ftapsslv_tck }] 

# constraint on line 34 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR1 * $ftapsslv_tck_period] [get_ports fdfx_powergood] -clock $TAP_SSLVCLK
set_input_delay \
   208.333333333 \
  -clock { ftapsslv_tck } \
   { fdfx_powergood } 

# constraint on line 35 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports ftap_trst_b] -clock $TAP_SSLVCLK
set_input_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { ftap_trst_b } 

# constraint on line 36 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_input_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports ftap_pwrdomain_rst_b] -clock $TAP_SSLVCLK
set_input_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { ftap_pwrdomain_rst_b } 

# constraint on line 39 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:

##Output Delays
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { atap_tdo atap_tdoen atapsslv_tdo atapsslv_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sftapnw_ftap_secsel[*] sn_fwtap_capturewr sn_fwtap_rti sn_fwtap_selectwir sn_fwtap_shiftwr sn_fwtap_updatewr sn_fwtap_wrck sn_fwtap_wrst_b sn_fwtap_wsi[*] sntapnw_ftap_tck sntapnw_ftap_tck2 sntapnw_ftap_tdi sntapnw_ftap_tdi2 sntapnw_ftap_tms sntapnw_ftap_tms2 sntapnw_ftap_trst2_b sntapnw_ftap_trst_b stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk stap_fsm_tlrs tap_rtdr_capture[*] tap_rtdr_irdec[*] tap_rtdr_powergood tap_rtdr_prog_rst_b[*] tap_rtdr_rti tap_rtdr_selectir tap_rtdr_shift[*] tap_rtdr_tck tap_rtdr_tdi[*] tap_rtdr_update[*] tdr_data_out[*] } 

# constraint on line 41 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
#set_output_delay [expr $MUL_FACTOR1 * $ftapsslv_tck_period] [filter_collection [get_ports *] "direction == out"] -clock $TAP_SSLVCLK
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [filter_collection [get_ports $stap_ports] "direction == out"] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { atap_tdo atap_tdoen sftapnw_ftap_enabletap[*] sftapnw_ftap_enabletdo[*] sn_fwtap_capturewr sn_fwtap_shiftwr sn_fwtap_wsi[*] sntapnw_ftap_tdi stap_fbscan_capturedr stap_fbscan_mode stap_fsm_tlrs tap_rtdr_shift[*] tap_rtdr_tdi[*] tdr_data_out[*] } 

# constraint on line 42 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports stap_fbscan_d6init ] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { stap_fbscan_d6init } 

# constraint on line 43 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports tap_rtdr_tck] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { tap_rtdr_tck } 

# constraint on line 44 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports sn_fwtap_wrck] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { sn_fwtap_wrck } 

# constraint on line 45 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [get_ports sntapnw_ftap_tck] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { sntapnw_ftap_tck } 

# constraint on line 46 of /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/stap/ADL/mat1.5.9.p0_p1274.7/aceroot/results/DC/stap/collateral/timing_common/global_constraints.tcl:
# set_output_delay [expr $MUL_FACTOR2 * $ftapsslv_tck_period] [filter_collection [get_ports stap_fbscan_*] "@direction == out"] -clock $TAP_SSLVCLK
set_output_delay \
   104.166666667 \
  -clock { ftapsslv_tck } \
   { stap_fbscan_capturedr stap_fbscan_chainen stap_fbscan_d6actestsig_b stap_fbscan_d6init stap_fbscan_d6select stap_fbscan_extogen stap_fbscan_extogsig_b stap_fbscan_highz stap_fbscan_intest_mode stap_fbscan_mode stap_fbscan_runbist_en stap_fbscan_shiftdr stap_fbscan_tck stap_fbscan_updatedr stap_fbscan_updatedr_clk } 

