
---------- Begin Simulation Statistics ----------
final_tick                                  562530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67390448                       # Number of bytes of host memory used
host_seconds                                    36.72                       # Real time elapsed on the host
host_tick_rate                               15320974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000563                       # Number of seconds simulated
sim_ticks                                   562530000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    914329                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   568913                       # number of cc regfile writes
system.cpu.committedInsts::0                   332566                       # Number of Instructions Simulated
system.cpu.committedInsts::1                   332566                       # Number of Instructions Simulated
system.cpu.committedInsts::total               665132                       # Number of Instructions Simulated
system.cpu.committedOps::0                     628046                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                     628046                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                1256092                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.382971                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.382971                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.691485                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     94636                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    51847                       # number of floating regfile writes
system.cpu.idleCycles                           42478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19827                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                 82598                       # Number of branches executed
system.cpu.iew.exec_branches::1                 85872                       # Number of branches executed
system.cpu.iew.exec_branches::total            168470                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.438412                       # Inst execution rate
system.cpu.iew.exec_refs::0                    149383                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                    155204                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                304587                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                   39521                       # Number of stores executed
system.cpu.iew.exec_stores::1                   41029                       # Number of stores executed
system.cpu.iew.exec_stores::total               80550                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  221769                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                243800                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                615                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                91234                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1834118                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0             109862                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1             114175                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         224037                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             30658                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1618301                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1437                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3673                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18031                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5977                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            112                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        15720                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                 988226                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                1017188                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total            2005414                       # num instructions consuming a value
system.cpu.iew.wb_count::0                     783430                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                     814183                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                1597613                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.590651                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.597672                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.594212                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                 583697                       # num instructions producing a value
system.cpu.iew.wb_producers::1                 607945                       # num instructions producing a value
system.cpu.iew.wb_producers::total            1191642                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.696344                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.723679                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.420023                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                      784472                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                      816271                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                 1600743                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2360458                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1293707                       # number of integer regfile writes
system.cpu.ipc::0                            0.295598                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.295598                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.591196                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             11524      1.42%      1.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                618247     75.99%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   70      0.01%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2814      0.35%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2438      0.30%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 502      0.06%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2137      0.26%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4621      0.57%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 5034      0.62%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3600      0.44%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                962      0.12%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               110531     13.59%     93.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               34314      4.22%     97.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10407      1.28%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6340      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 813547                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             13095      1.53%      1.53% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                644950     75.45%     76.98% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   79      0.01%     76.99% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  2884      0.34%     77.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                2684      0.31%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                 530      0.06%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2282      0.27%     77.97% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.97% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 5104      0.60%     78.57% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 5629      0.66%     79.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                3744      0.44%     79.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               1037      0.12%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead               118346     13.84%     93.63% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               36169      4.23%     97.86% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           11606      1.36%     99.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite           6694      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                 854839                       # Type of FU issued
system.cpu.iq.FU_type::total                  1668386      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                  121577                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              201289                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        70075                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131068                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                   446776                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                   303066                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total               749842                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.267789                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.181652                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.449442                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  426113     56.83%     56.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     75      0.01%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   15111      2.02%     58.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3657      0.49%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   538      0.07%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2980      0.40%     59.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5107      0.68%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6126      0.82%     61.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  5259      0.70%     62.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 1599      0.21%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 218390     29.12%     91.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 64882      8.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2871105                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5589521                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1527538                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2281176                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1833367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1668386                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 751                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          578015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             22544                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       749609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1082583                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.541116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.800951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              497661     45.97%     45.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              160364     14.81%     60.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              100328      9.27%     70.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               93987      8.68%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146382     13.52%     92.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               67395      6.23%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13235      1.22%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2356      0.22%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 875      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1082583                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.482929                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              1316                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              905                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               118630                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               44265                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              1878                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             1407                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads               125170                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores               46969                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  678925                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    540                       # number of misc regfile writes
system.cpu.numCycles                          1125061                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  104                       # Number of system calls
system.cpu.workload1.numSyscalls                  104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                      665132                       # Number of instructions simulated
sim_ops                                       1256092                       # Number of ops (including micro ops) simulated
host_inst_rate                                  18115                       # Simulator instruction rate (inst/s)
host_op_rate                                    34209                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  268533                       # Number of BP lookups
system.cpu.branchPred.condPredicted            218529                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             21023                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                90656                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   79725                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.942331                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    8883                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 31                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6905                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1685                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5220                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1327                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts          537252                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17274                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1080846                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.162138                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.409969                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          785445     72.67%     72.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           73008      6.75%     79.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           40979      3.79%     83.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           40402      3.74%     86.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           19660      1.82%     88.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           13040      1.21%     89.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           10209      0.94%     90.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            9998      0.93%     91.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           88105      8.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1080846                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0            332566                       # Number of instructions committed
system.cpu.commit.instsCommitted::1            332566                       # Number of instructions committed
system.cpu.commit.instsCommitted::total        665132                       # Number of instructions committed
system.cpu.commit.opsCommitted::0              628046                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1              628046                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total         1256092                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                   116090                       # Number of memory references committed
system.cpu.commit.memRefs::1                   116090                       # Number of memory references committed
system.cpu.commit.memRefs::total               232180                       # Number of memory references committed
system.cpu.commit.loads::0                      83536                       # Number of loads committed
system.cpu.commit.loads::1                      83536                       # Number of loads committed
system.cpu.commit.loads::total                 167072                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       52                       # Number of memory barriers committed
system.cpu.commit.membars::1                       52                       # Number of memory barriers committed
system.cpu.commit.membars::total                  104                       # Number of memory barriers committed
system.cpu.commit.branches::0                   70663                       # Number of branches committed
system.cpu.commit.branches::1                   70663                       # Number of branches committed
system.cpu.commit.branches::total              141326                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                   26194                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                   26194                       # Number of committed floating point instructions.
system.cpu.commit.floating::total               52388                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                   609276                       # Number of committed integer instructions.
system.cpu.commit.integer::1                   609276                       # Number of committed integer instructions.
system.cpu.commit.integer::total              1218552                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2470                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2470                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           4940                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6845      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       487874     77.68%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           58      0.01%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2792      0.44%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          992      0.16%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          480      0.08%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1788      0.28%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         3133      0.50%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         3990      0.64%     80.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3131      0.50%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          867      0.14%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        77795     12.39%     93.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        27200      4.33%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5741      0.91%     99.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5354      0.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       628046                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         6845      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu       487874     77.68%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           58      0.01%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         2792      0.44%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          992      0.16%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt          480      0.08%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1788      0.28%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         3133      0.50%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         3990      0.64%     80.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         3131      0.50%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          867      0.14%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        77795     12.39%     93.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        27200      4.33%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         5741      0.91%     99.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite         5354      0.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total       628046                       # Class of committed instruction
system.cpu.commit.committedInstType::total      1256092      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples         88105                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       223682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           223682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       223682                       # number of overall hits
system.cpu.dcache.overall_hits::total          223682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        47138                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47138                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        47138                       # number of overall misses
system.cpu.dcache.overall_misses::total         47138                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1914797362                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1914797362                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1914797362                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1914797362                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       270820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       270820                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       270820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       270820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.174057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.174057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.174057                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.174057                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40621.098944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40621.098944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40621.098944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40621.098944                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        86443                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             997                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.703109                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20138                       # number of writebacks
system.cpu.dcache.writebacks::total             20138                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        20266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        20266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20266                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    657209362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    657209362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    657209362                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    657209362                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.074832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.074832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32429.160268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32429.160268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32429.160268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32429.160268                       # average overall mshr miss latency
system.cpu.dcache.replacements                    526                       # number of replacements
system.cpu.dcache.expired                       19612                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       161893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1779942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1779942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       205696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.212950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.212950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40635.161975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40635.161975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26859                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26859                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    525958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    525958000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.082374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.082374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31040.958451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31040.958451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    134855362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    134855362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40436.390405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40436.390405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131251362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131251362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39509.741722                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39509.741722                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           173.498738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              243948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20265                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.037898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   173.498738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.338865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.338865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2186825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2186825                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   490127                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1048153                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    437238                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                114367                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18031                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                70975                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4194                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1950497                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 97729                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      216927                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       80868                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         18363                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1177                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              17055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1252715                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      268533                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              90293                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        661062                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   22111                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1477                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  110                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                    382728                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3236                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      648                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             1082583                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.029431                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.879123                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   402879     37.21%     37.21% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                    244963     22.63%     59.84% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                    434741     40.16%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               1082583                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            1082583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.194235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.942505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   610486     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    44434      4.10%     60.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    44128      4.08%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    52141      4.82%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    59203      5.47%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    58086      5.37%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    49806      4.60%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    54142      5.00%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   110157     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              1082583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.238683                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.113464                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       375937                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           375937                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       375937                       # number of overall hits
system.cpu.icache.overall_hits::total          375937                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6786                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6786                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6786                       # number of overall misses
system.cpu.icache.overall_misses::total          6786                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    314826500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    314826500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    314826500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    314826500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       382723                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       382723                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       382723                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       382723                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017731                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017731                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46393.530799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46393.530799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46393.530799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46393.530799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          311                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    28.272727                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4917                       # number of writebacks
system.cpu.icache.writebacks::total              4917                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1356                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1356                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1356                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1356                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5430                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5430                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5430                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5430                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014188                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014188                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014188                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014188                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47096.132597                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47096.132597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47096.132597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47096.132597                       # average overall mshr miss latency
system.cpu.icache.replacements                   4917                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst       375937                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          375937                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6786                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6786                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    314826500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    314826500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       382723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       382723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46393.530799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46393.530799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47096.132597                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47096.132597                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.546715                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              381367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5430                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             70.233333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.546715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.977630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3067214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3067214                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      383727                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2140                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        3580                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   35094                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  55                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  11710                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    388                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        3847                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   41634                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  57                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  14415                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    562530000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18031                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   596031                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  844285                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14599                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    455389                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                179581                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1865992                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 30869                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               3162                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               2923                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           6085                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               16196                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               14617                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           30813                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                1205                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                1017                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            2222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0               49468                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1               43455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total           92923                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        19980                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1        12077                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        32057                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             2252356                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     4781489                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  2760168                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    135931                       # Number of floating rename lookups
system.cpu.rename.committedMaps               1531794                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   720551                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     615                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 578                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    240745                       # count of insts added to the skid buffer
system.cpu.rob.reads                         10706316                       # The number of ROB reads
system.cpu.rob.writes                         3667790                       # The number of ROB writes
system.cpu.thread21883.numInsts                332566                       # Number of Instructions committed
system.cpu.thread21883.numOps                  628046                       # Number of Ops committed
system.cpu.thread21883.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12988                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15074                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2086                       # number of overall hits
system.l2.overall_hits::.cpu.data               12988                       # number of overall hits
system.l2.overall_hits::total                   15074                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7277                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10613                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3336                       # number of overall misses
system.l2.overall_misses::.cpu.data              7277                       # number of overall misses
system.l2.overall_misses::total                 10613                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    236078500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    522674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        758753000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    236078500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    522674500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       758753000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            20265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           20265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.615271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.413166                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.615271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.413166                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70766.936451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71825.546242                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71492.791859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70766.936451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71825.546242                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71492.791859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10608                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11782                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    216062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    478866000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    694928500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    216062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    478866000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     87696649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    782625149                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.615271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.358845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.412972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.615271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.358845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.458676                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64766.936451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65850.660066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65509.851056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64766.936451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65850.660066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74699.019591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66425.492191                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks        10332                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10332                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14681                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14681                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14681                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14681                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1174                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1174                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     87696649                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     87696649                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74699.019591                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74699.019591                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1794                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    111379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     111379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.459801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72940.078585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72940.078585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    102217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.459801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66940.078585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66940.078585                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    236078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    236078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.615271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.615271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70766.936451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70766.936451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    216062500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    216062500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.615271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.615271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64766.936451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64766.936451                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    411295000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    411295000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.339353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.339353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71529.565217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71529.565217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    376648500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    376648500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.339058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.339058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65561.096606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65561.096606                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    1277                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1277                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   347                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6497.426950                       # Cycle average of tags in use
system.l2.tags.total_refs                       51870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11782                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.402478                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1823.585139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4021.928609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   651.913202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.027826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.009947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.099143                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         10608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017914                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.161865                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    822998                       # Number of tag accesses
system.l2.tags.data_accesses                   822998                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples      3655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples       582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000789292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              11860                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       5890                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     5890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.37                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 5890                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   4282                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1064                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    291                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    146                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     71                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                 376960                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   670.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                    562380000                       # Total gap between requests
system.mem_ctrls0.avgGap                     95480.48                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       105792                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data       233920                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher        37248                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 188064636.552717179060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 415835599.879117548466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 66215135.192789718509                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1653                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data         3655                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher          582                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     45856507                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    101098603                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher     20218851                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     27741.38                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     27660.36                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     34740.29                       # Per-requestor read average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       105792                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data       233920                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher        37248                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total       376960                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       105792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       105792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1653                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data         3655                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher          582                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total          5890                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst    188064637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    415835600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher     66215135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       670115372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst    188064637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total    188064637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst    188064637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    415835600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher     66215135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      670115372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts                5890                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          147                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          192                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          216                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          195                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          176                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          189                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          204                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          250                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8          277                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          235                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          307                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          261                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          259                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          179                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          190                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          243                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          245                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          190                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18          148                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19          149                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          240                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          241                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          167                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          159                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          112                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25          132                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26           78                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27           98                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28           57                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29          107                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30           93                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          154                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat               64146081                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             19625480                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         167173961                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               10890.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          28382.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits               4534                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           76.98                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         1352                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   278.248521                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   167.783904                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   302.042331                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127          538     39.79%     39.79% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255          328     24.26%     64.05% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          144     10.65%     74.70% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511           85      6.29%     80.99% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639           52      3.85%     84.84% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767           41      3.03%     87.87% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           27      2.00%     89.87% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           16      1.18%     91.05% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          121      8.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         1352                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead               376960                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             670.115372                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   3.49                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.49                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              76.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   2392082.784000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   3176097.052800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  14806235.136000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 99747189.158400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 453538188.129600                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 18738741.504000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 592398533.764800                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1053.096784                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     26630060                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     25200000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    510699940                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   1836944.928000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   2429755.708800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  9968970.816000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 99747189.158400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 445400860.363200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 24991151.539200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 584374872.513600                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1038.833258                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     36165622                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     25200000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    501164378                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples      3617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples       592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000757932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              11846                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       5892                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     5892                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.37                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 5892                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   4309                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1011                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    287                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    145                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     93                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                 377088                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   670.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                    562368000                       # Total gap between requests
system.mem_ctrls1.avgGap                     95446.03                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       107712                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data       231488                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher        37888                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 191477787.851314604282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 411512274.900894165039                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 67352852.292322188616                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1683                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data         3617                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher          592                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     45011174                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    100630463                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher     20957479                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     26744.61                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     27821.53                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     35401.15                       # Per-requestor read average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       107712                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data       231488                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher        37888                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total       377088                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       107712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       107712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1683                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data         3617                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher          592                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total          5892                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst    191477788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    411512275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher     67352852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       670342915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst    191477788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total    191477788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst    191477788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    411512275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher     67352852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      670342915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts                5892                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          145                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          191                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          208                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          198                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          175                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          190                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          210                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          246                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8          280                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          237                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          314                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          257                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          254                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          186                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          190                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          236                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          238                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          193                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          144                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19          148                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          248                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          236                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          165                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          158                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          112                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25          134                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26           80                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27           95                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28           61                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29          107                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30          101                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          155                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat               63536252                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             19632144                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         166599116                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               10783.48                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          28275.48                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits               4527                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           76.83                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         1361                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   276.408523                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   168.954380                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   298.161165                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127          514     37.77%     37.77% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255          359     26.38%     64.14% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          154     11.32%     75.46% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511           73      5.36%     80.82% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639           56      4.11%     84.94% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767           43      3.16%     88.10% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           31      2.28%     90.37% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           16      1.18%     91.55% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          115      8.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         1361                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead               377088                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             670.342915                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   3.49                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.49                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              76.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   2357776.512000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   3130487.304000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  14793616.185600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 99747189.158400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 459275648.227200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 14330297.587200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 593635014.974400                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1055.294855                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     19865402                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     25200000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    517464598                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   1899319.968000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   2512682.524800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  9990002.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 99747189.158400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 444981892.017600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 25313070.720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 584444156.788800                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1038.956423                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     36670680                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     25200000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    500659320                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10255                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1527                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        11780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        11784                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23564                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23564                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port       376960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port       377088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       754048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  754048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11782                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy             7396326                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             7395836                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62977186                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14723                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15769                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        60670                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 76439                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       661696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2585792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3247488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1882                       # Total snoops (count)
system.tol2bus.snoopTraffic                       512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001886                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27518     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     52      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27570                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    562530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           50430500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8161966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          30404986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
