Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan 22 14:52:50 2021
| Host         : DESKTOP-JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.257        0.000                      0                 1772        0.109        0.000                      0                 1772        9.500        0.000                       0                   460  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.257        0.000                      0                 1772        0.109        0.000                      0                 1772        9.500        0.000                       0                   460  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.257ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 2.778ns (25.994%)  route 7.909ns (74.006%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          0.831     8.046    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.151 r  dataPath/regfile/i__carry__1_i_14/O
                         net (fo=3, routed)           1.103     9.254    dataPath/regfile/i__carry__1_i_14_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I2_O)        0.119     9.373 r  dataPath/regfile/i__carry__1_i_20/O
                         net (fo=5, routed)           0.800    10.172    dataPath/regfile/i__carry__1_i_20_n_0
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.288    10.460 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=3, routed)           0.470    10.931    dataPath/regfile/ADDR1MUX[8]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.283    11.214 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.214    dataPath/regfile_n_116
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.671 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.671    dataPath/addrOut_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.931 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=1, routed)           0.478    12.409    dataPath/regfile/O[3]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.257    12.666 f  dataPath/regfile/regfile_7[15]_i_12/O
                         net (fo=1, routed)           0.314    12.980    dataPath/regfile/regfile_7[15]_i_12_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.105    13.085 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.227    13.311    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.105    13.416 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=14, routed)          1.166    14.582    dataPath/regfile/regfile_io_wData[0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.105    14.687 f  dataPath/regfile/Z_i_3/O
                         net (fo=2, routed)           0.467    15.154    dataPath/regfile/Z_i_3_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.105    15.259 r  dataPath/regfile/Z_i_1/O
                         net (fo=1, routed)           0.000    15.259    dataPath/Z0
    SLICE_X37Y36         FDRE                                         r  dataPath/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.254    24.296    dataPath/clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  dataPath/Z_reg/C
                         clock pessimism              0.226    24.522    
                         clock uncertainty           -0.035    24.486    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.030    24.516    dataPath/Z_reg
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  9.257    

Slack (MET) :             9.337ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.640ns  (logic 3.199ns (30.066%)  route 7.441ns (69.934%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    14.947 r  dataPath/regfile/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.947    dataPath/regfile/PC_reg[11]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.212 r  dataPath/regfile/PC_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.212    dataPath/regfile_n_2
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[13]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                  9.337    

Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 3.194ns (30.033%)  route 7.441ns (69.967%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    14.947 r  dataPath/regfile/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.947    dataPath/regfile/PC_reg[11]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    15.207 r  dataPath/regfile/PC_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    15.207    dataPath/regfile_n_0
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[15]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[15]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 3.134ns (29.636%)  route 7.441ns (70.364%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    14.947 r  dataPath/regfile/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.947    dataPath/regfile/PC_reg[11]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    15.147 r  dataPath/regfile/PC_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.147    dataPath/regfile_n_1
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[14]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[14]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 3.115ns (29.509%)  route 7.441ns (70.491%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    14.947 r  dataPath/regfile/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.947    dataPath/regfile/PC_reg[11]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    15.128 r  dataPath/regfile/PC_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.128    dataPath/regfile_n_3
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  dataPath/PC_reg[12]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/P_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 2.494ns (23.828%)  route 7.973ns (76.173%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.778    14.301    dataPath/regfile/dstData[0]
    SLICE_X35Y36         LUT6 (Prop_lut6_I2_O)        0.105    14.406 r  dataPath/regfile/Z_i_4/O
                         net (fo=2, routed)           0.527    14.933    dataPath/regfile/Z_i_4_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.105    15.038 r  dataPath/regfile/P_i_1/O
                         net (fo=1, routed)           0.000    15.038    dataPath/regfile_n_130
    SLICE_X36Y36         FDRE                                         r  dataPath/P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.254    24.296    dataPath/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  dataPath/P_reg/C
                         clock pessimism              0.226    24.522    
                         clock uncertainty           -0.035    24.486    
    SLICE_X36Y36         FDRE (Setup_fdre_C_D)        0.032    24.518    dataPath/P_reg
  -------------------------------------------------------------------
                         required time                         24.518    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.438ns  (logic 2.997ns (28.712%)  route 7.441ns (71.288%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    15.010 r  dataPath/regfile/PC_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.010    dataPath/regfile_n_4
    SLICE_X36Y40         FDRE                                         r  dataPath/PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  dataPath/PC_reg[11]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 2.947ns (28.369%)  route 7.441ns (71.631%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    14.960 r  dataPath/regfile/PC_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.960    dataPath/regfile_n_5
    SLICE_X36Y40         FDRE                                         r  dataPath/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  dataPath/PC_reg[10]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 2.837ns (27.602%)  route 7.441ns (72.398%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          1.179     8.394    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.105     8.499 r  dataPath/regfile/i__carry__0_i_13/O
                         net (fo=3, routed)           0.967     9.466    dataPath/regfile/i__carry__0_i_13_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     9.571 r  dataPath/regfile/i__carry__0_i_20/O
                         net (fo=5, routed)           0.696    10.267    dataPath/regfile/regfile_6_reg[5]_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.125    10.392 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=3, routed)           0.261    10.652    dataPath/regfile/PC_reg[5]_0[0]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.264    10.916 r  dataPath/regfile/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.916    dataPath/regfile_n_112
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.373 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.373    dataPath/addrOut_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.553 r  dataPath/addrOut_carry__1/O[0]
                         net (fo=1, routed)           0.480    12.034    dataPath/alu/regfile_7[11]_i_2[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.249    12.283 r  dataPath/alu/regfile_7[8]_i_5/O
                         net (fo=1, routed)           0.472    12.755    dataPath/regfile/regfile_7_reg[8]_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  dataPath/regfile/regfile_7[8]_i_2/O
                         net (fo=1, routed)           0.558    13.418    dataPath/regfile/regfile_7[8]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    13.523 r  dataPath/regfile/regfile_7[8]_i_1/O
                         net (fo=12, routed)          0.425    13.948    dataPath/regfile/dstData[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.105    14.053 r  dataPath/regfile/PC[11]_i_13/O
                         net (fo=1, routed)           0.349    14.402    controller/PC_reg[11]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.507 r  controller/PC[11]_i_7/O
                         net (fo=1, routed)           0.000    14.507    dataPath/regfile/PC_reg[11]_0[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    14.850 r  dataPath/regfile/PC_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.850    dataPath/regfile_n_6
    SLICE_X36Y40         FDRE                                         r  dataPath/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.257    24.299    dataPath/clock_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  dataPath/PC_reg[9]/C
                         clock pessimism              0.226    24.525    
                         clock uncertainty           -0.035    24.489    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.059    24.548    dataPath/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.736ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MAR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 2.568ns (25.404%)  route 7.541ns (74.596%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.370     4.572    controller/clock_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.379     4.951 r  controller/state_reg[3]/Q
                         net (fo=72, routed)          1.670     6.620    controller/state_reg_n_0_[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.105     6.725 r  controller/i__carry_i_26/O
                         net (fo=3, routed)           0.384     7.109    dataPath/_T_48__0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.105     7.214 r  dataPath/i__carry_i_23/O
                         net (fo=32, routed)          0.831     8.046    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.151 r  dataPath/regfile/i__carry__1_i_14/O
                         net (fo=3, routed)           1.103     9.254    dataPath/regfile/i__carry__1_i_14_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I2_O)        0.119     9.373 r  dataPath/regfile/i__carry__1_i_20/O
                         net (fo=5, routed)           0.800    10.172    dataPath/regfile/i__carry__1_i_20_n_0
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.288    10.460 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=3, routed)           0.470    10.931    dataPath/regfile/ADDR1MUX[8]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.283    11.214 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.214    dataPath/regfile_n_116
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.671 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.671    dataPath/addrOut_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.931 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=1, routed)           0.478    12.409    dataPath/regfile/O[3]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.257    12.666 r  dataPath/regfile/regfile_7[15]_i_12/O
                         net (fo=1, routed)           0.314    12.980    dataPath/regfile/regfile_7[15]_i_12_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.105    13.085 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.227    13.311    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.105    13.416 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=14, routed)          1.264    14.680    dataPath/regfile_io_wData[15]
    SLICE_X39Y36         FDRE                                         r  dataPath/MAR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.254    24.296    dataPath/clock_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  dataPath/MAR_reg[15]/C
                         clock pessimism              0.226    24.522    
                         clock uncertainty           -0.035    24.486    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)       -0.070    24.416    dataPath/MAR_reg[15]
  -------------------------------------------------------------------
                         required time                         24.416    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  9.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.226ns (49.130%)  route 0.234ns (50.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.556     1.481    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  BufferedUartTX/buf_/dataReg_reg[7]/Q
                         net (fo=1, routed)           0.234     1.843    BufferedUartTX/buf_/dataReg[7]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.098     1.941 r  BufferedUartTX/buf_/shiftReg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.941    BufferedUartTX/tx/D[7]
    SLICE_X35Y30         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.821     1.991    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[8]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091     1.832    BufferedUartTX/tx/shiftReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.558     1.483    dataPath/clock_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  dataPath/KBSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dataPath/KBSR_reg[1]/Q
                         net (fo=1, routed)           0.086     1.711    dataPath/KBSR_reg_n_0_[1]
    SLICE_X34Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  dataPath/MDR[1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    dataPath/MDR[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  dataPath/MDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.825     1.995    dataPath/clock_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  dataPath/MDR_reg[1]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120     1.616    dataPath/MDR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.313%)  route 0.312ns (62.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.557     1.482    dataPath/clock_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  dataPath/KBSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dataPath/KBSR_reg[15]/Q
                         net (fo=5, routed)           0.312     1.936    dataPath/regfile/MDR_reg[15]_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  dataPath/regfile/MDR[15]_i_2/O
                         net (fo=1, routed)           0.000     1.981    dataPath/regfile_n_147
    SLICE_X36Y34         FDRE                                         r  dataPath/MDR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.826     1.996    dataPath/clock_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  dataPath/MDR_reg[15]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.091     1.837    dataPath/MDR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UartRX/shiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/KBDR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.483%)  route 0.068ns (32.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.558     1.483    UartRX/clock_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  UartRX/shiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  UartRX/shiftReg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.692    dataPath/KBDR_reg[7]_1[2]
    SLICE_X32Y33         FDRE                                         r  dataPath/KBDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.825     1.995    dataPath/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  dataPath/KBDR_reg[2]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.047     1.543    dataPath/KBDR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/IR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.571%)  route 0.353ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.559     1.484    dataPath/clock_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  dataPath/MDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dataPath/MDR_reg[0]/Q
                         net (fo=21, routed)          0.353     1.978    dataPath/MDR_reg[15]_0[0]
    SLICE_X40Y38         FDRE                                         r  dataPath/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.831     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  dataPath/IR_reg[0]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.070     1.821    dataPath/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dataPath/_T_96_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/stateReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.361%)  route 0.355ns (65.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.558     1.483    dataPath/clock_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  dataPath/_T_96_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dataPath/_T_96_reg/Q
                         net (fo=2, routed)           0.355     1.980    BufferedUartTX/tx/dataPath_io_uartTx_valid
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.025 r  BufferedUartTX/tx/stateReg_i_1/O
                         net (fo=1, routed)           0.000     2.025    BufferedUartTX/buf_/stateReg_reg_1
    SLICE_X34Y35         FDRE                                         r  BufferedUartTX/buf_/stateReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.826     1.996    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  BufferedUartTX/buf_/stateReg_reg/C
                         clock pessimism             -0.250     1.746    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.120     1.866    BufferedUartTX/buf_/stateReg_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/DDR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.327%)  route 0.357ns (71.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.559     1.484    dataPath/clock_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  dataPath/MDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dataPath/MDR_reg[7]/Q
                         net (fo=21, routed)          0.357     1.982    dataPath/MDR_reg[15]_0[7]
    SLICE_X37Y31         FDRE                                         r  dataPath/DDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.823     1.993    dataPath/clock_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  dataPath/DDR_reg[7]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.078     1.821    dataPath/DDR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BufferedUartTX/tx/shiftReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.555     1.480    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BufferedUartTX/tx/shiftReg_reg[4]/Q
                         net (fo=1, routed)           0.086     1.707    BufferedUartTX/buf_/Q[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.752 r  BufferedUartTX/buf_/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.752    BufferedUartTX/tx/D[2]
    SLICE_X37Y30         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.822     1.992    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.092     1.585    BufferedUartTX/tx/shiftReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/DDR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.364%)  route 0.356ns (71.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.559     1.484    dataPath/clock_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  dataPath/MDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dataPath/MDR_reg[5]/Q
                         net (fo=21, routed)          0.356     1.981    dataPath/MDR_reg[15]_0[5]
    SLICE_X37Y31         FDRE                                         r  dataPath/DDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.823     1.993    dataPath/clock_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  dataPath/DDR_reg[5]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.071     1.814    dataPath/DDR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UartRX/shiftReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/KBDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.558     1.483    UartRX/clock_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  UartRX/shiftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  UartRX/shiftReg_reg[4]/Q
                         net (fo=2, routed)           0.116     1.740    dataPath/KBDR_reg[7]_1[4]
    SLICE_X32Y33         FDRE                                         r  dataPath/KBDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.825     1.995    dataPath/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  dataPath/KBDR_reg[4]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.075     1.571    dataPath/KBDR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y10  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y10  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y1   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y1   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y10  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y10  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y2   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y2   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y36  dataPath/regfile/regfile_3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y36  dataPath/regfile/regfile_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y36  dataPath/regfile/regfile_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y35  dataPath/DSR_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36  dataPath/IR_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36  dataPath/IR_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36  dataPath/KBSR_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y35  dataPath/KBSR_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36  dataPath/KBSR_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36  dataPath/KBSR_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y31  BufferedUartTX/buf_/dataReg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y41  dataPath/regfile/regfile_2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y41  dataPath/regfile/regfile_2_reg[7]/C



