{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630022538256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630022538257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 19:02:18 2021 " "Processing started: Thu Aug 26 19:02:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630022538257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022538257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion " "Command: quartus_map --read_settings_files=on --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022538257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630022538885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630022538885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "../LCD 16x2/LCD_Controller.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548878 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(124) " "Verilog HDL Expression warning at LCD_TEST.v(124): truncated literal to match 18 bits" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630022548883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Reset_Delay.v(9) " "Verilog HDL information at Reset_Delay.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630022548886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camara_desinfeccion.v 1 1 " "Found 1 design units, including 1 entities, in source file camara_desinfeccion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Camara_Desinfeccion " "Found entity 1: Camara_Desinfeccion" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_Top.v(134) " "Verilog HDL information at LCD_Top.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630022548893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INICIO inicio LCD_Top.v(67) " "Verilog HDL Declaration information at LCD_Top.v(67): object \"INICIO\" differs only in case from object \"inicio\" in the same scope" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630022548894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/teclado_matricial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/teclado_matricial.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado_Matricial " "Found entity 1: Teclado_Matricial" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/barrido_filas.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/barrido_filas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barrido_Filas " "Found entity 1: Barrido_Filas" {  } { { "../Teclado Matricial/Barrido_Filas.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Barrido_Filas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/bcd2sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/bcd2sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2sseg " "Found entity 1: bcd2sseg" {  } { { "../Teclado Matricial/bcd2sseg.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/bcd2sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divisor_Frecuencia.v(11) " "Verilog HDL information at Divisor_Frecuencia.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630022548906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/divisor_frecuencia.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/divisor_frecuencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frecuencia " "Found entity 1: Divisor_Frecuencia" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/dividir_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/dividir_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dividir_digitos " "Found entity 1: Dividir_digitos" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630022548910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022548910 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_fpga Camara_Desinfeccion.v(85) " "Verilog HDL Implicit Net warning at Camara_Desinfeccion.v(85): created implicit net for \"led_fpga\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022548911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Camara_Desinfeccion " "Elaborating entity \"Camara_Desinfeccion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630022548997 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ledfpga_neg\[4\] 0 Camara_Desinfeccion.v(65) " "Net \"ledfpga_neg\[4\]\" at Camara_Desinfeccion.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1630022549016 "|Camara_Desinfeccion"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sensor_out Camara_Desinfeccion.v(70) " "Output port \"sensor_out\" at Camara_Desinfeccion.v(70) has no driver" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630022549016 "|Camara_Desinfeccion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:lcd " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:lcd\"" {  } { { "Camara_Desinfeccion.v" "lcd" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_Top.v(78) " "Verilog HDL assignment warning at LCD_Top.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(416) " "Verilog HDL assignment warning at LCD_Top.v(416): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(417) " "Verilog HDL assignment warning at LCD_Top.v(417): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(424) " "Verilog HDL assignment warning at LCD_Top.v(424): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(425) " "Verilog HDL assignment warning at LCD_Top.v(425): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(494) " "Verilog HDL assignment warning at LCD_Top.v(494): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(495) " "Verilog HDL assignment warning at LCD_Top.v(495): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(502) " "Verilog HDL assignment warning at LCD_Top.v(502): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(503) " "Verilog HDL assignment warning at LCD_Top.v(503): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(670) " "Verilog HDL assignment warning at LCD_Top.v(670): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(671) " "Verilog HDL assignment warning at LCD_Top.v(671): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549044 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Top:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Top:lcd\|Reset_Delay:r0\"" {  } { { "../LCD 16x2/LCD_Top.v" "r0" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(12) " "Verilog HDL assignment warning at Reset_Delay.v(12): truncated value with size 32 to match size of target (20)" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549059 "|Camara_Desinfeccion|LCD_Top:lcd|Reset_Delay:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Reset_Delay.v(21) " "Verilog HDL assignment warning at Reset_Delay.v(21): truncated value with size 32 to match size of target (28)" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549059 "|Camara_Desinfeccion|LCD_Top:lcd|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dividir_digitos LCD_Top:lcd\|Dividir_digitos:dig " "Elaborating entity \"Dividir_digitos\" for hierarchy \"LCD_Top:lcd\|Dividir_digitos:dig\"" {  } { { "../LCD 16x2/LCD_Top.v" "dig" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Dividir_digitos.v(18) " "Verilog HDL assignment warning at Dividir_digitos.v(18): truncated value with size 9 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(21) " "Verilog HDL assignment warning at Dividir_digitos.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(24) " "Verilog HDL assignment warning at Dividir_digitos.v(24): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(27) " "Verilog HDL assignment warning at Dividir_digitos.v(27): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(30) " "Verilog HDL assignment warning at Dividir_digitos.v(30): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Dividir_digitos.v(52) " "Verilog HDL Case Statement warning at Dividir_digitos.v(52): incomplete case statement has no default case item" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Dividir_digitos.v(65) " "Verilog HDL Case Statement warning at Dividir_digitos.v(65): incomplete case statement has no default case item" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mostrar_dec Dividir_digitos.v(17) " "Verilog HDL Always Construct warning at Dividir_digitos.v(17): inferring latch(es) for variable \"mostrar_dec\", which holds its previous value in one or more paths through the always construct" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mostrar_uni Dividir_digitos.v(17) " "Verilog HDL Always Construct warning at Dividir_digitos.v(17): inferring latch(es) for variable \"mostrar_uni\", which holds its previous value in one or more paths through the always construct" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[0\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[0\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[1\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[1\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549079 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[2\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[2\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[3\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[3\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[4\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[4\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[5\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[5\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[6\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[6\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[7\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[7\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[8\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[8\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[0\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[0\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[1\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[1\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[2\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[2\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[3\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[3\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[4\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[4\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[5\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[5\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[6\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[6\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549080 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[7\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[7\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549081 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[8\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[8\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022549081 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Top:lcd\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\"" {  } { { "../LCD 16x2/LCD_Top.v" "u5" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(125) " "Verilog HDL assignment warning at LCD_TEST.v(125): truncated value with size 32 to match size of target (18)" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549099 "|Camara_Desinfeccion|LCD_Top:lcd|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(133) " "Verilog HDL assignment warning at LCD_TEST.v(133): truncated value with size 32 to match size of target (6)" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549099 "|Camara_Desinfeccion|LCD_Top:lcd|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "../LCD 16x2/LCD_TEST.v" "u0" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(70) " "Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)" {  } { { "../LCD 16x2/LCD_Controller.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549113 "|Camara_Desinfeccion|LCD_Top:lcd|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado_Matricial Teclado_Matricial:tmatr " "Elaborating entity \"Teclado_Matricial\" for hierarchy \"Teclado_Matricial:tmatr\"" {  } { { "Camara_Desinfeccion.v" "tmatr" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frecuencia Teclado_Matricial:tmatr\|Divisor_Frecuencia:div " "Elaborating entity \"Divisor_Frecuencia\" for hierarchy \"Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "div" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Divisor_Frecuencia.v(14) " "Verilog HDL assignment warning at Divisor_Frecuencia.v(14): truncated value with size 32 to match size of target (28)" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549147 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Divisor_Frecuencia:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Divisor_Frecuencia.v(22) " "Verilog HDL assignment warning at Divisor_Frecuencia.v(22): truncated value with size 32 to match size of target (28)" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549148 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Divisor_Frecuencia:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrido_Filas Teclado_Matricial:tmatr\|Barrido_Filas:bar " "Elaborating entity \"Barrido_Filas\" for hierarchy \"Teclado_Matricial:tmatr\|Barrido_Filas:bar\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "bar" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Teclado_Matricial:tmatr\|Comparador:com " "Elaborating entity \"Comparador\" for hierarchy \"Teclado_Matricial:tmatr\|Comparador:com\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "com" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Comparador.v(16) " "Verilog HDL assignment warning at Comparador.v(16): truncated value with size 32 to match size of target (5)" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630022549185 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Comparador.v(29) " "Verilog HDL Case Statement information at Comparador.v(29): all case item expressions in this case statement are onehot" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630022549185 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Comparador.v(40) " "Verilog HDL Case Statement information at Comparador.v(40): all case item expressions in this case statement are onehot" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630022549185 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Comparador.v(50) " "Verilog HDL Case Statement information at Comparador.v(50): all case item expressions in this case statement are onehot" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630022549185 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg Teclado_Matricial:tmatr\|bcd2sseg:display " "Elaborating entity \"bcd2sseg\" for hierarchy \"Teclado_Matricial:tmatr\|bcd2sseg:display\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "display" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022549187 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1630022550380 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630022550411 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1630022550411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[0\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550415 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[1\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550416 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[2\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550416 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[3\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[3\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[3\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550416 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[0\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[4\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[4\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550416 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[1\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[5\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550416 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[2\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[6\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[6\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550416 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[3\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630022550417 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630022550417 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630022550825 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630022550825 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[0\] GND " "Pin \"anodos\[0\]\" is stuck at GND" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[1\] VCC " "Pin \"anodos\[1\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[2\] VCC " "Pin \"anodos\[2\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[3\] VCC " "Pin \"anodos\[3\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[4\] VCC " "Pin \"anodos\[4\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[5\] VCC " "Pin \"anodos\[5\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[6\] VCC " "Pin \"anodos\[6\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|anodos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDFPGA\[4\] VCC " "Pin \"LEDFPGA\[4\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|LEDFPGA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sensor_out GND " "Pin \"sensor_out\" is stuck at GND" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630022550826 "|Camara_Desinfeccion|sensor_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630022550826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630022550961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630022552335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.map.smsg " "Generated suppressed messages file C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022552511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630022552779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630022552779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "794 " "Implemented 794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630022553015 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630022553015 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630022553015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "746 " "Implemented 746 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630022553015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630022553015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630022553052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 19:02:33 2021 " "Processing ended: Thu Aug 26 19:02:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630022553052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630022553052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630022553052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630022553052 ""}
