$date
	Mon Dec 08 23:59:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2to1_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in0 [3:0] $end
$var reg 4 # in1 [3:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 4 % in0 [3:0] $end
$var wire 4 & in1 [3:0] $end
$var wire 1 $ sel $end
$var wire 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 '
b101 &
b1010 %
0$
b101 #
b1010 "
b1010 !
$end
#10000
b101 !
b101 '
1$
#20000
b11 !
b11 '
0$
b1100 #
b1100 &
b11 "
b11 %
#30000
b1100 !
b1100 '
1$
#40000
