// Seed: 518750398
module module_0;
  assign module_2.type_2 = 0;
  bit  id_1 = id_1;
  tri0 id_2;
  bit id_3, id_4;
  assign id_1 = id_3;
  initial
    if (-1) id_3 <= 1'b0;
    else id_1 = -1'd0 - id_2;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    output wor id_10,
    output wire id_11
);
  supply1 id_13, id_14;
  assign id_13 = -1 ^ id_0;
  module_0 modCall_1 ();
  id_15(
      -1
  );
endmodule
