// Seed: 3833190806
module module_0 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input wor id_3,
    output uwire id_4,
    output wor id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input tri1 id_10,
    output tri id_11
);
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6,
    output wand id_7,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    output supply1 id_11,
    input wire id_12,
    output tri1 id_13,
    output uwire id_14,
    input supply1 id_15,
    input wor id_16
);
  assign id_11 = id_12;
  wire id_18;
  wire id_19;
  module_0(
      id_14, id_13, id_7, id_5, id_3, id_3, id_4, id_9, id_2, id_2, id_9, id_13
  );
endmodule
