============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 18:27:39 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.prj"
RUN-6001 WARNING: File ../../al_ip/img_cache.v already exists in IP ../../al_ip/img_cache.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/ip_pll.v already exists in IP ../../al_ip/ip_pll.ipc, it will be removed from project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(79)
HDL-1007 : analyze verilog file ../../al_ip/img_cache.v
HDL-1007 : analyze verilog file ../../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../../RTL/camera_init.v(74)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/cam_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_cam_vga_out/clk driven by BUFG (113 clock/control pins, 2 other pins).
SYN-4027 : Net u_camera_reader/clk is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_cam_vga_out/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1261 instances
RUN-0007 : 807 luts, 215 seqs, 81 mslices, 43 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1677 nets
RUN-1001 : 1305 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     47      
RUN-1001 :   No   |  No   |  Yes  |     48      
RUN-1001 :   No   |  Yes  |  No   |     28      
RUN-1001 :   Yes  |  No   |  No   |     48      
RUN-1001 :   Yes  |  No   |  Yes  |     20      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  10   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 20
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1259 instances, 807 luts, 215 seqs, 124 slices, 25 macros(124 instances: 81 mslices 43 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8154, tnet num: 1675, tinst num: 1259, tnode num: 9345, tedge num: 13640.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.329970s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 336319
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1259.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 252939, overlap = 137.25
PHY-3002 : Step(2): len = 206732, overlap = 139.5
PHY-3002 : Step(3): len = 172497, overlap = 139.5
PHY-3002 : Step(4): len = 139736, overlap = 139.5
PHY-3002 : Step(5): len = 120966, overlap = 139.5
PHY-3002 : Step(6): len = 102844, overlap = 139.5
PHY-3002 : Step(7): len = 92188.9, overlap = 139.5
PHY-3002 : Step(8): len = 79690.7, overlap = 146.781
PHY-3002 : Step(9): len = 70576.2, overlap = 145.188
PHY-3002 : Step(10): len = 64355.8, overlap = 141.406
PHY-3002 : Step(11): len = 63165.9, overlap = 137.25
PHY-3002 : Step(12): len = 56255.1, overlap = 145.719
PHY-3002 : Step(13): len = 50901.6, overlap = 155.406
PHY-3002 : Step(14): len = 47854.9, overlap = 160.625
PHY-3002 : Step(15): len = 45847.9, overlap = 163.375
PHY-3002 : Step(16): len = 45731.7, overlap = 165.125
PHY-3002 : Step(17): len = 40920.6, overlap = 161.531
PHY-3002 : Step(18): len = 37647.6, overlap = 165.562
PHY-3002 : Step(19): len = 34405.9, overlap = 173.156
PHY-3002 : Step(20): len = 34957.2, overlap = 177.031
PHY-3002 : Step(21): len = 31125.8, overlap = 177.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09132e-07
PHY-3002 : Step(22): len = 32785.4, overlap = 177.562
PHY-3002 : Step(23): len = 33821.6, overlap = 178.312
PHY-3002 : Step(24): len = 32189.4, overlap = 179.062
PHY-3002 : Step(25): len = 30526.4, overlap = 177.25
PHY-3002 : Step(26): len = 29265, overlap = 179.312
PHY-3002 : Step(27): len = 28780.8, overlap = 179.375
PHY-3002 : Step(28): len = 28920.8, overlap = 179.375
PHY-3002 : Step(29): len = 28706.3, overlap = 179.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.18263e-07
PHY-3002 : Step(30): len = 27834.8, overlap = 179.719
PHY-3002 : Step(31): len = 28211.9, overlap = 179.719
PHY-3002 : Step(32): len = 28576.9, overlap = 179.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.36527e-07
PHY-3002 : Step(33): len = 33025.7, overlap = 179.719
PHY-3002 : Step(34): len = 33469.1, overlap = 179.625
PHY-3002 : Step(35): len = 33107.8, overlap = 173.25
PHY-3002 : Step(36): len = 35059.5, overlap = 168.562
PHY-3002 : Step(37): len = 38736.2, overlap = 170.562
PHY-3002 : Step(38): len = 40097.1, overlap = 163.812
PHY-3002 : Step(39): len = 39786.3, overlap = 153.531
PHY-3002 : Step(40): len = 40056.4, overlap = 155.25
PHY-3002 : Step(41): len = 37302.1, overlap = 161.625
PHY-3002 : Step(42): len = 35952.8, overlap = 158.375
PHY-3002 : Step(43): len = 35686.8, overlap = 157.438
PHY-3002 : Step(44): len = 35639, overlap = 155.375
PHY-3002 : Step(45): len = 34784.8, overlap = 155.625
PHY-3002 : Step(46): len = 33778.7, overlap = 157.938
PHY-3002 : Step(47): len = 33279.7, overlap = 155.5
PHY-3002 : Step(48): len = 33153.7, overlap = 156.312
PHY-3002 : Step(49): len = 32709.3, overlap = 151.688
PHY-3002 : Step(50): len = 33089.4, overlap = 153.719
PHY-3002 : Step(51): len = 33084.5, overlap = 151.531
PHY-3002 : Step(52): len = 33260.1, overlap = 152.406
PHY-3002 : Step(53): len = 32075.8, overlap = 156.594
PHY-3002 : Step(54): len = 31917.5, overlap = 156.344
PHY-3002 : Step(55): len = 31959, overlap = 156.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.67305e-06
PHY-3002 : Step(56): len = 34790.5, overlap = 154.031
PHY-3002 : Step(57): len = 35440.8, overlap = 153.969
PHY-3002 : Step(58): len = 36432.1, overlap = 140.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.34611e-06
PHY-3002 : Step(59): len = 42035.6, overlap = 138.594
PHY-3002 : Step(60): len = 43036.4, overlap = 137.906
PHY-3002 : Step(61): len = 42354.1, overlap = 140.094
PHY-3002 : Step(62): len = 41823.5, overlap = 135.375
PHY-3002 : Step(63): len = 41832.4, overlap = 135.25
PHY-3002 : Step(64): len = 42773, overlap = 128.438
PHY-3002 : Step(65): len = 42869.9, overlap = 132.938
PHY-3002 : Step(66): len = 42660.5, overlap = 132.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.69222e-06
PHY-3002 : Step(67): len = 45536.1, overlap = 123.938
PHY-3002 : Step(68): len = 47616.6, overlap = 130.688
PHY-3002 : Step(69): len = 49048.4, overlap = 130.688
PHY-3002 : Step(70): len = 49369.8, overlap = 121.688
PHY-3002 : Step(71): len = 49369, overlap = 114.844
PHY-3002 : Step(72): len = 47536.2, overlap = 117.094
PHY-3002 : Step(73): len = 47087.4, overlap = 119.344
PHY-3002 : Step(74): len = 46972.5, overlap = 125.812
PHY-3002 : Step(75): len = 46954.9, overlap = 124.562
PHY-3002 : Step(76): len = 46642.2, overlap = 115.625
PHY-3002 : Step(77): len = 46386.8, overlap = 124.656
PHY-3002 : Step(78): len = 46184, overlap = 122.625
PHY-3002 : Step(79): len = 46267.9, overlap = 118.125
PHY-3002 : Step(80): len = 46230.5, overlap = 113.625
PHY-3002 : Step(81): len = 45998.6, overlap = 113.625
PHY-3002 : Step(82): len = 45607.5, overlap = 113.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.33844e-05
PHY-3002 : Step(83): len = 47958.3, overlap = 115.906
PHY-3002 : Step(84): len = 48985.9, overlap = 109.156
PHY-3002 : Step(85): len = 50340.2, overlap = 109.156
PHY-3002 : Step(86): len = 49902.2, overlap = 102.406
PHY-3002 : Step(87): len = 49604.2, overlap = 102.406
PHY-3002 : Step(88): len = 49319.9, overlap = 102.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.61719e-05
PHY-3002 : Step(89): len = 51513.4, overlap = 109.25
PHY-3002 : Step(90): len = 53130, overlap = 107
PHY-3002 : Step(91): len = 54255.4, overlap = 111.5
PHY-3002 : Step(92): len = 53949.6, overlap = 113.75
PHY-3002 : Step(93): len = 53845, overlap = 118.25
PHY-3002 : Step(94): len = 54242, overlap = 118.25
PHY-3002 : Step(95): len = 54475.2, overlap = 125
PHY-3002 : Step(96): len = 54514.2, overlap = 118.25
PHY-3002 : Step(97): len = 54375.1, overlap = 104.75
PHY-3002 : Step(98): len = 54156, overlap = 118.344
PHY-3002 : Step(99): len = 54210.6, overlap = 118.344
PHY-3002 : Step(100): len = 54368.3, overlap = 113.75
PHY-3002 : Step(101): len = 54302.7, overlap = 113.875
PHY-3002 : Step(102): len = 53555.6, overlap = 118.5
PHY-3002 : Step(103): len = 53158.3, overlap = 116.25
PHY-3002 : Step(104): len = 53270.3, overlap = 116.25
PHY-3002 : Step(105): len = 53288.5, overlap = 116.25
PHY-3002 : Step(106): len = 53155.2, overlap = 118.406
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 5.23438e-05
PHY-3002 : Step(107): len = 53997, overlap = 116.156
PHY-3002 : Step(108): len = 54557.9, overlap = 116.156
PHY-3002 : Step(109): len = 55128.8, overlap = 116.156
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000104688
PHY-3002 : Step(110): len = 55093.1, overlap = 116.156
PHY-3002 : Step(111): len = 55386.1, overlap = 116.156
PHY-3002 : Step(112): len = 56578.5, overlap = 118.312
PHY-3002 : Step(113): len = 57185.9, overlap = 115.969
PHY-3002 : Step(114): len = 57631.7, overlap = 115.875
PHY-3002 : Step(115): len = 57871.8, overlap = 115.875
PHY-3002 : Step(116): len = 58023.9, overlap = 111.375
PHY-3002 : Step(117): len = 58028, overlap = 106.875
PHY-3002 : Step(118): len = 57955.4, overlap = 106.625
PHY-3002 : Step(119): len = 57863.2, overlap = 102.156
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000209375
PHY-3002 : Step(120): len = 58117.6, overlap = 101.906
PHY-3002 : Step(121): len = 58394.5, overlap = 101.656
PHY-3002 : Step(122): len = 58614.9, overlap = 99.4062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00041875
PHY-3002 : Step(123): len = 58760.2, overlap = 99.4062
PHY-3002 : Step(124): len = 59022.1, overlap = 99.5312
PHY-3002 : Step(125): len = 59468.4, overlap = 99.7188
PHY-3002 : Step(126): len = 59880.3, overlap = 99.7812
PHY-3002 : Step(127): len = 60095.7, overlap = 95.4688
PHY-3002 : Step(128): len = 60330.4, overlap = 95.5312
PHY-3002 : Step(129): len = 60298.2, overlap = 95.6562
PHY-3002 : Step(130): len = 60229.9, overlap = 100.406
PHY-3002 : Step(131): len = 60194.4, overlap = 100.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00075268
PHY-3002 : Step(132): len = 60355, overlap = 100.75
PHY-3002 : Step(133): len = 60499.8, overlap = 100.688
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00121784
PHY-3002 : Step(134): len = 60484, overlap = 100.375
PHY-3002 : Step(135): len = 60524.9, overlap = 99.5625
PHY-3002 : Step(136): len = 60801.6, overlap = 93.125
PHY-3002 : Step(137): len = 61180.7, overlap = 82.5625
PHY-3002 : Step(138): len = 61301, overlap = 81.75
PHY-3002 : Step(139): len = 61380.4, overlap = 81.6875
PHY-3002 : Step(140): len = 61596.3, overlap = 88.5312
PHY-3002 : Step(141): len = 61734.8, overlap = 90.7812
PHY-3002 : Step(142): len = 61814.6, overlap = 90.7812
PHY-3002 : Step(143): len = 61880.3, overlap = 90.8125
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00197046
PHY-3002 : Step(144): len = 61883.9, overlap = 93.7188
PHY-3002 : Step(145): len = 61948.6, overlap = 97.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.03224e-06
PHY-3002 : Step(146): len = 71053.2, overlap = 55.6875
PHY-3002 : Step(147): len = 71185.5, overlap = 56.2188
PHY-3002 : Step(148): len = 70796.1, overlap = 57
PHY-3002 : Step(149): len = 69546.2, overlap = 56.8438
PHY-3002 : Step(150): len = 69470, overlap = 56.9375
PHY-3002 : Step(151): len = 69424.5, overlap = 57.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60645e-05
PHY-3002 : Step(152): len = 69026.5, overlap = 57.4375
PHY-3002 : Step(153): len = 68975.1, overlap = 57.4375
PHY-3002 : Step(154): len = 69100.4, overlap = 57.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.2129e-05
PHY-3002 : Step(155): len = 69325.6, overlap = 49.9375
PHY-3002 : Step(156): len = 69584.5, overlap = 48.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.19847e-05
PHY-3002 : Step(157): len = 69655.2, overlap = 49.1875
PHY-3002 : Step(158): len = 69920, overlap = 48.9375
PHY-3002 : Step(159): len = 70355, overlap = 48.9062
PHY-3002 : Step(160): len = 70093.7, overlap = 46.4062
PHY-3002 : Step(161): len = 70093.7, overlap = 46.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000103969
PHY-3002 : Step(162): len = 70270.1, overlap = 44.2188
PHY-3002 : Step(163): len = 70270.1, overlap = 44.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000207939
PHY-3002 : Step(164): len = 70434.9, overlap = 41.2812
PHY-3002 : Step(165): len = 70595, overlap = 41.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000393223
PHY-3002 : Step(166): len = 71103, overlap = 32.2812
PHY-3002 : Step(167): len = 71277.4, overlap = 30.8125
PHY-3002 : Step(168): len = 71755.3, overlap = 31
PHY-3002 : Step(169): len = 71808.7, overlap = 31.0938
PHY-3002 : Step(170): len = 71707.1, overlap = 30.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028855s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.61399e-06
PHY-3002 : Step(171): len = 72712.5, overlap = 67.1562
PHY-3002 : Step(172): len = 72964.9, overlap = 67.1562
PHY-3002 : Step(173): len = 73293.6, overlap = 54.4688
PHY-3002 : Step(174): len = 73496.7, overlap = 52.125
PHY-3002 : Step(175): len = 73489.9, overlap = 45.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5228e-05
PHY-3002 : Step(176): len = 73414, overlap = 42.3125
PHY-3002 : Step(177): len = 73656.5, overlap = 41.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.0456e-05
PHY-3002 : Step(178): len = 73792.8, overlap = 36.625
PHY-3002 : Step(179): len = 74770.8, overlap = 30.7812
PHY-3002 : Step(180): len = 75385.8, overlap = 29.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.09119e-05
PHY-3002 : Step(181): len = 75532.2, overlap = 27.1562
PHY-3002 : Step(182): len = 76170.3, overlap = 26.4375
PHY-3002 : Step(183): len = 76739.4, overlap = 25.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000121824
PHY-3002 : Step(184): len = 76508.8, overlap = 22.875
PHY-3002 : Step(185): len = 76974.4, overlap = 23.125
PHY-3002 : Step(186): len = 76974.4, overlap = 23.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000243648
PHY-3002 : Step(187): len = 77287.4, overlap = 20.0625
PHY-3002 : Step(188): len = 77437.5, overlap = 16.25
PHY-3002 : Step(189): len = 77608.8, overlap = 16.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8154, tnet num: 1675, tinst num: 1259, tnode num: 9345, tedge num: 13640.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 56.91 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1677.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 107440, over cnt = 351(0%), over = 1976, worst = 25
PHY-1001 : End global iterations;  0.237326s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.8%)

PHY-1001 : Congestion index: top1 = 47.56, top5 = 33.59, top10 = 24.59, top15 = 18.60.
PHY-1001 : End incremental global routing;  0.304273s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044845s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.376060s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 164, reserve = 137, peak = 164.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1288/1677.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 107440, over cnt = 351(0%), over = 1976, worst = 25
PHY-1002 : len = 116424, over cnt = 285(0%), over = 1171, worst = 20
PHY-1002 : len = 122496, over cnt = 147(0%), over = 492, worst = 20
PHY-1002 : len = 127120, over cnt = 27(0%), over = 108, worst = 16
PHY-1002 : len = 129024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.436946s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (118.0%)

PHY-1001 : Congestion index: top1 = 40.11, top5 = 30.69, top10 = 24.03, top15 = 19.09.
OPT-1001 : End congestion update;  0.494704s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (116.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027718s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.522504s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (116.6%)

OPT-1001 : Current memory(MB): used = 166, reserve = 140, peak = 166.
OPT-1001 : End physical optimization;  1.221081s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (107.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 807 LUT to BLE ...
SYN-4008 : Packed 807 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 111 remaining SEQ's ...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 642 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 840/1079 primitive instances ...
PHY-3001 : End packing;  0.049815s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 715 instances
RUN-1001 : 300 mslices, 300 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1577 nets
RUN-1001 : 1115 nets have 2 pins
RUN-1001 : 283 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 713 instances, 600 slices, 25 macros(124 instances: 81 mslices 43 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 78161.6, Over = 27
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8004, tnet num: 1575, tinst num: 713, tnode num: 9037, tedge num: 13630.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407930s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70873e-05
PHY-3002 : Step(190): len = 76906.6, overlap = 29
PHY-3002 : Step(191): len = 76789.4, overlap = 28.75
PHY-3002 : Step(192): len = 76346.8, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.41747e-05
PHY-3002 : Step(193): len = 77358.2, overlap = 31.25
PHY-3002 : Step(194): len = 77358.2, overlap = 31.25
PHY-3002 : Step(195): len = 77228.9, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102033
PHY-3002 : Step(196): len = 77961.8, overlap = 26.75
PHY-3002 : Step(197): len = 78133.6, overlap = 26.75
PHY-3002 : Step(198): len = 78133.6, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.129482s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (253.4%)

PHY-3001 : Trial Legalized: Len = 88304.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028302s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000673742
PHY-3002 : Step(199): len = 85386.2, overlap = 4.5
PHY-3002 : Step(200): len = 83637.3, overlap = 8.75
PHY-3002 : Step(201): len = 82513.3, overlap = 10
PHY-3002 : Step(202): len = 81720.3, overlap = 11.25
PHY-3002 : Step(203): len = 81158.8, overlap = 11.75
PHY-3002 : Step(204): len = 80891.3, overlap = 12
PHY-3002 : Step(205): len = 80569.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134748
PHY-3002 : Step(206): len = 80645.5, overlap = 12
PHY-3002 : Step(207): len = 80606, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009939s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 84766.3, Over = 0
PHY-3001 : End spreading;  0.007534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.4%)

PHY-3001 : Final: Len = 84766.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8004, tnet num: 1575, tinst num: 713, tnode num: 9037, tedge num: 13630.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 210/1577.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 121432, over cnt = 363(1%), over = 962, worst = 10
PHY-1002 : len = 125552, over cnt = 220(0%), over = 544, worst = 9
PHY-1002 : len = 131016, over cnt = 71(0%), over = 142, worst = 9
PHY-1002 : len = 132248, over cnt = 39(0%), over = 75, worst = 7
PHY-1002 : len = 133376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.509918s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (110.3%)

PHY-1001 : Congestion index: top1 = 36.70, top5 = 28.80, top10 = 23.65, top15 = 19.71.
PHY-1001 : End incremental global routing;  0.578469s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (110.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050077s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.658512s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (109.1%)

OPT-1001 : Current memory(MB): used = 173, reserve = 147, peak = 173.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1404/1577.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 133376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009908s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 36.70, top5 = 28.80, top10 = 23.65, top15 = 19.71.
OPT-1001 : End congestion update;  0.070632s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.096639s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.0%)

OPT-1001 : Current memory(MB): used = 174, reserve = 148, peak = 174.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025604s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1404/1577.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 133376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008282s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (188.7%)

PHY-1001 : Congestion index: top1 = 36.70, top5 = 28.80, top10 = 23.65, top15 = 19.71.
PHY-1001 : End incremental global routing;  0.066422s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045717s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1404/1577.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 133376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008304s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (188.2%)

PHY-1001 : Congestion index: top1 = 36.70, top5 = 28.80, top10 = 23.65, top15 = 19.71.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028236s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.241379
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.354973s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (104.9%)

RUN-1003 : finish command "place" in  7.264639s wall, 10.265625s user + 4.140625s system = 14.406250s CPU (198.3%)

RUN-1004 : used memory is 157 MB, reserved memory is 131 MB, peak memory is 174 MB
RUN-1002 : start command "export_db cam_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 715 instances
RUN-1001 : 300 mslices, 300 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1577 nets
RUN-1001 : 1115 nets have 2 pins
RUN-1001 : 283 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8004, tnet num: 1575, tinst num: 713, tnode num: 9037, tedge num: 13630.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 300 mslices, 300 lslices, 45 pads, 61 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1575 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 118928, over cnt = 385(1%), over = 1089, worst = 11
PHY-1002 : len = 123032, over cnt = 236(0%), over = 630, worst = 10
PHY-1002 : len = 128808, over cnt = 91(0%), over = 237, worst = 9
PHY-1002 : len = 132504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.585034s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (122.9%)

PHY-1001 : Congestion index: top1 = 36.14, top5 = 28.39, top10 = 23.35, top15 = 19.51.
PHY-1001 : End global routing;  0.655720s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (119.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 191, reserve = 165, peak = 191.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_cam_vga_out/clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_8 will be merged with clock u_camera_reader/wrreq
PHY-1001 : Current memory(MB): used = 451, reserve = 429, peak = 451.
PHY-1001 : End build detailed router design. 4.152109s wall, 4.062500s user + 0.093750s system = 4.156250s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 34376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.496424s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 483, reserve = 462, peak = 483.
PHY-1001 : End phase 1; 2.505028s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 754 net; 5.627480s wall, 5.609375s user + 0.000000s system = 5.609375s CPU (99.7%)

PHY-1022 : len = 268896, over cnt = 500(0%), over = 509, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 486, reserve = 465, peak = 486.
PHY-1001 : End initial routed; 7.169201s wall, 7.437500s user + 0.015625s system = 7.453125s CPU (104.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1431(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.471215s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 488, reserve = 467, peak = 488.
PHY-1001 : End phase 2; 7.640498s wall, 7.906250s user + 0.015625s system = 7.921875s CPU (103.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 268896, over cnt = 500(0%), over = 509, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.007470s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 267824, over cnt = 299(0%), over = 299, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.775341s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (133.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 270288, over cnt = 115(0%), over = 115, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.721768s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (123.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 272152, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.232130s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (148.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 272280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.038330s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1431(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.433137s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 43 feed throughs used by 32 nets
PHY-1001 : End commit to database; 0.277209s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.8%)

PHY-1001 : Current memory(MB): used = 504, reserve = 483, peak = 504.
PHY-1001 : End phase 3; 2.641908s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (120.7%)

PHY-1003 : Routed, final wirelength = 272280
PHY-1001 : Current memory(MB): used = 504, reserve = 484, peak = 504.
PHY-1001 : End export database. 0.009490s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (164.6%)

PHY-1001 : End detail routing;  17.193562s wall, 17.890625s user + 0.140625s system = 18.031250s CPU (104.9%)

RUN-1003 : finish command "route" in  18.321203s wall, 19.046875s user + 0.234375s system = 19.281250s CPU (105.2%)

RUN-1004 : used memory is 459 MB, reserved memory is 438 MB, peak memory is 504 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1108   out of  19600    5.65%
#reg                      215   out of  19600    1.10%
#le                      1141
  #lut only               926   out of   1141   81.16%
  #reg only                33   out of   1141    2.89%
  #lut&reg                182   out of   1141   15.95%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       45   out of    188   23.94%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                           Fanout
#1        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                99
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0             91
#3        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/reg3_syn_32.q0     21
#4        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc2             21
#5        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q1     18
#6        u_camera_reader/wrreq            GCLK               mslice             u_camera_init/sel0_syn_425.f0    11
#7        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                 1
#8        u_camera_reader/clk              GCLK               pll                u_pll/pll_inst.clkc1             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------+
|Instance          |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------+
|top               |test_camera   |1141   |984     |124     |215     |61      |1       |
|  u_cam_vga_out   |Driver        |152    |88      |64      |26      |0       |0       |
|  u_camera_init   |camera_init   |534    |517     |9       |84      |0       |0       |
|    u_i2c_write   |i2c_module    |171    |171     |0       |42      |0       |0       |
|  u_camera_reader |camera_reader |123    |79      |22      |72      |0       |0       |
|  u_img           |img_cache     |22     |19      |0       |11      |61      |0       |
|  u_pll           |ip_pll        |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1068  
    #2          2       194   
    #3          3        45   
    #4          4        43   
    #5        5-10       78   
    #6        11-50      57   
    #7       51-100      35   
    #8       101-500     1    
  Average     4.02            

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid cam_inst.bid"
RUN-1002 : start command "bitgen -bit cam.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 713
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1577, pip num: 20104
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 43
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1393 valid insts, and 53435 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit" in  5.732115s wall, 24.187500s user + 0.140625s system = 24.328125s CPU (424.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 455 MB, peak memory is 615 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_182739.log"
