<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx2\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/VHDL/fpga_client_v2/iseconfig/filter.filter -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml emac_example_design.twx emac_example_design.ncd -o
emac_example_design.twr emac_example_design.pcf -ucf top_ucf.ucf -ucf MIG.ucf

</twCmdLine><twDesign>emac_example_design.ncd</twDesign><twDesignPath>emac_example_design.ncd</twDesignPath><twPCF>emac_example_design.pcf</twPCF><twPcfPath>emac_example_design.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="NET AC97_clk PERIOD = 10000 ps;" ScopeName="">NET &quot;AC97_clk_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>800</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>221</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.362</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2 (SLICE_X72Y112.D1), 14 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.819</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_14</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew dest = "0.128" src = "0.130">0.002</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_14</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;15&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y113.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ROM/ROMData&lt;19&gt;</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121</twBEL><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.015</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_18</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twDest><twTotPathDel>2.936</twTotPathDel><twClkSkew dest = "0.128" src = "0.142">0.014</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_18</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y113.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;18&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ROM/ROMData&lt;19&gt;</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121</twBEL><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.222</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_12</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twDest><twTotPathDel>2.741</twTotPathDel><twClkSkew dest = "0.128" src = "0.130">0.002</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_12</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;15&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ROM/ROMData&lt;19&gt;</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121</twBEL><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>2.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3 (SLICE_X72Y112.B6), 14 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.413</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_14</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twDest><twTotPathDel>2.550</twTotPathDel><twClkSkew dest = "0.128" src = "0.130">0.002</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_14</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;15&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y113.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ROM/ROMData&lt;19&gt;</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3-In125</twBEL><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>2.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.609</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_18</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twDest><twTotPathDel>2.342</twTotPathDel><twClkSkew dest = "0.128" src = "0.142">0.014</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_18</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y113.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;18&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ROM/ROMData&lt;19&gt;</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3-In125</twBEL><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.684</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.816</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_12</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twDest><twTotPathDel>2.147</twTotPathDel><twClkSkew dest = "0.128" src = "0.130">0.002</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_12</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;15&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ROM/ROMData&lt;19&gt;</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2</twComp><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3-In125</twBEL><twBEL>ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.489</twRouteDel><twTotDel>2.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac97_codec/ac97_core_I/accept_pcm_left (SLICE_X68Y107.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.402</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_11</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/accept_pcm_left</twDest><twTotPathDel>1.560</twTotPathDel><twClkSkew dest = "1.244" src = "1.247">0.003</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_11</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/accept_pcm_left</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y95.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X68Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;11&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ac97_codec/ac97_core_I/accept_pcm_left</twComp><twBEL>ac97_codec/ac97_core_I/accept_pcm_left_rstpot</twBEL><twBEL>ac97_codec/ac97_core_I/accept_pcm_left</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.086</twRouteDel><twTotDel>1.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;AC97_clk_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac97_codec/command_SM_FSM_FFd6 (SLICE_X77Y116.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">ac97_codec/command_SM_FSM_FFd1</twSrc><twDest BELType="FF">ac97_codec/command_SM_FSM_FFd6</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew dest = "0.149" src = "0.136">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/command_SM_FSM_FFd1</twSrc><twDest BELType='FF'>ac97_codec/command_SM_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X77Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ac97_codec/command_SM_FSM_FFd1</twComp><twBEL>ac97_codec/command_SM_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>ac97_codec/command_SM_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>ac97_codec/command_SM_FSM_FFd7</twComp><twBEL>ac97_codec/command_SM_FSM_FFd6_rstpot</twBEL><twBEL>ac97_codec/command_SM_FSM_FFd6</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">AC97_clk_BUFGP</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac97_codec/ac97_core_I/data_in_13 (SLICE_X72Y111.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_12</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/data_in_13</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_12</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/data_in_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;15&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y111.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.238</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;15&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_13</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">AC97_clk_BUFGP</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac97_codec/ac97_core_I/data_in_18 (SLICE_X72Y113.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.488</twSlack><twSrc BELType="FF">ac97_codec/ac97_core_I/data_in_17</twSrc><twDest BELType="FF">ac97_codec/ac97_core_I/data_in_18</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ac97_codec/ac97_core_I/data_in_17</twSrc><twDest BELType='FF'>ac97_codec/ac97_core_I/data_in_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y113.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">AC97_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X72Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;18&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y113.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y113.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.226</twDelInfo><twComp>ac97_codec/ac97_core_I/data_in&lt;18&gt;</twComp><twBEL>ac97_codec/ac97_core_I/data_in_18</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">AC97_clk_BUFGP</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;AC97_clk_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINLOWPULSE" name="Twpl" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="ac97_codec/ac97_core_I/data_in&lt;11&gt;/CLK" logResource="ac97_codec/ac97_core_I/Mshreg_data_in_11/CLK" locationPin="SLICE_X68Y95.CLK" clockNet="AC97_clk_BUFGP"/><twPinLimit anchorID="45" type="MINHIGHPULSE" name="Twph" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="ac97_codec/ac97_core_I/data_in&lt;11&gt;/CLK" logResource="ac97_codec/ac97_core_I/Mshreg_data_in_11/CLK" locationPin="SLICE_X68Y95.CLK" clockNet="AC97_clk_BUFGP"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tbgper_I" slack="8.334" period="10.000" constraintValue="10.000" deviceLimit="1.666" freqLimit="600.240" physResource="AC97_clk_BUFGP/BUFG/I0" logResource="AC97_clk_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="AC97_clk_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_tx_clk0&quot;         = PERIOD &quot;emac_tx_clk0&quot; 8 ns HIGH 50 %;" ScopeName="">TS_emac_tx_clk0 = PERIOD TIMEGRP &quot;emac_tx_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>42289</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9001</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.950</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/ethernet_to_ram/write_data_592 (SLICE_X41Y120.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">rx_data_mac/rx_valid</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_592</twDest><twTotPathDel>7.853</twTotPathDel><twClkSkew dest = "1.362" src = "1.328">-0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rx_data_mac/rx_valid</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_592</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X59Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>rx_data_mac/rx_valid</twComp><twBEL>rx_data_mac/rx_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.362</twDelInfo><twComp>rx_data_mac/rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_592</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.986</twRouteDel><twTotDel>7.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.957</twSlack><twSrc BELType="FF">frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_592</twDest><twTotPathDel>6.841</twTotPathDel><twClkSkew dest = "1.362" src = "1.433">0.071</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_592</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X58Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twComp><twBEL>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_592</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.974</twRouteDel><twTotDel>6.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.744</twSlack><twSrc BELType="FF">frame_buffer/ethernet_to_ram/buffer_counter_7</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_592</twDest><twTotPathDel>6.105</twTotPathDel><twClkSkew dest = "0.511" src = "0.531">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ethernet_to_ram/buffer_counter_7</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_592</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X39Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ethernet_to_ram/buffer_counter&lt;7&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/buffer_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>frame_buffer/ethernet_to_ram/buffer_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_592</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.238</twRouteDel><twTotDel>6.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/ethernet_to_ram/write_data_593 (SLICE_X41Y120.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">rx_data_mac/rx_valid</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_593</twDest><twTotPathDel>7.853</twTotPathDel><twClkSkew dest = "1.362" src = "1.328">-0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rx_data_mac/rx_valid</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_593</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X59Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>rx_data_mac/rx_valid</twComp><twBEL>rx_data_mac/rx_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.362</twDelInfo><twComp>rx_data_mac/rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_593</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.986</twRouteDel><twTotDel>7.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.957</twSlack><twSrc BELType="FF">frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_593</twDest><twTotPathDel>6.841</twTotPathDel><twClkSkew dest = "1.362" src = "1.433">0.071</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_593</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X58Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twComp><twBEL>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_593</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.974</twRouteDel><twTotDel>6.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.744</twSlack><twSrc BELType="FF">frame_buffer/ethernet_to_ram/buffer_counter_7</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_593</twDest><twTotPathDel>6.105</twTotPathDel><twClkSkew dest = "0.511" src = "0.531">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ethernet_to_ram/buffer_counter_7</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_593</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X39Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ethernet_to_ram/buffer_counter&lt;7&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/buffer_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>frame_buffer/ethernet_to_ram/buffer_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_593</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.238</twRouteDel><twTotDel>6.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/ethernet_to_ram/write_data_594 (SLICE_X41Y120.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">rx_data_mac/rx_valid</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_594</twDest><twTotPathDel>7.853</twTotPathDel><twClkSkew dest = "1.362" src = "1.328">-0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rx_data_mac/rx_valid</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_594</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X59Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>rx_data_mac/rx_valid</twComp><twBEL>rx_data_mac/rx_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.362</twDelInfo><twComp>rx_data_mac/rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_594</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.986</twRouteDel><twTotDel>7.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.957</twSlack><twSrc BELType="FF">frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_594</twDest><twTotPathDel>6.841</twTotPathDel><twClkSkew dest = "1.362" src = "1.433">0.071</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_594</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X58Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twComp><twBEL>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_594</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.974</twRouteDel><twTotDel>6.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.744</twSlack><twSrc BELType="FF">frame_buffer/ethernet_to_ram/buffer_counter_7</twSrc><twDest BELType="FF">frame_buffer/ethernet_to_ram/write_data_594</twDest><twTotPathDel>6.105</twTotPathDel><twClkSkew dest = "0.511" src = "0.531">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ethernet_to_ram/buffer_counter_7</twSrc><twDest BELType='FF'>frame_buffer/ethernet_to_ram/write_data_594</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X39Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ethernet_to_ram/buffer_counter&lt;7&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/buffer_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>frame_buffer/ethernet_to_ram/buffer_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124</twComp><twBEL>frame_buffer/ethernet_to_ram/write_address_15_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.215</twDelInfo><twComp>frame_buffer/ethernet_to_ram/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_599_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data_599_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ethernet_to_ram/write_data&lt;595&gt;</twComp><twBEL>frame_buffer/ethernet_to_ram/write_data_594</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.238</twRouteDel><twTotDel>6.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_tx_clk0 = PERIOD TIMEGRP &quot;emac_tx_clk0&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_data_mac/ip_arp_11 (SLICE_X84Y116.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">rx_data_mac/ip_addr_11</twSrc><twDest BELType="FF">tx_data_mac/ip_arp_11</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.159" src = "0.148">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rx_data_mac/ip_addr_11</twSrc><twDest BELType='FF'>tx_data_mac/ip_arp_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>rx_data_mac/ip_addr&lt;11&gt;</twComp><twBEL>rx_data_mac/ip_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y116.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>rx_data_mac/ip_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>tx_data_mac/ip_arp&lt;11&gt;</twComp><twBEL>tx_data_mac/ip_arp_11</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_data_mac/mac_arp_31 (SLICE_X92Y111.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">rx_data_mac/mac_addr_31</twSrc><twDest BELType="FF">tx_data_mac/mac_arp_31</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.130" src = "0.121">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rx_data_mac/mac_addr_31</twSrc><twDest BELType='FF'>tx_data_mac/mac_arp_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X93Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>rx_data_mac/mac_addr&lt;31&gt;</twComp><twBEL>rx_data_mac/mac_addr_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>rx_data_mac/mac_addr&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>tx_data_mac/mac_arp&lt;31&gt;</twComp><twBEL>tx_data_mac/mac_arp_31</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (SLICE_X104Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "0.729" src = "0.669">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X103Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_tx_clk0 = PERIOD TIMEGRP &quot;emac_tx_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="GMII_TX_CLK_0_OBUF/SR" logResource="v5_emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="HDMIController/RST"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR" logResource="v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="HDMIController/RST"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR" logResource="v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="HDMIController/RST"/></twPinLimitRpt></twConst><twConst anchorID="76" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_clk_phy_rx0&quot;     = PERIOD &quot;emac_clk_phy_rx0&quot; 7.5 ns HIGH 50 %;" ScopeName="">TS_emac_clk_phy_rx0 = PERIOD TIMEGRP &quot;emac_clk_phy_rx0&quot; 7.5 ns HIGH 50%;</twConstName><twItemCnt>1952</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>523</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.363</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.410</twTotPathDel><twClkSkew dest = "1.598" src = "1.516">-0.082</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y198.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.643</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.643</twRouteDel><twTotDel>7.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.893</twTotPathDel><twClkSkew dest = "1.598" src = "1.515">-0.083</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y196.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.126</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.126</twRouteDel><twTotDel>6.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.753</twSlack><twSrc BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.797</twTotPathDel><twClkSkew dest = "1.598" src = "1.513">-0.085</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y194.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.030</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.030</twRouteDel><twTotDel>6.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_clk_phy_rx0 = PERIOD TIMEGRP &quot;emac_clk_phy_rx0&quot; 7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y14.ADDRAU7), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.250</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew dest = "0.763" src = "0.566">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X89Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y14.ADDRAU7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.327</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y14.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y14.ADDRAU5), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1</twSrc><twDest BELType="RAM">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew dest = "0.763" src = "0.566">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1</twSrc><twDest BELType='RAM'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X89Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y14.ADDRAU5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y14.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y14.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew dest = "0.753" src = "0.566">-0.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X89Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y14.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.327</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y14.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_clk_phy_rx0 = PERIOD TIMEGRP &quot;emac_clk_phy_rx0&quot; 7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X3Y14.CLKARDCLKL" clockNet="rx_clk_0_i"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" logResource="v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X3Y14.REGCLKARDRCLKL" clockNet="rx_clk_0_i"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU" logResource="v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X3Y14.CLKARDCLKU" clockNet="rx_clk_0_i"/></twPinLimitRpt></twConst><twConst anchorID="93" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr_0&quot; = FROM &quot;tx_fifo_rd_to_wr_0&quot; TO &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.396</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X102Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>5.604</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twTotPathDel>2.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X90Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>2.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X101Y76.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>6.923</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>1.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X103Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.623</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (SLICE_X105Y76.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>6.935</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twDest><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1_rstpot</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.588</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X103Y76.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="100"><twSlack>0.550</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X103Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X99Y72.C4), 1 path
</twPathRptBanner><twRacePath anchorID="101"><twSlack>0.554</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X99Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X90Y64.A4), 1 path
</twPathRptBanner><twRacePath anchorID="102"><twSlack>0.569</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X90Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_rstpot</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd_0&quot; = FROM &quot;tx_fifo_wr_to_rd_0&quot; TO &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.929</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X96Y75.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>6.071</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>1.929</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N2003</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>1.378</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X99Y74.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>6.246</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>1.754</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N200</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.184</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X103Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>7.064</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.494</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X103Y75.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>0.640</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X99Y74.A5), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>1.393</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>N200</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X96Y75.A5), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>1.549</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X105Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N2003</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>1.267</twRouteDel><twTotDel>1.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;ts_tx_meta_protect_0&quot; = FROM &quot;tx_metastable_0&quot; 5 ns DATAPATHONLY;" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.050</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X99Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>0.950</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twDest><twTotPathDel>4.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X104Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X104Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>N70</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>4.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X99Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>0.950</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twDest><twTotPathDel>4.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X104Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X104Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>N70</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>4.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X99Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>0.950</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twTotPathDel>4.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X104Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X104Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>N70</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>4.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (SLICE_X98Y78.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>0.629</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X97Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.067</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;7&gt;</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (SLICE_X98Y79.B6), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.631</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X99Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.063</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;9&gt;</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor&lt;11&gt;</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3 (SLICE_X98Y77.CX), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.662</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X99Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;3&gt;</twBEL><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr_0&quot; = FROM &quot;tx_addr_rd_0&quot; TO &quot;tx_addr_wr_0&quot; 10ns;" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.398</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y77.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>8.602</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>1.193</twTotPathDel><twClkSkew dest = "0.650" src = "0.724">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X101Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y77.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X99Y77.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>8.615</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.180</twTotPathDel><twClkSkew dest = "0.650" src = "0.724">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X101Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y77.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y77.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>8.620</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.175</twTotPathDel><twClkSkew dest = "0.650" src = "0.724">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X101Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.721</twRouteDel><twTotDel>1.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X97Y78.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>0.444</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twClkSkew dest = "0.163" src = "0.150">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X97Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X97Y78.BX), 1 path
</twPathRptBanner><twRacePath anchorID="131"><twSlack>0.456</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "0.163" src = "0.150">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X97Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X97Y78.CX), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.458</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.163" src = "0.150">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X97Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y78.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="133" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd_0&quot; = FROM &quot;rx_fifo_wr_to_rd_0&quot; TO &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.922</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>7.078</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>0.922</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X87Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.922</twTotDel><twDestClk twEdge ="twRising">tx_clk_0</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;emac_tx_clk0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y74.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="136"><twSlack>0.623</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X87Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.451</twRouteDel><twTotDel>0.623</twTotDel><twDestClk twEdge ="twRising">tx_clk_0</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr_0&quot; = FROM &quot;rx_fifo_rd_to_wr_0&quot; TO &quot;emac_clk_phy_rx0&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;emac_clk_phy_rx0&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.115</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X77Y77.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>6.885</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twTotPathDel>1.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X77Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y77.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.115</twTotDel><twDestClk twEdge ="twRising">rx_clk_0_i</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X77Y77.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>6.893</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twTotPathDel>1.107</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X77Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.665</twRouteDel><twTotDel>1.107</twTotDel><twDestClk twEdge ="twRising">rx_clk_0_i</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X77Y77.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>7.055</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twTotPathDel>0.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X77Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>0.945</twTotDel><twDestClk twEdge ="twRising">rx_clk_0_i</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;emac_clk_phy_rx0&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X76Y73.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="144"><twSlack>0.454</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X77Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising">rx_clk_0_i</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X85Y79.BX), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>0.458</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising">rx_clk_0_i</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (SLICE_X76Y73.AX), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>0.461</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X77Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising">rx_clk_0_i</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="TIMESPEC &quot;ts_rx_meta_protect_0&quot; = FROM &quot;rx_metastable_0&quot; 5 ns;" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.414</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X84Y74.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>3.586</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>1.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y74.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">tx_clk_0</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X78Y75.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>3.851</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twDest><twTotPathDel>1.113</twTotPathDel><twClkSkew dest = "0.564" src = "0.565">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X76Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.638</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X78Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>4.011</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twTotPathDel>0.953</twTotPathDel><twClkSkew dest = "0.564" src = "0.565">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X76Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X76Y77.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="154"><twSlack>0.442</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.152" src = "0.140">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X77Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y77.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X84Y79.BX), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.443</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twClkSkew dest = "0.154" src = "0.143">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X85Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X76Y77.AX), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.449</twSlack><twSrc BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.152" src = "0.140">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twSrcClk><twPathDel><twSite>SLICE_X77Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">rx_clk_0_i</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="157" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_clk0&quot; = PERIOD &quot;SYS_clk0&quot; 8 ns HIGH 50 %;" ScopeName="">TS_SYS_clk0 = PERIOD TIMEGRP &quot;SYS_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>95931</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>26548</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.943</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/ram_mux/frame_reader/burst_data_0_488 (SLICE_X105Y65.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/frame_reader/reading</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_488</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.347" src = "1.351">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/frame_reader/reading</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_488</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X65Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/reading</twComp><twBEL>frame_buffer/ram_mux/frame_reader/reading</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/reading</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_488</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.941</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/ram_initiator/ram_init</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_488</twDest><twTotPathDel>7.746</twTotPathDel><twClkSkew dest = "0.658" src = "0.510">-0.148</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/ram_initiator/ram_init</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_488</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X50Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/ram_initiator/ram_init</twComp><twBEL>frame_buffer/ram_mux/ram_initiator/ram_init</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1660</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>frame_buffer/ram_mux/ram_initiator/ram_init</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_488</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.879</twRouteDel><twTotDel>7.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/read_burst/ready</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_488</twDest><twTotPathDel>7.475</twTotPathDel><twClkSkew dest = "1.347" src = "1.222">-0.125</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/read_burst/ready</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_488</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X50Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/ready</twComp><twBEL>frame_buffer/ram_mux/read_burst/ready</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/ready</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_488</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.608</twRouteDel><twTotDel>7.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/ram_mux/frame_reader/burst_data_0_489 (SLICE_X105Y65.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/frame_reader/reading</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_489</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.347" src = "1.351">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/frame_reader/reading</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_489</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X65Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/reading</twComp><twBEL>frame_buffer/ram_mux/frame_reader/reading</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/reading</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_489</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.941</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/ram_initiator/ram_init</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_489</twDest><twTotPathDel>7.746</twTotPathDel><twClkSkew dest = "0.658" src = "0.510">-0.148</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/ram_initiator/ram_init</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_489</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X50Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/ram_initiator/ram_init</twComp><twBEL>frame_buffer/ram_mux/ram_initiator/ram_init</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1660</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>frame_buffer/ram_mux/ram_initiator/ram_init</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_489</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.879</twRouteDel><twTotDel>7.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/read_burst/ready</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_489</twDest><twTotPathDel>7.475</twTotPathDel><twClkSkew dest = "1.347" src = "1.222">-0.125</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/read_burst/ready</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_489</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X50Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/ready</twComp><twBEL>frame_buffer/ram_mux/read_burst/ready</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/ready</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_489</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.608</twRouteDel><twTotDel>7.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/ram_mux/frame_reader/burst_data_0_490 (SLICE_X105Y65.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/frame_reader/reading</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_490</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.347" src = "1.351">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/frame_reader/reading</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_490</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X65Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/reading</twComp><twBEL>frame_buffer/ram_mux/frame_reader/reading</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/reading</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_490</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.941</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/ram_initiator/ram_init</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_490</twDest><twTotPathDel>7.746</twTotPathDel><twClkSkew dest = "0.658" src = "0.510">-0.148</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/ram_initiator/ram_init</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_490</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X50Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/ram_initiator/ram_init</twComp><twBEL>frame_buffer/ram_mux/ram_initiator/ram_init</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1660</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>frame_buffer/ram_mux/ram_initiator/ram_init</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_490</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.879</twRouteDel><twTotDel>7.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">frame_buffer/ram_mux/read_burst/ready</twSrc><twDest BELType="FF">frame_buffer/ram_mux/frame_reader/burst_data_0_490</twDest><twTotPathDel>7.475</twTotPathDel><twClkSkew dest = "1.347" src = "1.222">-0.125</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/ram_mux/read_burst/ready</twSrc><twDest BELType='FF'>frame_buffer/ram_mux/frame_reader/burst_data_0_490</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X50Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/ready</twComp><twBEL>frame_buffer/ram_mux/read_burst/ready</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/ready</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/read_burst/read_data_out&lt;346&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/read_out</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_not00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>frame_buffer/ram_mux/frame_reader/burst_data_0&lt;491&gt;</twComp><twBEL>frame_buffer/ram_mux/frame_reader/burst_data_0_490</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.608</twRouteDel><twTotDel>7.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_clk0 = PERIOD TIMEGRP &quot;SYS_clk0&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 (SLICE_X16Y124.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twDest><twTotPathDel>0.763</twTotPathDel><twClkSkew dest = "3.846" src = "3.586">-0.260</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X15Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.568</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0_rstpot1</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>0.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (SLICE_X17Y97.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twDest><twTotPathDel>0.668</twTotPathDel><twClkSkew dest = "3.679" src = "3.544">-0.135</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X17Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.483</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X31Y78.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twDest><twTotPathDel>0.756</twTotPathDel><twClkSkew dest = "3.619" src = "3.435">-0.184</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X22Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.573</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>0.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_clk0 = PERIOD TIMEGRP &quot;SYS_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_0_OBUF/REV" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_2"/><twPinLimit anchorID="184" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y97.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y59.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_clk90&quot; = PERIOD &quot;SYS_clk90&quot; &quot;TS_SYS_clk0&quot; PHASE 2 ns HIGH 50 %;" ScopeName="">TS_SYS_clk90 = PERIOD TIMEGRP &quot;SYS_clk90&quot; TS_SYS_clk0 PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>598</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>583</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.596</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X0Y92.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.202</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0</twDest><twTotPathDel>2.458</twTotPathDel><twClkSkew dest = "1.344" src = "1.553">0.209</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">frame_buffer/clk90</twSrcClk><twPathDel><twSite>SLICE_X5Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X0Y92.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.597</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twDest><twTotPathDel>2.063</twTotPathDel><twClkSkew dest = "1.344" src = "1.553">0.209</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">frame_buffer/clk90</twSrcClk><twPathDel><twSite>SLICE_X5Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X7Y102.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.828</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>3.564</twTotPathDel><twClkSkew dest = "3.543" src = "3.860">0.317</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X11Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>3.013</twRouteDel><twTotDel>3.564</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">frame_buffer/clk90</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.137</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>3.211</twTotPathDel><twClkSkew dest = "3.543" src = "3.904">0.361</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X6Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>2.660</twRouteDel><twTotDel>3.211</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">frame_buffer/clk90</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_clk90 = PERIOD TIMEGRP &quot;SYS_clk90&quot; TS_SYS_clk0 PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X3Y3.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twSrcClk><twPathDel><twSite>SLICE_X3Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y3.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X7Y0.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twSrcClk><twPathDel><twSite>SLICE_X7Y0.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X7Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twSrcClk><twPathDel><twSite>SLICE_X7Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_6</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_6</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">frame_buffer/clk90</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_clk90 = PERIOD TIMEGRP &quot;SYS_clk90&quot; TS_SYS_clk0 PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="202" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="203" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_6"/><twPinLimit anchorID="204" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_5"/></twPinLimitRpt></twConst><twConst anchorID="205" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_clkdiv0&quot; = PERIOD &quot;SYS_clkdiv0&quot; &quot;TS_SYS_clk0&quot; * 2 HIGH 50 %;" ScopeName="">TS_SYS_clkdiv0 = PERIOD TIMEGRP &quot;SYS_clkdiv0&quot; TS_SYS_clk0 * 2 HIGH 50%;</twConstName><twItemCnt>11013</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3875</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.806</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32 (SLICE_X8Y77.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.597</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32</twDest><twTotPathDel>3.657</twTotPathDel><twClkSkew dest = "3.437" src = "3.857">0.420</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg3b_out_fall</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_1&lt;4651&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;35&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.877</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew dest = "3.437" src = "3.857">0.420</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg3b_out_fall</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_1&lt;4651&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;35&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.845</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8 (SLICE_X1Y60.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.605</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twTotPathDel>3.644</twTotPathDel><twClkSkew dest = "3.490" src = "3.915">0.425</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_2&lt;5167&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;11&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>3.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.658</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twTotPathDel>3.591</twTotPathDel><twClkSkew dest = "3.490" src = "3.915">0.425</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_2&lt;5167&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;11&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>3.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (SLICE_X1Y60.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.626</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10</twDest><twTotPathDel>3.605</twTotPathDel><twClkSkew dest = "3.490" src = "3.933">0.443</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_fall</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_1&lt;4087&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;11&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.711</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew dest = "3.490" src = "3.933">0.443</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_fall</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_1&lt;4087&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;11&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_clkdiv0 = PERIOD TIMEGRP &quot;SYS_clkdiv0&quot; TS_SYS_clk0 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (SLICE_X18Y88.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twDest><twTotPathDel>0.622</twTotPathDel><twClkSkew dest = "3.685" src = "3.415">-0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X18Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7 (SLICE_X18Y88.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7</twDest><twTotPathDel>0.635</twTotPathDel><twClkSkew dest = "3.685" src = "3.415">-0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X18Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y88.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.440</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X14Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.680</twTotPathDel><twClkSkew dest = "3.729" src = "3.431">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.326</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">frame_buffer/clkdiv0</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="224"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_clkdiv0 = PERIOD TIMEGRP &quot;SYS_clkdiv0&quot; TS_SYS_clk0 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="225" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="frame_buffer/clkdiv0"/><twPinLimit anchorID="226" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="frame_buffer/clkdiv0"/><twPinLimit anchorID="227" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="frame_buffer/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="228" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_clk200&quot; = PERIOD &quot;SYS_clk200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_clk200 = PERIOD TIMEGRP &quot;SYS_clk200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.832</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X9Y84.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.168</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>1.729</twTotPathDel><twClkSkew dest = "0.638" src = "0.663">0.025</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk200</twSrcClk><twPathDel><twSite>SLICE_X21Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y84.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>1.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X30Y98.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.642</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk200</twSrcClk><twPathDel><twSite>SLICE_X30Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X38Y98.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.647</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk200</twSrcClk><twPathDel><twSite>SLICE_X38Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_clk200 = PERIOD TIMEGRP &quot;SYS_clk200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X42Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew dest = "0.179" src = "0.135">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twSrcClk><twPathDel><twSite>SLICE_X43Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X21Y98.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twSrcClk><twPathDel><twSite>SLICE_X21Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y95.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twSrcClk><twPathDel><twSite>SLICE_X43Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">frame_buffer/clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="241"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_clk200 = PERIOD TIMEGRP &quot;SYS_clk200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="242" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X9Y84.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="243" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X9Y84.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="244" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X21Y98.SR" clockNet="frame_buffer/MIG/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="245" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RD_DATA_SEL&quot; = FROM &quot;TNM_RD_DATA_SEL&quot; TO FFS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.158</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51 (SLICE_X22Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathFromToDelay"><twSlack>26.842</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51</twDest><twTotPathDel>4.661</twTotPathDel><twClkSkew dest = "3.524" src = "3.730">0.206</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X14Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.711</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;53&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>4.128</twRouteDel><twTotDel>4.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (SLICE_X15Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathFromToDelay"><twSlack>26.912</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1</twDest><twTotPathDel>4.449</twTotPathDel><twClkSkew dest = "3.437" src = "3.785">0.348</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_1&lt;5139&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>3.916</twRouteDel><twTotDel>4.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37 (SLICE_X19Y70.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>27.136</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37</twDest><twTotPathDel>4.243</twTotPathDel><twClkSkew dest = "3.400" src = "3.730">0.330</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X14Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.857</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ram_dvi_sync/pixel_bank_2&lt;4627&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;37&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.697</twRouteDel><twTotDel>4.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40 (SLICE_X17Y102.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="252"><twSlack>0.287</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40</twDest><twClkSkew dest = "3.776" src = "3.470">0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X14Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;43&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_40_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.667</twRouteDel><twTotDel>0.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (SLICE_X17Y102.B4), 1 path
</twPathRptBanner><twRacePath anchorID="253"><twSlack>0.288</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41</twDest><twClkSkew dest = "3.776" src = "3.470">0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X14Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;43&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_41_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.667</twRouteDel><twTotDel>0.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26 (SLICE_X15Y54.C4), 1 path
</twPathRptBanner><twRacePath anchorID="254"><twSlack>0.341</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26</twDest><twClkSkew dest = "3.791" src = "3.520">0.271</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X13Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;27&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_26_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="255" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_SEL_MUX&quot; = FROM &quot;TNM_RDEN_SEL_MUX&quot; TO FFS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.126</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 (SLICE_X13Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>28.874</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twDest><twTotPathDel>3.043</twTotPathDel><twClkSkew dest = "1.426" src = "1.378">-0.048</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_63_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>3.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62 (SLICE_X13Y118.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>28.876</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62</twDest><twTotPathDel>3.041</twTotPathDel><twClkSkew dest = "1.426" src = "1.378">-0.048</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_62_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60 (SLICE_X23Y118.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>28.980</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60</twDest><twTotPathDel>2.907</twTotPathDel><twClkSkew dest = "1.396" src = "1.378">-0.018</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;63&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_60_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>2.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24 (SLICE_X15Y54.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="262"><twSlack>0.845</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24</twDest><twClkSkew dest = "1.529" src = "1.352">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;27&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_24_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.805</twRouteDel><twTotDel>1.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25 (SLICE_X15Y54.B6), 1 path
</twPathRptBanner><twRacePath anchorID="263"><twSlack>0.849</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25</twDest><twClkSkew dest = "1.529" src = "1.352">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y54.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;27&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_25_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (SLICE_X17Y102.B5), 1 path
</twPathRptBanner><twRacePath anchorID="264"><twSlack>0.881</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41</twDest><twClkSkew dest = "1.514" src = "1.281">0.233</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X23Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;43&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_41_mux00001</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.896</twRouteDel><twTotDel>1.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="265" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_0&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO FFS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_clk0 * 4;</twConstName><twItemCnt>152</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>152</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.178</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n (OLOGIC_X0Y232.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathFromToDelay"><twSlack>25.822</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n</twDest><twTotPathDel>5.834</twTotPathDel><twClkSkew dest = "3.599" src = "3.652">0.053</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cas_n_mux</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cas_n_mux1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y232.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cas_n_mux</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y232.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_cas_n_OBUF</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>4.856</twRouteDel><twTotDel>5.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n (OLOGIC_X0Y229.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathFromToDelay"><twSlack>26.110</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n</twDest><twTotPathDel>5.542</twTotPathDel><twClkSkew dest = "3.595" src = "3.652">0.057</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y127.A4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">3.417</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ras_n_mux1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y229.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ras_n_mux</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y229.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_ras_n_OBUF</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>4.564</twRouteDel><twTotDel>5.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (OLOGIC_X0Y231.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathFromToDelay"><twSlack>26.378</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twTotPathDel>5.276</twTotPathDel><twClkSkew dest = "3.597" src = "3.652">0.055</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y124.B6</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">3.387</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>devices/keyboard/ps2_interface/ps2_host_clk_ctrl/timer_is_zero_or000017</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y231.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>ddr2_cs_n_0_OBUF</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>4.298</twRouteDel><twTotDel>5.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96 (SLICE_X2Y92.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="272"><twSlack>0.468</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96</twDest><twClkSkew dest = "3.733" src = "3.396">0.337</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;99&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96_rstpot</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100 (SLICE_X3Y93.A4), 1 path
</twPathRptBanner><twRacePath anchorID="273"><twSlack>0.605</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100</twDest><twClkSkew dest = "3.711" src = "3.396">0.315</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;103&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100_rstpot</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.994</twRouteDel><twTotDel>1.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (SLICE_X3Y93.B4), 1 path
</twPathRptBanner><twRacePath anchorID="274"><twSlack>0.607</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101</twDest><twClkSkew dest = "3.711" src = "3.396">0.315</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;103&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101_rstpot</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.995</twRouteDel><twTotDel>1.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_90&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO RAMS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_clk0 * 4;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.125</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y25.ENARDENL), 4 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>27.875</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.886</twTotPathDel><twClkSkew dest = "3.704" src = "3.652">-0.052</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.031</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y25.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>3.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">frame_buffer/clk90</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>27.893</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.886</twTotPathDel><twClkSkew dest = "3.722" src = "3.652">-0.070</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.031</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y25.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>3.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">frame_buffer/clk90</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>27.897</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.886</twTotPathDel><twClkSkew dest = "3.726" src = "3.652">-0.074</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.031</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y25.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>3.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">frame_buffer/clk90</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>29.097</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>2.503</twTotPathDel><twClkSkew dest = "3.543" src = "3.652">0.109</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>1.481</twRouteDel><twTotDel>2.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">frame_buffer/clk90</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>29.115</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>2.503</twTotPathDel><twClkSkew dest = "3.561" src = "3.652">0.091</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>1.481</twRouteDel><twTotDel>2.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">frame_buffer/clk90</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>29.119</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>2.503</twTotPathDel><twClkSkew dest = "3.565" src = "3.652">0.087</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>1.481</twRouteDel><twTotDel>2.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">frame_buffer/clk90</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;RAMS&quot; TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="288"><twSlack>0.732</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.842" src = "3.396">0.446</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>1.363</twRouteDel><twTotDel>1.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>7.2</twPctLog><twPctRoute>92.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="289"><twSlack>0.741</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.833" src = "3.396">0.437</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>1.363</twRouteDel><twTotDel>1.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>7.2</twPctLog><twPctRoute>92.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="290"><twSlack>0.745</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.829" src = "3.396">0.433</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.REGCLKARDRCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>1.363</twRouteDel><twTotDel>1.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>7.2</twPctLog><twPctRoute>92.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y25.ENARDENL), 4 paths
</twPathRptBanner><twRacePath anchorID="291"><twSlack>1.830</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twClkSkew dest = "4.016" src = "3.396">0.620</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y25.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.635</twRouteDel><twTotDel>2.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>3.9</twPctLog><twPctRoute>96.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="292"><twSlack>1.840</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twClkSkew dest = "4.006" src = "3.396">0.610</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y25.CLKARDCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.635</twRouteDel><twTotDel>2.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>3.9</twPctLog><twPctRoute>96.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="293"><twSlack>1.844</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twClkSkew dest = "4.002" src = "3.396">0.606</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X19Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y25.REGCLKARDRCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.635</twRouteDel><twTotDel>2.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-6.000">frame_buffer/clk90</twDestClk><twPctLog>3.9</twPctLog><twPctRoute>96.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="294" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_GATE_DLY&quot; = FROM &quot;TNM_GATE_DLY&quot; TO FFS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.050</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>27.950</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew dest = "3.559" src = "3.818">0.259</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.022</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>3.022</twRouteDel><twTotDel>3.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y29.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>28.464</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.151</twTotPathDel><twClkSkew dest = "3.613" src = "3.707">0.094</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X1Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.694</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.694</twRouteDel><twTotDel>3.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y29.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathFromToDelay"><twSlack>28.615</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.000</twTotPathDel><twClkSkew dest = "3.613" src = "3.707">0.094</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X1Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.543</twRouteDel><twTotDel>3.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="301"><twSlack>0.420</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twDest><twClkSkew dest = "3.904" src = "3.566">0.338</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X3Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.854</twRouteDel><twTotDel>1.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A5), 1 path
</twPathRptBanner><twRacePath anchorID="302"><twSlack>0.433</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twDest><twClkSkew dest = "3.815" src = "3.463">0.352</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.881</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A6), 1 path
</twPathRptBanner><twRacePath anchorID="303"><twSlack>0.490</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twDest><twClkSkew dest = "3.815" src = "3.463">0.352</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.938</twRouteDel><twTotDel>1.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="304" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_DLY&quot; = FROM &quot;TNM_RDEN_DLY&quot; TO FFS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.013</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathFromToDelay"><twSlack>29.987</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.451</twTotPathDel><twClkSkew dest = "3.399" src = "3.670">0.271</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X16Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathFromToDelay"><twSlack>30.122</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.316</twTotPathDel><twClkSkew dest = "3.399" src = "3.670">0.271</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X16Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.838</twRouteDel><twTotDel>1.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathFromToDelay"><twSlack>30.337</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.101</twTotPathDel><twClkSkew dest = "3.399" src = "3.670">0.271</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X16Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.623</twRouteDel><twTotDel>1.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="311"><twSlack>0.103</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.655" src = "3.434">0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X18Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A5), 1 path
</twPathRptBanner><twRacePath anchorID="312"><twSlack>0.214</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.655" src = "3.414">0.241</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X16Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>0.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A3), 1 path
</twPathRptBanner><twRacePath anchorID="313"><twSlack>0.255</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.655" src = "3.414">0.241</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X16Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>0.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="314" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_CAL_RDEN_DLY&quot; = FROM &quot;TNM_CAL_RDEN_DLY&quot; TO FFS &quot;TS_SYS_clk0&quot; * 4;" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.993</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathFromToDelay"><twSlack>30.007</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.442</twTotPathDel><twClkSkew dest = "3.439" src = "3.699">0.260</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathFromToDelay"><twSlack>30.199</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.250</twTotPathDel><twClkSkew dest = "3.439" src = "3.699">0.260</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathFromToDelay"><twSlack>30.348</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.124</twTotPathDel><twClkSkew dest = "3.439" src = "3.676">0.237</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>1.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">frame_buffer/clk0</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_clk0 * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="321"><twSlack>0.156</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.697" src = "3.440">0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A5), 1 path
</twPathRptBanner><twRacePath anchorID="322"><twSlack>0.189</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.697" src = "3.440">0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A6), 1 path
</twPathRptBanner><twRacePath anchorID="323"><twSlack>0.240</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.697" src = "3.419">0.278</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X8Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.595</twRouteDel><twTotDel>0.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="324" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="TIMESPEC TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = FROM EN_DQS_FF TO TNM_DQ_CE_IDDR 3.85 ns DATAPATHONLY;" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.692</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y262.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathFromToDelay"><twSlack>1.158</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y262.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y262.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y262.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y262.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathFromToDelay"><twSlack>1.158</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathFromToDelay"><twSlack>1.161</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.689</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="331"><twSlack>2.756</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="332"><twSlack>2.756</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y62.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y256.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="333"><twSlack>2.756</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">frame_buffer/clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y256.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y256.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y256.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y256.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="334" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 3.6 ns;" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         3.6 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.134</twMaxDel><twMinPer>4.220</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathFromToDelay"><twSlack>1.466</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.177</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.079</twRouteDel><twTotDel>2.177</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathFromToDelay"><twSlack>1.490</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.153</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.079</twRouteDel><twTotDel>2.153</twTotDel><twDestClk twEdge ="twRising">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y79.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathFromToDelay"><twSlack>1.568</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.075</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y79.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y79.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.075</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathFromToDelay"><twSlack>1.592</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.051</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y79.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y79.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twRising">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y78.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathFromToDelay"><twSlack>1.568</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.075</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y78.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y78.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.075</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathFromToDelay"><twSlack>1.592</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.051</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y78.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y78.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twRising">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        3.6 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="347"><twSlack>1.006</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twRising">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="348"><twSlack>1.032</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="349"><twSlack>1.008</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y269.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="350"><twSlack>1.034</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y269.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="351"><twSlack>1.009</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="352"><twSlack>1.035</twSlack><twSrc BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>1.116</twTotDel><twDestClk twEdge ="twFalling">frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="353" twConstType="OFFSETINDELAY" ><twConstHead uID="40"><twConstName UCFConstName="TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE &quot;gmii_rx_clk_0&quot; RISING;" ScopeName="">TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;GMII_RX_CLK_0&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.939</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (ILOGIC_X0Y198.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="354"><twConstOffIn anchorID="355" twDataPathType="twDataPathMaxDelay"><twSlack>0.061</twSlack><twSrc BELType="PAD">GMII_RXD_0&lt;0&gt;</twSrc><twDest BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twDest><twClkDel>3.266</twClkDel><twClkSrc>GMII_RX_CLK_0</twClkSrc><twClkDest>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;0&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>GMII_RXD_0&lt;0&gt;</twOffSrc><twOffDest>GMII_RX_CLK_0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RXD_0&lt;0&gt;</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>GMII_RXD_0&lt;0&gt;</twComp><twBEL>GMII_RXD_0&lt;0&gt;</twBEL><twBEL>GMII_RXD_0_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y198.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RXD_0_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y198.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.840</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/ideld0</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/ideld0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y198.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y198.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twLogDel>5.180</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>5.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RX_CLK_0</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GMII_RX_CLK_0</twComp><twBEL>GMII_RX_CLK_0</twBEL><twBEL>GMII_RX_CLK_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RX_CLK_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>gmii_rxc0_delay</twComp><twBEL>gmii_rxc0_delay</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>gmii_rx_clk_0_delay</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>bufg_rx_0</twComp><twBEL>bufg_rx_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>rx_clk_0_i</twComp></twPathDel><twLogDel>1.992</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>3.266</twTotDel><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="356"><twConstOffIn anchorID="357" twDataPathType="twDataPathMaxDelay"><twSlack>0.072</twSlack><twSrc BELType="PAD">GMII_RXD_0&lt;3&gt;</twSrc><twDest BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twDest><twClkDel>3.266</twClkDel><twClkSrc>GMII_RX_CLK_0</twClkSrc><twClkDest>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>GMII_RXD_0&lt;3&gt;</twOffSrc><twOffDest>GMII_RX_CLK_0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RXD_0&lt;3&gt;</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>GMII_RXD_0&lt;3&gt;</twComp><twBEL>GMII_RXD_0&lt;3&gt;</twBEL><twBEL>GMII_RXD_0_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RXD_0_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.840</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/ideld3</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/ideld3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twLogDel>5.169</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>5.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RX_CLK_0</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GMII_RX_CLK_0</twComp><twBEL>GMII_RX_CLK_0</twBEL><twBEL>GMII_RX_CLK_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RX_CLK_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>gmii_rxc0_delay</twComp><twBEL>gmii_rxc0_delay</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>gmii_rx_clk_0_delay</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>bufg_rx_0</twComp><twBEL>bufg_rx_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>rx_clk_0_i</twComp></twPathDel><twLogDel>1.992</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>3.266</twTotDel><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="358"><twConstOffIn anchorID="359" twDataPathType="twDataPathMaxDelay"><twSlack>0.084</twSlack><twSrc BELType="PAD">GMII_RXD_0&lt;5&gt;</twSrc><twDest BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twDest><twClkDel>3.266</twClkDel><twClkSrc>GMII_RX_CLK_0</twClkSrc><twClkDest>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;5&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>GMII_RXD_0&lt;5&gt;</twOffSrc><twOffDest>GMII_RX_CLK_0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RXD_0&lt;5&gt;</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>C34.PAD</twSrcSite><twPathDel><twSite>C34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>GMII_RXD_0&lt;5&gt;</twComp><twBEL>GMII_RXD_0&lt;5&gt;</twBEL><twBEL>GMII_RXD_0_5_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RXD_0_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.840</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/ideld5</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/ideld5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twBEL></twPathDel><twLogDel>5.157</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>5.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RX_CLK_0</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GMII_RX_CLK_0</twComp><twBEL>GMII_RX_CLK_0</twBEL><twBEL>GMII_RX_CLK_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RX_CLK_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>gmii_rxc0_delay</twComp><twBEL>gmii_rxc0_delay</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>gmii_rx_clk_0_delay</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>bufg_rx_0</twComp><twBEL>bufg_rx_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>rx_clk_0_i</twComp></twPathDel><twLogDel>1.992</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>3.266</twTotDel><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;GMII_RX_CLK_0&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7 (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="360"><twConstOffIn anchorID="361" twDataPathType="twDataPathMinDelay"><twSlack>0.061</twSlack><twSrc BELType="PAD">GMII_RXD_0&lt;7&gt;</twSrc><twDest BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7</twDest><twClkDel>4.782</twClkDel><twClkSrc>GMII_RX_CLK_0</twClkSrc><twClkDest>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;7&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>GMII_RXD_0&lt;7&gt;</twOffSrc><twOffDest>GMII_RX_CLK_0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RXD_0&lt;7&gt;</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>F33.PAD</twSrcSite><twPathDel><twSite>F33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>GMII_RXD_0&lt;7&gt;</twComp><twBEL>GMII_RXD_0&lt;7&gt;</twBEL><twBEL>GMII_RXD_0_7_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RXD_0_7_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.855</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/ideld7</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/ideld7</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7</twBEL></twPathDel><twLogDel>4.868</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RX_CLK_0</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>GMII_RX_CLK_0</twComp><twBEL>GMII_RX_CLK_0</twBEL><twBEL>GMII_RX_CLK_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RX_CLK_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>gmii_rxc0_delay</twComp><twBEL>gmii_rxc0_delay</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>gmii_rx_clk_0_delay</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>bufg_rx_0</twComp><twBEL>bufg_rx_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.864</twDelInfo><twComp>rx_clk_0_i</twComp></twPathDel><twLogDel>1.655</twLogDel><twRouteDel>3.127</twRouteDel><twTotDel>4.782</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (ILOGIC_X0Y196.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="362"><twConstOffIn anchorID="363" twDataPathType="twDataPathMinDelay"><twSlack>0.064</twSlack><twSrc BELType="PAD">GMII_RXD_0&lt;2&gt;</twSrc><twDest BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twDest><twClkDel>4.790</twClkDel><twClkSrc>GMII_RX_CLK_0</twClkSrc><twClkDest>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>GMII_RXD_0&lt;2&gt;</twOffSrc><twOffDest>GMII_RX_CLK_0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RXD_0&lt;2&gt;</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>GMII_RXD_0&lt;2&gt;</twComp><twBEL>GMII_RXD_0&lt;2&gt;</twBEL><twBEL>GMII_RXD_0_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y196.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RXD_0_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y196.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.855</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/ideld2</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/ideld2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y196.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y196.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twLogDel>4.879</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RX_CLK_0</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>GMII_RX_CLK_0</twComp><twBEL>GMII_RX_CLK_0</twBEL><twBEL>GMII_RX_CLK_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RX_CLK_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>gmii_rxc0_delay</twComp><twBEL>gmii_rxc0_delay</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>gmii_rx_clk_0_delay</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>bufg_rx_0</twComp><twBEL>bufg_rx_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y196.CLK</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>rx_clk_0_i</twComp></twPathDel><twLogDel>1.655</twLogDel><twRouteDel>3.135</twRouteDel><twTotDel>4.790</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (ILOGIC_X0Y192.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="364"><twConstOffIn anchorID="365" twDataPathType="twDataPathMinDelay"><twSlack>0.071</twSlack><twSrc BELType="PAD">GMII_RXD_0&lt;6&gt;</twSrc><twDest BELType="FF">v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twDest><twClkDel>4.786</twClkDel><twClkSrc>GMII_RX_CLK_0</twClkSrc><twClkDest>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>GMII_RXD_0&lt;6&gt;</twOffSrc><twOffDest>GMII_RX_CLK_0</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RXD_0&lt;6&gt;</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>GMII_RXD_0&lt;6&gt;</twComp><twBEL>GMII_RXD_0&lt;6&gt;</twBEL><twBEL>GMII_RXD_0_6_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y192.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RXD_0_6_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y192.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">3.855</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/ideld6</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/ideld6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y192.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y192.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twLogDel>4.882</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">rx_clk_0_i</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>GMII_RX_CLK_0</twSrc><twDest BELType='FF'>v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>GMII_RX_CLK_0</twComp><twBEL>GMII_RX_CLK_0</twBEL><twBEL>GMII_RX_CLK_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GMII_RX_CLK_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>gmii_rxc0_delay</twComp><twBEL>gmii_rxc0_delay</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>gmii_rx_clk_0_delay</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y29.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>bufg_rx_0</twComp><twBEL>bufg_rx_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y192.CLK</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>rx_clk_0_i</twComp></twPathDel><twLogDel>1.655</twLogDel><twRouteDel>3.131</twRouteDel><twTotDel>4.786</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="27" anchorID="366"><twConstRollup name="TS_SYS_clk0" fullName="TS_SYS_clk0 = PERIOD TIMEGRP &quot;SYS_clk0&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="7.943" actualRollup="5.596" errors="0" errorRollup="0" items="95931" itemsRollup="12333"/><twConstRollup name="TS_SYS_clk90" fullName="TS_SYS_clk90 = PERIOD TIMEGRP &quot;SYS_clk90&quot; TS_SYS_clk0 PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.596" actualRollup="N/A" errors="0" errorRollup="0" items="598" itemsRollup="0"/><twConstRollup name="TS_SYS_clkdiv0" fullName="TS_SYS_clkdiv0 = PERIOD TIMEGRP &quot;SYS_clkdiv0&quot; TS_SYS_clk0 * 2 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="8.806" actualRollup="N/A" errors="0" errorRollup="0" items="11013" itemsRollup="0"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="5.158" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_SEL_MUX" fullName="TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="3.126" actualRollup="N/A" errors="0" errorRollup="0" items="128" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="6.178" actualRollup="N/A" errors="0" errorRollup="0" items="152" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="4.125" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="4.050" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="2.013" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_clk0 * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="1.993" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="367">0</twUnmetConstCnt><twDataSheet anchorID="368" twNameLen="15"><twSUH2ClkList anchorID="369" twDestWidth="13" twPhaseWidth="10"><twDest>GMII_RX_CLK_0</twDest><twSUH2Clk ><twSrc>GMII_RXD_0&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.074</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;2&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;3&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;4&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;5&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;6&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.907</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RXD_0&lt;7&gt;</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RX_DV_0</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.081</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>GMII_RX_ER_0</twSrc><twSUHTime twInternalClk ="rx_clk_0_i" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.081</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="370" twDestWidth="8"><twDest>AC97_clk</twDest><twClk2SU><twSrc>AC97_clk</twSrc><twRiseRise>5.464</twRiseRise><twFallRise>3.181</twFallRise><twFallFall>1.750</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="371" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>8.761</twRiseRise><twFallRise>2.798</twFallRise><twRiseFall>5.047</twRiseFall><twFallFall>4.611</twFallFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>0.922</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="372" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>1.115</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.363</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="373" twDestWidth="13"><twDest>ddr2_dqs&lt;0&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="374" twDestWidth="13"><twDest>ddr2_dqs&lt;1&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.689</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="375" twDestWidth="13"><twDest>ddr2_dqs&lt;2&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="376" twDestWidth="13"><twDest>ddr2_dqs&lt;3&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="377" twDestWidth="13"><twDest>ddr2_dqs&lt;4&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="378" twDestWidth="13"><twDest>ddr2_dqs&lt;5&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;5&gt;</twSrc><twFallRise>1.946</twFallRise><twFallFall>1.970</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;5&gt;</twSrc><twFallRise>1.946</twFallRise><twFallFall>1.970</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="379" twDestWidth="13"><twDest>ddr2_dqs&lt;6&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;6&gt;</twSrc><twFallRise>1.847</twFallRise><twFallFall>1.871</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;6&gt;</twSrc><twFallRise>1.847</twFallRise><twFallFall>1.871</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="380" twDestWidth="13"><twDest>ddr2_dqs&lt;7&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;7&gt;</twSrc><twFallRise>2.110</twFallRise><twFallFall>2.134</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;7&gt;</twSrc><twFallRise>2.110</twFallRise><twFallFall>2.134</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="381" twDestWidth="13"><twDest>ddr2_dqs_n&lt;0&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="382" twDestWidth="13"><twDest>ddr2_dqs_n&lt;1&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.689</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="383" twDestWidth="13"><twDest>ddr2_dqs_n&lt;2&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="384" twDestWidth="13"><twDest>ddr2_dqs_n&lt;3&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="385" twDestWidth="13"><twDest>ddr2_dqs_n&lt;4&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;4&gt;</twSrc><twFallRise>2.007</twFallRise><twFallFall>2.031</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="386" twDestWidth="13"><twDest>ddr2_dqs_n&lt;5&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;5&gt;</twSrc><twFallRise>1.946</twFallRise><twFallFall>1.970</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;5&gt;</twSrc><twFallRise>1.946</twFallRise><twFallFall>1.970</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="387" twDestWidth="13"><twDest>ddr2_dqs_n&lt;6&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;6&gt;</twSrc><twFallRise>1.847</twFallRise><twFallFall>1.871</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;6&gt;</twSrc><twFallRise>1.847</twFallRise><twFallFall>1.871</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="388" twDestWidth="13"><twDest>ddr2_dqs_n&lt;7&gt;</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;7&gt;</twSrc><twFallRise>2.110</twFallRise><twFallFall>2.134</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;7&gt;</twSrc><twFallRise>2.110</twFallRise><twFallFall>2.134</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="389" twDestWidth="13" twWorstWindow="1.878" twWorstSetup="1.939" twWorstHold="-0.061" twWorstSetupSlack="0.061" twWorstHoldSlack="0.061" ><twConstName>TIMEGRP &quot;gmii_rx_0&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;GMII_RX_CLK_0&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>GMII_RXD_0&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.061" twHoldSlack = "0.094" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.094</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.085" twHoldSlack = "0.074" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.074</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.096" twHoldSlack = "0.064" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.064</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.072" twHoldSlack = "0.086" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.086</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.088" twHoldSlack = "0.073" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.073</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.084" twHoldSlack = "0.078" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.078</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.093" twHoldSlack = "0.071" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.907</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.071</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RXD_0&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.110" twHoldSlack = "0.061" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.061</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RX_DV_0</twSrc><twSUHSlackTime twSetupSlack = "0.088" twHoldSlack = "0.081" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.081</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>GMII_RX_ER_0</twSrc><twSUHSlackTime twSetupSlack = "0.088" twHoldSlack = "0.081" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.081</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="390"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>153694</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>44506</twConnCnt></twConstCov><twStats anchorID="391"><twMinPer>8.806</twMinPer><twFootnote number="1" /><twMaxFreq>113.559</twMaxFreq><twMaxFromToDel>6.178</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel><twMinInBeforeClk>1.939</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 27 13:22:15 2015 </twTimestamp></twFoot><twClientInfo anchorID="392"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 862 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
