# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:33:29 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu
# ** Error (suppressible): (vsim-3584) C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv(46): Module parameter 'DATA_DEPTH' not found for override.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv
# ** Error (suppressible): (vsim-3584) C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv(46): Module parameter 'DATA_WIDTH' not found for override.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv
# Error loading design
# End time: 01:33:29 on May 15,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 5
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# 4 compiles, 1 failed with no errors.
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:35:48 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error (suppressible): (vsim-12027) Array connection type 'wire' is incompatible with 'wire signed[7:0]$[0:14]' for  port (mat_a):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/dot_product_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 33
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/dot_product_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 33
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'wire signed[7:0]$[0:15][0:14]' for  port (data_in):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/relu_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 46
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (data_out):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/relu_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 46
# Error loading design
# End time: 01:35:49 on May 15,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 5
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:37:19 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/dot_product_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 33
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'wire signed[7:0]$[0:15][0:14]' for  port (data_in):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/relu_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 46
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (data_out):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/relu_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 46
# Error loading design
# End time: 01:37:19 on May 15,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:39:44 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (data_out):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut/relu_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 46
# Error loading design
# End time: 01:39:45 on May 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:40:02 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv Line: 12
# Error loading design
# End time: 01:40:02 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Load canceled
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:43:26 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv Line: 12
# Error loading design
# End time: 01:43:26 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:43 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product.sv 
# -- Compiling module dot_product
# 
# Top level modules:
# 	dot_product
# End time: 01:43:43 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:43 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv 
# -- Compiling module linear_embedding
# 
# Top level modules:
# 	linear_embedding
# End time: 01:43:43 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:43 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv 
# -- Compiling module linear_embedding_tb
# 
# Top level modules:
# 	linear_embedding_tb
# End time: 01:43:43 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/lut_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:44 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/lut_module.sv 
# -- Compiling module lut_module
# 
# Top level modules:
# 	lut_module
# End time: 01:43:44 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:45 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 01:43:45 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:45 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv 
# -- Compiling module relu_embed
# ** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv(14): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv(15): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	relu_embed
# End time: 01:43:45 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:51 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product.sv 
# -- Compiling module dot_product
# 
# Top level modules:
# 	dot_product
# End time: 01:43:51 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:51 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv 
# -- Compiling module linear_embedding
# 
# Top level modules:
# 	linear_embedding
# End time: 01:43:51 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:52 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv 
# -- Compiling module linear_embedding_tb
# 
# Top level modules:
# 	linear_embedding_tb
# End time: 01:43:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/lut_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:52 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/lut_module.sv 
# -- Compiling module lut_module
# 
# Top level modules:
# 	lut_module
# End time: 01:43:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:52 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 01:43:52 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:53 on May 15,2024
# vlog -reportprogress 300 -work work -sv C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv 
# -- Compiling module relu_embed
# ** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv(14): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/relu_embed.sv(15): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	relu_embed
# End time: 01:43:53 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:43:54 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv Line: 12
# Error loading design
# End time: 01:43:54 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:47:04 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'reg signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv Line: 12
# Error loading design
# End time: 01:47:05 on May 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:47:34 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'wire signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv Line: 12
# Error loading design
# End time: 01:47:34 on May 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Load canceled
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of lut_module.sv was successful with warnings.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of dot_product.sv was successful with warnings.
# Compile of linear_embedding.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of relu_embed.sv was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# 4 compiles, 0 failed with no errors.
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# Compile of linear_embedding_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:48:53 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15]' is incompatible with 'wire signed[7:0]$[0:15][0:14]' for  port (result):  Array ranges [0:14] & [0:15] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /linear_embedding_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv Line: 12
# Error loading design
# End time: 01:48:54 on May 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 13
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of lut_module.sv was successful.
# Compile of relu_embed.sv was successful with warnings.
# Compile of linear_embedding_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# vsim work.linear_embedding_tb 
# Start time: 01:49:31 on May 15,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.lut_module
# Loading work.dot_product
# Loading work.relu_embed
add wave -position insertpoint  \
sim:/linear_embedding_tb/CLK_PERIOD \
sim:/linear_embedding_tb/NUM_TESTS \
sim:/linear_embedding_tb/clk \
sim:/linear_embedding_tb/rst \
sim:/linear_embedding_tb/ecg_input \
sim:/linear_embedding_tb/result \
sim:/linear_embedding_tb/done \
sim:/linear_embedding_tb/input_data \
sim:/linear_embedding_tb/expected_result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Xaio  Hostname: DESKTOP-XAIO  ProcessID: 13416
#           Attempting to use alternate WLF file "./wlftdec6e4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdec6e4
run
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/bias
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/embed_wt
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/state
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/start
run
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/addr
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
