{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746051359032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746051359032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 18:15:58 2025 " "Processing started: Wed Apr 30 18:15:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746051359032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051359032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_mem -c spi_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_mem -c spi_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051359032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746051359332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746051359332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 servive_clock_gen " "Found entity 1: servive_clock_gen" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mem_quartus.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mem_quartus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_mem_quartus " "Found entity 1: spi_mem_quartus" {  } { { "spi_mem_quartus.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_quartus.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_mem_tb " "Found entity 1: spi_mem_tb" {  } { { "spi_mem_tb.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_mem " "Found entity 1: spi_mem" {  } { { "spi_mem.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_top " "Found entity 1: servant_spi_top" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_slave_if " "Found entity 1: servant_spi_slave_if" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_ram " "Found entity 1: servant_spi_ram" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_master_if " "Found entity 1: servant_spi_master_if" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746051367739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051367739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_mem " "Elaborating entity \"spi_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746051367803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servive_clock_gen servive_clock_gen:clock_gen " "Elaborating entity \"servive_clock_gen\" for hierarchy \"servive_clock_gen:clock_gen\"" {  } { { "spi_mem.v" "clock_gen" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746051367803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_spi_master_if servant_spi_master_if:spi_master_if " "Elaborating entity \"servant_spi_master_if\" for hierarchy \"servant_spi_master_if:spi_master_if\"" {  } { { "spi_mem.v" "spi_master_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746051367841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_clk_posedge servant_spi_master_if.v(57) " "Verilog HDL or VHDL warning at servant_spi_master_if.v(57): object \"serial_clk_posedge\" assigned a value but never read" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746051367843 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(198) " "Verilog HDL Case Statement information at servant_spi_master_if.v(198): all case item expressions in this case statement are onehot" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 198 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746051367843 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(238) " "Verilog HDL Case Statement information at servant_spi_master_if.v(238): all case item expressions in this case statement are onehot" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746051367843 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(275) " "Verilog HDL Case Statement information at servant_spi_master_if.v(275): all case item expressions in this case statement are onehot" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746051367843 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 76 -1 0 } } { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746051368403 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746051368403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746051368573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746051368965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746051369186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746051369186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746051369278 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746051369278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746051369278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746051369278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746051369292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 18:16:09 2025 " "Processing ended: Wed Apr 30 18:16:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746051369292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746051369292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746051369292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746051369292 ""}
