-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_30_fu_384_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_fu_394_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_1_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_29_fu_380_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_1_fu_412_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_2_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_28_fu_376_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_2_fu_430_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_3_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_27_fu_372_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_3_fu_448_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_4_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_26_fu_368_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_4_fu_466_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_5_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_25_fu_364_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_5_fu_484_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_6_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_24_fu_360_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_6_fu_502_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_7_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_23_fu_356_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_7_fu_520_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_8_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_22_fu_352_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_8_fu_538_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_9_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_21_fu_348_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_9_fu_556_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_10_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_20_fu_344_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_10_fu_574_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_11_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_19_fu_340_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_11_fu_592_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_12_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_18_fu_336_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_12_fu_610_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_13_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_17_fu_332_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_13_fu_628_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_14_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_16_fu_328_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_14_fu_646_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_15_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_15_fu_324_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_15_fu_664_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_16_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_14_fu_320_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_16_fu_682_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_17_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_13_fu_316_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_17_fu_700_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_18_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_12_fu_312_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_18_fu_718_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_19_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_11_fu_308_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_19_fu_736_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_20_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_10_fu_304_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_20_fu_754_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_21_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_9_fu_300_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_21_fu_772_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_22_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_8_fu_296_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_22_fu_790_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_23_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_7_fu_292_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_23_fu_808_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_24_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_6_fu_288_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_24_fu_826_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_25_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_5_fu_284_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_25_fu_844_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_26_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_4_fu_280_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_26_fu_862_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_27_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_3_fu_276_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_27_fu_880_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_28_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_2_fu_272_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_28_fu_898_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_29_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_1_fu_268_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_29_fu_916_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_30_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln42_fu_264_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_30_fu_934_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln45_fu_402_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_1_fu_420_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_2_fu_438_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_3_fu_456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_4_fu_474_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_5_fu_492_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_6_fu_510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_7_fu_528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_8_fu_546_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_9_fu_564_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_10_fu_582_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_11_fu_600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_12_fu_618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_13_fu_636_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_14_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_15_fu_672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_16_fu_690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_17_fu_708_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_18_fu_726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_19_fu_744_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_20_fu_762_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_21_fu_780_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_22_fu_798_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_23_fu_816_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_24_fu_834_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_25_fu_852_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_26_fu_870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_27_fu_888_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_28_fu_906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_29_fu_924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_30_fu_942_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= zext_ln45_fu_402_p1;
    ap_return_1 <= zext_ln45_1_fu_420_p1;
    ap_return_10 <= zext_ln45_10_fu_582_p1;
    ap_return_11 <= zext_ln45_11_fu_600_p1;
    ap_return_12 <= zext_ln45_12_fu_618_p1;
    ap_return_13 <= zext_ln45_13_fu_636_p1;
    ap_return_14 <= zext_ln45_14_fu_654_p1;
    ap_return_15 <= zext_ln45_15_fu_672_p1;
    ap_return_16 <= zext_ln45_16_fu_690_p1;
    ap_return_17 <= zext_ln45_17_fu_708_p1;
    ap_return_18 <= zext_ln45_18_fu_726_p1;
    ap_return_19 <= zext_ln45_19_fu_744_p1;
    ap_return_2 <= zext_ln45_2_fu_438_p1;
    ap_return_20 <= zext_ln45_20_fu_762_p1;
    ap_return_21 <= zext_ln45_21_fu_780_p1;
    ap_return_22 <= zext_ln45_22_fu_798_p1;
    ap_return_23 <= zext_ln45_23_fu_816_p1;
    ap_return_24 <= zext_ln45_24_fu_834_p1;
    ap_return_25 <= zext_ln45_25_fu_852_p1;
    ap_return_26 <= zext_ln45_26_fu_870_p1;
    ap_return_27 <= zext_ln45_27_fu_888_p1;
    ap_return_28 <= zext_ln45_28_fu_906_p1;
    ap_return_29 <= zext_ln45_29_fu_924_p1;
    ap_return_3 <= zext_ln45_3_fu_456_p1;
    ap_return_30 <= zext_ln45_30_fu_942_p1;
    ap_return_4 <= zext_ln45_4_fu_474_p1;
    ap_return_5 <= zext_ln45_5_fu_492_p1;
    ap_return_6 <= zext_ln45_6_fu_510_p1;
    ap_return_7 <= zext_ln45_7_fu_528_p1;
    ap_return_8 <= zext_ln45_8_fu_546_p1;
    ap_return_9 <= zext_ln45_9_fu_564_p1;
    datareg_10_fu_574_p3 <= 
        trunc_ln42_20_fu_344_p1 when (icmp_ln45_10_fu_568_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_11_fu_592_p3 <= 
        trunc_ln42_19_fu_340_p1 when (icmp_ln45_11_fu_586_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_12_fu_610_p3 <= 
        trunc_ln42_18_fu_336_p1 when (icmp_ln45_12_fu_604_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_13_fu_628_p3 <= 
        trunc_ln42_17_fu_332_p1 when (icmp_ln45_13_fu_622_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_14_fu_646_p3 <= 
        trunc_ln42_16_fu_328_p1 when (icmp_ln45_14_fu_640_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_15_fu_664_p3 <= 
        trunc_ln42_15_fu_324_p1 when (icmp_ln45_15_fu_658_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_16_fu_682_p3 <= 
        trunc_ln42_14_fu_320_p1 when (icmp_ln45_16_fu_676_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_17_fu_700_p3 <= 
        trunc_ln42_13_fu_316_p1 when (icmp_ln45_17_fu_694_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_18_fu_718_p3 <= 
        trunc_ln42_12_fu_312_p1 when (icmp_ln45_18_fu_712_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_19_fu_736_p3 <= 
        trunc_ln42_11_fu_308_p1 when (icmp_ln45_19_fu_730_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_1_fu_412_p3 <= 
        trunc_ln42_29_fu_380_p1 when (icmp_ln45_1_fu_406_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_20_fu_754_p3 <= 
        trunc_ln42_10_fu_304_p1 when (icmp_ln45_20_fu_748_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_21_fu_772_p3 <= 
        trunc_ln42_9_fu_300_p1 when (icmp_ln45_21_fu_766_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_22_fu_790_p3 <= 
        trunc_ln42_8_fu_296_p1 when (icmp_ln45_22_fu_784_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_23_fu_808_p3 <= 
        trunc_ln42_7_fu_292_p1 when (icmp_ln45_23_fu_802_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_24_fu_826_p3 <= 
        trunc_ln42_6_fu_288_p1 when (icmp_ln45_24_fu_820_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_25_fu_844_p3 <= 
        trunc_ln42_5_fu_284_p1 when (icmp_ln45_25_fu_838_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_26_fu_862_p3 <= 
        trunc_ln42_4_fu_280_p1 when (icmp_ln45_26_fu_856_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_27_fu_880_p3 <= 
        trunc_ln42_3_fu_276_p1 when (icmp_ln45_27_fu_874_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_28_fu_898_p3 <= 
        trunc_ln42_2_fu_272_p1 when (icmp_ln45_28_fu_892_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_29_fu_916_p3 <= 
        trunc_ln42_1_fu_268_p1 when (icmp_ln45_29_fu_910_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_2_fu_430_p3 <= 
        trunc_ln42_28_fu_376_p1 when (icmp_ln45_2_fu_424_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_30_fu_934_p3 <= 
        trunc_ln42_fu_264_p1 when (icmp_ln45_30_fu_928_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_3_fu_448_p3 <= 
        trunc_ln42_27_fu_372_p1 when (icmp_ln45_3_fu_442_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_4_fu_466_p3 <= 
        trunc_ln42_26_fu_368_p1 when (icmp_ln45_4_fu_460_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_5_fu_484_p3 <= 
        trunc_ln42_25_fu_364_p1 when (icmp_ln45_5_fu_478_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_6_fu_502_p3 <= 
        trunc_ln42_24_fu_360_p1 when (icmp_ln45_6_fu_496_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_7_fu_520_p3 <= 
        trunc_ln42_23_fu_356_p1 when (icmp_ln45_7_fu_514_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_8_fu_538_p3 <= 
        trunc_ln42_22_fu_352_p1 when (icmp_ln45_8_fu_532_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_9_fu_556_p3 <= 
        trunc_ln42_21_fu_348_p1 when (icmp_ln45_9_fu_550_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_fu_394_p3 <= 
        trunc_ln42_30_fu_384_p1 when (icmp_ln45_fu_388_p2(0) = '1') else 
        ap_const_lv15_0;
    icmp_ln45_10_fu_568_p2 <= "1" when (signed(data_10_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_11_fu_586_p2 <= "1" when (signed(data_11_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_12_fu_604_p2 <= "1" when (signed(data_12_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_13_fu_622_p2 <= "1" when (signed(data_13_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_14_fu_640_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_15_fu_658_p2 <= "1" when (signed(data_15_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_16_fu_676_p2 <= "1" when (signed(data_16_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_17_fu_694_p2 <= "1" when (signed(data_17_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_18_fu_712_p2 <= "1" when (signed(data_18_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_19_fu_730_p2 <= "1" when (signed(data_19_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_1_fu_406_p2 <= "1" when (signed(data_1_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_20_fu_748_p2 <= "1" when (signed(data_20_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_21_fu_766_p2 <= "1" when (signed(data_21_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_22_fu_784_p2 <= "1" when (signed(data_22_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_23_fu_802_p2 <= "1" when (signed(data_23_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_24_fu_820_p2 <= "1" when (signed(data_24_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_25_fu_838_p2 <= "1" when (signed(data_25_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_26_fu_856_p2 <= "1" when (signed(data_26_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_27_fu_874_p2 <= "1" when (signed(data_27_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_28_fu_892_p2 <= "1" when (signed(data_28_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_29_fu_910_p2 <= "1" when (signed(data_30_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_2_fu_424_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_30_fu_928_p2 <= "1" when (signed(data_31_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_3_fu_442_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_4_fu_460_p2 <= "1" when (signed(data_4_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_5_fu_478_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_6_fu_496_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_7_fu_514_p2 <= "1" when (signed(data_7_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_8_fu_532_p2 <= "1" when (signed(data_8_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_9_fu_550_p2 <= "1" when (signed(data_9_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_fu_388_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv16_0)) else "0";
    trunc_ln42_10_fu_304_p1 <= data_20_val(15 - 1 downto 0);
    trunc_ln42_11_fu_308_p1 <= data_19_val(15 - 1 downto 0);
    trunc_ln42_12_fu_312_p1 <= data_18_val(15 - 1 downto 0);
    trunc_ln42_13_fu_316_p1 <= data_17_val(15 - 1 downto 0);
    trunc_ln42_14_fu_320_p1 <= data_16_val(15 - 1 downto 0);
    trunc_ln42_15_fu_324_p1 <= data_15_val(15 - 1 downto 0);
    trunc_ln42_16_fu_328_p1 <= data_14_val(15 - 1 downto 0);
    trunc_ln42_17_fu_332_p1 <= data_13_val(15 - 1 downto 0);
    trunc_ln42_18_fu_336_p1 <= data_12_val(15 - 1 downto 0);
    trunc_ln42_19_fu_340_p1 <= data_11_val(15 - 1 downto 0);
    trunc_ln42_1_fu_268_p1 <= data_30_val(15 - 1 downto 0);
    trunc_ln42_20_fu_344_p1 <= data_10_val(15 - 1 downto 0);
    trunc_ln42_21_fu_348_p1 <= data_9_val(15 - 1 downto 0);
    trunc_ln42_22_fu_352_p1 <= data_8_val(15 - 1 downto 0);
    trunc_ln42_23_fu_356_p1 <= data_7_val(15 - 1 downto 0);
    trunc_ln42_24_fu_360_p1 <= data_6_val(15 - 1 downto 0);
    trunc_ln42_25_fu_364_p1 <= data_5_val(15 - 1 downto 0);
    trunc_ln42_26_fu_368_p1 <= data_4_val(15 - 1 downto 0);
    trunc_ln42_27_fu_372_p1 <= data_3_val(15 - 1 downto 0);
    trunc_ln42_28_fu_376_p1 <= data_2_val(15 - 1 downto 0);
    trunc_ln42_29_fu_380_p1 <= data_1_val(15 - 1 downto 0);
    trunc_ln42_2_fu_272_p1 <= data_28_val(15 - 1 downto 0);
    trunc_ln42_30_fu_384_p1 <= data_0_val(15 - 1 downto 0);
    trunc_ln42_3_fu_276_p1 <= data_27_val(15 - 1 downto 0);
    trunc_ln42_4_fu_280_p1 <= data_26_val(15 - 1 downto 0);
    trunc_ln42_5_fu_284_p1 <= data_25_val(15 - 1 downto 0);
    trunc_ln42_6_fu_288_p1 <= data_24_val(15 - 1 downto 0);
    trunc_ln42_7_fu_292_p1 <= data_23_val(15 - 1 downto 0);
    trunc_ln42_8_fu_296_p1 <= data_22_val(15 - 1 downto 0);
    trunc_ln42_9_fu_300_p1 <= data_21_val(15 - 1 downto 0);
    trunc_ln42_fu_264_p1 <= data_31_val(15 - 1 downto 0);
    zext_ln45_10_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_10_fu_574_p3),16));
    zext_ln45_11_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_11_fu_592_p3),16));
    zext_ln45_12_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_12_fu_610_p3),16));
    zext_ln45_13_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_13_fu_628_p3),16));
    zext_ln45_14_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_14_fu_646_p3),16));
    zext_ln45_15_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_15_fu_664_p3),16));
    zext_ln45_16_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_16_fu_682_p3),16));
    zext_ln45_17_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_17_fu_700_p3),16));
    zext_ln45_18_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_18_fu_718_p3),16));
    zext_ln45_19_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_19_fu_736_p3),16));
    zext_ln45_1_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_1_fu_412_p3),16));
    zext_ln45_20_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_20_fu_754_p3),16));
    zext_ln45_21_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_21_fu_772_p3),16));
    zext_ln45_22_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_22_fu_790_p3),16));
    zext_ln45_23_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_23_fu_808_p3),16));
    zext_ln45_24_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_24_fu_826_p3),16));
    zext_ln45_25_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_25_fu_844_p3),16));
    zext_ln45_26_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_26_fu_862_p3),16));
    zext_ln45_27_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_27_fu_880_p3),16));
    zext_ln45_28_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_28_fu_898_p3),16));
    zext_ln45_29_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_29_fu_916_p3),16));
    zext_ln45_2_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_2_fu_430_p3),16));
    zext_ln45_30_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_30_fu_934_p3),16));
    zext_ln45_3_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_3_fu_448_p3),16));
    zext_ln45_4_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_4_fu_466_p3),16));
    zext_ln45_5_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_5_fu_484_p3),16));
    zext_ln45_6_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_6_fu_502_p3),16));
    zext_ln45_7_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_7_fu_520_p3),16));
    zext_ln45_8_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_8_fu_538_p3),16));
    zext_ln45_9_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_9_fu_556_p3),16));
    zext_ln45_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_fu_394_p3),16));
end behav;
