Info: Generated by version: 21.4 build 67
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\send_cmd_pcie.ip --block-symbol-file --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\send_cmd_pcie --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\send_cmd_pcie.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\send_cmd_pcie --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: send_cmd_pcie: "Transforming system: send_cmd_pcie"
Info: send_cmd_pcie: "Naming system components in system: send_cmd_pcie"
Info: send_cmd_pcie: "Processing generation queue"
Info: send_cmd_pcie: "Generating: send_cmd_pcie"
Info: send_cmd_pcie: "Generating: avalon_mm_slave"
Info: send_cmd_pcie: Done "send_cmd_pcie" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
