// Seed: 1059174493
module module_0 (
    id_1
);
  inout wire id_1;
  tri1 id_2;
  always begin : LABEL_0
    assign id_1 = -1'h0;
  end
  assign id_2 = -1;
  wire id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  assign id_6 = id_6[1];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  generate
    wire id_6;
    ;
    localparam id_7 = 1;
  endgenerate
endmodule
