

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Thu Oct  3 12:35:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.689 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7524018|  7524018|  25.055 ms|  25.055 ms|  7524018|  7524018|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop4_loop5_loop6  |  7524016|  7524016|        18|          1|          1|  7524000|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      315|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      144|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      654|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      144|     8|     1115|      845|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       10|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U15  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U16  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U17  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v22_U  |node2_v22_RAM_AUTO_1R1W  |       77|  0|   0|    0|  39600|   32|     1|      1267200|
    |v23_U  |node3_v38_RAM_AUTO_1R1W  |       67|  0|   0|    0|  34200|   32|     1|      1094400|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |      144|  0|   0|    0|  73800|   64|     2|      2361600|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_213_p2                |         +|   0|  0|  30|          23|           1|
    |add_ln63_fu_317_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln64_1_fu_282_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln64_fu_337_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln65_fu_276_p2                  |         +|   0|  0|  15|           8|           1|
    |and_ln63_fu_246_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |       and|   0|  0|   2|           1|           1|
    |ap_condition_327                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_345                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_613                    |       and|   0|  0|   2|           1|           1|
    |cmp20_fu_354_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp35_fu_360_p2                     |      icmp|   0|  0|  15|           8|           8|
    |cmp9_fu_366_p2                      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln63_fu_207_p2                 |      icmp|   0|  0|  30|          23|          21|
    |icmp_ln64_fu_222_p2                 |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_fu_240_p2                 |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_228_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln64_1_fu_258_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln64_fu_252_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln63_1_fu_330_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln63_fu_323_p3               |    select|   0|  0|   8|           1|           1|
    |select_ln64_1_fu_343_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln64_2_fu_288_p3             |    select|   0|  0|  16|           1|           1|
    |select_ln64_fu_264_p3               |    select|   0|  0|   8|           1|           1|
    |v30_fu_414_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_fu_234_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 315|         152|          94|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_v24_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v25_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v26_load               |   9|          2|    8|         16|
    |indvar_flatten15_fu_84                  |   9|          2|   23|         46|
    |indvar_flatten_fu_76                    |   9|          2|   16|         32|
    |v24_fu_80                               |   9|          2|    8|         16|
    |v25_fu_72                               |   9|          2|    8|         16|
    |v26_fu_68                               |   9|          2|    8|         16|
    |v54_blk_n                               |   9|          2|    1|          2|
    |v55_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  130|        260|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln77_reg_560                                  |  16|   0|   16|          0|
    |add_ln77_reg_560_pp0_iter5_reg                    |  16|   0|   16|          0|
    |and_ln63_reg_500                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp20_reg_526                                     |   1|   0|    1|          0|
    |cmp35_reg_531                                     |   1|   0|    1|          0|
    |cmp9_reg_535                                      |   1|   0|    1|          0|
    |cmp9_reg_535_pp0_iter2_reg                        |   1|   0|    1|          0|
    |icmp_ln63_reg_490                                 |   1|   0|    1|          0|
    |icmp_ln64_reg_494                                 |   1|   0|    1|          0|
    |indvar_flatten15_fu_84                            |  23|   0|   23|          0|
    |indvar_flatten_fu_76                              |  16|   0|   16|          0|
    |or_ln64_reg_505                                   |   1|   0|    1|          0|
    |select_ln63_1_cast_reg_520                        |   8|   0|   16|          8|
    |select_ln64_1_reg_515                             |   8|   0|    8|          0|
    |select_ln64_1_reg_515_pp0_iter2_reg               |   8|   0|    8|          0|
    |v22_addr_reg_575                                  |  16|   0|   16|          0|
    |v23_addr_reg_550                                  |  16|   0|   16|          0|
    |v24_fu_80                                         |   8|   0|    8|          0|
    |v25_fu_72                                         |   8|   0|    8|          0|
    |v26_fu_68                                         |   8|   0|    8|          0|
    |v28_reg_565                                       |  32|   0|   32|          0|
    |v30_reg_581                                       |  32|   0|   32|          0|
    |v31_reg_586                                       |  32|   0|   32|          0|
    |v32_reg_591                                       |  32|   0|   32|          0|
    |v50_load1_fu_88                                   |  32|   0|   32|          0|
    |v55_read_reg_539                                  |  32|   0|   32|          0|
    |zext_ln77_reg_509                                 |   8|   0|   16|          8|
    |cmp20_reg_526                                     |  64|  32|    1|          0|
    |cmp35_reg_531                                     |  64|  32|    1|          0|
    |or_ln64_reg_505                                   |  64|  32|    1|          0|
    |v22_addr_reg_575                                  |  64|  32|   16|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 654| 128|  433|         16|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v55_dout            |   in|   32|     ap_fifo|           v55|       pointer|
|v55_num_data_valid  |   in|   17|     ap_fifo|           v55|       pointer|
|v55_fifo_cap        |   in|   17|     ap_fifo|           v55|       pointer|
|v55_empty_n         |   in|    1|     ap_fifo|           v55|       pointer|
|v55_read            |  out|    1|     ap_fifo|           v55|       pointer|
|v54_din             |  out|   32|     ap_fifo|           v54|       pointer|
|v54_num_data_valid  |   in|   17|     ap_fifo|           v54|       pointer|
|v54_fifo_cap        |   in|   17|     ap_fifo|           v54|       pointer|
|v54_full_n          |   in|    1|     ap_fifo|           v54|       pointer|
|v54_write           |  out|    1|     ap_fifo|           v54|       pointer|
|v50_address0        |  out|   16|   ap_memory|           v50|         array|
|v50_ce0             |  out|    1|   ap_memory|           v50|         array|
|v50_q0              |   in|   32|   ap_memory|           v50|         array|
+--------------------+-----+-----+------------+--------------+--------------+

