AArch64 LB.FF+addr-rfi-ctrlisb+ctrlisb-rfi-ctrlisb
"DpAddrdW Rfi DpCtrlIsbdW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe"
Cycle=Rfi DpCtrlIsbdW Iffe DpAddrdW Rfi DpCtrlIsbdW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Rfi DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff
Orig=DpAddrdW Rfi DpCtrlIsbdW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdW Iffe
{
0:X2=0x1; 0:X3=x; 0:X5=0x14000001; 0:X6=P1:Lself07;
1:X1=0x1; 1:X2=y; 1:X4=0x14000001; 1:X5=P0:Lself06;
}
 P0                  | P1           ;
 Lself06:            | Lself07:     ;
 B L00               | B L03        ;
 MOV W0,#2           | MOV W0,#2    ;
 B L01               | B L04        ;
 L00:                | L03:         ;
 MOV W0,#1           | MOV W0,#1    ;
 L01:                | L04:         ;
 EOR W1,W0,W0        | CBNZ W0,LC05 ;
 STR W2,[X3,W1,SXTW] | LC05:        ;
 LDR W4,[X3]         | ISB          ;
 CBNZ W4,LC02        | STR W1,[X2]  ;
 LC02:               | LDR W3,[X2]  ;
 ISB                 | CBNZ W3,LC06 ;
 STR W5,[X6]         | LC06:        ;
                     | ISB          ;
                     | STR W4,[X5]  ;
exists
(0:X0=0x2 /\ 0:X4=0x1 /\ 1:X0=0x2 /\ 1:X3=0x1)
