Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p011.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.12-s181_1 (64bit) 07/28/2011 22:52 (Linux 2.6)
@(#)CDS: NanoRoute v10.12-s010 NR110720-1815/10_10_USR2-UB (database version 2.30, 124.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v10.12-s013_1 (64bit) 07/27/2011 04:14:35 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.12-s001 (64bit) 07/28/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.12-s010_1 (64bit) Jul 18 2011 22:58:43 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.12-s007
--- Starting "Encounter v10.12-s181_1" on Fri Oct  9 14:21:15 2015 (mem=59.2M) ---
--- Running on co2046-04.ece.iastate.edu (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) ---
This version was compiled on Thu Jul 28 22:52:33 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reading config file - lab6_1.enc.dat/lab1.conf
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.02min, mem=34.5M, fe_cpu=0.06min, fe_mem=506.6M) ***
lab1
Loading preference file lab6_1.enc.dat/enc.pref.tcl ...
Loading mode file lab6_1.enc.dat/lab1.mode ...
loading place ...
loading route ...
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run restoreDesign with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> getIoFlowFlag
<CMD> setDrawView place
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 0.0 1
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.671995939602 0.417671 30.0 30.0 30.0 30.0
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.661881375142 0.417669 30.0 30.0 30.0 30.0
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> fit
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.661881375142 0.5 30.0 30.0 30.0 30.0
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 2 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 2 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 10 -around core -jog_distance 0.1 -offset_bottom .3 -layer_top M1 -threshold 0.1 -offset_left .3 -spacing_right 2 -spacing_left 2 -offset_right .3 -offset_top .3 -layer_right M2 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer_left M2

The power planner created 22 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=536.4M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 547.2M, InitMEM = 547.2M)
Start delay calculation (mem=547.215M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=551.605M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 551.6M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=552.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=572.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=591.3M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3786 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3880 #term=11358 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 3786 single + 0 double + 0 multi
Total standard cell length = 6.0530 (mm), area = 0.0109 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 30265 (10895 um^2) / alloc_area 60522 (21788 um^2).
Pin Density = 0.375.
            = total # of pins 11358 / total Instance area 30265.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.292e+04 (6.82e+03 6.10e+03)
              Est.  stn bbox = 1.292e+04 (6.82e+03 6.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 595.5M
Iteration  2: Total net bbox = 1.292e+04 (6.82e+03 6.10e+03)
              Est.  stn bbox = 1.292e+04 (6.82e+03 6.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 595.5M
Iteration  3: Total net bbox = 1.301e+04 (6.86e+03 6.15e+03)
              Est.  stn bbox = 1.301e+04 (6.86e+03 6.15e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 595.5M
Iteration  4: Total net bbox = 3.603e+04 (2.10e+04 1.50e+04)
              Est.  stn bbox = 3.603e+04 (2.10e+04 1.50e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 595.6M
Iteration  5: Total net bbox = 3.940e+04 (2.18e+04 1.76e+04)
              Est.  stn bbox = 3.940e+04 (2.18e+04 1.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 595.6M
Iteration  6: Total net bbox = 3.815e+04 (2.12e+04 1.70e+04)
              Est.  stn bbox = 3.815e+04 (2.12e+04 1.70e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 595.6M
Iteration  7: Total net bbox = 3.790e+04 (2.11e+04 1.68e+04)
              Est.  stn bbox = 4.276e+04 (2.39e+04 1.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 594.6M
Iteration  8: Total net bbox = 3.987e+04 (2.24e+04 1.74e+04)
              Est.  stn bbox = 4.474e+04 (2.53e+04 1.94e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 594.7M
Iteration  9: Total net bbox = 3.706e+04 (2.04e+04 1.66e+04)
              Est.  stn bbox = 4.190e+04 (2.33e+04 1.86e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 594.7M
Iteration 10: Total net bbox = 3.908e+04 (2.17e+04 1.73e+04)
              Est.  stn bbox = 4.398e+04 (2.46e+04 1.94e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 594.7M
Iteration 11: Total net bbox = 4.132e+04 (2.22e+04 1.91e+04)
              Est.  stn bbox = 4.616e+04 (2.50e+04 2.12e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 594.7M
Iteration 12: Total net bbox = 4.367e+04 (2.43e+04 1.93e+04)
              Est.  stn bbox = 4.854e+04 (2.72e+04 2.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 594.7M
*** cost = 4.367e+04 (2.43e+04 1.93e+04) (cpu for global=0:00:01.7) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 691 insts, mean move: 0.56 um, max move: 3.00 um
	max move on inst (g118306): (172.80, 71.40) --> (171.60, 73.20)
Placement tweakage begins.
wire length = 4.384e+04 = 2.444e+04 H + 1.940e+04 V
wire length = 4.040e+04 = 2.119e+04 H + 1.921e+04 V
Placement tweakage ends.
move report: tweak moves 1098 insts, mean move: 2.81 um, max move: 21.60 um
	max move on inst (g118990): (183.00, 93.00) --> (165.00, 89.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1568 insts, mean move: 2.13 um, max move: 21.60 um
	max move on inst (g118990): (183.00, 93.00) --> (165.00, 89.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.60 um
  inst (g118990) with max move: (183, 93) -> (165, 89.4)
  mean    (X+Y) =         2.13 um
Total instances flipped for WireLenOpt: 55
Total instances flipped, including legalization: 1681
Total instances moved : 1568
*** cpu=0:00:00.2   mem=594.7M  mem(used)=0.0M***
Total net length = 4.037e+04 (2.119e+04 1.918e+04) (ext = 2.595e+03)
*** End of Placement (cpu=0:00:04.0, real=0:00:04.0, mem=594.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 77 )
*** Free Virtual Timing Model ...(mem=545.2M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
Connected to co2046-04.ece.iastate.edu 60686 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 557.7M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=558.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
Number of multi-gpin terms=1722, multi-gpins=3765, moved blk term=0/0

Phase 1a route (0:00:00.0 561.0M):
Est net length = 4.321e+04um = 2.240e+04H + 2.080e+04V
Usage: (6.1%H 5.8%V) = (2.651e+04um 3.821e+04um) = (26266 21205)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 563.5M):
Usage: (6.1%H 5.8%V) = (2.641e+04um 3.821e+04um) = (26166 21205)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 563.5M):
Usage: (6.0%H 5.8%V) = (2.637e+04um 3.820e+04um) = (26124 21202)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 563.5M):
Usage: (6.0%H 5.8%V) = (2.637e+04um 3.820e+04um) = (26124 21202)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 564.2M):
Usage: (6.0%H 5.8%V) = (2.637e+04um 3.820e+04um) = (26124 21202)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.0%H 5.8%V) = (2.637e+04um 3.820e+04um) = (26124 21202)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.00%
  5:	0	 0.00%	1	 0.00%
  6:	0	 0.00%	3	 0.01%
  7:	0	 0.00%	13	 0.06%
  8:	2	 0.01%	21	 0.10%
  9:	5	 0.02%	52	 0.25%
 10:	13	 0.06%	119	 0.56%
 11:	33	 0.16%	320	 1.52%
 12:	57	 0.27%	963	 4.57%
 13:	160	 0.76%	1635	 7.76%
 14:	325	 1.54%	2360	11.20%
 15:	636	 3.02%	2984	14.16%
 16:	1066	 5.06%	7147	33.92%
 17:	1709	 8.11%	2183	10.36%
 18:	2370	11.25%	46	 0.22%
 19:	2372	11.26%	86	 0.41%
 20:	12322	58.48%	3136	14.88%

Global route (cpu=0.0s real=0.0s 561.7M)
Phase 1l route (0:00:00.1 561.7M):


*** After '-updateRemainTrks' operation: 

Usage: (6.1%H 5.8%V) = (2.659e+04um 3.856e+04um) = (26343 21403)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	1	 0.00%
  4:	0	 0.00%	3	 0.01%
  5:	0	 0.00%	3	 0.01%
  6:	0	 0.00%	4	 0.02%
  7:	1	 0.00%	16	 0.08%
  8:	3	 0.01%	21	 0.10%
  9:	4	 0.02%	64	 0.30%
 10:	17	 0.08%	120	 0.57%
 11:	34	 0.16%	345	 1.64%
 12:	64	 0.30%	945	 4.49%
 13:	163	 0.77%	1631	 7.74%
 14:	329	 1.56%	2343	11.12%
 15:	641	 3.04%	2979	14.14%
 16:	1076	 5.11%	7143	33.90%
 17:	1708	 8.11%	2182	10.36%
 18:	2371	11.25%	47	 0.22%
 19:	2358	11.19%	86	 0.41%
 20:	12301	58.38%	3136	14.88%



*** Completed Phase 1 route (0:00:00.1 559.8M) ***


Total length: 4.451e+04um, number of vias: 21547
M1(H) length: 7.861e+01um, number of vias: 11306
M2(V) length: 1.897e+04um, number of vias: 9669
M3(H) length: 2.172e+04um, number of vias: 506
M4(V) length: 3.287e+03um, number of vias: 50
M5(H) length: 3.626e+02um, number of vias: 16
M6(V) length: 8.480e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 562.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=562.6M) ***
Peak Memory Usage was 570.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=562.6M) ***

Extraction called for design 'lab1' of instances=3786 and nets=3912 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 562.574M)
*** Starting optimizing excluded clock nets MEM= 562.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 571.9M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 572.1M, InitMEM = 572.1M)
Start delay calculation (mem=572.125M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=572.516M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 572.5M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:21.8 mem=574.3M) ***
*** Finished delays update (0:00:21.9 mem=574.3M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 574.1M **
*** Starting optFanout (574.3M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=574.3M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.500066
Start fixing timing ... (0:00:00.1 574.6M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 575.1M)

Summary:
2 buffers added on 1 net (with 8 drivers resized)

Density after buffering = 0.501900
*** Completed optFanout (0:00:00.4 575.1M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=3788 and nets=3914 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 574.852M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 574.0M, InitMEM = 574.0M)
Start delay calculation (mem=573.953M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=574.344M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 574.3M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 574.9M **
*** Timing NOT met, worst failing slack is -1.274
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 50.190% **

*** starting 1-st resizing pass: 3798 instances 
*** starting 2-nd resizing pass: 3777 instances 
*** starting 3-rd resizing pass: 3271 instances 
*** starting 4-th resizing pass: 2578 instances 
*** starting 5-th resizing pass: 1049 instances 
*** starting 6-th resizing pass: 333 instances 
*** starting 7-th resizing pass: 161 instances 


** Summary: Buffer Deletion = 0 Declone = 1 Downsize = 579 Upsize = 1278 **
** Density Change = 0.142% **
** Density after transform = 50.048% **
*** Finish transform (0:00:02.8) ***
*** Starting sequential cell resizing ***
density before resizing = 50.048%
*summary:     10 instances changed cell type
density after resizing = 50.101%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=577.3M) ***
density before resizing = 50.101%
density after resizing = 50.101%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=577.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 1
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
Number of multi-gpin terms=1645, multi-gpins=3605, moved blk term=0/0

Phase 1a route (0:00:00.0 579.8M):
Est net length = 4.346e+04um = 2.268e+04H + 2.078e+04V
Usage: (6.2%H 5.8%V) = (2.682e+04um 3.834e+04um) = (26571 21278)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 582.3M):
Usage: (6.1%H 5.8%V) = (2.671e+04um 3.834e+04um) = (26466 21278)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 582.3M):
Usage: (6.1%H 5.8%V) = (2.667e+04um 3.833e+04um) = (26425 21274)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 582.3M):
Usage: (6.1%H 5.8%V) = (2.667e+04um 3.833e+04um) = (26425 21274)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 582.8M):
Usage: (6.1%H 5.8%V) = (2.667e+04um 3.833e+04um) = (26425 21274)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.1%H 5.8%V) = (2.667e+04um 3.833e+04um) = (26425 21274)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	3	 0.01%
  6:	0	 0.00%	3	 0.01%
  7:	0	 0.00%	8	 0.04%
  8:	0	 0.00%	15	 0.07%
  9:	1	 0.00%	55	 0.26%
 10:	9	 0.04%	119	 0.56%
 11:	33	 0.16%	337	 1.60%
 12:	84	 0.40%	998	 4.74%
 13:	169	 0.80%	1587	 7.53%
 14:	324	 1.54%	2380	11.30%
 15:	620	 2.94%	2984	14.16%
 16:	1142	 5.42%	7148	33.93%
 17:	1715	 8.14%	2161	10.26%
 18:	2350	11.15%	49	 0.23%
 19:	2288	10.86%	87	 0.41%
 20:	12335	58.54%	3136	14.88%

Global route (cpu=0.1s real=0.0s 580.3M)
Phase 1l route (0:00:00.1 579.4M):


*** After '-updateRemainTrks' operation: 

Usage: (6.2%H 5.9%V) = (2.689e+04um 3.870e+04um) = (26644 21480)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	8	 0.04%
  6:	0	 0.00%	3	 0.01%
  7:	0	 0.00%	13	 0.06%
  8:	0	 0.00%	16	 0.08%
  9:	2	 0.01%	68	 0.32%
 10:	11	 0.05%	122	 0.58%
 11:	37	 0.18%	361	 1.71%
 12:	88	 0.42%	980	 4.65%
 13:	181	 0.86%	1573	 7.47%
 14:	316	 1.50%	2377	11.28%
 15:	634	 3.01%	2973	14.11%
 16:	1147	 5.44%	7143	33.90%
 17:	1724	 8.18%	2161	10.26%
 18:	2333	11.07%	49	 0.23%
 19:	2284	10.84%	87	 0.41%
 20:	12313	58.44%	3136	14.88%



*** Completed Phase 1 route (0:00:00.1 577.6M) ***


Total length: 4.481e+04um, number of vias: 21664
M1(H) length: 8.522e+01um, number of vias: 11305
M2(V) length: 1.893e+04um, number of vias: 9779
M3(H) length: 2.192e+04um, number of vias: 507
M4(V) length: 3.293e+03um, number of vias: 61
M5(H) length: 4.700e+02um, number of vias: 12
M6(V) length: 1.120e+02um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 577.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=577.3M) ***
Peak Memory Usage was 588.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=577.3M) ***

Extraction called for design 'lab1' of instances=3787 and nets=3913 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 577.254M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 576.4M, InitMEM = 576.4M)
Start delay calculation (mem=576.355M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=576.746M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 576.7M) ***
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 577.3M **
*** Timing NOT met, worst failing slack is -1.194
*** Check timing (0:00:00.0)
Started binary server on port 55810
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.5010
Max route overflow : 0.0000
Current slack : -1.194 ns, density : 0.5010  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.5010  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.5011  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.5011  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.177 ns, density : 0.5011  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.177 ns, density : 0.5007  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.177 ns, density : 0.5007  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Peforming hill climbing technique
Current slack : -1.221 ns, density : 0.5058  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.214 ns, density : 0.5058  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.191 ns, density : 0.5063  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.175 ns, density : 0.5077  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.175 ns, density : 0.5077  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.169 ns, density : 0.5077  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.169 ns, density : 0.5080  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.169 ns, density : 0.5085  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.169 ns, density : 0.5085  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.5109  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.5265  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.164 ns, density : 0.5295  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.6 mem=591.8M) ***
*** Finished delays update (0:00:15.8 mem=591.8M) ***
Current slack : -1.159 ns, density : 0.5346  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.157 ns, density : 0.5359  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.157 ns, density : 0.5359  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.157 ns, density : 0.5358  End_Point: oR_reg[16]/D
Current slack : -1.157 ns, density : 0.5358  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.157 ns, density : 0.5383  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.154 ns, density : 0.5440  End_Point: oR_reg[16]/D
Current slack : -1.154 ns, density : 0.5482  End_Point: oR_reg[16]/D
Current slack : -1.154 ns, density : 0.5482  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5480  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5480  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5480  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5490  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5491  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5503  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.148 ns, density : 0.5509  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.147 ns, density : 0.5572  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.147 ns, density : 0.5587  End_Point: oR_reg[16]/D
Current slack : -1.147 ns, density : 0.5602  End_Point: oR_reg[16]/D
Current slack : -1.147 ns, density : 0.5602  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5600  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5601  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5601  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.145 ns, density : 0.5613  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.145 ns, density : 0.5626  End_Point: oR_reg[16]/D
Current slack : -1.145 ns, density : 0.5626  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.145 ns, density : 0.5638  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.145 ns, density : 0.5703  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.145 ns, density : 0.5721  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5707  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.142 ns, density : 0.5707  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.142 ns, density : 0.5706  End_Point: oR_reg[15]/D
Current slack : -1.142 ns, density : 0.5706  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:42.8 mem=592.8M) ***
*** Finished delays update (0:00:43.0 mem=592.8M) ***
Current slack : -1.143 ns, density : 0.5661  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.143 ns, density : 0.5664  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.143 ns, density : 0.5684  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5703  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:46.6 mem=592.8M) ***
*** Finished delays update (0:00:46.8 mem=592.8M) ***
Current slack : -1.142 ns, density : 0.5701  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5694  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5694  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5693  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5692  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5716  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5747  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.140 ns, density : 0.5747  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5762  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5762  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5749  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5749  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5749  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5758  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5758  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5769  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5773  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5791  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5799  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5805  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5805  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5802  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5802  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5802  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5812  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5815  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5815  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.137 ns, density : 0.5815  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:04 mem=592.8M) ***
*** Finished delays update (0:01:04 mem=592.8M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:05 mem=592.8M) ***
*** Finished delays update (0:01:05 mem=592.8M) ***
** Core optimization cpu=0:02:29 real=0:04:23 (31505 evaluations)
*** Done optCritPath (cpu=0:03:34 real=0:04:25 mem=592.59M) ***
**optDesign ... cpu = 0:03:39, real = 0:04:30, mem = 590.6M **
**optDesign ... cpu = 0:03:39, real = 0:04:30, mem = 590.6M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** Starting "NanoPlace(TM) placement v#18 (mem=586.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=586.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=605.9M) ***
Options: timingDriven clkGateAware ignoreSpare pinGuide gpeffort=medium 
#std cell=4497 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=4586 #term=12920 #term/net=2.82, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 4497 single + 0 double + 0 multi
Total standard cell length = 7.0200 (mm), area = 0.0126 (mm^2)
Average module density = 0.580.
Density for the design = 0.580.
       = stdcell_area 35100 (12636 um^2) / alloc_area 60522 (21788 um^2).
Pin Density = 0.368.
            = total # of pins 12920 / total Instance area 35100.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration 12: Total net bbox = 4.899e+04 (2.67e+04 2.23e+04)
              Est.  stn bbox = 5.294e+04 (2.90e+04 2.40e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 617.6M
Iteration 13: Total net bbox = 4.668e+04 (2.62e+04 2.04e+04)
              Est.  stn bbox = 5.088e+04 (2.87e+04 2.21e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 617.6M
Iteration 14: Total net bbox = 4.907e+04 (2.84e+04 2.07e+04)
              Est.  stn bbox = 5.329e+04 (3.10e+04 2.23e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 617.6M
*** cost = 4.907e+04 (2.84e+04 2.07e+04) (cpu for global=0:00:01.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.7 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1044 insts, mean move: 0.49 um, max move: 4.00 um
	max move on inst (FE_RC_1498_0): (166.20, 49.80) --> (164.00, 51.60)
Placement tweakage begins.
wire length = 4.920e+04 = 2.851e+04 H + 2.069e+04 V
wire length = 4.544e+04 = 2.497e+04 H + 2.047e+04 V
Placement tweakage ends.
move report: tweak moves 1322 insts, mean move: 2.80 um, max move: 29.20 um
	max move on inst (g118990): (189.80, 96.60) --> (164.20, 93.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2032 insts, mean move: 1.98 um, max move: 29.60 um
	max move on inst (g118990): (190.20, 96.60) --> (164.20, 93.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        29.60 um
  inst (g118990) with max move: (190.2, 96.6) -> (164.2, 93)
  mean    (X+Y) =         1.98 um
Total instances flipped for WireLenOpt: 69
Total instances flipped, including legalization: 1877
Total instances moved : 2032
*** cpu=0:00:00.2   mem=617.6M  mem(used)=0.0M***
Total net length = 4.542e+04 (2.497e+04 2.045e+04) (ext = 2.654e+03)
*** End of Placement (cpu=0:00:03.6, real=0:00:04.0, mem=617.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 77 )
*** Free Virtual Timing Model ...(mem=577.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=577.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
Number of multi-gpin terms=2229, multi-gpins=4805, moved blk term=0/0

Phase 1a route (0:00:00.0 578.8M):
Est net length = 4.777e+04um = 2.625e+04H + 2.152e+04V
Usage: (7.1%H 6.3%V) = (3.089e+04um 4.151e+04um) = (30604 23040)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 581.3M):
Usage: (7.1%H 6.3%V) = (3.080e+04um 4.151e+04um) = (30517 23040)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 581.3M):
Usage: (7.1%H 6.3%V) = (3.077e+04um 4.150e+04um) = (30487 23034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 581.3M):
Usage: (7.1%H 6.3%V) = (3.077e+04um 4.150e+04um) = (30487 23034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 581.8M):
Usage: (7.1%H 6.3%V) = (3.077e+04um 4.150e+04um) = (30487 23034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.1%H 6.3%V) = (3.077e+04um 4.150e+04um) = (30487 23034)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	1	 0.00%
  8:	0	 0.00%	4	 0.02%
  9:	2	 0.01%	20	 0.09%
 10:	10	 0.05%	81	 0.38%
 11:	14	 0.07%	331	 1.57%
 12:	70	 0.33%	1000	 4.75%
 13:	154	 0.73%	1884	 8.94%
 14:	423	 2.01%	2841	13.48%
 15:	847	 4.02%	3322	15.77%
 16:	1343	 6.37%	6429	30.51%
 17:	2043	 9.70%	1916	 9.09%
 18:	2640	12.53%	29	 0.14%
 19:	2350	11.15%	76	 0.36%
 20:	11174	53.03%	3136	14.88%

Global route (cpu=0.0s real=0.0s 579.3M)
Phase 1l route (0:00:00.1 579.3M):


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 6.3%V) = (3.092e+04um 4.168e+04um) = (30630 23139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	1	 0.00%
  8:	0	 0.00%	6	 0.03%
  9:	2	 0.01%	24	 0.11%
 10:	11	 0.05%	98	 0.47%
 11:	13	 0.06%	323	 1.53%
 12:	71	 0.34%	1011	 4.80%
 13:	167	 0.79%	1885	 8.95%
 14:	419	 1.99%	2818	13.37%
 15:	860	 4.08%	3320	15.76%
 16:	1348	 6.40%	6426	30.50%
 17:	2043	 9.70%	1917	 9.10%
 18:	2629	12.48%	29	 0.14%
 19:	2350	11.15%	76	 0.36%
 20:	11157	52.95%	3136	14.88%



*** Completed Phase 1 route (0:00:00.1 577.8M) ***


Total length: 4.930e+04um, number of vias: 24213
M1(H) length: 1.009e+02um, number of vias: 12868
M2(V) length: 2.060e+04um, number of vias: 10961
M3(H) length: 2.545e+04um, number of vias: 361
M4(V) length: 2.677e+03um, number of vias: 23
M5(H) length: 4.699e+02um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 577.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=577.8M) ***
Peak Memory Usage was 587.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=577.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 3:50, real = 0: 5: 9, mem = 577.8M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Connected to co2046-04.ece.iastate.edu 58810 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 587.2M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=588.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=588.1M) ***

Extraction called for design 'lab1' of instances=4497 and nets=4615 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 588.137M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.183  |
|           TNS (ns):| -14.092 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.995%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 598.6M **
*** Starting optimizing excluded clock nets MEM= 598.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 598.6M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=608.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.183  |
|           TNS (ns):| -14.092 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.995%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 608.6M **
*** Starting optFanout (608.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=608.6M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.579954
Start fixing timing ... (0:00:00.1 608.9M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 608.9M)

Summary:
0 buffer added on 0 net (with 12 drivers resized)

Density after buffering = 0.580698
default core: bins with density >  0.75 =    0 % ( 0 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 155 insts, mean move: 0.24 um, max move: 1.20 um
	max move on inst (g119352): (113.80, 60.60) --> (112.60, 60.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 155 insts, mean move: 0.24 um, max move: 1.20 um
	max move on inst (g119352): (113.80, 60.60) --> (112.60, 60.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.20 um
  inst (g119352) with max move: (113.8, 60.6) -> (112.6, 60.6)
  mean    (X+Y) =         0.24 um
Total instances moved : 155
*** cpu=0:00:00.1   mem=609.0M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:00.4 608.9M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=4497 and nets=4615 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 608.617M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 607.6M, InitMEM = 607.6M)
Start delay calculation (mem=607.590M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=607.980M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 608.0M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=608.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.183  |
|           TNS (ns):| -14.119 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.070%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 608.6M **
*** Timing NOT met, worst failing slack is -1.183
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 58.070% **

*** starting 1-st resizing pass: 4499 instances 
*** starting 2-nd resizing pass: 4470 instances 
*** starting 3-rd resizing pass: 3425 instances 
*** starting 4-th resizing pass: 2370 instances 
*** starting 5-th resizing pass: 880 instances 
*** starting 6-th resizing pass: 187 instances 
*** starting 7-th resizing pass: 37 instances 


** Summary: Buffer Deletion = 8 Declone = 9 Downsize = 446 Upsize = 1110 **
** Density Change = 0.482% **
** Density after transform = 57.587% **
*** Finish transform (0:00:02.5) ***
*** Starting sequential cell resizing ***
density before resizing = 57.587%
*summary:      1 instance  changed cell type
density after resizing = 57.592%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=608.6M) ***
density before resizing = 57.592%
density after resizing = 57.592%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =    0 % ( 0 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 394 insts, mean move: 0.33 um, max move: 1.80 um
	max move on inst (g125402): (164.20, 125.40) --> (164.20, 127.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 394 insts, mean move: 0.33 um, max move: 1.80 um
	max move on inst (g125402): (164.20, 125.40) --> (164.20, 127.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.80 um
  inst (g125402) with max move: (164.2, 125.4) -> (164.2, 127.2)
  mean    (X+Y) =         0.33 um
Total instances moved : 394
*** cpu=0:00:00.1   mem=608.7M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=608.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
Number of multi-gpin terms=2245, multi-gpins=4898, moved blk term=0/0

Phase 1a route (0:00:00.0 611.2M):
Est net length = 4.803e+04um = 2.648e+04H + 2.156e+04V
Usage: (7.1%H 6.3%V) = (3.113e+04um 4.161e+04um) = (30845 23095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 613.7M):
Usage: (7.1%H 6.3%V) = (3.104e+04um 4.161e+04um) = (30754 23095)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 613.7M):
Usage: (7.1%H 6.3%V) = (3.102e+04um 4.160e+04um) = (30727 23091)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 613.7M):
Usage: (7.1%H 6.3%V) = (3.102e+04um 4.160e+04um) = (30727 23091)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 614.4M):
Usage: (7.1%H 6.3%V) = (3.102e+04um 4.160e+04um) = (30727 23091)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.1%H 6.3%V) = (3.102e+04um 4.160e+04um) = (30727 23091)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	1	 0.00%
  8:	0	 0.00%	4	 0.02%
  9:	2	 0.01%	24	 0.11%
 10:	9	 0.04%	77	 0.37%
 11:	14	 0.07%	320	 1.52%
 12:	66	 0.31%	1020	 4.84%
 13:	170	 0.81%	1893	 8.98%
 14:	423	 2.01%	2841	13.48%
 15:	812	 3.85%	3331	15.81%
 16:	1365	 6.48%	6396	30.36%
 17:	2130	10.11%	1920	 9.11%
 18:	2606	12.37%	31	 0.15%
 19:	2384	11.31%	76	 0.36%
 20:	11089	52.63%	3136	14.88%

Global route (cpu=0.1s real=0.0s 611.8M)
Phase 1l route (0:00:00.1 610.9M):


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 6.3%V) = (3.116e+04um 4.179e+04um) = (30871 23195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.01%
  8:	0	 0.00%	3	 0.01%
  9:	3	 0.01%	35	 0.17%
 10:	8	 0.04%	84	 0.40%
 11:	16	 0.08%	328	 1.56%
 12:	69	 0.33%	1022	 4.85%
 13:	173	 0.82%	1884	 8.94%
 14:	431	 2.05%	2824	13.40%
 15:	816	 3.87%	3328	15.79%
 16:	1374	 6.52%	6396	30.36%
 17:	2130	10.11%	1921	 9.12%
 18:	2594	12.31%	31	 0.15%
 19:	2381	11.30%	76	 0.36%
 20:	11075	52.56%	3136	14.88%



*** Completed Phase 1 route (0:00:00.1 608.9M) ***


Total length: 4.962e+04um, number of vias: 24250
M1(H) length: 9.170e+01um, number of vias: 12834
M2(V) length: 2.065e+04um, number of vias: 11023
M3(H) length: 2.587e+04um, number of vias: 374
M4(V) length: 2.733e+03um, number of vias: 19
M5(H) length: 2.785e+02um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 608.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=608.6M) ***
Peak Memory Usage was 619.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=608.6M) ***

Extraction called for design 'lab1' of instances=4480 and nets=4598 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 608.613M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 607.6M, InitMEM = 607.6M)
Start delay calculation (mem=607.590M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=607.980M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 608.0M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.07min mem=608.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.153  |
|           TNS (ns):| -13.752 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.592%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 608.6M **
*** Timing NOT met, worst failing slack is -1.153
*** Check timing (0:00:00.0)
Started binary server on port 36931
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.5759
Max route overflow : 0.0000
Current slack : -1.153 ns, density : 0.5759  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5759  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5759  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5759  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.149 ns, density : 0.5759  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.149 ns, density : 0.5755  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.149 ns, density : 0.5755  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.172 ns, density : 0.5779  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.168 ns, density : 0.5779  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.164 ns, density : 0.5780  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.164 ns, density : 0.5781  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.164 ns, density : 0.5781  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.164 ns, density : 0.5786  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.162 ns, density : 0.5808  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.162 ns, density : 0.5817  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:18.6 mem=621.1M) ***
default core: bins with density >  0.75 =  1.3 % ( 1 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 1436 insts, mean move: 0.57 um, max move: 4.40 um
	max move on inst (FE_RC_2465_0): (188.60, 107.40) --> (186.00, 109.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1436 insts, mean move: 0.57 um, max move: 4.40 um
	max move on inst (FE_RC_2465_0): (188.60, 107.40) --> (186.00, 109.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.40 um
  inst (FE_RC_2465_0) with max move: (188.6, 107.4) -> (186, 109.2)
  mean    (X+Y) =         0.57 um
Total instances moved : 1436
*** cpu=0:00:00.2   mem=621.1M  mem(used)=0.0M***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:18.8 mem=621.1M) ***
*** Done re-routing un-routed nets (621.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:18.8 mem=621.1M) ***
*** Finished delays update (0:00:19.0 mem=621.1M) ***
Current slack : -1.159 ns, density : 0.5863  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.150 ns, density : 0.5860  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.150 ns, density : 0.5860  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.150 ns, density : 0.5860  End_Point: oR_reg[16]/D
Current slack : -1.150 ns, density : 0.5859  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.150 ns, density : 0.5865  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.150 ns, density : 0.5885  End_Point: oR_reg[16]/D
Current slack : -1.147 ns, density : 0.5907  End_Point: oR_reg[16]/D
Current slack : -1.147 ns, density : 0.5907  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5901  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5901  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5901  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5906  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5907  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5911  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5911  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5938  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5952  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5966  End_Point: oR_reg[16]/D
Current slack : -1.146 ns, density : 0.5966  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5961  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5961  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5961  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5965  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5967  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5967  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.143 ns, density : 0.5967  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:36.0 mem=621.1M) ***
default core: bins with density >  0.75 = 6.49 % ( 5 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 828 insts, mean move: 0.51 um, max move: 3.80 um
	max move on inst (FE_RC_2962_0): (109.20, 120.00) --> (107.20, 118.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 828 insts, mean move: 0.51 um, max move: 3.80 um
	max move on inst (FE_RC_2962_0): (109.20, 120.00) --> (107.20, 118.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.80 um
  inst (FE_RC_2962_0) with max move: (109.2, 120) -> (107.2, 118.2)
  mean    (X+Y) =         0.51 um
Total instances moved : 828
*** cpu=0:00:00.1   mem=621.2M  mem(used)=0.1M***
*** maximum move = 3.8um ***
*** Finished refinePlace (0:00:36.2 mem=621.1M) ***
*** Starting trialRoute (mem=621.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
Number of multi-gpin terms=2404, multi-gpins=5225, moved blk term=0/0

Phase 1a route (0:00:00.0 623.7M):
Est net length = 5.087e+04um = 2.846e+04H + 2.240e+04V
Usage: (7.6%H 6.5%V) = (3.329e+04um 4.314e+04um) = (32993 23947)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 626.2M):
Usage: (7.6%H 6.5%V) = (3.319e+04um 4.314e+04um) = (32894 23947)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 626.2M):
Usage: (7.6%H 6.5%V) = (3.316e+04um 4.313e+04um) = (32863 23941)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 626.2M):
Usage: (7.6%H 6.5%V) = (3.316e+04um 4.313e+04um) = (32863 23941)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 626.9M):
Usage: (7.6%H 6.5%V) = (3.316e+04um 4.313e+04um) = (32863 23941)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.6%H 6.5%V) = (3.316e+04um 4.313e+04um) = (32863 23941)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	1	 0.00%	0	 0.00%
  7:	0	 0.00%	2	 0.01%
  8:	7	 0.03%	18	 0.09%
  9:	14	 0.07%	30	 0.14%
 10:	30	 0.14%	116	 0.55%
 11:	64	 0.30%	383	 1.82%
 12:	129	 0.61%	1071	 5.08%
 13:	273	 1.30%	1970	 9.35%
 14:	522	 2.48%	2739	13.00%
 15:	868	 4.12%	3220	15.28%
 16:	1366	 6.48%	6385	30.30%
 17:	1995	 9.47%	1889	 8.97%
 18:	2461	11.68%	30	 0.14%
 19:	2268	10.76%	81	 0.38%
 20:	11072	52.55%	3136	14.88%

Global route (cpu=0.1s real=0.0s 624.4M)
Phase 1l route (0:00:00.1 623.4M):


*** After '-updateRemainTrks' operation: 

Usage: (7.7%H 6.6%V) = (3.338e+04um 4.335e+04um) = (33080 24066)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	1	 0.00%	0	 0.00%
  7:	1	 0.00%	8	 0.04%
  8:	7	 0.03%	16	 0.08%
  9:	13	 0.06%	40	 0.19%
 10:	37	 0.18%	128	 0.61%
 11:	70	 0.33%	377	 1.79%
 12:	124	 0.59%	1068	 5.07%
 13:	277	 1.31%	1970	 9.35%
 14:	531	 2.52%	2738	12.99%
 15:	873	 4.14%	3208	15.23%
 16:	1380	 6.55%	6379	30.28%
 17:	1990	 9.44%	1893	 8.98%
 18:	2456	11.66%	28	 0.13%
 19:	2256	10.71%	81	 0.38%
 20:	11054	52.46%	3136	14.88%



*** Completed Phase 1 route (0:00:00.2 621.5M) ***


Total length: 5.265e+04um, number of vias: 25026
M1(H) length: 9.980e+01um, number of vias: 13088
M2(V) length: 2.089e+04um, number of vias: 11379
M3(H) length: 2.698e+04um, number of vias: 485
M4(V) length: 3.460e+03um, number of vias: 74
M5(H) length: 1.219e+03um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 622.1M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=622.1M) ***
Peak Memory Usage was 632.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=622.1M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:36.6 mem=621.2M) ***
*** Finished delays update (0:00:36.7 mem=622.1M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:01:33 real=0:02:25 (15458 evaluations)
*** Done optCritPath (cpu=0:02:11 real=0:02:26 mem=621.91M) ***

------------------------------------------------------------
     Summary (cpu=0.62min real=2.43min mem=619.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.150  |
|           TNS (ns):| -13.731 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.757%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:16, real = 0:02:31, mem = 619.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:16, real = 0:02:32, mem = 619.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.150  | -1.150  | -0.404  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -13.731 | -13.731 | -2.825  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |   16    |   12    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.757%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:16, real = 0:02:32, mem = 620.2M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 626.3M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=636.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (49) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=636.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 636.344M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=636.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 636.344M)

Start to trace clock trees ...
*** Begin Tracer (mem=636.3M) ***
Tracing Clock iCLK ...

Reconvergent mux Check for spec:iCLK 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=637.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 636.344M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock iCLK has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.470000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (iCLK) Structure
Max. Skew           : 32(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVD0) (BUFFD0) (BUFFD1) (INVD1) (INVD2) (BUFFD2) (BUFFD3) (INVD3) (BUFFD4) (INVD4) (INVD6) (BUFFD6) (INVD8) (BUFFD8) (BUFFD12) (INVD12) (BUFFD16) (INVD16) (BUFFD20) (INVD20) (BUFFD24) (INVD24) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 49
Nr.          Rising  Sync Pins  : 49
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (iCLK)
Output_Net: (iCLK)   
**** CK_START: TopDown Tree Construction for iCLK (49-leaf) (mem=636.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=5[62,66*] N49 B2 G1 A21(21.3) L[3,3] C2/1 score=18786 cpu=0:00:00.0 mem=636M 

**** CK_END: TopDown Tree Construction for iCLK (cpu=0:00:00.6, real=0:00:01.0, mem=636.3M)



**** CK_START: Update Database (mem=636.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=636.3M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.470000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 196 insts, mean move: 0.41 um, max move: 4.20 um
	max move on inst (g124149): (158.40, 30.00) --> (160.80, 31.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 196 insts, mean move: 0.41 um, max move: 4.20 um
	max move on inst (g124149): (158.40, 30.00) --> (160.80, 31.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.20 um
  inst (g124149) with max move: (158.4, 30) -> (160.8, 31.8)
  mean    (X+Y) =         0.41 um
Total instances moved : 196
*** cpu=0:00:00.2   mem=627.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 627.664M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.2 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A1_reg[1]/CP 67.3(ps)
Min trig. edge delay at sink(R): B1_reg[5]/CP 61.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 61.6~67.3(ps)          0~10(ps)            
Fall Phase Delay               : 55.6~61.3(ps)          0~10(ps)            
Trig. Edge Skew                : 5.7(ps)                32(ps)              
Rise Skew                      : 5.7(ps)                
Fall Skew                      : 5.7(ps)                
Max. Rise Buffer Tran.         : 20.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 13.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 66.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 42.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 20.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 13.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 66.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 42.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
Reducing the latency of clock tree 'iCLK' ...

Calculating pre-route downstream delay for clock tree 'iCLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'iCLK__L1_I0' from (306800 60000) to (275200 85200)
inserting cloning iCLK__I0(INVD24) loc=(247200 171600) of the inst iCLK__L2_I0
MaxTriggerDelay: 57.7 (ps)
MinTriggerDelay: 53.4 (ps)
Skew: 4.3 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=627.7M) ***
Reducing the skew of clock tree 'iCLK' ...

MaxTriggerDelay: 57.7 (ps)
MinTriggerDelay: 53.4 (ps)
Skew: 4.3 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=627.7M) ***
Inserted cell (INVD24): iCLK__I0
resized 0 standard cell(s).
inserted 1 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=627.7M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 110 insts, mean move: 0.62 um, max move: 3.40 um
	max move on inst (FE_RC_2558_0): (125.40, 84.00) --> (123.80, 85.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 110 insts, mean move: 0.62 um, max move: 3.40 um
	max move on inst (FE_RC_2558_0): (125.40, 84.00) --> (123.80, 85.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.40 um
  inst (FE_RC_2558_0) with max move: (125.4, 84) -> (123.8, 85.8)
  mean    (X+Y) =         0.62 um
Total instances moved : 110
*** cpu=0:00:00.1   mem=627.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 627.664M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A1_reg[1]/CP 57.2(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 53.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 53.2~57.2(ps)          0~10(ps)            
Fall Phase Delay               : 54.4~59.3(ps)          0~10(ps)            
Trig. Edge Skew                : 4(ps)                  32(ps)              
Rise Skew                      : 4(ps)                  
Fall Skew                      : 4.9(ps)                
Max. Rise Buffer Tran.         : 28.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 18.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 39.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 26.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 28.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 33.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.8(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.2 real=0:00:01.0 mem=627.7M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=627.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 627.664M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD24=2)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A1_reg[1]/CP 57.2(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 53.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 53.2~57.2(ps)          0~10(ps)            
Fall Phase Delay               : 54.4~59.3(ps)          0~10(ps)            
Trig. Edge Skew                : 4(ps)                  32(ps)              
Rise Skew                      : 4(ps)                  
Fall Skew                      : 4.9(ps)                
Max. Rise Buffer Tran.         : 28.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 18.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 39.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 26.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 28.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 33.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.8(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 14:39:00 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 14:39:08 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 14:39:09 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         717         176        4860    58.23%
#  Metal 2        V        1003         213        4860    15.66%
#  Metal 3        H         893           0        4860     0.00%
#  Metal 4        V        1217           0        4860     0.00%
#  Metal 5        H         893           0        4860     0.00%
#  Metal 6        V        1217           0        4860     0.00%
#  Metal 7        H         223           0        4860     0.00%
#  Metal 8        V         304           0        4860     0.00%
#  --------------------------------------------------------------
#  Total                   6467       4.66%  38880     9.24%
#
#  4 nets (0.08%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 906 um.
#Total half perimeter of net bounding box = 581 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 507 um.
#Total wire length on LAYER M4 = 399 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
#  Metal 1           49
#  Metal 2           50
#  Metal 3           56
#-----------------------
#                   155 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 29.00 (Mb)
#Total memory = 700.00 (Mb)
#Peak memory = 733.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 3.1% of the total area was rechecked for DRC, and 35.4% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 706.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 706.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 910 um.
#Total half perimeter of net bounding box = 581 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 13 um.
#Total wire length on LAYER M3 = 496 um.
#Total wire length on LAYER M4 = 400 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168
#Total number of multi-cut vias = 3 (  1.8%)
#Total number of single cut vias = 165 ( 98.2%)
#Up-Via Summary (total 168):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 94.4%)         3 (  5.6%)         54
#  Metal 2          53 (100.0%)         0 (  0.0%)         53
#  Metal 3          61 (100.0%)         0 (  0.0%)         61
#-----------------------------------------------------------
#                  165 ( 98.2%)         3 (  1.8%)        168 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 700.00 (Mb)
#Peak memory = 733.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 70.00 (Mb)
#Total memory = 697.00 (Mb)
#Peak memory = 733.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 14:39:10 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD24=2)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[16]/CP 58.7(ps)
Min trig. edge delay at sink(R): B0_reg[2]/CP 54.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 54.6~58.7(ps)          0~10(ps)            
Fall Phase Delay               : 55.5~59.5(ps)          0~10(ps)            
Trig. Edge Skew                : 4.1(ps)                32(ps)              
Rise Skew                      : 4.1(ps)                
Fall Skew                      : 4(ps)                  
Max. Rise Buffer Tran.         : 28.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 18.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 40.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 26.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 28.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 33.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'iCLK' ...

Calculating clk-route-only downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=697.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=697.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD24=2)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[16]/CP 58.7(ps)
Min trig. edge delay at sink(R): B0_reg[2]/CP 54.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 54.6~58.7(ps)          0~10(ps)            
Fall Phase Delay               : 55.5~59.5(ps)          0~10(ps)            
Trig. Edge Skew                : 4.1(ps)                32(ps)              
Rise Skew                      : 4.1(ps)                
Fall Skew                      : 4(ps)                  
Max. Rise Buffer Tran.         : 28.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 18.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 40.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 26.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 28.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 33.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.9(ps)               0(ps)               


Clock iCLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide lab1.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:10.8, real=0:00:12.0, mem=697.8M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=697.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=2398, multi-gpins=5222, moved blk term=0/0

Phase 1a route (0:00:00.0 700.1M):
Est net length = 5.025e+04um = 2.811e+04H + 2.214e+04V
Usage: (7.9%H 6.7%V) = (3.452e+04um 4.434e+04um) = (34225 24610)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 702.6M):
Usage: (7.9%H 6.7%V) = (3.443e+04um 4.434e+04um) = (34130 24610)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 702.6M):
Usage: (7.9%H 6.7%V) = (3.440e+04um 4.432e+04um) = (34101 24604)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 702.6M):
Usage: (7.9%H 6.7%V) = (3.440e+04um 4.432e+04um) = (34101 24604)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 703.2M):
Usage: (7.9%H 6.7%V) = (3.440e+04um 4.432e+04um) = (34101 24604)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 6.7%V) = (3.440e+04um 4.432e+04um) = (34101 24604)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	1	 0.00%	1	 0.00%
  7:	1	 0.00%	3	 0.01%
  8:	15	 0.07%	28	 0.13%
  9:	18	 0.09%	46	 0.22%
 10:	49	 0.23%	140	 0.66%
 11:	90	 0.43%	404	 1.92%
 12:	163	 0.77%	1137	 5.40%
 13:	321	 1.52%	1984	 9.42%
 14:	578	 2.74%	2722	12.92%
 15:	910	 4.32%	3132	14.86%
 16:	1357	 6.44%	6354	30.16%
 17:	1920	 9.11%	1874	 8.89%
 18:	2377	11.28%	28	 0.13%
 19:	2216	10.52%	81	 0.38%
 20:	11054	52.46%	3136	14.88%

Global route (cpu=0.1s real=0.0s 700.7M)
Phase 1l route (0:00:00.1 699.8M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.9%H 6.7%V) = (3.460e+04um 4.452e+04um) = (34302 24713)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.00%
  6:	1	 0.00%	0	 0.00%
  7:	2	 0.01%	7	 0.03%
  8:	15	 0.07%	29	 0.14%
  9:	19	 0.09%	56	 0.27%
 10:	55	 0.26%	149	 0.71%
 11:	96	 0.46%	404	 1.92%
 12:	155	 0.74%	1127	 5.35%
 13:	329	 1.56%	1980	 9.40%
 14:	587	 2.79%	2720	12.91%
 15:	913	 4.33%	3128	14.85%
 16:	1368	 6.49%	6348	30.13%
 17:	1906	 9.05%	1877	 8.91%
 18:	2383	11.31%	27	 0.13%
 19:	2199	10.44%	81	 0.38%
 20:	11042	52.41%	3136	14.88%



*** Completed Phase 1 route (0:00:00.1 697.8M) ***


Total length: 5.300e+04um, number of vias: 25085
M1(H) length: 1.006e+02um, number of vias: 13093
M2(V) length: 2.081e+04um, number of vias: 11405
M3(H) length: 2.724e+04um, number of vias: 524
M4(V) length: 3.746e+03um, number of vias: 63
M5(H) length: 1.101e+03um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 697.8M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=697.8M) ***
Peak Memory Usage was 708.7M 
*** Finished trialRoute (cpu=0:00:00.3 mem=697.8M) ***

Extraction called for design 'lab1' of instances=4595 and nets=4712 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 697.840M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree iCLK.

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD24=2)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[16]/CP 48.9(ps)
Min trig. edge delay at sink(R): B0_reg[1]/CP 45.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 45.5~48.9(ps)          0~10(ps)            
Fall Phase Delay               : 48~51.2(ps)            0~10(ps)            
Trig. Edge Skew                : 3.4(ps)                32(ps)              
Rise Skew                      : 3.4(ps)                
Fall Skew                      : 3.2(ps)                
Max. Rise Buffer Tran.         : 27.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 17.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 32.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 23.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 27.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 28.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.1(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=697.8M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'iCLK' ...

Calculating post-route downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=697.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=697.8M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=2	Sink=0	INVD24=2)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[16]/CP 48.9(ps)
Min trig. edge delay at sink(R): B0_reg[1]/CP 45.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 45.5~48.9(ps)          0~10(ps)            
Fall Phase Delay               : 48~51.2(ps)            0~10(ps)            
Trig. Edge Skew                : 3.4(ps)                32(ps)              
Rise Skew                      : 3.4(ps)                
Fall Skew                      : 3.2(ps)                
Max. Rise Buffer Tran.         : 27.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 17.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 32.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 23.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 27.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 28.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.1(ps)               0(ps)               


Generating Clock Analysis Report lab1.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.4, real=0:00:00.0, mem=697.8M) ***
**clockDesign ... cpu = 0:00:11, real = 0:00:12, mem = 697.8M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to co2046-04.ece.iastate.edu 38725 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 716.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=716.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=716.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.146  |
|           TNS (ns):| -13.729 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.915%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 717.6M **
*** Starting optimizing excluded clock nets MEM= 717.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 717.6M) ***
*** Starting optimizing excluded clock nets MEM= 717.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 717.6M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
** Density before transform = 59.915% **

*** starting 1-st resizing pass: 4587 instances 
*** starting 2-nd resizing pass: 4574 instances 
*** starting 3-rd resizing pass: 2951 instances 
*** starting 4-th resizing pass: 1673 instances 
*** starting 5-th resizing pass: 399 instances 
*** starting 6-th resizing pass: 38 instances 


** Summary: Buffer Deletion = 2 Declone = 3 Downsize = 339 Upsize = 729 **
** Density Change = 0.748% **
** Density after transform = 59.167% **
*** Finish transform (0:00:02.1) ***
density before resizing = 59.167%
density after resizing = 59.167%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =  1.3 % ( 1 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 329 insts, mean move: 0.31 um, max move: 1.60 um
	max move on inst (FE_RC_1083_0): (154.40, 100.20) --> (156.00, 100.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 329 insts, mean move: 0.31 um, max move: 1.60 um
	max move on inst (FE_RC_1083_0): (154.40, 100.20) --> (156.00, 100.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.60 um
  inst (FE_RC_1083_0) with max move: (154.4, 100.2) -> (156, 100.2)
  mean    (X+Y) =         0.31 um
Total instances moved : 329
*** cpu=0:00:00.1   mem=717.7M  mem(used)=0.1M***
*** Starting trialRoute (mem=717.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=2334, multi-gpins=5090, moved blk term=0/0

Phase 1a route (0:00:00.0 720.2M):
Est net length = 5.029e+04um = 2.816e+04H + 2.213e+04V
Usage: (7.9%H 6.7%V) = (3.457e+04um 4.434e+04um) = (34270 24613)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 722.7M):
Usage: (7.9%H 6.7%V) = (3.447e+04um 4.434e+04um) = (34170 24613)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 722.7M):
Usage: (7.9%H 6.7%V) = (3.444e+04um 4.433e+04um) = (34138 24607)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 722.7M):
Usage: (7.9%H 6.7%V) = (3.444e+04um 4.433e+04um) = (34138 24607)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 723.3M):
Usage: (7.9%H 6.7%V) = (3.444e+04um 4.433e+04um) = (34138 24607)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 6.7%V) = (3.444e+04um 4.433e+04um) = (34138 24607)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.00%
  7:	1	 0.00%	2	 0.01%
  8:	13	 0.06%	22	 0.10%
  9:	15	 0.07%	54	 0.26%
 10:	51	 0.24%	140	 0.66%
 11:	94	 0.45%	428	 2.03%
 12:	162	 0.77%	1116	 5.30%
 13:	325	 1.54%	2002	 9.50%
 14:	605	 2.87%	2696	12.80%
 15:	895	 4.25%	3088	14.66%
 16:	1382	 6.56%	6411	30.43%
 17:	1922	 9.12%	1868	 8.87%
 18:	2298	10.91%	23	 0.11%
 19:	2220	10.54%	83	 0.39%
 20:	11087	52.62%	3136	14.88%

Global route (cpu=0.1s real=0.0s 720.8M)
Phase 1l route (0:00:00.1 719.8M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.0%H 6.7%V) = (3.465e+04um 4.452e+04um) = (34347 24712)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.00%
  7:	1	 0.00%	7	 0.03%
  8:	13	 0.06%	17	 0.08%
  9:	19	 0.09%	62	 0.29%
 10:	55	 0.26%	160	 0.76%
 11:	97	 0.46%	422	 2.00%
 12:	162	 0.77%	1110	 5.27%
 13:	333	 1.58%	2003	 9.51%
 14:	602	 2.86%	2685	12.74%
 15:	909	 4.31%	3085	14.64%
 16:	1393	 6.61%	6407	30.41%
 17:	1910	 9.07%	1869	 8.87%
 18:	2294	10.89%	23	 0.11%
 19:	2209	10.48%	83	 0.39%
 20:	11073	52.55%	3136	14.88%



*** Completed Phase 1 route (0:00:00.2 717.9M) ***


Total length: 5.305e+04um, number of vias: 25081
M1(H) length: 9.738e+01um, number of vias: 13082
M2(V) length: 2.078e+04um, number of vias: 11400
M3(H) length: 2.705e+04um, number of vias: 523
M4(V) length: 3.738e+03um, number of vias: 74
M5(H) length: 1.355e+03um, number of vias: 2
M6(V) length: 2.620e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 717.6M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=717.6M) ***
Peak Memory Usage was 728.8M 
*** Finished trialRoute (cpu=0:00:00.3 mem=717.6M) ***

Extraction called for design 'lab1' of instances=4590 and nets=4707 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 717.590M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 716.7M, InitMEM = 716.7M)
Start delay calculation (mem=716.707M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=717.098M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 717.1M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=717.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.133  |
|           TNS (ns):| -13.600 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.167%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 717.6M **
Started binary server on port 53248
*** Starting optCritPath ***
*info: 4 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
Density : 0.5917
Max route overflow : 0.0000
Current slack : -1.133 ns, density : 0.5917  End_Point: oR_reg[15]/D
Current slack : -1.133 ns, density : 0.5917  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.133 ns, density : 0.5917  End_Point: oR_reg[15]/D
Current slack : -1.133 ns, density : 0.5916  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.133 ns, density : 0.5916  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.132 ns, density : 0.5910  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.132 ns, density : 0.5910  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.155 ns, density : 0.5939  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5939  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5939  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5939  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5942  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5964  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.153 ns, density : 0.5985  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:24.2 mem=730.2M) ***
default core: bins with density >  0.75 = 5.19 % ( 4 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1385 insts, mean move: 0.55 um, max move: 4.20 um
	max move on inst (FE_RC_3419_0): (167.80, 42.60) --> (165.40, 40.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1385 insts, mean move: 0.55 um, max move: 4.20 um
	max move on inst (FE_RC_3419_0): (167.80, 42.60) --> (165.40, 40.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.20 um
  inst (FE_RC_3419_0) with max move: (167.8, 42.6) -> (165.4, 40.8)
  mean    (X+Y) =         0.55 um
Total instances moved : 1385
*** cpu=0:00:00.2   mem=730.2M  mem(used)=0.0M***
*** maximum move = 4.2um ***
*** Finished refinePlace (0:00:24.4 mem=730.2M) ***
*** Done re-routing un-routed nets (730.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:24.4 mem=730.2M) ***
*** Finished delays update (0:00:24.6 mem=730.2M) ***
Current slack : -1.148 ns, density : 0.5997  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5986  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5986  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5985  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5985  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.5998  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.6023  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.6039  End_Point: oR_reg[16]/D
Current slack : -1.139 ns, density : 0.6039  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6033  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6033  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6033  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6037  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6038  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6044  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6049  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6057  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.135 ns, density : 0.6062  End_Point: oR_reg[16]/D
Current slack : -1.134 ns, density : 0.6073  End_Point: oR_reg[16]/D
Current slack : -1.134 ns, density : 0.6073  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6072  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6071  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6070  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6074  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6078  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6078  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.133 ns, density : 0.6078  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:41.9 mem=730.2M) ***
default core: bins with density >  0.75 = 6.49 % ( 5 / 77 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 890 insts, mean move: 0.45 um, max move: 2.80 um
	max move on inst (FE_RC_387_0): (99.60, 49.80) --> (98.60, 48.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 890 insts, mean move: 0.45 um, max move: 2.80 um
	max move on inst (FE_RC_387_0): (99.60, 49.80) --> (98.60, 48.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.80 um
  inst (FE_RC_387_0) with max move: (99.6, 49.8) -> (98.6, 48)
  mean    (X+Y) =         0.45 um
Total instances moved : 890
*** cpu=0:00:00.2   mem=730.4M  mem(used)=0.0M***
*** maximum move = 2.8um ***
*** Finished refinePlace (0:00:42.1 mem=730.2M) ***
*** Starting trialRoute (mem=730.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (486850 357600)
coreBox:    (60000 60000) (426850 297600)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=2420, multi-gpins=5279, moved blk term=0/0

Phase 1a route (0:00:00.0 732.8M):
Est net length = 5.214e+04um = 2.943e+04H + 2.272e+04V
Usage: (8.3%H 6.9%V) = (3.596e+04um 4.542e+04um) = (35650 25213)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 735.3M):
Usage: (8.2%H 6.9%V) = (3.586e+04um 4.542e+04um) = (35552 25213)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 735.3M):
Usage: (8.2%H 6.9%V) = (3.583e+04um 4.541e+04um) = (35522 25207)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 735.3M):
Usage: (8.2%H 6.9%V) = (3.583e+04um 4.541e+04um) = (35522 25207)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 736.0M):
Usage: (8.2%H 6.9%V) = (3.583e+04um 4.541e+04um) = (35522 25207)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.2%H 6.9%V) = (3.583e+04um 4.541e+04um) = (35522 25207)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	0	 0.00%
  6:	1	 0.00%	0	 0.00%
  7:	7	 0.03%	4	 0.02%
  8:	17	 0.08%	12	 0.06%
  9:	14	 0.07%	65	 0.31%
 10:	53	 0.25%	163	 0.77%
 11:	114	 0.54%	473	 2.24%
 12:	179	 0.85%	1215	 5.77%
 13:	328	 1.56%	1916	 9.09%
 14:	618	 2.93%	2772	13.16%
 15:	1010	 4.79%	3026	14.36%
 16:	1496	 7.10%	6308	29.94%
 17:	1942	 9.22%	1881	 8.93%
 18:	2186	10.37%	19	 0.09%
 19:	2097	 9.95%	80	 0.38%
 20:	11007	52.24%	3136	14.88%

Global route (cpu=0.1s real=0.0s 733.5M)
Phase 1l route (0:00:00.1 732.5M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.3%H 6.9%V) = (3.610e+04um 4.565e+04um) = (35789 25340)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	1	 0.00%
  6:	2	 0.01%	0	 0.00%
  7:	7	 0.03%	4	 0.02%
  8:	16	 0.08%	15	 0.07%
  9:	18	 0.09%	77	 0.37%
 10:	57	 0.27%	177	 0.84%
 11:	120	 0.57%	461	 2.19%
 12:	182	 0.86%	1216	 5.77%
 13:	330	 1.57%	1931	 9.16%
 14:	634	 3.01%	2745	13.03%
 15:	1020	 4.84%	3022	14.34%
 16:	1506	 7.15%	6303	29.91%
 17:	1918	 9.10%	1883	 8.94%
 18:	2174	10.32%	19	 0.09%
 19:	2094	 9.94%	80	 0.38%
 20:	10991	52.16%	3136	14.88%



*** Completed Phase 1 route (0:00:00.2 730.6M) ***


Total length: 5.493e+04um, number of vias: 25653
M1(H) length: 1.029e+02um, number of vias: 13242
M2(V) length: 2.082e+04um, number of vias: 11691
M3(H) length: 2.814e+04um, number of vias: 616
M4(V) length: 4.357e+03um, number of vias: 102
M5(H) length: 1.511e+03um, number of vias: 2
M6(V) length: 6.200e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 730.2M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=730.2M) ***
Peak Memory Usage was 741.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=730.2M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:42.4 mem=729.3M) ***
*** Finished delays update (0:00:42.6 mem=730.2M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:02:17 real=0:03:20 (18037 evaluations)
*** Done optCritPath (cpu=0:03:01 real=0:03:22 mem=729.94M) ***

------------------------------------------------------------
     Summary (cpu=0.73min real=3.37min mem=727.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.137  |
|           TNS (ns):| -13.606 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.844%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:05, real = 0:03:25, mem = 727.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:05, real = 0:03:25, mem = 727.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.137  | -1.137  | -0.371  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -13.606 | -13.606 | -2.387  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |   10    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.844%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:05, real = 0:03:26, mem = 727.4M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=722.8M, init mem=722.8M)
*info: Placed = 4607
*info: Unplaced = 0
Placement Density:60.84%(13257/21788)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=722.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=722.8M) ***
Start route 2 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=722.8M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 15:43:22 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (191.885 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (196.885 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (197.515 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (207.875 88.510) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (196.720 115.490) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (193.320 106.510) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (191.720 111.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (188.320 135.310) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (111.485 30.900) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (175.315 30.900) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (40.485 32.700) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (45.320 32.690) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (60.285 30.900) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (54.875 30.910) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (51.720 32.690) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (165.115 30.900) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (69.720 34.510) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (40.120 30.910) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (127.920 56.110) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CP at (112.720 117.310) on M1 for NET iCLK__N0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#2 routed nets are extracted.
#    2 (0.04%) extracted nets are partially routed.
#2 routed nets are imported.
#4770 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4774.
#Number of eco nets is 2
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 15:43:23 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 15:43:23 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         717         176        4860    57.12%
#  Metal 2        V        1003         213        4860    15.66%
#  Metal 3        H         893           0        4860     0.00%
#  Metal 4        V        1217           0        4860     0.00%
#  Metal 5        H         893           0        4860     0.00%
#  Metal 6        V        1217           0        4860     0.00%
#  Metal 7        H         223           0        4860     0.00%
#  Metal 8        V         304           0        4860     0.00%
#  --------------------------------------------------------------
#  Total                   6467       4.66%  38880     9.10%
#
#  4 nets (0.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 908 um.
#Total half perimeter of net bounding box = 581 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 13 um.
#Total wire length on LAYER M3 = 498 um.
#Total wire length on LAYER M4 = 398 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 162
#Total number of multi-cut vias = 3 (  1.9%)
#Total number of single cut vias = 159 ( 98.1%)
#Up-Via Summary (total 162):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          49 ( 94.2%)         3 (  5.8%)         52
#  Metal 2          51 (100.0%)         0 (  0.0%)         51
#  Metal 3          59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                  159 ( 98.1%)         3 (  1.9%)        162 
#
#Max overcon = 0 track.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 722.00 (Mb)
#Peak memory = 755.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 27.7% of the total area was rechecked for DRC, and 9.2% required routing.
#    number of violations = 0
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 728.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 728.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 903 um.
#Total half perimeter of net bounding box = 581 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 13 um.
#Total wire length on LAYER M3 = 490 um.
#Total wire length on LAYER M4 = 400 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 166
#Total number of multi-cut vias = 3 (  1.8%)
#Total number of single cut vias = 163 ( 98.2%)
#Up-Via Summary (total 166):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 94.4%)         3 (  5.6%)         54
#  Metal 2          53 (100.0%)         0 (  0.0%)         53
#  Metal 3          59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                  163 ( 98.2%)         3 (  1.8%)        166 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 722.00 (Mb)
#Peak memory = 755.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -9.00 (Mb)
#Total memory = 713.00 (Mb)
#Peak memory = 755.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 15:43:24 2015
#

globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 15:43:24 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 15:43:24 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 15:43:24 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         717         176        4860    57.12%
#  Metal 2        V        1003         213        4860    15.66%
#  Metal 3        H         893           0        4860     0.00%
#  Metal 4        V        1217           0        4860     0.00%
#  Metal 5        H         893           0        4860     0.00%
#  Metal 6        V        1217           0        4860     0.00%
#  Metal 7        H         223           0        4860     0.00%
#  Metal 8        V         304           0        4860     0.00%
#  --------------------------------------------------------------
#  Total                   6467       4.66%  38880     9.10%
#
#  4 nets (0.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 50929 um.
#Total half perimeter of net bounding box = 58382 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 18451 um.
#Total wire length on LAYER M3 = 25399 um.
#Total wire length on LAYER M4 = 4307 um.
#Total wire length on LAYER M5 = 2763 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17927
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 17924 (100.0%)
#Up-Via Summary (total 17927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        9880 (100.0%)         3 (  0.0%)       9883
#  Metal 2        7320 (100.0%)         0 (  0.0%)       7320
#  Metal 3         549 (100.0%)         0 (  0.0%)        549
#  Metal 4         175 (100.0%)         0 (  0.0%)        175
#-----------------------------------------------------------
#                17924 (100.0%)         3 (  0.0%)      17927 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 713.00 (Mb)
#Peak memory = 755.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 10
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 719.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 53174 um.
#Total half perimeter of net bounding box = 58382 um.
#Total wire length on LAYER M1 = 922 um.
#Total wire length on LAYER M2 = 19375 um.
#Total wire length on LAYER M3 = 26222 um.
#Total wire length on LAYER M4 = 4117 um.
#Total wire length on LAYER M5 = 2537 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25335
#Total number of multi-cut vias = 210 (  0.8%)
#Total number of single cut vias = 25125 ( 99.2%)
#Up-Via Summary (total 25335):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12989 ( 98.4%)       210 (  1.6%)      13199
#  Metal 2       11227 (100.0%)         0 (  0.0%)      11227
#  Metal 3         738 (100.0%)         0 (  0.0%)        738
#  Metal 4         171 (100.0%)         0 (  0.0%)        171
#-----------------------------------------------------------
#                25125 ( 99.2%)       210 (  0.8%)      25335 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 53174 um.
#Total half perimeter of net bounding box = 58382 um.
#Total wire length on LAYER M1 = 922 um.
#Total wire length on LAYER M2 = 19375 um.
#Total wire length on LAYER M3 = 26222 um.
#Total wire length on LAYER M4 = 4117 um.
#Total wire length on LAYER M5 = 2537 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25335
#Total number of multi-cut vias = 210 (  0.8%)
#Total number of single cut vias = 25125 ( 99.2%)
#Up-Via Summary (total 25335):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12989 ( 98.4%)       210 (  1.6%)      13199
#  Metal 2       11227 (100.0%)         0 (  0.0%)      11227
#  Metal 3         738 (100.0%)         0 (  0.0%)        738
#  Metal 4         171 (100.0%)         0 (  0.0%)        171
#-----------------------------------------------------------
#                25125 ( 99.2%)       210 (  0.8%)      25335 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 713.00 (Mb)
#Peak memory = 755.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 713.00 (Mb)
#Peak memory = 755.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 15:43:34 2015
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 722.4M **
#Created 847 library cell signatures
#Created 4774 NETS and 0 SPECIALNETS signatures
#Created 4660 instance signatures
Begin checking placement ... (start mem=723.4M, init mem=723.4M)
*info: Placed = 4656
*info: Unplaced = 0
Placement Density:60.84%(13257/21788)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=723.4M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'lab1' of instances=4659 and nets=4774 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_v0ksxS_18915.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 713.9M)
Creating parasitic data file './lab1_v0ksxS_18915.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.007% (CPU Time= 0:00:00.0  MEM= 717.9M)
Extracted 20.009% (CPU Time= 0:00:00.0  MEM= 717.9M)
Extracted 30.006% (CPU Time= 0:00:00.0  MEM= 717.9M)
Extracted 40.008% (CPU Time= 0:00:00.1  MEM= 717.9M)
Extracted 50.01% (CPU Time= 0:00:00.1  MEM= 717.9M)
Extracted 60.007% (CPU Time= 0:00:00.1  MEM= 717.9M)
Extracted 70.009% (CPU Time= 0:00:00.1  MEM= 717.9M)
Extracted 80.006% (CPU Time= 0:00:00.1  MEM= 717.9M)
Extracted 90.008% (CPU Time= 0:00:00.1  MEM= 717.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 717.9M)
Nr. Extracted Resistors     : 45381
Nr. Extracted Ground Cap.   : 50121
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_v0ksxS_18915.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 713.918M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 722.4M, InitMEM = 722.4M)
Start delay calculation (mem=722.438M)...
delayCal using detail RC...
Opening parasitic data file './lab1_v0ksxS_18915.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 726.5M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=726.859M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 726.9M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.212  |
|           TNS (ns):| -14.824 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.844%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 727.1M **
*** Timing NOT met, worst failing slack is -1.212
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -1.212
*** Check timing (0:00:00.0)
Info: 4 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=727.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 60.844%
total 4750 net, 0 ipo_ignored
total 13247 term, 0 ipo_ignored
total 4610 comb inst, 3 fixed, 3 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.212ns, TNS = -14.823ns (cpu=0:00:00.1 mem=727.7M)

Iter 0 ...

Collected 4680 nets for fixing
Evaluate 754(2036) resize, Select 190 cand. (cpu=0:00:01.3 mem=727.8M)

Commit 10 cand, 9 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.3 mem=727.8M)

Calc. DC (cpu=0:00:01.3 mem=727.8M) ***

Estimated WNS = -1.200ns, TNS = -14.738ns (cpu=0:00:01.3 mem=727.8M)

Iter 1 ...

Collected 4680 nets for fixing
Evaluate 758(3176) resize, Select 213 cand. (cpu=0:00:02.8 mem=727.8M)

Commit 6 cand, 5 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.8 mem=727.8M)

Calc. DC (cpu=0:00:02.8 mem=727.8M) ***

Estimated WNS = -1.198ns, TNS = -14.726ns (cpu=0:00:02.8 mem=727.8M)

Iter 2 ...

Collected 4680 nets for fixing
Evaluate 750(2900) resize, Select 169 cand. (cpu=0:00:04.2 mem=727.8M)

Commit 8 cand, 5 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=727.8M)

Calc. DC (cpu=0:00:04.2 mem=727.8M) ***

Estimated WNS = -1.196ns, TNS = -14.697ns (cpu=0:00:04.2 mem=727.8M)

Iter 3 ...

Collected 4680 nets for fixing
Evaluate 750(2462) resize, Select 215 cand. (cpu=0:00:05.5 mem=727.8M)

Commit 4 cand, 1 upSize, 3 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.5 mem=727.8M)

Calc. DC (cpu=0:00:05.5 mem=727.8M) ***

Estimated WNS = -1.194ns, TNS = -14.661ns (cpu=0:00:05.5 mem=727.8M)

Iter 4 ...

Collected 4680 nets for fixing
Evaluate 751(2136) resize, Select 160 cand. (cpu=0:00:06.7 mem=727.8M)

Commit 5 cand, 3 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.7 mem=727.8M)

Calc. DC (cpu=0:00:06.7 mem=727.8M) ***

Estimated WNS = -1.193ns, TNS = -14.659ns (cpu=0:00:06.8 mem=727.8M)

Iter 5 ...

Collected 4680 nets for fixing
Evaluate 751(2778) resize, Select 206 cand. (cpu=0:00:08.1 mem=727.8M)

Commit 3 cand, 1 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.1 mem=727.8M)

Calc. DC (cpu=0:00:08.2 mem=727.8M) ***

Estimated WNS = -1.193ns, TNS = -14.652ns (cpu=0:00:08.2 mem=727.8M)

Iter 6 ...

Collected 4680 nets for fixing
Evaluate 750(2438) resize, Select 179 cand. (cpu=0:00:09.4 mem=727.8M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.4 mem=727.8M)

Calc. DC (cpu=0:00:09.4 mem=727.8M) ***

Estimated WNS = -1.192ns, TNS = -14.645ns (cpu=0:00:09.4 mem=727.8M)

Iter 7 ...

Collected 4680 nets for fixing
Evaluate 750(2676) resize, Select 212 cand. (cpu=0:00:10.8 mem=727.8M)

Commit 4 cand, 2 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.8 mem=727.8M)

Calc. DC (cpu=0:00:10.8 mem=727.8M) ***

Estimated WNS = -1.191ns, TNS = -14.637ns (cpu=0:00:10.8 mem=727.8M)

Iter 8 ...

Collected 4680 nets for fixing
Evaluate 752(2805) resize, Select 181 cand. (cpu=0:00:12.2 mem=727.8M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.2 mem=727.8M)

Calc. DC (cpu=0:00:12.2 mem=727.8M) ***

Estimated WNS = -1.191ns, TNS = -14.638ns (cpu=0:00:12.2 mem=727.8M)

Iter 9 ...

Collected 4680 nets for fixing
Evaluate 752(2852) resize, Select 196 cand. (cpu=0:00:13.6 mem=727.8M)

Commit 5 cand, 2 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.6 mem=727.8M)

Calc. DC (cpu=0:00:13.6 mem=727.8M) ***

Estimated WNS = -1.190ns, TNS = -14.630ns (cpu=0:00:13.6 mem=727.8M)

Iter 10 ...

Collected 4680 nets for fixing
Evaluate 750(2627) resize, Select 177 cand. (cpu=0:00:14.9 mem=727.8M)

Commit 5 cand, 5 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.0 mem=727.8M)

Calc. DC (cpu=0:00:15.0 mem=727.8M) ***

Estimated WNS = -1.189ns, TNS = -14.630ns (cpu=0:00:15.0 mem=727.8M)

Iter 11 ...

Collected 4680 nets for fixing
Evaluate 750(2374) resize, Select 153 cand. (cpu=0:00:16.2 mem=727.8M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:16.2 mem=727.8M)

Calc. DC (cpu=0:00:16.2 mem=727.8M) ***

Estimated WNS = -1.189ns, TNS = -14.630ns (cpu=0:00:16.2 mem=727.8M)

Calc. DC (cpu=0:00:16.2 mem=727.8M) ***
*summary:     56 instances changed cell type
density after = 61.029%

*** Finish Post Route Setup Fixing (cpu=0:00:16.2 mem=727.6M) ***

Info: 4 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=727.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 61.029%
total 4750 net, 0 ipo_ignored
total 13247 term, 0 ipo_ignored
total 4610 comb inst, 3 fixed, 3 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.189ns, TNS = -14.630ns (cpu=0:00:00.1 mem=727.8M)

Iter 0 ...

Collected 4680 nets for fixing
Evaluate 750(2374) resize, Select 155 cand. (cpu=0:00:01.3 mem=727.8M)
Evaluate 54(2342) addBuf, Select 5 cand. (cpu=0:00:02.3 mem=727.8M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:02.4 mem=727.8M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:02.4 mem=727.8M)

Calc. DC (cpu=0:00:02.4 mem=727.8M) ***

Estimated WNS = -1.188ns, TNS = -14.620ns (cpu=0:00:02.5 mem=727.8M)

Iter 1 ...

Collected 4680 nets for fixing
Evaluate 750(3360) resize, Select 174 cand. (cpu=0:00:04.0 mem=727.8M)
Evaluate 66(2446) addBuf, Select 7 cand. (cpu=0:00:05.2 mem=727.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:05.3 mem=727.8M)

Commit 7 cand, 1 upSize, 1 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.3 mem=727.8M)

Calc. DC (cpu=0:00:05.3 mem=727.8M) ***

Estimated WNS = -1.187ns, TNS = -14.609ns (cpu=0:00:05.3 mem=727.8M)

Iter 2 ...

Collected 4683 nets for fixing
Evaluate 750(3791) resize, Select 152 cand. (cpu=0:00:06.9 mem=727.8M)
Evaluate 82(3104) addBuf, Select 6 cand. (cpu=0:00:08.0 mem=727.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:08.1 mem=727.8M)

Commit 7 cand, 5 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.1 mem=727.8M)

Calc. DC (cpu=0:00:08.1 mem=727.8M) ***

Estimated WNS = -1.186ns, TNS = -14.606ns (cpu=0:00:08.1 mem=727.8M)

Iter 3 ...

Collected 4685 nets for fixing
Evaluate 750(2714) resize, Select 164 cand. (cpu=0:00:09.4 mem=727.8M)
Evaluate 56(1976) addBuf, Select 3 cand. (cpu=0:00:10.2 mem=727.8M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:00:10.3 mem=727.8M)

Commit 4 cand, 0 upSize, 2 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.4 mem=727.8M)

Calc. DC (cpu=0:00:10.4 mem=727.8M) ***

Estimated WNS = -1.186ns, TNS = -14.598ns (cpu=0:00:10.4 mem=727.8M)

Iter 4 ...

Collected 4686 nets for fixing
Evaluate 750(2364) resize, Select 155 cand. (cpu=0:00:11.5 mem=727.8M)
Evaluate 50(2151) addBuf, Select 5 cand. (cpu=0:00:12.4 mem=727.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:12.6 mem=727.8M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.6 mem=727.8M)

Calc. DC (cpu=0:00:12.6 mem=727.8M) ***

Estimated WNS = -1.185ns, TNS = -14.597ns (cpu=0:00:12.6 mem=727.8M)

Iter 5 ...

Collected 4686 nets for fixing
Evaluate 750(3453) resize, Select 142 cand. (cpu=0:00:14.1 mem=727.8M)
Evaluate 61(2182) addBuf, Select 3 cand. (cpu=0:00:15.0 mem=727.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:15.2 mem=727.8M)

Commit 6 cand, 3 upSize, 1 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.2 mem=727.8M)

Calc. DC (cpu=0:00:15.2 mem=727.8M) ***

Estimated WNS = -1.188ns, TNS = -14.614ns (cpu=0:00:15.2 mem=727.8M)
*summary:     20 instances changed cell type
density after = 61.108%

*** Finish Post Route Setup Fixing (cpu=0:00:15.2 mem=727.6M) ***

*** Timing NOT met, worst failing slack is -1.188
*** Check timing (0:00:00.0)
Info: 4 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=727.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 61.108%
total 4756 net, 0 ipo_ignored
total 13259 term, 0 ipo_ignored
total 4616 comb inst, 3 fixed, 3 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.188ns, TNS = -14.614ns (cpu=0:00:00.1 mem=727.8M)

Iter 0 ...

Collected 4686 nets for fixing
Evaluate 751(2147) resize, Select 141 cand. (cpu=0:00:01.1 mem=728.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.2 mem=727.9M)

Calc. DC (cpu=0:00:01.2 mem=727.9M) ***

Estimated WNS = -1.185ns, TNS = -14.616ns (cpu=0:00:01.2 mem=727.9M)

Iter 1 ...

Collected 4686 nets for fixing
Evaluate 752(3088) resize, Select 183 cand. (cpu=0:00:02.6 mem=727.9M)

Commit 6 cand, 3 upSize, 1 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.6 mem=727.9M)

Calc. DC (cpu=0:00:02.6 mem=727.9M) ***

Estimated WNS = -1.184ns, TNS = -14.604ns (cpu=0:00:02.6 mem=727.9M)

Iter 2 ...

Collected 4686 nets for fixing
Evaluate 751(3354) resize, Select 140 cand. (cpu=0:00:04.1 mem=727.9M)

Commit 4 cand, 3 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.1 mem=727.9M)

Calc. DC (cpu=0:00:04.1 mem=727.9M) ***

Estimated WNS = -1.184ns, TNS = -14.603ns (cpu=0:00:04.1 mem=727.9M)

Iter 3 ...

Collected 4686 nets for fixing
Evaluate 751(3171) resize, Select 134 cand. (cpu=0:00:05.8 mem=727.9M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.8 mem=727.9M)

Calc. DC (cpu=0:00:05.8 mem=727.9M) ***

Estimated WNS = -1.183ns, TNS = -14.585ns (cpu=0:00:05.8 mem=727.9M)

Iter 4 ...

Collected 4686 nets for fixing
Evaluate 758(3729) resize, Select 152 cand. (cpu=0:00:07.5 mem=727.9M)

Commit 5 cand, 4 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.5 mem=728.9M)

Calc. DC (cpu=0:00:07.5 mem=728.9M) ***

Estimated WNS = -1.183ns, TNS = -14.581ns (cpu=0:00:07.5 mem=728.9M)

Iter 5 ...

Collected 4686 nets for fixing
Evaluate 750(4035) resize, Select 128 cand. (cpu=0:00:09.6 mem=728.9M)

Commit 2 cand, 1 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.6 mem=728.9M)

Calc. DC (cpu=0:00:09.6 mem=728.9M) ***

Estimated WNS = -1.183ns, TNS = -14.581ns (cpu=0:00:09.6 mem=728.9M)

Calc. DC (cpu=0:00:09.6 mem=728.9M) ***
*summary:     22 instances changed cell type
density after = 61.194%

*** Finish Post Route Setup Fixing (cpu=0:00:09.6 mem=728.6M) ***

Info: 4 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=728.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 61.194%
total 4756 net, 0 ipo_ignored
total 13259 term, 0 ipo_ignored
total 4616 comb inst, 3 fixed, 3 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.183ns, TNS = -14.581ns (cpu=0:00:00.1 mem=728.9M)

Iter 0 ...

Collected 4686 nets for fixing
Evaluate 750(2807) resize, Select 142 cand. (cpu=0:00:01.4 mem=728.9M)
Evaluate 61(2429) addBuf, Select 4 cand. (cpu=0:00:02.4 mem=728.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:02.5 mem=728.9M)

Commit 2 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.5 mem=728.9M)

Calc. DC (cpu=0:00:02.5 mem=728.9M) ***

Estimated WNS = -1.183ns, TNS = -14.580ns (cpu=0:00:02.5 mem=728.9M)

Iter 1 ...

Collected 4687 nets for fixing
Evaluate 752(3080) resize, Select 150 cand. (cpu=0:00:03.9 mem=728.9M)
Evaluate 62(2181) addBuf, Select 3 cand. (cpu=0:00:04.8 mem=728.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:04.9 mem=728.9M)

Commit 2 cand, 0 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.9 mem=728.9M)

Calc. DC (cpu=0:00:04.9 mem=728.9M) ***

Estimated WNS = -1.183ns, TNS = -14.579ns (cpu=0:00:04.9 mem=728.9M)
*summary:      3 instances changed cell type
density after = 61.203%

*** Finish Post Route Setup Fixing (cpu=0:00:05.0 mem=728.6M) ***

*** Timing NOT met, worst failing slack is -1.183
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 163 insts, mean move: 0.35 um, max move: 2.00 um
	max move on inst (FE_OCP_RBC873_n_623): (185.40, 105.60) --> (185.20, 103.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 163 insts, mean move: 0.35 um, max move: 2.00 um
	max move on inst (FE_OCP_RBC873_n_623): (185.40, 105.60) --> (185.20, 103.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.00 um
  inst (FE_OCP_RBC873_n_623) with max move: (185.4, 105.6) -> (185.2, 103.8)
  mean    (X+Y) =         0.35 um
Total instances moved : 163
*** cpu=0:00:00.1   mem=728.6M  mem(used)=0.0M***
Total net length = 5.419e+04 (3.053e+04 2.367e+04) (ext = 2.389e+03)
default core: bins with density >  0.75 = 5.19 % ( 4 / 77 )

------------------------------------------------------------
     Summary (cpu=0.77min real=0.78min mem=728.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.183  |
|           TNS (ns):| -14.579 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.203%
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 728.6M **
*** Timing NOT met, worst failing slack is -1.183
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.183
*** Check timing (0:00:00.1)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Oct  9 15:45:51 2015
#
Closing parasitic data file './lab1_v0ksxS_18915.rcdb.d'. 4746 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 9 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 171
#  Number of instances deleted (including moved) = 164
#  Number of instances resized = 60
#  Number of instances with same cell size swap = 4
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 395
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-874) Some WIRE segments on routed NET n_8991 are dangling and deleted.
#506 routed nets are extracted.
#    367 (7.68%) extracted nets are partially routed.
#4247 routed nets are imported.
#28 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4781.
#Number of eco nets is 367
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Oct  9 15:45:51 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct  9 15:45:51 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         717         176        4860    57.26%
#  Metal 2        V        1003         213        4860    15.66%
#  Metal 3        H         893           0        4860     0.00%
#  Metal 4        V        1217           0        4860     0.00%
#  Metal 5        H         893           0        4860     0.00%
#  Metal 6        V        1217           0        4860     0.00%
#  Metal 7        H         223           0        4860     0.00%
#  Metal 8        V         304           0        4860     0.00%
#  --------------------------------------------------------------
#  Total                   6467       4.66%  38880     9.12%
#
#  4 nets (0.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     31(1.16%)      7(0.26%)      1(0.04%)      1(0.04%)   (1.50%)
#   Metal 2      4(0.10%)      0(0.00%)      1(0.02%)      1(0.02%)   (0.15%)
#   Metal 3      0(0.00%)      1(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     35(0.10%)      8(0.02%)      2(0.01%)      2(0.01%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 53166 um.
#Total half perimeter of net bounding box = 58473 um.
#Total wire length on LAYER M1 = 917 um.
#Total wire length on LAYER M2 = 19341 um.
#Total wire length on LAYER M3 = 26256 um.
#Total wire length on LAYER M4 = 4116 um.
#Total wire length on LAYER M5 = 2537 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25213
#Total number of multi-cut vias = 205 (  0.8%)
#Total number of single cut vias = 25008 ( 99.2%)
#Up-Via Summary (total 25213):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12906 ( 98.4%)       205 (  1.6%)      13111
#  Metal 2       11195 (100.0%)         0 (  0.0%)      11195
#  Metal 3         736 (100.0%)         0 (  0.0%)        736
#  Metal 4         171 (100.0%)         0 (  0.0%)        171
#-----------------------------------------------------------
#                25008 ( 99.2%)       205 (  0.8%)      25213 
#
#Max overcon = 4 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.02%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 736.00 (Mb)
#Peak memory = 768.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 34.6% required routing.
#    number of violations = 30
#26.4% of the total area is being checked for drcs
#26.4% of the total area was checked
#    number of violations = 108
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 747.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 747.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 53235 um.
#Total half perimeter of net bounding box = 58473 um.
#Total wire length on LAYER M1 = 930 um.
#Total wire length on LAYER M2 = 19388 um.
#Total wire length on LAYER M3 = 26231 um.
#Total wire length on LAYER M4 = 4140 um.
#Total wire length on LAYER M5 = 2546 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25445
#Total number of multi-cut vias = 225 (  0.9%)
#Total number of single cut vias = 25220 ( 99.1%)
#Up-Via Summary (total 25445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       13002 ( 98.3%)       225 (  1.7%)      13227
#  Metal 2       11278 (100.0%)         0 (  0.0%)      11278
#  Metal 3         769 (100.0%)         0 (  0.0%)        769
#  Metal 4         171 (100.0%)         0 (  0.0%)        171
#-----------------------------------------------------------
#                25220 ( 99.1%)       225 (  0.9%)      25445 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 757.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 53235 um.
#Total half perimeter of net bounding box = 58473 um.
#Total wire length on LAYER M1 = 930 um.
#Total wire length on LAYER M2 = 19388 um.
#Total wire length on LAYER M3 = 26231 um.
#Total wire length on LAYER M4 = 4140 um.
#Total wire length on LAYER M5 = 2546 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25445
#Total number of multi-cut vias = 225 (  0.9%)
#Total number of single cut vias = 25220 ( 99.1%)
#Up-Via Summary (total 25445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       13002 ( 98.3%)       225 (  1.7%)      13227
#  Metal 2       11278 (100.0%)         0 (  0.0%)      11278
#  Metal 3         769 (100.0%)         0 (  0.0%)        769
#  Metal 4         171 (100.0%)         0 (  0.0%)        171
#-----------------------------------------------------------
#                25220 ( 99.1%)       225 (  0.9%)      25445 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 15.00 (Mb)
#Total memory = 751.00 (Mb)
#Peak memory = 772.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4781 NETS and 0 SPECIALNETS signatures
#Created 4667 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 13.00 (Mb)
#Total memory = 741.00 (Mb)
#Peak memory = 772.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct  9 15:45:57 2015
#
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 741.5M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'lab1' of instances=4666 and nets=4781 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_v0ksxS_18915.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 741.5M)
Creating parasitic data file './lab1_v0ksxS_18915.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0054% (CPU Time= 0:00:00.0  MEM= 746.5M)
Extracted 20.0059% (CPU Time= 0:00:00.0  MEM= 746.5M)
Extracted 30.0064% (CPU Time= 0:00:00.0  MEM= 746.5M)
Extracted 40.0069% (CPU Time= 0:00:00.0  MEM= 746.5M)
Extracted 50.0074% (CPU Time= 0:00:00.0  MEM= 746.5M)
Extracted 60.0079% (CPU Time= 0:00:00.1  MEM= 746.5M)
Extracted 70.0084% (CPU Time= 0:00:00.1  MEM= 746.5M)
Extracted 80.0089% (CPU Time= 0:00:00.1  MEM= 746.5M)
Extracted 90.0094% (CPU Time= 0:00:00.1  MEM= 746.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 746.5M)
Nr. Extracted Resistors     : 45674
Nr. Extracted Ground Cap.   : 50421
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_v0ksxS_18915.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 740.465M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 749.0M, InitMEM = 749.0M)
Start delay calculation (mem=748.984M)...
delayCal using detail RC...
Opening parasitic data file './lab1_v0ksxS_18915.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 755.0M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=755.418M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 755.4M) ***
*** Timing NOT met, worst failing slack is -1.187
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 4 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 61.203%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 61.203%
*** Finish new resizing (cpu=0:00:00.3 mem=755.4M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Current TNS:  -14.596    Prev TNS:  -14.596 
Current WNS:  -1.187    Prev WNS:  -1.187 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 755.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.187  | -1.187  | -0.423  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -14.596 | -14.596 | -2.901  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |   11    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.203%
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:56, mem = 755.4M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.

*** Memory Usage v#8 (Current mem = 777.281M, initial mem = 59.188M) ***
--- Ending "Encounter" (totcpu=0:15:52, real=1:32:30, mem=777.3M) ---
