Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/camera_read/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/camera_read/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../vga_display.v" in library work
Compiling verilog file "debounce.v" in library work
Module <xvga_640x480> compiled
Compiling verilog file "../../frame_buffer.v" in library work
Module <debounce> compiled
Compiling verilog file "../../dual_port_bram.v" in library work
Module <camera_read> compiled
Compiling verilog file "../../camera_save.v" in library work
Module <dual_port_bram> compiled
Compiling verilog file "../../labkit.v" in library work
Module <camera_save> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <camera_read> in library <work>.

Analyzing hierarchy for module <camera_save> in library <work> with parameters.
	LOGSIZE = "00000000000000000000000000010011"
	SAVE_PIXEL_1 = "00000000000000000000000000000001"
	SAVE_PIXEL_2 = "00000000000000000000000000000010"
	VGA_DRIVE = "00000000000000000000000000000011"
	WAIT_PIXEL = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <xvga_640x480> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <camera_read> in library <work>.
Module <camera_read> is correct for synthesis.
 
Analyzing module <camera_save> in library <work>.
	LOGSIZE = 32'sb00000000000000000000000000010011
	SAVE_PIXEL_1 = 32'sb00000000000000000000000000000001
	SAVE_PIXEL_2 = 32'sb00000000000000000000000000000010
	VGA_DRIVE = 32'sb00000000000000000000000000000011
	WAIT_PIXEL = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000001000
Module <camera_save> is correct for synthesis.
 
Analyzing module <xvga_640x480> in library <work>.
Module <xvga_640x480> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 18.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <camera_read>.
    Related source file is "../../frame_buffer.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <frame_done>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <pixel_done>.
    Found 2-bit down counter for signal <count>.
    Found 1-bit register for signal <running>.
    Summary:
	inferred   1 Counter(s).
	inferred  35 D-type flip-flop(s).
Unit <camera_read> synthesized.


Synthesizing Unit <camera_save>.
    Related source file is "../../camera_save.v".
WARNING:Xst:647 - Input <data_in<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pixel_out_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <pixel_out>.
    Found 19-bit register for signal <addr>.
    Found 1-bit register for signal <we>.
    Found 19-bit comparator less for signal <addr$cmp_lt0000> created at line 68.
    Found 19-bit adder for signal <addr$share0000> created at line 63.
    Found 2-bit register for signal <state>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <camera_save> synthesized.


Synthesizing Unit <xvga_640x480>.
    Related source file is "../../vga_display.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga_640x480> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../../labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:1780 - Signal <xclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <siod> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sioc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
 2-bit down counter                                    : 1
# Registers                                            : 46
 1-bit register                                        : 43
 19-bit register                                       : 1
 2-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 19-bit comparator less                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:1710 - FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_1> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_2> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_3> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_4> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_5> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_6> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_out_7> (without init value) has a constant value of 0 in block <frame_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_out_29> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_31> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_30> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_28> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_27> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_26> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_25> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_24> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_15> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_11> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <read>.
WARNING:Xst:2677 - Node <data_out_0> of sequential type is unconnected in block <read>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
 2-bit down counter                                    : 1
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 1
 19-bit comparator less                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <data_out_7> in Unit <camera_read> is equivalent to the following 6 FFs/Latches, which will be removed : <data_out_6> <data_out_5> <data_out_2> <data_out_4> <data_out_3> <data_out_1> 
INFO:Xst:2261 - The FF/Latch <data_out_23> in Unit <camera_read> is equivalent to the following 6 FFs/Latches, which will be removed : <data_out_20> <data_out_22> <data_out_21> <data_out_19> <data_out_18> <data_out_17> 
INFO:Xst:2261 - The FF/Latch <data_out_29> in Unit <camera_read> is equivalent to the following 6 FFs/Latches, which will be removed : <data_out_31> <data_out_30> <data_out_28> <data_out_27> <data_out_26> <data_out_25> 
INFO:Xst:2261 - The FF/Latch <data_out_15> in Unit <camera_read> is equivalent to the following 6 FFs/Latches, which will be removed : <data_out_14> <data_out_11> <data_out_13> <data_out_12> <data_out_10> <data_out_9> 
WARNING:Xst:1710 - FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <camera_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <camera_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <camera_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <camera_read>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <labkit> ...

Optimizing unit <camera_read> ...

Optimizing unit <camera_save> ...

Optimizing unit <xvga_640x480> ...
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_6> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_5> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_4> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/pixel_out_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <read/data_out_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <read/data_out_24> of sequential type is unconnected in block <labkit>.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<7>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<6>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<1>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_red<0>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<7>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<6>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<1>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_blue<0>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<7>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<6>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<5>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<4>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<3>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<2>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<1>> driven by black box <dual_port_bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <vga_out_green<0>> driven by black box <dual_port_bram>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 256
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 54
#      LUT2                        : 5
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 39
#      LUT4_D                      : 2
#      LUT4_L                      : 6
#      MUXCY                       : 59
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 75
#      FD                          : 2
#      FDE                         : 5
#      FDR                         : 30
#      FDRE                        : 35
#      FDRS                        : 1
#      FDS                         : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 248
#      IBUF                        : 2
#      IBUFG                       : 5
#      OBUF                        : 241
# Others                           : 1
#      dual_port_bram              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                       72  out of  33792     0%  
 Number of Slice Flip Flops:             75  out of  67584     0%  
 Number of 4 input LUTs:                137  out of  67584     0%  
    Number used as logic:               136
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 248  out of    684    36%  
 Number of GCLKs:                         6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUF+BUFG              | 22    |
user1<4>                           | IBUFG+BUFG             | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.858ns (Maximum Frequency: 127.259MHz)
   Minimum input arrival time before clock: 6.221ns
   Maximum output required time after clock: 6.403ns
   Maximum combinational path delay: 9.472ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 5.808ns (frequency: 172.176MHz)
  Total number of paths / destination ports: 614 / 60
-------------------------------------------------------------------------
Delay:               5.808ns (Levels of Logic = 7)
  Source:            sys_reset/count_7 (FF)
  Destination:       sys_reset/count_0 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: sys_reset/count_7 to sys_reset/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.568   0.986  sys_reset/count_7 (sys_reset/count_7)
     LUT3:I0->O            1   0.439   0.000  sys_reset/count_cmp_eq0000_wg_lut<0> (sys_reset/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.298   0.000  sys_reset/count_cmp_eq0000_wg_cy<0> (sys_reset/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  sys_reset/count_cmp_eq0000_wg_cy<1> (sys_reset/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  sys_reset/count_cmp_eq0000_wg_cy<2> (sys_reset/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  sys_reset/count_cmp_eq0000_wg_cy<3> (sys_reset/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           2   0.942   0.701  sys_reset/count_cmp_eq0000_wg_cy<4> (sys_reset/count_cmp_eq0000)
     INV:I->O             19   0.439   1.035  sys_reset/count_not00011_INV_0 (sys_reset/count_not0001)
     FDRE:CE                   0.240          sys_reset/count_0
    ----------------------------------------
    Total                      5.808ns (3.085ns logic, 2.723ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user1<4>'
  Clock period: 7.858ns (frequency: 127.259MHz)
  Total number of paths / destination ports: 1398 / 92
-------------------------------------------------------------------------
Delay:               3.929ns (Levels of Logic = 2)
  Source:            read/pixel_done (FF)
  Destination:       frame_buffer/addr_18 (FF)
  Source Clock:      user1<4> rising
  Destination Clock: user1<4> falling

  Data Path: read/pixel_done to frame_buffer/addr_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.568   1.056  read/pixel_done (read/pixel_done)
     LUT4_D:I0->O         18   0.439   1.058  frame_buffer/addr_mux0000<0>345 (frame_buffer/N21)
     LUT4:I2->O            1   0.439   0.000  frame_buffer/addr_mux0000<8>1 (frame_buffer/addr_mux0000<8>)
     FDR:D                     0.370          frame_buffer/addr_10
    ----------------------------------------
    Total                      3.929ns (1.816ns logic, 2.113ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.540ns (Levels of Logic = 2)
  Source:            button_enter (PAD)
  Destination:       sys_reset/count_0 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_enter to sys_reset/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.955  button_enter_IBUF (button_enter_IBUF)
     LUT3:I1->O           20   0.439   1.041  sys_reset/count_or00001 (sys_reset/count_or0000)
     FDRE:R                    0.280          sys_reset/count_0
    ----------------------------------------
    Total                      3.540ns (1.544ns logic, 1.996ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'user1<4>'
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Offset:              6.221ns (Levels of Logic = 4)
  Source:            user1<2> (PAD)
  Destination:       read/data_out_16 (FF)
  Destination Clock: user1<4> rising

  Data Path: user1<2> to read/data_out_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.414   0.517  user1_2_IBUFG (user1_2_IBUFG)
     BUFG:I->O             5   0.589   1.056  vsync_buf (vsync_in)
     LUT4:I0->O            3   0.439   1.009  read/data_out_15_not000111 (read/pixel_done_and0000)
     LUT3:I0->O            1   0.439   0.517  read/data_out_23_not00011 (read/data_out_23_not0001)
     FDRE:CE                   0.240          read/data_out_16
    ----------------------------------------
    Total                      6.221ns (3.121ns logic, 3.100ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'user1<4>'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              6.403ns (Levels of Logic = 2)
  Source:            vga/blank (FF)
  Destination:       vga_out_blank_b (PAD)
  Source Clock:      user1<4> rising

  Data Path: vga/blank to vga_out_blank_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.568   0.517  vga/blank (vga/blank)
     INV:I->O              1   0.439   0.517  vga_out_blank_b1_INV_0 (vga_out_blank_b_OBUF)
     OBUF:I->O                 4.361          vga_out_blank_b_OBUF (vga_out_blank_b)
    ----------------------------------------
    Total                      6.403ns (5.368ns logic, 1.035ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Delay:               9.472ns (Levels of Logic = 4)
  Source:            user1<4> (PAD)
  Destination:       vga_out_pixel_clock (PAD)

  Data Path: user1<4> to vga_out_pixel_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.414   0.517  user1_4_IBUFG (user1_4_IBUFG)
     BUFG:I->O            32   0.589   1.088  pclk_buf (pclk)
     INV:I->O             24   0.439   1.064  vga_out_pixel_clock1_INV_0 (vga_out_pixel_clock_OBUF)
     OBUF:I->O                 4.361          vga_out_pixel_clock_OBUF (vga_out_pixel_clock)
    ----------------------------------------
    Total                      9.472ns (6.803ns logic, 2.669ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.11 secs
 
--> 


Total memory usage is 452432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  381 (   0 filtered)
Number of infos    :   46 (   0 filtered)

