
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

00010ddc <.init>:
   10ddc:	push	{r3, lr}
   10de0:	bl	150f4 <fputs@plt+0x3fe0>
   10de4:	pop	{r3, pc}

Disassembly of section .plt:

00010de8 <rb_sleep@plt-0x14>:
   10de8:	push	{lr}		; (str lr, [sp, #-4]!)
   10dec:	ldr	lr, [pc, #4]	; 10df8 <rb_sleep@plt-0x4>
   10df0:	add	lr, pc, lr
   10df4:	ldr	pc, [lr, #8]!
   10df8:	andeq	r9, r9, r8, lsl #4

00010dfc <rb_sleep@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #626688	; 0x99000
   10e04:	ldr	pc, [ip, #520]!	; 0x208

00010e08 <strerror@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #626688	; 0x99000
   10e10:	ldr	pc, [ip, #512]!	; 0x200

00010e14 <mkdir@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #626688	; 0x99000
   10e1c:	ldr	pc, [ip, #504]!	; 0x1f8

00010e20 <geteuid@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #626688	; 0x99000
   10e28:	ldr	pc, [ip, #496]!	; 0x1f0

00010e2c <abort@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #626688	; 0x99000
   10e34:	ldr	pc, [ip, #488]!	; 0x1e8

00010e38 <localtime@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #626688	; 0x99000
   10e40:	ldr	pc, [ip, #480]!	; 0x1e0

00010e44 <memcmp@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #626688	; 0x99000
   10e4c:	ldr	pc, [ip, #472]!	; 0x1d8

00010e50 <sysconf@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #626688	; 0x99000
   10e58:	ldr	pc, [ip, #464]!	; 0x1d0

00010e5c <__libc_start_main@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #626688	; 0x99000
   10e64:	ldr	pc, [ip, #456]!	; 0x1c8

00010e68 <mremap@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #626688	; 0x99000
   10e70:	ldr	pc, [ip, #448]!	; 0x1c0

00010e74 <__gmon_start__@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #626688	; 0x99000
   10e7c:	ldr	pc, [ip, #440]!	; 0x1b8

00010e80 <vsnprintf@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #626688	; 0x99000
   10e88:	ldr	pc, [ip, #432]!	; 0x1b0

00010e8c <fclose@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #626688	; 0x99000
   10e94:	ldr	pc, [ip, #424]!	; 0x1a8

00010e98 <fgets@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #626688	; 0x99000
   10ea0:	ldr	pc, [ip, #416]!	; 0x1a0

00010ea4 <getenv@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #626688	; 0x99000
   10eac:	ldr	pc, [ip, #408]!	; 0x198

00010eb0 <strchr@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #626688	; 0x99000
   10eb8:	ldr	pc, [ip, #400]!	; 0x190

00010ebc <fchown@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #626688	; 0x99000
   10ec4:	ldr	pc, [ip, #392]!	; 0x188

00010ec8 <calloc@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #626688	; 0x99000
   10ed0:	ldr	pc, [ip, #384]!	; 0x180

00010ed4 <fopen@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #626688	; 0x99000
   10edc:	ldr	pc, [ip, #376]!	; 0x178

00010ee0 <memset@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #626688	; 0x99000
   10ee8:	ldr	pc, [ip, #368]!	; 0x170

00010eec <fsync@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #626688	; 0x99000
   10ef4:	ldr	pc, [ip, #360]!	; 0x168

00010ef8 <__fxstat64@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #626688	; 0x99000
   10f00:	ldr	pc, [ip, #352]!	; 0x160

00010f04 <rb_strlcpy@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #626688	; 0x99000
   10f0c:	ldr	pc, [ip, #344]!	; 0x158

00010f10 <free@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #626688	; 0x99000
   10f18:	ldr	pc, [ip, #336]!	; 0x150

00010f1c <read@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #626688	; 0x99000
   10f24:	ldr	pc, [ip, #328]!	; 0x148

00010f28 <write@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #626688	; 0x99000
   10f30:	ldr	pc, [ip, #320]!	; 0x140

00010f34 <access@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #626688	; 0x99000
   10f3c:	ldr	pc, [ip, #312]!	; 0x138

00010f40 <gettimeofday@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #626688	; 0x99000
   10f48:	ldr	pc, [ip, #304]!	; 0x130

00010f4c <fflush@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #626688	; 0x99000
   10f54:	ldr	pc, [ip, #296]!	; 0x128

00010f58 <strlen@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #626688	; 0x99000
   10f60:	ldr	pc, [ip, #288]!	; 0x120

00010f64 <unlink@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #626688	; 0x99000
   10f6c:	ldr	pc, [ip, #280]!	; 0x118

00010f70 <getopt@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #626688	; 0x99000
   10f78:	ldr	pc, [ip, #272]!	; 0x110

00010f7c <memcpy@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #626688	; 0x99000
   10f84:	ldr	pc, [ip, #264]!	; 0x108

00010f88 <strtol@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #626688	; 0x99000
   10f90:	ldr	pc, [ip, #256]!	; 0x100

00010f94 <open64@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #626688	; 0x99000
   10f9c:	ldr	pc, [ip, #248]!	; 0xf8

00010fa0 <raise@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #626688	; 0x99000
   10fa8:	ldr	pc, [ip, #240]!	; 0xf0

00010fac <fcntl64@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #626688	; 0x99000
   10fb4:	ldr	pc, [ip, #232]!	; 0xe8

00010fb8 <strstr@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #626688	; 0x99000
   10fc0:	ldr	pc, [ip, #224]!	; 0xe0

00010fc4 <close@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #626688	; 0x99000
   10fcc:	ldr	pc, [ip, #216]!	; 0xd8

00010fd0 <fwrite@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #626688	; 0x99000
   10fd8:	ldr	pc, [ip, #208]!	; 0xd0

00010fdc <rb_outofmemory@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #626688	; 0x99000
   10fe4:	ldr	pc, [ip, #200]!	; 0xc8

00010fe8 <time@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #626688	; 0x99000
   10ff0:	ldr	pc, [ip, #192]!	; 0xc0

00010ff4 <__xstat64@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #626688	; 0x99000
   10ffc:	ldr	pc, [ip, #184]!	; 0xb8

00011000 <fprintf@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #626688	; 0x99000
   11008:	ldr	pc, [ip, #176]!	; 0xb0

0001100c <lseek64@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #626688	; 0x99000
   11014:	ldr	pc, [ip, #168]!	; 0xa8

00011018 <malloc@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #626688	; 0x99000
   11020:	ldr	pc, [ip, #160]!	; 0xa0

00011024 <mmap64@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #626688	; 0x99000
   1102c:	ldr	pc, [ip, #152]!	; 0x98

00011030 <getcwd@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #626688	; 0x99000
   11038:	ldr	pc, [ip, #144]!	; 0x90

0001103c <rmdir@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #626688	; 0x99000
   11044:	ldr	pc, [ip, #136]!	; 0x88

00011048 <sleep@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #626688	; 0x99000
   11050:	ldr	pc, [ip, #128]!	; 0x80

00011054 <memmove@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #626688	; 0x99000
   1105c:	ldr	pc, [ip, #120]!	; 0x78

00011060 <getpid@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #626688	; 0x99000
   11068:	ldr	pc, [ip, #112]!	; 0x70

0001106c <readlink@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #626688	; 0x99000
   11074:	ldr	pc, [ip, #104]!	; 0x68

00011078 <munmap@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #626688	; 0x99000
   11080:	ldr	pc, [ip, #96]!	; 0x60

00011084 <__lxstat64@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #626688	; 0x99000
   1108c:	ldr	pc, [ip, #88]!	; 0x58

00011090 <snprintf@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #626688	; 0x99000
   11098:	ldr	pc, [ip, #80]!	; 0x50

0001109c <strncmp@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #626688	; 0x99000
   110a4:	ldr	pc, [ip, #72]!	; 0x48

000110a8 <gmtime@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #626688	; 0x99000
   110b0:	ldr	pc, [ip, #64]!	; 0x40

000110b4 <utimes@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #626688	; 0x99000
   110bc:	ldr	pc, [ip, #56]!	; 0x38

000110c0 <realloc@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #626688	; 0x99000
   110c8:	ldr	pc, [ip, #48]!	; 0x30

000110cc <ftruncate64@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #626688	; 0x99000
   110d4:	ldr	pc, [ip, #40]!	; 0x28

000110d8 <strpbrk@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #626688	; 0x99000
   110e0:	ldr	pc, [ip, #32]!

000110e4 <fchmod@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #626688	; 0x99000
   110ec:	ldr	pc, [ip, #24]!

000110f0 <strcmp@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #626688	; 0x99000
   110f8:	ldr	pc, [ip, #16]!

000110fc <exit@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #626688	; 0x99000
   11104:	ldr	pc, [ip, #8]!

00011108 <__errno_location@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #626688	; 0x99000
   11110:	ldr	pc, [ip, #0]!

00011114 <fputs@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #152, 20	; 0x98000
   1111c:	ldr	pc, [ip, #4088]!	; 0xff8

Disassembly of section .text:

00011120 <.text>:
   11120:	push	{r4, r5, r6, lr}
   11124:	mov	r6, r0
   11128:	ldr	r4, [r0, #16]
   1112c:	ldr	r5, [r0, #20]
   11130:	cmp	r5, #0
   11134:	sub	r5, r5, #1
   11138:	ble	11174 <fputs@plt+0x60>
   1113c:	ldr	r2, [r4, #4]
   11140:	cmp	r2, #0
   11144:	beq	1116c <fputs@plt+0x58>
   11148:	ldr	r0, [r2, #4]
   1114c:	ldr	r3, [r6, #24]
   11150:	ldrb	r1, [r4, #8]
   11154:	ldr	r2, [r2]
   11158:	and	r3, r3, #56	; 0x38
   1115c:	str	r2, [r0, #4]
   11160:	orr	r1, r3, r1
   11164:	ldr	r0, [r0]
   11168:	bl	17f5c <fputs@plt+0x6e48>
   1116c:	add	r4, r4, #16
   11170:	b	11130 <fputs@plt+0x1c>
   11174:	pop	{r4, r5, r6, pc}
   11178:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1117c:	clz	r3, r0
   11180:	clz	r4, r1
   11184:	lsr	r3, r3, #5
   11188:	lsr	r4, r4, #5
   1118c:	tst	r3, r4
   11190:	bne	11220 <fputs@plt+0x10c>
   11194:	orrs	r4, r3, r4
   11198:	bne	11228 <fputs@plt+0x114>
   1119c:	ldr	r7, [r0]
   111a0:	ldr	r3, [r1]
   111a4:	cmp	r7, r3
   111a8:	bne	11228 <fputs@plt+0x114>
   111ac:	mov	r6, r1
   111b0:	mov	r8, r0
   111b4:	mov	r5, r2
   111b8:	mov	r9, #20
   111bc:	cmp	r7, r4
   111c0:	mul	r3, r9, r4
   111c4:	ble	11220 <fputs@plt+0x10c>
   111c8:	ldr	r1, [r8, #4]
   111cc:	ldr	r2, [r6, #4]
   111d0:	add	ip, r1, r3
   111d4:	add	r0, r2, r3
   111d8:	ldrb	lr, [ip, #12]
   111dc:	ldrb	ip, [r0, #12]
   111e0:	ldr	r0, [r1, r3]
   111e4:	ldr	r1, [r2, r3]
   111e8:	cmp	lr, ip
   111ec:	bne	11228 <fputs@plt+0x114>
   111f0:	cmp	r1, #0
   111f4:	cmpne	r0, #0
   111f8:	bne	11208 <fputs@plt+0xf4>
   111fc:	cmp	r0, r1
   11200:	bne	11228 <fputs@plt+0x114>
   11204:	b	11218 <fputs@plt+0x104>
   11208:	mov	r2, r5
   1120c:	bl	21528 <fputs@plt+0x10414>
   11210:	cmp	r0, #0
   11214:	bne	11228 <fputs@plt+0x114>
   11218:	add	r4, r4, #1
   1121c:	b	111bc <fputs@plt+0xa8>
   11220:	mov	r0, #0
   11224:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11228:	mov	r0, #1
   1122c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11230:	push	{r4, lr}
   11234:	sub	sp, sp, #8
   11238:	mov	r3, #0
   1123c:	mov	r4, r2
   11240:	str	r3, [sp]
   11244:	mov	r2, #2
   11248:	mov	r3, #1
   1124c:	bl	25638 <fputs@plt+0x14524>
   11250:	cmp	r0, #0
   11254:	ldrhne	r2, [r0, #2]
   11258:	orrne	r2, r2, r4
   1125c:	strhne	r2, [r0, #2]
   11260:	add	sp, sp, #8
   11264:	pop	{r4, pc}
   11268:	ldrb	r3, [r0, #13]
   1126c:	cmp	r3, #0
   11270:	bne	112bc <fputs@plt+0x1a8>
   11274:	ldr	r3, [r0, #216]	; 0xd8
   11278:	cmp	r3, #0
   1127c:	bne	112bc <fputs@plt+0x1a8>
   11280:	ldrb	r3, [r0, #14]
   11284:	cmp	r3, #0
   11288:	bne	112cc <fputs@plt+0x1b8>
   1128c:	ldrb	r3, [r0, #4]
   11290:	cmp	r3, #0
   11294:	bne	112d4 <fputs@plt+0x1c0>
   11298:	ldr	r3, [r0, #64]	; 0x40
   1129c:	ldr	r3, [r3]
   112a0:	ldr	r2, [r3]
   112a4:	cmp	r2, #1
   112a8:	ble	112cc <fputs@plt+0x1b8>
   112ac:	ldr	r3, [r3, #52]	; 0x34
   112b0:	cmp	r3, #0
   112b4:	bne	112d4 <fputs@plt+0x1c0>
   112b8:	b	112cc <fputs@plt+0x1b8>
   112bc:	mov	r3, #1
   112c0:	str	r3, [r1]
   112c4:	mov	r0, #0
   112c8:	bx	lr
   112cc:	mov	r0, #14
   112d0:	bx	lr
   112d4:	push	{r4, r5, r6, lr}
   112d8:	mov	r4, r0
   112dc:	ldr	r5, [r0, #68]	; 0x44
   112e0:	ldr	r3, [r5]
   112e4:	cmp	r3, #0
   112e8:	beq	11300 <fputs@plt+0x1ec>
   112ec:	ldr	r3, [r3, #4]
   112f0:	mov	r0, r5
   112f4:	blx	r3
   112f8:	mov	r3, #0
   112fc:	str	r3, [r5]
   11300:	mov	r0, r4
   11304:	bl	270a0 <fputs@plt+0x15f8c>
   11308:	cmp	r0, #0
   1130c:	moveq	r3, #5
   11310:	strbeq	r0, [r4, #17]
   11314:	strbeq	r3, [r4, #5]
   11318:	pop	{r4, r5, r6, pc}
   1131c:	push	{r4, r5, r6, r7, r8, lr}
   11320:	mov	r6, r0
   11324:	mov	r5, r1
   11328:	mov	r4, #0
   1132c:	mov	r8, #20
   11330:	mvn	r7, #0
   11334:	ldrh	r2, [r5, #50]	; 0x32
   11338:	lsl	r3, r4, #1
   1133c:	cmp	r4, r2
   11340:	bge	113ec <fputs@plt+0x2d8>
   11344:	ldr	r2, [r5, #4]
   11348:	ldr	r1, [r6, #4]
   1134c:	ldrsh	r2, [r2, r3]
   11350:	ldrsh	r3, [r1, r3]
   11354:	cmp	r3, r2
   11358:	beq	11364 <fputs@plt+0x250>
   1135c:	mov	r0, #0
   11360:	pop	{r4, r5, r6, r7, r8, pc}
   11364:	cmn	r3, #2
   11368:	bne	113b0 <fputs@plt+0x29c>
   1136c:	ldr	r1, [r5, #40]	; 0x28
   11370:	ldr	r2, [r6, #40]	; 0x28
   11374:	mul	r3, r8, r4
   11378:	ldr	r1, [r1, #4]
   1137c:	ldr	r2, [r2, #4]
   11380:	ldr	r0, [r1, r3]
   11384:	ldr	r1, [r2, r3]
   11388:	cmp	r1, #0
   1138c:	cmpne	r0, #0
   11390:	bne	113a0 <fputs@plt+0x28c>
   11394:	cmp	r0, r1
   11398:	bne	1135c <fputs@plt+0x248>
   1139c:	b	113b0 <fputs@plt+0x29c>
   113a0:	mov	r2, r7
   113a4:	bl	21528 <fputs@plt+0x10414>
   113a8:	cmp	r0, #0
   113ac:	bne	1135c <fputs@plt+0x248>
   113b0:	ldr	r2, [r5, #28]
   113b4:	ldr	r3, [r6, #28]
   113b8:	ldrb	r2, [r2, r4]
   113bc:	ldrb	r3, [r3, r4]
   113c0:	cmp	r2, r3
   113c4:	bne	1135c <fputs@plt+0x248>
   113c8:	ldr	r2, [r6, #32]
   113cc:	ldr	r3, [r5, #32]
   113d0:	ldr	r1, [r2, r4, lsl #2]
   113d4:	ldr	r0, [r3, r4, lsl #2]
   113d8:	bl	2a2a0 <fputs@plt+0x1918c>
   113dc:	add	r4, r4, #1
   113e0:	cmp	r0, #0
   113e4:	beq	11334 <fputs@plt+0x220>
   113e8:	b	1135c <fputs@plt+0x248>
   113ec:	ldr	r0, [r5, #36]	; 0x24
   113f0:	ldr	r1, [r6, #36]	; 0x24
   113f4:	cmp	r1, #0
   113f8:	cmpne	r0, #0
   113fc:	bne	11410 <fputs@plt+0x2fc>
   11400:	sub	r0, r0, r1
   11404:	clz	r0, r0
   11408:	lsr	r0, r0, #5
   1140c:	pop	{r4, r5, r6, r7, r8, pc}
   11410:	mvn	r2, #0
   11414:	bl	21528 <fputs@plt+0x10414>
   11418:	clz	r0, r0
   1141c:	lsr	r0, r0, #5
   11420:	pop	{r4, r5, r6, r7, r8, pc}
   11424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11428:	mov	r5, #0
   1142c:	sub	sp, sp, #12
   11430:	mov	r7, r0
   11434:	mov	sl, r2
   11438:	add	r4, r1, #16
   1143c:	mov	r6, r5
   11440:	mov	r9, #145	; 0x91
   11444:	mvn	r8, #4
   11448:	ldr	r3, [sl]
   1144c:	cmp	r5, r3
   11450:	bge	114a0 <fputs@plt+0x38c>
   11454:	ldr	r3, [r4, #-16]
   11458:	ldr	r2, [r4, #-8]
   1145c:	ldr	fp, [r4, #-12]
   11460:	ldr	r3, [r3, #20]
   11464:	mov	r1, r9
   11468:	cmp	r3, #0
   1146c:	moveq	r3, r6
   11470:	ldrne	r3, [r3]
   11474:	mov	r0, r7
   11478:	str	r6, [sp]
   1147c:	bl	2e760 <fputs@plt+0x1d64c>
   11480:	mov	r3, r8
   11484:	mov	r2, fp
   11488:	add	r5, r5, #1
   1148c:	add	r4, r4, #16
   11490:	mov	r1, r0
   11494:	mov	r0, r7
   11498:	bl	24588 <fputs@plt+0x13474>
   1149c:	b	11448 <fputs@plt+0x334>
   114a0:	add	sp, sp, #12
   114a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   114a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   114ac:	mov	r6, r1
   114b0:	ldrb	r1, [r0, #19]
   114b4:	sub	sp, sp, #12
   114b8:	ldr	r5, [r0, #8]
   114bc:	cmp	r1, #0
   114c0:	subne	r1, r1, #1
   114c4:	ldreq	r9, [r0, #76]	; 0x4c
   114c8:	uxtbne	r1, r1
   114cc:	strbne	r1, [r0, #19]
   114d0:	ldr	r7, [sp, #40]	; 0x28
   114d4:	addne	r1, r0, r1, lsl #2
   114d8:	mov	r8, r3
   114dc:	ldrne	r9, [r1, #28]
   114e0:	addeq	r9, r9, #1
   114e4:	streq	r9, [r0, #76]	; 0x4c
   114e8:	mov	r3, r2
   114ec:	mov	r1, #69	; 0x45
   114f0:	mov	r2, r6
   114f4:	mov	r4, r0
   114f8:	stm	sp, {r7, r8}
   114fc:	mov	r0, r5
   11500:	bl	2e83c <fputs@plt+0x1d728>
   11504:	mov	r3, r8
   11508:	mov	r2, r7
   1150c:	mov	r1, #49	; 0x31
   11510:	str	r9, [sp]
   11514:	mov	r0, r5
   11518:	bl	2e760 <fputs@plt+0x1d64c>
   1151c:	mov	r3, #0
   11520:	str	r3, [sp]
   11524:	mov	r2, r6
   11528:	mov	r0, r5
   1152c:	mov	r3, r9
   11530:	mov	r1, #110	; 0x6e
   11534:	bl	2e760 <fputs@plt+0x1d64c>
   11538:	cmp	r9, #0
   1153c:	beq	11554 <fputs@plt+0x440>
   11540:	mov	r1, r9
   11544:	mov	r0, r4
   11548:	add	sp, sp, #12
   1154c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   11550:	b	200f0 <fputs@plt+0xefdc>
   11554:	add	sp, sp, #12
   11558:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1155c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11560:	sub	sp, sp, #44	; 0x2c
   11564:	mov	r6, r3
   11568:	ldr	r3, [sp, #80]	; 0x50
   1156c:	ldr	r4, [r0, #8]
   11570:	str	r3, [sp, #16]
   11574:	ldr	r3, [sp, #88]	; 0x58
   11578:	cmp	r4, #0
   1157c:	str	r3, [sp, #32]
   11580:	ldr	r3, [sp, #92]	; 0x5c
   11584:	mov	r5, r0
   11588:	str	r3, [sp, #36]	; 0x24
   1158c:	ldr	r3, [sp, #96]	; 0x60
   11590:	mov	r7, r1
   11594:	str	r2, [sp, #28]
   11598:	ldr	r9, [sp, #84]	; 0x54
   1159c:	str	r3, [sp, #20]
   115a0:	bne	115ac <fputs@plt+0x498>
   115a4:	bl	2e7d4 <fputs@plt+0x1d6c0>
   115a8:	mov	r4, r0
   115ac:	ldr	r3, [sp, #20]
   115b0:	mov	r8, #0
   115b4:	cmp	r3, #0
   115b8:	sub	r3, r9, r6, lsl #2
   115bc:	ldr	r9, [r7, #8]
   115c0:	movne	sl, #16
   115c4:	moveq	sl, #0
   115c8:	mov	fp, #1
   115cc:	str	r3, [sp, #12]
   115d0:	orr	r3, sl, #1
   115d4:	str	r3, [sp, #24]
   115d8:	cmp	r9, #0
   115dc:	beq	1168c <fputs@plt+0x578>
   115e0:	ldr	r3, [sp, #12]
   115e4:	ldr	r2, [r3, r6, lsl #2]
   115e8:	cmp	r2, #0
   115ec:	beq	11680 <fputs@plt+0x56c>
   115f0:	ldr	r3, [r9, #36]	; 0x24
   115f4:	cmp	r3, #0
   115f8:	beq	11618 <fputs@plt+0x504>
   115fc:	ldr	r3, [r4, #32]
   11600:	mov	r1, #0
   11604:	str	r1, [sp]
   11608:	add	r3, r3, #2
   1160c:	mov	r1, #76	; 0x4c
   11610:	mov	r0, r4
   11614:	bl	2e760 <fputs@plt+0x1d64c>
   11618:	mov	r3, #0
   1161c:	str	r3, [sp]
   11620:	ldr	r3, [sp, #12]
   11624:	mov	r1, #110	; 0x6e
   11628:	mov	r2, r6
   1162c:	ldr	r3, [r3, r6, lsl #2]
   11630:	mov	r0, r4
   11634:	bl	2e760 <fputs@plt+0x1d64c>
   11638:	ldrb	r3, [r9, #55]	; 0x37
   1163c:	and	r3, r3, #3
   11640:	cmp	r3, #2
   11644:	movne	r1, sl
   11648:	bne	11660 <fputs@plt+0x54c>
   1164c:	ldrb	r3, [r7, #42]	; 0x2a
   11650:	tst	r3, #32
   11654:	ldr	r3, [sp, #24]
   11658:	moveq	r1, sl
   1165c:	movne	r1, r3
   11660:	ldr	r3, [r4]
   11664:	ldrb	r3, [r3, #69]	; 0x45
   11668:	cmp	r3, #0
   1166c:	movne	r8, fp
   11670:	bne	11680 <fputs@plt+0x56c>
   11674:	mov	r0, r4
   11678:	bl	1f968 <fputs@plt+0xe854>
   1167c:	mov	r8, fp
   11680:	ldr	r9, [r9, #20]
   11684:	add	r6, r6, #1
   11688:	b	115d8 <fputs@plt+0x4c4>
   1168c:	ldrb	r3, [r7, #42]	; 0x2a
   11690:	tst	r3, #32
   11694:	bne	1179c <fputs@plt+0x688>
   11698:	ldrb	r3, [r5, #19]
   1169c:	ldr	r2, [sp, #16]
   116a0:	mov	r1, #49	; 0x31
   116a4:	cmp	r3, #0
   116a8:	subne	r3, r3, #1
   116ac:	ldreq	r6, [r5, #76]	; 0x4c
   116b0:	uxtbne	r3, r3
   116b4:	strbne	r3, [r5, #19]
   116b8:	addne	r3, r5, r3, lsl #2
   116bc:	addeq	r6, r6, #1
   116c0:	ldrne	r6, [r3, #28]
   116c4:	add	r9, r2, #1
   116c8:	streq	r6, [r5, #76]	; 0x4c
   116cc:	ldrsh	r3, [r7, #34]	; 0x22
   116d0:	mov	r2, r9
   116d4:	str	r6, [sp]
   116d8:	mov	r0, r4
   116dc:	bl	2e760 <fputs@plt+0x1d64c>
   116e0:	cmp	r8, #0
   116e4:	bne	116f8 <fputs@plt+0x5e4>
   116e8:	mov	r2, r8
   116ec:	mov	r1, r7
   116f0:	mov	r0, r4
   116f4:	bl	2e980 <fputs@plt+0x1d86c>
   116f8:	mov	r1, r9
   116fc:	ldrsh	r2, [r7, #34]	; 0x22
   11700:	mov	r0, r5
   11704:	bl	22234 <fputs@plt+0x11120>
   11708:	ldrb	r3, [r5, #18]
   1170c:	cmp	r3, #0
   11710:	movne	r8, #0
   11714:	bne	11728 <fputs@plt+0x614>
   11718:	ldr	r3, [sp, #32]
   1171c:	cmp	r3, #0
   11720:	movne	r8, #5
   11724:	moveq	r8, #3
   11728:	ldr	r3, [sp, #36]	; 0x24
   1172c:	ldr	r2, [sp, #28]
   11730:	cmp	r3, #0
   11734:	ldr	r3, [sp, #20]
   11738:	orrne	r8, r8, #8
   1173c:	cmp	r3, #0
   11740:	ldr	r3, [sp, #16]
   11744:	mov	r1, #75	; 0x4b
   11748:	str	r3, [sp]
   1174c:	mov	r0, r4
   11750:	mov	r3, r6
   11754:	orrne	r8, r8, #16
   11758:	bl	2e760 <fputs@plt+0x1d64c>
   1175c:	ldrb	r3, [r5, #18]
   11760:	cmp	r3, #0
   11764:	bne	11778 <fputs@plt+0x664>
   11768:	ldr	r2, [r7]
   1176c:	mvn	r1, #0
   11770:	mov	r0, r4
   11774:	bl	24588 <fputs@plt+0x13474>
   11778:	ldr	r3, [r4]
   1177c:	ldrb	r3, [r3, #69]	; 0x45
   11780:	cmp	r3, #0
   11784:	bne	1179c <fputs@plt+0x688>
   11788:	mov	r1, r8
   1178c:	mov	r0, r4
   11790:	add	sp, sp, #44	; 0x2c
   11794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11798:	b	1f968 <fputs@plt+0xe854>
   1179c:	add	sp, sp, #44	; 0x2c
   117a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117a4:	push	{r4, r5, lr}
   117a8:	sub	sp, sp, #28
   117ac:	add	ip, sp, #24
   117b0:	mvn	lr, #12
   117b4:	strd	r2, [ip, #-16]!
   117b8:	mov	r5, r1
   117bc:	mov	r3, ip
   117c0:	str	lr, [sp]
   117c4:	mov	r2, #1
   117c8:	mov	r1, #23
   117cc:	mov	r4, r0
   117d0:	bl	2fc08 <fputs@plt+0x1eaf4>
   117d4:	add	r2, sp, #24
   117d8:	mov	r0, r4
   117dc:	str	r5, [r2, #-4]!
   117e0:	mov	r1, #1
   117e4:	bl	2db78 <fputs@plt+0x1ca64>
   117e8:	mov	r3, #1
   117ec:	mov	r2, #0
   117f0:	str	r2, [sp]
   117f4:	mov	r0, r4
   117f8:	mov	r2, r3
   117fc:	mov	r1, #33	; 0x21
   11800:	bl	2e760 <fputs@plt+0x1d64c>
   11804:	add	sp, sp, #28
   11808:	pop	{r4, r5, pc}
   1180c:	ldr	ip, [r0, #52]	; 0x34
   11810:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11814:	mov	r4, r0
   11818:	mov	r5, r1
   1181c:	ldrb	r1, [r0, #5]
   11820:	ldrb	r0, [r0, #6]
   11824:	ldr	r7, [r4, #56]	; 0x38
   11828:	ldr	r8, [ip, #36]	; 0x24
   1182c:	sub	sp, sp, #20
   11830:	mov	lr, #0
   11834:	add	r1, r1, #8
   11838:	add	r2, r5, r2
   1183c:	add	r1, r1, r0
   11840:	add	r8, r7, r8
   11844:	mov	ip, lr
   11848:	mov	r6, lr
   1184c:	str	r2, [sp, #8]
   11850:	add	r2, r7, r1
   11854:	str	r2, [sp, #4]
   11858:	ldr	r2, [sp, #8]
   1185c:	lsl	sl, r5, #1
   11860:	cmp	r2, r5
   11864:	ble	118f0 <fputs@plt+0x7dc>
   11868:	ldr	r2, [r3]
   1186c:	ldr	r9, [r2, r5, lsl #2]
   11870:	ldr	r2, [sp, #4]
   11874:	add	r5, r5, #1
   11878:	cmp	r2, r9
   1187c:	movls	r2, #1
   11880:	movhi	r2, #0
   11884:	cmp	r8, r9
   11888:	movls	r2, #0
   1188c:	cmp	r2, #0
   11890:	beq	11858 <fputs@plt+0x744>
   11894:	ldr	fp, [sp, #56]	; 0x38
   11898:	sub	r1, ip, r7
   1189c:	uxth	r2, lr
   118a0:	ldr	fp, [fp]
   118a4:	uxth	r1, r1
   118a8:	mov	r0, r4
   118ac:	ldrh	sl, [fp, sl]
   118b0:	add	r6, r6, #1
   118b4:	add	fp, r9, sl
   118b8:	cmp	fp, ip
   118bc:	beq	118e0 <fputs@plt+0x7cc>
   118c0:	cmp	ip, #0
   118c4:	beq	118d4 <fputs@plt+0x7c0>
   118c8:	str	r3, [sp, #12]
   118cc:	bl	35ed0 <fputs@plt+0x24dbc>
   118d0:	ldr	r3, [sp, #12]
   118d4:	cmp	r8, fp
   118d8:	bcs	118e4 <fputs@plt+0x7d0>
   118dc:	b	11910 <fputs@plt+0x7fc>
   118e0:	add	sl, sl, lr
   118e4:	mov	lr, sl
   118e8:	mov	ip, r9
   118ec:	b	11858 <fputs@plt+0x744>
   118f0:	cmp	ip, #0
   118f4:	beq	11914 <fputs@plt+0x800>
   118f8:	sub	r1, ip, r7
   118fc:	uxth	r2, lr
   11900:	uxth	r1, r1
   11904:	mov	r0, r4
   11908:	bl	35ed0 <fputs@plt+0x24dbc>
   1190c:	b	11914 <fputs@plt+0x800>
   11910:	mov	r6, #0
   11914:	mov	r0, r6
   11918:	add	sp, sp, #20
   1191c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11924:	sub	sp, sp, #36	; 0x24
   11928:	mov	r5, r3
   1192c:	str	r2, [sp, #4]
   11930:	ldr	r4, [sp, #72]	; 0x48
   11934:	ldr	r3, [sp, #4]
   11938:	ldr	r2, [sp, #76]	; 0x4c
   1193c:	ldr	r9, [r0, #56]	; 0x38
   11940:	ldr	r6, [r3]
   11944:	ldr	r7, [sp, #80]	; 0x50
   11948:	rsb	r3, r5, r4, lsl #1
   1194c:	str	r3, [sp, #12]
   11950:	mov	sl, r0
   11954:	add	r3, r4, r2
   11958:	lsl	r8, r4, #2
   1195c:	str	r3, [sp, #8]
   11960:	add	r3, sp, #28
   11964:	str	r1, [sp, #16]
   11968:	str	r3, [sp, #20]
   1196c:	ldr	r3, [sp, #8]
   11970:	cmp	r4, r3
   11974:	bge	11a28 <fputs@plt+0x914>
   11978:	ldr	r3, [r7, #12]
   1197c:	ldr	r2, [sp, #12]
   11980:	add	r3, r5, r3
   11984:	ldrh	fp, [r3, r2]
   11988:	cmp	fp, #0
   1198c:	bne	119a0 <fputs@plt+0x88c>
   11990:	mov	r1, r4
   11994:	mov	r0, r7
   11998:	bl	18538 <fputs@plt+0x7424>
   1199c:	mov	fp, r0
   119a0:	ldrb	r3, [r9, #1]
   119a4:	ldr	r2, [sp, #20]
   119a8:	mov	r1, fp
   119ac:	cmp	r3, #0
   119b0:	mov	r0, sl
   119b4:	bne	119dc <fputs@plt+0x8c8>
   119b8:	ldrb	r3, [r9, #2]
   119bc:	cmp	r3, #0
   119c0:	bne	119dc <fputs@plt+0x8c8>
   119c4:	ldr	r3, [sp, #16]
   119c8:	sub	r6, r6, fp
   119cc:	cmp	r6, r3
   119d0:	bcc	119ec <fputs@plt+0x8d8>
   119d4:	mov	r3, r6
   119d8:	b	119f4 <fputs@plt+0x8e0>
   119dc:	bl	36260 <fputs@plt+0x2514c>
   119e0:	subs	r3, r0, #0
   119e4:	bne	119f4 <fputs@plt+0x8e0>
   119e8:	b	119c4 <fputs@plt+0x8b0>
   119ec:	mov	r0, #1
   119f0:	b	11a34 <fputs@plt+0x920>
   119f4:	ldr	r1, [r7, #8]
   119f8:	mov	r2, fp
   119fc:	mov	r0, r3
   11a00:	ldr	r1, [r1, r8]
   11a04:	bl	11054 <memmove@plt>
   11a08:	add	r4, r4, #1
   11a0c:	add	r8, r8, #4
   11a10:	add	r5, r5, #2
   11a14:	sub	r3, r0, r9
   11a18:	strb	r3, [r5, #-1]
   11a1c:	asr	r2, r3, #8
   11a20:	strb	r2, [r5, #-2]
   11a24:	b	1196c <fputs@plt+0x858>
   11a28:	ldr	r3, [sp, #4]
   11a2c:	mov	r0, #0
   11a30:	str	r6, [r3]
   11a34:	add	sp, sp, #36	; 0x24
   11a38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a3c:	push	{r4, r5, r6, lr}
   11a40:	subs	r4, r1, #0
   11a44:	bne	11a50 <fputs@plt+0x93c>
   11a48:	mov	r0, #0
   11a4c:	pop	{r4, r5, r6, pc}
   11a50:	mov	r5, r0
   11a54:	mov	r0, r4
   11a58:	bl	10f58 <strlen@plt>
   11a5c:	bic	r0, r0, #-1073741824	; 0xc0000000
   11a60:	cmp	r0, #6
   11a64:	ble	11a48 <fputs@plt+0x934>
   11a68:	ldr	r1, [pc, #48]	; 11aa0 <fputs@plt+0x98c>
   11a6c:	mov	r2, #7
   11a70:	add	r1, pc, r1
   11a74:	mov	r0, r4
   11a78:	bl	2a320 <fputs@plt+0x1920c>
   11a7c:	cmp	r0, #0
   11a80:	bne	11a48 <fputs@plt+0x934>
   11a84:	ldr	r1, [pc, #24]	; 11aa4 <fputs@plt+0x990>
   11a88:	mov	r0, r5
   11a8c:	mov	r2, r4
   11a90:	add	r1, pc, r1
   11a94:	bl	39630 <fputs@plt+0x2851c>
   11a98:	mov	r0, #1
   11a9c:	pop	{r4, r5, r6, pc}
   11aa0:	ldrdeq	r2, [r8], -r0
   11aa4:			; <UNDEFINED> instruction: 0x00082db8
   11aa8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11aac:	mov	r4, r0
   11ab0:	ldr	r6, [pc, #216]	; 11b90 <fputs@plt+0xa7c>
   11ab4:	ldr	sl, [r0, #8]
   11ab8:	add	r6, pc, r6
   11abc:	add	r6, r6, #3040	; 0xbe0
   11ac0:	ldr	r9, [r0]
   11ac4:	ldr	r7, [r0, #412]	; 0x19c
   11ac8:	sub	sp, sp, #8
   11acc:	add	r6, r6, #4
   11ad0:	cmp	r7, #0
   11ad4:	beq	11b88 <fputs@plt+0xa74>
   11ad8:	ldrb	r0, [r4, #19]
   11adc:	ldr	r2, [r7, #8]
   11ae0:	ldr	r1, [r9, #16]
   11ae4:	sub	r3, r0, #1
   11ae8:	cmp	r0, #0
   11aec:	add	r1, r1, r2, lsl #4
   11af0:	uxtb	r3, r3
   11af4:	ldr	r8, [r7, #12]
   11af8:	ldreq	r5, [r4, #76]	; 0x4c
   11afc:	strbne	r3, [r4, #19]
   11b00:	add	r0, r4, r3, lsl #2
   11b04:	ldr	r3, [r1, #12]
   11b08:	addeq	r5, r5, #1
   11b0c:	mov	r1, #55	; 0x37
   11b10:	ldrne	r5, [r0, #28]
   11b14:	streq	r5, [r4, #76]	; 0x4c
   11b18:	mov	r0, r4
   11b1c:	str	r1, [sp]
   11b20:	mov	r1, #0
   11b24:	ldr	r3, [r3, #72]	; 0x48
   11b28:	bl	3e010 <fputs@plt+0x2cefc>
   11b2c:	mov	r2, r6
   11b30:	mov	r1, #5
   11b34:	mov	r0, sl
   11b38:	bl	2fcf0 <fputs@plt+0x1ebdc>
   11b3c:	add	r3, r8, #1
   11b40:	mov	r2, #8
   11b44:	sub	r8, r8, #1
   11b48:	cmp	r0, #0
   11b4c:	beq	11b88 <fputs@plt+0xa74>
   11b50:	cmp	r5, #0
   11b54:	str	r3, [r0, #4]
   11b58:	str	r3, [r0, #28]
   11b5c:	str	r8, [r0, #44]	; 0x2c
   11b60:	str	r5, [r0, #52]	; 0x34
   11b64:	str	r5, [r0, #68]	; 0x44
   11b68:	str	r3, [r0, #72]	; 0x48
   11b6c:	strb	r2, [r0, #63]	; 0x3f
   11b70:	beq	11b80 <fputs@plt+0xa6c>
   11b74:	mov	r0, r4
   11b78:	mov	r1, r5
   11b7c:	bl	200f0 <fputs@plt+0xefdc>
   11b80:	ldr	r7, [r7]
   11b84:	b	11ad0 <fputs@plt+0x9bc>
   11b88:	add	sp, sp, #8
   11b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11b90:	andeq	pc, r7, r8, lsl #2
   11b94:	ldr	r3, [r1, #44]	; 0x2c
   11b98:	ldr	r2, [r1, #32]
   11b9c:	cmn	r3, r2
   11ba0:	bxeq	lr
   11ba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ba8:	sub	sp, sp, #12
   11bac:	ldr	r3, [r1, #20]
   11bb0:	ldr	r8, [r0, #8]
   11bb4:	mov	r5, r1
   11bb8:	str	r3, [sp]
   11bbc:	mov	r6, r0
   11bc0:	ldr	r3, [r1, #16]
   11bc4:	mov	r0, r8
   11bc8:	mov	r2, #0
   11bcc:	mov	r1, #25
   11bd0:	bl	2e760 <fputs@plt+0x1d64c>
   11bd4:	ldr	sl, [pc, #180]	; 11c90 <fputs@plt+0xb7c>
   11bd8:	ldr	r4, [r5, #40]	; 0x28
   11bdc:	mov	r7, #0
   11be0:	add	r4, r4, #16
   11be4:	mov	r9, r7
   11be8:	add	sl, pc, sl
   11bec:	ldr	r3, [r5, #44]	; 0x2c
   11bf0:	mov	r1, sl
   11bf4:	cmp	r7, r3
   11bf8:	mov	r0, r6
   11bfc:	bge	11c88 <fputs@plt+0xb74>
   11c00:	ldr	r3, [r4, #-4]
   11c04:	cmp	r3, #0
   11c08:	blt	11c7c <fputs@plt+0xb68>
   11c0c:	ldr	r3, [r4, #-16]
   11c10:	ldr	r3, [r3, #20]
   11c14:	cmp	r3, #0
   11c18:	beq	11c28 <fputs@plt+0xb14>
   11c1c:	ldr	r2, [r3]
   11c20:	cmp	r2, #1
   11c24:	beq	11c38 <fputs@plt+0xb24>
   11c28:	bl	39630 <fputs@plt+0x2851c>
   11c2c:	mvn	r3, #0
   11c30:	str	r3, [r4, #-4]
   11c34:	b	11c7c <fputs@plt+0xb68>
   11c38:	mov	r1, r3
   11c3c:	mov	r2, #0
   11c40:	mov	r3, r9
   11c44:	mov	r0, r6
   11c48:	bl	412b0 <fputs@plt+0x3019c>
   11c4c:	str	r9, [sp]
   11c50:	mov	r3, #0
   11c54:	ldr	r2, [r4, #-4]
   11c58:	mov	r1, #57	; 0x39
   11c5c:	mov	fp, r0
   11c60:	mov	r0, r8
   11c64:	bl	2e760 <fputs@plt+0x1d64c>
   11c68:	mov	r2, fp
   11c6c:	mvn	r3, #5
   11c70:	mov	r1, r0
   11c74:	mov	r0, r8
   11c78:	bl	24588 <fputs@plt+0x13474>
   11c7c:	add	r7, r7, #1
   11c80:	add	r4, r4, #16
   11c84:	b	11bec <fputs@plt+0xad8>
   11c88:	add	sp, sp, #12
   11c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c90:	ldrdeq	r2, [r8], -ip
   11c94:	push	{r4, r5, r6, lr}
   11c98:	subs	r4, r1, #0
   11c9c:	bne	11cb0 <fputs@plt+0xb9c>
   11ca0:	ldr	r1, [pc, #56]	; 11ce0 <fputs@plt+0xbcc>
   11ca4:	pop	{r4, r5, r6, lr}
   11ca8:	add	r1, pc, r1
   11cac:	b	42ec4 <fputs@plt+0x31db0>
   11cb0:	ldr	r1, [pc, #44]	; 11ce4 <fputs@plt+0xbd0>
   11cb4:	mov	r3, r2
   11cb8:	add	r1, pc, r1
   11cbc:	mov	r2, r4
   11cc0:	mov	r5, r0
   11cc4:	bl	42ec4 <fputs@plt+0x31db0>
   11cc8:	mov	r1, r4
   11ccc:	mov	r6, r0
   11cd0:	mov	r0, r5
   11cd4:	bl	1d100 <fputs@plt+0xbfec>
   11cd8:	mov	r0, r6
   11cdc:	pop	{r4, r5, r6, pc}
   11ce0:	andeq	r2, r8, r8, lsr #28
   11ce4:	andeq	r2, r8, ip, ror #26
   11ce8:	push	{r4, r5, r6, r7, r8, lr}
   11cec:	ldr	r7, [r0]
   11cf0:	ldr	r3, [r1, #64]	; 0x40
   11cf4:	ldr	r2, [r7, #16]
   11cf8:	ldr	r8, [r2, #28]
   11cfc:	cmp	r8, r3
   11d00:	bne	11d0c <fputs@plt+0xbf8>
   11d04:	mov	r6, #0
   11d08:	b	11d84 <fputs@plt+0xc70>
   11d0c:	mov	r2, r1
   11d10:	mov	r4, r0
   11d14:	ldrb	r1, [r0, #442]	; 0x1ba
   11d18:	mov	r0, r7
   11d1c:	bl	20344 <fputs@plt+0xf230>
   11d20:	mov	r5, #0
   11d24:	mov	r6, r0
   11d28:	cmp	r6, #0
   11d2c:	beq	11d58 <fputs@plt+0xc44>
   11d30:	ldr	r3, [r6, #20]
   11d34:	cmp	r8, r3
   11d38:	bne	11d50 <fputs@plt+0xc3c>
   11d3c:	mov	r1, r5
   11d40:	ldr	r2, [r6]
   11d44:	mov	r0, r7
   11d48:	bl	11c94 <fputs@plt+0xb80>
   11d4c:	mov	r5, r0
   11d50:	ldr	r6, [r6, #32]
   11d54:	b	11d28 <fputs@plt+0xc14>
   11d58:	cmp	r5, #0
   11d5c:	beq	11d04 <fputs@plt+0xbf0>
   11d60:	ldr	r1, [pc, #36]	; 11d8c <fputs@plt+0xc78>
   11d64:	mov	r2, r5
   11d68:	add	r1, pc, r1
   11d6c:	ldr	r0, [r4]
   11d70:	bl	42ec4 <fputs@plt+0x31db0>
   11d74:	mov	r1, r5
   11d78:	mov	r6, r0
   11d7c:	ldr	r0, [r4]
   11d80:	bl	1d100 <fputs@plt+0xbfec>
   11d84:	mov	r0, r6
   11d88:	pop	{r4, r5, r6, r7, r8, pc}
   11d8c:	andeq	r2, r8, ip, asr #25
   11d90:	ldrsh	r3, [r2, #32]
   11d94:	push	{r4, r5, lr}
   11d98:	mov	r4, r0
   11d9c:	cmp	r3, #0
   11da0:	sub	sp, sp, #12
   11da4:	mov	r5, r1
   11da8:	blt	11dd0 <fputs@plt+0xcbc>
   11dac:	ldr	r0, [r2, #4]
   11db0:	ldr	r1, [pc, #84]	; 11e0c <fputs@plt+0xcf8>
   11db4:	ldr	r2, [r2]
   11db8:	add	r1, pc, r1
   11dbc:	ldr	r3, [r0, r3, lsl #4]
   11dc0:	ldr	r0, [r4]
   11dc4:	bl	42ec4 <fputs@plt+0x31db0>
   11dc8:	ldr	r1, [pc, #64]	; 11e10 <fputs@plt+0xcfc>
   11dcc:	b	11de8 <fputs@plt+0xcd4>
   11dd0:	ldr	r1, [pc, #60]	; 11e14 <fputs@plt+0xd00>
   11dd4:	ldr	r2, [r2]
   11dd8:	add	r1, pc, r1
   11ddc:	ldr	r0, [r0]
   11de0:	bl	42ec4 <fputs@plt+0x31db0>
   11de4:	ldr	r1, [pc, #44]	; 11e18 <fputs@plt+0xd04>
   11de8:	mov	lr, #2
   11dec:	mvn	ip, #0
   11df0:	mov	r3, r0
   11df4:	mov	r2, r5
   11df8:	mov	r0, r4
   11dfc:	stm	sp, {ip, lr}
   11e00:	bl	2e8c4 <fputs@plt+0x1d7b0>
   11e04:	add	sp, sp, #12
   11e08:	pop	{r4, r5, pc}
   11e0c:	ldrdeq	r2, [r8], -r0
   11e10:	andeq	r0, r0, r3, lsl r6
   11e14:	muleq	r8, r4, ip
   11e18:	andeq	r0, r0, r3, lsl sl
   11e1c:	mov	r2, r1
   11e20:	ldr	r1, [pc, #80]	; 11e78 <fputs@plt+0xd64>
   11e24:	push	{r4, r5, r6, lr}
   11e28:	add	r1, pc, r1
   11e2c:	ldr	r5, [r0, #8]
   11e30:	sub	sp, sp, #8
   11e34:	mov	r4, r0
   11e38:	ldr	r0, [r0]
   11e3c:	bl	42ec4 <fputs@plt+0x31db0>
   11e40:	mov	r3, #0
   11e44:	ldr	r2, [r4, #468]	; 0x1d4
   11e48:	mov	r1, #161	; 0xa1
   11e4c:	str	r3, [sp]
   11e50:	mov	r6, r0
   11e54:	mov	r0, r5
   11e58:	bl	2e760 <fputs@plt+0x1d64c>
   11e5c:	mov	r2, r6
   11e60:	mvn	r3, #0
   11e64:	mov	r1, r0
   11e68:	mov	r0, r5
   11e6c:	add	sp, sp, #8
   11e70:	pop	{r4, r5, r6, lr}
   11e74:	b	24588 <fputs@plt+0x13474>
   11e78:	andeq	r2, r8, ip, lsl #25
   11e7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e80:	mov	r7, r0
   11e84:	ldr	r4, [r0, #8]
   11e88:	sub	sp, sp, #12
   11e8c:	cmp	r4, #0
   11e90:	mov	r8, r1
   11e94:	mov	r9, r2
   11e98:	bne	11ea8 <fputs@plt+0xd94>
   11e9c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   11ea0:	subs	r4, r0, #0
   11ea4:	beq	11ff8 <fputs@plt+0xee4>
   11ea8:	ldr	r2, [r8, #64]	; 0x40
   11eac:	ldr	r0, [r7]
   11eb0:	cmp	r2, #0
   11eb4:	movne	r6, #0
   11eb8:	ldrne	r1, [r0, #20]
   11ebc:	beq	11ee4 <fputs@plt+0xdd0>
   11ec0:	cmp	r6, r1
   11ec4:	bge	11ee8 <fputs@plt+0xdd4>
   11ec8:	ldr	r3, [r0, #16]
   11ecc:	add	r3, r3, r6, lsl #4
   11ed0:	ldr	r3, [r3, #12]
   11ed4:	cmp	r2, r3
   11ed8:	beq	11ee8 <fputs@plt+0xdd4>
   11edc:	add	r6, r6, #1
   11ee0:	b	11ec0 <fputs@plt+0xdac>
   11ee4:	ldr	r6, [pc, #276]	; 12000 <fputs@plt+0xeec>
   11ee8:	mov	r2, r8
   11eec:	ldrb	r1, [r7, #442]	; 0x1ba
   11ef0:	bl	20344 <fputs@plt+0xf230>
   11ef4:	mov	sl, #0
   11ef8:	mov	r5, r0
   11efc:	cmp	r5, #0
   11f00:	beq	11f78 <fputs@plt+0xe64>
   11f04:	ldr	r0, [r5, #20]
   11f08:	ldr	r1, [r7]
   11f0c:	cmp	r0, #0
   11f10:	movne	r2, #0
   11f14:	ldrne	ip, [r1, #20]
   11f18:	beq	11f40 <fputs@plt+0xe2c>
   11f1c:	cmp	r2, ip
   11f20:	bge	11f44 <fputs@plt+0xe30>
   11f24:	ldr	r3, [r1, #16]
   11f28:	add	r3, r3, r2, lsl #4
   11f2c:	ldr	r3, [r3, #12]
   11f30:	cmp	r0, r3
   11f34:	beq	11f44 <fputs@plt+0xe30>
   11f38:	add	r2, r2, #1
   11f3c:	b	11f1c <fputs@plt+0xe08>
   11f40:	ldr	r2, [pc, #184]	; 12000 <fputs@plt+0xeec>
   11f44:	ldr	fp, [r5]
   11f48:	mov	r3, #0
   11f4c:	mov	r1, #127	; 0x7f
   11f50:	str	sl, [sp]
   11f54:	mov	r0, r4
   11f58:	bl	2e760 <fputs@plt+0x1d64c>
   11f5c:	mov	r2, fp
   11f60:	mov	r3, #0
   11f64:	mov	r1, r0
   11f68:	mov	r0, r4
   11f6c:	bl	24588 <fputs@plt+0x13474>
   11f70:	ldr	r5, [r5, #32]
   11f74:	b	11efc <fputs@plt+0xde8>
   11f78:	str	r5, [sp]
   11f7c:	mov	r3, r5
   11f80:	mov	r2, r6
   11f84:	mov	r1, #125	; 0x7d
   11f88:	mov	r0, r4
   11f8c:	ldr	sl, [r8]
   11f90:	bl	2e760 <fputs@plt+0x1d64c>
   11f94:	mov	r3, r5
   11f98:	mov	r2, sl
   11f9c:	mov	r1, r0
   11fa0:	mov	r0, r4
   11fa4:	bl	24588 <fputs@plt+0x13474>
   11fa8:	ldr	r1, [pc, #84]	; 12004 <fputs@plt+0xef0>
   11fac:	mov	r2, r9
   11fb0:	add	r1, pc, r1
   11fb4:	ldr	r0, [r7]
   11fb8:	bl	42ec4 <fputs@plt+0x31db0>
   11fbc:	subs	r2, r0, #0
   11fc0:	beq	11ff8 <fputs@plt+0xee4>
   11fc4:	mov	r1, r6
   11fc8:	mov	r0, r4
   11fcc:	bl	2eabc <fputs@plt+0x1d9a8>
   11fd0:	mov	r1, r8
   11fd4:	mov	r0, r7
   11fd8:	bl	11ce8 <fputs@plt+0xbd4>
   11fdc:	subs	r2, r0, #0
   11fe0:	beq	11ff8 <fputs@plt+0xee4>
   11fe4:	mov	r0, r4
   11fe8:	mov	r1, #1
   11fec:	add	sp, sp, #12
   11ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ff4:	b	2eabc <fputs@plt+0x1d9a8>
   11ff8:	add	sp, sp, #12
   11ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12000:			; <UNDEFINED> instruction: 0xfff0bdc0
   12004:	andeq	r2, r8, ip, lsl fp
   12008:	push	{r4, r5, r6, lr}
   1200c:	ldr	r4, [r0]
   12010:	ldr	r3, [r4, #16]
   12014:	ldr	r3, [r3, #20]
   12018:	cmp	r3, #0
   1201c:	beq	1206c <fputs@plt+0xf58>
   12020:	ldrb	r2, [r4, #67]	; 0x43
   12024:	cmp	r2, #0
   12028:	beq	12038 <fputs@plt+0xf24>
   1202c:	ldrb	r5, [r3, #8]
   12030:	cmp	r5, #0
   12034:	beq	1204c <fputs@plt+0xf38>
   12038:	ldr	r1, [pc, #52]	; 12074 <fputs@plt+0xf60>
   1203c:	add	r1, pc, r1
   12040:	bl	39630 <fputs@plt+0x2851c>
   12044:	mov	r0, #1
   12048:	pop	{r4, r5, r6, pc}
   1204c:	mov	r0, r3
   12050:	bl	54f10 <fputs@plt+0x43dfc>
   12054:	ldr	r3, [r4, #16]
   12058:	mov	r0, r4
   1205c:	str	r5, [r3, #20]
   12060:	bl	242c0 <fputs@plt+0x131ac>
   12064:	mov	r0, r5
   12068:	pop	{r4, r5, r6, pc}
   1206c:	mov	r0, r3
   12070:	pop	{r4, r5, r6, pc}
   12074:	strdeq	r2, [r8], -ip
   12078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1207c:	mov	sl, r1
   12080:	ldr	r8, [r1, #40]	; 0x28
   12084:	sub	sp, sp, #28
   12088:	mov	r5, r0
   1208c:	add	r8, r8, #16
   12090:	mov	r3, #1
   12094:	mov	r4, #0
   12098:	ldr	r6, [r0, #8]
   1209c:	str	r4, [sp, #12]
   120a0:	strb	r3, [r1]
   120a4:	ldr	r3, [sl, #44]	; 0x2c
   120a8:	ldr	r2, [sp, #12]
   120ac:	cmp	r2, r3
   120b0:	bge	122fc <fputs@plt+0x11e8>
   120b4:	ldr	r3, [r8, #-16]
   120b8:	ldr	fp, [r3, #20]
   120bc:	cmp	fp, #0
   120c0:	moveq	r9, #0
   120c4:	moveq	r7, r9
   120c8:	beq	12118 <fputs@plt+0x1004>
   120cc:	ldr	r3, [r5, #60]	; 0x3c
   120d0:	ldr	r7, [fp]
   120d4:	mov	r1, fp
   120d8:	cmp	r7, r3
   120dc:	suble	r3, r3, r7
   120e0:	ldrgt	r3, [r5, #76]	; 0x4c
   120e4:	ldrle	r9, [r5, #64]	; 0x40
   120e8:	addgt	r9, r3, #1
   120ec:	addgt	r3, r7, r3
   120f0:	addle	r2, r7, r9
   120f4:	strle	r3, [r5, #60]	; 0x3c
   120f8:	strgt	r3, [r5, #76]	; 0x4c
   120fc:	mov	r3, #1
   12100:	strle	r2, [r5, #64]	; 0x40
   12104:	mov	r0, r5
   12108:	str	r3, [sp]
   1210c:	mov	r2, r9
   12110:	mov	r3, #0
   12114:	bl	63ccc <fputs@plt+0x52bb8>
   12118:	ldr	r3, [r8, #-4]
   1211c:	cmp	r3, #0
   12120:	movlt	r3, #0
   12124:	strlt	r3, [sp, #8]
   12128:	blt	12150 <fputs@plt+0x103c>
   1212c:	ldr	r0, [r6, #24]
   12130:	bl	2e640 <fputs@plt+0x1d52c>
   12134:	str	r9, [sp]
   12138:	mov	r3, #1
   1213c:	ldr	r1, [r8, #-4]
   12140:	str	r0, [sp, #8]
   12144:	mov	r2, r0
   12148:	mov	r0, r5
   1214c:	bl	114a8 <fputs@plt+0x394>
   12150:	ldr	r3, [r8, #-12]
   12154:	ldrh	r3, [r3, #2]
   12158:	tst	r3, #32
   1215c:	beq	12230 <fputs@plt+0x111c>
   12160:	ldr	r2, [fp, #4]
   12164:	mov	r3, #0
   12168:	str	r8, [sp, #16]
   1216c:	str	sl, [sp, #20]
   12170:	mov	r8, r4
   12174:	mov	sl, r9
   12178:	mov	fp, r3
   1217c:	mov	r9, r6
   12180:	mov	r4, r3
   12184:	mov	r6, r5
   12188:	mov	r5, r2
   1218c:	cmp	r7, r4
   12190:	mov	r3, #20
   12194:	clz	r1, fp
   12198:	lsr	r1, r1, #5
   1219c:	movle	r1, #0
   121a0:	cmp	r1, #0
   121a4:	mul	ip, r3, r4
   121a8:	mov	r0, r6
   121ac:	add	r4, r4, #1
   121b0:	beq	121c4 <fputs@plt+0x10b0>
   121b4:	ldr	r1, [r5, ip]
   121b8:	bl	3f3a4 <fputs@plt+0x2e290>
   121bc:	mov	fp, r0
   121c0:	b	1218c <fputs@plt+0x1078>
   121c4:	cmp	fp, #0
   121c8:	mov	r4, r8
   121cc:	ldreq	r3, [r0]
   121d0:	mov	r5, r6
   121d4:	ldr	r8, [sp, #16]
   121d8:	ldreq	fp, [r3, #8]
   121dc:	cmp	r4, #0
   121e0:	mov	r6, r9
   121e4:	mov	r9, sl
   121e8:	ldr	sl, [sp, #20]
   121ec:	bne	12204 <fputs@plt+0x10f0>
   121f0:	ldr	r4, [sl, #36]	; 0x24
   121f4:	cmp	r4, #0
   121f8:	ldrne	r4, [r0, #76]	; 0x4c
   121fc:	addne	r4, r4, #1
   12200:	strne	r4, [r0, #76]	; 0x4c
   12204:	mov	r3, #0
   12208:	str	r3, [sp]
   1220c:	mov	r2, r4
   12210:	mov	r1, #34	; 0x22
   12214:	mov	r0, r6
   12218:	bl	2e760 <fputs@plt+0x1d64c>
   1221c:	mov	r2, fp
   12220:	mvn	r3, #3
   12224:	mov	r1, r0
   12228:	mov	r0, r6
   1222c:	bl	24588 <fputs@plt+0x13474>
   12230:	ldr	r2, [r8, #-8]
   12234:	ldr	fp, [r8, #-12]
   12238:	mov	r3, r9
   1223c:	str	r2, [sp]
   12240:	mov	r1, #143	; 0x8f
   12244:	mov	r2, #0
   12248:	mov	r0, r6
   1224c:	bl	2e760 <fputs@plt+0x1d64c>
   12250:	mvn	r3, #4
   12254:	mov	r2, fp
   12258:	mov	r1, r0
   1225c:	mov	r0, r6
   12260:	bl	24588 <fputs@plt+0x13474>
   12264:	ldr	r3, [r6]
   12268:	ldrb	r3, [r3, #69]	; 0x45
   1226c:	cmp	r3, #0
   12270:	bne	12280 <fputs@plt+0x116c>
   12274:	uxtb	r1, r7
   12278:	mov	r0, r6
   1227c:	bl	1f968 <fputs@plt+0xe854>
   12280:	mov	r2, r7
   12284:	mov	r1, r9
   12288:	mov	r0, r5
   1228c:	bl	22234 <fputs@plt+0x11120>
   12290:	mov	r2, r7
   12294:	mov	r1, r9
   12298:	mov	r0, r5
   1229c:	bl	22234 <fputs@plt+0x11120>
   122a0:	ldr	r3, [r5, #60]	; 0x3c
   122a4:	cmp	r7, r3
   122a8:	ldr	r3, [sp, #8]
   122ac:	strgt	r7, [r5, #60]	; 0x3c
   122b0:	strgt	r9, [r5, #64]	; 0x40
   122b4:	cmp	r3, #0
   122b8:	beq	122e8 <fputs@plt+0x11d4>
   122bc:	ldr	r2, [r6, #24]
   122c0:	mvn	r3, r3
   122c4:	ldr	r1, [r2, #120]	; 0x78
   122c8:	cmp	r1, #0
   122cc:	ldrne	r0, [r6, #32]
   122d0:	strne	r0, [r1, r3, lsl #2]
   122d4:	ldr	r3, [r6, #32]
   122d8:	mov	r0, r5
   122dc:	sub	r3, r3, #1
   122e0:	str	r3, [r2, #96]	; 0x60
   122e4:	bl	221a4 <fputs@plt+0x11090>
   122e8:	ldr	r3, [sp, #12]
   122ec:	add	r8, r8, #16
   122f0:	add	r3, r3, #1
   122f4:	str	r3, [sp, #12]
   122f8:	b	120a4 <fputs@plt+0xf90>
   122fc:	cmp	r4, #0
   12300:	beq	12320 <fputs@plt+0x120c>
   12304:	mov	r3, #0
   12308:	mov	r2, r4
   1230c:	str	r3, [sp]
   12310:	mov	r1, #45	; 0x2d
   12314:	mov	r0, r6
   12318:	bl	2e760 <fputs@plt+0x1d64c>
   1231c:	mov	r4, r0
   12320:	mov	r0, r5
   12324:	bl	221a4 <fputs@plt+0x11090>
   12328:	ldr	r7, [sl, #28]
   1232c:	mov	r8, #0
   12330:	ldr	r3, [sl, #36]	; 0x24
   12334:	mov	r0, r5
   12338:	cmp	r8, r3
   1233c:	add	r8, r8, #1
   12340:	bge	12358 <fputs@plt+0x1244>
   12344:	ldr	r2, [r7, #16]
   12348:	ldr	r1, [r7, #20]
   1234c:	bl	63848 <fputs@plt+0x52734>
   12350:	add	r7, r7, #24
   12354:	b	12330 <fputs@plt+0x121c>
   12358:	mov	r3, #0
   1235c:	strb	r3, [sl]
   12360:	bl	221a4 <fputs@plt+0x11090>
   12364:	cmp	r4, #0
   12368:	beq	123a8 <fputs@plt+0x1294>
   1236c:	ldr	r3, [r6, #32]
   12370:	ldr	r1, [r6, #24]
   12374:	sub	r2, r3, #1
   12378:	movlt	r4, r2
   1237c:	str	r2, [r1, #96]	; 0x60
   12380:	ldr	r2, [r6]
   12384:	ldrb	r2, [r2, #69]	; 0x45
   12388:	cmp	r2, #0
   1238c:	ldreq	r2, [r6, #4]
   12390:	moveq	r1, #20
   12394:	mlaeq	r4, r1, r4, r2
   12398:	ldrne	r4, [pc, #16]	; 123b0 <fputs@plt+0x129c>
   1239c:	addne	r4, pc, r4
   123a0:	addne	r4, r4, #4
   123a4:	str	r3, [r4, #8]
   123a8:	add	sp, sp, #28
   123ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123b0:	andeq	ip, r9, ip, lsr #9
   123b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   123b8:	sub	sp, sp, #68	; 0x44
   123bc:	mov	r4, r0
   123c0:	ldr	r8, [sp, #112]	; 0x70
   123c4:	str	r3, [sp, #44]	; 0x2c
   123c8:	ldr	r7, [sp, #108]	; 0x6c
   123cc:	ldrb	r3, [r8]
   123d0:	cmp	r7, #0
   123d4:	ldr	sl, [sp, #104]	; 0x68
   123d8:	str	r3, [sp, #28]
   123dc:	ldr	r3, [r8, #4]
   123e0:	streq	r7, [sp, #32]
   123e4:	str	r3, [sp, #20]
   123e8:	ldr	r3, [sp, #116]	; 0x74
   123ec:	str	r1, [sp, #24]
   123f0:	str	r3, [sp, #40]	; 0x28
   123f4:	ldr	r3, [sp, #120]	; 0x78
   123f8:	str	r2, [sp, #36]	; 0x24
   123fc:	str	r3, [sp, #56]	; 0x38
   12400:	ldrbne	r3, [r7, #1]
   12404:	ldr	r5, [r0, #8]
   12408:	strne	r3, [sp, #32]
   1240c:	cmp	sl, #0
   12410:	beq	12420 <fputs@plt+0x130c>
   12414:	ldr	r3, [sl]
   12418:	cmp	r3, #0
   1241c:	moveq	sl, #0
   12420:	ldr	r3, [sp, #32]
   12424:	cmp	sl, #0
   12428:	cmpeq	r3, #0
   1242c:	bne	1244c <fputs@plt+0x1338>
   12430:	ldr	r3, [sp, #24]
   12434:	ldr	r1, [r3, #16]
   12438:	cmp	r1, #0
   1243c:	ble	1244c <fputs@plt+0x1338>
   12440:	ldr	r2, [sp, #40]	; 0x28
   12444:	mov	r0, r5
   12448:	bl	2ef40 <fputs@plt+0x1de2c>
   1244c:	ldr	r9, [r8, #8]
   12450:	ldr	r3, [sp, #36]	; 0x24
   12454:	cmp	r9, #0
   12458:	ldr	fp, [r3]
   1245c:	bne	124a0 <fputs@plt+0x138c>
   12460:	cmp	sl, #0
   12464:	beq	12488 <fputs@plt+0x1374>
   12468:	ldr	r3, [sl]
   1246c:	ldrb	r2, [sl, #28]
   12470:	ldr	r9, [r3]
   12474:	tst	r2, #1
   12478:	ldr	r3, [r4, #76]	; 0x4c
   1247c:	addeq	r9, r9, #1
   12480:	add	r3, r3, r9
   12484:	str	r3, [r4, #76]	; 0x4c
   12488:	ldr	r3, [r4, #76]	; 0x4c
   1248c:	add	r2, r3, #1
   12490:	add	r3, fp, r3
   12494:	str	r2, [r8, #8]
   12498:	str	r3, [r4, #76]	; 0x4c
   1249c:	b	124b8 <fputs@plt+0x13a4>
   124a0:	ldr	r3, [r4, #76]	; 0x4c
   124a4:	add	r2, fp, r9
   124a8:	cmp	r2, r3
   124ac:	mov	r9, #0
   124b0:	addgt	r3, fp, r3
   124b4:	strgt	r3, [r4, #76]	; 0x4c
   124b8:	ldr	r3, [sp, #44]	; 0x2c
   124bc:	str	fp, [r8, #12]
   124c0:	cmp	r3, #0
   124c4:	movge	r3, #0
   124c8:	strge	r9, [sp, #48]	; 0x30
   124cc:	ldr	r6, [r8, #8]
   124d0:	movge	r9, r3
   124d4:	blt	1250c <fputs@plt+0x13f8>
   124d8:	cmp	r9, fp
   124dc:	add	ip, r6, r9
   124e0:	mov	r3, r9
   124e4:	ldr	r2, [sp, #44]	; 0x2c
   124e8:	mov	r1, #47	; 0x2f
   124ec:	mov	r0, r5
   124f0:	add	r9, r9, #1
   124f4:	bge	12504 <fputs@plt+0x13f0>
   124f8:	str	ip, [sp]
   124fc:	bl	2e760 <fputs@plt+0x1d64c>
   12500:	b	124d8 <fputs@plt+0x13c4>
   12504:	ldr	r9, [sp, #48]	; 0x30
   12508:	b	12548 <fputs@plt+0x1434>
   1250c:	ldr	r3, [sp, #28]
   12510:	cmp	r3, #3
   12514:	beq	12a4c <fputs@plt+0x1938>
   12518:	ldr	r2, [sp, #28]
   1251c:	sub	r3, r3, #9
   12520:	cmp	r2, #13
   12524:	cmpne	r3, #1
   12528:	movls	r3, #1
   1252c:	movhi	r3, #0
   12530:	str	r3, [sp]
   12534:	mov	r2, r6
   12538:	mov	r3, #0
   1253c:	ldr	r1, [sp, #36]	; 0x24
   12540:	mov	r0, r4
   12544:	bl	63ccc <fputs@plt+0x52bb8>
   12548:	ldr	r3, [sp, #32]
   1254c:	cmp	r3, #0
   12550:	beq	12724 <fputs@plt+0x1610>
   12554:	ldrb	r3, [r7, #1]
   12558:	cmp	r3, #1
   1255c:	beq	126c8 <fputs@plt+0x15b4>
   12560:	cmp	r3, #2
   12564:	bne	126dc <fputs@plt+0x15c8>
   12568:	ldr	r3, [r4, #76]	; 0x4c
   1256c:	ldr	r2, [r7, #8]
   12570:	add	r1, fp, r3
   12574:	str	r1, [r4, #76]	; 0x4c
   12578:	add	r3, r3, #1
   1257c:	add	r1, r5, #4
   12580:	ldr	r0, [r5]
   12584:	str	r3, [sp, #44]	; 0x2c
   12588:	bl	22894 <fputs@plt+0x11780>
   1258c:	ldr	r3, [r7, #8]
   12590:	ldr	r2, [r5]
   12594:	cmp	r3, #0
   12598:	ldrb	r2, [r2, #69]	; 0x45
   1259c:	ldrlt	r3, [r5, #32]
   125a0:	sublt	r3, r3, #1
   125a4:	cmp	r2, #0
   125a8:	moveq	r1, #20
   125ac:	ldreq	r2, [r5, #4]
   125b0:	mlaeq	r3, r1, r3, r2
   125b4:	ldrne	r3, [pc, #2172]	; 12e38 <fputs@plt+0x1d24>
   125b8:	addne	r3, pc, r3
   125bc:	addne	r3, r3, #4
   125c0:	ldr	r0, [sp, #44]	; 0x2c
   125c4:	mov	r1, #25
   125c8:	mov	r2, #1
   125cc:	str	r0, [r3, #8]
   125d0:	strb	r1, [r3]
   125d4:	str	r2, [r3, #4]
   125d8:	ldr	r3, [r5, #32]
   125dc:	mov	r7, #0
   125e0:	add	r3, fp, r3
   125e4:	str	r3, [sp, #52]	; 0x34
   125e8:	sub	r3, fp, #1
   125ec:	str	r0, [sp, #32]
   125f0:	str	r3, [sp, #48]	; 0x30
   125f4:	str	r9, [sp, #60]	; 0x3c
   125f8:	mov	r3, #20
   125fc:	cmp	r7, fp
   12600:	mul	r3, r3, r7
   12604:	mov	r0, r4
   12608:	bge	126a4 <fputs@plt+0x1590>
   1260c:	ldr	r2, [sp, #36]	; 0x24
   12610:	ldr	r2, [r2, #4]
   12614:	ldr	r1, [r2, r3]
   12618:	bl	3f3a4 <fputs@plt+0x2e290>
   1261c:	ldr	r3, [sp, #48]	; 0x30
   12620:	add	ip, r6, r7
   12624:	cmp	r7, r3
   12628:	mov	r2, ip
   1262c:	ldr	r3, [sp, #52]	; 0x34
   12630:	ldrlt	ip, [sp, #32]
   12634:	ldrge	r3, [sp, #32]
   12638:	movge	r2, ip
   1263c:	strge	r3, [sp]
   12640:	mov	r1, #78	; 0x4e
   12644:	ldrge	r3, [sp, #40]	; 0x28
   12648:	movge	r1, #79	; 0x4f
   1264c:	strlt	ip, [sp]
   12650:	add	r7, r7, #1
   12654:	mov	r9, r0
   12658:	mov	r0, r5
   1265c:	movge	r0, r5
   12660:	bl	2e760 <fputs@plt+0x1d64c>
   12664:	mov	r2, r9
   12668:	mvn	r3, #3
   1266c:	mvn	r1, #0
   12670:	mov	r0, r5
   12674:	bl	24588 <fputs@plt+0x13474>
   12678:	ldr	r3, [r5]
   1267c:	ldr	r2, [sp, #32]
   12680:	ldrb	r3, [r3, #69]	; 0x45
   12684:	add	r2, r2, #1
   12688:	str	r2, [sp, #32]
   1268c:	cmp	r3, #0
   12690:	bne	125f8 <fputs@plt+0x14e4>
   12694:	mov	r1, #128	; 0x80
   12698:	mov	r0, r5
   1269c:	bl	1f968 <fputs@plt+0xe854>
   126a0:	b	125f8 <fputs@plt+0x14e4>
   126a4:	ldr	r3, [sp, #48]	; 0x30
   126a8:	mov	r2, r6
   126ac:	str	r3, [sp]
   126b0:	mov	r1, #30
   126b4:	ldr	r3, [sp, #44]	; 0x2c
   126b8:	mov	r0, r5
   126bc:	ldr	r9, [sp, #60]	; 0x3c
   126c0:	bl	2e760 <fputs@plt+0x1d64c>
   126c4:	b	126f4 <fputs@plt+0x15e0>
   126c8:	ldr	r2, [r7, #8]
   126cc:	add	r1, r5, #4
   126d0:	ldr	r0, [r5]
   126d4:	bl	22894 <fputs@plt+0x11780>
   126d8:	b	126f4 <fputs@plt+0x15e0>
   126dc:	str	r6, [sp]
   126e0:	mov	r3, fp
   126e4:	ldr	r1, [r7, #4]
   126e8:	ldr	r2, [sp, #40]	; 0x28
   126ec:	mov	r0, r4
   126f0:	bl	114a8 <fputs@plt+0x394>
   126f4:	ldr	r3, [sp, #28]
   126f8:	cmp	sl, #0
   126fc:	sub	r7, r3, #1
   12700:	bne	12dec <fputs@plt+0x1cd8>
   12704:	ldr	r3, [sp, #24]
   12708:	ldr	r1, [r3, #16]
   1270c:	cmp	r1, #0
   12710:	ble	12da8 <fputs@plt+0x1c94>
   12714:	ldr	r2, [sp, #40]	; 0x28
   12718:	mov	r0, r5
   1271c:	bl	2ef40 <fputs@plt+0x1de2c>
   12720:	b	12da8 <fputs@plt+0x1c94>
   12724:	ldr	r3, [sp, #28]
   12728:	sub	r3, r3, #1
   1272c:	cmp	r3, #13
   12730:	addls	pc, pc, r3, lsl #2
   12734:	b	12d70 <fputs@plt+0x1c5c>
   12738:	b	12770 <fputs@plt+0x165c>
   1273c:	b	127e4 <fputs@plt+0x16d0>
   12740:	b	12a58 <fputs@plt+0x1944>
   12744:	b	12d70 <fputs@plt+0x1c5c>
   12748:	b	12800 <fputs@plt+0x16ec>
   1274c:	b	12800 <fputs@plt+0x16ec>
   12750:	b	12b2c <fputs@plt+0x1a18>
   12754:	b	12b2c <fputs@plt+0x1a18>
   12758:	b	12aa0 <fputs@plt+0x198c>
   1275c:	b	12a78 <fputs@plt+0x1964>
   12760:	b	12994 <fputs@plt+0x1880>
   12764:	b	12800 <fputs@plt+0x16ec>
   12768:	b	12aa0 <fputs@plt+0x198c>
   1276c:	b	12800 <fputs@plt+0x16ec>
   12770:	ldrb	r3, [r4, #19]
   12774:	mov	r2, r6
   12778:	mov	r1, #49	; 0x31
   1277c:	cmp	r3, #0
   12780:	subne	r3, r3, #1
   12784:	ldreq	r7, [r4, #76]	; 0x4c
   12788:	uxtbne	r3, r3
   1278c:	strbne	r3, [r4, #19]
   12790:	addne	r3, r4, r3, lsl #2
   12794:	addeq	r7, r7, #1
   12798:	ldrne	r7, [r3, #28]
   1279c:	streq	r7, [r4, #76]	; 0x4c
   127a0:	mov	r3, fp
   127a4:	str	r7, [sp]
   127a8:	mov	r0, r5
   127ac:	bl	2e760 <fputs@plt+0x1d64c>
   127b0:	mov	r3, #0
   127b4:	str	r3, [sp]
   127b8:	ldr	r2, [sp, #20]
   127bc:	mov	r3, r7
   127c0:	mov	r1, #110	; 0x6e
   127c4:	mov	r0, r5
   127c8:	bl	2e760 <fputs@plt+0x1d64c>
   127cc:	cmp	r7, #0
   127d0:	beq	12d70 <fputs@plt+0x1c5c>
   127d4:	mov	r1, r7
   127d8:	mov	r0, r4
   127dc:	bl	200f0 <fputs@plt+0xefdc>
   127e0:	b	12d70 <fputs@plt+0x1c5c>
   127e4:	str	fp, [sp]
   127e8:	mov	r3, r6
   127ec:	ldr	r2, [sp, #20]
   127f0:	mov	r1, #111	; 0x6f
   127f4:	mov	r0, r5
   127f8:	bl	2e760 <fputs@plt+0x1d64c>
   127fc:	b	12d70 <fputs@plt+0x1c5c>
   12800:	ldr	r3, [r4, #60]	; 0x3c
   12804:	add	r8, r9, #1
   12808:	cmp	r8, r3
   1280c:	suble	r3, r3, r8
   12810:	ldrle	r7, [r4, #64]	; 0x40
   12814:	ldrgt	r3, [r4, #76]	; 0x4c
   12818:	addle	r2, r8, r7
   1281c:	addgt	r7, r3, #1
   12820:	addgt	r3, r8, r3
   12824:	strle	r3, [r4, #60]	; 0x3c
   12828:	strle	r2, [r4, #64]	; 0x40
   1282c:	strgt	r3, [r4, #76]	; 0x4c
   12830:	add	r2, r9, r7
   12834:	add	r3, r9, r7
   12838:	str	r3, [sp, #32]
   1283c:	str	r2, [sp]
   12840:	mov	r3, fp
   12844:	mov	r2, r6
   12848:	mov	r1, #49	; 0x31
   1284c:	mov	r0, r5
   12850:	bl	2e760 <fputs@plt+0x1d64c>
   12854:	ldr	r3, [sp, #28]
   12858:	cmp	r3, #6
   1285c:	bne	128a4 <fputs@plt+0x1790>
   12860:	ldr	r3, [r5, #32]
   12864:	ldr	r2, [sp, #20]
   12868:	mov	fp, #0
   1286c:	add	r2, r2, #1
   12870:	add	r3, r3, #4
   12874:	mov	r1, #69	; 0x45
   12878:	str	r7, [sp]
   1287c:	str	fp, [sp, #4]
   12880:	mov	r0, r5
   12884:	str	r2, [sp, #28]
   12888:	bl	2e83c <fputs@plt+0x1d728>
   1288c:	str	fp, [sp]
   12890:	ldr	r2, [sp, #28]
   12894:	mov	r3, r7
   12898:	mov	r1, #110	; 0x6e
   1289c:	mov	r0, r5
   128a0:	bl	2e760 <fputs@plt+0x1d64c>
   128a4:	cmp	sl, #0
   128a8:	beq	128e4 <fputs@plt+0x17d0>
   128ac:	ldr	r2, [sp, #32]
   128b0:	mov	r3, #1
   128b4:	str	r2, [sp]
   128b8:	str	r3, [sp, #8]
   128bc:	ldr	r2, [sp, #24]
   128c0:	ldr	r3, [sp, #24]
   128c4:	str	r9, [sp, #12]
   128c8:	str	r6, [sp, #4]
   128cc:	mov	r1, sl
   128d0:	ldr	r3, [r3, #16]
   128d4:	ldr	r2, [r2, #12]
   128d8:	mov	r0, r4
   128dc:	bl	63ea4 <fputs@plt+0x52d90>
   128e0:	b	12970 <fputs@plt+0x185c>
   128e4:	ldrb	r3, [r4, #19]
   128e8:	ldr	r2, [sp, #20]
   128ec:	mov	r1, #74	; 0x4a
   128f0:	cmp	r3, #0
   128f4:	subne	r3, r3, #1
   128f8:	ldreq	r6, [r4, #76]	; 0x4c
   128fc:	uxtbne	r3, r3
   12900:	strbne	r3, [r4, #19]
   12904:	addne	r3, r4, r3, lsl #2
   12908:	addeq	r6, r6, #1
   1290c:	ldrne	r6, [r3, #28]
   12910:	mov	r3, #0
   12914:	streq	r6, [r4, #76]	; 0x4c
   12918:	mov	r0, r5
   1291c:	str	r3, [sp]
   12920:	mov	r3, r6
   12924:	bl	2e760 <fputs@plt+0x1d64c>
   12928:	mov	r3, r7
   1292c:	str	r6, [sp]
   12930:	ldr	r2, [sp, #20]
   12934:	mov	r1, #75	; 0x4b
   12938:	mov	r0, r5
   1293c:	bl	2e760 <fputs@plt+0x1d64c>
   12940:	ldr	r3, [r5]
   12944:	ldrb	r3, [r3, #69]	; 0x45
   12948:	cmp	r3, #0
   1294c:	bne	1295c <fputs@plt+0x1848>
   12950:	mov	r1, #8
   12954:	mov	r0, r5
   12958:	bl	1f968 <fputs@plt+0xe854>
   1295c:	cmp	r6, #0
   12960:	beq	12970 <fputs@plt+0x185c>
   12964:	mov	r1, r6
   12968:	mov	r0, r4
   1296c:	bl	200f0 <fputs@plt+0xefdc>
   12970:	mov	r2, r8
   12974:	mov	r1, r7
   12978:	mov	r0, r4
   1297c:	bl	22234 <fputs@plt+0x11120>
   12980:	ldr	r3, [r4, #60]	; 0x3c
   12984:	cmp	r8, r3
   12988:	strgt	r8, [r4, #60]	; 0x3c
   1298c:	strgt	r7, [r4, #64]	; 0x40
   12990:	b	12d70 <fputs@plt+0x1c5c>
   12994:	ldr	r3, [sp, #36]	; 0x24
   12998:	ldrb	r1, [r8, #1]
   1299c:	ldr	r3, [r3, #4]
   129a0:	ldr	r0, [r3]
   129a4:	bl	192cc <fputs@plt+0x81b8>
   129a8:	cmp	sl, #0
   129ac:	strb	r0, [r8, #1]
   129b0:	bne	12a80 <fputs@plt+0x196c>
   129b4:	ldrb	r3, [r4, #19]
   129b8:	mov	r2, r6
   129bc:	mov	r1, #49	; 0x31
   129c0:	cmp	r3, #0
   129c4:	subne	r3, r3, #1
   129c8:	ldreq	r7, [r4, #76]	; 0x4c
   129cc:	uxtbne	r3, r3
   129d0:	strbne	r3, [r4, #19]
   129d4:	addne	r3, r4, r3, lsl #2
   129d8:	addeq	r7, r7, #1
   129dc:	ldrne	r7, [r3, #28]
   129e0:	streq	r7, [r4, #76]	; 0x4c
   129e4:	mov	r3, #1
   129e8:	str	r7, [sp]
   129ec:	mov	r0, r5
   129f0:	bl	2e760 <fputs@plt+0x1d64c>
   129f4:	mov	r3, #1
   129f8:	add	r2, r8, #1
   129fc:	mov	r1, r0
   12a00:	mov	r0, r5
   12a04:	bl	24588 <fputs@plt+0x13474>
   12a08:	mov	r1, r6
   12a0c:	mov	r2, #1
   12a10:	mov	r0, r4
   12a14:	bl	22234 <fputs@plt+0x11120>
   12a18:	mov	r3, #0
   12a1c:	str	r3, [sp]
   12a20:	ldr	r2, [sp, #20]
   12a24:	mov	r3, r7
   12a28:	mov	r1, #110	; 0x6e
   12a2c:	mov	r0, r5
   12a30:	bl	2e760 <fputs@plt+0x1d64c>
   12a34:	cmp	r7, #0
   12a38:	beq	12d78 <fputs@plt+0x1c64>
   12a3c:	mov	r1, r7
   12a40:	mov	r0, r4
   12a44:	bl	200f0 <fputs@plt+0xefdc>
   12a48:	b	12d78 <fputs@plt+0x1c64>
   12a4c:	ldr	r3, [sp, #32]
   12a50:	cmp	r3, #0
   12a54:	bne	12554 <fputs@plt+0x1440>
   12a58:	mov	r2, #0
   12a5c:	str	r2, [sp]
   12a60:	ldr	r3, [sp, #20]
   12a64:	mov	r2, #1
   12a68:	mov	r1, #22
   12a6c:	mov	r0, r5
   12a70:	bl	2e760 <fputs@plt+0x1d64c>
   12a74:	b	12d70 <fputs@plt+0x1c5c>
   12a78:	cmp	sl, #0
   12a7c:	beq	12d78 <fputs@plt+0x1c64>
   12a80:	mov	r3, #1
   12a84:	str	r9, [sp, #116]	; 0x74
   12a88:	str	r6, [sp, #108]	; 0x6c
   12a8c:	str	r6, [sp, #104]	; 0x68
   12a90:	mov	r1, sl
   12a94:	mov	r0, r4
   12a98:	str	r3, [sp, #112]	; 0x70
   12a9c:	b	12ac0 <fputs@plt+0x19ac>
   12aa0:	cmp	sl, #0
   12aa4:	beq	12adc <fputs@plt+0x19c8>
   12aa8:	mov	r1, sl
   12aac:	mov	r0, r4
   12ab0:	str	r9, [sp, #116]	; 0x74
   12ab4:	str	fp, [sp, #112]	; 0x70
   12ab8:	str	r6, [sp, #108]	; 0x6c
   12abc:	str	r6, [sp, #104]	; 0x68
   12ac0:	ldr	r3, [sp, #24]
   12ac4:	ldr	r2, [sp, #24]
   12ac8:	ldr	r3, [r3, #16]
   12acc:	ldr	r2, [r2, #12]
   12ad0:	add	sp, sp, #68	; 0x44
   12ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ad8:	b	63ea4 <fputs@plt+0x52d90>
   12adc:	ldr	r3, [sp, #28]
   12ae0:	str	sl, [sp]
   12ae4:	cmp	r3, #13
   12ae8:	bne	12b04 <fputs@plt+0x19f0>
   12aec:	ldr	r2, [r8, #4]
   12af0:	mov	r3, #0
   12af4:	mov	r1, #18
   12af8:	mov	r0, r5
   12afc:	bl	2e760 <fputs@plt+0x1d64c>
   12b00:	b	12d78 <fputs@plt+0x1c64>
   12b04:	mov	r2, r6
   12b08:	mov	r3, fp
   12b0c:	mov	r1, #33	; 0x21
   12b10:	mov	r0, r5
   12b14:	bl	2e760 <fputs@plt+0x1d64c>
   12b18:	mov	r2, fp
   12b1c:	mov	r1, r6
   12b20:	mov	r0, r4
   12b24:	bl	22234 <fputs@plt+0x11120>
   12b28:	b	12d78 <fputs@plt+0x1c64>
   12b2c:	ldrb	r3, [r4, #19]
   12b30:	ldr	r2, [r8, #16]
   12b34:	cmp	r3, #0
   12b38:	subne	r3, r3, #1
   12b3c:	str	r2, [sp, #40]	; 0x28
   12b40:	uxtbne	r3, r3
   12b44:	ldr	r2, [r2]
   12b48:	strbne	r3, [r4, #19]
   12b4c:	addne	r3, r4, r3, lsl #2
   12b50:	ldreq	r3, [r4, #76]	; 0x4c
   12b54:	ldrne	r3, [r3, #28]
   12b58:	str	r2, [sp, #36]	; 0x24
   12b5c:	addeq	r3, r3, #1
   12b60:	ldr	r2, [sp, #36]	; 0x24
   12b64:	streq	r3, [r4, #76]	; 0x4c
   12b68:	streq	r3, [sp, #32]
   12b6c:	strne	r3, [sp, #32]
   12b70:	ldr	r3, [r4, #60]	; 0x3c
   12b74:	add	r8, r2, #2
   12b78:	cmp	r8, r3
   12b7c:	suble	r3, r3, r8
   12b80:	ldrgt	r3, [r4, #76]	; 0x4c
   12b84:	ldrle	r9, [r4, #64]	; 0x40
   12b88:	addgt	r9, r3, #1
   12b8c:	addgt	r3, r8, r3
   12b90:	strle	r3, [r4, #60]	; 0x3c
   12b94:	strgt	r3, [r4, #76]	; 0x4c
   12b98:	ldr	r3, [sp, #28]
   12b9c:	addle	r2, r8, r9
   12ba0:	strle	r2, [r4, #64]	; 0x40
   12ba4:	cmp	r3, #8
   12ba8:	ldr	r3, [sp, #36]	; 0x24
   12bac:	movne	r7, #0
   12bb0:	add	r3, r3, r9
   12bb4:	str	r3, [sp, #44]	; 0x2c
   12bb8:	add	r3, r3, #1
   12bbc:	str	r3, [sp, #48]	; 0x30
   12bc0:	bne	12bf8 <fputs@plt+0x1ae4>
   12bc4:	ldr	r2, [sp, #20]
   12bc8:	mov	r3, #0
   12bcc:	add	r2, r2, #1
   12bd0:	mov	r1, #69	; 0x45
   12bd4:	str	r6, [sp]
   12bd8:	mov	r0, r5
   12bdc:	bl	2e760 <fputs@plt+0x1d64c>
   12be0:	mvn	r3, #13
   12be4:	mov	r2, fp
   12be8:	mov	r7, r0
   12bec:	mov	r1, r0
   12bf0:	mov	r0, r5
   12bf4:	bl	24588 <fputs@plt+0x13474>
   12bf8:	ldr	r3, [sp, #48]	; 0x30
   12bfc:	mov	r2, r6
   12c00:	str	r3, [sp]
   12c04:	mov	r1, #49	; 0x31
   12c08:	mov	r3, fp
   12c0c:	mov	r0, r5
   12c10:	bl	2e760 <fputs@plt+0x1d64c>
   12c14:	ldr	r3, [sp, #28]
   12c18:	cmp	r3, #8
   12c1c:	bne	12c5c <fputs@plt+0x1b48>
   12c20:	mov	r2, #0
   12c24:	str	r2, [sp]
   12c28:	ldr	r2, [sp, #20]
   12c2c:	ldr	r3, [sp, #48]	; 0x30
   12c30:	add	r2, r2, #1
   12c34:	mov	r1, #110	; 0x6e
   12c38:	mov	r0, r5
   12c3c:	bl	2e760 <fputs@plt+0x1d64c>
   12c40:	ldr	r3, [r5]
   12c44:	ldrb	r3, [r3, #69]	; 0x45
   12c48:	cmp	r3, #0
   12c4c:	bne	12c5c <fputs@plt+0x1b48>
   12c50:	mov	r1, #16
   12c54:	mov	r0, r5
   12c58:	bl	1f968 <fputs@plt+0xe854>
   12c5c:	mov	fp, #0
   12c60:	ldr	r2, [sp, #36]	; 0x24
   12c64:	add	r3, r9, fp
   12c68:	cmp	fp, r2
   12c6c:	mov	r1, #31
   12c70:	mov	r0, r5
   12c74:	bge	12ca8 <fputs@plt+0x1b94>
   12c78:	ldr	r2, [sp, #40]	; 0x28
   12c7c:	mov	ip, #20
   12c80:	ldr	r2, [r2, #4]
   12c84:	mla	r2, ip, fp, r2
   12c88:	mov	ip, #0
   12c8c:	add	fp, fp, #1
   12c90:	ldrh	r2, [r2, #16]
   12c94:	str	ip, [sp]
   12c98:	add	r2, r2, r6
   12c9c:	sub	r2, r2, #1
   12ca0:	bl	2e760 <fputs@plt+0x1d64c>
   12ca4:	b	12c60 <fputs@plt+0x1b4c>
   12ca8:	mov	r6, #0
   12cac:	ldr	r3, [sp, #44]	; 0x2c
   12cb0:	ldr	r2, [sp, #20]
   12cb4:	mov	r1, #73	; 0x49
   12cb8:	str	r6, [sp]
   12cbc:	bl	2e760 <fputs@plt+0x1d64c>
   12cc0:	ldr	r3, [sp, #32]
   12cc4:	mov	r2, r9
   12cc8:	str	r3, [sp]
   12ccc:	mov	r1, #49	; 0x31
   12cd0:	mov	r3, r8
   12cd4:	mov	r0, r5
   12cd8:	bl	2e760 <fputs@plt+0x1d64c>
   12cdc:	str	r6, [sp]
   12ce0:	ldr	r2, [sp, #20]
   12ce4:	ldr	r3, [sp, #32]
   12ce8:	mov	r1, #110	; 0x6e
   12cec:	mov	r0, r5
   12cf0:	bl	2e760 <fputs@plt+0x1d64c>
   12cf4:	cmp	r7, r6
   12cf8:	beq	12d38 <fputs@plt+0x1c24>
   12cfc:	ldr	r3, [r5, #32]
   12d00:	ldr	r1, [r5, #24]
   12d04:	sub	r2, r3, #1
   12d08:	movlt	r7, r2
   12d0c:	str	r2, [r1, #96]	; 0x60
   12d10:	ldr	r2, [r5]
   12d14:	ldrb	r2, [r2, #69]	; 0x45
   12d18:	cmp	r2, #0
   12d1c:	moveq	r1, #20
   12d20:	ldreq	r2, [r5, #4]
   12d24:	mlaeq	r7, r1, r7, r2
   12d28:	ldrne	r7, [pc, #268]	; 12e3c <fputs@plt+0x1d28>
   12d2c:	addne	r7, pc, r7
   12d30:	addne	r7, r7, #4
   12d34:	str	r3, [r7, #8]
   12d38:	ldr	r3, [sp, #32]
   12d3c:	cmp	r3, #0
   12d40:	beq	12d50 <fputs@plt+0x1c3c>
   12d44:	mov	r1, r3
   12d48:	mov	r0, r4
   12d4c:	bl	200f0 <fputs@plt+0xefdc>
   12d50:	mov	r2, r8
   12d54:	mov	r1, r9
   12d58:	mov	r0, r4
   12d5c:	bl	22234 <fputs@plt+0x11120>
   12d60:	ldr	r3, [r4, #60]	; 0x3c
   12d64:	cmp	r8, r3
   12d68:	strgt	r8, [r4, #60]	; 0x3c
   12d6c:	strgt	r9, [r4, #64]	; 0x40
   12d70:	cmp	sl, #0
   12d74:	bne	12e30 <fputs@plt+0x1d1c>
   12d78:	ldr	r3, [sp, #24]
   12d7c:	ldr	r2, [r3, #12]
   12d80:	cmp	r2, #0
   12d84:	beq	12e30 <fputs@plt+0x1d1c>
   12d88:	mov	r1, #0
   12d8c:	str	r1, [sp, #104]	; 0x68
   12d90:	ldr	r3, [sp, #56]	; 0x38
   12d94:	mov	r0, r5
   12d98:	mov	r1, #141	; 0x8d
   12d9c:	add	sp, sp, #68	; 0x44
   12da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12da4:	b	2e760 <fputs@plt+0x1d64c>
   12da8:	cmp	r7, #13
   12dac:	addls	pc, pc, r7, lsl #2
   12db0:	b	12d78 <fputs@plt+0x1c64>
   12db4:	b	12770 <fputs@plt+0x165c>
   12db8:	b	127e4 <fputs@plt+0x16d0>
   12dbc:	b	12a58 <fputs@plt+0x1944>
   12dc0:	b	12d78 <fputs@plt+0x1c64>
   12dc4:	b	12800 <fputs@plt+0x16ec>
   12dc8:	b	12800 <fputs@plt+0x16ec>
   12dcc:	b	12b2c <fputs@plt+0x1a18>
   12dd0:	b	12b2c <fputs@plt+0x1a18>
   12dd4:	b	12adc <fputs@plt+0x19c8>
   12dd8:	b	12d78 <fputs@plt+0x1c64>
   12ddc:	b	12994 <fputs@plt+0x1880>
   12de0:	b	12800 <fputs@plt+0x16ec>
   12de4:	b	12adc <fputs@plt+0x19c8>
   12de8:	b	12800 <fputs@plt+0x16ec>
   12dec:	cmp	r7, #13
   12df0:	addls	pc, pc, r7, lsl #2
   12df4:	b	12e30 <fputs@plt+0x1d1c>
   12df8:	b	12770 <fputs@plt+0x165c>
   12dfc:	b	127e4 <fputs@plt+0x16d0>
   12e00:	b	12a58 <fputs@plt+0x1944>
   12e04:	b	12e30 <fputs@plt+0x1d1c>
   12e08:	b	12800 <fputs@plt+0x16ec>
   12e0c:	b	12800 <fputs@plt+0x16ec>
   12e10:	b	12b2c <fputs@plt+0x1a18>
   12e14:	b	12b2c <fputs@plt+0x1a18>
   12e18:	b	12aa0 <fputs@plt+0x198c>
   12e1c:	b	12a78 <fputs@plt+0x1964>
   12e20:	b	12994 <fputs@plt+0x1880>
   12e24:	b	12800 <fputs@plt+0x16ec>
   12e28:	b	12aa0 <fputs@plt+0x198c>
   12e2c:	b	12800 <fputs@plt+0x16ec>
   12e30:	add	sp, sp, #68	; 0x44
   12e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e38:	muleq	r9, r0, r2
   12e3c:	andeq	fp, r9, ip, lsl fp
   12e40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12e44:	mov	r8, r0
   12e48:	ldr	r7, [r0]
   12e4c:	mov	r9, r1
   12e50:	mov	r6, #0
   12e54:	ldr	r5, [r7, #16]
   12e58:	ldr	r3, [r7, #20]
   12e5c:	cmp	r6, r3
   12e60:	bge	12ea0 <fputs@plt+0x1d8c>
   12e64:	ldr	r3, [r5, #12]
   12e68:	ldr	r4, [r3, #16]
   12e6c:	cmp	r4, #0
   12e70:	mov	r3, r9
   12e74:	mov	r0, r8
   12e78:	beq	12e94 <fputs@plt+0x1d80>
   12e7c:	ldr	r1, [r4, #8]
   12e80:	add	r2, r1, #64	; 0x40
   12e84:	ldr	r1, [r1, #8]
   12e88:	bl	6597c <fputs@plt+0x54868>
   12e8c:	ldr	r4, [r4]
   12e90:	b	12e6c <fputs@plt+0x1d58>
   12e94:	add	r6, r6, #1
   12e98:	add	r5, r5, #16
   12e9c:	b	12e58 <fputs@plt+0x1d44>
   12ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12ea4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ea8:	sub	sp, sp, #156	; 0x9c
   12eac:	ldr	sl, [r0, #8]
   12eb0:	str	r3, [sp, #76]	; 0x4c
   12eb4:	ldr	r3, [r0]
   12eb8:	ldr	ip, [sp, #200]	; 0xc8
   12ebc:	str	r3, [sp, #72]	; 0x48
   12ec0:	ldrb	r3, [sp, #204]	; 0xcc
   12ec4:	adds	ip, ip, #0
   12ec8:	movne	ip, #1
   12ecc:	str	r3, [sp, #88]	; 0x58
   12ed0:	ldrb	r3, [sp, #208]	; 0xd0
   12ed4:	cmp	sl, #0
   12ed8:	mov	r9, r0
   12edc:	str	ip, [sp, #100]	; 0x64
   12ee0:	mov	r8, r1
   12ee4:	str	r2, [sp, #56]	; 0x38
   12ee8:	str	r3, [sp, #44]	; 0x2c
   12eec:	bne	12ef8 <fputs@plt+0x1de4>
   12ef0:	bl	2e7d4 <fputs@plt+0x1d6c0>
   12ef4:	mov	sl, r0
   12ef8:	ldrb	r3, [r8, #42]	; 0x2a
   12efc:	ldrsh	r2, [r8, #34]	; 0x22
   12f00:	ands	r3, r3, #32
   12f04:	str	r2, [sp, #40]	; 0x28
   12f08:	ldrne	fp, [r8, #8]
   12f0c:	beq	12f38 <fputs@plt+0x1e24>
   12f10:	cmp	fp, #0
   12f14:	beq	13cd4 <fputs@plt+0x2bc0>
   12f18:	ldrb	r3, [fp, #55]	; 0x37
   12f1c:	and	r3, r3, #3
   12f20:	cmp	r3, #2
   12f24:	ldrne	fp, [fp, #20]
   12f28:	bne	12f10 <fputs@plt+0x1dfc>
   12f2c:	ldrh	r3, [fp, #50]	; 0x32
   12f30:	str	r3, [sp, #36]	; 0x24
   12f34:	b	12f44 <fputs@plt+0x1e30>
   12f38:	mov	fp, r3
   12f3c:	mov	r3, #1
   12f40:	str	r3, [sp, #36]	; 0x24
   12f44:	ldr	r3, [pc, #3472]	; 13cdc <fputs@plt+0x2bc8>
   12f48:	ldr	r2, [sp, #196]	; 0xc4
   12f4c:	add	r3, pc, r3
   12f50:	add	r3, r3, #4
   12f54:	str	r3, [sp, #52]	; 0x34
   12f58:	ldr	r3, [pc, #3456]	; 13ce0 <fputs@plt+0x2bcc>
   12f5c:	add	r7, r2, #1
   12f60:	mov	r6, #0
   12f64:	add	r3, pc, r3
   12f68:	str	r3, [sp, #48]	; 0x30
   12f6c:	ldr	r3, [sp, #40]	; 0x28
   12f70:	cmp	r6, r3
   12f74:	bge	13118 <fputs@plt+0x2004>
   12f78:	ldrsh	r3, [r8, #32]
   12f7c:	cmp	r6, r3
   12f80:	beq	1310c <fputs@plt+0x1ff8>
   12f84:	ldr	r3, [sp, #220]	; 0xdc
   12f88:	cmp	r3, #0
   12f8c:	beq	12f9c <fputs@plt+0x1e88>
   12f90:	ldr	r3, [r3, r6, lsl #2]
   12f94:	cmp	r3, #0
   12f98:	blt	1310c <fputs@plt+0x1ff8>
   12f9c:	ldr	r2, [r8, #4]
   12fa0:	lsl	r5, r6, #4
   12fa4:	add	r3, r2, r5
   12fa8:	ldrb	r4, [r3, #12]
   12fac:	cmp	r4, #0
   12fb0:	beq	1310c <fputs@plt+0x1ff8>
   12fb4:	ldr	r1, [sp, #44]	; 0x2c
   12fb8:	cmp	r1, #10
   12fbc:	movne	r4, r1
   12fc0:	bne	12fcc <fputs@plt+0x1eb8>
   12fc4:	cmp	r4, #10
   12fc8:	beq	13004 <fputs@plt+0x1ef0>
   12fcc:	cmp	r4, #5
   12fd0:	bne	12fe4 <fputs@plt+0x1ed0>
   12fd4:	ldr	r3, [r3, #4]
   12fd8:	cmp	r3, #0
   12fdc:	bne	130a0 <fputs@plt+0x1f8c>
   12fe0:	b	13004 <fputs@plt+0x1ef0>
   12fe4:	sub	r3, r4, #1
   12fe8:	cmp	r3, #3
   12fec:	addls	pc, pc, r3, lsl #2
   12ff0:	b	130a0 <fputs@plt+0x1f8c>
   12ff4:	b	1301c <fputs@plt+0x1f08>
   12ff8:	b	13004 <fputs@plt+0x1ef0>
   12ffc:	b	1301c <fputs@plt+0x1f08>
   13000:	b	13080 <fputs@plt+0x1f6c>
   13004:	ldr	r3, [r9, #416]	; 0x1a0
   13008:	mov	r4, #2
   1300c:	cmp	r3, #0
   13010:	moveq	r3, r9
   13014:	mov	r1, #1
   13018:	strb	r1, [r3, #21]
   1301c:	ldr	r3, [r2, r5]
   13020:	ldr	r1, [sp, #48]	; 0x30
   13024:	ldr	r2, [r8]
   13028:	ldr	r0, [sp, #72]	; 0x48
   1302c:	bl	42ec4 <fputs@plt+0x31db0>
   13030:	mov	r3, r4
   13034:	ldr	r2, [pc, #3240]	; 13ce4 <fputs@plt+0x2bd0>
   13038:	mov	r1, #20
   1303c:	str	r7, [sp]
   13040:	mov	r5, r0
   13044:	mov	r0, sl
   13048:	bl	2e760 <fputs@plt+0x1d64c>
   1304c:	mvn	r3, #0
   13050:	mov	r2, r5
   13054:	mov	r1, r0
   13058:	mov	r0, sl
   1305c:	bl	24588 <fputs@plt+0x13474>
   13060:	ldr	r3, [sl]
   13064:	ldrb	r3, [r3, #69]	; 0x45
   13068:	cmp	r3, #0
   1306c:	bne	1310c <fputs@plt+0x1ff8>
   13070:	mov	r1, #1
   13074:	mov	r0, sl
   13078:	bl	1f968 <fputs@plt+0xe854>
   1307c:	b	1310c <fputs@plt+0x1ff8>
   13080:	mov	r3, #0
   13084:	str	r3, [sp]
   13088:	mov	r2, r7
   1308c:	ldr	r3, [sp, #212]	; 0xd4
   13090:	mov	r1, #76	; 0x4c
   13094:	mov	r0, sl
   13098:	bl	2e760 <fputs@plt+0x1d64c>
   1309c:	b	1310c <fputs@plt+0x1ff8>
   130a0:	mov	r3, #0
   130a4:	str	r3, [sp]
   130a8:	mov	r2, r7
   130ac:	mov	r1, #77	; 0x4d
   130b0:	mov	r0, sl
   130b4:	bl	2e760 <fputs@plt+0x1d64c>
   130b8:	ldr	r3, [r8, #4]
   130bc:	mov	r2, r7
   130c0:	add	r5, r3, r5
   130c4:	ldr	r1, [r5, #4]
   130c8:	mov	r4, r0
   130cc:	mov	r0, r9
   130d0:	bl	63848 <fputs@plt+0x52734>
   130d4:	ldr	r3, [sl, #32]
   130d8:	ldr	r1, [sl]
   130dc:	ldr	r0, [sl, #24]
   130e0:	sub	r2, r3, #1
   130e4:	cmp	r4, #0
   130e8:	str	r2, [r0, #96]	; 0x60
   130ec:	ldrb	r1, [r1, #69]	; 0x45
   130f0:	movlt	r4, r2
   130f4:	cmp	r1, #0
   130f8:	moveq	r1, #20
   130fc:	ldreq	r2, [sl, #4]
   13100:	ldrne	r4, [sp, #52]	; 0x34
   13104:	mlaeq	r4, r1, r4, r2
   13108:	str	r3, [r4, #8]
   1310c:	add	r6, r6, #1
   13110:	add	r7, r7, #1
   13114:	b	12f6c <fputs@plt+0x1e58>
   13118:	ldr	r7, [r8, #24]
   1311c:	cmp	r7, #0
   13120:	bne	13150 <fputs@plt+0x203c>
   13124:	ldr	r3, [sp, #88]	; 0x58
   13128:	adds	r3, r3, #0
   1312c:	movne	r3, #1
   13130:	cmp	fp, #0
   13134:	movne	r3, #0
   13138:	cmp	r3, #0
   1313c:	streq	r3, [sp, #48]	; 0x30
   13140:	streq	r3, [sp, #40]	; 0x28
   13144:	streq	r3, [sp, #52]	; 0x34
   13148:	beq	135e0 <fputs@plt+0x24cc>
   1314c:	b	132d0 <fputs@plt+0x21bc>
   13150:	ldr	r3, [sp, #72]	; 0x48
   13154:	ldr	r4, [r3, #24]
   13158:	ands	r4, r4, #8192	; 0x2000
   1315c:	bne	13124 <fputs@plt+0x2010>
   13160:	ldr	r3, [sp, #196]	; 0xc4
   13164:	ldr	r6, [sp, #44]	; 0x2c
   13168:	add	r3, r3, #1
   1316c:	str	r3, [r9, #100]	; 0x64
   13170:	add	r3, sp, #124	; 0x7c
   13174:	cmp	r6, #10
   13178:	str	r3, [sp, #40]	; 0x28
   1317c:	ldr	r3, [pc, #2916]	; 13ce8 <fputs@plt+0x2bd4>
   13180:	moveq	r6, #2
   13184:	add	r3, pc, r3
   13188:	str	r3, [sp, #52]	; 0x34
   1318c:	str	fp, [sp, #60]	; 0x3c
   13190:	str	r8, [sp, #48]	; 0x30
   13194:	ldr	r3, [r7]
   13198:	cmp	r4, r3
   1319c:	bge	132c4 <fputs@plt+0x21b0>
   131a0:	mov	r3, #20
   131a4:	ldr	r2, [sp, #220]	; 0xdc
   131a8:	mul	fp, r3, r4
   131ac:	ldr	r3, [r7, #4]
   131b0:	cmp	r2, #0
   131b4:	ldr	r8, [r3, fp]
   131b8:	bne	13200 <fputs@plt+0x20ec>
   131bc:	ldr	r0, [sl, #24]
   131c0:	bl	2e640 <fputs@plt+0x1d52c>
   131c4:	mov	r1, r8
   131c8:	mov	r3, #16
   131cc:	mov	r2, r0
   131d0:	mov	r5, r0
   131d4:	mov	r0, r9
   131d8:	bl	64dbc <fputs@plt+0x53ca8>
   131dc:	cmp	r6, #4
   131e0:	bne	13258 <fputs@plt+0x2144>
   131e4:	mov	r2, #0
   131e8:	str	r2, [sp]
   131ec:	ldr	r3, [sp, #212]	; 0xd4
   131f0:	mov	r1, #13
   131f4:	mov	r0, sl
   131f8:	bl	2e760 <fputs@plt+0x1d64c>
   131fc:	b	13298 <fputs@plt+0x2184>
   13200:	mov	r2, #28
   13204:	mov	r1, #0
   13208:	ldr	r0, [sp, #40]	; 0x28
   1320c:	bl	10ee0 <memset@plt>
   13210:	ldr	r3, [sp, #52]	; 0x34
   13214:	cmp	r8, #0
   13218:	str	r3, [sp, #128]	; 0x80
   1321c:	ldr	r3, [sp, #220]	; 0xdc
   13220:	str	r3, [sp, #148]	; 0x94
   13224:	beq	13234 <fputs@plt+0x2120>
   13228:	mov	r1, r8
   1322c:	ldr	r0, [sp, #40]	; 0x28
   13230:	bl	22d30 <fputs@plt+0x11c1c>
   13234:	ldr	r3, [sp, #88]	; 0x58
   13238:	cmp	r3, #0
   1323c:	ldrbeq	r3, [sp, #144]	; 0x90
   13240:	biceq	r3, r3, #2
   13244:	strbeq	r3, [sp, #144]	; 0x90
   13248:	ldrb	r3, [sp, #144]	; 0x90
   1324c:	cmp	r3, #0
   13250:	beq	132bc <fputs@plt+0x21a8>
   13254:	b	131bc <fputs@plt+0x20a8>
   13258:	ldr	r3, [r7, #4]
   1325c:	mov	r0, #3
   13260:	add	fp, r3, fp
   13264:	mov	r1, #0
   13268:	ldr	r3, [fp, #4]
   1326c:	cmp	r3, #0
   13270:	ldreq	r3, [sp, #48]	; 0x30
   13274:	ldreq	r3, [r3]
   13278:	cmp	r6, #5
   1327c:	moveq	r6, #2
   13280:	str	r0, [sp, #4]
   13284:	str	r1, [sp]
   13288:	mov	r2, r6
   1328c:	ldr	r1, [pc, #2648]	; 13cec <fputs@plt+0x2bd8>
   13290:	mov	r0, r9
   13294:	bl	2e8c4 <fputs@plt+0x1d7b0>
   13298:	ldr	r2, [sl, #24]
   1329c:	mvn	r5, r5
   132a0:	ldr	r3, [r2, #120]	; 0x78
   132a4:	cmp	r3, #0
   132a8:	ldrne	r1, [sl, #32]
   132ac:	strne	r1, [r3, r5, lsl #2]
   132b0:	ldr	r3, [sl, #32]
   132b4:	sub	r3, r3, #1
   132b8:	str	r3, [r2, #96]	; 0x60
   132bc:	add	r4, r4, #1
   132c0:	b	13194 <fputs@plt+0x2080>
   132c4:	ldr	fp, [sp, #60]	; 0x3c
   132c8:	ldr	r8, [sp, #48]	; 0x30
   132cc:	b	13124 <fputs@plt+0x2010>
   132d0:	ldr	r0, [sl, #24]
   132d4:	bl	2e640 <fputs@plt+0x1d52c>
   132d8:	ldr	r3, [sp, #44]	; 0x2c
   132dc:	cmp	r3, #10
   132e0:	movne	r5, r3
   132e4:	mov	r4, r0
   132e8:	bne	132f8 <fputs@plt+0x21e4>
   132ec:	ldrb	r5, [r8, #43]	; 0x2b
   132f0:	cmp	r5, #10
   132f4:	beq	13308 <fputs@plt+0x21f4>
   132f8:	ldr	r3, [sp, #200]	; 0xc8
   132fc:	cmp	r3, #0
   13300:	beq	13358 <fputs@plt+0x2244>
   13304:	b	13320 <fputs@plt+0x220c>
   13308:	ldr	r3, [sp, #200]	; 0xc8
   1330c:	cmp	r3, #0
   13310:	streq	r3, [sp, #40]	; 0x28
   13314:	moveq	r5, #2
   13318:	beq	133d0 <fputs@plt+0x22bc>
   1331c:	mov	r5, #2
   13320:	ldr	r3, [sp, #200]	; 0xc8
   13324:	ldr	r2, [sp, #196]	; 0xc4
   13328:	str	r3, [sp]
   1332c:	mov	r1, #79	; 0x4f
   13330:	mov	r3, r4
   13334:	mov	r0, sl
   13338:	bl	2e760 <fputs@plt+0x1d64c>
   1333c:	ldr	r3, [sl]
   13340:	ldrb	r3, [r3, #69]	; 0x45
   13344:	cmp	r3, #0
   13348:	bne	13358 <fputs@plt+0x2244>
   1334c:	mov	r1, #144	; 0x90
   13350:	mov	r0, sl
   13354:	bl	1f968 <fputs@plt+0xe854>
   13358:	ldr	r2, [sp, #44]	; 0x2c
   1335c:	sub	r3, r5, #5
   13360:	cmp	r2, #5
   13364:	clz	r3, r3
   13368:	lsr	r3, r3, #5
   1336c:	moveq	r3, #0
   13370:	cmp	r3, #0
   13374:	ldrne	r3, [r8, #8]
   13378:	beq	133cc <fputs@plt+0x22b8>
   1337c:	cmp	r3, #0
   13380:	beq	133c0 <fputs@plt+0x22ac>
   13384:	ldrb	r2, [r3, #54]	; 0x36
   13388:	sub	r2, r2, #3
   1338c:	cmp	r2, #1
   13390:	bhi	133b8 <fputs@plt+0x22a4>
   13394:	mov	r3, #0
   13398:	str	r3, [sp]
   1339c:	mov	r2, r3
   133a0:	mov	r1, #13
   133a4:	mov	r0, sl
   133a8:	bl	2e760 <fputs@plt+0x1d64c>
   133ac:	mov	r5, #5
   133b0:	str	r0, [sp, #40]	; 0x28
   133b4:	b	133d0 <fputs@plt+0x22bc>
   133b8:	ldr	r3, [r3, #20]
   133bc:	b	1337c <fputs@plt+0x2268>
   133c0:	str	r3, [sp, #40]	; 0x28
   133c4:	mov	r5, #5
   133c8:	b	133d0 <fputs@plt+0x22bc>
   133cc:	str	r3, [sp, #40]	; 0x28
   133d0:	ldr	r3, [sp, #196]	; 0xc4
   133d4:	ldr	r2, [sp, #76]	; 0x4c
   133d8:	str	r3, [sp]
   133dc:	mov	r1, #70	; 0x46
   133e0:	mov	r3, r4
   133e4:	mov	r0, sl
   133e8:	bl	2e760 <fputs@plt+0x1d64c>
   133ec:	sub	r3, r5, #1
   133f0:	cmp	r3, #4
   133f4:	addls	pc, pc, r3, lsl #2
   133f8:	b	13410 <fputs@plt+0x22fc>
   133fc:	b	13414 <fputs@plt+0x2300>
   13400:	b	13414 <fputs@plt+0x2300>
   13404:	b	13414 <fputs@plt+0x2300>
   13408:	b	1352c <fputs@plt+0x2418>
   1340c:	b	13430 <fputs@plt+0x231c>
   13410:	mov	r5, #2
   13414:	mov	r1, r5
   13418:	mov	r2, r8
   1341c:	mov	r0, r9
   13420:	bl	11d90 <fputs@plt+0xc7c>
   13424:	mov	r3, #0
   13428:	str	r3, [sp, #52]	; 0x34
   1342c:	b	13548 <fputs@plt+0x2434>
   13430:	ldr	r3, [sp, #72]	; 0x48
   13434:	ldr	r3, [r3, #24]
   13438:	tst	r3, #262144	; 0x40000
   1343c:	bne	13464 <fputs@plt+0x2350>
   13440:	mov	r3, #0
   13444:	mov	r2, r3
   13448:	mov	r1, r8
   1344c:	ldr	r0, [r9]
   13450:	bl	20188 <fputs@plt+0xf074>
   13454:	cmp	r0, #0
   13458:	beq	134e0 <fputs@plt+0x23cc>
   1345c:	mov	r2, #0
   13460:	b	13484 <fputs@plt+0x2370>
   13464:	mov	r3, #0
   13468:	mov	r2, #109	; 0x6d
   1346c:	str	r3, [sp]
   13470:	mov	r1, r8
   13474:	mov	r0, r9
   13478:	bl	20488 <fputs@plt+0xf374>
   1347c:	subs	r2, r0, #0
   13480:	beq	13440 <fputs@plt+0x232c>
   13484:	ldr	r3, [r9, #416]	; 0x1a0
   13488:	mov	ip, #1
   1348c:	cmp	r3, #0
   13490:	moveq	r3, r9
   13494:	mvn	r5, #0
   13498:	strb	ip, [r3, #20]
   1349c:	ldr	r3, [sp, #196]	; 0xc4
   134a0:	mov	lr, #5
   134a4:	str	r3, [sp, #4]
   134a8:	ldr	r3, [sp, #192]	; 0xc0
   134ac:	mov	r1, #0
   134b0:	str	r3, [sp]
   134b4:	str	r1, [sp, #12]
   134b8:	str	ip, [sp, #20]
   134bc:	str	ip, [sp, #8]
   134c0:	str	r5, [sp, #24]
   134c4:	str	lr, [sp, #16]
   134c8:	ldr	r3, [sp, #76]	; 0x4c
   134cc:	mov	r1, r8
   134d0:	mov	r0, r9
   134d4:	str	ip, [sp, #52]	; 0x34
   134d8:	bl	7aca0 <fputs@plt+0x69b8c>
   134dc:	b	13548 <fputs@plt+0x2434>
   134e0:	ldr	r3, [r8, #8]
   134e4:	cmp	r3, #0
   134e8:	moveq	r3, #1
   134ec:	streq	r3, [sp, #52]	; 0x34
   134f0:	beq	13548 <fputs@plt+0x2434>
   134f4:	ldr	r3, [r9, #416]	; 0x1a0
   134f8:	mvn	r2, #0
   134fc:	cmp	r3, #0
   13500:	moveq	r3, r9
   13504:	mov	ip, #1
   13508:	strb	ip, [r3, #20]
   1350c:	mov	r1, r8
   13510:	stm	sp, {r0, r2}
   13514:	ldr	r3, [sp, #192]	; 0xc0
   13518:	ldr	r2, [sp, #76]	; 0x4c
   1351c:	mov	r0, r9
   13520:	str	ip, [sp, #52]	; 0x34
   13524:	bl	652f4 <fputs@plt+0x541e0>
   13528:	b	13548 <fputs@plt+0x2434>
   1352c:	mov	r2, #0
   13530:	str	r2, [sp]
   13534:	ldr	r3, [sp, #212]	; 0xd4
   13538:	mov	r1, #13
   1353c:	mov	r0, sl
   13540:	str	r2, [sp, #52]	; 0x34
   13544:	bl	2e760 <fputs@plt+0x1d64c>
   13548:	ldr	r2, [sl, #24]
   1354c:	mvn	r4, r4
   13550:	ldr	r3, [r2, #120]	; 0x78
   13554:	cmp	r3, #0
   13558:	ldrne	r1, [sl, #32]
   1355c:	strne	r1, [r3, r4, lsl #2]
   13560:	ldr	r1, [sp, #40]	; 0x28
   13564:	ldr	r3, [sl, #32]
   13568:	cmp	r1, #0
   1356c:	sub	r3, r3, #1
   13570:	str	r3, [r2, #96]	; 0x60
   13574:	mov	r3, #0
   13578:	ldreq	r3, [sp, #40]	; 0x28
   1357c:	streq	r3, [sp, #48]	; 0x30
   13580:	beq	135e0 <fputs@plt+0x24cc>
   13584:	mov	r2, r3
   13588:	str	r3, [sp]
   1358c:	mov	r1, #13
   13590:	mov	r0, sl
   13594:	bl	2e760 <fputs@plt+0x1d64c>
   13598:	ldr	r2, [sl, #32]
   1359c:	ldr	r1, [sl]
   135a0:	sub	r3, r2, #1
   135a4:	str	r0, [sp, #48]	; 0x30
   135a8:	ldr	r0, [sl, #24]
   135ac:	str	r3, [r0, #96]	; 0x60
   135b0:	ldr	r0, [sp, #40]	; 0x28
   135b4:	ldrb	r1, [r1, #69]	; 0x45
   135b8:	cmp	r0, #0
   135bc:	movge	r3, r0
   135c0:	cmp	r1, #0
   135c4:	moveq	r0, #20
   135c8:	ldreq	r1, [sl, #4]
   135cc:	mlaeq	r3, r0, r3, r1
   135d0:	ldrne	r3, [pc, #1816]	; 13cf0 <fputs@plt+0x2bdc>
   135d4:	addne	r3, pc, r3
   135d8:	addne	r3, r3, #4
   135dc:	str	r2, [r3, #8]
   135e0:	ldr	r2, [sp, #56]	; 0x38
   135e4:	ldr	r5, [r8, #8]
   135e8:	str	r2, [sp, #64]	; 0x40
   135ec:	ldr	r2, [sp, #192]	; 0xc0
   135f0:	mov	r3, #0
   135f4:	str	r2, [sp, #60]	; 0x3c
   135f8:	mvn	r2, #0
   135fc:	str	r2, [sp, #96]	; 0x60
   13600:	ldr	r2, [sp, #196]	; 0xc4
   13604:	str	r8, [sp, #68]	; 0x44
   13608:	add	r2, r2, #1
   1360c:	str	r2, [sp, #92]	; 0x5c
   13610:	ldr	r2, [sp, #200]	; 0xc8
   13614:	add	r2, r2, #1
   13618:	str	r2, [sp, #112]	; 0x70
   1361c:	cmp	r5, #0
   13620:	beq	13c54 <fputs@plt+0x2b40>
   13624:	ldr	r2, [sp, #64]	; 0x40
   13628:	ldr	r2, [r2]
   1362c:	cmp	r2, #0
   13630:	beq	13c34 <fputs@plt+0x2b20>
   13634:	cmp	r3, #0
   13638:	bne	1364c <fputs@plt+0x2538>
   1363c:	ldr	r2, [sp, #92]	; 0x5c
   13640:	ldr	r1, [sp, #68]	; 0x44
   13644:	mov	r0, sl
   13648:	bl	2e980 <fputs@plt+0x1d86c>
   1364c:	ldr	r0, [sl, #24]
   13650:	bl	2e640 <fputs@plt+0x1d52c>
   13654:	ldr	r3, [r5, #36]	; 0x24
   13658:	cmp	r3, #0
   1365c:	str	r0, [sp, #56]	; 0x38
   13660:	beq	136a4 <fputs@plt+0x2590>
   13664:	mov	r3, #0
   13668:	str	r3, [sp]
   1366c:	ldr	r3, [sp, #64]	; 0x40
   13670:	mov	r2, #0
   13674:	mov	r1, #25
   13678:	ldr	r3, [r3]
   1367c:	mov	r0, sl
   13680:	bl	2e760 <fputs@plt+0x1d64c>
   13684:	ldr	r3, [sp, #92]	; 0x5c
   13688:	ldr	r2, [sp, #56]	; 0x38
   1368c:	str	r3, [r9, #100]	; 0x64
   13690:	ldr	r1, [r5, #36]	; 0x24
   13694:	mov	r0, r9
   13698:	bl	650a8 <fputs@plt+0x53f94>
   1369c:	mov	r3, #0
   136a0:	str	r3, [r9, #100]	; 0x64
   136a4:	ldrh	r3, [r5, #52]	; 0x34
   136a8:	ldr	r2, [r9, #60]	; 0x3c
   136ac:	ldr	r8, [sp, #96]	; 0x60
   136b0:	cmp	r3, r2
   136b4:	mov	r6, #0
   136b8:	ldrgt	r2, [r9, #76]	; 0x4c
   136bc:	ldrle	r7, [r9, #64]	; 0x40
   136c0:	addgt	r7, r2, #1
   136c4:	mov	r4, r7
   136c8:	suble	r2, r2, r3
   136cc:	addgt	r3, r3, r2
   136d0:	addle	r3, r3, r7
   136d4:	strle	r2, [r9, #60]	; 0x3c
   136d8:	strle	r3, [r9, #64]	; 0x40
   136dc:	strgt	r3, [r9, #76]	; 0x4c
   136e0:	ldrh	r3, [r5, #52]	; 0x34
   136e4:	cmp	r6, r3
   136e8:	bge	137a4 <fputs@plt+0x2690>
   136ec:	ldr	r2, [r5, #4]
   136f0:	lsl	r3, r6, #1
   136f4:	ldrsh	r1, [r2, r3]
   136f8:	cmn	r1, #2
   136fc:	bne	13734 <fputs@plt+0x2620>
   13700:	ldr	r2, [r5, #40]	; 0x28
   13704:	mov	r3, #20
   13708:	mov	r0, r9
   1370c:	mul	r3, r3, r6
   13710:	ldr	r1, [r2, #4]
   13714:	ldr	r2, [sp, #92]	; 0x5c
   13718:	ldr	r1, [r1, r3]
   1371c:	str	r2, [r9, #100]	; 0x64
   13720:	mov	r2, r4
   13724:	bl	63a40 <fputs@plt+0x5292c>
   13728:	mov	r3, #0
   1372c:	str	r3, [r9, #100]	; 0x64
   13730:	b	13798 <fputs@plt+0x2684>
   13734:	cmn	r1, #1
   13738:	beq	13758 <fputs@plt+0x2644>
   1373c:	ldr	r3, [sp, #68]	; 0x44
   13740:	ldrsh	r3, [r3, #32]
   13744:	cmp	r1, r3
   13748:	ldrne	r3, [sp, #196]	; 0xc4
   1374c:	addne	r2, r3, r1
   13750:	addne	r2, r2, #1
   13754:	bne	13778 <fputs@plt+0x2664>
   13758:	cmp	r8, r4
   1375c:	mov	r8, r4
   13760:	beq	13798 <fputs@plt+0x2684>
   13764:	ldr	r3, [r5, #36]	; 0x24
   13768:	ldr	r2, [sp, #196]	; 0xc4
   1376c:	cmp	r3, #0
   13770:	moveq	r8, r4
   13774:	mvnne	r8, #0
   13778:	mov	r3, #0
   1377c:	cmp	r1, r3
   13780:	str	r3, [sp]
   13784:	movlt	r1, #32
   13788:	movge	r1, #31
   1378c:	mov	r3, r4
   13790:	mov	r0, sl
   13794:	bl	2e760 <fputs@plt+0x1d64c>
   13798:	add	r6, r6, #1
   1379c:	add	r4, r4, #1
   137a0:	b	136e0 <fputs@plt+0x25cc>
   137a4:	ldr	r2, [sp, #64]	; 0x40
   137a8:	mov	r1, #49	; 0x31
   137ac:	mov	r0, sl
   137b0:	ldr	r2, [r2]
   137b4:	str	r8, [sp, #96]	; 0x60
   137b8:	str	r2, [sp]
   137bc:	mov	r2, r7
   137c0:	bl	2e760 <fputs@plt+0x1d64c>
   137c4:	ldrh	r2, [r5, #52]	; 0x34
   137c8:	mov	r1, r7
   137cc:	mov	r0, r9
   137d0:	bl	22234 <fputs@plt+0x11120>
   137d4:	sub	r3, r5, fp
   137d8:	clz	r3, r3
   137dc:	lsr	r3, r3, #5
   137e0:	ldr	r2, [sp, #88]	; 0x58
   137e4:	str	r3, [sp, #108]	; 0x6c
   137e8:	ldr	r3, [sp, #100]	; 0x64
   137ec:	cmp	r2, #0
   137f0:	movne	r3, #0
   137f4:	andeq	r3, r3, #1
   137f8:	sub	r2, r5, fp
   137fc:	clz	r2, r2
   13800:	lsr	r2, r2, #5
   13804:	tst	r2, r3
   13808:	bne	1383c <fputs@plt+0x2728>
   1380c:	ldrb	r4, [r5, #54]	; 0x36
   13810:	cmp	r4, #0
   13814:	bne	1386c <fputs@plt+0x2758>
   13818:	ldrh	r4, [r5, #52]	; 0x34
   1381c:	mov	r1, r7
   13820:	mov	r0, r9
   13824:	mov	r2, r4
   13828:	bl	22234 <fputs@plt+0x11120>
   1382c:	ldr	r3, [r9, #60]	; 0x3c
   13830:	cmp	r4, r3
   13834:	strgt	r4, [r9, #60]	; 0x3c
   13838:	strgt	r7, [r9, #64]	; 0x40
   1383c:	ldr	r1, [sl, #24]
   13840:	ldr	r3, [sp, #56]	; 0x38
   13844:	mvn	r2, r3
   13848:	ldr	r3, [r1, #120]	; 0x78
   1384c:	cmp	r3, #0
   13850:	ldrne	r0, [sl, #32]
   13854:	strne	r0, [r3, r2, lsl #2]
   13858:	ldr	r2, [sl, #32]
   1385c:	mov	r3, #1
   13860:	sub	r2, r2, #1
   13864:	str	r2, [r1, #96]	; 0x60
   13868:	b	13c34 <fputs@plt+0x2b20>
   1386c:	ldr	r3, [sp, #44]	; 0x2c
   13870:	cmp	r3, #10
   13874:	movne	r4, r3
   13878:	bne	13884 <fputs@plt+0x2770>
   1387c:	cmp	r4, #10
   13880:	moveq	r4, #2
   13884:	ldrh	r2, [r5, #50]	; 0x32
   13888:	ldr	r3, [sp, #56]	; 0x38
   1388c:	str	r7, [sp]
   13890:	str	r2, [sp, #4]
   13894:	mov	r1, #67	; 0x43
   13898:	ldr	r2, [sp, #60]	; 0x3c
   1389c:	mov	r0, sl
   138a0:	bl	2e83c <fputs@plt+0x1d728>
   138a4:	cmp	r5, fp
   138a8:	moveq	r8, r7
   138ac:	beq	138e4 <fputs@plt+0x27d0>
   138b0:	ldr	r2, [sp, #36]	; 0x24
   138b4:	ldr	r3, [r9, #60]	; 0x3c
   138b8:	cmp	r2, r3
   138bc:	suble	r3, r3, r2
   138c0:	ldrgt	r3, [r9, #76]	; 0x4c
   138c4:	ldrle	r8, [r9, #64]	; 0x40
   138c8:	ldrgt	r2, [sp, #36]	; 0x24
   138cc:	addgt	r8, r3, #1
   138d0:	addle	r2, r2, r8
   138d4:	addgt	r2, r2, r3
   138d8:	strle	r3, [r9, #60]	; 0x3c
   138dc:	strle	r2, [r9, #64]	; 0x40
   138e0:	strgt	r2, [r9, #76]	; 0x4c
   138e4:	ldr	r3, [sp, #100]	; 0x64
   138e8:	cmp	r4, #5
   138ec:	orreq	r3, r3, #1
   138f0:	cmp	r3, #0
   138f4:	beq	13ad4 <fputs@plt+0x29c0>
   138f8:	ldr	r3, [sp, #68]	; 0x44
   138fc:	ldrb	r3, [r3, #42]	; 0x2a
   13900:	ands	r3, r3, #32
   13904:	bne	13964 <fputs@plt+0x2850>
   13908:	str	r3, [sp]
   1390c:	ldr	r2, [sp, #60]	; 0x3c
   13910:	mov	r3, r8
   13914:	mov	r1, #113	; 0x71
   13918:	mov	r0, sl
   1391c:	bl	2e760 <fputs@plt+0x1d64c>
   13920:	ldr	r3, [sp, #200]	; 0xc8
   13924:	cmp	r3, #0
   13928:	beq	13ad4 <fputs@plt+0x29c0>
   1392c:	str	r3, [sp]
   13930:	mov	r2, r8
   13934:	ldr	r3, [sp, #56]	; 0x38
   13938:	mov	r1, #79	; 0x4f
   1393c:	mov	r0, sl
   13940:	bl	2e760 <fputs@plt+0x1d64c>
   13944:	ldr	r3, [sl]
   13948:	ldrb	r3, [r3, #69]	; 0x45
   1394c:	cmp	r3, #0
   13950:	bne	13ad4 <fputs@plt+0x29c0>
   13954:	mov	r1, #144	; 0x90
   13958:	mov	r0, sl
   1395c:	bl	1f968 <fputs@plt+0xe854>
   13960:	b	13ad4 <fputs@plt+0x29c0>
   13964:	cmp	r5, fp
   13968:	movne	r6, #0
   1396c:	bne	139f0 <fputs@plt+0x28dc>
   13970:	ldr	r3, [sp, #200]	; 0xc8
   13974:	cmp	r3, #0
   13978:	beq	13ad4 <fputs@plt+0x29c0>
   1397c:	ldrb	r3, [r5, #55]	; 0x37
   13980:	ldrh	r2, [fp, #50]	; 0x32
   13984:	ldr	r1, [sl, #32]
   13988:	and	r3, r3, #3
   1398c:	cmp	r3, #2
   13990:	moveq	r3, r7
   13994:	movne	r3, r8
   13998:	str	r3, [sp, #104]	; 0x68
   1399c:	add	r3, r2, r1
   139a0:	str	r3, [sp, #80]	; 0x50
   139a4:	mov	r3, #78	; 0x4e
   139a8:	str	r3, [sp, #84]	; 0x54
   139ac:	mov	r6, #0
   139b0:	str	r5, [sp, #116]	; 0x74
   139b4:	b	13ac4 <fputs@plt+0x29b0>
   139b8:	add	r3, r3, #1
   139bc:	cmp	r3, r1
   139c0:	bge	13a1c <fputs@plt+0x2908>
   139c4:	ldrsh	ip, [r2, #2]!
   139c8:	cmp	ip, r0
   139cc:	bne	139b8 <fputs@plt+0x28a4>
   139d0:	sxth	r3, r3
   139d4:	add	r2, r8, r6
   139d8:	str	r2, [sp]
   139dc:	mov	r1, #47	; 0x2f
   139e0:	ldr	r2, [sp, #60]	; 0x3c
   139e4:	mov	r0, sl
   139e8:	bl	2e760 <fputs@plt+0x1d64c>
   139ec:	add	r6, r6, #1
   139f0:	ldrh	r3, [fp, #50]	; 0x32
   139f4:	cmp	r6, r3
   139f8:	bge	13970 <fputs@plt+0x285c>
   139fc:	ldr	r1, [fp, #4]
   13a00:	lsl	r3, r6, #1
   13a04:	ldr	r2, [r5, #4]
   13a08:	ldrsh	r0, [r1, r3]
   13a0c:	sub	r2, r2, #2
   13a10:	ldrh	r1, [r5, #52]	; 0x34
   13a14:	mov	r3, #0
   13a18:	b	139bc <fputs@plt+0x28a8>
   13a1c:	mvn	r3, #0
   13a20:	b	139d4 <fputs@plt+0x28c0>
   13a24:	ldr	r3, [fp, #32]
   13a28:	mov	r0, r9
   13a2c:	ldr	r1, [r3, r6, lsl #2]
   13a30:	bl	3de7c <fputs@plt+0x2cd68>
   13a34:	ldr	r1, [fp, #4]
   13a38:	ldrh	r3, [fp, #50]	; 0x32
   13a3c:	lsl	r2, r6, #1
   13a40:	ldr	ip, [sp, #112]	; 0x70
   13a44:	ldrsh	r2, [r1, r2]
   13a48:	sub	r3, r3, #1
   13a4c:	ldr	r1, [sp, #56]	; 0x38
   13a50:	cmp	r6, r3
   13a54:	ldr	r3, [sp, #80]	; 0x50
   13a58:	moveq	r3, r1
   13a5c:	str	r3, [sp, #80]	; 0x50
   13a60:	ldr	r3, [sp, #84]	; 0x54
   13a64:	moveq	r3, #79	; 0x4f
   13a68:	str	r3, [sp, #84]	; 0x54
   13a6c:	ldr	r3, [sp, #104]	; 0x68
   13a70:	add	r2, ip, r2
   13a74:	ldr	r1, [sp, #84]	; 0x54
   13a78:	mov	r5, r0
   13a7c:	add	r0, r3, r6
   13a80:	str	r0, [sp]
   13a84:	ldr	r3, [sp, #80]	; 0x50
   13a88:	mov	r0, sl
   13a8c:	bl	2e760 <fputs@plt+0x1d64c>
   13a90:	mvn	r3, #3
   13a94:	mov	r2, r5
   13a98:	mov	r1, r0
   13a9c:	mov	r0, sl
   13aa0:	bl	24588 <fputs@plt+0x13474>
   13aa4:	ldr	r3, [sl]
   13aa8:	ldrb	r3, [r3, #69]	; 0x45
   13aac:	cmp	r3, #0
   13ab0:	bne	13ac0 <fputs@plt+0x29ac>
   13ab4:	mov	r1, #144	; 0x90
   13ab8:	mov	r0, sl
   13abc:	bl	1f968 <fputs@plt+0xe854>
   13ac0:	add	r6, r6, #1
   13ac4:	ldrh	r3, [fp, #50]	; 0x32
   13ac8:	cmp	r6, r3
   13acc:	blt	13a24 <fputs@plt+0x2910>
   13ad0:	ldr	r5, [sp, #116]	; 0x74
   13ad4:	cmp	r4, #1
   13ad8:	blt	13b20 <fputs@plt+0x2a0c>
   13adc:	cmp	r4, #3
   13ae0:	ble	13b0c <fputs@plt+0x29f8>
   13ae4:	cmp	r4, #4
   13ae8:	bne	13b20 <fputs@plt+0x2a0c>
   13aec:	mov	r3, #0
   13af0:	str	r3, [sp]
   13af4:	mov	r2, #0
   13af8:	ldr	r3, [sp, #212]	; 0xd4
   13afc:	mov	r1, #13
   13b00:	mov	r0, sl
   13b04:	bl	2e760 <fputs@plt+0x1d64c>
   13b08:	b	13bb0 <fputs@plt+0x2a9c>
   13b0c:	mov	r1, r4
   13b10:	mov	r2, r5
   13b14:	mov	r0, r9
   13b18:	bl	44540 <fputs@plt+0x3342c>
   13b1c:	b	13bb0 <fputs@plt+0x2a9c>
   13b20:	ldr	r3, [r9, #416]	; 0x1a0
   13b24:	mov	r2, #1
   13b28:	cmp	r3, #0
   13b2c:	moveq	r3, r9
   13b30:	strb	r2, [r3, #20]
   13b34:	ldr	r3, [sp, #72]	; 0x48
   13b38:	ldr	r3, [r3, #24]
   13b3c:	tst	r3, #262144	; 0x40000
   13b40:	moveq	r2, #0
   13b44:	beq	13b64 <fputs@plt+0x2a50>
   13b48:	mov	r3, #0
   13b4c:	mov	r2, #109	; 0x6d
   13b50:	str	r3, [sp]
   13b54:	ldr	r1, [sp, #68]	; 0x44
   13b58:	mov	r0, r9
   13b5c:	bl	20488 <fputs@plt+0xf374>
   13b60:	mov	r2, r0
   13b64:	ldr	ip, [sp, #108]	; 0x6c
   13b68:	ldrsh	r3, [sp, #36]	; 0x24
   13b6c:	str	ip, [sp, #20]
   13b70:	mov	ip, #0
   13b74:	str	ip, [sp, #12]
   13b78:	ldr	ip, [sp, #192]	; 0xc0
   13b7c:	mvn	r0, #0
   13b80:	mov	r1, #5
   13b84:	str	r0, [sp, #24]
   13b88:	str	r1, [sp, #16]
   13b8c:	str	r3, [sp, #8]
   13b90:	str	r8, [sp, #4]
   13b94:	ldr	r3, [sp, #76]	; 0x4c
   13b98:	str	ip, [sp]
   13b9c:	ldr	r1, [sp, #68]	; 0x44
   13ba0:	mov	r0, r9
   13ba4:	bl	7aca0 <fputs@plt+0x69b8c>
   13ba8:	mov	r3, #1
   13bac:	str	r3, [sp, #52]	; 0x34
   13bb0:	ldr	r2, [sl, #24]
   13bb4:	ldr	r3, [sp, #56]	; 0x38
   13bb8:	ldrh	r4, [r5, #52]	; 0x34
   13bbc:	ldr	r1, [r2, #120]	; 0x78
   13bc0:	mvn	r3, r3
   13bc4:	cmp	r1, #0
   13bc8:	ldrne	r0, [sl, #32]
   13bcc:	strne	r0, [r1, r3, lsl #2]
   13bd0:	ldr	r3, [sl, #32]
   13bd4:	mov	r1, r7
   13bd8:	sub	r3, r3, #1
   13bdc:	str	r3, [r2, #96]	; 0x60
   13be0:	mov	r0, r9
   13be4:	mov	r2, r4
   13be8:	bl	22234 <fputs@plt+0x11120>
   13bec:	ldr	r3, [r9, #60]	; 0x3c
   13bf0:	cmp	r4, r3
   13bf4:	strgt	r4, [r9, #60]	; 0x3c
   13bf8:	strgt	r7, [r9, #64]	; 0x40
   13bfc:	cmp	r8, r7
   13c00:	beq	13c30 <fputs@plt+0x2b1c>
   13c04:	ldr	r2, [sp, #36]	; 0x24
   13c08:	mov	r1, r8
   13c0c:	mov	r0, r9
   13c10:	bl	22234 <fputs@plt+0x11120>
   13c14:	ldr	r3, [r9, #60]	; 0x3c
   13c18:	ldr	r2, [sp, #36]	; 0x24
   13c1c:	cmp	r2, r3
   13c20:	strgt	r2, [r9, #60]	; 0x3c
   13c24:	strgt	r8, [r9, #64]	; 0x40
   13c28:	movgt	r3, #1
   13c2c:	bgt	13c34 <fputs@plt+0x2b20>
   13c30:	mov	r3, #1
   13c34:	ldr	r2, [sp, #64]	; 0x40
   13c38:	ldr	r5, [r5, #20]
   13c3c:	add	r2, r2, #4
   13c40:	str	r2, [sp, #64]	; 0x40
   13c44:	ldr	r2, [sp, #60]	; 0x3c
   13c48:	add	r2, r2, #1
   13c4c:	str	r2, [sp, #60]	; 0x3c
   13c50:	b	1361c <fputs@plt+0x2508>
   13c54:	ldr	r3, [sp, #40]	; 0x28
   13c58:	cmp	r3, #0
   13c5c:	beq	13cc0 <fputs@plt+0x2bac>
   13c60:	add	r3, r3, #1
   13c64:	mov	r2, r5
   13c68:	mov	r1, #13
   13c6c:	str	r5, [sp]
   13c70:	mov	r0, sl
   13c74:	bl	2e760 <fputs@plt+0x1d64c>
   13c78:	ldr	r2, [sl, #32]
   13c7c:	ldr	r0, [sl, #24]
   13c80:	ldr	r1, [sl]
   13c84:	sub	r3, r2, #1
   13c88:	str	r3, [r0, #96]	; 0x60
   13c8c:	ldr	r0, [sp, #48]	; 0x30
   13c90:	ldrb	r1, [r1, #69]	; 0x45
   13c94:	cmp	r0, #0
   13c98:	movlt	r0, r3
   13c9c:	cmp	r1, #0
   13ca0:	str	r0, [sp, #48]	; 0x30
   13ca4:	ldreq	r3, [sl, #4]
   13ca8:	moveq	r1, #20
   13cac:	mlaeq	r3, r1, r0, r3
   13cb0:	ldrne	r3, [pc, #60]	; 13cf4 <fputs@plt+0x2be0>
   13cb4:	addne	r3, pc, r3
   13cb8:	addne	r3, r3, #4
   13cbc:	str	r2, [r3, #8]
   13cc0:	ldr	r3, [sp, #216]	; 0xd8
   13cc4:	ldr	r2, [sp, #52]	; 0x34
   13cc8:	str	r2, [r3]
   13ccc:	add	sp, sp, #156	; 0x9c
   13cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13cd4:	ldrh	r3, [fp, #50]	; 0x32
   13cd8:	udf	#0
   13cdc:	strdeq	fp, [r9], -ip
   13ce0:	andeq	r1, r8, r4, lsr #6
   13ce4:	andeq	r0, r0, r3, lsl r5
   13ce8:	andeq	sp, r0, r0, ror #2
   13cec:	andeq	r0, r0, r3, lsl r1
   13cf0:	andeq	fp, r9, r4, ror r2
   13cf4:	muleq	r9, r4, fp
   13cf8:	push	{r4, r5, r6, r7, lr}
   13cfc:	sub	sp, sp, #20
   13d00:	mov	r3, #0
   13d04:	str	r3, [sp]
   13d08:	mov	r6, r1
   13d0c:	add	r3, sp, #12
   13d10:	mov	r1, r2
   13d14:	mvn	r2, #0
   13d18:	mov	r5, r0
   13d1c:	bl	89000 <fputs@plt+0x77eec>
   13d20:	subs	r4, r0, #0
   13d24:	moveq	r7, r4
   13d28:	bne	13d8c <fputs@plt+0x2c78>
   13d2c:	ldr	r0, [sp, #12]
   13d30:	bl	743cc <fputs@plt+0x632b8>
   13d34:	mov	r1, r7
   13d38:	cmp	r0, #100	; 0x64
   13d3c:	ldr	r0, [sp, #12]
   13d40:	bne	13d74 <fputs@plt+0x2c60>
   13d44:	bl	329d4 <fputs@plt+0x218c0>
   13d48:	mov	r1, r6
   13d4c:	mov	r2, r0
   13d50:	mov	r0, r5
   13d54:	bl	8d4d4 <fputs@plt+0x7c3c0>
   13d58:	subs	r4, r0, #0
   13d5c:	beq	13d2c <fputs@plt+0x2c18>
   13d60:	ldr	r0, [sp, #12]
   13d64:	bl	56914 <fputs@plt+0x45800>
   13d68:	cmp	r0, #0
   13d6c:	beq	13d8c <fputs@plt+0x2c78>
   13d70:	b	13d80 <fputs@plt+0x2c6c>
   13d74:	bl	56914 <fputs@plt+0x45800>
   13d78:	subs	r4, r0, #0
   13d7c:	beq	13d8c <fputs@plt+0x2c78>
   13d80:	mov	r1, r6
   13d84:	mov	r0, r5
   13d88:	bl	580c4 <fputs@plt+0x46fb0>
   13d8c:	mov	r0, r4
   13d90:	add	sp, sp, #20
   13d94:	pop	{r4, r5, r6, r7, pc}
   13d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d9c:	mov	r6, r0
   13da0:	ldr	r0, [pc, #3984]	; 14d38 <fputs@plt+0x3c24>
   13da4:	sub	sp, sp, #9024	; 0x2340
   13da8:	sub	sp, sp, #36	; 0x24
   13dac:	mov	r4, r1
   13db0:	mov	r2, #4096	; 0x1000
   13db4:	ldr	r1, [r1]
   13db8:	add	r0, pc, r0
   13dbc:	bl	10f04 <rb_strlcpy@plt>
   13dc0:	ldr	r5, [pc, #3956]	; 14d3c <fputs@plt+0x3c28>
   13dc4:	ldr	r9, [pc, #3956]	; 14d40 <fputs@plt+0x3c2c>
   13dc8:	add	r5, pc, r5
   13dcc:	mov	r7, #1
   13dd0:	mov	r8, #0
   13dd4:	add	r9, pc, r9
   13dd8:	mov	r2, r5
   13ddc:	mov	r1, r4
   13de0:	mov	r0, r6
   13de4:	bl	10f70 <getopt@plt>
   13de8:	cmn	r0, #1
   13dec:	beq	13ef0 <fputs@plt+0x2ddc>
   13df0:	sub	r0, r0, #100	; 0x64
   13df4:	cmp	r0, #19
   13df8:	addls	pc, pc, r0, lsl #2
   13dfc:	b	13ee8 <fputs@plt+0x2dd4>
   13e00:	b	13ed8 <fputs@plt+0x2dc4>
   13e04:	b	13ec4 <fputs@plt+0x2db0>
   13e08:	b	13ee8 <fputs@plt+0x2dd4>
   13e0c:	b	13ee8 <fputs@plt+0x2dd4>
   13e10:	b	13ebc <fputs@plt+0x2da8>
   13e14:	b	13ea8 <fputs@plt+0x2d94>
   13e18:	b	13ee8 <fputs@plt+0x2dd4>
   13e1c:	b	13ee8 <fputs@plt+0x2dd4>
   13e20:	b	13ee8 <fputs@plt+0x2dd4>
   13e24:	b	13ee8 <fputs@plt+0x2dd4>
   13e28:	b	13ee8 <fputs@plt+0x2dd4>
   13e2c:	b	13ee8 <fputs@plt+0x2dd4>
   13e30:	b	13e98 <fputs@plt+0x2d84>
   13e34:	b	13ee8 <fputs@plt+0x2dd4>
   13e38:	b	13ee8 <fputs@plt+0x2dd4>
   13e3c:	b	13e84 <fputs@plt+0x2d70>
   13e40:	b	13ee8 <fputs@plt+0x2dd4>
   13e44:	b	13e70 <fputs@plt+0x2d5c>
   13e48:	b	13e60 <fputs@plt+0x2d4c>
   13e4c:	b	13e50 <fputs@plt+0x2d3c>
   13e50:	ldr	r3, [pc, #3820]	; 14d44 <fputs@plt+0x3c30>
   13e54:	ldr	r3, [r9, r3]
   13e58:	strb	r7, [r3, #7]
   13e5c:	b	13dd8 <fputs@plt+0x2cc4>
   13e60:	ldr	r3, [pc, #3804]	; 14d44 <fputs@plt+0x3c30>
   13e64:	ldr	r3, [r9, r3]
   13e68:	strb	r7, [r3, #6]
   13e6c:	b	13dd8 <fputs@plt+0x2cc4>
   13e70:	ldr	r3, [pc, #3788]	; 14d44 <fputs@plt+0x3c30>
   13e74:	ldr	r3, [r9, r3]
   13e78:	strb	r8, [r3]
   13e7c:	strb	r7, [r3, #3]
   13e80:	b	13dd8 <fputs@plt+0x2cc4>
   13e84:	ldr	r3, [pc, #3768]	; 14d44 <fputs@plt+0x3c30>
   13e88:	ldr	r3, [r9, r3]
   13e8c:	strb	r8, [r3]
   13e90:	strb	r7, [r3, #4]
   13e94:	b	13dd8 <fputs@plt+0x2cc4>
   13e98:	ldr	r3, [pc, #3748]	; 14d44 <fputs@plt+0x3c30>
   13e9c:	ldr	r3, [r9, r3]
   13ea0:	strb	r7, [r3, #5]
   13ea4:	b	13dd8 <fputs@plt+0x2cc4>
   13ea8:	ldr	r3, [pc, #3732]	; 14d44 <fputs@plt+0x3c30>
   13eac:	ldr	r3, [r9, r3]
   13eb0:	strb	r8, [r3]
   13eb4:	strb	r7, [r3, #2]
   13eb8:	b	13dd8 <fputs@plt+0x2cc4>
   13ebc:	mov	r0, #0
   13ec0:	bl	151e4 <fputs@plt+0x40d0>
   13ec4:	ldr	r3, [pc, #3704]	; 14d44 <fputs@plt+0x3c30>
   13ec8:	ldr	r3, [r9, r3]
   13ecc:	strb	r8, [r3]
   13ed0:	strb	r7, [r3, #1]
   13ed4:	b	13dd8 <fputs@plt+0x2cc4>
   13ed8:	ldr	r3, [pc, #3684]	; 14d44 <fputs@plt+0x3c30>
   13edc:	ldr	r3, [r9, r3]
   13ee0:	strb	r7, [r3, #8]
   13ee4:	b	13dd8 <fputs@plt+0x2cc4>
   13ee8:	mov	r0, #1
   13eec:	bl	151e4 <fputs@plt+0x40d0>
   13ef0:	ldr	r3, [pc, #3660]	; 14d44 <fputs@plt+0x3c30>
   13ef4:	ldr	sl, [r9, r3]
   13ef8:	ldrb	r3, [sl]
   13efc:	cmp	r3, #0
   13f00:	bne	13ee8 <fputs@plt+0x2dd4>
   13f04:	ldrb	r3, [sl, #2]
   13f08:	cmp	r3, #0
   13f0c:	ldrb	r3, [sl, #1]
   13f10:	beq	142b4 <fputs@plt+0x31a0>
   13f14:	cmp	r3, #0
   13f18:	bne	142d4 <fputs@plt+0x31c0>
   13f1c:	ldrb	r3, [sl, #3]
   13f20:	cmp	r3, #0
   13f24:	bne	142c8 <fputs@plt+0x31b4>
   13f28:	ldr	r3, [pc, #3608]	; 14d48 <fputs@plt+0x3c34>
   13f2c:	add	r8, sp, #864	; 0x360
   13f30:	mov	r0, r8
   13f34:	ldr	r3, [r9, r3]
   13f38:	ldr	r3, [r3]
   13f3c:	ldr	r1, [r4, r3, lsl #2]
   13f40:	cmp	r1, #0
   13f44:	beq	14f64 <fputs@plt+0x3e50>
   13f48:	mov	r2, #4096	; 0x1000
   13f4c:	bl	10f04 <rb_strlcpy@plt>
   13f50:	ldr	r3, [pc, #3572]	; 14d4c <fputs@plt+0x3c38>
   13f54:	ldr	r2, [pc, #3572]	; 14d50 <fputs@plt+0x3c3c>
   13f58:	ldr	r1, [pc, #3572]	; 14d54 <fputs@plt+0x3c40>
   13f5c:	ldr	r3, [r9, r3]
   13f60:	add	r2, pc, r2
   13f64:	add	r1, pc, r1
   13f68:	ldr	r0, [r3]
   13f6c:	str	r3, [sp, #36]	; 0x24
   13f70:	bl	11000 <fprintf@plt>
   13f74:	ldrb	r4, [sl, #5]
   13f78:	cmp	r4, #0
   13f7c:	beq	14c18 <fputs@plt+0x3b04>
   13f80:	ldrb	r3, [sl, #6]
   13f84:	cmp	r3, #0
   13f88:	beq	13f98 <fputs@plt+0x2e84>
   13f8c:	ldrb	r3, [sl, #8]
   13f90:	cmp	r3, #0
   13f94:	bne	14b74 <fputs@plt+0x3a60>
   13f98:	ldr	r3, [pc, #3512]	; 14d58 <fputs@plt+0x3c44>
   13f9c:	ldr	r2, [pc, #3512]	; 14d5c <fputs@plt+0x3c48>
   13fa0:	add	r3, pc, r3
   13fa4:	mov	r1, r3
   13fa8:	ldr	r3, [pc, #3504]	; 14d60 <fputs@plt+0x3c4c>
   13fac:	add	r2, pc, r2
   13fb0:	add	r3, pc, r3
   13fb4:	sub	r2, r2, #2000	; 0x7d0
   13fb8:	sub	r2, r2, #4
   13fbc:	sub	r3, r3, #2000	; 0x7d0
   13fc0:	str	r2, [sp, #76]	; 0x4c
   13fc4:	str	r3, [sp, #60]	; 0x3c
   13fc8:	mov	r2, r1
   13fcc:	mov	r3, #0
   13fd0:	str	r3, [sp, #28]
   13fd4:	mov	fp, r2
   13fd8:	add	r3, sp, #4928	; 0x1340
   13fdc:	add	r1, r1, #32
   13fe0:	add	r3, r3, #32
   13fe4:	str	r1, [sp, #24]
   13fe8:	str	r3, [sp, #32]
   13fec:	str	r9, [sp, #52]	; 0x34
   13ff0:	ldr	r3, [sp, #24]
   13ff4:	ldr	r2, [pc, #3432]	; 14d64 <fputs@plt+0x3c50>
   13ff8:	ldr	r0, [sp, #32]
   13ffc:	ldr	r4, [r3]
   14000:	add	r2, pc, r2
   14004:	str	r4, [sp, #4]
   14008:	ldr	r1, [fp]
   1400c:	mov	r3, r8
   14010:	str	r1, [sp]
   14014:	mov	r1, #4096	; 0x1000
   14018:	bl	11090 <snprintf@plt>
   1401c:	cmp	r0, #4096	; 0x1000
   14020:	bcs	15064 <fputs@plt+0x3f50>
   14024:	ldrb	r3, [sl, #2]
   14028:	cmp	r3, #0
   1402c:	beq	143d4 <fputs@plt+0x32c0>
   14030:	ldrb	r0, [sl, #5]
   14034:	cmp	r0, #0
   14038:	beq	148a8 <fputs@plt+0x3794>
   1403c:	ldrb	r3, [sl, #6]
   14040:	cmp	r3, #0
   14044:	bne	149e4 <fputs@plt+0x38d0>
   14048:	ldr	r1, [pc, #3352]	; 14d68 <fputs@plt+0x3c54>
   1404c:	ldr	r0, [sp, #32]
   14050:	add	r1, pc, r1
   14054:	bl	10ed4 <fopen@plt>
   14058:	subs	r5, r0, #0
   1405c:	beq	14ba8 <fputs@plt+0x3a94>
   14060:	ldr	r1, [pc, #3332]	; 14d6c <fputs@plt+0x3c58>
   14064:	ldr	r0, [sp, #32]
   14068:	add	r1, pc, r1
   1406c:	bl	10fb8 <strstr@plt>
   14070:	ldr	r1, [sp, #28]
   14074:	mov	r3, #1
   14078:	mov	r2, #0
   1407c:	lsl	r3, r3, r1
   14080:	and	r1, r3, #204	; 0xcc
   14084:	and	r3, r3, #48	; 0x30
   14088:	str	r3, [sp, #48]	; 0x30
   1408c:	ldr	r3, [sp, #60]	; 0x3c
   14090:	add	r4, sp, #352	; 0x160
   14094:	sub	r3, r3, #4
   14098:	str	r3, [sp, #68]	; 0x44
   1409c:	str	r2, [sp, #64]	; 0x40
   140a0:	str	r2, [sp, #56]	; 0x38
   140a4:	str	r1, [sp, #44]	; 0x2c
   140a8:	str	r2, [sp, #40]	; 0x28
   140ac:	subs	r3, r0, r2
   140b0:	movne	r3, #1
   140b4:	str	r3, [sp, #72]	; 0x48
   140b8:	ldr	r7, [pc, #3248]	; 14d70 <fputs@plt+0x3c5c>
   140bc:	mov	r6, #512	; 0x200
   140c0:	add	r7, pc, r7
   140c4:	mov	r9, #0
   140c8:	mov	r2, r5
   140cc:	mov	r1, r6
   140d0:	mov	r0, r4
   140d4:	bl	10e98 <fgets@plt>
   140d8:	cmp	r0, #0
   140dc:	beq	14344 <fputs@plt+0x3230>
   140e0:	mov	r1, r7
   140e4:	mov	r0, r4
   140e8:	bl	110d8 <strpbrk@plt>
   140ec:	cmp	r0, #0
   140f0:	strbne	r9, [r0]
   140f4:	ldrb	r3, [r8, #-512]	; 0xfffffe00
   140f8:	cmp	r3, #35	; 0x23
   140fc:	cmpne	r3, #0
   14100:	beq	140c8 <fputs@plt+0x2fb4>
   14104:	mov	r0, r4
   14108:	bl	1561c <fputs@plt+0x4508>
   1410c:	subs	r6, r0, #0
   14110:	beq	140b8 <fputs@plt+0x2fa4>
   14114:	ldrb	r3, [r6]
   14118:	cmp	r3, #0
   1411c:	beq	140b8 <fputs@plt+0x2fa4>
   14120:	ldr	r2, [sp, #44]	; 0x2c
   14124:	cmp	r2, #0
   14128:	bne	14158 <fputs@plt+0x3044>
   1412c:	ldr	r2, [sp, #48]	; 0x30
   14130:	cmp	r2, #0
   14134:	bne	14a68 <fputs@plt+0x3954>
   14138:	ldr	r0, [sp, #48]	; 0x30
   1413c:	bl	1561c <fputs@plt+0x4508>
   14140:	subs	r3, r0, #0
   14144:	str	r3, [sp, #56]	; 0x38
   14148:	beq	140b8 <fputs@plt+0x2fa4>
   1414c:	ldrb	r3, [r3]
   14150:	cmp	r3, #0
   14154:	beq	140b8 <fputs@plt+0x2fa4>
   14158:	mov	r0, #0
   1415c:	bl	1561c <fputs@plt+0x4508>
   14160:	subs	r9, r0, #0
   14164:	beq	140b8 <fputs@plt+0x2fa4>
   14168:	ldrb	r2, [r9]
   1416c:	cmp	r2, #0
   14170:	beq	140b8 <fputs@plt+0x2fa4>
   14174:	ldr	r3, [sp, #28]
   14178:	cmp	r3, #3
   1417c:	bls	14d20 <fputs@plt+0x3c0c>
   14180:	mov	r0, #0
   14184:	bl	1561c <fputs@plt+0x4508>
   14188:	mov	r7, r0
   1418c:	bl	10f58 <strlen@plt>
   14190:	add	r0, r0, #2
   14194:	adds	ip, r7, r0
   14198:	streq	ip, [sp, #80]	; 0x50
   1419c:	beq	141e8 <fputs@plt+0x30d4>
   141a0:	ldrb	r2, [r7, r0]
   141a4:	cmp	r2, #0
   141a8:	ldreq	r1, [sp, #76]	; 0x4c
   141ac:	beq	141d8 <fputs@plt+0x30c4>
   141b0:	ldr	r1, [pc, #3004]	; 14d74 <fputs@plt+0x3c60>
   141b4:	add	r1, pc, r1
   141b8:	sub	r1, r1, #2000	; 0x7d0
   141bc:	sub	r1, r1, #4
   141c0:	cmp	r2, #34	; 0x22
   141c4:	strbne	r2, [r1]
   141c8:	ldrb	r2, [ip, #1]!
   141cc:	addne	r1, r1, #1
   141d0:	cmp	r2, #0
   141d4:	bne	141c0 <fputs@plt+0x30ac>
   141d8:	ldr	r3, [sp, #68]	; 0x44
   141dc:	mov	r2, #0
   141e0:	strb	r2, [r1]
   141e4:	str	r3, [sp, #80]	; 0x50
   141e8:	ldrb	r2, [r7]
   141ec:	cmp	r2, #0
   141f0:	beq	14b3c <fputs@plt+0x3a28>
   141f4:	ldr	r3, [sp, #28]
   141f8:	cmp	r3, #1
   141fc:	ble	14ea0 <fputs@plt+0x3d8c>
   14200:	ldr	r3, [sp, #64]	; 0x40
   14204:	cmp	r3, #0
   14208:	beq	14218 <fputs@plt+0x3104>
   1420c:	ldrb	r2, [r3]
   14210:	cmp	r2, #0
   14214:	bne	14b48 <fputs@plt+0x3a34>
   14218:	ldr	r2, [pc, #2904]	; 14d78 <fputs@plt+0x3c64>
   1421c:	add	r3, sp, #92	; 0x5c
   14220:	mov	r0, r3
   14224:	str	r3, [sp, #84]	; 0x54
   14228:	add	r2, pc, r2
   1422c:	mov	r3, r9
   14230:	mov	r1, #260	; 0x104
   14234:	bl	11090 <snprintf@plt>
   14238:	ldrb	r3, [sl, #5]
   1423c:	cmp	r3, #0
   14240:	bne	14298 <fputs@plt+0x3184>
   14244:	ldrb	r0, [sl, #8]
   14248:	cmp	r0, #0
   1424c:	beq	15010 <fputs@plt+0x3efc>
   14250:	ldr	r3, [sp, #84]	; 0x54
   14254:	ldr	r1, [pc, #2848]	; 14d7c <fputs@plt+0x3c68>
   14258:	str	r3, [sp, #16]
   1425c:	ldr	r3, [sp, #72]	; 0x48
   14260:	str	r7, [sp, #4]
   14264:	str	r3, [sp, #12]
   14268:	ldr	r3, [sp, #80]	; 0x50
   1426c:	add	r1, pc, r1
   14270:	str	r3, [sp, #8]
   14274:	ldr	r3, [sp, #56]	; 0x38
   14278:	mov	r0, #0
   1427c:	str	r3, [sp]
   14280:	ldr	r2, [fp]
   14284:	mov	r3, r6
   14288:	bl	159d0 <fputs@plt+0x48bc>
   1428c:	ldrb	r3, [sl, #5]
   14290:	cmp	r3, #0
   14294:	beq	142a4 <fputs@plt+0x3190>
   14298:	ldrb	r3, [sl, #6]
   1429c:	cmp	r3, #0
   142a0:	bne	14fd0 <fputs@plt+0x3ebc>
   142a4:	ldr	r3, [sp, #40]	; 0x28
   142a8:	add	r3, r3, #1
   142ac:	str	r3, [sp, #40]	; 0x28
   142b0:	b	140b8 <fputs@plt+0x2fa4>
   142b4:	cmp	r3, #0
   142b8:	beq	13f1c <fputs@plt+0x2e08>
   142bc:	ldrb	r3, [sl, #7]
   142c0:	cmp	r3, #0
   142c4:	bne	142d4 <fputs@plt+0x31c0>
   142c8:	ldrb	r3, [sl, #5]
   142cc:	cmp	r3, #0
   142d0:	beq	13f28 <fputs@plt+0x2e14>
   142d4:	ldr	r3, [pc, #3004]	; 14e98 <fputs@plt+0x3d84>
   142d8:	ldr	r0, [pc, #2720]	; 14d80 <fputs@plt+0x3c6c>
   142dc:	mov	r2, #28
   142e0:	ldr	r4, [r9, r3]
   142e4:	mov	r1, #1
   142e8:	add	r0, pc, r0
   142ec:	ldr	r3, [r4]
   142f0:	bl	10fd0 <fwrite@plt>
   142f4:	ldrb	r3, [sl, #1]
   142f8:	cmp	r3, #0
   142fc:	beq	14324 <fputs@plt+0x3210>
   14300:	ldrb	r3, [sl, #5]
   14304:	cmp	r3, #0
   14308:	beq	14324 <fputs@plt+0x3210>
   1430c:	ldr	r0, [pc, #2672]	; 14d84 <fputs@plt+0x3c70>
   14310:	ldr	r3, [r4]
   14314:	mov	r2, #48	; 0x30
   14318:	mov	r1, #1
   1431c:	add	r0, pc, r0
   14320:	bl	10fd0 <fwrite@plt>
   14324:	ldr	r2, [pc, #2652]	; 14d88 <fputs@plt+0x3c74>
   14328:	ldr	r1, [pc, #2652]	; 14d8c <fputs@plt+0x3c78>
   1432c:	ldr	r0, [r4]
   14330:	add	r2, pc, r2
   14334:	add	r1, pc, r1
   14338:	bl	11000 <fprintf@plt>
   1433c:	mov	r0, #1
   14340:	bl	110fc <exit@plt>
   14344:	ldr	r3, [pc, #2628]	; 14d90 <fputs@plt+0x3c7c>
   14348:	ldr	r2, [sp, #28]
   1434c:	add	r3, pc, r3
   14350:	ldrb	r3, [r3, r2]
   14354:	cmp	r3, #75	; 0x4b
   14358:	beq	14a48 <fputs@plt+0x3934>
   1435c:	bls	14a00 <fputs@plt+0x38ec>
   14360:	cmp	r3, #82	; 0x52
   14364:	beq	14a28 <fputs@plt+0x3914>
   14368:	cmp	r3, #88	; 0x58
   1436c:	bne	1438c <fputs@plt+0x3278>
   14370:	ldr	r3, [pc, #2804]	; 14e6c <fputs@plt+0x3d58>
   14374:	ldr	r2, [sp, #52]	; 0x34
   14378:	ldr	r1, [sp, #40]	; 0x28
   1437c:	ldr	r2, [r2, r3]
   14380:	ldr	r3, [r2, #8]
   14384:	add	r3, r3, r1
   14388:	str	r3, [r2, #8]
   1438c:	ldrb	r3, [sl, #6]
   14390:	cmp	r3, #0
   14394:	beq	143cc <fputs@plt+0x32b8>
   14398:	ldr	r3, [sp, #24]
   1439c:	ldr	r0, [sp, #36]	; 0x24
   143a0:	ldr	r1, [pc, #2540]	; 14d94 <fputs@plt+0x3c80>
   143a4:	ldr	r2, [r3]
   143a8:	ldr	r3, [pc, #2536]	; 14d98 <fputs@plt+0x3c84>
   143ac:	add	r1, pc, r1
   143b0:	ldrb	r2, [r2]
   143b4:	add	r3, pc, r3
   143b8:	ldr	r0, [r0]
   143bc:	cmp	r2, #0
   143c0:	moveq	r2, #15
   143c4:	movne	r2, #10
   143c8:	bl	11000 <fprintf@plt>
   143cc:	mov	r0, r5
   143d0:	bl	10e8c <fclose@plt>
   143d4:	ldrb	r3, [sl, #1]
   143d8:	cmp	r3, #0
   143dc:	bne	144b8 <fputs@plt+0x33a4>
   143e0:	ldrb	r3, [sl, #2]
   143e4:	cmp	r3, #0
   143e8:	beq	143f8 <fputs@plt+0x32e4>
   143ec:	ldrb	r3, [sl, #5]
   143f0:	cmp	r3, #0
   143f4:	beq	148bc <fputs@plt+0x37a8>
   143f8:	ldr	r3, [sp, #28]
   143fc:	add	fp, fp, #4
   14400:	add	r3, r3, #1
   14404:	str	r3, [sp, #28]
   14408:	cmp	r3, #8
   1440c:	ldr	r3, [sp, #24]
   14410:	add	r3, r3, #4
   14414:	str	r3, [sp, #24]
   14418:	bne	13ff0 <fputs@plt+0x2edc>
   1441c:	ldrb	r3, [sl, #2]
   14420:	ldr	r9, [sp, #52]	; 0x34
   14424:	cmp	r3, #0
   14428:	beq	144a8 <fputs@plt+0x3394>
   1442c:	ldr	r3, [pc, #2616]	; 14e6c <fputs@plt+0x3d58>
   14430:	ldr	r4, [r9, r3]
   14434:	ldr	r2, [r4, #16]
   14438:	cmp	r2, #0
   1443c:	bne	14b14 <fputs@plt+0x3a00>
   14440:	ldr	r2, [r4, #12]
   14444:	ldr	r3, [r4, #8]
   14448:	str	r2, [sp, #4]
   1444c:	str	r3, [sp]
   14450:	ldm	r4, {r2, r3}
   14454:	ldr	r4, [sp, #36]	; 0x24
   14458:	ldr	r1, [pc, #2364]	; 14d9c <fputs@plt+0x3c88>
   1445c:	ldr	r0, [r4]
   14460:	add	r1, pc, r1
   14464:	bl	11000 <fprintf@plt>
   14468:	ldr	r0, [pc, #2352]	; 14da0 <fputs@plt+0x3c8c>
   1446c:	ldr	r3, [r4]
   14470:	mov	r2, #137	; 0x89
   14474:	mov	r1, #1
   14478:	add	r0, pc, r0
   1447c:	bl	10fd0 <fwrite@plt>
   14480:	ldrb	r3, [sl, #5]
   14484:	cmp	r3, #0
   14488:	beq	144a8 <fputs@plt+0x3394>
   1448c:	ldr	r3, [sp, #36]	; 0x24
   14490:	ldr	r0, [pc, #2316]	; 14da4 <fputs@plt+0x3c90>
   14494:	mov	r2, #72	; 0x48
   14498:	ldr	r3, [r3]
   1449c:	mov	r1, #1
   144a0:	add	r0, pc, r0
   144a4:	bl	10fd0 <fwrite@plt>
   144a8:	mov	r0, #0
   144ac:	add	sp, sp, #9024	; 0x2340
   144b0:	add	sp, sp, #36	; 0x24
   144b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144b8:	ldr	r5, [fp]
   144bc:	ldr	r1, [pc, #2276]	; 14da8 <fputs@plt+0x3c94>
   144c0:	add	r4, sp, #352	; 0x160
   144c4:	mov	r2, r5
   144c8:	mov	r0, r4
   144cc:	add	r1, pc, r1
   144d0:	bl	15b14 <fputs@plt+0x4a00>
   144d4:	mov	r0, r4
   144d8:	bl	15ce8 <fputs@plt+0x4bd4>
   144dc:	ldr	r3, [r8, #-508]	; 0xfffffe04
   144e0:	cmp	r3, #0
   144e4:	beq	143e0 <fputs@plt+0x32cc>
   144e8:	ldr	r1, [pc, #2236]	; 14dac <fputs@plt+0x3c98>
   144ec:	ldr	r0, [sp, #32]
   144f0:	add	r1, pc, r1
   144f4:	bl	10fb8 <strstr@plt>
   144f8:	cmp	r0, #0
   144fc:	beq	14ef8 <fputs@plt+0x3de4>
   14500:	ldr	r0, [pc, #2216]	; 14db0 <fputs@plt+0x3c9c>
   14504:	ldr	r2, [pc, #2216]	; 14db4 <fputs@plt+0x3ca0>
   14508:	add	r0, pc, r0
   1450c:	mov	r3, r5
   14510:	sub	r0, r0, #964	; 0x3c4
   14514:	add	r2, pc, r2
   14518:	mov	r1, #1024	; 0x400
   1451c:	bl	11090 <snprintf@plt>
   14520:	ldr	r1, [pc, #2192]	; 14db8 <fputs@plt+0x3ca4>
   14524:	mov	r0, r4
   14528:	add	r1, pc, r1
   1452c:	sub	r1, r1, #964	; 0x3c4
   14530:	bl	15b14 <fputs@plt+0x4a00>
   14534:	ldr	r3, [r8, #-508]	; 0xfffffe04
   14538:	cmp	r3, #0
   1453c:	ble	14f30 <fputs@plt+0x3e1c>
   14540:	ldrb	r3, [sl, #6]
   14544:	cmp	r3, #0
   14548:	bne	14bfc <fputs@plt+0x3ae8>
   1454c:	ldr	r1, [pc, #2152]	; 14dbc <fputs@plt+0x3ca8>
   14550:	ldr	r0, [sp, #32]
   14554:	add	r1, pc, r1
   14558:	bl	10ed4 <fopen@plt>
   1455c:	subs	r3, r0, #0
   14560:	str	r3, [sp, #44]	; 0x2c
   14564:	beq	14f3c <fputs@plt+0x3e28>
   14568:	ldr	r3, [r8, #-508]	; 0xfffffe04
   1456c:	cmp	r3, #0
   14570:	ble	146ec <fputs@plt+0x35d8>
   14574:	ldr	r0, [sp, #28]
   14578:	mov	r1, #1
   1457c:	ldr	r2, [pc, #2108]	; 14dc0 <fputs@plt+0x3cac>
   14580:	lsl	r1, r1, r0
   14584:	ldr	r3, [pc, #2104]	; 14dc4 <fputs@plt+0x3cb0>
   14588:	add	r2, pc, r2
   1458c:	add	r3, pc, r3
   14590:	str	r1, [sp, #40]	; 0x28
   14594:	mov	r5, #0
   14598:	and	r1, r1, #192	; 0xc0
   1459c:	ldr	r9, [sp, #44]	; 0x2c
   145a0:	sub	r2, r2, #1984	; 0x7c0
   145a4:	sub	r3, r3, #1984	; 0x7c0
   145a8:	mov	r6, r5
   145ac:	mov	r7, r1
   145b0:	sub	r2, r2, #4
   145b4:	sub	r3, r3, #4
   145b8:	str	r2, [sp, #48]	; 0x30
   145bc:	str	r3, [sp, #56]	; 0x38
   145c0:	str	fp, [sp, #64]	; 0x40
   145c4:	str	sl, [sp, #68]	; 0x44
   145c8:	str	r4, [sp, #72]	; 0x48
   145cc:	cmp	r7, #0
   145d0:	bne	14800 <fputs@plt+0x36ec>
   145d4:	ldr	r3, [sp, #40]	; 0x28
   145d8:	tst	r3, #48	; 0x30
   145dc:	bne	148c8 <fputs@plt+0x37b4>
   145e0:	tst	r3, #12
   145e4:	ldr	r3, [r8, #-512]	; 0xfffffe00
   145e8:	beq	14728 <fputs@plt+0x3614>
   145ec:	ldr	r2, [r3, r5]
   145f0:	add	ip, r3, r5
   145f4:	ldr	r3, [r2, #8]
   145f8:	ldr	fp, [r2]
   145fc:	cmp	r3, #0
   14600:	moveq	sl, r7
   14604:	beq	14670 <fputs@plt+0x355c>
   14608:	ldrb	r2, [r3]
   1460c:	cmp	r2, #0
   14610:	beq	15050 <fputs@plt+0x3f3c>
   14614:	ldr	r1, [pc, #1964]	; 14dc8 <fputs@plt+0x3cb4>
   14618:	mov	lr, #39	; 0x27
   1461c:	add	r1, pc, r1
   14620:	sub	r1, r1, #1984	; 0x7c0
   14624:	sub	r1, r1, #4
   14628:	mov	r0, #32
   1462c:	cmp	r2, #34	; 0x22
   14630:	strbeq	lr, [r1]
   14634:	beq	14644 <fputs@plt+0x3530>
   14638:	cmp	r2, #58	; 0x3a
   1463c:	strbeq	r0, [r1]
   14640:	strbne	r2, [r1]
   14644:	ldrb	r2, [r3, #1]!
   14648:	add	r1, r1, #1
   1464c:	cmp	r2, #0
   14650:	bne	1462c <fputs@plt+0x3518>
   14654:	ldr	sl, [pc, #1904]	; 14dcc <fputs@plt+0x3cb8>
   14658:	mov	r3, #0
   1465c:	add	sl, pc, sl
   14660:	sub	sl, sl, #1984	; 0x7c0
   14664:	strb	r3, [r1]
   14668:	ldr	r2, [ip]
   1466c:	sub	sl, sl, #4
   14670:	ldr	r0, [r2, #16]
   14674:	bl	1570c <fputs@plt+0x45f8>
   14678:	ldr	r2, [r8, #-512]	; 0xfffffe00
   1467c:	ldr	ip, [pc, #1868]	; 14dd0 <fputs@plt+0x3cbc>
   14680:	mov	r3, fp
   14684:	ldr	r1, [r2, r5]
   14688:	ldr	r2, [pc, #1860]	; 14dd4 <fputs@plt+0x3cc0>
   1468c:	add	ip, pc, ip
   14690:	ldr	lr, [r1, #16]
   14694:	add	r2, pc, r2
   14698:	str	lr, [sp, #12]
   1469c:	ldr	r1, [r1, #12]
   146a0:	str	sl, [sp]
   146a4:	str	r1, [sp, #8]
   146a8:	mov	r1, #512	; 0x200
   146ac:	str	r0, [sp, #4]
   146b0:	add	r0, ip, #60	; 0x3c
   146b4:	bl	11090 <snprintf@plt>
   146b8:	ldr	r0, [pc, #1816]	; 14dd8 <fputs@plt+0x3cc4>
   146bc:	mov	r1, r9
   146c0:	add	r0, pc, r0
   146c4:	add	r0, r0, #60	; 0x3c
   146c8:	bl	11114 <fputs@plt>
   146cc:	ldr	r3, [r8, #-508]	; 0xfffffe04
   146d0:	add	r6, r6, #1
   146d4:	cmp	r6, r3
   146d8:	add	r5, r5, #4
   146dc:	blt	145cc <fputs@plt+0x34b8>
   146e0:	ldr	fp, [sp, #64]	; 0x40
   146e4:	ldr	sl, [sp, #68]	; 0x44
   146e8:	ldr	r4, [sp, #72]	; 0x48
   146ec:	mov	r0, r4
   146f0:	bl	15ce8 <fputs@plt+0x4bd4>
   146f4:	ldrb	r3, [sl, #6]
   146f8:	cmp	r3, #0
   146fc:	beq	1471c <fputs@plt+0x3608>
   14700:	ldr	r3, [sp, #36]	; 0x24
   14704:	ldr	r0, [pc, #1744]	; 14ddc <fputs@plt+0x3cc8>
   14708:	mov	r2, #10
   1470c:	ldr	r3, [r3]
   14710:	mov	r1, #1
   14714:	add	r0, pc, r0
   14718:	bl	10fd0 <fwrite@plt>
   1471c:	ldr	r0, [sp, #44]	; 0x2c
   14720:	bl	10e8c <fclose@plt>
   14724:	b	143e0 <fputs@plt+0x32cc>
   14728:	ldr	r2, [r3, r5]
   1472c:	add	lr, r3, r5
   14730:	ldr	r0, [r2, #8]
   14734:	ldr	r4, [r2]
   14738:	cmp	r0, #0
   1473c:	ldr	sl, [r2, #4]
   14740:	moveq	fp, r7
   14744:	beq	147b0 <fputs@plt+0x369c>
   14748:	ldrb	r2, [r0]
   1474c:	cmp	r2, #0
   14750:	beq	14b94 <fputs@plt+0x3a80>
   14754:	ldr	r1, [pc, #1668]	; 14de0 <fputs@plt+0x3ccc>
   14758:	mov	fp, #39	; 0x27
   1475c:	add	r1, pc, r1
   14760:	sub	r1, r1, #1984	; 0x7c0
   14764:	sub	r1, r1, #4
   14768:	mov	ip, #32
   1476c:	cmp	r2, #34	; 0x22
   14770:	strbeq	fp, [r1]
   14774:	beq	14784 <fputs@plt+0x3670>
   14778:	cmp	r2, #58	; 0x3a
   1477c:	strbeq	ip, [r1]
   14780:	strbne	r2, [r1]
   14784:	ldrb	r2, [r0, #1]!
   14788:	add	r1, r1, #1
   1478c:	cmp	r2, #0
   14790:	bne	1476c <fputs@plt+0x3658>
   14794:	ldr	fp, [pc, #1608]	; 14de4 <fputs@plt+0x3cd0>
   14798:	mov	r2, #0
   1479c:	add	fp, pc, fp
   147a0:	sub	fp, fp, #1984	; 0x7c0
   147a4:	strb	r2, [r1]
   147a8:	ldr	r2, [lr]
   147ac:	sub	fp, fp, #4
   147b0:	ldr	r0, [r2, #16]
   147b4:	bl	1570c <fputs@plt+0x45f8>
   147b8:	ldr	r2, [r8, #-512]	; 0xfffffe00
   147bc:	ldr	ip, [pc, #1572]	; 14de8 <fputs@plt+0x3cd4>
   147c0:	mov	r3, r4
   147c4:	ldr	r1, [r2, r5]
   147c8:	ldr	r2, [pc, #1564]	; 14dec <fputs@plt+0x3cd8>
   147cc:	add	ip, pc, ip
   147d0:	ldr	lr, [r1, #16]
   147d4:	add	r2, pc, r2
   147d8:	str	lr, [sp, #16]
   147dc:	ldr	r1, [r1, #12]
   147e0:	str	fp, [sp, #4]
   147e4:	str	r1, [sp, #12]
   147e8:	str	sl, [sp]
   147ec:	mov	r1, #512	; 0x200
   147f0:	str	r0, [sp, #8]
   147f4:	add	r0, ip, #60	; 0x3c
   147f8:	bl	11090 <snprintf@plt>
   147fc:	b	146b8 <fputs@plt+0x35a4>
   14800:	ldr	r3, [r8, #-512]	; 0xfffffe00
   14804:	add	sl, r3, r5
   14808:	ldr	r2, [r3, r5]
   1480c:	ldr	r0, [r2, #8]
   14810:	ldr	r3, [r2]
   14814:	cmp	r0, #0
   14818:	beq	14878 <fputs@plt+0x3764>
   1481c:	ldrb	r2, [r0]
   14820:	cmp	r2, #0
   14824:	beq	14f1c <fputs@plt+0x3e08>
   14828:	ldr	r1, [pc, #1472]	; 14df0 <fputs@plt+0x3cdc>
   1482c:	mov	lr, #39	; 0x27
   14830:	add	r1, pc, r1
   14834:	sub	r1, r1, #1984	; 0x7c0
   14838:	sub	r1, r1, #4
   1483c:	mov	ip, #32
   14840:	cmp	r2, #34	; 0x22
   14844:	strbeq	lr, [r1]
   14848:	beq	14858 <fputs@plt+0x3744>
   1484c:	cmp	r2, #58	; 0x3a
   14850:	strbeq	ip, [r1]
   14854:	strbne	r2, [r1]
   14858:	ldrb	r2, [r0, #1]!
   1485c:	add	r1, r1, #1
   14860:	cmp	r2, #0
   14864:	bne	14840 <fputs@plt+0x372c>
   14868:	mov	r2, #0
   1486c:	strb	r2, [r1]
   14870:	ldr	r0, [sp, #48]	; 0x30
   14874:	ldr	r2, [sl]
   14878:	ldr	ip, [r2, #16]
   1487c:	ldr	r1, [pc, #1392]	; 14df4 <fputs@plt+0x3ce0>
   14880:	str	ip, [sp, #8]
   14884:	ldr	r2, [r2, #12]
   14888:	add	r1, pc, r1
   1488c:	stm	sp, {r0, r2}
   14890:	ldr	r2, [pc, #1376]	; 14df8 <fputs@plt+0x3ce4>
   14894:	add	r0, r1, #60	; 0x3c
   14898:	add	r2, pc, r2
   1489c:	mov	r1, #512	; 0x200
   148a0:	bl	11090 <snprintf@plt>
   148a4:	b	146b8 <fputs@plt+0x35a4>
   148a8:	bl	15d44 <fputs@plt+0x4c30>
   148ac:	ldrb	r3, [sl, #2]
   148b0:	cmp	r3, #0
   148b4:	beq	143d4 <fputs@plt+0x32c0>
   148b8:	b	1403c <fputs@plt+0x2f28>
   148bc:	mov	r0, #1
   148c0:	bl	15d44 <fputs@plt+0x4c30>
   148c4:	b	143f8 <fputs@plt+0x32e4>
   148c8:	ldr	r3, [r8, #-512]	; 0xfffffe00
   148cc:	ldr	r3, [r3, r5]
   148d0:	ldr	r1, [r3]
   148d4:	cmp	r1, #0
   148d8:	moveq	r3, r7
   148dc:	beq	14940 <fputs@plt+0x382c>
   148e0:	ldrb	r3, [r1]
   148e4:	cmp	r3, #0
   148e8:	beq	14fbc <fputs@plt+0x3ea8>
   148ec:	ldr	r2, [pc, #1288]	; 14dfc <fputs@plt+0x3ce8>
   148f0:	mov	ip, #92	; 0x5c
   148f4:	add	r2, pc, r2
   148f8:	sub	r2, r2, #3024	; 0xbd0
   148fc:	sub	r2, r2, #4
   14900:	cmp	r3, #34	; 0x22
   14904:	moveq	r0, r2
   14908:	strbne	r3, [r2]
   1490c:	strbeq	ip, [r0], #2
   14910:	strbeq	r3, [r2, #1]
   14914:	ldrb	r3, [r1, #1]!
   14918:	moveq	r2, r0
   1491c:	addne	r2, r2, #1
   14920:	cmp	r3, #0
   14924:	bne	14900 <fputs@plt+0x37ec>
   14928:	ldr	r3, [pc, #1232]	; 14e00 <fputs@plt+0x3cec>
   1492c:	mov	r1, #0
   14930:	add	r3, pc, r3
   14934:	sub	r3, r3, #3024	; 0xbd0
   14938:	sub	r3, r3, #4
   1493c:	strb	r1, [r2]
   14940:	ldr	r2, [r8, #-512]	; 0xfffffe00
   14944:	add	sl, r2, r5
   14948:	ldr	r2, [r2, r5]
   1494c:	ldr	r0, [r2, #8]
   14950:	cmp	r0, #0
   14954:	beq	149b4 <fputs@plt+0x38a0>
   14958:	ldrb	r2, [r0]
   1495c:	cmp	r2, #0
   14960:	beq	14fa8 <fputs@plt+0x3e94>
   14964:	ldr	r1, [pc, #1176]	; 14e04 <fputs@plt+0x3cf0>
   14968:	mov	lr, #39	; 0x27
   1496c:	add	r1, pc, r1
   14970:	sub	r1, r1, #1984	; 0x7c0
   14974:	sub	r1, r1, #4
   14978:	mov	ip, #32
   1497c:	cmp	r2, #34	; 0x22
   14980:	strbeq	lr, [r1]
   14984:	beq	14994 <fputs@plt+0x3880>
   14988:	cmp	r2, #58	; 0x3a
   1498c:	strbeq	ip, [r1]
   14990:	strbne	r2, [r1]
   14994:	ldrb	r2, [r0, #1]!
   14998:	add	r1, r1, #1
   1499c:	cmp	r2, #0
   149a0:	bne	1497c <fputs@plt+0x3868>
   149a4:	mov	r2, #0
   149a8:	strb	r2, [r1]
   149ac:	ldr	r0, [sp, #56]	; 0x38
   149b0:	ldr	r2, [sl]
   149b4:	ldr	ip, [r2, #16]
   149b8:	ldr	r1, [pc, #1096]	; 14e08 <fputs@plt+0x3cf4>
   149bc:	str	ip, [sp, #8]
   149c0:	ldr	r2, [r2, #12]
   149c4:	add	r1, pc, r1
   149c8:	stm	sp, {r0, r2}
   149cc:	ldr	r2, [pc, #1080]	; 14e0c <fputs@plt+0x3cf8>
   149d0:	add	r0, r1, #60	; 0x3c
   149d4:	add	r2, pc, r2
   149d8:	mov	r1, #512	; 0x200
   149dc:	bl	11090 <snprintf@plt>
   149e0:	b	146b8 <fputs@plt+0x35a4>
   149e4:	ldr	r3, [sp, #36]	; 0x24
   149e8:	ldr	r1, [pc, #1056]	; 14e10 <fputs@plt+0x3cfc>
   149ec:	ldr	r2, [sp, #32]
   149f0:	add	r1, pc, r1
   149f4:	ldr	r0, [r3]
   149f8:	bl	11000 <fprintf@plt>
   149fc:	b	14048 <fputs@plt+0x2f34>
   14a00:	cmp	r3, #68	; 0x44
   14a04:	bne	1438c <fputs@plt+0x3278>
   14a08:	ldr	r3, [pc, #1116]	; 14e6c <fputs@plt+0x3d58>
   14a0c:	ldr	r2, [sp, #52]	; 0x34
   14a10:	ldr	r1, [sp, #40]	; 0x28
   14a14:	ldr	r2, [r2, r3]
   14a18:	ldr	r3, [r2, #4]
   14a1c:	add	r3, r3, r1
   14a20:	str	r3, [r2, #4]
   14a24:	b	1438c <fputs@plt+0x3278>
   14a28:	ldr	r3, [pc, #1084]	; 14e6c <fputs@plt+0x3d58>
   14a2c:	ldr	r2, [sp, #52]	; 0x34
   14a30:	ldr	r1, [sp, #40]	; 0x28
   14a34:	ldr	r2, [r2, r3]
   14a38:	ldr	r3, [r2, #12]
   14a3c:	add	r3, r3, r1
   14a40:	str	r3, [r2, #12]
   14a44:	b	1438c <fputs@plt+0x3278>
   14a48:	ldr	r3, [pc, #1052]	; 14e6c <fputs@plt+0x3d58>
   14a4c:	ldr	r2, [sp, #52]	; 0x34
   14a50:	ldr	r1, [sp, #40]	; 0x28
   14a54:	ldr	r2, [r2, r3]
   14a58:	ldr	r3, [r2]
   14a5c:	add	r3, r3, r1
   14a60:	str	r3, [r2]
   14a64:	b	1438c <fputs@plt+0x3278>
   14a68:	ldr	r1, [pc, #932]	; 14e14 <fputs@plt+0x3d00>
   14a6c:	mov	r0, #92	; 0x5c
   14a70:	add	r1, pc, r1
   14a74:	sub	r1, r1, #4048	; 0xfd0
   14a78:	sub	r1, r1, #4
   14a7c:	mov	r2, #115	; 0x73
   14a80:	cmp	r3, #32
   14a84:	moveq	r3, r1
   14a88:	strbne	r3, [r1]
   14a8c:	strbeq	r0, [r3], #2
   14a90:	strbeq	r2, [r1, #1]
   14a94:	moveq	r1, r3
   14a98:	ldrb	r3, [r6, #1]!
   14a9c:	addne	r1, r1, #1
   14aa0:	cmp	r3, #0
   14aa4:	bne	14a80 <fputs@plt+0x396c>
   14aa8:	ldr	r2, [pc, #872]	; 14e18 <fputs@plt+0x3d04>
   14aac:	strb	r3, [r1]
   14ab0:	add	r2, pc, r2
   14ab4:	mov	r3, r2
   14ab8:	sub	r3, r3, #3024	; 0xbd0
   14abc:	sub	r2, r2, #4048	; 0xfd0
   14ac0:	sub	r2, r2, #4
   14ac4:	sub	r3, r3, #4
   14ac8:	mov	ip, #92	; 0x5c
   14acc:	b	14aec <fputs@plt+0x39d8>
   14ad0:	cmp	r0, #34	; 0x22
   14ad4:	moveq	r1, r3
   14ad8:	strbne	r0, [r3]
   14adc:	strbeq	ip, [r1], #2
   14ae0:	addne	r3, r3, #1
   14ae4:	strbeq	r0, [r3, #1]
   14ae8:	moveq	r3, r1
   14aec:	ldrb	r0, [r2], #1
   14af0:	cmp	r0, #0
   14af4:	bne	14ad0 <fputs@plt+0x39bc>
   14af8:	ldr	r6, [pc, #796]	; 14e1c <fputs@plt+0x3d08>
   14afc:	strb	r0, [r3]
   14b00:	add	r6, pc, r6
   14b04:	sub	r6, r6, #3024	; 0xbd0
   14b08:	bl	1561c <fputs@plt+0x4508>
   14b0c:	sub	r6, r6, #4
   14b10:	b	14158 <fputs@plt+0x3044>
   14b14:	ldrb	r3, [sl, #6]
   14b18:	cmp	r3, #0
   14b1c:	beq	14440 <fputs@plt+0x332c>
   14b20:	ldr	r3, [pc, #880]	; 14e98 <fputs@plt+0x3d84>
   14b24:	ldr	r1, [pc, #756]	; 14e20 <fputs@plt+0x3d0c>
   14b28:	ldr	r3, [r9, r3]
   14b2c:	add	r1, pc, r1
   14b30:	ldr	r0, [r3]
   14b34:	bl	11000 <fprintf@plt>
   14b38:	b	14440 <fputs@plt+0x332c>
   14b3c:	ldr	r7, [pc, #736]	; 14e24 <fputs@plt+0x3d10>
   14b40:	add	r7, pc, r7
   14b44:	b	141f4 <fputs@plt+0x30e0>
   14b48:	add	r3, sp, #92	; 0x5c
   14b4c:	str	r3, [sp, #84]	; 0x54
   14b50:	mov	r0, r3
   14b54:	ldr	r2, [pc, #716]	; 14e28 <fputs@plt+0x3d14>
   14b58:	ldr	r3, [sp, #64]	; 0x40
   14b5c:	add	r2, pc, r2
   14b60:	str	r3, [sp]
   14b64:	mov	r1, #260	; 0x104
   14b68:	mov	r3, r9
   14b6c:	bl	11090 <snprintf@plt>
   14b70:	b	14238 <fputs@plt+0x3124>
   14b74:	ldr	r3, [sp, #36]	; 0x24
   14b78:	ldr	r0, [pc, #684]	; 14e2c <fputs@plt+0x3d18>
   14b7c:	mov	r2, #29
   14b80:	ldr	r3, [r3]
   14b84:	mov	r1, #1
   14b88:	add	r0, pc, r0
   14b8c:	bl	10fd0 <fwrite@plt>
   14b90:	b	13f98 <fputs@plt+0x2e84>
   14b94:	ldr	r1, [pc, #660]	; 14e30 <fputs@plt+0x3d1c>
   14b98:	add	r1, pc, r1
   14b9c:	sub	r1, r1, #1984	; 0x7c0
   14ba0:	sub	r1, r1, #4
   14ba4:	b	14794 <fputs@plt+0x3680>
   14ba8:	ldrb	r3, [sl, #6]
   14bac:	cmp	r3, #0
   14bb0:	beq	14be0 <fputs@plt+0x3acc>
   14bb4:	ldrb	r2, [r4]
   14bb8:	ldr	r0, [sp, #36]	; 0x24
   14bbc:	ldr	r3, [pc, #624]	; 14e34 <fputs@plt+0x3d20>
   14bc0:	ldr	r1, [pc, #624]	; 14e38 <fputs@plt+0x3d24>
   14bc4:	cmp	r2, #0
   14bc8:	add	r3, pc, r3
   14bcc:	add	r1, pc, r1
   14bd0:	moveq	r2, #15
   14bd4:	movne	r2, #10
   14bd8:	ldr	r0, [r0]
   14bdc:	bl	11000 <fprintf@plt>
   14be0:	ldr	r3, [pc, #644]	; 14e6c <fputs@plt+0x3d58>
   14be4:	ldr	r2, [sp, #52]	; 0x34
   14be8:	ldr	r2, [r2, r3]
   14bec:	ldr	r3, [r2, #16]
   14bf0:	add	r3, r3, #1
   14bf4:	str	r3, [r2, #16]
   14bf8:	b	143d4 <fputs@plt+0x32c0>
   14bfc:	ldr	r3, [sp, #36]	; 0x24
   14c00:	ldr	r1, [pc, #564]	; 14e3c <fputs@plt+0x3d28>
   14c04:	ldr	r2, [sp, #32]
   14c08:	add	r1, pc, r1
   14c0c:	ldr	r0, [r3]
   14c10:	bl	11000 <fprintf@plt>
   14c14:	b	1454c <fputs@plt+0x3438>
   14c18:	ldr	r0, [pc, #544]	; 14e40 <fputs@plt+0x3d2c>
   14c1c:	add	r0, pc, r0
   14c20:	bl	15834 <fputs@plt+0x4720>
   14c24:	cmn	r0, #1
   14c28:	beq	15090 <fputs@plt+0x3f7c>
   14c2c:	bl	15428 <fputs@plt+0x4314>
   14c30:	ldrb	r3, [sl, #4]
   14c34:	cmp	r3, #0
   14c38:	bne	14f78 <fputs@plt+0x3e64>
   14c3c:	ldrb	r3, [sl, #2]
   14c40:	cmp	r3, #0
   14c44:	beq	13f80 <fputs@plt+0x2e6c>
   14c48:	ldrb	r3, [sl, #7]
   14c4c:	cmp	r3, #0
   14c50:	beq	13f80 <fputs@plt+0x2e6c>
   14c54:	ldr	r7, [pc, #488]	; 14e44 <fputs@plt+0x3d30>
   14c58:	mov	r3, #1
   14c5c:	ldr	fp, [sp, #36]	; 0x24
   14c60:	add	r7, pc, r7
   14c64:	mov	r6, r3
   14c68:	mov	r4, #3
   14c6c:	mov	r5, #48	; 0x30
   14c70:	strb	r3, [sl, #8]
   14c74:	ldr	r3, [fp]
   14c78:	mov	r2, r5
   14c7c:	mov	r1, r6
   14c80:	mov	r0, r7
   14c84:	bl	10fd0 <fwrite@plt>
   14c88:	subs	r4, r4, #1
   14c8c:	bne	14c74 <fputs@plt+0x3b60>
   14c90:	ldr	r5, [sp, #36]	; 0x24
   14c94:	ldr	r0, [pc, #428]	; 14e48 <fputs@plt+0x3d34>
   14c98:	mov	r2, #21
   14c9c:	ldr	r3, [r5]
   14ca0:	mov	r1, #1
   14ca4:	add	r0, pc, r0
   14ca8:	bl	10fd0 <fwrite@plt>
   14cac:	ldr	r0, [r5]
   14cb0:	bl	10f4c <fflush@plt>
   14cb4:	mov	r1, r4
   14cb8:	mov	r0, #10
   14cbc:	bl	10dfc <rb_sleep@plt>
   14cc0:	ldr	r0, [pc, #388]	; 14e4c <fputs@plt+0x3d38>
   14cc4:	ldr	r3, [r5]
   14cc8:	mov	r2, #15
   14ccc:	mov	r1, #1
   14cd0:	add	r0, pc, r0
   14cd4:	bl	10fd0 <fwrite@plt>
   14cd8:	mov	r0, r4
   14cdc:	bl	15d44 <fputs@plt+0x4c30>
   14ce0:	ldr	r7, [pc, #360]	; 14e50 <fputs@plt+0x3d3c>
   14ce4:	ldr	r6, [pc, #360]	; 14e54 <fputs@plt+0x3d40>
   14ce8:	add	r7, pc, r7
   14cec:	add	r6, pc, r6
   14cf0:	mov	r5, r4
   14cf4:	ldr	r2, [r7, r4, lsl #2]
   14cf8:	mov	r1, r6
   14cfc:	add	r4, r4, #2
   14d00:	mov	r0, r5
   14d04:	bl	159d0 <fputs@plt+0x48bc>
   14d08:	cmp	r4, #8
   14d0c:	bne	14cf4 <fputs@plt+0x3be0>
   14d10:	mov	r0, #1
   14d14:	bl	15d44 <fputs@plt+0x4c30>
   14d18:	bl	15428 <fputs@plt+0x4314>
   14d1c:	b	13f80 <fputs@plt+0x2e6c>
   14d20:	mov	r0, #0
   14d24:	bl	1561c <fputs@plt+0x4508>
   14d28:	str	r0, [sp, #64]	; 0x40
   14d2c:	mov	r0, #0
   14d30:	bl	1561c <fputs@plt+0x4508>
   14d34:	b	14180 <fputs@plt+0x306c>
   14d38:	andeq	r7, r9, r4, lsr r0
   14d3c:	andeq	fp, r7, r4, asr r7
   14d40:	andeq	r6, r9, r4, lsr #4
   14d44:	andeq	r0, r0, r8, lsr r1
   14d48:	andeq	r0, r0, ip, lsr #2
   14d4c:	andeq	r0, r0, r0, asr #2
   14d50:	andeq	sl, r7, r4, lsl pc
   14d54:	andeq	fp, r7, ip, asr r6
   14d58:			; <UNDEFINED> instruction: 0x000946b8
   14d5c:	andeq	r8, r9, r8, lsr lr
   14d60:	andeq	r8, r9, r4, lsr lr
   14d64:			; <UNDEFINED> instruction: 0x0007b6b0
   14d68:	andeq	r3, r8, ip, lsr #21
   14d6c:	andeq	fp, r7, r0, lsr #13
   14d70:	andeq	fp, r7, r0, asr r6
   14d74:	andeq	r8, r9, r0, lsr ip
   14d78:	andeq	pc, r7, r8, lsl ip	; <UNPREDICTABLE>
   14d7c:	andeq	fp, r7, r8, lsr r5
   14d80:	andeq	fp, r7, r0, asr #4
   14d84:	andeq	fp, r7, ip, lsr #4
   14d88:			; <UNDEFINED> instruction: 0x00096abc
   14d8c:	andeq	fp, r7, r8, asr #4
   14d90:	andeq	sl, r7, r0, lsr #22
   14d94:	andeq	fp, r7, r4, lsr #9
   14d98:	muleq	r7, r0, r4
   14d9c:	andeq	fp, r7, ip, ror #10
   14da0:	muleq	r7, r4, r5
   14da4:	strdeq	fp, [r7], -r8
   14da8:	andeq	fp, r7, ip, lsl #7
   14dac:	andeq	fp, r7, r8, lsl r2
   14db0:	ldrdeq	r8, [r9], -ip
   14db4:	andeq	fp, r7, r8, asr r3
   14db8:			; <UNDEFINED> instruction: 0x000988bc
   14dbc:	andeq	r2, r8, r4, lsl r9
   14dc0:	andeq	r8, r9, ip, asr r8
   14dc4:	andeq	r8, r9, r8, asr r8
   14dc8:	andeq	r8, r9, r8, asr #15
   14dcc:	andeq	r8, r9, r8, lsl #15
   14dd0:	andeq	r8, r9, r8, asr r7
   14dd4:	andeq	fp, r7, ip, lsl #5
   14dd8:	andeq	r8, r9, r4, lsr #14
   14ddc:	andeq	fp, r7, r4, ror r2
   14de0:	andeq	r8, r9, r8, lsl #13
   14de4:	andeq	r8, r9, r8, asr #12
   14de8:	andeq	r8, r9, r8, lsl r6
   14dec:	muleq	r7, r4, r1
   14df0:			; <UNDEFINED> instruction: 0x000985b4
   14df4:	andeq	r8, r9, ip, asr r5
   14df8:	strheq	fp, [r7], -ip
   14dfc:	strdeq	r8, [r9], -r0
   14e00:			; <UNDEFINED> instruction: 0x000984b4
   14e04:	andeq	r8, r9, r8, ror r4
   14e08:	andeq	r8, r9, r0, lsr #8
   14e0c:	andeq	sl, r7, r8, ror #30
   14e10:	strdeq	sl, [r7], -r4
   14e14:	andeq	r8, r9, r4, ror r3
   14e18:	andeq	r8, r9, r4, lsr r3
   14e1c:	andeq	r8, r9, r4, ror #5
   14e20:	andeq	sl, r7, r8, ror #28
   14e24:	ldrdeq	sl, [r7], -r4
   14e28:	andeq	sl, r7, r0, lsl ip
   14e2c:	andeq	sl, r7, r8, lsl #22
   14e30:	andeq	r8, r9, ip, asr #4
   14e34:	andeq	sl, r7, r0, lsr fp
   14e38:	andeq	sl, r7, r8, lsr fp
   14e3c:	ldrdeq	sl, [r7], -ip
   14e40:			; <UNDEFINED> instruction: 0x000005bc
   14e44:	andeq	sl, r7, r4, asr #19
   14e48:			; <UNDEFINED> instruction: 0x0007a9b4
   14e4c:	andeq	sl, r7, r0, lsr #19
   14e50:	andeq	r3, r9, r0, ror r9
   14e54:	muleq	r7, r4, r9
   14e58:	andeq	sl, r7, r4, asr #16
   14e5c:	andeq	sl, r7, r4, asr r8
   14e60:	andeq	r7, r9, r4, ror #29
   14e64:			; <UNDEFINED> instruction: 0x0007a9b8
   14e68:	andeq	r7, r9, r4, asr #29
   14e6c:	andeq	r0, r0, r0, lsr r1
   14e70:	andeq	sl, r7, r0, asr #12
   14e74:	andeq	sl, r7, r4, ror r6
   14e78:	andeq	sl, r7, r0, lsl #13
   14e7c:	andeq	r7, r9, r8, lsr lr
   14e80:	andeq	r7, r9, r4, lsr #28
   14e84:	andeq	sl, r7, r4, lsl #16
   14e88:	andeq	sl, r7, r0, asr r7
   14e8c:	ldrdeq	sl, [r7], -r0
   14e90:	muleq	r9, r0, sp
   14e94:	andeq	sl, r7, r4, asr #12
   14e98:	andeq	r0, r0, r4, asr #2
   14e9c:	andeq	sl, r7, r8, lsr r5
   14ea0:	mov	r1, #33	; 0x21
   14ea4:	mov	r0, r6
   14ea8:	bl	10eb0 <strchr@plt>
   14eac:	cmp	r0, #0
   14eb0:	beq	14200 <fputs@plt+0x30ec>
   14eb4:	ldr	r0, [sp, #52]	; 0x34
   14eb8:	ldr	r1, [pc, #-40]	; 14e98 <fputs@plt+0x3d84>
   14ebc:	mov	r2, r6
   14ec0:	ldr	r3, [sp, #56]	; 0x38
   14ec4:	ldr	r6, [r0, r1]
   14ec8:	ldr	r1, [pc, #-120]	; 14e58 <fputs@plt+0x3d44>
   14ecc:	str	r7, [sp]
   14ed0:	add	r1, pc, r1
   14ed4:	ldr	r0, [r6]
   14ed8:	bl	11000 <fprintf@plt>
   14edc:	ldr	r0, [pc, #-136]	; 14e5c <fputs@plt+0x3d48>
   14ee0:	ldr	r3, [r6]
   14ee4:	mov	r2, #41	; 0x29
   14ee8:	mov	r1, #1
   14eec:	add	r0, pc, r0
   14ef0:	bl	10fd0 <fwrite@plt>
   14ef4:	b	140b8 <fputs@plt+0x2fa4>
   14ef8:	ldr	r0, [pc, #-160]	; 14e60 <fputs@plt+0x3d4c>
   14efc:	ldr	r2, [pc, #-160]	; 14e64 <fputs@plt+0x3d50>
   14f00:	add	r0, pc, r0
   14f04:	mov	r3, r5
   14f08:	add	r2, pc, r2
   14f0c:	mov	r1, #1024	; 0x400
   14f10:	sub	r0, r0, #964	; 0x3c4
   14f14:	bl	11090 <snprintf@plt>
   14f18:	b	14520 <fputs@plt+0x340c>
   14f1c:	ldr	r1, [pc, #-188]	; 14e68 <fputs@plt+0x3d54>
   14f20:	add	r1, pc, r1
   14f24:	sub	r1, r1, #1984	; 0x7c0
   14f28:	sub	r1, r1, #4
   14f2c:	b	14868 <fputs@plt+0x3754>
   14f30:	mov	r0, r4
   14f34:	bl	15ce8 <fputs@plt+0x4bd4>
   14f38:	b	143e0 <fputs@plt+0x32cc>
   14f3c:	ldrb	r3, [sl, #6]
   14f40:	cmp	r3, #0
   14f44:	bne	15030 <fputs@plt+0x3f1c>
   14f48:	ldr	r3, [pc, #-228]	; 14e6c <fputs@plt+0x3d58>
   14f4c:	ldr	r2, [sp, #52]	; 0x34
   14f50:	ldr	r2, [r2, r3]
   14f54:	ldr	r3, [r2, #16]
   14f58:	add	r3, r3, #1
   14f5c:	str	r3, [r2, #16]
   14f60:	b	143e0 <fputs@plt+0x32cc>
   14f64:	ldr	r1, [pc, #-252]	; 14e70 <fputs@plt+0x3d5c>
   14f68:	mov	r2, #18
   14f6c:	add	r1, pc, r1
   14f70:	bl	10f04 <rb_strlcpy@plt>
   14f74:	b	13f50 <fputs@plt+0x2e3c>
   14f78:	ldr	r3, [sp, #36]	; 0x24
   14f7c:	ldr	r0, [pc, #-272]	; 14e74 <fputs@plt+0x3d60>
   14f80:	mov	r2, #25
   14f84:	ldr	r3, [r3]
   14f88:	mov	r1, #1
   14f8c:	add	r0, pc, r0
   14f90:	bl	10fd0 <fwrite@plt>
   14f94:	ldr	r1, [pc, #-292]	; 14e78 <fputs@plt+0x3d64>
   14f98:	mov	r0, r4
   14f9c:	add	r1, pc, r1
   14fa0:	bl	159d0 <fputs@plt+0x48bc>
   14fa4:	b	14c3c <fputs@plt+0x3b28>
   14fa8:	ldr	r1, [pc, #-308]	; 14e7c <fputs@plt+0x3d68>
   14fac:	add	r1, pc, r1
   14fb0:	sub	r1, r1, #1984	; 0x7c0
   14fb4:	sub	r1, r1, #4
   14fb8:	b	149a4 <fputs@plt+0x3890>
   14fbc:	ldr	r2, [pc, #-324]	; 14e80 <fputs@plt+0x3d6c>
   14fc0:	add	r2, pc, r2
   14fc4:	sub	r2, r2, #3024	; 0xbd0
   14fc8:	sub	r2, r2, #4
   14fcc:	b	14928 <fputs@plt+0x3814>
   14fd0:	ldr	r3, [sp, #80]	; 0x50
   14fd4:	ldr	r0, [sp, #36]	; 0x24
   14fd8:	str	r3, [sp, #16]
   14fdc:	ldr	r3, [sp, #84]	; 0x54
   14fe0:	ldr	r1, [pc, #-356]	; 14e84 <fputs@plt+0x3d70>
   14fe4:	str	r3, [sp, #12]
   14fe8:	ldr	r3, [sp, #56]	; 0x38
   14fec:	str	r7, [sp, #8]
   14ff0:	str	r3, [sp, #4]
   14ff4:	str	r6, [sp]
   14ff8:	ldr	r3, [sp, #72]	; 0x48
   14ffc:	ldr	r2, [fp]
   15000:	add	r1, pc, r1
   15004:	ldr	r0, [r0]
   15008:	bl	11000 <fprintf@plt>
   1500c:	b	142a4 <fputs@plt+0x3190>
   15010:	ldr	r3, [sp, #56]	; 0x38
   15014:	ldr	r1, [pc, #-404]	; 14e88 <fputs@plt+0x3d74>
   15018:	str	r3, [sp]
   1501c:	ldr	r2, [fp]
   15020:	mov	r3, r6
   15024:	add	r1, pc, r1
   15028:	bl	159d0 <fputs@plt+0x48bc>
   1502c:	b	14250 <fputs@plt+0x313c>
   15030:	ldr	r3, [sp, #36]	; 0x24
   15034:	ldr	r0, [pc, #-432]	; 14e8c <fputs@plt+0x3d78>
   15038:	mov	r2, #10
   1503c:	ldr	r3, [r3]
   15040:	mov	r1, #1
   15044:	add	r0, pc, r0
   15048:	bl	10fd0 <fwrite@plt>
   1504c:	b	14f48 <fputs@plt+0x3e34>
   15050:	ldr	r1, [pc, #-456]	; 14e90 <fputs@plt+0x3d7c>
   15054:	add	r1, pc, r1
   15058:	sub	r1, r1, #1984	; 0x7c0
   1505c:	sub	r1, r1, #4
   15060:	b	14654 <fputs@plt+0x3540>
   15064:	ldr	r9, [sp, #52]	; 0x34
   15068:	ldr	r3, [pc, #-472]	; 14e98 <fputs@plt+0x3d84>
   1506c:	ldr	r0, [pc, #-480]	; 14e94 <fputs@plt+0x3d80>
   15070:	mov	r2, #34	; 0x22
   15074:	ldr	r3, [r9, r3]
   15078:	mov	r1, #1
   1507c:	add	r0, pc, r0
   15080:	ldr	r3, [r3]
   15084:	bl	10fd0 <fwrite@plt>
   15088:	mov	r0, #1
   1508c:	bl	110fc <exit@plt>
   15090:	ldr	r3, [pc, #-512]	; 14e98 <fputs@plt+0x3d84>
   15094:	ldr	r0, [pc, #-512]	; 14e9c <fputs@plt+0x3d88>
   15098:	mov	r2, #33	; 0x21
   1509c:	ldr	r3, [r9, r3]
   150a0:	mov	r1, #1
   150a4:	add	r0, pc, r0
   150a8:	ldr	r3, [r3]
   150ac:	bl	10fd0 <fwrite@plt>
   150b0:	mov	r0, #1
   150b4:	bl	110fc <exit@plt>
   150b8:	mov	fp, #0
   150bc:	mov	lr, #0
   150c0:	pop	{r1}		; (ldr r1, [sp], #4)
   150c4:	mov	r2, sp
   150c8:	push	{r2}		; (str r2, [sp, #-4]!)
   150cc:	push	{r0}		; (str r0, [sp, #-4]!)
   150d0:	ldr	ip, [pc, #16]	; 150e8 <fputs@plt+0x3fd4>
   150d4:	push	{ip}		; (str ip, [sp, #-4]!)
   150d8:	ldr	r0, [pc, #12]	; 150ec <fputs@plt+0x3fd8>
   150dc:	ldr	r3, [pc, #12]	; 150f0 <fputs@plt+0x3fdc>
   150e0:	bl	10e5c <__libc_start_main@plt>
   150e4:	bl	10e2c <abort@plt>
   150e8:	andeq	lr, r8, r0, lsr lr
   150ec:	muleq	r1, r8, sp
   150f0:	ldrdeq	lr, [r8], -r0
   150f4:	ldr	r3, [pc, #20]	; 15110 <fputs@plt+0x3ffc>
   150f8:	ldr	r2, [pc, #20]	; 15114 <fputs@plt+0x4000>
   150fc:	add	r3, pc, r3
   15100:	ldr	r2, [r3, r2]
   15104:	cmp	r2, #0
   15108:	bxeq	lr
   1510c:	b	10e74 <__gmon_start__@plt>
   15110:	strdeq	r4, [r9], -ip
   15114:	andeq	r0, r0, r8, lsl r1
   15118:	ldr	r3, [pc, #28]	; 1513c <fputs@plt+0x4028>
   1511c:	ldr	r0, [pc, #28]	; 15140 <fputs@plt+0x402c>
   15120:	sub	r3, r3, r0
   15124:	cmp	r3, #6
   15128:	bxls	lr
   1512c:	ldr	r3, [pc, #16]	; 15144 <fputs@plt+0x4030>
   15130:	cmp	r3, #0
   15134:	bxeq	lr
   15138:	bx	r3
   1513c:	andeq	sl, sl, pc, ror #27
   15140:	andeq	sl, sl, ip, ror #27
   15144:	andeq	r0, r0, r0
   15148:	ldr	r1, [pc, #36]	; 15174 <fputs@plt+0x4060>
   1514c:	ldr	r0, [pc, #36]	; 15178 <fputs@plt+0x4064>
   15150:	sub	r1, r1, r0
   15154:	asr	r1, r1, #2
   15158:	add	r1, r1, r1, lsr #31
   1515c:	asrs	r1, r1, #1
   15160:	bxeq	lr
   15164:	ldr	r3, [pc, #16]	; 1517c <fputs@plt+0x4068>
   15168:	cmp	r3, #0
   1516c:	bxeq	lr
   15170:	bx	r3
   15174:	andeq	sl, sl, ip, ror #27
   15178:	andeq	sl, sl, ip, ror #27
   1517c:	andeq	r0, r0, r0
   15180:	push	{r4, lr}
   15184:	ldr	r4, [pc, #24]	; 151a4 <fputs@plt+0x4090>
   15188:	ldrb	r3, [r4]
   1518c:	cmp	r3, #0
   15190:	popne	{r4, pc}
   15194:	bl	15118 <fputs@plt+0x4004>
   15198:	mov	r3, #1
   1519c:	strb	r3, [r4]
   151a0:	pop	{r4, pc}
   151a4:	strdeq	sl, [sl], -r0
   151a8:	ldr	r0, [pc, #40]	; 151d8 <fputs@plt+0x40c4>
   151ac:	ldr	r3, [r0]
   151b0:	cmp	r3, #0
   151b4:	bne	151bc <fputs@plt+0x40a8>
   151b8:	b	15148 <fputs@plt+0x4034>
   151bc:	ldr	r3, [pc, #24]	; 151dc <fputs@plt+0x40c8>
   151c0:	cmp	r3, #0
   151c4:	beq	151b8 <fputs@plt+0x40a4>
   151c8:	push	{r4, lr}
   151cc:	blx	r3
   151d0:	pop	{r4, lr}
   151d4:	b	15148 <fputs@plt+0x4034>
   151d8:	andeq	r8, sl, ip, asr r6
   151dc:	andeq	r0, r0, r0
   151e0:	bx	lr
   151e4:	ldr	r3, [pc, #480]	; 153cc <fputs@plt+0x42b8>
   151e8:	ldr	r1, [pc, #480]	; 153d0 <fputs@plt+0x42bc>
   151ec:	add	r3, pc, r3
   151f0:	push	{r4, lr}
   151f4:	mov	r5, r0
   151f8:	ldr	r4, [r3, r1]
   151fc:	ldr	r2, [pc, #464]	; 153d4 <fputs@plt+0x42c0>
   15200:	ldr	r1, [pc, #464]	; 153d8 <fputs@plt+0x42c4>
   15204:	add	r2, pc, r2
   15208:	add	r1, pc, r1
   1520c:	ldr	r0, [r4]
   15210:	bl	11000 <fprintf@plt>
   15214:	ldr	r0, [pc, #448]	; 153dc <fputs@plt+0x42c8>
   15218:	ldr	r3, [r4]
   1521c:	mov	r2, #53	; 0x35
   15220:	mov	r1, #1
   15224:	add	r0, pc, r0
   15228:	bl	10fd0 <fwrite@plt>
   1522c:	ldr	r0, [pc, #428]	; 153e0 <fputs@plt+0x42cc>
   15230:	ldr	r3, [r4]
   15234:	mov	r2, #235	; 0xeb
   15238:	mov	r1, #1
   1523c:	add	r0, pc, r0
   15240:	bl	10fd0 <fwrite@plt>
   15244:	ldr	r2, [pc, #408]	; 153e4 <fputs@plt+0x42d0>
   15248:	ldr	r1, [pc, #408]	; 153e8 <fputs@plt+0x42d4>
   1524c:	add	r2, pc, r2
   15250:	add	r1, pc, r1
   15254:	ldr	r0, [r4]
   15258:	bl	11000 <fprintf@plt>
   1525c:	ldr	r0, [pc, #392]	; 153ec <fputs@plt+0x42d8>
   15260:	ldr	r3, [r4]
   15264:	mov	r2, #47	; 0x2f
   15268:	mov	r1, #1
   1526c:	add	r0, pc, r0
   15270:	bl	10fd0 <fwrite@plt>
   15274:	ldr	r0, [pc, #372]	; 153f0 <fputs@plt+0x42dc>
   15278:	ldr	r3, [r4]
   1527c:	mov	r2, #56	; 0x38
   15280:	mov	r1, #1
   15284:	add	r0, pc, r0
   15288:	bl	10fd0 <fwrite@plt>
   1528c:	ldr	r0, [pc, #352]	; 153f4 <fputs@plt+0x42e0>
   15290:	ldr	r3, [r4]
   15294:	mov	r2, #58	; 0x3a
   15298:	mov	r1, #1
   1529c:	add	r0, pc, r0
   152a0:	bl	10fd0 <fwrite@plt>
   152a4:	ldr	r0, [pc, #332]	; 153f8 <fputs@plt+0x42e4>
   152a8:	ldr	r3, [r4]
   152ac:	mov	r2, #84	; 0x54
   152b0:	mov	r1, #1
   152b4:	add	r0, pc, r0
   152b8:	bl	10fd0 <fwrite@plt>
   152bc:	ldr	r0, [pc, #312]	; 153fc <fputs@plt+0x42e8>
   152c0:	ldr	r3, [r4]
   152c4:	mov	r2, #69	; 0x45
   152c8:	mov	r1, #1
   152cc:	add	r0, pc, r0
   152d0:	bl	10fd0 <fwrite@plt>
   152d4:	ldr	r0, [pc, #292]	; 15400 <fputs@plt+0x42ec>
   152d8:	ldr	r3, [r4]
   152dc:	mov	r2, #68	; 0x44
   152e0:	mov	r1, #1
   152e4:	add	r0, pc, r0
   152e8:	bl	10fd0 <fwrite@plt>
   152ec:	ldr	r0, [pc, #272]	; 15404 <fputs@plt+0x42f0>
   152f0:	ldr	r3, [r4]
   152f4:	mov	r2, #73	; 0x49
   152f8:	mov	r1, #1
   152fc:	add	r0, pc, r0
   15300:	bl	10fd0 <fwrite@plt>
   15304:	ldr	r0, [pc, #252]	; 15408 <fputs@plt+0x42f4>
   15308:	ldr	r3, [r4]
   1530c:	mov	r2, #61	; 0x3d
   15310:	mov	r1, #1
   15314:	add	r0, pc, r0
   15318:	bl	10fd0 <fwrite@plt>
   1531c:	ldr	r0, [pc, #232]	; 1540c <fputs@plt+0x42f8>
   15320:	ldr	r3, [r4]
   15324:	mov	r2, #90	; 0x5a
   15328:	mov	r1, #1
   1532c:	add	r0, pc, r0
   15330:	bl	10fd0 <fwrite@plt>
   15334:	ldr	r0, [pc, #212]	; 15410 <fputs@plt+0x42fc>
   15338:	ldr	r3, [r4]
   1533c:	mov	r2, #46	; 0x2e
   15340:	mov	r1, #1
   15344:	add	r0, pc, r0
   15348:	bl	10fd0 <fwrite@plt>
   1534c:	ldr	r0, [pc, #192]	; 15414 <fputs@plt+0x4300>
   15350:	ldr	r3, [r4]
   15354:	mov	r2, #77	; 0x4d
   15358:	mov	r1, #1
   1535c:	add	r0, pc, r0
   15360:	bl	10fd0 <fwrite@plt>
   15364:	ldr	r0, [pc, #172]	; 15418 <fputs@plt+0x4304>
   15368:	ldr	r3, [r4]
   1536c:	mov	r2, #51	; 0x33
   15370:	mov	r1, #1
   15374:	add	r0, pc, r0
   15378:	bl	10fd0 <fwrite@plt>
   1537c:	ldr	r0, [pc, #152]	; 1541c <fputs@plt+0x4308>
   15380:	ldr	r3, [r4]
   15384:	mov	r2, #70	; 0x46
   15388:	mov	r1, #1
   1538c:	add	r0, pc, r0
   15390:	bl	10fd0 <fwrite@plt>
   15394:	ldr	r0, [pc, #132]	; 15420 <fputs@plt+0x430c>
   15398:	ldr	r3, [r4]
   1539c:	mov	r2, #87	; 0x57
   153a0:	mov	r1, #1
   153a4:	add	r0, pc, r0
   153a8:	bl	10fd0 <fwrite@plt>
   153ac:	ldr	r0, [pc, #112]	; 15424 <fputs@plt+0x4310>
   153b0:	ldr	r3, [r4]
   153b4:	mov	r2, #54	; 0x36
   153b8:	mov	r1, #1
   153bc:	add	r0, pc, r0
   153c0:	bl	10fd0 <fwrite@plt>
   153c4:	mov	r0, r5
   153c8:	bl	110fc <exit@plt>
   153cc:	andeq	r4, r9, ip, lsl #28
   153d0:	andeq	r0, r0, r4, asr #2
   153d4:	andeq	r9, r7, r0, ror ip
   153d8:	andeq	r9, r7, r4, ror ip
   153dc:	andeq	r9, r7, r8, lsl #25
   153e0:	andeq	r9, r7, r8, lsr #25
   153e4:	andeq	r5, r9, r0, lsr #23
   153e8:	andeq	r9, r7, r0, lsl #27
   153ec:	muleq	r7, r8, sp
   153f0:			; <UNDEFINED> instruction: 0x00079db0
   153f4:	ldrdeq	r9, [r7], -r4
   153f8:	strdeq	r9, [r7], -r8
   153fc:	andeq	r9, r7, r8, lsr lr
   15400:	andeq	r9, r7, r8, ror #28
   15404:	muleq	r7, r8, lr
   15408:	andeq	r9, r7, ip, asr #29
   1540c:	strdeq	r9, [r7], -r4
   15410:	andeq	r9, r7, r8, lsr pc
   15414:	andeq	r9, r7, r0, asr pc
   15418:	andeq	r9, r7, r8, lsl #31
   1541c:	andeq	r9, r7, r4, lsr #31
   15420:	ldrdeq	r9, [r7], -r4
   15424:	andeq	sl, r7, r4, lsl r0
   15428:	ldr	r0, [pc, #436]	; 155e4 <fputs@plt+0x44d0>
   1542c:	ldr	r3, [pc, #436]	; 155e8 <fputs@plt+0x44d4>
   15430:	add	r0, pc, r0
   15434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15438:	sub	sp, sp, #92	; 0x5c
   1543c:	ldr	r3, [r0, r3]
   15440:	ldrb	r2, [r3, #3]
   15444:	cmp	r2, #0
   15448:	bne	15588 <fputs@plt+0x4474>
   1544c:	ldrb	r3, [r3, #6]
   15450:	cmp	r3, #0
   15454:	bne	15588 <fputs@plt+0x4474>
   15458:	ldr	lr, [pc, #396]	; 155ec <fputs@plt+0x44d8>
   1545c:	add	ip, sp, #60	; 0x3c
   15460:	add	lr, pc, lr
   15464:	mov	r4, #0
   15468:	ldm	lr!, {r0, r1, r2, r3}
   1546c:	str	r4, [sp, #12]
   15470:	ldr	r4, [pc, #376]	; 155f0 <fputs@plt+0x44dc>
   15474:	stmia	ip!, {r0, r1, r2, r3}
   15478:	add	r3, sp, #44	; 0x2c
   1547c:	str	r3, [sp, #20]
   15480:	ldr	r3, [pc, #364]	; 155f4 <fputs@plt+0x44e0>
   15484:	add	r4, pc, r4
   15488:	add	r3, pc, r3
   1548c:	ldr	r6, [pc, #356]	; 155f8 <fputs@plt+0x44e4>
   15490:	ldm	lr, {r0, r1, r2}
   15494:	add	r6, pc, r6
   15498:	ldr	sl, [pc, #348]	; 155fc <fputs@plt+0x44e8>
   1549c:	ldr	r9, [pc, #348]	; 15600 <fputs@plt+0x44ec>
   154a0:	str	r4, [sp, #16]
   154a4:	str	r3, [sp, #8]
   154a8:	ldr	r4, [pc, #340]	; 15604 <fputs@plt+0x44f0>
   154ac:	ldr	r3, [pc, #340]	; 15608 <fputs@plt+0x44f4>
   154b0:	add	sl, pc, sl
   154b4:	add	r9, pc, r9
   154b8:	add	r4, pc, r4
   154bc:	add	r3, pc, r3
   154c0:	str	r4, [sp, #28]
   154c4:	stm	ip, {r0, r1, r2}
   154c8:	str	r3, [sp, #24]
   154cc:	ldr	r4, [sp, #20]
   154d0:	mov	r2, r6
   154d4:	ldr	r1, [sp, #16]
   154d8:	mov	r0, r4
   154dc:	bl	15b14 <fputs@plt+0x4a00>
   154e0:	mov	r0, r4
   154e4:	bl	15ce8 <fputs@plt+0x4bd4>
   154e8:	ldr	r0, [sp, #48]	; 0x30
   154ec:	cmp	r0, #0
   154f0:	beq	155ac <fputs@plt+0x4498>
   154f4:	ldr	fp, [sp, #60]	; 0x3c
   154f8:	cmp	fp, #0
   154fc:	beq	155b8 <fputs@plt+0x44a4>
   15500:	ldr	r7, [pc, #260]	; 1560c <fputs@plt+0x44f8>
   15504:	add	r4, sp, #64	; 0x40
   15508:	add	r7, pc, r7
   1550c:	add	r5, sp, #36	; 0x24
   15510:	mov	r8, #8
   15514:	b	1554c <fputs@plt+0x4438>
   15518:	mov	r2, r8
   1551c:	ldr	r1, [sp, #8]
   15520:	mov	r0, r5
   15524:	bl	10f04 <rb_strlcpy@plt>
   15528:	mov	r3, fp
   1552c:	str	r5, [sp]
   15530:	mov	r2, r6
   15534:	mov	r1, r7
   15538:	mov	r0, #0
   1553c:	bl	159d0 <fputs@plt+0x48bc>
   15540:	ldr	fp, [r4], #4
   15544:	cmp	fp, #0
   15548:	beq	155b8 <fputs@plt+0x44a4>
   1554c:	mov	r1, sl
   15550:	mov	r0, fp
   15554:	bl	110f0 <strcmp@plt>
   15558:	mov	r1, r9
   1555c:	cmp	r0, #0
   15560:	mov	r0, fp
   15564:	bne	15518 <fputs@plt+0x4404>
   15568:	bl	110f0 <strcmp@plt>
   1556c:	cmp	r0, #0
   15570:	bne	15518 <fputs@plt+0x4404>
   15574:	mov	r2, r8
   15578:	ldr	r1, [sp, #24]
   1557c:	mov	r0, r5
   15580:	bl	10f04 <rb_strlcpy@plt>
   15584:	b	15528 <fputs@plt+0x4414>
   15588:	ldr	r3, [pc, #128]	; 15610 <fputs@plt+0x44fc>
   1558c:	mov	r2, #22
   15590:	mov	r1, #1
   15594:	ldr	r3, [r0, r3]
   15598:	ldr	r0, [pc, #116]	; 15614 <fputs@plt+0x4500>
   1559c:	ldr	r3, [r3]
   155a0:	add	r0, pc, r0
   155a4:	bl	10fd0 <fwrite@plt>
   155a8:	b	15458 <fputs@plt+0x4344>
   155ac:	mov	r2, r6
   155b0:	ldr	r1, [sp, #28]
   155b4:	bl	159d0 <fputs@plt+0x48bc>
   155b8:	ldr	r3, [sp, #12]
   155bc:	add	r3, r3, #2
   155c0:	cmp	r3, #8
   155c4:	mov	r2, r3
   155c8:	str	r3, [sp, #12]
   155cc:	ldrne	r3, [pc, #68]	; 15618 <fputs@plt+0x4504>
   155d0:	addne	r3, pc, r3
   155d4:	ldrne	r6, [r3, r2, lsl #2]
   155d8:	bne	154cc <fputs@plt+0x43b8>
   155dc:	add	sp, sp, #92	; 0x5c
   155e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155e4:	andeq	r4, r9, r8, asr #23
   155e8:	andeq	r0, r0, r8, lsr r1
   155ec:	strdeq	r4, [r9], -r0
   155f0:	andeq	r9, r7, r4, lsr #31
   155f4:	andeq	sl, r7, r0, asr r0
   155f8:	andeq	r9, r7, r4, ror pc
   155fc:	andeq	r2, r8, r4, lsl #2
   15600:	andeq	sl, r7, r4, lsl r0
   15604:			; <UNDEFINED> instruction: 0x00079fb0
   15608:	andeq	sl, r7, r4, lsl r0
   1560c:	ldrdeq	r9, [r7], -r8
   15610:	andeq	r0, r0, r0, asr #2
   15614:	andeq	r9, r7, r0, ror lr
   15618:	andeq	r3, r9, r8, lsl #1
   1561c:	push	{r4, r5, r6, lr}
   15620:	subs	r5, r0, #0
   15624:	beq	156dc <fputs@plt+0x45c8>
   15628:	ldr	r3, [pc, #204]	; 156fc <fputs@plt+0x45e8>
   1562c:	add	r3, pc, r3
   15630:	str	r5, [r3, #-4088]	; 0xfffff008
   15634:	ldrb	r3, [r5]
   15638:	cmp	r3, #34	; 0x22
   1563c:	bne	156f0 <fputs@plt+0x45dc>
   15640:	mov	r1, #44	; 0x2c
   15644:	mov	r0, r5
   15648:	bl	10eb0 <strchr@plt>
   1564c:	add	r6, r5, #1
   15650:	cmp	r0, #0
   15654:	beq	1568c <fputs@plt+0x4578>
   15658:	ldrb	r3, [r0, #-1]
   1565c:	cmp	r3, #34	; 0x22
   15660:	movne	r4, #44	; 0x2c
   15664:	bne	15678 <fputs@plt+0x4564>
   15668:	b	156bc <fputs@plt+0x45a8>
   1566c:	ldrb	r3, [r0, #-1]
   15670:	cmp	r3, #34	; 0x22
   15674:	beq	156bc <fputs@plt+0x45a8>
   15678:	add	r0, r0, #1
   1567c:	mov	r1, r4
   15680:	bl	10eb0 <strchr@plt>
   15684:	cmp	r0, #0
   15688:	bne	1566c <fputs@plt+0x4558>
   1568c:	mov	r0, r5
   15690:	bl	10f58 <strlen@plt>
   15694:	ldr	r3, [pc, #100]	; 15700 <fputs@plt+0x45ec>
   15698:	mov	r2, #0
   1569c:	add	r3, pc, r3
   156a0:	str	r2, [r3, #-4088]	; 0xfffff008
   156a4:	ldrb	r1, [r5, r0]
   156a8:	cmp	r1, #34	; 0x22
   156ac:	strbeq	r2, [r5, r0]
   156b0:	bne	156f0 <fputs@plt+0x45dc>
   156b4:	mov	r0, r6
   156b8:	pop	{r4, r5, r6, pc}
   156bc:	ldr	r3, [pc, #64]	; 15704 <fputs@plt+0x45f0>
   156c0:	add	r1, r0, #1
   156c4:	add	r3, pc, r3
   156c8:	mov	r2, #0
   156cc:	strb	r2, [r0, #-1]
   156d0:	str	r1, [r3, #-4088]	; 0xfffff008
   156d4:	mov	r0, r6
   156d8:	pop	{r4, r5, r6, pc}
   156dc:	ldr	r3, [pc, #36]	; 15708 <fputs@plt+0x45f4>
   156e0:	add	r3, pc, r3
   156e4:	ldr	r5, [r3, #-4088]	; 0xfffff008
   156e8:	cmp	r5, #0
   156ec:	bne	15634 <fputs@plt+0x4520>
   156f0:	mov	r6, #0
   156f4:	mov	r0, r6
   156f8:	pop	{r4, r5, r6, pc}
   156fc:			; <UNDEFINED> instruction: 0x000977b8
   15700:	andeq	r7, r9, r8, asr #14
   15704:	andeq	r7, r9, r0, lsr #14
   15708:	andeq	r7, r9, r4, lsl #14
   1570c:	push	{r4, lr}
   15710:	mov	r2, #10
   15714:	sub	sp, sp, #24
   15718:	mov	r1, #0
   1571c:	bl	10f88 <strtol@plt>
   15720:	add	r3, sp, #24
   15724:	str	r0, [r3, #-4]!
   15728:	mov	r0, r3
   1572c:	bl	110a8 <gmtime@plt>
   15730:	cmp	r0, #0
   15734:	beq	15790 <fputs@plt+0x467c>
   15738:	ldr	r2, [r0, #4]
   1573c:	ldr	r3, [r0, #20]
   15740:	str	r2, [sp, #12]
   15744:	ldr	r2, [r0, #8]
   15748:	ldr	r4, [pc, #72]	; 15798 <fputs@plt+0x4684>
   1574c:	str	r2, [sp, #8]
   15750:	ldr	r2, [r0, #12]
   15754:	add	r4, pc, r4
   15758:	str	r2, [sp, #4]
   1575c:	ldr	r2, [r0, #16]
   15760:	sub	r4, r4, #4080	; 0xff0
   15764:	add	r2, r2, #1
   15768:	str	r2, [sp]
   1576c:	ldr	r2, [pc, #40]	; 1579c <fputs@plt+0x4688>
   15770:	sub	r4, r4, #4
   15774:	add	r3, r3, #1888	; 0x760
   15778:	add	r3, r3, #12
   1577c:	mov	r0, r4
   15780:	add	r2, pc, r2
   15784:	mov	r1, #32
   15788:	bl	11090 <snprintf@plt>
   1578c:	mov	r0, r4
   15790:	add	sp, sp, #24
   15794:	pop	{r4, pc}
   15798:	muleq	r9, r0, r6
   1579c:	andeq	r9, r7, r0, lsl #27
   157a0:	mov	ip, r1
   157a4:	mov	r3, r0
   157a8:	push	{r4, lr}
   157ac:	mov	r1, r2
   157b0:	mov	r0, ip
   157b4:	blx	r3
   157b8:	mov	r0, #0
   157bc:	pop	{r4, pc}
   157c0:	push	{r0, r1, r2, r3}
   157c4:	ldr	r3, [pc, #96]	; 1582c <fputs@plt+0x4718>
   157c8:	ldr	r2, [pc, #96]	; 15830 <fputs@plt+0x471c>
   157cc:	add	r3, pc, r3
   157d0:	push	{r4, r5, lr}
   157d4:	sub	sp, sp, #268	; 0x10c
   157d8:	ldr	r5, [r3, r2]
   157dc:	ldr	r3, [r5]
   157e0:	cmp	r3, #0
   157e4:	beq	15824 <fputs@plt+0x4710>
   157e8:	add	ip, sp, #284	; 0x11c
   157ec:	add	r4, sp, #8
   157f0:	mov	r3, ip
   157f4:	ldr	r2, [sp, #280]	; 0x118
   157f8:	mov	r1, #256	; 0x100
   157fc:	mov	r0, r4
   15800:	str	ip, [sp, #4]
   15804:	bl	10e80 <vsnprintf@plt>
   15808:	mov	r0, r4
   1580c:	ldr	r3, [r5]
   15810:	blx	r3
   15814:	add	sp, sp, #268	; 0x10c
   15818:	pop	{r4, r5, lr}
   1581c:	add	sp, sp, #16
   15820:	bx	lr
   15824:	mov	r0, #1
   15828:	bl	110fc <exit@plt>
   1582c:	andeq	r4, r9, ip, lsr #16
   15830:	andeq	r0, r0, ip, lsr r1
   15834:	push	{r4, r5, lr}
   15838:	sub	sp, sp, #4224	; 0x1080
   1583c:	ldr	r4, [pc, #196]	; 15908 <fputs@plt+0x47f4>
   15840:	ldr	r3, [pc, #196]	; 1590c <fputs@plt+0x47f8>
   15844:	add	r4, pc, r4
   15848:	sub	sp, sp, #4
   1584c:	ldr	r3, [r4, r3]
   15850:	add	r5, sp, #128	; 0x80
   15854:	str	r0, [r3]
   15858:	ldr	r0, [pc, #176]	; 15910 <fputs@plt+0x47fc>
   1585c:	add	r0, pc, r0
   15860:	bl	10ea4 <getenv@plt>
   15864:	mov	r2, #4096	; 0x1000
   15868:	subs	r1, r0, #0
   1586c:	mov	r0, r5
   15870:	beq	158b4 <fputs@plt+0x47a0>
   15874:	bl	10f04 <rb_strlcpy@plt>
   15878:	ldr	r3, [pc, #148]	; 15914 <fputs@plt+0x4800>
   1587c:	mov	r0, r5
   15880:	ldr	r4, [r4, r3]
   15884:	mov	r1, r4
   15888:	bl	8e174 <fputs@plt+0x7d060>
   1588c:	cmp	r0, #0
   15890:	bne	158c0 <fputs@plt+0x47ac>
   15894:	mov	r0, r5
   15898:	mov	r1, #2
   1589c:	bl	10f34 <access@plt>
   158a0:	cmp	r0, #0
   158a4:	bne	158f0 <fputs@plt+0x47dc>
   158a8:	add	sp, sp, #4224	; 0x1080
   158ac:	add	sp, sp, #4
   158b0:	pop	{r4, r5, pc}
   158b4:	ldr	r1, [pc, #92]	; 15918 <fputs@plt+0x4804>
   158b8:	add	r1, pc, r1
   158bc:	b	15874 <fputs@plt+0x4760>
   158c0:	ldr	r0, [r4]
   158c4:	bl	57ff8 <fputs@plt+0x46ee4>
   158c8:	ldr	r2, [pc, #76]	; 1591c <fputs@plt+0x4808>
   158cc:	add	r2, pc, r2
   158d0:	mov	r3, r0
   158d4:	mov	r1, #128	; 0x80
   158d8:	mov	r0, sp
   158dc:	bl	11090 <snprintf@plt>
   158e0:	mov	r0, sp
   158e4:	bl	157c0 <fputs@plt+0x46ac>
   158e8:	mvn	r0, #0
   158ec:	b	158a8 <fputs@plt+0x4794>
   158f0:	bl	11108 <__errno_location@plt>
   158f4:	ldr	r0, [r0]
   158f8:	bl	10e08 <strerror@plt>
   158fc:	ldr	r2, [pc, #28]	; 15920 <fputs@plt+0x480c>
   15900:	add	r2, pc, r2
   15904:	b	158d0 <fputs@plt+0x47bc>
   15908:			; <UNDEFINED> instruction: 0x000947b4
   1590c:	andeq	r0, r0, ip, lsr r1
   15910:	andeq	sl, r7, r0, asr #5
   15914:	andeq	r0, r0, r0, lsr #2
   15918:	andeq	sl, r7, r4, ror r2
   1591c:	andeq	sl, r7, ip, ror r2
   15920:	andeq	sl, r7, ip, ror #4
   15924:	ldr	r3, [pc, #24]	; 15944 <fputs@plt+0x4830>
   15928:	ldr	r2, [pc, #24]	; 15948 <fputs@plt+0x4834>
   1592c:	add	r3, pc, r3
   15930:	ldr	r3, [r3, r2]
   15934:	ldr	r0, [r3]
   15938:	cmp	r0, #0
   1593c:	bxeq	lr
   15940:	b	57a64 <fputs@plt+0x46950>
   15944:	andeq	r4, r9, ip, asr #13
   15948:	andeq	r0, r0, r0, lsr #2
   1594c:	push	{r4, lr}
   15950:	mov	r4, r0
   15954:	bl	10f58 <strlen@plt>
   15958:	cmp	r0, #1024	; 0x400
   1595c:	bcs	159b0 <fputs@plt+0x489c>
   15960:	ldrb	r3, [r4]
   15964:	cmp	r3, #0
   15968:	beq	159b8 <fputs@plt+0x48a4>
   1596c:	ldr	r1, [pc, #80]	; 159c4 <fputs@plt+0x48b0>
   15970:	add	r1, pc, r1
   15974:	cmp	r3, #39	; 0x27
   15978:	strbeq	r3, [r1]
   1597c:	ldrb	r3, [r4], #1
   15980:	mov	r2, r1
   15984:	addeq	r2, r1, #1
   15988:	add	r1, r2, #1
   1598c:	strb	r3, [r2]
   15990:	ldrb	r3, [r4]
   15994:	cmp	r3, #0
   15998:	bne	15974 <fputs@plt+0x4860>
   1599c:	ldr	r0, [pc, #36]	; 159c8 <fputs@plt+0x48b4>
   159a0:	mov	r3, #0
   159a4:	strb	r3, [r1]
   159a8:	add	r0, pc, r0
   159ac:	pop	{r4, pc}
   159b0:	mov	r0, #0
   159b4:	pop	{r4, pc}
   159b8:	ldr	r1, [pc, #12]	; 159cc <fputs@plt+0x48b8>
   159bc:	add	r1, pc, r1
   159c0:	b	1599c <fputs@plt+0x4888>
   159c4:	andeq	r7, r9, r4, asr #13
   159c8:	andeq	r7, r9, ip, lsl #13
   159cc:	andeq	r7, r9, r8, ror r6
   159d0:	push	{r1, r2, r3}
   159d4:	mov	r1, #2048	; 0x800
   159d8:	ldr	r2, [pc, #272]	; 15af0 <fputs@plt+0x49dc>
   159dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159e0:	sub	sp, sp, #16
   159e4:	add	ip, sp, #56	; 0x38
   159e8:	add	r2, pc, r2
   159ec:	mov	r5, r0
   159f0:	mov	r3, ip
   159f4:	add	r0, r2, #2048	; 0x800
   159f8:	ldr	r2, [sp, #52]	; 0x34
   159fc:	str	ip, [sp, #8]
   15a00:	bl	15d78 <fputs@plt+0x4c64>
   15a04:	ldr	r4, [pc, #232]	; 15af4 <fputs@plt+0x49e0>
   15a08:	add	r4, pc, r4
   15a0c:	cmp	r0, #2048	; 0x800
   15a10:	bcs	15ac0 <fputs@plt+0x49ac>
   15a14:	ldr	r3, [pc, #220]	; 15af8 <fputs@plt+0x49e4>
   15a18:	cmp	r5, #0
   15a1c:	moveq	r8, r5
   15a20:	ldr	r6, [r4, r3]
   15a24:	ldr	r0, [r6]
   15a28:	ldrne	r8, [pc, #204]	; 15afc <fputs@plt+0x49e8>
   15a2c:	addne	r8, pc, r8
   15a30:	ldr	r4, [pc, #200]	; 15b00 <fputs@plt+0x49ec>
   15a34:	add	r7, sp, #12
   15a38:	add	r4, pc, r4
   15a3c:	add	r4, r4, #2048	; 0x800
   15a40:	mov	r1, r4
   15a44:	str	r7, [sp]
   15a48:	mov	r3, r5
   15a4c:	mov	r2, r8
   15a50:	bl	7545c <fputs@plt+0x64348>
   15a54:	subs	r9, r0, #0
   15a58:	beq	15ab0 <fputs@plt+0x499c>
   15a5c:	cmp	r9, #5
   15a60:	bne	15ad0 <fputs@plt+0x49bc>
   15a64:	ldr	sl, [pc, #152]	; 15b04 <fputs@plt+0x49f0>
   15a68:	mov	fp, #0
   15a6c:	mov	r1, sl
   15a70:	mov	r0, fp
   15a74:	bl	10dfc <rb_sleep@plt>
   15a78:	ldr	r0, [r6]
   15a7c:	mov	r3, r5
   15a80:	str	r7, [sp]
   15a84:	mov	r2, r8
   15a88:	mov	r1, r4
   15a8c:	bl	7545c <fputs@plt+0x64348>
   15a90:	cmp	r0, #0
   15a94:	beq	15ab0 <fputs@plt+0x499c>
   15a98:	subs	r9, r9, #1
   15a9c:	bne	15a6c <fputs@plt+0x4958>
   15aa0:	ldr	r0, [pc, #96]	; 15b08 <fputs@plt+0x49f4>
   15aa4:	ldr	r1, [sp, #12]
   15aa8:	add	r0, pc, r0
   15aac:	bl	157c0 <fputs@plt+0x46ac>
   15ab0:	add	sp, sp, #16
   15ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ab8:	add	sp, sp, #12
   15abc:	bx	lr
   15ac0:	ldr	r0, [pc, #68]	; 15b0c <fputs@plt+0x49f8>
   15ac4:	add	r0, pc, r0
   15ac8:	bl	157c0 <fputs@plt+0x46ac>
   15acc:	b	15a14 <fputs@plt+0x4900>
   15ad0:	ldr	r0, [pc, #56]	; 15b10 <fputs@plt+0x49fc>
   15ad4:	ldr	r1, [sp, #12]
   15ad8:	add	r0, pc, r0
   15adc:	bl	157c0 <fputs@plt+0x46ac>
   15ae0:	add	sp, sp, #16
   15ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ae8:	add	sp, sp, #12
   15aec:	bx	lr
   15af0:	andeq	r7, r9, ip, asr #12
   15af4:	strdeq	r4, [r9], -r0
   15af8:	andeq	r0, r0, r0, lsr #2
   15afc:			; <UNDEFINED> instruction: 0xfffffd6c
   15b00:	strdeq	r7, [r9], -ip
   15b04:	andeq	sl, r7, r0, lsr #2
   15b08:	andeq	sl, r7, r4, lsr #2
   15b0c:	ldrdeq	sl, [r7], -r8
   15b10:	strdeq	sl, [r7], -r4
   15b14:	push	{r1, r2, r3}
   15b18:	mov	r1, #2048	; 0x800
   15b1c:	ldr	r2, [pc, #420]	; 15cc8 <fputs@plt+0x4bb4>
   15b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b24:	add	r2, pc, r2
   15b28:	sub	sp, sp, #24
   15b2c:	add	ip, sp, #64	; 0x40
   15b30:	sub	r2, r2, #4080	; 0xff0
   15b34:	mov	r6, r0
   15b38:	mov	r3, ip
   15b3c:	sub	r0, r2, #8
   15b40:	ldr	r2, [sp, #60]	; 0x3c
   15b44:	str	ip, [sp, #12]
   15b48:	bl	15d78 <fputs@plt+0x4c64>
   15b4c:	ldr	r5, [pc, #376]	; 15ccc <fputs@plt+0x4bb8>
   15b50:	add	r5, pc, r5
   15b54:	cmp	r0, #2048	; 0x800
   15b58:	bcs	15ca0 <fputs@plt+0x4b8c>
   15b5c:	ldr	r3, [pc, #364]	; 15cd0 <fputs@plt+0x4bbc>
   15b60:	ldr	r4, [pc, #364]	; 15cd4 <fputs@plt+0x4bc0>
   15b64:	add	r7, r6, #4
   15b68:	ldr	fp, [r5, r3]
   15b6c:	add	r4, pc, r4
   15b70:	sub	r4, r4, #4080	; 0xff0
   15b74:	sub	r4, r4, #8
   15b78:	add	r8, r6, #8
   15b7c:	add	sl, sp, #20
   15b80:	add	r9, sp, #16
   15b84:	ldr	r0, [fp]
   15b88:	mov	r1, r4
   15b8c:	mov	r3, r7
   15b90:	str	r8, [sp]
   15b94:	mov	r2, sl
   15b98:	str	r9, [sp, #4]
   15b9c:	bl	8d31c <fputs@plt+0x7c208>
   15ba0:	subs	r5, r0, #0
   15ba4:	beq	15bf4 <fputs@plt+0x4ae0>
   15ba8:	cmp	r5, #5
   15bac:	bne	15cb4 <fputs@plt+0x4ba0>
   15bb0:	ldr	r1, [pc, #288]	; 15cd8 <fputs@plt+0x4bc4>
   15bb4:	mov	r0, #0
   15bb8:	bl	10dfc <rb_sleep@plt>
   15bbc:	ldr	r0, [fp]
   15bc0:	mov	r3, r7
   15bc4:	stm	sp, {r8, r9}
   15bc8:	mov	r2, sl
   15bcc:	mov	r1, r4
   15bd0:	bl	8d31c <fputs@plt+0x7c208>
   15bd4:	cmp	r0, #0
   15bd8:	beq	15bf4 <fputs@plt+0x4ae0>
   15bdc:	subs	r5, r5, #1
   15be0:	bne	15bb0 <fputs@plt+0x4a9c>
   15be4:	ldr	r0, [pc, #240]	; 15cdc <fputs@plt+0x4bc8>
   15be8:	ldr	r1, [sp, #16]
   15bec:	add	r0, pc, r0
   15bf0:	bl	157c0 <fputs@plt+0x46ac>
   15bf4:	ldr	r5, [r6, #4]
   15bf8:	ldr	r8, [sp, #20]
   15bfc:	cmp	r5, #0
   15c00:	str	r8, [r6, #12]
   15c04:	streq	r5, [r6]
   15c08:	bne	15c1c <fputs@plt+0x4b08>
   15c0c:	add	sp, sp, #24
   15c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c14:	add	sp, sp, #12
   15c18:	bx	lr
   15c1c:	lsl	r1, r5, #2
   15c20:	mov	r0, #1
   15c24:	ldr	r7, [r6, #8]
   15c28:	bl	10ec8 <calloc@plt>
   15c2c:	cmp	r0, #0
   15c30:	beq	15cb0 <fputs@plt+0x4b9c>
   15c34:	cmp	r5, #0
   15c38:	str	r0, [r6]
   15c3c:	ble	15c0c <fputs@plt+0x4af8>
   15c40:	sub	r4, r0, #4
   15c44:	lsl	r6, r7, #2
   15c48:	mov	fp, r7
   15c4c:	mov	sl, #0
   15c50:	mov	r9, #1
   15c54:	mov	r1, r6
   15c58:	mov	r0, r9
   15c5c:	bl	10ec8 <calloc@plt>
   15c60:	cmp	r0, #0
   15c64:	beq	15cb0 <fputs@plt+0x4b9c>
   15c68:	cmp	r7, #0
   15c6c:	str	r0, [r4, #4]!
   15c70:	ble	15c90 <fputs@plt+0x4b7c>
   15c74:	add	r1, r0, r6
   15c78:	add	r3, r8, fp, lsl #2
   15c7c:	ldr	r2, [r3], #4
   15c80:	str	r2, [r0], #4
   15c84:	cmp	r1, r0
   15c88:	bne	15c7c <fputs@plt+0x4b68>
   15c8c:	add	fp, fp, r7
   15c90:	add	sl, sl, #1
   15c94:	cmp	r5, sl
   15c98:	bne	15c54 <fputs@plt+0x4b40>
   15c9c:	b	15c0c <fputs@plt+0x4af8>
   15ca0:	ldr	r0, [pc, #56]	; 15ce0 <fputs@plt+0x4bcc>
   15ca4:	add	r0, pc, r0
   15ca8:	bl	157c0 <fputs@plt+0x46ac>
   15cac:	b	15b5c <fputs@plt+0x4a48>
   15cb0:	bl	10fdc <rb_outofmemory@plt>
   15cb4:	ldr	r0, [pc, #40]	; 15ce4 <fputs@plt+0x4bd0>
   15cb8:	ldr	r1, [sp, #16]
   15cbc:	add	r0, pc, r0
   15cc0:	bl	157c0 <fputs@plt+0x46ac>
   15cc4:	b	15bf4 <fputs@plt+0x4ae0>
   15cc8:	andeq	r9, r9, r8, lsl #10
   15ccc:	andeq	r4, r9, r8, lsr #9
   15cd0:	andeq	r0, r0, r0, lsr #2
   15cd4:	andeq	r9, r9, r0, asr #9
   15cd8:	andeq	sl, r7, r0, lsr #2
   15cdc:	andeq	r9, r7, r0, ror #31
   15ce0:	strdeq	r9, [r7], -r8
   15ce4:	andeq	r9, r7, r0, lsl pc
   15ce8:	ldr	r1, [r0, #4]
   15cec:	push	{r4, r5, r6, lr}
   15cf0:	cmp	r1, #0
   15cf4:	mov	r5, r0
   15cf8:	ldr	r2, [r0]
   15cfc:	ble	15d28 <fputs@plt+0x4c14>
   15d00:	mov	r4, #0
   15d04:	ldr	r3, [r2, r4, lsl #2]
   15d08:	add	r4, r4, #1
   15d0c:	subs	r0, r3, #0
   15d10:	beq	15d20 <fputs@plt+0x4c0c>
   15d14:	bl	10f10 <free@plt>
   15d18:	ldr	r2, [r5]
   15d1c:	ldr	r1, [r5, #4]
   15d20:	cmp	r1, r4
   15d24:	bgt	15d04 <fputs@plt+0x4bf0>
   15d28:	cmp	r2, #0
   15d2c:	beq	15d38 <fputs@plt+0x4c24>
   15d30:	mov	r0, r2
   15d34:	bl	10f10 <free@plt>
   15d38:	ldr	r0, [r5, #12]
   15d3c:	pop	{r4, r5, r6, lr}
   15d40:	b	2b328 <fputs@plt+0x1a214>
   15d44:	subs	r3, r0, #0
   15d48:	beq	15d64 <fputs@plt+0x4c50>
   15d4c:	cmp	r3, #1
   15d50:	bxne	lr
   15d54:	ldr	r1, [pc, #20]	; 15d70 <fputs@plt+0x4c5c>
   15d58:	mov	r0, #0
   15d5c:	add	r1, pc, r1
   15d60:	b	159d0 <fputs@plt+0x48bc>
   15d64:	ldr	r1, [pc, #8]	; 15d74 <fputs@plt+0x4c60>
   15d68:	add	r1, pc, r1
   15d6c:	b	159d0 <fputs@plt+0x48bc>
   15d70:	andeq	r9, r7, ip, lsr #29
   15d74:	andeq	r9, r7, ip, lsl #29
   15d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d7c:	sub	r6, r1, #1
   15d80:	ldr	r1, [pc, #1404]	; 16304 <fputs@plt+0x51f0>
   15d84:	sub	sp, sp, #20
   15d88:	add	r1, pc, r1
   15d8c:	str	r1, [sp]
   15d90:	ldr	r1, [pc, #1392]	; 16308 <fputs@plt+0x51f4>
   15d94:	ldr	r9, [pc, #1392]	; 1630c <fputs@plt+0x51f8>
   15d98:	add	r1, pc, r1
   15d9c:	str	r1, [sp, #4]
   15da0:	ldr	r1, [pc, #1384]	; 16310 <fputs@plt+0x51fc>
   15da4:	ldr	r7, [pc, #1384]	; 16314 <fputs@plt+0x5200>
   15da8:	add	r1, pc, r1
   15dac:	str	r1, [sp, #8]
   15db0:	ldr	r1, [pc, #1376]	; 16318 <fputs@plt+0x5204>
   15db4:	mov	r5, r0
   15db8:	mov	r4, #0
   15dbc:	add	r9, pc, r9
   15dc0:	add	r1, pc, r1
   15dc4:	str	r1, [sp, #12]
   15dc8:	ldrb	r1, [r2]
   15dcc:	cmp	r1, #0
   15dd0:	cmpne	r4, r6
   15dd4:	movlt	r0, #1
   15dd8:	movge	r0, #0
   15ddc:	bge	15e44 <fputs@plt+0x4d30>
   15de0:	cmp	r1, #37	; 0x25
   15de4:	addne	r2, r2, #1
   15de8:	beq	15dfc <fputs@plt+0x4ce8>
   15dec:	strb	r1, [r5]
   15df0:	add	r4, r4, #1
   15df4:	add	r5, r5, #1
   15df8:	b	15dc8 <fputs@plt+0x4cb4>
   15dfc:	ldrb	r1, [r2, #1]
   15e00:	add	r8, r2, #2
   15e04:	cmp	r1, #115	; 0x73
   15e08:	beq	15e54 <fputs@plt+0x4d40>
   15e0c:	cmp	r1, #100	; 0x64
   15e10:	beq	15f84 <fputs@plt+0x4e70>
   15e14:	cmp	r1, #99	; 0x63
   15e18:	beq	16090 <fputs@plt+0x4f7c>
   15e1c:	cmp	r1, #117	; 0x75
   15e20:	beq	16068 <fputs@plt+0x4f54>
   15e24:	cmp	r1, #81	; 0x51
   15e28:	beq	16190 <fputs@plt+0x507c>
   15e2c:	cmp	r1, #108	; 0x6c
   15e30:	beq	15e98 <fputs@plt+0x4d84>
   15e34:	cmp	r1, #37	; 0x25
   15e38:	bne	162fc <fputs@plt+0x51e8>
   15e3c:	mov	r2, r8
   15e40:	b	15dec <fputs@plt+0x4cd8>
   15e44:	strb	r0, [r5]
   15e48:	mov	r0, r4
   15e4c:	add	sp, sp, #20
   15e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e54:	ldr	r0, [r3]
   15e58:	mov	r2, r5
   15e5c:	sub	r0, r0, #1
   15e60:	add	r3, r3, #4
   15e64:	b	15e78 <fputs@plt+0x4d64>
   15e68:	add	r4, r4, #1
   15e6c:	cmp	r6, r4
   15e70:	mov	r5, r2
   15e74:	ble	15e90 <fputs@plt+0x4d7c>
   15e78:	ldrb	r1, [r0, #1]!
   15e7c:	mov	r5, r2
   15e80:	add	r2, r2, #1
   15e84:	cmp	r1, #0
   15e88:	strb	r1, [r2, #-1]
   15e8c:	bne	15e68 <fputs@plt+0x4d54>
   15e90:	mov	r2, r8
   15e94:	b	15dc8 <fputs@plt+0x4cb4>
   15e98:	ldrb	r1, [r2, #2]
   15e9c:	cmp	r1, #117	; 0x75
   15ea0:	beq	161e4 <fputs@plt+0x50d0>
   15ea4:	cmp	r1, #100	; 0x64
   15ea8:	bne	162fc <fputs@plt+0x51e8>
   15eac:	ldr	r1, [r3]
   15eb0:	add	r2, r2, #3
   15eb4:	cmp	r1, #0
   15eb8:	add	r3, r3, #4
   15ebc:	beq	160ac <fputs@plt+0x4f98>
   15ec0:	blt	162bc <fputs@plt+0x51a8>
   15ec4:	ldr	sl, [pc, #1104]	; 1631c <fputs@plt+0x5208>
   15ec8:	ldr	lr, [sp]
   15ecc:	smull	ip, r0, r7, r1
   15ed0:	asr	r8, r1, #31
   15ed4:	rsb	r8, r8, r0, asr #6
   15ed8:	mla	r1, sl, r8, r1
   15edc:	ldr	ip, [r9, r1, lsl #2]
   15ee0:	ldrb	r1, [ip]
   15ee4:	cmp	r1, #0
   15ee8:	strb	r1, [lr]
   15eec:	beq	15f08 <fputs@plt+0x4df4>
   15ef0:	add	r1, lr, #1
   15ef4:	ldrb	r0, [ip, #1]!
   15ef8:	mov	lr, r1
   15efc:	cmp	r0, #0
   15f00:	strb	r0, [r1], #1
   15f04:	bne	15ef4 <fputs@plt+0x4de0>
   15f08:	cmp	r8, #0
   15f0c:	mov	r1, r8
   15f10:	bne	15ecc <fputs@plt+0x4db8>
   15f14:	ldrb	r1, [lr, #-1]
   15f18:	cmp	r1, #48	; 0x30
   15f1c:	bne	15f34 <fputs@plt+0x4e20>
   15f20:	sub	r1, lr, #1
   15f24:	mov	lr, r1
   15f28:	ldrb	r0, [r1, #-1]!
   15f2c:	cmp	r0, #48	; 0x30
   15f30:	beq	15f24 <fputs@plt+0x4e10>
   15f34:	ldr	r1, [sp, #4]
   15f38:	cmp	lr, r1
   15f3c:	beq	15dc8 <fputs@plt+0x4cb4>
   15f40:	ldrb	r1, [lr, #-1]
   15f44:	add	r4, r4, #1
   15f48:	cmp	r6, r4
   15f4c:	strb	r1, [r5]
   15f50:	sub	lr, lr, #1
   15f54:	add	r5, r5, #1
   15f58:	ldrgt	r0, [sp, #8]
   15f5c:	ble	15dc8 <fputs@plt+0x4cb4>
   15f60:	cmp	lr, r0
   15f64:	beq	15dc8 <fputs@plt+0x4cb4>
   15f68:	ldrb	r1, [lr, #-1]!
   15f6c:	add	r4, r4, #1
   15f70:	cmp	r6, r4
   15f74:	strb	r1, [r5], #1
   15f78:	bne	15f60 <fputs@plt+0x4e4c>
   15f7c:	mov	r4, r6
   15f80:	b	15dc8 <fputs@plt+0x4cb4>
   15f84:	ldr	r2, [r3]
   15f88:	add	r3, r3, #4
   15f8c:	cmp	r2, #0
   15f90:	beq	16078 <fputs@plt+0x4f64>
   15f94:	blt	162dc <fputs@plt+0x51c8>
   15f98:	ldr	ip, [pc, #896]	; 16320 <fputs@plt+0x520c>
   15f9c:	ldr	fp, [pc, #896]	; 16324 <fputs@plt+0x5210>
   15fa0:	ldr	sl, [pc, #884]	; 1631c <fputs@plt+0x5208>
   15fa4:	add	ip, pc, ip
   15fa8:	add	fp, pc, fp
   15fac:	smull	r0, r1, r7, r2
   15fb0:	asr	lr, r2, #31
   15fb4:	rsb	lr, lr, r1, asr #6
   15fb8:	mla	r2, sl, lr, r2
   15fbc:	ldr	r0, [fp, r2, lsl #2]
   15fc0:	ldrb	r2, [r0]
   15fc4:	cmp	r2, #0
   15fc8:	strb	r2, [ip]
   15fcc:	beq	15fe8 <fputs@plt+0x4ed4>
   15fd0:	add	r2, ip, #1
   15fd4:	ldrb	r1, [r0, #1]!
   15fd8:	mov	ip, r2
   15fdc:	cmp	r1, #0
   15fe0:	strb	r1, [r2], #1
   15fe4:	bne	15fd4 <fputs@plt+0x4ec0>
   15fe8:	cmp	lr, #0
   15fec:	mov	r2, lr
   15ff0:	bne	15fac <fputs@plt+0x4e98>
   15ff4:	ldrb	r2, [ip, #-1]
   15ff8:	cmp	r2, #48	; 0x30
   15ffc:	bne	16014 <fputs@plt+0x4f00>
   16000:	sub	r2, ip, #1
   16004:	mov	ip, r2
   16008:	ldrb	r1, [r2, #-1]!
   1600c:	cmp	r1, #48	; 0x30
   16010:	beq	16004 <fputs@plt+0x4ef0>
   16014:	ldr	r1, [pc, #780]	; 16328 <fputs@plt+0x5214>
   16018:	add	r1, pc, r1
   1601c:	cmp	ip, r1
   16020:	beq	15e90 <fputs@plt+0x4d7c>
   16024:	ldrb	r2, [ip, #-1]
   16028:	add	r4, r4, #1
   1602c:	cmp	r6, r4
   16030:	strb	r2, [r5]
   16034:	sub	ip, ip, #1
   16038:	add	r5, r5, #1
   1603c:	bgt	16058 <fputs@plt+0x4f44>
   16040:	b	15e90 <fputs@plt+0x4d7c>
   16044:	ldrb	r2, [ip, #-1]!
   16048:	add	r4, r4, #1
   1604c:	cmp	r6, r4
   16050:	strb	r2, [r5], #1
   16054:	beq	15e90 <fputs@plt+0x4d7c>
   16058:	cmp	ip, r1
   1605c:	bne	16044 <fputs@plt+0x4f30>
   16060:	mov	r2, r8
   16064:	b	15dc8 <fputs@plt+0x4cb4>
   16068:	ldr	r2, [r3]
   1606c:	add	r3, r3, #4
   16070:	cmp	r2, #0
   16074:	bne	160c0 <fputs@plt+0x4fac>
   16078:	mov	r1, #48	; 0x30
   1607c:	strb	r1, [r5]
   16080:	add	r4, r4, #1
   16084:	mov	r2, r8
   16088:	add	r5, r5, #1
   1608c:	b	15dc8 <fputs@plt+0x4cb4>
   16090:	ldr	r1, [r3]
   16094:	add	r4, r4, #1
   16098:	strb	r1, [r5]
   1609c:	mov	r2, r8
   160a0:	add	r3, r3, #4
   160a4:	add	r5, r5, #1
   160a8:	b	15dc8 <fputs@plt+0x4cb4>
   160ac:	mov	r1, #48	; 0x30
   160b0:	strb	r1, [r5]
   160b4:	add	r4, r4, #1
   160b8:	add	r5, r5, #1
   160bc:	b	15dc8 <fputs@plt+0x4cb4>
   160c0:	ldr	ip, [pc, #612]	; 1632c <fputs@plt+0x5218>
   160c4:	ldr	fp, [pc, #612]	; 16330 <fputs@plt+0x521c>
   160c8:	add	ip, pc, ip
   160cc:	add	fp, pc, fp
   160d0:	mov	sl, #1000	; 0x3e8
   160d4:	umull	r1, lr, r7, r2
   160d8:	lsr	lr, lr, #6
   160dc:	mul	r1, sl, lr
   160e0:	sub	r2, r2, r1
   160e4:	ldr	r0, [fp, r2, lsl #2]
   160e8:	ldrb	r2, [r0]
   160ec:	cmp	r2, #0
   160f0:	strb	r2, [ip]
   160f4:	beq	16110 <fputs@plt+0x4ffc>
   160f8:	add	r2, ip, #1
   160fc:	ldrb	r1, [r0, #1]!
   16100:	mov	ip, r2
   16104:	cmp	r1, #0
   16108:	strb	r1, [r2], #1
   1610c:	bne	160fc <fputs@plt+0x4fe8>
   16110:	cmp	lr, #0
   16114:	mov	r2, lr
   16118:	bne	160d4 <fputs@plt+0x4fc0>
   1611c:	ldrb	r2, [ip, #-1]
   16120:	cmp	r2, #48	; 0x30
   16124:	bne	1613c <fputs@plt+0x5028>
   16128:	sub	r2, ip, #1
   1612c:	mov	ip, r2
   16130:	ldrb	r1, [r2, #-1]!
   16134:	cmp	r1, #48	; 0x30
   16138:	beq	1612c <fputs@plt+0x5018>
   1613c:	ldr	r1, [pc, #496]	; 16334 <fputs@plt+0x5220>
   16140:	add	r1, pc, r1
   16144:	cmp	ip, r1
   16148:	beq	15e90 <fputs@plt+0x4d7c>
   1614c:	ldrb	r2, [ip, #-1]
   16150:	add	r4, r4, #1
   16154:	cmp	r6, r4
   16158:	strb	r2, [r5]
   1615c:	sub	ip, ip, #1
   16160:	add	r5, r5, #1
   16164:	bgt	16180 <fputs@plt+0x506c>
   16168:	b	15e90 <fputs@plt+0x4d7c>
   1616c:	ldrb	r2, [ip, #-1]!
   16170:	add	r4, r4, #1
   16174:	cmp	r6, r4
   16178:	strb	r2, [r5], #1
   1617c:	beq	15e90 <fputs@plt+0x4d7c>
   16180:	cmp	ip, r1
   16184:	bne	1616c <fputs@plt+0x5058>
   16188:	mov	r2, r8
   1618c:	b	15dc8 <fputs@plt+0x4cb4>
   16190:	ldr	r0, [r3]
   16194:	add	sl, r3, #4
   16198:	cmp	r0, #0
   1619c:	beq	161d8 <fputs@plt+0x50c4>
   161a0:	bl	1594c <fputs@plt+0x4838>
   161a4:	mov	r2, r5
   161a8:	sub	r0, r0, #1
   161ac:	b	161c0 <fputs@plt+0x50ac>
   161b0:	add	r4, r4, #1
   161b4:	cmp	r6, r4
   161b8:	mov	r5, r2
   161bc:	ble	161d8 <fputs@plt+0x50c4>
   161c0:	ldrb	r3, [r0, #1]!
   161c4:	mov	r5, r2
   161c8:	add	r2, r2, #1
   161cc:	cmp	r3, #0
   161d0:	strb	r3, [r2, #-1]
   161d4:	bne	161b0 <fputs@plt+0x509c>
   161d8:	mov	r3, sl
   161dc:	mov	r2, r8
   161e0:	b	15dc8 <fputs@plt+0x4cb4>
   161e4:	ldr	r1, [r3]
   161e8:	add	r2, r2, #3
   161ec:	cmp	r1, #0
   161f0:	add	r3, r3, #4
   161f4:	beq	160ac <fputs@plt+0x4f98>
   161f8:	ldr	fp, [pc, #312]	; 16338 <fputs@plt+0x5224>
   161fc:	ldr	lr, [sp, #12]
   16200:	add	fp, pc, fp
   16204:	mov	sl, #1000	; 0x3e8
   16208:	umull	r0, r8, r7, r1
   1620c:	lsr	r8, r8, #6
   16210:	mul	r0, sl, r8
   16214:	sub	r1, r1, r0
   16218:	ldr	ip, [fp, r1, lsl #2]
   1621c:	ldrb	r1, [ip]
   16220:	cmp	r1, #0
   16224:	strb	r1, [lr]
   16228:	beq	16244 <fputs@plt+0x5130>
   1622c:	add	r1, lr, #1
   16230:	ldrb	r0, [ip, #1]!
   16234:	mov	lr, r1
   16238:	cmp	r0, #0
   1623c:	strb	r0, [r1], #1
   16240:	bne	16230 <fputs@plt+0x511c>
   16244:	cmp	r8, #0
   16248:	mov	r1, r8
   1624c:	bne	16208 <fputs@plt+0x50f4>
   16250:	ldrb	r1, [lr, #-1]
   16254:	cmp	r1, #48	; 0x30
   16258:	bne	16270 <fputs@plt+0x515c>
   1625c:	sub	r1, lr, #1
   16260:	mov	lr, r1
   16264:	ldrb	r0, [r1, #-1]!
   16268:	cmp	r0, #48	; 0x30
   1626c:	beq	16260 <fputs@plt+0x514c>
   16270:	ldr	ip, [pc, #196]	; 1633c <fputs@plt+0x5228>
   16274:	add	ip, pc, ip
   16278:	cmp	lr, ip
   1627c:	beq	15dc8 <fputs@plt+0x4cb4>
   16280:	ldrb	r1, [lr, #-1]
   16284:	add	r4, r4, #1
   16288:	cmp	r6, r4
   1628c:	strb	r1, [r5]
   16290:	add	r5, r5, #1
   16294:	sub	r1, lr, #1
   16298:	ble	15dc8 <fputs@plt+0x4cb4>
   1629c:	cmp	r1, ip
   162a0:	beq	15dc8 <fputs@plt+0x4cb4>
   162a4:	ldrb	r0, [r1, #-1]!
   162a8:	add	r4, r4, #1
   162ac:	cmp	r6, r4
   162b0:	strb	r0, [r5], #1
   162b4:	bne	1629c <fputs@plt+0x5188>
   162b8:	b	15f7c <fputs@plt+0x4e68>
   162bc:	add	r4, r4, #1
   162c0:	mov	r0, #45	; 0x2d
   162c4:	cmp	r6, r4
   162c8:	strb	r0, [r5]
   162cc:	add	r5, r5, #1
   162d0:	ble	15dc8 <fputs@plt+0x4cb4>
   162d4:	rsb	r1, r1, #0
   162d8:	b	15ec4 <fputs@plt+0x4db0>
   162dc:	add	r4, r4, #1
   162e0:	mov	r1, #45	; 0x2d
   162e4:	cmp	r6, r4
   162e8:	strb	r1, [r5]
   162ec:	add	r5, r5, #1
   162f0:	ble	15e90 <fputs@plt+0x4d7c>
   162f4:	rsb	r2, r2, #0
   162f8:	b	15f98 <fputs@plt+0x4e84>
   162fc:	mov	r0, #1
   16300:	bl	110fc <exit@plt>
   16304:	andeq	r8, r9, ip, lsr #21
   16308:	muleq	r9, ip, sl
   1630c:	ldrdeq	r2, [r9], -ip
   16310:	andeq	r8, r9, ip, lsl #21
   16314:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   16318:	andeq	r8, r9, r4, ror sl
   1631c:			; <UNDEFINED> instruction: 0xfffffc18
   16320:	muleq	r9, r0, r8
   16324:	strdeq	r2, [r9], -r0
   16328:	andeq	r8, r9, ip, lsl r8
   1632c:	andeq	r8, r9, ip, ror #14
   16330:	andeq	r2, r9, ip, asr #11
   16334:	strdeq	r8, [r9], -r4
   16338:	muleq	r9, r8, r4
   1633c:	andeq	r8, r9, r0, asr #11
   16340:	push	{r2, r3}
   16344:	push	{lr}		; (str lr, [sp, #-4]!)
   16348:	sub	sp, sp, #12
   1634c:	add	ip, sp, #20
   16350:	mov	r3, ip
   16354:	ldr	r2, [sp, #16]
   16358:	str	ip, [sp, #4]
   1635c:	bl	15d78 <fputs@plt+0x4c64>
   16360:	add	sp, sp, #12
   16364:	pop	{lr}		; (ldr lr, [sp], #4)
   16368:	add	sp, sp, #8
   1636c:	bx	lr
   16370:	cmp	r0, #0
   16374:	bxeq	lr
   16378:	ldr	r3, [pc, #76]	; 163cc <fputs@plt+0x52b8>
   1637c:	add	r3, pc, r3
   16380:	ldr	r2, [r3]
   16384:	cmp	r0, r2
   16388:	beq	163bc <fputs@plt+0x52a8>
   1638c:	cmp	r2, #0
   16390:	bne	1639c <fputs@plt+0x5288>
   16394:	b	163c8 <fputs@plt+0x52b4>
   16398:	mov	r2, r3
   1639c:	ldr	r3, [r2, #12]
   163a0:	cmp	r3, #0
   163a4:	bxeq	lr
   163a8:	cmp	r0, r3
   163ac:	bne	16398 <fputs@plt+0x5284>
   163b0:	ldr	r3, [r0, #12]
   163b4:	str	r3, [r2, #12]
   163b8:	bx	lr
   163bc:	ldr	r2, [r0, #12]
   163c0:	str	r2, [r3]
   163c4:	bx	lr
   163c8:	bx	lr
   163cc:	andeq	r8, r9, ip, asr #9
   163d0:	ldr	r0, [r0, #-8]
   163d4:	bx	lr
   163d8:	add	r0, r0, #7
   163dc:	bic	r0, r0, #7
   163e0:	bx	lr
   163e4:	mov	r0, #0
   163e8:	bx	lr
   163ec:	ldr	r3, [pc, #8]	; 163fc <fputs@plt+0x52e8>
   163f0:	add	r3, pc, r3
   163f4:	ldr	r3, [r3, #52]	; 0x34
   163f8:	bx	r3
   163fc:	andeq	r3, r9, r8, lsl #27
   16400:	ldr	r2, [r0]
   16404:	mov	ip, r0
   16408:	add	r3, r2, #1
   1640c:	str	r3, [r0]
   16410:	ldrb	r0, [r2]
   16414:	cmp	r0, #191	; 0xbf
   16418:	bxls	lr
   1641c:	ldrb	r1, [r2, #1]
   16420:	ldr	r2, [pc, #124]	; 164a4 <fputs@plt+0x5390>
   16424:	add	r2, pc, r2
   16428:	and	r1, r1, #192	; 0xc0
   1642c:	add	r0, r2, r0
   16430:	cmp	r1, #128	; 0x80
   16434:	ldrb	r0, [r0, #-192]	; 0xffffff40
   16438:	bne	16498 <fputs@plt+0x5384>
   1643c:	add	r3, r3, #1
   16440:	str	r3, [ip]
   16444:	ldrb	r1, [r3]
   16448:	ldrb	r2, [r3, #-1]
   1644c:	and	r1, r1, #192	; 0xc0
   16450:	and	r2, r2, #63	; 0x3f
   16454:	cmp	r1, #128	; 0x80
   16458:	add	r0, r2, r0, lsl #6
   1645c:	beq	1643c <fputs@plt+0x5328>
   16460:	cmp	r0, #127	; 0x7f
   16464:	bhi	16470 <fputs@plt+0x535c>
   16468:	ldr	r0, [pc, #56]	; 164a8 <fputs@plt+0x5394>
   1646c:	bx	lr
   16470:	bic	r3, r0, #2032	; 0x7f0
   16474:	bic	r3, r3, #15
   16478:	cmp	r3, #55296	; 0xd800
   1647c:	beq	16468 <fputs@plt+0x5354>
   16480:	ldr	r2, [pc, #36]	; 164ac <fputs@plt+0x5398>
   16484:	bic	r1, r0, #1
   16488:	ldr	r3, [pc, #24]	; 164a8 <fputs@plt+0x5394>
   1648c:	cmp	r1, r2
   16490:	moveq	r0, r3
   16494:	bx	lr
   16498:	cmp	r0, #127	; 0x7f
   1649c:	bls	16468 <fputs@plt+0x5354>
   164a0:	b	16480 <fputs@plt+0x536c>
   164a4:	muleq	r7, ip, r7
   164a8:	strdeq	pc, [r0], -sp
   164ac:	strdeq	pc, [r0], -lr
   164b0:	push	{r4, lr}
   164b4:	subs	r4, r0, #0
   164b8:	beq	16534 <fputs@plt+0x5420>
   164bc:	ldrb	lr, [r4]
   164c0:	cmp	lr, #39	; 0x27
   164c4:	beq	164d8 <fputs@plt+0x53c4>
   164c8:	bls	1653c <fputs@plt+0x5428>
   164cc:	cmp	lr, #91	; 0x5b
   164d0:	moveq	lr, #93	; 0x5d
   164d4:	bne	1652c <fputs@plt+0x5418>
   164d8:	mov	r2, #1
   164dc:	mov	r3, r2
   164e0:	mov	r1, r4
   164e4:	b	164f4 <fputs@plt+0x53e0>
   164e8:	add	r3, r3, #1
   164ec:	add	r2, r2, #1
   164f0:	add	r1, r1, #1
   164f4:	ldrb	ip, [r4, r3]
   164f8:	sub	r0, r2, #1
   164fc:	cmp	lr, ip
   16500:	strbne	ip, [r1]
   16504:	bne	164e8 <fputs@plt+0x53d4>
   16508:	add	ip, r4, r3
   1650c:	add	r3, r3, #1
   16510:	ldrb	ip, [ip, #1]
   16514:	cmp	ip, lr
   16518:	strbeq	lr, [r1]
   1651c:	beq	164e8 <fputs@plt+0x53d4>
   16520:	mov	r3, #0
   16524:	strb	r3, [r4, r0]
   16528:	pop	{r4, pc}
   1652c:	cmp	lr, #96	; 0x60
   16530:	beq	164d8 <fputs@plt+0x53c4>
   16534:	mvn	r0, #0
   16538:	pop	{r4, pc}
   1653c:	cmp	lr, #34	; 0x22
   16540:	beq	164d8 <fputs@plt+0x53c4>
   16544:	mvn	r0, #0
   16548:	pop	{r4, pc}
   1654c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16550:	vpush	{d8}
   16554:	mov	r6, #0
   16558:	mov	r7, #0
   1655c:	cmp	r3, #1
   16560:	sub	sp, sp, #28
   16564:	mov	r4, r0
   16568:	str	r1, [sp]
   1656c:	strd	r6, [r1]
   16570:	beq	16958 <fputs@plt+0x5844>
   16574:	rsb	r1, r3, #3
   16578:	cmp	r2, r1
   1657c:	bgt	16590 <fputs@plt+0x547c>
   16580:	b	1659c <fputs@plt+0x5488>
   16584:	add	r1, r1, #2
   16588:	cmp	r2, r1
   1658c:	ble	1659c <fputs@plt+0x5488>
   16590:	ldrb	r0, [r4, r1]
   16594:	cmp	r0, #0
   16598:	beq	16584 <fputs@plt+0x5470>
   1659c:	sub	r5, r3, #3
   165a0:	add	r5, r5, r1
   165a4:	and	r3, r3, #1
   165a8:	cmp	r2, r1
   165ac:	add	r5, r4, r5
   165b0:	mov	lr, #2
   165b4:	add	r4, r4, r3
   165b8:	movle	r2, #0
   165bc:	movgt	r2, #1
   165c0:	str	r2, [sp, #4]
   165c4:	cmp	r4, r5
   165c8:	bcs	16614 <fputs@plt+0x5500>
   165cc:	ldrb	ip, [r4]
   165d0:	ldr	r3, [pc, #1184]	; 16a78 <fputs@plt+0x5964>
   165d4:	add	r3, pc, r3
   165d8:	add	r3, r3, ip
   165dc:	ldrb	r3, [r3, #64]	; 0x40
   165e0:	tst	r3, #1
   165e4:	beq	16624 <fputs@plt+0x5510>
   165e8:	ldr	r2, [pc, #1164]	; 16a7c <fputs@plt+0x5968>
   165ec:	add	r2, pc, r2
   165f0:	b	16608 <fputs@plt+0x54f4>
   165f4:	ldrb	ip, [r4]
   165f8:	add	r3, r2, ip
   165fc:	ldrb	r3, [r3, #64]	; 0x40
   16600:	tst	r3, #1
   16604:	beq	16624 <fputs@plt+0x5510>
   16608:	add	r4, r4, lr
   1660c:	cmp	r4, r5
   16610:	bcc	165f4 <fputs@plt+0x54e0>
   16614:	mov	r0, #0
   16618:	add	sp, sp, #28
   1661c:	vpop	{d8}
   16620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16624:	cmp	ip, #45	; 0x2d
   16628:	beq	1696c <fputs@plt+0x5858>
   1662c:	cmp	ip, #43	; 0x2b
   16630:	movne	r3, #1
   16634:	strne	r3, [sp, #16]
   16638:	beq	16b60 <fputs@plt+0x5a4c>
   1663c:	cmp	ip, #48	; 0x30
   16640:	mov	r8, #0
   16644:	beq	16658 <fputs@plt+0x5544>
   16648:	b	16784 <fputs@plt+0x5670>
   1664c:	ldrb	ip, [r4]
   16650:	cmp	ip, #48	; 0x30
   16654:	bne	16784 <fputs@plt+0x5670>
   16658:	add	r4, r4, lr
   1665c:	cmp	r4, r5
   16660:	add	r8, r8, #1
   16664:	bcc	1664c <fputs@plt+0x5538>
   16668:	mov	r1, r8
   1666c:	mov	r6, #0
   16670:	mov	r7, #0
   16674:	mov	r9, #0
   16678:	mov	r8, r1
   1667c:	mov	r3, #1
   16680:	str	r3, [sp, #8]
   16684:	orrs	r3, r6, r7
   16688:	beq	168f8 <fputs@plt+0x57e4>
   1668c:	add	r1, pc, #940	; 0x3ac
   16690:	ldrd	r0, [r1]
   16694:	cmp	r0, r6
   16698:	sbcs	r3, r1, r7
   1669c:	movge	r3, #1
   166a0:	movlt	r3, #0
   166a4:	cmp	r9, #0
   166a8:	movle	r3, #0
   166ac:	andgt	r3, r3, #1
   166b0:	cmp	r3, #0
   166b4:	movne	r2, #10
   166b8:	beq	166f0 <fputs@plt+0x55dc>
   166bc:	mul	r3, r2, r7
   166c0:	umull	r6, r7, r6, r2
   166c4:	add	r7, r3, r7
   166c8:	cmp	r0, r6
   166cc:	sbcs	r3, r1, r7
   166d0:	movge	r3, #1
   166d4:	movlt	r3, #0
   166d8:	sub	r9, r9, #1
   166dc:	cmp	r9, #0
   166e0:	movle	r3, #0
   166e4:	andgt	r3, r3, #1
   166e8:	cmp	r3, #0
   166ec:	bne	166bc <fputs@plt+0x55a8>
   166f0:	mov	r0, #1
   166f4:	ldr	r3, [sp, #16]
   166f8:	cmn	r3, #1
   166fc:	beq	16b08 <fputs@plt+0x59f4>
   16700:	cmp	r9, #0
   16704:	beq	16988 <fputs@plt+0x5874>
   16708:	sub	r3, r9, #308	; 0x134
   1670c:	cmp	r3, #33	; 0x21
   16710:	bhi	16c58 <fputs@plt+0x5b44>
   16714:	ldr	r1, [pc, #868]	; 16a80 <fputs@plt+0x596c>
   16718:	asr	r3, r9, #31
   1671c:	mov	r2, #308	; 0x134
   16720:	smull	lr, ip, r1, r9
   16724:	vldr	d8, [pc, #796]	; 16a48 <fputs@plt+0x5934>
   16728:	rsb	r3, r3, ip, asr #6
   1672c:	mul	r3, r2, r3
   16730:	cmp	r9, r3
   16734:	beq	1675c <fputs@plt+0x5648>
   16738:	vldr	d7, [pc, #784]	; 16a50 <fputs@plt+0x593c>
   1673c:	sub	r9, r9, #1
   16740:	vmul.f64	d8, d8, d7
   16744:	smull	r3, ip, r1, r9
   16748:	asr	r3, r9, #31
   1674c:	rsb	r3, r3, ip, asr #6
   16750:	mul	r3, r2, r3
   16754:	cmp	r9, r3
   16758:	bne	1673c <fputs@plt+0x5628>
   1675c:	cmn	r0, #1
   16760:	mov	r1, r7
   16764:	mov	r0, r6
   16768:	beq	16d28 <fputs@plt+0x5c14>
   1676c:	bl	8eab0 <fputs@plt+0x7d99c>
   16770:	vldr	d6, [pc, #736]	; 16a58 <fputs@plt+0x5944>
   16774:	vmov	d7, r0, r1
   16778:	vmul.f64	d7, d7, d8
   1677c:	vmul.f64	d7, d7, d6
   16780:	b	16914 <fputs@plt+0x5800>
   16784:	ldr	r3, [pc, #760]	; 16a84 <fputs@plt+0x5970>
   16788:	add	r3, pc, r3
   1678c:	add	r3, r3, ip
   16790:	ldrb	r9, [r3, #64]	; 0x40
   16794:	ands	r9, r9, #4
   16798:	beq	16d58 <fputs@plt+0x5c44>
   1679c:	ldr	fp, [pc, #740]	; 16a88 <fputs@plt+0x5974>
   167a0:	mov	r6, #0
   167a4:	mov	r7, #0
   167a8:	mov	sl, #10
   167ac:	add	fp, pc, fp
   167b0:	add	r1, pc, #680	; 0x2a8
   167b4:	ldrd	r0, [r1]
   167b8:	b	167e4 <fputs@plt+0x56d0>
   167bc:	ldrb	ip, [r4]
   167c0:	cmp	r0, r6
   167c4:	sbcs	r3, r1, r7
   167c8:	add	r3, fp, ip
   167cc:	movge	r2, #1
   167d0:	ldrb	r3, [r3, #64]	; 0x40
   167d4:	movlt	r2, #0
   167d8:	and	r9, r3, #4
   167dc:	ands	r3, r2, r3, lsr #2
   167e0:	beq	16810 <fputs@plt+0x56fc>
   167e4:	umull	r2, r3, r6, sl
   167e8:	mla	r3, sl, r7, r3
   167ec:	sub	ip, ip, #48	; 0x30
   167f0:	adds	r6, r2, ip
   167f4:	add	r4, r4, lr
   167f8:	adc	r7, r3, ip, asr #31
   167fc:	cmp	r4, r5
   16800:	add	r8, r8, #1
   16804:	bcc	167bc <fputs@plt+0x56a8>
   16808:	mov	r9, #0
   1680c:	b	1667c <fputs@plt+0x5568>
   16810:	cmp	r9, #0
   16814:	moveq	r1, r8
   16818:	beq	16850 <fputs@plt+0x573c>
   1681c:	ldr	r2, [pc, #616]	; 16a8c <fputs@plt+0x5978>
   16820:	mov	r1, r8
   16824:	add	r2, pc, r2
   16828:	add	r4, r4, lr
   1682c:	add	r1, r1, #1
   16830:	cmp	r4, r5
   16834:	sub	r9, r1, r8
   16838:	bcs	16678 <fputs@plt+0x5564>
   1683c:	ldrb	ip, [r4]
   16840:	add	r3, r2, ip
   16844:	ldrb	r3, [r3, #64]	; 0x40
   16848:	tst	r3, #4
   1684c:	bne	16828 <fputs@plt+0x5714>
   16850:	cmp	ip, #46	; 0x2e
   16854:	beq	16b70 <fputs@plt+0x5a5c>
   16858:	and	ip, ip, #223	; 0xdf
   1685c:	cmp	ip, #69	; 0x45
   16860:	movne	r3, #0
   16864:	beq	169e4 <fputs@plt+0x58d0>
   16868:	subs	r8, r1, #0
   1686c:	bne	16b14 <fputs@plt+0x5a00>
   16870:	mov	r2, #1
   16874:	str	r2, [sp, #8]
   16878:	adds	r9, r9, r3
   1687c:	bpl	16684 <fputs@plt+0x5570>
   16880:	orrs	r3, r6, r7
   16884:	beq	168f8 <fputs@plt+0x57e4>
   16888:	mov	r2, #10
   1688c:	mov	r3, #0
   16890:	mov	r0, r6
   16894:	mov	r1, r7
   16898:	bl	8eb10 <fputs@plt+0x7d9fc>
   1689c:	rsb	r9, r9, #0
   168a0:	orrs	r3, r2, r3
   168a4:	moveq	sl, #10
   168a8:	moveq	fp, #0
   168ac:	beq	168bc <fputs@plt+0x57a8>
   168b0:	b	168f0 <fputs@plt+0x57dc>
   168b4:	cmp	r9, #0
   168b8:	beq	16af8 <fputs@plt+0x59e4>
   168bc:	mov	r0, r6
   168c0:	mov	r1, r7
   168c4:	mov	r2, sl
   168c8:	mov	r3, fp
   168cc:	bl	8eb10 <fputs@plt+0x7d9fc>
   168d0:	mov	r2, sl
   168d4:	mov	r3, fp
   168d8:	sub	r9, r9, #1
   168dc:	mov	r6, r0
   168e0:	mov	r7, r1
   168e4:	bl	8eb10 <fputs@plt+0x7d9fc>
   168e8:	orrs	r3, r2, r3
   168ec:	beq	168b4 <fputs@plt+0x57a0>
   168f0:	mvn	r0, #0
   168f4:	b	166f4 <fputs@plt+0x55e0>
   168f8:	ldr	r2, [sp, #16]
   168fc:	adds	r3, r8, #0
   16900:	vldr	d7, [pc, #352]	; 16a68 <fputs@plt+0x5954>
   16904:	vldr	d6, [pc, #356]	; 16a70 <fputs@plt+0x595c>
   16908:	movne	r3, #1
   1690c:	ands	r3, r3, r2, lsr #31
   16910:	vmoveq.f64	d7, d6
   16914:	cmp	r5, r4
   16918:	movhi	r4, #0
   1691c:	movls	r4, #1
   16920:	ldr	r3, [sp]
   16924:	cmp	r8, #0
   16928:	movle	r4, #0
   1692c:	cmp	r4, #0
   16930:	vstr	d7, [r3]
   16934:	beq	16614 <fputs@plt+0x5500>
   16938:	ldr	r3, [sp, #4]
   1693c:	eor	r0, r3, #1
   16940:	ldr	r3, [sp, #8]
   16944:	ands	r0, r0, r3
   16948:	beq	16614 <fputs@plt+0x5500>
   1694c:	add	sp, sp, #28
   16950:	vpop	{d8}
   16954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16958:	mov	lr, r3
   1695c:	mov	r3, #0
   16960:	add	r5, r0, r2
   16964:	str	r3, [sp, #4]
   16968:	b	165c4 <fputs@plt+0x54b0>
   1696c:	add	r4, r4, lr
   16970:	mvn	r3, #0
   16974:	str	r3, [sp, #16]
   16978:	cmp	r4, r5
   1697c:	bcs	16d20 <fputs@plt+0x5c0c>
   16980:	ldrb	ip, [r4]
   16984:	b	1663c <fputs@plt+0x5528>
   16988:	mov	r0, r6
   1698c:	mov	r1, r7
   16990:	bl	8eab0 <fputs@plt+0x7d99c>
   16994:	vmov	d7, r0, r1
   16998:	b	16914 <fputs@plt+0x5800>
   1699c:	cmp	r3, #0
   169a0:	mov	r8, r1
   169a4:	beq	16858 <fputs@plt+0x5744>
   169a8:	ldr	r1, [pc, #224]	; 16a90 <fputs@plt+0x597c>
   169ac:	add	r1, pc, r1
   169b0:	add	r4, r4, lr
   169b4:	cmp	r4, r5
   169b8:	add	r8, r8, #1
   169bc:	bcs	16c48 <fputs@plt+0x5b34>
   169c0:	ldrb	r2, [r4]
   169c4:	add	r3, r1, r2
   169c8:	ldrb	r3, [r3, #64]	; 0x40
   169cc:	ands	r3, r3, #4
   169d0:	bne	169b0 <fputs@plt+0x589c>
   169d4:	and	r2, r2, #223	; 0xdf
   169d8:	cmp	r2, #69	; 0x45
   169dc:	bne	16b14 <fputs@plt+0x5a00>
   169e0:	mov	r1, r8
   169e4:	add	r4, r4, lr
   169e8:	cmp	r4, r5
   169ec:	bcs	16c8c <fputs@plt+0x5b78>
   169f0:	ldrb	r2, [r4]
   169f4:	cmp	r2, #45	; 0x2d
   169f8:	addeq	r4, r4, lr
   169fc:	mvneq	fp, #0
   16a00:	beq	16d48 <fputs@plt+0x5c34>
   16a04:	cmp	r2, #43	; 0x2b
   16a08:	movne	fp, #1
   16a0c:	beq	16d40 <fputs@plt+0x5c2c>
   16a10:	ldr	r3, [pc, #124]	; 16a94 <fputs@plt+0x5980>
   16a14:	add	r3, pc, r3
   16a18:	add	r3, r3, r2
   16a1c:	ldrb	r3, [r3, #64]	; 0x40
   16a20:	tst	r3, #4
   16a24:	beq	16c8c <fputs@plt+0x5b78>
   16a28:	ldr	r8, [pc, #104]	; 16a98 <fputs@plt+0x5984>
   16a2c:	ldr	ip, [pc, #104]	; 16a9c <fputs@plt+0x5988>
   16a30:	ldr	sl, [pc, #104]	; 16aa0 <fputs@plt+0x598c>
   16a34:	add	r8, pc, r8
   16a38:	mov	r3, #0
   16a3c:	b	16ac4 <fputs@plt+0x59b0>
   16a40:	stclgt	12, cr12, [ip], {203}	; 0xcb
   16a44:	stcleq	12, cr12, [ip], {204}	; 0xcc
   16a48:	andeq	r0, r0, r0
   16a4c:	svccc	0x00f00000	; IMB
   16a50:	andeq	r0, r0, r0
   16a54:	eormi	r0, r4, r0
   16a58:	strbhi	ip, [fp, #2208]!	; 0x8a0
   16a5c:	svcvc	0x00e1ccf3
   16a60:	stclgt	12, cr12, [ip], {202}	; 0xca
   16a64:	stcleq	12, cr12, [ip], {204}	; 0xcc
   16a68:	andeq	r0, r0, r0
   16a6c:	andhi	r0, r0, r0
	...
   16a78:	andeq	sl, r7, ip, ror #11
   16a7c:	ldrdeq	sl, [r7], -r4
   16a80:	ldrcc	sp, [r1, #-3777]!	; 0xfffff13f
   16a84:	andeq	sl, r7, r8, lsr r4
   16a88:	andeq	sl, r7, r4, lsl r4
   16a8c:	muleq	r7, ip, r3
   16a90:	andeq	sl, r7, r4, lsl r2
   16a94:	andeq	sl, r7, ip, lsr #3
   16a98:	andeq	sl, r7, ip, lsl #3
   16a9c:	andeq	r2, r0, pc, lsl #14
   16aa0:	andeq	r2, r0, r0, lsl r7
   16aa4:	andeq	sl, r7, r4, lsr #1
   16aa8:	andeq	sl, r7, ip, lsl #1
   16aac:	andeq	sl, r7, r4, lsr r0
   16ab0:	ldrb	r2, [r4]
   16ab4:	add	r0, r8, r2
   16ab8:	ldrb	r0, [r0, #64]	; 0x40
   16abc:	tst	r0, #4
   16ac0:	beq	16d68 <fputs@plt+0x5c54>
   16ac4:	add	r0, r3, r3, lsl #2
   16ac8:	cmp	r3, ip
   16acc:	sub	r2, r2, #48	; 0x30
   16ad0:	add	r4, r4, lr
   16ad4:	addle	r3, r2, r0, lsl #1
   16ad8:	movgt	r3, sl
   16adc:	cmp	r4, r5
   16ae0:	bcc	16ab0 <fputs@plt+0x599c>
   16ae4:	mov	r2, #1
   16ae8:	mul	r3, fp, r3
   16aec:	mov	r8, r1
   16af0:	str	r2, [sp, #8]
   16af4:	b	16878 <fputs@plt+0x5764>
   16af8:	ldr	r3, [sp, #16]
   16afc:	cmn	r3, #1
   16b00:	bne	16988 <fputs@plt+0x5874>
   16b04:	ldr	r0, [sp, #16]
   16b08:	rsbs	r6, r6, #0
   16b0c:	rsc	r7, r7, #0
   16b10:	b	16700 <fputs@plt+0x55ec>
   16b14:	ldrb	r1, [r4]
   16b18:	ldr	r2, [pc, #-124]	; 16aa4 <fputs@plt+0x5990>
   16b1c:	add	r2, pc, r2
   16b20:	add	r2, r2, r1
   16b24:	ldrb	r2, [r2, #64]	; 0x40
   16b28:	tst	r2, #1
   16b2c:	beq	16870 <fputs@plt+0x575c>
   16b30:	ldr	r1, [pc, #-144]	; 16aa8 <fputs@plt+0x5994>
   16b34:	add	r1, pc, r1
   16b38:	b	16b50 <fputs@plt+0x5a3c>
   16b3c:	ldrb	r2, [r4]
   16b40:	add	r2, r1, r2
   16b44:	ldrb	r2, [r2, #64]	; 0x40
   16b48:	tst	r2, #1
   16b4c:	beq	16870 <fputs@plt+0x575c>
   16b50:	add	r4, r4, lr
   16b54:	cmp	r4, r5
   16b58:	bcc	16b3c <fputs@plt+0x5a28>
   16b5c:	b	16870 <fputs@plt+0x575c>
   16b60:	mov	r3, #1
   16b64:	add	r4, r4, lr
   16b68:	str	r3, [sp, #16]
   16b6c:	b	16978 <fputs@plt+0x5864>
   16b70:	add	r4, r4, lr
   16b74:	cmp	r4, r5
   16b78:	bcs	16c44 <fputs@plt+0x5b30>
   16b7c:	ldrb	r0, [r4]
   16b80:	ldr	r3, [pc, #-220]	; 16aac <fputs@plt+0x5998>
   16b84:	add	fp, pc, #524	; 0x20c
   16b88:	ldrd	sl, [fp]
   16b8c:	add	r3, pc, r3
   16b90:	add	r3, r3, r0
   16b94:	mov	ip, r0
   16b98:	ldrb	r3, [r3, #64]	; 0x40
   16b9c:	ands	r3, r3, #4
   16ba0:	movne	r2, #1
   16ba4:	moveq	r2, #0
   16ba8:	cmp	sl, r6
   16bac:	sbcs	r8, fp, r7
   16bb0:	movlt	r2, #0
   16bb4:	andge	r2, r2, #1
   16bb8:	cmp	r2, #0
   16bbc:	beq	1699c <fputs@plt+0x5888>
   16bc0:	ldr	sl, [pc, #512]	; 16dc8 <fputs@plt+0x5cb4>
   16bc4:	add	r3, pc, #460	; 0x1cc
   16bc8:	ldrd	r2, [r3]
   16bcc:	add	sl, pc, sl
   16bd0:	mov	r8, #10
   16bd4:	strd	r2, [sp, #8]
   16bd8:	str	sl, [sp, #20]
   16bdc:	b	16c1c <fputs@plt+0x5b08>
   16be0:	ldrb	ip, [r4]
   16be4:	ldr	r3, [sp, #20]
   16be8:	ldrd	sl, [sp, #8]
   16bec:	add	r3, r3, ip
   16bf0:	mov	r0, ip
   16bf4:	ldrb	r3, [r3, #64]	; 0x40
   16bf8:	ands	r3, r3, #4
   16bfc:	movne	r2, #1
   16c00:	moveq	r2, #0
   16c04:	cmp	sl, r6
   16c08:	sbcs	sl, fp, r7
   16c0c:	movlt	r2, #0
   16c10:	andge	r2, r2, #1
   16c14:	cmp	r2, #0
   16c18:	beq	1699c <fputs@plt+0x5888>
   16c1c:	umull	r2, r3, r6, r8
   16c20:	mla	r3, r8, r7, r3
   16c24:	sub	r0, r0, #48	; 0x30
   16c28:	adds	r6, r2, r0
   16c2c:	add	r4, r4, lr
   16c30:	adc	r7, r3, r0, asr #31
   16c34:	cmp	r4, r5
   16c38:	add	r1, r1, #1
   16c3c:	sub	r9, r9, #1
   16c40:	bcc	16be0 <fputs@plt+0x5acc>
   16c44:	mov	r8, r1
   16c48:	mov	r2, #1
   16c4c:	mov	r3, #0
   16c50:	str	r2, [sp, #8]
   16c54:	b	16878 <fputs@plt+0x5764>
   16c58:	ldr	r3, [pc, #364]	; 16dcc <fputs@plt+0x5cb8>
   16c5c:	cmp	r9, r3
   16c60:	ble	16c9c <fputs@plt+0x5b88>
   16c64:	cmn	r0, #1
   16c68:	mov	r1, r7
   16c6c:	mov	r0, r6
   16c70:	beq	16d70 <fputs@plt+0x5c5c>
   16c74:	bl	8eab0 <fputs@plt+0x7d99c>
   16c78:	vldr	d7, [pc, #288]	; 16da0 <fputs@plt+0x5c8c>
   16c7c:	vmul.f64	d7, d7, d7
   16c80:	vmov	d6, r0, r1
   16c84:	vmul.f64	d7, d6, d7
   16c88:	b	16914 <fputs@plt+0x5800>
   16c8c:	mov	r3, #0
   16c90:	mov	r8, r1
   16c94:	str	r3, [sp, #8]
   16c98:	b	16878 <fputs@plt+0x5764>
   16c9c:	ldr	r1, [pc, #300]	; 16dd0 <fputs@plt+0x5cbc>
   16ca0:	asr	r3, r9, #31
   16ca4:	mov	r2, #22
   16ca8:	smull	lr, ip, r1, r9
   16cac:	vldr	d8, [pc, #244]	; 16da8 <fputs@plt+0x5c94>
   16cb0:	rsb	r3, r3, ip, asr #2
   16cb4:	mul	r3, r2, r3
   16cb8:	cmp	r9, r3
   16cbc:	vldrne	d7, [pc, #236]	; 16db0 <fputs@plt+0x5c9c>
   16cc0:	beq	16cec <fputs@plt+0x5bd8>
   16cc4:	sub	r9, r9, #1
   16cc8:	vmul.f64	d8, d8, d7
   16ccc:	smull	r3, ip, r1, r9
   16cd0:	asr	r3, r9, #31
   16cd4:	rsb	r3, r3, ip, asr #2
   16cd8:	mul	r3, r2, r3
   16cdc:	cmp	r9, r3
   16ce0:	bne	16cc4 <fputs@plt+0x5bb0>
   16ce4:	cmp	r9, #0
   16ce8:	ble	16d00 <fputs@plt+0x5bec>
   16cec:	vldr	d7, [pc, #196]	; 16db8 <fputs@plt+0x5ca4>
   16cf0:	sub	r9, r9, #22
   16cf4:	cmp	r9, #0
   16cf8:	vmul.f64	d8, d8, d7
   16cfc:	bgt	16cf0 <fputs@plt+0x5bdc>
   16d00:	cmn	r0, #1
   16d04:	mov	r1, r7
   16d08:	mov	r0, r6
   16d0c:	beq	16d84 <fputs@plt+0x5c70>
   16d10:	bl	8eab0 <fputs@plt+0x7d99c>
   16d14:	vmov	d7, r0, r1
   16d18:	vmul.f64	d7, d7, d8
   16d1c:	b	16914 <fputs@plt+0x5800>
   16d20:	mov	r8, #0
   16d24:	b	16668 <fputs@plt+0x5554>
   16d28:	bl	8eab0 <fputs@plt+0x7d99c>
   16d2c:	vldr	d6, [pc, #108]	; 16da0 <fputs@plt+0x5c8c>
   16d30:	vmov	d7, r0, r1
   16d34:	vdiv.f64	d5, d7, d8
   16d38:	vdiv.f64	d7, d5, d6
   16d3c:	b	16914 <fputs@plt+0x5800>
   16d40:	add	r4, r4, lr
   16d44:	mov	fp, #1
   16d48:	cmp	r4, r5
   16d4c:	bcs	16c8c <fputs@plt+0x5b78>
   16d50:	ldrb	r2, [r4]
   16d54:	b	16a10 <fputs@plt+0x58fc>
   16d58:	mov	r1, r8
   16d5c:	mov	r6, #0
   16d60:	mov	r7, #0
   16d64:	b	16850 <fputs@plt+0x573c>
   16d68:	mul	r3, fp, r3
   16d6c:	b	16868 <fputs@plt+0x5754>
   16d70:	bl	8eab0 <fputs@plt+0x7d99c>
   16d74:	vldr	d7, [pc, #68]	; 16dc0 <fputs@plt+0x5cac>
   16d78:	vmov	d6, r0, r1
   16d7c:	vmul.f64	d7, d6, d7
   16d80:	b	16914 <fputs@plt+0x5800>
   16d84:	bl	8eab0 <fputs@plt+0x7d99c>
   16d88:	vmov	d6, r0, r1
   16d8c:	vdiv.f64	d7, d6, d8
   16d90:	b	16914 <fputs@plt+0x5800>
   16d94:	nop			; (mov r0, r0)
   16d98:	stclgt	12, cr12, [ip], {202}	; 0xca
   16d9c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   16da0:	strbhi	ip, [fp, #2208]!	; 0x8a0
   16da4:	svcvc	0x00e1ccf3
   16da8:	andeq	r0, r0, r0
   16dac:	svccc	0x00f00000	; IMB
   16db0:	andeq	r0, r0, r0
   16db4:	eormi	r0, r4, r0
   16db8:			; <UNDEFINED> instruction: 0x064dd592
   16dbc:	strmi	pc, [r0], #207	; 0xcf
	...
   16dc8:	strdeq	r9, [r7], -r4
   16dcc:	andeq	r0, r0, r5, asr r1
   16dd0:	cdpcs	2, 8, cr10, cr11, cr9, {7}
   16dd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16dd8:	cmp	r3, #1
   16ddc:	sub	sp, sp, #12
   16de0:	addeq	ip, r0, r2
   16de4:	moveq	r2, #0
   16de8:	mov	sl, r1
   16dec:	streq	r2, [sp, #4]
   16df0:	beq	16e50 <fputs@plt+0x5d3c>
   16df4:	rsb	r1, r3, #3
   16df8:	cmp	r2, r1
   16dfc:	ble	16e28 <fputs@plt+0x5d14>
   16e00:	ldrb	ip, [r0, r1]
   16e04:	cmp	ip, #0
   16e08:	beq	16e1c <fputs@plt+0x5d08>
   16e0c:	b	16e28 <fputs@plt+0x5d14>
   16e10:	ldrb	lr, [r0, r1]
   16e14:	cmp	lr, #0
   16e18:	bne	16e28 <fputs@plt+0x5d14>
   16e1c:	add	r1, r1, #2
   16e20:	cmp	r2, r1
   16e24:	bgt	16e10 <fputs@plt+0x5cfc>
   16e28:	sub	ip, r3, #3
   16e2c:	cmp	r2, r1
   16e30:	and	lr, r3, #1
   16e34:	add	ip, ip, r1
   16e38:	movle	r3, #0
   16e3c:	movgt	r3, #1
   16e40:	str	r3, [sp, #4]
   16e44:	add	ip, r0, ip
   16e48:	mov	r3, #2
   16e4c:	add	r0, r0, lr
   16e50:	cmp	r0, ip
   16e54:	bcs	16ea0 <fputs@plt+0x5d8c>
   16e58:	ldrb	r2, [r0]
   16e5c:	ldr	r1, [pc, #592]	; 170b4 <fputs@plt+0x5fa0>
   16e60:	add	r1, pc, r1
   16e64:	add	r1, r1, r2
   16e68:	ldrb	r1, [r1, #64]	; 0x40
   16e6c:	tst	r1, #1
   16e70:	beq	1702c <fputs@plt+0x5f18>
   16e74:	ldr	lr, [pc, #572]	; 170b8 <fputs@plt+0x5fa4>
   16e78:	add	lr, pc, lr
   16e7c:	b	16e94 <fputs@plt+0x5d80>
   16e80:	ldrb	r2, [r0]
   16e84:	add	r1, lr, r2
   16e88:	ldrb	r1, [r1, #64]	; 0x40
   16e8c:	tst	r1, #1
   16e90:	beq	1702c <fputs@plt+0x5f18>
   16e94:	add	r0, r0, r3
   16e98:	cmp	r0, ip
   16e9c:	bcc	16e80 <fputs@plt+0x5d6c>
   16ea0:	mov	fp, #0
   16ea4:	cmp	r0, ip
   16ea8:	bcs	1708c <fputs@plt+0x5f78>
   16eac:	ldrb	r2, [r0]
   16eb0:	cmp	r2, #48	; 0x30
   16eb4:	mov	r1, r0
   16eb8:	beq	16ecc <fputs@plt+0x5db8>
   16ebc:	b	16f9c <fputs@plt+0x5e88>
   16ec0:	ldrb	r2, [r1]
   16ec4:	cmp	r2, #48	; 0x30
   16ec8:	bne	16f9c <fputs@plt+0x5e88>
   16ecc:	add	r1, r1, r3
   16ed0:	cmp	r1, ip
   16ed4:	bcc	16ec0 <fputs@plt+0x5dac>
   16ed8:	mov	r2, #0
   16edc:	mov	lr, r2
   16ee0:	mov	r6, #0
   16ee4:	mov	r7, #0
   16ee8:	cmp	fp, #0
   16eec:	bne	17048 <fputs@plt+0x5f34>
   16ef0:	strd	r6, [sl]
   16ef4:	cmp	r2, #0
   16ef8:	bne	16f90 <fputs@plt+0x5e7c>
   16efc:	cmp	lr, #0
   16f00:	cmpeq	r0, r1
   16f04:	beq	16f90 <fputs@plt+0x5e7c>
   16f08:	lsl	ip, r3, #3
   16f0c:	add	r0, ip, r3
   16f10:	ldr	r4, [sp, #4]
   16f14:	add	r0, r3, r0, lsl #1
   16f18:	cmp	r0, lr
   16f1c:	orrlt	r4, r4, #1
   16f20:	cmp	r4, #0
   16f24:	bne	16f90 <fputs@plt+0x5e7c>
   16f28:	cmp	r0, lr
   16f2c:	bgt	17078 <fputs@plt+0x5f64>
   16f30:	ldr	r5, [pc, #388]	; 170bc <fputs@plt+0x5fa8>
   16f34:	mov	r4, r2
   16f38:	add	r5, pc, r5
   16f3c:	ldrb	lr, [r5], #1
   16f40:	ldrb	r0, [r1, r2]
   16f44:	add	r4, r4, #1
   16f48:	add	r2, r2, r3
   16f4c:	sub	r0, r0, lr
   16f50:	add	r0, r0, r0, lsl #2
   16f54:	lsls	r0, r0, #1
   16f58:	moveq	lr, #1
   16f5c:	movne	lr, #0
   16f60:	cmp	r4, #17
   16f64:	movgt	lr, #0
   16f68:	andle	lr, lr, #1
   16f6c:	cmp	lr, #0
   16f70:	bne	16f3c <fputs@plt+0x5e28>
   16f74:	cmp	r0, #0
   16f78:	addeq	r3, ip, r3
   16f7c:	ldrbeq	r2, [r1, r3, lsl #1]
   16f80:	subeq	r0, r2, #56	; 0x38
   16f84:	cmp	r0, #0
   16f88:	blt	17078 <fputs@plt+0x5f64>
   16f8c:	beq	17080 <fputs@plt+0x5f6c>
   16f90:	mov	r0, #1
   16f94:	add	sp, sp, #12
   16f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f9c:	sub	lr, r2, #48	; 0x30
   16fa0:	cmp	lr, #9
   16fa4:	bhi	17094 <fputs@plt+0x5f80>
   16fa8:	add	r8, r1, r3
   16fac:	mov	lr, #0
   16fb0:	mov	r4, #0
   16fb4:	mov	r5, #0
   16fb8:	mov	r9, #10
   16fbc:	b	16fd4 <fputs@plt+0x5ec0>
   16fc0:	ldrb	r2, [r1, lr]
   16fc4:	add	r8, r8, r3
   16fc8:	sub	r6, r2, #48	; 0x30
   16fcc:	cmp	r6, #9
   16fd0:	bhi	17058 <fputs@plt+0x5f44>
   16fd4:	umull	r6, r7, r4, r9
   16fd8:	mla	r7, r9, r5, r7
   16fdc:	adds	r4, r6, r2
   16fe0:	adc	r5, r7, #0
   16fe4:	subs	r4, r4, #48	; 0x30
   16fe8:	sbc	r5, r5, #0
   16fec:	cmp	ip, r8
   16ff0:	add	lr, lr, r3
   16ff4:	bhi	16fc0 <fputs@plt+0x5eac>
   16ff8:	mov	r6, r4
   16ffc:	mov	r7, r5
   17000:	mov	r2, #0
   17004:	cmp	r4, #0
   17008:	sbcs	ip, r5, #0
   1700c:	bge	16ee8 <fputs@plt+0x5dd4>
   17010:	cmp	fp, #0
   17014:	movne	r4, #0
   17018:	movne	r5, #-2147483648	; 0x80000000
   1701c:	mvneq	r4, #0
   17020:	mvneq	r5, #-2147483648	; 0x80000000
   17024:	strd	r4, [sl]
   17028:	b	16ef4 <fputs@plt+0x5de0>
   1702c:	cmp	r2, #45	; 0x2d
   17030:	beq	1706c <fputs@plt+0x5f58>
   17034:	cmp	r2, #43	; 0x2b
   17038:	movne	fp, #0
   1703c:	bne	16eb0 <fputs@plt+0x5d9c>
   17040:	add	r0, r0, r3
   17044:	b	16ea0 <fputs@plt+0x5d8c>
   17048:	rsbs	r6, r6, #0
   1704c:	rsc	r7, r7, #0
   17050:	strd	r6, [sl]
   17054:	b	16ef4 <fputs@plt+0x5de0>
   17058:	adds	r2, r2, #0
   1705c:	movne	r2, #1
   17060:	mov	r6, r4
   17064:	mov	r7, r5
   17068:	b	17004 <fputs@plt+0x5ef0>
   1706c:	add	r0, r0, r3
   17070:	mov	fp, #1
   17074:	b	16ea4 <fputs@plt+0x5d90>
   17078:	mov	r0, #0
   1707c:	b	16f94 <fputs@plt+0x5e80>
   17080:	cmp	fp, #0
   17084:	moveq	r0, #2
   17088:	b	16f94 <fputs@plt+0x5e80>
   1708c:	mov	r1, r0
   17090:	b	16ed8 <fputs@plt+0x5dc4>
   17094:	cmp	r2, #0
   17098:	cmpne	ip, r1
   1709c:	movhi	r2, #1
   170a0:	movls	r2, #0
   170a4:	mov	lr, #0
   170a8:	mov	r6, #0
   170ac:	mov	r7, #0
   170b0:	b	16ee8 <fputs@plt+0x5dd4>
   170b4:	andeq	r9, r7, r0, ror #26
   170b8:	andeq	r9, r7, r8, asr #26
   170bc:	andeq	ip, r7, ip, ror fp
   170c0:	push	{r4, r5, r6, r7, lr}
   170c4:	ldrb	r3, [r0]
   170c8:	cmp	r3, #45	; 0x2d
   170cc:	beq	17160 <fputs@plt+0x604c>
   170d0:	cmp	r3, #43	; 0x2b
   170d4:	addeq	r3, r0, #1
   170d8:	moveq	ip, #0
   170dc:	beq	17168 <fputs@plt+0x6054>
   170e0:	cmp	r3, #48	; 0x30
   170e4:	movne	ip, #0
   170e8:	beq	17198 <fputs@plt+0x6084>
   170ec:	sub	r2, r0, #1
   170f0:	mov	r6, #0
   170f4:	add	r0, r0, #10
   170f8:	mov	r7, #0
   170fc:	mov	lr, #10
   17100:	ldrb	r3, [r2, #1]!
   17104:	umull	r4, r5, r6, lr
   17108:	sub	r3, r3, #48	; 0x30
   1710c:	cmp	r3, #9
   17110:	mla	r5, lr, r7, r5
   17114:	bhi	17130 <fputs@plt+0x601c>
   17118:	adds	r6, r4, r3
   1711c:	adc	r7, r5, r3, asr #31
   17120:	cmp	r0, r2
   17124:	bne	17100 <fputs@plt+0x5fec>
   17128:	mov	r0, #0
   1712c:	pop	{r4, r5, r6, r7, pc}
   17130:	subs	r2, r6, ip
   17134:	sbc	r3, r7, ip, asr #31
   17138:	cmp	r2, #-2147483648	; 0x80000000
   1713c:	sbcs	r3, r3, #0
   17140:	bge	17128 <fputs@plt+0x6014>
   17144:	cmp	ip, #0
   17148:	beq	17154 <fputs@plt+0x6040>
   1714c:	rsbs	r6, r6, #0
   17150:	rsc	r7, r7, #0
   17154:	str	r6, [r1]
   17158:	mov	r0, #1
   1715c:	pop	{r4, r5, r6, r7, pc}
   17160:	add	r3, r0, #1
   17164:	mov	ip, #1
   17168:	ldrb	r2, [r3]
   1716c:	cmp	r2, #48	; 0x30
   17170:	movne	r0, r3
   17174:	bne	170ec <fputs@plt+0x5fd8>
   17178:	ldrb	r2, [r0, #2]
   1717c:	add	r3, r3, #1
   17180:	b	17188 <fputs@plt+0x6074>
   17184:	ldrb	r2, [r3, #1]!
   17188:	cmp	r2, #48	; 0x30
   1718c:	mov	r0, r3
   17190:	beq	17184 <fputs@plt+0x6070>
   17194:	b	170ec <fputs@plt+0x5fd8>
   17198:	ldrb	r2, [r0, #1]
   1719c:	and	r3, r2, #223	; 0xdf
   171a0:	cmp	r3, #88	; 0x58
   171a4:	bne	1723c <fputs@plt+0x6128>
   171a8:	ldrb	lr, [r0, #2]
   171ac:	ldr	r3, [pc, #184]	; 1726c <fputs@plt+0x6158>
   171b0:	add	r3, pc, r3
   171b4:	add	r3, r3, lr
   171b8:	ldrb	r3, [r3, #64]	; 0x40
   171bc:	ands	ip, r3, #8
   171c0:	beq	17248 <fputs@plt+0x6134>
   171c4:	cmp	lr, #48	; 0x30
   171c8:	add	r0, r0, #2
   171cc:	bne	171f4 <fputs@plt+0x60e0>
   171d0:	ldrb	lr, [r0, #1]!
   171d4:	cmp	lr, #48	; 0x30
   171d8:	beq	171d0 <fputs@plt+0x60bc>
   171dc:	ldr	r3, [pc, #140]	; 17270 <fputs@plt+0x615c>
   171e0:	add	r3, pc, r3
   171e4:	add	r3, r3, lr
   171e8:	ldrb	r3, [r3, #64]	; 0x40
   171ec:	ands	r3, r3, #8
   171f0:	beq	17264 <fputs@plt+0x6150>
   171f4:	ldr	r4, [pc, #120]	; 17274 <fputs@plt+0x6160>
   171f8:	add	r5, r0, #8
   171fc:	add	r4, pc, r4
   17200:	mov	ip, #0
   17204:	asr	r3, lr, #6
   17208:	and	r2, r3, #1
   1720c:	add	r3, lr, r2, lsl #3
   17210:	ldrb	lr, [r0, #1]!
   17214:	add	r3, r3, r2
   17218:	and	r3, r3, #15
   1721c:	add	r2, r4, lr
   17220:	add	ip, r3, ip, lsl #4
   17224:	ldrb	r3, [r2, #64]	; 0x40
   17228:	ands	r3, r3, #8
   1722c:	beq	17250 <fputs@plt+0x613c>
   17230:	cmp	r5, r0
   17234:	bne	17204 <fputs@plt+0x60f0>
   17238:	b	17128 <fputs@plt+0x6014>
   1723c:	mov	r3, r0
   17240:	mov	ip, #0
   17244:	b	1717c <fputs@plt+0x6068>
   17248:	mov	r3, r0
   1724c:	b	1717c <fputs@plt+0x6068>
   17250:	cmp	ip, #0
   17254:	blt	17128 <fputs@plt+0x6014>
   17258:	str	ip, [r1]
   1725c:	mov	r0, #1
   17260:	pop	{r4, r5, r6, r7, pc}
   17264:	mov	ip, r3
   17268:	b	17258 <fputs@plt+0x6144>
   1726c:	andeq	r9, r7, r0, lsl sl
   17270:	andeq	r9, r7, r0, ror #19
   17274:	andeq	r9, r7, r4, asr #19
   17278:	push	{r4, r5, r6, lr}
   1727c:	mov	r4, #0
   17280:	and	r5, r3, #-16777216	; 0xff000000
   17284:	orrs	r1, r4, r5
   17288:	sub	sp, sp, #16
   1728c:	beq	172d4 <fputs@plt+0x61c0>
   17290:	lsr	r1, r2, #8
   17294:	orr	r1, r1, r3, lsl #24
   17298:	mov	ip, r0
   1729c:	lsr	r3, r3, #8
   172a0:	mvn	lr, #127	; 0x7f
   172a4:	strb	r2, [ip, #8]!
   172a8:	orr	r2, r1, lr
   172ac:	strb	r2, [ip, #-1]!
   172b0:	lsr	r1, r1, #7
   172b4:	cmp	r0, ip
   172b8:	orr	r1, r1, r3, lsl #25
   172bc:	lsr	r3, r3, #7
   172c0:	bne	172a8 <fputs@plt+0x6194>
   172c4:	mov	r1, #9
   172c8:	mov	r0, r1
   172cc:	add	sp, sp, #16
   172d0:	pop	{r4, r5, r6, pc}
   172d4:	add	lr, sp, #3
   172d8:	mov	ip, #0
   172dc:	mvn	r6, #127	; 0x7f
   172e0:	b	172e8 <fputs@plt+0x61d4>
   172e4:	mov	ip, r1
   172e8:	lsr	r1, r2, #7
   172ec:	orr	r1, r1, r3, lsl #25
   172f0:	lsr	r5, r3, #7
   172f4:	orr	r4, r6, r2
   172f8:	mov	r3, r5
   172fc:	mov	r2, r1
   17300:	orrs	r1, r2, r3
   17304:	strb	r4, [lr, #1]!
   17308:	add	r1, ip, #1
   1730c:	bne	172e4 <fputs@plt+0x61d0>
   17310:	ldrb	r3, [sp, #4]
   17314:	add	r2, sp, #16
   17318:	add	lr, r0, ip
   1731c:	and	r3, r3, #127	; 0x7f
   17320:	strb	r3, [r2, #-12]!
   17324:	sub	r3, r0, #1
   17328:	add	r2, r2, ip
   1732c:	ldrb	r0, [r2], #-1
   17330:	strb	r0, [r3, #1]!
   17334:	cmp	r3, lr
   17338:	bne	1732c <fputs@plt+0x6218>
   1733c:	mov	r0, r1
   17340:	add	sp, sp, #16
   17344:	pop	{r4, r5, r6, pc}
   17348:	ldrb	r2, [r0]
   1734c:	tst	r2, #128	; 0x80
   17350:	bne	17368 <fputs@plt+0x6254>
   17354:	uxtb	r2, r2
   17358:	mov	r3, #0
   1735c:	mov	r0, #1
   17360:	strd	r2, [r1]
   17364:	bx	lr
   17368:	ldrb	r3, [r0, #1]
   1736c:	tst	r3, #128	; 0x80
   17370:	bne	17390 <fputs@plt+0x627c>
   17374:	and	r2, r2, #127	; 0x7f
   17378:	mov	r0, #0
   1737c:	orr	r2, r3, r2, lsl #7
   17380:	str	r0, [r1, #4]
   17384:	str	r2, [r1]
   17388:	mov	r0, #2
   1738c:	bx	lr
   17390:	ldrb	ip, [r0, #2]
   17394:	orr	r2, ip, r2, lsl #14
   17398:	ands	ip, r2, #128	; 0x80
   1739c:	bne	173bc <fputs@plt+0x62a8>
   173a0:	ldr	r0, [pc, #324]	; 174ec <fputs@plt+0x63d8>
   173a4:	and	r3, r3, #127	; 0x7f
   173a8:	and	r0, r0, r2
   173ac:	orr	r3, r0, r3, lsl #7
   173b0:	mov	r0, #3
   173b4:	stm	r1, {r3, ip}
   173b8:	bx	lr
   173bc:	push	{r4, r5, r6, lr}
   173c0:	ldrb	ip, [r0, #3]
   173c4:	ldr	lr, [pc, #288]	; 174ec <fputs@plt+0x63d8>
   173c8:	orr	r3, ip, r3, lsl #14
   173cc:	ands	ip, r3, #128	; 0x80
   173d0:	and	r2, r2, lr
   173d4:	bne	173ec <fputs@plt+0x62d8>
   173d8:	and	r3, r3, lr
   173dc:	orr	r2, r3, r2, lsl #7
   173e0:	mov	r0, #4
   173e4:	stm	r1, {r2, ip}
   173e8:	pop	{r4, r5, r6, pc}
   173ec:	ldrb	r4, [r0, #4]
   173f0:	and	r3, r3, lr
   173f4:	orr	ip, r4, r2, lsl #14
   173f8:	ands	r6, ip, #128	; 0x80
   173fc:	bne	17418 <fputs@plt+0x6304>
   17400:	orr	r3, ip, r3, lsl #7
   17404:	lsr	r5, r2, #18
   17408:	orr	r4, r6, r3
   1740c:	mov	r0, #5
   17410:	strd	r4, [r1]
   17414:	pop	{r4, r5, r6, pc}
   17418:	ldrb	r5, [r0, #5]
   1741c:	orr	r2, r3, r2, lsl #7
   17420:	orr	r3, r5, r3, lsl #14
   17424:	ands	r6, r3, #128	; 0x80
   17428:	bne	1744c <fputs@plt+0x6338>
   1742c:	ldr	r0, [pc, #188]	; 174f0 <fputs@plt+0x63dc>
   17430:	lsr	r5, r2, #18
   17434:	and	ip, r0, ip, lsl #7
   17438:	orr	r3, r3, ip
   1743c:	orr	r4, r6, r3
   17440:	mov	r0, #6
   17444:	strd	r4, [r1]
   17448:	pop	{r4, r5, r6, pc}
   1744c:	ldrb	r5, [r0, #6]
   17450:	orr	r5, r5, ip, lsl #14
   17454:	ands	r6, r5, #128	; 0x80
   17458:	bne	17484 <fputs@plt+0x6370>
   1745c:	ldr	r0, [pc, #140]	; 174f0 <fputs@plt+0x63dc>
   17460:	bic	ip, r5, #266338304	; 0xfe00000
   17464:	and	r3, r0, r3, lsl #7
   17468:	bic	ip, ip, #16256	; 0x3f80
   1746c:	orr	ip, r3, ip
   17470:	lsr	r5, r2, #11
   17474:	orr	r4, r6, ip
   17478:	mov	r0, #7
   1747c:	strd	r4, [r1]
   17480:	pop	{r4, r5, r6, pc}
   17484:	ldrb	ip, [r0, #7]
   17488:	and	lr, lr, r5
   1748c:	orr	ip, ip, r3, lsl #14
   17490:	ands	r3, ip, #128	; 0x80
   17494:	bne	174b8 <fputs@plt+0x63a4>
   17498:	bic	ip, ip, #266338304	; 0xfe00000
   1749c:	bic	ip, ip, #16256	; 0x3f80
   174a0:	orr	ip, ip, lr, lsl #7
   174a4:	lsr	r5, r2, #4
   174a8:	orr	r4, r3, ip
   174ac:	mov	r0, #8
   174b0:	strd	r4, [r1]
   174b4:	pop	{r4, r5, r6, pc}
   174b8:	ldr	r6, [pc, #52]	; 174f4 <fputs@plt+0x63e0>
   174bc:	ldrb	r0, [r0, #8]
   174c0:	and	r3, r4, #127	; 0x7f
   174c4:	and	ip, r6, ip, lsl #8
   174c8:	orr	lr, ip, lr, lsl #15
   174cc:	orr	lr, r0, lr
   174d0:	lsr	r3, r3, #3
   174d4:	mov	r4, #0
   174d8:	orr	r5, r3, r2, lsl #4
   174dc:	orr	r4, r4, lr
   174e0:	mov	r0, #9
   174e4:	strd	r4, [r1]
   174e8:	pop	{r4, r5, r6, pc}
   174ec:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   174f0:	svceq	0x00e03f80
   174f4:	svcne	0x00c07f00
   174f8:	cmp	r1, #0
   174fc:	cmpeq	r0, #7
   17500:	bls	17584 <fputs@plt+0x6470>
   17504:	cmp	r1, #0
   17508:	cmpeq	r0, #255	; 0xff
   1750c:	movhi	r3, #40	; 0x28
   17510:	bls	175c0 <fputs@plt+0x64ac>
   17514:	lsr	r2, r0, #4
   17518:	lsr	ip, r1, #4
   1751c:	orr	r2, r2, r1, lsl #28
   17520:	add	r3, r3, #40	; 0x28
   17524:	cmp	ip, #0
   17528:	cmpeq	r2, #255	; 0xff
   1752c:	mov	r0, r2
   17530:	mov	r1, ip
   17534:	sxth	r3, r3
   17538:	bhi	17514 <fputs@plt+0x6400>
   1753c:	add	r3, r3, #10
   17540:	lsrs	r1, r1, #1
   17544:	rrx	r0, r0
   17548:	uxth	r2, r3
   1754c:	cmp	r1, #0
   17550:	cmpeq	r0, #15
   17554:	sxth	r3, r2
   17558:	bhi	1753c <fputs@plt+0x6428>
   1755c:	ldr	r1, [pc, #116]	; 175d8 <fputs@plt+0x64c4>
   17560:	and	r0, r0, #7
   17564:	add	r1, pc, r1
   17568:	add	r1, r1, #320	; 0x140
   1756c:	lsl	r0, r0, #1
   17570:	sub	r3, r2, #10
   17574:	ldrh	r0, [r1, r0]
   17578:	add	r3, r0, r3
   1757c:	sxth	r0, r3
   17580:	bx	lr
   17584:	cmp	r1, #0
   17588:	cmpeq	r0, #1
   1758c:	bls	175b8 <fputs@plt+0x64a4>
   17590:	mov	r3, #40	; 0x28
   17594:	adds	r0, r0, r0
   17598:	sub	r3, r3, #10
   1759c:	adc	r1, r1, r1
   175a0:	uxth	r2, r3
   175a4:	cmp	r1, #0
   175a8:	cmpeq	r0, #7
   175ac:	sxth	r3, r2
   175b0:	bls	17594 <fputs@plt+0x6480>
   175b4:	b	1755c <fputs@plt+0x6448>
   175b8:	mov	r0, #0
   175bc:	bx	lr
   175c0:	cmp	r1, #0
   175c4:	cmpeq	r0, #15
   175c8:	movls	r2, #40	; 0x28
   175cc:	bls	1755c <fputs@plt+0x6448>
   175d0:	mov	r3, #40	; 0x28
   175d4:	b	1753c <fputs@plt+0x6428>
   175d8:	andeq	r9, r7, ip, asr r6
   175dc:	push	{r4, r5, r6, r7, r8, lr}
   175e0:	mov	r6, r0
   175e4:	ldr	r5, [r0, #12]
   175e8:	mov	r4, r1
   175ec:	cmp	r5, #0
   175f0:	mov	r7, r2
   175f4:	beq	176d8 <fputs@plt+0x65c4>
   175f8:	ldrb	r1, [r1]
   175fc:	add	lr, r4, #1
   17600:	cmp	r1, #0
   17604:	beq	176e8 <fputs@plt+0x65d4>
   17608:	ldr	r2, [pc, #224]	; 176f0 <fputs@plt+0x65dc>
   1760c:	mov	r0, #0
   17610:	add	r2, pc, r2
   17614:	add	r3, r2, r1
   17618:	ldrb	r1, [lr], #1
   1761c:	ldrb	r3, [r3, #336]	; 0x150
   17620:	cmp	r1, #0
   17624:	eor	r3, r3, r0, lsl #3
   17628:	eor	r0, r0, r3
   1762c:	bne	17614 <fputs@plt+0x6500>
   17630:	ldr	r1, [r6]
   17634:	bl	8e4f8 <fputs@plt+0x7d3e4>
   17638:	add	r3, r5, r1, lsl #3
   1763c:	ldr	r6, [r5, r1, lsl #3]
   17640:	ldr	r0, [r3, #4]
   17644:	cmp	r6, #0
   17648:	str	r1, [r7]
   1764c:	beq	176c8 <fputs@plt+0x65b4>
   17650:	ldrb	r3, [r4]
   17654:	ldr	r7, [pc, #152]	; 176f4 <fputs@plt+0x65e0>
   17658:	ldr	lr, [pc, #152]	; 176f8 <fputs@plt+0x65e4>
   1765c:	add	r7, pc, r7
   17660:	add	r3, r7, r3
   17664:	add	lr, pc, lr
   17668:	ldrb	r8, [r3, #336]	; 0x150
   1766c:	ldr	r1, [r0, #12]
   17670:	ldrb	r3, [r1]
   17674:	add	r2, r7, r3
   17678:	ldrb	r2, [r2, #336]	; 0x150
   1767c:	cmp	r2, r8
   17680:	bne	176bc <fputs@plt+0x65a8>
   17684:	cmp	r3, #0
   17688:	beq	176d4 <fputs@plt+0x65c0>
   1768c:	mov	ip, r4
   17690:	b	1769c <fputs@plt+0x6588>
   17694:	cmp	r2, #0
   17698:	beq	176d0 <fputs@plt+0x65bc>
   1769c:	ldrb	r2, [r1, #1]!
   176a0:	ldrb	r3, [ip, #1]!
   176a4:	add	r5, lr, r2
   176a8:	add	r3, lr, r3
   176ac:	ldrb	r5, [r5, #336]	; 0x150
   176b0:	ldrb	r3, [r3, #336]	; 0x150
   176b4:	cmp	r5, r3
   176b8:	beq	17694 <fputs@plt+0x6580>
   176bc:	subs	r6, r6, #1
   176c0:	ldr	r0, [r0]
   176c4:	bne	1766c <fputs@plt+0x6558>
   176c8:	mov	r0, r6
   176cc:	pop	{r4, r5, r6, r7, r8, pc}
   176d0:	pop	{r4, r5, r6, r7, r8, pc}
   176d4:	pop	{r4, r5, r6, r7, r8, pc}
   176d8:	ldr	r0, [r0, #8]
   176dc:	ldr	r6, [r6, #4]
   176e0:	mov	r1, r5
   176e4:	b	17644 <fputs@plt+0x6530>
   176e8:	mov	r0, r1
   176ec:	b	17630 <fputs@plt+0x651c>
   176f0:			; <UNDEFINED> instruction: 0x000795b0
   176f4:	andeq	r9, r7, r4, ror #10
   176f8:	andeq	r9, r7, ip, asr r5
   176fc:	mov	r0, #0
   17700:	str	r0, [r1]
   17704:	bx	lr
   17708:	ldr	r3, [pc, #44]	; 1773c <fputs@plt+0x6628>
   1770c:	push	{r4, lr}
   17710:	add	r3, pc, r3
   17714:	mov	r4, r1
   17718:	ldr	r3, [r3, #28]
   1771c:	mov	r1, #0
   17720:	ldr	r0, [r0, #24]
   17724:	blx	r3
   17728:	clz	r0, r0
   1772c:	lsr	r0, r0, #5
   17730:	str	r0, [r4]
   17734:	mov	r0, #0
   17738:	pop	{r4, pc}
   1773c:			; <UNDEFINED> instruction: 0x00092bb8
   17740:	mov	r0, #4096	; 0x1000
   17744:	bx	lr
   17748:	ldrh	r3, [r0, #18]
   1774c:	tst	r3, #16
   17750:	movne	r0, #4096	; 0x1000
   17754:	moveq	r0, #0
   17758:	bx	lr
   1775c:	bx	lr
   17760:	ldr	r0, [pc, #4]	; 1776c <fputs@plt+0x6658>
   17764:	add	r0, pc, r0
   17768:	bx	lr
   1776c:	ldrdeq	r1, [r9], -r4
   17770:	ldr	r0, [pc, #8]	; 17780 <fputs@plt+0x666c>
   17774:	add	r0, pc, r0
   17778:	add	r0, r0, #76	; 0x4c
   1777c:	bx	lr
   17780:	andeq	r1, r9, r4, asr #29
   17784:	ldr	r0, [pc, #8]	; 17794 <fputs@plt+0x6680>
   17788:	add	r0, pc, r0
   1778c:	add	r0, r0, #152	; 0x98
   17790:	bx	lr
   17794:			; <UNDEFINED> instruction: 0x00091eb0
   17798:	ldr	r3, [r0]
   1779c:	push	{r4, r5, r6, r7, r8, lr}
   177a0:	sub	r7, r1, #1
   177a4:	cmp	r7, r3
   177a8:	movcc	r4, r0
   177ac:	bcc	177dc <fputs@plt+0x66c8>
   177b0:	b	17860 <fputs@plt+0x674c>
   177b4:	bl	8e30c <fputs@plt+0x7d1f8>
   177b8:	mov	r1, r5
   177bc:	mov	r6, r0
   177c0:	mov	r0, r7
   177c4:	bl	8e4f8 <fputs@plt+0x7d3e4>
   177c8:	add	r4, r4, r6, lsl #2
   177cc:	ldr	r4, [r4, #12]
   177d0:	cmp	r4, #0
   177d4:	mov	r7, r1
   177d8:	beq	17860 <fputs@plt+0x674c>
   177dc:	ldr	r5, [r4, #8]
   177e0:	mov	r0, r7
   177e4:	subs	r1, r5, #0
   177e8:	bne	177b4 <fputs@plt+0x66a0>
   177ec:	ldr	r3, [r4]
   177f0:	cmp	r3, #4000	; 0xfa0
   177f4:	bls	17868 <fputs@plt+0x6754>
   177f8:	ldr	ip, [pc, #132]	; 17884 <fputs@plt+0x6770>
   177fc:	add	lr, r7, #1
   17800:	umull	r2, r3, ip, r7
   17804:	lsr	r3, r3, #3
   17808:	rsb	r2, r3, r3, lsl #5
   1780c:	add	r3, r3, r2, lsl #2
   17810:	sub	r3, r7, r3
   17814:	add	r2, r4, r3, lsl #2
   17818:	ldr	r0, [r2, #12]
   1781c:	cmp	r0, #0
   17820:	bne	17850 <fputs@plt+0x673c>
   17824:	pop	{r4, r5, r6, r7, r8, pc}
   17828:	add	r2, r3, #1
   1782c:	umull	r1, r3, ip, r2
   17830:	lsr	r3, r3, #3
   17834:	rsb	r1, r3, r3, lsl #5
   17838:	add	r3, r3, r1, lsl #2
   1783c:	sub	r3, r2, r3
   17840:	add	r2, r4, r3, lsl #2
   17844:	ldr	r0, [r2, #12]
   17848:	cmp	r0, #0
   1784c:	beq	17880 <fputs@plt+0x676c>
   17850:	cmp	lr, r0
   17854:	bne	17828 <fputs@plt+0x6714>
   17858:	mov	r0, #1
   1785c:	pop	{r4, r5, r6, r7, r8, pc}
   17860:	mov	r0, #0
   17864:	pop	{r4, r5, r6, r7, r8, pc}
   17868:	add	r4, r4, r7, lsr #3
   1786c:	and	r7, r7, #7
   17870:	ldrb	r0, [r4, #12]
   17874:	asr	r0, r0, r7
   17878:	and	r0, r0, #1
   1787c:	pop	{r4, r5, r6, r7, r8, pc}
   17880:	pop	{r4, r5, r6, r7, r8, pc}
   17884:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   17888:	tst	r1, #1
   1788c:	ldr	r3, [r0, #28]
   17890:	bne	178d0 <fputs@plt+0x67bc>
   17894:	tst	r1, #2
   17898:	bxeq	lr
   1789c:	ldr	r2, [r3]
   178a0:	cmp	r2, #0
   178a4:	str	r2, [r0, #32]
   178a8:	strne	r0, [r2, #36]	; 0x24
   178ac:	beq	17a10 <fputs@plt+0x68fc>
   178b0:	ldr	r2, [r3, #8]
   178b4:	str	r0, [r3]
   178b8:	cmp	r2, #0
   178bc:	bxne	lr
   178c0:	ldrh	r2, [r0, #24]
   178c4:	tst	r2, #8
   178c8:	streq	r0, [r3, #8]
   178cc:	bx	lr
   178d0:	ldr	r2, [r3, #8]
   178d4:	ldr	ip, [r0, #36]	; 0x24
   178d8:	cmp	r0, r2
   178dc:	beq	17910 <fputs@plt+0x67fc>
   178e0:	ldr	r2, [r0, #32]
   178e4:	cmp	r2, #0
   178e8:	beq	17a28 <fputs@plt+0x6914>
   178ec:	str	ip, [r2, #36]	; 0x24
   178f0:	ldr	ip, [r0, #36]	; 0x24
   178f4:	cmp	ip, #0
   178f8:	beq	17a4c <fputs@plt+0x6938>
   178fc:	str	r2, [ip, #32]
   17900:	mov	r2, #0
   17904:	str	r2, [r0, #32]
   17908:	str	r2, [r0, #36]	; 0x24
   1790c:	b	17894 <fputs@plt+0x6780>
   17910:	cmp	ip, #0
   17914:	beq	179c0 <fputs@plt+0x68ac>
   17918:	ldrh	r2, [ip, #24]
   1791c:	tst	r2, #8
   17920:	mov	r2, ip
   17924:	beq	179c4 <fputs@plt+0x68b0>
   17928:	ldr	r2, [ip, #36]	; 0x24
   1792c:	cmp	r2, #0
   17930:	beq	179c4 <fputs@plt+0x68b0>
   17934:	push	{lr}		; (str lr, [sp, #-4]!)
   17938:	b	17948 <fputs@plt+0x6834>
   1793c:	ldr	r2, [r2, #36]	; 0x24
   17940:	cmp	r2, #0
   17944:	beq	17954 <fputs@plt+0x6840>
   17948:	ldrh	lr, [r2, #24]
   1794c:	tst	lr, #8
   17950:	bne	1793c <fputs@plt+0x6828>
   17954:	str	r2, [r3, #8]
   17958:	ldr	r2, [r0, #32]
   1795c:	cmp	r2, #0
   17960:	beq	179e4 <fputs@plt+0x68d0>
   17964:	str	ip, [r2, #36]	; 0x24
   17968:	ldr	ip, [r0, #36]	; 0x24
   1796c:	cmp	ip, #0
   17970:	beq	17a08 <fputs@plt+0x68f4>
   17974:	str	r2, [ip, #32]
   17978:	tst	r1, #2
   1797c:	mov	r2, #0
   17980:	str	r2, [r0, #32]
   17984:	str	r2, [r0, #36]	; 0x24
   17988:	popeq	{pc}		; (ldreq pc, [sp], #4)
   1798c:	ldr	r2, [r3]
   17990:	cmp	r2, #0
   17994:	str	r2, [r0, #32]
   17998:	strne	r0, [r2, #36]	; 0x24
   1799c:	beq	179cc <fputs@plt+0x68b8>
   179a0:	ldr	r2, [r3, #8]
   179a4:	str	r0, [r3]
   179a8:	cmp	r2, #0
   179ac:	popne	{pc}		; (ldrne pc, [sp], #4)
   179b0:	ldrh	r2, [r0, #24]
   179b4:	tst	r2, #8
   179b8:	streq	r0, [r3, #8]
   179bc:	pop	{pc}		; (ldr pc, [sp], #4)
   179c0:	mov	r2, ip
   179c4:	str	r2, [r3, #8]
   179c8:	b	178e0 <fputs@plt+0x67cc>
   179cc:	ldrb	r2, [r3, #32]
   179d0:	str	r0, [r3, #4]
   179d4:	cmp	r2, #0
   179d8:	movne	r2, #1
   179dc:	strbne	r2, [r3, #33]	; 0x21
   179e0:	b	179a0 <fputs@plt+0x688c>
   179e4:	cmp	ip, #0
   179e8:	str	ip, [r3, #4]
   179ec:	bne	17974 <fputs@plt+0x6860>
   179f0:	ldrb	r2, [r3, #32]
   179f4:	str	ip, [r3]
   179f8:	cmp	r2, #0
   179fc:	movne	r2, #2
   17a00:	strbne	r2, [r3, #33]	; 0x21
   17a04:	b	17978 <fputs@plt+0x6864>
   17a08:	str	r2, [r3]
   17a0c:	b	17978 <fputs@plt+0x6864>
   17a10:	ldrb	r2, [r3, #32]
   17a14:	str	r0, [r3, #4]
   17a18:	cmp	r2, #0
   17a1c:	movne	r2, #1
   17a20:	strbne	r2, [r3, #33]	; 0x21
   17a24:	b	178b0 <fputs@plt+0x679c>
   17a28:	cmp	ip, #0
   17a2c:	str	ip, [r3, #4]
   17a30:	bne	178fc <fputs@plt+0x67e8>
   17a34:	ldrb	r2, [r3, #32]
   17a38:	str	ip, [r3]
   17a3c:	cmp	r2, #0
   17a40:	movne	r2, #2
   17a44:	strbne	r2, [r3, #33]	; 0x21
   17a48:	b	17900 <fputs@plt+0x67ec>
   17a4c:	str	r2, [r3]
   17a50:	b	17900 <fputs@plt+0x67ec>
   17a54:	ldrh	r2, [r0, #26]
   17a58:	ldr	ip, [r0, #28]
   17a5c:	sub	r2, r2, #1
   17a60:	ldr	r1, [ip, #12]
   17a64:	sxth	r2, r2
   17a68:	cmp	r2, #0
   17a6c:	sub	r1, r1, #1
   17a70:	str	r1, [ip, #12]
   17a74:	strh	r2, [r0, #26]
   17a78:	bxne	lr
   17a7c:	ldrh	r1, [r0, #24]
   17a80:	tst	r1, #1
   17a84:	bne	17a9c <fputs@plt+0x6988>
   17a88:	ldr	r3, [r0, #36]	; 0x24
   17a8c:	cmp	r3, #0
   17a90:	bxeq	lr
   17a94:	mov	r1, #3
   17a98:	b	17888 <fputs@plt+0x6774>
   17a9c:	ldrb	r1, [ip, #32]
   17aa0:	cmp	r1, #0
   17aa4:	bxeq	lr
   17aa8:	push	{lr}		; (str lr, [sp, #-4]!)
   17aac:	ldr	lr, [pc, #20]	; 17ac8 <fputs@plt+0x69b4>
   17ab0:	ldr	r1, [r0]
   17ab4:	add	lr, pc, lr
   17ab8:	ldr	r0, [ip, #44]	; 0x2c
   17abc:	ldr	r3, [lr, #140]	; 0x8c
   17ac0:	pop	{lr}		; (ldr lr, [sp], #4)
   17ac4:	bx	r3
   17ac8:	andeq	r2, r9, r4, asr #13
   17acc:	ldrh	r3, [r0, #24]
   17ad0:	push	{r4, lr}
   17ad4:	mov	r4, r0
   17ad8:	tst	r3, #2
   17adc:	beq	17ae8 <fputs@plt+0x69d4>
   17ae0:	mov	r1, #1
   17ae4:	bl	17888 <fputs@plt+0x6774>
   17ae8:	ldr	r2, [r4, #28]
   17aec:	ldr	r3, [pc, #36]	; 17b18 <fputs@plt+0x6a04>
   17af0:	ldr	r1, [r4]
   17af4:	ldr	ip, [r2, #12]
   17af8:	add	r3, pc, r3
   17afc:	sub	ip, ip, #1
   17b00:	ldr	r0, [r2, #44]	; 0x2c
   17b04:	str	ip, [r2, #12]
   17b08:	ldr	r3, [r3, #140]	; 0x8c
   17b0c:	mov	r2, #1
   17b10:	pop	{r4, lr}
   17b14:	bx	r3
   17b18:	andeq	r2, r9, r0, lsl #13
   17b1c:	ldrh	r3, [r0, #24]
   17b20:	tst	r3, #33	; 0x21
   17b24:	bxeq	lr
   17b28:	bic	r2, r3, #32
   17b2c:	tst	r3, #1
   17b30:	uxth	r2, r2
   17b34:	bne	17b40 <fputs@plt+0x6a2c>
   17b38:	strh	r2, [r0, #24]
   17b3c:	bx	lr
   17b40:	eor	r2, r2, #3
   17b44:	strh	r2, [r0, #24]
   17b48:	mov	r1, #2
   17b4c:	b	17888 <fputs@plt+0x6774>
   17b50:	ldr	ip, [pc, #76]	; 17ba4 <fputs@plt+0x6a90>
   17b54:	ldr	r2, [r0, #28]
   17b58:	push	{r4, r5, r6, lr}
   17b5c:	add	ip, pc, ip
   17b60:	mov	r4, r0
   17b64:	mov	r3, r1
   17b68:	mov	r5, r1
   17b6c:	ldr	r0, [r2, #44]	; 0x2c
   17b70:	ldr	r1, [r4]
   17b74:	ldr	r2, [r4, #20]
   17b78:	ldr	r6, [ip, #144]	; 0x90
   17b7c:	blx	r6
   17b80:	ldrh	r3, [r4, #24]
   17b84:	str	r5, [r4, #20]
   17b88:	and	r3, r3, #10
   17b8c:	cmp	r3, #10
   17b90:	popne	{r4, r5, r6, pc}
   17b94:	mov	r0, r4
   17b98:	mov	r1, #3
   17b9c:	pop	{r4, r5, r6, lr}
   17ba0:	b	17888 <fputs@plt+0x6774>
   17ba4:	andeq	r2, r9, ip, lsl r6
   17ba8:	sub	sp, sp, #40	; 0x28
   17bac:	mov	r3, sp
   17bb0:	b	17bd8 <fputs@plt+0x6ac4>
   17bb4:	ldr	ip, [r0, #20]
   17bb8:	ldr	r2, [r1, #20]
   17bbc:	cmp	ip, r2
   17bc0:	strcc	r0, [r3, #12]
   17bc4:	strcs	r1, [r3, #12]
   17bc8:	movcc	r3, r0
   17bcc:	movcs	r3, r1
   17bd0:	ldrcc	r0, [r0, #12]
   17bd4:	ldrcs	r1, [r1, #12]
   17bd8:	cmp	r0, #0
   17bdc:	cmpne	r1, #0
   17be0:	bne	17bb4 <fputs@plt+0x6aa0>
   17be4:	cmp	r0, #0
   17be8:	movne	r1, r0
   17bec:	str	r1, [r3, #12]
   17bf0:	ldr	r0, [sp, #12]
   17bf4:	add	sp, sp, #40	; 0x28
   17bf8:	bx	lr
   17bfc:	ldr	r0, [r0, #40]	; 0x28
   17c00:	bx	lr
   17c04:	push	{r4, r5, r6, r7, r8, lr}
   17c08:	mov	r6, r0
   17c0c:	ldr	r7, [r0, #44]	; 0x2c
   17c10:	mov	r4, r1
   17c14:	mov	r0, r2
   17c18:	mov	r1, r7
   17c1c:	mov	r8, r3
   17c20:	bl	8e4f8 <fputs@plt+0x7d3e4>
   17c24:	ldr	r5, [r6, #48]	; 0x30
   17c28:	ldr	r0, [r5, r1, lsl #2]
   17c2c:	add	r2, r5, r1, lsl #2
   17c30:	cmp	r4, r0
   17c34:	bne	17c40 <fputs@plt+0x6b2c>
   17c38:	b	17c50 <fputs@plt+0x6b3c>
   17c3c:	mov	r0, r2
   17c40:	ldr	r2, [r0, #16]
   17c44:	cmp	r4, r2
   17c48:	bne	17c3c <fputs@plt+0x6b28>
   17c4c:	add	r2, r0, #16
   17c50:	ldr	r3, [r4, #16]
   17c54:	mov	r1, r7
   17c58:	str	r3, [r2]
   17c5c:	mov	r0, r8
   17c60:	str	r8, [r4, #8]
   17c64:	bl	8e4f8 <fputs@plt+0x7d3e4>
   17c68:	ldr	r2, [r6, #32]
   17c6c:	cmp	r8, r2
   17c70:	ldr	r3, [r5, r1, lsl #2]
   17c74:	str	r3, [r4, #16]
   17c78:	str	r4, [r5, r1, lsl #2]
   17c7c:	strhi	r8, [r6, #32]
   17c80:	pop	{r4, r5, r6, r7, r8, pc}
   17c84:	push	{r4, r5, lr}
   17c88:	sub	sp, sp, #20
   17c8c:	mov	ip, sp
   17c90:	cmp	r0, #0
   17c94:	cmpne	r1, #0
   17c98:	beq	17cc8 <fputs@plt+0x6bb4>
   17c9c:	ldrd	r2, [r0]
   17ca0:	ldrd	r4, [r1]
   17ca4:	cmp	r2, r4
   17ca8:	sbcs	lr, r3, r5
   17cac:	bge	17ce0 <fputs@plt+0x6bcc>
   17cb0:	str	r0, [ip, #8]
   17cb4:	mov	ip, r0
   17cb8:	ldr	r0, [r0, #8]
   17cbc:	cmp	r0, #0
   17cc0:	cmpne	r1, #0
   17cc4:	bne	17c9c <fputs@plt+0x6b88>
   17cc8:	cmp	r0, #0
   17ccc:	moveq	r0, r1
   17cd0:	str	r0, [ip, #8]
   17cd4:	ldr	r0, [sp, #8]
   17cd8:	add	sp, sp, #20
   17cdc:	pop	{r4, r5, pc}
   17ce0:	cmp	r4, r2
   17ce4:	sbcs	r3, r5, r3
   17ce8:	strlt	r1, [ip, #8]
   17cec:	ldrge	r0, [r0, #8]
   17cf0:	movlt	ip, r1
   17cf4:	ldrlt	r1, [r1, #8]
   17cf8:	b	17c90 <fputs@plt+0x6b7c>
   17cfc:	push	{r4, r5, lr}
   17d00:	mov	r4, r0
   17d04:	ldr	r0, [r0, #12]
   17d08:	sub	sp, sp, #12
   17d0c:	cmp	r0, #0
   17d10:	mov	r5, r2
   17d14:	beq	17d4c <fputs@plt+0x6c38>
   17d18:	add	r2, sp, #4
   17d1c:	bl	17cfc <fputs@plt+0x6be8>
   17d20:	ldr	r3, [sp, #4]
   17d24:	str	r4, [r3, #8]
   17d28:	ldr	r0, [r4, #8]
   17d2c:	cmp	r0, #0
   17d30:	streq	r4, [r5]
   17d34:	beq	17d44 <fputs@plt+0x6c30>
   17d38:	mov	r2, r5
   17d3c:	add	r1, r4, #8
   17d40:	bl	17cfc <fputs@plt+0x6be8>
   17d44:	add	sp, sp, #12
   17d48:	pop	{r4, r5, pc}
   17d4c:	str	r4, [r1]
   17d50:	b	17d28 <fputs@plt+0x6c14>
   17d54:	push	{r4, r5, r6, lr}
   17d58:	ldr	r4, [r0]
   17d5c:	cmp	r4, #0
   17d60:	beq	17da8 <fputs@plt+0x6c94>
   17d64:	cmp	r1, #1
   17d68:	mov	r6, r0
   17d6c:	beq	17db0 <fputs@plt+0x6c9c>
   17d70:	sub	r5, r1, #1
   17d74:	mov	r1, r5
   17d78:	bl	17d54 <fputs@plt+0x6c40>
   17d7c:	ldr	r4, [r6]
   17d80:	cmp	r4, #0
   17d84:	moveq	r4, r0
   17d88:	beq	17da8 <fputs@plt+0x6c94>
   17d8c:	ldr	r3, [r4, #8]
   17d90:	str	r0, [r4, #12]
   17d94:	mov	r1, r5
   17d98:	str	r3, [r6]
   17d9c:	mov	r0, r6
   17da0:	bl	17d54 <fputs@plt+0x6c40>
   17da4:	str	r0, [r4, #8]
   17da8:	mov	r0, r4
   17dac:	pop	{r4, r5, r6, pc}
   17db0:	ldr	r1, [r4, #8]
   17db4:	mov	r2, #0
   17db8:	str	r1, [r0]
   17dbc:	str	r2, [r4, #8]
   17dc0:	str	r2, [r4, #12]
   17dc4:	mov	r0, r4
   17dc8:	pop	{r4, r5, r6, pc}
   17dcc:	push	{r4, r5, r6, lr}
   17dd0:	mov	r3, #0
   17dd4:	ldr	r4, [r0, #8]
   17dd8:	sub	sp, sp, #8
   17ddc:	cmp	r4, r3
   17de0:	mov	r2, r0
   17de4:	str	r3, [r0, #12]
   17de8:	str	r4, [sp, #4]
   17dec:	str	r3, [r0, #8]
   17df0:	beq	17e40 <fputs@plt+0x6d2c>
   17df4:	mov	r5, #1
   17df8:	add	r6, sp, #4
   17dfc:	b	17e04 <fputs@plt+0x6cf0>
   17e00:	mov	r4, r3
   17e04:	ldr	r3, [r4, #8]
   17e08:	str	r2, [r4, #12]
   17e0c:	mov	r1, r5
   17e10:	mov	r0, r6
   17e14:	str	r3, [sp, #4]
   17e18:	bl	17d54 <fputs@plt+0x6c40>
   17e1c:	ldr	r3, [sp, #4]
   17e20:	add	r5, r5, #1
   17e24:	cmp	r3, #0
   17e28:	mov	r2, r4
   17e2c:	str	r0, [r4, #8]
   17e30:	bne	17e00 <fputs@plt+0x6cec>
   17e34:	mov	r0, r4
   17e38:	add	sp, sp, #8
   17e3c:	pop	{r4, r5, r6, pc}
   17e40:	mov	r4, r0
   17e44:	b	17e34 <fputs@plt+0x6d20>
   17e48:	ldr	r3, [r0, #216]	; 0xd8
   17e4c:	push	{r4, r5, lr}
   17e50:	cmp	r3, #0
   17e54:	sub	sp, sp, #12
   17e58:	mov	r4, r0
   17e5c:	mov	r5, r1
   17e60:	beq	17e98 <fputs@plt+0x6d84>
   17e64:	ldrsh	r2, [r3, #40]	; 0x28
   17e68:	cmp	r2, #0
   17e6c:	blt	17e98 <fputs@plt+0x6d84>
   17e70:	ldr	r3, [r3, #72]	; 0x48
   17e74:	cmp	r3, #0
   17e78:	beq	17e98 <fputs@plt+0x6d84>
   17e7c:	ldr	r2, [r4, #164]	; 0xa4
   17e80:	mov	r0, #0
   17e84:	cmp	r3, r2
   17e88:	strhi	r3, [r4, #164]	; 0xa4
   17e8c:	str	r3, [r5]
   17e90:	add	sp, sp, #12
   17e94:	pop	{r4, r5, pc}
   17e98:	ldr	r0, [r4, #64]	; 0x40
   17e9c:	mov	ip, #0
   17ea0:	ldr	r3, [r0]
   17ea4:	str	ip, [sp]
   17ea8:	cmp	r3, ip
   17eac:	str	ip, [sp, #4]
   17eb0:	beq	17ef0 <fputs@plt+0x6ddc>
   17eb4:	ldr	r3, [r3, #24]
   17eb8:	mov	r1, sp
   17ebc:	blx	r3
   17ec0:	cmp	r0, #0
   17ec4:	bne	17e90 <fputs@plt+0x6d7c>
   17ec8:	ldrd	r0, [sp]
   17ecc:	ldr	r2, [r4, #160]	; 0xa0
   17ed0:	adds	r0, r0, r2
   17ed4:	asr	r3, r2, #31
   17ed8:	adc	r1, r1, r3
   17edc:	subs	r0, r0, #1
   17ee0:	sbc	r1, r1, #0
   17ee4:	bl	8eb10 <fputs@plt+0x7d9fc>
   17ee8:	mov	r3, r0
   17eec:	b	17e7c <fputs@plt+0x6d68>
   17ef0:	mov	r0, ip
   17ef4:	mov	r1, ip
   17ef8:	b	17ecc <fputs@plt+0x6db8>
   17efc:	ldr	ip, [r0, #64]	; 0x40
   17f00:	ldr	r1, [ip]
   17f04:	cmp	r1, #0
   17f08:	bxeq	lr
   17f0c:	ldr	r3, [r1]
   17f10:	cmp	r3, #2
   17f14:	bxle	lr
   17f18:	push	{r4, r5, lr}
   17f1c:	sub	sp, sp, #12
   17f20:	ldrd	r4, [r0, #136]	; 0x88
   17f24:	mov	r3, r0
   17f28:	add	r2, sp, #8
   17f2c:	cmp	r4, #1
   17f30:	mov	r0, ip
   17f34:	sbcs	ip, r5, #0
   17f38:	movge	ip, #1
   17f3c:	movlt	ip, #0
   17f40:	strb	ip, [r3, #23]
   17f44:	strd	r4, [r2, #-8]!
   17f48:	ldr	r3, [r1, #40]	; 0x28
   17f4c:	mov	r1, #18
   17f50:	blx	r3
   17f54:	add	sp, sp, #12
   17f58:	pop	{r4, r5, pc}
   17f5c:	ldrb	r3, [r0, #13]
   17f60:	cmp	r3, #0
   17f64:	beq	17fac <fputs@plt+0x6e98>
   17f68:	mov	r2, #0
   17f6c:	mov	r3, #1
   17f70:	cmp	r2, #0
   17f74:	strb	r3, [r0, #7]
   17f78:	mov	r3, #0
   17f7c:	strb	r3, [r0, #12]
   17f80:	strb	r3, [r0, #10]
   17f84:	orrne	r3, r3, #32
   17f88:	strb	r3, [r0, #11]
   17f8c:	ldrb	r3, [r0, #21]
   17f90:	tst	r1, #32
   17f94:	strb	r2, [r0, #8]
   17f98:	bicne	r3, r3, #1
   17f9c:	orreq	r3, r3, #1
   17fa0:	strb	r2, [r0, #9]
   17fa4:	strb	r3, [r0, #21]
   17fa8:	bx	lr
   17fac:	and	r3, r1, #7
   17fb0:	cmp	r3, #2
   17fb4:	movls	r2, #0
   17fb8:	movhi	r2, #1
   17fbc:	push	{lr}		; (str lr, [sp, #-4]!)
   17fc0:	sub	ip, r3, #4
   17fc4:	sub	lr, r3, #1
   17fc8:	clz	ip, ip
   17fcc:	clz	lr, lr
   17fd0:	lsr	ip, ip, #5
   17fd4:	lsr	lr, lr, #5
   17fd8:	cmp	r3, #1
   17fdc:	strb	lr, [r0, #7]
   17fe0:	strb	r2, [r0, #8]
   17fe4:	strb	ip, [r0, #9]
   17fe8:	beq	18048 <fputs@plt+0x6f34>
   17fec:	tst	r1, #8
   17ff0:	bne	18038 <fputs@plt+0x6f24>
   17ff4:	tst	r1, #16
   17ff8:	moveq	ip, #2
   17ffc:	moveq	r3, ip
   18000:	movne	r3, #2
   18004:	movne	ip, #3
   18008:	strbne	r3, [r0, #12]
   1800c:	strbeq	ip, [r0, #12]
   18010:	strb	ip, [r0, #10]
   18014:	cmp	r2, #0
   18018:	orrne	r3, r3, #32
   1801c:	strb	r3, [r0, #11]
   18020:	ldrb	r3, [r0, #21]
   18024:	tst	r1, #32
   18028:	bicne	r3, r3, #1
   1802c:	orreq	r3, r3, #1
   18030:	strb	r3, [r0, #21]
   18034:	pop	{pc}		; (ldr pc, [sp], #4)
   18038:	mov	r3, #3
   1803c:	strb	r3, [r0, #12]
   18040:	strb	r3, [r0, #10]
   18044:	b	18014 <fputs@plt+0x6f00>
   18048:	mov	r3, #0
   1804c:	strb	r3, [r0, #12]
   18050:	strb	r3, [r0, #10]
   18054:	b	18014 <fputs@plt+0x6f00>
   18058:	push	{r4, r5, r6, r7, r8, lr}
   1805c:	subs	r6, r3, #0
   18060:	moveq	ip, r6
   18064:	ldrne	ip, [r6]
   18068:	ldrne	r6, [r6, #4]
   1806c:	cmp	r0, #0
   18070:	add	r2, r1, r2
   18074:	ldr	lr, [sp, #24]
   18078:	beq	180a8 <fputs@plt+0x6f94>
   1807c:	ldr	r0, [r1], #8
   18080:	add	r0, r6, r0
   18084:	ldr	r3, [r1, #-4]
   18088:	add	ip, ip, r0
   1808c:	add	r3, ip, r3
   18090:	cmp	r2, r1
   18094:	add	r6, r6, r3
   18098:	bhi	1807c <fputs@plt+0x6f68>
   1809c:	str	ip, [lr]
   180a0:	str	r6, [lr, #4]
   180a4:	pop	{r4, r5, r6, r7, r8, pc}
   180a8:	ldr	r5, [r1]
   180ac:	ldr	r4, [r1, #4]
   180b0:	add	r1, r1, #8
   180b4:	lsr	r0, r5, #24
   180b8:	add	r0, r0, r5, lsl #24
   180bc:	lsl	r8, r5, #8
   180c0:	lsr	r3, r4, #24
   180c4:	add	r0, r0, r6
   180c8:	add	r3, r3, r4, lsl #24
   180cc:	lsl	r7, r4, #8
   180d0:	and	r8, r8, #16711680	; 0xff0000
   180d4:	lsr	r5, r5, #8
   180d8:	add	r3, r3, r6
   180dc:	add	r0, r0, r8
   180e0:	and	r6, r7, #16711680	; 0xff0000
   180e4:	and	r5, r5, #65280	; 0xff00
   180e8:	lsr	r4, r4, #8
   180ec:	add	r3, r3, r6
   180f0:	add	r0, r0, r5
   180f4:	and	r4, r4, #65280	; 0xff00
   180f8:	add	ip, ip, r0
   180fc:	add	r3, r3, r4
   18100:	cmp	r2, r1
   18104:	add	r6, ip, r3
   18108:	bhi	180a8 <fputs@plt+0x6f94>
   1810c:	b	1809c <fputs@plt+0x6f88>
   18110:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18114:	sub	sp, sp, #8
   18118:	ldrd	r6, [r0, #8]
   1811c:	ldrd	r4, [sp, #40]	; 0x28
   18120:	mov	r8, r0
   18124:	mov	r9, r2
   18128:	cmp	r4, r6
   1812c:	sbcs	r3, r5, r7
   18130:	mov	sl, r1
   18134:	bge	1814c <fputs@plt+0x7038>
   18138:	adds	r2, r4, r2
   1813c:	adc	r3, r5, r9, asr #31
   18140:	cmp	r2, r6
   18144:	sbcs	r3, r3, r7
   18148:	bge	18170 <fputs@plt+0x705c>
   1814c:	ldr	r0, [r8, #4]
   18150:	mov	r2, r9
   18154:	mov	r1, sl
   18158:	ldr	r3, [r0]
   1815c:	strd	r4, [sp, #40]	; 0x28
   18160:	ldr	r3, [r3, #12]
   18164:	add	sp, sp, #8
   18168:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1816c:	bx	r3
   18170:	ldr	r3, [r0, #4]
   18174:	sub	r6, r6, r4
   18178:	mov	r0, r3
   1817c:	ldr	r3, [r3]
   18180:	mov	r2, r6
   18184:	strd	r4, [sp]
   18188:	ldr	r3, [r3, #12]
   1818c:	blx	r3
   18190:	cmp	r0, #0
   18194:	beq	181a0 <fputs@plt+0x708c>
   18198:	add	sp, sp, #8
   1819c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   181a0:	ldr	r0, [r8, #4]
   181a4:	ldr	r1, [r8, #16]
   181a8:	sub	r9, r9, r6
   181ac:	ldr	r3, [r0]
   181b0:	and	r1, r1, #19
   181b4:	ldr	r3, [r3, #20]
   181b8:	blx	r3
   181bc:	adds	r3, r0, #0
   181c0:	movne	r3, #1
   181c4:	cmp	r9, #0
   181c8:	orreq	r3, r3, #1
   181cc:	cmp	r3, #0
   181d0:	bne	18198 <fputs@plt+0x7084>
   181d4:	adds	r4, r4, r6
   181d8:	adc	r5, r5, r6, asr #31
   181dc:	add	sl, sl, r6
   181e0:	b	1814c <fputs@plt+0x7038>
   181e4:	ldrb	r3, [r0, #9]
   181e8:	cmp	r3, #0
   181ec:	beq	18274 <fputs@plt+0x7160>
   181f0:	push	{lr}		; (str lr, [sp, #-4]!)
   181f4:	ldr	lr, [r0, #4]
   181f8:	ldr	r3, [lr, #76]	; 0x4c
   181fc:	cmp	r0, r3
   18200:	beq	18218 <fputs@plt+0x7104>
   18204:	ldrh	r3, [lr, #22]
   18208:	tst	r3, #32
   1820c:	beq	18218 <fputs@plt+0x7104>
   18210:	ldr	r0, [pc, #108]	; 18284 <fputs@plt+0x7170>
   18214:	pop	{pc}		; (ldr pc, [sp], #4)
   18218:	ldr	r3, [lr, #72]	; 0x48
   1821c:	cmp	r3, #0
   18220:	bne	18234 <fputs@plt+0x7120>
   18224:	b	1827c <fputs@plt+0x7168>
   18228:	ldr	r3, [r3, #12]
   1822c:	cmp	r3, #0
   18230:	beq	1827c <fputs@plt+0x7168>
   18234:	ldr	ip, [r3]
   18238:	cmp	r0, ip
   1823c:	beq	18228 <fputs@plt+0x7114>
   18240:	ldr	ip, [r3, #4]
   18244:	cmp	ip, r1
   18248:	bne	18228 <fputs@plt+0x7114>
   1824c:	ldrb	ip, [r3, #8]
   18250:	cmp	ip, r2
   18254:	beq	18228 <fputs@plt+0x7114>
   18258:	cmp	r2, #2
   1825c:	bne	18210 <fputs@plt+0x70fc>
   18260:	ldrh	r3, [lr, #22]
   18264:	ldr	r0, [pc, #24]	; 18284 <fputs@plt+0x7170>
   18268:	orr	r3, r3, #64	; 0x40
   1826c:	strh	r3, [lr, #22]
   18270:	pop	{pc}		; (ldr pc, [sp], #4)
   18274:	mov	r0, r3
   18278:	bx	lr
   1827c:	mov	r0, r3
   18280:	pop	{pc}		; (ldr pc, [sp], #4)
   18284:	andeq	r0, r0, r6, lsl #2
   18288:	push	{r4, lr}
   1828c:	add	r0, r1, #4
   18290:	mov	r1, r2
   18294:	mov	r4, r2
   18298:	bl	17348 <fputs@plt+0x6234>
   1829c:	mov	r3, #0
   182a0:	str	r3, [r4, #12]
   182a4:	strh	r3, [r4, #16]
   182a8:	str	r3, [r4, #8]
   182ac:	add	r0, r0, #4
   182b0:	strh	r0, [r4, #18]
   182b4:	pop	{r4, pc}
   182b8:	push	{r4, r5, r6, r7, r8, lr}
   182bc:	ldrb	r3, [r0, #6]
   182c0:	add	r2, r1, r3
   182c4:	ldrb	lr, [r1, r3]
   182c8:	cmp	lr, #127	; 0x7f
   182cc:	bls	182fc <fputs@plt+0x71e8>
   182d0:	and	lr, lr, #127	; 0x7f
   182d4:	add	r4, r2, #8
   182d8:	ldrb	r3, [r2, #1]!
   182dc:	and	ip, r3, #127	; 0x7f
   182e0:	lsr	r3, r3, #7
   182e4:	cmp	r4, r2
   182e8:	movls	r3, #0
   182ec:	andhi	r3, r3, #1
   182f0:	cmp	r3, #0
   182f4:	orr	lr, ip, lr, lsl #7
   182f8:	bne	182d8 <fputs@plt+0x71c4>
   182fc:	ldrb	r3, [r0, #2]
   18300:	add	r4, r2, #1
   18304:	cmp	r3, #0
   18308:	beq	18328 <fputs@plt+0x7214>
   1830c:	add	r2, r2, #10
   18310:	ldrb	ip, [r4], #1
   18314:	cmp	r2, r4
   18318:	movls	r3, #0
   1831c:	movhi	r3, #1
   18320:	ands	r3, r3, ip, lsr #7
   18324:	bne	18310 <fputs@plt+0x71fc>
   18328:	ldrh	r6, [r0, #10]
   1832c:	cmp	lr, r6
   18330:	bhi	1834c <fputs@plt+0x7238>
   18334:	sub	r4, r4, r1
   18338:	add	r0, r4, lr
   1833c:	cmp	r0, #4
   18340:	movcc	r0, #4
   18344:	uxth	r0, r0
   18348:	pop	{r4, r5, r6, r7, r8, pc}
   1834c:	ldr	r3, [r0, #52]	; 0x34
   18350:	ldrh	r7, [r0, #12]
   18354:	mov	r5, r1
   18358:	ldr	r1, [r3, #36]	; 0x24
   1835c:	sub	r0, lr, r7
   18360:	sub	r1, r1, #4
   18364:	bl	8e4f8 <fputs@plt+0x7d3e4>
   18368:	sub	r0, r4, r5
   1836c:	uxth	r0, r0
   18370:	add	r0, r0, #4
   18374:	add	r1, r7, r1
   18378:	cmp	r6, r1
   1837c:	movcc	r1, r7
   18380:	add	r0, r0, r1
   18384:	uxth	r0, r0
   18388:	pop	{r4, r5, r6, r7, r8, pc}
   1838c:	add	r0, r1, #4
   18390:	add	ip, r1, #13
   18394:	ldrb	r2, [r0], #1
   18398:	cmp	ip, r0
   1839c:	movls	r3, #0
   183a0:	movhi	r3, #1
   183a4:	ands	r3, r3, r2, lsr #7
   183a8:	bne	18394 <fputs@plt+0x7280>
   183ac:	sub	r0, r0, r1
   183b0:	uxth	r0, r0
   183b4:	bx	lr
   183b8:	ldr	r2, [r0, #4]
   183bc:	ldr	ip, [r0]
   183c0:	ldr	r3, [pc, #84]	; 1841c <fputs@plt+0x7308>
   183c4:	ldr	r0, [r2]
   183c8:	add	r3, pc, r3
   183cc:	cmp	r1, #0
   183d0:	ldr	r0, [r0, #212]	; 0xd4
   183d4:	push	{r4, r5, r6, lr}
   183d8:	str	ip, [r2, #4]
   183dc:	ldr	r4, [r3, #128]	; 0x80
   183e0:	str	r1, [r0, #16]
   183e4:	ldr	r5, [r0, #44]	; 0x2c
   183e8:	bge	1840c <fputs@plt+0x72f8>
   183ec:	ldr	r3, [r0, #28]
   183f0:	ldr	r2, [r0, #24]
   183f4:	ldr	r0, [pc, #36]	; 18420 <fputs@plt+0x730c>
   183f8:	add	r2, r2, r3
   183fc:	smull	r0, r1, r1, r0
   18400:	asr	r3, r2, #31
   18404:	bl	8eb10 <fputs@plt+0x7d9fc>
   18408:	mov	r1, r0
   1840c:	mov	r0, r5
   18410:	blx	r4
   18414:	mov	r0, #0
   18418:	pop	{r4, r5, r6, pc}
   1841c:			; <UNDEFINED> instruction: 0x00091db0
   18420:			; <UNDEFINED> instruction: 0xfffffc00
   18424:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18428:	cmp	r1, #1
   1842c:	ldr	r3, [pc, #248]	; 1852c <fputs@plt+0x7418>
   18430:	ldr	r6, [r0, #36]	; 0x24
   18434:	mov	r9, r0
   18438:	mov	r8, r1
   1843c:	umull	r3, r6, r3, r6
   18440:	mov	r4, r2
   18444:	lsr	r6, r6, #2
   18448:	sub	r7, r2, r1
   1844c:	bls	184ec <fputs@plt+0x73d8>
   18450:	add	r5, r6, #1
   18454:	mov	r1, r5
   18458:	sub	r0, r8, #2
   1845c:	bl	8e30c <fputs@plt+0x7d1f8>
   18460:	ldr	r3, [pc, #200]	; 18530 <fputs@plt+0x741c>
   18464:	ldr	r1, [r9, #32]
   18468:	add	r3, pc, r3
   1846c:	mul	r9, r5, r0
   18470:	ldr	r0, [r3, #272]	; 0x110
   18474:	bl	8e30c <fputs@plt+0x7d1f8>
   18478:	add	sl, r9, #2
   1847c:	add	r5, r0, #1
   18480:	cmp	sl, r5
   18484:	addeq	sl, r9, #3
   18488:	add	r0, r6, r7
   1848c:	mov	r1, r6
   18490:	add	r0, r0, sl
   18494:	bl	8e30c <fputs@plt+0x7d1f8>
   18498:	sub	r4, r8, r4
   1849c:	cmp	r8, r5
   184a0:	movls	r1, #0
   184a4:	movhi	r1, #1
   184a8:	add	r7, r6, #1
   184ac:	mov	r6, #0
   184b0:	sub	r4, r4, r0
   184b4:	cmp	r4, r5
   184b8:	movcs	r1, #0
   184bc:	cmp	r1, #0
   184c0:	subne	r4, r4, #1
   184c4:	b	184cc <fputs@plt+0x73b8>
   184c8:	sub	r4, r4, #1
   184cc:	cmp	r4, #1
   184d0:	mov	r3, r6
   184d4:	bhi	1850c <fputs@plt+0x73f8>
   184d8:	cmp	r4, r3
   184dc:	cmpne	r4, r5
   184e0:	beq	184c8 <fputs@plt+0x73b4>
   184e4:	mov	r0, r4
   184e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   184ec:	ldr	r3, [pc, #64]	; 18534 <fputs@plt+0x7420>
   184f0:	ldr	r1, [r0, #32]
   184f4:	add	r3, pc, r3
   184f8:	mov	sl, #0
   184fc:	ldr	r0, [r3, #272]	; 0x110
   18500:	bl	8e30c <fputs@plt+0x7d1f8>
   18504:	add	r5, r0, #1
   18508:	b	18488 <fputs@plt+0x7374>
   1850c:	mov	r1, r7
   18510:	sub	r0, r4, #2
   18514:	bl	8e30c <fputs@plt+0x7d1f8>
   18518:	mul	r0, r7, r0
   1851c:	add	r3, r0, #2
   18520:	cmp	r3, r5
   18524:	addeq	r3, r0, #3
   18528:	b	184d8 <fputs@plt+0x73c4>
   1852c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   18530:	andeq	r1, r9, r0, lsl sp
   18534:	andeq	r1, r9, r4, lsl #25
   18538:	ldr	r2, [r0, #8]
   1853c:	ldr	r3, [r0, #4]
   18540:	push	{r4, r5, r6, lr}
   18544:	mov	r5, r0
   18548:	mov	r4, r1
   1854c:	mov	r0, r3
   18550:	ldr	r1, [r2, r1, lsl #2]
   18554:	ldr	r3, [r3, #76]	; 0x4c
   18558:	ldr	r6, [r5, #12]
   1855c:	blx	r3
   18560:	ldr	r3, [r5, #12]
   18564:	lsl	r4, r4, #1
   18568:	strh	r0, [r6, r4]
   1856c:	ldrh	r0, [r3, r4]
   18570:	pop	{r4, r5, r6, pc}
   18574:	push	{r4, lr}
   18578:	ldr	lr, [r0]
   1857c:	add	lr, lr, #1
   18580:	str	lr, [r0]
   18584:	lsrs	r3, lr, #1
   18588:	str	r1, [r0, lr, lsl #2]
   1858c:	add	lr, r0, lr, lsl #2
   18590:	popeq	{r4, pc}
   18594:	ldr	ip, [r0, r3, lsl #2]
   18598:	add	r4, r0, r3, lsl #2
   1859c:	cmp	r1, ip
   185a0:	popcs	{r4, pc}
   185a4:	lsrs	r2, r3, #1
   185a8:	str	r1, [r4]
   185ac:	str	ip, [lr]
   185b0:	popeq	{r4, pc}
   185b4:	ldr	r1, [r0, r3, lsl #2]
   185b8:	ldr	ip, [r0, r2, lsl #2]
   185bc:	add	lr, r0, r3, lsl #2
   185c0:	cmp	ip, r1
   185c4:	add	r4, r0, r2, lsl #2
   185c8:	mov	r3, r2
   185cc:	bhi	185a4 <fputs@plt+0x7490>
   185d0:	pop	{r4, pc}
   185d4:	push	{r4, r5, r6, r7, lr}
   185d8:	vpush	{d8}
   185dc:	ldr	r2, [r0, #12]
   185e0:	mov	r4, r0
   185e4:	mov	r6, r1
   185e8:	ldrb	r5, [r0, #10]
   185ec:	sub	sp, sp, #20
   185f0:	ldr	r0, [r0, #16]
   185f4:	mov	r3, r5
   185f8:	mov	r1, sp
   185fc:	bl	1654c <fputs@plt+0x5438>
   18600:	cmp	r0, #0
   18604:	bne	18614 <fputs@plt+0x7500>
   18608:	add	sp, sp, #20
   1860c:	vpop	{d8}
   18610:	pop	{r4, r5, r6, r7, pc}
   18614:	mov	r3, r5
   18618:	ldr	r2, [r4, #12]
   1861c:	add	r1, sp, #8
   18620:	ldr	r0, [r4, #16]
   18624:	bl	16dd4 <fputs@plt+0x5cc0>
   18628:	cmp	r0, #0
   1862c:	beq	186bc <fputs@plt+0x75a8>
   18630:	ldrh	r5, [r4, #8]
   18634:	vldr	d8, [sp]
   18638:	cmp	r6, #0
   1863c:	orr	r5, r5, #8
   18640:	strh	r5, [r4, #8]
   18644:	vstr	d8, [r4]
   18648:	beq	18608 <fputs@plt+0x74f4>
   1864c:	vldr	d7, [pc, #140]	; 186e0 <fputs@plt+0x75cc>
   18650:	vcmpe.f64	d8, d7
   18654:	vmrs	APSR_nzcv, fpscr
   18658:	bls	18608 <fputs@plt+0x74f4>
   1865c:	vldr	d7, [pc, #132]	; 186e8 <fputs@plt+0x75d4>
   18660:	vcmpe.f64	d8, d7
   18664:	vmrs	APSR_nzcv, fpscr
   18668:	bge	18608 <fputs@plt+0x74f4>
   1866c:	vmov	r0, r1, d8
   18670:	bl	8ec30 <fputs@plt+0x7db1c>
   18674:	mov	r6, r0
   18678:	mov	r7, r1
   1867c:	bl	8eab0 <fputs@plt+0x7d99c>
   18680:	vmov	d7, r0, r1
   18684:	vcmp.f64	d8, d7
   18688:	vmrs	APSR_nzcv, fpscr
   1868c:	bne	18608 <fputs@plt+0x74f4>
   18690:	subs	r0, r6, #1
   18694:	sbc	r1, r7, #-2147483648	; 0x80000000
   18698:	mvn	r3, #0
   1869c:	cmp	r1, r3
   186a0:	mvn	r2, #2
   186a4:	cmpeq	r0, r2
   186a8:	andls	r5, r5, #15872	; 0x3e00
   186ac:	orrls	r5, r5, #4
   186b0:	strhls	r5, [r4, #8]
   186b4:	strdls	r6, [r4]
   186b8:	b	18608 <fputs@plt+0x74f4>
   186bc:	ldrh	r3, [r4, #8]
   186c0:	ldrd	r0, [sp, #8]
   186c4:	orr	r3, r3, #4
   186c8:	strh	r3, [r4, #8]
   186cc:	strd	r0, [r4]
   186d0:	add	sp, sp, #20
   186d4:	vpop	{d8}
   186d8:	pop	{r4, r5, r6, r7, pc}
   186dc:	nop			; (mov r0, r0)
   186e0:	andeq	r0, r0, r0
   186e4:	mvngt	r0, #0
   186e8:	andeq	r0, r0, r0
   186ec:	mvnmi	r0, #0
   186f0:	push	{r4, lr}
   186f4:	mov	r1, r0
   186f8:	ldrb	r3, [r0, #10]
   186fc:	ldr	r2, [r0, #12]
   18700:	mov	r4, r0
   18704:	ldr	r0, [r0, #16]
   18708:	bl	1654c <fputs@plt+0x5438>
   1870c:	cmp	r0, #0
   18710:	popeq	{r4, pc}
   18714:	ldrb	r3, [r4, #10]
   18718:	ldr	r2, [r4, #12]
   1871c:	mov	r1, r4
   18720:	ldr	r0, [r4, #16]
   18724:	bl	16dd4 <fputs@plt+0x5cc0>
   18728:	cmp	r0, #0
   1872c:	moveq	r0, #4
   18730:	movne	r0, #8
   18734:	pop	{r4, pc}
   18738:	push	{r4, r5, lr}
   1873c:	sub	sp, sp, #28
   18740:	ldr	r4, [r0, #140]	; 0x8c
   18744:	strd	r2, [sp, #8]
   18748:	cmp	r4, r2
   1874c:	asr	r5, r4, #31
   18750:	sbcs	r0, r5, r3
   18754:	blt	18768 <fputs@plt+0x7654>
   18758:	ldr	r3, [r1]
   1875c:	ldr	r2, [r3]
   18760:	cmp	r2, #2
   18764:	bgt	18770 <fputs@plt+0x765c>
   18768:	add	sp, sp, #28
   1876c:	pop	{r4, r5, pc}
   18770:	add	r2, sp, #24
   18774:	mov	r4, r1
   18778:	mov	r0, #4096	; 0x1000
   1877c:	mov	r1, #0
   18780:	str	r0, [r2, #-4]!
   18784:	str	r1, [sp, #16]
   18788:	ldr	r3, [r3, #40]	; 0x28
   1878c:	mov	r1, #6
   18790:	mov	r0, r4
   18794:	blx	r3
   18798:	ldr	r3, [r4]
   1879c:	add	r2, sp, #8
   187a0:	mov	r1, #5
   187a4:	ldr	r3, [r3, #40]	; 0x28
   187a8:	mov	r0, r4
   187ac:	blx	r3
   187b0:	ldr	r1, [r4]
   187b4:	ldr	r3, [sp, #8]
   187b8:	mov	r2, #0
   187bc:	str	r3, [sp]
   187c0:	add	r3, sp, #16
   187c4:	str	r3, [sp, #4]
   187c8:	mov	r0, r4
   187cc:	mov	r3, #0
   187d0:	ldr	r1, [r1, #68]	; 0x44
   187d4:	blx	r1
   187d8:	ldr	r1, [r4]
   187dc:	ldr	r3, [sp, #16]
   187e0:	mov	r0, r4
   187e4:	str	r3, [sp]
   187e8:	mov	r2, #0
   187ec:	mov	r3, #0
   187f0:	ldr	r1, [r1, #72]	; 0x48
   187f4:	blx	r1
   187f8:	add	sp, sp, #28
   187fc:	pop	{r4, r5, pc}
   18800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18804:	sub	sp, sp, #20
   18808:	mov	r8, #0
   1880c:	mov	r6, r0
   18810:	mov	r5, r1
   18814:	mov	r4, r2
   18818:	mov	sl, r3
   1881c:	str	r8, [sp, #8]
   18820:	str	r8, [sp, #12]
   18824:	add	r7, sp, #8
   18828:	add	r9, sp, #12
   1882c:	b	18864 <fputs@plt+0x7750>
   18830:	ldr	lr, [ip], #8
   18834:	ldr	r3, [r2], #8
   18838:	stm	sp, {ip, lr}
   1883c:	ldr	fp, [r6, #32]
   18840:	blx	fp
   18844:	cmp	r0, #0
   18848:	strgt	r4, [r7]
   1884c:	strle	r5, [r7]
   18850:	addgt	r7, r4, #4
   18854:	addle	r7, r5, #4
   18858:	ldrgt	r4, [r4, #4]
   1885c:	ldrle	r5, [r5, #4]
   18860:	strgt	r8, [sp, #12]
   18864:	cmp	r5, #0
   18868:	cmpne	r4, #0
   1886c:	mov	r2, r5
   18870:	mov	ip, r4
   18874:	mov	r1, r9
   18878:	mov	r0, r6
   1887c:	bne	18830 <fputs@plt+0x771c>
   18880:	cmp	r5, #0
   18884:	moveq	r5, r4
   18888:	str	r5, [r7]
   1888c:	ldr	r3, [sp, #8]
   18890:	str	r3, [sl]
   18894:	add	sp, sp, #20
   18898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1889c:	mov	r0, #0
   188a0:	bx	lr
   188a4:	ldrd	r2, [r0, #24]
   188a8:	mov	r0, #0
   188ac:	strd	r2, [r1]
   188b0:	bx	lr
   188b4:	ldrb	r3, [r1]
   188b8:	cmp	r3, #153	; 0x99
   188bc:	ldrbeq	r3, [r1, #38]	; 0x26
   188c0:	ldreq	r2, [r0, #24]
   188c4:	mov	r0, #0
   188c8:	addeq	r3, r3, r2
   188cc:	strbeq	r3, [r1, #38]	; 0x26
   188d0:	bx	lr
   188d4:	cmp	r0, #0
   188d8:	beq	18a5c <fputs@plt+0x7948>
   188dc:	push	{r4, r5, r6, lr}
   188e0:	ldr	r3, [r0, #32]
   188e4:	cmp	r3, #0
   188e8:	beq	188fc <fputs@plt+0x77e8>
   188ec:	ldr	r3, [r3, #24]
   188f0:	ldr	r2, [r1]
   188f4:	cmp	r3, r2
   188f8:	strgt	r3, [r1]
   188fc:	ldr	r3, [r0, #40]	; 0x28
   18900:	cmp	r3, #0
   18904:	beq	18918 <fputs@plt+0x7804>
   18908:	ldr	r3, [r3, #24]
   1890c:	ldr	r2, [r1]
   18910:	cmp	r3, r2
   18914:	strgt	r3, [r1]
   18918:	ldr	r3, [r0, #56]	; 0x38
   1891c:	cmp	r3, #0
   18920:	beq	18934 <fputs@plt+0x7820>
   18924:	ldr	r3, [r3, #24]
   18928:	ldr	r2, [r1]
   1892c:	cmp	r3, r2
   18930:	strgt	r3, [r1]
   18934:	ldr	r3, [r0, #60]	; 0x3c
   18938:	cmp	r3, #0
   1893c:	beq	18950 <fputs@plt+0x783c>
   18940:	ldr	r3, [r3, #24]
   18944:	ldr	r2, [r1]
   18948:	cmp	r3, r2
   1894c:	strgt	r3, [r1]
   18950:	ldr	r6, [r0]
   18954:	cmp	r6, #0
   18958:	beq	189a4 <fputs@plt+0x7890>
   1895c:	ldr	r4, [r6]
   18960:	cmp	r4, #0
   18964:	ble	189a4 <fputs@plt+0x7890>
   18968:	mov	r3, #0
   1896c:	ldr	r5, [r6, #4]
   18970:	mov	r2, r3
   18974:	ldr	ip, [r5, r3]
   18978:	add	r2, r2, #1
   1897c:	cmp	ip, #0
   18980:	beq	18998 <fputs@plt+0x7884>
   18984:	ldr	ip, [ip, #24]
   18988:	ldr	lr, [r1]
   1898c:	cmp	ip, lr
   18990:	strgt	ip, [r1]
   18994:	ldrgt	r4, [r6]
   18998:	cmp	r2, r4
   1899c:	add	r3, r3, #20
   189a0:	blt	18974 <fputs@plt+0x7860>
   189a4:	ldr	r6, [r0, #36]	; 0x24
   189a8:	cmp	r6, #0
   189ac:	beq	189f8 <fputs@plt+0x78e4>
   189b0:	ldr	r4, [r6]
   189b4:	cmp	r4, #0
   189b8:	ble	189f8 <fputs@plt+0x78e4>
   189bc:	mov	r3, #0
   189c0:	ldr	r5, [r6, #4]
   189c4:	mov	r2, r3
   189c8:	ldr	ip, [r5, r3]
   189cc:	add	r2, r2, #1
   189d0:	cmp	ip, #0
   189d4:	beq	189ec <fputs@plt+0x78d8>
   189d8:	ldr	ip, [ip, #24]
   189dc:	ldr	lr, [r1]
   189e0:	cmp	ip, lr
   189e4:	strgt	ip, [r1]
   189e8:	ldrgt	r4, [r6]
   189ec:	cmp	r2, r4
   189f0:	add	r3, r3, #20
   189f4:	blt	189c8 <fputs@plt+0x78b4>
   189f8:	ldr	r6, [r0, #44]	; 0x2c
   189fc:	cmp	r6, #0
   18a00:	beq	18a4c <fputs@plt+0x7938>
   18a04:	ldr	r4, [r6]
   18a08:	cmp	r4, #0
   18a0c:	ble	18a4c <fputs@plt+0x7938>
   18a10:	mov	r3, #0
   18a14:	ldr	r5, [r6, #4]
   18a18:	mov	r2, r3
   18a1c:	ldr	ip, [r5, r3]
   18a20:	add	r2, r2, #1
   18a24:	cmp	ip, #0
   18a28:	beq	18a40 <fputs@plt+0x792c>
   18a2c:	ldr	ip, [ip, #24]
   18a30:	ldr	lr, [r1]
   18a34:	cmp	ip, lr
   18a38:	strgt	ip, [r1]
   18a3c:	ldrgt	r4, [r6]
   18a40:	cmp	r2, r4
   18a44:	add	r3, r3, #20
   18a48:	blt	18a1c <fputs@plt+0x7908>
   18a4c:	ldr	r0, [r0, #48]	; 0x30
   18a50:	cmp	r0, #0
   18a54:	bne	188e0 <fputs@plt+0x77cc>
   18a58:	pop	{r4, r5, r6, pc}
   18a5c:	bx	lr
   18a60:	ldr	r3, [r0, #12]
   18a64:	push	{r4, r5, lr}
   18a68:	mov	r2, #0
   18a6c:	sub	sp, sp, #12
   18a70:	cmp	r3, r2
   18a74:	mov	r4, r0
   18a78:	str	r2, [sp, #4]
   18a7c:	beq	18a8c <fputs@plt+0x7978>
   18a80:	ldr	r3, [r3, #24]
   18a84:	cmp	r3, r2
   18a88:	strgt	r3, [sp, #4]
   18a8c:	ldr	r3, [r4, #16]
   18a90:	cmp	r3, #0
   18a94:	beq	18aa8 <fputs@plt+0x7994>
   18a98:	ldr	r3, [r3, #24]
   18a9c:	ldr	r2, [sp, #4]
   18aa0:	cmp	r3, r2
   18aa4:	strgt	r3, [sp, #4]
   18aa8:	ldr	r5, [r4, #4]
   18aac:	ands	r0, r5, #2048	; 0x800
   18ab0:	bne	18b50 <fputs@plt+0x7a3c>
   18ab4:	ldr	r3, [r4, #20]
   18ab8:	cmp	r3, #0
   18abc:	ldreq	r1, [sp, #4]
   18ac0:	beq	18b40 <fputs@plt+0x7a2c>
   18ac4:	ldr	lr, [r3]
   18ac8:	cmp	lr, #0
   18acc:	ldrle	r1, [sp, #4]
   18ad0:	ble	18b38 <fputs@plt+0x7a24>
   18ad4:	add	lr, lr, lr, lsl #2
   18ad8:	ldr	r1, [sp, #4]
   18adc:	ldr	ip, [r3, #4]
   18ae0:	lsl	lr, lr, #2
   18ae4:	mov	r3, r0
   18ae8:	ldr	r2, [ip, r3]
   18aec:	add	r3, r3, #20
   18af0:	cmp	r2, #0
   18af4:	beq	18b04 <fputs@plt+0x79f0>
   18af8:	ldr	r2, [r2, #24]
   18afc:	cmp	r1, r2
   18b00:	movlt	r1, r2
   18b04:	cmp	lr, r3
   18b08:	bne	18ae8 <fputs@plt+0x79d4>
   18b0c:	mov	r2, #0
   18b10:	ldr	lr, [ip, r2]
   18b14:	add	r2, r2, #20
   18b18:	cmp	r2, r3
   18b1c:	ldr	lr, [lr, #4]
   18b20:	orr	r0, r0, lr
   18b24:	bne	18b10 <fputs@plt+0x79fc>
   18b28:	bic	r0, r0, #-16777216	; 0xff000000
   18b2c:	bic	r0, r0, #14614528	; 0xdf0000
   18b30:	bic	r0, r0, #65024	; 0xfe00
   18b34:	bic	r0, r0, #255	; 0xff
   18b38:	orr	r0, r5, r0
   18b3c:	str	r0, [r4, #4]
   18b40:	add	r1, r1, #1
   18b44:	str	r1, [r4, #24]
   18b48:	add	sp, sp, #12
   18b4c:	pop	{r4, r5, pc}
   18b50:	add	r1, sp, #4
   18b54:	ldr	r0, [r4, #20]
   18b58:	bl	188d4 <fputs@plt+0x77c0>
   18b5c:	ldr	r1, [sp, #4]
   18b60:	add	r1, r1, #1
   18b64:	str	r1, [r4, #24]
   18b68:	add	sp, sp, #12
   18b6c:	pop	{r4, r5, pc}
   18b70:	mov	r3, #0
   18b74:	strb	r3, [r0, #20]
   18b78:	mov	r0, #2
   18b7c:	bx	lr
   18b80:	ldrb	r2, [r0]
   18b84:	add	r3, r2, #101	; 0x65
   18b88:	uxtb	r3, r3
   18b8c:	cmp	r3, #1
   18b90:	ldrls	r0, [r0, #12]
   18b94:	bls	18b80 <fputs@plt+0x7a6c>
   18b98:	cmp	r2, #157	; 0x9d
   18b9c:	ldrbeq	r2, [r0, #38]	; 0x26
   18ba0:	cmp	r2, #134	; 0x86
   18ba4:	bls	18be4 <fputs@plt+0x7ad0>
   18ba8:	cmp	r2, #152	; 0x98
   18bac:	bne	18bfc <fputs@plt+0x7ae8>
   18bb0:	ldr	r3, [r0, #4]
   18bb4:	ands	r3, r3, #1048576	; 0x100000
   18bb8:	bne	18bfc <fputs@plt+0x7ae8>
   18bbc:	ldrsh	r2, [r0, #32]
   18bc0:	cmp	r2, #0
   18bc4:	blt	18bf4 <fputs@plt+0x7ae0>
   18bc8:	ldr	r3, [r0, #44]	; 0x2c
   18bcc:	ldr	r3, [r3, #4]
   18bd0:	add	r3, r3, r2, lsl #4
   18bd4:	ldrb	r0, [r3, #12]
   18bd8:	clz	r0, r0
   18bdc:	lsr	r0, r0, #5
   18be0:	bx	lr
   18be4:	cmp	r2, #132	; 0x84
   18be8:	bcs	18bf4 <fputs@plt+0x7ae0>
   18bec:	cmp	r2, #97	; 0x61
   18bf0:	bne	18bfc <fputs@plt+0x7ae8>
   18bf4:	mov	r0, #0
   18bf8:	bx	lr
   18bfc:	mov	r0, #1
   18c00:	bx	lr
   18c04:	cmp	r1, #65	; 0x41
   18c08:	bne	18c14 <fputs@plt+0x7b00>
   18c0c:	b	18c84 <fputs@plt+0x7b70>
   18c10:	ldr	r0, [r0, #12]
   18c14:	ldrb	r2, [r0]
   18c18:	add	r3, r2, #101	; 0x65
   18c1c:	uxtb	r3, r3
   18c20:	cmp	r3, #1
   18c24:	bls	18c10 <fputs@plt+0x7afc>
   18c28:	cmp	r2, #157	; 0x9d
   18c2c:	ldrbeq	r2, [r0, #38]	; 0x26
   18c30:	cmp	r2, #133	; 0x85
   18c34:	beq	18c9c <fputs@plt+0x7b88>
   18c38:	bhi	18c60 <fputs@plt+0x7b4c>
   18c3c:	cmp	r2, #97	; 0x61
   18c40:	beq	18c8c <fputs@plt+0x7b78>
   18c44:	cmp	r2, #132	; 0x84
   18c48:	bne	18c7c <fputs@plt+0x7b68>
   18c4c:	sub	r1, r1, #67	; 0x43
   18c50:	cmp	r1, #1
   18c54:	movhi	r0, #0
   18c58:	movls	r0, #1
   18c5c:	bx	lr
   18c60:	cmp	r2, #134	; 0x86
   18c64:	beq	18c84 <fputs@plt+0x7b70>
   18c68:	cmp	r2, #152	; 0x98
   18c6c:	bne	18c7c <fputs@plt+0x7b68>
   18c70:	ldrsh	r3, [r0, #32]
   18c74:	cmp	r3, #0
   18c78:	blt	18c4c <fputs@plt+0x7b38>
   18c7c:	mov	r0, #0
   18c80:	bx	lr
   18c84:	mov	r0, #1
   18c88:	bx	lr
   18c8c:	sub	r0, r1, #66	; 0x42
   18c90:	clz	r0, r0
   18c94:	lsr	r0, r0, #5
   18c98:	bx	lr
   18c9c:	sub	r1, r1, #67	; 0x43
   18ca0:	tst	r1, #253	; 0xfd
   18ca4:	moveq	r0, #1
   18ca8:	movne	r0, #0
   18cac:	bx	lr
   18cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18cb4:	sub	sp, sp, #12
   18cb8:	ldr	lr, [r0, #20]
   18cbc:	cmp	lr, #0
   18cc0:	ble	18d6c <fputs@plt+0x7c58>
   18cc4:	ldr	r7, [pc, #272]	; 18ddc <fputs@plt+0x7cc8>
   18cc8:	ldr	r4, [pc, #272]	; 18de0 <fputs@plt+0x7ccc>
   18ccc:	mov	r6, r2
   18cd0:	mov	r8, r1
   18cd4:	mov	sl, r0
   18cd8:	add	r7, pc, r7
   18cdc:	add	r4, pc, r4
   18ce0:	mov	r5, #0
   18ce4:	add	r9, sp, #4
   18ce8:	cmp	r5, #1
   18cec:	eorle	r3, r5, #1
   18cf0:	movgt	r3, r5
   18cf4:	cmp	r6, #0
   18cf8:	beq	18db4 <fputs@plt+0x7ca0>
   18cfc:	ldr	r2, [sl, #16]
   18d00:	ldrb	r1, [r6]
   18d04:	add	fp, r2, r3, lsl #4
   18d08:	ldr	r2, [r2, r3, lsl #4]
   18d0c:	add	r0, r7, r1
   18d10:	ldrb	r3, [r2]
   18d14:	ldrb	r0, [r0, #336]	; 0x150
   18d18:	add	r3, r7, r3
   18d1c:	ldrb	r3, [r3, #336]	; 0x150
   18d20:	cmp	r0, r3
   18d24:	bne	18d60 <fputs@plt+0x7c4c>
   18d28:	cmp	r1, #0
   18d2c:	beq	18d78 <fputs@plt+0x7c64>
   18d30:	mov	r1, r6
   18d34:	b	18d40 <fputs@plt+0x7c2c>
   18d38:	cmp	ip, #0
   18d3c:	beq	18d78 <fputs@plt+0x7c64>
   18d40:	ldrb	ip, [r1, #1]!
   18d44:	ldrb	r3, [r2, #1]!
   18d48:	add	r0, r4, ip
   18d4c:	add	r3, r4, r3
   18d50:	ldrb	r0, [r0, #336]	; 0x150
   18d54:	ldrb	r3, [r3, #336]	; 0x150
   18d58:	cmp	r0, r3
   18d5c:	beq	18d38 <fputs@plt+0x7c24>
   18d60:	add	r5, r5, #1
   18d64:	cmp	lr, r5
   18d68:	bgt	18ce8 <fputs@plt+0x7bd4>
   18d6c:	mov	r0, #0
   18d70:	add	sp, sp, #12
   18d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d78:	ldr	r0, [fp, #12]
   18d7c:	mov	r2, r9
   18d80:	add	r0, r0, #8
   18d84:	mov	r1, r8
   18d88:	bl	175dc <fputs@plt+0x64c8>
   18d8c:	cmp	r0, #0
   18d90:	beq	18da0 <fputs@plt+0x7c8c>
   18d94:	ldr	r0, [r0, #8]
   18d98:	cmp	r0, #0
   18d9c:	bne	18d70 <fputs@plt+0x7c5c>
   18da0:	ldr	lr, [sl, #20]
   18da4:	add	r5, r5, #1
   18da8:	cmp	lr, r5
   18dac:	bgt	18ce8 <fputs@plt+0x7bd4>
   18db0:	b	18d6c <fputs@plt+0x7c58>
   18db4:	ldr	r1, [sl, #16]
   18db8:	mov	r2, r9
   18dbc:	add	r3, r1, r3, lsl #4
   18dc0:	mov	r1, r8
   18dc4:	ldr	r0, [r3, #12]
   18dc8:	add	r0, r0, #8
   18dcc:	bl	175dc <fputs@plt+0x64c8>
   18dd0:	cmp	r0, #0
   18dd4:	bne	18d94 <fputs@plt+0x7c80>
   18dd8:	b	18da0 <fputs@plt+0x7c8c>
   18ddc:	andeq	r7, r7, r8, ror #29
   18de0:	andeq	r7, r7, r4, ror #29
   18de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18de8:	sub	sp, sp, #12
   18dec:	ldr	fp, [r0, #20]
   18df0:	cmp	fp, #0
   18df4:	ble	18ea4 <fputs@plt+0x7d90>
   18df8:	ldr	r7, [pc, #232]	; 18ee8 <fputs@plt+0x7dd4>
   18dfc:	ldr	r4, [pc, #232]	; 18eec <fputs@plt+0x7dd8>
   18e00:	mov	r6, r2
   18e04:	mov	r8, r1
   18e08:	mov	sl, r0
   18e0c:	add	r7, pc, r7
   18e10:	add	r4, pc, r4
   18e14:	mov	r5, #0
   18e18:	add	r9, sp, #4
   18e1c:	cmp	r5, #1
   18e20:	eorle	r2, r5, #1
   18e24:	movgt	r2, r5
   18e28:	ldr	r3, [sl, #16]
   18e2c:	cmp	r6, #0
   18e30:	add	r1, r3, r2, lsl #4
   18e34:	ldr	r0, [r1, #12]
   18e38:	beq	18eb0 <fputs@plt+0x7d9c>
   18e3c:	ldr	r2, [r3, r2, lsl #4]
   18e40:	ldrb	r1, [r6]
   18e44:	ldrb	r3, [r2]
   18e48:	add	ip, r7, r1
   18e4c:	add	r3, r7, r3
   18e50:	ldrb	ip, [ip, #336]	; 0x150
   18e54:	ldrb	r3, [r3, #336]	; 0x150
   18e58:	cmp	ip, r3
   18e5c:	bne	18e98 <fputs@plt+0x7d84>
   18e60:	cmp	r1, #0
   18e64:	beq	18eb0 <fputs@plt+0x7d9c>
   18e68:	mov	r1, r6
   18e6c:	b	18e78 <fputs@plt+0x7d64>
   18e70:	cmp	ip, #0
   18e74:	beq	18eb0 <fputs@plt+0x7d9c>
   18e78:	ldrb	ip, [r1, #1]!
   18e7c:	ldrb	r3, [r2, #1]!
   18e80:	add	lr, r4, ip
   18e84:	add	r3, r4, r3
   18e88:	ldrb	lr, [lr, #336]	; 0x150
   18e8c:	ldrb	r3, [r3, #336]	; 0x150
   18e90:	cmp	lr, r3
   18e94:	beq	18e70 <fputs@plt+0x7d5c>
   18e98:	add	r5, r5, #1
   18e9c:	cmp	fp, r5
   18ea0:	bgt	18e1c <fputs@plt+0x7d08>
   18ea4:	mov	r0, #0
   18ea8:	add	sp, sp, #12
   18eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18eb0:	add	r0, r0, #24
   18eb4:	mov	r2, r9
   18eb8:	mov	r1, r8
   18ebc:	bl	175dc <fputs@plt+0x64c8>
   18ec0:	cmp	r0, #0
   18ec4:	beq	18ed4 <fputs@plt+0x7dc0>
   18ec8:	ldr	r0, [r0, #8]
   18ecc:	cmp	r0, #0
   18ed0:	bne	18ea8 <fputs@plt+0x7d94>
   18ed4:	ldr	fp, [sl, #20]
   18ed8:	add	r5, r5, #1
   18edc:	cmp	fp, r5
   18ee0:	bgt	18e1c <fputs@plt+0x7d08>
   18ee4:	b	18ea4 <fputs@plt+0x7d90>
   18ee8:			; <UNDEFINED> instruction: 0x00077db4
   18eec:			; <UNDEFINED> instruction: 0x00077db0
   18ef0:	cmp	r1, #0
   18ef4:	beq	18fa4 <fputs@plt+0x7e90>
   18ef8:	ldr	r3, [r0, #20]
   18efc:	push	{r4, r5, r6, r7, r8, lr}
   18f00:	ldr	r6, [r0, #16]
   18f04:	sub	r0, r3, #1
   18f08:	cmp	r0, #0
   18f0c:	lsl	r3, r0, #4
   18f10:	poplt	{r4, r5, r6, r7, r8, pc}
   18f14:	ldrb	r2, [r1]
   18f18:	ldr	r7, [pc, #140]	; 18fac <fputs@plt+0x7e98>
   18f1c:	ldr	r4, [pc, #140]	; 18fb0 <fputs@plt+0x7e9c>
   18f20:	add	r7, pc, r7
   18f24:	add	r2, r7, r2
   18f28:	sub	r3, r3, #16
   18f2c:	ldrb	r8, [r2, #336]	; 0x150
   18f30:	add	r4, pc, r4
   18f34:	add	r6, r6, r3
   18f38:	ldr	ip, [r6, #16]
   18f3c:	ldrb	r3, [ip]
   18f40:	add	r2, r7, r3
   18f44:	ldrb	r2, [r2, #336]	; 0x150
   18f48:	cmp	r2, r8
   18f4c:	bne	18f88 <fputs@plt+0x7e74>
   18f50:	cmp	r3, #0
   18f54:	beq	18fa0 <fputs@plt+0x7e8c>
   18f58:	mov	lr, r1
   18f5c:	b	18f68 <fputs@plt+0x7e54>
   18f60:	cmp	r2, #0
   18f64:	beq	18f9c <fputs@plt+0x7e88>
   18f68:	ldrb	r2, [ip, #1]!
   18f6c:	ldrb	r3, [lr, #1]!
   18f70:	add	r5, r4, r2
   18f74:	add	r3, r4, r3
   18f78:	ldrb	r5, [r5, #336]	; 0x150
   18f7c:	ldrb	r3, [r3, #336]	; 0x150
   18f80:	cmp	r5, r3
   18f84:	beq	18f60 <fputs@plt+0x7e4c>
   18f88:	sub	r0, r0, #1
   18f8c:	cmn	r0, #1
   18f90:	sub	r6, r6, #16
   18f94:	bne	18f38 <fputs@plt+0x7e24>
   18f98:	pop	{r4, r5, r6, r7, r8, pc}
   18f9c:	pop	{r4, r5, r6, r7, r8, pc}
   18fa0:	pop	{r4, r5, r6, r7, r8, pc}
   18fa4:	mvn	r0, #0
   18fa8:	bx	lr
   18fac:	andeq	r7, r7, r0, lsr #25
   18fb0:	muleq	r7, r0, ip
   18fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18fb8:	sub	sp, sp, #20
   18fbc:	mov	ip, #0
   18fc0:	str	r1, [sp, #4]
   18fc4:	ldr	r1, [pc, #532]	; 191e0 <fputs@plt+0x80cc>
   18fc8:	ldr	r2, [pc, #532]	; 191e4 <fputs@plt+0x80d0>
   18fcc:	ldr	lr, [pc, #532]	; 191e8 <fputs@plt+0x80d4>
   18fd0:	ldr	r7, [pc, #532]	; 191ec <fputs@plt+0x80d8>
   18fd4:	ldr	r9, [pc, #532]	; 191f0 <fputs@plt+0x80dc>
   18fd8:	ldr	r8, [pc, #532]	; 191f4 <fputs@plt+0x80e0>
   18fdc:	ldr	fp, [pc, #532]	; 191f8 <fputs@plt+0x80e4>
   18fe0:	mov	r3, ip
   18fe4:	mov	r4, #67	; 0x43
   18fe8:	add	r1, pc, r1
   18fec:	mov	r5, #66	; 0x42
   18ff0:	mov	r6, ip
   18ff4:	ldrb	ip, [r0], #1
   18ff8:	cmp	ip, #0
   18ffc:	beq	190c8 <fputs@plt+0x7fb4>
   19000:	add	ip, r1, ip
   19004:	ldrb	ip, [ip, #336]	; 0x150
   19008:	add	r3, ip, r3, lsl #8
   1900c:	cmp	r3, r2
   19010:	beq	19140 <fputs@plt+0x802c>
   19014:	cmp	r3, lr
   19018:	beq	190b8 <fputs@plt+0x7fa4>
   1901c:	cmp	r3, r7
   19020:	beq	190b8 <fputs@plt+0x7fa4>
   19024:	cmp	r3, r9
   19028:	beq	1914c <fputs@plt+0x8038>
   1902c:	cmp	r3, r8
   19030:	cmpeq	r4, #67	; 0x43
   19034:	sub	ip, r4, #67	; 0x43
   19038:	moveq	r3, r8
   1903c:	clz	ip, ip
   19040:	moveq	r4, #69	; 0x45
   19044:	lsr	ip, ip, #5
   19048:	beq	18ff4 <fputs@plt+0x7ee0>
   1904c:	cmp	r3, fp
   19050:	movne	sl, #0
   19054:	andeq	sl, ip, #1
   19058:	cmp	sl, #0
   1905c:	movne	r4, #69	; 0x45
   19060:	movne	r3, fp
   19064:	bne	18ff4 <fputs@plt+0x7ee0>
   19068:	ldr	sl, [pc, #396]	; 191fc <fputs@plt+0x80e8>
   1906c:	cmp	r3, sl
   19070:	movne	ip, #0
   19074:	andeq	ip, ip, #1
   19078:	cmp	ip, #0
   1907c:	bne	1917c <fputs@plt+0x8068>
   19080:	ldr	sl, [pc, #376]	; 19200 <fputs@plt+0x80ec>
   19084:	bic	ip, r3, #-16777216	; 0xff000000
   19088:	cmp	ip, sl
   1908c:	bne	18ff4 <fputs@plt+0x7ee0>
   19090:	ldr	r3, [sp, #4]
   19094:	cmp	r3, #0
   19098:	moveq	r4, #68	; 0x44
   1909c:	ldrne	r2, [sp, #4]
   190a0:	movne	r4, #68	; 0x44
   190a4:	movne	r3, #1
   190a8:	strbne	r3, [r2]
   190ac:	mov	r0, r4
   190b0:	add	sp, sp, #20
   190b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   190b8:	ldrb	ip, [r0], #1
   190bc:	mov	r4, r5
   190c0:	cmp	ip, #0
   190c4:	bne	19000 <fputs@plt+0x7eec>
   190c8:	ldr	r2, [sp, #4]
   190cc:	mov	ip, r6
   190d0:	cmp	r2, #0
   190d4:	beq	190ac <fputs@plt+0x7f98>
   190d8:	mov	r3, #1
   190dc:	cmp	r4, #66	; 0x42
   190e0:	strb	r3, [r2]
   190e4:	bhi	190ac <fputs@plt+0x7f98>
   190e8:	cmp	r6, #0
   190ec:	beq	191d0 <fputs@plt+0x80bc>
   190f0:	ldrb	r2, [r6]
   190f4:	cmp	r2, #0
   190f8:	beq	190ac <fputs@plt+0x7f98>
   190fc:	ldr	r3, [pc, #256]	; 19204 <fputs@plt+0x80f0>
   19100:	ldr	r1, [pc, #256]	; 19208 <fputs@plt+0x80f4>
   19104:	add	r3, pc, r3
   19108:	add	r3, r3, r2
   1910c:	add	r1, pc, r1
   19110:	ldrb	r3, [r3, #64]	; 0x40
   19114:	tst	r3, #4
   19118:	beq	1912c <fputs@plt+0x8018>
   1911c:	b	19188 <fputs@plt+0x8074>
   19120:	ldrb	r3, [r2, #64]	; 0x40
   19124:	tst	r3, #4
   19128:	bne	19188 <fputs@plt+0x8074>
   1912c:	ldrb	r3, [ip, #1]!
   19130:	cmp	r3, #0
   19134:	add	r2, r1, r3
   19138:	bne	19120 <fputs@plt+0x800c>
   1913c:	b	190ac <fputs@plt+0x7f98>
   19140:	mov	r6, r0
   19144:	mov	r4, r5
   19148:	b	18ff4 <fputs@plt+0x7ee0>
   1914c:	sub	ip, r4, #67	; 0x43
   19150:	tst	ip, #253	; 0xfd
   19154:	bne	1916c <fputs@plt+0x8058>
   19158:	ldrb	ip, [r0]
   1915c:	mov	r4, #65	; 0x41
   19160:	cmp	ip, #40	; 0x28
   19164:	moveq	r6, r0
   19168:	b	18ff4 <fputs@plt+0x7ee0>
   1916c:	sub	ip, r4, #67	; 0x43
   19170:	clz	ip, ip
   19174:	lsr	ip, ip, #5
   19178:	b	19068 <fputs@plt+0x7f54>
   1917c:	mov	r4, #69	; 0x45
   19180:	ldr	r3, [pc, #116]	; 191fc <fputs@plt+0x80e8>
   19184:	b	18ff4 <fputs@plt+0x7ee0>
   19188:	add	r1, sp, #16
   1918c:	mov	r3, #0
   19190:	str	r3, [r1, #-4]!
   19194:	mov	r0, ip
   19198:	bl	170c0 <fputs@plt+0x5fac>
   1919c:	ldr	r3, [sp, #12]
   191a0:	mov	r0, r4
   191a4:	add	r2, r3, #3
   191a8:	cmp	r3, #0
   191ac:	movlt	r3, r2
   191b0:	ldr	r2, [sp, #4]
   191b4:	asr	r3, r3, #2
   191b8:	add	r3, r3, #1
   191bc:	cmp	r3, #255	; 0xff
   191c0:	movge	r3, #255	; 0xff
   191c4:	strb	r3, [r2]
   191c8:	add	sp, sp, #20
   191cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   191d0:	ldr	r2, [sp, #4]
   191d4:	mov	r3, #5
   191d8:	strb	r3, [r2]
   191dc:	b	190ac <fputs@plt+0x7f98>
   191e0:	ldrdeq	r7, [r7], -r8
   191e4:	cmnvs	r8, #-2147483620	; 0x8000001c
   191e8:	cmnvs	ip, #392	; 0x188
   191ec:	strbtvc	r7, [r5], #-2164	; 0xfffff78c
   191f0:	rsbvs	r6, ip, #392	; 0x188
   191f4:	rsbvc	r6, r5, #108, 2
   191f8:	strbtvs	r6, [ip], -r1, ror #30
   191fc:	strbtvs	r7, [pc], #-1378	; 19204 <fputs@plt+0x80f0>
   19200:	rsbeq	r6, r9, r4, ror lr
   19204:			; <UNDEFINED> instruction: 0x00077abc
   19208:			; <UNDEFINED> instruction: 0x00077ab4
   1920c:	cmp	r0, #0
   19210:	beq	19238 <fputs@plt+0x8124>
   19214:	ldr	r1, [r0, #4]
   19218:	tst	r1, #4096	; 0x1000
   1921c:	beq	19244 <fputs@plt+0x8130>
   19220:	tst	r1, #262144	; 0x40000
   19224:	ldrne	r3, [r0, #20]
   19228:	ldreq	r0, [r0, #12]
   1922c:	ldrne	r3, [r3, #4]
   19230:	ldrne	r0, [r3]
   19234:	b	1920c <fputs@plt+0x80f8>
   19238:	mov	r3, #0
   1923c:	ldr	r3, [r3, #4]
   19240:	udf	#0
   19244:	ands	r1, r1, #512	; 0x200
   19248:	bne	1926c <fputs@plt+0x8158>
   1924c:	ldrb	r3, [r0]
   19250:	cmp	r3, #119	; 0x77
   19254:	bne	19274 <fputs@plt+0x8160>
   19258:	ldr	r3, [r0, #20]
   1925c:	ldr	r3, [r3]
   19260:	ldr	r3, [r3, #4]
   19264:	ldr	r0, [r3]
   19268:	b	1920c <fputs@plt+0x80f8>
   1926c:	mov	r0, #0
   19270:	bx	lr
   19274:	cmp	r3, #38	; 0x26
   19278:	beq	192c4 <fputs@plt+0x81b0>
   1927c:	and	r2, r3, #253	; 0xfd
   19280:	cmp	r3, #157	; 0x9d
   19284:	cmpne	r2, #152	; 0x98
   19288:	beq	19294 <fputs@plt+0x8180>
   1928c:	ldrb	r0, [r0, #1]
   19290:	bx	lr
   19294:	ldr	r3, [r0, #44]	; 0x2c
   19298:	cmp	r3, #0
   1929c:	beq	1928c <fputs@plt+0x8178>
   192a0:	ldrsh	r2, [r0, #32]
   192a4:	cmp	r2, #0
   192a8:	blt	192bc <fputs@plt+0x81a8>
   192ac:	ldr	r3, [r3, #4]
   192b0:	add	r3, r3, r2, lsl #4
   192b4:	ldrb	r0, [r3, #13]
   192b8:	bx	lr
   192bc:	mov	r0, #68	; 0x44
   192c0:	bx	lr
   192c4:	ldr	r0, [r0, #8]
   192c8:	b	18fb4 <fputs@plt+0x7ea0>
   192cc:	push	{r4, lr}
   192d0:	mov	r4, r1
   192d4:	bl	1920c <fputs@plt+0x80f8>
   192d8:	cmp	r0, #0
   192dc:	cmpne	r4, #0
   192e0:	beq	192f8 <fputs@plt+0x81e4>
   192e4:	cmp	r4, #66	; 0x42
   192e8:	cmpls	r0, #66	; 0x42
   192ec:	movls	r0, #65	; 0x41
   192f0:	movhi	r0, #67	; 0x43
   192f4:	pop	{r4, pc}
   192f8:	orr	r3, r0, r4
   192fc:	tst	r3, #255	; 0xff
   19300:	addne	r0, r0, r4
   19304:	uxtbne	r0, r0
   19308:	moveq	r0, #65	; 0x41
   1930c:	pop	{r4, pc}
   19310:	push	{r4, lr}
   19314:	mov	r4, r0
   19318:	ldr	r0, [r0, #12]
   1931c:	bl	1920c <fputs@plt+0x80f8>
   19320:	ldr	r3, [r4, #16]
   19324:	cmp	r3, #0
   19328:	beq	1933c <fputs@plt+0x8228>
   1932c:	mov	r1, r0
   19330:	pop	{r4, lr}
   19334:	mov	r0, r3
   19338:	b	192cc <fputs@plt+0x81b8>
   1933c:	ldr	r3, [r4, #4]
   19340:	tst	r3, #2048	; 0x800
   19344:	bne	19354 <fputs@plt+0x8240>
   19348:	cmp	r0, #0
   1934c:	moveq	r0, #65	; 0x41
   19350:	pop	{r4, pc}
   19354:	ldr	r3, [r4, #20]
   19358:	mov	r1, r0
   1935c:	pop	{r4, lr}
   19360:	ldr	r3, [r3]
   19364:	ldr	r3, [r3, #4]
   19368:	ldr	r0, [r3]
   1936c:	b	192cc <fputs@plt+0x81b8>
   19370:	ldrh	r1, [r0, #52]	; 0x34
   19374:	ldr	r3, [r0, #12]
   19378:	push	{r4, lr}
   1937c:	cmp	r1, #0
   19380:	mov	r4, r0
   19384:	ldr	ip, [r3, #4]
   19388:	beq	193d0 <fputs@plt+0x82bc>
   1938c:	ldr	r2, [r0, #4]
   19390:	mov	lr, #1
   19394:	mov	r0, #0
   19398:	add	r1, r2, r1, lsl #1
   1939c:	ldrsh	r3, [r2], #2
   193a0:	cmp	r3, #0
   193a4:	add	r3, ip, r3, lsl #4
   193a8:	movlt	r3, lr
   193ac:	ldrbge	r3, [r3, #14]
   193b0:	cmp	r1, r2
   193b4:	add	r0, r0, r3
   193b8:	bne	1939c <fputs@plt+0x8288>
   193bc:	lsl	r0, r0, #2
   193c0:	mov	r1, #0
   193c4:	bl	174f8 <fputs@plt+0x63e4>
   193c8:	strh	r0, [r4, #48]	; 0x30
   193cc:	pop	{r4, pc}
   193d0:	mov	r0, r1
   193d4:	b	193c4 <fputs@plt+0x82b0>
   193d8:	cmp	r0, #0
   193dc:	beq	19480 <fputs@plt+0x836c>
   193e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   193e4:	ldr	r7, [r0, #4]
   193e8:	cmp	r7, #0
   193ec:	ble	19470 <fputs@plt+0x835c>
   193f0:	ldrb	r3, [r1]
   193f4:	ldr	r6, [pc, #140]	; 19488 <fputs@plt+0x8374>
   193f8:	ldr	r4, [pc, #140]	; 1948c <fputs@plt+0x8378>
   193fc:	add	r6, pc, r6
   19400:	add	r3, r6, r3
   19404:	ldr	r9, [r0]
   19408:	ldrb	r8, [r3, #336]	; 0x150
   1940c:	add	r4, pc, r4
   19410:	mov	r0, #0
   19414:	ldr	ip, [r9, r0, lsl #3]
   19418:	ldrb	r3, [ip]
   1941c:	add	r2, r6, r3
   19420:	ldrb	r2, [r2, #336]	; 0x150
   19424:	cmp	r2, r8
   19428:	bne	19464 <fputs@plt+0x8350>
   1942c:	cmp	r3, #0
   19430:	beq	1947c <fputs@plt+0x8368>
   19434:	mov	lr, r1
   19438:	b	19444 <fputs@plt+0x8330>
   1943c:	cmp	r2, #0
   19440:	beq	19478 <fputs@plt+0x8364>
   19444:	ldrb	r2, [ip, #1]!
   19448:	ldrb	r3, [lr, #1]!
   1944c:	add	r5, r4, r2
   19450:	add	r3, r4, r3
   19454:	ldrb	r5, [r5, #336]	; 0x150
   19458:	ldrb	r3, [r3, #336]	; 0x150
   1945c:	cmp	r5, r3
   19460:	beq	1943c <fputs@plt+0x8328>
   19464:	add	r0, r0, #1
   19468:	cmp	r0, r7
   1946c:	bne	19414 <fputs@plt+0x8300>
   19470:	mvn	r0, #0
   19474:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19478:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1947c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19480:	mvn	r0, #0
   19484:	bx	lr
   19488:	andeq	r7, r7, r4, asr #15
   1948c:			; <UNDEFINED> instruction: 0x000777b4
   19490:	push	{r4, r5, r6, r7, r8, lr}
   19494:	subs	r7, r1, #0
   19498:	popeq	{r4, r5, r6, r7, r8, pc}
   1949c:	ldr	r3, [r7]
   194a0:	add	r4, r7, #8
   194a4:	cmp	r3, #0
   194a8:	pople	{r4, r5, r6, r7, r8, pc}
   194ac:	ldr	r3, [r7, #52]	; 0x34
   194b0:	cmp	r3, #0
   194b4:	popge	{r4, r5, r6, r7, r8, pc}
   194b8:	mov	r5, r0
   194bc:	mov	r6, #0
   194c0:	b	194d0 <fputs@plt+0x83bc>
   194c4:	ldr	r3, [r4, #44]	; 0x2c
   194c8:	cmp	r3, #0
   194cc:	popge	{r4, r5, r6, r7, r8, pc}
   194d0:	ldr	r3, [r5, #72]	; 0x48
   194d4:	ldr	r2, [r4, #20]
   194d8:	add	ip, r3, #1
   194dc:	cmp	r2, #0
   194e0:	str	ip, [r5, #72]	; 0x48
   194e4:	mov	r0, r5
   194e8:	add	r6, r6, #1
   194ec:	str	r3, [r4, #44]	; 0x2c
   194f0:	beq	194fc <fputs@plt+0x83e8>
   194f4:	ldr	r1, [r2, #28]
   194f8:	bl	19490 <fputs@plt+0x837c>
   194fc:	ldr	r3, [r7]
   19500:	add	r4, r4, #72	; 0x48
   19504:	cmp	r3, r6
   19508:	bgt	194c4 <fputs@plt+0x83b0>
   1950c:	pop	{r4, r5, r6, r7, r8, pc}
   19510:	cmn	r1, #2
   19514:	beq	19568 <fputs@plt+0x8454>
   19518:	ldrsb	r3, [r0]
   1951c:	cmp	r1, r3
   19520:	beq	1953c <fputs@plt+0x8428>
   19524:	cmp	r3, #0
   19528:	movlt	r3, #1
   1952c:	blt	19540 <fputs@plt+0x842c>
   19530:	mov	r3, #0
   19534:	mov	r0, r3
   19538:	bx	lr
   1953c:	mov	r3, #4
   19540:	ldrh	r1, [r0, #2]
   19544:	and	r0, r1, #3
   19548:	cmp	r2, r0
   1954c:	addeq	r3, r3, #2
   19550:	beq	19534 <fputs@plt+0x8420>
   19554:	and	r2, r2, #2
   19558:	tst	r2, r1
   1955c:	addne	r3, r3, #1
   19560:	mov	r0, r3
   19564:	bx	lr
   19568:	ldr	r3, [r0, #12]
   1956c:	cmp	r3, #0
   19570:	movne	r3, #6
   19574:	moveq	r3, #0
   19578:	mov	r0, r3
   1957c:	bx	lr
   19580:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19584:	mov	r9, r3
   19588:	ldrb	r3, [r2, #3]
   1958c:	sub	sp, sp, #36	; 0x24
   19590:	ldrb	r8, [r2, #1]
   19594:	str	r3, [sp, #4]
   19598:	ldrb	fp, [r2]
   1959c:	ldr	r3, [pc, #1132]	; 19a10 <fputs@plt+0x88fc>
   195a0:	mov	r7, r2
   195a4:	add	r3, pc, r3
   195a8:	mov	sl, #0
   195ac:	add	r4, sp, #28
   195b0:	str	r3, [sp, #16]
   195b4:	add	r3, sp, #24
   195b8:	str	r0, [sp, #28]
   195bc:	str	r1, [sp, #24]
   195c0:	str	r3, [sp, #12]
   195c4:	ldrsb	r3, [r0]
   195c8:	cmp	r3, #0
   195cc:	blt	196a4 <fputs@plt+0x8590>
   195d0:	add	r3, r0, #1
   195d4:	str	r3, [sp, #28]
   195d8:	ldrb	r5, [r0]
   195dc:	cmp	r5, #0
   195e0:	beq	197fc <fputs@plt+0x86e8>
   195e4:	cmp	r5, fp
   195e8:	beq	19810 <fputs@plt+0x86fc>
   195ec:	cmp	r5, r9
   195f0:	beq	196b4 <fputs@plt+0x85a0>
   195f4:	ldr	r3, [sp, #24]
   195f8:	ldrsb	r2, [r3]
   195fc:	cmp	r2, #0
   19600:	blt	197cc <fputs@plt+0x86b8>
   19604:	add	r2, r3, #1
   19608:	str	r2, [sp, #24]
   1960c:	ldrb	r3, [r3]
   19610:	cmp	r5, r3
   19614:	beq	19694 <fputs@plt+0x8580>
   19618:	ldr	r2, [sp, #4]
   1961c:	adds	r2, r2, #0
   19620:	movne	r2, #1
   19624:	cmp	r5, #127	; 0x7f
   19628:	movhi	r2, #0
   1962c:	cmp	r3, #127	; 0x7f
   19630:	movhi	r2, #0
   19634:	andls	r2, r2, #1
   19638:	cmp	r2, #0
   1963c:	beq	1965c <fputs@plt+0x8548>
   19640:	ldr	r2, [sp, #16]
   19644:	add	r1, r2, r5
   19648:	add	r2, r2, r3
   1964c:	ldrb	r1, [r1, #336]	; 0x150
   19650:	ldrb	r2, [r2, #336]	; 0x150
   19654:	cmp	r1, r2
   19658:	beq	19694 <fputs@plt+0x8580>
   1965c:	cmp	r5, r8
   19660:	bne	19674 <fputs@plt+0x8560>
   19664:	ldr	r0, [sp, #28]
   19668:	cmp	r3, #0
   1966c:	cmpne	sl, r0
   19670:	bne	195c4 <fputs@plt+0x84b0>
   19674:	mov	r0, #0
   19678:	add	sp, sp, #36	; 0x24
   1967c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19680:	ldr	r2, [sp, #20]
   19684:	ldr	r1, [sp, #8]
   19688:	cmp	r2, r1
   1968c:	cmpne	r3, #0
   19690:	beq	19674 <fputs@plt+0x8560>
   19694:	ldr	r0, [sp, #28]
   19698:	ldrsb	r3, [r0]
   1969c:	cmp	r3, #0
   196a0:	bge	195d0 <fputs@plt+0x84bc>
   196a4:	mov	r0, r4
   196a8:	bl	16400 <fputs@plt+0x52ec>
   196ac:	mov	r5, r0
   196b0:	b	195dc <fputs@plt+0x84c8>
   196b4:	ldrb	r3, [r7, #2]
   196b8:	cmp	r3, #0
   196bc:	beq	197a8 <fputs@plt+0x8694>
   196c0:	ldr	r0, [sp, #12]
   196c4:	bl	16400 <fputs@plt+0x52ec>
   196c8:	subs	r6, r0, #0
   196cc:	beq	19674 <fputs@plt+0x8560>
   196d0:	mov	r0, r4
   196d4:	bl	16400 <fputs@plt+0x52ec>
   196d8:	cmp	r0, #94	; 0x5e
   196dc:	movne	r2, #0
   196e0:	mov	r3, r0
   196e4:	strne	r2, [sp, #20]
   196e8:	beq	198fc <fputs@plt+0x87e8>
   196ec:	cmp	r3, #93	; 0x5d
   196f0:	movne	r2, #0
   196f4:	strne	r2, [sp, #8]
   196f8:	beq	197dc <fputs@plt+0x86c8>
   196fc:	cmp	r3, #0
   19700:	cmpne	r3, #93	; 0x5d
   19704:	beq	19680 <fputs@plt+0x856c>
   19708:	mov	r5, #0
   1970c:	b	1973c <fputs@plt+0x8628>
   19710:	cmp	r6, r3
   19714:	movne	r5, r3
   19718:	moveq	r5, r6
   1971c:	moveq	r3, #1
   19720:	streq	r3, [sp, #8]
   19724:	mov	r0, r4
   19728:	bl	16400 <fputs@plt+0x52ec>
   1972c:	cmp	r0, #0
   19730:	cmpne	r0, #93	; 0x5d
   19734:	mov	r3, r0
   19738:	beq	19680 <fputs@plt+0x856c>
   1973c:	cmp	r3, #45	; 0x2d
   19740:	bne	19710 <fputs@plt+0x85fc>
   19744:	ldr	r2, [sp, #28]
   19748:	ldrb	r2, [r2]
   1974c:	cmp	r2, #0
   19750:	cmpne	r2, #93	; 0x5d
   19754:	movne	r2, #1
   19758:	moveq	r2, #0
   1975c:	cmp	r5, #0
   19760:	moveq	r2, #0
   19764:	andne	r2, r2, #1
   19768:	cmp	r2, #0
   1976c:	beq	19710 <fputs@plt+0x85fc>
   19770:	mov	r0, r4
   19774:	bl	16400 <fputs@plt+0x52ec>
   19778:	cmp	r6, r5
   1977c:	movcc	r3, #0
   19780:	movcs	r3, #1
   19784:	mov	r5, #0
   19788:	cmp	r6, r0
   1978c:	movhi	r3, #0
   19790:	mov	r0, r3
   19794:	cmp	r0, #0
   19798:	ldr	r3, [sp, #8]
   1979c:	movne	r3, #1
   197a0:	str	r3, [sp, #8]
   197a4:	b	19724 <fputs@plt+0x8610>
   197a8:	mov	r0, r4
   197ac:	bl	16400 <fputs@plt+0x52ec>
   197b0:	subs	r5, r0, #0
   197b4:	beq	19674 <fputs@plt+0x8560>
   197b8:	ldr	r3, [sp, #24]
   197bc:	ldr	sl, [sp, #28]
   197c0:	ldrsb	r2, [r3]
   197c4:	cmp	r2, #0
   197c8:	bge	19604 <fputs@plt+0x84f0>
   197cc:	ldr	r0, [sp, #12]
   197d0:	bl	16400 <fputs@plt+0x52ec>
   197d4:	mov	r3, r0
   197d8:	b	19610 <fputs@plt+0x84fc>
   197dc:	mov	r0, r4
   197e0:	bl	16400 <fputs@plt+0x52ec>
   197e4:	sub	r2, r6, #93	; 0x5d
   197e8:	clz	r2, r2
   197ec:	lsr	r2, r2, #5
   197f0:	str	r2, [sp, #8]
   197f4:	mov	r3, r0
   197f8:	b	196fc <fputs@plt+0x85e8>
   197fc:	ldr	r3, [sp, #24]
   19800:	ldrb	r0, [r3]
   19804:	clz	r0, r0
   19808:	lsr	r0, r0, #5
   1980c:	b	19678 <fputs@plt+0x8564>
   19810:	add	r6, sp, #28
   19814:	add	sl, sp, #24
   19818:	ldr	r3, [sp, #28]
   1981c:	add	r1, r3, #1
   19820:	ldrsb	r2, [r3]
   19824:	cmp	r2, #0
   19828:	blt	19864 <fputs@plt+0x8750>
   1982c:	str	r1, [sp, #28]
   19830:	ldrb	r4, [r3]
   19834:	cmp	r4, r5
   19838:	mov	r0, sl
   1983c:	beq	19858 <fputs@plt+0x8744>
   19840:	cmp	r4, r8
   19844:	bne	19874 <fputs@plt+0x8760>
   19848:	bl	16400 <fputs@plt+0x52ec>
   1984c:	cmp	r0, #0
   19850:	bne	19818 <fputs@plt+0x8704>
   19854:	b	19674 <fputs@plt+0x8560>
   19858:	cmp	r5, r8
   1985c:	bne	19818 <fputs@plt+0x8704>
   19860:	b	19848 <fputs@plt+0x8734>
   19864:	mov	r0, r6
   19868:	bl	16400 <fputs@plt+0x52ec>
   1986c:	mov	r4, r0
   19870:	b	19834 <fputs@plt+0x8720>
   19874:	cmp	r4, #0
   19878:	beq	198f4 <fputs@plt+0x87e0>
   1987c:	cmp	r4, r9
   19880:	beq	19974 <fputs@plt+0x8860>
   19884:	cmp	r4, #128	; 0x80
   19888:	bhi	19914 <fputs@plt+0x8800>
   1988c:	ldr	r3, [sp, #4]
   19890:	cmp	r3, #0
   19894:	moveq	r5, r4
   19898:	beq	198b8 <fputs@plt+0x87a4>
   1989c:	ldr	r3, [pc, #368]	; 19a14 <fputs@plt+0x8900>
   198a0:	add	r3, pc, r3
   198a4:	add	r3, r3, r4
   198a8:	ldrb	r5, [r3, #64]	; 0x40
   198ac:	and	r5, r5, #32
   198b0:	bic	r5, r4, r5
   198b4:	ldrb	r4, [r3, #336]	; 0x150
   198b8:	ldr	r1, [sp, #24]
   198bc:	add	r1, r1, #1
   198c0:	str	r1, [sp, #24]
   198c4:	ldrb	r3, [r1, #-1]
   198c8:	cmp	r3, #0
   198cc:	beq	19674 <fputs@plt+0x8560>
   198d0:	cmp	r4, r3
   198d4:	cmpne	r5, r3
   198d8:	bne	198bc <fputs@plt+0x87a8>
   198dc:	mov	r3, r9
   198e0:	mov	r2, r7
   198e4:	ldr	r0, [sp, #28]
   198e8:	bl	19580 <fputs@plt+0x846c>
   198ec:	cmp	r0, #0
   198f0:	beq	198b8 <fputs@plt+0x87a4>
   198f4:	mov	r0, #1
   198f8:	b	19678 <fputs@plt+0x8564>
   198fc:	mov	r0, r4
   19900:	bl	16400 <fputs@plt+0x52ec>
   19904:	mov	r2, #1
   19908:	str	r2, [sp, #20]
   1990c:	mov	r3, r0
   19910:	b	196ec <fputs@plt+0x85d8>
   19914:	add	r5, sp, #24
   19918:	b	19934 <fputs@plt+0x8820>
   1991c:	str	r1, [sp, #24]
   19920:	ldrb	r0, [r3]
   19924:	cmp	r0, #0
   19928:	beq	19674 <fputs@plt+0x8560>
   1992c:	cmp	r4, r0
   19930:	beq	19954 <fputs@plt+0x8840>
   19934:	ldr	r3, [sp, #24]
   19938:	add	r1, r3, #1
   1993c:	ldrsb	r2, [r3]
   19940:	cmp	r2, #0
   19944:	bge	1991c <fputs@plt+0x8808>
   19948:	mov	r0, r5
   1994c:	bl	16400 <fputs@plt+0x52ec>
   19950:	b	19924 <fputs@plt+0x8810>
   19954:	mov	r3, r9
   19958:	mov	r2, r7
   1995c:	ldr	r1, [sp, #24]
   19960:	ldr	r0, [sp, #28]
   19964:	bl	19580 <fputs@plt+0x846c>
   19968:	cmp	r0, #0
   1996c:	beq	19934 <fputs@plt+0x8820>
   19970:	b	198f4 <fputs@plt+0x87e0>
   19974:	ldrb	r3, [r7, #2]
   19978:	cmp	r3, #0
   1997c:	beq	199fc <fputs@plt+0x88e8>
   19980:	ldr	r1, [sp, #24]
   19984:	ldrb	r0, [r1]
   19988:	b	199c4 <fputs@plt+0x88b0>
   1998c:	ldr	r0, [sp, #28]
   19990:	mov	r3, r4
   19994:	sub	r0, r0, #1
   19998:	mov	r2, r7
   1999c:	bl	19580 <fputs@plt+0x846c>
   199a0:	ldr	r3, [sp, #24]
   199a4:	cmp	r0, #0
   199a8:	bne	199f4 <fputs@plt+0x88e0>
   199ac:	add	r1, r3, #1
   199b0:	str	r1, [sp, #24]
   199b4:	ldrb	r2, [r3]
   199b8:	ldrb	r0, [r3, #1]
   199bc:	cmp	r2, #191	; 0xbf
   199c0:	bhi	199e4 <fputs@plt+0x88d0>
   199c4:	cmp	r0, #0
   199c8:	bne	1998c <fputs@plt+0x8878>
   199cc:	adds	r0, r0, #0
   199d0:	movne	r0, #1
   199d4:	b	19678 <fputs@plt+0x8564>
   199d8:	add	r1, r1, #1
   199dc:	str	r1, [sp, #24]
   199e0:	ldrb	r0, [r1]
   199e4:	and	r3, r0, #192	; 0xc0
   199e8:	cmp	r3, #128	; 0x80
   199ec:	beq	199d8 <fputs@plt+0x88c4>
   199f0:	b	199c4 <fputs@plt+0x88b0>
   199f4:	ldrb	r0, [r3]
   199f8:	b	199cc <fputs@plt+0x88b8>
   199fc:	add	r0, sp, #28
   19a00:	bl	16400 <fputs@plt+0x52ec>
   19a04:	subs	r4, r0, #0
   19a08:	bne	19884 <fputs@plt+0x8770>
   19a0c:	b	19674 <fputs@plt+0x8560>
   19a10:	andeq	r7, r7, ip, lsl r6
   19a14:	andeq	r7, r7, r0, lsr #6
   19a18:	ldr	ip, [r1, #20]
   19a1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a20:	sub	sp, sp, #20
   19a24:	cmp	ip, #0
   19a28:	str	ip, [sp, #12]
   19a2c:	str	r2, [sp, #8]
   19a30:	ble	19b08 <fputs@plt+0x89f4>
   19a34:	ldr	sl, [pc, #284]	; 19b58 <fputs@plt+0x8a44>
   19a38:	ldr	r5, [pc, #284]	; 19b5c <fputs@plt+0x8a48>
   19a3c:	ldrsh	fp, [r0, #34]	; 0x22
   19a40:	add	sl, pc, sl
   19a44:	add	r5, pc, r5
   19a48:	mov	r2, #0
   19a4c:	str	r2, [sp, #4]
   19a50:	cmp	fp, #0
   19a54:	ldr	r8, [r1, #40]	; 0x28
   19a58:	ble	19aec <fputs@plt+0x89d8>
   19a5c:	ldr	r2, [sp, #8]
   19a60:	mov	r7, #0
   19a64:	sub	r9, r2, #4
   19a68:	ldr	r2, [r9, #4]!
   19a6c:	cmp	r2, #0
   19a70:	blt	19b28 <fputs@plt+0x8a14>
   19a74:	ldr	r2, [r0, #4]
   19a78:	cmp	r8, #0
   19a7c:	add	ip, r2, r7, lsl #4
   19a80:	beq	19b10 <fputs@plt+0x89fc>
   19a84:	ldr	lr, [r2, r7, lsl #4]
   19a88:	ldrb	r2, [r8]
   19a8c:	ldrb	ip, [lr]
   19a90:	add	r2, sl, r2
   19a94:	add	r4, sl, ip
   19a98:	ldrb	r2, [r2, #336]	; 0x150
   19a9c:	ldrb	r4, [r4, #336]	; 0x150
   19aa0:	cmp	r4, r2
   19aa4:	bne	19ae0 <fputs@plt+0x89cc>
   19aa8:	cmp	ip, #0
   19aac:	beq	19b1c <fputs@plt+0x8a08>
   19ab0:	mov	r4, r8
   19ab4:	b	19ac0 <fputs@plt+0x89ac>
   19ab8:	cmp	ip, #0
   19abc:	beq	19b1c <fputs@plt+0x8a08>
   19ac0:	ldrb	ip, [lr, #1]!
   19ac4:	ldrb	r2, [r4, #1]!
   19ac8:	add	r6, r5, ip
   19acc:	add	r2, r5, r2
   19ad0:	ldrb	r6, [r6, #336]	; 0x150
   19ad4:	ldrb	r2, [r2, #336]	; 0x150
   19ad8:	cmp	r6, r2
   19adc:	beq	19ab8 <fputs@plt+0x89a4>
   19ae0:	add	r7, r7, #1
   19ae4:	cmp	r7, fp
   19ae8:	bne	19a68 <fputs@plt+0x8954>
   19aec:	ldr	r2, [sp, #4]
   19af0:	ldr	ip, [sp, #12]
   19af4:	add	r2, r2, #1
   19af8:	cmp	r2, ip
   19afc:	str	r2, [sp, #4]
   19b00:	add	r1, r1, #8
   19b04:	bne	19a50 <fputs@plt+0x893c>
   19b08:	mov	r0, #0
   19b0c:	b	19b20 <fputs@plt+0x8a0c>
   19b10:	ldrb	r2, [ip, #15]
   19b14:	tst	r2, #1
   19b18:	beq	19ae0 <fputs@plt+0x89cc>
   19b1c:	mov	r0, #1
   19b20:	add	sp, sp, #20
   19b24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b28:	ldrsh	r2, [r0, #32]
   19b2c:	cmp	r3, #0
   19b30:	sub	r2, r2, r7
   19b34:	clz	r2, r2
   19b38:	lsr	r2, r2, #5
   19b3c:	moveq	r2, #0
   19b40:	cmp	r2, #0
   19b44:	bne	19a74 <fputs@plt+0x8960>
   19b48:	add	r7, r7, #1
   19b4c:	cmp	r7, fp
   19b50:	bne	19a68 <fputs@plt+0x8954>
   19b54:	b	19aec <fputs@plt+0x89d8>
   19b58:	andeq	r7, r7, r0, lsl #3
   19b5c:	andeq	r7, r7, ip, ror r1
   19b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b64:	sub	sp, sp, #20
   19b68:	cmp	r1, #0
   19b6c:	str	r1, [sp, #4]
   19b70:	str	r3, [sp, #12]
   19b74:	ble	19c34 <fputs@plt+0x8b20>
   19b78:	ldr	r9, [pc, #232]	; 19c68 <fputs@plt+0x8b54>
   19b7c:	ldr	lr, [pc, #232]	; 19c6c <fputs@plt+0x8b58>
   19b80:	ldr	r3, [pc, #232]	; 19c70 <fputs@plt+0x8b5c>
   19b84:	add	r9, pc, r9
   19b88:	add	lr, pc, lr
   19b8c:	mov	sl, r0
   19b90:	mov	fp, #0
   19b94:	add	r3, pc, r3
   19b98:	str	r3, [sp, #8]
   19b9c:	ldr	r3, [sl, #24]
   19ba0:	ldrsh	r6, [r3, #34]	; 0x22
   19ba4:	ldr	r7, [r3, #4]
   19ba8:	cmp	r6, #0
   19bac:	ble	19c20 <fputs@plt+0x8b0c>
   19bb0:	ldrb	r3, [r2]
   19bb4:	ldr	r1, [sp, #8]
   19bb8:	mov	r5, #0
   19bbc:	add	r3, r1, r3
   19bc0:	ldrb	r8, [r3, #336]	; 0x150
   19bc4:	ldr	r0, [r7, r5, lsl #4]
   19bc8:	ldrb	r3, [r0]
   19bcc:	add	r1, r9, r3
   19bd0:	ldrb	r1, [r1, #336]	; 0x150
   19bd4:	cmp	r1, r8
   19bd8:	bne	19c14 <fputs@plt+0x8b00>
   19bdc:	cmp	r3, #0
   19be0:	beq	19c40 <fputs@plt+0x8b2c>
   19be4:	mov	ip, r2
   19be8:	b	19bf4 <fputs@plt+0x8ae0>
   19bec:	cmp	r1, #0
   19bf0:	beq	19c40 <fputs@plt+0x8b2c>
   19bf4:	ldrb	r1, [r0, #1]!
   19bf8:	ldrb	r3, [ip, #1]!
   19bfc:	add	r4, lr, r1
   19c00:	add	r3, lr, r3
   19c04:	ldrb	r4, [r4, #336]	; 0x150
   19c08:	ldrb	r3, [r3, #336]	; 0x150
   19c0c:	cmp	r4, r3
   19c10:	beq	19bec <fputs@plt+0x8ad8>
   19c14:	add	r5, r5, #1
   19c18:	cmp	r5, r6
   19c1c:	bne	19bc4 <fputs@plt+0x8ab0>
   19c20:	ldr	r3, [sp, #4]
   19c24:	add	fp, fp, #1
   19c28:	cmp	r3, fp
   19c2c:	add	sl, sl, #72	; 0x48
   19c30:	bne	19b9c <fputs@plt+0x8a88>
   19c34:	mov	r0, #0
   19c38:	add	sp, sp, #20
   19c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c40:	ldr	r3, [sp, #12]
   19c44:	cmp	r3, #0
   19c48:	moveq	r0, #1
   19c4c:	beq	19c38 <fputs@plt+0x8b24>
   19c50:	str	fp, [r3]
   19c54:	ldr	r3, [sp, #56]	; 0x38
   19c58:	mov	r0, #1
   19c5c:	str	r5, [r3]
   19c60:	add	sp, sp, #20
   19c64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c68:	andeq	r7, r7, ip, lsr r0
   19c6c:	andeq	r7, r7, r8, lsr r0
   19c70:	andeq	r7, r7, ip, lsr #32
   19c74:	push	{r4, r5, r6, r7, r8, lr}
   19c78:	subs	r4, r0, #0
   19c7c:	popeq	{r4, r5, r6, r7, r8, pc}
   19c80:	mov	r7, r1
   19c84:	sxth	r8, r1
   19c88:	b	19ca4 <fputs@plt+0x8b90>
   19c8c:	ldr	r0, [r4, #12]
   19c90:	mov	r1, r7
   19c94:	bl	19c74 <fputs@plt+0x8b60>
   19c98:	ldr	r4, [r4, #16]
   19c9c:	cmp	r4, #0
   19ca0:	beq	19d0c <fputs@plt+0x8bf8>
   19ca4:	ldrb	r2, [r4]
   19ca8:	ldr	r3, [r4, #4]
   19cac:	strh	r8, [r4, #36]	; 0x24
   19cb0:	orr	r3, r3, #1
   19cb4:	cmp	r2, #151	; 0x97
   19cb8:	str	r3, [r4, #4]
   19cbc:	bne	19c8c <fputs@plt+0x8b78>
   19cc0:	ldr	r3, [r4, #20]
   19cc4:	cmp	r3, #0
   19cc8:	beq	19c8c <fputs@plt+0x8b78>
   19ccc:	ldr	r2, [r3]
   19cd0:	cmp	r2, #0
   19cd4:	ble	19c8c <fputs@plt+0x8b78>
   19cd8:	mov	r5, #0
   19cdc:	mov	r6, r5
   19ce0:	ldr	r3, [r3, #4]
   19ce4:	mov	r1, r7
   19ce8:	add	r6, r6, #1
   19cec:	ldr	r0, [r3, r5]
   19cf0:	bl	19c74 <fputs@plt+0x8b60>
   19cf4:	ldr	r3, [r4, #20]
   19cf8:	add	r5, r5, #20
   19cfc:	ldr	r2, [r3]
   19d00:	cmp	r2, r6
   19d04:	bgt	19ce0 <fputs@plt+0x8bcc>
   19d08:	b	19c8c <fputs@plt+0x8b78>
   19d0c:	pop	{r4, r5, r6, r7, r8, pc}
   19d10:	ldr	r2, [r0]
   19d14:	b	19d1c <fputs@plt+0x8c08>
   19d18:	mov	r1, r3
   19d1c:	ldr	r3, [r1, #52]	; 0x34
   19d20:	cmp	r3, #0
   19d24:	bne	19d18 <fputs@plt+0x8c04>
   19d28:	ldr	r3, [r1, #64]	; 0x40
   19d2c:	cmp	r3, #0
   19d30:	ldrne	r3, [r3, #4]
   19d34:	strne	r3, [r2, #536]	; 0x218
   19d38:	bx	lr
   19d3c:	mov	r0, #0
   19d40:	bx	lr
   19d44:	ldr	r3, [r0, #340]	; 0x154
   19d48:	cmp	r3, #0
   19d4c:	beq	19e00 <fputs@plt+0x8cec>
   19d50:	push	{r4, r5, r6, r7, r8, lr}
   19d54:	mov	r7, r1
   19d58:	mov	r8, r2
   19d5c:	mov	r5, r0
   19d60:	ldr	r1, [r0, #316]	; 0x13c
   19d64:	mov	r4, #0
   19d68:	add	r6, r2, #1
   19d6c:	b	19d8c <fputs@plt+0x8c78>
   19d70:	ldr	r2, [ip, #88]	; 0x58
   19d74:	cmp	r2, #0
   19d78:	beq	19d88 <fputs@plt+0x8c74>
   19d7c:	ldr	r3, [r3, #20]
   19d80:	cmp	r8, r3
   19d84:	blt	19de0 <fputs@plt+0x8ccc>
   19d88:	add	r4, r4, #1
   19d8c:	cmp	r1, r4
   19d90:	ble	19df8 <fputs@plt+0x8ce4>
   19d94:	ldr	r3, [r5, #340]	; 0x154
   19d98:	ldr	r3, [r3, r4, lsl #2]
   19d9c:	ldr	ip, [r3, #4]
   19da0:	ldr	r0, [r3, #8]
   19da4:	cmp	r0, #0
   19da8:	ldr	ip, [ip]
   19dac:	beq	19d88 <fputs@plt+0x8c74>
   19db0:	ldr	r2, [ip]
   19db4:	cmp	r2, #1
   19db8:	ble	19d88 <fputs@plt+0x8c74>
   19dbc:	cmp	r7, #0
   19dc0:	beq	19dd4 <fputs@plt+0x8cc0>
   19dc4:	cmp	r7, #2
   19dc8:	beq	19d70 <fputs@plt+0x8c5c>
   19dcc:	ldr	r2, [ip, #84]	; 0x54
   19dd0:	b	19d74 <fputs@plt+0x8c60>
   19dd4:	ldr	r2, [ip, #80]	; 0x50
   19dd8:	str	r6, [r3, #20]
   19ddc:	b	19d74 <fputs@plt+0x8c60>
   19de0:	mov	r1, r8
   19de4:	blx	r2
   19de8:	cmp	r0, #0
   19dec:	popne	{r4, r5, r6, r7, r8, pc}
   19df0:	ldr	r1, [r5, #316]	; 0x13c
   19df4:	b	19d88 <fputs@plt+0x8c74>
   19df8:	mov	r0, #0
   19dfc:	pop	{r4, r5, r6, r7, r8, pc}
   19e00:	mov	r0, #0
   19e04:	bx	lr
   19e08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e0c:	mov	lr, r0
   19e10:	sub	sp, sp, #12
   19e14:	ldrh	fp, [lr], #8
   19e18:	mov	r9, r3
   19e1c:	ldrsh	r3, [sp, #52]	; 0x34
   19e20:	cmp	fp, #0
   19e24:	mov	r8, r2
   19e28:	str	r3, [sp]
   19e2c:	ldrsh	r2, [sp, #48]	; 0x30
   19e30:	beq	19ea4 <fputs@plt+0x8d90>
   19e34:	sub	ip, fp, #1
   19e38:	add	r3, r0, #24
   19e3c:	uxth	ip, ip
   19e40:	add	ip, ip, #2
   19e44:	str	r3, [sp, #4]
   19e48:	add	ip, lr, ip, lsl #4
   19e4c:	b	19e70 <fputs@plt+0x8d5c>
   19e50:	cmp	r9, r7
   19e54:	cmpeq	r8, r6
   19e58:	beq	19ec0 <fputs@plt+0x8dac>
   19e5c:	cmp	r1, r2
   19e60:	ble	19e8c <fputs@plt+0x8d78>
   19e64:	add	r3, r3, #16
   19e68:	cmp	r3, ip
   19e6c:	beq	19eec <fputs@plt+0x8dd8>
   19e70:	ldrsh	r1, [r3, #-8]
   19e74:	ldrd	r4, [r3, #-16]
   19e78:	sub	sl, r3, #16
   19e7c:	cmp	r1, r2
   19e80:	and	r6, r4, r8
   19e84:	and	r7, r5, r9
   19e88:	bge	19e50 <fputs@plt+0x8d3c>
   19e8c:	cmp	r5, r7
   19e90:	cmpeq	r4, r6
   19e94:	bne	19e64 <fputs@plt+0x8d50>
   19e98:	mov	r0, #0
   19e9c:	add	sp, sp, #12
   19ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ea4:	add	r3, fp, #1
   19ea8:	strh	r3, [r0]
   19eac:	add	r1, r0, r3, lsl #4
   19eb0:	add	sl, r0, fp, lsl #4
   19eb4:	ldrh	r3, [sp]
   19eb8:	add	sl, sl, #8
   19ebc:	strh	r3, [r1, #2]
   19ec0:	ldrsh	r3, [sl, #10]
   19ec4:	strh	r2, [sl, #8]
   19ec8:	ldr	r2, [sp]
   19ecc:	strd	r8, [sl]
   19ed0:	cmp	r3, r2
   19ed4:	movle	r0, #1
   19ed8:	ble	19e9c <fputs@plt+0x8d88>
   19edc:	mov	r0, #1
   19ee0:	strh	r2, [sl, #10]
   19ee4:	add	sp, sp, #12
   19ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19eec:	cmp	fp, #2
   19ef0:	bls	19ea4 <fputs@plt+0x8d90>
   19ef4:	sub	r3, fp, #2
   19ef8:	ldrsh	r1, [r0, #16]
   19efc:	uxth	r3, r3
   19f00:	add	r3, r3, #2
   19f04:	ldr	ip, [sp, #4]
   19f08:	add	r3, lr, r3, lsl #4
   19f0c:	mov	sl, lr
   19f10:	ldrsh	lr, [r0, #32]
   19f14:	add	r0, r0, #16
   19f18:	cmp	lr, r1
   19f1c:	movlt	sl, ip
   19f20:	ldrshlt	r1, [ip, #8]
   19f24:	add	ip, ip, #16
   19f28:	cmp	ip, r3
   19f2c:	bne	19f10 <fputs@plt+0x8dfc>
   19f30:	cmp	r2, r1
   19f34:	blt	19ec0 <fputs@plt+0x8dac>
   19f38:	b	19e98 <fputs@plt+0x8d84>
   19f3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19f40:	cmp	r1, #0
   19f44:	ldr	r5, [r0]
   19f48:	ldr	lr, [r0, #32]
   19f4c:	movge	ip, r1
   19f50:	ldrb	r5, [r5, #69]	; 0x45
   19f54:	sublt	ip, lr, #1
   19f58:	ldr	r4, [sp, #32]
   19f5c:	cmp	r5, #0
   19f60:	bne	1a018 <fputs@plt+0x8f04>
   19f64:	add	ip, ip, ip, lsl #2
   19f68:	ldr	r0, [r0, #4]
   19f6c:	cmp	lr, r1
   19f70:	add	r0, r0, ip, lsl #2
   19f74:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   19f78:	add	r0, r0, #20
   19f7c:	mov	r9, #25
   19f80:	mov	r8, #37	; 0x25
   19f84:	mov	r7, #1
   19f88:	mov	r6, #30
   19f8c:	mov	r5, #0
   19f90:	b	19fa4 <fputs@plt+0x8e90>
   19f94:	add	r1, r1, #1
   19f98:	cmp	lr, r1
   19f9c:	add	r0, r0, #20
   19fa0:	beq	19ff4 <fputs@plt+0x8ee0>
   19fa4:	ldr	ip, [r0, #-16]
   19fa8:	cmp	ip, r2
   19fac:	bne	19f94 <fputs@plt+0x8e80>
   19fb0:	ldrb	ip, [r0, #-20]	; 0xffffffec
   19fb4:	cmp	ip, #47	; 0x2f
   19fb8:	beq	19ff8 <fputs@plt+0x8ee4>
   19fbc:	cmp	ip, #103	; 0x67
   19fc0:	bne	19f94 <fputs@plt+0x8e80>
   19fc4:	cmp	r4, #0
   19fc8:	add	r1, r1, #1
   19fcc:	ldrne	ip, [r0, #-12]
   19fd0:	strbne	r8, [r0, #-20]	; 0xffffffec
   19fd4:	strne	ip, [r0, #-16]
   19fd8:	strne	r7, [r0, #-12]
   19fdc:	strbeq	r9, [r0, #-20]	; 0xffffffec
   19fe0:	streq	r4, [r0, #-16]
   19fe4:	streq	r4, [r0, #-8]
   19fe8:	cmp	lr, r1
   19fec:	add	r0, r0, #20
   19ff0:	bne	19fa4 <fputs@plt+0x8e90>
   19ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19ff8:	ldr	ip, [r0, #-12]
   19ffc:	ldr	sl, [r0, #-8]
   1a000:	add	ip, ip, r3
   1a004:	strb	r6, [r0, #-20]	; 0xffffffec
   1a008:	str	ip, [r0, #-16]
   1a00c:	str	sl, [r0, #-12]
   1a010:	str	r5, [r0, #-8]
   1a014:	b	19f94 <fputs@plt+0x8e80>
   1a018:	ldr	r0, [pc, #16]	; 1a030 <fputs@plt+0x8f1c>
   1a01c:	cmp	lr, r1
   1a020:	add	r0, pc, r0
   1a024:	add	r0, r0, #4
   1a028:	bgt	19f78 <fputs@plt+0x8e64>
   1a02c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a030:	andeq	r4, r9, r8, lsr #16
   1a034:	ldrh	r3, [r0, #42]	; 0x2a
   1a038:	ldrh	r2, [r1, #42]	; 0x2a
   1a03c:	push	{r4, r5, r6, r7, r8, lr}
   1a040:	ldrh	ip, [r0, #40]	; 0x28
   1a044:	ldrh	r5, [r1, #40]	; 0x28
   1a048:	cmp	r3, r2
   1a04c:	sub	lr, ip, r3
   1a050:	sub	r2, r5, r2
   1a054:	movcs	r3, #0
   1a058:	movcc	r3, #1
   1a05c:	cmp	lr, r2
   1a060:	orrge	r3, r3, #1
   1a064:	cmp	r3, #0
   1a068:	bne	1a0e4 <fputs@plt+0x8fd0>
   1a06c:	ldrsh	lr, [r0, #20]
   1a070:	ldrsh	r2, [r1, #20]
   1a074:	cmp	lr, r2
   1a078:	bge	1a0fc <fputs@plt+0x8fe8>
   1a07c:	subs	lr, ip, #1
   1a080:	bcc	1a0f4 <fputs@plt+0x8fe0>
   1a084:	ldr	r4, [r0, #48]	; 0x30
   1a088:	sub	r7, r5, #1
   1a08c:	sub	r6, r5, #-1073741823	; 0xc0000001
   1a090:	add	r4, r4, ip, lsl #2
   1a094:	lsl	r8, r7, #2
   1a098:	lsl	r6, r6, #2
   1a09c:	ldr	ip, [r4, #-4]!
   1a0a0:	cmp	ip, #0
   1a0a4:	beq	1a0ec <fputs@plt+0x8fd8>
   1a0a8:	cmn	r7, #1
   1a0ac:	beq	1a0e4 <fputs@plt+0x8fd0>
   1a0b0:	ldr	r2, [r1, #48]	; 0x30
   1a0b4:	ldr	r3, [r2, r8]
   1a0b8:	cmp	ip, r3
   1a0bc:	addne	r2, r2, r6
   1a0c0:	movne	r3, r5
   1a0c4:	bne	1a0dc <fputs@plt+0x8fc8>
   1a0c8:	b	1a0ec <fputs@plt+0x8fd8>
   1a0cc:	ldr	r0, [r2, #-4]!
   1a0d0:	sub	r3, r3, #1
   1a0d4:	cmp	ip, r0
   1a0d8:	beq	1a0ec <fputs@plt+0x8fd8>
   1a0dc:	cmp	r3, #1
   1a0e0:	bne	1a0cc <fputs@plt+0x8fb8>
   1a0e4:	mov	r0, #0
   1a0e8:	pop	{r4, r5, r6, r7, r8, pc}
   1a0ec:	subs	lr, lr, #1
   1a0f0:	bcs	1a09c <fputs@plt+0x8f88>
   1a0f4:	mov	r0, #1
   1a0f8:	pop	{r4, r5, r6, r7, r8, pc}
   1a0fc:	bgt	1a0e4 <fputs@plt+0x8fd0>
   1a100:	ldrsh	lr, [r0, #22]
   1a104:	ldrsh	r2, [r1, #22]
   1a108:	cmp	lr, r2
   1a10c:	ble	1a07c <fputs@plt+0x8f68>
   1a110:	b	1a0e4 <fputs@plt+0x8fd0>
   1a114:	ldr	r3, [r0]
   1a118:	cmp	r3, #0
   1a11c:	bxeq	lr
   1a120:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a124:	ldrh	ip, [r1, #16]
   1a128:	ldr	lr, [pc, #304]	; 1a260 <fputs@plt+0x914c>
   1a12c:	b	1a140 <fputs@plt+0x902c>
   1a130:	add	r0, r3, #52	; 0x34
   1a134:	ldr	r3, [r3, #52]	; 0x34
   1a138:	cmp	r3, #0
   1a13c:	beq	1a1c8 <fputs@plt+0x90b4>
   1a140:	ldrh	r2, [r3, #16]
   1a144:	cmp	r2, ip
   1a148:	bne	1a130 <fputs@plt+0x901c>
   1a14c:	ldr	r2, [r3, #36]	; 0x24
   1a150:	tst	r2, #16384	; 0x4000
   1a154:	beq	1a170 <fputs@plt+0x905c>
   1a158:	ldrh	r2, [r1, #42]	; 0x2a
   1a15c:	cmp	r2, #0
   1a160:	bne	1a170 <fputs@plt+0x905c>
   1a164:	ldr	r2, [r1, #36]	; 0x24
   1a168:	bics	r2, lr, r2
   1a16c:	beq	1a204 <fputs@plt+0x90f0>
   1a170:	ldrd	r8, [r3]
   1a174:	ldrd	r4, [r1]
   1a178:	and	r7, r9, r5
   1a17c:	and	r6, r8, r4
   1a180:	cmp	r9, r7
   1a184:	cmpeq	r8, r6
   1a188:	beq	1a1cc <fputs@plt+0x90b8>
   1a18c:	cmp	r5, r7
   1a190:	cmpeq	r4, r6
   1a194:	bne	1a130 <fputs@plt+0x901c>
   1a198:	ldrsh	r4, [r3, #20]
   1a19c:	ldrsh	r2, [r1, #20]
   1a1a0:	cmp	r4, r2
   1a1a4:	blt	1a130 <fputs@plt+0x901c>
   1a1a8:	ldrsh	r4, [r3, #22]
   1a1ac:	ldrsh	r2, [r1, #22]
   1a1b0:	cmp	r4, r2
   1a1b4:	popge	{r4, r5, r6, r7, r8, r9, pc}
   1a1b8:	add	r0, r3, #52	; 0x34
   1a1bc:	ldr	r3, [r3, #52]	; 0x34
   1a1c0:	cmp	r3, #0
   1a1c4:	bne	1a140 <fputs@plt+0x902c>
   1a1c8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a1cc:	ldrsh	r8, [r3, #18]
   1a1d0:	ldrsh	r2, [r1, #18]
   1a1d4:	cmp	r8, r2
   1a1d8:	bgt	1a18c <fputs@plt+0x9078>
   1a1dc:	ldrsh	r8, [r3, #20]
   1a1e0:	ldrsh	r2, [r1, #20]
   1a1e4:	cmp	r8, r2
   1a1e8:	bgt	1a24c <fputs@plt+0x9138>
   1a1ec:	ldrsh	r8, [r3, #22]
   1a1f0:	ldrsh	r2, [r1, #22]
   1a1f4:	cmp	r8, r2
   1a1f8:	bgt	1a18c <fputs@plt+0x9078>
   1a1fc:	mov	r0, #0
   1a200:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a204:	ldrd	r4, [r1]
   1a208:	ldrd	r8, [r3]
   1a20c:	and	r7, r9, r5
   1a210:	and	r6, r8, r4
   1a214:	cmp	r5, r7
   1a218:	cmpeq	r4, r6
   1a21c:	beq	1a25c <fputs@plt+0x9148>
   1a220:	cmp	r9, r7
   1a224:	cmpeq	r8, r6
   1a228:	bne	1a130 <fputs@plt+0x901c>
   1a22c:	ldrsh	r8, [r1, #18]
   1a230:	ldrsh	r2, [r3, #18]
   1a234:	cmp	r8, r2
   1a238:	blt	1a130 <fputs@plt+0x901c>
   1a23c:	ldrsh	r8, [r3, #20]
   1a240:	ldrsh	r2, [r1, #20]
   1a244:	cmp	r8, r2
   1a248:	ble	1a1ec <fputs@plt+0x90d8>
   1a24c:	cmp	r5, r7
   1a250:	cmpeq	r4, r6
   1a254:	bne	1a130 <fputs@plt+0x901c>
   1a258:	b	1a1a8 <fputs@plt+0x9094>
   1a25c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a260:	andeq	r0, r0, r1, lsl #4
   1a264:	cmp	r1, #1
   1a268:	ble	1a364 <fputs@plt+0x9250>
   1a26c:	add	r3, r0, r1
   1a270:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a274:	ldr	r6, [pc, #240]	; 1a36c <fputs@plt+0x9258>
   1a278:	ldrb	lr, [r0]
   1a27c:	ldrb	r3, [r3, #-1]
   1a280:	add	r6, pc, r6
   1a284:	add	lr, r6, lr
   1a288:	add	r3, r6, r3
   1a28c:	ldrb	lr, [lr, #336]	; 0x150
   1a290:	ldrb	r3, [r3, #336]	; 0x150
   1a294:	ldr	ip, [pc, #212]	; 1a370 <fputs@plt+0x925c>
   1a298:	eor	lr, r1, lr, lsl #2
   1a29c:	add	r3, r3, r3, lsl #1
   1a2a0:	eor	r3, r3, lr
   1a2a4:	smull	lr, ip, ip, r3
   1a2a8:	add	lr, ip, r3
   1a2ac:	asr	ip, r3, #31
   1a2b0:	rsb	ip, ip, lr, asr #6
   1a2b4:	rsb	ip, ip, ip, lsl #7
   1a2b8:	sub	r3, r3, ip
   1a2bc:	add	r3, r6, r3
   1a2c0:	ldrb	lr, [r3, #592]	; 0x250
   1a2c4:	subs	lr, lr, #1
   1a2c8:	bcc	1a350 <fputs@plt+0x923c>
   1a2cc:	ldr	r7, [pc, #160]	; 1a374 <fputs@plt+0x9260>
   1a2d0:	add	r8, r6, #1392	; 0x570
   1a2d4:	add	r7, pc, r7
   1a2d8:	add	r8, r8, #8
   1a2dc:	add	r9, r6, #844	; 0x34c
   1a2e0:	b	1a2f4 <fputs@plt+0x91e0>
   1a2e4:	add	lr, r7, lr
   1a2e8:	ldrb	lr, [lr, #1772]	; 0x6ec
   1a2ec:	subs	lr, lr, #1
   1a2f0:	bcc	1a350 <fputs@plt+0x923c>
   1a2f4:	add	r3, r6, lr
   1a2f8:	ldrb	r3, [r3, #720]	; 0x2d0
   1a2fc:	cmp	r1, r3
   1a300:	bne	1a2e4 <fputs@plt+0x91d0>
   1a304:	lsl	r3, lr, #1
   1a308:	sub	r5, r0, #1
   1a30c:	ldrh	r4, [r8, r3]
   1a310:	mov	ip, #0
   1a314:	sub	r4, r4, #1
   1a318:	add	r4, r9, r4
   1a31c:	ldrb	r3, [r5, #1]!
   1a320:	ldrb	sl, [r4, #1]!
   1a324:	bic	r3, r3, #32
   1a328:	cmp	r3, sl
   1a32c:	bne	1a358 <fputs@plt+0x9244>
   1a330:	add	ip, ip, #1
   1a334:	cmp	r1, ip
   1a338:	bne	1a31c <fputs@plt+0x9208>
   1a33c:	ldr	r3, [pc, #52]	; 1a378 <fputs@plt+0x9264>
   1a340:	add	r3, pc, r3
   1a344:	add	lr, r3, lr
   1a348:	ldrb	r3, [lr, #1648]	; 0x670
   1a34c:	str	r3, [r2]
   1a350:	mov	r0, r1
   1a354:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a358:	cmp	r1, ip
   1a35c:	bgt	1a2e4 <fputs@plt+0x91d0>
   1a360:	b	1a33c <fputs@plt+0x9228>
   1a364:	mov	r0, r1
   1a368:	bx	lr
   1a36c:	andeq	r6, r7, r0, asr #18
   1a370:	tsthi	r2, r9, lsl #8
   1a374:	andeq	r6, r7, ip, ror #17
   1a378:	andeq	r6, r7, r0, lsl #17
   1a37c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a380:	mov	r6, r2
   1a384:	ldrb	r5, [r2]
   1a388:	sub	sp, sp, #12
   1a38c:	mov	r9, r1
   1a390:	cmp	r5, #0
   1a394:	mov	r7, r0
   1a398:	ldr	r4, [r1]
   1a39c:	beq	1a488 <fputs@plt+0x9374>
   1a3a0:	ldr	r3, [pc, #324]	; 1a4ec <fputs@plt+0x93d8>
   1a3a4:	ldr	r0, [pc, #324]	; 1a4f0 <fputs@plt+0x93dc>
   1a3a8:	add	r3, pc, r3
   1a3ac:	add	r3, r3, r5
   1a3b0:	subs	r5, r5, #95	; 0x5f
   1a3b4:	ldrb	ip, [r3, #64]	; 0x40
   1a3b8:	movne	r5, #1
   1a3bc:	add	r0, pc, r0
   1a3c0:	and	r3, ip, #6
   1a3c4:	cmp	r3, #0
   1a3c8:	movne	r5, #0
   1a3cc:	cmp	r5, #0
   1a3d0:	add	r1, r2, #1
   1a3d4:	beq	1a3fc <fputs@plt+0x92e8>
   1a3d8:	b	1a4e0 <fputs@plt+0x93cc>
   1a3dc:	ldrb	r2, [r2, #64]	; 0x40
   1a3e0:	subs	r3, r3, #95	; 0x5f
   1a3e4:	movne	r3, #1
   1a3e8:	and	r2, r2, #6
   1a3ec:	cmp	r2, #0
   1a3f0:	movne	r3, #0
   1a3f4:	cmp	r3, #0
   1a3f8:	bne	1a414 <fputs@plt+0x9300>
   1a3fc:	mov	r8, r1
   1a400:	ldrb	r3, [r1], #1
   1a404:	add	r5, r5, #1
   1a408:	cmp	r3, #0
   1a40c:	add	r2, r0, r3
   1a410:	bne	1a3dc <fputs@plt+0x92c8>
   1a414:	tst	ip, #4
   1a418:	beq	1a48c <fputs@plt+0x9378>
   1a41c:	mov	r3, #34	; 0x22
   1a420:	strb	r3, [r7, r4]
   1a424:	ldrb	r3, [r6]
   1a428:	add	r4, r4, #1
   1a42c:	cmp	r3, #0
   1a430:	movne	r2, #1
   1a434:	beq	1a468 <fputs@plt+0x9354>
   1a438:	strb	r3, [r7, r4]
   1a43c:	ldrb	r3, [r6]
   1a440:	add	r1, r4, #1
   1a444:	cmp	r3, #34	; 0x22
   1a448:	strbeq	r3, [r7, r1]
   1a44c:	ldrb	r3, [r6, #1]!
   1a450:	addeq	r4, r4, #2
   1a454:	movne	r4, r1
   1a458:	cmp	r3, #0
   1a45c:	bne	1a438 <fputs@plt+0x9324>
   1a460:	cmp	r2, #0
   1a464:	beq	1a474 <fputs@plt+0x9360>
   1a468:	mov	r3, #34	; 0x22
   1a46c:	strb	r3, [r7, r4]
   1a470:	add	r4, r4, #1
   1a474:	mov	r3, #0
   1a478:	strb	r3, [r7, r4]
   1a47c:	str	r4, [r9]
   1a480:	add	sp, sp, #12
   1a484:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a488:	mov	r8, r2
   1a48c:	add	r2, sp, #8
   1a490:	mov	r3, #27
   1a494:	str	r3, [r2, #-4]!
   1a498:	mov	r1, r5
   1a49c:	mov	r0, r6
   1a4a0:	bl	1a264 <fputs@plt+0x9150>
   1a4a4:	ldr	r3, [sp, #4]
   1a4a8:	cmp	r3, #27
   1a4ac:	bne	1a41c <fputs@plt+0x9308>
   1a4b0:	ldrb	r2, [r8]
   1a4b4:	clz	r5, r5
   1a4b8:	lsr	r5, r5, #5
   1a4bc:	cmp	r2, #0
   1a4c0:	orrne	r5, r5, #1
   1a4c4:	cmp	r5, #0
   1a4c8:	bne	1a41c <fputs@plt+0x9308>
   1a4cc:	ldrb	r3, [r6]
   1a4d0:	cmp	r3, #0
   1a4d4:	beq	1a474 <fputs@plt+0x9360>
   1a4d8:	mov	r2, r5
   1a4dc:	b	1a438 <fputs@plt+0x9324>
   1a4e0:	mov	r8, r2
   1a4e4:	mov	r5, #0
   1a4e8:	b	1a414 <fputs@plt+0x9300>
   1a4ec:	andeq	r6, r7, r8, lsl r8
   1a4f0:	andeq	r6, r7, r4, lsl #16
   1a4f4:	push	{r4, r5, lr}
   1a4f8:	mov	r2, r1
   1a4fc:	ldr	r3, [pc, #2264]	; 1addc <fputs@plt+0x9cc8>
   1a500:	ldrb	ip, [r0]
   1a504:	add	r3, pc, r3
   1a508:	add	r3, r3, ip
   1a50c:	ldrb	r3, [r3, #1896]	; 0x768
   1a510:	cmp	r3, #26
   1a514:	addls	pc, pc, r3, lsl #2
   1a518:	b	1a728 <fputs@plt+0x9614>
   1a51c:	b	1a894 <fputs@plt+0x9780>
   1a520:	b	1a980 <fputs@plt+0x986c>
   1a524:	b	1a588 <fputs@plt+0x9474>
   1a528:	b	1a5d8 <fputs@plt+0x94c4>
   1a52c:	b	1a738 <fputs@plt+0x9624>
   1a530:	b	1a738 <fputs@plt+0x9624>
   1a534:	b	1a80c <fputs@plt+0x96f8>
   1a538:	b	1a934 <fputs@plt+0x9820>
   1a53c:	b	1ab14 <fputs@plt+0x9a00>
   1a540:	b	1a9e4 <fputs@plt+0x98d0>
   1a544:	b	1a870 <fputs@plt+0x975c>
   1a548:	b	1a854 <fputs@plt+0x9740>
   1a54c:	b	1aae0 <fputs@plt+0x99cc>
   1a550:	b	1a7d0 <fputs@plt+0x96bc>
   1a554:	b	1ab80 <fputs@plt+0x9a6c>
   1a558:	b	1aa88 <fputs@plt+0x9974>
   1a55c:	b	1aa6c <fputs@plt+0x9958>
   1a560:	b	1aa5c <fputs@plt+0x9948>
   1a564:	b	1aa4c <fputs@plt+0x9938>
   1a568:	b	1aa40 <fputs@plt+0x992c>
   1a56c:	b	1a7fc <fputs@plt+0x96e8>
   1a570:	b	1ab70 <fputs@plt+0x9a5c>
   1a574:	b	1ab60 <fputs@plt+0x9a4c>
   1a578:	b	1aa30 <fputs@plt+0x991c>
   1a57c:	b	1aa20 <fputs@plt+0x990c>
   1a580:	b	1aad0 <fputs@plt+0x99bc>
   1a584:	b	1aaa4 <fputs@plt+0x9990>
   1a588:	mov	r3, #1
   1a58c:	mov	r1, r3
   1a590:	ldrb	r3, [r0, r3]
   1a594:	ldr	ip, [pc, #2116]	; 1ade0 <fputs@plt+0x9ccc>
   1a598:	add	ip, pc, ip
   1a59c:	add	r3, ip, r3
   1a5a0:	ldrb	r3, [r3, #64]	; 0x40
   1a5a4:	tst	r3, #70	; 0x46
   1a5a8:	addne	r0, r0, r1
   1a5ac:	beq	1a5c8 <fputs@plt+0x94b4>
   1a5b0:	ldrb	r3, [r0, #1]!
   1a5b4:	add	r1, r1, #1
   1a5b8:	add	r3, ip, r3
   1a5bc:	ldrb	r3, [r3, #64]	; 0x40
   1a5c0:	tst	r3, #70	; 0x46
   1a5c4:	bne	1a5b0 <fputs@plt+0x949c>
   1a5c8:	mov	r3, #27
   1a5cc:	str	r3, [r2]
   1a5d0:	mov	r0, r1
   1a5d4:	pop	{r4, r5, pc}
   1a5d8:	mov	r3, #132	; 0x84
   1a5dc:	str	r3, [r2]
   1a5e0:	ldrb	r3, [r0]
   1a5e4:	cmp	r3, #48	; 0x30
   1a5e8:	beq	1ab9c <fputs@plt+0x9a88>
   1a5ec:	ldr	r1, [pc, #2032]	; 1ade4 <fputs@plt+0x9cd0>
   1a5f0:	add	r1, pc, r1
   1a5f4:	add	r1, r1, r3
   1a5f8:	ldrb	r1, [r1, #64]	; 0x40
   1a5fc:	ands	r1, r1, #4
   1a600:	beq	1a62c <fputs@plt+0x9518>
   1a604:	ldr	r4, [pc, #2012]	; 1ade8 <fputs@plt+0x9cd4>
   1a608:	mov	ip, r0
   1a60c:	add	r4, pc, r4
   1a610:	mov	r1, #0
   1a614:	ldrb	r3, [ip, #1]!
   1a618:	add	r1, r1, #1
   1a61c:	add	lr, r4, r3
   1a620:	ldrb	lr, [lr, #64]	; 0x40
   1a624:	tst	lr, #4
   1a628:	bne	1a614 <fputs@plt+0x9500>
   1a62c:	cmp	r3, #46	; 0x2e
   1a630:	beq	1ac24 <fputs@plt+0x9b10>
   1a634:	mov	r4, r1
   1a638:	add	lr, r0, r1
   1a63c:	ldrb	r3, [lr]
   1a640:	and	ip, r3, #223	; 0xdf
   1a644:	cmp	ip, #69	; 0x45
   1a648:	bne	1a6e8 <fputs@plt+0x95d4>
   1a64c:	add	r4, r0, r4
   1a650:	ldr	lr, [pc, #1940]	; 1adec <fputs@plt+0x9cd8>
   1a654:	ldrb	ip, [r4, #1]
   1a658:	add	lr, pc, lr
   1a65c:	add	r5, lr, ip
   1a660:	ldrb	r5, [r5, #64]	; 0x40
   1a664:	tst	r5, #4
   1a668:	bne	1a68c <fputs@plt+0x9578>
   1a66c:	sub	ip, ip, #43	; 0x2b
   1a670:	tst	ip, #253	; 0xfd
   1a674:	bne	1a6e8 <fputs@plt+0x95d4>
   1a678:	ldrb	ip, [r4, #2]
   1a67c:	add	lr, lr, ip
   1a680:	ldrb	ip, [lr, #64]	; 0x40
   1a684:	tst	ip, #4
   1a688:	beq	1a6e8 <fputs@plt+0x95d4>
   1a68c:	add	r3, r1, #2
   1a690:	ldr	r4, [pc, #1880]	; 1adf0 <fputs@plt+0x9cdc>
   1a694:	ldrb	ip, [r0, r3]
   1a698:	add	r4, pc, r4
   1a69c:	add	lr, r0, r3
   1a6a0:	add	ip, r4, ip
   1a6a4:	ldrb	ip, [ip, #64]	; 0x40
   1a6a8:	tst	ip, #4
   1a6ac:	beq	1ada4 <fputs@plt+0x9c90>
   1a6b0:	add	r1, r1, #3
   1a6b4:	add	ip, r0, r1
   1a6b8:	mov	r1, r3
   1a6bc:	ldrb	r3, [ip]
   1a6c0:	mov	lr, ip
   1a6c4:	add	r1, r1, #1
   1a6c8:	add	r3, r4, r3
   1a6cc:	add	ip, ip, #1
   1a6d0:	ldrb	r3, [r3, #64]	; 0x40
   1a6d4:	tst	r3, #4
   1a6d8:	bne	1a6bc <fputs@plt+0x95a8>
   1a6dc:	mov	r3, #133	; 0x85
   1a6e0:	str	r3, [r2]
   1a6e4:	ldrb	r3, [lr]
   1a6e8:	ldr	ip, [pc, #1796]	; 1adf4 <fputs@plt+0x9ce0>
   1a6ec:	add	ip, pc, ip
   1a6f0:	add	r3, ip, r3
   1a6f4:	ldrb	r3, [r3, #64]	; 0x40
   1a6f8:	tst	r3, #70	; 0x46
   1a6fc:	beq	1a5d0 <fputs@plt+0x94bc>
   1a700:	add	r0, r0, r1
   1a704:	mov	lr, #161	; 0xa1
   1a708:	str	lr, [r2]
   1a70c:	ldrb	r3, [r0, #1]!
   1a710:	add	r1, r1, #1
   1a714:	add	r3, ip, r3
   1a718:	ldrb	r3, [r3, #64]	; 0x40
   1a71c:	tst	r3, #70	; 0x46
   1a720:	bne	1a708 <fputs@plt+0x95f4>
   1a724:	b	1a5d0 <fputs@plt+0x94bc>
   1a728:	mov	r3, #161	; 0xa1
   1a72c:	str	r3, [r2]
   1a730:	mov	r1, #1
   1a734:	b	1a5d0 <fputs@plt+0x94bc>
   1a738:	mov	r3, #135	; 0x87
   1a73c:	str	r3, [r1]
   1a740:	ldrb	r3, [r0, #1]
   1a744:	cmp	r3, #0
   1a748:	beq	1ad74 <fputs@plt+0x9c60>
   1a74c:	ldr	r5, [pc, #1700]	; 1adf8 <fputs@plt+0x9ce4>
   1a750:	mov	lr, #1
   1a754:	add	r5, pc, r5
   1a758:	mov	r1, lr
   1a75c:	mov	r4, #0
   1a760:	add	ip, r5, r3
   1a764:	add	lr, r0, lr
   1a768:	ldrb	ip, [ip, #64]	; 0x40
   1a76c:	tst	ip, #70	; 0x46
   1a770:	addne	r4, r4, #1
   1a774:	bne	1a7ac <fputs@plt+0x9698>
   1a778:	cmp	r4, #0
   1a77c:	sub	ip, r3, #40	; 0x28
   1a780:	clz	ip, ip
   1a784:	lsr	ip, ip, #5
   1a788:	movle	ip, #0
   1a78c:	cmp	ip, #0
   1a790:	bne	1ad28 <fputs@plt+0x9c14>
   1a794:	cmp	r3, #58	; 0x3a
   1a798:	bne	1a7c0 <fputs@plt+0x96ac>
   1a79c:	ldrb	r3, [lr, #1]
   1a7a0:	cmp	r3, #58	; 0x3a
   1a7a4:	bne	1a7c0 <fputs@plt+0x96ac>
   1a7a8:	add	r1, r1, #1
   1a7ac:	add	r1, r1, #1
   1a7b0:	mov	lr, r1
   1a7b4:	ldrb	r3, [r0, r1]
   1a7b8:	cmp	r3, #0
   1a7bc:	bne	1a760 <fputs@plt+0x964c>
   1a7c0:	cmp	r4, #0
   1a7c4:	bne	1a5d0 <fputs@plt+0x94bc>
   1a7c8:	mov	r3, #161	; 0xa1
   1a7cc:	b	1a5cc <fputs@plt+0x94b8>
   1a7d0:	ldrb	r3, [r0, #1]
   1a7d4:	cmp	r3, #61	; 0x3d
   1a7d8:	beq	1ac04 <fputs@plt+0x9af0>
   1a7dc:	cmp	r3, #62	; 0x3e
   1a7e0:	moveq	r3, #88	; 0x58
   1a7e4:	movne	r3, #80	; 0x50
   1a7e8:	streq	r3, [r1]
   1a7ec:	strne	r3, [r2]
   1a7f0:	moveq	r1, #2
   1a7f4:	movne	r1, #1
   1a7f8:	b	1a5d0 <fputs@plt+0x94bc>
   1a7fc:	mov	r3, #89	; 0x59
   1a800:	str	r3, [r1]
   1a804:	mov	r1, #1
   1a808:	b	1a5d0 <fputs@plt+0x94bc>
   1a80c:	mov	r3, #135	; 0x87
   1a810:	str	r3, [r1]
   1a814:	ldr	r2, [pc, #1504]	; 1adfc <fputs@plt+0x9ce8>
   1a818:	ldrb	r3, [r0, #1]
   1a81c:	add	r2, pc, r2
   1a820:	add	r3, r2, r3
   1a824:	ldrb	r3, [r3, #64]	; 0x40
   1a828:	tst	r3, #4
   1a82c:	beq	1a730 <fputs@plt+0x961c>
   1a830:	add	r0, r0, #1
   1a834:	mov	r1, #1
   1a838:	ldrb	r3, [r0, #1]!
   1a83c:	add	r1, r1, #1
   1a840:	add	r3, r2, r3
   1a844:	ldrb	r3, [r3, #64]	; 0x40
   1a848:	tst	r3, #4
   1a84c:	bne	1a838 <fputs@plt+0x9724>
   1a850:	b	1a5d0 <fputs@plt+0x94bc>
   1a854:	ldrb	r3, [r0, #1]
   1a858:	cmp	r3, #45	; 0x2d
   1a85c:	beq	1ac84 <fputs@plt+0x9b70>
   1a860:	mov	r3, #90	; 0x5a
   1a864:	str	r3, [r1]
   1a868:	mov	r1, #1
   1a86c:	b	1a5d0 <fputs@plt+0x94bc>
   1a870:	ldrb	r3, [r0, #1]
   1a874:	cmp	r3, #124	; 0x7c
   1a878:	movne	r3, #86	; 0x56
   1a87c:	moveq	r3, #94	; 0x5e
   1a880:	strne	r3, [r1]
   1a884:	streq	r3, [r2]
   1a888:	movne	r1, #1
   1a88c:	moveq	r1, #2
   1a890:	b	1a5d0 <fputs@plt+0x94bc>
   1a894:	ldrb	r3, [r0, #1]
   1a898:	cmp	r3, #39	; 0x27
   1a89c:	bne	1a588 <fputs@plt+0x9474>
   1a8a0:	mov	r3, #134	; 0x86
   1a8a4:	str	r3, [r1]
   1a8a8:	ldr	r5, [pc, #1360]	; 1ae00 <fputs@plt+0x9cec>
   1a8ac:	ldrb	r3, [r0, #2]
   1a8b0:	add	r5, pc, r5
   1a8b4:	add	r1, r5, r3
   1a8b8:	ldrb	r1, [r1, #64]	; 0x40
   1a8bc:	tst	r1, #8
   1a8c0:	beq	1adb4 <fputs@plt+0x9ca0>
   1a8c4:	add	r3, r0, #3
   1a8c8:	mov	r1, #2
   1a8cc:	ldrb	lr, [r3]
   1a8d0:	mov	ip, r3
   1a8d4:	add	r1, r1, #1
   1a8d8:	add	r4, r5, lr
   1a8dc:	add	r3, r3, #1
   1a8e0:	ldrb	r4, [r4, #64]	; 0x40
   1a8e4:	tst	r4, #8
   1a8e8:	bne	1a8cc <fputs@plt+0x97b8>
   1a8ec:	cmp	lr, #39	; 0x27
   1a8f0:	beq	1ad7c <fputs@plt+0x9c68>
   1a8f4:	mov	r3, #161	; 0xa1
   1a8f8:	str	r3, [r2]
   1a8fc:	ldrb	r3, [ip]
   1a900:	cmp	r3, #0
   1a904:	cmpne	r3, #39	; 0x27
   1a908:	beq	1a924 <fputs@plt+0x9810>
   1a90c:	add	r0, r0, r1
   1a910:	ldrb	r3, [r0, #1]!
   1a914:	add	r1, r1, #1
   1a918:	cmp	r3, #0
   1a91c:	cmpne	r3, #39	; 0x27
   1a920:	bne	1a910 <fputs@plt+0x97fc>
   1a924:	cmp	r3, #0
   1a928:	beq	1a5d0 <fputs@plt+0x94bc>
   1a92c:	add	r1, r1, #1
   1a930:	b	1a5d0 <fputs@plt+0x94bc>
   1a934:	ldrb	r3, [r0, #1]
   1a938:	ldr	ip, [pc, #1220]	; 1ae04 <fputs@plt+0x9cf0>
   1a93c:	add	ip, pc, ip
   1a940:	add	r3, ip, r3
   1a944:	ldrb	r3, [r3, #64]	; 0x40
   1a948:	tst	r3, #1
   1a94c:	moveq	r1, #1
   1a950:	beq	1a974 <fputs@plt+0x9860>
   1a954:	add	r0, r0, #1
   1a958:	mov	r1, #1
   1a95c:	ldrb	r3, [r0, #1]!
   1a960:	add	r1, r1, #1
   1a964:	add	r3, ip, r3
   1a968:	ldrb	r3, [r3, #64]	; 0x40
   1a96c:	tst	r3, #1
   1a970:	bne	1a95c <fputs@plt+0x9848>
   1a974:	mov	r3, #160	; 0xa0
   1a978:	str	r3, [r2]
   1a97c:	b	1a5d0 <fputs@plt+0x94bc>
   1a980:	ldrb	r3, [r0, #1]
   1a984:	ldr	r4, [pc, #1148]	; 1ae08 <fputs@plt+0x9cf4>
   1a988:	add	r4, pc, r4
   1a98c:	add	r1, r4, r3
   1a990:	ldrb	r1, [r1, #1896]	; 0x768
   1a994:	cmp	r1, #1
   1a998:	movhi	r1, #1
   1a99c:	bhi	1a9c0 <fputs@plt+0x98ac>
   1a9a0:	add	ip, r0, #1
   1a9a4:	mov	r1, #1
   1a9a8:	ldrb	r3, [ip, #1]!
   1a9ac:	add	r1, r1, #1
   1a9b0:	add	lr, r4, r3
   1a9b4:	ldrb	lr, [lr, #1896]	; 0x768
   1a9b8:	cmp	lr, #1
   1a9bc:	bls	1a9a8 <fputs@plt+0x9894>
   1a9c0:	ldr	ip, [pc, #1092]	; 1ae0c <fputs@plt+0x9cf8>
   1a9c4:	add	ip, pc, ip
   1a9c8:	add	r3, ip, r3
   1a9cc:	ldrb	r3, [r3, #64]	; 0x40
   1a9d0:	tst	r3, #70	; 0x46
   1a9d4:	beq	1ad18 <fputs@plt+0x9c04>
   1a9d8:	add	r1, r1, #1
   1a9dc:	mov	r3, r1
   1a9e0:	b	1a590 <fputs@plt+0x947c>
   1a9e4:	cmp	ip, #93	; 0x5d
   1a9e8:	beq	1ad98 <fputs@plt+0x9c84>
   1a9ec:	ldrb	r3, [r0, #1]
   1a9f0:	cmp	r3, #0
   1a9f4:	addne	r0, r0, #1
   1a9f8:	movne	r1, #1
   1a9fc:	bne	1aa10 <fputs@plt+0x98fc>
   1aa00:	b	1ad74 <fputs@plt+0x9c60>
   1aa04:	ldrb	r3, [r0, #1]!
   1aa08:	cmp	r3, #0
   1aa0c:	beq	1a7c8 <fputs@plt+0x96b4>
   1aa10:	cmp	r3, #93	; 0x5d
   1aa14:	add	r1, r1, #1
   1aa18:	bne	1aa04 <fputs@plt+0x98f0>
   1aa1c:	b	1a5c8 <fputs@plt+0x94b4>
   1aa20:	mov	r3, #85	; 0x55
   1aa24:	str	r3, [r1]
   1aa28:	mov	r1, #1
   1aa2c:	b	1a5d0 <fputs@plt+0x94bc>
   1aa30:	mov	r3, #26
   1aa34:	str	r3, [r1]
   1aa38:	mov	r1, #1
   1aa3c:	b	1a5d0 <fputs@plt+0x94bc>
   1aa40:	mov	r1, #1
   1aa44:	str	r1, [r2]
   1aa48:	b	1a5d0 <fputs@plt+0x94bc>
   1aa4c:	mov	r3, #23
   1aa50:	str	r3, [r1]
   1aa54:	mov	r1, #1
   1aa58:	b	1a5d0 <fputs@plt+0x94bc>
   1aa5c:	mov	r3, #22
   1aa60:	str	r3, [r1]
   1aa64:	mov	r1, #1
   1aa68:	b	1a5d0 <fputs@plt+0x94bc>
   1aa6c:	ldrb	r3, [r0, #1]
   1aa70:	cmp	r3, #42	; 0x2a
   1aa74:	beq	1acb4 <fputs@plt+0x9ba0>
   1aa78:	mov	r3, #92	; 0x5c
   1aa7c:	str	r3, [r2]
   1aa80:	mov	r1, #1
   1aa84:	b	1a5d0 <fputs@plt+0x94bc>
   1aa88:	ldrb	r3, [r0, #1]
   1aa8c:	cmp	r3, #61	; 0x3d
   1aa90:	bne	1a728 <fputs@plt+0x9614>
   1aa94:	mov	r3, #78	; 0x4e
   1aa98:	str	r3, [r2]
   1aa9c:	mov	r1, #2
   1aaa0:	b	1a5d0 <fputs@plt+0x94bc>
   1aaa4:	ldrb	r1, [r0, #1]
   1aaa8:	ldr	r3, [pc, #864]	; 1ae10 <fputs@plt+0x9cfc>
   1aaac:	add	r3, pc, r3
   1aab0:	add	r3, r3, r1
   1aab4:	ldrb	r3, [r3, #64]	; 0x40
   1aab8:	tst	r3, #4
   1aabc:	bne	1a5d8 <fputs@plt+0x94c4>
   1aac0:	mov	r3, #122	; 0x7a
   1aac4:	str	r3, [r2]
   1aac8:	mov	r1, #1
   1aacc:	b	1a5d0 <fputs@plt+0x94bc>
   1aad0:	mov	r3, #96	; 0x60
   1aad4:	str	r3, [r1]
   1aad8:	mov	r1, #1
   1aadc:	b	1a5d0 <fputs@plt+0x94bc>
   1aae0:	ldrb	r3, [r0, #1]
   1aae4:	cmp	r3, #61	; 0x3d
   1aae8:	beq	1ac14 <fputs@plt+0x9b00>
   1aaec:	cmp	r3, #62	; 0x3e
   1aaf0:	beq	1aa94 <fputs@plt+0x9980>
   1aaf4:	cmp	r3, #60	; 0x3c
   1aaf8:	moveq	r3, #87	; 0x57
   1aafc:	movne	r3, #82	; 0x52
   1ab00:	streq	r3, [r1]
   1ab04:	strne	r3, [r2]
   1ab08:	moveq	r1, #2
   1ab0c:	movne	r1, #1
   1ab10:	b	1a5d0 <fputs@plt+0x94bc>
   1ab14:	ldrb	r3, [r0, #1]
   1ab18:	cmp	r3, #0
   1ab1c:	movne	lr, #1
   1ab20:	movne	r1, lr
   1ab24:	bne	1ab40 <fputs@plt+0x9a2c>
   1ab28:	b	1ad74 <fputs@plt+0x9c60>
   1ab2c:	add	r1, r1, #1
   1ab30:	mov	lr, r1
   1ab34:	ldrb	r3, [r0, r1]
   1ab38:	cmp	r3, #0
   1ab3c:	beq	1a7c8 <fputs@plt+0x96b4>
   1ab40:	cmp	ip, r3
   1ab44:	bne	1ab2c <fputs@plt+0x9a18>
   1ab48:	add	lr, r0, lr
   1ab4c:	ldrb	r3, [lr, #1]
   1ab50:	cmp	r3, ip
   1ab54:	bne	1acf8 <fputs@plt+0x9be4>
   1ab58:	add	r1, r1, #1
   1ab5c:	b	1ab2c <fputs@plt+0x9a18>
   1ab60:	mov	r3, #93	; 0x5d
   1ab64:	str	r3, [r1]
   1ab68:	mov	r1, #1
   1ab6c:	b	1a5d0 <fputs@plt+0x94bc>
   1ab70:	mov	r3, #91	; 0x5b
   1ab74:	str	r3, [r1]
   1ab78:	mov	r1, #1
   1ab7c:	b	1a5d0 <fputs@plt+0x94bc>
   1ab80:	mov	r3, #79	; 0x4f
   1ab84:	str	r3, [r1]
   1ab88:	ldrb	r3, [r0, #1]
   1ab8c:	cmp	r3, #61	; 0x3d
   1ab90:	bne	1a730 <fputs@plt+0x961c>
   1ab94:	mov	r1, #2
   1ab98:	b	1a5d0 <fputs@plt+0x94bc>
   1ab9c:	ldrb	r3, [r0, #1]
   1aba0:	and	r3, r3, #223	; 0xdf
   1aba4:	cmp	r3, #88	; 0x58
   1aba8:	bne	1a604 <fputs@plt+0x94f0>
   1abac:	ldrb	r1, [r0, #2]
   1abb0:	ldr	r3, [pc, #604]	; 1ae14 <fputs@plt+0x9d00>
   1abb4:	add	r3, pc, r3
   1abb8:	add	r1, r3, r1
   1abbc:	ldrb	r1, [r1, #64]	; 0x40
   1abc0:	tst	r1, #8
   1abc4:	beq	1a604 <fputs@plt+0x94f0>
   1abc8:	ldrb	r2, [r0, #3]
   1abcc:	add	r2, r3, r2
   1abd0:	ldrb	r2, [r2, #64]	; 0x40
   1abd4:	tst	r2, #8
   1abd8:	beq	1add4 <fputs@plt+0x9cc0>
   1abdc:	add	r0, r0, #3
   1abe0:	mov	r2, r3
   1abe4:	mov	r1, #3
   1abe8:	ldrb	r3, [r0, #1]!
   1abec:	add	r1, r1, #1
   1abf0:	add	r3, r2, r3
   1abf4:	ldrb	r3, [r3, #64]	; 0x40
   1abf8:	tst	r3, #8
   1abfc:	bne	1abe8 <fputs@plt+0x9ad4>
   1ac00:	b	1a5d0 <fputs@plt+0x94bc>
   1ac04:	mov	r3, #83	; 0x53
   1ac08:	str	r3, [r1]
   1ac0c:	mov	r1, #2
   1ac10:	b	1a5d0 <fputs@plt+0x94bc>
   1ac14:	mov	r3, #81	; 0x51
   1ac18:	str	r3, [r1]
   1ac1c:	mov	r1, #2
   1ac20:	b	1a5d0 <fputs@plt+0x94bc>
   1ac24:	add	r4, r1, #1
   1ac28:	ldr	r5, [pc, #488]	; 1ae18 <fputs@plt+0x9d04>
   1ac2c:	ldrb	r3, [r0, r4]
   1ac30:	add	r5, pc, r5
   1ac34:	add	lr, r0, r4
   1ac38:	add	r3, r5, r3
   1ac3c:	ldrb	r3, [r3, #64]	; 0x40
   1ac40:	tst	r3, #4
   1ac44:	beq	1adac <fputs@plt+0x9c98>
   1ac48:	add	r1, r1, #2
   1ac4c:	add	ip, r0, r1
   1ac50:	mov	r1, r4
   1ac54:	ldrb	r3, [ip]
   1ac58:	add	r1, r1, #1
   1ac5c:	mov	lr, ip
   1ac60:	add	r3, r5, r3
   1ac64:	add	ip, ip, #1
   1ac68:	ldrb	r3, [r3, #64]	; 0x40
   1ac6c:	mov	r4, r1
   1ac70:	tst	r3, #4
   1ac74:	bne	1ac54 <fputs@plt+0x9b40>
   1ac78:	mov	r3, #133	; 0x85
   1ac7c:	str	r3, [r2]
   1ac80:	b	1a63c <fputs@plt+0x9528>
   1ac84:	ldrb	r3, [r0, #2]
   1ac88:	cmp	r3, #10
   1ac8c:	cmpne	r3, #0
   1ac90:	beq	1adcc <fputs@plt+0x9cb8>
   1ac94:	add	r0, r0, #2
   1ac98:	mov	r1, #2
   1ac9c:	ldrb	r3, [r0, #1]!
   1aca0:	add	r1, r1, #1
   1aca4:	cmp	r3, #0
   1aca8:	cmpne	r3, #10
   1acac:	bne	1ac9c <fputs@plt+0x9b88>
   1acb0:	b	1a974 <fputs@plt+0x9860>
   1acb4:	ldrb	r3, [r0, #2]
   1acb8:	cmp	r3, #0
   1acbc:	addne	r0, r0, #3
   1acc0:	movne	r1, #3
   1acc4:	bne	1acdc <fputs@plt+0x9bc8>
   1acc8:	b	1aa78 <fputs@plt+0x9964>
   1accc:	cmp	r3, #0
   1acd0:	add	r0, r0, #1
   1acd4:	beq	1a974 <fputs@plt+0x9860>
   1acd8:	add	r1, r1, #1
   1acdc:	cmp	r3, #42	; 0x2a
   1ace0:	ldrb	r3, [r0]
   1ace4:	bne	1accc <fputs@plt+0x9bb8>
   1ace8:	cmp	r3, #47	; 0x2f
   1acec:	bne	1accc <fputs@plt+0x9bb8>
   1acf0:	add	r1, r1, #1
   1acf4:	b	1a974 <fputs@plt+0x9860>
   1acf8:	cmp	ip, #39	; 0x27
   1acfc:	moveq	r3, #97	; 0x61
   1ad00:	addeq	r1, r1, #1
   1ad04:	streq	r3, [r2]
   1ad08:	movne	r3, #27
   1ad0c:	addne	r1, r1, #1
   1ad10:	strne	r3, [r2]
   1ad14:	b	1a5d0 <fputs@plt+0x94bc>
   1ad18:	mov	r3, #27
   1ad1c:	str	r3, [r2]
   1ad20:	pop	{r4, r5, lr}
   1ad24:	b	1a264 <fputs@plt+0x9150>
   1ad28:	ldr	r4, [pc, #236]	; 1ae1c <fputs@plt+0x9d08>
   1ad2c:	add	r0, r0, r1
   1ad30:	add	r4, pc, r4
   1ad34:	b	1ad50 <fputs@plt+0x9c3c>
   1ad38:	ldrb	lr, [lr, #64]	; 0x40
   1ad3c:	tst	lr, #1
   1ad40:	bne	1ad88 <fputs@plt+0x9c74>
   1ad44:	cmp	r3, #41	; 0x29
   1ad48:	beq	1ad90 <fputs@plt+0x9c7c>
   1ad4c:	mov	r1, ip
   1ad50:	ldrb	r3, [r0, #1]!
   1ad54:	add	ip, r1, #1
   1ad58:	cmp	r3, #0
   1ad5c:	add	lr, r4, r3
   1ad60:	bne	1ad38 <fputs@plt+0x9c24>
   1ad64:	mov	r3, #161	; 0xa1
   1ad68:	mov	r1, ip
   1ad6c:	str	r3, [r2]
   1ad70:	b	1a5d0 <fputs@plt+0x94bc>
   1ad74:	mov	r1, #1
   1ad78:	b	1a7c8 <fputs@plt+0x96b4>
   1ad7c:	tst	r1, #1
   1ad80:	bne	1a8f4 <fputs@plt+0x97e0>
   1ad84:	b	1a92c <fputs@plt+0x9818>
   1ad88:	cmp	r3, #41	; 0x29
   1ad8c:	bne	1ad64 <fputs@plt+0x9c50>
   1ad90:	add	r1, r1, #2
   1ad94:	b	1a5d0 <fputs@plt+0x94bc>
   1ad98:	mov	r1, #1
   1ad9c:	mov	r3, #27
   1ada0:	b	1a5cc <fputs@plt+0x94b8>
   1ada4:	mov	r1, r3
   1ada8:	b	1a6dc <fputs@plt+0x95c8>
   1adac:	mov	r1, r4
   1adb0:	b	1ac78 <fputs@plt+0x9b64>
   1adb4:	cmp	r3, #39	; 0x27
   1adb8:	moveq	r1, #2
   1adbc:	beq	1a92c <fputs@plt+0x9818>
   1adc0:	add	ip, r0, #2
   1adc4:	mov	r1, #2
   1adc8:	b	1a8f4 <fputs@plt+0x97e0>
   1adcc:	mov	r1, #2
   1add0:	b	1a974 <fputs@plt+0x9860>
   1add4:	mov	r1, #3
   1add8:	b	1a5d0 <fputs@plt+0x94bc>
   1addc:			; <UNDEFINED> instruction: 0x000766bc
   1ade0:	andeq	r6, r7, r8, lsr #12
   1ade4:	ldrdeq	r6, [r7], -r0
   1ade8:			; <UNDEFINED> instruction: 0x000765b4
   1adec:	andeq	r6, r7, r8, ror #10
   1adf0:	andeq	r6, r7, r8, lsr #10
   1adf4:	ldrdeq	r6, [r7], -r4
   1adf8:	andeq	r6, r7, ip, ror #8
   1adfc:	andeq	r6, r7, r4, lsr #7
   1ae00:	andeq	r6, r7, r0, lsl r3
   1ae04:	andeq	r6, r7, r4, lsl #5
   1ae08:	andeq	r6, r7, r8, lsr r2
   1ae0c:	strdeq	r6, [r7], -ip
   1ae10:	andeq	r6, r7, r4, lsl r1
   1ae14:	andeq	r6, r7, ip
   1ae18:	muleq	r7, r0, pc	; <UNPREDICTABLE>
   1ae1c:	muleq	r7, r0, lr
   1ae20:	push	{r4, lr}
   1ae24:	subs	r4, r0, #0
   1ae28:	beq	1ae64 <fputs@plt+0x9d50>
   1ae2c:	ldr	r3, [r4]
   1ae30:	cmp	r3, #0
   1ae34:	beq	1ae64 <fputs@plt+0x9d50>
   1ae38:	ldr	r1, [r4, #8]
   1ae3c:	cmp	r1, #0
   1ae40:	blt	1ae64 <fputs@plt+0x9d50>
   1ae44:	ldr	r0, [r4, #4]
   1ae48:	blx	r3
   1ae4c:	cmp	r0, #0
   1ae50:	mvneq	r3, #0
   1ae54:	ldrne	r3, [r4, #8]
   1ae58:	addne	r3, r3, #1
   1ae5c:	str	r3, [r4, #8]
   1ae60:	pop	{r4, pc}
   1ae64:	mov	r0, #0
   1ae68:	pop	{r4, pc}
   1ae6c:	ldr	r0, [r0, #4]
   1ae70:	add	r0, r0, #380	; 0x17c
   1ae74:	b	1ae20 <fputs@plt+0x9d0c>
   1ae78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ae7c:	ldr	r8, [r0, #20]
   1ae80:	cmp	r8, #0
   1ae84:	ble	1af24 <fputs@plt+0x9e10>
   1ae88:	ldr	r9, [r0, #16]
   1ae8c:	ldr	r7, [pc, #160]	; 1af34 <fputs@plt+0x9e20>
   1ae90:	ldr	r4, [pc, #160]	; 1af38 <fputs@plt+0x9e24>
   1ae94:	add	r7, pc, r7
   1ae98:	add	r4, pc, r4
   1ae9c:	mov	r6, r9
   1aea0:	mov	r5, #0
   1aea4:	ldr	r0, [r6, #4]
   1aea8:	cmp	r0, #0
   1aeac:	beq	1af14 <fputs@plt+0x9e00>
   1aeb0:	cmp	r1, #0
   1aeb4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1aeb8:	ldr	ip, [r9, r5, lsl #4]
   1aebc:	ldrb	r2, [r1]
   1aec0:	ldrb	r3, [ip]
   1aec4:	add	lr, r7, r2
   1aec8:	add	r3, r7, r3
   1aecc:	ldrb	lr, [lr, #336]	; 0x150
   1aed0:	ldrb	r3, [r3, #336]	; 0x150
   1aed4:	cmp	lr, r3
   1aed8:	bne	1af14 <fputs@plt+0x9e00>
   1aedc:	cmp	r2, #0
   1aee0:	beq	1af30 <fputs@plt+0x9e1c>
   1aee4:	mov	lr, r1
   1aee8:	b	1aef4 <fputs@plt+0x9de0>
   1aeec:	cmp	r2, #0
   1aef0:	beq	1af2c <fputs@plt+0x9e18>
   1aef4:	ldrb	r2, [lr, #1]!
   1aef8:	ldrb	r3, [ip, #1]!
   1aefc:	add	sl, r4, r2
   1af00:	add	r3, r4, r3
   1af04:	ldrb	sl, [sl, #336]	; 0x150
   1af08:	ldrb	r3, [r3, #336]	; 0x150
   1af0c:	cmp	sl, r3
   1af10:	beq	1aeec <fputs@plt+0x9dd8>
   1af14:	add	r5, r5, #1
   1af18:	cmp	r5, r8
   1af1c:	add	r6, r6, #16
   1af20:	bne	1aea4 <fputs@plt+0x9d90>
   1af24:	mov	r0, #0
   1af28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1af2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1af30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1af34:	andeq	r5, r7, ip, lsr #26
   1af38:	andeq	r5, r7, r8, lsr #26
   1af3c:	subs	r3, r1, #0
   1af40:	bxle	lr
   1af44:	ldr	r2, [pc, #324]	; 1b090 <fputs@plt+0x9f7c>
   1af48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af4c:	sub	sp, sp, #20
   1af50:	add	r2, pc, r2
   1af54:	ldr	r5, [pc, #312]	; 1b094 <fputs@plt+0x9f80>
   1af58:	ldr	r7, [pc, #312]	; 1b098 <fputs@plt+0x9f84>
   1af5c:	ldr	r4, [pc, #312]	; 1b09c <fputs@plt+0x9f88>
   1af60:	rsb	r3, r3, r3, lsl #3
   1af64:	str	r2, [sp, #8]
   1af68:	ldr	r2, [pc, #304]	; 1b0a0 <fputs@plt+0x9f8c>
   1af6c:	mov	r8, r0
   1af70:	add	r5, pc, r5
   1af74:	add	r7, pc, r7
   1af78:	add	r4, pc, r4
   1af7c:	add	r2, pc, r2
   1af80:	add	r3, r0, r3, lsl #2
   1af84:	str	r2, [sp, #12]
   1af88:	str	r3, [sp, #4]
   1af8c:	ldr	r6, [r8, #20]
   1af90:	cmp	r6, #0
   1af94:	moveq	r3, #0
   1af98:	beq	1afa8 <fputs@plt+0x9e94>
   1af9c:	mov	r0, r6
   1afa0:	bl	10f58 <strlen@plt>
   1afa4:	bic	r3, r0, #-1073741824	; 0xc0000000
   1afa8:	ldrb	r2, [r6]
   1afac:	add	r2, r5, r2
   1afb0:	ldrb	r9, [r2, #336]	; 0x150
   1afb4:	ldr	r2, [pc, #232]	; 1b0a4 <fputs@plt+0x9f90>
   1afb8:	add	r3, r9, r3
   1afbc:	smull	r1, r2, r2, r3
   1afc0:	add	r2, r2, r3
   1afc4:	asr	sl, r3, #31
   1afc8:	rsb	sl, sl, r2, asr #4
   1afcc:	add	r2, sl, sl, lsl #1
   1afd0:	rsb	sl, sl, r2, lsl #3
   1afd4:	sub	sl, r3, sl
   1afd8:	ldr	r3, [sp, #8]
   1afdc:	lsl	sl, sl, #2
   1afe0:	add	r3, r3, sl
   1afe4:	ldr	fp, [r3, #24]
   1afe8:	cmp	fp, #0
   1afec:	beq	1b050 <fputs@plt+0x9f3c>
   1aff0:	mov	lr, fp
   1aff4:	ldr	r1, [lr, #20]
   1aff8:	ldrb	r3, [r1]
   1affc:	add	r2, r7, r3
   1b000:	ldrb	r2, [r2, #336]	; 0x150
   1b004:	cmp	r2, r9
   1b008:	bne	1b044 <fputs@plt+0x9f30>
   1b00c:	cmp	r3, #0
   1b010:	beq	1b080 <fputs@plt+0x9f6c>
   1b014:	mov	r0, r6
   1b018:	b	1b024 <fputs@plt+0x9f10>
   1b01c:	cmp	r2, #0
   1b020:	beq	1b080 <fputs@plt+0x9f6c>
   1b024:	ldrb	r2, [r1, #1]!
   1b028:	ldrb	r3, [r0, #1]!
   1b02c:	add	ip, r4, r2
   1b030:	add	r3, r4, r3
   1b034:	ldrb	ip, [ip, #336]	; 0x150
   1b038:	ldrb	r3, [r3, #336]	; 0x150
   1b03c:	cmp	ip, r3
   1b040:	beq	1b01c <fputs@plt+0x9f08>
   1b044:	ldr	lr, [lr, #24]
   1b048:	cmp	lr, #0
   1b04c:	bne	1aff4 <fputs@plt+0x9ee0>
   1b050:	ldr	r3, [sp, #12]
   1b054:	str	fp, [r8, #24]
   1b058:	add	sl, r3, sl
   1b05c:	mov	r3, #0
   1b060:	str	r3, [r8, #8]
   1b064:	str	r8, [sl, #24]
   1b068:	ldr	r3, [sp, #4]
   1b06c:	add	r8, r8, #28
   1b070:	cmp	r8, r3
   1b074:	bne	1af8c <fputs@plt+0x9e78>
   1b078:	add	sp, sp, #20
   1b07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b080:	ldr	r3, [lr, #8]
   1b084:	str	r3, [r8, #8]
   1b088:	str	r8, [lr, #8]
   1b08c:	b	1b068 <fputs@plt+0x9f54>
   1b090:	strdeq	r3, [r9], -r8
   1b094:	andeq	r5, r7, r0, asr ip
   1b098:	andeq	r5, r7, ip, asr #24
   1b09c:	andeq	r5, r7, r8, asr #24
   1b0a0:	andeq	r3, r9, ip, asr #17
   1b0a4:	andslt	r4, r6, #-1879048180	; 0x9000000c
   1b0a8:	push	{r4, r5, r6, r7, r8, lr}
   1b0ac:	mov	r5, r2
   1b0b0:	ldr	r4, [r2, #4]
   1b0b4:	mov	r6, r0
   1b0b8:	mov	r7, r1
   1b0bc:	mov	r0, r4
   1b0c0:	mov	r2, #40	; 0x28
   1b0c4:	mov	r1, #0
   1b0c8:	bl	10ee0 <memset@plt>
   1b0cc:	ldr	r3, [r5]
   1b0d0:	add	r0, r4, #40	; 0x28
   1b0d4:	str	r3, [r4, #4]
   1b0d8:	ldr	r2, [r6, #28]
   1b0dc:	str	r5, [r4]
   1b0e0:	str	r0, [r4, #8]
   1b0e4:	mov	r1, #0
   1b0e8:	bl	10ee0 <memset@plt>
   1b0ec:	mov	r3, #1
   1b0f0:	str	r6, [r4, #28]
   1b0f4:	str	r7, [r4, #20]
   1b0f8:	mov	r2, r5
   1b0fc:	mov	r1, r7
   1b100:	mov	r0, r6
   1b104:	strh	r3, [r4, #24]
   1b108:	pop	{r4, r5, r6, r7, r8, lr}
   1b10c:	b	1b110 <fputs@plt+0x9ffc>
   1b110:	ldr	r3, [r2, #4]
   1b114:	push	{lr}		; (str lr, [sp, #-4]!)
   1b118:	ldr	lr, [r3]
   1b11c:	cmp	lr, #0
   1b120:	beq	1b148 <fputs@plt+0xa034>
   1b124:	ldrh	r2, [r3, #26]
   1b128:	ldr	r1, [r0, #12]
   1b12c:	mov	ip, r0
   1b130:	add	r1, r1, #1
   1b134:	add	r2, r2, #1
   1b138:	str	r1, [ip, #12]
   1b13c:	mov	r0, r3
   1b140:	strh	r2, [r3, #26]
   1b144:	pop	{pc}		; (ldr pc, [sp], #4)
   1b148:	pop	{lr}		; (ldr lr, [sp], #4)
   1b14c:	b	1b0a8 <fputs@plt+0x9f94>
   1b150:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b154:	sub	sp, sp, #132	; 0x84
   1b158:	mov	r6, r0
   1b15c:	mov	r2, #128	; 0x80
   1b160:	mov	r0, sp
   1b164:	mov	r1, #0
   1b168:	bl	10ee0 <memset@plt>
   1b16c:	cmp	r6, #0
   1b170:	beq	1b228 <fputs@plt+0xa114>
   1b174:	mov	r3, #0
   1b178:	mov	r9, sp
   1b17c:	mov	r7, r3
   1b180:	ldr	r8, [r6, #12]
   1b184:	mov	r5, r9
   1b188:	mov	r4, #0
   1b18c:	str	r7, [r6, #12]
   1b190:	b	1b1b0 <fputs@plt+0xa09c>
   1b194:	bl	17ba8 <fputs@plt+0x6a94>
   1b198:	add	r4, r4, #1
   1b19c:	cmp	r4, #31
   1b1a0:	str	r7, [r5], #4
   1b1a4:	mov	r6, r0
   1b1a8:	beq	1b1dc <fputs@plt+0xa0c8>
   1b1ac:	ldr	r3, [r5]
   1b1b0:	subs	r0, r3, #0
   1b1b4:	mov	r1, r6
   1b1b8:	bne	1b194 <fputs@plt+0xa080>
   1b1bc:	add	r3, sp, #128	; 0x80
   1b1c0:	add	r4, r3, r4, lsl #2
   1b1c4:	cmp	r8, #0
   1b1c8:	str	r6, [r4, #-128]	; 0xffffff80
   1b1cc:	beq	1b1f4 <fputs@plt+0xa0e0>
   1b1d0:	mov	r6, r8
   1b1d4:	ldr	r3, [sp]
   1b1d8:	b	1b180 <fputs@plt+0xa06c>
   1b1dc:	mov	r1, r0
   1b1e0:	ldr	r0, [sp, #124]	; 0x7c
   1b1e4:	bl	17ba8 <fputs@plt+0x6a94>
   1b1e8:	cmp	r8, #0
   1b1ec:	str	r0, [sp, #124]	; 0x7c
   1b1f0:	bne	1b1d0 <fputs@plt+0xa0bc>
   1b1f4:	ldm	sp, {r3, r6}
   1b1f8:	add	r4, sp, #4
   1b1fc:	add	r5, sp, #124	; 0x7c
   1b200:	b	1b208 <fputs@plt+0xa0f4>
   1b204:	ldr	r6, [r4, #4]!
   1b208:	mov	r0, r3
   1b20c:	mov	r1, r6
   1b210:	bl	17ba8 <fputs@plt+0x6a94>
   1b214:	cmp	r5, r4
   1b218:	mov	r3, r0
   1b21c:	bne	1b204 <fputs@plt+0xa0f0>
   1b220:	add	sp, sp, #132	; 0x84
   1b224:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b228:	mov	r3, r6
   1b22c:	b	1b1f8 <fputs@plt+0xa0e4>
   1b230:	ldr	ip, [r0, #64]	; 0x40
   1b234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b238:	sub	sp, sp, #28
   1b23c:	ldr	r2, [ip]
   1b240:	cmp	r2, #0
   1b244:	beq	1b258 <fputs@plt+0xa144>
   1b248:	ldrb	r3, [r0, #17]
   1b24c:	sub	r3, r3, #1
   1b250:	cmp	r3, #2
   1b254:	bhi	1b268 <fputs@plt+0xa154>
   1b258:	mov	r4, #0
   1b25c:	mov	r0, r4
   1b260:	add	sp, sp, #28
   1b264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b268:	mov	sl, r0
   1b26c:	mov	r5, r1
   1b270:	ldr	r3, [r2, #24]
   1b274:	mov	r0, ip
   1b278:	add	r1, sp, #16
   1b27c:	ldr	fp, [sl, #160]	; 0xa0
   1b280:	blx	r3
   1b284:	subs	r4, r0, #0
   1b288:	bne	1b25c <fputs@plt+0xa148>
   1b28c:	umull	r6, r7, r5, fp
   1b290:	ldrd	r2, [sp, #16]
   1b294:	asr	r9, fp, #31
   1b298:	mla	r7, r5, r9, r7
   1b29c:	cmp	r7, r3
   1b2a0:	cmpeq	r6, r2
   1b2a4:	beq	1b25c <fputs@plt+0xa148>
   1b2a8:	cmp	r6, r2
   1b2ac:	sbcs	r1, r7, r3
   1b2b0:	blt	1b2d0 <fputs@plt+0xa1bc>
   1b2b4:	adds	r2, r2, fp
   1b2b8:	adc	r3, r3, r9
   1b2bc:	cmp	r6, r2
   1b2c0:	sbcs	r3, r7, r3
   1b2c4:	bge	1b2fc <fputs@plt+0xa1e8>
   1b2c8:	str	r5, [sl, #36]	; 0x24
   1b2cc:	b	1b25c <fputs@plt+0xa148>
   1b2d0:	ldr	r1, [sl, #64]	; 0x40
   1b2d4:	mov	r2, r6
   1b2d8:	mov	r0, r1
   1b2dc:	ldr	r1, [r1]
   1b2e0:	mov	r3, r7
   1b2e4:	ldr	r1, [r1, #16]
   1b2e8:	blx	r1
   1b2ec:	cmp	r0, #0
   1b2f0:	beq	1b2c8 <fputs@plt+0xa1b4>
   1b2f4:	mov	r4, r0
   1b2f8:	b	1b25c <fputs@plt+0xa148>
   1b2fc:	ldr	r3, [sl, #208]	; 0xd0
   1b300:	mov	r2, fp
   1b304:	mov	r1, r4
   1b308:	mov	r0, r3
   1b30c:	str	r3, [sp, #12]
   1b310:	bl	10ee0 <memset@plt>
   1b314:	ldr	r0, [sl, #64]	; 0x40
   1b318:	ldr	r3, [sp, #12]
   1b31c:	subs	r6, r6, fp
   1b320:	mov	r1, r3
   1b324:	ldr	r3, [r0]
   1b328:	sbc	r7, r7, r9
   1b32c:	mov	r2, fp
   1b330:	strd	r6, [sp]
   1b334:	ldr	r3, [r3, #12]
   1b338:	blx	r3
   1b33c:	b	1b2ec <fputs@plt+0xa1d8>
   1b340:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b344:	sub	sp, sp, #164	; 0xa4
   1b348:	mov	r5, r0
   1b34c:	mov	r2, #160	; 0xa0
   1b350:	mov	r0, sp
   1b354:	mov	r1, #0
   1b358:	bl	10ee0 <memset@plt>
   1b35c:	cmp	r5, #0
   1b360:	mov	r8, sp
   1b364:	beq	1b3e0 <fputs@plt+0xa2cc>
   1b368:	mov	r0, #0
   1b36c:	mov	r7, r0
   1b370:	cmp	r0, #0
   1b374:	ldr	r9, [r5, #8]
   1b378:	str	r7, [r5, #8]
   1b37c:	beq	1b3d4 <fputs@plt+0xa2c0>
   1b380:	mov	r4, r8
   1b384:	mov	r6, #0
   1b388:	mov	r1, r5
   1b38c:	bl	17c84 <fputs@plt+0x6b70>
   1b390:	str	r7, [r4]
   1b394:	add	r6, r6, #1
   1b398:	mov	r5, r0
   1b39c:	ldr	r0, [r4, #4]!
   1b3a0:	cmp	r0, #0
   1b3a4:	bne	1b388 <fputs@plt+0xa274>
   1b3a8:	add	r3, sp, #160	; 0xa0
   1b3ac:	add	r6, r3, r6, lsl #2
   1b3b0:	cmp	r9, #0
   1b3b4:	str	r5, [r6, #-160]	; 0xffffff60
   1b3b8:	beq	1b3dc <fputs@plt+0xa2c8>
   1b3bc:	ldr	r0, [sp]
   1b3c0:	mov	r5, r9
   1b3c4:	cmp	r0, #0
   1b3c8:	ldr	r9, [r5, #8]
   1b3cc:	str	r7, [r5, #8]
   1b3d0:	bne	1b380 <fputs@plt+0xa26c>
   1b3d4:	mov	r6, r0
   1b3d8:	b	1b3a8 <fputs@plt+0xa294>
   1b3dc:	ldr	r5, [sp]
   1b3e0:	add	r6, sp, #156	; 0x9c
   1b3e4:	mov	r3, #0
   1b3e8:	b	1b3f0 <fputs@plt+0xa2dc>
   1b3ec:	ldr	r5, [r8, #4]!
   1b3f0:	mov	r0, r3
   1b3f4:	mov	r1, r5
   1b3f8:	bl	17c84 <fputs@plt+0x6b70>
   1b3fc:	cmp	r8, r6
   1b400:	mov	r3, r0
   1b404:	bne	1b3ec <fputs@plt+0xa2d8>
   1b408:	add	sp, sp, #164	; 0xa4
   1b40c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b410:	ldr	r0, [pc, #16]	; 1b428 <fputs@plt+0xa314>
   1b414:	mov	r2, #100	; 0x64
   1b418:	add	r0, pc, r0
   1b41c:	add	r0, r0, #116	; 0x74
   1b420:	mov	r1, #0
   1b424:	b	10ee0 <memset@plt>
   1b428:	andeq	r3, r9, r0, lsr r4
   1b42c:	push	{r4, lr}
   1b430:	mov	r2, #100	; 0x64
   1b434:	ldr	r4, [pc, #88]	; 1b494 <fputs@plt+0xa380>
   1b438:	mov	r1, #0
   1b43c:	add	r4, pc, r4
   1b440:	add	r0, r4, #116	; 0x74
   1b444:	bl	10ee0 <memset@plt>
   1b448:	ldr	r3, [pc, #72]	; 1b498 <fputs@plt+0xa384>
   1b44c:	add	r3, pc, r3
   1b450:	ldr	r2, [r3, #204]	; 0xcc
   1b454:	cmp	r2, #0
   1b458:	moveq	r2, #1
   1b45c:	movne	r2, #0
   1b460:	str	r2, [r4, #172]	; 0xac
   1b464:	bne	1b474 <fputs@plt+0xa360>
   1b468:	ldr	r3, [r3, #212]	; 0xd4
   1b46c:	cmp	r3, #0
   1b470:	strne	r3, [r4, #176]	; 0xb0
   1b474:	ldr	r3, [pc, #32]	; 1b49c <fputs@plt+0xa388>
   1b478:	mov	r1, #10
   1b47c:	add	r3, pc, r3
   1b480:	mov	r2, #1
   1b484:	str	r1, [r3, #128]	; 0x80
   1b488:	str	r2, [r3, #168]	; 0xa8
   1b48c:	mov	r0, #0
   1b490:	pop	{r4, pc}
   1b494:	andeq	r3, r9, ip, lsl #8
   1b498:	andeq	lr, r8, ip, lsr #26
   1b49c:	andeq	r3, r9, ip, asr #7
   1b4a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b4a4:	sub	sp, sp, #12
   1b4a8:	ldrd	r4, [r0, #40]	; 0x28
   1b4ac:	ldrd	r6, [sp, #48]	; 0x30
   1b4b0:	str	r2, [sp, #4]
   1b4b4:	mov	r8, r0
   1b4b8:	cmp	r5, r7
   1b4bc:	cmpeq	r4, r6
   1b4c0:	movne	r3, #1
   1b4c4:	moveq	r3, #0
   1b4c8:	orrs	r2, r6, r7
   1b4cc:	orreq	r3, r3, #1
   1b4d0:	cmp	r3, #0
   1b4d4:	mov	sl, r1
   1b4d8:	bne	1b570 <fputs@plt+0xa45c>
   1b4dc:	ldr	r4, [r0, #4]
   1b4e0:	ldr	r5, [r0, #48]	; 0x30
   1b4e4:	mov	r2, r4
   1b4e8:	asr	r3, r4, #31
   1b4ec:	mov	r0, r6
   1b4f0:	mov	r1, r7
   1b4f4:	bl	8eb10 <fputs@plt+0x7d9fc>
   1b4f8:	ldr	r9, [sp, #4]
   1b4fc:	mov	r0, r2
   1b500:	b	1b520 <fputs@plt+0xa40c>
   1b504:	ldr	r5, [r5]
   1b508:	mov	r0, #0
   1b50c:	cmp	r5, r0
   1b510:	beq	1b550 <fputs@plt+0xa43c>
   1b514:	cmp	r9, r0
   1b518:	beq	1b550 <fputs@plt+0xa43c>
   1b51c:	ldr	r4, [r8, #4]
   1b520:	sub	r4, r4, r0
   1b524:	cmp	r9, r4
   1b528:	movlt	fp, r9
   1b52c:	movge	fp, r4
   1b530:	add	r1, r5, #4
   1b534:	add	r1, r1, r0
   1b538:	mov	r2, fp
   1b53c:	mov	r0, sl
   1b540:	bl	10f7c <memcpy@plt>
   1b544:	subs	r9, r9, r4
   1b548:	add	sl, sl, fp
   1b54c:	bpl	1b504 <fputs@plt+0xa3f0>
   1b550:	ldr	r3, [sp, #4]
   1b554:	mov	r0, #0
   1b558:	adds	r6, r6, r3
   1b55c:	adc	r7, r7, r3, asr #31
   1b560:	str	r5, [r8, #48]	; 0x30
   1b564:	strd	r6, [r8, #40]	; 0x28
   1b568:	add	sp, sp, #12
   1b56c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b570:	ldr	r4, [r0, #4]
   1b574:	ldr	r5, [r0, #16]
   1b578:	mov	r2, r4
   1b57c:	cmp	r5, #0
   1b580:	asr	r3, r4, #31
   1b584:	beq	1b4ec <fputs@plt+0xa3d8>
   1b588:	cmp	r6, r4
   1b58c:	sbcs	r1, r7, r3
   1b590:	blt	1b4ec <fputs@plt+0xa3d8>
   1b594:	mov	r0, r4
   1b598:	mov	r1, r3
   1b59c:	b	1b5b4 <fputs@plt+0xa4a0>
   1b5a0:	adds	r0, r0, r2
   1b5a4:	adc	r1, r1, r3
   1b5a8:	cmp	r6, r0
   1b5ac:	sbcs	ip, r7, r1
   1b5b0:	blt	1b4ec <fputs@plt+0xa3d8>
   1b5b4:	ldr	r5, [r5]
   1b5b8:	cmp	r5, #0
   1b5bc:	bne	1b5a0 <fputs@plt+0xa48c>
   1b5c0:	b	1b4ec <fputs@plt+0xa3d8>
   1b5c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b5c8:	subs	r9, r1, #0
   1b5cc:	ldr	r7, [r0, #16]
   1b5d0:	sub	sp, sp, #12
   1b5d4:	mov	r6, r0
   1b5d8:	ldr	r8, [r0, #20]
   1b5dc:	ldr	r2, [r7, #160]	; 0xa0
   1b5e0:	beq	1b648 <fputs@plt+0xa534>
   1b5e4:	ldr	r0, [r7, #216]	; 0xd8
   1b5e8:	sub	r9, r9, #1
   1b5ec:	ldr	r1, [r6, #4]
   1b5f0:	ldrh	r3, [r0, #66]	; 0x42
   1b5f4:	ldr	r0, [r0, #8]
   1b5f8:	and	ip, r3, #65024	; 0xfe00
   1b5fc:	lsl	r3, r3, #16
   1b600:	and	r3, r3, #65536	; 0x10000
   1b604:	orr	r3, ip, r3
   1b608:	add	r4, r3, #24
   1b60c:	ldr	ip, [r0]
   1b610:	asr	fp, r4, #31
   1b614:	umull	r4, r5, r9, r4
   1b618:	mla	r5, r9, fp, r5
   1b61c:	adds	r4, r4, #56	; 0x38
   1b620:	adc	r5, r5, #0
   1b624:	cmp	r2, r3
   1b628:	movge	r2, r3
   1b62c:	strd	r4, [sp]
   1b630:	ldr	r3, [ip, #8]
   1b634:	blx	r3
   1b638:	cmp	r8, #1
   1b63c:	beq	1b68c <fputs@plt+0xa578>
   1b640:	add	sp, sp, #12
   1b644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b648:	sub	r3, r8, #1
   1b64c:	ldr	r0, [r7, #64]	; 0x40
   1b650:	umull	r4, r5, r3, r2
   1b654:	ldr	r1, [r6, #4]
   1b658:	asr	fp, r2, #31
   1b65c:	mla	r5, r3, fp, r5
   1b660:	ldr	r3, [r0]
   1b664:	strd	r4, [sp]
   1b668:	ldr	r3, [r3, #8]
   1b66c:	blx	r3
   1b670:	ldr	r3, [pc, #104]	; 1b6e0 <fputs@plt+0xa5cc>
   1b674:	cmp	r0, r3
   1b678:	bne	1b638 <fputs@plt+0xa524>
   1b67c:	cmp	r8, #1
   1b680:	beq	1b694 <fputs@plt+0xa580>
   1b684:	mov	r0, r9
   1b688:	b	1b640 <fputs@plt+0xa52c>
   1b68c:	cmp	r0, #0
   1b690:	bne	1b6c4 <fputs@plt+0xa5b0>
   1b694:	ldr	r3, [r6, #4]
   1b698:	mov	r0, #0
   1b69c:	ldr	lr, [r3, #24]!
   1b6a0:	ldr	ip, [r3, #4]
   1b6a4:	ldr	r1, [r3, #8]
   1b6a8:	ldr	r3, [r3, #12]
   1b6ac:	str	lr, [r7, #112]	; 0x70
   1b6b0:	str	ip, [r7, #116]	; 0x74
   1b6b4:	str	r1, [r7, #120]	; 0x78
   1b6b8:	str	r3, [r7, #124]	; 0x7c
   1b6bc:	add	sp, sp, #12
   1b6c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6c4:	mvn	r3, #0
   1b6c8:	str	r3, [r7, #112]	; 0x70
   1b6cc:	str	r3, [r7, #116]	; 0x74
   1b6d0:	str	r3, [r7, #120]	; 0x78
   1b6d4:	str	r3, [r7, #124]	; 0x7c
   1b6d8:	add	sp, sp, #12
   1b6dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6e0:	andeq	r0, r0, sl, lsl #4
   1b6e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6e8:	sub	sp, sp, #12
   1b6ec:	mov	r4, #0
   1b6f0:	ldr	ip, [sp, #48]	; 0x30
   1b6f4:	ldr	lr, [sp, #52]	; 0x34
   1b6f8:	ldr	r9, [r3]
   1b6fc:	str	ip, [sp]
   1b700:	mov	r8, r1
   1b704:	ldr	r7, [ip]
   1b708:	sub	r5, lr, #2
   1b70c:	mov	ip, r4
   1b710:	mov	r1, r4
   1b714:	str	lr, [sp, #4]
   1b718:	cmp	r1, r2
   1b71c:	cmpge	ip, r7
   1b720:	bge	1b774 <fputs@plt+0xa660>
   1b724:	cmp	r1, r2
   1b728:	bge	1b798 <fputs@plt+0xa684>
   1b72c:	cmp	ip, r7
   1b730:	lsl	lr, r1, #1
   1b734:	blt	1b7ac <fputs@plt+0xa698>
   1b738:	ldrh	lr, [r8, lr]
   1b73c:	ldr	r6, [r0, lr, lsl #2]
   1b740:	add	r1, r1, #1
   1b744:	cmp	r1, r2
   1b748:	add	r4, r4, #1
   1b74c:	strh	lr, [r5, #2]!
   1b750:	bge	1b718 <fputs@plt+0xa604>
   1b754:	lsl	lr, r1, #1
   1b758:	ldrh	lr, [r8, lr]
   1b75c:	ldr	lr, [r0, lr, lsl #2]
   1b760:	cmp	lr, r6
   1b764:	addeq	r1, r1, #1
   1b768:	cmp	r1, r2
   1b76c:	cmpge	ip, r7
   1b770:	blt	1b724 <fputs@plt+0xa610>
   1b774:	str	r8, [r3]
   1b778:	ldr	r3, [sp]
   1b77c:	lsl	r2, r4, #1
   1b780:	ldr	r1, [sp, #4]
   1b784:	str	r4, [r3]
   1b788:	mov	r0, r8
   1b78c:	add	sp, sp, #12
   1b790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b794:	b	10f7c <memcpy@plt>
   1b798:	lsl	lr, ip, #1
   1b79c:	ldrh	lr, [r9, lr]
   1b7a0:	ldr	r6, [r0, lr, lsl #2]
   1b7a4:	add	ip, ip, #1
   1b7a8:	b	1b744 <fputs@plt+0xa630>
   1b7ac:	lsl	r6, ip, #1
   1b7b0:	ldrh	lr, [r8, lr]
   1b7b4:	ldrh	sl, [r9, r6]
   1b7b8:	ldr	r6, [r0, lr, lsl #2]
   1b7bc:	ldr	fp, [r0, sl, lsl #2]
   1b7c0:	cmp	r6, fp
   1b7c4:	bcc	1b740 <fputs@plt+0xa62c>
   1b7c8:	mov	r6, fp
   1b7cc:	mov	lr, sl
   1b7d0:	b	1b7a4 <fputs@plt+0xa690>
   1b7d4:	push	{r4, r5, r6, r7, r8, lr}
   1b7d8:	subs	r4, r0, #0
   1b7dc:	popeq	{r4, r5, r6, r7, r8, pc}
   1b7e0:	mov	r8, r2
   1b7e4:	sub	r7, r1, #1
   1b7e8:	b	1b814 <fputs@plt+0xa700>
   1b7ec:	bl	8e30c <fputs@plt+0x7d1f8>
   1b7f0:	mov	r1, r5
   1b7f4:	mov	r6, r0
   1b7f8:	mov	r0, r7
   1b7fc:	bl	8e4f8 <fputs@plt+0x7d3e4>
   1b800:	add	r4, r4, r6, lsl #2
   1b804:	ldr	r4, [r4, #12]
   1b808:	cmp	r4, #0
   1b80c:	mov	r7, r1
   1b810:	popeq	{r4, r5, r6, r7, r8, pc}
   1b814:	ldr	r5, [r4, #8]
   1b818:	mov	r0, r7
   1b81c:	subs	r1, r5, #0
   1b820:	bne	1b7ec <fputs@plt+0xa6d8>
   1b824:	ldr	r3, [r4]
   1b828:	cmp	r3, #4000	; 0xfa0
   1b82c:	bhi	1b84c <fputs@plt+0xa738>
   1b830:	add	r4, r4, r7, lsr #3
   1b834:	and	ip, r7, #7
   1b838:	ldrb	r3, [r4, #12]
   1b83c:	mov	r2, #1
   1b840:	bic	r3, r3, r2, lsl ip
   1b844:	strb	r3, [r4, #12]
   1b848:	pop	{r4, r5, r6, r7, r8, pc}
   1b84c:	add	r6, r4, #12
   1b850:	mov	r1, r6
   1b854:	mov	r2, #500	; 0x1f4
   1b858:	mov	r0, r8
   1b85c:	bl	10f7c <memcpy@plt>
   1b860:	mov	r0, r6
   1b864:	mov	r2, #500	; 0x1f4
   1b868:	mov	r1, r5
   1b86c:	ldr	r6, [pc, #144]	; 1b904 <fputs@plt+0xa7f0>
   1b870:	bl	10ee0 <memset@plt>
   1b874:	mov	r0, r8
   1b878:	add	ip, r7, #1
   1b87c:	add	lr, r8, #500	; 0x1f4
   1b880:	str	r5, [r4, #4]
   1b884:	ldr	r3, [r0]
   1b888:	cmp	r3, #0
   1b88c:	beq	1b8ec <fputs@plt+0xa7d8>
   1b890:	cmp	r3, ip
   1b894:	beq	1b8ec <fputs@plt+0xa7d8>
   1b898:	sub	r2, r3, #1
   1b89c:	ldr	r1, [r4, #4]
   1b8a0:	umull	r7, r3, r6, r2
   1b8a4:	add	r1, r1, #1
   1b8a8:	lsr	r3, r3, #3
   1b8ac:	str	r1, [r4, #4]
   1b8b0:	rsb	r1, r3, r3, lsl #5
   1b8b4:	add	r3, r3, r1, lsl #2
   1b8b8:	sub	r3, r2, r3
   1b8bc:	add	r2, r4, r3, lsl #2
   1b8c0:	add	r2, r2, #8
   1b8c4:	b	1b8d4 <fputs@plt+0xa7c0>
   1b8c8:	add	r3, r3, #1
   1b8cc:	cmp	r3, #125	; 0x7d
   1b8d0:	beq	1b8fc <fputs@plt+0xa7e8>
   1b8d4:	ldr	r1, [r2, #4]!
   1b8d8:	cmp	r1, #0
   1b8dc:	bne	1b8c8 <fputs@plt+0xa7b4>
   1b8e0:	add	r3, r4, r3, lsl #2
   1b8e4:	ldr	r2, [r0]
   1b8e8:	str	r2, [r3, #12]
   1b8ec:	add	r0, r0, #4
   1b8f0:	cmp	r0, lr
   1b8f4:	bne	1b884 <fputs@plt+0xa770>
   1b8f8:	pop	{r4, r5, r6, r7, r8, pc}
   1b8fc:	mov	r3, r5
   1b900:	b	1b8bc <fputs@plt+0xa7a8>
   1b904:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1b908:	push	{r4, r5, r6, r7, lr}
   1b90c:	mov	r4, #0
   1b910:	ldrb	lr, [r0]
   1b914:	ldrb	r3, [r0, #1]
   1b918:	ldrb	ip, [r0, #3]
   1b91c:	ldrb	r7, [r0, #4]
   1b920:	ldrb	r6, [r0, #2]
   1b924:	orr	ip, ip, lr, lsl #24
   1b928:	orr	ip, ip, r3, lsl #16
   1b92c:	ldrb	lr, [r0, #5]
   1b930:	ldrb	r3, [r0, #7]
   1b934:	ldrb	r0, [r0, #6]
   1b938:	orr	r5, ip, r6, lsl #8
   1b93c:	orr	r3, r3, r7, lsl #24
   1b940:	orr	r3, r3, lr, lsl #16
   1b944:	orr	r3, r3, r0, lsl #8
   1b948:	adds	r4, r4, r3
   1b94c:	adc	r5, r5, #0
   1b950:	sub	sp, sp, #28
   1b954:	cmp	r1, #6
   1b958:	strd	r4, [sp]
   1b95c:	beq	1b9a4 <fputs@plt+0xa890>
   1b960:	strd	r4, [sp, #8]
   1b964:	ldrd	r4, [sp, #8]
   1b968:	mov	r3, sp
   1b96c:	strd	r4, [sp, #16]
   1b970:	vldr	d6, [sp, #8]
   1b974:	vldr	d7, [sp, #16]
   1b978:	ldm	r3!, {r0, r1}
   1b97c:	vcmp.f64	d6, d7
   1b980:	str	r0, [r2]
   1b984:	str	r1, [r2, #4]
   1b988:	mov	r0, #8
   1b98c:	vmrs	APSR_nzcv, fpscr
   1b990:	movne	r3, #1
   1b994:	moveq	r3, #8
   1b998:	strh	r3, [r2, #8]
   1b99c:	add	sp, sp, #28
   1b9a0:	pop	{r4, r5, r6, r7, pc}
   1b9a4:	mov	r3, #4
   1b9a8:	mov	r0, #8
   1b9ac:	strd	r4, [r2]
   1b9b0:	strh	r3, [r2, #8]
   1b9b4:	add	sp, sp, #28
   1b9b8:	pop	{r4, r5, r6, r7, pc}
   1b9bc:	push	{r4, r5, lr}
   1b9c0:	cmp	r1, #11
   1b9c4:	addls	pc, pc, r1, lsl #2
   1b9c8:	b	1bb24 <fputs@plt+0xaa10>
   1b9cc:	b	1ba18 <fputs@plt+0xa904>
   1b9d0:	b	1ba2c <fputs@plt+0xa918>
   1b9d4:	b	1ba48 <fputs@plt+0xa934>
   1b9d8:	b	1ba6c <fputs@plt+0xa958>
   1b9dc:	b	1ba98 <fputs@plt+0xa984>
   1b9e0:	b	1bad0 <fputs@plt+0xa9bc>
   1b9e4:	b	1bb1c <fputs@plt+0xaa08>
   1b9e8:	b	1bb1c <fputs@plt+0xaa08>
   1b9ec:	b	1b9fc <fputs@plt+0xa8e8>
   1b9f0:	b	1b9fc <fputs@plt+0xa8e8>
   1b9f4:	b	1ba18 <fputs@plt+0xa904>
   1b9f8:	b	1ba18 <fputs@plt+0xa904>
   1b9fc:	sub	r0, r1, #8
   1ba00:	mov	r1, #0
   1ba04:	mov	r3, #4
   1ba08:	stm	r2, {r0, r1}
   1ba0c:	strh	r3, [r2, #8]
   1ba10:	mov	r0, r1
   1ba14:	pop	{r4, r5, pc}
   1ba18:	mov	r3, #1
   1ba1c:	mov	r1, #0
   1ba20:	strh	r3, [r2, #8]
   1ba24:	mov	r0, r1
   1ba28:	pop	{r4, r5, pc}
   1ba2c:	ldrsb	r4, [r0]
   1ba30:	mov	r3, #4
   1ba34:	strh	r3, [r2, #8]
   1ba38:	mov	r0, r1
   1ba3c:	asr	r5, r4, #31
   1ba40:	strd	r4, [r2]
   1ba44:	pop	{r4, r5, pc}
   1ba48:	ldrsb	ip, [r0]
   1ba4c:	ldrb	r4, [r0, #1]
   1ba50:	mov	r3, #4
   1ba54:	strh	r3, [r2, #8]
   1ba58:	orr	r4, r4, ip, lsl #8
   1ba5c:	mov	r0, r1
   1ba60:	asr	r5, r4, #31
   1ba64:	strd	r4, [r2]
   1ba68:	pop	{r4, r5, pc}
   1ba6c:	ldrb	ip, [r0, #1]
   1ba70:	ldrb	r4, [r0, #2]
   1ba74:	ldrsb	r0, [r0]
   1ba78:	mov	r3, #4
   1ba7c:	orr	r4, r4, ip, lsl #8
   1ba80:	strh	r3, [r2, #8]
   1ba84:	orr	r4, r4, r0, lsl #16
   1ba88:	mov	r0, r1
   1ba8c:	asr	r5, r4, #31
   1ba90:	strd	r4, [r2]
   1ba94:	pop	{r4, r5, pc}
   1ba98:	ldrb	r4, [r0, #2]
   1ba9c:	ldrb	lr, [r0, #1]
   1baa0:	ldrsb	r3, [r0]
   1baa4:	ldrb	ip, [r0, #3]
   1baa8:	lsl	r4, r4, #8
   1baac:	orr	r4, r4, lr, lsl #16
   1bab0:	orr	r4, r4, ip
   1bab4:	orr	r4, r4, r3, lsl #24
   1bab8:	mov	r3, #4
   1babc:	asr	r5, r4, #31
   1bac0:	strh	r3, [r2, #8]
   1bac4:	strd	r4, [r2]
   1bac8:	mov	r0, r1
   1bacc:	pop	{r4, r5, pc}
   1bad0:	ldrb	r1, [r0, #2]
   1bad4:	ldrb	r3, [r0, #5]
   1bad8:	ldrb	r5, [r0, #3]
   1badc:	ldrb	ip, [r0, #4]
   1bae0:	ldrsb	r4, [r0]
   1bae4:	ldrb	lr, [r0, #1]
   1bae8:	orr	r3, r3, r1, lsl #24
   1baec:	orr	r3, r3, r5, lsl #16
   1baf0:	orr	r3, r3, ip, lsl #8
   1baf4:	mov	r0, #0
   1baf8:	adds	r0, r0, r3
   1bafc:	orr	r1, lr, r4, lsl #8
   1bb00:	adc	r1, r1, #0
   1bb04:	mov	r3, #4
   1bb08:	strd	r0, [r2]
   1bb0c:	mov	r1, #6
   1bb10:	strh	r3, [r2, #8]
   1bb14:	mov	r0, r1
   1bb18:	pop	{r4, r5, pc}
   1bb1c:	pop	{r4, r5, lr}
   1bb20:	b	1b908 <fputs@plt+0xa7f4>
   1bb24:	ldr	r3, [pc, #44]	; 1bb58 <fputs@plt+0xaa44>
   1bb28:	and	ip, r1, #1
   1bb2c:	add	r3, pc, r3
   1bb30:	add	r3, r3, #2144	; 0x860
   1bb34:	add	r3, r3, ip, lsl #1
   1bb38:	sub	r1, r1, #12
   1bb3c:	ldrh	r3, [r3, #8]
   1bb40:	lsr	r1, r1, #1
   1bb44:	str	r0, [r2, #16]
   1bb48:	strh	r3, [r2, #8]
   1bb4c:	str	r1, [r2, #12]
   1bb50:	mov	r0, r1
   1bb54:	pop	{r4, r5, pc}
   1bb58:	muleq	r7, r4, r0
   1bb5c:	ldr	r3, [pc, #184]	; 1bc1c <fputs@plt+0xab08>
   1bb60:	ldr	r2, [r0, #12]
   1bb64:	add	r3, pc, r3
   1bb68:	push	{r4, r5, r6, r7, lr}
   1bb6c:	add	r3, r3, #2144	; 0x860
   1bb70:	ldrh	r4, [r0, #50]	; 0x32
   1bb74:	add	r3, r3, #12
   1bb78:	ldrsh	ip, [r2, #38]	; 0x26
   1bb7c:	ldr	r6, [r0, #8]
   1bb80:	mov	r5, r0
   1bb84:	cmp	r4, #5
   1bb88:	ldm	r3, {r0, r1, r2}
   1bb8c:	sub	sp, sp, #20
   1bb90:	movcs	r4, #5
   1bb94:	mov	lr, r6
   1bb98:	cmp	ip, #33	; 0x21
   1bb9c:	add	r3, sp, #4
   1bba0:	movlt	ip, #33	; 0x21
   1bba4:	lsl	r7, r4, #1
   1bba8:	stmia	r3!, {r0, r1}
   1bbac:	strh	ip, [lr], #2
   1bbb0:	strh	r2, [r3]
   1bbb4:	add	r1, sp, #4
   1bbb8:	mov	r0, lr
   1bbbc:	mov	r2, r7
   1bbc0:	bl	10f7c <memcpy@plt>
   1bbc4:	ldrh	r1, [r5, #50]	; 0x32
   1bbc8:	add	r3, r4, #1
   1bbcc:	cmp	r3, r1
   1bbd0:	bgt	1bc00 <fputs@plt+0xaaec>
   1bbd4:	rsb	r4, r4, r4, lsl #31
   1bbd8:	add	r2, r6, r7
   1bbdc:	lsl	r0, r4, #1
   1bbe0:	mov	ip, #23
   1bbe4:	add	r2, r2, #2
   1bbe8:	add	r1, r2, r0
   1bbec:	add	r3, r3, #1
   1bbf0:	strh	ip, [r1, r7]
   1bbf4:	ldrh	r1, [r5, #50]	; 0x32
   1bbf8:	cmp	r1, r3
   1bbfc:	bge	1bbe4 <fputs@plt+0xaad0>
   1bc00:	ldrb	r3, [r5, #54]	; 0x36
   1bc04:	cmp	r3, #0
   1bc08:	lslne	r1, r1, #1
   1bc0c:	movne	r3, #0
   1bc10:	strhne	r3, [r6, r1]
   1bc14:	add	sp, sp, #20
   1bc18:	pop	{r4, r5, r6, r7, pc}
   1bc1c:	andeq	r5, r7, ip, asr r0
   1bc20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bc24:	subs	r6, r2, #0
   1bc28:	sub	sp, sp, #8
   1bc2c:	ble	1bd04 <fputs@plt+0xabf0>
   1bc30:	ldr	sl, [r0]
   1bc34:	cmp	sl, #0
   1bc38:	bne	1bd04 <fputs@plt+0xabf0>
   1bc3c:	mov	r7, r1
   1bc40:	mov	r4, r0
   1bc44:	ldr	r2, [r0, #8]
   1bc48:	mov	r5, r6
   1bc4c:	b	1bc64 <fputs@plt+0xab50>
   1bc50:	cmp	r5, #0
   1bc54:	ble	1bd04 <fputs@plt+0xabf0>
   1bc58:	ldr	r3, [r4]
   1bc5c:	cmp	r3, #0
   1bc60:	bne	1bd04 <fputs@plt+0xabf0>
   1bc64:	ldr	r3, [r4, #16]
   1bc68:	ldr	r0, [r4, #4]
   1bc6c:	sub	r2, r2, r3
   1bc70:	cmp	r2, r5
   1bc74:	movlt	r8, r2
   1bc78:	movge	r8, r5
   1bc7c:	sub	r1, r6, r5
   1bc80:	add	r0, r0, r3
   1bc84:	mov	r2, r8
   1bc88:	add	r1, r7, r1
   1bc8c:	bl	10f7c <memcpy@plt>
   1bc90:	ldr	r3, [r4, #16]
   1bc94:	ldr	r2, [r4, #8]
   1bc98:	add	r3, r8, r3
   1bc9c:	cmp	r3, r2
   1bca0:	sub	r5, r5, r8
   1bca4:	str	r3, [r4, #16]
   1bca8:	bne	1bc50 <fputs@plt+0xab3c>
   1bcac:	ldrd	r8, [r4, #24]
   1bcb0:	ldr	r0, [r4, #32]
   1bcb4:	ldr	r3, [r4, #12]
   1bcb8:	ldr	r1, [r4, #4]
   1bcbc:	adds	r8, r8, r3
   1bcc0:	ldr	ip, [r0]
   1bcc4:	adc	r9, r9, r3, asr #31
   1bcc8:	sub	r2, r2, r3
   1bccc:	strd	r8, [sp]
   1bcd0:	add	r1, r1, r3
   1bcd4:	ldr	r8, [ip, #12]
   1bcd8:	blx	r8
   1bcdc:	ldrd	r8, [r4, #24]
   1bce0:	ldr	r2, [r4, #8]
   1bce4:	str	sl, [r4, #16]
   1bce8:	adds	r8, r8, r2
   1bcec:	adc	r9, r9, r2, asr #31
   1bcf0:	cmp	r5, #0
   1bcf4:	str	sl, [r4, #12]
   1bcf8:	strd	r8, [r4, #24]
   1bcfc:	str	r0, [r4]
   1bd00:	bgt	1bc58 <fputs@plt+0xab44>
   1bd04:	add	sp, sp, #8
   1bd08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bd0c:	push	{r4, r5, r6, r7, r8, lr}
   1bd10:	subs	r4, r1, #0
   1bd14:	beq	1bdb4 <fputs@plt+0xaca0>
   1bd18:	ldr	r7, [pc, #156]	; 1bdbc <fputs@plt+0xaca8>
   1bd1c:	mov	r5, #0
   1bd20:	add	r7, pc, r7
   1bd24:	mov	r6, r5
   1bd28:	b	1bd38 <fputs@plt+0xac24>
   1bd2c:	add	r6, r6, #1
   1bd30:	cmp	r6, #27
   1bd34:	beq	1bd94 <fputs@plt+0xac80>
   1bd38:	ldr	r1, [r7, r5]
   1bd3c:	mov	r0, r4
   1bd40:	bl	110f0 <strcmp@plt>
   1bd44:	add	r5, r5, #12
   1bd48:	cmp	r0, #0
   1bd4c:	bne	1bd2c <fputs@plt+0xac18>
   1bd50:	add	r1, r6, #1
   1bd54:	lsl	r2, r1, #1
   1bd58:	ldr	r3, [pc, #96]	; 1bdc0 <fputs@plt+0xacac>
   1bd5c:	add	r0, r2, r1
   1bd60:	add	r3, pc, r3
   1bd64:	add	r3, r3, r0, lsl #2
   1bd68:	ldr	r0, [r3, #4]
   1bd6c:	cmp	r0, #0
   1bd70:	beq	1bd84 <fputs@plt+0xac70>
   1bd74:	b	1bda0 <fputs@plt+0xac8c>
   1bd78:	ldr	r2, [r3, #4]
   1bd7c:	cmp	r2, #0
   1bd80:	bne	1bd9c <fputs@plt+0xac88>
   1bd84:	add	r1, r1, #1
   1bd88:	cmp	r1, #28
   1bd8c:	add	r3, r3, #12
   1bd90:	bne	1bd78 <fputs@plt+0xac64>
   1bd94:	mov	r0, #0
   1bd98:	pop	{r4, r5, r6, r7, r8, pc}
   1bd9c:	lsl	r2, r1, #1
   1bda0:	ldr	r3, [pc, #28]	; 1bdc4 <fputs@plt+0xacb0>
   1bda4:	add	r1, r2, r1
   1bda8:	add	r3, pc, r3
   1bdac:	ldr	r0, [r3, r1, lsl #2]
   1bdb0:	pop	{r4, r5, r6, r7, r8, pc}
   1bdb4:	mov	r1, r4
   1bdb8:	b	1bd54 <fputs@plt+0xac40>
   1bdbc:	andeq	lr, r8, r8, lsr #11
   1bdc0:	andeq	lr, r8, r8, ror #10
   1bdc4:	andeq	lr, r8, r0, lsr #10
   1bdc8:	push	{r4, r5, r6, r7, r8, lr}
   1bdcc:	mov	r4, #0
   1bdd0:	ldr	r6, [pc, #72]	; 1be20 <fputs@plt+0xad0c>
   1bdd4:	mov	r7, r1
   1bdd8:	add	r6, pc, r6
   1bddc:	mov	r5, r4
   1bde0:	b	1bdf0 <fputs@plt+0xacdc>
   1bde4:	add	r5, r5, #1
   1bde8:	cmp	r5, #28
   1bdec:	beq	1be18 <fputs@plt+0xad04>
   1bdf0:	ldr	r1, [r6, r4]
   1bdf4:	mov	r0, r7
   1bdf8:	bl	110f0 <strcmp@plt>
   1bdfc:	add	r4, r4, #12
   1be00:	cmp	r0, #0
   1be04:	bne	1bde4 <fputs@plt+0xacd0>
   1be08:	add	r5, r5, r5, lsl #1
   1be0c:	add	r5, r6, r5, lsl #2
   1be10:	ldr	r0, [r5, #4]
   1be14:	pop	{r4, r5, r6, r7, r8, pc}
   1be18:	mov	r0, #0
   1be1c:	pop	{r4, r5, r6, r7, r8, pc}
   1be20:	strdeq	lr, [r8], -r0
   1be24:	push	{r1, r2, r3}
   1be28:	mov	r1, r0
   1be2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1be30:	sub	sp, sp, #16
   1be34:	ldr	r3, [pc, #328]	; 1bf84 <fputs@plt+0xae70>
   1be38:	ldr	r6, [sp, #52]	; 0x34
   1be3c:	ldr	r9, [pc, #324]	; 1bf88 <fputs@plt+0xae74>
   1be40:	ldr	r4, [pc, #324]	; 1bf8c <fputs@plt+0xae78>
   1be44:	add	r2, sp, #56	; 0x38
   1be48:	mov	r8, #0
   1be4c:	add	r3, pc, r3
   1be50:	add	r3, r3, #2160	; 0x870
   1be54:	add	r9, pc, r9
   1be58:	add	r4, pc, r4
   1be5c:	add	r6, r6, #4
   1be60:	mov	r7, r2
   1be64:	mov	r0, r8
   1be68:	mov	sl, r8
   1be6c:	add	r3, r3, #8
   1be70:	str	r3, [sp, #4]
   1be74:	str	r2, [sp, #12]
   1be78:	ldrb	r3, [r6, #-4]
   1be7c:	ldrb	lr, [r6, #-3]
   1be80:	mov	r5, r7
   1be84:	sub	ip, r3, #49	; 0x31
   1be88:	sub	lr, lr, #48	; 0x30
   1be8c:	cmp	r3, #48	; 0x30
   1be90:	uxtb	ip, ip
   1be94:	uxtb	lr, lr
   1be98:	beq	1bf74 <fputs@plt+0xae60>
   1be9c:	ldrb	fp, [r1]
   1bea0:	add	r3, r9, fp
   1bea4:	ldrb	r3, [r3, #64]	; 0x40
   1bea8:	tst	r3, #4
   1beac:	beq	1bf64 <fputs@plt+0xae50>
   1beb0:	add	ip, ip, #1
   1beb4:	add	ip, r1, ip
   1beb8:	add	r2, r1, #1
   1bebc:	mov	r3, sl
   1bec0:	b	1bedc <fputs@plt+0xadc8>
   1bec4:	ldrb	fp, [r1]
   1bec8:	add	r2, r2, #1
   1becc:	add	r1, r4, fp
   1bed0:	ldrb	r1, [r1, #64]	; 0x40
   1bed4:	tst	r1, #4
   1bed8:	beq	1bf64 <fputs@plt+0xae50>
   1bedc:	add	r3, r3, r3, lsl #2
   1bee0:	cmp	ip, r2
   1bee4:	add	r3, fp, r3, lsl #1
   1bee8:	mov	r1, r2
   1beec:	sub	r3, r3, #48	; 0x30
   1bef0:	bne	1bec4 <fputs@plt+0xadb0>
   1bef4:	cmp	lr, r3
   1bef8:	bgt	1bf64 <fputs@plt+0xae50>
   1befc:	ldrb	r2, [r6, #-2]
   1bf00:	ldr	ip, [sp, #4]
   1bf04:	add	r2, ip, r2, lsl #1
   1bf08:	ldrh	r2, [r2, #-194]	; 0xffffff3e
   1bf0c:	cmp	r2, r3
   1bf10:	blt	1bf64 <fputs@plt+0xae50>
   1bf14:	ldrb	r2, [r6, #-1]
   1bf18:	cmp	r2, #0
   1bf1c:	beq	1bf4c <fputs@plt+0xae38>
   1bf20:	ldrb	ip, [r1]
   1bf24:	add	r6, r6, #4
   1bf28:	cmp	ip, r2
   1bf2c:	bne	1bf64 <fputs@plt+0xae50>
   1bf30:	ldr	r2, [r5]
   1bf34:	add	r7, r7, #4
   1bf38:	add	r1, r1, #1
   1bf3c:	str	r3, [r2]
   1bf40:	add	r0, r0, #1
   1bf44:	mov	r8, #1
   1bf48:	b	1be78 <fputs@plt+0xad64>
   1bf4c:	cmp	r8, #0
   1bf50:	strne	r7, [sp, #12]
   1bf54:	ldr	r2, [sp, #12]
   1bf58:	add	r0, r0, #1
   1bf5c:	ldr	r2, [r2]
   1bf60:	str	r3, [r2]
   1bf64:	add	sp, sp, #16
   1bf68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf6c:	add	sp, sp, #12
   1bf70:	bx	lr
   1bf74:	cmp	lr, #0
   1bf78:	bne	1bf64 <fputs@plt+0xae50>
   1bf7c:	mov	r3, sl
   1bf80:	b	1bf14 <fputs@plt+0xae00>
   1bf84:	andeq	r4, r7, r4, ror sp
   1bf88:	andeq	r4, r7, ip, ror #26
   1bf8c:	andeq	r4, r7, r8, ror #26
   1bf90:	mov	r0, #30
   1bf94:	b	10e50 <sysconf@plt>
   1bf98:	push	{r4, r5, r6, r7, r8, lr}
   1bf9c:	mov	r5, r0
   1bfa0:	ldr	r8, [pc, #64]	; 1bfe8 <fputs@plt+0xaed4>
   1bfa4:	mov	r6, r2
   1bfa8:	add	r8, pc, r8
   1bfac:	mov	r7, r3
   1bfb0:	b	1bfc4 <fputs@plt+0xaeb0>
   1bfb4:	bl	11108 <__errno_location@plt>
   1bfb8:	ldr	r3, [r0]
   1bfbc:	cmp	r3, #4
   1bfc0:	bne	1bfe0 <fputs@plt+0xaecc>
   1bfc4:	ldr	r1, [r8, #76]	; 0x4c
   1bfc8:	mov	r2, r6
   1bfcc:	mov	r3, r7
   1bfd0:	mov	r0, r5
   1bfd4:	blx	r1
   1bfd8:	subs	r4, r0, #0
   1bfdc:	blt	1bfb4 <fputs@plt+0xaea0>
   1bfe0:	mov	r0, r4
   1bfe4:	pop	{r4, r5, r6, r7, r8, pc}
   1bfe8:	andeq	lr, r8, r0, lsr #6
   1bfec:	push	{r4, lr}
   1bff0:	bl	11108 <__errno_location@plt>
   1bff4:	ldr	r0, [r0]
   1bff8:	pop	{r4, pc}
   1bffc:	ldr	r3, [r0, #8]
   1c000:	push	{r4, r5, r6, r8, r9, lr}
   1c004:	mov	r6, r1
   1c008:	ldrb	r2, [r3, #20]
   1c00c:	sub	sp, sp, #32
   1c010:	cmp	r2, #1
   1c014:	movhi	r3, #1
   1c018:	movhi	r2, #0
   1c01c:	bls	1c030 <fputs@plt+0xaf1c>
   1c020:	mov	r0, r2
   1c024:	str	r3, [r6]
   1c028:	add	sp, sp, #32
   1c02c:	pop	{r4, r5, r6, r8, r9, pc}
   1c030:	ldrb	r4, [r3, #21]
   1c034:	cmp	r4, #0
   1c038:	beq	1c054 <fputs@plt+0xaf40>
   1c03c:	mov	r3, #0
   1c040:	mov	r2, r3
   1c044:	mov	r0, r2
   1c048:	str	r3, [r6]
   1c04c:	add	sp, sp, #32
   1c050:	pop	{r4, r5, r6, r8, r9, pc}
   1c054:	ldr	r1, [pc, #144]	; 1c0ec <fputs@plt+0xafd8>
   1c058:	mov	r5, r0
   1c05c:	add	r1, pc, r1
   1c060:	ldr	r3, [pc, #136]	; 1c0f0 <fputs@plt+0xafdc>
   1c064:	ldr	r0, [r1, #272]	; 0x110
   1c068:	add	r2, sp, #32
   1c06c:	add	r0, r0, #1
   1c070:	add	r3, pc, r3
   1c074:	asr	r1, r0, #31
   1c078:	mov	r8, #1
   1c07c:	mov	r9, #0
   1c080:	strd	r0, [sp, #8]
   1c084:	mov	r1, #1
   1c088:	strh	r1, [r2, #-32]!	; 0xffffffe0
   1c08c:	strh	r4, [sp, #2]
   1c090:	ldr	r3, [r3, #88]	; 0x58
   1c094:	strd	r8, [sp, #16]
   1c098:	mov	r1, #12
   1c09c:	ldr	r0, [r5, #12]
   1c0a0:	blx	r3
   1c0a4:	subs	r2, r0, #0
   1c0a8:	beq	1c0d0 <fputs@plt+0xafbc>
   1c0ac:	bl	11108 <__errno_location@plt>
   1c0b0:	ldr	r2, [pc, #60]	; 1c0f4 <fputs@plt+0xafe0>
   1c0b4:	mov	r3, r4
   1c0b8:	ldr	r1, [r0]
   1c0bc:	mov	r0, r2
   1c0c0:	str	r1, [r5, #20]
   1c0c4:	str	r3, [r6]
   1c0c8:	add	sp, sp, #32
   1c0cc:	pop	{r4, r5, r6, r8, r9, pc}
   1c0d0:	ldrsh	r3, [sp]
   1c0d4:	mov	r0, r2
   1c0d8:	subs	r3, r3, #2
   1c0dc:	movne	r3, #1
   1c0e0:	str	r3, [r6]
   1c0e4:	add	sp, sp, #32
   1c0e8:	pop	{r4, r5, r6, r8, r9, pc}
   1c0ec:	andeq	lr, r8, ip, lsl r1
   1c0f0:	andeq	lr, r8, r8, asr r2
   1c0f4:	andeq	r0, r0, sl, lsl #28
   1c0f8:	b	10f94 <open64@plt>
   1c0fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c100:	sub	sp, sp, #20
   1c104:	ldrd	r6, [r0, #48]	; 0x30
   1c108:	ldrd	r8, [sp, #56]	; 0x38
   1c10c:	str	r1, [sp, #12]
   1c110:	mov	r5, r0
   1c114:	cmp	r8, r6
   1c118:	sbcs	r1, r9, r7
   1c11c:	str	r2, [sp, #8]
   1c120:	bge	1c170 <fputs@plt+0xb05c>
   1c124:	adds	r0, r8, r2
   1c128:	adc	r1, r9, r2, asr #31
   1c12c:	cmp	r6, r0
   1c130:	sbcs	r3, r7, r1
   1c134:	ldr	r1, [r5, #72]	; 0x48
   1c138:	bge	1c268 <fputs@plt+0xb154>
   1c13c:	ldr	r4, [sp, #12]
   1c140:	sub	r6, r6, r8
   1c144:	add	r1, r1, r8
   1c148:	mov	r2, r6
   1c14c:	mov	r0, r4
   1c150:	bl	10f7c <memcpy@plt>
   1c154:	ldr	r3, [sp, #8]
   1c158:	adds	r8, r8, r6
   1c15c:	sub	r3, r3, r6
   1c160:	adc	r9, r9, r6, asr #31
   1c164:	str	r3, [sp, #8]
   1c168:	add	r3, r4, r6
   1c16c:	str	r3, [sp, #12]
   1c170:	ldr	fp, [pc, #284]	; 1c294 <fputs@plt+0xb180>
   1c174:	ldr	r6, [sp, #12]
   1c178:	ldr	r4, [sp, #8]
   1c17c:	add	fp, pc, fp
   1c180:	mov	r7, #0
   1c184:	strd	r8, [sp, #56]	; 0x38
   1c188:	mov	sl, r7
   1c18c:	mov	r9, fp
   1c190:	mov	fp, r6
   1c194:	mov	r6, r4
   1c198:	ldrd	r2, [sp, #56]	; 0x38
   1c19c:	ldr	r0, [r5, #12]
   1c1a0:	str	sl, [sp]
   1c1a4:	bl	1100c <lseek64@plt>
   1c1a8:	mov	r2, r6
   1c1ac:	cmp	r0, #0
   1c1b0:	sbcs	r3, r1, #0
   1c1b4:	mov	r1, fp
   1c1b8:	blt	1c280 <fputs@plt+0xb16c>
   1c1bc:	ldr	r3, [r9, #100]	; 0x64
   1c1c0:	ldr	r0, [r5, #12]
   1c1c4:	blx	r3
   1c1c8:	cmp	r6, r0
   1c1cc:	mov	r4, r0
   1c1d0:	beq	1c260 <fputs@plt+0xb14c>
   1c1d4:	cmp	r0, #0
   1c1d8:	blt	1c200 <fputs@plt+0xb0ec>
   1c1dc:	beq	1c260 <fputs@plt+0xb14c>
   1c1e0:	ldrd	r2, [sp, #56]	; 0x38
   1c1e4:	sub	r6, r6, r0
   1c1e8:	add	r7, r7, r0
   1c1ec:	adds	r2, r2, r0
   1c1f0:	adc	r3, r3, r0, asr #31
   1c1f4:	add	fp, fp, r0
   1c1f8:	strd	r2, [sp, #56]	; 0x38
   1c1fc:	b	1c198 <fputs@plt+0xb084>
   1c200:	bl	11108 <__errno_location@plt>
   1c204:	ldr	r2, [r0]
   1c208:	cmp	r2, #4
   1c20c:	beq	1c198 <fputs@plt+0xb084>
   1c210:	mov	r3, r4
   1c214:	mov	r7, #0
   1c218:	str	r2, [r5, #20]
   1c21c:	add	r7, r3, r7
   1c220:	ldr	r3, [sp, #8]
   1c224:	cmp	r3, r7
   1c228:	moveq	r0, #0
   1c22c:	beq	1c258 <fputs@plt+0xb144>
   1c230:	cmp	r7, #0
   1c234:	ldrlt	r0, [pc, #92]	; 1c298 <fputs@plt+0xb184>
   1c238:	blt	1c258 <fputs@plt+0xb144>
   1c23c:	sub	r2, r3, r7
   1c240:	ldr	r3, [sp, #12]
   1c244:	mov	r1, #0
   1c248:	add	r0, r3, r7
   1c24c:	str	r1, [r5, #20]
   1c250:	bl	10ee0 <memset@plt>
   1c254:	ldr	r0, [pc, #64]	; 1c29c <fputs@plt+0xb188>
   1c258:	add	sp, sp, #20
   1c25c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c260:	mov	r3, r4
   1c264:	b	1c21c <fputs@plt+0xb108>
   1c268:	ldr	r0, [sp, #12]
   1c26c:	add	r1, r1, r8
   1c270:	bl	10f7c <memcpy@plt>
   1c274:	mov	r0, #0
   1c278:	add	sp, sp, #20
   1c27c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c280:	bl	11108 <__errno_location@plt>
   1c284:	mvn	r7, #0
   1c288:	ldr	r3, [r0]
   1c28c:	str	r3, [r5, #20]
   1c290:	b	1c220 <fputs@plt+0xb10c>
   1c294:	andeq	lr, r8, ip, asr #2
   1c298:	andeq	r0, r0, sl, lsl #2
   1c29c:	andeq	r0, r0, sl, lsl #4
   1c2a0:	push	{r4, r5, r6, lr}
   1c2a4:	sub	sp, sp, #8
   1c2a8:	mov	r6, r1
   1c2ac:	mov	r0, sp
   1c2b0:	mov	r1, #0
   1c2b4:	bl	10f40 <gettimeofday@plt>
   1c2b8:	ldr	r3, [sp, #4]
   1c2bc:	ldr	r2, [pc, #60]	; 1c300 <fputs@plt+0xb1ec>
   1c2c0:	ldr	r0, [sp]
   1c2c4:	add	r5, pc, #44	; 0x2c
   1c2c8:	ldrd	r4, [r5]
   1c2cc:	smull	r1, r2, r2, r3
   1c2d0:	mov	r1, #1000	; 0x3e8
   1c2d4:	asr	r3, r3, #31
   1c2d8:	smlal	r4, r5, r1, r0
   1c2dc:	rsb	r3, r3, r2, asr #6
   1c2e0:	adds	r4, r4, r3
   1c2e4:	adc	r5, r5, r3, asr #31
   1c2e8:	mov	r0, #0
   1c2ec:	strd	r4, [r6]
   1c2f0:	add	sp, sp, #8
   1c2f4:	pop	{r4, r5, r6, pc}
   1c2f8:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   1c2fc:	andeq	fp, r0, r8, asr #31
   1c300:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1c304:	push	{r4, lr}
   1c308:	sub	sp, sp, #8
   1c30c:	mov	r4, r1
   1c310:	mov	r0, sp
   1c314:	mov	r1, #0
   1c318:	bl	10f40 <gettimeofday@plt>
   1c31c:	ldr	r3, [sp, #4]
   1c320:	ldr	r2, [pc, #88]	; 1c380 <fputs@plt+0xb26c>
   1c324:	ldr	lr, [sp]
   1c328:	add	r1, pc, #64	; 0x40
   1c32c:	ldrd	r0, [r1]
   1c330:	smull	ip, r2, r2, r3
   1c334:	mov	ip, #1000	; 0x3e8
   1c338:	asr	r3, r3, #31
   1c33c:	smlal	r0, r1, ip, lr
   1c340:	rsb	r3, r3, r2, asr #6
   1c344:	adds	r0, r0, r3
   1c348:	adc	r1, r1, r3, asr #31
   1c34c:	bl	8eab0 <fputs@plt+0x7d99c>
   1c350:	vldr	d6, [pc, #32]	; 1c378 <fputs@plt+0xb264>
   1c354:	vmov	d5, r0, r1
   1c358:	mov	r0, #0
   1c35c:	vdiv.f64	d7, d5, d6
   1c360:	vstr	d7, [r4]
   1c364:	add	sp, sp, #8
   1c368:	pop	{r4, pc}
   1c36c:	nop			; (mov r0, r0)
   1c370:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   1c374:	andeq	fp, r0, r8, asr #31
   1c378:	andeq	r0, r0, r0
   1c37c:	orrsmi	r9, r4, r0, ror r9
   1c380:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1c384:	ldr	r3, [pc, #40]	; 1c3b4 <fputs@plt+0xb2a0>
   1c388:	push	{r4, lr}
   1c38c:	add	r3, r1, r3
   1c390:	ldr	r4, [pc, #32]	; 1c3b8 <fputs@plt+0xb2a4>
   1c394:	smull	r2, r4, r4, r3
   1c398:	asr	r3, r3, #31
   1c39c:	rsb	r4, r3, r4, asr #18
   1c3a0:	mov	r0, r4
   1c3a4:	bl	11048 <sleep@plt>
   1c3a8:	ldr	r0, [pc, #12]	; 1c3bc <fputs@plt+0xb2a8>
   1c3ac:	mul	r0, r0, r4
   1c3b0:	pop	{r4, pc}
   1c3b4:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   1c3b8:	tstmi	fp, #2096	; 0x830
   1c3bc:	andeq	r4, pc, r0, asr #4
   1c3c0:	cmp	r3, r1
   1c3c4:	push	{r4, r5, r6, r7, r8, lr}
   1c3c8:	movge	r6, r1
   1c3cc:	movlt	r6, r3
   1c3d0:	mov	r7, r2
   1c3d4:	mov	r4, r1
   1c3d8:	mov	r8, r0
   1c3dc:	mov	r2, r6
   1c3e0:	ldr	r1, [sp, #24]
   1c3e4:	mov	r0, r7
   1c3e8:	mov	r5, r3
   1c3ec:	bl	10e44 <memcmp@plt>
   1c3f0:	cmp	r0, #0
   1c3f4:	popne	{r4, r5, r6, r7, r8, pc}
   1c3f8:	cmp	r8, #0
   1c3fc:	beq	1c478 <fputs@plt+0xb364>
   1c400:	sub	r2, r4, r6
   1c404:	cmp	r2, #0
   1c408:	ble	1c480 <fputs@plt+0xb36c>
   1c40c:	sub	r3, r6, #1
   1c410:	add	r3, r3, r2
   1c414:	add	r1, r7, r3
   1c418:	ldrb	r3, [r7, r3]
   1c41c:	cmp	r3, #32
   1c420:	beq	1c434 <fputs@plt+0xb320>
   1c424:	b	1c478 <fputs@plt+0xb364>
   1c428:	ldrb	r0, [r1, #-1]!
   1c42c:	cmp	r0, #32
   1c430:	bne	1c478 <fputs@plt+0xb364>
   1c434:	subs	r2, r2, #1
   1c438:	bne	1c428 <fputs@plt+0xb314>
   1c43c:	sub	r0, r5, r6
   1c440:	cmp	r0, #0
   1c444:	ble	1c488 <fputs@plt+0xb374>
   1c448:	ldr	r3, [sp, #24]
   1c44c:	sub	r6, r6, #1
   1c450:	add	r6, r6, r0
   1c454:	add	r2, r3, r6
   1c458:	ldrb	r3, [r3, r6]
   1c45c:	cmp	r3, #32
   1c460:	bne	1c478 <fputs@plt+0xb364>
   1c464:	subs	r0, r0, #1
   1c468:	popeq	{r4, r5, r6, r7, r8, pc}
   1c46c:	ldrb	r3, [r2, #-1]!
   1c470:	cmp	r3, #32
   1c474:	beq	1c464 <fputs@plt+0xb350>
   1c478:	sub	r0, r4, r5
   1c47c:	pop	{r4, r5, r6, r7, r8, pc}
   1c480:	beq	1c43c <fputs@plt+0xb328>
   1c484:	b	1c478 <fputs@plt+0xb364>
   1c488:	bne	1c478 <fputs@plt+0xb364>
   1c48c:	pop	{r4, r5, r6, r7, r8, pc}
   1c490:	ldrh	r3, [r0, #34]	; 0x22
   1c494:	cmp	r3, #0
   1c498:	bxne	lr
   1c49c:	push	{r4, lr}
   1c4a0:	add	r2, r0, #16
   1c4a4:	ldrsb	r3, [r0, #68]	; 0x44
   1c4a8:	ldrb	r1, [r0, #64]	; 0x40
   1c4ac:	add	ip, r3, #30
   1c4b0:	add	r3, r0, r3, lsl #1
   1c4b4:	orr	r1, r1, #2
   1c4b8:	strb	r1, [r0, #64]	; 0x40
   1c4bc:	ldrh	r1, [r3, #80]	; 0x50
   1c4c0:	ldr	r3, [r0, ip, lsl #2]
   1c4c4:	mov	r0, r3
   1c4c8:	ldr	lr, [r3, #64]	; 0x40
   1c4cc:	lsl	r1, r1, #1
   1c4d0:	ldrh	ip, [r3, #20]
   1c4d4:	ldrh	lr, [lr, r1]
   1c4d8:	ldr	r4, [r3, #80]	; 0x50
   1c4dc:	ldr	r1, [r3, #56]	; 0x38
   1c4e0:	rev16	r3, lr
   1c4e4:	and	r3, r3, ip
   1c4e8:	add	r1, r1, r3
   1c4ec:	mov	r3, r4
   1c4f0:	pop	{r4, lr}
   1c4f4:	bx	r3
   1c4f8:	mov	r3, #0
   1c4fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c500:	sub	sp, sp, #28
   1c504:	strb	r3, [r1]
   1c508:	ldr	r3, [r0]
   1c50c:	mov	r6, r1
   1c510:	add	r1, sp, #8
   1c514:	ldr	r3, [r3, #24]
   1c518:	mov	r4, r0
   1c51c:	mov	r7, r2
   1c520:	blx	r3
   1c524:	subs	r5, r0, #0
   1c528:	bne	1c53c <fputs@plt+0xb428>
   1c52c:	ldrd	r2, [sp, #8]
   1c530:	cmp	r2, #16
   1c534:	sbcs	r1, r3, #0
   1c538:	bge	1c548 <fputs@plt+0xb434>
   1c53c:	mov	r0, r5
   1c540:	add	sp, sp, #28
   1c544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c548:	subs	r2, r2, #16
   1c54c:	ldr	r0, [r4]
   1c550:	sbc	r3, r3, #0
   1c554:	add	r9, sp, #16
   1c558:	strd	r2, [sp]
   1c55c:	mov	r1, r9
   1c560:	ldr	r3, [r0, #8]
   1c564:	mov	r2, #4
   1c568:	mov	r0, r4
   1c56c:	blx	r3
   1c570:	cmp	r0, #0
   1c574:	bne	1c67c <fputs@plt+0xb568>
   1c578:	ldr	r8, [sp, #16]
   1c57c:	rev	r8, r8
   1c580:	cmp	r8, #0
   1c584:	cmpne	r7, r8
   1c588:	bls	1c53c <fputs@plt+0xb428>
   1c58c:	ldrd	sl, [sp, #8]
   1c590:	ldr	r3, [r4]
   1c594:	mov	r2, #4
   1c598:	subs	sl, sl, #12
   1c59c:	sbc	fp, fp, #0
   1c5a0:	mov	r1, r9
   1c5a4:	strd	sl, [sp]
   1c5a8:	mov	r0, r4
   1c5ac:	ldr	r3, [r3, #8]
   1c5b0:	blx	r3
   1c5b4:	cmp	r0, #0
   1c5b8:	bne	1c67c <fputs@plt+0xb568>
   1c5bc:	ldrd	r0, [sp, #8]
   1c5c0:	ldr	ip, [r4]
   1c5c4:	mov	r2, #8
   1c5c8:	subs	r0, r0, #8
   1c5cc:	sbc	r1, r1, #0
   1c5d0:	ldr	r7, [sp, #16]
   1c5d4:	strd	r0, [sp]
   1c5d8:	mov	r1, r9
   1c5dc:	ldr	r3, [ip, #8]
   1c5e0:	mov	r0, r4
   1c5e4:	blx	r3
   1c5e8:	rev	r7, r7
   1c5ec:	cmp	r0, #0
   1c5f0:	bne	1c67c <fputs@plt+0xb568>
   1c5f4:	ldr	r1, [pc, #144]	; 1c68c <fputs@plt+0xb578>
   1c5f8:	mov	r0, r9
   1c5fc:	add	r1, pc, r1
   1c600:	add	r1, r1, #2176	; 0x880
   1c604:	add	r1, r1, #4
   1c608:	mov	r2, #8
   1c60c:	bl	10e44 <memcmp@plt>
   1c610:	cmp	r0, #0
   1c614:	bne	1c53c <fputs@plt+0xb428>
   1c618:	ldrd	r2, [sp, #8]
   1c61c:	ldr	ip, [r4]
   1c620:	mov	r0, r4
   1c624:	subs	r2, r2, #16
   1c628:	sbc	r3, r3, #0
   1c62c:	subs	r4, r2, r8
   1c630:	sbc	r5, r3, #0
   1c634:	mov	r2, r8
   1c638:	strd	r4, [sp]
   1c63c:	mov	r1, r6
   1c640:	ldr	r3, [ip, #8]
   1c644:	blx	r3
   1c648:	subs	r5, r0, #0
   1c64c:	bne	1c53c <fputs@plt+0xb428>
   1c650:	mov	r3, r6
   1c654:	add	r1, r6, r8
   1c658:	ldrb	r2, [r3], #1
   1c65c:	cmp	r3, r1
   1c660:	sub	r7, r7, r2
   1c664:	bne	1c658 <fputs@plt+0xb544>
   1c668:	cmp	r7, #0
   1c66c:	movne	r8, #0
   1c670:	mov	r3, #0
   1c674:	strb	r3, [r6, r8]
   1c678:	b	1c53c <fputs@plt+0xb428>
   1c67c:	mov	r5, r0
   1c680:	mov	r0, r5
   1c684:	add	sp, sp, #28
   1c688:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c68c:	andeq	r4, r7, r4, asr #11
   1c690:	cmp	r1, #0
   1c694:	cmpne	r0, #0
   1c698:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c69c:	movne	r5, #1
   1c6a0:	moveq	r5, #0
   1c6a4:	beq	1c700 <fputs@plt+0xb5ec>
   1c6a8:	ldrsh	r9, [r0, #70]	; 0x46
   1c6ac:	cmp	r9, #0
   1c6b0:	ble	1c700 <fputs@plt+0xb5ec>
   1c6b4:	ldr	r6, [r0, #64]	; 0x40
   1c6b8:	mov	r8, r1
   1c6bc:	mov	r7, r2
   1c6c0:	mov	r5, #0
   1c6c4:	sub	r6, r6, #4
   1c6c8:	ldr	r4, [r6, #4]!
   1c6cc:	mov	r2, r7
   1c6d0:	subs	r0, r4, #0
   1c6d4:	mov	r1, r8
   1c6d8:	beq	1c6f4 <fputs@plt+0xb5e0>
   1c6dc:	bl	1109c <strncmp@plt>
   1c6e0:	cmp	r0, #0
   1c6e4:	bne	1c6f4 <fputs@plt+0xb5e0>
   1c6e8:	ldrb	r3, [r4, r7]
   1c6ec:	cmp	r3, #0
   1c6f0:	beq	1c708 <fputs@plt+0xb5f4>
   1c6f4:	add	r5, r5, #1
   1c6f8:	cmp	r5, r9
   1c6fc:	bne	1c6c8 <fputs@plt+0xb5b4>
   1c700:	mov	r0, #0
   1c704:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c708:	add	r0, r5, #1
   1c70c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c710:	sub	r0, r0, #8
   1c714:	b	10f10 <free@plt>
   1c718:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c71c:	mov	r4, r0
   1c720:	ldrb	r3, [r0, #40]	; 0x28
   1c724:	sub	sp, sp, #12
   1c728:	cmp	r3, #0
   1c72c:	beq	1c868 <fputs@plt+0xb754>
   1c730:	ldr	r2, [r0, #12]
   1c734:	ldr	ip, [r0, #8]
   1c738:	cmp	r2, #2
   1c73c:	ldr	r5, [r0, #16]
   1c740:	ble	1c874 <fputs@plt+0xb760>
   1c744:	add	r2, r2, #1
   1c748:	add	r0, ip, #4672	; 0x1240
   1c74c:	add	r1, r2, r2, lsl #2
   1c750:	ldr	r3, [pc, #440]	; 1c910 <fputs@plt+0xb7fc>
   1c754:	add	r0, r0, #44	; 0x2c
   1c758:	rsb	r1, r1, r1, lsl #4
   1c75c:	mul	r3, r3, r0
   1c760:	vldr	d5, [pc, #392]	; 1c8f0 <fputs@plt+0xb7dc>
   1c764:	rsb	r1, r1, r1, lsl #8
   1c768:	ldr	lr, [pc, #420]	; 1c914 <fputs@plt+0xb800>
   1c76c:	ldr	r0, [pc, #420]	; 1c918 <fputs@plt+0xb804>
   1c770:	add	r2, r2, r1, lsl #4
   1c774:	vldr	d6, [pc, #380]	; 1c8f8 <fputs@plt+0xb7e4>
   1c778:	smull	lr, r1, lr, r2
   1c77c:	smull	r6, lr, r0, r3
   1c780:	smull	r6, r0, r0, ip
   1c784:	asr	r2, r2, #31
   1c788:	asr	ip, ip, #31
   1c78c:	asr	r3, r3, #31
   1c790:	rsb	r2, r2, r1, asr #12
   1c794:	rsb	r3, r3, lr, asr #5
   1c798:	rsb	r1, ip, r0, asr #5
   1c79c:	add	r3, r3, r2
   1c7a0:	rsb	ip, ip, r0, asr #7
   1c7a4:	rsb	r2, r1, #2
   1c7a8:	add	r3, r3, r5
   1c7ac:	add	ip, r2, ip
   1c7b0:	add	r3, r3, ip
   1c7b4:	vmov	s14, r3
   1c7b8:	vcvt.f64.s32	d7, s14
   1c7bc:	vsub.f64	d7, d7, d5
   1c7c0:	vmul.f64	d7, d7, d6
   1c7c4:	vmov	r0, r1, d7
   1c7c8:	bl	8ec30 <fputs@plt+0x7db1c>
   1c7cc:	mov	r8, r0
   1c7d0:	mov	r9, r1
   1c7d4:	ldrb	r2, [r4, #41]	; 0x29
   1c7d8:	mov	r3, #1
   1c7dc:	strd	r8, [r4]
   1c7e0:	cmp	r2, #0
   1c7e4:	strb	r3, [r4, #42]	; 0x2a
   1c7e8:	beq	1c860 <fputs@plt+0xb74c>
   1c7ec:	vldr	d6, [r4, #32]
   1c7f0:	vldr	d7, [pc, #264]	; 1c900 <fputs@plt+0xb7ec>
   1c7f4:	ldr	r0, [r4, #24]
   1c7f8:	ldr	r5, [pc, #284]	; 1c91c <fputs@plt+0xb808>
   1c7fc:	ldr	r3, [pc, #284]	; 1c920 <fputs@plt+0xb80c>
   1c800:	vmul.f64	d7, d6, d7
   1c804:	mul	r0, r5, r0
   1c808:	ldr	r6, [r4, #20]
   1c80c:	mla	r6, r3, r6, r0
   1c810:	vmov	r0, r1, d7
   1c814:	bl	8ec30 <fputs@plt+0x7db1c>
   1c818:	asr	r7, r6, #31
   1c81c:	ldrb	r3, [r4, #43]	; 0x2b
   1c820:	adds	r0, r0, r6
   1c824:	adc	r1, r1, r7
   1c828:	adds	r0, r0, r8
   1c82c:	adc	r1, r1, r9
   1c830:	cmp	r3, #0
   1c834:	strd	r0, [r4]
   1c838:	beq	1c860 <fputs@plt+0xb74c>
   1c83c:	ldr	r2, [r4, #28]
   1c840:	mov	r3, #0
   1c844:	strb	r3, [r4, #40]	; 0x28
   1c848:	mul	r5, r5, r2
   1c84c:	strb	r3, [r4, #41]	; 0x29
   1c850:	subs	r0, r0, r5
   1c854:	sbc	r1, r1, r5, asr #31
   1c858:	strb	r3, [r4, #43]	; 0x2b
   1c85c:	strd	r0, [r4]
   1c860:	add	sp, sp, #12
   1c864:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c868:	add	r9, pc, #152	; 0x98
   1c86c:	ldrd	r8, [r9]
   1c870:	b	1c7d4 <fputs@plt+0xb6c0>
   1c874:	add	r3, ip, #4672	; 0x1240
   1c878:	ldr	r0, [pc, #144]	; 1c910 <fputs@plt+0xb7fc>
   1c87c:	add	r3, r3, #43	; 0x2b
   1c880:	mov	r1, #100	; 0x64
   1c884:	mul	r0, r0, r3
   1c888:	sub	r7, ip, #1
   1c88c:	str	r2, [sp, #4]
   1c890:	bl	8e518 <fputs@plt+0x7d404>
   1c894:	ldr	r2, [sp, #4]
   1c898:	ldr	r1, [pc, #132]	; 1c924 <fputs@plt+0xb810>
   1c89c:	add	r2, r2, #13
   1c8a0:	mov	r6, r0
   1c8a4:	ldr	r0, [pc, #124]	; 1c928 <fputs@plt+0xb814>
   1c8a8:	mul	r0, r0, r2
   1c8ac:	bl	8e518 <fputs@plt+0x7d404>
   1c8b0:	mov	r1, #100	; 0x64
   1c8b4:	add	r6, r6, r0
   1c8b8:	mov	r0, r7
   1c8bc:	bl	8e518 <fputs@plt+0x7d404>
   1c8c0:	add	r5, r6, r5
   1c8c4:	mov	r1, #400	; 0x190
   1c8c8:	rsb	r6, r0, #2
   1c8cc:	mov	r0, r7
   1c8d0:	bl	8e518 <fputs@plt+0x7d404>
   1c8d4:	vldr	d5, [pc, #20]	; 1c8f0 <fputs@plt+0xb7dc>
   1c8d8:	vldr	d6, [pc, #24]	; 1c8f8 <fputs@plt+0xb7e4>
   1c8dc:	add	r0, r6, r0
   1c8e0:	add	r5, r5, r0
   1c8e4:	vmov	s15, r5
   1c8e8:	vcvt.f64.s32	d7, s15
   1c8ec:	b	1c7bc <fputs@plt+0xb6a8>
   1c8f0:	andeq	r0, r0, r0
   1c8f4:	addsmi	sp, r7, r0, lsl #4
   1c8f8:	andeq	r0, r0, r0
   1c8fc:	orrsmi	r9, r4, r0, ror r9
   1c900:	andeq	r0, r0, r0
   1c904:	addmi	r4, pc, r0
   1c908:	stmdbge	r2!, {r9, sl, fp, lr, pc}
   1c90c:	andeq	ip, r0, r4, lsr #1
   1c910:	andeq	r8, r0, sp, lsr #29
   1c914:	ldmvs	fp, {r0, r2, r3, r5, r7, r8, r9, fp, pc}^
   1c918:	mvnpl	r8, pc, lsl r5
   1c91c:	andeq	lr, r0, r0, ror #20
   1c920:	eorseq	lr, r6, r0, lsl #29
   1c924:	andeq	r2, r0, r0, lsl r7
   1c928:	andeq	sl, r4, r1, asr fp
   1c92c:	push	{r4, r6, r7, lr}
   1c930:	mov	r4, r0
   1c934:	ldrb	r3, [r0, #42]	; 0x2a
   1c938:	cmp	r3, #0
   1c93c:	bne	1c960 <fputs@plt+0xb84c>
   1c940:	mov	r3, #1
   1c944:	mov	r2, #2000	; 0x7d0
   1c948:	str	r2, [r0, #8]
   1c94c:	str	r3, [r0, #12]
   1c950:	str	r3, [r0, #16]
   1c954:	mov	r3, #1
   1c958:	strb	r3, [r4, #40]	; 0x28
   1c95c:	pop	{r4, r6, r7, pc}
   1c960:	ldrd	r0, [r0]
   1c964:	ldr	r6, [pc, #292]	; 1ca90 <fputs@plt+0xb97c>
   1c968:	mov	r7, #0
   1c96c:	adds	r0, r0, r6
   1c970:	add	r3, pc, #232	; 0xe8
   1c974:	ldrd	r2, [r3]
   1c978:	adc	r1, r1, r7
   1c97c:	bl	8eb10 <fputs@plt+0x7d9fc>
   1c980:	vldr	d7, [pc, #224]	; 1ca68 <fputs@plt+0xb954>
   1c984:	vldr	d5, [pc, #228]	; 1ca70 <fputs@plt+0xb95c>
   1c988:	vldr	d2, [pc, #232]	; 1ca78 <fputs@plt+0xb964>
   1c98c:	ldr	r1, [pc, #256]	; 1ca94 <fputs@plt+0xb980>
   1c990:	ldr	ip, [pc, #256]	; 1ca98 <fputs@plt+0xb984>
   1c994:	vldr	d3, [pc, #228]	; 1ca80 <fputs@plt+0xb96c>
   1c998:	vmov	s13, r0
   1c99c:	add	r0, r0, #1
   1c9a0:	vcvt.f64.s32	d4, s13
   1c9a4:	vldr	d6, [pc, #220]	; 1ca88 <fputs@plt+0xb974>
   1c9a8:	vsub.f64	d4, d4, d7
   1c9ac:	vdiv.f64	d7, d4, d5
   1c9b0:	vcvt.s32.f64	s15, d7
   1c9b4:	vmov	r3, s15
   1c9b8:	cmp	r3, #0
   1c9bc:	add	r2, r3, #3
   1c9c0:	movge	r2, r3
   1c9c4:	add	r3, r0, r3
   1c9c8:	sub	r3, r3, r2, asr #2
   1c9cc:	add	r3, r3, #1520	; 0x5f0
   1c9d0:	add	r3, r3, #4
   1c9d4:	vmov	s15, r3
   1c9d8:	vcvt.f64.s32	d5, s15
   1c9dc:	vsub.f64	d5, d5, d2
   1c9e0:	vdiv.f64	d7, d5, d6
   1c9e4:	vcvt.s32.f64	s15, d7
   1c9e8:	vmov	r2, s15
   1c9ec:	lsl	r0, r2, #17
   1c9f0:	sub	r2, r2, #4672	; 0x1240
   1c9f4:	lsr	r0, r0, #17
   1c9f8:	mul	r1, r1, r0
   1c9fc:	smull	ip, r0, ip, r1
   1ca00:	asr	r1, r1, #31
   1ca04:	rsb	r1, r1, r0, asr #5
   1ca08:	sub	r3, r3, r1
   1ca0c:	vmov	s15, r3
   1ca10:	vcvt.f64.s32	d6, s15
   1ca14:	vdiv.f64	d7, d6, d3
   1ca18:	vcvt.s32.f64	s14, d7
   1ca1c:	vcvt.f64.s32	d6, s14
   1ca20:	vmov	r1, s14
   1ca24:	cmp	r1, #13
   1ca28:	vmul.f64	d6, d6, d3
   1ca2c:	vcvt.s32.f64	s12, d6
   1ca30:	vmov	r1, s12
   1ca34:	sub	r3, r3, r1
   1ca38:	str	r3, [r4, #16]
   1ca3c:	vmov	r3, s14
   1ca40:	suble	r3, r3, #1
   1ca44:	subgt	r3, r3, #13
   1ca48:	cmp	r3, #2
   1ca4c:	subgt	r2, r2, #44	; 0x2c
   1ca50:	suble	r2, r2, #43	; 0x2b
   1ca54:	str	r3, [r4, #12]
   1ca58:	str	r2, [r4, #8]
   1ca5c:	b	1c954 <fputs@plt+0xb840>
   1ca60:	streq	r5, [r6, #-3072]!	; 0xfffff400
   1ca64:	andeq	r0, r0, r0
   1ca68:	andmi	r0, r0, r0
   1ca6c:	teqmi	ip, r0	; <illegal shifter operand>
   1ca70:	andeq	r0, r0, r0
   1ca74:	rscmi	sp, r1, r8, lsl #11
   1ca78:	strbtvs	r6, [r6], -r6, ror #12
   1ca7c:	subsmi	r8, lr, r6, ror #12
   1ca80:	ldrbcs	r5, [r2, -r1, ror #8]
   1ca84:	eorsmi	r9, lr, r0, lsr #19
   1ca88:	andeq	r0, r0, r0
   1ca8c:	rsbsmi	sp, r6, r0, lsl #8
   1ca90:	addseq	r2, r3, #0, 28
   1ca94:	andeq	r8, r0, sp, lsr #29
   1ca98:	mvnpl	r8, pc, lsl r5
   1ca9c:	push	{r4, r6, r7, lr}
   1caa0:	mov	r4, r0
   1caa4:	ldrb	r3, [r0, #42]	; 0x2a
   1caa8:	cmp	r3, #0
   1caac:	beq	1cb4c <fputs@plt+0xba38>
   1cab0:	ldrd	r0, [r4]
   1cab4:	ldr	r6, [pc, #172]	; 1cb68 <fputs@plt+0xba54>
   1cab8:	mov	r7, #0
   1cabc:	adds	r0, r0, r6
   1cac0:	add	r3, pc, #144	; 0x90
   1cac4:	ldrd	r2, [r3]
   1cac8:	adc	r1, r1, r7
   1cacc:	bl	8eb10 <fputs@plt+0x7d9fc>
   1cad0:	vldr	d6, [pc, #136]	; 1cb60 <fputs@plt+0xba4c>
   1cad4:	mov	r3, #1
   1cad8:	strb	r3, [r4, #41]	; 0x29
   1cadc:	ldr	r0, [pc, #136]	; 1cb6c <fputs@plt+0xba58>
   1cae0:	ldr	ip, [pc, #136]	; 1cb70 <fputs@plt+0xba5c>
   1cae4:	ldr	r1, [pc, #136]	; 1cb74 <fputs@plt+0xba60>
   1cae8:	vmov	s15, r2
   1caec:	vcvt.f64.s32	d5, s15
   1caf0:	vdiv.f64	d7, d5, d6
   1caf4:	vcvt.s32.f64	s13, d7
   1caf8:	vmov	r3, s13
   1cafc:	vcvt.f64.s32	d6, s13
   1cb00:	smull	r2, r0, r0, r3
   1cb04:	add	r0, r0, r3
   1cb08:	asr	r2, r3, #31
   1cb0c:	rsb	r2, r2, r0, asr #11
   1cb10:	str	r2, [r4, #20]
   1cb14:	mla	r3, ip, r2, r3
   1cb18:	vsub.f64	d6, d7, d6
   1cb1c:	smull	r2, r1, r1, r3
   1cb20:	add	r1, r1, r3
   1cb24:	asr	r2, r3, #31
   1cb28:	rsb	r2, r2, r1, asr #5
   1cb2c:	str	r2, [r4, #24]
   1cb30:	sub	r2, r2, r2, lsl #4
   1cb34:	add	r3, r3, r2, lsl #2
   1cb38:	vmov	s14, r3
   1cb3c:	vcvt.f64.s32	d7, s14
   1cb40:	vadd.f64	d7, d7, d6
   1cb44:	vstr	d7, [r4, #32]
   1cb48:	pop	{r4, r6, r7, pc}
   1cb4c:	bl	1c718 <fputs@plt+0xb604>
   1cb50:	b	1cab0 <fputs@plt+0xb99c>
   1cb54:	nop			; (mov r0, r0)
   1cb58:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1cb64:	addmi	r4, pc, r0
   1cb68:	addseq	r2, r3, #0, 28
   1cb6c:			; <UNDEFINED> instruction: 0x91a2b3c5
   1cb70:			; <UNDEFINED> instruction: 0xfffff1f0
   1cb74:	stmhi	r8, {r0, r3, r7, fp, pc}
   1cb78:	push	{r4, lr}
   1cb7c:	mov	r4, r0
   1cb80:	ldrb	r3, [r0, #40]	; 0x28
   1cb84:	cmp	r3, #0
   1cb88:	beq	1cba4 <fputs@plt+0xba90>
   1cb8c:	ldrb	r3, [r4, #41]	; 0x29
   1cb90:	cmp	r3, #0
   1cb94:	popne	{r4, pc}
   1cb98:	mov	r0, r4
   1cb9c:	pop	{r4, lr}
   1cba0:	b	1ca9c <fputs@plt+0xb988>
   1cba4:	bl	1c92c <fputs@plt+0xb818>
   1cba8:	b	1cb8c <fputs@plt+0xba78>
   1cbac:	ldr	r2, [r0]
   1cbb0:	push	{r4, r5, lr}
   1cbb4:	cmp	r2, #1
   1cbb8:	sub	sp, sp, #12
   1cbbc:	mov	r3, r0
   1cbc0:	mov	r5, r1
   1cbc4:	ble	1cbe8 <fputs@plt+0xbad4>
   1cbc8:	ldr	r2, [r0, #72]	; 0x48
   1cbcc:	cmp	r2, #0
   1cbd0:	beq	1cbe8 <fputs@plt+0xbad4>
   1cbd4:	blx	r2
   1cbd8:	mov	r4, r0
   1cbdc:	mov	r0, r4
   1cbe0:	add	sp, sp, #12
   1cbe4:	pop	{r4, r5, pc}
   1cbe8:	ldr	r2, [r3, #64]	; 0x40
   1cbec:	mov	r0, r3
   1cbf0:	mov	r1, sp
   1cbf4:	blx	r2
   1cbf8:	vldr	d6, [sp]
   1cbfc:	vldr	d7, [pc, #28]	; 1cc20 <fputs@plt+0xbb0c>
   1cc00:	vmul.f64	d7, d6, d7
   1cc04:	mov	r4, r0
   1cc08:	vmov	r0, r1, d7
   1cc0c:	bl	8ec30 <fputs@plt+0x7db1c>
   1cc10:	strd	r0, [r5]
   1cc14:	mov	r0, r4
   1cc18:	add	sp, sp, #12
   1cc1c:	pop	{r4, r5, pc}
   1cc20:	andeq	r0, r0, r0
   1cc24:	orrsmi	r9, r4, r0, ror r9
   1cc28:	cmp	r0, #0
   1cc2c:	bxeq	lr
   1cc30:	ldr	r3, [pc, #188]	; 1ccf4 <fputs@plt+0xbbe0>
   1cc34:	add	r3, pc, r3
   1cc38:	ldr	r3, [r3, #192]	; 0xc0
   1cc3c:	cmp	r3, r0
   1cc40:	bhi	1cc58 <fputs@plt+0xbb44>
   1cc44:	ldr	r3, [pc, #172]	; 1ccf8 <fputs@plt+0xbbe4>
   1cc48:	add	r3, pc, r3
   1cc4c:	ldr	r2, [r3, #232]	; 0xe8
   1cc50:	cmp	r2, r0
   1cc54:	bhi	1cccc <fputs@plt+0xbbb8>
   1cc58:	push	{r4, r5, r6, lr}
   1cc5c:	ldr	r5, [pc, #152]	; 1ccfc <fputs@plt+0xbbe8>
   1cc60:	add	r5, pc, r5
   1cc64:	ldr	r3, [r5]
   1cc68:	cmp	r3, #0
   1cc6c:	bne	1cc7c <fputs@plt+0xbb68>
   1cc70:	ldr	r3, [r5, #44]	; 0x2c
   1cc74:	pop	{r4, r5, r6, lr}
   1cc78:	bx	r3
   1cc7c:	ldr	r3, [r5, #52]	; 0x34
   1cc80:	mov	r4, r0
   1cc84:	blx	r3
   1cc88:	ldr	r3, [pc, #112]	; 1cd00 <fputs@plt+0xbbec>
   1cc8c:	ldr	r5, [r5, #44]	; 0x2c
   1cc90:	add	r3, pc, r3
   1cc94:	ldr	ip, [r3, #264]	; 0x108
   1cc98:	ldr	r1, [r3, #248]	; 0xf8
   1cc9c:	ldr	r2, [r3, #284]	; 0x11c
   1cca0:	sub	r2, r2, #1
   1cca4:	str	r2, [r3, #284]	; 0x11c
   1cca8:	mov	lr, r0
   1ccac:	sub	ip, ip, lr
   1ccb0:	sub	r1, r1, lr
   1ccb4:	mov	r0, r4
   1ccb8:	str	ip, [r3, #264]	; 0x108
   1ccbc:	str	r1, [r3, #248]	; 0xf8
   1ccc0:	mov	r3, r5
   1ccc4:	pop	{r4, r5, r6, lr}
   1ccc8:	bx	r3
   1cccc:	ldr	r2, [r3, #240]	; 0xf0
   1ccd0:	ldr	r1, [r3, #260]	; 0x104
   1ccd4:	ldr	ip, [r3, #236]	; 0xec
   1ccd8:	add	r2, r2, #1
   1ccdc:	sub	r1, r1, #1
   1cce0:	str	ip, [r0]
   1cce4:	str	r1, [r3, #260]	; 0x104
   1cce8:	str	r2, [r3, #240]	; 0xf0
   1ccec:	str	r0, [r3, #236]	; 0xec
   1ccf0:	bx	lr
   1ccf4:	andeq	sp, r8, r4, asr #10
   1ccf8:	andeq	r1, r9, r0, lsl #24
   1ccfc:	andeq	sp, r8, r8, lsl r5
   1cd00:			; <UNDEFINED> instruction: 0x00091bb8
   1cd04:	cmp	r0, #0
   1cd08:	beq	1cd24 <fputs@plt+0xbc10>
   1cd0c:	ldr	r2, [r0, #288]	; 0x120
   1cd10:	cmp	r2, r1
   1cd14:	bhi	1cd24 <fputs@plt+0xbc10>
   1cd18:	ldr	r2, [r0, #292]	; 0x124
   1cd1c:	cmp	r2, r1
   1cd20:	bhi	1cd38 <fputs@plt+0xbc24>
   1cd24:	ldr	r3, [pc, #24]	; 1cd44 <fputs@plt+0xbc30>
   1cd28:	mov	r0, r1
   1cd2c:	add	r3, pc, r3
   1cd30:	ldr	r3, [r3, #52]	; 0x34
   1cd34:	bx	r3
   1cd38:	add	r3, r0, #260	; 0x104
   1cd3c:	ldrh	r0, [r3]
   1cd40:	bx	lr
   1cd44:	andeq	sp, r8, ip, asr #8
   1cd48:	push	{r4, lr}
   1cd4c:	mov	r4, r0
   1cd50:	bl	1cd04 <fputs@plt+0xbbf0>
   1cd54:	ldr	r2, [r4, #456]	; 0x1c8
   1cd58:	ldr	r3, [r2]
   1cd5c:	add	r0, r3, r0
   1cd60:	str	r0, [r2]
   1cd64:	pop	{r4, pc}
   1cd68:	subs	r3, r0, #0
   1cd6c:	bxeq	lr
   1cd70:	push	{r4, r5, r6, lr}
   1cd74:	ldr	r4, [pc, #88]	; 1cdd4 <fputs@plt+0xbcc0>
   1cd78:	add	r4, pc, r4
   1cd7c:	ldr	r2, [r4]
   1cd80:	cmp	r2, #0
   1cd84:	bne	1cd94 <fputs@plt+0xbc80>
   1cd88:	ldr	r3, [r4, #44]	; 0x2c
   1cd8c:	pop	{r4, r5, r6, lr}
   1cd90:	bx	r3
   1cd94:	mov	r5, r3
   1cd98:	ldr	r3, [r4, #52]	; 0x34
   1cd9c:	blx	r3
   1cda0:	ldr	r3, [pc, #48]	; 1cdd8 <fputs@plt+0xbcc4>
   1cda4:	ldr	lr, [r4, #44]	; 0x2c
   1cda8:	add	r3, pc, r3
   1cdac:	ldr	r2, [r3, #248]	; 0xf8
   1cdb0:	ldr	r1, [r3, #284]	; 0x11c
   1cdb4:	sub	r1, r1, #1
   1cdb8:	str	r1, [r3, #284]	; 0x11c
   1cdbc:	sub	r2, r2, r0
   1cdc0:	str	r2, [r3, #248]	; 0xf8
   1cdc4:	mov	r0, r5
   1cdc8:	mov	r3, lr
   1cdcc:	pop	{r4, r5, r6, lr}
   1cdd0:	bx	r3
   1cdd4:	andeq	sp, r8, r0, lsl #8
   1cdd8:	andeq	r1, r9, r0, lsr #21
   1cddc:	ldr	r3, [r0]
   1cde0:	push	{r4, r5, r6, lr}
   1cde4:	cmp	r3, #0
   1cde8:	mov	r5, r0
   1cdec:	moveq	r4, r3
   1cdf0:	beq	1ce08 <fputs@plt+0xbcf4>
   1cdf4:	ldr	r3, [r3, #4]
   1cdf8:	blx	r3
   1cdfc:	mov	r3, #0
   1ce00:	str	r3, [r5]
   1ce04:	mov	r4, r0
   1ce08:	mov	r0, r5
   1ce0c:	bl	1cd68 <fputs@plt+0xbc54>
   1ce10:	mov	r0, r4
   1ce14:	pop	{r4, r5, r6, pc}
   1ce18:	push	{r4, r5, r6, lr}
   1ce1c:	mov	r6, r0
   1ce20:	mov	r5, #0
   1ce24:	ldr	r4, [r0, #8]
   1ce28:	ldr	r0, [r0, #12]
   1ce2c:	str	r5, [r6, #8]
   1ce30:	bl	1cd68 <fputs@plt+0xbc54>
   1ce34:	cmp	r4, r5
   1ce38:	str	r5, [r6, #12]
   1ce3c:	str	r5, [r6]
   1ce40:	beq	1ce58 <fputs@plt+0xbd44>
   1ce44:	ldr	r5, [r4]
   1ce48:	mov	r0, r4
   1ce4c:	bl	1cd68 <fputs@plt+0xbc54>
   1ce50:	subs	r4, r5, #0
   1ce54:	bne	1ce44 <fputs@plt+0xbd30>
   1ce58:	mov	r3, #0
   1ce5c:	str	r3, [r6, #4]
   1ce60:	pop	{r4, r5, r6, pc}
   1ce64:	push	{r4, r5, r6, lr}
   1ce68:	subs	r6, r0, #0
   1ce6c:	popeq	{r4, r5, r6, pc}
   1ce70:	ldr	r3, [r6, #8]
   1ce74:	cmp	r3, #0
   1ce78:	beq	1ce94 <fputs@plt+0xbd80>
   1ce7c:	add	r4, r6, #8
   1ce80:	add	r5, r6, #508	; 0x1fc
   1ce84:	ldr	r0, [r4, #4]!
   1ce88:	bl	1ce64 <fputs@plt+0xbd50>
   1ce8c:	cmp	r4, r5
   1ce90:	bne	1ce84 <fputs@plt+0xbd70>
   1ce94:	mov	r0, r6
   1ce98:	pop	{r4, r5, r6, lr}
   1ce9c:	b	1cd68 <fputs@plt+0xbc54>
   1cea0:	push	{r4, r5, r6, lr}
   1cea4:	mov	r5, r0
   1cea8:	ldr	r0, [r0, #16]
   1ceac:	cmp	r0, #0
   1ceb0:	beq	1cec4 <fputs@plt+0xbdb0>
   1ceb4:	ldr	r4, [r0]
   1ceb8:	bl	1cd68 <fputs@plt+0xbc54>
   1cebc:	subs	r0, r4, #0
   1cec0:	bne	1ceb4 <fputs@plt+0xbda0>
   1cec4:	mov	r0, #0
   1cec8:	str	r0, [r5, #16]
   1cecc:	pop	{r4, r5, r6, pc}
   1ced0:	ldr	r3, [r0, #104]	; 0x68
   1ced4:	push	{r4, r5, r6, lr}
   1ced8:	cmp	r3, #0
   1cedc:	movgt	r4, #0
   1cee0:	mov	r6, r0
   1cee4:	movgt	r5, r4
   1cee8:	ble	1cf10 <fputs@plt+0xbdfc>
   1ceec:	ldr	r3, [r6, #100]	; 0x64
   1cef0:	add	r5, r5, #1
   1cef4:	add	r3, r3, r4
   1cef8:	add	r4, r4, #48	; 0x30
   1cefc:	ldr	r0, [r3, #16]
   1cf00:	bl	1ce64 <fputs@plt+0xbd50>
   1cf04:	ldr	r3, [r6, #104]	; 0x68
   1cf08:	cmp	r3, r5
   1cf0c:	bgt	1ceec <fputs@plt+0xbdd8>
   1cf10:	ldrb	r3, [r6, #4]
   1cf14:	cmp	r3, #0
   1cf18:	bne	1cf5c <fputs@plt+0xbe48>
   1cf1c:	ldr	r4, [r6, #72]	; 0x48
   1cf20:	ldr	r3, [r4]
   1cf24:	cmp	r3, #0
   1cf28:	beq	1cf40 <fputs@plt+0xbe2c>
   1cf2c:	ldr	r3, [r3, #4]
   1cf30:	mov	r0, r4
   1cf34:	blx	r3
   1cf38:	mov	r3, #0
   1cf3c:	str	r3, [r4]
   1cf40:	ldr	r0, [r6, #100]	; 0x64
   1cf44:	bl	1cd68 <fputs@plt+0xbc54>
   1cf48:	mov	r3, #0
   1cf4c:	str	r3, [r6, #100]	; 0x64
   1cf50:	str	r3, [r6, #104]	; 0x68
   1cf54:	str	r3, [r6, #56]	; 0x38
   1cf58:	pop	{r4, r5, r6, pc}
   1cf5c:	ldr	r4, [r6, #72]	; 0x48
   1cf60:	ldr	r3, [pc, #24]	; 1cf80 <fputs@plt+0xbe6c>
   1cf64:	ldr	r2, [r4]
   1cf68:	add	r3, pc, r3
   1cf6c:	add	r3, r3, #228	; 0xe4
   1cf70:	cmp	r2, r3
   1cf74:	bne	1cf40 <fputs@plt+0xbe2c>
   1cf78:	mov	r3, r2
   1cf7c:	b	1cf2c <fputs@plt+0xbe18>
   1cf80:	ldrdeq	ip, [r8], -r0
   1cf84:	push	{r4, r5, lr}
   1cf88:	mov	r4, r0
   1cf8c:	sub	sp, sp, #12
   1cf90:	ldr	r0, [r0, #28]
   1cf94:	bl	1cd68 <fputs@plt+0xbc54>
   1cf98:	ldr	r0, [r4, #36]	; 0x24
   1cf9c:	bl	1cd68 <fputs@plt+0xbc54>
   1cfa0:	ldr	r1, [r4, #44]	; 0x2c
   1cfa4:	cmp	r1, #0
   1cfa8:	beq	1cfcc <fputs@plt+0xbeb8>
   1cfac:	ldr	ip, [r4, #24]
   1cfb0:	mov	r2, #0
   1cfb4:	mov	r0, ip
   1cfb8:	ldr	ip, [ip]
   1cfbc:	mov	r3, #0
   1cfc0:	str	r1, [sp]
   1cfc4:	ldr	r1, [ip, #72]	; 0x48
   1cfc8:	blx	r1
   1cfcc:	ldr	r5, [r4, #48]	; 0x30
   1cfd0:	cmp	r5, #0
   1cfd4:	beq	1cfe8 <fputs@plt+0xbed4>
   1cfd8:	ldr	r0, [r5, #4]
   1cfdc:	bl	1d000 <fputs@plt+0xbeec>
   1cfe0:	mov	r0, r5
   1cfe4:	bl	1cd68 <fputs@plt+0xbc54>
   1cfe8:	mov	r0, r4
   1cfec:	mov	r2, #56	; 0x38
   1cff0:	mov	r1, #0
   1cff4:	add	sp, sp, #12
   1cff8:	pop	{r4, r5, lr}
   1cffc:	b	10ee0 <memset@plt>
   1d000:	push	{r4, r5, r6, lr}
   1d004:	subs	r6, r0, #0
   1d008:	beq	1d040 <fputs@plt+0xbf2c>
   1d00c:	ldr	r3, [r6]
   1d010:	cmp	r3, #0
   1d014:	ble	1d040 <fputs@plt+0xbf2c>
   1d018:	mov	r4, #0
   1d01c:	mov	r5, r4
   1d020:	ldr	r0, [r6, #12]
   1d024:	add	r5, r5, #1
   1d028:	add	r0, r0, r4
   1d02c:	bl	1cf84 <fputs@plt+0xbe70>
   1d030:	ldr	r3, [r6]
   1d034:	add	r4, r4, #56	; 0x38
   1d038:	cmp	r3, r5
   1d03c:	bgt	1d020 <fputs@plt+0xbf0c>
   1d040:	mov	r0, r6
   1d044:	pop	{r4, r5, r6, lr}
   1d048:	b	1cd68 <fputs@plt+0xbc54>
   1d04c:	ldr	r3, [r0]
   1d050:	push	{r4, r5, r6, r7, lr}
   1d054:	cmp	r3, #0
   1d058:	sub	sp, sp, #12
   1d05c:	mov	r4, r0
   1d060:	mov	r5, r1
   1d064:	bne	1d0f4 <fputs@plt+0xbfe0>
   1d068:	ldr	r3, [r0, #4]
   1d06c:	ldr	r2, [r0, #16]
   1d070:	cmp	r3, #0
   1d074:	beq	1d084 <fputs@plt+0xbf70>
   1d078:	ldr	r1, [r0, #12]
   1d07c:	cmp	r2, r1
   1d080:	bgt	1d0bc <fputs@plt+0xbfa8>
   1d084:	ldrd	r6, [r4, #24]
   1d088:	mov	r0, r3
   1d08c:	adds	r6, r6, r2
   1d090:	adc	r7, r7, r2, asr #31
   1d094:	strd	r6, [r5]
   1d098:	bl	1cd68 <fputs@plt+0xbc54>
   1d09c:	mov	r0, r4
   1d0a0:	mov	r2, #40	; 0x28
   1d0a4:	mov	r1, #0
   1d0a8:	ldr	r5, [r4]
   1d0ac:	bl	10ee0 <memset@plt>
   1d0b0:	mov	r0, r5
   1d0b4:	add	sp, sp, #12
   1d0b8:	pop	{r4, r5, r6, r7, pc}
   1d0bc:	ldrd	r6, [r4, #24]
   1d0c0:	ldr	r0, [r0, #32]
   1d0c4:	sub	r2, r2, r1
   1d0c8:	adds	r6, r6, r1
   1d0cc:	ldr	ip, [r0]
   1d0d0:	adc	r7, r7, r1, asr #31
   1d0d4:	add	r1, r3, r1
   1d0d8:	strd	r6, [sp]
   1d0dc:	ldr	r3, [ip, #12]
   1d0e0:	blx	r3
   1d0e4:	ldr	r2, [r4, #16]
   1d0e8:	ldr	r3, [r4, #4]
   1d0ec:	str	r0, [r4]
   1d0f0:	b	1d084 <fputs@plt+0xbf70>
   1d0f4:	ldr	r2, [r0, #16]
   1d0f8:	ldr	r3, [r0, #4]
   1d0fc:	b	1d084 <fputs@plt+0xbf70>
   1d100:	subs	r2, r1, #0
   1d104:	mov	r3, r0
   1d108:	bxeq	lr
   1d10c:	cmp	r0, #0
   1d110:	beq	1d158 <fputs@plt+0xc044>
   1d114:	ldr	ip, [r0, #456]	; 0x1c8
   1d118:	cmp	ip, #0
   1d11c:	beq	1d124 <fputs@plt+0xc010>
   1d120:	b	1cd48 <fputs@plt+0xbc34>
   1d124:	ldr	r1, [r0, #288]	; 0x120
   1d128:	cmp	r1, r2
   1d12c:	bhi	1d158 <fputs@plt+0xc044>
   1d130:	ldr	r1, [r0, #292]	; 0x124
   1d134:	cmp	r1, r2
   1d138:	bls	1d158 <fputs@plt+0xc044>
   1d13c:	ldr	r1, [r0, #264]	; 0x108
   1d140:	ldr	r0, [r0, #284]	; 0x11c
   1d144:	sub	r1, r1, #1
   1d148:	str	r0, [r2]
   1d14c:	str	r1, [r3, #264]	; 0x108
   1d150:	str	r2, [r3, #284]	; 0x11c
   1d154:	bx	lr
   1d158:	mov	r0, r2
   1d15c:	b	1cd68 <fputs@plt+0xbc54>
   1d160:	push	{r4, lr}
   1d164:	mov	r4, r0
   1d168:	ldrb	r3, [r0, #25]
   1d16c:	tst	r3, #4
   1d170:	beq	1d18c <fputs@plt+0xc078>
   1d174:	ldr	r1, [r0, #8]
   1d178:	ldr	r0, [r0]
   1d17c:	bl	1d100 <fputs@plt+0xbfec>
   1d180:	ldrb	r3, [r4, #25]
   1d184:	bic	r3, r3, #4
   1d188:	strb	r3, [r4, #25]
   1d18c:	mov	r3, #0
   1d190:	str	r3, [r4, #8]
   1d194:	pop	{r4, pc}
   1d198:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d19c:	mov	r8, r1
   1d1a0:	ldrb	r3, [r0, #89]	; 0x59
   1d1a4:	ldr	r6, [r0, #24]
   1d1a8:	ldr	ip, [r0, #32]
   1d1ac:	orr	r3, r3, #32
   1d1b0:	bic	r3, r3, #64	; 0x40
   1d1b4:	subs	ip, ip, #1
   1d1b8:	ldr	r1, [r6, #120]	; 0x78
   1d1bc:	ldr	r4, [r8]
   1d1c0:	strb	r3, [r0, #89]	; 0x59
   1d1c4:	ldr	r3, [r0, #4]
   1d1c8:	bmi	1d28c <fputs@plt+0xc178>
   1d1cc:	ldr	r5, [pc, #300]	; 1d300 <fputs@plt+0xc1ec>
   1d1d0:	ldr	fp, [pc, #300]	; 1d304 <fputs@plt+0xc1f0>
   1d1d4:	ldr	sl, [pc, #300]	; 1d308 <fputs@plt+0xc1f4>
   1d1d8:	add	r5, pc, r5
   1d1dc:	add	fp, pc, fp
   1d1e0:	add	sl, pc, sl
   1d1e4:	add	r3, r3, #20
   1d1e8:	mvn	r7, #18
   1d1ec:	mov	r9, #1
   1d1f0:	ldrb	r2, [r3, #-20]	; 0xffffffec
   1d1f4:	cmp	r2, #12
   1d1f8:	addls	pc, pc, r2, lsl #2
   1d1fc:	b	1d254 <fputs@plt+0xc140>
   1d200:	b	1d248 <fputs@plt+0xc134>
   1d204:	b	1d248 <fputs@plt+0xc134>
   1d208:	b	1d234 <fputs@plt+0xc120>
   1d20c:	b	1d2f4 <fputs@plt+0xc1e0>
   1d210:	b	1d2e8 <fputs@plt+0xc1d4>
   1d214:	b	1d2f4 <fputs@plt+0xc1e0>
   1d218:	b	1d2e8 <fputs@plt+0xc1d4>
   1d21c:	b	1d2f4 <fputs@plt+0xc1e0>
   1d220:	b	1d2d4 <fputs@plt+0xc1c0>
   1d224:	b	1d2d4 <fputs@plt+0xc1c0>
   1d228:	b	1d2d4 <fputs@plt+0xc1c0>
   1d22c:	b	1d2c0 <fputs@plt+0xc1ac>
   1d230:	b	1d2a8 <fputs@plt+0xc194>
   1d234:	ldr	lr, [r3, #-12]
   1d238:	cmp	lr, #0
   1d23c:	ldrbne	lr, [r0, #89]	; 0x59
   1d240:	bicne	lr, lr, #32
   1d244:	strbne	lr, [r0, #89]	; 0x59
   1d248:	ldrb	lr, [r0, #89]	; 0x59
   1d24c:	orr	lr, lr, #64	; 0x40
   1d250:	strb	lr, [r0, #89]	; 0x59
   1d254:	add	r2, r5, r2
   1d258:	ldrb	r2, [r2, #2188]	; 0x88c
   1d25c:	tst	r2, #1
   1d260:	strb	r2, [r3, #-18]	; 0xffffffee
   1d264:	beq	1d27c <fputs@plt+0xc168>
   1d268:	ldr	r2, [r3, #-12]
   1d26c:	cmp	r2, #0
   1d270:	mvnlt	r2, r2
   1d274:	ldrlt	r2, [r1, r2, lsl #2]
   1d278:	strlt	r2, [r3, #-12]
   1d27c:	sub	ip, ip, #1
   1d280:	cmn	ip, #1
   1d284:	add	r3, r3, #20
   1d288:	bne	1d1f0 <fputs@plt+0xc0dc>
   1d28c:	ldr	r0, [r0]
   1d290:	bl	1d100 <fputs@plt+0xbfec>
   1d294:	mov	r3, #0
   1d298:	str	r3, [r6, #120]	; 0x78
   1d29c:	str	r3, [r6, #116]	; 0x74
   1d2a0:	str	r4, [r8]
   1d2a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2a8:	ldr	r2, [r3, #-12]
   1d2ac:	mov	lr, #0
   1d2b0:	cmp	r4, r2
   1d2b4:	strb	lr, [r3, #-18]	; 0xffffffee
   1d2b8:	movlt	r4, r2
   1d2bc:	b	1d27c <fputs@plt+0xc168>
   1d2c0:	ldr	r2, [r3, #-36]	; 0xffffffdc
   1d2c4:	strb	r9, [r3, #-18]	; 0xffffffee
   1d2c8:	cmp	r4, r2
   1d2cc:	movlt	r4, r2
   1d2d0:	b	1d268 <fputs@plt+0xc154>
   1d2d4:	ldrb	lr, [r0, #89]	; 0x59
   1d2d8:	and	lr, lr, #223	; 0xdf
   1d2dc:	orr	lr, lr, #64	; 0x40
   1d2e0:	strb	lr, [r0, #89]	; 0x59
   1d2e4:	b	1d254 <fputs@plt+0xc140>
   1d2e8:	str	fp, [r3, #-4]
   1d2ec:	strb	r7, [r3, #-19]	; 0xffffffed
   1d2f0:	b	1d254 <fputs@plt+0xc140>
   1d2f4:	str	sl, [r3, #-4]
   1d2f8:	strb	r7, [r3, #-19]	; 0xffffffed
   1d2fc:	b	1d254 <fputs@plt+0xc140>
   1d300:	andeq	r3, r7, r8, ror #19
   1d304:	andeq	r4, r3, r4, ror r9
   1d308:	andeq	r4, r3, r8, lsl pc
   1d30c:	push	{r4, r5, r6, r7, r8, lr}
   1d310:	mov	r7, r0
   1d314:	mov	r5, r1
   1d318:	mov	r6, r2
   1d31c:	mov	r8, r3
   1d320:	ldr	r4, [r5]
   1d324:	cmp	r4, #0
   1d328:	beq	1d350 <fputs@plt+0xc23c>
   1d32c:	cmp	r6, #0
   1d330:	blt	1d36c <fputs@plt+0xc258>
   1d334:	ldr	r3, [r4]
   1d338:	cmp	r6, r3
   1d33c:	beq	1d354 <fputs@plt+0xc240>
   1d340:	add	r5, r4, #16
   1d344:	ldr	r4, [r5]
   1d348:	cmp	r4, #0
   1d34c:	bne	1d32c <fputs@plt+0xc218>
   1d350:	pop	{r4, r5, r6, r7, r8, pc}
   1d354:	ldr	r3, [r4, #4]
   1d358:	cmp	r3, #31
   1d35c:	lsr	r3, r8, r3
   1d360:	bgt	1d36c <fputs@plt+0xc258>
   1d364:	tst	r3, #1
   1d368:	bne	1d340 <fputs@plt+0xc22c>
   1d36c:	ldr	r3, [r4, #12]
   1d370:	cmp	r3, #0
   1d374:	beq	1d380 <fputs@plt+0xc26c>
   1d378:	ldr	r0, [r4, #8]
   1d37c:	blx	r3
   1d380:	ldr	r3, [r4, #16]
   1d384:	mov	r1, r4
   1d388:	str	r3, [r5]
   1d38c:	mov	r0, r7
   1d390:	bl	1d100 <fputs@plt+0xbfec>
   1d394:	b	1d320 <fputs@plt+0xc20c>
   1d398:	mov	r1, r0
   1d39c:	ldr	r0, [r0, #52]	; 0x34
   1d3a0:	b	1d100 <fputs@plt+0xbfec>
   1d3a4:	push	{r4, r5, r6, lr}
   1d3a8:	subs	r5, r1, #0
   1d3ac:	popeq	{r4, r5, r6, pc}
   1d3b0:	ldr	r3, [r5, #4]
   1d3b4:	mov	r6, r0
   1d3b8:	cmp	r3, #0
   1d3bc:	movgt	r4, #0
   1d3c0:	ble	1d3e4 <fputs@plt+0xc2d0>
   1d3c4:	ldr	r3, [r5]
   1d3c8:	mov	r0, r6
   1d3cc:	ldr	r1, [r3, r4, lsl #3]
   1d3d0:	bl	1d100 <fputs@plt+0xbfec>
   1d3d4:	ldr	r3, [r5, #4]
   1d3d8:	add	r4, r4, #1
   1d3dc:	cmp	r3, r4
   1d3e0:	bgt	1d3c4 <fputs@plt+0xc2b0>
   1d3e4:	ldr	r1, [r5]
   1d3e8:	mov	r0, r6
   1d3ec:	bl	1d100 <fputs@plt+0xbfec>
   1d3f0:	mov	r1, r5
   1d3f4:	mov	r0, r6
   1d3f8:	pop	{r4, r5, r6, lr}
   1d3fc:	b	1d100 <fputs@plt+0xbfec>
   1d400:	ldr	r3, [r0, #12]
   1d404:	push	{r4, r5, r6, lr}
   1d408:	sub	r3, r3, #1
   1d40c:	cmp	r3, #0
   1d410:	ldr	r5, [r0]
   1d414:	str	r3, [r0, #12]
   1d418:	popne	{r4, r5, r6, pc}
   1d41c:	mov	r4, r0
   1d420:	ldr	r0, [r0, #8]
   1d424:	cmp	r0, #0
   1d428:	beq	1d438 <fputs@plt+0xc324>
   1d42c:	ldr	r3, [r0]
   1d430:	ldr	r3, [r3, #16]
   1d434:	blx	r3
   1d438:	mov	r1, r4
   1d43c:	mov	r0, r5
   1d440:	pop	{r4, r5, r6, lr}
   1d444:	b	1d100 <fputs@plt+0xbfec>
   1d448:	mov	r3, r0
   1d44c:	ldr	r0, [r0, #344]	; 0x158
   1d450:	mov	r2, #0
   1d454:	cmp	r0, r2
   1d458:	str	r2, [r3, #344]	; 0x158
   1d45c:	bxeq	lr
   1d460:	ldr	r3, [r3, #4]
   1d464:	push	{r4, lr}
   1d468:	cmp	r3, r2
   1d46c:	beq	1d488 <fputs@plt+0xc374>
   1d470:	ldrb	r2, [r3, #87]	; 0x57
   1d474:	orr	r2, r2, #1
   1d478:	strb	r2, [r3, #87]	; 0x57
   1d47c:	ldr	r3, [r3, #52]	; 0x34
   1d480:	cmp	r3, #0
   1d484:	bne	1d470 <fputs@plt+0xc35c>
   1d488:	ldr	r4, [r0, #24]
   1d48c:	bl	1d400 <fputs@plt+0xc2ec>
   1d490:	subs	r0, r4, #0
   1d494:	bne	1d488 <fputs@plt+0xc374>
   1d498:	pop	{r4, pc}
   1d49c:	push	{r4, r5, r6, lr}
   1d4a0:	subs	r6, r0, #0
   1d4a4:	mov	r5, r1
   1d4a8:	beq	1d508 <fputs@plt+0xc3f4>
   1d4ac:	ldr	r3, [r6, #456]	; 0x1c8
   1d4b0:	cmp	r3, #0
   1d4b4:	beq	1d508 <fputs@plt+0xc3f4>
   1d4b8:	ldr	r1, [r5, #52]	; 0x34
   1d4bc:	cmp	r1, #0
   1d4c0:	beq	1d550 <fputs@plt+0xc43c>
   1d4c4:	ldr	r3, [r5, #48]	; 0x30
   1d4c8:	cmp	r3, #0
   1d4cc:	ble	1d4fc <fputs@plt+0xc3e8>
   1d4d0:	mov	r4, #0
   1d4d4:	cmp	r4, #1
   1d4d8:	mov	r0, r6
   1d4dc:	beq	1d4f0 <fputs@plt+0xc3dc>
   1d4e0:	ldr	r1, [r1, r4, lsl #2]
   1d4e4:	bl	1d100 <fputs@plt+0xbfec>
   1d4e8:	ldr	r1, [r5, #52]	; 0x34
   1d4ec:	ldr	r3, [r5, #48]	; 0x30
   1d4f0:	add	r4, r4, #1
   1d4f4:	cmp	r3, r4
   1d4f8:	bgt	1d4d4 <fputs@plt+0xc3c0>
   1d4fc:	mov	r0, r6
   1d500:	pop	{r4, r5, r6, lr}
   1d504:	b	1d100 <fputs@plt+0xbfec>
   1d508:	ldr	r3, [r5, #56]	; 0x38
   1d50c:	mov	r2, #0
   1d510:	cmp	r3, r2
   1d514:	str	r2, [r5, #56]	; 0x38
   1d518:	beq	1d4b8 <fputs@plt+0xc3a4>
   1d51c:	ldr	r2, [r3]
   1d520:	ldr	r1, [r3, #24]
   1d524:	cmp	r2, #0
   1d528:	streq	r3, [r5, #56]	; 0x38
   1d52c:	ldrne	r0, [r2, #344]	; 0x158
   1d530:	streq	r2, [r3, #24]
   1d534:	strne	r0, [r3, #24]
   1d538:	strne	r3, [r2, #344]	; 0x158
   1d53c:	subs	r3, r1, #0
   1d540:	bne	1d51c <fputs@plt+0xc408>
   1d544:	ldr	r1, [r5, #52]	; 0x34
   1d548:	cmp	r1, #0
   1d54c:	bne	1d4c4 <fputs@plt+0xc3b0>
   1d550:	pop	{r4, r5, r6, pc}
   1d554:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d558:	ldr	sl, [r0, #340]	; 0x154
   1d55c:	cmp	sl, #0
   1d560:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d564:	ldr	r3, [r0, #316]	; 0x13c
   1d568:	mov	r5, #0
   1d56c:	cmp	r3, r5
   1d570:	mov	r8, r1
   1d574:	mov	r7, r0
   1d578:	str	r5, [r0, #340]	; 0x154
   1d57c:	movgt	r9, r5
   1d580:	subgt	r6, sl, #4
   1d584:	ble	1d5c8 <fputs@plt+0xc4b4>
   1d588:	ldr	r4, [r6, #4]!
   1d58c:	add	r5, r5, #1
   1d590:	ldr	r3, [r4, #8]
   1d594:	subs	r0, r3, #0
   1d598:	beq	1d5b0 <fputs@plt+0xc49c>
   1d59c:	ldr	r3, [r3]
   1d5a0:	ldr	r3, [r3, r8]
   1d5a4:	cmp	r3, #0
   1d5a8:	beq	1d5b0 <fputs@plt+0xc49c>
   1d5ac:	blx	r3
   1d5b0:	str	r9, [r4, #20]
   1d5b4:	mov	r0, r4
   1d5b8:	bl	1d400 <fputs@plt+0xc2ec>
   1d5bc:	ldr	r3, [r7, #316]	; 0x13c
   1d5c0:	cmp	r3, r5
   1d5c4:	bgt	1d588 <fputs@plt+0xc474>
   1d5c8:	mov	r1, sl
   1d5cc:	mov	r0, r7
   1d5d0:	bl	1d100 <fputs@plt+0xbfec>
   1d5d4:	mov	r3, #0
   1d5d8:	str	r3, [r7, #316]	; 0x13c
   1d5dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d5e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d5e4:	mov	r8, r1
   1d5e8:	mov	r9, r0
   1d5ec:	ldr	r0, [r1, #20]
   1d5f0:	bl	1d000 <fputs@plt+0xbeec>
   1d5f4:	ldrb	r3, [r8, #59]	; 0x3b
   1d5f8:	mov	r7, #0
   1d5fc:	str	r7, [r8, #20]
   1d600:	cmp	r3, r7
   1d604:	movne	r5, r7
   1d608:	addne	r6, r8, #64	; 0x40
   1d60c:	movne	sl, #72	; 0x48
   1d610:	beq	1d688 <fputs@plt+0xc574>
   1d614:	ldr	r1, [r6, #12]
   1d618:	mov	r0, r9
   1d61c:	bl	1d100 <fputs@plt+0xbfec>
   1d620:	ldr	r1, [r6, #16]
   1d624:	cmp	r1, #0
   1d628:	beq	1d640 <fputs@plt+0xc52c>
   1d62c:	ldr	r4, [r1, #4]
   1d630:	mov	r0, r5
   1d634:	bl	1d100 <fputs@plt+0xbfec>
   1d638:	subs	r1, r4, #0
   1d63c:	bne	1d62c <fputs@plt+0xc518>
   1d640:	ldr	r0, [r6, #40]	; 0x28
   1d644:	cmp	r0, #0
   1d648:	beq	1d650 <fputs@plt+0xc53c>
   1d64c:	bl	1cddc <fputs@plt+0xbcc8>
   1d650:	ldr	r0, [r6, #56]	; 0x38
   1d654:	cmp	r0, #0
   1d658:	beq	1d660 <fputs@plt+0xc54c>
   1d65c:	bl	1cddc <fputs@plt+0xbcc8>
   1d660:	mov	r0, r6
   1d664:	mov	r2, sl
   1d668:	mov	r1, r5
   1d66c:	bl	10ee0 <memset@plt>
   1d670:	str	r8, [r6, #8]
   1d674:	ldrb	r3, [r8, #59]	; 0x3b
   1d678:	add	r7, r7, #1
   1d67c:	add	r6, r6, #72	; 0x48
   1d680:	cmp	r3, r7
   1d684:	bgt	1d614 <fputs@plt+0xc500>
   1d688:	ldr	r5, [r8, #40]	; 0x28
   1d68c:	cmp	r5, #0
   1d690:	beq	1d6c0 <fputs@plt+0xc5ac>
   1d694:	mov	r4, #0
   1d698:	mov	r0, r9
   1d69c:	str	r4, [r8, #36]	; 0x24
   1d6a0:	str	r4, [r8, #44]	; 0x2c
   1d6a4:	strb	r4, [r8, #56]	; 0x38
   1d6a8:	str	r4, [r8, #48]	; 0x30
   1d6ac:	str	r4, [r8, #8]
   1d6b0:	ldr	r1, [r8, #32]
   1d6b4:	bl	1d100 <fputs@plt+0xbfec>
   1d6b8:	str	r4, [r8, #32]
   1d6bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d6c0:	ldr	r1, [r8, #36]	; 0x24
   1d6c4:	cmp	r1, #0
   1d6c8:	beq	1d694 <fputs@plt+0xc580>
   1d6cc:	ldr	r4, [r1, #4]
   1d6d0:	mov	r0, r5
   1d6d4:	bl	1d100 <fputs@plt+0xbfec>
   1d6d8:	subs	r1, r4, #0
   1d6dc:	bne	1d6cc <fputs@plt+0xc5b8>
   1d6e0:	b	1d694 <fputs@plt+0xc580>
   1d6e4:	push	{r4, r5, r6, r7, r8, lr}
   1d6e8:	subs	r7, r1, #0
   1d6ec:	sub	sp, sp, #72	; 0x48
   1d6f0:	beq	1d7b4 <fputs@plt+0xc6a0>
   1d6f4:	ldr	r6, [r7, #16]
   1d6f8:	cmp	r6, #0
   1d6fc:	beq	1d7a8 <fputs@plt+0xc694>
   1d700:	mov	r2, #32
   1d704:	mov	r4, r0
   1d708:	add	r5, sp, r2
   1d70c:	mov	r1, #0
   1d710:	mov	r0, sp
   1d714:	bl	10ee0 <memset@plt>
   1d718:	mov	r2, #40	; 0x28
   1d71c:	mov	r1, #0
   1d720:	mov	r0, r5
   1d724:	bl	10ee0 <memset@plt>
   1d728:	ldr	r2, [r4, #32]
   1d72c:	mov	r3, #1
   1d730:	strh	r3, [sp, #40]	; 0x28
   1d734:	str	r5, [sp]
   1d738:	mov	r0, sp
   1d73c:	str	r4, [sp, #8]
   1d740:	str	r7, [sp, #4]
   1d744:	str	r2, [sp, #64]	; 0x40
   1d748:	blx	r6
   1d74c:	ldr	r3, [r4, #24]
   1d750:	cmp	r3, #0
   1d754:	ble	1d764 <fputs@plt+0xc650>
   1d758:	ldr	r1, [r4, #20]
   1d75c:	ldr	r0, [r4, #32]
   1d760:	bl	1d100 <fputs@plt+0xbfec>
   1d764:	mov	lr, r5
   1d768:	mov	ip, r4
   1d76c:	add	r5, sp, #64	; 0x40
   1d770:	mov	r4, lr
   1d774:	add	ip, ip, #16
   1d778:	ldm	r4!, {r0, r1, r2, r3}
   1d77c:	add	lr, lr, #16
   1d780:	cmp	r4, r5
   1d784:	str	r0, [ip, #-16]
   1d788:	str	r1, [ip, #-12]
   1d78c:	str	r2, [ip, #-8]
   1d790:	str	r3, [ip, #-4]
   1d794:	bne	1d770 <fputs@plt+0xc65c>
   1d798:	ldm	lr!, {r0, r1}
   1d79c:	ldr	r6, [sp, #20]
   1d7a0:	str	r0, [ip]
   1d7a4:	str	r1, [ip, #4]
   1d7a8:	mov	r0, r6
   1d7ac:	add	sp, sp, #72	; 0x48
   1d7b0:	pop	{r4, r5, r6, r7, r8, pc}
   1d7b4:	mov	r6, r7
   1d7b8:	mov	r0, r6
   1d7bc:	add	sp, sp, #72	; 0x48
   1d7c0:	pop	{r4, r5, r6, r7, r8, pc}
   1d7c4:	ldr	r2, [r0, #164]	; 0xa4
   1d7c8:	mov	r3, #1
   1d7cc:	cmp	r2, #0
   1d7d0:	strb	r3, [r0, #69]	; 0x45
   1d7d4:	strgt	r3, [r0, #248]	; 0xf8
   1d7d8:	ldr	r3, [r0, #256]	; 0x100
   1d7dc:	add	r3, r3, #1
   1d7e0:	str	r3, [r0, #256]	; 0x100
   1d7e4:	bx	lr
   1d7e8:	push	{r4, lr}
   1d7ec:	mov	r4, r0
   1d7f0:	ldr	r0, [r0]
   1d7f4:	ldr	r3, [r0, #68]	; 0x44
   1d7f8:	cmp	r3, #0
   1d7fc:	moveq	r0, r3
   1d800:	beq	1d810 <fputs@plt+0xc6fc>
   1d804:	mov	r2, #0
   1d808:	mov	r1, r2
   1d80c:	blx	r3
   1d810:	str	r0, [r4, #60]	; 0x3c
   1d814:	pop	{r4, pc}
   1d818:	push	{r4, r5, r6, r7}
   1d81c:	mov	r7, #0
   1d820:	ldr	r6, [pc, #52]	; 1d85c <fputs@plt+0xc748>
   1d824:	cmp	r3, r7
   1d828:	cmpeq	r2, r6
   1d82c:	bhi	1d854 <fputs@plt+0xc740>
   1d830:	lsr	r3, r2, #7
   1d834:	and	r4, r2, #127	; 0x7f
   1d838:	mvn	r3, r3, lsl #25
   1d83c:	strb	r4, [r0, #1]
   1d840:	mvn	r3, r3, lsr #25
   1d844:	strb	r3, [r0]
   1d848:	mov	r0, #2
   1d84c:	pop	{r4, r5, r6, r7}
   1d850:	bx	lr
   1d854:	pop	{r4, r5, r6, r7}
   1d858:	b	17278 <fputs@plt+0x6164>
   1d85c:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   1d860:	cmp	r3, #0
   1d864:	cmpeq	r2, #127	; 0x7f
   1d868:	push	{r4, r5, r6, r7, lr}
   1d86c:	mov	r5, r0
   1d870:	sub	sp, sp, #20
   1d874:	bhi	1d89c <fputs@plt+0xc788>
   1d878:	mov	r6, r2
   1d87c:	add	r4, sp, #16
   1d880:	mov	r2, #1
   1d884:	strb	r6, [r4, #-12]!
   1d888:	mov	r1, r4
   1d88c:	mov	r0, r5
   1d890:	bl	1bc20 <fputs@plt+0xab0c>
   1d894:	add	sp, sp, #20
   1d898:	pop	{r4, r5, r6, r7, pc}
   1d89c:	add	r4, sp, #4
   1d8a0:	mov	r0, r4
   1d8a4:	bl	1d818 <fputs@plt+0xc704>
   1d8a8:	mov	r2, r0
   1d8ac:	b	1d888 <fputs@plt+0xc774>
   1d8b0:	ldrb	r3, [r0, #1]
   1d8b4:	ldrb	r2, [r0]
   1d8b8:	tst	r3, #128	; 0x80
   1d8bc:	bne	1d8d4 <fputs@plt+0xc7c0>
   1d8c0:	and	r2, r2, #127	; 0x7f
   1d8c4:	mov	r0, #2
   1d8c8:	orr	r3, r3, r2, lsl #7
   1d8cc:	str	r3, [r1]
   1d8d0:	bx	lr
   1d8d4:	ldrb	ip, [r0, #2]
   1d8d8:	orr	r2, ip, r2, lsl #14
   1d8dc:	tst	r2, #128	; 0x80
   1d8e0:	bne	1d900 <fputs@plt+0xc7ec>
   1d8e4:	ldr	r0, [pc, #76]	; 1d938 <fputs@plt+0xc824>
   1d8e8:	and	r3, r3, #127	; 0x7f
   1d8ec:	and	r0, r0, r2
   1d8f0:	orr	r3, r0, r3, lsl #7
   1d8f4:	str	r3, [r1]
   1d8f8:	mov	r0, #3
   1d8fc:	bx	lr
   1d900:	push	{r4, r6, r7, lr}
   1d904:	sub	sp, sp, #8
   1d908:	mov	r4, r1
   1d90c:	mov	r1, sp
   1d910:	bl	17348 <fputs@plt+0x6234>
   1d914:	ldrd	r2, [sp]
   1d918:	mov	r7, #0
   1d91c:	cmp	r3, r7
   1d920:	cmpeq	r2, r2
   1d924:	mvnne	r3, #0
   1d928:	strne	r3, [r4]
   1d92c:	streq	r2, [r4]
   1d930:	add	sp, sp, #8
   1d934:	pop	{r4, r6, r7, pc}
   1d938:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   1d93c:	cmp	r0, r1
   1d940:	blt	1d968 <fputs@plt+0xc854>
   1d944:	add	r3, r1, #49	; 0x31
   1d948:	cmp	r0, r3
   1d94c:	bxgt	lr
   1d950:	add	r3, r1, #31
   1d954:	cmp	r0, r3
   1d958:	ble	1d9a8 <fputs@plt+0xc894>
   1d95c:	add	r0, r0, #1
   1d960:	sxth	r0, r0
   1d964:	bx	lr
   1d968:	add	r3, r0, #49	; 0x31
   1d96c:	cmp	r1, r3
   1d970:	bgt	1d9a0 <fputs@plt+0xc88c>
   1d974:	add	r3, r0, #31
   1d978:	cmp	r1, r3
   1d97c:	bgt	1d9c8 <fputs@plt+0xc8b4>
   1d980:	ldr	r3, [pc, #76]	; 1d9d4 <fputs@plt+0xc8c0>
   1d984:	sub	r0, r1, r0
   1d988:	add	r3, pc, r3
   1d98c:	add	r0, r3, r0
   1d990:	ldrb	r0, [r0, #2352]	; 0x930
   1d994:	add	r1, r0, r1
   1d998:	sxth	r0, r1
   1d99c:	bx	lr
   1d9a0:	mov	r0, r1
   1d9a4:	bx	lr
   1d9a8:	ldr	r3, [pc, #40]	; 1d9d8 <fputs@plt+0xc8c4>
   1d9ac:	sub	r1, r0, r1
   1d9b0:	add	r3, pc, r3
   1d9b4:	add	r1, r3, r1
   1d9b8:	ldrb	r1, [r1, #2352]	; 0x930
   1d9bc:	add	r0, r1, r0
   1d9c0:	sxth	r0, r0
   1d9c4:	bx	lr
   1d9c8:	add	r1, r1, #1
   1d9cc:	sxth	r0, r1
   1d9d0:	bx	lr
   1d9d4:	andeq	r3, r7, r8, lsr r2
   1d9d8:	andeq	r3, r7, r0, lsl r2
   1d9dc:	cmp	r1, #0
   1d9e0:	beq	1da38 <fputs@plt+0xc924>
   1d9e4:	ldr	ip, [r1]
   1d9e8:	cmp	ip, #0
   1d9ec:	beq	1da2c <fputs@plt+0xc918>
   1d9f0:	ldr	r3, [r1, #4]
   1d9f4:	add	ip, ip, #1
   1d9f8:	cmp	r3, #0
   1d9fc:	str	ip, [r1]
   1da00:	str	r2, [r1, #4]
   1da04:	beq	1da38 <fputs@plt+0xc924>
   1da08:	ldr	r1, [r3, #4]
   1da0c:	str	r3, [r2]
   1da10:	str	r1, [r2, #4]
   1da14:	ldr	r1, [r3, #4]
   1da18:	cmp	r1, #0
   1da1c:	strne	r2, [r1]
   1da20:	streq	r2, [r0]
   1da24:	str	r2, [r3, #4]
   1da28:	bx	lr
   1da2c:	mov	r3, #1
   1da30:	str	r2, [r1, #4]
   1da34:	str	r3, [r1]
   1da38:	ldr	r3, [r0]
   1da3c:	cmp	r3, #0
   1da40:	str	r3, [r2]
   1da44:	strne	r2, [r3, #4]
   1da48:	mov	r3, #0
   1da4c:	str	r3, [r2, #4]
   1da50:	str	r2, [r0]
   1da54:	bx	lr
   1da58:	push	{r4, r5, r6, r7, r8, lr}
   1da5c:	mov	r5, r0
   1da60:	ldr	r4, [pc, #56]	; 1daa0 <fputs@plt+0xc98c>
   1da64:	mov	r6, r1
   1da68:	add	r4, pc, r4
   1da6c:	mov	r7, r2
   1da70:	ldr	r3, [r4, #256]	; 0x100
   1da74:	blx	r3
   1da78:	cmp	r0, #0
   1da7c:	beq	1da88 <fputs@plt+0xc974>
   1da80:	mov	r0, #0
   1da84:	pop	{r4, r5, r6, r7, r8, pc}
   1da88:	ldr	r3, [r4, #244]	; 0xf4
   1da8c:	mov	r2, r7
   1da90:	mov	r1, r6
   1da94:	mov	r0, r5
   1da98:	pop	{r4, r5, r6, r7, r8, lr}
   1da9c:	bx	r3
   1daa0:	andeq	ip, r8, r0, ror #16
   1daa4:	ldr	r3, [r0]
   1daa8:	cmp	r3, #0
   1daac:	beq	1db04 <fputs@plt+0xc9f0>
   1dab0:	ldr	r3, [pc, #84]	; 1db0c <fputs@plt+0xc9f8>
   1dab4:	push	{r4, lr}
   1dab8:	add	r3, pc, r3
   1dabc:	sub	sp, sp, #104	; 0x68
   1dac0:	mov	r4, r0
   1dac4:	ldr	r3, [r3, #52]	; 0x34
   1dac8:	ldr	r0, [r1]
   1dacc:	mov	r1, sp
   1dad0:	blx	r3
   1dad4:	cmp	r0, #0
   1dad8:	movne	r0, #1
   1dadc:	bne	1dafc <fputs@plt+0xc9e8>
   1dae0:	ldr	r1, [r4]
   1dae4:	ldrd	r2, [sp, #96]	; 0x60
   1dae8:	ldrd	r0, [r1, #8]
   1daec:	cmp	r1, r3
   1daf0:	cmpeq	r0, r2
   1daf4:	movne	r0, #1
   1daf8:	moveq	r0, #0
   1dafc:	add	sp, sp, #104	; 0x68
   1db00:	pop	{r4, pc}
   1db04:	mov	r0, r3
   1db08:	bx	lr
   1db0c:	andeq	ip, r8, r0, lsl r8
   1db10:	push	{r4, r5, r6, r7, r8, r9, lr}
   1db14:	sub	sp, sp, #36	; 0x24
   1db18:	ldrh	r4, [r0, #18]
   1db1c:	and	r4, r4, #3
   1db20:	cmp	r4, #1
   1db24:	beq	1db4c <fputs@plt+0xca38>
   1db28:	ldr	r3, [pc, #152]	; 1dbc8 <fputs@plt+0xcab4>
   1db2c:	mov	r2, r1
   1db30:	add	r3, pc, r3
   1db34:	ldr	r0, [r0, #12]
   1db38:	ldr	r3, [r3, #88]	; 0x58
   1db3c:	mov	r1, #13
   1db40:	blx	r3
   1db44:	add	sp, sp, #36	; 0x24
   1db48:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1db4c:	ldr	r5, [r0, #8]
   1db50:	ldrb	r3, [r5, #21]
   1db54:	cmp	r3, #0
   1db58:	movne	r0, #0
   1db5c:	bne	1db44 <fputs@plt+0xca30>
   1db60:	ldr	ip, [pc, #100]	; 1dbcc <fputs@plt+0xcab8>
   1db64:	ldr	r1, [pc, #100]	; 1dbd0 <fputs@plt+0xcabc>
   1db68:	add	ip, pc, ip
   1db6c:	ldr	r8, [pc, #96]	; 1dbd4 <fputs@plt+0xcac0>
   1db70:	ldr	r6, [ip, #272]	; 0x110
   1db74:	add	r1, pc, r1
   1db78:	add	r6, r6, #2
   1db7c:	add	r2, sp, #32
   1db80:	asr	r7, r6, #31
   1db84:	mov	r9, #0
   1db88:	strh	r3, [sp, #2]
   1db8c:	ldr	r0, [r0, #12]
   1db90:	ldr	r3, [r1, #88]	; 0x58
   1db94:	strd	r6, [sp, #8]
   1db98:	strh	r4, [r2, #-32]!	; 0xffffffe0
   1db9c:	strd	r8, [sp, #16]
   1dba0:	mov	r1, #13
   1dba4:	blx	r3
   1dba8:	cmp	r0, #0
   1dbac:	blt	1db44 <fputs@plt+0xca30>
   1dbb0:	ldr	r3, [r5, #32]
   1dbb4:	strb	r4, [r5, #21]
   1dbb8:	add	r3, r3, #1
   1dbbc:	str	r3, [r5, #32]
   1dbc0:	add	sp, sp, #36	; 0x24
   1dbc4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1dbc8:	muleq	r8, r8, r7
   1dbcc:	andeq	ip, r8, r0, lsl r6
   1dbd0:	andeq	ip, r8, r4, asr r7
   1dbd4:	strdeq	r0, [r0], -lr
   1dbd8:	ldrb	r3, [r0, #16]
   1dbdc:	cmp	r3, r1
   1dbe0:	bge	1dc20 <fputs@plt+0xcb0c>
   1dbe4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dbe8:	mov	r5, r0
   1dbec:	ldr	r6, [r0, #8]
   1dbf0:	sub	sp, sp, #32
   1dbf4:	mov	r4, r1
   1dbf8:	ldrb	r2, [r6, #20]
   1dbfc:	cmp	r3, r2
   1dc00:	beq	1dc2c <fputs@plt+0xcb18>
   1dc04:	cmp	r2, #2
   1dc08:	cmpls	r1, #1
   1dc0c:	beq	1dd78 <fputs@plt+0xcc64>
   1dc10:	mov	r3, #5
   1dc14:	mov	r0, r3
   1dc18:	add	sp, sp, #32
   1dc1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc20:	mov	r3, #0
   1dc24:	mov	r0, r3
   1dc28:	bx	lr
   1dc2c:	cmp	r1, #1
   1dc30:	beq	1dd78 <fputs@plt+0xcc64>
   1dc34:	mov	r8, #1
   1dc38:	mov	r9, #0
   1dc3c:	cmp	r3, #2
   1dc40:	cmpls	r1, #4
   1dc44:	mov	r3, #0
   1dc48:	strd	r8, [sp, #16]
   1dc4c:	strh	r3, [sp, #2]
   1dc50:	bne	1dcb8 <fputs@plt+0xcba4>
   1dc54:	ldr	r3, [pc, #900]	; 1dfe0 <fputs@plt+0xcecc>
   1dc58:	mov	r2, #1
   1dc5c:	add	r3, pc, r3
   1dc60:	strh	r2, [sp]
   1dc64:	ldr	r2, [r3, #272]	; 0x110
   1dc68:	mov	r1, sp
   1dc6c:	asr	r3, r2, #31
   1dc70:	strd	r2, [sp, #8]
   1dc74:	bl	1db10 <fputs@plt+0xc9fc>
   1dc78:	cmp	r0, #0
   1dc7c:	beq	1dcb8 <fputs@plt+0xcba4>
   1dc80:	bl	11108 <__errno_location@plt>
   1dc84:	ldr	r2, [r0]
   1dc88:	cmp	r2, #13
   1dc8c:	beq	1dc10 <fputs@plt+0xcafc>
   1dc90:	bgt	1dec8 <fputs@plt+0xcdb4>
   1dc94:	cmp	r2, #4
   1dc98:	beq	1dc10 <fputs@plt+0xcafc>
   1dc9c:	cmp	r2, #11
   1dca0:	beq	1dc10 <fputs@plt+0xcafc>
   1dca4:	cmp	r2, #1
   1dca8:	moveq	r3, #3
   1dcac:	bne	1dee0 <fputs@plt+0xcdcc>
   1dcb0:	str	r2, [r5, #20]
   1dcb4:	b	1dc14 <fputs@plt+0xcb00>
   1dcb8:	cmp	r4, #4
   1dcbc:	beq	1deac <fputs@plt+0xcd98>
   1dcc0:	mov	r3, #1
   1dcc4:	cmp	r4, #2
   1dcc8:	strh	r3, [sp]
   1dccc:	beq	1dee8 <fputs@plt+0xcdd4>
   1dcd0:	ldr	r3, [pc, #780]	; 1dfe4 <fputs@plt+0xced0>
   1dcd4:	ldr	r0, [pc, #780]	; 1dfe8 <fputs@plt+0xced4>
   1dcd8:	add	r3, pc, r3
   1dcdc:	mov	r1, #0
   1dce0:	ldr	r2, [r3, #272]	; 0x110
   1dce4:	strd	r0, [sp, #16]
   1dce8:	add	r2, r2, #2
   1dcec:	asr	r3, r2, #31
   1dcf0:	strd	r2, [sp, #8]
   1dcf4:	mov	r1, sp
   1dcf8:	mov	r0, r5
   1dcfc:	bl	1db10 <fputs@plt+0xc9fc>
   1dd00:	cmp	r0, #0
   1dd04:	beq	1dd64 <fputs@plt+0xcc50>
   1dd08:	bl	11108 <__errno_location@plt>
   1dd0c:	ldr	r2, [r0]
   1dd10:	cmp	r2, #13
   1dd14:	beq	1df10 <fputs@plt+0xcdfc>
   1dd18:	bgt	1de64 <fputs@plt+0xcd50>
   1dd1c:	cmp	r2, #4
   1dd20:	beq	1df10 <fputs@plt+0xcdfc>
   1dd24:	cmp	r2, #11
   1dd28:	beq	1df10 <fputs@plt+0xcdfc>
   1dd2c:	cmp	r2, #1
   1dd30:	moveq	r3, #3
   1dd34:	bne	1de7c <fputs@plt+0xcd68>
   1dd38:	str	r2, [r5, #20]
   1dd3c:	cmp	r4, #4
   1dd40:	bne	1dc14 <fputs@plt+0xcb00>
   1dd44:	mov	r2, #3
   1dd48:	strb	r2, [r5, #16]
   1dd4c:	strb	r2, [r6, #20]
   1dd50:	b	1dc14 <fputs@plt+0xcb00>
   1dd54:	ldr	r3, [r6, #32]
   1dd58:	str	r4, [r6, #16]
   1dd5c:	add	r3, r3, #1
   1dd60:	str	r3, [r6, #32]
   1dd64:	uxtb	r4, r4
   1dd68:	strb	r4, [r5, #16]
   1dd6c:	mov	r3, #0
   1dd70:	strb	r4, [r6, #20]
   1dd74:	b	1dc14 <fputs@plt+0xcb00>
   1dd78:	sub	r2, r2, #1
   1dd7c:	cmp	r2, #1
   1dd80:	bls	1de84 <fputs@plt+0xcd70>
   1dd84:	ldr	sl, [pc, #608]	; 1dfec <fputs@plt+0xced8>
   1dd88:	mov	r8, #1
   1dd8c:	add	sl, pc, sl
   1dd90:	mov	r9, #0
   1dd94:	ldr	r2, [sl, #272]	; 0x110
   1dd98:	mov	r1, sp
   1dd9c:	mov	r0, r5
   1dda0:	asr	r3, r2, #31
   1dda4:	strd	r8, [sp, #16]
   1dda8:	strd	r2, [sp, #8]
   1ddac:	subs	r3, r4, #1
   1ddb0:	movne	r3, #1
   1ddb4:	mov	r2, #0
   1ddb8:	strh	r2, [sp, #2]
   1ddbc:	strh	r3, [sp]
   1ddc0:	bl	1db10 <fputs@plt+0xc9fc>
   1ddc4:	mov	r7, sp
   1ddc8:	cmp	r0, #0
   1ddcc:	bne	1dc80 <fputs@plt+0xcb6c>
   1ddd0:	cmp	r4, #1
   1ddd4:	bne	1dcb8 <fputs@plt+0xcba4>
   1ddd8:	ldr	r2, [sl, #272]	; 0x110
   1dddc:	mov	r1, r7
   1dde0:	add	r2, r2, #2
   1dde4:	mov	r0, r5
   1dde8:	asr	r3, r2, #31
   1ddec:	strd	r2, [sp, #8]
   1ddf0:	ldr	r2, [pc, #496]	; 1dfe8 <fputs@plt+0xced4>
   1ddf4:	mov	r3, #0
   1ddf8:	strd	r2, [sp, #16]
   1ddfc:	bl	1db10 <fputs@plt+0xc9fc>
   1de00:	cmp	r0, #0
   1de04:	beq	1df18 <fputs@plt+0xce04>
   1de08:	bl	11108 <__errno_location@plt>
   1de0c:	ldr	r4, [r0]
   1de10:	cmp	r4, #13
   1de14:	beq	1df6c <fputs@plt+0xce58>
   1de18:	bgt	1df54 <fputs@plt+0xce40>
   1de1c:	cmp	r4, #4
   1de20:	beq	1df6c <fputs@plt+0xce58>
   1de24:	cmp	r4, #11
   1de28:	beq	1df6c <fputs@plt+0xce58>
   1de2c:	cmp	r4, #1
   1de30:	bne	1dfa4 <fputs@plt+0xce90>
   1de34:	ldr	r2, [sl, #272]	; 0x110
   1de38:	mov	ip, #2
   1de3c:	mov	r1, r7
   1de40:	asr	r3, r2, #31
   1de44:	mov	r0, r5
   1de48:	strd	r2, [sp, #8]
   1de4c:	strd	r8, [sp, #16]
   1de50:	strh	ip, [sp]
   1de54:	bl	1db10 <fputs@plt+0xc9fc>
   1de58:	mov	r3, #3
   1de5c:	str	r4, [r5, #20]
   1de60:	b	1dc14 <fputs@plt+0xcb00>
   1de64:	cmp	r2, #37	; 0x25
   1de68:	beq	1df10 <fputs@plt+0xcdfc>
   1de6c:	cmp	r2, #110	; 0x6e
   1de70:	beq	1df10 <fputs@plt+0xcdfc>
   1de74:	cmp	r2, #16
   1de78:	beq	1df10 <fputs@plt+0xcdfc>
   1de7c:	ldr	r3, [pc, #364]	; 1dff0 <fputs@plt+0xcedc>
   1de80:	b	1dd38 <fputs@plt+0xcc24>
   1de84:	mov	r3, #1
   1de88:	strb	r3, [r5, #16]
   1de8c:	ldr	r2, [r6, #16]
   1de90:	ldr	r3, [r6, #32]
   1de94:	add	r2, r2, #1
   1de98:	add	r3, r3, #1
   1de9c:	str	r3, [r6, #32]
   1dea0:	str	r2, [r6, #16]
   1dea4:	mov	r3, #0
   1dea8:	b	1dc14 <fputs@plt+0xcb00>
   1deac:	ldr	r3, [r6, #16]
   1deb0:	cmp	r3, #1
   1deb4:	movgt	r3, #5
   1deb8:	bgt	1dd44 <fputs@plt+0xcc30>
   1debc:	mov	r3, #1
   1dec0:	strh	r3, [sp]
   1dec4:	b	1dcd0 <fputs@plt+0xcbbc>
   1dec8:	cmp	r2, #37	; 0x25
   1decc:	beq	1dc10 <fputs@plt+0xcafc>
   1ded0:	cmp	r2, #110	; 0x6e
   1ded4:	beq	1dc10 <fputs@plt+0xcafc>
   1ded8:	cmp	r2, #16
   1dedc:	beq	1dc10 <fputs@plt+0xcafc>
   1dee0:	ldr	r3, [pc, #264]	; 1dff0 <fputs@plt+0xcedc>
   1dee4:	b	1dcb0 <fputs@plt+0xcb9c>
   1dee8:	ldr	r3, [pc, #260]	; 1dff4 <fputs@plt+0xcee0>
   1deec:	mov	r0, #1
   1def0:	add	r3, pc, r3
   1def4:	mov	r1, #0
   1def8:	ldr	r2, [r3, #272]	; 0x110
   1defc:	strd	r0, [sp, #16]
   1df00:	add	r2, r2, #1
   1df04:	asr	r3, r2, #31
   1df08:	strd	r2, [sp, #8]
   1df0c:	b	1dcf4 <fputs@plt+0xcbe0>
   1df10:	mov	r3, #5
   1df14:	b	1dd3c <fputs@plt+0xcc28>
   1df18:	ldr	r2, [sl, #272]	; 0x110
   1df1c:	mov	ip, #2
   1df20:	mov	r1, r7
   1df24:	asr	r3, r2, #31
   1df28:	mov	r0, r5
   1df2c:	strd	r8, [sp, #16]
   1df30:	strd	r2, [sp, #8]
   1df34:	strh	ip, [sp]
   1df38:	bl	1db10 <fputs@plt+0xc9fc>
   1df3c:	cmp	r0, #0
   1df40:	beq	1dd54 <fputs@plt+0xcc40>
   1df44:	bl	11108 <__errno_location@plt>
   1df48:	ldr	r3, [pc, #168]	; 1dff8 <fputs@plt+0xcee4>
   1df4c:	ldr	r4, [r0]
   1df50:	b	1de5c <fputs@plt+0xcd48>
   1df54:	cmp	r4, #37	; 0x25
   1df58:	beq	1df6c <fputs@plt+0xce58>
   1df5c:	cmp	r4, #110	; 0x6e
   1df60:	beq	1df6c <fputs@plt+0xce58>
   1df64:	cmp	r4, #16
   1df68:	bne	1dfa4 <fputs@plt+0xce90>
   1df6c:	ldr	r3, [pc, #136]	; 1dffc <fputs@plt+0xcee8>
   1df70:	mov	r8, #1
   1df74:	add	r3, pc, r3
   1df78:	mov	r9, #0
   1df7c:	ldr	r2, [r3, #272]	; 0x110
   1df80:	mov	ip, #2
   1df84:	mov	r1, r7
   1df88:	asr	r3, r2, #31
   1df8c:	mov	r0, r5
   1df90:	strd	r2, [sp, #8]
   1df94:	strd	r8, [sp, #16]
   1df98:	strh	ip, [sp]
   1df9c:	bl	1db10 <fputs@plt+0xc9fc>
   1dfa0:	b	1dc10 <fputs@plt+0xcafc>
   1dfa4:	ldr	r3, [pc, #84]	; 1e000 <fputs@plt+0xceec>
   1dfa8:	mov	r8, #1
   1dfac:	add	r3, pc, r3
   1dfb0:	mov	r9, #0
   1dfb4:	ldr	r2, [r3, #272]	; 0x110
   1dfb8:	mov	ip, #2
   1dfbc:	mov	r1, r7
   1dfc0:	asr	r3, r2, #31
   1dfc4:	mov	r0, r5
   1dfc8:	strd	r2, [sp, #8]
   1dfcc:	strd	r8, [sp, #16]
   1dfd0:	strh	ip, [sp]
   1dfd4:	bl	1db10 <fputs@plt+0xc9fc>
   1dfd8:	ldr	r3, [pc, #16]	; 1dff0 <fputs@plt+0xcedc>
   1dfdc:	b	1de5c <fputs@plt+0xcd48>
   1dfe0:	andeq	ip, r8, ip, lsl r5
   1dfe4:	andeq	ip, r8, r0, lsr #9
   1dfe8:	strdeq	r0, [r0], -lr
   1dfec:	andeq	ip, r8, ip, ror #7
   1dff0:	andeq	r0, r0, sl, lsl #30
   1dff4:	andeq	ip, r8, r8, lsl #5
   1dff8:	andeq	r0, r0, sl, lsl #16
   1dffc:	andeq	ip, r8, r4, lsl #4
   1e000:	andeq	ip, r8, ip, asr #3
   1e004:	push	{r4, r5, r6, lr}
   1e008:	ldr	r5, [sp, #16]
   1e00c:	cmp	r5, #0
   1e010:	beq	1e028 <fputs@plt+0xcf14>
   1e014:	ldr	r3, [r0, #44]	; 0x2c
   1e018:	sub	r3, r3, #1
   1e01c:	str	r3, [r0, #44]	; 0x2c
   1e020:	mov	r0, #0
   1e024:	pop	{r4, r5, r6, pc}
   1e028:	ldr	r2, [r0, #72]	; 0x48
   1e02c:	cmp	r2, #0
   1e030:	beq	1e020 <fputs@plt+0xcf0c>
   1e034:	ldr	r3, [pc, #48]	; 1e06c <fputs@plt+0xcf58>
   1e038:	mov	r4, r0
   1e03c:	add	r3, pc, r3
   1e040:	mov	r0, r2
   1e044:	ldr	r1, [r4, #56]	; 0x38
   1e048:	ldr	r3, [r3, #280]	; 0x118
   1e04c:	blx	r3
   1e050:	mov	r2, #0
   1e054:	mov	r3, #0
   1e058:	str	r5, [r4, #72]	; 0x48
   1e05c:	strd	r2, [r4, #48]	; 0x30
   1e060:	strd	r2, [r4, #56]	; 0x38
   1e064:	mov	r0, #0
   1e068:	pop	{r4, r5, r6, pc}
   1e06c:	andeq	ip, r8, ip, lsl #5
   1e070:	push	{r4, r5, lr}
   1e074:	subs	r4, r2, #0
   1e078:	sub	sp, sp, #108	; 0x6c
   1e07c:	mov	r5, r3
   1e080:	bne	1e0b4 <fputs@plt+0xcfa0>
   1e084:	ldr	r3, [pc, #112]	; 1e0fc <fputs@plt+0xcfe8>
   1e088:	mov	r0, r1
   1e08c:	add	r3, pc, r3
   1e090:	mov	r1, sp
   1e094:	ldr	r3, [r3, #52]	; 0x34
   1e098:	blx	r3
   1e09c:	cmp	r0, #0
   1e0a0:	beq	1e0e4 <fputs@plt+0xcfd0>
   1e0a4:	mov	r0, #0
   1e0a8:	str	r4, [r5]
   1e0ac:	add	sp, sp, #108	; 0x6c
   1e0b0:	pop	{r4, r5, pc}
   1e0b4:	ldr	r3, [pc, #68]	; 1e100 <fputs@plt+0xcfec>
   1e0b8:	mov	r0, r1
   1e0bc:	add	r3, pc, r3
   1e0c0:	mov	r1, #6
   1e0c4:	ldr	r3, [r3, #28]
   1e0c8:	blx	r3
   1e0cc:	clz	r0, r0
   1e0d0:	lsr	r0, r0, #5
   1e0d4:	str	r0, [r5]
   1e0d8:	mov	r0, #0
   1e0dc:	add	sp, sp, #108	; 0x6c
   1e0e0:	pop	{r4, r5, pc}
   1e0e4:	ldrd	r2, [sp, #48]	; 0x30
   1e0e8:	cmp	r2, #1
   1e0ec:	sbcs	r3, r3, #0
   1e0f0:	movge	r4, #1
   1e0f4:	movlt	r4, #0
   1e0f8:	b	1e0a4 <fputs@plt+0xcf90>
   1e0fc:	andeq	ip, r8, ip, lsr r2
   1e100:	andeq	ip, r8, ip, lsl #4
   1e104:	push	{r4, r5, r6, r7, r8, lr}
   1e108:	mov	r5, r1
   1e10c:	ldr	r6, [pc, #148]	; 1e1a8 <fputs@plt+0xd094>
   1e110:	ldr	r3, [r0, #28]
   1e114:	add	r6, pc, r6
   1e118:	ldrb	r2, [r0, #32]
   1e11c:	add	r1, r3, #40	; 0x28
   1e120:	mov	r4, r0
   1e124:	ldr	r3, [r6, #124]	; 0x7c
   1e128:	mov	r0, r5
   1e12c:	blx	r3
   1e130:	subs	r7, r0, #0
   1e134:	beq	1e17c <fputs@plt+0xd068>
   1e138:	ldr	r1, [r4, #16]
   1e13c:	ldr	r6, [r6, #128]	; 0x80
   1e140:	cmp	r1, #0
   1e144:	blt	1e184 <fputs@plt+0xd070>
   1e148:	mov	r0, r7
   1e14c:	blx	r6
   1e150:	ldr	r0, [r4, #44]	; 0x2c
   1e154:	cmp	r0, #0
   1e158:	beq	1e16c <fputs@plt+0xd058>
   1e15c:	ldr	r3, [pc, #72]	; 1e1ac <fputs@plt+0xd098>
   1e160:	add	r3, pc, r3
   1e164:	ldr	r3, [r3, #152]	; 0x98
   1e168:	blx	r3
   1e16c:	str	r7, [r4, #44]	; 0x2c
   1e170:	str	r5, [r4, #24]
   1e174:	mov	r0, #0
   1e178:	pop	{r4, r5, r6, r7, r8, pc}
   1e17c:	mov	r0, #7
   1e180:	pop	{r4, r5, r6, r7, r8, pc}
   1e184:	ldr	r3, [r4, #28]
   1e188:	ldr	r2, [r4, #24]
   1e18c:	ldr	r0, [pc, #28]	; 1e1b0 <fputs@plt+0xd09c>
   1e190:	add	r2, r2, r3
   1e194:	smull	r0, r1, r1, r0
   1e198:	asr	r3, r2, #31
   1e19c:	bl	8eb10 <fputs@plt+0x7d9fc>
   1e1a0:	mov	r1, r0
   1e1a4:	b	1e148 <fputs@plt+0xd034>
   1e1a8:	andeq	ip, r8, r4, rrx
   1e1ac:	andeq	ip, r8, r8, lsl r0
   1e1b0:			; <UNDEFINED> instruction: 0xfffffc00
   1e1b4:	ldrh	r2, [r0, #24]
   1e1b8:	tst	r2, #2
   1e1bc:	bxeq	lr
   1e1c0:	push	{r4, lr}
   1e1c4:	mov	r1, #1
   1e1c8:	mov	r4, r0
   1e1cc:	bl	17888 <fputs@plt+0x6774>
   1e1d0:	ldrh	r3, [r0, #24]
   1e1d4:	ldrsh	r2, [r0, #26]
   1e1d8:	bic	r3, r3, #14
   1e1dc:	cmp	r2, #0
   1e1e0:	orr	r3, r3, #1
   1e1e4:	strh	r3, [r0, #24]
   1e1e8:	popne	{r4, pc}
   1e1ec:	ldr	r3, [r0, #28]
   1e1f0:	ldrb	r1, [r3, #32]
   1e1f4:	cmp	r1, #0
   1e1f8:	popeq	{r4, pc}
   1e1fc:	ldr	ip, [pc, #20]	; 1e218 <fputs@plt+0xd104>
   1e200:	ldr	r1, [r0]
   1e204:	add	ip, pc, ip
   1e208:	ldr	r0, [r3, #44]	; 0x2c
   1e20c:	pop	{r4, lr}
   1e210:	ldr	r3, [ip, #140]	; 0x8c
   1e214:	bx	r3
   1e218:	andeq	fp, r8, r4, ror pc
   1e21c:	ldr	r3, [r0, #44]	; 0x2c
   1e220:	cmp	r3, #0
   1e224:	bxeq	lr
   1e228:	push	{r4, r5, r6, lr}
   1e22c:	mov	r6, r0
   1e230:	ldr	r0, [r0]
   1e234:	mov	r5, r1
   1e238:	cmp	r0, #0
   1e23c:	bne	1e250 <fputs@plt+0xd13c>
   1e240:	b	1e274 <fputs@plt+0xd160>
   1e244:	cmp	r4, #0
   1e248:	mov	r0, r4
   1e24c:	beq	1e270 <fputs@plt+0xd15c>
   1e250:	ldr	r3, [r0, #20]
   1e254:	ldr	r4, [r0, #32]
   1e258:	cmp	r3, r5
   1e25c:	bls	1e244 <fputs@plt+0xd130>
   1e260:	bl	1e1b4 <fputs@plt+0xd0a0>
   1e264:	cmp	r4, #0
   1e268:	mov	r0, r4
   1e26c:	bne	1e250 <fputs@plt+0xd13c>
   1e270:	ldr	r3, [r6, #44]	; 0x2c
   1e274:	cmp	r5, #0
   1e278:	addne	r1, r5, #1
   1e27c:	beq	1e298 <fputs@plt+0xd184>
   1e280:	ldr	r2, [pc, #108]	; 1e2f4 <fputs@plt+0xd1e0>
   1e284:	mov	r0, r3
   1e288:	add	r2, pc, r2
   1e28c:	pop	{r4, r5, r6, lr}
   1e290:	ldr	r3, [r2, #148]	; 0x94
   1e294:	bx	r3
   1e298:	ldr	r2, [r6, #12]
   1e29c:	cmp	r2, #0
   1e2a0:	moveq	r1, #1
   1e2a4:	beq	1e280 <fputs@plt+0xd16c>
   1e2a8:	ldr	r1, [pc, #72]	; 1e2f8 <fputs@plt+0xd1e4>
   1e2ac:	mov	r0, r3
   1e2b0:	add	r1, pc, r1
   1e2b4:	mov	r2, r5
   1e2b8:	ldr	r3, [r1, #136]	; 0x88
   1e2bc:	mov	r1, #1
   1e2c0:	blx	r3
   1e2c4:	cmp	r0, #0
   1e2c8:	beq	1e2e8 <fputs@plt+0xd1d4>
   1e2cc:	mov	r1, r5
   1e2d0:	ldr	r0, [r0]
   1e2d4:	ldr	r2, [r6, #24]
   1e2d8:	bl	10ee0 <memset@plt>
   1e2dc:	ldr	r3, [r6, #44]	; 0x2c
   1e2e0:	mov	r1, #2
   1e2e4:	b	1e280 <fputs@plt+0xd16c>
   1e2e8:	ldr	r3, [r6, #44]	; 0x2c
   1e2ec:	mov	r1, #1
   1e2f0:	b	1e280 <fputs@plt+0xd16c>
   1e2f4:	strdeq	fp, [r8], -r0
   1e2f8:	andeq	fp, r8, r8, asr #29
   1e2fc:	ldr	r2, [r0, #108]	; 0x6c
   1e300:	ldr	r3, [r0, #96]	; 0x60
   1e304:	add	r2, r2, #1
   1e308:	cmp	r3, #0
   1e30c:	str	r2, [r0, #108]	; 0x6c
   1e310:	movne	r2, #1
   1e314:	beq	1e328 <fputs@plt+0xd214>
   1e318:	str	r2, [r3, #16]
   1e31c:	ldr	r3, [r3, #44]	; 0x2c
   1e320:	cmp	r3, #0
   1e324:	bne	1e318 <fputs@plt+0xd204>
   1e328:	ldr	r0, [r0, #212]	; 0xd4
   1e32c:	mov	r1, #0
   1e330:	b	1e21c <fputs@plt+0xd108>
   1e334:	push	{r4, lr}
   1e338:	subs	r4, r0, #0
   1e33c:	popeq	{r4, pc}
   1e340:	ldr	r3, [pc, #136]	; 1e3d0 <fputs@plt+0xd2bc>
   1e344:	add	r3, pc, r3
   1e348:	ldr	r2, [r3, #192]	; 0xc0
   1e34c:	cmp	r2, r4
   1e350:	bhi	1e360 <fputs@plt+0xd24c>
   1e354:	ldr	r2, [r3, #196]	; 0xc4
   1e358:	cmp	r2, r4
   1e35c:	bhi	1e394 <fputs@plt+0xd280>
   1e360:	ldr	r3, [pc, #108]	; 1e3d4 <fputs@plt+0xd2c0>
   1e364:	mov	r0, r4
   1e368:	add	r3, pc, r3
   1e36c:	ldr	r3, [r3, #52]	; 0x34
   1e370:	blx	r3
   1e374:	ldr	r2, [pc, #92]	; 1e3d8 <fputs@plt+0xd2c4>
   1e378:	add	r2, pc, r2
   1e37c:	ldr	r3, [r2, #256]	; 0x100
   1e380:	sub	r3, r3, r0
   1e384:	mov	r0, r4
   1e388:	pop	{r4, lr}
   1e38c:	str	r3, [r2, #256]	; 0x100
   1e390:	b	1cd68 <fputs@plt+0xbc54>
   1e394:	ldr	r2, [r3, #208]	; 0xd0
   1e398:	ldr	r1, [r3, #188]	; 0xbc
   1e39c:	ldr	ip, [r3, #252]	; 0xfc
   1e3a0:	add	r2, r2, #1
   1e3a4:	ldr	lr, [r3, #204]	; 0xcc
   1e3a8:	cmp	r2, r1
   1e3ac:	movge	r1, #0
   1e3b0:	movlt	r1, #1
   1e3b4:	sub	ip, ip, #1
   1e3b8:	str	lr, [r4]
   1e3bc:	str	ip, [r3, #252]	; 0xfc
   1e3c0:	str	r1, [r3, #212]	; 0xd4
   1e3c4:	str	r2, [r3, #208]	; 0xd0
   1e3c8:	str	r4, [r3, #204]	; 0xcc
   1e3cc:	pop	{r4, pc}
   1e3d0:	andeq	r0, r9, r4, lsl #10
   1e3d4:	andeq	fp, r8, r0, lsl lr
   1e3d8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1e3dc:	push	{r4, lr}
   1e3e0:	ldrb	r3, [r0, #13]
   1e3e4:	ldr	r4, [r0, #20]
   1e3e8:	cmp	r3, #0
   1e3ec:	beq	1e418 <fputs@plt+0xd304>
   1e3f0:	ldr	r3, [r4, #52]	; 0x34
   1e3f4:	str	r3, [r0, #16]
   1e3f8:	str	r0, [r4, #52]	; 0x34
   1e3fc:	ldr	r3, [r4, #16]
   1e400:	cmp	r3, #0
   1e404:	ldrne	r2, [r4]
   1e408:	ldrne	r3, [r2, #16]
   1e40c:	subne	r3, r3, #1
   1e410:	strne	r3, [r2, #16]
   1e414:	pop	{r4, pc}
   1e418:	ldr	r0, [r0]
   1e41c:	bl	1e334 <fputs@plt+0xd220>
   1e420:	b	1e3fc <fputs@plt+0xd2e8>
   1e424:	push	{r4, r5, r6, lr}
   1e428:	mov	r4, r0
   1e42c:	ldr	r5, [r0, #20]
   1e430:	mov	r6, r1
   1e434:	ldr	r0, [r0, #8]
   1e438:	ldr	r1, [r5, #44]	; 0x2c
   1e43c:	bl	8e4f8 <fputs@plt+0x7d3e4>
   1e440:	ldr	r3, [r5, #48]	; 0x30
   1e444:	ldr	r2, [r3, r1, lsl #2]
   1e448:	add	r0, r3, r1, lsl #2
   1e44c:	cmp	r4, r2
   1e450:	bne	1e45c <fputs@plt+0xd348>
   1e454:	b	1e470 <fputs@plt+0xd35c>
   1e458:	mov	r2, r3
   1e45c:	ldr	r3, [r2, #16]
   1e460:	cmp	r4, r3
   1e464:	bne	1e458 <fputs@plt+0xd344>
   1e468:	add	r0, r2, #16
   1e46c:	mov	r2, r4
   1e470:	ldr	r3, [r5, #40]	; 0x28
   1e474:	ldr	r2, [r2, #16]
   1e478:	cmp	r6, #0
   1e47c:	sub	r3, r3, #1
   1e480:	str	r2, [r0]
   1e484:	str	r3, [r5, #40]	; 0x28
   1e488:	popeq	{r4, r5, r6, pc}
   1e48c:	mov	r0, r4
   1e490:	pop	{r4, r5, r6, lr}
   1e494:	b	1e3dc <fputs@plt+0xd2c8>
   1e498:	cmp	r2, #0
   1e49c:	bne	1e4f4 <fputs@plt+0xd3e0>
   1e4a0:	ldr	r3, [r0]
   1e4a4:	push	{lr}		; (str lr, [sp, #-4]!)
   1e4a8:	ldr	ip, [r3, #4]
   1e4ac:	ldr	lr, [r3, #16]
   1e4b0:	cmp	lr, ip
   1e4b4:	bhi	1e4e4 <fputs@plt+0xd3d0>
   1e4b8:	add	ip, r3, #20
   1e4bc:	str	ip, [r1, #28]
   1e4c0:	ldr	ip, [r0, #36]	; 0x24
   1e4c4:	ldr	lr, [r3, #44]	; 0x2c
   1e4c8:	add	ip, ip, #1
   1e4cc:	str	lr, [r1, #24]
   1e4d0:	str	r1, [lr, #28]
   1e4d4:	str	r1, [r3, #44]	; 0x2c
   1e4d8:	str	ip, [r0, #36]	; 0x24
   1e4dc:	strb	r2, [r1, #12]
   1e4e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e4e4:	mov	r0, r1
   1e4e8:	pop	{lr}		; (ldr lr, [sp], #4)
   1e4ec:	mov	r1, #1
   1e4f0:	b	1e424 <fputs@plt+0xd310>
   1e4f4:	mov	r0, r1
   1e4f8:	mov	r1, #1
   1e4fc:	b	1e424 <fputs@plt+0xd310>
   1e500:	ldr	r3, [r0, #44]	; 0x2c
   1e504:	cmp	r3, #0
   1e508:	bxeq	lr
   1e50c:	push	{r4, r5, r6, r7, r8, lr}
   1e510:	mov	r8, r1
   1e514:	mov	r7, r0
   1e518:	mov	r5, #0
   1e51c:	mov	r6, #1
   1e520:	ldr	r4, [r7, #48]	; 0x30
   1e524:	add	r4, r4, r5, lsl #2
   1e528:	ldr	r3, [r4]
   1e52c:	cmp	r3, #0
   1e530:	mov	r0, r3
   1e534:	beq	1e5ac <fputs@plt+0xd498>
   1e538:	ldr	r2, [r3, #8]
   1e53c:	cmp	r2, r8
   1e540:	addcc	r4, r3, #16
   1e544:	bcc	1e528 <fputs@plt+0xd414>
   1e548:	ldr	r2, [r7, #40]	; 0x28
   1e54c:	ldr	r1, [r3, #16]
   1e550:	sub	r2, r2, #1
   1e554:	str	r2, [r7, #40]	; 0x28
   1e558:	str	r1, [r4]
   1e55c:	ldrb	r2, [r3, #12]
   1e560:	cmp	r2, #0
   1e564:	bne	1e598 <fputs@plt+0xd484>
   1e568:	ldr	r1, [r3, #28]
   1e56c:	ldr	lr, [r3, #24]
   1e570:	ldr	ip, [r3, #20]
   1e574:	str	lr, [r1, #24]
   1e578:	ldr	lr, [r3, #24]
   1e57c:	str	r1, [lr, #28]
   1e580:	strb	r6, [r3, #12]
   1e584:	ldr	r1, [ip, #36]	; 0x24
   1e588:	str	r2, [r3, #24]
   1e58c:	sub	r1, r1, #1
   1e590:	str	r2, [r3, #28]
   1e594:	str	r1, [ip, #36]	; 0x24
   1e598:	bl	1e3dc <fputs@plt+0xd2c8>
   1e59c:	ldr	r3, [r4]
   1e5a0:	cmp	r3, #0
   1e5a4:	mov	r0, r3
   1e5a8:	bne	1e538 <fputs@plt+0xd424>
   1e5ac:	ldr	r3, [r7, #44]	; 0x2c
   1e5b0:	add	r5, r5, #1
   1e5b4:	cmp	r3, r5
   1e5b8:	bhi	1e520 <fputs@plt+0xd40c>
   1e5bc:	pop	{r4, r5, r6, r7, r8, pc}
   1e5c0:	push	{r4, r5, r6, r7, r8, lr}
   1e5c4:	mov	r6, r0
   1e5c8:	ldr	r4, [r0]
   1e5cc:	ldr	r2, [r4, #4]
   1e5d0:	ldr	r3, [r4, #16]
   1e5d4:	cmp	r2, r3
   1e5d8:	bcs	1e650 <fputs@plt+0xd53c>
   1e5dc:	ldr	r3, [r4, #48]	; 0x30
   1e5e0:	ldrb	r7, [r3, #14]
   1e5e4:	cmp	r7, #0
   1e5e8:	bne	1e650 <fputs@plt+0xd53c>
   1e5ec:	mov	r5, #1
   1e5f0:	b	1e604 <fputs@plt+0xd4f0>
   1e5f4:	ldr	r3, [r4, #48]	; 0x30
   1e5f8:	ldrb	r2, [r3, #14]
   1e5fc:	cmp	r2, #0
   1e600:	bne	1e650 <fputs@plt+0xd53c>
   1e604:	ldr	r2, [r3, #28]
   1e608:	ldr	r1, [r3, #24]
   1e60c:	ldr	ip, [r3, #20]
   1e610:	str	r1, [r2, #24]
   1e614:	ldr	lr, [r3, #24]
   1e618:	mov	r0, r3
   1e61c:	mov	r1, #1
   1e620:	str	r2, [lr, #28]
   1e624:	strb	r5, [r3, #12]
   1e628:	ldr	r2, [ip, #36]	; 0x24
   1e62c:	str	r7, [r3, #24]
   1e630:	sub	r2, r2, #1
   1e634:	str	r7, [r3, #28]
   1e638:	str	r2, [ip, #36]	; 0x24
   1e63c:	bl	1e424 <fputs@plt+0xd310>
   1e640:	ldr	r2, [r4, #16]
   1e644:	ldr	r3, [r4, #4]
   1e648:	cmp	r2, r3
   1e64c:	bhi	1e5f4 <fputs@plt+0xd4e0>
   1e650:	ldr	r4, [r6, #40]	; 0x28
   1e654:	cmp	r4, #0
   1e658:	bne	1e678 <fputs@plt+0xd564>
   1e65c:	ldr	r0, [r6, #56]	; 0x38
   1e660:	cmp	r0, #0
   1e664:	popeq	{r4, r5, r6, r7, r8, pc}
   1e668:	bl	1cd68 <fputs@plt+0xbc54>
   1e66c:	str	r4, [r6, #52]	; 0x34
   1e670:	str	r4, [r6, #56]	; 0x38
   1e674:	pop	{r4, r5, r6, r7, r8, pc}
   1e678:	pop	{r4, r5, r6, r7, r8, pc}
   1e67c:	push	{r4, r5, r6, lr}
   1e680:	mov	r1, #0
   1e684:	ldr	r5, [r0]
   1e688:	mov	r4, r0
   1e68c:	bl	1e500 <fputs@plt+0xd3ec>
   1e690:	ldmib	r5, {r2, r3}
   1e694:	ldr	r1, [r4, #24]
   1e698:	ldr	r0, [r4, #20]
   1e69c:	sub	r2, r2, r1
   1e6a0:	sub	r3, r3, r0
   1e6a4:	add	r1, r2, #10
   1e6a8:	sub	r1, r1, r3
   1e6ac:	str	r2, [r5, #4]
   1e6b0:	str	r1, [r5, #12]
   1e6b4:	str	r3, [r5, #8]
   1e6b8:	mov	r0, r4
   1e6bc:	bl	1e5c0 <fputs@plt+0xd4ac>
   1e6c0:	ldr	r0, [r4, #56]	; 0x38
   1e6c4:	bl	1cd68 <fputs@plt+0xbc54>
   1e6c8:	ldr	r0, [r4, #48]	; 0x30
   1e6cc:	bl	1cd68 <fputs@plt+0xbc54>
   1e6d0:	mov	r0, r4
   1e6d4:	pop	{r4, r5, r6, lr}
   1e6d8:	b	1cd68 <fputs@plt+0xbc54>
   1e6dc:	ldr	r2, [r0, #16]
   1e6e0:	cmp	r2, #0
   1e6e4:	bxeq	lr
   1e6e8:	push	{r4, r5, lr}
   1e6ec:	add	ip, r1, r1, lsl #3
   1e6f0:	ldr	r4, [r0]
   1e6f4:	ldr	r2, [pc, #52]	; 1e730 <fputs@plt+0xd61c>
   1e6f8:	ldr	r5, [r0, #24]
   1e6fc:	umull	r2, ip, r2, ip
   1e700:	ldmib	r4, {r2, lr}
   1e704:	lsr	ip, ip, #3
   1e708:	sub	r2, r2, r5
   1e70c:	add	r2, r2, r1
   1e710:	rsb	lr, lr, #10
   1e714:	add	lr, lr, r2
   1e718:	str	r2, [r4, #4]
   1e71c:	str	lr, [r4, #12]
   1e720:	str	r1, [r0, #24]
   1e724:	str	ip, [r0, #28]
   1e728:	pop	{r4, r5, lr}
   1e72c:	b	1e5c0 <fputs@plt+0xd4ac>
   1e730:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1e734:	ldr	r2, [r0, #16]
   1e738:	cmp	r2, #0
   1e73c:	bxeq	lr
   1e740:	push	{r4, r5, r6, lr}
   1e744:	mov	r3, #0
   1e748:	ldr	r4, [r0]
   1e74c:	ldr	r5, [r4, #4]
   1e750:	str	r3, [r4, #4]
   1e754:	bl	1e5c0 <fputs@plt+0xd4ac>
   1e758:	str	r5, [r4, #4]
   1e75c:	pop	{r4, r5, r6, pc}
   1e760:	ldr	ip, [r0, #32]
   1e764:	cmp	ip, r1
   1e768:	bxcc	lr
   1e76c:	push	{r4, r5, r6, lr}
   1e770:	mov	r5, r0
   1e774:	mov	r4, r1
   1e778:	bl	1e500 <fputs@plt+0xd3ec>
   1e77c:	sub	r3, r4, #1
   1e780:	str	r3, [r5, #32]
   1e784:	pop	{r4, r5, r6, pc}
   1e788:	push	{r4, r5, r6, lr}
   1e78c:	mov	r4, r0
   1e790:	ldrb	r3, [r0, #14]
   1e794:	mov	r5, r1
   1e798:	cmp	r3, #0
   1e79c:	beq	1e7d0 <fputs@plt+0xd6bc>
   1e7a0:	ldrb	r3, [r4, #18]
   1e7a4:	sub	r0, r5, #4
   1e7a8:	clz	r0, r0
   1e7ac:	lsr	r0, r0, #5
   1e7b0:	cmp	r3, #5
   1e7b4:	orrne	r0, r0, #1
   1e7b8:	cmp	r0, #0
   1e7bc:	bne	1e7c4 <fputs@plt+0xd6b0>
   1e7c0:	pop	{r4, r5, r6, pc}
   1e7c4:	mov	r0, #0
   1e7c8:	strb	r5, [r4, #18]
   1e7cc:	pop	{r4, r5, r6, pc}
   1e7d0:	ldr	r3, [r0, #64]	; 0x40
   1e7d4:	mov	r0, r3
   1e7d8:	ldr	r3, [r3]
   1e7dc:	ldr	r3, [r3, #28]
   1e7e0:	blx	r3
   1e7e4:	cmp	r0, #0
   1e7e8:	popne	{r4, r5, r6, pc}
   1e7ec:	b	1e7a0 <fputs@plt+0xd68c>
   1e7f0:	push	{r4, r5, r6, lr}
   1e7f4:	mov	r5, r0
   1e7f8:	mov	r6, r1
   1e7fc:	ldrb	r3, [r5, #18]
   1e800:	sub	r0, r3, #5
   1e804:	clz	r0, r0
   1e808:	lsr	r0, r0, #5
   1e80c:	cmp	r6, r3
   1e810:	orrgt	r0, r0, #1
   1e814:	cmp	r0, #0
   1e818:	bne	1e828 <fputs@plt+0xd714>
   1e81c:	mov	r4, r0
   1e820:	mov	r0, r4
   1e824:	pop	{r4, r5, r6, pc}
   1e828:	mov	r1, r6
   1e82c:	mov	r0, r5
   1e830:	bl	1e788 <fputs@plt+0xd674>
   1e834:	cmp	r0, #5
   1e838:	mov	r4, r0
   1e83c:	bne	1e820 <fputs@plt+0xd70c>
   1e840:	ldr	r3, [r5, #184]	; 0xb8
   1e844:	ldr	r0, [r5, #188]	; 0xbc
   1e848:	blx	r3
   1e84c:	cmp	r0, #0
   1e850:	bne	1e7fc <fputs@plt+0xd6e8>
   1e854:	mov	r0, r4
   1e858:	pop	{r4, r5, r6, pc}
   1e85c:	push	{r4, lr}
   1e860:	mov	r4, r0
   1e864:	ldrb	r3, [r0, #13]
   1e868:	cmp	r3, #0
   1e86c:	beq	1e87c <fputs@plt+0xd768>
   1e870:	mov	r3, #512	; 0x200
   1e874:	str	r3, [r4, #156]	; 0x9c
   1e878:	pop	{r4, pc}
   1e87c:	ldr	r3, [r0, #64]	; 0x40
   1e880:	mov	r0, r3
   1e884:	ldr	r3, [r3]
   1e888:	ldr	r3, [r3, #48]	; 0x30
   1e88c:	blx	r3
   1e890:	tst	r0, #4096	; 0x1000
   1e894:	bne	1e870 <fputs@plt+0xd75c>
   1e898:	ldr	r0, [r4, #64]	; 0x40
   1e89c:	ldr	r3, [r0]
   1e8a0:	ldr	r3, [r3, #44]	; 0x2c
   1e8a4:	cmp	r3, #0
   1e8a8:	moveq	r0, #4096	; 0x1000
   1e8ac:	beq	1e8c0 <fputs@plt+0xd7ac>
   1e8b0:	blx	r3
   1e8b4:	cmp	r0, #31
   1e8b8:	movle	r0, #512	; 0x200
   1e8bc:	bgt	1e8c8 <fputs@plt+0xd7b4>
   1e8c0:	str	r0, [r4, #156]	; 0x9c
   1e8c4:	pop	{r4, pc}
   1e8c8:	cmp	r0, #65536	; 0x10000
   1e8cc:	movge	r0, #65536	; 0x10000
   1e8d0:	b	1e8c0 <fputs@plt+0xd7ac>
   1e8d4:	push	{r4, lr}
   1e8d8:	mov	r4, r0
   1e8dc:	ldrb	r3, [r0, #7]
   1e8e0:	cmp	r3, #0
   1e8e4:	beq	1e904 <fputs@plt+0xd7f0>
   1e8e8:	ldr	r3, [r4, #68]	; 0x44
   1e8ec:	add	r1, r4, #88	; 0x58
   1e8f0:	mov	r0, r3
   1e8f4:	ldr	r3, [r3]
   1e8f8:	pop	{r4, lr}
   1e8fc:	ldr	r3, [r3, #24]
   1e900:	bx	r3
   1e904:	ldr	r3, [r0, #68]	; 0x44
   1e908:	mov	r1, #2
   1e90c:	mov	r0, r3
   1e910:	ldr	r3, [r3]
   1e914:	ldr	r3, [r3, #20]
   1e918:	blx	r3
   1e91c:	cmp	r0, #0
   1e920:	beq	1e8e8 <fputs@plt+0xd7d4>
   1e924:	pop	{r4, pc}
   1e928:	push	{r4, lr}
   1e92c:	mov	r4, r0
   1e930:	ldr	r0, [r0, #64]	; 0x40
   1e934:	ldr	r3, [r0]
   1e938:	cmp	r3, #0
   1e93c:	beq	1e960 <fputs@plt+0xd84c>
   1e940:	mov	r2, r1
   1e944:	ldr	r3, [r3, #40]	; 0x28
   1e948:	mov	r1, #21
   1e94c:	blx	r3
   1e950:	cmp	r0, #12
   1e954:	beq	1e960 <fputs@plt+0xd84c>
   1e958:	cmp	r0, #0
   1e95c:	popne	{r4, pc}
   1e960:	ldrb	r3, [r4, #7]
   1e964:	cmp	r3, #0
   1e968:	beq	1e974 <fputs@plt+0xd860>
   1e96c:	mov	r0, #0
   1e970:	pop	{r4, pc}
   1e974:	ldr	r3, [r4, #64]	; 0x40
   1e978:	ldrb	r1, [r4, #12]
   1e97c:	mov	r0, r3
   1e980:	ldr	r3, [r3]
   1e984:	pop	{r4, lr}
   1e988:	ldr	r3, [r3, #20]
   1e98c:	bx	r3
   1e990:	push	{r4, r5, r6, lr}
   1e994:	ldrb	r3, [r0, #18]
   1e998:	cmp	r3, #5
   1e99c:	cmpne	r3, #3
   1e9a0:	ble	1e9b0 <fputs@plt+0xd89c>
   1e9a4:	mov	r5, #0
   1e9a8:	mov	r0, r5
   1e9ac:	pop	{r4, r5, r6, pc}
   1e9b0:	mov	r1, #4
   1e9b4:	mov	r4, r0
   1e9b8:	bl	1e788 <fputs@plt+0xd674>
   1e9bc:	subs	r5, r0, #0
   1e9c0:	beq	1e9a4 <fputs@plt+0xd890>
   1e9c4:	ldr	r0, [r4, #64]	; 0x40
   1e9c8:	ldr	r3, [r0]
   1e9cc:	cmp	r3, #0
   1e9d0:	beq	1e9a8 <fputs@plt+0xd894>
   1e9d4:	ldrb	r2, [r4, #14]
   1e9d8:	cmp	r2, #0
   1e9dc:	beq	1e9f8 <fputs@plt+0xd8e4>
   1e9e0:	ldrb	r3, [r4, #18]
   1e9e4:	mov	r0, r5
   1e9e8:	cmp	r3, #5
   1e9ec:	movne	r3, #1
   1e9f0:	strbne	r3, [r4, #18]
   1e9f4:	pop	{r4, r5, r6, pc}
   1e9f8:	ldr	r3, [r3, #32]
   1e9fc:	mov	r1, #1
   1ea00:	blx	r3
   1ea04:	b	1e9e0 <fputs@plt+0xd8cc>
   1ea08:	ldr	r3, [r0]
   1ea0c:	ldr	r3, [r3, #60]	; 0x3c
   1ea10:	bx	r3
   1ea14:	ldr	r1, [r0, #32]
   1ea18:	push	{r4, r5, r6, r7, r8, lr}
   1ea1c:	mov	r5, r0
   1ea20:	ldr	r3, [pc, #216]	; 1eb00 <fputs@plt+0xd9ec>
   1ea24:	mov	r2, #1
   1ea28:	ldr	r6, [r1]
   1ea2c:	strb	r2, [r0, #64]	; 0x40
   1ea30:	str	r3, [r5, #52]!	; 0x34
   1ea34:	ldr	ip, [r0, #56]	; 0x38
   1ea38:	mov	lr, r3
   1ea3c:	add	ip, ip, r3
   1ea40:	mov	r4, r5
   1ea44:	add	r7, r0, #92	; 0x5c
   1ea48:	add	r3, r0, #60	; 0x3c
   1ea4c:	add	r3, r3, #8
   1ea50:	ldr	r1, [r4, #8]!
   1ea54:	ldr	r2, [r3, #-4]
   1ea58:	add	r1, ip, r1
   1ea5c:	add	lr, lr, r1
   1ea60:	add	r2, lr, r2
   1ea64:	cmp	r7, r3
   1ea68:	add	ip, ip, r2
   1ea6c:	bhi	1ea4c <fputs@plt+0xd938>
   1ea70:	mov	r3, r5
   1ea74:	add	r2, r6, #48	; 0x30
   1ea78:	add	r4, r5, #48	; 0x30
   1ea7c:	str	lr, [r0, #92]	; 0x5c
   1ea80:	str	ip, [r0, #96]	; 0x60
   1ea84:	ldr	r7, [r3]
   1ea88:	ldr	lr, [r3, #4]
   1ea8c:	ldr	ip, [r3, #8]
   1ea90:	ldr	r1, [r3, #12]
   1ea94:	add	r3, r3, #16
   1ea98:	cmp	r3, r4
   1ea9c:	str	r7, [r2]
   1eaa0:	str	lr, [r2, #4]
   1eaa4:	str	ip, [r2, #8]
   1eaa8:	str	r1, [r2, #12]
   1eaac:	add	r2, r2, #16
   1eab0:	bne	1ea84 <fputs@plt+0xd970>
   1eab4:	ldrb	r3, [r0, #43]	; 0x2b
   1eab8:	cmp	r3, #2
   1eabc:	beq	1eac8 <fputs@plt+0xd9b4>
   1eac0:	ldr	r0, [r0, #4]
   1eac4:	bl	1ea08 <fputs@plt+0xd8f4>
   1eac8:	mov	r3, r5
   1eacc:	ldr	ip, [r3]
   1ead0:	ldr	r0, [r3, #4]
   1ead4:	ldr	r1, [r3, #8]
   1ead8:	ldr	r2, [r3, #12]
   1eadc:	add	r3, r3, #16
   1eae0:	cmp	r3, r4
   1eae4:	str	ip, [r6]
   1eae8:	str	r0, [r6, #4]
   1eaec:	str	r1, [r6, #8]
   1eaf0:	str	r2, [r6, #12]
   1eaf4:	add	r6, r6, #16
   1eaf8:	bne	1eacc <fputs@plt+0xd9b8>
   1eafc:	pop	{r4, r5, r6, r7, r8, pc}
   1eb00:	eoreq	lr, sp, r8, lsl r2
   1eb04:	ldr	r2, [r0, #84]	; 0x54
   1eb08:	push	{r4, r5, r6, lr}
   1eb0c:	rev	r2, r2
   1eb10:	ldr	lr, [r0, #32]
   1eb14:	ldr	ip, [r0, #112]	; 0x70
   1eb18:	add	r2, r2, #1
   1eb1c:	ldr	r4, [lr]
   1eb20:	mov	r5, #0
   1eb24:	add	ip, ip, #1
   1eb28:	rev	r2, r2
   1eb2c:	str	r1, [r0, #88]	; 0x58
   1eb30:	str	ip, [r0, #112]	; 0x70
   1eb34:	str	r2, [r0, #84]	; 0x54
   1eb38:	str	r5, [r0, #68]	; 0x44
   1eb3c:	bl	1ea14 <fputs@plt+0xd900>
   1eb40:	mvn	r3, #0
   1eb44:	str	r5, [r4, #96]	; 0x60
   1eb48:	str	r5, [r4, #128]	; 0x80
   1eb4c:	str	r5, [r4, #104]	; 0x68
   1eb50:	str	r3, [r4, #108]	; 0x6c
   1eb54:	str	r3, [r4, #112]	; 0x70
   1eb58:	str	r3, [r4, #116]	; 0x74
   1eb5c:	pop	{r4, r5, r6, pc}
   1eb60:	ldr	r3, [r0, #32]
   1eb64:	push	{r4, r5, r6, r7, r8, r9, lr}
   1eb68:	sub	sp, sp, #100	; 0x64
   1eb6c:	ldr	r9, [r3]
   1eb70:	mov	r5, r0
   1eb74:	mov	r6, sp
   1eb78:	mov	r7, r1
   1eb7c:	mov	r8, sp
   1eb80:	mov	ip, r9
   1eb84:	add	r4, r9, #48	; 0x30
   1eb88:	ldr	r0, [ip]
   1eb8c:	ldr	r1, [ip, #4]
   1eb90:	ldr	r2, [ip, #8]
   1eb94:	ldr	r3, [ip, #12]
   1eb98:	mov	lr, r8
   1eb9c:	add	ip, ip, #16
   1eba0:	cmp	ip, r4
   1eba4:	stmia	lr!, {r0, r1, r2, r3}
   1eba8:	mov	r8, lr
   1ebac:	bne	1eb88 <fputs@plt+0xda74>
   1ebb0:	ldrb	r3, [r5, #43]	; 0x2b
   1ebb4:	cmp	r3, #2
   1ebb8:	beq	1ebc4 <fputs@plt+0xdab0>
   1ebbc:	ldr	r0, [r5, #4]
   1ebc0:	bl	1ea08 <fputs@plt+0xd8f4>
   1ebc4:	add	r8, sp, #48	; 0x30
   1ebc8:	mov	ip, r4
   1ebcc:	add	r9, r9, #96	; 0x60
   1ebd0:	mov	r4, r8
   1ebd4:	ldr	r0, [ip]
   1ebd8:	ldr	r1, [ip, #4]
   1ebdc:	ldr	r2, [ip, #8]
   1ebe0:	ldr	r3, [ip, #12]
   1ebe4:	mov	lr, r4
   1ebe8:	add	ip, ip, #16
   1ebec:	cmp	ip, r9
   1ebf0:	stmia	lr!, {r0, r1, r2, r3}
   1ebf4:	mov	r4, lr
   1ebf8:	bne	1ebd4 <fputs@plt+0xdac0>
   1ebfc:	mov	r2, #48	; 0x30
   1ec00:	mov	r1, r8
   1ec04:	mov	r0, r6
   1ec08:	bl	10e44 <memcmp@plt>
   1ec0c:	subs	r4, r0, #0
   1ec10:	bne	1ec58 <fputs@plt+0xdb44>
   1ec14:	ldrb	r3, [sp, #12]
   1ec18:	cmp	r3, #0
   1ec1c:	beq	1ec58 <fputs@plt+0xdb44>
   1ec20:	add	r3, sp, #8
   1ec24:	mov	ip, r4
   1ec28:	mov	r0, r4
   1ec2c:	ldmdb	r3, {r1, r2}
   1ec30:	add	r3, r3, #8
   1ec34:	cmp	r3, r8
   1ec38:	add	r1, ip, r1
   1ec3c:	add	r0, r0, r1
   1ec40:	add	r2, r0, r2
   1ec44:	add	ip, ip, r2
   1ec48:	bne	1ec2c <fputs@plt+0xdb18>
   1ec4c:	ldr	r3, [sp, #40]	; 0x28
   1ec50:	cmp	r3, r0
   1ec54:	beq	1ec64 <fputs@plt+0xdb50>
   1ec58:	mov	r0, #1
   1ec5c:	add	sp, sp, #100	; 0x64
   1ec60:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ec64:	ldr	r3, [sp, #44]	; 0x2c
   1ec68:	cmp	r3, ip
   1ec6c:	bne	1ec58 <fputs@plt+0xdb44>
   1ec70:	add	r9, r5, #52	; 0x34
   1ec74:	mov	r0, r9
   1ec78:	mov	r2, #48	; 0x30
   1ec7c:	mov	r1, r6
   1ec80:	bl	10e44 <memcmp@plt>
   1ec84:	cmp	r0, #0
   1ec88:	beq	1ec5c <fputs@plt+0xdb48>
   1ec8c:	mov	ip, r9
   1ec90:	mov	r3, #1
   1ec94:	str	r3, [r7]
   1ec98:	mov	lr, r6
   1ec9c:	add	ip, ip, #16
   1eca0:	ldm	lr!, {r0, r1, r2, r3}
   1eca4:	add	r6, r6, #16
   1eca8:	cmp	lr, r8
   1ecac:	str	r0, [ip, #-16]
   1ecb0:	str	r1, [ip, #-12]
   1ecb4:	str	r2, [ip, #-8]
   1ecb8:	str	r3, [ip, #-4]
   1ecbc:	bne	1ec98 <fputs@plt+0xdb84>
   1ecc0:	ldrh	r3, [r5, #66]	; 0x42
   1ecc4:	mov	r0, r4
   1ecc8:	and	r2, r3, #65024	; 0xfe00
   1eccc:	lsl	r3, r3, #16
   1ecd0:	and	r3, r3, #65536	; 0x10000
   1ecd4:	orr	r3, r3, r2
   1ecd8:	str	r3, [r5, #36]	; 0x24
   1ecdc:	b	1ec5c <fputs@plt+0xdb48>
   1ece0:	ldr	ip, [r0]
   1ece4:	push	{lr}		; (str lr, [sp, #-4]!)
   1ece8:	mov	r3, #6
   1ecec:	ldr	lr, [ip, #56]	; 0x38
   1ecf0:	mov	r2, #1
   1ecf4:	mov	ip, lr
   1ecf8:	pop	{lr}		; (ldr lr, [sp], #4)
   1ecfc:	bx	ip
   1ed00:	ldr	ip, [r0]
   1ed04:	push	{lr}		; (str lr, [sp, #-4]!)
   1ed08:	mov	r3, #5
   1ed0c:	ldr	lr, [ip, #56]	; 0x38
   1ed10:	mov	r2, #1
   1ed14:	mov	ip, lr
   1ed18:	pop	{lr}		; (ldr lr, [sp], #4)
   1ed1c:	bx	ip
   1ed20:	ldr	ip, [r0]
   1ed24:	push	{lr}		; (str lr, [sp, #-4]!)
   1ed28:	mov	r3, #10
   1ed2c:	ldr	lr, [ip, #56]	; 0x38
   1ed30:	mov	ip, lr
   1ed34:	pop	{lr}		; (ldr lr, [sp], #4)
   1ed38:	bx	ip
   1ed3c:	push	{r4, r5, r6, r7, r8, lr}
   1ed40:	mov	r4, r0
   1ed44:	mov	r5, r1
   1ed48:	mov	r7, r2
   1ed4c:	mov	r6, r3
   1ed50:	ldrb	r3, [r4, #43]	; 0x2b
   1ed54:	cmp	r3, #0
   1ed58:	beq	1ed68 <fputs@plt+0xdc54>
   1ed5c:	mov	r3, #0
   1ed60:	mov	r0, r3
   1ed64:	pop	{r4, r5, r6, r7, r8, pc}
   1ed68:	ldr	r2, [sp, #24]
   1ed6c:	mov	r1, r6
   1ed70:	ldr	r0, [r4, #4]
   1ed74:	bl	1ed20 <fputs@plt+0xdc0c>
   1ed78:	adds	r2, r5, #0
   1ed7c:	movne	r2, #1
   1ed80:	mov	r3, r0
   1ed84:	cmp	r3, #5
   1ed88:	movne	r2, #0
   1ed8c:	cmp	r2, #0
   1ed90:	mov	r0, r7
   1ed94:	beq	1ed60 <fputs@plt+0xdc4c>
   1ed98:	blx	r5
   1ed9c:	cmp	r0, #0
   1eda0:	bne	1ed50 <fputs@plt+0xdc3c>
   1eda4:	mov	r3, #5
   1eda8:	mov	r0, r3
   1edac:	pop	{r4, r5, r6, r7, r8, pc}
   1edb0:	ldr	ip, [r0]
   1edb4:	push	{lr}		; (str lr, [sp, #-4]!)
   1edb8:	mov	r3, #9
   1edbc:	ldr	lr, [ip, #56]	; 0x38
   1edc0:	mov	ip, lr
   1edc4:	pop	{lr}		; (ldr lr, [sp], #4)
   1edc8:	bx	ip
   1edcc:	ldrb	r3, [r0, #43]	; 0x2b
   1edd0:	cmp	r3, #2
   1edd4:	beq	1edec <fputs@plt+0xdcd8>
   1edd8:	ldr	r3, [r0, #4]
   1eddc:	mov	r0, r3
   1ede0:	ldr	r3, [r3]
   1ede4:	ldr	r3, [r3, #64]	; 0x40
   1ede8:	bx	r3
   1edec:	ldr	r3, [r0, #24]
   1edf0:	cmp	r3, #0
   1edf4:	bxle	lr
   1edf8:	push	{r4, r5, r6, lr}
   1edfc:	mov	r4, #0
   1ee00:	ldr	r3, [r0, #32]
   1ee04:	mov	r5, r0
   1ee08:	mov	r6, r4
   1ee0c:	ldr	r0, [r3, r4, lsl #2]
   1ee10:	bl	1cd68 <fputs@plt+0xbc54>
   1ee14:	ldr	r3, [r5, #32]
   1ee18:	ldr	r2, [r5, #24]
   1ee1c:	str	r6, [r3, r4, lsl #2]
   1ee20:	add	r4, r4, #1
   1ee24:	cmp	r4, r2
   1ee28:	blt	1ee0c <fputs@plt+0xdcf8>
   1ee2c:	pop	{r4, r5, r6, pc}
   1ee30:	push	{r4, lr}
   1ee34:	mov	r4, r0
   1ee38:	ldrb	r1, [r0, #43]	; 0x2b
   1ee3c:	cmp	r1, #0
   1ee40:	beq	1ee58 <fputs@plt+0xdd44>
   1ee44:	mov	r3, #0
   1ee48:	strb	r3, [r4, #44]	; 0x2c
   1ee4c:	str	r3, [r4, #104]	; 0x68
   1ee50:	strb	r3, [r4, #47]	; 0x2f
   1ee54:	pop	{r4, pc}
   1ee58:	mov	r2, #1
   1ee5c:	ldr	r0, [r0, #4]
   1ee60:	bl	1edb0 <fputs@plt+0xdc9c>
   1ee64:	b	1ee44 <fputs@plt+0xdd30>
   1ee68:	push	{r4, lr}
   1ee6c:	mov	r4, r0
   1ee70:	ldrb	r3, [r0, #44]	; 0x2c
   1ee74:	cmp	r3, #0
   1ee78:	bne	1eea0 <fputs@plt+0xdd8c>
   1ee7c:	ldrsh	r1, [r4, #40]	; 0x28
   1ee80:	cmp	r1, #0
   1ee84:	poplt	{r4, pc}
   1ee88:	ldrb	r3, [r4, #43]	; 0x2b
   1ee8c:	cmp	r3, #0
   1ee90:	beq	1eea8 <fputs@plt+0xdd94>
   1ee94:	mvn	r3, #0
   1ee98:	strh	r3, [r4, #40]	; 0x28
   1ee9c:	pop	{r4, pc}
   1eea0:	bl	1ee30 <fputs@plt+0xdd1c>
   1eea4:	b	1ee7c <fputs@plt+0xdd68>
   1eea8:	add	r1, r1, #3
   1eeac:	ldr	r0, [r4, #4]
   1eeb0:	bl	1ed00 <fputs@plt+0xdbec>
   1eeb4:	b	1ee94 <fputs@plt+0xdd80>
   1eeb8:	push	{r4, r5, lr}
   1eebc:	mov	r4, r0
   1eec0:	sub	sp, sp, #12
   1eec4:	mov	r5, #0
   1eec8:	ldr	r0, [r0, #60]	; 0x3c
   1eecc:	bl	1ce64 <fputs@plt+0xbd50>
   1eed0:	mov	r0, r4
   1eed4:	str	r5, [r4, #60]	; 0x3c
   1eed8:	bl	1ced0 <fputs@plt+0xbdbc>
   1eedc:	ldr	r0, [r4, #216]	; 0xd8
   1eee0:	cmp	r0, r5
   1eee4:	beq	1ef68 <fputs@plt+0xde54>
   1eee8:	bl	1ee68 <fputs@plt+0xdd54>
   1eeec:	strb	r5, [r4, #17]
   1eef0:	ldr	r3, [r4, #44]	; 0x2c
   1eef4:	cmp	r3, #0
   1eef8:	bne	1ef1c <fputs@plt+0xde08>
   1eefc:	mov	r2, #0
   1ef00:	mov	r3, #0
   1ef04:	mov	r1, #0
   1ef08:	strd	r2, [r4, #80]	; 0x50
   1ef0c:	strd	r2, [r4, #88]	; 0x58
   1ef10:	strb	r1, [r4, #20]
   1ef14:	add	sp, sp, #12
   1ef18:	pop	{r4, r5, pc}
   1ef1c:	mov	r0, r4
   1ef20:	bl	1e2fc <fputs@plt+0xd1e8>
   1ef24:	ldrb	r2, [r4, #23]
   1ef28:	ldrb	r3, [r4, #13]
   1ef2c:	mov	r1, #0
   1ef30:	cmp	r2, r1
   1ef34:	strb	r3, [r4, #19]
   1ef38:	strb	r1, [r4, #17]
   1ef3c:	str	r1, [r4, #44]	; 0x2c
   1ef40:	beq	1eefc <fputs@plt+0xdde8>
   1ef44:	ldr	ip, [r4, #64]	; 0x40
   1ef48:	mov	r2, #0
   1ef4c:	mov	r0, ip
   1ef50:	ldr	ip, [ip]
   1ef54:	mov	r3, #0
   1ef58:	str	r1, [sp]
   1ef5c:	ldr	r1, [ip, #72]	; 0x48
   1ef60:	blx	r1
   1ef64:	b	1eefc <fputs@plt+0xdde8>
   1ef68:	ldrb	r3, [r4, #4]
   1ef6c:	cmp	r3, #0
   1ef70:	bne	1eef0 <fputs@plt+0xdddc>
   1ef74:	ldr	r0, [r4, #64]	; 0x40
   1ef78:	ldr	r3, [r0]
   1ef7c:	cmp	r3, #0
   1ef80:	beq	1f024 <fputs@plt+0xdf10>
   1ef84:	ldr	r3, [r3, #48]	; 0x30
   1ef88:	blx	r3
   1ef8c:	tst	r0, #2048	; 0x800
   1ef90:	beq	1efa4 <fputs@plt+0xde90>
   1ef94:	ldrb	r3, [r4, #5]
   1ef98:	and	r3, r3, #5
   1ef9c:	cmp	r3, #1
   1efa0:	beq	1efc8 <fputs@plt+0xdeb4>
   1efa4:	ldr	r5, [r4, #68]	; 0x44
   1efa8:	ldr	r3, [r5]
   1efac:	cmp	r3, #0
   1efb0:	beq	1efc8 <fputs@plt+0xdeb4>
   1efb4:	ldr	r3, [r3, #4]
   1efb8:	mov	r0, r5
   1efbc:	blx	r3
   1efc0:	mov	r3, #0
   1efc4:	str	r3, [r5]
   1efc8:	ldr	r0, [r4, #64]	; 0x40
   1efcc:	ldr	r3, [r0]
   1efd0:	cmp	r3, #0
   1efd4:	beq	1f014 <fputs@plt+0xdf00>
   1efd8:	ldrb	r1, [r4, #14]
   1efdc:	cmp	r1, #0
   1efe0:	beq	1f038 <fputs@plt+0xdf24>
   1efe4:	ldrb	r3, [r4, #18]
   1efe8:	cmp	r3, #5
   1efec:	movne	r0, #0
   1eff0:	beq	1f014 <fputs@plt+0xdf00>
   1eff4:	mov	r3, #0
   1eff8:	strb	r3, [r4, #18]
   1effc:	cmp	r0, #0
   1f000:	beq	1f014 <fputs@plt+0xdf00>
   1f004:	ldrb	r3, [r4, #17]
   1f008:	cmp	r3, #6
   1f00c:	moveq	r3, #5
   1f010:	strbeq	r3, [r4, #18]
   1f014:	mov	r3, #0
   1f018:	strb	r3, [r4, #19]
   1f01c:	strb	r3, [r4, #17]
   1f020:	b	1eef0 <fputs@plt+0xdddc>
   1f024:	ldr	r5, [r4, #68]	; 0x44
   1f028:	ldr	r3, [r5]
   1f02c:	cmp	r3, #0
   1f030:	bne	1efb4 <fputs@plt+0xdea0>
   1f034:	b	1f014 <fputs@plt+0xdf00>
   1f038:	ldr	r3, [r3, #32]
   1f03c:	blx	r3
   1f040:	ldrb	r3, [r4, #18]
   1f044:	cmp	r3, #5
   1f048:	bne	1eff4 <fputs@plt+0xdee0>
   1f04c:	b	1effc <fputs@plt+0xdee8>
   1f050:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f054:	sub	sp, sp, #20
   1f058:	ldrb	r3, [r0, #17]
   1f05c:	cmp	r3, #1
   1f060:	bls	1f288 <fputs@plt+0xe174>
   1f064:	mov	r4, r0
   1f068:	mov	r5, r2
   1f06c:	mov	r8, r1
   1f070:	bl	1ced0 <fputs@plt+0xbdbc>
   1f074:	ldr	r9, [r4, #68]	; 0x44
   1f078:	ldr	ip, [r9]
   1f07c:	cmp	ip, #0
   1f080:	beq	1f310 <fputs@plt+0xe1fc>
   1f084:	ldr	r3, [pc, #1104]	; 1f4dc <fputs@plt+0xe3c8>
   1f088:	add	r3, pc, r3
   1f08c:	add	r3, r3, #228	; 0xe4
   1f090:	cmp	ip, r3
   1f094:	beq	1f498 <fputs@plt+0xe384>
   1f098:	ldrb	r3, [r4, #5]
   1f09c:	cmp	r3, #3
   1f0a0:	beq	1f19c <fputs@plt+0xe088>
   1f0a4:	cmp	r3, #1
   1f0a8:	beq	1f0c4 <fputs@plt+0xdfb0>
   1f0ac:	ldrb	r2, [r4, #4]
   1f0b0:	cmp	r2, #0
   1f0b4:	cmpne	r3, #5
   1f0b8:	movne	r6, #1
   1f0bc:	moveq	r6, #0
   1f0c0:	beq	1f2f4 <fputs@plt+0xe1e0>
   1f0c4:	ldrd	r2, [r4, #80]	; 0x50
   1f0c8:	orrs	r3, r2, r3
   1f0cc:	beq	1f1a8 <fputs@plt+0xe094>
   1f0d0:	ldrd	r6, [r4, #168]	; 0xa8
   1f0d4:	orrs	r3, r6, r7
   1f0d8:	moveq	r3, #1
   1f0dc:	movne	r3, #0
   1f0e0:	cmp	r8, #0
   1f0e4:	moveq	r8, r3
   1f0e8:	orrne	r8, r3, #1
   1f0ec:	cmp	r8, #0
   1f0f0:	beq	1f458 <fputs@plt+0xe344>
   1f0f4:	ldr	r1, [ip, #16]
   1f0f8:	mov	r0, r9
   1f0fc:	mov	r2, #0
   1f100:	mov	r3, #0
   1f104:	blx	r1
   1f108:	mov	r8, r0
   1f10c:	cmp	r8, #0
   1f110:	bne	1f414 <fputs@plt+0xe300>
   1f114:	ldrb	r3, [r4, #7]
   1f118:	cmp	r3, #0
   1f11c:	movne	r3, #1
   1f120:	beq	1f4b0 <fputs@plt+0xe39c>
   1f124:	cmp	r6, #1
   1f128:	sbcs	r2, r7, #0
   1f12c:	movlt	r9, #0
   1f130:	andge	r9, r3, #1
   1f134:	cmp	r9, #0
   1f138:	moveq	r9, r3
   1f13c:	beq	1f1b0 <fputs@plt+0xe09c>
   1f140:	ldr	r3, [r4, #68]	; 0x44
   1f144:	add	r1, sp, #8
   1f148:	mov	r0, r3
   1f14c:	ldr	r3, [r3]
   1f150:	ldr	r3, [r3, #24]
   1f154:	blx	r3
   1f158:	subs	r8, r0, #0
   1f15c:	bne	1f414 <fputs@plt+0xe300>
   1f160:	ldrd	r2, [sp, #8]
   1f164:	cmp	r6, r2
   1f168:	sbcs	r3, r7, r3
   1f16c:	bge	1f1b0 <fputs@plt+0xe09c>
   1f170:	ldr	r1, [r4, #68]	; 0x44
   1f174:	mov	r2, r6
   1f178:	mov	r0, r1
   1f17c:	ldr	r1, [r1]
   1f180:	mov	r3, r7
   1f184:	ldr	r1, [r1, #16]
   1f188:	blx	r1
   1f18c:	clz	r9, r0
   1f190:	mov	r8, r0
   1f194:	lsr	r9, r9, #5
   1f198:	b	1f1b0 <fputs@plt+0xe09c>
   1f19c:	ldrd	r2, [r4, #80]	; 0x50
   1f1a0:	orrs	r3, r2, r3
   1f1a4:	bne	1f3c4 <fputs@plt+0xe2b0>
   1f1a8:	mov	r9, #1
   1f1ac:	mov	r8, #0
   1f1b0:	mov	r2, #0
   1f1b4:	mov	r3, #0
   1f1b8:	strd	r2, [r4, #80]	; 0x50
   1f1bc:	ldr	r0, [r4, #60]	; 0x3c
   1f1c0:	bl	1ce64 <fputs@plt+0xbd50>
   1f1c4:	ldr	r6, [r4, #212]	; 0xd4
   1f1c8:	mov	r3, #0
   1f1cc:	str	r3, [r4, #60]	; 0x3c
   1f1d0:	ldr	r0, [r6]
   1f1d4:	str	r3, [r4, #48]	; 0x30
   1f1d8:	cmp	r0, r3
   1f1dc:	beq	1f1f4 <fputs@plt+0xe0e0>
   1f1e0:	bl	1e1b4 <fputs@plt+0xd0a0>
   1f1e4:	ldr	r0, [r6]
   1f1e8:	cmp	r0, #0
   1f1ec:	bne	1f1e0 <fputs@plt+0xe0cc>
   1f1f0:	ldr	r6, [r4, #212]	; 0xd4
   1f1f4:	mov	r0, r6
   1f1f8:	ldr	r1, [r4, #28]
   1f1fc:	bl	1e21c <fputs@plt+0xd108>
   1f200:	ldr	r0, [r4, #216]	; 0xd8
   1f204:	cmp	r0, #0
   1f208:	beq	1f41c <fputs@plt+0xe308>
   1f20c:	ldrb	r3, [r0, #44]	; 0x2c
   1f210:	cmp	r3, #0
   1f214:	bne	1f368 <fputs@plt+0xe254>
   1f218:	adds	r5, r5, #0
   1f21c:	movne	r5, #1
   1f220:	tst	r5, r9
   1f224:	beq	1f254 <fputs@plt+0xe140>
   1f228:	ldr	r0, [r4, #64]	; 0x40
   1f22c:	ldr	r3, [r0]
   1f230:	cmp	r3, #0
   1f234:	beq	1f29c <fputs@plt+0xe188>
   1f238:	ldr	r3, [r3, #40]	; 0x28
   1f23c:	mov	r2, #0
   1f240:	mov	r1, #22
   1f244:	blx	r3
   1f248:	cmp	r0, #12
   1f24c:	mov	r8, r0
   1f250:	beq	1f29c <fputs@plt+0xe188>
   1f254:	ldrb	r3, [r4, #4]
   1f258:	cmp	r3, #0
   1f25c:	beq	1f2a8 <fputs@plt+0xe194>
   1f260:	mov	r0, #0
   1f264:	mov	r3, #0
   1f268:	cmp	r8, r3
   1f26c:	moveq	r8, r0
   1f270:	mov	r2, #1
   1f274:	strb	r2, [r4, #17]
   1f278:	strb	r3, [r4, #20]
   1f27c:	mov	r0, r8
   1f280:	add	sp, sp, #20
   1f284:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f288:	ldrb	r3, [r0, #18]
   1f28c:	cmp	r3, #1
   1f290:	movls	r8, #0
   1f294:	bhi	1f064 <fputs@plt+0xdf50>
   1f298:	b	1f27c <fputs@plt+0xe168>
   1f29c:	ldrb	r8, [r4, #4]
   1f2a0:	cmp	r8, #0
   1f2a4:	bne	1f370 <fputs@plt+0xe25c>
   1f2a8:	ldr	r6, [r4, #216]	; 0xd8
   1f2ac:	cmp	r6, #0
   1f2b0:	beq	1f328 <fputs@plt+0xe214>
   1f2b4:	ldrb	r5, [r6, #43]	; 0x2b
   1f2b8:	cmp	r5, #0
   1f2bc:	moveq	r0, r5
   1f2c0:	beq	1f264 <fputs@plt+0xe150>
   1f2c4:	ldrsh	r1, [r6, #40]	; 0x28
   1f2c8:	mov	r5, #0
   1f2cc:	strb	r5, [r6, #43]	; 0x2b
   1f2d0:	add	r1, r1, #3
   1f2d4:	ldr	r0, [r6, #4]
   1f2d8:	bl	1ece0 <fputs@plt+0xdbcc>
   1f2dc:	cmp	r0, #0
   1f2e0:	beq	1f31c <fputs@plt+0xe208>
   1f2e4:	mov	r3, #1
   1f2e8:	mov	r0, r5
   1f2ec:	strb	r3, [r6, #43]	; 0x2b
   1f2f0:	b	1f264 <fputs@plt+0xe150>
   1f2f4:	ldrb	r7, [r4, #13]
   1f2f8:	ldr	r3, [ip, #4]
   1f2fc:	mov	r0, r9
   1f300:	blx	r3
   1f304:	cmp	r7, #0
   1f308:	str	r6, [r9]
   1f30c:	beq	1f39c <fputs@plt+0xe288>
   1f310:	mov	r9, #1
   1f314:	mov	r8, #0
   1f318:	b	1f1bc <fputs@plt+0xe0a8>
   1f31c:	ldrb	r3, [r6, #43]	; 0x2b
   1f320:	cmp	r3, #0
   1f324:	bne	1f264 <fputs@plt+0xe150>
   1f328:	ldr	r0, [r4, #64]	; 0x40
   1f32c:	ldr	r5, [r0]
   1f330:	cmp	r5, #0
   1f334:	moveq	r0, r5
   1f338:	beq	1f35c <fputs@plt+0xe248>
   1f33c:	ldrb	r3, [r4, #14]
   1f340:	cmp	r3, #0
   1f344:	movne	r0, #0
   1f348:	beq	1f38c <fputs@plt+0xe278>
   1f34c:	ldrb	r3, [r4, #18]
   1f350:	cmp	r3, #5
   1f354:	movne	r3, #1
   1f358:	strbne	r3, [r4, #18]
   1f35c:	mov	r3, #0
   1f360:	strb	r3, [r4, #19]
   1f364:	b	1f264 <fputs@plt+0xe150>
   1f368:	bl	1ee30 <fputs@plt+0xdd1c>
   1f36c:	b	1f218 <fputs@plt+0xe104>
   1f370:	mov	r8, #0
   1f374:	mov	r3, #1
   1f378:	mov	r0, r8
   1f37c:	strb	r3, [r4, #17]
   1f380:	strb	r8, [r4, #20]
   1f384:	add	sp, sp, #20
   1f388:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f38c:	ldr	r3, [r5, #32]
   1f390:	mov	r1, #1
   1f394:	blx	r3
   1f398:	b	1f34c <fputs@plt+0xe238>
   1f39c:	ldr	r3, [r4]
   1f3a0:	ldrb	r2, [r4, #9]
   1f3a4:	mov	r0, r3
   1f3a8:	ldr	r1, [r4, #180]	; 0xb4
   1f3ac:	ldr	r3, [r3, #28]
   1f3b0:	blx	r3
   1f3b4:	clz	r9, r0
   1f3b8:	mov	r8, r0
   1f3bc:	lsr	r9, r9, #5
   1f3c0:	b	1f1bc <fputs@plt+0xe0a8>
   1f3c4:	ldr	r1, [ip, #16]
   1f3c8:	mov	r0, r9
   1f3cc:	mov	r2, #0
   1f3d0:	mov	r3, #0
   1f3d4:	blx	r1
   1f3d8:	subs	r8, r0, #0
   1f3dc:	bne	1f414 <fputs@plt+0xe300>
   1f3e0:	ldrb	r3, [r4, #8]
   1f3e4:	cmp	r3, #0
   1f3e8:	beq	1f1a8 <fputs@plt+0xe094>
   1f3ec:	ldr	r3, [r4, #68]	; 0x44
   1f3f0:	ldrb	r1, [r4, #12]
   1f3f4:	mov	r0, r3
   1f3f8:	ldr	r3, [r3]
   1f3fc:	ldr	r3, [r3, #20]
   1f400:	blx	r3
   1f404:	clz	r9, r0
   1f408:	mov	r8, r0
   1f40c:	lsr	r9, r9, #5
   1f410:	b	1f1b0 <fputs@plt+0xe09c>
   1f414:	mov	r9, #0
   1f418:	b	1f1b0 <fputs@plt+0xe09c>
   1f41c:	cmp	r5, #0
   1f420:	moveq	r5, #0
   1f424:	andne	r5, r9, #1
   1f428:	cmp	r5, #0
   1f42c:	beq	1f488 <fputs@plt+0xe374>
   1f430:	ldr	r1, [r4, #28]
   1f434:	ldr	r3, [r4, #36]	; 0x24
   1f438:	cmp	r3, r1
   1f43c:	bls	1f228 <fputs@plt+0xe114>
   1f440:	mov	r0, r4
   1f444:	bl	1b230 <fputs@plt+0xa11c>
   1f448:	clz	r9, r0
   1f44c:	mov	r8, r0
   1f450:	lsr	r9, r9, #5
   1f454:	b	1f220 <fputs@plt+0xe10c>
   1f458:	ldr	r1, [pc, #128]	; 1f4e0 <fputs@plt+0xe3cc>
   1f45c:	mov	r2, #0
   1f460:	mov	r3, #0
   1f464:	add	r1, pc, r1
   1f468:	strd	r2, [sp]
   1f46c:	mov	r0, r9
   1f470:	add	r1, r1, #2384	; 0x950
   1f474:	ldr	r3, [ip, #12]
   1f478:	mov	r2, #28
   1f47c:	blx	r3
   1f480:	mov	r8, r0
   1f484:	b	1f10c <fputs@plt+0xdff8>
   1f488:	ldrb	r3, [r4, #4]
   1f48c:	cmp	r3, #0
   1f490:	beq	1f328 <fputs@plt+0xe214>
   1f494:	b	1f260 <fputs@plt+0xe14c>
   1f498:	mov	r0, r9
   1f49c:	mov	r8, #0
   1f4a0:	bl	1cea0 <fputs@plt+0xbd8c>
   1f4a4:	str	r8, [r9]
   1f4a8:	mov	r9, #1
   1f4ac:	b	1f1bc <fputs@plt+0xe0a8>
   1f4b0:	ldr	r3, [r4, #68]	; 0x44
   1f4b4:	ldrb	r1, [r4, #12]
   1f4b8:	mov	r0, r3
   1f4bc:	ldr	r3, [r3]
   1f4c0:	orr	r1, r1, #16
   1f4c4:	ldr	r3, [r3, #20]
   1f4c8:	blx	r3
   1f4cc:	clz	r3, r0
   1f4d0:	mov	r8, r0
   1f4d4:	lsr	r3, r3, #5
   1f4d8:	b	1f124 <fputs@plt+0xe010>
   1f4dc:			; <UNDEFINED> instruction: 0x0008a5b0
   1f4e0:	andeq	r1, r7, ip, asr r7
   1f4e4:	push	{r4, r5, r6, r7, r8, lr}
   1f4e8:	mov	r5, r1
   1f4ec:	ldr	r4, [sp, #24]
   1f4f0:	ldr	ip, [r2, #36]	; 0x24
   1f4f4:	mov	r7, r0
   1f4f8:	ldr	r2, [r4, #12]
   1f4fc:	sub	r1, ip, #4
   1f500:	sub	r0, r2, r5
   1f504:	mov	r6, r3
   1f508:	bl	8e4f8 <fputs@plt+0x7d3e4>
   1f50c:	add	r1, r1, r5
   1f510:	cmp	r7, r1
   1f514:	uxthge	r2, r1
   1f518:	strhge	r1, [r4, #16]
   1f51c:	ldr	r1, [r4, #8]
   1f520:	movlt	r2, r5
   1f524:	add	r1, r1, r2
   1f528:	sub	r3, r1, r6
   1f52c:	add	r3, r3, #4
   1f530:	strhlt	r5, [r4, #16]
   1f534:	strh	r3, [r4, #18]
   1f538:	pop	{r4, r5, r6, r7, r8, pc}
   1f53c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f540:	sub	sp, sp, #12
   1f544:	ldrb	lr, [r1]
   1f548:	cmp	lr, #127	; 0x7f
   1f54c:	movls	r8, r1
   1f550:	bls	1f584 <fputs@plt+0xe470>
   1f554:	and	lr, lr, #127	; 0x7f
   1f558:	add	r6, r1, #8
   1f55c:	mov	r8, r1
   1f560:	ldrb	r3, [r8, #1]!
   1f564:	and	ip, r3, #127	; 0x7f
   1f568:	lsr	r3, r3, #7
   1f56c:	cmp	r6, r8
   1f570:	movls	r3, #0
   1f574:	andhi	r3, r3, #1
   1f578:	cmp	r3, #0
   1f57c:	orr	lr, ip, lr, lsl #7
   1f580:	bne	1f560 <fputs@plt+0xe44c>
   1f584:	ldrb	r3, [r8, #1]
   1f588:	mov	r7, #0
   1f58c:	cmp	r7, #0
   1f590:	add	ip, r8, #1
   1f594:	uxtb	r6, r3
   1f598:	cmpeq	r6, #127	; 0x7f
   1f59c:	bls	1f5e8 <fputs@plt+0xe4d4>
   1f5a0:	and	r6, r3, #127	; 0x7f
   1f5a4:	add	r9, r8, #8
   1f5a8:	uxtb	r6, r6
   1f5ac:	mov	r7, #0
   1f5b0:	mov	r3, ip
   1f5b4:	b	1f5c4 <fputs@plt+0xe4b0>
   1f5b8:	cmp	r9, ip
   1f5bc:	bls	1f658 <fputs@plt+0xe544>
   1f5c0:	mov	r3, ip
   1f5c4:	ldrb	r8, [ip, #1]!
   1f5c8:	lsl	r5, r7, #7
   1f5cc:	orr	r5, r5, r6, lsr #25
   1f5d0:	lsl	r4, r6, #7
   1f5d4:	tst	r8, #128	; 0x80
   1f5d8:	and	r8, r8, #127	; 0x7f
   1f5dc:	orr	r6, r4, r8
   1f5e0:	mov	r7, r5
   1f5e4:	bne	1f5b8 <fputs@plt+0xe4a4>
   1f5e8:	ldrh	r4, [r0, #10]
   1f5ec:	add	ip, ip, #1
   1f5f0:	str	ip, [r2, #8]
   1f5f4:	cmp	lr, r4
   1f5f8:	strd	r6, [r2]
   1f5fc:	str	lr, [r2, #12]
   1f600:	bhi	1f630 <fputs@plt+0xe51c>
   1f604:	uxth	lr, lr
   1f608:	sub	ip, ip, r1
   1f60c:	add	ip, lr, ip
   1f610:	strh	lr, [r2, #16]
   1f614:	uxth	ip, ip
   1f618:	cmp	ip, #3
   1f61c:	movls	r3, #4
   1f620:	strhhi	ip, [r2, #18]
   1f624:	strhls	r3, [r2, #18]
   1f628:	add	sp, sp, #12
   1f62c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f630:	mov	lr, r2
   1f634:	mov	ip, r1
   1f638:	ldr	r2, [r0, #52]	; 0x34
   1f63c:	ldrh	r1, [r0, #12]
   1f640:	mov	r3, ip
   1f644:	str	lr, [sp]
   1f648:	mov	r0, r4
   1f64c:	bl	1f4e4 <fputs@plt+0xe3d0>
   1f650:	add	sp, sp, #12
   1f654:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f658:	lsl	r5, r5, #8
   1f65c:	orr	r5, r5, r6, lsr #24
   1f660:	lsl	r4, r6, #8
   1f664:	ldrb	r6, [ip, #1]
   1f668:	mov	r7, #0
   1f66c:	orr	r7, r7, r5
   1f670:	orr	r6, r6, r4
   1f674:	add	ip, r3, #2
   1f678:	b	1f5e8 <fputs@plt+0xe4d4>
   1f67c:	push	{r4, r5, lr}
   1f680:	sub	sp, sp, #12
   1f684:	ldrb	r3, [r0, #6]
   1f688:	add	lr, r1, r3
   1f68c:	ldrb	r4, [r1, r3]
   1f690:	cmp	r4, #127	; 0x7f
   1f694:	bls	1f6c4 <fputs@plt+0xe5b0>
   1f698:	and	r4, r4, #127	; 0x7f
   1f69c:	add	r3, lr, #8
   1f6a0:	ldrb	ip, [lr, #1]!
   1f6a4:	and	r5, ip, #127	; 0x7f
   1f6a8:	lsr	ip, ip, #7
   1f6ac:	cmp	r3, lr
   1f6b0:	movls	ip, #0
   1f6b4:	andhi	ip, ip, #1
   1f6b8:	cmp	ip, #0
   1f6bc:	orr	r4, r5, r4, lsl #7
   1f6c0:	bne	1f6a0 <fputs@plt+0xe58c>
   1f6c4:	ldrh	r5, [r0, #10]
   1f6c8:	add	lr, lr, #1
   1f6cc:	mov	r3, #0
   1f6d0:	cmp	r4, r5
   1f6d4:	str	lr, [r2, #8]
   1f6d8:	str	r4, [r2]
   1f6dc:	str	r4, [r2, #12]
   1f6e0:	str	r3, [r2, #4]
   1f6e4:	bhi	1f714 <fputs@plt+0xe600>
   1f6e8:	uxth	r4, r4
   1f6ec:	sub	lr, lr, r1
   1f6f0:	add	lr, r4, lr
   1f6f4:	strh	r4, [r2, #16]
   1f6f8:	uxth	lr, lr
   1f6fc:	cmp	lr, #3
   1f700:	movls	r3, #4
   1f704:	strhhi	lr, [r2, #18]
   1f708:	strhls	r3, [r2, #18]
   1f70c:	add	sp, sp, #12
   1f710:	pop	{r4, r5, pc}
   1f714:	mov	ip, r2
   1f718:	mov	lr, r1
   1f71c:	ldr	r2, [r0, #52]	; 0x34
   1f720:	ldrh	r1, [r0, #12]
   1f724:	mov	r3, lr
   1f728:	str	ip, [sp]
   1f72c:	mov	r0, r5
   1f730:	bl	1f4e4 <fputs@plt+0xe3d0>
   1f734:	add	sp, sp, #12
   1f738:	pop	{r4, r5, pc}
   1f73c:	ldrh	r3, [r0, #8]
   1f740:	tst	r3, #4
   1f744:	bne	1f7c8 <fputs@plt+0xe6b4>
   1f748:	tst	r3, #8
   1f74c:	push	{r4, r5, lr}
   1f750:	sub	sp, sp, #12
   1f754:	beq	1f78c <fputs@plt+0xe678>
   1f758:	vldr	d7, [r0]
   1f75c:	vldr	d6, [pc, #132]	; 1f7e8 <fputs@plt+0xe6d4>
   1f760:	vcmpe.f64	d7, d6
   1f764:	vmrs	APSR_nzcv, fpscr
   1f768:	bls	1f7dc <fputs@plt+0xe6c8>
   1f76c:	vldr	d6, [pc, #124]	; 1f7f0 <fputs@plt+0xe6dc>
   1f770:	vcmpe.f64	d7, d6
   1f774:	vmrs	APSR_nzcv, fpscr
   1f778:	mvnge	r0, #0
   1f77c:	mvnge	r1, #-2147483648	; 0x80000000
   1f780:	blt	1f7d0 <fputs@plt+0xe6bc>
   1f784:	add	sp, sp, #12
   1f788:	pop	{r4, r5, pc}
   1f78c:	tst	r3, #18
   1f790:	moveq	r0, #0
   1f794:	moveq	r1, #0
   1f798:	beq	1f784 <fputs@plt+0xe670>
   1f79c:	add	r1, sp, #8
   1f7a0:	mov	r4, #0
   1f7a4:	mov	r5, #0
   1f7a8:	ldrb	r3, [r0, #10]
   1f7ac:	strd	r4, [r1, #-8]!
   1f7b0:	ldr	r2, [r0, #12]
   1f7b4:	ldr	r0, [r0, #16]
   1f7b8:	bl	16dd4 <fputs@plt+0x5cc0>
   1f7bc:	ldrd	r0, [sp]
   1f7c0:	add	sp, sp, #12
   1f7c4:	pop	{r4, r5, pc}
   1f7c8:	ldrd	r0, [r0]
   1f7cc:	bx	lr
   1f7d0:	vmov	r0, r1, d7
   1f7d4:	bl	8ec30 <fputs@plt+0x7db1c>
   1f7d8:	b	1f784 <fputs@plt+0xe670>
   1f7dc:	mov	r0, #0
   1f7e0:	mov	r1, #-2147483648	; 0x80000000
   1f7e4:	b	1f784 <fputs@plt+0xe670>
   1f7e8:	andeq	r0, r0, r0
   1f7ec:	mvngt	r0, #0
   1f7f0:	andeq	r0, r0, r0
   1f7f4:	mvnmi	r0, #0
   1f7f8:	ldrh	r3, [r0, #8]
   1f7fc:	tst	r3, #8
   1f800:	bne	1f83c <fputs@plt+0xe728>
   1f804:	tst	r3, #4
   1f808:	push	{r4, r5, lr}
   1f80c:	sub	sp, sp, #12
   1f810:	bne	1f828 <fputs@plt+0xe714>
   1f814:	tst	r3, #18
   1f818:	bne	1f844 <fputs@plt+0xe730>
   1f81c:	vldr	d0, [pc, #76]	; 1f870 <fputs@plt+0xe75c>
   1f820:	add	sp, sp, #12
   1f824:	pop	{r4, r5, pc}
   1f828:	ldrd	r0, [r0]
   1f82c:	bl	8eab0 <fputs@plt+0x7d99c>
   1f830:	vmov	d0, r0, r1
   1f834:	add	sp, sp, #12
   1f838:	pop	{r4, r5, pc}
   1f83c:	vldr	d0, [r0]
   1f840:	bx	lr
   1f844:	add	r1, sp, #8
   1f848:	mov	r4, #0
   1f84c:	mov	r5, #0
   1f850:	ldrb	r3, [r0, #10]
   1f854:	ldr	r2, [r0, #12]
   1f858:	strd	r4, [r1, #-8]!
   1f85c:	ldr	r0, [r0, #16]
   1f860:	bl	1654c <fputs@plt+0x5438>
   1f864:	vldr	d0, [sp]
   1f868:	add	sp, sp, #12
   1f86c:	pop	{r4, r5, pc}
	...
   1f878:	push	{r4, r5, r6, r7, r8, lr}
   1f87c:	mov	r5, r0
   1f880:	ldrh	r4, [r0, #8]
   1f884:	vpush	{d8}
   1f888:	tst	r4, #13
   1f88c:	beq	1f8a4 <fputs@plt+0xe790>
   1f890:	vpop	{d8}
   1f894:	bic	r4, r4, #18
   1f898:	mov	r0, #0
   1f89c:	strh	r4, [r5, #8]
   1f8a0:	pop	{r4, r5, r6, r7, r8, pc}
   1f8a4:	ldrb	r3, [r0, #10]
   1f8a8:	ldr	r2, [r0, #12]
   1f8ac:	mov	r1, r0
   1f8b0:	ldr	r0, [r0, #16]
   1f8b4:	bl	16dd4 <fputs@plt+0x5cc0>
   1f8b8:	cmp	r0, #0
   1f8bc:	ldrheq	r4, [r5, #8]
   1f8c0:	andeq	r4, r4, #15872	; 0x3e00
   1f8c4:	orreq	r4, r4, #4
   1f8c8:	beq	1f890 <fputs@plt+0xe77c>
   1f8cc:	mov	r0, r5
   1f8d0:	bl	1f7f8 <fputs@plt+0xe6e4>
   1f8d4:	vldr	d7, [pc, #124]	; 1f958 <fputs@plt+0xe844>
   1f8d8:	ldrh	r8, [r5, #8]
   1f8dc:	and	r8, r8, #15872	; 0x3e00
   1f8e0:	orr	r4, r8, #8
   1f8e4:	strh	r4, [r5, #8]
   1f8e8:	vcmpe.f64	d0, d7
   1f8ec:	vmov.f64	d8, d0
   1f8f0:	vstr	d0, [r5]
   1f8f4:	vmrs	APSR_nzcv, fpscr
   1f8f8:	bls	1f890 <fputs@plt+0xe77c>
   1f8fc:	vldr	d7, [pc, #92]	; 1f960 <fputs@plt+0xe84c>
   1f900:	vcmpe.f64	d0, d7
   1f904:	vmrs	APSR_nzcv, fpscr
   1f908:	bge	1f890 <fputs@plt+0xe77c>
   1f90c:	vmov	r0, r1, d0
   1f910:	bl	8ec30 <fputs@plt+0x7db1c>
   1f914:	mov	r6, r0
   1f918:	mov	r7, r1
   1f91c:	bl	8eab0 <fputs@plt+0x7d99c>
   1f920:	vmov	d7, r0, r1
   1f924:	vcmp.f64	d8, d7
   1f928:	vmrs	APSR_nzcv, fpscr
   1f92c:	bne	1f890 <fputs@plt+0xe77c>
   1f930:	subs	r0, r6, #1
   1f934:	sbc	r1, r7, #-2147483648	; 0x80000000
   1f938:	mvn	r3, #0
   1f93c:	cmp	r1, r3
   1f940:	mvn	r2, #2
   1f944:	cmpeq	r0, r2
   1f948:	orrls	r4, r8, #4
   1f94c:	strdls	r6, [r5]
   1f950:	b	1f890 <fputs@plt+0xe77c>
   1f954:	nop			; (mov r0, r0)
   1f958:	andeq	r0, r0, r0
   1f95c:	mvngt	r0, #0
   1f960:	andeq	r0, r0, r0
   1f964:	mvnmi	r0, #0
   1f968:	ldr	r3, [r0, #32]
   1f96c:	ldr	r2, [r0, #4]
   1f970:	add	r3, r3, r3, lsl #2
   1f974:	add	r3, r2, r3, lsl #2
   1f978:	strb	r1, [r3, #-17]	; 0xffffffef
   1f97c:	bx	lr
   1f980:	cmp	r1, #0
   1f984:	bxeq	lr
   1f988:	ldr	ip, [r0, #20]
   1f98c:	ldr	r2, [r0, #16]
   1f990:	cmp	ip, #0
   1f994:	bxle	lr
   1f998:	push	{r4, lr}
   1f99c:	mov	r3, #0
   1f9a0:	mov	lr, #1
   1f9a4:	cmp	r3, #1
   1f9a8:	beq	1f9c4 <fputs@plt+0xe8b0>
   1f9ac:	ands	r0, r1, lr, lsl r3
   1f9b0:	beq	1f9c4 <fputs@plt+0xe8b0>
   1f9b4:	ldr	r0, [r2, #4]
   1f9b8:	cmp	r0, #0
   1f9bc:	ldmne	r0, {r0, r4}
   1f9c0:	strne	r0, [r4, #4]
   1f9c4:	add	r3, r3, #1
   1f9c8:	cmp	ip, r3
   1f9cc:	add	r2, r2, #16
   1f9d0:	bne	1f9a4 <fputs@plt+0xe890>
   1f9d4:	pop	{r4, pc}
   1f9d8:	ldr	r3, [r0, #4]
   1f9dc:	add	r2, r2, #7
   1f9e0:	bic	r2, r2, #7
   1f9e4:	cmp	r2, r3
   1f9e8:	suble	r2, r3, r2
   1f9ec:	ldrgt	r3, [r0, #8]
   1f9f0:	ldrle	r1, [r0]
   1f9f4:	addgt	r2, r3, r2
   1f9f8:	addle	r1, r1, r2
   1f9fc:	strle	r2, [r0, #4]
   1fa00:	strgt	r2, [r0, #8]
   1fa04:	mov	r0, r1
   1fa08:	bx	lr
   1fa0c:	push	{r4, r5, r6, lr}
   1fa10:	mov	r4, r0
   1fa14:	vpush	{d8}
   1fa18:	mov	r5, r1
   1fa1c:	vmov	r0, r1, d0
   1fa20:	vmov.f64	d8, d0
   1fa24:	bl	8ec30 <fputs@plt+0x7db1c>
   1fa28:	cmp	r4, r0
   1fa2c:	sbcs	r3, r5, r1
   1fa30:	blt	1fa94 <fputs@plt+0xe980>
   1fa34:	cmp	r0, r4
   1fa38:	sbcs	r3, r1, r5
   1fa3c:	blt	1fa6c <fputs@plt+0xe958>
   1fa40:	mov	r0, r4
   1fa44:	mov	r1, r5
   1fa48:	bl	8eab0 <fputs@plt+0x7d99c>
   1fa4c:	vmov	d7, r0, r1
   1fa50:	vcmpe.f64	d8, d7
   1fa54:	vmrs	APSR_nzcv, fpscr
   1fa58:	bgt	1fa94 <fputs@plt+0xe980>
   1fa5c:	movmi	r0, #1
   1fa60:	movpl	r0, #0
   1fa64:	vpop	{d8}
   1fa68:	pop	{r4, r5, r6, pc}
   1fa6c:	cmp	r1, #-2147483648	; 0x80000000
   1fa70:	cmpeq	r0, #0
   1fa74:	movne	r0, #1
   1fa78:	bne	1fa64 <fputs@plt+0xe950>
   1fa7c:	vcmpe.f64	d8, #0.0
   1fa80:	vpop	{d8}
   1fa84:	vmrs	APSR_nzcv, fpscr
   1fa88:	mvngt	r0, #0
   1fa8c:	movle	r0, #1
   1fa90:	pop	{r4, r5, r6, pc}
   1fa94:	mvn	r0, #0
   1fa98:	b	1fa64 <fputs@plt+0xe950>
   1fa9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1faa0:	mov	r7, r1
   1faa4:	sub	sp, sp, #8
   1faa8:	mov	r6, r0
   1faac:	mov	r1, sp
   1fab0:	ldr	r0, [r0]
   1fab4:	mov	sl, r2
   1fab8:	bl	1cbac <fputs@plt+0xba98>
   1fabc:	ldrd	r8, [sp]
   1fac0:	ldrd	r4, [r7]
   1fac4:	ldr	ip, [pc, #48]	; 1fafc <fputs@plt+0xe9e8>
   1fac8:	ldr	r1, [sl]
   1facc:	subs	r4, r8, r4
   1fad0:	sbc	r5, r9, r5
   1fad4:	umull	r2, r3, r4, ip
   1fad8:	ldr	r8, [r6, #188]	; 0xbc
   1fadc:	mla	r3, ip, r5, r3
   1fae0:	ldr	r0, [r6, #192]	; 0xc0
   1fae4:	blx	r8
   1fae8:	mov	r2, #0
   1faec:	mov	r3, #0
   1faf0:	strd	r2, [r7]
   1faf4:	add	sp, sp, #8
   1faf8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fafc:	andeq	r4, pc, r0, asr #4
   1fb00:	orrs	r3, r2, r3
   1fb04:	bne	1fb58 <fputs@plt+0xea44>
   1fb08:	push	{r4, r5, r6, lr}
   1fb0c:	mov	r5, r0
   1fb10:	ldr	r0, [r0, #16]
   1fb14:	cmp	r0, #0
   1fb18:	beq	1fb2c <fputs@plt+0xea18>
   1fb1c:	ldr	r4, [r0]
   1fb20:	bl	1cd68 <fputs@plt+0xbc54>
   1fb24:	subs	r0, r4, #0
   1fb28:	bne	1fb1c <fputs@plt+0xea08>
   1fb2c:	mov	r0, #0
   1fb30:	mov	r1, #0
   1fb34:	mov	r3, #0
   1fb38:	strd	r0, [r5, #24]
   1fb3c:	strd	r0, [r5, #40]	; 0x28
   1fb40:	str	r3, [r5, #16]
   1fb44:	str	r3, [r5, #12]
   1fb48:	str	r3, [r5, #32]
   1fb4c:	str	r3, [r5, #48]	; 0x30
   1fb50:	mov	r0, #0
   1fb54:	pop	{r4, r5, r6, pc}
   1fb58:	mov	r0, #0
   1fb5c:	bx	lr
   1fb60:	push	{r4, r5, r6, r7, r8, lr}
   1fb64:	ldr	r8, [r0]
   1fb68:	ldr	r7, [r1]
   1fb6c:	cmp	r8, #0
   1fb70:	ble	1fc00 <fputs@plt+0xeaec>
   1fb74:	ldr	r6, [pc, #148]	; 1fc10 <fputs@plt+0xeafc>
   1fb78:	ldr	ip, [pc, #148]	; 1fc14 <fputs@plt+0xeb00>
   1fb7c:	ldr	r5, [r0, #4]
   1fb80:	add	r6, pc, r6
   1fb84:	add	ip, pc, ip
   1fb88:	mov	r4, #0
   1fb8c:	ldr	r1, [r5, #4]
   1fb90:	cmp	r1, #0
   1fb94:	beq	1fbf0 <fputs@plt+0xeadc>
   1fb98:	ldrb	r2, [r1]
   1fb9c:	ldrb	r3, [r7]
   1fba0:	add	r0, r6, r2
   1fba4:	add	r3, r6, r3
   1fba8:	ldrb	r0, [r0, #336]	; 0x150
   1fbac:	ldrb	r3, [r3, #336]	; 0x150
   1fbb0:	cmp	r0, r3
   1fbb4:	bne	1fbf0 <fputs@plt+0xeadc>
   1fbb8:	cmp	r2, #0
   1fbbc:	beq	1fc08 <fputs@plt+0xeaf4>
   1fbc0:	mov	r0, r7
   1fbc4:	b	1fbd0 <fputs@plt+0xeabc>
   1fbc8:	cmp	r2, #0
   1fbcc:	beq	1fc08 <fputs@plt+0xeaf4>
   1fbd0:	ldrb	r2, [r1, #1]!
   1fbd4:	ldrb	r3, [r0, #1]!
   1fbd8:	add	lr, ip, r2
   1fbdc:	add	r3, ip, r3
   1fbe0:	ldrb	lr, [lr, #336]	; 0x150
   1fbe4:	ldrb	r3, [r3, #336]	; 0x150
   1fbe8:	cmp	lr, r3
   1fbec:	beq	1fbc8 <fputs@plt+0xeab4>
   1fbf0:	add	r4, r4, #1
   1fbf4:	cmp	r4, r8
   1fbf8:	add	r5, r5, #20
   1fbfc:	bne	1fb8c <fputs@plt+0xea78>
   1fc00:	mov	r0, #0
   1fc04:	pop	{r4, r5, r6, r7, r8, pc}
   1fc08:	add	r0, r4, #1
   1fc0c:	pop	{r4, r5, r6, r7, r8, pc}
   1fc10:	andeq	r1, r7, r0, asr #32
   1fc14:	andeq	r1, r7, ip, lsr r0
   1fc18:	ldrb	r3, [r0, #20]
   1fc1c:	cmp	r3, #2
   1fc20:	beq	1fc5c <fputs@plt+0xeb48>
   1fc24:	ldrb	r2, [r1]
   1fc28:	cmp	r2, #151	; 0x97
   1fc2c:	beq	1fcb8 <fputs@plt+0xeba4>
   1fc30:	bhi	1fc78 <fputs@plt+0xeb64>
   1fc34:	cmp	r2, #27
   1fc38:	beq	1fc80 <fputs@plt+0xeb6c>
   1fc3c:	cmp	r2, #135	; 0x87
   1fc40:	bne	1fc54 <fputs@plt+0xeb40>
   1fc44:	cmp	r3, #5
   1fc48:	beq	1fcdc <fputs@plt+0xebc8>
   1fc4c:	cmp	r3, #4
   1fc50:	beq	1fc68 <fputs@plt+0xeb54>
   1fc54:	mov	r0, #0
   1fc58:	bx	lr
   1fc5c:	ldr	r3, [r1, #4]
   1fc60:	tst	r3, #1
   1fc64:	beq	1fc9c <fputs@plt+0xeb88>
   1fc68:	mov	r3, #0
   1fc6c:	strb	r3, [r0, #20]
   1fc70:	mov	r0, #2
   1fc74:	bx	lr
   1fc78:	cmp	r2, #154	; 0x9a
   1fc7c:	bhi	1fc54 <fputs@plt+0xeb40>
   1fc80:	cmp	r3, #3
   1fc84:	bne	1fc68 <fputs@plt+0xeb54>
   1fc88:	ldr	r2, [r1, #28]
   1fc8c:	ldr	r3, [r0, #24]
   1fc90:	cmp	r2, r3
   1fc94:	bne	1fc68 <fputs@plt+0xeb54>
   1fc98:	b	1fc54 <fputs@plt+0xeb40>
   1fc9c:	ldrb	r2, [r1]
   1fca0:	cmp	r2, #151	; 0x97
   1fca4:	beq	1fcc4 <fputs@plt+0xebb0>
   1fca8:	bhi	1fcd0 <fputs@plt+0xebbc>
   1fcac:	cmp	r2, #27
   1fcb0:	bne	1fc54 <fputs@plt+0xeb40>
   1fcb4:	b	1fc68 <fputs@plt+0xeb54>
   1fcb8:	cmp	r3, #3
   1fcbc:	bhi	1fc54 <fputs@plt+0xeb40>
   1fcc0:	ldr	r3, [r1, #4]
   1fcc4:	tst	r3, #524288	; 0x80000
   1fcc8:	beq	1fc68 <fputs@plt+0xeb54>
   1fccc:	b	1fc54 <fputs@plt+0xeb40>
   1fcd0:	cmp	r2, #154	; 0x9a
   1fcd4:	bhi	1fc54 <fputs@plt+0xeb40>
   1fcd8:	b	1fc68 <fputs@plt+0xeb54>
   1fcdc:	mov	r3, #101	; 0x65
   1fce0:	strb	r3, [r1]
   1fce4:	mov	r0, #0
   1fce8:	bx	lr
   1fcec:	ldr	r3, [r0, #4]
   1fcf0:	push	{r4, lr}
   1fcf4:	ands	r3, r3, #1024	; 0x400
   1fcf8:	sub	sp, sp, #8
   1fcfc:	mov	r4, r1
   1fd00:	bne	1fd54 <fputs@plt+0xec40>
   1fd04:	ldrb	r2, [r0]
   1fd08:	cmp	r2, #155	; 0x9b
   1fd0c:	beq	1fd2c <fputs@plt+0xec18>
   1fd10:	cmp	r2, #156	; 0x9c
   1fd14:	movne	r0, r3
   1fd18:	bne	1fd24 <fputs@plt+0xec10>
   1fd1c:	ldr	r0, [r0, #12]
   1fd20:	bl	1fcec <fputs@plt+0xebd8>
   1fd24:	add	sp, sp, #8
   1fd28:	pop	{r4, pc}
   1fd2c:	add	r1, sp, #4
   1fd30:	ldr	r0, [r0, #12]
   1fd34:	bl	1fcec <fputs@plt+0xebd8>
   1fd38:	cmp	r0, #0
   1fd3c:	movne	r0, #1
   1fd40:	ldrne	r3, [sp, #4]
   1fd44:	rsbne	r3, r3, #0
   1fd48:	strne	r3, [r4]
   1fd4c:	add	sp, sp, #8
   1fd50:	pop	{r4, pc}
   1fd54:	ldr	r3, [r0, #8]
   1fd58:	mov	r0, #1
   1fd5c:	str	r3, [r1]
   1fd60:	add	sp, sp, #8
   1fd64:	pop	{r4, pc}
   1fd68:	ldr	r2, [r0, #4]
   1fd6c:	push	{lr}		; (str lr, [sp, #-4]!)
   1fd70:	sub	sp, sp, #12
   1fd74:	mov	r3, #0
   1fd78:	tst	r2, #1
   1fd7c:	str	r3, [sp, #4]
   1fd80:	beq	1fd90 <fputs@plt+0xec7c>
   1fd84:	mov	r0, #0
   1fd88:	add	sp, sp, #12
   1fd8c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd90:	add	r1, sp, #4
   1fd94:	bl	1fcec <fputs@plt+0xebd8>
   1fd98:	cmp	r0, #0
   1fd9c:	beq	1fd84 <fputs@plt+0xec70>
   1fda0:	ldr	r0, [sp, #4]
   1fda4:	clz	r0, r0
   1fda8:	lsr	r0, r0, #5
   1fdac:	add	sp, sp, #12
   1fdb0:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdb4:	ldr	r2, [r0, #4]
   1fdb8:	push	{lr}		; (str lr, [sp, #-4]!)
   1fdbc:	sub	sp, sp, #12
   1fdc0:	mov	r3, #0
   1fdc4:	tst	r2, #1
   1fdc8:	str	r3, [sp, #4]
   1fdcc:	beq	1fddc <fputs@plt+0xecc8>
   1fdd0:	mov	r0, #0
   1fdd4:	add	sp, sp, #12
   1fdd8:	pop	{pc}		; (ldr pc, [sp], #4)
   1fddc:	add	r1, sp, #4
   1fde0:	bl	1fcec <fputs@plt+0xebd8>
   1fde4:	cmp	r0, #0
   1fde8:	beq	1fdd0 <fputs@plt+0xecbc>
   1fdec:	ldr	r0, [sp, #4]
   1fdf0:	adds	r0, r0, #0
   1fdf4:	movne	r0, #1
   1fdf8:	add	sp, sp, #12
   1fdfc:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe00:	push	{r4, r5, r6, lr}
   1fe04:	ldr	r2, [pc, #260]	; 1ff10 <fputs@plt+0xedfc>
   1fe08:	ldrb	r6, [r0]
   1fe0c:	add	r2, pc, r2
   1fe10:	add	r3, r2, r6
   1fe14:	ldrb	r5, [r3, #336]	; 0x150
   1fe18:	cmp	r5, #95	; 0x5f
   1fe1c:	bne	1fec4 <fputs@plt+0xedb0>
   1fe20:	cmp	r6, #0
   1fe24:	beq	1febc <fputs@plt+0xeda8>
   1fe28:	ldr	lr, [pc, #228]	; 1ff14 <fputs@plt+0xee00>
   1fe2c:	mov	ip, r0
   1fe30:	add	lr, pc, lr
   1fe34:	b	1fe40 <fputs@plt+0xed2c>
   1fe38:	cmp	r1, #0
   1fe3c:	beq	1febc <fputs@plt+0xeda8>
   1fe40:	ldrb	r1, [ip, #1]!
   1fe44:	ldrb	r3, [lr, #1]!
   1fe48:	add	r4, r2, r1
   1fe4c:	add	r3, r2, r3
   1fe50:	ldrb	r4, [r4, #336]	; 0x150
   1fe54:	ldrb	r3, [r3, #336]	; 0x150
   1fe58:	cmp	r4, r3
   1fe5c:	beq	1fe38 <fputs@plt+0xed24>
   1fe60:	subs	r3, r5, #111	; 0x6f
   1fe64:	bne	1feb0 <fputs@plt+0xed9c>
   1fe68:	cmp	r6, #0
   1fe6c:	beq	1febc <fputs@plt+0xeda8>
   1fe70:	ldr	lr, [pc, #160]	; 1ff18 <fputs@plt+0xee04>
   1fe74:	ldr	ip, [pc, #160]	; 1ff1c <fputs@plt+0xee08>
   1fe78:	mov	r4, r0
   1fe7c:	add	lr, pc, lr
   1fe80:	add	ip, pc, ip
   1fe84:	b	1fe90 <fputs@plt+0xed7c>
   1fe88:	cmp	r1, #0
   1fe8c:	beq	1febc <fputs@plt+0xeda8>
   1fe90:	ldrb	r1, [r4, #1]!
   1fe94:	ldrb	r2, [lr, #1]!
   1fe98:	add	r3, ip, r1
   1fe9c:	add	r2, ip, r2
   1fea0:	ldrb	r3, [r3, #336]	; 0x150
   1fea4:	ldrb	r0, [r2, #336]	; 0x150
   1fea8:	subs	r3, r3, r0
   1feac:	beq	1fe88 <fputs@plt+0xed74>
   1feb0:	clz	r0, r3
   1feb4:	lsr	r0, r0, #5
   1feb8:	pop	{r4, r5, r6, pc}
   1febc:	mov	r0, #1
   1fec0:	pop	{r4, r5, r6, pc}
   1fec4:	cmp	r5, #114	; 0x72
   1fec8:	bne	1fe60 <fputs@plt+0xed4c>
   1fecc:	cmp	r6, #0
   1fed0:	beq	1febc <fputs@plt+0xeda8>
   1fed4:	ldr	ip, [pc, #68]	; 1ff20 <fputs@plt+0xee0c>
   1fed8:	add	ip, pc, ip
   1fedc:	b	1fee8 <fputs@plt+0xedd4>
   1fee0:	cmp	r1, #0
   1fee4:	beq	1febc <fputs@plt+0xeda8>
   1fee8:	ldrb	r1, [r0, #1]!
   1feec:	ldrb	r3, [ip, #1]!
   1fef0:	add	lr, r2, r1
   1fef4:	add	r3, r2, r3
   1fef8:	ldrb	lr, [lr, #336]	; 0x150
   1fefc:	ldrb	r3, [r3, #336]	; 0x150
   1ff00:	cmp	lr, r3
   1ff04:	beq	1fee0 <fputs@plt+0xedcc>
   1ff08:	mov	r3, #3
   1ff0c:	b	1feb0 <fputs@plt+0xed9c>
   1ff10:			; <UNDEFINED> instruction: 0x00070db4
   1ff14:	muleq	r7, r8, ip
   1ff18:	andeq	r3, r7, ip, asr ip
   1ff1c:	andeq	r0, r7, r0, asr #26
   1ff20:	strdeq	r3, [r7], -r8
   1ff24:	ldr	r2, [r0, #108]	; 0x6c
   1ff28:	push	{r4, lr}
   1ff2c:	add	r3, r0, #124	; 0x7c
   1ff30:	add	r1, r0, #324	; 0x144
   1ff34:	mov	lr, #0
   1ff38:	sub	r2, r2, #1
   1ff3c:	str	r2, [r0, #108]	; 0x6c
   1ff40:	ldr	r2, [r3, #12]
   1ff44:	cmp	r2, #0
   1ff48:	beq	1ff6c <fputs@plt+0xee58>
   1ff4c:	ldr	ip, [r3, #8]
   1ff50:	ldr	r2, [r0, #108]	; 0x6c
   1ff54:	cmp	ip, r2
   1ff58:	ble	1ff6c <fputs@plt+0xee58>
   1ff5c:	ldrb	r2, [r3, #6]
   1ff60:	cmp	r2, #0
   1ff64:	bne	1ff7c <fputs@plt+0xee68>
   1ff68:	str	lr, [r3, #12]
   1ff6c:	add	r3, r3, #20
   1ff70:	cmp	r3, r1
   1ff74:	bne	1ff40 <fputs@plt+0xee2c>
   1ff78:	pop	{r4, pc}
   1ff7c:	ldrb	r2, [r0, #19]
   1ff80:	cmp	r2, #7
   1ff84:	add	r4, r2, #1
   1ff88:	strbls	r4, [r0, #19]
   1ff8c:	add	ip, r0, r2, lsl #2
   1ff90:	ldrls	r2, [r3, #12]
   1ff94:	strls	r2, [ip, #28]
   1ff98:	strb	lr, [r3, #6]
   1ff9c:	b	1ff68 <fputs@plt+0xee54>
   1ffa0:	push	{r4, r5, r6, lr}
   1ffa4:	add	lr, r0, #124	; 0x7c
   1ffa8:	mov	ip, lr
   1ffac:	add	r5, r0, #324	; 0x144
   1ffb0:	ldr	r4, [ip, #12]
   1ffb4:	cmp	r4, #0
   1ffb8:	beq	20034 <fputs@plt+0xef20>
   1ffbc:	add	ip, ip, #20
   1ffc0:	cmp	ip, r5
   1ffc4:	bne	1ffb0 <fputs@plt+0xee9c>
   1ffc8:	mvn	r5, #0
   1ffcc:	mov	ip, #0
   1ffd0:	mvn	r4, #-2147483648	; 0x80000000
   1ffd4:	ldr	r6, [lr, #16]
   1ffd8:	add	lr, lr, #20
   1ffdc:	cmp	r6, r4
   1ffe0:	movlt	r5, ip
   1ffe4:	add	ip, ip, #1
   1ffe8:	movlt	r4, r6
   1ffec:	cmp	ip, #10
   1fff0:	bne	1ffd4 <fputs@plt+0xeec0>
   1fff4:	cmn	r5, #1
   1fff8:	popeq	{r4, r5, r6, pc}
   1fffc:	add	r5, r5, r5, lsl #2
   20000:	ldr	lr, [r0, #108]	; 0x6c
   20004:	add	r5, r0, r5, lsl #2
   20008:	mov	ip, #0
   2000c:	strh	r2, [r5, #128]	; 0x80
   20010:	str	lr, [r5, #132]	; 0x84
   20014:	str	r1, [r5, #124]	; 0x7c
   20018:	str	r3, [r5, #136]	; 0x88
   2001c:	strb	ip, [r5, #130]	; 0x82
   20020:	ldr	r3, [r0, #112]	; 0x70
   20024:	add	r2, r3, #1
   20028:	str	r2, [r0, #112]	; 0x70
   2002c:	str	r3, [r5, #140]	; 0x8c
   20030:	pop	{r4, r5, r6, pc}
   20034:	ldr	r5, [r0, #108]	; 0x6c
   20038:	strb	r4, [ip, #6]
   2003c:	ldr	lr, [r0, #112]	; 0x70
   20040:	str	r5, [ip, #8]
   20044:	add	r4, lr, #1
   20048:	str	r1, [ip]
   2004c:	strh	r2, [ip, #4]
   20050:	str	r3, [ip, #12]
   20054:	str	r4, [r0, #112]	; 0x70
   20058:	str	lr, [ip, #16]
   2005c:	pop	{r4, r5, r6, pc}
   20060:	ldrb	r3, [r1]
   20064:	and	r3, r3, #253	; 0xfd
   20068:	cmp	r3, #152	; 0x98
   2006c:	bne	200d4 <fputs@plt+0xefc0>
   20070:	push	{lr}		; (str lr, [sp, #-4]!)
   20074:	ldr	lr, [r0, #24]
   20078:	ldr	r3, [lr]
   2007c:	cmp	r3, #0
   20080:	beq	200dc <fputs@plt+0xefc8>
   20084:	ldr	r0, [r3]
   20088:	cmp	r0, #0
   2008c:	ble	200dc <fputs@plt+0xefc8>
   20090:	ldr	ip, [r1, #28]
   20094:	ldr	r2, [r3, #52]	; 0x34
   20098:	cmp	r2, ip
   2009c:	beq	200c0 <fputs@plt+0xefac>
   200a0:	mov	r2, #0
   200a4:	add	r2, r2, #1
   200a8:	cmp	r0, r2
   200ac:	add	r3, r3, #72	; 0x48
   200b0:	beq	200dc <fputs@plt+0xefc8>
   200b4:	ldr	r1, [r3, #52]	; 0x34
   200b8:	cmp	r1, ip
   200bc:	bne	200a4 <fputs@plt+0xef90>
   200c0:	ldr	r3, [lr, #4]
   200c4:	mov	r0, #0
   200c8:	add	r3, r3, #1
   200cc:	str	r3, [lr, #4]
   200d0:	pop	{pc}		; (ldr pc, [sp], #4)
   200d4:	mov	r0, #0
   200d8:	bx	lr
   200dc:	ldr	r3, [lr, #8]
   200e0:	mov	r0, #0
   200e4:	add	r3, r3, #1
   200e8:	str	r3, [lr, #8]
   200ec:	pop	{pc}		; (ldr pc, [sp], #4)
   200f0:	push	{lr}		; (str lr, [sp, #-4]!)
   200f4:	ldrb	lr, [r0, #19]
   200f8:	cmp	lr, #7
   200fc:	pophi	{pc}		; (ldrhi pc, [sp], #4)
   20100:	add	r3, r0, #124	; 0x7c
   20104:	add	ip, r0, #324	; 0x144
   20108:	ldr	r2, [r3, #12]
   2010c:	cmp	r2, r1
   20110:	beq	20134 <fputs@plt+0xf020>
   20114:	add	r3, r3, #20
   20118:	cmp	ip, r3
   2011c:	bne	20108 <fputs@plt+0xeff4>
   20120:	add	r3, r0, lr, lsl #2
   20124:	add	lr, lr, #1
   20128:	strb	lr, [r0, #19]
   2012c:	str	r1, [r3, #28]
   20130:	pop	{pc}		; (ldr pc, [sp], #4)
   20134:	mov	r2, #1
   20138:	strb	r2, [r3, #6]
   2013c:	pop	{pc}		; (ldr pc, [sp], #4)
   20140:	ldr	r3, [r0, #8]
   20144:	ldr	r2, [r3, #24]
   20148:	ldr	ip, [r2, #120]	; 0x78
   2014c:	cmp	ip, #0
   20150:	beq	20178 <fputs@plt+0xf064>
   20154:	push	{lr}		; (str lr, [sp, #-4]!)
   20158:	mvn	r1, r1
   2015c:	ldr	lr, [r3, #32]
   20160:	str	lr, [ip, r1, lsl #2]
   20164:	ldr	r3, [r3, #32]
   20168:	pop	{lr}		; (ldr lr, [sp], #4)
   2016c:	sub	r3, r3, #1
   20170:	str	r3, [r2, #96]	; 0x60
   20174:	b	1ff24 <fputs@plt+0xee10>
   20178:	ldr	r3, [r3, #32]
   2017c:	sub	r3, r3, #1
   20180:	str	r3, [r2, #96]	; 0x60
   20184:	b	1ff24 <fputs@plt+0xee10>
   20188:	ldr	r0, [r0, #24]
   2018c:	tst	r0, #524288	; 0x80000
   20190:	beq	202ac <fputs@plt+0xf198>
   20194:	cmp	r2, #0
   20198:	push	{r4, r5, r6, r7, r8, lr}
   2019c:	mov	r6, r3
   201a0:	sub	sp, sp, #8
   201a4:	mov	r4, r2
   201a8:	mov	r5, r1
   201ac:	beq	202b4 <fputs@plt+0xf1a0>
   201b0:	ldr	r8, [r1, #16]
   201b4:	cmp	r8, #0
   201b8:	beq	20240 <fputs@plt+0xf12c>
   201bc:	ldr	r1, [r8, #20]
   201c0:	cmp	r1, #0
   201c4:	ble	20234 <fputs@plt+0xf120>
   201c8:	ldr	ip, [r8, #36]	; 0x24
   201cc:	ldr	r3, [r4, ip, lsl #2]
   201d0:	cmp	r3, #0
   201d4:	bge	20294 <fputs@plt+0xf180>
   201d8:	ldrsh	lr, [r5, #32]
   201dc:	adds	r7, r6, #0
   201e0:	movne	r7, #1
   201e4:	cmp	ip, lr
   201e8:	movne	ip, #0
   201ec:	andeq	ip, r7, #1
   201f0:	cmp	ip, #0
   201f4:	bne	20294 <fputs@plt+0xf180>
   201f8:	mov	r3, r8
   201fc:	b	20228 <fputs@plt+0xf114>
   20200:	ldr	r0, [r3, #44]	; 0x2c
   20204:	add	r3, r3, #8
   20208:	ldr	r2, [r4, r0, lsl #2]
   2020c:	cmp	r2, #0
   20210:	bge	20294 <fputs@plt+0xf180>
   20214:	cmp	r0, lr
   20218:	movne	r0, #0
   2021c:	andeq	r0, r7, #1
   20220:	cmp	r0, #0
   20224:	bne	20294 <fputs@plt+0xf180>
   20228:	add	ip, ip, #1
   2022c:	cmp	r1, ip
   20230:	bne	20200 <fputs@plt+0xf0ec>
   20234:	ldr	r8, [r8, #4]
   20238:	cmp	r8, #0
   2023c:	bne	201bc <fputs@plt+0xf0a8>
   20240:	ldr	r0, [r5, #64]	; 0x40
   20244:	add	r2, sp, #4
   20248:	add	r0, r0, #56	; 0x38
   2024c:	ldr	r1, [r5]
   20250:	bl	175dc <fputs@plt+0x64c8>
   20254:	cmp	r0, #0
   20258:	beq	20298 <fputs@plt+0xf184>
   2025c:	ldr	r7, [r0, #8]
   20260:	cmp	r7, #0
   20264:	bne	20278 <fputs@plt+0xf164>
   20268:	b	202a0 <fputs@plt+0xf18c>
   2026c:	ldr	r7, [r7, #12]
   20270:	cmp	r7, #0
   20274:	beq	202a0 <fputs@plt+0xf18c>
   20278:	mov	r3, r6
   2027c:	mov	r2, r4
   20280:	mov	r1, r7
   20284:	mov	r0, r5
   20288:	bl	19a18 <fputs@plt+0x8904>
   2028c:	cmp	r0, #0
   20290:	beq	2026c <fputs@plt+0xf158>
   20294:	mov	r0, #1
   20298:	add	sp, sp, #8
   2029c:	pop	{r4, r5, r6, r7, r8, pc}
   202a0:	mov	r0, #0
   202a4:	add	sp, sp, #8
   202a8:	pop	{r4, r5, r6, r7, r8, pc}
   202ac:	mov	r0, #0
   202b0:	bx	lr
   202b4:	ldr	r0, [r1, #64]	; 0x40
   202b8:	add	r2, sp, #4
   202bc:	add	r0, r0, #56	; 0x38
   202c0:	ldr	r1, [r1]
   202c4:	bl	175dc <fputs@plt+0x64c8>
   202c8:	cmp	r0, #0
   202cc:	beq	202dc <fputs@plt+0xf1c8>
   202d0:	ldr	r3, [r0, #8]
   202d4:	cmp	r3, #0
   202d8:	bne	20294 <fputs@plt+0xf180>
   202dc:	ldr	r0, [r5, #16]
   202e0:	adds	r0, r0, #0
   202e4:	movne	r0, #1
   202e8:	b	20298 <fputs@plt+0xf184>
   202ec:	ldrb	r3, [r1]
   202f0:	cmp	r3, #152	; 0x98
   202f4:	beq	20300 <fputs@plt+0xf1ec>
   202f8:	mov	r0, #0
   202fc:	bx	lr
   20300:	ldrsh	r3, [r1, #32]
   20304:	cmp	r3, #0
   20308:	blt	20330 <fputs@plt+0xf21c>
   2030c:	ldr	r2, [r0, #24]
   20310:	ldr	r3, [r2, r3, lsl #2]
   20314:	cmp	r3, #0
   20318:	blt	202f8 <fputs@plt+0xf1e4>
   2031c:	ldrb	r3, [r0, #20]
   20320:	orr	r3, r3, #1
   20324:	strb	r3, [r0, #20]
   20328:	mov	r0, #0
   2032c:	bx	lr
   20330:	ldrb	r3, [r0, #20]
   20334:	orr	r3, r3, #2
   20338:	strb	r3, [r0, #20]
   2033c:	mov	r0, #0
   20340:	bx	lr
   20344:	ldr	r3, [r0, #16]
   20348:	subs	r0, r1, #0
   2034c:	ldr	r3, [r3, #28]
   20350:	bne	20424 <fputs@plt+0xf310>
   20354:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20358:	ldr	r9, [r2, #64]	; 0x40
   2035c:	cmp	r3, r9
   20360:	beq	2041c <fputs@plt+0xf308>
   20364:	ldr	lr, [r3, #48]	; 0x30
   20368:	cmp	lr, #0
   2036c:	beq	2041c <fputs@plt+0xf308>
   20370:	ldr	sl, [pc, #180]	; 2042c <fputs@plt+0xf318>
   20374:	ldr	r6, [pc, #180]	; 20430 <fputs@plt+0xf31c>
   20378:	add	sl, pc, sl
   2037c:	add	r6, pc, r6
   20380:	b	20390 <fputs@plt+0xf27c>
   20384:	ldr	lr, [lr]
   20388:	cmp	lr, #0
   2038c:	beq	20414 <fputs@plt+0xf300>
   20390:	ldr	r8, [lr, #8]
   20394:	ldr	r3, [r8, #24]
   20398:	cmp	r9, r3
   2039c:	bne	20384 <fputs@plt+0xf270>
   203a0:	ldr	r4, [r8, #4]
   203a4:	ldr	r5, [r2]
   203a8:	ldrb	r1, [r4]
   203ac:	ldrb	r3, [r5]
   203b0:	add	ip, sl, r1
   203b4:	add	r3, sl, r3
   203b8:	ldrb	ip, [ip, #336]	; 0x150
   203bc:	ldrb	r3, [r3, #336]	; 0x150
   203c0:	cmp	r3, ip
   203c4:	bne	20384 <fputs@plt+0xf270>
   203c8:	cmp	r1, #0
   203cc:	beq	203f8 <fputs@plt+0xf2e4>
   203d0:	ldrb	ip, [r4, #1]!
   203d4:	ldrb	r3, [r5, #1]!
   203d8:	add	r1, r6, ip
   203dc:	add	r3, r6, r3
   203e0:	ldrb	r7, [r1, #336]	; 0x150
   203e4:	ldrb	r3, [r3, #336]	; 0x150
   203e8:	cmp	r7, r3
   203ec:	bne	20384 <fputs@plt+0xf270>
   203f0:	cmp	ip, #0
   203f4:	bne	203d0 <fputs@plt+0xf2bc>
   203f8:	cmp	r0, #0
   203fc:	ldr	lr, [lr]
   20400:	ldreq	r0, [r2, #60]	; 0x3c
   20404:	cmp	lr, #0
   20408:	str	r0, [r8, #32]
   2040c:	mov	r0, r8
   20410:	bne	20390 <fputs@plt+0xf27c>
   20414:	cmp	r0, #0
   20418:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2041c:	ldr	r0, [r2, #60]	; 0x3c
   20420:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20424:	mov	r0, #0
   20428:	bx	lr
   2042c:	andeq	r0, r7, r8, asr #16
   20430:	andeq	r0, r7, r4, asr #16
   20434:	push	{r4, r5, r6, r7, r8, lr}
   20438:	ldr	r7, [r1]
   2043c:	cmp	r7, #0
   20440:	ble	20480 <fputs@plt+0xf36c>
   20444:	mov	r6, r0
   20448:	ldr	r4, [r1, #4]
   2044c:	mov	r5, #0
   20450:	b	2045c <fputs@plt+0xf348>
   20454:	cmp	r5, r7
   20458:	beq	20480 <fputs@plt+0xf36c>
   2045c:	ldr	r1, [r4, #4]
   20460:	mov	r0, r6
   20464:	bl	193d8 <fputs@plt+0x82c4>
   20468:	add	r5, r5, #1
   2046c:	add	r4, r4, #20
   20470:	cmp	r0, #0
   20474:	blt	20454 <fputs@plt+0xf340>
   20478:	mov	r0, #1
   2047c:	pop	{r4, r5, r6, r7, r8, pc}
   20480:	mov	r0, #0
   20484:	pop	{r4, r5, r6, r7, r8, pc}
   20488:	ldr	ip, [r0]
   2048c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20490:	ldr	lr, [ip, #24]
   20494:	ldr	r9, [sp, #32]
   20498:	tst	lr, #8388608	; 0x800000
   2049c:	bne	204c4 <fputs@plt+0xf3b0>
   204a0:	cmp	r9, #0
   204a4:	movne	r8, #0
   204a8:	movne	r6, r8
   204ac:	beq	2054c <fputs@plt+0xf438>
   204b0:	str	r6, [r9]
   204b4:	cmp	r6, #0
   204b8:	beq	2054c <fputs@plt+0xf438>
   204bc:	mov	r0, r8
   204c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   204c4:	mov	r5, r2
   204c8:	mov	r2, r1
   204cc:	ldrb	r1, [r0, #442]	; 0x1ba
   204d0:	mov	r0, ip
   204d4:	mov	r7, r3
   204d8:	bl	20344 <fputs@plt+0xf230>
   204dc:	subs	r8, r0, #0
   204e0:	beq	204a0 <fputs@plt+0xf38c>
   204e4:	mov	r4, r8
   204e8:	mov	r6, #0
   204ec:	b	204fc <fputs@plt+0xf3e8>
   204f0:	ldr	r4, [r4, #32]
   204f4:	cmp	r4, #0
   204f8:	beq	2052c <fputs@plt+0xf418>
   204fc:	ldrb	r1, [r4, #8]
   20500:	cmp	r1, r5
   20504:	bne	204f0 <fputs@plt+0xf3dc>
   20508:	ldr	r0, [r4, #16]
   2050c:	cmp	r7, #0
   20510:	cmpne	r0, #0
   20514:	bne	20538 <fputs@plt+0xf424>
   20518:	ldrb	r3, [r4, #9]
   2051c:	ldr	r4, [r4, #32]
   20520:	cmp	r4, #0
   20524:	orr	r6, r6, r3
   20528:	bne	204fc <fputs@plt+0xf3e8>
   2052c:	cmp	r9, #0
   20530:	bne	204b0 <fputs@plt+0xf39c>
   20534:	b	204b4 <fputs@plt+0xf3a0>
   20538:	mov	r1, r7
   2053c:	bl	20434 <fputs@plt+0xf320>
   20540:	cmp	r0, #0
   20544:	beq	204f0 <fputs@plt+0xf3dc>
   20548:	b	20518 <fputs@plt+0xf404>
   2054c:	mov	r8, #0
   20550:	mov	r0, r8
   20554:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20558:	cmp	r2, #0
   2055c:	bxeq	lr
   20560:	ldrh	r3, [r2, #20]
   20564:	ands	ip, r3, #4
   20568:	bne	20610 <fputs@plt+0xf4fc>
   2056c:	push	{r4, r5, r6, r7, r8, lr}
   20570:	b	205d4 <fputs@plt+0xf4c0>
   20574:	cmp	ip, #0
   20578:	beq	2058c <fputs@plt+0xf478>
   2057c:	tst	r3, #1024	; 0x400
   20580:	orr	r3, r3, #512	; 0x200
   20584:	strhne	r3, [r2, #20]
   20588:	bne	20590 <fputs@plt+0xf47c>
   2058c:	strh	r8, [r2, #20]
   20590:	ldr	r3, [r2, #4]
   20594:	add	ip, ip, #1
   20598:	cmp	r3, #0
   2059c:	add	r3, r3, r3, lsl #1
   205a0:	poplt	{r4, r5, r6, r7, r8, pc}
   205a4:	ldr	r2, [r2, #24]
   205a8:	ldr	r2, [r2, #20]
   205ac:	add	r2, r2, r3, lsl #4
   205b0:	ldrb	r3, [r2, #22]
   205b4:	sub	r3, r3, #1
   205b8:	uxtb	r3, r3
   205bc:	cmp	r3, #0
   205c0:	strb	r3, [r2, #22]
   205c4:	popne	{r4, r5, r6, r7, r8, pc}
   205c8:	ldrh	r3, [r2, #20]
   205cc:	tst	r3, #4
   205d0:	popne	{r4, r5, r6, r7, r8, pc}
   205d4:	ldr	lr, [r0]
   205d8:	orr	r8, r3, #4
   205dc:	cmp	lr, #0
   205e0:	beq	205f4 <fputs@plt+0xf4e0>
   205e4:	ldr	lr, [r2]
   205e8:	ldr	lr, [lr, #4]
   205ec:	tst	lr, #1
   205f0:	popeq	{r4, r5, r6, r7, r8, pc}
   205f4:	ldrd	r6, [r1]
   205f8:	ldrd	r4, [r2, #40]	; 0x28
   205fc:	and	r4, r4, r6
   20600:	and	r5, r5, r7
   20604:	orrs	lr, r4, r5
   20608:	beq	20574 <fputs@plt+0xf460>
   2060c:	pop	{r4, r5, r6, r7, r8, pc}
   20610:	bx	lr
   20614:	push	{r4, r5, r6, r7, r8, lr}
   20618:	subs	r5, r1, #0
   2061c:	beq	206b8 <fputs@plt+0xf5a4>
   20620:	ldrb	r2, [r5]
   20624:	mov	r4, r0
   20628:	cmp	r2, #152	; 0x98
   2062c:	beq	20678 <fputs@plt+0xf564>
   20630:	ldr	r1, [r5, #16]
   20634:	bl	20614 <fputs@plt+0xf500>
   20638:	mov	r6, r0
   2063c:	mov	r7, r1
   20640:	mov	r0, r4
   20644:	ldr	r1, [r5, #12]
   20648:	bl	20614 <fputs@plt+0xf500>
   2064c:	ldr	r3, [r5, #4]
   20650:	tst	r3, #2048	; 0x800
   20654:	orr	r6, r6, r0
   20658:	orr	r7, r7, r1
   2065c:	mov	r0, r4
   20660:	ldr	r1, [r5, #20]
   20664:	bne	206e0 <fputs@plt+0xf5cc>
   20668:	bl	206fc <fputs@plt+0xf5e8>
   2066c:	orr	r0, r0, r6
   20670:	orr	r1, r1, r7
   20674:	pop	{r4, r5, r6, r7, r8, pc}
   20678:	ldr	ip, [r0]
   2067c:	ldr	r1, [r5, #28]
   20680:	cmp	ip, #0
   20684:	ble	206b8 <fputs@plt+0xf5a4>
   20688:	ldr	r2, [r0, #4]
   2068c:	cmp	r1, r2
   20690:	addne	r0, r0, #4
   20694:	movne	r3, #0
   20698:	bne	206ac <fputs@plt+0xf598>
   2069c:	b	206f0 <fputs@plt+0xf5dc>
   206a0:	ldr	r2, [r0, #4]!
   206a4:	cmp	r1, r2
   206a8:	beq	206c4 <fputs@plt+0xf5b0>
   206ac:	add	r3, r3, #1
   206b0:	cmp	ip, r3
   206b4:	bne	206a0 <fputs@plt+0xf58c>
   206b8:	mov	r0, #0
   206bc:	mov	r1, #0
   206c0:	pop	{r4, r5, r6, r7, r8, pc}
   206c4:	mov	r2, #1
   206c8:	sub	ip, r3, #32
   206cc:	lsl	r0, r2, r3
   206d0:	lsl	r1, r2, ip
   206d4:	rsb	ip, r3, #32
   206d8:	orr	r1, r1, r2, lsr ip
   206dc:	pop	{r4, r5, r6, r7, r8, pc}
   206e0:	bl	20768 <fputs@plt+0xf654>
   206e4:	orr	r0, r0, r6
   206e8:	orr	r1, r1, r7
   206ec:	pop	{r4, r5, r6, r7, r8, pc}
   206f0:	mov	r0, #1
   206f4:	mov	r1, #0
   206f8:	pop	{r4, r5, r6, r7, r8, pc}
   206fc:	cmp	r1, #0
   20700:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20704:	beq	2075c <fputs@plt+0xf648>
   20708:	ldr	r9, [r1]
   2070c:	cmp	r9, #0
   20710:	ble	2075c <fputs@plt+0xf648>
   20714:	mov	r4, #0
   20718:	ldr	sl, [r1, #4]
   2071c:	mov	r8, r0
   20720:	mov	r5, r4
   20724:	mov	r6, #0
   20728:	mov	r7, #0
   2072c:	ldr	r1, [sl, r4]
   20730:	mov	r0, r8
   20734:	bl	20614 <fputs@plt+0xf500>
   20738:	add	r5, r5, #1
   2073c:	cmp	r5, r9
   20740:	add	r4, r4, #20
   20744:	orr	r6, r6, r0
   20748:	orr	r7, r7, r1
   2074c:	bne	2072c <fputs@plt+0xf618>
   20750:	mov	r0, r6
   20754:	mov	r1, r7
   20758:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2075c:	mov	r6, #0
   20760:	mov	r7, #0
   20764:	b	20750 <fputs@plt+0xf63c>
   20768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2076c:	sub	sp, sp, #12
   20770:	subs	r3, r1, #0
   20774:	str	r3, [sp, #4]
   20778:	beq	20870 <fputs@plt+0xf75c>
   2077c:	mov	r5, r0
   20780:	mov	r8, #0
   20784:	mov	r9, #0
   20788:	ldr	r6, [sp, #4]
   2078c:	mov	r0, r5
   20790:	ldr	r1, [r6]
   20794:	bl	206fc <fputs@plt+0xf5e8>
   20798:	ldr	r4, [r6, #28]
   2079c:	orr	r8, r8, r0
   207a0:	orr	r9, r9, r1
   207a4:	mov	r0, r5
   207a8:	ldr	r1, [r6, #36]	; 0x24
   207ac:	bl	206fc <fputs@plt+0xf5e8>
   207b0:	orr	r8, r8, r0
   207b4:	orr	r9, r9, r1
   207b8:	mov	r0, r5
   207bc:	ldr	r1, [r6, #44]	; 0x2c
   207c0:	bl	206fc <fputs@plt+0xf5e8>
   207c4:	orr	r8, r8, r0
   207c8:	orr	r9, r9, r1
   207cc:	mov	r0, r5
   207d0:	ldr	r1, [r6, #32]
   207d4:	bl	20614 <fputs@plt+0xf500>
   207d8:	orr	r8, r8, r0
   207dc:	orr	r9, r9, r1
   207e0:	mov	r0, r5
   207e4:	ldr	r1, [r6, #40]	; 0x28
   207e8:	bl	20614 <fputs@plt+0xf500>
   207ec:	cmp	r4, #0
   207f0:	orr	r8, r8, r0
   207f4:	orr	r9, r9, r1
   207f8:	beq	2084c <fputs@plt+0xf738>
   207fc:	ldr	sl, [r4]
   20800:	cmp	sl, #0
   20804:	ble	2084c <fputs@plt+0xf738>
   20808:	mov	fp, #0
   2080c:	ldr	r1, [r4, #28]
   20810:	mov	r0, r5
   20814:	bl	20768 <fputs@plt+0xf654>
   20818:	add	fp, fp, #1
   2081c:	add	r4, r4, #72	; 0x48
   20820:	mov	r6, r0
   20824:	mov	r7, r1
   20828:	mov	r0, r5
   2082c:	ldr	r1, [r4, #-16]
   20830:	bl	20614 <fputs@plt+0xf500>
   20834:	cmp	fp, sl
   20838:	orr	r0, r0, r6
   2083c:	orr	r1, r1, r7
   20840:	orr	r8, r8, r0
   20844:	orr	r9, r9, r1
   20848:	bne	2080c <fputs@plt+0xf6f8>
   2084c:	ldr	r3, [sp, #4]
   20850:	ldr	r3, [r3, #48]	; 0x30
   20854:	cmp	r3, #0
   20858:	str	r3, [sp, #4]
   2085c:	bne	20788 <fputs@plt+0xf674>
   20860:	mov	r0, r8
   20864:	mov	r1, r9
   20868:	add	sp, sp, #12
   2086c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20870:	mov	r8, #0
   20874:	mov	r9, #0
   20878:	b	20860 <fputs@plt+0xf74c>
   2087c:	ldr	r3, [r0, #12]
   20880:	cmp	r3, #0
   20884:	blt	208c8 <fputs@plt+0xf7b4>
   20888:	ldr	r2, [r1, #4]
   2088c:	push	{r4, lr}
   20890:	add	r3, r2, r3, lsl #4
   20894:	ldr	r0, [r0]
   20898:	ldrb	r4, [r3, #13]
   2089c:	bl	19310 <fputs@plt+0x81fc>
   208a0:	cmp	r0, #65	; 0x41
   208a4:	beq	208c0 <fputs@plt+0xf7ac>
   208a8:	cmp	r0, #66	; 0x42
   208ac:	bne	208d0 <fputs@plt+0xf7bc>
   208b0:	sub	r0, r4, #66	; 0x42
   208b4:	clz	r0, r0
   208b8:	lsr	r0, r0, #5
   208bc:	pop	{r4, pc}
   208c0:	mov	r0, #1
   208c4:	pop	{r4, pc}
   208c8:	mov	r0, #0
   208cc:	bx	lr
   208d0:	cmp	r4, #66	; 0x42
   208d4:	movls	r0, #0
   208d8:	movhi	r0, #1
   208dc:	pop	{r4, pc}
   208e0:	ldr	r3, [r1, #36]	; 0x24
   208e4:	tst	r3, #17408	; 0x4400
   208e8:	bxeq	lr
   208ec:	tst	r3, #1024	; 0x400
   208f0:	push	{r4, r5, r6, lr}
   208f4:	mov	r5, r0
   208f8:	mov	r4, r1
   208fc:	beq	2090c <fputs@plt+0xf7f8>
   20900:	ldrb	r2, [r1, #28]
   20904:	cmp	r2, #0
   20908:	bne	20944 <fputs@plt+0xf830>
   2090c:	tst	r3, #16384	; 0x4000
   20910:	popeq	{r4, r5, r6, pc}
   20914:	ldr	r3, [r4, #28]
   20918:	cmp	r3, #0
   2091c:	popeq	{r4, r5, r6, pc}
   20920:	ldr	r1, [r3, #16]
   20924:	mov	r0, r5
   20928:	bl	1d100 <fputs@plt+0xbfec>
   2092c:	mov	r0, r5
   20930:	ldr	r1, [r4, #28]
   20934:	bl	1d100 <fputs@plt+0xbfec>
   20938:	mov	r3, #0
   2093c:	str	r3, [r4, #28]
   20940:	pop	{r4, r5, r6, pc}
   20944:	ldr	r0, [r1, #32]
   20948:	bl	1cd68 <fputs@plt+0xbc54>
   2094c:	mov	r3, #0
   20950:	strb	r3, [r4, #28]
   20954:	str	r3, [r4, #32]
   20958:	pop	{r4, r5, r6, pc}
   2095c:	push	{r4, r5, r6, lr}
   20960:	add	r5, r1, #56	; 0x38
   20964:	mov	r4, r1
   20968:	ldr	r1, [r1, #48]	; 0x30
   2096c:	mov	r6, r0
   20970:	cmp	r1, r5
   20974:	beq	2097c <fputs@plt+0xf868>
   20978:	bl	1d100 <fputs@plt+0xbfec>
   2097c:	mov	r0, r6
   20980:	mov	r1, r4
   20984:	bl	208e0 <fputs@plt+0xf7cc>
   20988:	mov	r3, #0
   2098c:	mov	r2, #3
   20990:	str	r5, [r4, #48]	; 0x30
   20994:	strh	r3, [r4, #40]	; 0x28
   20998:	str	r3, [r4, #36]	; 0x24
   2099c:	strh	r2, [r4, #44]	; 0x2c
   209a0:	pop	{r4, r5, r6, pc}
   209a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   209a8:	subs	r8, r0, #0
   209ac:	ldrd	r6, [r2, #8]
   209b0:	ldrd	r4, [r2]
   209b4:	sub	sp, sp, #28
   209b8:	orr	r4, r4, r6
   209bc:	mvn	sl, r4
   209c0:	orr	r5, r5, r7
   209c4:	ldr	r4, [r1]
   209c8:	ble	20aac <fputs@plt+0xf998>
   209cc:	mvn	fp, r5
   209d0:	ldrh	r5, [r4, #20]
   209d4:	ands	r5, r5, #2
   209d8:	bne	20aac <fputs@plt+0xf998>
   209dc:	ldrsh	ip, [r2, #22]
   209e0:	mov	r9, r1
   209e4:	add	r1, sp, #20
   209e8:	str	r1, [sp, #4]
   209ec:	ldrd	r0, [r4, #40]	; 0x28
   209f0:	and	r6, r6, r0
   209f4:	and	r7, r7, r1
   209f8:	orrs	lr, r6, r7
   209fc:	beq	20a88 <fputs@plt+0xf974>
   20a00:	and	r0, r0, sl
   20a04:	and	r1, r1, fp
   20a08:	orrs	r1, r0, r1
   20a0c:	bne	20a88 <fputs@plt+0xf974>
   20a10:	ldrh	r1, [r2, #40]	; 0x28
   20a14:	subs	lr, r1, #1
   20a18:	bcc	20a64 <fputs@plt+0xf950>
   20a1c:	ldr	r6, [r2, #48]	; 0x30
   20a20:	add	r6, r6, r1, lsl #2
   20a24:	ldr	r1, [r6, #-4]!
   20a28:	sub	lr, lr, #1
   20a2c:	cmp	r1, #0
   20a30:	beq	20a5c <fputs@plt+0xf948>
   20a34:	cmp	r1, r4
   20a38:	beq	20a88 <fputs@plt+0xf974>
   20a3c:	ldr	r1, [r1, #4]
   20a40:	cmp	r1, #0
   20a44:	add	r1, r1, r1, lsl #1
   20a48:	blt	20a5c <fputs@plt+0xf948>
   20a4c:	ldr	r0, [r9]
   20a50:	add	r1, r0, r1, lsl #4
   20a54:	cmp	r4, r1
   20a58:	beq	20a88 <fputs@plt+0xf974>
   20a5c:	cmn	lr, #1
   20a60:	bne	20a24 <fputs@plt+0xf910>
   20a64:	ldrsh	r1, [r4, #16]
   20a68:	cmp	r1, #0
   20a6c:	ble	20b30 <fputs@plt+0xfa1c>
   20a70:	sub	ip, ip, #1
   20a74:	sxth	ip, ip
   20a78:	strh	ip, [r2, #22]
   20a7c:	ldrh	r1, [r4, #18]
   20a80:	tst	r1, #130	; 0x82
   20a84:	bne	20ad0 <fputs@plt+0xf9bc>
   20a88:	mov	r0, r5
   20a8c:	subs	r8, r8, #1
   20a90:	add	r4, r4, #48	; 0x30
   20a94:	beq	20ab8 <fputs@plt+0xf9a4>
   20a98:	ldrh	r1, [r4, #20]
   20a9c:	tst	r1, #2
   20aa0:	bne	20ab8 <fputs@plt+0xf9a4>
   20aa4:	ldrd	r6, [r2, #8]
   20aa8:	b	209ec <fputs@plt+0xf8d8>
   20aac:	ldrsh	ip, [r2, #22]
   20ab0:	mov	r0, #0
   20ab4:	mov	r5, r0
   20ab8:	sub	r0, r3, r0
   20abc:	cmp	ip, r0
   20ac0:	subgt	r3, r3, r5
   20ac4:	strhgt	r3, [r2, #22]
   20ac8:	add	sp, sp, #28
   20acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ad0:	ldr	r0, [r4]
   20ad4:	ldr	r1, [sp, #4]
   20ad8:	str	r3, [sp, #12]
   20adc:	ldr	r0, [r0, #16]
   20ae0:	str	r2, [sp, #8]
   20ae4:	bl	1fcec <fputs@plt+0xebd8>
   20ae8:	ldr	r2, [sp, #8]
   20aec:	ldr	r3, [sp, #12]
   20af0:	cmp	r0, #0
   20af4:	beq	20b14 <fputs@plt+0xfa00>
   20af8:	ldr	r1, [sp, #20]
   20afc:	add	r1, r1, #1
   20b00:	cmp	r1, #2
   20b04:	movls	r1, #10
   20b08:	strls	r1, [sp, #20]
   20b0c:	movls	r0, r1
   20b10:	bls	20b1c <fputs@plt+0xfa08>
   20b14:	mov	r0, #20
   20b18:	str	r0, [sp, #20]
   20b1c:	cmp	r5, r0
   20b20:	ldrsh	ip, [r2, #22]
   20b24:	sxthlt	r5, r0
   20b28:	blt	20a8c <fputs@plt+0xf978>
   20b2c:	b	20a88 <fputs@plt+0xf974>
   20b30:	add	ip, ip, r1
   20b34:	mov	r0, r5
   20b38:	sxth	ip, ip
   20b3c:	strh	ip, [r2, #22]
   20b40:	b	20a8c <fputs@plt+0xf978>
   20b44:	push	{r4, r5, r6, lr}
   20b48:	subs	r4, r1, #0
   20b4c:	popeq	{r4, r5, r6, pc}
   20b50:	ldr	r3, [r4]
   20b54:	sub	r3, r3, #1
   20b58:	cmp	r3, #0
   20b5c:	str	r3, [r4]
   20b60:	popne	{r4, r5, r6, pc}
   20b64:	mov	r5, r0
   20b68:	ldr	r3, [r4, #4]
   20b6c:	ldr	r0, [r4, #8]
   20b70:	blx	r3
   20b74:	mov	r1, r4
   20b78:	mov	r0, r5
   20b7c:	pop	{r4, r5, r6, lr}
   20b80:	b	1d100 <fputs@plt+0xbfec>
   20b84:	ldr	ip, [r0, #20]
   20b88:	cmp	ip, #0
   20b8c:	ble	20bc0 <fputs@plt+0xfaac>
   20b90:	ldr	r2, [r0, #16]
   20b94:	mov	r3, #0
   20b98:	ldr	r1, [r2, #4]
   20b9c:	add	r3, r3, #1
   20ba0:	cmp	r1, #0
   20ba4:	beq	20bb4 <fputs@plt+0xfaa0>
   20ba8:	ldr	r1, [r1, #16]
   20bac:	cmp	r1, #0
   20bb0:	bne	20bc8 <fputs@plt+0xfab4>
   20bb4:	cmp	r3, ip
   20bb8:	add	r2, r2, #16
   20bbc:	bne	20b98 <fputs@plt+0xfa84>
   20bc0:	mov	r0, #0
   20bc4:	bx	lr
   20bc8:	mov	r0, #1
   20bcc:	bx	lr
   20bd0:	uxtb	r0, r0
   20bd4:	cmp	r0, #26
   20bd8:	bgt	20c00 <fputs@plt+0xfaec>
   20bdc:	ldr	r3, [pc, #40]	; 20c0c <fputs@plt+0xfaf8>
   20be0:	add	r3, pc, r3
   20be4:	add	r0, r3, r0, lsl #2
   20be8:	ldr	r0, [r0, #304]	; 0x130
   20bec:	cmp	r0, #0
   20bf0:	bxne	lr
   20bf4:	ldr	r0, [pc, #20]	; 20c10 <fputs@plt+0xfafc>
   20bf8:	add	r0, pc, r0
   20bfc:	bx	lr
   20c00:	ldr	r0, [pc, #12]	; 20c14 <fputs@plt+0xfb00>
   20c04:	add	r0, pc, r0
   20c08:	bx	lr
   20c0c:	andeq	r8, r8, r8, asr sl
   20c10:	andeq	r2, r7, r4, ror #29
   20c14:	ldrdeq	r2, [r7], -r8
   20c18:	mov	r3, #1000	; 0x3e8
   20c1c:	ldr	r2, [r0, #428]	; 0x1ac
   20c20:	mla	r3, r1, r3, r3
   20c24:	cmp	r2, r3
   20c28:	bge	20c34 <fputs@plt+0xfb20>
   20c2c:	mov	r0, #0
   20c30:	bx	lr
   20c34:	ldr	r3, [r0]
   20c38:	push	{r4, lr}
   20c3c:	mov	r0, r3
   20c40:	ldr	r1, [pc, #12]	; 20c54 <fputs@plt+0xfb40>
   20c44:	ldr	r3, [r3, #60]	; 0x3c
   20c48:	blx	r3
   20c4c:	mov	r0, #1
   20c50:	pop	{r4, pc}
   20c54:	andeq	r4, pc, r0, asr #4
   20c58:	push	{r4, lr}
   20c5c:	mov	r4, r0
   20c60:	bl	10f58 <strlen@plt>
   20c64:	add	r0, r0, #1
   20c68:	add	r0, r4, r0
   20c6c:	pop	{r4, pc}
   20c70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20c74:	sub	sp, sp, #40	; 0x28
   20c78:	ldrb	r3, [r1]
   20c7c:	mov	ip, #1
   20c80:	mov	r6, r0
   20c84:	cmp	r3, #152	; 0x98
   20c88:	mov	r5, r2
   20c8c:	strb	ip, [sp, #7]
   20c90:	beq	20cf0 <fputs@plt+0xfbdc>
   20c94:	cmp	r3, #154	; 0x9a
   20c98:	beq	20cf0 <fputs@plt+0xfbdc>
   20c9c:	cmp	r3, #119	; 0x77
   20ca0:	beq	20cbc <fputs@plt+0xfba8>
   20ca4:	mov	r0, #0
   20ca8:	cmp	r5, #0
   20cac:	ldrbne	r3, [sp, #7]
   20cb0:	strbne	r3, [r5]
   20cb4:	add	sp, sp, #40	; 0x28
   20cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20cbc:	ldr	r3, [r1, #20]
   20cc0:	ldr	ip, [r0]
   20cc4:	add	r2, sp, #7
   20cc8:	ldr	r1, [r3]
   20ccc:	ldr	r3, [r3, #28]
   20cd0:	add	r0, sp, #8
   20cd4:	ldr	r1, [r1, #4]
   20cd8:	ldr	r1, [r1]
   20cdc:	str	r3, [sp, #12]
   20ce0:	str	r6, [sp, #24]
   20ce4:	str	ip, [sp, #8]
   20ce8:	bl	20c70 <fputs@plt+0xfb5c>
   20cec:	b	20ca8 <fputs@plt+0xfb94>
   20cf0:	ldrsh	r8, [r1, #32]
   20cf4:	mov	sl, #0
   20cf8:	mov	r2, sl
   20cfc:	mov	r9, r8
   20d00:	mov	r7, sl
   20d04:	adds	r3, r6, #0
   20d08:	movne	r3, #1
   20d0c:	cmp	r2, #0
   20d10:	movne	r3, #0
   20d14:	cmp	r3, #0
   20d18:	beq	20d88 <fputs@plt+0xfc74>
   20d1c:	ldr	r4, [r6, #4]
   20d20:	ldr	ip, [r4]
   20d24:	cmp	ip, #0
   20d28:	ble	20d64 <fputs@plt+0xfc50>
   20d2c:	ldr	lr, [r1, #28]
   20d30:	ldr	r3, [r4, #52]	; 0x34
   20d34:	cmp	r3, lr
   20d38:	beq	20d70 <fputs@plt+0xfc5c>
   20d3c:	mov	r2, r4
   20d40:	mov	r3, #0
   20d44:	b	20d54 <fputs@plt+0xfc40>
   20d48:	ldr	r0, [r2, #52]	; 0x34
   20d4c:	cmp	r0, lr
   20d50:	beq	20d74 <fputs@plt+0xfc60>
   20d54:	add	r3, r3, #1
   20d58:	cmp	r3, ip
   20d5c:	add	r2, r2, #72	; 0x48
   20d60:	bne	20d48 <fputs@plt+0xfc34>
   20d64:	ldr	r6, [r6, #16]
   20d68:	mov	r2, r7
   20d6c:	b	20d04 <fputs@plt+0xfbf0>
   20d70:	mov	r3, #0
   20d74:	add	r3, r3, r3, lsl #3
   20d78:	add	r3, r4, r3, lsl #3
   20d7c:	ldr	r2, [r3, #24]
   20d80:	ldr	sl, [r3, #28]
   20d84:	b	20d04 <fputs@plt+0xfbf0>
   20d88:	cmp	r2, #0
   20d8c:	beq	20ca4 <fputs@plt+0xfb90>
   20d90:	cmp	sl, #0
   20d94:	beq	20de0 <fputs@plt+0xfccc>
   20d98:	cmp	r8, #0
   20d9c:	blt	20ca4 <fputs@plt+0xfb90>
   20da0:	ldr	r2, [sl]
   20da4:	ldr	r1, [r2]
   20da8:	cmp	r8, r1
   20dac:	bge	20ca4 <fputs@plt+0xfb90>
   20db0:	ldr	r3, [r2, #4]
   20db4:	add	r8, r8, r8, lsl #2
   20db8:	ldr	ip, [sl, #28]
   20dbc:	ldr	r1, [r3, r8, lsl #2]
   20dc0:	ldr	r3, [r6]
   20dc4:	add	r2, sp, #7
   20dc8:	add	r0, sp, #8
   20dcc:	str	ip, [sp, #12]
   20dd0:	str	r6, [sp, #24]
   20dd4:	str	r3, [sp, #8]
   20dd8:	bl	20c70 <fputs@plt+0xfb5c>
   20ddc:	b	20ca8 <fputs@plt+0xfb94>
   20de0:	ldr	r3, [r2, #64]	; 0x40
   20de4:	cmp	r3, #0
   20de8:	beq	20ca4 <fputs@plt+0xfb90>
   20dec:	cmp	r8, #0
   20df0:	blt	20e1c <fputs@plt+0xfd08>
   20df4:	ldr	r2, [r2, #4]
   20df8:	add	r4, r2, r9, lsl #4
   20dfc:	ldrb	r3, [r4, #15]
   20e00:	ands	r0, r3, #4
   20e04:	beq	20e10 <fputs@plt+0xfcfc>
   20e08:	ldr	r0, [r2, r9, lsl #4]
   20e0c:	bl	20c58 <fputs@plt+0xfb44>
   20e10:	ldrb	r3, [r4, #14]
   20e14:	strb	r3, [sp, #7]
   20e18:	b	20ca8 <fputs@plt+0xfb94>
   20e1c:	ldrsh	r9, [r2, #32]
   20e20:	ldr	r0, [pc, #12]	; 20e34 <fputs@plt+0xfd20>
   20e24:	cmp	r9, #0
   20e28:	add	r0, pc, r0
   20e2c:	blt	20ca8 <fputs@plt+0xfb94>
   20e30:	b	20df4 <fputs@plt+0xfce0>
   20e34:	andeq	lr, r6, r8, lsr #13
   20e38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20e3c:	sub	sp, sp, #32
   20e40:	ldr	r7, [r0, #28]
   20e44:	ldr	r0, [r7, #12]
   20e48:	cmp	r0, #0
   20e4c:	blt	20ea4 <fputs@plt+0xfd90>
   20e50:	mov	r8, r2
   20e54:	mov	r6, r1
   20e58:	mov	r2, #32
   20e5c:	mov	r1, #0
   20e60:	mov	r0, sp
   20e64:	mov	r4, r3
   20e68:	bl	10ee0 <memset@plt>
   20e6c:	ldr	r3, [pc, #72]	; 20ebc <fputs@plt+0xfda8>
   20e70:	asr	r9, r8, #31
   20e74:	add	r3, pc, r3
   20e78:	asr	r5, r4, #31
   20e7c:	ldr	r0, [r7, #12]
   20e80:	mov	r2, sp
   20e84:	strh	r6, [sp]
   20e88:	ldr	r3, [r3, #88]	; 0x58
   20e8c:	strd	r8, [sp, #8]
   20e90:	strd	r4, [sp, #16]
   20e94:	mov	r1, #13
   20e98:	blx	r3
   20e9c:	cmn	r0, #1
   20ea0:	beq	20eb0 <fputs@plt+0xfd9c>
   20ea4:	mov	r0, #0
   20ea8:	add	sp, sp, #32
   20eac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20eb0:	mov	r0, #5
   20eb4:	add	sp, sp, #32
   20eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20ebc:	andeq	r9, r8, r4, asr r4
   20ec0:	mov	ip, #1
   20ec4:	push	{r4, r5, r6, lr}
   20ec8:	lsl	r4, ip, r1
   20ecc:	add	lr, r1, r2
   20ed0:	ldr	r5, [r0, #36]	; 0x24
   20ed4:	rsb	r4, r4, ip, lsl lr
   20ed8:	ands	r6, r3, ip
   20edc:	uxth	r4, r4
   20ee0:	ldr	ip, [r5]
   20ee4:	beq	20f44 <fputs@plt+0xfe30>
   20ee8:	ldr	r3, [ip, #32]
   20eec:	cmp	r3, #0
   20ef0:	beq	20fe4 <fputs@plt+0xfed0>
   20ef4:	mov	ip, #0
   20ef8:	cmp	r5, r3
   20efc:	ldrhne	lr, [r3, #10]
   20f00:	ldr	r3, [r3, #4]
   20f04:	orrne	ip, ip, lr
   20f08:	cmp	r3, #0
   20f0c:	bne	20ef8 <fputs@plt+0xfde4>
   20f10:	tst	ip, r4
   20f14:	beq	20fe4 <fputs@plt+0xfed0>
   20f18:	ldrh	r3, [r5, #12]
   20f1c:	ldrh	r2, [r5, #10]
   20f20:	mvn	r4, r4
   20f24:	mov	r6, #0
   20f28:	sxth	r4, r4
   20f2c:	and	r3, r3, r4
   20f30:	and	r4, r4, r2
   20f34:	strh	r3, [r5, #12]
   20f38:	strh	r4, [r5, #10]
   20f3c:	mov	r0, r6
   20f40:	pop	{r4, r5, r6, pc}
   20f44:	tst	r3, #4
   20f48:	ldr	r3, [ip, #32]
   20f4c:	beq	20fa8 <fputs@plt+0xfe94>
   20f50:	cmp	r3, #0
   20f54:	beq	21030 <fputs@plt+0xff1c>
   20f58:	ldrh	ip, [r3, #12]
   20f5c:	tst	r4, ip
   20f60:	bne	20fd8 <fputs@plt+0xfec4>
   20f64:	mov	ip, r6
   20f68:	b	20f78 <fputs@plt+0xfe64>
   20f6c:	ldrh	lr, [r3, #12]
   20f70:	tst	r4, lr
   20f74:	bne	20fd8 <fputs@plt+0xfec4>
   20f78:	ldrh	lr, [r3, #10]
   20f7c:	ldr	r3, [r3, #4]
   20f80:	cmp	r3, #0
   20f84:	orr	ip, ip, lr
   20f88:	bne	20f6c <fputs@plt+0xfe58>
   20f8c:	tst	r4, ip
   20f90:	beq	21030 <fputs@plt+0xff1c>
   20f94:	ldrh	r3, [r5, #10]
   20f98:	mov	r0, r6
   20f9c:	orr	r4, r4, r3
   20fa0:	strh	r4, [r5, #10]
   20fa4:	pop	{r4, r5, r6, pc}
   20fa8:	cmp	r3, #0
   20fac:	bne	20fcc <fputs@plt+0xfeb8>
   20fb0:	b	21008 <fputs@plt+0xfef4>
   20fb4:	ldrh	ip, [r3, #10]
   20fb8:	tst	r4, ip
   20fbc:	bne	20fd8 <fputs@plt+0xfec4>
   20fc0:	ldr	r3, [r3, #4]
   20fc4:	cmp	r3, #0
   20fc8:	beq	21008 <fputs@plt+0xfef4>
   20fcc:	ldrh	ip, [r3, #12]
   20fd0:	tst	r4, ip
   20fd4:	beq	20fb4 <fputs@plt+0xfea0>
   20fd8:	mov	r6, #5
   20fdc:	mov	r0, r6
   20fe0:	pop	{r4, r5, r6, pc}
   20fe4:	mov	r3, r2
   20fe8:	ldr	r0, [r0, #8]
   20fec:	add	r2, r1, #120	; 0x78
   20ff0:	mov	r1, #2
   20ff4:	bl	20e38 <fputs@plt+0xfd24>
   20ff8:	subs	r6, r0, #0
   20ffc:	beq	20f18 <fputs@plt+0xfe04>
   21000:	mov	r0, r6
   21004:	pop	{r4, r5, r6, pc}
   21008:	mov	r3, r2
   2100c:	ldr	r0, [r0, #8]
   21010:	add	r2, r1, #120	; 0x78
   21014:	mov	r1, #1
   21018:	bl	20e38 <fputs@plt+0xfd24>
   2101c:	subs	r6, r0, #0
   21020:	ldrheq	r3, [r5, #12]
   21024:	orreq	r4, r4, r3
   21028:	strheq	r4, [r5, #12]
   2102c:	b	20f3c <fputs@plt+0xfe28>
   21030:	mov	r3, r2
   21034:	ldr	r0, [r0, #8]
   21038:	add	r2, r1, #120	; 0x78
   2103c:	mov	r1, #0
   21040:	bl	20e38 <fputs@plt+0xfd24>
   21044:	cmp	r0, #0
   21048:	movne	r6, r0
   2104c:	beq	20f94 <fputs@plt+0xfe80>
   21050:	b	20f3c <fputs@plt+0xfe28>
   21054:	ldr	r3, [pc, #56]	; 21094 <fputs@plt+0xff80>
   21058:	push	{r4, r5, r6, lr}
   2105c:	mov	r4, r0
   21060:	ldr	r0, [r0]
   21064:	add	r3, pc, r3
   21068:	mov	r2, #0
   2106c:	ldr	r3, [r3, #136]	; 0x88
   21070:	ldr	r0, [r0, #44]	; 0x2c
   21074:	mov	r5, r1
   21078:	blx	r3
   2107c:	subs	r2, r0, #0
   21080:	popeq	{r4, r5, r6, pc}
   21084:	mov	r1, r5
   21088:	ldr	r0, [r4]
   2108c:	pop	{r4, r5, r6, lr}
   21090:	b	1b110 <fputs@plt+0x9ffc>
   21094:	andeq	r9, r8, r4, lsl r1
   21098:	push	{r4, r5, r6, lr}
   2109c:	mov	r5, r0
   210a0:	ldr	r0, [r0]
   210a4:	mov	r4, r1
   210a8:	add	r0, r0, #212	; 0xd4
   210ac:	bl	21054 <fputs@plt+0xff40>
   210b0:	subs	r3, r0, #0
   210b4:	beq	210f0 <fputs@plt+0xffdc>
   210b8:	ldr	r0, [r3, #8]
   210bc:	ldr	r2, [r0, #84]	; 0x54
   210c0:	cmp	r4, r2
   210c4:	popeq	{r4, r5, r6, pc}
   210c8:	ldr	r1, [r3, #4]
   210cc:	cmp	r4, #1
   210d0:	moveq	r2, #100	; 0x64
   210d4:	movne	r2, #0
   210d8:	str	r1, [r0, #56]	; 0x38
   210dc:	str	r3, [r0, #72]	; 0x48
   210e0:	str	r5, [r0, #52]	; 0x34
   210e4:	str	r4, [r0, #84]	; 0x54
   210e8:	strb	r2, [r0, #5]
   210ec:	pop	{r4, r5, r6, pc}
   210f0:	mov	r0, r3
   210f4:	pop	{r4, r5, r6, pc}
   210f8:	push	{r4, r5, r6, r7, r8, lr}
   210fc:	mov	r8, r0
   21100:	ldr	lr, [r0, #20]
   21104:	cmp	lr, #2
   21108:	ble	211cc <fputs@plt+0x100b8>
   2110c:	mov	r5, #2
   21110:	mov	r4, r5
   21114:	ldr	r6, [r8, #16]
   21118:	add	r3, r6, r4, lsl #4
   2111c:	add	ip, r6, r5, lsl #4
   21120:	ldr	r7, [r3, #4]
   21124:	cmp	r7, #0
   21128:	beq	211b4 <fputs@plt+0x100a0>
   2112c:	cmp	r5, r4
   21130:	add	r5, r5, #1
   21134:	ldmlt	r3, {r0, r1, r2, r3}
   21138:	stmlt	ip, {r0, r1, r2, r3}
   2113c:	add	r4, r4, #1
   21140:	cmp	lr, r4
   21144:	bgt	21114 <fputs@plt+0x10000>
   21148:	cmp	r5, #2
   2114c:	str	r5, [r8, #20]
   21150:	popne	{r4, r5, r6, r7, r8, pc}
   21154:	ldr	r1, [r8, #16]
   21158:	add	r4, r8, #392	; 0x188
   2115c:	cmp	r1, r4
   21160:	popeq	{r4, r5, r6, r7, r8, pc}
   21164:	ldr	ip, [r1]
   21168:	ldr	r0, [r1, #4]
   2116c:	ldr	r2, [r1, #8]
   21170:	ldr	r3, [r1, #12]
   21174:	str	ip, [r8, #392]	; 0x188
   21178:	str	r0, [r8, #396]	; 0x18c
   2117c:	str	r2, [r8, #400]	; 0x190
   21180:	str	r3, [r8, #404]	; 0x194
   21184:	ldr	r0, [r1, #20]
   21188:	ldr	ip, [r1, #16]
   2118c:	ldr	r2, [r1, #24]
   21190:	ldr	r3, [r1, #28]
   21194:	str	r0, [r8, #412]	; 0x19c
   21198:	str	ip, [r8, #408]	; 0x198
   2119c:	str	r2, [r8, #416]	; 0x1a0
   211a0:	str	r3, [r8, #420]	; 0x1a4
   211a4:	mov	r0, r8
   211a8:	bl	1d100 <fputs@plt+0xbfec>
   211ac:	str	r4, [r8, #16]
   211b0:	pop	{r4, r5, r6, r7, r8, pc}
   211b4:	ldr	r1, [r6, r4, lsl #4]
   211b8:	mov	r0, r8
   211bc:	bl	1d100 <fputs@plt+0xbfec>
   211c0:	str	r7, [r6, r4, lsl #4]
   211c4:	ldr	lr, [r8, #20]
   211c8:	b	2113c <fputs@plt+0x10028>
   211cc:	mov	r3, #2
   211d0:	str	r3, [r0, #20]
   211d4:	b	21154 <fputs@plt+0x10040>
   211d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   211dc:	ldrb	r3, [r0]
   211e0:	cmp	r3, #48	; 0x30
   211e4:	beq	2120c <fputs@plt+0x100f8>
   211e8:	mov	r5, r1
   211ec:	mov	r4, r0
   211f0:	bl	10f58 <strlen@plt>
   211f4:	mov	r1, r5
   211f8:	mov	r3, #1
   211fc:	bic	r2, r0, #-1073741824	; 0xc0000000
   21200:	mov	r0, r4
   21204:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   21208:	b	16dd4 <fputs@plt+0x5cc0>
   2120c:	ldrb	r3, [r0, #1]
   21210:	and	r3, r3, #223	; 0xdf
   21214:	cmp	r3, #88	; 0x58
   21218:	bne	211e8 <fputs@plt+0x100d4>
   2121c:	ldrb	r3, [r0, #2]
   21220:	ldr	r2, [pc, #236]	; 21314 <fputs@plt+0x10200>
   21224:	add	r2, pc, r2
   21228:	add	r2, r2, r3
   2122c:	ldrb	r2, [r2, #64]	; 0x40
   21230:	tst	r2, #8
   21234:	beq	211e8 <fputs@plt+0x100d4>
   21238:	cmp	r3, #48	; 0x30
   2123c:	addne	ip, r0, #2
   21240:	movne	lr, #2
   21244:	bne	21264 <fputs@plt+0x10150>
   21248:	add	r2, r0, #3
   2124c:	mov	lr, #2
   21250:	mov	ip, r2
   21254:	ldrb	r3, [r2], #1
   21258:	add	lr, lr, #1
   2125c:	cmp	r3, #48	; 0x30
   21260:	beq	21250 <fputs@plt+0x1013c>
   21264:	ldr	r8, [pc, #172]	; 21318 <fputs@plt+0x10204>
   21268:	add	r8, pc, r8
   2126c:	add	r2, r8, r3
   21270:	ldrb	r2, [r2, #64]	; 0x40
   21274:	tst	r2, #8
   21278:	beq	21304 <fputs@plt+0x101f0>
   2127c:	add	r2, lr, #1
   21280:	add	r0, r0, r2
   21284:	mov	r9, lr
   21288:	mov	r6, #0
   2128c:	mov	r7, #0
   21290:	asr	r2, r3, #6
   21294:	and	sl, r2, #1
   21298:	lsl	r5, r7, #4
   2129c:	add	r2, r3, sl, lsl #3
   212a0:	ldrb	r3, [r0]
   212a4:	add	r2, r2, sl
   212a8:	lsl	r4, r6, #4
   212ac:	add	r7, r8, r3
   212b0:	and	r2, r2, #15
   212b4:	ldrb	sl, [r7, #64]	; 0x40
   212b8:	orr	r5, r5, r6, lsr #28
   212bc:	adds	r6, r4, r2
   212c0:	adc	r7, r5, #0
   212c4:	tst	sl, #8
   212c8:	mov	ip, r0
   212cc:	add	r9, r9, #1
   212d0:	add	r0, r0, #1
   212d4:	bne	21290 <fputs@plt+0x1017c>
   212d8:	strd	r6, [r1]
   212dc:	ldrb	r3, [ip]
   212e0:	cmp	r3, #0
   212e4:	bne	212fc <fputs@plt+0x101e8>
   212e8:	sub	lr, r9, lr
   212ec:	cmp	lr, #16
   212f0:	movle	r0, #0
   212f4:	movgt	r0, #1
   212f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   212fc:	mov	r0, #1
   21300:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21304:	mov	r9, lr
   21308:	mov	r6, #0
   2130c:	mov	r7, #0
   21310:	b	212d8 <fputs@plt+0x101c4>
   21314:	muleq	r6, ip, r9
   21318:	andeq	pc, r6, r8, asr r9	; <UNPREDICTABLE>
   2131c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21320:	sub	sp, sp, #20
   21324:	mov	ip, #0
   21328:	ldr	r8, [sp, #56]	; 0x38
   2132c:	mov	sl, r3
   21330:	str	r0, [sp]
   21334:	strb	ip, [r8, #10]
   21338:	ldrb	r7, [r3]
   2133c:	mov	fp, r1
   21340:	mov	r9, r2
   21344:	tst	r7, #128	; 0x80
   21348:	ldr	r4, [r8, #4]
   2134c:	bne	21430 <fputs@plt+0x1031c>
   21350:	mov	r6, #1
   21354:	str	r7, [sp, #8]
   21358:	cmp	r6, r7
   2135c:	movcs	r5, #0
   21360:	movcc	r5, #1
   21364:	cmp	r7, r9
   21368:	movgt	r5, #0
   2136c:	cmp	r5, #0
   21370:	beq	21424 <fputs@plt+0x10310>
   21374:	add	r3, sp, #12
   21378:	str	r3, [sp, #4]
   2137c:	mov	r3, sl
   21380:	mov	r5, #0
   21384:	mov	sl, r9
   21388:	mov	r9, r3
   2138c:	b	213f8 <fputs@plt+0x102e4>
   21390:	ldr	r3, [sp]
   21394:	add	r6, r6, r2
   21398:	mov	r2, r4
   2139c:	ldrb	r0, [r3]
   213a0:	mov	r3, #0
   213a4:	add	r5, r5, #1
   213a8:	strb	r0, [r4, #10]
   213ac:	ldr	r0, [fp]
   213b0:	str	r3, [r4, #24]
   213b4:	str	r0, [r4, #32]
   213b8:	add	r0, r9, r7
   213bc:	bl	1b9bc <fputs@plt+0xa8a8>
   213c0:	ldrh	r2, [r8, #8]
   213c4:	uxth	r5, r5
   213c8:	add	r4, r4, #40	; 0x28
   213cc:	cmp	r2, r5
   213d0:	add	r7, r7, r0
   213d4:	bls	21424 <fputs@plt+0x10310>
   213d8:	ldr	r2, [sp, #8]
   213dc:	cmp	r6, r2
   213e0:	movcs	r2, #0
   213e4:	movcc	r2, #1
   213e8:	cmp	r7, sl
   213ec:	movgt	r2, #0
   213f0:	cmp	r2, #0
   213f4:	beq	21424 <fputs@plt+0x10310>
   213f8:	ldrb	r1, [r9, r6]
   213fc:	add	r0, r9, r6
   21400:	mov	r2, #1
   21404:	tst	r1, #128	; 0x80
   21408:	streq	r1, [sp, #12]
   2140c:	beq	21390 <fputs@plt+0x1027c>
   21410:	ldr	r1, [sp, #4]
   21414:	bl	1d8b0 <fputs@plt+0xc79c>
   21418:	ldr	r1, [sp, #12]
   2141c:	mov	r2, r0
   21420:	b	21390 <fputs@plt+0x1027c>
   21424:	strh	r5, [r8, #8]
   21428:	add	sp, sp, #20
   2142c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21430:	add	r1, sp, #8
   21434:	mov	r0, r3
   21438:	bl	1d8b0 <fputs@plt+0xc79c>
   2143c:	ldr	r7, [sp, #8]
   21440:	mov	r6, r0
   21444:	b	21358 <fputs@plt+0x10244>
   21448:	push	{r4, r5, r6, r7, r8, lr}
   2144c:	subs	r7, r1, #0
   21450:	beq	214d4 <fputs@plt+0x103c0>
   21454:	ldr	r6, [pc, #188]	; 21518 <fputs@plt+0x10404>
   21458:	mov	r4, #0
   2145c:	mov	r8, r2
   21460:	add	r6, pc, r6
   21464:	mov	r5, r4
   21468:	b	21478 <fputs@plt+0x10364>
   2146c:	add	r5, r5, #1
   21470:	cmp	r5, #28
   21474:	beq	214cc <fputs@plt+0x103b8>
   21478:	ldr	r1, [r6, r4]
   2147c:	mov	r0, r7
   21480:	bl	110f0 <strcmp@plt>
   21484:	add	r4, r4, #12
   21488:	cmp	r0, #0
   2148c:	bne	2146c <fputs@plt+0x10358>
   21490:	lsl	r3, r5, #1
   21494:	add	r2, r3, r5
   21498:	add	r6, r6, r2, lsl #2
   2149c:	ldr	r2, [r6, #8]
   214a0:	cmp	r2, #0
   214a4:	ldreq	r2, [r6, #4]
   214a8:	streq	r2, [r6, #8]
   214ac:	cmp	r8, #0
   214b0:	beq	21500 <fputs@plt+0x103ec>
   214b4:	add	r5, r3, r5
   214b8:	ldr	r3, [pc, #92]	; 2151c <fputs@plt+0x10408>
   214bc:	add	r3, pc, r3
   214c0:	add	r5, r3, r5, lsl #2
   214c4:	str	r8, [r5, #4]
   214c8:	pop	{r4, r5, r6, r7, r8, pc}
   214cc:	mov	r0, #12
   214d0:	pop	{r4, r5, r6, r7, r8, pc}
   214d4:	ldr	r3, [pc, #68]	; 21520 <fputs@plt+0x1040c>
   214d8:	add	r3, pc, r3
   214dc:	add	r1, r3, #336	; 0x150
   214e0:	ldr	r2, [r3, #8]
   214e4:	add	r3, r3, #12
   214e8:	cmp	r2, #0
   214ec:	strne	r2, [r3, #-8]
   214f0:	cmp	r1, r3
   214f4:	bne	214e0 <fputs@plt+0x103cc>
   214f8:	mov	r0, #0
   214fc:	pop	{r4, r5, r6, r7, r8, pc}
   21500:	ldr	r2, [pc, #28]	; 21524 <fputs@plt+0x10410>
   21504:	add	r1, r3, r5
   21508:	add	r2, pc, r2
   2150c:	add	r2, r2, r1, lsl #2
   21510:	ldr	r8, [r2, #8]
   21514:	b	214b4 <fputs@plt+0x103a0>
   21518:	andeq	r8, r8, r8, ror #28
   2151c:	andeq	r8, r8, ip, lsl #28
   21520:	strdeq	r8, [r8], -r0
   21524:	andeq	r8, r8, r0, asr #27
   21528:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2152c:	mov	r6, r1
   21530:	ldr	r4, [r0, #4]
   21534:	ldr	sl, [r1, #4]
   21538:	orr	r7, r4, sl
   2153c:	tst	r7, #1024	; 0x400
   21540:	beq	21558 <fputs@plt+0x10444>
   21544:	and	sl, sl, #1024	; 0x400
   21548:	tst	sl, r4
   2154c:	bne	215a0 <fputs@plt+0x1048c>
   21550:	mov	r0, #2
   21554:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21558:	ldrb	r9, [r0]
   2155c:	ldrb	fp, [r1]
   21560:	mov	r8, r2
   21564:	mov	r5, r0
   21568:	cmp	r9, fp
   2156c:	beq	215b8 <fputs@plt+0x104a4>
   21570:	cmp	r9, #95	; 0x5f
   21574:	beq	216f4 <fputs@plt+0x105e0>
   21578:	cmp	fp, #95	; 0x5f
   2157c:	bne	21550 <fputs@plt+0x1043c>
   21580:	mov	r2, r8
   21584:	ldr	r1, [r6, #12]
   21588:	mov	r0, r5
   2158c:	bl	21718 <fputs@plt+0x10604>
   21590:	cmp	r0, #1
   21594:	movgt	r0, #2
   21598:	movle	r0, #1
   2159c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215a0:	ldr	r0, [r0, #8]
   215a4:	ldr	r4, [r1, #8]
   215a8:	cmp	r0, r4
   215ac:	movne	r0, #2
   215b0:	moveq	r0, #0
   215b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215b8:	and	r3, r9, #253	; 0xfd
   215bc:	cmp	r3, #152	; 0x98
   215c0:	beq	215f8 <fputs@plt+0x104e4>
   215c4:	ldr	r0, [r0, #8]
   215c8:	cmp	r0, #0
   215cc:	beq	215f8 <fputs@plt+0x104e4>
   215d0:	cmp	r9, #151	; 0x97
   215d4:	beq	216b0 <fputs@plt+0x1059c>
   215d8:	ldr	r1, [r1, #8]
   215dc:	bl	110f0 <strcmp@plt>
   215e0:	cmp	r0, #0
   215e4:	beq	215f8 <fputs@plt+0x104e4>
   215e8:	cmp	r9, #95	; 0x5f
   215ec:	movne	r0, #2
   215f0:	moveq	r0, #1
   215f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215f8:	eor	r4, r4, sl
   215fc:	ands	r4, r4, #16
   21600:	bne	21550 <fputs@plt+0x1043c>
   21604:	tst	r7, #16384	; 0x4000
   21608:	bne	2170c <fputs@plt+0x105f8>
   2160c:	tst	r7, #2048	; 0x800
   21610:	bne	21550 <fputs@plt+0x1043c>
   21614:	mov	r2, r8
   21618:	ldr	r1, [r6, #12]
   2161c:	ldr	r0, [r5, #12]
   21620:	bl	21718 <fputs@plt+0x10604>
   21624:	cmp	r0, #0
   21628:	bne	21550 <fputs@plt+0x1043c>
   2162c:	mov	r2, r8
   21630:	ldr	r1, [r6, #16]
   21634:	ldr	r0, [r5, #16]
   21638:	bl	21718 <fputs@plt+0x10604>
   2163c:	cmp	r0, #0
   21640:	bne	21550 <fputs@plt+0x1043c>
   21644:	mov	r2, r8
   21648:	ldr	r1, [r6, #20]
   2164c:	ldr	r0, [r5, #20]
   21650:	bl	11178 <fputs@plt+0x64>
   21654:	cmp	r0, #0
   21658:	bne	21550 <fputs@plt+0x1043c>
   2165c:	lsr	r3, r7, #13
   21660:	eor	r3, r3, #1
   21664:	cmp	r9, #97	; 0x61
   21668:	moveq	r9, #0
   2166c:	andne	r9, r3, #1
   21670:	cmp	r9, #0
   21674:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21678:	ldrsh	r2, [r5, #32]
   2167c:	ldrsh	r3, [r6, #32]
   21680:	cmp	r2, r3
   21684:	bne	21550 <fputs@plt+0x1043c>
   21688:	ldr	r2, [r5, #28]
   2168c:	ldr	r3, [r6, #28]
   21690:	cmp	r2, r3
   21694:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21698:	subs	r0, r8, r2
   2169c:	movne	r0, #1
   216a0:	cmp	r3, #0
   216a4:	orrge	r0, r0, #1
   216a8:	lsl	r0, r0, #1
   216ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   216b0:	ldr	ip, [r1, #8]
   216b4:	ldr	r1, [pc, #88]	; 21714 <fputs@plt+0x10600>
   216b8:	ldrb	r2, [r0]
   216bc:	add	r1, pc, r1
   216c0:	ldrb	r3, [ip]
   216c4:	b	216d8 <fputs@plt+0x105c4>
   216c8:	cmp	r2, #0
   216cc:	beq	215f8 <fputs@plt+0x104e4>
   216d0:	ldrb	r2, [r0, #1]!
   216d4:	ldrb	r3, [ip, #1]!
   216d8:	add	lr, r1, r2
   216dc:	add	r3, r1, r3
   216e0:	ldrb	lr, [lr, #336]	; 0x150
   216e4:	ldrb	r3, [r3, #336]	; 0x150
   216e8:	cmp	lr, r3
   216ec:	beq	216c8 <fputs@plt+0x105b4>
   216f0:	b	21550 <fputs@plt+0x1043c>
   216f4:	ldr	r0, [r0, #12]
   216f8:	bl	21718 <fputs@plt+0x10604>
   216fc:	cmp	r0, #1
   21700:	bgt	21578 <fputs@plt+0x10464>
   21704:	mov	r0, #1
   21708:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2170c:	mov	r0, r4
   21710:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21714:	andeq	pc, r6, r4, lsl #10
   21718:	cmp	r1, #0
   2171c:	cmpne	r0, #0
   21720:	beq	21728 <fputs@plt+0x10614>
   21724:	b	21528 <fputs@plt+0x10414>
   21728:	cmp	r0, r1
   2172c:	movne	r0, #2
   21730:	moveq	r0, #0
   21734:	bx	lr
   21738:	cmp	r1, #0
   2173c:	cmpne	r0, #0
   21740:	push	{r4, r5, r6, lr}
   21744:	mov	r6, r2
   21748:	mov	r5, r0
   2174c:	mov	r4, r1
   21750:	bne	217a4 <fputs@plt+0x10690>
   21754:	cmp	r0, r1
   21758:	beq	217b0 <fputs@plt+0x1069c>
   2175c:	ldrb	r3, [r4]
   21760:	cmp	r3, #71	; 0x47
   21764:	beq	217e0 <fputs@plt+0x106cc>
   21768:	cmp	r3, #77	; 0x4d
   2176c:	beq	21778 <fputs@plt+0x10664>
   21770:	mov	r0, #0
   21774:	pop	{r4, r5, r6, pc}
   21778:	ldr	r1, [r4, #12]
   2177c:	ldr	r0, [r5, #12]
   21780:	cmp	r1, #0
   21784:	cmpne	r0, #0
   21788:	moveq	r4, #1
   2178c:	movne	r4, #0
   21790:	bne	217b8 <fputs@plt+0x106a4>
   21794:	cmp	r0, r1
   21798:	beq	217c8 <fputs@plt+0x106b4>
   2179c:	mov	r0, #0
   217a0:	pop	{r4, r5, r6, pc}
   217a4:	bl	21528 <fputs@plt+0x10414>
   217a8:	cmp	r0, #0
   217ac:	bne	2175c <fputs@plt+0x10648>
   217b0:	mov	r0, #1
   217b4:	pop	{r4, r5, r6, pc}
   217b8:	mov	r2, r6
   217bc:	bl	21528 <fputs@plt+0x10414>
   217c0:	cmp	r0, #0
   217c4:	bne	21770 <fputs@plt+0x1065c>
   217c8:	ldrb	r0, [r5]
   217cc:	cmp	r0, #76	; 0x4c
   217d0:	cmpne	r0, #73	; 0x49
   217d4:	movne	r0, #1
   217d8:	moveq	r0, #0
   217dc:	pop	{r4, r5, r6, pc}
   217e0:	mov	r2, r6
   217e4:	ldr	r1, [r4, #12]
   217e8:	mov	r0, r5
   217ec:	bl	21738 <fputs@plt+0x10624>
   217f0:	cmp	r0, #0
   217f4:	bne	217b0 <fputs@plt+0x1069c>
   217f8:	mov	r2, r6
   217fc:	ldr	r1, [r4, #16]
   21800:	mov	r0, r5
   21804:	bl	21738 <fputs@plt+0x10624>
   21808:	adds	r0, r0, #0
   2180c:	movne	r0, #1
   21810:	pop	{r4, r5, r6, pc}
   21814:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21818:	mov	r4, r2
   2181c:	ldrb	r3, [r2]
   21820:	mov	r8, r0
   21824:	mov	r5, r1
   21828:	cmp	r3, #72	; 0x48
   2182c:	bne	21858 <fputs@plt+0x10744>
   21830:	ldr	r2, [r4, #12]
   21834:	mov	r1, r5
   21838:	mov	r0, r8
   2183c:	bl	21814 <fputs@plt+0x10700>
   21840:	cmp	r0, #0
   21844:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21848:	ldr	r4, [r4, #16]
   2184c:	ldrb	r3, [r4]
   21850:	cmp	r3, #72	; 0x48
   21854:	beq	21830 <fputs@plt+0x1071c>
   21858:	ldr	r9, [r5, #12]
   2185c:	ldr	r5, [r5, #20]
   21860:	cmp	r9, #0
   21864:	ble	218b4 <fputs@plt+0x107a0>
   21868:	add	r5, r5, #48	; 0x30
   2186c:	mov	r6, #0
   21870:	ldr	r7, [r5, #-48]	; 0xffffffd0
   21874:	mov	r2, r8
   21878:	mov	r0, r7
   2187c:	mov	r1, r4
   21880:	bl	21738 <fputs@plt+0x10624>
   21884:	add	r6, r6, #1
   21888:	add	r5, r5, #48	; 0x30
   2188c:	cmp	r0, #0
   21890:	beq	218ac <fputs@plt+0x10798>
   21894:	ldr	r3, [r7, #4]
   21898:	tst	r3, #1
   2189c:	beq	218bc <fputs@plt+0x107a8>
   218a0:	ldrsh	r3, [r7, #36]	; 0x24
   218a4:	cmp	r8, r3
   218a8:	beq	218bc <fputs@plt+0x107a8>
   218ac:	cmp	r6, r9
   218b0:	bne	21870 <fputs@plt+0x1075c>
   218b4:	mov	r0, #0
   218b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   218bc:	mov	r0, #1
   218c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   218c4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   218c8:	ldr	r8, [sp, #40]	; 0x28
   218cc:	ldrb	r1, [r8]
   218d0:	cmp	r1, #152	; 0x98
   218d4:	beq	219cc <fputs@plt+0x108b8>
   218d8:	orrs	r1, r2, r3
   218dc:	beq	219c4 <fputs@plt+0x108b0>
   218e0:	subs	r4, r2, #1
   218e4:	sbc	r5, r3, #0
   218e8:	and	r4, r4, r2
   218ec:	and	r5, r5, r3
   218f0:	orrs	r1, r4, r5
   218f4:	bne	219c4 <fputs@plt+0x108b0>
   218f8:	cmp	r3, #0
   218fc:	cmpeq	r2, #1
   21900:	mov	r1, #0
   21904:	bls	21920 <fputs@plt+0x1080c>
   21908:	lsrs	r3, r3, #1
   2190c:	rrx	r2, r2
   21910:	cmp	r3, #0
   21914:	cmpeq	r2, #1
   21918:	add	r1, r1, #1
   2191c:	bne	21908 <fputs@plt+0x107f4>
   21920:	add	r1, r1, r1, lsl #3
   21924:	add	r1, r0, r1, lsl #3
   21928:	ldr	r3, [r1, #24]
   2192c:	ldr	sl, [r1, #52]	; 0x34
   21930:	ldr	r9, [r3, #8]
   21934:	cmp	r9, #0
   21938:	beq	219c4 <fputs@plt+0x108b0>
   2193c:	ldr	fp, [r9, #40]	; 0x28
   21940:	cmp	fp, #0
   21944:	beq	219b8 <fputs@plt+0x108a4>
   21948:	ldrh	r7, [r9, #50]	; 0x32
   2194c:	cmp	r7, #0
   21950:	beq	219b8 <fputs@plt+0x108a4>
   21954:	ldr	r4, [r9, #4]
   21958:	mov	r5, #0
   2195c:	add	r7, r4, r7, lsl #1
   21960:	b	21970 <fputs@plt+0x1085c>
   21964:	cmp	r7, r4
   21968:	add	r5, r5, #20
   2196c:	beq	219b8 <fputs@plt+0x108a4>
   21970:	ldrsh	r6, [r4], #2
   21974:	cmn	r6, #2
   21978:	bne	21964 <fputs@plt+0x10850>
   2197c:	ldr	r3, [fp, #4]
   21980:	ldr	r1, [r3, r5]
   21984:	cmp	r1, #0
   21988:	beq	21964 <fputs@plt+0x10850>
   2198c:	mov	r2, sl
   21990:	mov	r0, r8
   21994:	bl	21528 <fputs@plt+0x10414>
   21998:	cmp	r0, #0
   2199c:	bne	21964 <fputs@plt+0x10850>
   219a0:	ldr	r3, [sp, #44]	; 0x2c
   219a4:	mov	r0, #1
   219a8:	str	sl, [r3]
   219ac:	ldr	r3, [sp, #48]	; 0x30
   219b0:	str	r6, [r3]
   219b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219b8:	ldr	r9, [r9, #20]
   219bc:	cmp	r9, #0
   219c0:	bne	2193c <fputs@plt+0x10828>
   219c4:	mov	r0, #0
   219c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219cc:	ldr	r1, [sp, #44]	; 0x2c
   219d0:	ldr	r2, [r8, #28]
   219d4:	ldrsh	r3, [r8, #32]
   219d8:	str	r2, [r1]
   219dc:	ldr	r2, [sp, #48]	; 0x30
   219e0:	mov	r0, #1
   219e4:	str	r3, [r2]
   219e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219ec:	push	{r4, r5, r6, lr}
   219f0:	mov	r5, r1
   219f4:	ldr	r1, [pc, #572]	; 21c38 <fputs@plt+0x10b24>
   219f8:	sub	sp, sp, #24
   219fc:	add	r3, sp, #8
   21a00:	add	r2, sp, #4
   21a04:	add	r1, pc, r1
   21a08:	mov	r6, r0
   21a0c:	bl	1be24 <fputs@plt+0xad10>
   21a10:	cmp	r0, #2
   21a14:	beq	21a24 <fputs@plt+0x10910>
   21a18:	mov	r0, #1
   21a1c:	add	sp, sp, #24
   21a20:	pop	{r4, r5, r6, pc}
   21a24:	ldrb	r3, [r6, #5]
   21a28:	add	r4, r6, #5
   21a2c:	cmp	r3, #58	; 0x3a
   21a30:	beq	21b64 <fputs@plt+0x10a50>
   21a34:	vldr	d7, [pc, #476]	; 21c18 <fputs@plt+0x10b04>
   21a38:	mov	r3, #0
   21a3c:	str	r3, [sp, #12]
   21a40:	vstr	d7, [r5, #32]
   21a44:	ldmib	sp, {r0, r1}
   21a48:	mov	r2, #0
   21a4c:	mov	r3, #1
   21a50:	strb	r2, [r5, #42]	; 0x2a
   21a54:	str	r0, [r5, #20]
   21a58:	str	r1, [r5, #24]
   21a5c:	strb	r3, [r5, #41]	; 0x29
   21a60:	ldr	r2, [pc, #468]	; 21c3c <fputs@plt+0x10b28>
   21a64:	ldrb	r3, [r4]
   21a68:	add	r2, pc, r2
   21a6c:	add	r3, r2, r3
   21a70:	ldrb	r3, [r3, #64]	; 0x40
   21a74:	tst	r3, #1
   21a78:	beq	21a90 <fputs@plt+0x1097c>
   21a7c:	ldrb	r3, [r4, #1]!
   21a80:	add	r3, r2, r3
   21a84:	ldrb	r3, [r3, #64]	; 0x40
   21a88:	tst	r3, #1
   21a8c:	bne	21a7c <fputs@plt+0x10968>
   21a90:	mov	r3, #0
   21a94:	str	r3, [r5, #28]
   21a98:	ldrb	r0, [r4]
   21a9c:	cmp	r0, #45	; 0x2d
   21aa0:	beq	21ba4 <fputs@plt+0x10a90>
   21aa4:	cmp	r0, #43	; 0x2b
   21aa8:	beq	21b20 <fputs@plt+0x10a0c>
   21aac:	and	r3, r0, #223	; 0xdf
   21ab0:	cmp	r3, #90	; 0x5a
   21ab4:	bne	21af8 <fputs@plt+0x109e4>
   21ab8:	add	r4, r4, #1
   21abc:	ldrb	r3, [r4]
   21ac0:	ldr	r2, [pc, #376]	; 21c40 <fputs@plt+0x10b2c>
   21ac4:	add	r2, pc, r2
   21ac8:	add	r3, r2, r3
   21acc:	ldrb	r3, [r3, #64]	; 0x40
   21ad0:	tst	r3, #1
   21ad4:	beq	21aec <fputs@plt+0x109d8>
   21ad8:	ldrb	r3, [r4, #1]!
   21adc:	add	r3, r2, r3
   21ae0:	ldrb	r3, [r3, #64]	; 0x40
   21ae4:	tst	r3, #1
   21ae8:	bne	21ad8 <fputs@plt+0x109c4>
   21aec:	mov	r3, #1
   21af0:	strb	r3, [r5, #44]	; 0x2c
   21af4:	ldrb	r0, [r4]
   21af8:	adds	r0, r0, #0
   21afc:	movne	r0, #1
   21b00:	cmp	r0, #0
   21b04:	bne	21a18 <fputs@plt+0x10904>
   21b08:	ldr	r3, [r5, #28]
   21b0c:	adds	r3, r3, #0
   21b10:	movne	r3, #1
   21b14:	strb	r3, [r5, #43]	; 0x2b
   21b18:	add	sp, sp, #24
   21b1c:	pop	{r4, r5, r6, pc}
   21b20:	mov	r6, #1
   21b24:	ldr	r1, [pc, #280]	; 21c44 <fputs@plt+0x10b30>
   21b28:	add	r3, sp, #20
   21b2c:	add	r2, sp, #16
   21b30:	add	r1, pc, r1
   21b34:	add	r0, r4, #1
   21b38:	bl	1be24 <fputs@plt+0xad10>
   21b3c:	cmp	r0, #2
   21b40:	bne	21a18 <fputs@plt+0x10904>
   21b44:	ldr	r3, [sp, #16]
   21b48:	ldr	r2, [sp, #20]
   21b4c:	add	r4, r4, #6
   21b50:	rsb	r3, r3, r3, lsl #4
   21b54:	add	r3, r2, r3, lsl #2
   21b58:	mul	r6, r6, r3
   21b5c:	str	r6, [r5, #28]
   21b60:	b	21abc <fputs@plt+0x109a8>
   21b64:	ldr	r1, [pc, #220]	; 21c48 <fputs@plt+0x10b34>
   21b68:	add	r2, sp, #12
   21b6c:	add	r1, pc, r1
   21b70:	add	r0, r6, #6
   21b74:	bl	1be24 <fputs@plt+0xad10>
   21b78:	cmp	r0, #1
   21b7c:	bne	21a18 <fputs@plt+0x10904>
   21b80:	ldrb	r3, [r6, #8]
   21b84:	add	r4, r6, #8
   21b88:	cmp	r3, #46	; 0x2e
   21b8c:	beq	21bac <fputs@plt+0x10a98>
   21b90:	vldr	s15, [sp, #12]
   21b94:	vldr	d6, [pc, #124]	; 21c18 <fputs@plt+0x10b04>
   21b98:	vcvt.f64.s32	d7, s15
   21b9c:	vadd.f64	d7, d7, d6
   21ba0:	b	21a40 <fputs@plt+0x1092c>
   21ba4:	mvn	r6, #0
   21ba8:	b	21b24 <fputs@plt+0x10a10>
   21bac:	ldrb	r3, [r6, #9]
   21bb0:	ldr	r1, [pc, #148]	; 21c4c <fputs@plt+0x10b38>
   21bb4:	add	r1, pc, r1
   21bb8:	add	r2, r1, r3
   21bbc:	ldrb	r2, [r2, #64]	; 0x40
   21bc0:	tst	r2, #4
   21bc4:	beq	21b90 <fputs@plt+0x10a7c>
   21bc8:	vldr	d6, [pc, #80]	; 21c20 <fputs@plt+0x10b0c>
   21bcc:	vldr	d5, [pc, #68]	; 21c18 <fputs@plt+0x10b04>
   21bd0:	vldr	d4, [pc, #80]	; 21c28 <fputs@plt+0x10b14>
   21bd4:	vldr	d3, [pc, #84]	; 21c30 <fputs@plt+0x10b1c>
   21bd8:	add	r4, r6, #9
   21bdc:	vmov	s15, r3
   21be0:	ldrb	r3, [r4, #1]!
   21be4:	vmul.f64	d6, d6, d4
   21be8:	vcvt.f64.s32	d7, s15
   21bec:	add	r2, r1, r3
   21bf0:	ldrb	r2, [r2, #64]	; 0x40
   21bf4:	tst	r2, #4
   21bf8:	vmla.f64	d7, d5, d4
   21bfc:	vsub.f64	d5, d7, d3
   21c00:	bne	21bdc <fputs@plt+0x10ac8>
   21c04:	vdiv.f64	d4, d5, d6
   21c08:	vldr	s15, [sp, #12]
   21c0c:	vcvt.f64.s32	d7, s15
   21c10:	vadd.f64	d7, d7, d4
   21c14:	b	21a40 <fputs@plt+0x1092c>
	...
   21c24:	svccc	0x00f00000	; IMB
   21c28:	andeq	r0, r0, r0
   21c2c:	eormi	r0, r4, r0
   21c30:	andeq	r0, r0, r0
   21c34:	submi	r0, r8, r0
   21c38:	andeq	r2, r7, r8, ror #1
   21c3c:	andeq	pc, r6, r8, asr r1	; <UNPREDICTABLE>
   21c40:	strdeq	pc, [r6], -ip
   21c44:	andeq	r1, r7, r4, asr #31
   21c48:	andeq	r1, r7, ip, lsl #31
   21c4c:	andeq	pc, r6, ip
   21c50:	ldrb	r3, [r0, #16]
   21c54:	cmp	r3, r1
   21c58:	beq	21cc8 <fputs@plt+0x10bb4>
   21c5c:	cmp	r1, #1
   21c60:	beq	21c98 <fputs@plt+0x10b84>
   21c64:	ldr	r3, [pc, #100]	; 21cd0 <fputs@plt+0x10bbc>
   21c68:	push	{r4, lr}
   21c6c:	add	r3, pc, r3
   21c70:	mov	r4, r0
   21c74:	ldr	r3, [r3, #232]	; 0xe8
   21c78:	ldr	r0, [r0, #24]
   21c7c:	blx	r3
   21c80:	cmp	r0, #0
   21c84:	blt	21ca4 <fputs@plt+0x10b90>
   21c88:	mov	r3, #0
   21c8c:	mov	r0, r3
   21c90:	strb	r3, [r4, #16]
   21c94:	pop	{r4, pc}
   21c98:	strb	r1, [r0, #16]
   21c9c:	mov	r0, #0
   21ca0:	bx	lr
   21ca4:	bl	11108 <__errno_location@plt>
   21ca8:	ldr	r3, [r0]
   21cac:	cmp	r3, #2
   21cb0:	beq	21cc0 <fputs@plt+0x10bac>
   21cb4:	str	r3, [r4, #20]
   21cb8:	ldr	r0, [pc, #20]	; 21cd4 <fputs@plt+0x10bc0>
   21cbc:	pop	{r4, pc}
   21cc0:	mov	r0, #0
   21cc4:	pop	{r4, pc}
   21cc8:	mov	r0, #0
   21ccc:	bx	lr
   21cd0:	andeq	r8, r8, ip, asr r6
   21cd4:	andeq	r0, r0, sl, lsl #16
   21cd8:	ldr	r3, [pc, #104]	; 21d48 <fputs@plt+0x10c34>
   21cdc:	push	{r4, r5, lr}
   21ce0:	add	r3, pc, r3
   21ce4:	sub	sp, sp, #108	; 0x6c
   21ce8:	ldr	r3, [r3, #64]	; 0x40
   21cec:	mov	r4, r0
   21cf0:	mov	r5, r1
   21cf4:	ldr	r0, [r0, #12]
   21cf8:	mov	r1, sp
   21cfc:	blx	r3
   21d00:	subs	r3, r0, #0
   21d04:	beq	21d24 <fputs@plt+0x10c10>
   21d08:	bl	11108 <__errno_location@plt>
   21d0c:	ldr	r3, [pc, #56]	; 21d4c <fputs@plt+0x10c38>
   21d10:	ldr	r2, [r0]
   21d14:	mov	r0, r3
   21d18:	str	r2, [r4, #20]
   21d1c:	add	sp, sp, #108	; 0x6c
   21d20:	pop	{r4, r5, pc}
   21d24:	ldrd	r0, [sp, #48]	; 0x30
   21d28:	cmp	r1, #0
   21d2c:	cmpeq	r0, #1
   21d30:	moveq	r0, #0
   21d34:	moveq	r1, #0
   21d38:	strd	r0, [r5]
   21d3c:	mov	r0, r3
   21d40:	add	sp, sp, #108	; 0x6c
   21d44:	pop	{r4, r5, pc}
   21d48:	andeq	r8, r8, r8, ror #11
   21d4c:	andeq	r0, r0, sl, lsl #14
   21d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21d54:	sub	sp, sp, #12
   21d58:	ldr	fp, [pc, #144]	; 21df0 <fputs@plt+0x10cdc>
   21d5c:	ldr	r5, [sp, #52]	; 0x34
   21d60:	ldr	sl, [sp, #48]	; 0x30
   21d64:	bic	r5, r5, #-16777216	; 0xff000000
   21d68:	add	fp, pc, fp
   21d6c:	mov	r4, r0
   21d70:	mov	r8, r2
   21d74:	mov	r9, r3
   21d78:	bic	r5, r5, #16646144	; 0xfe0000
   21d7c:	mov	r7, #0
   21d80:	b	21da4 <fputs@plt+0x10c90>
   21d84:	ldr	r3, [fp, #136]	; 0x88
   21d88:	blx	r3
   21d8c:	subs	r6, r0, #0
   21d90:	bge	21de4 <fputs@plt+0x10cd0>
   21d94:	bl	11108 <__errno_location@plt>
   21d98:	ldr	r3, [r0]
   21d9c:	cmp	r3, #4
   21da0:	bne	21ddc <fputs@plt+0x10cc8>
   21da4:	mov	r2, r8
   21da8:	mov	r3, r9
   21dac:	str	r7, [sp]
   21db0:	mov	r0, r4
   21db4:	bl	1100c <lseek64@plt>
   21db8:	mov	r2, r5
   21dbc:	cmp	r0, #0
   21dc0:	sbcs	r3, r1, #0
   21dc4:	mov	r0, r4
   21dc8:	mov	r1, sl
   21dcc:	bge	21d84 <fputs@plt+0x10c70>
   21dd0:	bl	11108 <__errno_location@plt>
   21dd4:	mvn	r6, #0
   21dd8:	ldr	r3, [r0]
   21ddc:	ldr	r2, [sp, #56]	; 0x38
   21de0:	str	r3, [r2]
   21de4:	mov	r0, r6
   21de8:	add	sp, sp, #12
   21dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21df0:	andeq	r8, r8, r0, ror #10
   21df4:	push	{r4, r5, r6, r7, r8, r9, lr}
   21df8:	sub	sp, sp, #20
   21dfc:	mov	r8, r0
   21e00:	mov	r5, r1
   21e04:	mov	r4, r2
   21e08:	add	r9, r0, #20
   21e0c:	ldrd	r6, [sp, #48]	; 0x30
   21e10:	b	21e24 <fputs@plt+0x10d10>
   21e14:	cmp	r0, #0
   21e18:	ble	21e58 <fputs@plt+0x10d44>
   21e1c:	adds	r6, r6, r0
   21e20:	adc	r7, r7, r0, asr #31
   21e24:	ldr	r0, [r8, #12]
   21e28:	mov	r2, r6
   21e2c:	stmib	sp, {r4, r9}
   21e30:	str	r5, [sp]
   21e34:	mov	r3, r7
   21e38:	bl	21d50 <fputs@plt+0x10c3c>
   21e3c:	cmp	r4, r0
   21e40:	add	r5, r5, r0
   21e44:	sub	r4, r4, r0
   21e48:	bgt	21e14 <fputs@plt+0x10d00>
   21e4c:	mov	r0, #0
   21e50:	add	sp, sp, #20
   21e54:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21e58:	bne	21e70 <fputs@plt+0x10d5c>
   21e5c:	mov	r3, #0
   21e60:	mov	r0, #13
   21e64:	str	r3, [r8, #20]
   21e68:	add	sp, sp, #20
   21e6c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21e70:	ldr	r3, [r8, #20]
   21e74:	cmp	r3, #28
   21e78:	ldrne	r0, [pc, #4]	; 21e84 <fputs@plt+0x10d70>
   21e7c:	bne	21e50 <fputs@plt+0x10d3c>
   21e80:	b	21e5c <fputs@plt+0x10d48>
   21e84:	andeq	r0, r0, sl, lsl #6
   21e88:	push	{r4, r5, r6, lr}
   21e8c:	mov	r4, r0
   21e90:	ldrb	r3, [r0, #16]
   21e94:	mov	r5, r1
   21e98:	ldr	r0, [r0, #24]
   21e9c:	cmp	r3, #0
   21ea0:	bne	21ec8 <fputs@plt+0x10db4>
   21ea4:	ldr	r3, [pc, #152]	; 21f44 <fputs@plt+0x10e30>
   21ea8:	ldr	r1, [pc, #152]	; 21f48 <fputs@plt+0x10e34>
   21eac:	add	r3, pc, r3
   21eb0:	ldr	r3, [r3, #220]	; 0xdc
   21eb4:	blx	r3
   21eb8:	cmp	r0, #0
   21ebc:	blt	21edc <fputs@plt+0x10dc8>
   21ec0:	strb	r5, [r4, #16]
   21ec4:	pop	{r4, r5, r6, pc}
   21ec8:	strb	r1, [r4, #16]
   21ecc:	mov	r1, #0
   21ed0:	bl	110b4 <utimes@plt>
   21ed4:	mov	r0, #0
   21ed8:	pop	{r4, r5, r6, pc}
   21edc:	bl	11108 <__errno_location@plt>
   21ee0:	ldr	r3, [r0]
   21ee4:	cmp	r3, #17
   21ee8:	beq	21f1c <fputs@plt+0x10e08>
   21eec:	cmp	r3, #13
   21ef0:	beq	21f1c <fputs@plt+0x10e08>
   21ef4:	bgt	21f24 <fputs@plt+0x10e10>
   21ef8:	cmp	r3, #4
   21efc:	beq	21f1c <fputs@plt+0x10e08>
   21f00:	cmp	r3, #11
   21f04:	beq	21f1c <fputs@plt+0x10e08>
   21f08:	cmp	r3, #1
   21f0c:	moveq	r0, #3
   21f10:	bne	21f3c <fputs@plt+0x10e28>
   21f14:	str	r3, [r4, #20]
   21f18:	pop	{r4, r5, r6, pc}
   21f1c:	mov	r0, #5
   21f20:	pop	{r4, r5, r6, pc}
   21f24:	cmp	r3, #37	; 0x25
   21f28:	beq	21f1c <fputs@plt+0x10e08>
   21f2c:	cmp	r3, #110	; 0x6e
   21f30:	beq	21f1c <fputs@plt+0x10e08>
   21f34:	cmp	r3, #16
   21f38:	beq	21f1c <fputs@plt+0x10e08>
   21f3c:	ldr	r0, [pc, #8]	; 21f4c <fputs@plt+0x10e38>
   21f40:	b	21f14 <fputs@plt+0x10e00>
   21f44:	andeq	r8, r8, ip, lsl r4
   21f48:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   21f4c:	andeq	r0, r0, sl, lsl #30
   21f50:	cmp	r0, r2
   21f54:	push	{r4, r5, r6, lr}
   21f58:	mov	r4, r2
   21f5c:	mov	r5, r0
   21f60:	movlt	r2, r5
   21f64:	movge	r2, r4
   21f68:	mov	r0, r1
   21f6c:	mov	r1, r3
   21f70:	bl	10e44 <memcmp@plt>
   21f74:	cmp	r0, #0
   21f78:	subeq	r0, r5, r4
   21f7c:	pop	{r4, r5, r6, pc}
   21f80:	push	{r4, r5, r6, r7, r8, lr}
   21f84:	sub	sp, sp, #8
   21f88:	rev	r2, r2
   21f8c:	ldr	r4, [sp, #32]
   21f90:	rev	r1, r1
   21f94:	stm	r4, {r1, r2}
   21f98:	ldr	r2, [r0, #104]	; 0x68
   21f9c:	cmp	r2, #0
   21fa0:	beq	21fc0 <fputs@plt+0x10eac>
   21fa4:	mov	r3, #0
   21fa8:	str	r3, [r4, #8]
   21fac:	str	r3, [r4, #12]
   21fb0:	str	r3, [r4, #16]
   21fb4:	str	r3, [r4, #20]
   21fb8:	add	sp, sp, #8
   21fbc:	pop	{r4, r5, r6, r7, r8, pc}
   21fc0:	mov	r7, r3
   21fc4:	mov	r3, r0
   21fc8:	mov	r5, r0
   21fcc:	ldr	r0, [r3, #84]!	; 0x54
   21fd0:	add	r8, r5, #76	; 0x4c
   21fd4:	str	r8, [sp]
   21fd8:	ldr	r1, [r3, #4]
   21fdc:	add	ip, r4, #8
   21fe0:	mov	r3, r8
   21fe4:	stmia	ip!, {r0, r1}
   21fe8:	ldrb	r6, [r5, #65]	; 0x41
   21fec:	clz	r6, r6
   21ff0:	lsr	r6, r6, #5
   21ff4:	mov	r0, r6
   21ff8:	mov	r1, r4
   21ffc:	mov	r2, #8
   22000:	bl	18058 <fputs@plt+0x6f44>
   22004:	ldr	r2, [r5, #36]	; 0x24
   22008:	mov	r3, r8
   2200c:	mov	r0, r6
   22010:	str	r8, [sp]
   22014:	mov	r1, r7
   22018:	bl	18058 <fputs@plt+0x6f44>
   2201c:	ldr	r3, [r5, #76]	; 0x4c
   22020:	rev	r3, r3
   22024:	str	r3, [r4, #16]
   22028:	ldr	r3, [r5, #80]	; 0x50
   2202c:	rev	r3, r3
   22030:	str	r3, [r4, #20]
   22034:	add	sp, sp, #8
   22038:	pop	{r4, r5, r6, r7, r8, pc}
   2203c:	push	{r4, r5, r6, r7, r8, lr}
   22040:	sub	sp, sp, #32
   22044:	mov	r8, r1
   22048:	ldrd	r6, [sp, #56]	; 0x38
   2204c:	add	r4, sp, #8
   22050:	mov	r1, r2
   22054:	mov	r5, r0
   22058:	mov	r2, r3
   2205c:	ldr	r0, [r0]
   22060:	mov	r3, r8
   22064:	str	r4, [sp]
   22068:	bl	21f80 <fputs@plt+0x10e6c>
   2206c:	strd	r6, [sp]
   22070:	mov	r1, r4
   22074:	mov	r0, r5
   22078:	mov	r2, #24
   2207c:	bl	18110 <fputs@plt+0x6ffc>
   22080:	cmp	r0, #0
   22084:	bne	220a4 <fputs@plt+0x10f90>
   22088:	adds	r6, r6, #24
   2208c:	adc	r7, r7, #0
   22090:	ldr	r2, [r5, #20]
   22094:	mov	r1, r8
   22098:	strd	r6, [sp]
   2209c:	mov	r0, r5
   220a0:	bl	18110 <fputs@plt+0x6ffc>
   220a4:	add	sp, sp, #32
   220a8:	pop	{r4, r5, r6, r7, r8, pc}
   220ac:	push	{r4, r5, r6, r7, r8, lr}
   220b0:	vpush	{d8}
   220b4:	ldrh	r4, [r0, #8]
   220b8:	tst	r4, #4
   220bc:	bne	220d0 <fputs@plt+0x10fbc>
   220c0:	tst	r4, #8
   220c4:	bne	220d8 <fputs@plt+0x10fc4>
   220c8:	tst	r4, #2
   220cc:	bne	22150 <fputs@plt+0x1103c>
   220d0:	vpop	{d8}
   220d4:	pop	{r4, r5, r6, r7, r8, pc}
   220d8:	vldr	d8, [r0]
   220dc:	vldr	d7, [pc, #124]	; 22160 <fputs@plt+0x1104c>
   220e0:	mov	r5, r0
   220e4:	vcmpe.f64	d8, d7
   220e8:	vmrs	APSR_nzcv, fpscr
   220ec:	bls	220d0 <fputs@plt+0x10fbc>
   220f0:	vldr	d7, [pc, #112]	; 22168 <fputs@plt+0x11054>
   220f4:	vcmpe.f64	d8, d7
   220f8:	vmrs	APSR_nzcv, fpscr
   220fc:	bge	220d0 <fputs@plt+0x10fbc>
   22100:	vmov	r0, r1, d8
   22104:	bl	8ec30 <fputs@plt+0x7db1c>
   22108:	mov	r6, r0
   2210c:	mov	r7, r1
   22110:	bl	8eab0 <fputs@plt+0x7d99c>
   22114:	vmov	d7, r0, r1
   22118:	vcmp.f64	d8, d7
   2211c:	vmrs	APSR_nzcv, fpscr
   22120:	bne	220d0 <fputs@plt+0x10fbc>
   22124:	subs	r0, r6, #1
   22128:	sbc	r1, r7, #-2147483648	; 0x80000000
   2212c:	mvn	r3, #0
   22130:	cmp	r1, r3
   22134:	mvn	r2, #2
   22138:	cmpeq	r0, r2
   2213c:	andls	r4, r4, #15872	; 0x3e00
   22140:	orrls	r4, r4, #4
   22144:	strhls	r4, [r5, #8]
   22148:	strdls	r6, [r5]
   2214c:	b	220d0 <fputs@plt+0x10fbc>
   22150:	vpop	{d8}
   22154:	mov	r1, #1
   22158:	pop	{r4, r5, r6, r7, r8, lr}
   2215c:	b	185d4 <fputs@plt+0x74c0>
   22160:	andeq	r0, r0, r0
   22164:	mvngt	r0, #0
   22168:	andeq	r0, r0, r0
   2216c:	mvnmi	r0, #0
   22170:	ldr	r3, [r0, #68]	; 0x44
   22174:	bic	r3, r3, #-16777216	; 0xff000000
   22178:	bic	r3, r3, #255	; 0xff
   2217c:	cmp	r3, #0
   22180:	bxne	lr
   22184:	b	1d7c4 <fputs@plt+0xc6b0>
   22188:	mov	r0, #0
   2218c:	bx	lr
   22190:	mov	r0, #0
   22194:	bx	lr
   22198:	mov	r0, #0
   2219c:	bx	lr
   221a0:	bx	lr
   221a4:	add	r3, r0, #124	; 0x7c
   221a8:	add	r1, r0, #324	; 0x144
   221ac:	mov	ip, #0
   221b0:	b	221c4 <fputs@plt+0x110b0>
   221b4:	str	ip, [r3, #12]
   221b8:	add	r3, r3, #20
   221bc:	cmp	r3, r1
   221c0:	beq	22230 <fputs@plt+0x1111c>
   221c4:	ldr	r2, [r3, #12]
   221c8:	cmp	r2, #0
   221cc:	beq	221b8 <fputs@plt+0x110a4>
   221d0:	ldrb	r2, [r3, #6]
   221d4:	cmp	r2, #0
   221d8:	beq	221b4 <fputs@plt+0x110a0>
   221dc:	push	{r4, lr}
   221e0:	ldrb	r2, [r0, #19]
   221e4:	cmp	r2, #7
   221e8:	add	r4, r2, #1
   221ec:	strbls	r4, [r0, #19]
   221f0:	add	lr, r0, r2, lsl #2
   221f4:	ldrls	r2, [r3, #12]
   221f8:	strls	r2, [lr, #28]
   221fc:	strb	ip, [r3, #6]
   22200:	str	ip, [r3, #12]
   22204:	add	r3, r3, #20
   22208:	cmp	r3, r1
   2220c:	beq	2222c <fputs@plt+0x11118>
   22210:	ldr	r2, [r3, #12]
   22214:	cmp	r2, #0
   22218:	beq	22204 <fputs@plt+0x110f0>
   2221c:	ldrb	r2, [r3, #6]
   22220:	cmp	r2, #0
   22224:	beq	22200 <fputs@plt+0x110ec>
   22228:	b	221e0 <fputs@plt+0x110cc>
   2222c:	pop	{r4, pc}
   22230:	bx	lr
   22234:	push	{r4, r5, r6, lr}
   22238:	add	r2, r1, r2
   2223c:	add	r3, r0, #124	; 0x7c
   22240:	add	r4, r0, #324	; 0x144
   22244:	mov	r5, #0
   22248:	b	2225c <fputs@plt+0x11148>
   2224c:	str	r5, [r3, #12]
   22250:	add	r3, r3, #20
   22254:	cmp	r3, r4
   22258:	beq	222ac <fputs@plt+0x11198>
   2225c:	ldr	ip, [r3, #12]
   22260:	cmp	r1, ip
   22264:	movle	lr, #1
   22268:	movgt	lr, #0
   2226c:	cmp	r2, ip
   22270:	movle	lr, #0
   22274:	cmp	lr, #0
   22278:	beq	22250 <fputs@plt+0x1113c>
   2227c:	ldrb	ip, [r3, #6]
   22280:	cmp	ip, #0
   22284:	beq	2224c <fputs@plt+0x11138>
   22288:	ldrb	ip, [r0, #19]
   2228c:	cmp	ip, #7
   22290:	add	r6, ip, #1
   22294:	strbls	r6, [r0, #19]
   22298:	add	lr, r0, ip, lsl #2
   2229c:	ldrls	ip, [r3, #12]
   222a0:	strls	ip, [lr, #28]
   222a4:	strb	r5, [r3, #6]
   222a8:	b	2224c <fputs@plt+0x11138>
   222ac:	pop	{r4, r5, r6, pc}
   222b0:	tst	r1, #1
   222b4:	push	{r4, lr}
   222b8:	moveq	r4, #48	; 0x30
   222bc:	beq	222d0 <fputs@plt+0x111bc>
   222c0:	ldr	r3, [r0, #12]
   222c4:	cmp	r3, #0
   222c8:	movne	r4, #28
   222cc:	beq	22304 <fputs@plt+0x111f0>
   222d0:	ldr	r3, [r0, #4]
   222d4:	tst	r3, #1024	; 0x400
   222d8:	bne	222f8 <fputs@plt+0x111e4>
   222dc:	ldr	r0, [r0, #8]
   222e0:	cmp	r0, #0
   222e4:	beq	222f8 <fputs@plt+0x111e4>
   222e8:	bl	10f58 <strlen@plt>
   222ec:	bic	r0, r0, #-1073741824	; 0xc0000000
   222f0:	add	r0, r0, #1
   222f4:	add	r4, r4, r0
   222f8:	add	r0, r4, #7
   222fc:	bic	r0, r0, #7
   22300:	pop	{r4, pc}
   22304:	ldr	r4, [r0, #20]
   22308:	cmp	r4, #0
   2230c:	moveq	r4, #12
   22310:	movne	r4, #28
   22314:	b	222d0 <fputs@plt+0x111bc>
   22318:	push	{r4, r5, r6, r7, r8, lr}
   2231c:	subs	r4, r0, #0
   22320:	beq	22378 <fputs@plt+0x11264>
   22324:	mov	r7, r1
   22328:	and	r8, r1, #1
   2232c:	mov	r6, #0
   22330:	b	22350 <fputs@plt+0x1123c>
   22334:	ldr	r0, [r4, #12]
   22338:	bl	22318 <fputs@plt+0x11204>
   2233c:	ldr	r4, [r4, #16]
   22340:	cmp	r4, #0
   22344:	add	r0, r5, r0
   22348:	add	r6, r6, r0
   2234c:	beq	22370 <fputs@plt+0x1125c>
   22350:	mov	r1, r7
   22354:	mov	r0, r4
   22358:	bl	222b0 <fputs@plt+0x1119c>
   2235c:	cmp	r8, #0
   22360:	mov	r1, r7
   22364:	mov	r5, r0
   22368:	bne	22334 <fputs@plt+0x11220>
   2236c:	add	r6, r6, r0
   22370:	mov	r0, r6
   22374:	pop	{r4, r5, r6, r7, r8, pc}
   22378:	mov	r6, r4
   2237c:	b	22370 <fputs@plt+0x1125c>
   22380:	ldrh	r3, [r0, #8]
   22384:	push	{r4, r5, r6, lr}
   22388:	mov	r5, r0
   2238c:	tst	r3, #8192	; 0x2000
   22390:	bne	223c8 <fputs@plt+0x112b4>
   22394:	tst	r3, #1024	; 0x400
   22398:	bne	223dc <fputs@plt+0x112c8>
   2239c:	tst	r3, #32
   223a0:	bne	223ec <fputs@plt+0x112d8>
   223a4:	tst	r3, #64	; 0x40
   223a8:	ldrne	r3, [r5]
   223ac:	ldrne	r2, [r3]
   223b0:	ldrne	r1, [r2, #180]	; 0xb4
   223b4:	strne	r1, [r3, #4]
   223b8:	strne	r3, [r2, #180]	; 0xb4
   223bc:	mov	r3, #1
   223c0:	strh	r3, [r5, #8]
   223c4:	pop	{r4, r5, r6, pc}
   223c8:	ldr	r1, [r0]
   223cc:	bl	1d6e4 <fputs@plt+0xc5d0>
   223d0:	ldrh	r3, [r5, #8]
   223d4:	tst	r3, #1024	; 0x400
   223d8:	beq	2239c <fputs@plt+0x11288>
   223dc:	ldr	r3, [r5, #36]	; 0x24
   223e0:	ldr	r0, [r5, #16]
   223e4:	blx	r3
   223e8:	b	223bc <fputs@plt+0x112a8>
   223ec:	ldr	r6, [r5]
   223f0:	ldr	r1, [r6]
   223f4:	cmp	r1, #0
   223f8:	beq	22410 <fputs@plt+0x112fc>
   223fc:	ldr	r4, [r1]
   22400:	ldr	r0, [r6, #4]
   22404:	bl	1d100 <fputs@plt+0xbfec>
   22408:	subs	r1, r4, #0
   2240c:	bne	223fc <fputs@plt+0x112e8>
   22410:	mov	r3, #0
   22414:	mov	r2, #1
   22418:	str	r3, [r6]
   2241c:	strh	r3, [r6, #24]
   22420:	str	r3, [r6, #8]
   22424:	str	r3, [r6, #12]
   22428:	str	r3, [r6, #20]
   2242c:	strh	r2, [r6, #26]
   22430:	b	223bc <fputs@plt+0x112a8>
   22434:	ldrh	r2, [r0, #8]
   22438:	ldr	r3, [pc, #68]	; 22484 <fputs@plt+0x11370>
   2243c:	push	{r4, lr}
   22440:	and	r3, r3, r2
   22444:	cmp	r3, #0
   22448:	mov	r4, r0
   2244c:	bne	2247c <fputs@plt+0x11368>
   22450:	ldr	r3, [r4, #24]
   22454:	cmp	r3, #0
   22458:	beq	22470 <fputs@plt+0x1135c>
   2245c:	ldr	r1, [r4, #20]
   22460:	ldr	r0, [r4, #32]
   22464:	bl	1d100 <fputs@plt+0xbfec>
   22468:	mov	r3, #0
   2246c:	str	r3, [r4, #24]
   22470:	mov	r3, #0
   22474:	str	r3, [r4, #16]
   22478:	pop	{r4, pc}
   2247c:	bl	22380 <fputs@plt+0x1126c>
   22480:	b	22450 <fputs@plt+0x1133c>
   22484:	andeq	r2, r0, r0, ror #8
   22488:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2248c:	add	r1, r1, r1, lsl #2
   22490:	ldr	r7, [r0, #32]
   22494:	mov	r4, r0
   22498:	add	r5, r0, r1, lsl #3
   2249c:	ldr	r3, [r7, #456]	; 0x1c8
   224a0:	cmp	r3, #0
   224a4:	bne	224b8 <fputs@plt+0x113a4>
   224a8:	b	224e0 <fputs@plt+0x113cc>
   224ac:	add	r4, r4, #40	; 0x28
   224b0:	cmp	r5, r4
   224b4:	bls	224dc <fputs@plt+0x113c8>
   224b8:	ldr	r3, [r4, #24]
   224bc:	cmp	r3, #0
   224c0:	beq	224ac <fputs@plt+0x11398>
   224c4:	ldr	r1, [r4, #20]
   224c8:	mov	r0, r7
   224cc:	add	r4, r4, #40	; 0x28
   224d0:	bl	1d100 <fputs@plt+0xbfec>
   224d4:	cmp	r5, r4
   224d8:	bhi	224b8 <fputs@plt+0x113a4>
   224dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   224e0:	ldr	r8, [pc, #92]	; 22544 <fputs@plt+0x11430>
   224e4:	mov	r9, #128	; 0x80
   224e8:	b	22508 <fputs@plt+0x113f4>
   224ec:	ldr	r3, [r4, #24]
   224f0:	cmp	r3, #0
   224f4:	bne	22530 <fputs@plt+0x1141c>
   224f8:	strh	r9, [r4, #8]
   224fc:	add	r4, r4, #40	; 0x28
   22500:	cmp	r5, r4
   22504:	bls	2252c <fputs@plt+0x11418>
   22508:	ldrh	r3, [r4, #8]
   2250c:	ands	r6, r3, r8
   22510:	beq	224ec <fputs@plt+0x113d8>
   22514:	mov	r0, r4
   22518:	bl	22434 <fputs@plt+0x11320>
   2251c:	add	r4, r4, #40	; 0x28
   22520:	strh	r9, [r4, #-32]	; 0xffffffe0
   22524:	cmp	r5, r4
   22528:	bhi	22508 <fputs@plt+0x113f4>
   2252c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22530:	ldr	r1, [r4, #20]
   22534:	mov	r0, r7
   22538:	bl	1d100 <fputs@plt+0xbfec>
   2253c:	str	r6, [r4, #24]
   22540:	b	224f8 <fputs@plt+0x113e4>
   22544:	andeq	r2, r0, r0, ror #8
   22548:	push	{r4, lr}
   2254c:	subs	r4, r0, #0
   22550:	popeq	{r4, pc}
   22554:	ldrh	r2, [r4, #8]
   22558:	ldr	r3, [pc, #44]	; 2258c <fputs@plt+0x11478>
   2255c:	and	r3, r3, r2
   22560:	cmp	r3, #0
   22564:	bne	22574 <fputs@plt+0x11460>
   22568:	ldr	r3, [r4, #24]
   2256c:	cmp	r3, #0
   22570:	beq	2257c <fputs@plt+0x11468>
   22574:	mov	r0, r4
   22578:	bl	22434 <fputs@plt+0x11320>
   2257c:	mov	r1, r4
   22580:	ldr	r0, [r4, #32]
   22584:	pop	{r4, lr}
   22588:	b	1d100 <fputs@plt+0xbfec>
   2258c:	andeq	r2, r0, r0, ror #8
   22590:	cmp	r2, #0
   22594:	bxeq	lr
   22598:	add	r1, r1, #20
   2259c:	push	{r4, lr}
   225a0:	mov	r4, r0
   225a4:	sub	sp, sp, #8
   225a8:	cmp	r1, #19
   225ac:	addls	pc, pc, r1, lsl #2
   225b0:	b	22610 <fputs@plt+0x114fc>
   225b4:	b	22658 <fputs@plt+0x11544>
   225b8:	b	22610 <fputs@plt+0x114fc>
   225bc:	b	22610 <fputs@plt+0x114fc>
   225c0:	b	22610 <fputs@plt+0x114fc>
   225c4:	b	22610 <fputs@plt+0x114fc>
   225c8:	b	22644 <fputs@plt+0x11530>
   225cc:	b	22610 <fputs@plt+0x114fc>
   225d0:	b	22644 <fputs@plt+0x11530>
   225d4:	b	22644 <fputs@plt+0x11530>
   225d8:	b	22604 <fputs@plt+0x114f0>
   225dc:	b	22674 <fputs@plt+0x11560>
   225e0:	b	22610 <fputs@plt+0x114fc>
   225e4:	b	22618 <fputs@plt+0x11504>
   225e8:	b	22610 <fputs@plt+0x114fc>
   225ec:	b	22690 <fputs@plt+0x1157c>
   225f0:	b	226c0 <fputs@plt+0x115ac>
   225f4:	b	22610 <fputs@plt+0x114fc>
   225f8:	b	22610 <fputs@plt+0x114fc>
   225fc:	b	22610 <fputs@plt+0x114fc>
   22600:	b	22644 <fputs@plt+0x11530>
   22604:	ldr	r3, [r0, #456]	; 0x1c8
   22608:	cmp	r3, #0
   2260c:	beq	226b0 <fputs@plt+0x1159c>
   22610:	add	sp, sp, #8
   22614:	pop	{r4, pc}
   22618:	ldr	r3, [r0, #456]	; 0x1c8
   2261c:	cmp	r3, #0
   22620:	beq	226d0 <fputs@plt+0x115bc>
   22624:	ldr	r3, [r2, #24]
   22628:	cmp	r3, #0
   2262c:	beq	22644 <fputs@plt+0x11530>
   22630:	ldr	r1, [r2, #20]
   22634:	mov	r0, r4
   22638:	str	r2, [sp, #4]
   2263c:	bl	1d100 <fputs@plt+0xbfec>
   22640:	ldr	r2, [sp, #4]
   22644:	mov	r1, r2
   22648:	mov	r0, r4
   2264c:	add	sp, sp, #8
   22650:	pop	{r4, lr}
   22654:	b	1d100 <fputs@plt+0xbfec>
   22658:	ldr	r1, [r2, #4]
   2265c:	cmp	r1, #0
   22660:	beq	22644 <fputs@plt+0x11530>
   22664:	ldrh	r3, [r1, #2]
   22668:	tst	r3, #16
   2266c:	beq	22644 <fputs@plt+0x11530>
   22670:	b	22634 <fputs@plt+0x11520>
   22674:	ldr	r3, [r0, #456]	; 0x1c8
   22678:	cmp	r3, #0
   2267c:	bne	22610 <fputs@plt+0x114fc>
   22680:	mov	r0, r2
   22684:	add	sp, sp, #8
   22688:	pop	{r4, lr}
   2268c:	b	1d400 <fputs@plt+0xc2ec>
   22690:	ldr	r3, [r0, #456]	; 0x1c8
   22694:	cmp	r3, #0
   22698:	bne	22610 <fputs@plt+0x114fc>
   2269c:	ldr	r3, [r2]
   226a0:	sub	r3, r3, #1
   226a4:	cmp	r3, #0
   226a8:	str	r3, [r2]
   226ac:	bne	22610 <fputs@plt+0x114fc>
   226b0:	mov	r0, r2
   226b4:	add	sp, sp, #8
   226b8:	pop	{r4, lr}
   226bc:	b	1cd68 <fputs@plt+0xbc54>
   226c0:	ldrh	r3, [r2, #2]
   226c4:	tst	r3, #16
   226c8:	beq	22610 <fputs@plt+0x114fc>
   226cc:	b	22644 <fputs@plt+0x11530>
   226d0:	mov	r0, r2
   226d4:	add	sp, sp, #8
   226d8:	pop	{r4, lr}
   226dc:	b	22548 <fputs@plt+0x11434>
   226e0:	push	{r4, r5, r6, r7, r8, lr}
   226e4:	subs	r7, r1, #0
   226e8:	mov	r6, r0
   226ec:	beq	22738 <fputs@plt+0x11624>
   226f0:	add	r2, r2, r2, lsl #2
   226f4:	add	r5, r7, r2, lsl #2
   226f8:	cmp	r7, r5
   226fc:	bcs	22738 <fputs@plt+0x11624>
   22700:	mov	r4, r7
   22704:	b	22714 <fputs@plt+0x11600>
   22708:	add	r4, r4, #20
   2270c:	cmp	r4, r5
   22710:	bcs	22738 <fputs@plt+0x11624>
   22714:	ldrsb	r1, [r4, #1]
   22718:	cmp	r1, #0
   2271c:	beq	22708 <fputs@plt+0x115f4>
   22720:	ldr	r2, [r4, #16]
   22724:	mov	r0, r6
   22728:	add	r4, r4, #20
   2272c:	bl	22590 <fputs@plt+0x1147c>
   22730:	cmp	r4, r5
   22734:	bcc	22714 <fputs@plt+0x11600>
   22738:	mov	r1, r7
   2273c:	mov	r0, r6
   22740:	pop	{r4, r5, r6, r7, r8, lr}
   22744:	b	1d100 <fputs@plt+0xbfec>
   22748:	push	{r4, r5, r6, r7, r8, lr}
   2274c:	mov	r7, r1
   22750:	ldrsh	r1, [r1, #68]	; 0x44
   22754:	mov	r5, r0
   22758:	ldr	r0, [r7, #60]	; 0x3c
   2275c:	cmp	r0, #0
   22760:	cmpne	r1, #0
   22764:	bne	22824 <fputs@plt+0x11710>
   22768:	ldrh	r1, [r7, #84]	; 0x54
   2276c:	ldr	r0, [r7, #16]
   22770:	cmp	r0, #0
   22774:	cmpne	r1, #0
   22778:	lsl	r1, r1, #1
   2277c:	bne	2282c <fputs@plt+0x11718>
   22780:	ldr	r4, [r7, #192]	; 0xc0
   22784:	cmp	r4, #0
   22788:	beq	227b0 <fputs@plt+0x1169c>
   2278c:	ldm	r4, {r1, r2}
   22790:	ldr	r6, [r4, #24]
   22794:	mov	r0, r5
   22798:	bl	226e0 <fputs@plt+0x115cc>
   2279c:	mov	r1, r4
   227a0:	mov	r0, r5
   227a4:	bl	1d100 <fputs@plt+0xbfec>
   227a8:	subs	r4, r6, #0
   227ac:	bne	2278c <fputs@plt+0x11678>
   227b0:	ldrsh	r4, [r7, #70]	; 0x46
   227b4:	subs	r4, r4, #1
   227b8:	lslpl	r6, r4, #2
   227bc:	bmi	227e0 <fputs@plt+0x116cc>
   227c0:	ldr	r3, [r7, #64]	; 0x40
   227c4:	sub	r4, r4, #1
   227c8:	mov	r0, r5
   227cc:	ldr	r1, [r3, r6]
   227d0:	bl	1d100 <fputs@plt+0xbfec>
   227d4:	cmn	r4, #1
   227d8:	sub	r6, r6, #4
   227dc:	bne	227c0 <fputs@plt+0x116ac>
   227e0:	ldr	r1, [r7, #64]	; 0x40
   227e4:	mov	r0, r5
   227e8:	bl	1d100 <fputs@plt+0xbfec>
   227ec:	ldr	r2, [r7, #32]
   227f0:	ldr	r1, [r7, #4]
   227f4:	mov	r0, r5
   227f8:	bl	226e0 <fputs@plt+0x115cc>
   227fc:	ldr	r1, [r7, #16]
   22800:	mov	r0, r5
   22804:	bl	1d100 <fputs@plt+0xbfec>
   22808:	ldr	r1, [r7, #168]	; 0xa8
   2280c:	mov	r0, r5
   22810:	bl	1d100 <fputs@plt+0xbfec>
   22814:	ldr	r1, [r7, #172]	; 0xac
   22818:	mov	r0, r5
   2281c:	pop	{r4, r5, r6, r7, r8, lr}
   22820:	b	1d100 <fputs@plt+0xbfec>
   22824:	bl	22488 <fputs@plt+0x11374>
   22828:	b	22768 <fputs@plt+0x11654>
   2282c:	bl	22488 <fputs@plt+0x11374>
   22830:	b	22780 <fputs@plt+0x1166c>
   22834:	push	{r4, r5, r6, lr}
   22838:	subs	r4, r0, #0
   2283c:	popeq	{r4, r5, r6, pc}
   22840:	ldr	r5, [r4]
   22844:	mov	r1, r4
   22848:	mov	r0, r5
   2284c:	bl	22748 <fputs@plt+0x11634>
   22850:	ldr	r3, [r4, #48]	; 0x30
   22854:	ldr	r2, [r4, #52]	; 0x34
   22858:	cmp	r3, #0
   2285c:	strne	r2, [r3, #52]	; 0x34
   22860:	ldrne	r2, [r4, #52]	; 0x34
   22864:	streq	r2, [r5, #4]
   22868:	cmp	r2, #0
   2286c:	strne	r3, [r2, #48]	; 0x30
   22870:	ldr	r2, [pc, #24]	; 22890 <fputs@plt+0x1177c>
   22874:	mov	r3, #0
   22878:	mov	r0, r5
   2287c:	str	r2, [r4, #40]	; 0x28
   22880:	str	r3, [r4]
   22884:	mov	r1, r4
   22888:	pop	{r4, r5, r6, lr}
   2288c:	b	1d100 <fputs@plt+0xbfec>
   22890:	strlt	ip, [r6], -r8, asr #7
   22894:	push	{r4, r5, r6, r7, r8, lr}
   22898:	ldrb	r5, [r0, #69]	; 0x45
   2289c:	cmp	r5, #0
   228a0:	beq	228ac <fputs@plt+0x11798>
   228a4:	mov	r0, #0
   228a8:	pop	{r4, r5, r6, r7, r8, pc}
   228ac:	add	r2, r2, r2, lsl #2
   228b0:	ldr	r7, [r1]
   228b4:	lsl	r4, r2, #2
   228b8:	add	r6, r7, r4
   228bc:	ldr	r2, [r6, #16]
   228c0:	ldrsb	r1, [r6, #1]
   228c4:	bl	22590 <fputs@plt+0x1147c>
   228c8:	mvn	r3, #95	; 0x5f
   228cc:	strb	r5, [r6, #1]
   228d0:	str	r5, [r6, #16]
   228d4:	mov	r0, #1
   228d8:	strb	r3, [r7, r4]
   228dc:	pop	{r4, r5, r6, r7, r8, pc}
   228e0:	ldr	r2, [r0, #24]
   228e4:	ldr	r3, [r0, #32]
   228e8:	ldr	ip, [r2, #96]	; 0x60
   228ec:	sub	r2, r3, #1
   228f0:	cmp	r2, ip
   228f4:	ble	22910 <fputs@plt+0x117fc>
   228f8:	add	r3, r3, r3, lsl #2
   228fc:	ldr	ip, [r0, #4]
   22900:	add	r3, ip, r3, lsl #2
   22904:	ldrb	r3, [r3, #-20]	; 0xffffffec
   22908:	cmp	r3, r1
   2290c:	beq	22918 <fputs@plt+0x11804>
   22910:	mov	r0, #0
   22914:	bx	lr
   22918:	add	r1, r0, #4
   2291c:	ldr	r0, [r0]
   22920:	b	22894 <fputs@plt+0x11780>
   22924:	ldrh	r2, [r0, #8]
   22928:	ldr	r3, [pc, #80]	; 22980 <fputs@plt+0x1186c>
   2292c:	push	{r4, r5, r6, lr}
   22930:	and	r3, r3, r2
   22934:	cmp	r3, #0
   22938:	mov	r4, r0
   2293c:	mov	r5, r1
   22940:	bne	22950 <fputs@plt+0x1183c>
   22944:	ldr	r3, [r0, #24]
   22948:	cmp	r3, #0
   2294c:	beq	22958 <fputs@plt+0x11844>
   22950:	mov	r0, r4
   22954:	bl	22434 <fputs@plt+0x11320>
   22958:	bic	r5, r5, r5, asr #31
   2295c:	ldr	r1, [pc, #32]	; 22984 <fputs@plt+0x11870>
   22960:	mov	r3, #0
   22964:	mov	r2, #1
   22968:	str	r5, [r4]
   2296c:	strh	r1, [r4, #8]
   22970:	str	r3, [r4, #12]
   22974:	str	r3, [r4, #16]
   22978:	strb	r2, [r4, #10]
   2297c:	pop	{r4, r5, r6, pc}
   22980:	andeq	r2, r0, r0, ror #8
   22984:	andeq	r4, r0, r0, lsl r0
   22988:	ldrh	r2, [r0, #8]
   2298c:	ldr	r3, [pc, #136]	; 22a1c <fputs@plt+0x11908>
   22990:	push	{r4, r5, r6, lr}
   22994:	and	r3, r3, r2
   22998:	cmp	r3, #0
   2299c:	mov	r4, r0
   229a0:	mov	r5, r1
   229a4:	bne	229b4 <fputs@plt+0x118a0>
   229a8:	ldr	r3, [r0, #24]
   229ac:	cmp	r3, #0
   229b0:	beq	229bc <fputs@plt+0x118a8>
   229b4:	mov	r0, r4
   229b8:	bl	22434 <fputs@plt+0x11320>
   229bc:	mov	r0, r4
   229c0:	mov	r3, r5
   229c4:	add	r2, r5, #32
   229c8:	ldr	r4, [r3]
   229cc:	ldr	lr, [r3, #4]
   229d0:	ldr	ip, [r3, #8]
   229d4:	ldr	r1, [r3, #12]
   229d8:	add	r3, r3, #16
   229dc:	cmp	r3, r2
   229e0:	str	r4, [r0]
   229e4:	str	lr, [r0, #4]
   229e8:	str	ip, [r0, #8]
   229ec:	str	r1, [r0, #12]
   229f0:	add	r0, r0, #16
   229f4:	bne	229c8 <fputs@plt+0x118b4>
   229f8:	ldr	ip, [r3]
   229fc:	ldr	r1, [r3, #4]
   22a00:	mov	r2, #1
   22a04:	mov	r3, #0
   22a08:	str	ip, [r0]
   22a0c:	str	r1, [r0, #4]
   22a10:	strh	r2, [r5, #8]
   22a14:	str	r3, [r5, #24]
   22a18:	pop	{r4, r5, r6, pc}
   22a1c:	andeq	r2, r0, r0, ror #8
   22a20:	push	{r4, r5, r6, lr}
   22a24:	mov	r5, r0
   22a28:	ldr	r0, [r0, #240]	; 0xf0
   22a2c:	mov	r4, r1
   22a30:	cmp	r0, #0
   22a34:	beq	22a54 <fputs@plt+0x11940>
   22a38:	ldrh	r2, [r0, #8]
   22a3c:	ldr	r3, [pc, #60]	; 22a80 <fputs@plt+0x1196c>
   22a40:	and	r3, r3, r2
   22a44:	cmp	r3, #0
   22a48:	moveq	r3, #1
   22a4c:	strheq	r3, [r0, #8]
   22a50:	bne	22a78 <fputs@plt+0x11964>
   22a54:	ldr	r3, [pc, #40]	; 22a84 <fputs@plt+0x11970>
   22a58:	cmp	r4, r3
   22a5c:	popeq	{r4, r5, r6, pc}
   22a60:	and	r4, r4, #251	; 0xfb
   22a64:	cmp	r4, #10
   22a68:	popne	{r4, r5, r6, pc}
   22a6c:	mov	r0, r5
   22a70:	pop	{r4, r5, r6, lr}
   22a74:	b	1d7e8 <fputs@plt+0xc6d4>
   22a78:	bl	22380 <fputs@plt+0x1126c>
   22a7c:	b	22a54 <fputs@plt+0x11940>
   22a80:	andeq	r2, r0, r0, ror #8
   22a84:	andeq	r0, r0, sl, lsl #24
   22a88:	push	{r4, lr}
   22a8c:	ldrb	r3, [r0, #69]	; 0x45
   22a90:	cmp	r3, #0
   22a94:	beq	22ab4 <fputs@plt+0x119a0>
   22a98:	ldr	r3, [r0, #164]	; 0xa4
   22a9c:	cmp	r3, #0
   22aa0:	strbeq	r3, [r0, #69]	; 0x45
   22aa4:	ldreq	r2, [r0, #256]	; 0x100
   22aa8:	streq	r3, [r0, #248]	; 0xf8
   22aac:	subeq	r2, r2, #1
   22ab0:	streq	r2, [r0, #256]	; 0x100
   22ab4:	mov	r4, #7
   22ab8:	str	r4, [r0, #52]	; 0x34
   22abc:	mov	r1, r4
   22ac0:	bl	22a20 <fputs@plt+0x1190c>
   22ac4:	mov	r0, r4
   22ac8:	pop	{r4, pc}
   22acc:	push	{r4, lr}
   22ad0:	subs	r4, r0, #0
   22ad4:	popeq	{r4, pc}
   22ad8:	ldr	r0, [r4]
   22adc:	ldr	r2, [r4, #80]	; 0x50
   22ae0:	ldr	r3, [pc, #56]	; 22b20 <fputs@plt+0x11a0c>
   22ae4:	ldrb	r1, [r0, #69]	; 0x45
   22ae8:	sub	r3, r2, r3
   22aec:	clz	r3, r3
   22af0:	lsr	r3, r3, #5
   22af4:	cmp	r1, #0
   22af8:	orrne	r3, r3, #1
   22afc:	cmp	r3, #0
   22b00:	bne	22b14 <fputs@plt+0x11a00>
   22b04:	ldr	r0, [r0, #56]	; 0x38
   22b08:	and	r0, r0, r2
   22b0c:	str	r0, [r4, #80]	; 0x50
   22b10:	pop	{r4, pc}
   22b14:	bl	22a88 <fputs@plt+0x11974>
   22b18:	str	r0, [r4, #80]	; 0x50
   22b1c:	pop	{r4, pc}
   22b20:	andeq	r0, r0, sl, lsl #24
   22b24:	cmp	r0, #0
   22b28:	beq	22b80 <fputs@plt+0x11a6c>
   22b2c:	ldr	r3, [r0, #20]
   22b30:	cmp	r3, #0
   22b34:	beq	22b54 <fputs@plt+0x11a40>
   22b38:	ldrh	r2, [r0, #84]	; 0x54
   22b3c:	cmp	r1, #0
   22b40:	cmpge	r2, r1
   22b44:	ble	22b54 <fputs@plt+0x11a40>
   22b48:	add	r1, r1, r1, lsl #2
   22b4c:	add	r0, r3, r1, lsl #3
   22b50:	bx	lr
   22b54:	ldr	r0, [r0]
   22b58:	cmp	r0, #0
   22b5c:	beq	22b90 <fputs@plt+0x11a7c>
   22b60:	mov	r1, #25
   22b64:	push	{r4, lr}
   22b68:	str	r1, [r0, #52]	; 0x34
   22b6c:	bl	22a20 <fputs@plt+0x1190c>
   22b70:	ldr	r0, [pc, #40]	; 22ba0 <fputs@plt+0x11a8c>
   22b74:	add	r0, pc, r0
   22b78:	add	r0, r0, #2416	; 0x970
   22b7c:	pop	{r4, pc}
   22b80:	ldr	r0, [pc, #28]	; 22ba4 <fputs@plt+0x11a90>
   22b84:	add	r0, pc, r0
   22b88:	add	r0, r0, #2416	; 0x970
   22b8c:	bx	lr
   22b90:	ldr	r0, [pc, #16]	; 22ba8 <fputs@plt+0x11a94>
   22b94:	add	r0, pc, r0
   22b98:	add	r0, r0, #2416	; 0x970
   22b9c:	bx	lr
   22ba0:	andeq	lr, r6, ip, asr #32
   22ba4:	andeq	lr, r6, ip, lsr r0
   22ba8:	andeq	lr, r6, ip, lsr #32
   22bac:	ldrh	r2, [r0, #8]
   22bb0:	ldr	r3, [pc, #96]	; 22c18 <fputs@plt+0x11b04>
   22bb4:	push	{r4, lr}
   22bb8:	vpush	{d8}
   22bbc:	and	r3, r3, r2
   22bc0:	cmp	r3, #0
   22bc4:	moveq	r3, #1
   22bc8:	sub	sp, sp, #16
   22bcc:	mov	r4, r0
   22bd0:	vmov.f64	d8, d0
   22bd4:	strheq	r3, [r0, #8]
   22bd8:	bne	22c10 <fputs@plt+0x11afc>
   22bdc:	vstr	d8, [sp]
   22be0:	ldrd	r2, [sp]
   22be4:	strd	r2, [sp, #8]
   22be8:	vldr	d6, [sp]
   22bec:	vldr	d7, [sp, #8]
   22bf0:	vcmp.f64	d6, d7
   22bf4:	vmrs	APSR_nzcv, fpscr
   22bf8:	moveq	r3, #8
   22bfc:	vstreq	d8, [r4]
   22c00:	strheq	r3, [r4, #8]
   22c04:	add	sp, sp, #16
   22c08:	vpop	{d8}
   22c0c:	pop	{r4, pc}
   22c10:	bl	22380 <fputs@plt+0x1126c>
   22c14:	b	22bdc <fputs@plt+0x11ac8>
   22c18:	andeq	r2, r0, r0, ror #8
   22c1c:	ldrh	ip, [r0, #8]
   22c20:	ldr	r1, [pc, #48]	; 22c58 <fputs@plt+0x11b44>
   22c24:	push	{r4, r6, r7, lr}
   22c28:	and	r1, r1, ip
   22c2c:	cmp	r1, #0
   22c30:	mov	r4, r0
   22c34:	mov	r6, r2
   22c38:	mov	r7, r3
   22c3c:	bne	22c50 <fputs@plt+0x11b3c>
   22c40:	mov	r3, #4
   22c44:	strd	r6, [r4]
   22c48:	strh	r3, [r4, #8]
   22c4c:	pop	{r4, r6, r7, pc}
   22c50:	bl	22380 <fputs@plt+0x1126c>
   22c54:	b	22c40 <fputs@plt+0x11b2c>
   22c58:	andeq	r2, r0, r0, ror #8
   22c5c:	ldrh	r2, [r0, #8]
   22c60:	ldr	r3, [pc, #40]	; 22c90 <fputs@plt+0x11b7c>
   22c64:	push	{r4, lr}
   22c68:	and	r3, r3, r2
   22c6c:	cmp	r3, #0
   22c70:	mov	r4, r0
   22c74:	bne	22c88 <fputs@plt+0x11b74>
   22c78:	mov	r3, #4
   22c7c:	strh	r3, [r4, #8]
   22c80:	mov	r0, r4
   22c84:	pop	{r4, pc}
   22c88:	bl	22380 <fputs@plt+0x1126c>
   22c8c:	b	22c78 <fputs@plt+0x11b64>
   22c90:	andeq	r2, r0, r0, ror #8
   22c94:	push	{r4, r5, r6, lr}
   22c98:	mov	r5, r1
   22c9c:	mov	r6, r2
   22ca0:	mov	r4, r0
   22ca4:	bl	22380 <fputs@plt+0x1126c>
   22ca8:	mov	r2, r6
   22cac:	mov	r1, r5
   22cb0:	mov	r0, r4
   22cb4:	pop	{r4, r5, r6, lr}
   22cb8:	b	22cbc <fputs@plt+0x11ba8>
   22cbc:	push	{r4, r5, lr}
   22cc0:	ldrh	r4, [r0, #8]
   22cc4:	ldr	lr, [pc, #96]	; 22d2c <fputs@plt+0x11c18>
   22cc8:	and	lr, lr, r4
   22ccc:	cmp	lr, #0
   22cd0:	bne	22d24 <fputs@plt+0x11c10>
   22cd4:	mov	r3, r0
   22cd8:	ldr	lr, [r1, #4]
   22cdc:	ldr	r0, [r1, #8]
   22ce0:	mov	ip, r1
   22ce4:	mov	r5, r2
   22ce8:	ldr	r2, [r1]
   22cec:	ldr	r1, [r1, #12]
   22cf0:	str	r2, [r3]
   22cf4:	str	lr, [r3, #4]
   22cf8:	str	r0, [r3, #8]
   22cfc:	str	r1, [r3, #12]
   22d00:	ldr	r2, [ip, #16]
   22d04:	str	r2, [r3, #16]
   22d08:	ldrh	r2, [ip, #8]
   22d0c:	tst	r2, #2048	; 0x800
   22d10:	ldrheq	r2, [r3, #8]
   22d14:	biceq	r2, r2, #7168	; 0x1c00
   22d18:	orreq	r2, r2, r5
   22d1c:	strheq	r2, [r3, #8]
   22d20:	pop	{r4, r5, pc}
   22d24:	pop	{r4, r5, lr}
   22d28:	b	22c94 <fputs@plt+0x11b80>
   22d2c:	andeq	r2, r0, r0, ror #8
   22d30:	push	{r4, r5, r6, lr}
   22d34:	mov	r5, r0
   22d38:	ldr	r3, [r0, #4]
   22d3c:	mov	r6, r1
   22d40:	blx	r3
   22d44:	subs	r4, r0, #0
   22d48:	bne	22d58 <fputs@plt+0x11c44>
   22d4c:	ldr	r3, [r6, #4]
   22d50:	tst	r3, #16384	; 0x4000
   22d54:	beq	22d60 <fputs@plt+0x11c4c>
   22d58:	and	r0, r4, #2
   22d5c:	pop	{r4, r5, r6, pc}
   22d60:	ldr	r1, [r6, #12]
   22d64:	cmp	r1, #0
   22d68:	beq	22d84 <fputs@plt+0x11c70>
   22d6c:	mov	r0, r5
   22d70:	bl	22d30 <fputs@plt+0x11c1c>
   22d74:	cmp	r0, #0
   22d78:	beq	22d84 <fputs@plt+0x11c70>
   22d7c:	mov	r0, #2
   22d80:	pop	{r4, r5, r6, pc}
   22d84:	ldr	r1, [r6, #16]
   22d88:	cmp	r1, #0
   22d8c:	beq	22da0 <fputs@plt+0x11c8c>
   22d90:	mov	r0, r5
   22d94:	bl	22d30 <fputs@plt+0x11c1c>
   22d98:	cmp	r0, #0
   22d9c:	bne	22d7c <fputs@plt+0x11c68>
   22da0:	ldr	r3, [r6, #4]
   22da4:	tst	r3, #2048	; 0x800
   22da8:	beq	22dc4 <fputs@plt+0x11cb0>
   22dac:	ldr	r1, [r6, #20]
   22db0:	mov	r0, r5
   22db4:	bl	22e40 <fputs@plt+0x11d2c>
   22db8:	cmp	r0, #0
   22dbc:	bne	22d7c <fputs@plt+0x11c68>
   22dc0:	b	22d58 <fputs@plt+0x11c44>
   22dc4:	ldr	r1, [r6, #20]
   22dc8:	mov	r0, r5
   22dcc:	bl	22ddc <fputs@plt+0x11cc8>
   22dd0:	cmp	r0, #0
   22dd4:	bne	22d7c <fputs@plt+0x11c68>
   22dd8:	b	22d58 <fputs@plt+0x11c44>
   22ddc:	cmp	r1, #0
   22de0:	beq	22e38 <fputs@plt+0x11d24>
   22de4:	push	{r4, r5, r6, lr}
   22de8:	ldr	r5, [r1]
   22dec:	ldr	r4, [r1, #4]
   22df0:	cmp	r5, #0
   22df4:	ble	22e28 <fputs@plt+0x11d14>
   22df8:	mov	r6, r0
   22dfc:	add	r4, r4, #20
   22e00:	ldr	r3, [r4, #-20]	; 0xffffffec
   22e04:	mov	r0, r6
   22e08:	subs	r1, r3, #0
   22e0c:	add	r4, r4, #20
   22e10:	beq	22e20 <fputs@plt+0x11d0c>
   22e14:	bl	22d30 <fputs@plt+0x11c1c>
   22e18:	cmp	r0, #0
   22e1c:	bne	22e30 <fputs@plt+0x11d1c>
   22e20:	subs	r5, r5, #1
   22e24:	bne	22e00 <fputs@plt+0x11cec>
   22e28:	mov	r0, #0
   22e2c:	pop	{r4, r5, r6, pc}
   22e30:	mov	r0, #2
   22e34:	pop	{r4, r5, r6, pc}
   22e38:	mov	r0, #0
   22e3c:	bx	lr
   22e40:	push	{r4, r5, r6, r7, r8, lr}
   22e44:	subs	r7, r1, #0
   22e48:	beq	23004 <fputs@plt+0x11ef0>
   22e4c:	ldr	r3, [r0, #8]
   22e50:	mov	r6, r0
   22e54:	cmp	r3, #0
   22e58:	beq	22ff4 <fputs@plt+0x11ee0>
   22e5c:	ldr	r2, [r6, #16]
   22e60:	add	r2, r2, #1
   22e64:	str	r2, [r6, #16]
   22e68:	cmp	r3, #0
   22e6c:	beq	22e84 <fputs@plt+0x11d70>
   22e70:	mov	r1, r7
   22e74:	mov	r0, r6
   22e78:	blx	r3
   22e7c:	cmp	r0, #0
   22e80:	bne	22fdc <fputs@plt+0x11ec8>
   22e84:	ldr	r1, [r7]
   22e88:	mov	r0, r6
   22e8c:	bl	22ddc <fputs@plt+0x11cc8>
   22e90:	cmp	r0, #0
   22e94:	beq	22eb0 <fputs@plt+0x11d9c>
   22e98:	ldr	r3, [r6, #16]
   22e9c:	mov	r8, #2
   22ea0:	sub	r3, r3, #1
   22ea4:	str	r3, [r6, #16]
   22ea8:	mov	r0, r8
   22eac:	pop	{r4, r5, r6, r7, r8, pc}
   22eb0:	ldr	r1, [r7, #32]
   22eb4:	cmp	r1, #0
   22eb8:	beq	22ecc <fputs@plt+0x11db8>
   22ebc:	mov	r0, r6
   22ec0:	bl	22d30 <fputs@plt+0x11c1c>
   22ec4:	cmp	r0, #0
   22ec8:	bne	22e98 <fputs@plt+0x11d84>
   22ecc:	ldr	r1, [r7, #36]	; 0x24
   22ed0:	mov	r0, r6
   22ed4:	bl	22ddc <fputs@plt+0x11cc8>
   22ed8:	cmp	r0, #0
   22edc:	bne	22e98 <fputs@plt+0x11d84>
   22ee0:	ldr	r1, [r7, #40]	; 0x28
   22ee4:	cmp	r1, #0
   22ee8:	beq	22efc <fputs@plt+0x11de8>
   22eec:	mov	r0, r6
   22ef0:	bl	22d30 <fputs@plt+0x11c1c>
   22ef4:	cmp	r0, #0
   22ef8:	bne	22e98 <fputs@plt+0x11d84>
   22efc:	ldr	r1, [r7, #44]	; 0x2c
   22f00:	mov	r0, r6
   22f04:	bl	22ddc <fputs@plt+0x11cc8>
   22f08:	subs	r8, r0, #0
   22f0c:	bne	22e98 <fputs@plt+0x11d84>
   22f10:	ldr	r1, [r7, #56]	; 0x38
   22f14:	cmp	r1, #0
   22f18:	beq	22f2c <fputs@plt+0x11e18>
   22f1c:	mov	r0, r6
   22f20:	bl	22d30 <fputs@plt+0x11c1c>
   22f24:	cmp	r0, #0
   22f28:	bne	22e98 <fputs@plt+0x11d84>
   22f2c:	ldr	r1, [r7, #60]	; 0x3c
   22f30:	cmp	r1, #0
   22f34:	beq	22f48 <fputs@plt+0x11e34>
   22f38:	mov	r0, r6
   22f3c:	bl	22d30 <fputs@plt+0x11c1c>
   22f40:	cmp	r0, #0
   22f44:	bne	22e98 <fputs@plt+0x11d84>
   22f48:	ldr	r4, [r7, #28]
   22f4c:	cmp	r4, #0
   22f50:	beq	22fb0 <fputs@plt+0x11e9c>
   22f54:	ldr	r5, [r4], #8
   22f58:	cmp	r5, #0
   22f5c:	bgt	22f70 <fputs@plt+0x11e5c>
   22f60:	b	22fb0 <fputs@plt+0x11e9c>
   22f64:	subs	r5, r5, #1
   22f68:	add	r4, r4, #72	; 0x48
   22f6c:	beq	22fb0 <fputs@plt+0x11e9c>
   22f70:	ldr	r1, [r4, #20]
   22f74:	mov	r0, r6
   22f78:	bl	22e40 <fputs@plt+0x11d2c>
   22f7c:	cmp	r0, #0
   22f80:	bne	22e98 <fputs@plt+0x11d84>
   22f84:	ldrb	r3, [r4, #37]	; 0x25
   22f88:	tst	r3, #4
   22f8c:	beq	22f64 <fputs@plt+0x11e50>
   22f90:	ldr	r1, [r4, #64]	; 0x40
   22f94:	mov	r0, r6
   22f98:	bl	22ddc <fputs@plt+0x11cc8>
   22f9c:	cmp	r0, #0
   22fa0:	bne	22e98 <fputs@plt+0x11d84>
   22fa4:	subs	r5, r5, #1
   22fa8:	add	r4, r4, #72	; 0x48
   22fac:	bne	22f70 <fputs@plt+0x11e5c>
   22fb0:	ldr	r3, [r6, #12]
   22fb4:	cmp	r3, #0
   22fb8:	beq	22fc8 <fputs@plt+0x11eb4>
   22fbc:	mov	r1, r7
   22fc0:	mov	r0, r6
   22fc4:	blx	r3
   22fc8:	ldr	r7, [r7, #48]	; 0x30
   22fcc:	cmp	r7, #0
   22fd0:	beq	22fe0 <fputs@plt+0x11ecc>
   22fd4:	ldr	r3, [r6, #8]
   22fd8:	b	22e68 <fputs@plt+0x11d54>
   22fdc:	and	r8, r0, #2
   22fe0:	ldr	r3, [r6, #16]
   22fe4:	mov	r0, r8
   22fe8:	sub	r3, r3, #1
   22fec:	str	r3, [r6, #16]
   22ff0:	pop	{r4, r5, r6, r7, r8, pc}
   22ff4:	ldr	r8, [r0, #12]
   22ff8:	cmp	r8, #0
   22ffc:	bne	22e5c <fputs@plt+0x11d48>
   23000:	b	22ea8 <fputs@plt+0x11d94>
   23004:	mov	r8, r7
   23008:	mov	r0, r8
   2300c:	pop	{r4, r5, r6, r7, r8, pc}
   23010:	subs	ip, r1, #0
   23014:	bxeq	lr
   23018:	push	{r4, r5, r6, r7, r8, lr}
   2301c:	sub	sp, sp, #32
   23020:	ldr	r6, [r0]
   23024:	ldrb	r3, [r6, #69]	; 0x45
   23028:	cmp	r3, #0
   2302c:	bne	2303c <fputs@plt+0x11f28>
   23030:	ldr	r3, [ip, #8]
   23034:	ands	lr, r3, #64	; 0x40
   23038:	beq	23044 <fputs@plt+0x11f30>
   2303c:	add	sp, sp, #32
   23040:	pop	{r4, r5, r6, r7, r8, pc}
   23044:	mov	r8, r2
   23048:	ldrb	r2, [r0, #22]
   2304c:	add	r7, sp, #4
   23050:	str	r0, [sp, #4]
   23054:	cmp	r2, #0
   23058:	ldr	r2, [pc, #264]	; 23168 <fputs@plt+0x12054>
   2305c:	str	lr, [r7, #12]
   23060:	add	r2, pc, r2
   23064:	str	lr, [r7, #16]
   23068:	str	lr, [r7, #20]
   2306c:	str	lr, [r7, #24]
   23070:	mov	r4, r0
   23074:	mov	r5, ip
   23078:	str	r2, [sp, #8]
   2307c:	bne	2314c <fputs@plt+0x12038>
   23080:	ldr	r2, [pc, #228]	; 2316c <fputs@plt+0x12058>
   23084:	tst	r3, #512	; 0x200
   23088:	add	r2, pc, r2
   2308c:	str	r2, [sp, #12]
   23090:	ldreq	r3, [pc, #216]	; 23170 <fputs@plt+0x1205c>
   23094:	addeq	r3, pc, r3
   23098:	streq	r3, [sp, #16]
   2309c:	mov	r1, r5
   230a0:	mov	r0, r7
   230a4:	bl	22e40 <fputs@plt+0x11d2c>
   230a8:	ldr	r3, [r4, #68]	; 0x44
   230ac:	cmp	r3, #0
   230b0:	bne	2303c <fputs@plt+0x11f28>
   230b4:	ldrb	r3, [r6, #69]	; 0x45
   230b8:	cmp	r3, #0
   230bc:	bne	2303c <fputs@plt+0x11f28>
   230c0:	ldr	ip, [pc, #172]	; 23174 <fputs@plt+0x12060>
   230c4:	ldr	r2, [pc, #172]	; 23178 <fputs@plt+0x12064>
   230c8:	add	ip, pc, ip
   230cc:	add	r2, pc, r2
   230d0:	mov	r1, r5
   230d4:	mov	r0, r7
   230d8:	str	r3, [r7, #12]
   230dc:	str	r3, [r7, #16]
   230e0:	str	r3, [r7, #20]
   230e4:	str	r4, [sp, #4]
   230e8:	str	r8, [sp, #28]
   230ec:	str	ip, [sp, #8]
   230f0:	str	r2, [sp, #12]
   230f4:	bl	22e40 <fputs@plt+0x11d2c>
   230f8:	ldr	r3, [r4, #68]	; 0x44
   230fc:	cmp	r3, #0
   23100:	bne	2303c <fputs@plt+0x11f28>
   23104:	ldrb	r3, [r6, #69]	; 0x45
   23108:	cmp	r3, #0
   2310c:	bne	2303c <fputs@plt+0x11f28>
   23110:	ldr	ip, [pc, #100]	; 2317c <fputs@plt+0x12068>
   23114:	ldr	r2, [pc, #100]	; 23180 <fputs@plt+0x1206c>
   23118:	add	ip, pc, ip
   2311c:	add	r2, pc, r2
   23120:	mov	r1, r5
   23124:	mov	r0, r7
   23128:	str	r3, [r7, #8]
   2312c:	str	r3, [r7, #16]
   23130:	str	r3, [r7, #20]
   23134:	str	r3, [r7, #24]
   23138:	str	r4, [sp, #4]
   2313c:	str	ip, [sp, #16]
   23140:	str	r2, [sp, #8]
   23144:	bl	22e40 <fputs@plt+0x11d2c>
   23148:	b	2303c <fputs@plt+0x11f28>
   2314c:	ldr	r3, [pc, #48]	; 23184 <fputs@plt+0x12070>
   23150:	mov	r0, r7
   23154:	add	r3, pc, r3
   23158:	str	r3, [sp, #12]
   2315c:	bl	22e40 <fputs@plt+0x11d2c>
   23160:	ldr	r3, [r5, #8]
   23164:	b	23080 <fputs@plt+0x11f6c>
   23168:			; <UNDEFINED> instruction: 0xffff6cd4
   2316c:	andeq	r3, r5, r4, ror #15
   23170:			; <UNDEFINED> instruction: 0xffff6c74
   23174:			; <UNDEFINED> instruction: 0x000179b4
   23178:	andeq	r8, r1, ip, lsl #7
   2317c:	strheq	lr, [r1], -r4
   23180:			; <UNDEFINED> instruction: 0xffff6c18
   23184:	andeq	pc, r1, r0, lsr r9	; <UNPREDICTABLE>
   23188:	push	{r4, r5, lr}
   2318c:	sub	sp, sp, #36	; 0x24
   23190:	ldr	r4, [pc, #84]	; 231ec <fputs@plt+0x120d8>
   23194:	ldr	lr, [pc, #84]	; 231f0 <fputs@plt+0x120dc>
   23198:	mov	r3, #0
   2319c:	uxtb	r5, r1
   231a0:	add	r4, pc, r4
   231a4:	add	lr, pc, lr
   231a8:	subs	r1, r0, #0
   231ac:	str	r3, [sp, #24]
   231b0:	str	r2, [sp, #28]
   231b4:	str	r3, [sp, #4]
   231b8:	str	r3, [sp, #16]
   231bc:	str	r3, [sp, #20]
   231c0:	strb	r5, [sp, #24]
   231c4:	str	r4, [sp, #8]
   231c8:	str	lr, [sp, #12]
   231cc:	beq	231e0 <fputs@plt+0x120cc>
   231d0:	add	ip, sp, #4
   231d4:	mov	r0, ip
   231d8:	bl	22d30 <fputs@plt+0x11c1c>
   231dc:	ldrb	r5, [sp, #24]
   231e0:	mov	r0, r5
   231e4:	add	sp, sp, #36	; 0x24
   231e8:	pop	{r4, r5, pc}
   231ec:			; <UNDEFINED> instruction: 0xffffca70
   231f0:			; <UNDEFINED> instruction: 0xffff59c4
   231f4:	push	{lr}		; (str lr, [sp, #-4]!)
   231f8:	sub	sp, sp, #36	; 0x24
   231fc:	ldr	lr, [pc, #68]	; 23248 <fputs@plt+0x12134>
   23200:	ldr	ip, [pc, #68]	; 2324c <fputs@plt+0x12138>
   23204:	mov	r3, #0
   23208:	add	lr, pc, lr
   2320c:	add	ip, pc, ip
   23210:	cmp	r1, #0
   23214:	str	r0, [sp, #28]
   23218:	str	r3, [sp, #16]
   2321c:	str	r3, [sp, #4]
   23220:	str	r3, [sp, #20]
   23224:	str	r3, [sp, #24]
   23228:	str	lr, [sp, #8]
   2322c:	str	ip, [sp, #12]
   23230:	beq	23240 <fputs@plt+0x1212c>
   23234:	add	r2, sp, #4
   23238:	mov	r0, r2
   2323c:	bl	22d30 <fputs@plt+0x11c1c>
   23240:	add	sp, sp, #36	; 0x24
   23244:	pop	{pc}		; (ldr pc, [sp], #4)
   23248:	andeq	sp, r0, r0
   2324c:			; <UNDEFINED> instruction: 0xffffef7c
   23250:	push	{r4, r5, r6, r7, r8, lr}
   23254:	subs	r6, r1, #0
   23258:	popeq	{r4, r5, r6, r7, r8, pc}
   2325c:	ldm	r6, {r3, r4}
   23260:	cmp	r3, #0
   23264:	pople	{r4, r5, r6, r7, r8, pc}
   23268:	mov	r7, r0
   2326c:	add	r4, r4, #20
   23270:	mov	r5, #0
   23274:	ldr	r1, [r4, #-20]	; 0xffffffec
   23278:	mov	r0, r7
   2327c:	bl	231f4 <fputs@plt+0x120e0>
   23280:	ldr	r3, [r6]
   23284:	add	r5, r5, #1
   23288:	cmp	r3, r5
   2328c:	add	r4, r4, #20
   23290:	bgt	23274 <fputs@plt+0x12160>
   23294:	pop	{r4, r5, r6, r7, r8, pc}
   23298:	cmp	r0, #2
   2329c:	bhi	232b4 <fputs@plt+0x121a0>
   232a0:	ldr	r3, [pc, #20]	; 232bc <fputs@plt+0x121a8>
   232a4:	add	r3, pc, r3
   232a8:	add	r0, r3, r0, lsl #2
   232ac:	ldr	r0, [r0, #412]	; 0x19c
   232b0:	bx	lr
   232b4:	mov	r0, #0
   232b8:	bx	lr
   232bc:	muleq	r8, r4, r3
   232c0:	push	{r4, lr}
   232c4:	bl	16370 <fputs@plt+0x525c>
   232c8:	mov	r0, #0
   232cc:	pop	{r4, pc}
   232d0:	mov	r0, #0
   232d4:	bx	lr
   232d8:	push	{r4, r5, r6, lr}
   232dc:	subs	r4, r0, #1
   232e0:	sbc	r5, r1, #0
   232e4:	ldr	r2, [pc, #276]	; 23400 <fputs@plt+0x122ec>
   232e8:	mov	r3, #0
   232ec:	cmp	r5, r3
   232f0:	cmpeq	r4, r2
   232f4:	bhi	233f4 <fputs@plt+0x122e0>
   232f8:	ldr	r3, [pc, #260]	; 23404 <fputs@plt+0x122f0>
   232fc:	add	r3, pc, r3
   23300:	ldr	r2, [r3]
   23304:	cmp	r2, #0
   23308:	bne	23318 <fputs@plt+0x12204>
   2330c:	ldr	r3, [r3, #40]	; 0x28
   23310:	pop	{r4, r5, r6, lr}
   23314:	bx	r3
   23318:	ldr	r3, [r3, #56]	; 0x38
   2331c:	mov	r4, r0
   23320:	blx	r3
   23324:	ldr	r3, [pc, #220]	; 23408 <fputs@plt+0x122f4>
   23328:	ldr	r1, [pc, #220]	; 2340c <fputs@plt+0x122f8>
   2332c:	add	r3, pc, r3
   23330:	add	r1, pc, r1
   23334:	ldr	r2, [r3, #308]	; 0x134
   23338:	cmp	r4, r2
   2333c:	strhi	r4, [r3, #308]	; 0x134
   23340:	ldrd	r2, [r1, #224]	; 0xe0
   23344:	cmp	r2, #1
   23348:	mov	r6, r0
   2334c:	sbcs	r0, r3, #0
   23350:	blt	23388 <fputs@plt+0x12274>
   23354:	ldr	r4, [r1, #248]	; 0xf8
   23358:	subs	r2, r2, r6
   2335c:	sbc	r3, r3, r6, asr #31
   23360:	mov	r5, #0
   23364:	cmp	r4, r2
   23368:	sbcs	r3, r5, r3
   2336c:	movlt	r3, #0
   23370:	strlt	r3, [r1, #244]	; 0xf4
   23374:	blt	23388 <fputs@plt+0x12274>
   23378:	mov	r3, #1
   2337c:	mov	r0, r6
   23380:	str	r3, [r1, #244]	; 0xf4
   23384:	bl	232d0 <fputs@plt+0x121bc>
   23388:	ldr	r5, [pc, #128]	; 23410 <fputs@plt+0x122fc>
   2338c:	mov	r0, r6
   23390:	add	r5, pc, r5
   23394:	ldr	r3, [r5, #40]	; 0x28
   23398:	blx	r3
   2339c:	subs	r4, r0, #0
   233a0:	beq	233f4 <fputs@plt+0x122e0>
   233a4:	ldr	r3, [r5, #52]	; 0x34
   233a8:	blx	r3
   233ac:	ldr	r2, [pc, #96]	; 23414 <fputs@plt+0x12300>
   233b0:	add	r2, pc, r2
   233b4:	ldr	r3, [r2, #248]	; 0xf8
   233b8:	ldr	r1, [r2, #288]	; 0x120
   233bc:	add	r0, r0, r3
   233c0:	cmp	r0, r1
   233c4:	strhi	r0, [r2, #288]	; 0x120
   233c8:	str	r0, [r2, #248]	; 0xf8
   233cc:	ldr	r2, [pc, #68]	; 23418 <fputs@plt+0x12304>
   233d0:	mov	r0, r4
   233d4:	add	r2, pc, r2
   233d8:	ldr	r3, [r2, #284]	; 0x11c
   233dc:	ldr	r1, [r2, #324]	; 0x144
   233e0:	add	r3, r3, #1
   233e4:	cmp	r3, r1
   233e8:	str	r3, [r2, #284]	; 0x11c
   233ec:	strhi	r3, [r2, #324]	; 0x144
   233f0:	pop	{r4, r5, r6, pc}
   233f4:	mov	r4, #0
   233f8:	mov	r0, r4
   233fc:	pop	{r4, r5, r6, pc}
   23400:	svcvc	0x00fffefe
   23404:	andeq	r6, r8, ip, ror lr
   23408:	andeq	fp, r8, ip, lsl r5
   2340c:	andeq	fp, r8, r8, lsl r5
   23410:	andeq	r6, r8, r8, ror #27
   23414:	muleq	r8, r8, r4
   23418:	andeq	fp, r8, r4, ror r4
   2341c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23420:	sub	sp, sp, #20
   23424:	mov	r4, r2
   23428:	add	r2, sp, #12
   2342c:	mov	r6, r0
   23430:	mov	r5, r1
   23434:	bl	175dc <fputs@plt+0x64c8>
   23438:	cmp	r0, #0
   2343c:	beq	23460 <fputs@plt+0x1234c>
   23440:	cmp	r4, #0
   23444:	ldr	r7, [r0, #8]
   23448:	strne	r5, [r0, #12]
   2344c:	strne	r4, [r0, #8]
   23450:	beq	23638 <fputs@plt+0x12524>
   23454:	mov	r0, r7
   23458:	add	sp, sp, #20
   2345c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23460:	cmp	r4, #0
   23464:	beq	23630 <fputs@plt+0x1251c>
   23468:	mov	r0, #16
   2346c:	mov	r1, #0
   23470:	bl	232d8 <fputs@plt+0x121c4>
   23474:	subs	r7, r0, #0
   23478:	moveq	r7, r4
   2347c:	beq	23454 <fputs@plt+0x12340>
   23480:	ldr	r3, [r6, #4]
   23484:	str	r5, [r7, #12]
   23488:	add	r3, r3, #1
   2348c:	cmp	r3, #9
   23490:	str	r4, [r7, #8]
   23494:	str	r3, [r6, #4]
   23498:	bls	23610 <fputs@plt+0x124fc>
   2349c:	ldr	r2, [r6]
   234a0:	cmp	r3, r2, lsl #1
   234a4:	bls	23610 <fputs@plt+0x124fc>
   234a8:	ldr	r1, [pc, #520]	; 236b8 <fputs@plt+0x125a4>
   234ac:	cmp	r1, r3, lsl #4
   234b0:	movls	r4, #128	; 0x80
   234b4:	lslhi	r4, r3, #1
   234b8:	cmp	r2, r4
   234bc:	beq	23610 <fputs@plt+0x124fc>
   234c0:	ldr	r3, [pc, #500]	; 236bc <fputs@plt+0x125a8>
   234c4:	add	r3, pc, r3
   234c8:	ldr	r3, [r3, #328]	; 0x148
   234cc:	cmp	r3, #0
   234d0:	beq	234d8 <fputs@plt+0x123c4>
   234d4:	blx	r3
   234d8:	lsl	r0, r4, #3
   234dc:	mov	r1, #0
   234e0:	bl	232d8 <fputs@plt+0x121c4>
   234e4:	ldr	r3, [pc, #468]	; 236c0 <fputs@plt+0x125ac>
   234e8:	add	r3, pc, r3
   234ec:	ldr	r3, [r3, #332]	; 0x14c
   234f0:	cmp	r3, #0
   234f4:	mov	r9, r0
   234f8:	beq	23500 <fputs@plt+0x123ec>
   234fc:	blx	r3
   23500:	cmp	r9, #0
   23504:	beq	23610 <fputs@plt+0x124fc>
   23508:	ldr	r0, [r6, #12]
   2350c:	bl	1cd68 <fputs@plt+0xbc54>
   23510:	ldr	r3, [pc, #428]	; 236c4 <fputs@plt+0x125b0>
   23514:	str	r9, [r6, #12]
   23518:	add	r3, pc, r3
   2351c:	mov	r0, r9
   23520:	ldr	r3, [r3, #52]	; 0x34
   23524:	blx	r3
   23528:	mov	r1, #0
   2352c:	lsr	r3, r0, #3
   23530:	bic	r2, r0, #7
   23534:	str	r3, [r6]
   23538:	mov	r0, r9
   2353c:	str	r3, [sp]
   23540:	bl	10ee0 <memset@plt>
   23544:	ldr	fp, [r6, #8]
   23548:	mov	r3, #0
   2354c:	cmp	fp, r3
   23550:	str	r3, [r6, #8]
   23554:	beq	236b0 <fputs@plt+0x1259c>
   23558:	ldr	r4, [pc, #360]	; 236c8 <fputs@plt+0x125b4>
   2355c:	add	r8, r6, #8
   23560:	add	r4, pc, r4
   23564:	str	r3, [sp, #4]
   23568:	ldr	r3, [fp, #12]
   2356c:	add	ip, r3, #1
   23570:	ldrb	r1, [r3]
   23574:	cmp	r1, #0
   23578:	beq	236a8 <fputs@plt+0x12594>
   2357c:	mov	r0, #0
   23580:	add	r3, r4, r1
   23584:	ldrb	r1, [ip], #1
   23588:	ldrb	r3, [r3, #336]	; 0x150
   2358c:	cmp	r1, #0
   23590:	eor	r3, r3, r0, lsl #3
   23594:	eor	r0, r0, r3
   23598:	bne	23580 <fputs@plt+0x1246c>
   2359c:	ldr	r1, [sp]
   235a0:	bl	8e4f8 <fputs@plt+0x7d3e4>
   235a4:	lsl	r1, r1, #3
   235a8:	ldr	sl, [fp]
   235ac:	mov	r2, fp
   235b0:	add	r1, r9, r1
   235b4:	mov	r0, r8
   235b8:	bl	1d9dc <fputs@plt+0xc8c8>
   235bc:	subs	fp, sl, #0
   235c0:	bne	23568 <fputs@plt+0x12454>
   235c4:	ldrb	r2, [r5]
   235c8:	add	r5, r5, #1
   235cc:	cmp	r2, #0
   235d0:	moveq	r0, r2
   235d4:	beq	23600 <fputs@plt+0x124ec>
   235d8:	ldr	r1, [pc, #236]	; 236cc <fputs@plt+0x125b8>
   235dc:	mov	r0, #0
   235e0:	add	r1, pc, r1
   235e4:	add	r3, r1, r2
   235e8:	ldrb	r2, [r5], #1
   235ec:	ldrb	r3, [r3, #336]	; 0x150
   235f0:	cmp	r2, #0
   235f4:	eor	r3, r3, r0, lsl #3
   235f8:	eor	r0, r0, r3
   235fc:	bne	235e4 <fputs@plt+0x124d0>
   23600:	ldr	r1, [r6]
   23604:	bl	8e4f8 <fputs@plt+0x7d3e4>
   23608:	str	r1, [sp, #12]
   2360c:	b	23614 <fputs@plt+0x12500>
   23610:	add	r8, r6, #8
   23614:	ldr	r1, [r6, #12]
   23618:	mov	r2, r7
   2361c:	cmp	r1, #0
   23620:	mov	r0, r8
   23624:	ldrne	r3, [sp, #12]
   23628:	addne	r1, r1, r3, lsl #3
   2362c:	bl	1d9dc <fputs@plt+0xc8c8>
   23630:	mov	r7, #0
   23634:	b	23454 <fputs@plt+0x12340>
   23638:	ldr	r3, [r0, #4]
   2363c:	ldr	r1, [r0]
   23640:	cmp	r3, #0
   23644:	ldr	r2, [sp, #12]
   23648:	strne	r1, [r3]
   2364c:	ldrne	r1, [r0]
   23650:	streq	r1, [r6, #8]
   23654:	cmp	r1, #0
   23658:	strne	r3, [r1, #4]
   2365c:	ldr	r3, [r6, #12]
   23660:	cmp	r3, #0
   23664:	beq	23684 <fputs@plt+0x12570>
   23668:	add	ip, r3, r2, lsl #3
   2366c:	ldr	lr, [ip, #4]
   23670:	cmp	r0, lr
   23674:	streq	r1, [ip, #4]
   23678:	ldr	r1, [r3, r2, lsl #3]
   2367c:	sub	r1, r1, #1
   23680:	str	r1, [r3, r2, lsl #3]
   23684:	bl	1cd68 <fputs@plt+0xbc54>
   23688:	ldr	r3, [r6, #4]
   2368c:	sub	r3, r3, #1
   23690:	cmp	r3, #0
   23694:	str	r3, [r6, #4]
   23698:	bne	23454 <fputs@plt+0x12340>
   2369c:	mov	r0, r6
   236a0:	bl	1ce18 <fputs@plt+0xbd04>
   236a4:	b	23454 <fputs@plt+0x12340>
   236a8:	ldr	r1, [sp, #4]
   236ac:	b	235a8 <fputs@plt+0x12494>
   236b0:	add	r8, r6, #8
   236b4:	b	235c4 <fputs@plt+0x124b0>
   236b8:	andeq	r0, r0, r1, lsl #8
   236bc:	andeq	fp, r8, r4, lsl #7
   236c0:	andeq	fp, r8, r0, ror #6
   236c4:	andeq	r6, r8, r0, ror #24
   236c8:	andeq	sp, r6, r0, ror #12
   236cc:	andeq	sp, r6, r0, ror #11
   236d0:	push	{r4, r5, r6, r7, r8, lr}
   236d4:	subs	r7, r1, #0
   236d8:	popeq	{r4, r5, r6, r7, r8, pc}
   236dc:	cmp	r0, #0
   236e0:	beq	23844 <fputs@plt+0x12730>
   236e4:	ldr	r3, [r0, #456]	; 0x1c8
   236e8:	cmp	r3, #0
   236ec:	beq	23844 <fputs@plt+0x12730>
   236f0:	ldr	r5, [r7, #8]
   236f4:	mov	r4, r0
   236f8:	cmp	r5, #0
   236fc:	movne	r8, #0
   23700:	bne	2371c <fputs@plt+0x12608>
   23704:	b	2374c <fputs@plt+0x12638>
   23708:	mov	r1, r5
   2370c:	mov	r0, r4
   23710:	bl	23b70 <fputs@plt+0x12a5c>
   23714:	subs	r5, r6, #0
   23718:	beq	2374c <fputs@plt+0x12638>
   2371c:	cmp	r4, #0
   23720:	ldr	r6, [r5, #20]
   23724:	beq	23734 <fputs@plt+0x12620>
   23728:	ldr	r3, [r4, #456]	; 0x1c8
   2372c:	cmp	r3, #0
   23730:	bne	23708 <fputs@plt+0x125f4>
   23734:	ldr	r0, [r5, #24]
   23738:	mov	r2, r8
   2373c:	ldr	r1, [r5]
   23740:	add	r0, r0, #24
   23744:	bl	2341c <fputs@plt+0x12308>
   23748:	b	23708 <fputs@plt+0x125f4>
   2374c:	ldr	r5, [r7, #16]
   23750:	cmp	r5, #0
   23754:	bne	23798 <fputs@plt+0x12684>
   23758:	b	237c8 <fputs@plt+0x126b4>
   2375c:	ldr	r3, [r4, #456]	; 0x1c8
   23760:	cmp	r3, #0
   23764:	beq	237a0 <fputs@plt+0x1268c>
   23768:	ldr	r1, [r5, #28]
   2376c:	mov	r0, r4
   23770:	bl	23fac <fputs@plt+0x12e98>
   23774:	ldr	r1, [r5, #32]
   23778:	mov	r0, r4
   2377c:	bl	23fac <fputs@plt+0x12e98>
   23780:	ldr	r6, [r5, #4]
   23784:	mov	r1, r5
   23788:	mov	r0, r4
   2378c:	bl	1d100 <fputs@plt+0xbfec>
   23790:	subs	r5, r6, #0
   23794:	beq	237c8 <fputs@plt+0x126b4>
   23798:	cmp	r4, #0
   2379c:	bne	2375c <fputs@plt+0x12648>
   237a0:	ldr	r3, [r5, #16]
   237a4:	ldr	r2, [r5, #12]
   237a8:	cmp	r3, #0
   237ac:	strne	r2, [r3, #12]
   237b0:	beq	23828 <fputs@plt+0x12714>
   237b4:	ldr	r3, [r5, #12]
   237b8:	cmp	r3, #0
   237bc:	ldrne	r2, [r5, #16]
   237c0:	strne	r2, [r3, #16]
   237c4:	b	23768 <fputs@plt+0x12654>
   237c8:	add	r2, r7, #34	; 0x22
   237cc:	add	r1, r7, #4
   237d0:	mov	r0, r4
   237d4:	bl	23bc4 <fputs@plt+0x12ab0>
   237d8:	ldr	r1, [r7]
   237dc:	mov	r0, r4
   237e0:	bl	1d100 <fputs@plt+0xbfec>
   237e4:	ldr	r1, [r7, #20]
   237e8:	mov	r0, r4
   237ec:	bl	1d100 <fputs@plt+0xbfec>
   237f0:	mov	r2, #1
   237f4:	ldr	r1, [r7, #12]
   237f8:	mov	r0, r4
   237fc:	bl	23944 <fputs@plt+0x12830>
   23800:	ldr	r1, [r7, #24]
   23804:	mov	r0, r4
   23808:	bl	23aac <fputs@plt+0x12998>
   2380c:	mov	r1, r7
   23810:	mov	r0, r4
   23814:	bl	1d49c <fputs@plt+0xc388>
   23818:	mov	r1, r7
   2381c:	mov	r0, r4
   23820:	pop	{r4, r5, r6, r7, r8, lr}
   23824:	b	1d100 <fputs@plt+0xbfec>
   23828:	cmp	r2, #0
   2382c:	ldr	r0, [r7, #64]	; 0x40
   23830:	ldrne	r1, [r2, #8]
   23834:	ldreq	r1, [r5, #8]
   23838:	add	r0, r0, #56	; 0x38
   2383c:	bl	2341c <fputs@plt+0x12308>
   23840:	b	237b4 <fputs@plt+0x126a0>
   23844:	ldrh	r3, [r7, #36]	; 0x24
   23848:	sub	r3, r3, #1
   2384c:	uxth	r3, r3
   23850:	cmp	r3, #0
   23854:	strh	r3, [r7, #36]	; 0x24
   23858:	beq	236f0 <fputs@plt+0x125dc>
   2385c:	pop	{r4, r5, r6, r7, r8, pc}
   23860:	push	{r4, r5, r6, r7, r8, lr}
   23864:	subs	r7, r1, #0
   23868:	popeq	{r4, r5, r6, r7, r8, pc}
   2386c:	ldr	r3, [r7]
   23870:	mov	r5, r0
   23874:	cmp	r3, #0
   23878:	add	r4, r7, #8
   2387c:	movgt	r6, #0
   23880:	movgt	r8, #1
   23884:	bgt	238d8 <fputs@plt+0x127c4>
   23888:	b	23934 <fputs@plt+0x12820>
   2388c:	tst	r3, #4
   23890:	bne	23924 <fputs@plt+0x12810>
   23894:	ldr	r1, [r4, #16]
   23898:	mov	r0, r5
   2389c:	bl	236d0 <fputs@plt+0x125bc>
   238a0:	mov	r2, r8
   238a4:	ldr	r1, [r4, #20]
   238a8:	mov	r0, r5
   238ac:	bl	23944 <fputs@plt+0x12830>
   238b0:	ldr	r1, [r4, #48]	; 0x30
   238b4:	mov	r0, r5
   238b8:	bl	23a00 <fputs@plt+0x128ec>
   238bc:	ldr	r1, [r4, #52]	; 0x34
   238c0:	mov	r0, r5
   238c4:	bl	1d3a4 <fputs@plt+0xc290>
   238c8:	ldr	r3, [r7]
   238cc:	add	r4, r4, #72	; 0x48
   238d0:	cmp	r3, r6
   238d4:	ble	23934 <fputs@plt+0x12820>
   238d8:	ldr	r1, [r4, #4]
   238dc:	mov	r0, r5
   238e0:	bl	1d100 <fputs@plt+0xbfec>
   238e4:	ldr	r1, [r4, #8]
   238e8:	mov	r0, r5
   238ec:	bl	1d100 <fputs@plt+0xbfec>
   238f0:	ldr	r1, [r4, #12]
   238f4:	mov	r0, r5
   238f8:	bl	1d100 <fputs@plt+0xbfec>
   238fc:	ldrb	r3, [r4, #37]	; 0x25
   23900:	add	r6, r6, #1
   23904:	tst	r3, #2
   23908:	beq	2388c <fputs@plt+0x12778>
   2390c:	ldr	r1, [r4, #64]	; 0x40
   23910:	mov	r0, r5
   23914:	bl	1d100 <fputs@plt+0xbfec>
   23918:	ldrb	r3, [r4, #37]	; 0x25
   2391c:	tst	r3, #4
   23920:	beq	23894 <fputs@plt+0x12780>
   23924:	ldr	r1, [r4, #64]	; 0x40
   23928:	mov	r0, r5
   2392c:	bl	23aac <fputs@plt+0x12998>
   23930:	b	23894 <fputs@plt+0x12780>
   23934:	mov	r1, r7
   23938:	mov	r0, r5
   2393c:	pop	{r4, r5, r6, r7, r8, lr}
   23940:	b	1d100 <fputs@plt+0xbfec>
   23944:	push	{r4, r5, r6, r7, r8, lr}
   23948:	subs	r4, r1, #0
   2394c:	popeq	{r4, r5, r6, r7, r8, pc}
   23950:	mov	r5, r0
   23954:	mov	r7, r2
   23958:	mov	r8, #1
   2395c:	b	2396c <fputs@plt+0x12858>
   23960:	subs	r4, r6, #0
   23964:	mov	r7, r8
   23968:	beq	239fc <fputs@plt+0x128e8>
   2396c:	ldr	r1, [r4]
   23970:	mov	r0, r5
   23974:	ldr	r6, [r4, #48]	; 0x30
   23978:	bl	23aac <fputs@plt+0x12998>
   2397c:	ldr	r1, [r4, #28]
   23980:	mov	r0, r5
   23984:	bl	23860 <fputs@plt+0x1274c>
   23988:	ldr	r1, [r4, #32]
   2398c:	mov	r0, r5
   23990:	bl	23a00 <fputs@plt+0x128ec>
   23994:	ldr	r1, [r4, #36]	; 0x24
   23998:	mov	r0, r5
   2399c:	bl	23aac <fputs@plt+0x12998>
   239a0:	ldr	r1, [r4, #40]	; 0x28
   239a4:	mov	r0, r5
   239a8:	bl	23a00 <fputs@plt+0x128ec>
   239ac:	ldr	r1, [r4, #44]	; 0x2c
   239b0:	mov	r0, r5
   239b4:	bl	23aac <fputs@plt+0x12998>
   239b8:	ldr	r1, [r4, #56]	; 0x38
   239bc:	mov	r0, r5
   239c0:	bl	23a00 <fputs@plt+0x128ec>
   239c4:	ldr	r1, [r4, #60]	; 0x3c
   239c8:	mov	r0, r5
   239cc:	bl	23a00 <fputs@plt+0x128ec>
   239d0:	ldr	r1, [r4, #64]	; 0x40
   239d4:	mov	r0, r5
   239d8:	bl	23f38 <fputs@plt+0x12e24>
   239dc:	cmp	r7, #0
   239e0:	beq	23960 <fputs@plt+0x1284c>
   239e4:	mov	r1, r4
   239e8:	mov	r0, r5
   239ec:	bl	1d100 <fputs@plt+0xbfec>
   239f0:	subs	r4, r6, #0
   239f4:	mov	r7, r8
   239f8:	bne	2396c <fputs@plt+0x12858>
   239fc:	pop	{r4, r5, r6, r7, r8, pc}
   23a00:	push	{r4, r5, r6, lr}
   23a04:	subs	r4, r1, #0
   23a08:	popeq	{r4, r5, r6, pc}
   23a0c:	ldr	r3, [r4, #4]
   23a10:	mov	r5, r0
   23a14:	tst	r3, #16384	; 0x4000
   23a18:	beq	23a34 <fputs@plt+0x12920>
   23a1c:	tst	r3, #32768	; 0x8000
   23a20:	popne	{r4, r5, r6, pc}
   23a24:	mov	r1, r4
   23a28:	mov	r0, r5
   23a2c:	pop	{r4, r5, r6, lr}
   23a30:	b	1d100 <fputs@plt+0xbfec>
   23a34:	ldr	r1, [r4, #12]
   23a38:	bl	23a00 <fputs@plt+0x128ec>
   23a3c:	ldr	r1, [r4, #16]
   23a40:	mov	r0, r5
   23a44:	bl	23a00 <fputs@plt+0x128ec>
   23a48:	ldr	r3, [r4, #4]
   23a4c:	tst	r3, #65536	; 0x10000
   23a50:	bne	23a98 <fputs@plt+0x12984>
   23a54:	tst	r3, #2048	; 0x800
   23a58:	beq	23a7c <fputs@plt+0x12968>
   23a5c:	mov	r2, #1
   23a60:	ldr	r1, [r4, #20]
   23a64:	mov	r0, r5
   23a68:	bl	23944 <fputs@plt+0x12830>
   23a6c:	ldr	r3, [r4, #4]
   23a70:	tst	r3, #32768	; 0x8000
   23a74:	popne	{r4, r5, r6, pc}
   23a78:	b	23a24 <fputs@plt+0x12910>
   23a7c:	ldr	r1, [r4, #20]
   23a80:	mov	r0, r5
   23a84:	bl	23aac <fputs@plt+0x12998>
   23a88:	ldr	r3, [r4, #4]
   23a8c:	tst	r3, #32768	; 0x8000
   23a90:	popne	{r4, r5, r6, pc}
   23a94:	b	23a24 <fputs@plt+0x12910>
   23a98:	ldr	r1, [r4, #8]
   23a9c:	mov	r0, r5
   23aa0:	bl	1d100 <fputs@plt+0xbfec>
   23aa4:	ldr	r3, [r4, #4]
   23aa8:	b	23a54 <fputs@plt+0x12940>
   23aac:	push	{r4, r5, r6, r7, r8, lr}
   23ab0:	subs	r7, r1, #0
   23ab4:	popeq	{r4, r5, r6, r7, r8, pc}
   23ab8:	ldr	r3, [r7]
   23abc:	mov	r5, r0
   23ac0:	cmp	r3, #0
   23ac4:	ldr	r1, [r7, #4]
   23ac8:	ble	23b10 <fputs@plt+0x129fc>
   23acc:	add	r4, r1, #20
   23ad0:	mov	r6, #0
   23ad4:	ldr	r1, [r4, #-20]	; 0xffffffec
   23ad8:	mov	r0, r5
   23adc:	bl	23a00 <fputs@plt+0x128ec>
   23ae0:	ldr	r1, [r4, #-16]
   23ae4:	mov	r0, r5
   23ae8:	bl	1d100 <fputs@plt+0xbfec>
   23aec:	ldr	r1, [r4, #-12]
   23af0:	mov	r0, r5
   23af4:	bl	1d100 <fputs@plt+0xbfec>
   23af8:	ldr	r3, [r7]
   23afc:	add	r6, r6, #1
   23b00:	cmp	r3, r6
   23b04:	add	r4, r4, #20
   23b08:	bgt	23ad4 <fputs@plt+0x129c0>
   23b0c:	ldr	r1, [r7, #4]
   23b10:	mov	r0, r5
   23b14:	bl	1d100 <fputs@plt+0xbfec>
   23b18:	mov	r1, r7
   23b1c:	mov	r0, r5
   23b20:	pop	{r4, r5, r6, r7, r8, lr}
   23b24:	b	1d100 <fputs@plt+0xbfec>
   23b28:	push	{r4, r5, r6, lr}
   23b2c:	subs	r4, r0, #0
   23b30:	popeq	{r4, r5, r6, pc}
   23b34:	ldr	r5, [r4]
   23b38:	ldr	r1, [r4, #120]	; 0x78
   23b3c:	mov	r0, r5
   23b40:	bl	1d100 <fputs@plt+0xbfec>
   23b44:	mov	r0, r5
   23b48:	ldr	r1, [r4, #324]	; 0x144
   23b4c:	bl	23aac <fputs@plt+0x12998>
   23b50:	cmp	r5, #0
   23b54:	ldrbne	r2, [r4, #24]
   23b58:	ldrne	r3, [r5, #256]	; 0x100
   23b5c:	subne	r3, r3, r2
   23b60:	strne	r3, [r5, #256]	; 0x100
   23b64:	mov	r3, #0
   23b68:	strb	r3, [r4, #24]
   23b6c:	pop	{r4, r5, r6, pc}
   23b70:	push	{r4, r5, r6, lr}
   23b74:	mov	r4, r1
   23b78:	mov	r5, r0
   23b7c:	ldr	r1, [r1, #36]	; 0x24
   23b80:	bl	23a00 <fputs@plt+0x128ec>
   23b84:	ldr	r1, [r4, #40]	; 0x28
   23b88:	mov	r0, r5
   23b8c:	bl	23aac <fputs@plt+0x12998>
   23b90:	ldr	r1, [r4, #16]
   23b94:	mov	r0, r5
   23b98:	bl	1d100 <fputs@plt+0xbfec>
   23b9c:	ldrb	r3, [r4, #55]	; 0x37
   23ba0:	tst	r3, #16
   23ba4:	beq	23bb4 <fputs@plt+0x12aa0>
   23ba8:	ldr	r1, [r4, #32]
   23bac:	mov	r0, r5
   23bb0:	bl	1d100 <fputs@plt+0xbfec>
   23bb4:	mov	r1, r4
   23bb8:	mov	r0, r5
   23bbc:	pop	{r4, r5, r6, lr}
   23bc0:	b	1d100 <fputs@plt+0xbfec>
   23bc4:	push	{r4, r5, r6, r7, r8, lr}
   23bc8:	ldr	r4, [r1]
   23bcc:	cmp	r4, #0
   23bd0:	popeq	{r4, r5, r6, r7, r8, pc}
   23bd4:	ldrsh	r3, [r2]
   23bd8:	mov	r7, r2
   23bdc:	mov	r5, r0
   23be0:	cmp	r3, #0
   23be4:	mov	r8, r1
   23be8:	ble	23c30 <fputs@plt+0x12b1c>
   23bec:	add	r4, r4, #16
   23bf0:	mov	r6, #0
   23bf4:	ldr	r1, [r4, #-16]
   23bf8:	mov	r0, r5
   23bfc:	bl	1d100 <fputs@plt+0xbfec>
   23c00:	ldr	r1, [r4, #-12]
   23c04:	mov	r0, r5
   23c08:	bl	23a00 <fputs@plt+0x128ec>
   23c0c:	ldr	r1, [r4, #-8]
   23c10:	mov	r0, r5
   23c14:	bl	1d100 <fputs@plt+0xbfec>
   23c18:	ldrsh	r3, [r7]
   23c1c:	add	r6, r6, #1
   23c20:	add	r4, r4, #16
   23c24:	cmp	r6, r3
   23c28:	blt	23bf4 <fputs@plt+0x12ae0>
   23c2c:	ldr	r4, [r8]
   23c30:	mov	r1, r4
   23c34:	mov	r0, r5
   23c38:	pop	{r4, r5, r6, r7, r8, lr}
   23c3c:	b	1d100 <fputs@plt+0xbfec>
   23c40:	push	{r4, r5, r6, lr}
   23c44:	ldr	r4, [r1]
   23c48:	cmp	r4, #0
   23c4c:	popeq	{r4, r5, r6, pc}
   23c50:	mov	r6, r0
   23c54:	add	r2, r4, #34	; 0x22
   23c58:	mov	r5, r1
   23c5c:	add	r1, r4, #4
   23c60:	bl	23bc4 <fputs@plt+0x12ab0>
   23c64:	mov	r1, r4
   23c68:	mov	r0, r6
   23c6c:	bl	1d49c <fputs@plt+0xc388>
   23c70:	mov	r1, r4
   23c74:	mov	r0, r6
   23c78:	bl	1d100 <fputs@plt+0xbfec>
   23c7c:	mov	r3, #0
   23c80:	str	r3, [r5]
   23c84:	pop	{r4, r5, r6, pc}
   23c88:	cmp	r1, #0
   23c8c:	push	{r4, r5, r6, lr}
   23c90:	beq	23ce8 <fputs@plt+0x12bd4>
   23c94:	cmp	r3, #0
   23c98:	beq	23cb8 <fputs@plt+0x12ba4>
   23c9c:	ldr	lr, [r3, #4]
   23ca0:	ldr	ip, [pc, #96]	; 23d08 <fputs@plt+0x12bf4>
   23ca4:	ldr	r0, [r1, #4]
   23ca8:	and	ip, ip, lr
   23cac:	orr	r0, r0, ip
   23cb0:	str	r3, [r1, #16]
   23cb4:	str	r0, [r1, #4]
   23cb8:	cmp	r2, #0
   23cbc:	beq	23cdc <fputs@plt+0x12bc8>
   23cc0:	ldr	ip, [r2, #4]
   23cc4:	ldr	r0, [pc, #60]	; 23d08 <fputs@plt+0x12bf4>
   23cc8:	ldr	r3, [r1, #4]
   23ccc:	and	r0, r0, ip
   23cd0:	orr	r3, r3, r0
   23cd4:	str	r2, [r1, #12]
   23cd8:	str	r3, [r1, #4]
   23cdc:	mov	r0, r1
   23ce0:	pop	{r4, r5, r6, lr}
   23ce4:	b	18a60 <fputs@plt+0x794c>
   23ce8:	mov	r5, r0
   23cec:	mov	r4, r3
   23cf0:	mov	r1, r2
   23cf4:	bl	23a00 <fputs@plt+0x128ec>
   23cf8:	mov	r1, r4
   23cfc:	mov	r0, r5
   23d00:	pop	{r4, r5, r6, lr}
   23d04:	b	23a00 <fputs@plt+0x128ec>
   23d08:	eoreq	r0, r0, r0, lsl #2
   23d0c:	ldr	r3, [r0]
   23d10:	push	{r4, r5, r6, r7, r8, lr}
   23d14:	mov	r8, r0
   23d18:	ldr	r5, [r0, #12]
   23d1c:	ldr	r3, [r3]
   23d20:	subs	r5, r5, #1
   23d24:	ldr	r1, [r0, #20]
   23d28:	ldr	r6, [r3]
   23d2c:	bmi	23da8 <fputs@plt+0x12c94>
   23d30:	add	r4, r1, #48	; 0x30
   23d34:	b	23d58 <fputs@plt+0x12c44>
   23d38:	tst	r3, #16
   23d3c:	bne	23d7c <fputs@plt+0x12c68>
   23d40:	tst	r3, #32
   23d44:	bne	23d7c <fputs@plt+0x12c68>
   23d48:	sub	r5, r5, #1
   23d4c:	cmn	r5, #1
   23d50:	add	r4, r4, #48	; 0x30
   23d54:	beq	23da4 <fputs@plt+0x12c90>
   23d58:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   23d5c:	tst	r3, #1
   23d60:	beq	23d38 <fputs@plt+0x12c24>
   23d64:	ldr	r1, [r4, #-48]	; 0xffffffd0
   23d68:	mov	r0, r6
   23d6c:	bl	23a00 <fputs@plt+0x128ec>
   23d70:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   23d74:	tst	r3, #16
   23d78:	beq	23d40 <fputs@plt+0x12c2c>
   23d7c:	ldr	r7, [r4, #-36]	; 0xffffffdc
   23d80:	sub	r5, r5, #1
   23d84:	mov	r0, r7
   23d88:	bl	23d0c <fputs@plt+0x12bf8>
   23d8c:	mov	r1, r7
   23d90:	mov	r0, r6
   23d94:	bl	1d100 <fputs@plt+0xbfec>
   23d98:	cmn	r5, #1
   23d9c:	add	r4, r4, #48	; 0x30
   23da0:	bne	23d58 <fputs@plt+0x12c44>
   23da4:	ldr	r1, [r8, #20]
   23da8:	add	r8, r8, #24
   23dac:	cmp	r1, r8
   23db0:	popeq	{r4, r5, r6, r7, r8, pc}
   23db4:	mov	r0, r6
   23db8:	pop	{r4, r5, r6, r7, r8, lr}
   23dbc:	b	1d100 <fputs@plt+0xbfec>
   23dc0:	push	{r4, r5, r6, r7, r8, lr}
   23dc4:	subs	r6, r1, #0
   23dc8:	popeq	{r4, r5, r6, r7, r8, pc}
   23dcc:	ldrb	r2, [r6, #43]	; 0x2b
   23dd0:	mov	r7, r0
   23dd4:	cmp	r2, #0
   23dd8:	movne	r4, r6
   23ddc:	movne	r5, #0
   23de0:	bne	23df4 <fputs@plt+0x12ce0>
   23de4:	b	23e2c <fputs@plt+0x12d18>
   23de8:	cmp	r2, r5
   23dec:	add	r4, r4, #80	; 0x50
   23df0:	ble	23e2c <fputs@plt+0x12d18>
   23df4:	ldr	r3, [r4, #800]	; 0x320
   23df8:	add	r5, r5, #1
   23dfc:	cmp	r3, #0
   23e00:	beq	23de8 <fputs@plt+0x12cd4>
   23e04:	ldr	r3, [r3, #36]	; 0x24
   23e08:	tst	r3, #2048	; 0x800
   23e0c:	beq	23de8 <fputs@plt+0x12cd4>
   23e10:	ldr	r1, [r4, #796]	; 0x31c
   23e14:	mov	r0, r7
   23e18:	bl	1d100 <fputs@plt+0xbfec>
   23e1c:	ldrb	r2, [r6, #43]	; 0x2b
   23e20:	add	r4, r4, #80	; 0x50
   23e24:	cmp	r2, r5
   23e28:	bgt	23df4 <fputs@plt+0x12ce0>
   23e2c:	add	r0, r6, #328	; 0x148
   23e30:	bl	23d0c <fputs@plt+0x12bf8>
   23e34:	ldr	r4, [r6, #16]
   23e38:	cmp	r4, #0
   23e3c:	beq	23e6c <fputs@plt+0x12d58>
   23e40:	ldr	r3, [r4, #52]	; 0x34
   23e44:	mov	r1, r4
   23e48:	str	r3, [r6, #16]
   23e4c:	mov	r0, r7
   23e50:	bl	2095c <fputs@plt+0xf848>
   23e54:	mov	r1, r4
   23e58:	mov	r0, r7
   23e5c:	bl	1d100 <fputs@plt+0xbfec>
   23e60:	ldr	r4, [r6, #16]
   23e64:	cmp	r4, #0
   23e68:	bne	23e40 <fputs@plt+0x12d2c>
   23e6c:	mov	r1, r6
   23e70:	mov	r0, r7
   23e74:	pop	{r4, r5, r6, r7, r8, lr}
   23e78:	b	1d100 <fputs@plt+0xbfec>
   23e7c:	push	{r4, r5, r6, r7, r8, lr}
   23e80:	subs	r4, r1, #0
   23e84:	popeq	{r4, r5, r6, r7, r8, pc}
   23e88:	mov	r5, r0
   23e8c:	mov	r7, #1
   23e90:	ldr	r1, [r4, #16]
   23e94:	mov	r0, r5
   23e98:	ldr	r6, [r4, #28]
   23e9c:	bl	23a00 <fputs@plt+0x128ec>
   23ea0:	ldr	r1, [r4, #20]
   23ea4:	mov	r0, r5
   23ea8:	bl	23aac <fputs@plt+0x12998>
   23eac:	mov	r2, r7
   23eb0:	ldr	r1, [r4, #8]
   23eb4:	mov	r0, r5
   23eb8:	bl	23944 <fputs@plt+0x12830>
   23ebc:	ldr	r1, [r4, #24]
   23ec0:	mov	r0, r5
   23ec4:	bl	1d3a4 <fputs@plt+0xc290>
   23ec8:	mov	r1, r4
   23ecc:	mov	r0, r5
   23ed0:	bl	1d100 <fputs@plt+0xbfec>
   23ed4:	subs	r4, r6, #0
   23ed8:	bne	23e90 <fputs@plt+0x12d7c>
   23edc:	pop	{r4, r5, r6, r7, r8, pc}
   23ee0:	push	{r4, r5, r6, lr}
   23ee4:	subs	r4, r1, #0
   23ee8:	popeq	{r4, r5, r6, pc}
   23eec:	mov	r5, r0
   23ef0:	ldr	r1, [r4, #28]
   23ef4:	bl	23e7c <fputs@plt+0x12d68>
   23ef8:	ldr	r1, [r4]
   23efc:	mov	r0, r5
   23f00:	bl	1d100 <fputs@plt+0xbfec>
   23f04:	ldr	r1, [r4, #4]
   23f08:	mov	r0, r5
   23f0c:	bl	1d100 <fputs@plt+0xbfec>
   23f10:	ldr	r1, [r4, #12]
   23f14:	mov	r0, r5
   23f18:	bl	23a00 <fputs@plt+0x128ec>
   23f1c:	ldr	r1, [r4, #16]
   23f20:	mov	r0, r5
   23f24:	bl	1d3a4 <fputs@plt+0xc290>
   23f28:	mov	r1, r4
   23f2c:	mov	r0, r5
   23f30:	pop	{r4, r5, r6, lr}
   23f34:	b	1d100 <fputs@plt+0xbfec>
   23f38:	push	{r4, r5, r6, r7, r8, lr}
   23f3c:	subs	r7, r1, #0
   23f40:	popeq	{r4, r5, r6, r7, r8, pc}
   23f44:	ldr	r3, [r7]
   23f48:	mov	r5, r0
   23f4c:	cmp	r3, #0
   23f50:	movgt	r4, r7
   23f54:	movgt	r6, #0
   23f58:	movgt	r8, #1
   23f5c:	ble	23f9c <fputs@plt+0x12e88>
   23f60:	ldr	r1, [r4, #12]
   23f64:	mov	r0, r5
   23f68:	bl	23aac <fputs@plt+0x12998>
   23f6c:	ldr	r1, [r4, #16]
   23f70:	mov	r2, r8
   23f74:	mov	r0, r5
   23f78:	bl	23944 <fputs@plt+0x12830>
   23f7c:	ldr	r1, [r4, #8]
   23f80:	mov	r0, r5
   23f84:	bl	1d100 <fputs@plt+0xbfec>
   23f88:	ldr	r3, [r7]
   23f8c:	add	r6, r6, #1
   23f90:	cmp	r3, r6
   23f94:	add	r4, r4, #16
   23f98:	bgt	23f60 <fputs@plt+0x12e4c>
   23f9c:	mov	r1, r7
   23fa0:	mov	r0, r5
   23fa4:	pop	{r4, r5, r6, r7, r8, lr}
   23fa8:	b	1d100 <fputs@plt+0xbfec>
   23fac:	push	{r4, r5, r6, lr}
   23fb0:	subs	r5, r1, #0
   23fb4:	popeq	{r4, r5, r6, pc}
   23fb8:	ldr	r6, [r5, #28]
   23fbc:	mov	r4, r0
   23fc0:	ldr	r1, [r6, #16]
   23fc4:	bl	23a00 <fputs@plt+0x128ec>
   23fc8:	ldr	r1, [r6, #20]
   23fcc:	mov	r0, r4
   23fd0:	bl	23aac <fputs@plt+0x12998>
   23fd4:	ldr	r1, [r6, #8]
   23fd8:	mov	r0, r4
   23fdc:	mov	r2, #1
   23fe0:	bl	23944 <fputs@plt+0x12830>
   23fe4:	ldr	r1, [r5, #12]
   23fe8:	mov	r0, r4
   23fec:	bl	23a00 <fputs@plt+0x128ec>
   23ff0:	mov	r1, r5
   23ff4:	mov	r0, r4
   23ff8:	pop	{r4, r5, r6, lr}
   23ffc:	b	1d100 <fputs@plt+0xbfec>
   24000:	sub	r1, r1, #163	; 0xa3
   24004:	cmp	r1, #86	; 0x56
   24008:	addls	pc, pc, r1, lsl #2
   2400c:	b	241d0 <fputs@plt+0x130bc>
   24010:	b	2419c <fputs@plt+0x13088>
   24014:	b	241d0 <fputs@plt+0x130bc>
   24018:	b	241d0 <fputs@plt+0x130bc>
   2401c:	b	241d0 <fputs@plt+0x130bc>
   24020:	b	241d0 <fputs@plt+0x130bc>
   24024:	b	241d0 <fputs@plt+0x130bc>
   24028:	b	241d0 <fputs@plt+0x130bc>
   2402c:	b	241d0 <fputs@plt+0x130bc>
   24030:	b	241d0 <fputs@plt+0x130bc>
   24034:	b	2416c <fputs@plt+0x13058>
   24038:	b	2416c <fputs@plt+0x13058>
   2403c:	b	241d0 <fputs@plt+0x130bc>
   24040:	b	241d0 <fputs@plt+0x130bc>
   24044:	b	241d0 <fputs@plt+0x130bc>
   24048:	b	241b8 <fputs@plt+0x130a4>
   2404c:	b	241d0 <fputs@plt+0x130bc>
   24050:	b	241d0 <fputs@plt+0x130bc>
   24054:	b	241d0 <fputs@plt+0x130bc>
   24058:	b	241d0 <fputs@plt+0x130bc>
   2405c:	b	241d0 <fputs@plt+0x130bc>
   24060:	b	241d0 <fputs@plt+0x130bc>
   24064:	b	241d0 <fputs@plt+0x130bc>
   24068:	b	241d0 <fputs@plt+0x130bc>
   2406c:	b	241b8 <fputs@plt+0x130a4>
   24070:	b	241b8 <fputs@plt+0x130a4>
   24074:	b	241d0 <fputs@plt+0x130bc>
   24078:	b	241d0 <fputs@plt+0x130bc>
   2407c:	b	241d0 <fputs@plt+0x130bc>
   24080:	b	241d0 <fputs@plt+0x130bc>
   24084:	b	241d0 <fputs@plt+0x130bc>
   24088:	b	241c4 <fputs@plt+0x130b0>
   2408c:	b	2419c <fputs@plt+0x13088>
   24090:	b	2419c <fputs@plt+0x13088>
   24094:	b	24178 <fputs@plt+0x13064>
   24098:	b	241d0 <fputs@plt+0x130bc>
   2409c:	b	241d0 <fputs@plt+0x130bc>
   240a0:	b	241b8 <fputs@plt+0x130a4>
   240a4:	b	241c4 <fputs@plt+0x130b0>
   240a8:	b	2416c <fputs@plt+0x13058>
   240ac:	b	241b8 <fputs@plt+0x130a4>
   240b0:	b	2416c <fputs@plt+0x13058>
   240b4:	b	241b8 <fputs@plt+0x130a4>
   240b8:	b	241d0 <fputs@plt+0x130bc>
   240bc:	b	2419c <fputs@plt+0x13088>
   240c0:	b	241b8 <fputs@plt+0x130a4>
   240c4:	b	241b8 <fputs@plt+0x130a4>
   240c8:	b	241b8 <fputs@plt+0x130a4>
   240cc:	b	241d0 <fputs@plt+0x130bc>
   240d0:	b	241c4 <fputs@plt+0x130b0>
   240d4:	b	241c4 <fputs@plt+0x130b0>
   240d8:	b	241d0 <fputs@plt+0x130bc>
   240dc:	b	241d0 <fputs@plt+0x130bc>
   240e0:	b	2416c <fputs@plt+0x13058>
   240e4:	b	24184 <fputs@plt+0x13070>
   240e8:	b	24184 <fputs@plt+0x13070>
   240ec:	b	241b8 <fputs@plt+0x130a4>
   240f0:	b	241d0 <fputs@plt+0x130bc>
   240f4:	b	24184 <fputs@plt+0x13070>
   240f8:	b	241d0 <fputs@plt+0x130bc>
   240fc:	b	241d0 <fputs@plt+0x130bc>
   24100:	b	241d0 <fputs@plt+0x130bc>
   24104:	b	2416c <fputs@plt+0x13058>
   24108:	b	241b8 <fputs@plt+0x130a4>
   2410c:	b	2416c <fputs@plt+0x13058>
   24110:	b	241d0 <fputs@plt+0x130bc>
   24114:	b	241d0 <fputs@plt+0x130bc>
   24118:	b	241d0 <fputs@plt+0x130bc>
   2411c:	b	241d0 <fputs@plt+0x130bc>
   24120:	b	24190 <fputs@plt+0x1307c>
   24124:	b	241d0 <fputs@plt+0x130bc>
   24128:	b	241ac <fputs@plt+0x13098>
   2412c:	b	241d0 <fputs@plt+0x130bc>
   24130:	b	2416c <fputs@plt+0x13058>
   24134:	b	24190 <fputs@plt+0x1307c>
   24138:	b	241d0 <fputs@plt+0x130bc>
   2413c:	b	241d0 <fputs@plt+0x130bc>
   24140:	b	241d0 <fputs@plt+0x130bc>
   24144:	b	2416c <fputs@plt+0x13058>
   24148:	b	241d0 <fputs@plt+0x130bc>
   2414c:	b	241d0 <fputs@plt+0x130bc>
   24150:	b	241d0 <fputs@plt+0x130bc>
   24154:	b	241d0 <fputs@plt+0x130bc>
   24158:	b	241d0 <fputs@plt+0x130bc>
   2415c:	b	241d0 <fputs@plt+0x130bc>
   24160:	b	241d0 <fputs@plt+0x130bc>
   24164:	b	241d0 <fputs@plt+0x130bc>
   24168:	b	24178 <fputs@plt+0x13064>
   2416c:	ldr	r1, [r2]
   24170:	ldr	r0, [r0]
   24174:	b	23a00 <fputs@plt+0x128ec>
   24178:	ldr	r1, [r2]
   2417c:	ldr	r0, [r0]
   24180:	b	23f38 <fputs@plt+0x12e24>
   24184:	ldr	r1, [r2]
   24188:	ldr	r0, [r0]
   2418c:	b	1d3a4 <fputs@plt+0xc290>
   24190:	ldr	r1, [r2]
   24194:	ldr	r0, [r0]
   24198:	b	23e7c <fputs@plt+0x12d68>
   2419c:	ldr	r1, [r2]
   241a0:	ldr	r0, [r0]
   241a4:	mov	r2, #1
   241a8:	b	23944 <fputs@plt+0x12830>
   241ac:	ldr	r1, [r3]
   241b0:	ldr	r0, [r0]
   241b4:	b	1d3a4 <fputs@plt+0xc290>
   241b8:	ldr	r1, [r2]
   241bc:	ldr	r0, [r0]
   241c0:	b	23aac <fputs@plt+0x12998>
   241c4:	ldr	r1, [r2]
   241c8:	ldr	r0, [r0]
   241cc:	b	23860 <fputs@plt+0x1274c>
   241d0:	bx	lr
   241d4:	add	r3, r0, #8
   241d8:	push	{r4, r5, r6, r7, r8, lr}
   241dc:	mov	r6, r0
   241e0:	ldm	r3, {r0, r1, r2, r3}
   241e4:	sub	sp, sp, #32
   241e8:	add	ip, r6, #40	; 0x28
   241ec:	add	r8, sp, #16
   241f0:	stm	sp, {r0, r1, r2, r3}
   241f4:	mov	r5, #0
   241f8:	ldm	ip, {r0, r1, r2, r3}
   241fc:	mov	r7, sp
   24200:	str	r5, [r6, #48]	; 0x30
   24204:	str	r5, [r6, #44]	; 0x2c
   24208:	stm	r8, {r0, r1, r2, r3}
   2420c:	add	r0, r6, #24
   24210:	str	r5, [r6, #40]	; 0x28
   24214:	str	r5, [r6, #52]	; 0x34
   24218:	bl	1ce18 <fputs@plt+0xbd04>
   2421c:	ldr	r4, [sp, #24]
   24220:	cmp	r4, r5
   24224:	beq	24240 <fputs@plt+0x1312c>
   24228:	ldr	r1, [r4, #8]
   2422c:	mov	r0, r5
   24230:	bl	23ee0 <fputs@plt+0x12dcc>
   24234:	ldr	r4, [r4]
   24238:	cmp	r4, #0
   2423c:	bne	24228 <fputs@plt+0x13114>
   24240:	mov	r0, r8
   24244:	bl	1ce18 <fputs@plt+0xbd04>
   24248:	ldr	r4, [sp, #8]
   2424c:	mov	r5, #0
   24250:	cmp	r4, r5
   24254:	str	r5, [r6, #16]
   24258:	str	r5, [r6, #12]
   2425c:	str	r5, [r6, #8]
   24260:	str	r5, [r6, #20]
   24264:	beq	24280 <fputs@plt+0x1316c>
   24268:	ldr	r1, [r4, #8]
   2426c:	mov	r0, r5
   24270:	bl	236d0 <fputs@plt+0x125bc>
   24274:	ldr	r4, [r4]
   24278:	cmp	r4, #0
   2427c:	bne	24268 <fputs@plt+0x13154>
   24280:	mov	r0, r7
   24284:	bl	1ce18 <fputs@plt+0xbd04>
   24288:	add	r0, r6, #56	; 0x38
   2428c:	bl	1ce18 <fputs@plt+0xbd04>
   24290:	ldrh	r3, [r6, #78]	; 0x4e
   24294:	mov	r2, #0
   24298:	str	r2, [r6, #72]	; 0x48
   2429c:	tst	r3, #1
   242a0:	beq	242b8 <fputs@plt+0x131a4>
   242a4:	ldr	r2, [r6, #4]
   242a8:	bic	r3, r3, #1
   242ac:	add	r2, r2, #1
   242b0:	strh	r3, [r6, #78]	; 0x4e
   242b4:	str	r2, [r6, #4]
   242b8:	add	sp, sp, #32
   242bc:	pop	{r4, r5, r6, r7, r8, pc}
   242c0:	ldr	ip, [r0, #20]
   242c4:	push	{r4, r5, r6, lr}
   242c8:	cmp	ip, #0
   242cc:	mov	r5, r0
   242d0:	ble	24330 <fputs@plt+0x1321c>
   242d4:	ldr	r3, [r0, #16]
   242d8:	mov	r2, r3
   242dc:	add	lr, r3, ip, lsl #4
   242e0:	ldr	r1, [r2, #4]
   242e4:	add	r2, r2, #16
   242e8:	cmp	r1, #0
   242ec:	ldrne	r0, [r1, #4]
   242f0:	ldrne	r1, [r1]
   242f4:	strne	r1, [r0, #4]
   242f8:	cmp	lr, r2
   242fc:	bne	242e0 <fputs@plt+0x131cc>
   24300:	mov	r4, #0
   24304:	b	2430c <fputs@plt+0x131f8>
   24308:	ldr	r3, [r5, #16]
   2430c:	add	r3, r3, r4, lsl #4
   24310:	add	r4, r4, #1
   24314:	ldr	r3, [r3, #12]
   24318:	subs	r0, r3, #0
   2431c:	beq	24328 <fputs@plt+0x13214>
   24320:	bl	241d4 <fputs@plt+0x130c0>
   24324:	ldr	ip, [r5, #20]
   24328:	cmp	ip, r4
   2432c:	bgt	24308 <fputs@plt+0x131f4>
   24330:	ldr	r3, [r5, #24]
   24334:	mov	r0, r5
   24338:	bic	r3, r3, #2
   2433c:	str	r3, [r5, #24]
   24340:	bl	1d448 <fputs@plt+0xc334>
   24344:	mov	r0, r5
   24348:	pop	{r4, r5, r6, lr}
   2434c:	b	210f8 <fputs@plt+0xffe4>
   24350:	ldr	r3, [r0, #16]
   24354:	push	{r4, r5, r6, lr}
   24358:	add	r3, r3, r1, lsl #4
   2435c:	mov	r4, r1
   24360:	mov	r5, r0
   24364:	ldr	r0, [r3, #12]
   24368:	bl	241d4 <fputs@plt+0x130c0>
   2436c:	cmp	r4, #1
   24370:	popeq	{r4, r5, r6, pc}
   24374:	ldr	r3, [r5, #16]
   24378:	pop	{r4, r5, r6, lr}
   2437c:	ldr	r0, [r3, #28]
   24380:	b	241d4 <fputs@plt+0x130c0>
   24384:	push	{r4, lr}
   24388:	mov	r1, r3
   2438c:	mov	r4, r0
   24390:	mov	r0, r2
   24394:	bl	232d8 <fputs@plt+0x121c4>
   24398:	subs	r1, r0, #0
   2439c:	beq	243a8 <fputs@plt+0x13294>
   243a0:	mov	r0, r1
   243a4:	pop	{r4, pc}
   243a8:	ldr	r3, [r4, #68]	; 0x44
   243ac:	bic	r3, r3, #-16777216	; 0xff000000
   243b0:	bic	r3, r3, #255	; 0xff
   243b4:	cmp	r3, #0
   243b8:	bne	243a0 <fputs@plt+0x1328c>
   243bc:	mov	r0, r4
   243c0:	bl	1d7c4 <fputs@plt+0xc6b0>
   243c4:	b	243a0 <fputs@plt+0x1328c>
   243c8:	ldr	r1, [r0, #256]	; 0x100
   243cc:	cmp	r1, #0
   243d0:	bne	24404 <fputs@plt+0x132f0>
   243d4:	add	r1, r0, #260	; 0x104
   243d8:	push	{r4, r5, lr}
   243dc:	mov	r5, #0
   243e0:	ldrh	r4, [r1]
   243e4:	cmp	r5, r3
   243e8:	cmpeq	r4, r2
   243ec:	bcs	24414 <fputs@plt+0x13300>
   243f0:	ldr	r1, [r0, #276]	; 0x114
   243f4:	add	r1, r1, #1
   243f8:	str	r1, [r0, #276]	; 0x114
   243fc:	pop	{r4, r5, lr}
   24400:	b	24384 <fputs@plt+0x13270>
   24404:	ldrb	r1, [r0, #69]	; 0x45
   24408:	cmp	r1, #0
   2440c:	bne	24460 <fputs@plt+0x1334c>
   24410:	b	24384 <fputs@plt+0x13270>
   24414:	ldr	r1, [r0, #284]	; 0x11c
   24418:	cmp	r1, #0
   2441c:	beq	24468 <fputs@plt+0x13354>
   24420:	ldr	r3, [r0, #264]	; 0x108
   24424:	ldr	r2, [r0, #272]	; 0x110
   24428:	ldr	lr, [r0, #268]	; 0x10c
   2442c:	ldr	ip, [r1]
   24430:	add	r3, r3, #1
   24434:	add	r2, r2, #1
   24438:	cmp	r3, lr
   2443c:	str	r3, [r0, #264]	; 0x108
   24440:	str	ip, [r0, #284]	; 0x11c
   24444:	str	r2, [r0, #272]	; 0x110
   24448:	ble	24458 <fputs@plt+0x13344>
   2444c:	str	r3, [r0, #268]	; 0x10c
   24450:	mov	r0, r1
   24454:	pop	{r4, r5, pc}
   24458:	mov	r0, r1
   2445c:	pop	{r4, r5, pc}
   24460:	mov	r0, #0
   24464:	bx	lr
   24468:	ldr	r1, [r0, #280]	; 0x118
   2446c:	add	r1, r1, #1
   24470:	str	r1, [r0, #280]	; 0x118
   24474:	b	243fc <fputs@plt+0x132e8>
   24478:	push	{r4, r5, r6, r7, r8, lr}
   2447c:	subs	r6, r1, #0
   24480:	beq	244bc <fputs@plt+0x133a8>
   24484:	mov	r4, r2
   24488:	adds	r2, r2, #1
   2448c:	mov	r5, r3
   24490:	adc	r3, r3, #0
   24494:	bl	243c8 <fputs@plt+0x132b4>
   24498:	subs	r7, r0, #0
   2449c:	beq	244b4 <fputs@plt+0x133a0>
   244a0:	mov	r1, r6
   244a4:	mov	r2, r4
   244a8:	bl	10f7c <memcpy@plt>
   244ac:	mov	r3, #0
   244b0:	strb	r3, [r7, r4]
   244b4:	mov	r0, r7
   244b8:	pop	{r4, r5, r6, r7, r8, pc}
   244bc:	mov	r7, r6
   244c0:	b	244b4 <fputs@plt+0x133a0>
   244c4:	push	{r4, r5, r6, r7, r8, lr}
   244c8:	mov	r5, r1
   244cc:	ldrsb	r1, [r1, #1]
   244d0:	mov	r7, r0
   244d4:	mov	r6, r2
   244d8:	cmp	r1, #0
   244dc:	mov	r4, r3
   244e0:	bne	2452c <fputs@plt+0x13418>
   244e4:	cmp	r4, #0
   244e8:	blt	24548 <fputs@plt+0x13434>
   244ec:	movne	r2, r4
   244f0:	asrne	r3, r2, #31
   244f4:	bne	24510 <fputs@plt+0x133fc>
   244f8:	cmp	r6, #0
   244fc:	beq	2457c <fputs@plt+0x13468>
   24500:	mov	r0, r6
   24504:	bl	10f58 <strlen@plt>
   24508:	bic	r2, r0, #-1073741824	; 0xc0000000
   2450c:	asr	r3, r2, #31
   24510:	mov	r1, r6
   24514:	ldr	r0, [r7]
   24518:	bl	24478 <fputs@plt+0x13364>
   2451c:	mvn	r3, #0
   24520:	strb	r3, [r5, #1]
   24524:	str	r0, [r5, #16]
   24528:	pop	{r4, r5, r6, r7, r8, pc}
   2452c:	ldr	r2, [r5, #16]
   24530:	ldr	r0, [r0]
   24534:	bl	22590 <fputs@plt+0x1147c>
   24538:	mov	r3, #0
   2453c:	strb	r3, [r5, #1]
   24540:	str	r3, [r5, #16]
   24544:	b	244e4 <fputs@plt+0x133d0>
   24548:	ldr	r1, [r7, #4]
   2454c:	mov	r3, r4
   24550:	sub	r1, r5, r1
   24554:	mov	r2, r6
   24558:	asr	r1, r1, #2
   2455c:	mov	r0, r7
   24560:	add	ip, r1, r1, lsl #1
   24564:	pop	{r4, r5, r6, r7, r8, lr}
   24568:	add	ip, ip, ip, lsl #4
   2456c:	add	ip, ip, ip, lsl #8
   24570:	add	ip, ip, ip, lsl #16
   24574:	add	r1, r1, ip, lsl #2
   24578:	b	24588 <fputs@plt+0x13474>
   2457c:	mov	r2, #0
   24580:	mov	r3, #0
   24584:	b	24510 <fputs@plt+0x133fc>
   24588:	ldr	ip, [r0]
   2458c:	push	{r4, lr}
   24590:	ldrb	lr, [ip, #69]	; 0x45
   24594:	cmp	lr, #0
   24598:	beq	245b4 <fputs@plt+0x134a0>
   2459c:	cmn	r3, #10
   245a0:	popeq	{r4, pc}
   245a4:	mov	r1, r3
   245a8:	mov	r0, ip
   245ac:	pop	{r4, lr}
   245b0:	b	22590 <fputs@plt+0x1147c>
   245b4:	cmp	r1, #0
   245b8:	mov	r4, r2
   245bc:	ldrlt	r2, [r0, #32]
   245c0:	sublt	r1, r2, #1
   245c4:	cmp	r3, #0
   245c8:	add	r2, r1, r1, lsl #2
   245cc:	ldr	r1, [r0, #4]
   245d0:	add	r1, r1, r2, lsl #2
   245d4:	bge	24610 <fputs@plt+0x134fc>
   245d8:	ldrsb	r2, [r1, #1]
   245dc:	cmp	r2, #0
   245e0:	bne	24610 <fputs@plt+0x134fc>
   245e4:	cmn	r3, #14
   245e8:	beq	2461c <fputs@plt+0x13508>
   245ec:	cmp	r4, #0
   245f0:	popeq	{r4, pc}
   245f4:	cmn	r3, #10
   245f8:	str	r4, [r1, #16]
   245fc:	strb	r3, [r1, #1]
   24600:	ldreq	r3, [r4, #12]
   24604:	addeq	r3, r3, #1
   24608:	streq	r3, [r4, #12]
   2460c:	pop	{r4, pc}
   24610:	mov	r2, r4
   24614:	pop	{r4, lr}
   24618:	b	244c4 <fputs@plt+0x133b0>
   2461c:	str	r4, [r1, #16]
   24620:	strb	r3, [r1, #1]
   24624:	pop	{r4, pc}
   24628:	cmp	r1, #0
   2462c:	push	{r4, lr}
   24630:	beq	24650 <fputs@plt+0x1353c>
   24634:	ldm	r1, {r1, r2}
   24638:	mov	r3, #0
   2463c:	bl	24478 <fputs@plt+0x13364>
   24640:	mov	r4, r0
   24644:	bl	164b0 <fputs@plt+0x539c>
   24648:	mov	r0, r4
   2464c:	pop	{r4, pc}
   24650:	mov	r4, r1
   24654:	b	24648 <fputs@plt+0x13534>
   24658:	push	{r4, r5, r6, lr}
   2465c:	subs	r5, r1, #0
   24660:	popeq	{r4, r5, r6, pc}
   24664:	ldr	r4, [r5]
   24668:	cmp	r4, #0
   2466c:	pople	{r4, r5, r6, pc}
   24670:	ldr	r1, [r2, #4]
   24674:	sub	r4, r4, #1
   24678:	cmp	r1, #1
   2467c:	beq	246c0 <fputs@plt+0x135ac>
   24680:	mov	r1, r2
   24684:	ldr	r0, [r0]
   24688:	bl	24628 <fputs@plt+0x13514>
   2468c:	add	r3, r4, r4, lsl #3
   24690:	add	r4, r4, #1
   24694:	add	r3, r5, r3, lsl #3
   24698:	add	r4, r4, r4, lsl #3
   2469c:	str	r0, [r5, r4, lsl #3]
   246a0:	ldrb	r2, [r3, #45]	; 0x2d
   246a4:	cmp	r0, #0
   246a8:	movne	r0, #2
   246ac:	moveq	r0, #0
   246b0:	bic	r2, r2, #2
   246b4:	orr	r0, r0, r2
   246b8:	strb	r0, [r3, #45]	; 0x2d
   246bc:	pop	{r4, r5, r6, pc}
   246c0:	ldr	r1, [r2]
   246c4:	cmp	r1, #0
   246c8:	bne	24680 <fputs@plt+0x1356c>
   246cc:	add	r4, r4, r4, lsl #3
   246d0:	add	r3, r5, r4, lsl #3
   246d4:	ldrb	r2, [r3, #45]	; 0x2d
   246d8:	orr	r2, r2, #1
   246dc:	strb	r2, [r3, #45]	; 0x2d
   246e0:	pop	{r4, r5, r6, pc}
   246e4:	cmp	r1, #0
   246e8:	bxeq	lr
   246ec:	ldr	ip, [r1]
   246f0:	push	{r4, r5, r6, lr}
   246f4:	mov	lr, r2
   246f8:	add	ip, ip, ip, lsl #2
   246fc:	ldr	r5, [r1, #4]
   24700:	lsl	ip, ip, #2
   24704:	mov	r4, r3
   24708:	sub	ip, ip, #20
   2470c:	ldr	r0, [r0]
   24710:	ldr	r2, [r2, #4]
   24714:	ldr	r1, [lr]
   24718:	mov	r3, #0
   2471c:	add	r5, r5, ip
   24720:	bl	24478 <fputs@plt+0x13364>
   24724:	cmp	r4, #0
   24728:	cmpne	r0, #0
   2472c:	str	r0, [r5, #4]
   24730:	popeq	{r4, r5, r6, pc}
   24734:	pop	{r4, r5, r6, lr}
   24738:	b	164b0 <fputs@plt+0x539c>
   2473c:	push	{r4, r5, r6, lr}
   24740:	mov	r4, r2
   24744:	add	r2, r2, r2, lsr #31
   24748:	mov	r5, r1
   2474c:	asr	r2, r2, #1
   24750:	add	r2, r2, #1
   24754:	asr	r3, r2, #31
   24758:	bl	243c8 <fputs@plt+0x132b4>
   2475c:	cmp	r0, #0
   24760:	popeq	{r4, r5, r6, pc}
   24764:	sub	ip, r4, #1
   24768:	cmp	ip, #0
   2476c:	ble	247d8 <fputs@plt+0x136c4>
   24770:	mov	r1, #0
   24774:	mov	r3, r5
   24778:	ldrb	r2, [r3, r1]!
   2477c:	ldrb	r3, [r3, #1]
   24780:	asr	r6, r2, #6
   24784:	and	r6, r6, #1
   24788:	asr	lr, r3, #6
   2478c:	and	lr, lr, #1
   24790:	add	r2, r2, r6, lsl #3
   24794:	add	r3, r3, lr, lsl #3
   24798:	add	r2, r2, r6
   2479c:	add	r3, r3, lr
   247a0:	and	r2, r2, #15
   247a4:	and	r3, r3, #15
   247a8:	orr	r3, r3, r2, lsl #4
   247ac:	strb	r3, [r0, r1, asr #1]
   247b0:	add	r1, r1, #2
   247b4:	cmp	ip, r1
   247b8:	bgt	24774 <fputs@plt+0x13660>
   247bc:	sub	r3, r4, #2
   247c0:	bic	r3, r3, #1
   247c4:	add	r3, r3, #2
   247c8:	asr	r3, r3, #1
   247cc:	mov	r2, #0
   247d0:	strb	r2, [r0, r3]
   247d4:	pop	{r4, r5, r6, pc}
   247d8:	mov	r3, #0
   247dc:	b	247cc <fputs@plt+0x136b8>
   247e0:	push	{r4, r5, r6, r7, r8, lr}
   247e4:	sub	sp, sp, #8
   247e8:	mov	r5, #0
   247ec:	subs	r6, r2, #0
   247f0:	mov	r7, r1
   247f4:	str	r5, [sp, #4]
   247f8:	beq	24938 <fputs@plt+0x13824>
   247fc:	cmp	r1, #132	; 0x84
   24800:	mov	r8, r3
   24804:	mov	r4, r0
   24808:	beq	248c0 <fputs@plt+0x137ac>
   2480c:	ldr	r1, [r6, #4]
   24810:	mov	r0, r4
   24814:	add	r2, r1, #49	; 0x31
   24818:	mov	r3, #0
   2481c:	add	r5, r1, #1
   24820:	bl	243c8 <fputs@plt+0x132b4>
   24824:	subs	r4, r0, #0
   24828:	beq	2492c <fputs@plt+0x13818>
   2482c:	mov	r2, #48	; 0x30
   24830:	mov	r1, #0
   24834:	bl	10ee0 <memset@plt>
   24838:	mvn	r3, #0
   2483c:	cmp	r5, #0
   24840:	strb	r7, [r4]
   24844:	strh	r3, [r4, #34]	; 0x22
   24848:	beq	24910 <fputs@plt+0x137fc>
   2484c:	add	r3, r4, #48	; 0x30
   24850:	str	r3, [r4, #8]
   24854:	ldr	r2, [r6, #4]
   24858:	cmp	r2, #0
   2485c:	bne	24968 <fputs@plt+0x13854>
   24860:	mov	r1, #0
   24864:	cmp	r8, #0
   24868:	cmpne	r5, #2
   2486c:	strb	r1, [r3, r2]
   24870:	ble	24924 <fputs@plt+0x13810>
   24874:	ldr	r3, [r6]
   24878:	ldrb	r5, [r3]
   2487c:	cmp	r5, #39	; 0x27
   24880:	beq	24980 <fputs@plt+0x1386c>
   24884:	cmp	r5, #91	; 0x5b
   24888:	cmpne	r5, #34	; 0x22
   2488c:	moveq	r3, #1
   24890:	movne	r3, #0
   24894:	cmp	r5, #96	; 0x60
   24898:	orreq	r3, r3, #1
   2489c:	cmp	r3, r1
   248a0:	beq	24924 <fputs@plt+0x13810>
   248a4:	ldr	r0, [r4, #8]
   248a8:	bl	164b0 <fputs@plt+0x539c>
   248ac:	cmp	r5, #34	; 0x22
   248b0:	ldreq	r3, [r4, #4]
   248b4:	orreq	r3, r3, #64	; 0x40
   248b8:	streq	r3, [r4, #4]
   248bc:	b	24924 <fputs@plt+0x13810>
   248c0:	ldr	r0, [r6]
   248c4:	cmp	r0, #0
   248c8:	beq	2480c <fputs@plt+0x136f8>
   248cc:	add	r1, sp, #4
   248d0:	bl	170c0 <fputs@plt+0x5fac>
   248d4:	cmp	r0, #0
   248d8:	beq	2480c <fputs@plt+0x136f8>
   248dc:	mov	r0, r4
   248e0:	mov	r2, #48	; 0x30
   248e4:	mov	r3, #0
   248e8:	bl	243c8 <fputs@plt+0x132b4>
   248ec:	subs	r4, r0, #0
   248f0:	beq	2492c <fputs@plt+0x13818>
   248f4:	mov	r2, #48	; 0x30
   248f8:	mov	r1, r5
   248fc:	bl	10ee0 <memset@plt>
   24900:	mvn	r2, #123	; 0x7b
   24904:	mvn	r3, #0
   24908:	strb	r2, [r4]
   2490c:	strh	r3, [r4, #34]	; 0x22
   24910:	ldr	r3, [r4, #4]
   24914:	ldr	r2, [sp, #4]
   24918:	orr	r3, r3, #1024	; 0x400
   2491c:	str	r3, [r4, #4]
   24920:	str	r2, [r4, #8]
   24924:	mov	r3, #1
   24928:	str	r3, [r4, #24]
   2492c:	mov	r0, r4
   24930:	add	sp, sp, #8
   24934:	pop	{r4, r5, r6, r7, r8, pc}
   24938:	mov	r2, #48	; 0x30
   2493c:	mov	r3, #0
   24940:	bl	243c8 <fputs@plt+0x132b4>
   24944:	subs	r4, r0, #0
   24948:	beq	2492c <fputs@plt+0x13818>
   2494c:	mov	r1, r6
   24950:	mov	r2, #48	; 0x30
   24954:	bl	10ee0 <memset@plt>
   24958:	mvn	r3, #0
   2495c:	strb	r7, [r4]
   24960:	strh	r3, [r4, #34]	; 0x22
   24964:	b	24924 <fputs@plt+0x13810>
   24968:	mov	r0, r3
   2496c:	ldr	r1, [r6]
   24970:	bl	10f7c <memcpy@plt>
   24974:	ldr	r2, [r6, #4]
   24978:	mov	r3, r0
   2497c:	b	24860 <fputs@plt+0x1374c>
   24980:	ldr	r0, [r4, #8]
   24984:	bl	164b0 <fputs@plt+0x539c>
   24988:	b	24924 <fputs@plt+0x13810>
   2498c:	push	{r4, r5, r6, r7, r8, lr}
   24990:	subs	r6, r1, #0
   24994:	beq	24a3c <fputs@plt+0x13928>
   24998:	cmp	r2, #0
   2499c:	beq	24a30 <fputs@plt+0x1391c>
   249a0:	mov	r5, r0
   249a4:	mov	r0, r6
   249a8:	mov	r4, r2
   249ac:	bl	1fd68 <fputs@plt+0xec54>
   249b0:	cmp	r0, #0
   249b4:	bne	249c8 <fputs@plt+0x138b4>
   249b8:	mov	r0, r4
   249bc:	bl	1fd68 <fputs@plt+0xec54>
   249c0:	subs	r3, r0, #0
   249c4:	beq	24a00 <fputs@plt+0x138ec>
   249c8:	mov	r1, r6
   249cc:	mov	r0, r5
   249d0:	bl	23a00 <fputs@plt+0x128ec>
   249d4:	mov	r1, r4
   249d8:	mov	r0, r5
   249dc:	bl	23a00 <fputs@plt+0x128ec>
   249e0:	ldr	r2, [pc, #96]	; 24a48 <fputs@plt+0x13934>
   249e4:	mov	r0, r5
   249e8:	add	r2, pc, r2
   249ec:	add	r2, r2, #424	; 0x1a8
   249f0:	mov	r3, #0
   249f4:	mov	r1, #132	; 0x84
   249f8:	pop	{r4, r5, r6, r7, r8, lr}
   249fc:	b	247e0 <fputs@plt+0x136cc>
   24a00:	mov	r2, r3
   24a04:	mov	r1, #72	; 0x48
   24a08:	mov	r0, r5
   24a0c:	bl	247e0 <fputs@plt+0x136cc>
   24a10:	mov	r3, r4
   24a14:	mov	r2, r6
   24a18:	mov	r7, r0
   24a1c:	mov	r1, r0
   24a20:	mov	r0, r5
   24a24:	bl	23c88 <fputs@plt+0x12b74>
   24a28:	mov	r0, r7
   24a2c:	pop	{r4, r5, r6, r7, r8, pc}
   24a30:	mov	r7, r6
   24a34:	mov	r0, r7
   24a38:	pop	{r4, r5, r6, r7, r8, pc}
   24a3c:	mov	r7, r2
   24a40:	mov	r0, r7
   24a44:	pop	{r4, r5, r6, r7, r8, pc}
   24a48:	andeq	r4, r8, r0, asr ip
   24a4c:	push	{r4, r5, r6, lr}
   24a50:	mov	r6, r3
   24a54:	mov	r3, #0
   24a58:	mov	r5, r1
   24a5c:	mov	r4, r2
   24a60:	mov	r1, #152	; 0x98
   24a64:	mov	r2, r3
   24a68:	bl	247e0 <fputs@plt+0x136cc>
   24a6c:	cmp	r0, #0
   24a70:	popeq	{r4, r5, r6, pc}
   24a74:	add	r4, r4, r4, lsl #3
   24a78:	add	r1, r5, r4, lsl #3
   24a7c:	ldr	r3, [r1, #24]
   24a80:	ldr	r2, [r1, #52]	; 0x34
   24a84:	str	r3, [r0, #44]	; 0x2c
   24a88:	ldrsh	r3, [r3, #32]
   24a8c:	str	r2, [r0, #28]
   24a90:	cmp	r3, r6
   24a94:	mvneq	r3, #0
   24a98:	strheq	r3, [r0, #32]
   24a9c:	beq	24ad8 <fputs@plt+0x139c4>
   24aa0:	cmp	r6, #63	; 0x3f
   24aa4:	movlt	ip, r6
   24aa8:	movge	ip, #63	; 0x3f
   24aac:	mov	lr, #1
   24ab0:	sub	r3, ip, #32
   24ab4:	lsl	r4, lr, ip
   24ab8:	lsl	r5, lr, r3
   24abc:	rsb	r3, ip, #32
   24ac0:	strh	r6, [r0, #32]
   24ac4:	orr	r5, r5, lr, lsr r3
   24ac8:	ldrd	r2, [r1, #64]	; 0x40
   24acc:	orr	r2, r2, r4
   24ad0:	orr	r3, r3, r5
   24ad4:	strd	r2, [r1, #64]	; 0x40
   24ad8:	ldr	r3, [r0, #4]
   24adc:	orr	r3, r3, #4
   24ae0:	str	r3, [r0, #4]
   24ae4:	pop	{r4, r5, r6, pc}
   24ae8:	push	{r4, r5, lr}
   24aec:	sub	sp, sp, #12
   24af0:	cmp	r2, #0
   24af4:	str	r2, [sp]
   24af8:	mov	r4, r0
   24afc:	mov	r5, r1
   24b00:	beq	24b30 <fputs@plt+0x13a1c>
   24b04:	mov	r0, r2
   24b08:	bl	10f58 <strlen@plt>
   24b0c:	bic	ip, r0, #-1073741824	; 0xc0000000
   24b10:	mov	r1, r5
   24b14:	mov	r0, r4
   24b18:	mov	r3, #0
   24b1c:	mov	r2, sp
   24b20:	str	ip, [sp, #4]
   24b24:	bl	247e0 <fputs@plt+0x136cc>
   24b28:	add	sp, sp, #12
   24b2c:	pop	{r4, r5, pc}
   24b30:	mov	ip, r2
   24b34:	b	24b10 <fputs@plt+0x139fc>
   24b38:	push	{r4, r5, lr}
   24b3c:	sub	sp, sp, #12
   24b40:	cmp	r2, #0
   24b44:	str	r2, [sp]
   24b48:	mov	r4, r1
   24b4c:	beq	24b6c <fputs@plt+0x13a58>
   24b50:	mov	r5, r0
   24b54:	mov	r0, r2
   24b58:	bl	10f58 <strlen@plt>
   24b5c:	bic	r0, r0, #-1073741824	; 0xc0000000
   24b60:	cmp	r0, #0
   24b64:	str	r0, [sp, #4]
   24b68:	bne	24b78 <fputs@plt+0x13a64>
   24b6c:	mov	r0, r4
   24b70:	add	sp, sp, #12
   24b74:	pop	{r4, r5, pc}
   24b78:	ldr	r0, [r5]
   24b7c:	mov	r3, #0
   24b80:	mov	r2, sp
   24b84:	mov	r1, #95	; 0x5f
   24b88:	bl	247e0 <fputs@plt+0x136cc>
   24b8c:	cmp	r0, #0
   24b90:	beq	24b6c <fputs@plt+0x13a58>
   24b94:	ldr	r3, [r0, #4]
   24b98:	str	r4, [r0, #12]
   24b9c:	orr	r3, r3, #4352	; 0x1100
   24ba0:	str	r3, [r0, #4]
   24ba4:	add	sp, sp, #12
   24ba8:	pop	{r4, r5, pc}
   24bac:	push	{r4, r5, r6, r7, r8, r9, lr}
   24bb0:	mov	ip, #0
   24bb4:	ldr	r6, [r0]
   24bb8:	sub	sp, sp, #12
   24bbc:	mov	r5, r0
   24bc0:	mov	r9, r1
   24bc4:	mov	r8, r2
   24bc8:	mov	r4, r3
   24bcc:	mov	r0, r6
   24bd0:	mov	r3, ip
   24bd4:	mov	r2, sp
   24bd8:	mov	r1, #157	; 0x9d
   24bdc:	str	ip, [sp]
   24be0:	str	ip, [sp, #4]
   24be4:	ldrsh	r7, [sp, #40]	; 0x28
   24be8:	bl	247e0 <fputs@plt+0x136cc>
   24bec:	cmp	r0, #0
   24bf0:	beq	24c40 <fputs@plt+0x13b2c>
   24bf4:	cmp	r7, #0
   24bf8:	blt	24c48 <fputs@plt+0x13b34>
   24bfc:	ldrsh	r3, [r8]
   24c00:	cmp	r3, r7
   24c04:	beq	24c48 <fputs@plt+0x13b34>
   24c08:	ldr	r3, [r9]
   24c0c:	add	r4, r7, r4
   24c10:	add	r3, r3, r7, lsl #4
   24c14:	add	r4, r4, #1
   24c18:	str	r4, [r0, #28]
   24c1c:	ldrb	r2, [r3, #13]
   24c20:	mov	r1, r0
   24c24:	strb	r2, [r0, #1]
   24c28:	ldr	r2, [r3, #8]
   24c2c:	mov	r0, r5
   24c30:	cmp	r2, #0
   24c34:	ldreq	r3, [r6, #8]
   24c38:	ldreq	r2, [r3]
   24c3c:	bl	24b38 <fputs@plt+0x13a24>
   24c40:	add	sp, sp, #12
   24c44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24c48:	mov	r3, #68	; 0x44
   24c4c:	str	r4, [r0, #28]
   24c50:	strb	r3, [r0, #1]
   24c54:	add	sp, sp, #12
   24c58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24c5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24c60:	mov	r6, r0
   24c64:	ldr	r8, [r0, #12]
   24c68:	ldr	r3, [r0, #16]
   24c6c:	sub	sp, sp, #12
   24c70:	cmp	r8, r3
   24c74:	mov	r4, r1
   24c78:	mov	r9, r2
   24c7c:	bge	24d14 <fputs@plt+0x13c00>
   24c80:	add	r7, r8, r8, lsl #1
   24c84:	ldr	fp, [r6, #20]
   24c88:	lsl	r7, r7, #4
   24c8c:	add	r3, r8, #1
   24c90:	cmp	r4, #0
   24c94:	add	sl, fp, r7
   24c98:	str	r3, [r6, #12]
   24c9c:	beq	24ddc <fputs@plt+0x13cc8>
   24ca0:	ldr	r3, [r4, #4]
   24ca4:	tst	r3, #262144	; 0x40000
   24ca8:	moveq	r2, #1
   24cac:	mov	r5, r3
   24cb0:	strheq	r2, [sl, #16]
   24cb4:	moveq	r5, r3
   24cb8:	bne	24db8 <fputs@plt+0x13ca4>
   24cbc:	tst	r3, #4096	; 0x1000
   24cc0:	bne	24cd4 <fputs@plt+0x13bc0>
   24cc4:	b	24cf4 <fputs@plt+0x13be0>
   24cc8:	ldr	r5, [r4, #4]
   24ccc:	tst	r5, #4096	; 0x1000
   24cd0:	beq	24cf4 <fputs@plt+0x13be0>
   24cd4:	tst	r5, #262144	; 0x40000
   24cd8:	ldrne	r3, [r4, #20]
   24cdc:	ldreq	r4, [r4, #12]
   24ce0:	ldrne	r3, [r3, #4]
   24ce4:	ldrne	r4, [r3]
   24ce8:	cmp	r4, #0
   24cec:	bne	24cc8 <fputs@plt+0x13bb4>
   24cf0:	mov	r4, #0
   24cf4:	mvn	r3, #0
   24cf8:	str	r4, [fp, r7]
   24cfc:	strh	r9, [sl, #20]
   24d00:	str	r6, [sl, #24]
   24d04:	str	r3, [sl, #4]
   24d08:	mov	r0, r8
   24d0c:	add	sp, sp, #12
   24d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24d14:	ldr	r1, [r0]
   24d18:	add	r2, r3, r3, lsl #1
   24d1c:	ldr	r7, [r0, #20]
   24d20:	ldr	r1, [r1]
   24d24:	mov	r3, #0
   24d28:	lsl	r2, r2, #5
   24d2c:	ldr	r5, [r1]
   24d30:	mov	r0, r5
   24d34:	bl	243c8 <fputs@plt+0x132b4>
   24d38:	cmp	r0, #0
   24d3c:	str	r0, [r6, #20]
   24d40:	beq	24dec <fputs@plt+0x13cd8>
   24d44:	ldr	r2, [r6, #12]
   24d48:	mov	r1, r7
   24d4c:	add	r2, r2, r2, lsl #1
   24d50:	lsl	r2, r2, #4
   24d54:	bl	10f7c <memcpy@plt>
   24d58:	add	r3, r6, #24
   24d5c:	cmp	r7, r3
   24d60:	beq	24d70 <fputs@plt+0x13c5c>
   24d64:	mov	r1, r7
   24d68:	mov	r0, r5
   24d6c:	bl	1d100 <fputs@plt+0xbfec>
   24d70:	ldr	r1, [r6, #20]
   24d74:	mov	r0, r5
   24d78:	bl	1cd04 <fputs@plt+0xbbf0>
   24d7c:	ldr	r2, [pc, #136]	; 24e0c <fputs@plt+0x13cf8>
   24d80:	ldr	r3, [r6, #12]
   24d84:	ldr	r1, [r6, #20]
   24d88:	umull	r0, r2, r2, r0
   24d8c:	add	r0, r3, r3, lsl #1
   24d90:	lsr	r2, r2, #5
   24d94:	sub	r3, r2, r3
   24d98:	str	r2, [r6, #16]
   24d9c:	add	r3, r3, r3, lsl #1
   24da0:	add	r0, r1, r0, lsl #4
   24da4:	lsl	r2, r3, #4
   24da8:	mov	r1, #0
   24dac:	bl	10ee0 <memset@plt>
   24db0:	ldr	r8, [r6, #12]
   24db4:	b	24c80 <fputs@plt+0x13b6c>
   24db8:	ldr	r0, [r4, #28]
   24dbc:	str	r3, [sp, #4]
   24dc0:	asr	r1, r0, #31
   24dc4:	bl	174f8 <fputs@plt+0x63e4>
   24dc8:	ldr	r3, [sp, #4]
   24dcc:	sub	r0, r0, #268	; 0x10c
   24dd0:	sub	r0, r0, #2
   24dd4:	strh	r0, [sl, #16]
   24dd8:	b	24cbc <fputs@plt+0x13ba8>
   24ddc:	mov	r3, #1
   24de0:	strh	r3, [sl, #16]
   24de4:	mov	r4, #0
   24de8:	b	24cf4 <fputs@plt+0x13be0>
   24dec:	tst	r9, #1
   24df0:	beq	24e00 <fputs@plt+0x13cec>
   24df4:	mov	r1, r4
   24df8:	mov	r0, r5
   24dfc:	bl	23a00 <fputs@plt+0x128ec>
   24e00:	str	r7, [r6, #20]
   24e04:	mov	r8, #0
   24e08:	b	24d08 <fputs@plt+0x13bf4>
   24e0c:	bge	feacf8c0 <fputs@plt+0xfeabe7ac>
   24e10:	push	{r4, r5, r6, lr}
   24e14:	mov	r6, r0
   24e18:	mov	r5, r2
   24e1c:	cmp	r1, #0
   24e20:	beq	24e60 <fputs@plt+0x13d4c>
   24e24:	ldr	r3, [r1, #4]
   24e28:	mov	r4, r1
   24e2c:	tst	r3, #4096	; 0x1000
   24e30:	bne	24e44 <fputs@plt+0x13d30>
   24e34:	b	24e68 <fputs@plt+0x13d54>
   24e38:	ldr	r3, [r4, #4]
   24e3c:	tst	r3, #4096	; 0x1000
   24e40:	beq	24e68 <fputs@plt+0x13d54>
   24e44:	tst	r3, #262144	; 0x40000
   24e48:	ldrne	r3, [r4, #20]
   24e4c:	ldreq	r4, [r4, #12]
   24e50:	ldrne	r3, [r3, #4]
   24e54:	ldrne	r4, [r3]
   24e58:	cmp	r4, #0
   24e5c:	bne	24e38 <fputs@plt+0x13d24>
   24e60:	strb	r5, [r6, #8]
   24e64:	pop	{r4, r5, r6, pc}
   24e68:	strb	r5, [r6, #8]
   24e6c:	ldrb	r3, [r4]
   24e70:	cmp	r3, r5
   24e74:	bne	24e90 <fputs@plt+0x13d7c>
   24e78:	ldr	r1, [r4, #12]
   24e7c:	mov	r2, r5
   24e80:	mov	r0, r6
   24e84:	bl	24e10 <fputs@plt+0x13cfc>
   24e88:	ldr	r1, [r4, #16]
   24e8c:	b	24e1c <fputs@plt+0x13d08>
   24e90:	mov	r0, r6
   24e94:	mov	r2, #0
   24e98:	pop	{r4, r5, r6, lr}
   24e9c:	b	24c5c <fputs@plt+0x13b48>
   24ea0:	add	r2, r2, #7
   24ea4:	push	{r4, r5, r6, r7, r8, lr}
   24ea8:	bic	r4, r2, #7
   24eac:	mov	r3, #0
   24eb0:	lsl	r2, r4, #2
   24eb4:	mov	r5, r1
   24eb8:	mov	r7, r0
   24ebc:	bl	243c8 <fputs@plt+0x132b4>
   24ec0:	subs	r6, r0, #0
   24ec4:	beq	24f00 <fputs@plt+0x13dec>
   24ec8:	ldrh	r2, [r5, #44]	; 0x2c
   24ecc:	ldr	r1, [r5, #48]	; 0x30
   24ed0:	lsl	r2, r2, #2
   24ed4:	bl	10f7c <memcpy@plt>
   24ed8:	ldr	r1, [r5, #48]	; 0x30
   24edc:	add	r3, r5, #56	; 0x38
   24ee0:	cmp	r1, r3
   24ee4:	beq	24ef0 <fputs@plt+0x13ddc>
   24ee8:	mov	r0, r7
   24eec:	bl	1d100 <fputs@plt+0xbfec>
   24ef0:	str	r6, [r5, #48]	; 0x30
   24ef4:	strh	r4, [r5, #44]	; 0x2c
   24ef8:	mov	r0, #0
   24efc:	pop	{r4, r5, r6, r7, r8, pc}
   24f00:	mov	r0, #7
   24f04:	pop	{r4, r5, r6, r7, r8, pc}
   24f08:	cmp	r1, #0
   24f0c:	push	{r4, r5, r6, r7, r8, lr}
   24f10:	mov	r4, r2
   24f14:	sub	sp, sp, #8
   24f18:	beq	24f50 <fputs@plt+0x13e3c>
   24f1c:	ldrh	r3, [r2, #40]	; 0x28
   24f20:	cmp	r3, #0
   24f24:	bne	24f34 <fputs@plt+0x13e20>
   24f28:	mov	r0, #0
   24f2c:	add	sp, sp, #8
   24f30:	pop	{r4, r5, r6, r7, r8, pc}
   24f34:	ldrsh	lr, [r4, #22]
   24f38:	ldrsh	ip, [r4, #20]
   24f3c:	ldrd	r2, [r2]
   24f40:	mov	r0, r1
   24f44:	stm	sp, {ip, lr}
   24f48:	bl	19e08 <fputs@plt+0x8cf4>
   24f4c:	b	24f28 <fputs@plt+0x13e14>
   24f50:	ldr	r3, [r0]
   24f54:	ldr	r2, [r2, #36]	; 0x24
   24f58:	mov	r6, r0
   24f5c:	tst	r2, #512	; 0x200
   24f60:	ldr	r7, [r3]
   24f64:	beq	24fd4 <fputs@plt+0x13ec0>
   24f68:	ldr	r5, [r0, #16]
   24f6c:	cmp	r5, #0
   24f70:	beq	24fd4 <fputs@plt+0x13ec0>
   24f74:	ldrb	r8, [r4, #16]
   24f78:	b	24f88 <fputs@plt+0x13e74>
   24f7c:	ldr	r5, [r5, #52]	; 0x34
   24f80:	cmp	r5, #0
   24f84:	beq	24fd4 <fputs@plt+0x13ec0>
   24f88:	ldrb	r3, [r5, #16]
   24f8c:	cmp	r3, r8
   24f90:	bne	24f7c <fputs@plt+0x13e68>
   24f94:	ldr	r3, [r5, #36]	; 0x24
   24f98:	mov	r1, r4
   24f9c:	tst	r3, #512	; 0x200
   24fa0:	mov	r0, r5
   24fa4:	beq	24f7c <fputs@plt+0x13e68>
   24fa8:	bl	1a034 <fputs@plt+0x8f20>
   24fac:	mov	r1, r5
   24fb0:	cmp	r0, #0
   24fb4:	mov	r0, r4
   24fb8:	beq	25148 <fputs@plt+0x14034>
   24fbc:	ldrh	r3, [r5, #22]
   24fc0:	ldrsh	r2, [r5, #20]
   24fc4:	sub	r3, r3, #1
   24fc8:	strh	r3, [r4, #22]
   24fcc:	strh	r2, [r4, #20]
   24fd0:	b	24f7c <fputs@plt+0x13e68>
   24fd4:	add	r0, r6, #16
   24fd8:	mov	r1, r4
   24fdc:	bl	1a114 <fputs@plt+0x9000>
   24fe0:	subs	r5, r0, #0
   24fe4:	beq	24f28 <fputs@plt+0x13e14>
   24fe8:	ldr	r8, [r5]
   24fec:	cmp	r8, #0
   24ff0:	beq	25168 <fputs@plt+0x14054>
   24ff4:	ldr	r3, [r8, #52]	; 0x34
   24ff8:	add	r5, r8, #52	; 0x34
   24ffc:	cmp	r3, #0
   25000:	bne	25038 <fputs@plt+0x13f24>
   25004:	b	25050 <fputs@plt+0x13f3c>
   25008:	ldr	r6, [r5]
   2500c:	subs	r1, r6, #0
   25010:	beq	25050 <fputs@plt+0x13f3c>
   25014:	ldr	r3, [r6, #52]	; 0x34
   25018:	str	r3, [r5]
   2501c:	bl	2095c <fputs@plt+0xf848>
   25020:	mov	r1, r6
   25024:	mov	r0, r7
   25028:	bl	1d100 <fputs@plt+0xbfec>
   2502c:	ldr	r3, [r5]
   25030:	cmp	r3, #0
   25034:	beq	25050 <fputs@plt+0x13f3c>
   25038:	mov	r0, r5
   2503c:	mov	r1, r4
   25040:	bl	1a114 <fputs@plt+0x9000>
   25044:	subs	r5, r0, #0
   25048:	mov	r0, r7
   2504c:	bne	25008 <fputs@plt+0x13ef4>
   25050:	mov	r1, r8
   25054:	mov	r0, r7
   25058:	bl	208e0 <fputs@plt+0xf7cc>
   2505c:	ldrh	r2, [r4, #40]	; 0x28
   25060:	ldrh	r3, [r8, #44]	; 0x2c
   25064:	cmp	r2, r3
   25068:	bgt	250f8 <fputs@plt+0x13fe4>
   2506c:	mov	r3, r4
   25070:	mov	r2, r8
   25074:	add	r1, r4, #32
   25078:	ldr	r5, [r3]
   2507c:	ldr	lr, [r3, #4]
   25080:	ldr	ip, [r3, #8]
   25084:	ldr	r0, [r3, #12]
   25088:	add	r3, r3, #16
   2508c:	cmp	r3, r1
   25090:	str	r5, [r2]
   25094:	str	lr, [r2, #4]
   25098:	str	ip, [r2, #8]
   2509c:	str	r0, [r2, #12]
   250a0:	add	r2, r2, #16
   250a4:	bne	25078 <fputs@plt+0x13f64>
   250a8:	ldr	r0, [r3]
   250ac:	ldr	r1, [r3, #4]
   250b0:	ldr	r3, [r3, #8]
   250b4:	str	r0, [r2]
   250b8:	str	r3, [r2, #8]
   250bc:	str	r1, [r2, #4]
   250c0:	ldrh	r2, [r8, #40]	; 0x28
   250c4:	ldr	r1, [r4, #48]	; 0x30
   250c8:	ldr	r0, [r8, #48]	; 0x30
   250cc:	lsl	r2, r2, #2
   250d0:	bl	10f7c <memcpy@plt>
   250d4:	ldr	r3, [r4, #36]	; 0x24
   250d8:	ands	r0, r3, #1024	; 0x400
   250dc:	movne	r0, #0
   250e0:	strbne	r0, [r4, #28]
   250e4:	bne	25120 <fputs@plt+0x1400c>
   250e8:	ands	r3, r3, #16384	; 0x4000
   250ec:	strne	r0, [r4, #28]
   250f0:	moveq	r0, r3
   250f4:	b	25120 <fputs@plt+0x1400c>
   250f8:	mov	r0, r7
   250fc:	mov	r1, r8
   25100:	bl	24ea0 <fputs@plt+0x13d8c>
   25104:	cmp	r0, #0
   25108:	beq	2506c <fputs@plt+0x13f58>
   2510c:	mov	r0, #7
   25110:	mov	r2, #0
   25114:	str	r2, [r8, #24]
   25118:	str	r2, [r8, #28]
   2511c:	str	r2, [r8, #32]
   25120:	ldr	r3, [r8, #36]	; 0x24
   25124:	tst	r3, #1024	; 0x400
   25128:	bne	24f2c <fputs@plt+0x13e18>
   2512c:	ldr	r3, [r8, #28]
   25130:	cmp	r3, #0
   25134:	beq	24f2c <fputs@plt+0x13e18>
   25138:	ldr	r3, [r3, #44]	; 0x2c
   2513c:	cmp	r3, #0
   25140:	streq	r3, [r8, #28]
   25144:	b	24f2c <fputs@plt+0x13e18>
   25148:	bl	1a034 <fputs@plt+0x8f20>
   2514c:	cmp	r0, #0
   25150:	ldrhne	r3, [r5, #22]
   25154:	ldrshne	r2, [r5, #20]
   25158:	addne	r3, r3, #1
   2515c:	strhne	r3, [r4, #22]
   25160:	strhne	r2, [r4, #20]
   25164:	b	24f7c <fputs@plt+0x13e68>
   25168:	mov	r2, #72	; 0x48
   2516c:	mov	r3, #0
   25170:	mov	r0, r7
   25174:	bl	243c8 <fputs@plt+0x132b4>
   25178:	cmp	r0, #0
   2517c:	mov	r8, r0
   25180:	str	r0, [r5]
   25184:	moveq	r0, #7
   25188:	beq	24f2c <fputs@plt+0x13e18>
   2518c:	mov	r3, #0
   25190:	add	r1, r8, #56	; 0x38
   25194:	mov	r2, #3
   25198:	str	r1, [r8, #48]	; 0x30
   2519c:	strh	r3, [r8, #40]	; 0x28
   251a0:	str	r3, [r8, #36]	; 0x24
   251a4:	str	r3, [r8, #52]	; 0x34
   251a8:	strh	r2, [r8, #44]	; 0x2c
   251ac:	b	25050 <fputs@plt+0x13f3c>
   251b0:	push	{r4, r5, r6, lr}
   251b4:	ldr	r5, [r0, #416]	; 0x1a0
   251b8:	cmp	r5, #0
   251bc:	moveq	r5, r0
   251c0:	ldr	r3, [r5, #412]	; 0x19c
   251c4:	cmp	r3, #0
   251c8:	beq	251f4 <fputs@plt+0x140e0>
   251cc:	ldr	ip, [r3, #4]
   251d0:	cmp	r2, ip
   251d4:	bne	251e8 <fputs@plt+0x140d4>
   251d8:	b	2523c <fputs@plt+0x14128>
   251dc:	ldr	ip, [r3, #4]
   251e0:	cmp	ip, r2
   251e4:	beq	2523c <fputs@plt+0x14128>
   251e8:	ldr	r3, [r3]
   251ec:	cmp	r3, #0
   251f0:	bne	251dc <fputs@plt+0x140c8>
   251f4:	mov	r3, #0
   251f8:	mov	r4, r2
   251fc:	ldr	r0, [r0]
   25200:	mov	r2, #16
   25204:	mov	r6, r1
   25208:	bl	243c8 <fputs@plt+0x132b4>
   2520c:	subs	r3, r0, #0
   25210:	beq	25244 <fputs@plt+0x14130>
   25214:	ldr	r2, [r5, #76]	; 0x4c
   25218:	ldr	r1, [r5, #412]	; 0x19c
   2521c:	add	r0, r2, #2
   25220:	add	r2, r2, #3
   25224:	str	r1, [r3]
   25228:	str	r3, [r5, #412]	; 0x19c
   2522c:	stmib	r3, {r4, r6}
   25230:	str	r0, [r3, #12]
   25234:	str	r2, [r5, #76]	; 0x4c
   25238:	pop	{r4, r5, r6, pc}
   2523c:	ldr	r0, [r3, #12]
   25240:	pop	{r4, r5, r6, pc}
   25244:	mov	r0, r3
   25248:	pop	{r4, r5, r6, pc}
   2524c:	ldrh	r2, [r0, #8]
   25250:	ldr	r3, [pc, #180]	; 2530c <fputs@plt+0x141f8>
   25254:	push	{r4, r5, r6, lr}
   25258:	and	r3, r3, r2
   2525c:	cmp	r3, #0
   25260:	mov	r4, r0
   25264:	ldr	r6, [r0, #32]
   25268:	bne	252ac <fputs@plt+0x14198>
   2526c:	ldr	r3, [r0, #24]
   25270:	cmp	r3, #0
   25274:	bne	252ac <fputs@plt+0x14198>
   25278:	mov	r2, #64	; 0x40
   2527c:	mov	r3, #0
   25280:	mov	r0, r6
   25284:	bl	243c8 <fputs@plt+0x132b4>
   25288:	str	r0, [r4, #20]
   2528c:	ldrb	r5, [r6, #69]	; 0x45
   25290:	cmp	r5, #0
   25294:	beq	252b8 <fputs@plt+0x141a4>
   25298:	mov	r2, #1
   2529c:	mov	r3, #0
   252a0:	strh	r2, [r4, #8]
   252a4:	str	r3, [r4, #24]
   252a8:	pop	{r4, r5, r6, pc}
   252ac:	mov	r0, r4
   252b0:	bl	22434 <fputs@plt+0x11320>
   252b4:	b	25278 <fputs@plt+0x14164>
   252b8:	mov	r1, r0
   252bc:	mov	r0, r6
   252c0:	bl	1cd04 <fputs@plt+0xbbf0>
   252c4:	ldr	r3, [r4, #20]
   252c8:	mov	ip, #1
   252cc:	add	lr, r3, #32
   252d0:	mov	r1, #32
   252d4:	sub	r2, r0, #32
   252d8:	str	r0, [r4, #24]
   252dc:	lsr	r2, r2, #4
   252e0:	strh	r2, [r3, #24]
   252e4:	stm	r3, {r5, r6}
   252e8:	str	r5, [r3, #8]
   252ec:	str	r5, [r3, #12]
   252f0:	str	r5, [r3, #20]
   252f4:	str	r5, [r3, #28]
   252f8:	str	lr, [r3, #16]
   252fc:	strh	ip, [r3, #26]
   25300:	str	r3, [r4]
   25304:	strh	r1, [r4, #8]
   25308:	pop	{r4, r5, r6, pc}
   2530c:	andeq	r2, r0, r0, ror #8
   25310:	ldrh	r3, [r0, #24]
   25314:	push	{r4, lr}
   25318:	mov	r4, r0
   2531c:	cmp	r3, #0
   25320:	beq	25340 <fputs@plt+0x1422c>
   25324:	sub	r3, r3, #1
   25328:	ldr	r0, [r0, #16]
   2532c:	uxth	r3, r3
   25330:	add	r2, r0, #16
   25334:	strh	r3, [r4, #24]
   25338:	str	r2, [r4, #16]
   2533c:	pop	{r4, pc}
   25340:	mov	r2, #1016	; 0x3f8
   25344:	mov	r3, #0
   25348:	ldr	r0, [r0, #4]
   2534c:	bl	243c8 <fputs@plt+0x132b4>
   25350:	subs	r2, r0, #0
   25354:	beq	25370 <fputs@plt+0x1425c>
   25358:	ldr	r1, [r4]
   2535c:	add	r0, r2, #8
   25360:	str	r1, [r2]
   25364:	mov	r3, #62	; 0x3e
   25368:	str	r2, [r4]
   2536c:	b	25330 <fputs@plt+0x1421c>
   25370:	mov	r0, r2
   25374:	pop	{r4, pc}
   25378:	push	{r4, r6, r7, r8, r9, lr}
   2537c:	mov	r8, r2
   25380:	mov	r9, r3
   25384:	mov	r4, r0
   25388:	bl	25310 <fputs@plt+0x141fc>
   2538c:	cmp	r0, #0
   25390:	popeq	{r4, r6, r7, r8, r9, pc}
   25394:	ldr	r3, [r4, #12]
   25398:	mov	r2, #0
   2539c:	cmp	r3, r2
   253a0:	strd	r8, [r0]
   253a4:	str	r2, [r0, #8]
   253a8:	streq	r0, [r4, #8]
   253ac:	beq	253c0 <fputs@plt+0x142ac>
   253b0:	ldrh	r2, [r4, #26]
   253b4:	tst	r2, #1
   253b8:	bne	253c8 <fputs@plt+0x142b4>
   253bc:	str	r0, [r3, #8]
   253c0:	str	r0, [r4, #12]
   253c4:	pop	{r4, r6, r7, r8, r9, pc}
   253c8:	ldrd	r6, [r3]
   253cc:	cmp	r6, r8
   253d0:	sbcs	r1, r7, r9
   253d4:	bicge	r2, r2, #1
   253d8:	strhge	r2, [r4, #26]
   253dc:	b	253bc <fputs@plt+0x142a8>
   253e0:	cmp	r0, #0
   253e4:	beq	253ec <fputs@plt+0x142d8>
   253e8:	b	243c8 <fputs@plt+0x132b4>
   253ec:	push	{r4, r5}
   253f0:	mov	r0, r2
   253f4:	mov	r1, r3
   253f8:	pop	{r4, r5}
   253fc:	b	232d8 <fputs@plt+0x121c4>
   25400:	push	{r4, lr}
   25404:	mov	r4, r0
   25408:	ldr	r0, [r0, #8]
   2540c:	cmp	r0, #0
   25410:	popeq	{r4, pc}
   25414:	ldr	r3, [r4, #12]
   25418:	mov	r1, #0
   2541c:	strb	r1, [r0, r3]
   25420:	ldr	r3, [r4, #20]
   25424:	cmp	r3, r1
   25428:	beq	25438 <fputs@plt+0x14324>
   2542c:	ldrb	r3, [r4, #25]
   25430:	ands	r3, r3, #4
   25434:	beq	25440 <fputs@plt+0x1432c>
   25438:	ldr	r0, [r4, #8]
   2543c:	pop	{r4, pc}
   25440:	ldr	r2, [r4, #12]
   25444:	ldr	r0, [r4]
   25448:	add	r2, r2, #1
   2544c:	bl	253e0 <fputs@plt+0x142cc>
   25450:	cmp	r0, #0
   25454:	str	r0, [r4, #8]
   25458:	beq	25480 <fputs@plt+0x1436c>
   2545c:	ldr	r2, [r4, #12]
   25460:	ldr	r1, [r4, #4]
   25464:	add	r2, r2, #1
   25468:	bl	10f7c <memcpy@plt>
   2546c:	ldrb	r3, [r4, #25]
   25470:	ldr	r0, [r4, #8]
   25474:	orr	r3, r3, #4
   25478:	strb	r3, [r4, #25]
   2547c:	pop	{r4, pc}
   25480:	mov	r2, #1
   25484:	str	r0, [r4, #16]
   25488:	strb	r2, [r4, #24]
   2548c:	pop	{r4, pc}
   25490:	push	{r4, r5, r6, lr}
   25494:	mov	r5, r2
   25498:	bl	253e0 <fputs@plt+0x142cc>
   2549c:	subs	r4, r0, #0
   254a0:	beq	254b0 <fputs@plt+0x1439c>
   254a4:	mov	r2, r5
   254a8:	mov	r1, #0
   254ac:	bl	10ee0 <memset@plt>
   254b0:	mov	r0, r4
   254b4:	pop	{r4, r5, r6, pc}
   254b8:	push	{r4, r5, r6, lr}
   254bc:	mov	r2, #208	; 0xd0
   254c0:	ldr	r4, [r0]
   254c4:	mov	r5, r0
   254c8:	mov	r3, #0
   254cc:	mov	r0, r4
   254d0:	bl	25490 <fputs@plt+0x1437c>
   254d4:	cmp	r0, #0
   254d8:	popeq	{r4, r5, r6, pc}
   254dc:	ldr	r3, [r4, #4]
   254e0:	ldr	r2, [pc, #36]	; 2550c <fputs@plt+0x143f8>
   254e4:	cmp	r3, #0
   254e8:	mov	r1, #0
   254ec:	str	r4, [r0]
   254f0:	strne	r0, [r3, #48]	; 0x30
   254f4:	str	r3, [r0, #52]	; 0x34
   254f8:	str	r1, [r0, #48]	; 0x30
   254fc:	str	r0, [r4, #4]
   25500:	str	r5, [r0, #24]
   25504:	str	r2, [r0, #40]	; 0x28
   25508:	pop	{r4, r5, r6, pc}
   2550c:	ldrtcs	lr, [ip], r5, lsr #21
   25510:	push	{r4, r5, r6, r7, r8, lr}
   25514:	add	r6, r0, #364	; 0x16c
   25518:	sub	sp, sp, #8
   2551c:	mov	r8, r2
   25520:	mov	r5, r0
   25524:	add	r2, sp, #4
   25528:	mov	r0, r6
   2552c:	mov	r7, r1
   25530:	bl	175dc <fputs@plt+0x64c8>
   25534:	subs	r4, r0, #0
   25538:	moveq	r2, #1
   2553c:	ldrne	r4, [r4, #8]
   25540:	clzne	r2, r4
   25544:	lsrne	r2, r2, #5
   25548:	cmp	r8, #0
   2554c:	moveq	r2, #0
   25550:	andne	r2, r2, #1
   25554:	cmp	r2, #0
   25558:	beq	255e4 <fputs@plt+0x144d0>
   2555c:	cmp	r7, #0
   25560:	beq	2561c <fputs@plt+0x14508>
   25564:	mov	r0, r7
   25568:	bl	10f58 <strlen@plt>
   2556c:	mov	r3, #0
   25570:	bic	r8, r0, #-1073741824	; 0xc0000000
   25574:	add	r2, r8, #61	; 0x3d
   25578:	mov	r0, r5
   2557c:	bl	25490 <fputs@plt+0x1437c>
   25580:	subs	r4, r0, #0
   25584:	beq	255e4 <fputs@plt+0x144d0>
   25588:	mov	r2, #1
   2558c:	add	r3, r4, #60	; 0x3c
   25590:	mov	ip, #2
   25594:	strb	r2, [r4, #4]
   25598:	mov	r2, #3
   2559c:	mov	r1, r7
   255a0:	str	r3, [r4]
   255a4:	str	r3, [r4, #20]
   255a8:	str	r3, [r4, #40]	; 0x28
   255ac:	mov	r0, r3
   255b0:	strb	ip, [r4, #24]
   255b4:	strb	r2, [r4, #44]	; 0x2c
   255b8:	mov	r2, r8
   255bc:	bl	10f7c <memcpy@plt>
   255c0:	mov	r2, #0
   255c4:	mov	r3, r0
   255c8:	mov	r0, r6
   255cc:	strb	r2, [r3, r8]
   255d0:	mov	r2, r4
   255d4:	ldr	r1, [r4]
   255d8:	bl	2341c <fputs@plt+0x12308>
   255dc:	subs	r1, r0, #0
   255e0:	bne	255f0 <fputs@plt+0x144dc>
   255e4:	mov	r0, r4
   255e8:	add	sp, sp, #8
   255ec:	pop	{r4, r5, r6, r7, r8, pc}
   255f0:	ldr	r3, [r5, #68]	; 0x44
   255f4:	bic	r3, r3, #-16777216	; 0xff000000
   255f8:	bic	r3, r3, #255	; 0xff
   255fc:	cmp	r3, #0
   25600:	beq	2562c <fputs@plt+0x14518>
   25604:	mov	r0, r5
   25608:	bl	1d100 <fputs@plt+0xbfec>
   2560c:	mov	r4, #0
   25610:	mov	r0, r4
   25614:	add	sp, sp, #8
   25618:	pop	{r4, r5, r6, r7, r8, pc}
   2561c:	mov	r2, #61	; 0x3d
   25620:	mov	r3, r7
   25624:	mov	r8, r7
   25628:	b	25578 <fputs@plt+0x14464>
   2562c:	mov	r0, r5
   25630:	bl	1d7c4 <fputs@plt+0xc6b0>
   25634:	b	25604 <fputs@plt+0x144f0>
   25638:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2563c:	sub	sp, sp, #20
   25640:	mov	r7, r3
   25644:	ldrb	r3, [sp, #56]	; 0x38
   25648:	subs	r8, r1, #0
   2564c:	mov	r9, r0
   25650:	mov	r6, r2
   25654:	str	r3, [sp]
   25658:	streq	r8, [sp, #4]
   2565c:	beq	25670 <fputs@plt+0x1455c>
   25660:	mov	r0, r8
   25664:	bl	10f58 <strlen@plt>
   25668:	bic	r3, r0, #-1073741824	; 0xc0000000
   2566c:	str	r3, [sp, #4]
   25670:	add	fp, r9, #348	; 0x15c
   25674:	mov	r0, fp
   25678:	add	r2, sp, #12
   2567c:	mov	r1, r8
   25680:	bl	175dc <fputs@plt+0x64c8>
   25684:	cmp	r0, #0
   25688:	beq	2589c <fputs@plt+0x14788>
   2568c:	ldr	r4, [r0, #8]
   25690:	cmp	r4, #0
   25694:	beq	2589c <fputs@plt+0x14788>
   25698:	mov	r5, #0
   2569c:	mov	sl, r5
   256a0:	mov	r0, r4
   256a4:	mov	r2, r7
   256a8:	mov	r1, r6
   256ac:	bl	19510 <fputs@plt+0x83fc>
   256b0:	cmp	r0, r5
   256b4:	movgt	sl, r4
   256b8:	ldr	r4, [r4, #8]
   256bc:	movgt	r5, r0
   256c0:	cmp	r4, #0
   256c4:	bne	256a0 <fputs@plt+0x1458c>
   256c8:	ldr	r3, [sp]
   256cc:	cmp	r3, #0
   256d0:	bne	257cc <fputs@plt+0x146b8>
   256d4:	cmp	sl, #0
   256d8:	beq	256e8 <fputs@plt+0x145d4>
   256dc:	ldr	r2, [r9, #24]
   256e0:	tst	r2, #2097152	; 0x200000
   256e4:	beq	257a8 <fputs@plt+0x14694>
   256e8:	ldrb	r1, [r8]
   256ec:	ldr	r9, [pc, #444]	; 258b0 <fputs@plt+0x1479c>
   256f0:	ldr	r3, [sp, #4]
   256f4:	add	r9, pc, r9
   256f8:	add	r1, r9, r1
   256fc:	ldr	r2, [pc, #432]	; 258b4 <fputs@plt+0x147a0>
   25700:	ldrb	r4, [r1, #336]	; 0x150
   25704:	ldr	r0, [pc, #428]	; 258b8 <fputs@plt+0x147a4>
   25708:	add	r1, r4, r3
   2570c:	add	r0, pc, r0
   25710:	smull	r3, r2, r2, r1
   25714:	add	ip, r2, r1
   25718:	asr	r2, r1, #31
   2571c:	rsb	r2, r2, ip, asr #4
   25720:	add	ip, r2, r2, lsl #1
   25724:	rsb	r2, r2, ip, lsl #3
   25728:	sub	r2, r1, r2
   2572c:	add	r2, r0, r2, lsl #2
   25730:	ldr	r5, [r2, #24]
   25734:	cmp	r5, #0
   25738:	beq	257a0 <fputs@plt+0x1468c>
   2573c:	ldr	lr, [pc, #376]	; 258bc <fputs@plt+0x147a8>
   25740:	add	lr, pc, lr
   25744:	ldr	r2, [r5, #20]
   25748:	ldrb	r1, [r2]
   2574c:	add	r3, r9, r1
   25750:	ldrb	r3, [r3, #336]	; 0x150
   25754:	cmp	r3, r4
   25758:	bne	25794 <fputs@plt+0x14680>
   2575c:	cmp	r1, #0
   25760:	beq	257e8 <fputs@plt+0x146d4>
   25764:	mov	r0, r8
   25768:	b	25774 <fputs@plt+0x14660>
   2576c:	cmp	r1, #0
   25770:	beq	257e8 <fputs@plt+0x146d4>
   25774:	ldrb	r1, [r2, #1]!
   25778:	ldrb	r3, [r0, #1]!
   2577c:	add	ip, lr, r1
   25780:	add	r3, lr, r3
   25784:	ldrb	ip, [ip, #336]	; 0x150
   25788:	ldrb	r3, [r3, #336]	; 0x150
   2578c:	cmp	ip, r3
   25790:	beq	2576c <fputs@plt+0x14658>
   25794:	ldr	r5, [r5, #24]
   25798:	cmp	r5, #0
   2579c:	bne	25744 <fputs@plt+0x14630>
   257a0:	cmp	sl, #0
   257a4:	beq	257bc <fputs@plt+0x146a8>
   257a8:	ldr	r2, [sl, #12]
   257ac:	ldr	r3, [sp]
   257b0:	cmp	r3, #0
   257b4:	cmpeq	r2, #0
   257b8:	bne	257dc <fputs@plt+0x146c8>
   257bc:	mov	sl, #0
   257c0:	mov	r0, sl
   257c4:	add	sp, sp, #20
   257c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   257cc:	cmp	r5, #5
   257d0:	ble	25818 <fputs@plt+0x14704>
   257d4:	cmp	sl, #0
   257d8:	beq	257bc <fputs@plt+0x146a8>
   257dc:	mov	r0, sl
   257e0:	add	sp, sp, #20
   257e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   257e8:	mov	r4, r1
   257ec:	mov	r0, r5
   257f0:	mov	r2, r7
   257f4:	mov	r1, r6
   257f8:	bl	19510 <fputs@plt+0x83fc>
   257fc:	cmp	r0, r4
   25800:	movgt	sl, r5
   25804:	ldr	r5, [r5, #8]
   25808:	movgt	r4, r0
   2580c:	cmp	r5, #0
   25810:	bne	257ec <fputs@plt+0x146d8>
   25814:	b	257a0 <fputs@plt+0x1468c>
   25818:	ldr	r5, [sp, #4]
   2581c:	mov	r3, #0
   25820:	add	r2, r5, #29
   25824:	mov	r0, r9
   25828:	bl	25490 <fputs@plt+0x1437c>
   2582c:	subs	sl, r0, #0
   25830:	beq	257bc <fputs@plt+0x146a8>
   25834:	add	r4, sl, #28
   25838:	add	r2, r5, #1
   2583c:	mov	r1, r8
   25840:	strb	r6, [sl]
   25844:	strh	r7, [sl, #2]
   25848:	str	r4, [sl, #20]
   2584c:	mov	r0, r4
   25850:	bl	10f7c <memcpy@plt>
   25854:	mov	r2, sl
   25858:	mov	r1, r4
   2585c:	mov	r0, fp
   25860:	bl	2341c <fputs@plt+0x12308>
   25864:	cmp	sl, r0
   25868:	strne	r0, [sl, #8]
   2586c:	bne	257dc <fputs@plt+0x146c8>
   25870:	mov	r1, sl
   25874:	mov	r0, r9
   25878:	bl	1d100 <fputs@plt+0xbfec>
   2587c:	ldr	r3, [r9, #68]	; 0x44
   25880:	bic	sl, r3, #-16777216	; 0xff000000
   25884:	bic	sl, sl, #255	; 0xff
   25888:	cmp	sl, #0
   2588c:	bne	257bc <fputs@plt+0x146a8>
   25890:	mov	r0, r9
   25894:	bl	1d7c4 <fputs@plt+0xc6b0>
   25898:	b	257dc <fputs@plt+0x146c8>
   2589c:	ldr	r3, [sp]
   258a0:	cmp	r3, #0
   258a4:	bne	25818 <fputs@plt+0x14704>
   258a8:	ldr	sl, [sp]
   258ac:	b	256e8 <fputs@plt+0x145d4>
   258b0:	andeq	fp, r6, ip, asr #9
   258b4:	andslt	r4, r6, #-1879048180	; 0x9000000c
   258b8:	andeq	r9, r8, ip, lsr r1
   258bc:	andeq	fp, r6, r0, lsl #9
   258c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   258c4:	mov	r8, r1
   258c8:	sub	sp, sp, #36	; 0x24
   258cc:	ldr	r3, [r8, #400]	; 0x190
   258d0:	ldr	r6, [r1, #76]	; 0x4c
   258d4:	ldr	sl, [r1, #72]	; 0x48
   258d8:	str	r3, [sp, #16]
   258dc:	ldr	r3, [r0, #32]
   258e0:	add	r2, r8, #444	; 0x1bc
   258e4:	ldr	r9, [r1, #84]	; 0x54
   258e8:	add	r6, r6, sl
   258ec:	cmp	r6, #0
   258f0:	ldrsh	r2, [r2]
   258f4:	add	r3, r3, r3, lsl #2
   258f8:	clz	r1, sl
   258fc:	lsr	r1, r1, #5
   25900:	movle	r1, #0
   25904:	cmp	r9, #0
   25908:	mov	r4, r0
   2590c:	moveq	r9, #1
   25910:	ldr	r5, [r0]
   25914:	cmp	r1, #0
   25918:	ldr	r1, [r0, #4]
   2591c:	lsl	r0, r3, #2
   25920:	str	r2, [sp]
   25924:	add	r0, r0, #7
   25928:	ldr	r2, [r8, #92]	; 0x5c
   2592c:	bic	r0, r0, #7
   25930:	sub	r2, r2, r0
   25934:	bic	r2, r2, #7
   25938:	addne	r6, r6, #1
   2593c:	add	r0, r1, r0
   25940:	cmp	r2, #0
   25944:	str	r2, [sp, #24]
   25948:	str	r0, [sp, #20]
   2594c:	ble	25958 <fputs@plt+0x14844>
   25950:	mov	r1, #0
   25954:	bl	10ee0 <memset@plt>
   25958:	add	r1, sp, #16
   2595c:	mov	r0, r4
   25960:	bl	1d198 <fputs@plt+0xc084>
   25964:	ldrb	r3, [r8, #20]
   25968:	cmp	r3, #0
   2596c:	moveq	r2, r3
   25970:	beq	25980 <fputs@plt+0x1486c>
   25974:	ldrb	r3, [r8, #21]
   25978:	adds	r2, r3, #0
   2597c:	movne	r2, #1
   25980:	ldrb	r3, [r4, #89]	; 0x59
   25984:	lsl	r1, sl, #2
   25988:	str	r1, [sp, #8]
   2598c:	bic	r3, r3, #16
   25990:	orr	r3, r3, r2, lsl #4
   25994:	strb	r3, [r4, #89]	; 0x59
   25998:	ldrb	r3, [r8, #453]	; 0x1c5
   2599c:	ldr	r2, [sp]
   259a0:	mov	r7, #0
   259a4:	adds	r3, r3, #0
   259a8:	movne	r3, #1
   259ac:	cmp	r6, #9
   259b0:	movgt	r3, #0
   259b4:	cmp	r3, #0
   259b8:	addeq	r3, r6, r6, lsl #2
   259bc:	movne	r3, #400	; 0x190
   259c0:	lsleq	r3, r3, #3
   259c4:	streq	r3, [sp, #12]
   259c8:	strne	r3, [sp, #12]
   259cc:	ldrb	r3, [r4, #87]	; 0x57
   259d0:	add	r2, r2, r2, lsl #2
   259d4:	movne	r6, #10
   259d8:	lsl	r2, r2, #3
   259dc:	bic	r3, r3, #1
   259e0:	str	r2, [sp, #4]
   259e4:	add	fp, sp, #20
   259e8:	strb	r3, [r4, #87]	; 0x57
   259ec:	b	25a74 <fputs@plt+0x14960>
   259f0:	ldr	r0, [r4, #60]	; 0x3c
   259f4:	str	r3, [r4, #8]
   259f8:	cmp	r0, #0
   259fc:	movne	r3, r0
   25a00:	beq	25be0 <fputs@plt+0x14acc>
   25a04:	ldr	r0, [r4, #12]
   25a08:	str	r3, [r4, #60]	; 0x3c
   25a0c:	cmp	r0, #0
   25a10:	movne	r3, r0
   25a14:	beq	25bc4 <fputs@plt+0x14ab0>
   25a18:	ldr	r0, [r4, #56]	; 0x38
   25a1c:	str	r3, [r4, #12]
   25a20:	cmp	r0, #0
   25a24:	movne	r3, r0
   25a28:	beq	25bac <fputs@plt+0x14a98>
   25a2c:	ldr	r0, [r4, #200]	; 0xc8
   25a30:	str	r3, [r4, #56]	; 0x38
   25a34:	cmp	r0, #0
   25a38:	beq	25b98 <fputs@plt+0x14a84>
   25a3c:	ldr	r2, [sp, #28]
   25a40:	str	r0, [r4, #200]	; 0xc8
   25a44:	cmp	r2, #0
   25a48:	beq	25aa0 <fputs@plt+0x1498c>
   25a4c:	asr	r3, r2, #31
   25a50:	mov	r0, r5
   25a54:	bl	25490 <fputs@plt+0x1437c>
   25a58:	ldr	r3, [sp, #28]
   25a5c:	str	r3, [sp, #24]
   25a60:	str	r0, [r4, #172]	; 0xac
   25a64:	ldrb	r2, [r5, #69]	; 0x45
   25a68:	str	r0, [sp, #20]
   25a6c:	cmp	r2, #0
   25a70:	bne	25aa0 <fputs@plt+0x1498c>
   25a74:	ldr	r0, [r4, #8]
   25a78:	str	r7, [sp, #28]
   25a7c:	cmp	r0, #0
   25a80:	movne	r3, r0
   25a84:	bne	259f0 <fputs@plt+0x148dc>
   25a88:	ldr	r2, [sp, #12]
   25a8c:	mov	r1, r7
   25a90:	mov	r0, fp
   25a94:	bl	1f9d8 <fputs@plt+0xe8c4>
   25a98:	mov	r3, r0
   25a9c:	b	259f0 <fputs@plt+0x148dc>
   25aa0:	ldr	r3, [r4, #60]	; 0x3c
   25aa4:	str	sl, [r4, #36]	; 0x24
   25aa8:	cmp	r3, #0
   25aac:	str	r9, [r4, #196]	; 0xc4
   25ab0:	beq	25ae4 <fputs@plt+0x149d0>
   25ab4:	ldr	r2, [sp]
   25ab8:	cmp	r2, #0
   25abc:	strh	r2, [r4, #68]	; 0x44
   25ac0:	ble	25ae4 <fputs@plt+0x149d0>
   25ac4:	ldr	r2, [sp, #4]
   25ac8:	mov	r1, #1
   25acc:	add	r2, r3, r2
   25ad0:	strh	r1, [r3, #8]
   25ad4:	str	r5, [r3, #32]
   25ad8:	add	r3, r3, #40	; 0x28
   25adc:	cmp	r2, r3
   25ae0:	bne	25ad0 <fputs@plt+0x149bc>
   25ae4:	ldr	r3, [r4, #8]
   25ae8:	ldr	r0, [r8, #448]	; 0x1c0
   25aec:	ldr	r1, [r8, #476]	; 0x1dc
   25af0:	mov	r2, #0
   25af4:	cmp	r3, #0
   25af8:	strh	r0, [r4, #70]	; 0x46
   25afc:	str	r1, [r4, #64]	; 0x40
   25b00:	str	r2, [r8, #448]	; 0x1c0
   25b04:	str	r2, [r8, #476]	; 0x1dc
   25b08:	beq	25b38 <fputs@plt+0x14a24>
   25b0c:	cmp	r6, #0
   25b10:	str	r6, [r4, #28]
   25b14:	ble	25b38 <fputs@plt+0x14a24>
   25b18:	add	r6, r6, r6, lsl #2
   25b1c:	mov	r2, #128	; 0x80
   25b20:	add	r6, r3, r6, lsl #3
   25b24:	strh	r2, [r3, #8]
   25b28:	str	r5, [r3, #32]
   25b2c:	add	r3, r3, #40	; 0x28
   25b30:	cmp	r3, r6
   25b34:	bne	25b24 <fputs@plt+0x14a10>
   25b38:	ldrb	r3, [r8, #453]	; 0x1c5
   25b3c:	ldrb	r2, [r4, #89]	; 0x59
   25b40:	ldr	r5, [pc, #176]	; 25bf8 <fputs@plt+0x14ae4>
   25b44:	and	r3, r3, #3
   25b48:	bic	r2, r2, #3
   25b4c:	orr	r3, r3, r2
   25b50:	mov	r0, #0
   25b54:	mov	r1, #0
   25b58:	mov	r2, #0
   25b5c:	mvn	ip, #0
   25b60:	mov	lr, #2
   25b64:	strb	r3, [r4, #89]	; 0x59
   25b68:	mov	r3, #1
   25b6c:	str	r5, [r4, #40]	; 0x28
   25b70:	strd	r0, [r4, #144]	; 0x90
   25b74:	str	ip, [r4, #76]	; 0x4c
   25b78:	strb	ip, [r4, #88]	; 0x58
   25b7c:	str	r2, [r4, #80]	; 0x50
   25b80:	str	r2, [r4, #92]	; 0x5c
   25b84:	str	r2, [r4, #104]	; 0x68
   25b88:	strb	lr, [r4, #86]	; 0x56
   25b8c:	str	r3, [r4, #72]	; 0x48
   25b90:	add	sp, sp, #36	; 0x24
   25b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b98:	mov	r2, r9
   25b9c:	mov	r1, r7
   25ba0:	mov	r0, fp
   25ba4:	bl	1f9d8 <fputs@plt+0xe8c4>
   25ba8:	b	25a3c <fputs@plt+0x14928>
   25bac:	ldr	r2, [sp, #8]
   25bb0:	mov	r1, r7
   25bb4:	mov	r0, fp
   25bb8:	bl	1f9d8 <fputs@plt+0xe8c4>
   25bbc:	mov	r3, r0
   25bc0:	b	25a2c <fputs@plt+0x14918>
   25bc4:	ldr	r2, [sp, #16]
   25bc8:	mov	r1, r7
   25bcc:	mov	r0, fp
   25bd0:	lsl	r2, r2, #2
   25bd4:	bl	1f9d8 <fputs@plt+0xe8c4>
   25bd8:	mov	r3, r0
   25bdc:	b	25a18 <fputs@plt+0x14904>
   25be0:	ldr	r2, [sp, #4]
   25be4:	mov	r1, r7
   25be8:	mov	r0, fp
   25bec:	bl	1f9d8 <fputs@plt+0xe8c4>
   25bf0:	mov	r3, r0
   25bf4:	b	25a04 <fputs@plt+0x148f0>
   25bf8:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   25bfc:	push	{r4, r5, r6, r7, r8, lr}
   25c00:	mov	r5, r2
   25c04:	rsb	r2, r2, r2, lsl #3
   25c08:	mov	r4, r1
   25c0c:	asr	r3, r2, #31
   25c10:	bl	25490 <fputs@plt+0x1437c>
   25c14:	subs	r7, r0, #0
   25c18:	beq	25c7c <fputs@plt+0x14b68>
   25c1c:	ldrh	r2, [r4, #52]	; 0x34
   25c20:	ldr	r1, [r4, #32]
   25c24:	add	r6, r7, r5, lsl #2
   25c28:	add	r8, r6, r5, lsl #1
   25c2c:	lsl	r2, r2, #2
   25c30:	bl	10f7c <memcpy@plt>
   25c34:	ldrh	r2, [r4, #52]	; 0x34
   25c38:	ldr	r1, [r4, #4]
   25c3c:	str	r7, [r4, #32]
   25c40:	mov	r0, r6
   25c44:	lsl	r2, r2, #1
   25c48:	bl	10f7c <memcpy@plt>
   25c4c:	str	r6, [r4, #4]
   25c50:	mov	r0, r8
   25c54:	ldrh	r2, [r4, #52]	; 0x34
   25c58:	ldr	r1, [r4, #28]
   25c5c:	bl	10f7c <memcpy@plt>
   25c60:	ldrb	r3, [r4, #55]	; 0x37
   25c64:	str	r8, [r4, #28]
   25c68:	strh	r5, [r4, #52]	; 0x34
   25c6c:	orr	r3, r3, #16
   25c70:	strb	r3, [r4, #55]	; 0x37
   25c74:	mov	r0, #0
   25c78:	pop	{r4, r5, r6, r7, r8, pc}
   25c7c:	mov	r0, #7
   25c80:	pop	{r4, r5, r6, r7, r8, pc}
   25c84:	push	{r4, r5, r6, r7, r8, lr}
   25c88:	mov	r7, r1
   25c8c:	mov	r4, #5
   25c90:	mov	r1, #9
   25c94:	smlabb	r4, r7, r4, r1
   25c98:	mov	r5, #7
   25c9c:	add	r5, r5, r7, lsl #2
   25ca0:	bic	r4, r4, #7
   25ca4:	bic	r5, r5, #7
   25ca8:	add	r4, r4, r5
   25cac:	add	r4, r4, #56	; 0x38
   25cb0:	add	r2, r4, r2
   25cb4:	mov	r6, r3
   25cb8:	asr	r3, r2, #31
   25cbc:	bl	25490 <fputs@plt+0x1437c>
   25cc0:	cmp	r0, #0
   25cc4:	popeq	{r4, r5, r6, r7, r8, pc}
   25cc8:	add	r3, r7, #1
   25ccc:	add	r2, r0, #56	; 0x38
   25cd0:	add	r5, r2, r5
   25cd4:	lsl	r3, r3, #1
   25cd8:	add	ip, r5, r3
   25cdc:	uxth	r1, r7
   25ce0:	sub	r3, r3, #2
   25ce4:	strh	r1, [r0, #52]	; 0x34
   25ce8:	add	r4, r0, r4
   25cec:	add	r3, ip, r3
   25cf0:	sub	r1, r1, #1
   25cf4:	strh	r1, [r0, #50]	; 0x32
   25cf8:	str	r5, [r0, #8]
   25cfc:	str	r3, [r0, #28]
   25d00:	str	ip, [r0, #4]
   25d04:	str	r2, [r0, #32]
   25d08:	str	r4, [r6]
   25d0c:	pop	{r4, r5, r6, r7, r8, pc}
   25d10:	push	{r4, r5, r6, r7, r8, lr}
   25d14:	mov	r5, r2
   25d18:	ldr	r2, [r2, #4]
   25d1c:	mov	r3, #0
   25d20:	add	r2, r2, #37	; 0x25
   25d24:	mov	r7, r1
   25d28:	bl	25490 <fputs@plt+0x1437c>
   25d2c:	subs	r4, r0, #0
   25d30:	beq	25d54 <fputs@plt+0x14c40>
   25d34:	add	r6, r4, #36	; 0x24
   25d38:	ldm	r5, {r1, r2}
   25d3c:	mov	r0, r6
   25d40:	bl	10f7c <memcpy@plt>
   25d44:	mov	r0, r6
   25d48:	bl	164b0 <fputs@plt+0x539c>
   25d4c:	str	r6, [r4, #12]
   25d50:	strb	r7, [r4]
   25d54:	mov	r0, r4
   25d58:	pop	{r4, r5, r6, r7, r8, pc}
   25d5c:	push	{r4, r5, r6, r7, r8, lr}
   25d60:	mov	r6, r1
   25d64:	ldrh	r1, [r0, #84]	; 0x54
   25d68:	mov	r5, r0
   25d6c:	ldr	r0, [r0, #16]
   25d70:	ldr	r7, [r5]
   25d74:	cmp	r0, #0
   25d78:	cmpne	r1, #0
   25d7c:	bne	25de4 <fputs@plt+0x14cd0>
   25d80:	mov	r1, r0
   25d84:	lsl	r4, r6, #1
   25d88:	mov	r0, r7
   25d8c:	bl	1d100 <fputs@plt+0xbfec>
   25d90:	add	r2, r4, r6, lsl #3
   25d94:	strh	r6, [r5, #84]	; 0x54
   25d98:	mov	r0, r7
   25d9c:	lsl	r2, r2, #3
   25da0:	mov	r3, #0
   25da4:	bl	25490 <fputs@plt+0x1437c>
   25da8:	cmp	r0, #0
   25dac:	str	r0, [r5, #16]
   25db0:	popeq	{r4, r5, r6, r7, r8, pc}
   25db4:	cmp	r4, #0
   25db8:	sub	r3, r4, #1
   25dbc:	pople	{r4, r5, r6, r7, r8, pc}
   25dc0:	ldr	r1, [r5]
   25dc4:	mov	r2, #1
   25dc8:	sub	r3, r3, #1
   25dcc:	cmn	r3, #1
   25dd0:	strh	r2, [r0, #8]
   25dd4:	str	r1, [r0, #32]
   25dd8:	add	r0, r0, #40	; 0x28
   25ddc:	bne	25dc8 <fputs@plt+0x14cb4>
   25de0:	pop	{r4, r5, r6, r7, r8, pc}
   25de4:	lsl	r1, r1, #1
   25de8:	bl	22488 <fputs@plt+0x11374>
   25dec:	ldr	r0, [r5, #16]
   25df0:	b	25d80 <fputs@plt+0x14c6c>
   25df4:	cmp	r1, #0
   25df8:	push	{r4, r5, r6, lr}
   25dfc:	mov	r5, r0
   25e00:	beq	25eb0 <fputs@plt+0x14d9c>
   25e04:	ldm	r1, {r3, r4}
   25e08:	ldr	r1, [r4, #48]	; 0x30
   25e0c:	str	r3, [r4, #4]
   25e10:	cmp	r1, #0
   25e14:	beq	25e74 <fputs@plt+0x14d60>
   25e18:	ldrb	r3, [r1, #76]	; 0x4c
   25e1c:	cmp	r3, #0
   25e20:	bne	25e6c <fputs@plt+0x14d58>
   25e24:	mov	r2, #1
   25e28:	str	r3, [r1, #16]
   25e2c:	str	r3, [r1, #12]
   25e30:	str	r3, [r1, #8]
   25e34:	str	r3, [r1, #20]
   25e38:	str	r3, [r1, #32]
   25e3c:	str	r3, [r1, #28]
   25e40:	str	r3, [r1, #24]
   25e44:	str	r3, [r1, #36]	; 0x24
   25e48:	str	r3, [r1, #48]	; 0x30
   25e4c:	str	r3, [r1, #44]	; 0x2c
   25e50:	str	r3, [r1, #40]	; 0x28
   25e54:	str	r3, [r1, #52]	; 0x34
   25e58:	str	r3, [r1, #64]	; 0x40
   25e5c:	str	r3, [r1, #60]	; 0x3c
   25e60:	str	r3, [r1, #56]	; 0x38
   25e64:	str	r3, [r1, #68]	; 0x44
   25e68:	strb	r2, [r1, #77]	; 0x4d
   25e6c:	mov	r0, r1
   25e70:	pop	{r4, r5, r6, pc}
   25e74:	mov	r0, r1
   25e78:	mov	r3, #0
   25e7c:	mov	r2, #84	; 0x54
   25e80:	bl	25490 <fputs@plt+0x1437c>
   25e84:	ldr	r3, [pc, #60]	; 25ec8 <fputs@plt+0x14db4>
   25e88:	add	r3, pc, r3
   25e8c:	str	r3, [r4, #52]	; 0x34
   25e90:	mov	r1, r0
   25e94:	str	r0, [r4, #48]	; 0x30
   25e98:	cmp	r1, #0
   25e9c:	bne	25e18 <fputs@plt+0x14d04>
   25ea0:	mov	r0, r5
   25ea4:	bl	22170 <fputs@plt+0x1105c>
   25ea8:	mov	r0, r1
   25eac:	pop	{r4, r5, r6, pc}
   25eb0:	mov	r0, r1
   25eb4:	mov	r2, #84	; 0x54
   25eb8:	mov	r3, #0
   25ebc:	bl	25490 <fputs@plt+0x1437c>
   25ec0:	mov	r1, r0
   25ec4:	b	25e98 <fputs@plt+0x14d84>
   25ec8:			; <UNDEFINED> instruction: 0xffffe344
   25ecc:	push	{r4, r5, r6, lr}
   25ed0:	subs	r4, r1, #0
   25ed4:	beq	25f18 <fputs@plt+0x14e04>
   25ed8:	mov	r6, r0
   25edc:	mov	r0, r4
   25ee0:	bl	10f58 <strlen@plt>
   25ee4:	bic	r5, r0, #-1073741824	; 0xc0000000
   25ee8:	add	r5, r5, #1
   25eec:	mov	r0, r6
   25ef0:	mov	r2, r5
   25ef4:	asr	r3, r5, #31
   25ef8:	bl	253e0 <fputs@plt+0x142cc>
   25efc:	subs	r6, r0, #0
   25f00:	beq	25f10 <fputs@plt+0x14dfc>
   25f04:	mov	r2, r5
   25f08:	mov	r1, r4
   25f0c:	bl	10f7c <memcpy@plt>
   25f10:	mov	r0, r6
   25f14:	pop	{r4, r5, r6, pc}
   25f18:	mov	r6, r4
   25f1c:	b	25f10 <fputs@plt+0x14dfc>
   25f20:	ldr	r3, [r2]
   25f24:	cmp	r3, #0
   25f28:	bxeq	lr
   25f2c:	push	{r4, r5, r6, lr}
   25f30:	mov	r4, r2
   25f34:	ldr	r6, [r0]
   25f38:	mov	r5, r1
   25f3c:	mov	r0, r6
   25f40:	ldr	r1, [r1]
   25f44:	bl	1d100 <fputs@plt+0xbfec>
   25f48:	ldr	r1, [r4]
   25f4c:	mov	r0, r6
   25f50:	bl	25ecc <fputs@plt+0x14db8>
   25f54:	str	r0, [r5]
   25f58:	ldr	r0, [r4]
   25f5c:	bl	1cd68 <fputs@plt+0xbc54>
   25f60:	mov	r3, #0
   25f64:	str	r3, [r4]
   25f68:	pop	{r4, r5, r6, pc}
   25f6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25f70:	subs	r7, r1, #0
   25f74:	beq	26014 <fputs@plt+0x14f00>
   25f78:	mov	r2, #8
   25f7c:	mov	r3, #0
   25f80:	mov	r8, r0
   25f84:	bl	243c8 <fputs@plt+0x132b4>
   25f88:	subs	r9, r0, #0
   25f8c:	beq	26014 <fputs@plt+0x14f00>
   25f90:	ldr	r2, [r7, #4]
   25f94:	mov	r3, #0
   25f98:	str	r2, [r9, #4]
   25f9c:	ldr	r2, [r7, #4]
   25fa0:	mov	r0, r8
   25fa4:	lsl	r2, r2, #3
   25fa8:	bl	243c8 <fputs@plt+0x132b4>
   25fac:	cmp	r0, #0
   25fb0:	mov	sl, r0
   25fb4:	str	r0, [r9]
   25fb8:	beq	2601c <fputs@plt+0x14f08>
   25fbc:	ldr	r3, [r7, #4]
   25fc0:	cmp	r3, #0
   25fc4:	ble	2600c <fputs@plt+0x14ef8>
   25fc8:	mov	r4, #0
   25fcc:	b	25fd4 <fputs@plt+0x14ec0>
   25fd0:	ldr	sl, [r9]
   25fd4:	ldr	r2, [r7]
   25fd8:	lsl	r3, r4, #3
   25fdc:	mov	r0, r8
   25fe0:	ldr	r1, [r2, r4, lsl #3]
   25fe4:	add	r6, r2, r3
   25fe8:	add	r5, sl, r3
   25fec:	bl	25ecc <fputs@plt+0x14db8>
   25ff0:	ldr	r2, [r7, #4]
   25ff4:	ldr	r3, [r6, #4]
   25ff8:	str	r0, [sl, r4, lsl #3]
   25ffc:	add	r4, r4, #1
   26000:	cmp	r2, r4
   26004:	str	r3, [r5, #4]
   26008:	bgt	25fd0 <fputs@plt+0x14ebc>
   2600c:	mov	r0, r9
   26010:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26014:	mov	r9, #0
   26018:	b	2600c <fputs@plt+0x14ef8>
   2601c:	mov	r1, r9
   26020:	mov	r0, r8
   26024:	bl	1d100 <fputs@plt+0xbfec>
   26028:	mov	r9, sl
   2602c:	b	2600c <fputs@plt+0x14ef8>
   26030:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26034:	subs	sl, r1, #0
   26038:	beq	261c8 <fputs@plt+0x150b4>
   2603c:	ldr	r3, [sl]
   26040:	mov	r8, r2
   26044:	cmp	r3, #0
   26048:	subgt	r3, r3, #1
   2604c:	movle	r3, #80	; 0x50
   26050:	addgt	r3, r3, r3, lsl #3
   26054:	mov	r6, r0
   26058:	lslgt	r3, r3, #3
   2605c:	addgt	r3, r3, #80	; 0x50
   26060:	mov	r2, r3
   26064:	asr	r3, r3, #31
   26068:	bl	243c8 <fputs@plt+0x132b4>
   2606c:	subs	r9, r0, #0
   26070:	beq	261c8 <fputs@plt+0x150b4>
   26074:	ldr	r3, [sl]
   26078:	str	r3, [r9]
   2607c:	ldr	r2, [sl]
   26080:	str	r3, [r9, #4]
   26084:	cmp	r2, #0
   26088:	ble	261cc <fputs@plt+0x150b8>
   2608c:	mov	r7, #0
   26090:	mov	r5, sl
   26094:	mov	r4, r9
   26098:	b	2612c <fputs@plt+0x15018>
   2609c:	add	r3, fp, r7
   260a0:	ldr	r2, [r5, #76]	; 0x4c
   260a4:	add	r3, r9, r3, lsl #3
   260a8:	str	r2, [r4, #76]	; 0x4c
   260ac:	ldrb	r3, [r3, #45]	; 0x2d
   260b0:	add	r7, r7, #1
   260b4:	tst	r3, #4
   260b8:	bne	261b0 <fputs@plt+0x1509c>
   260bc:	ldr	r3, [r5, #24]
   260c0:	mov	r2, r8
   260c4:	cmp	r3, #0
   260c8:	str	r3, [r4, #24]
   260cc:	ldrhne	r1, [r3, #36]	; 0x24
   260d0:	mov	r0, r6
   260d4:	add	r5, r5, #72	; 0x48
   260d8:	addne	r1, r1, #1
   260dc:	strhne	r1, [r3, #36]	; 0x24
   260e0:	ldr	r1, [r5, #-44]	; 0xffffffd4
   260e4:	bl	261d4 <fputs@plt+0x150c0>
   260e8:	mov	r3, #0
   260ec:	mov	r2, r8
   260f0:	add	r4, r4, #72	; 0x48
   260f4:	str	r0, [r4, #-44]	; 0xffffffd4
   260f8:	mov	r0, r6
   260fc:	ldr	r1, [r5, #-16]
   26100:	bl	263b8 <fputs@plt+0x152a4>
   26104:	str	r0, [r4, #-16]
   26108:	mov	r0, r6
   2610c:	ldr	r1, [r5, #-12]
   26110:	bl	25f6c <fputs@plt+0x14e58>
   26114:	str	r0, [r4, #-12]
   26118:	ldrd	r2, [r5, #-8]
   2611c:	strd	r2, [r4, #-8]
   26120:	ldr	r3, [sl]
   26124:	cmp	r3, r7
   26128:	ble	261cc <fputs@plt+0x150b8>
   2612c:	ldr	r3, [r5, #8]
   26130:	mov	r0, r6
   26134:	str	r3, [r4, #8]
   26138:	ldr	r1, [r5, #12]
   2613c:	bl	25ecc <fputs@plt+0x14db8>
   26140:	lsl	fp, r7, #3
   26144:	str	r0, [r4, #12]
   26148:	mov	r0, r6
   2614c:	ldr	r1, [r5, #16]
   26150:	bl	25ecc <fputs@plt+0x14db8>
   26154:	str	r0, [r4, #16]
   26158:	mov	r0, r6
   2615c:	ldr	r1, [r5, #20]
   26160:	bl	25ecc <fputs@plt+0x14db8>
   26164:	add	r2, fp, r7
   26168:	add	r2, r9, r2, lsl #3
   2616c:	str	r0, [r4, #20]
   26170:	ldr	r1, [r5, #44]	; 0x2c
   26174:	str	r1, [r4, #44]	; 0x2c
   26178:	ldr	r1, [r5, #52]	; 0x34
   2617c:	str	r1, [r4, #52]	; 0x34
   26180:	ldr	r1, [r5, #32]
   26184:	str	r1, [r4, #32]
   26188:	ldr	r1, [r5, #36]	; 0x24
   2618c:	str	r1, [r4, #36]	; 0x24
   26190:	ldrb	r2, [r2, #45]	; 0x2d
   26194:	tst	r2, #2
   26198:	beq	2609c <fputs@plt+0x14f88>
   2619c:	ldr	r1, [r5, #72]	; 0x48
   261a0:	mov	r0, r6
   261a4:	bl	25ecc <fputs@plt+0x14db8>
   261a8:	str	r0, [r4, #72]	; 0x48
   261ac:	b	2609c <fputs@plt+0x14f88>
   261b0:	mov	r2, r8
   261b4:	ldr	r1, [r5, #72]	; 0x48
   261b8:	mov	r0, r6
   261bc:	bl	26a34 <fputs@plt+0x15920>
   261c0:	str	r0, [r4, #72]	; 0x48
   261c4:	b	260bc <fputs@plt+0x14fa8>
   261c8:	mov	r9, #0
   261cc:	mov	r0, r9
   261d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   261d4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   261d8:	subs	r4, r1, #0
   261dc:	beq	263b0 <fputs@plt+0x1529c>
   261e0:	mov	r5, r2
   261e4:	mov	r3, #0
   261e8:	mov	r2, #68	; 0x44
   261ec:	mov	r6, r0
   261f0:	bl	243c8 <fputs@plt+0x132b4>
   261f4:	subs	r8, r0, #0
   261f8:	beq	263b0 <fputs@plt+0x1529c>
   261fc:	mov	r2, r5
   26200:	ldr	r1, [r4]
   26204:	mov	r0, r6
   26208:	bl	26a34 <fputs@plt+0x15920>
   2620c:	ldr	r1, [r4, #28]
   26210:	mov	r2, r5
   26214:	mov	r7, #0
   26218:	str	r0, [r8]
   2621c:	mov	r0, r6
   26220:	bl	26030 <fputs@plt+0x14f1c>
   26224:	mov	r3, #0
   26228:	ldr	r1, [r4, #32]
   2622c:	mov	r2, r5
   26230:	str	r0, [r8, #28]
   26234:	mov	r0, r6
   26238:	bl	263b8 <fputs@plt+0x152a4>
   2623c:	ldr	r1, [r4, #36]	; 0x24
   26240:	mov	r2, r5
   26244:	str	r0, [r8, #32]
   26248:	mov	r0, r6
   2624c:	bl	26a34 <fputs@plt+0x15920>
   26250:	mov	r3, #0
   26254:	ldr	r1, [r4, #40]	; 0x28
   26258:	mov	r2, r5
   2625c:	str	r0, [r8, #36]	; 0x24
   26260:	mov	r0, r6
   26264:	bl	263b8 <fputs@plt+0x152a4>
   26268:	ldr	r1, [r4, #44]	; 0x2c
   2626c:	mov	r2, r5
   26270:	str	r0, [r8, #40]	; 0x28
   26274:	mov	r0, r6
   26278:	bl	26a34 <fputs@plt+0x15920>
   2627c:	mov	r2, r5
   26280:	str	r0, [r8, #44]	; 0x2c
   26284:	ldrb	r3, [r4, #4]
   26288:	mov	r0, r6
   2628c:	strb	r3, [r8, #4]
   26290:	ldr	r1, [r4, #48]	; 0x30
   26294:	bl	261d4 <fputs@plt+0x150c0>
   26298:	mov	r3, r7
   2629c:	mov	r2, r5
   262a0:	ldr	r1, [r4, #56]	; 0x38
   262a4:	cmp	r0, #0
   262a8:	str	r0, [r8, #48]	; 0x30
   262ac:	strne	r8, [r0, #52]	; 0x34
   262b0:	str	r7, [r8, #52]	; 0x34
   262b4:	mov	r0, r6
   262b8:	bl	263b8 <fputs@plt+0x152a4>
   262bc:	ldr	r1, [r4, #60]	; 0x3c
   262c0:	mov	r2, r5
   262c4:	mov	r3, r7
   262c8:	str	r0, [r8, #56]	; 0x38
   262cc:	mov	r0, r6
   262d0:	bl	263b8 <fputs@plt+0x152a4>
   262d4:	ldr	r3, [r4, #8]
   262d8:	ldr	sl, [r4, #64]	; 0x40
   262dc:	ldrsh	r1, [r4, #6]
   262e0:	mvn	r2, #0
   262e4:	bic	r3, r3, #16
   262e8:	cmp	sl, r7
   262ec:	str	r7, [r8, #12]
   262f0:	str	r7, [r8, #16]
   262f4:	str	r3, [r8, #8]
   262f8:	strh	r1, [r8, #6]
   262fc:	str	r2, [r8, #20]
   26300:	str	r2, [r8, #24]
   26304:	str	r0, [r8, #60]	; 0x3c
   26308:	beq	263a8 <fputs@plt+0x15294>
   2630c:	ldr	r2, [sl]
   26310:	mov	r0, r6
   26314:	lsl	r2, r2, #4
   26318:	add	r2, r2, #8
   2631c:	asr	r3, r2, #31
   26320:	bl	25490 <fputs@plt+0x1437c>
   26324:	subs	fp, r0, #0
   26328:	beq	263a8 <fputs@plt+0x15294>
   2632c:	ldr	r3, [sl]
   26330:	str	r3, [fp]
   26334:	ldr	r3, [sl]
   26338:	cmp	r3, #0
   2633c:	ble	2639c <fputs@plt+0x15288>
   26340:	mov	r9, r7
   26344:	mov	r5, sl
   26348:	mov	r4, fp
   2634c:	ldr	r1, [r5, #16]
   26350:	mov	r2, r9
   26354:	mov	r0, r6
   26358:	bl	261d4 <fputs@plt+0x150c0>
   2635c:	ldr	r1, [r5, #12]
   26360:	mov	r2, r9
   26364:	add	r7, r7, #1
   26368:	add	r5, r5, #16
   2636c:	add	r4, r4, #16
   26370:	str	r0, [r4]
   26374:	mov	r0, r6
   26378:	bl	26a34 <fputs@plt+0x15920>
   2637c:	ldr	r1, [r5, #-8]
   26380:	str	r0, [r4, #-4]
   26384:	mov	r0, r6
   26388:	bl	25ecc <fputs@plt+0x14db8>
   2638c:	ldr	r3, [sl]
   26390:	cmp	r7, r3
   26394:	str	r0, [r4, #-8]
   26398:	blt	2634c <fputs@plt+0x15238>
   2639c:	str	fp, [r8, #64]	; 0x40
   263a0:	mov	r0, r8
   263a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   263a8:	mov	fp, #0
   263ac:	b	2639c <fputs@plt+0x15288>
   263b0:	mov	r8, #0
   263b4:	b	263a0 <fputs@plt+0x1528c>
   263b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   263bc:	subs	r5, r1, #0
   263c0:	sub	sp, sp, #28
   263c4:	beq	266a4 <fputs@plt+0x15590>
   263c8:	cmp	r3, #0
   263cc:	mov	r6, r3
   263d0:	mov	r7, r2
   263d4:	mov	r8, r0
   263d8:	and	sl, r2, #1
   263dc:	beq	26678 <fputs@plt+0x15564>
   263e0:	ldr	r4, [r3]
   263e4:	mov	r3, #32768	; 0x8000
   263e8:	str	r3, [sp]
   263ec:	str	r4, [sp, #20]
   263f0:	cmp	r4, #0
   263f4:	beq	2650c <fputs@plt+0x153f8>
   263f8:	cmp	sl, #0
   263fc:	bne	26518 <fputs@plt+0x15404>
   26400:	ldr	fp, [r5, #4]
   26404:	tst	fp, #1024	; 0x400
   26408:	beq	266ac <fputs@plt+0x15598>
   2640c:	mov	r3, #48	; 0x30
   26410:	tst	fp, #16384	; 0x4000
   26414:	str	sl, [sp, #4]
   26418:	str	r3, [sp, #8]
   2641c:	mov	r9, sl
   26420:	bne	26568 <fputs@plt+0x15454>
   26424:	tst	fp, #8192	; 0x2000
   26428:	bne	26614 <fputs@plt+0x15500>
   2642c:	mov	fp, r5
   26430:	mov	lr, r4
   26434:	add	r3, r5, #48	; 0x30
   26438:	ldr	ip, [fp]
   2643c:	ldr	r0, [fp, #4]
   26440:	ldr	r1, [fp, #8]
   26444:	ldr	r2, [fp, #12]
   26448:	add	fp, fp, #16
   2644c:	cmp	fp, r3
   26450:	str	ip, [lr]
   26454:	str	r0, [lr, #4]
   26458:	str	r1, [lr, #8]
   2645c:	str	r2, [lr, #12]
   26460:	add	lr, lr, #16
   26464:	bne	26438 <fputs@plt+0x15324>
   26468:	b	26484 <fputs@plt+0x15370>
   2646c:	mov	r9, #0
   26470:	str	r3, [sp, #8]
   26474:	ldr	r2, [sp, #8]
   26478:	mov	r1, r5
   2647c:	mov	r0, r4
   26480:	bl	10f7c <memcpy@plt>
   26484:	ldr	fp, [r4, #4]
   26488:	ldr	r3, [sp]
   2648c:	bic	fp, fp, #122880	; 0x1e000
   26490:	orr	fp, fp, r3
   26494:	ldr	r3, [sp, #4]
   26498:	cmp	r9, #0
   2649c:	orr	fp, fp, r3
   264a0:	str	fp, [r4, #4]
   264a4:	bne	265e0 <fputs@plt+0x154cc>
   264a8:	ldr	r3, [r5, #4]
   264ac:	orr	r2, r3, fp
   264b0:	tst	r2, #16384	; 0x4000
   264b4:	bne	264d8 <fputs@plt+0x153c4>
   264b8:	tst	r3, #2048	; 0x800
   264bc:	mov	r2, sl
   264c0:	ldr	r1, [r5, #20]
   264c4:	mov	r0, r8
   264c8:	beq	26604 <fputs@plt+0x154f0>
   264cc:	bl	261d4 <fputs@plt+0x150c0>
   264d0:	ldr	fp, [r4, #4]
   264d4:	str	r0, [r4, #20]
   264d8:	tst	fp, #24576	; 0x6000
   264dc:	beq	265a0 <fputs@plt+0x1548c>
   264e0:	mov	r1, r7
   264e4:	mov	r0, r5
   264e8:	bl	222b0 <fputs@plt+0x1119c>
   264ec:	ldr	r3, [sp, #20]
   264f0:	tst	fp, #8192	; 0x2000
   264f4:	add	r0, r3, r0
   264f8:	str	r0, [sp, #20]
   264fc:	bne	26620 <fputs@plt+0x1550c>
   26500:	cmp	r6, #0
   26504:	ldrne	r3, [sp, #20]
   26508:	strne	r3, [r6]
   2650c:	mov	r0, r4
   26510:	add	sp, sp, #28
   26514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26518:	ldr	r3, [r5, #12]
   2651c:	cmp	r3, #0
   26520:	movne	r3, #8192	; 0x2000
   26524:	strne	r3, [sp, #4]
   26528:	movne	r3, #28
   2652c:	beq	26658 <fputs@plt+0x15544>
   26530:	ldr	fp, [r5, #4]
   26534:	tst	fp, #1024	; 0x400
   26538:	bne	2646c <fputs@plt+0x15358>
   2653c:	ldr	r0, [r5, #8]
   26540:	cmp	r0, #0
   26544:	beq	2646c <fputs@plt+0x15358>
   26548:	str	r3, [sp, #8]
   2654c:	bl	10f58 <strlen@plt>
   26550:	cmp	sl, #0
   26554:	bic	r0, r0, #-1073741824	; 0xc0000000
   26558:	add	r9, r0, #1
   2655c:	bne	26474 <fputs@plt+0x15360>
   26560:	tst	fp, #16384	; 0x4000
   26564:	beq	26424 <fputs@plt+0x15310>
   26568:	mov	fp, #12
   2656c:	mov	r3, #36	; 0x24
   26570:	mov	r2, fp
   26574:	mov	r1, r5
   26578:	mov	r0, r4
   2657c:	str	r3, [sp, #12]
   26580:	bl	10f7c <memcpy@plt>
   26584:	ldr	r0, [sp, #20]
   26588:	ldr	r3, [sp, #12]
   2658c:	add	r0, r0, fp
   26590:	mov	r2, r3
   26594:	mov	r1, #0
   26598:	bl	10ee0 <memset@plt>
   2659c:	b	26484 <fputs@plt+0x15370>
   265a0:	ldr	r3, [r5, #4]
   265a4:	ands	r6, r3, #16384	; 0x4000
   265a8:	bne	2650c <fputs@plt+0x153f8>
   265ac:	mov	r3, r6
   265b0:	mov	r2, r6
   265b4:	ldr	r1, [r5, #12]
   265b8:	mov	r0, r8
   265bc:	bl	263b8 <fputs@plt+0x152a4>
   265c0:	ldr	r1, [r5, #16]
   265c4:	mov	r3, r6
   265c8:	mov	r2, r6
   265cc:	str	r0, [r4, #12]
   265d0:	mov	r0, r8
   265d4:	bl	263b8 <fputs@plt+0x152a4>
   265d8:	str	r0, [r4, #16]
   265dc:	b	2650c <fputs@plt+0x153f8>
   265e0:	ldr	r0, [sp, #20]
   265e4:	ldr	r3, [sp, #8]
   265e8:	mov	r2, r9
   265ec:	add	r0, r0, r3
   265f0:	str	r0, [r4, #8]
   265f4:	ldr	r1, [r5, #8]
   265f8:	bl	10f7c <memcpy@plt>
   265fc:	ldr	fp, [r4, #4]
   26600:	b	264a8 <fputs@plt+0x15394>
   26604:	bl	26a34 <fputs@plt+0x15920>
   26608:	ldr	fp, [r4, #4]
   2660c:	str	r0, [r4, #20]
   26610:	b	264d8 <fputs@plt+0x153c4>
   26614:	mov	fp, #28
   26618:	mov	r3, #20
   2661c:	b	26570 <fputs@plt+0x1545c>
   26620:	add	r7, sp, #20
   26624:	mov	r3, r7
   26628:	mov	r2, #1
   2662c:	ldr	r1, [r5, #12]
   26630:	mov	r0, r8
   26634:	bl	263b8 <fputs@plt+0x152a4>
   26638:	ldr	r1, [r5, #16]
   2663c:	mov	r3, r7
   26640:	mov	r2, #1
   26644:	str	r0, [r4, #12]
   26648:	mov	r0, r8
   2664c:	bl	263b8 <fputs@plt+0x152a4>
   26650:	str	r0, [r4, #16]
   26654:	b	26500 <fputs@plt+0x153ec>
   26658:	ldr	r3, [r5, #20]
   2665c:	cmp	r3, #0
   26660:	moveq	r3, #16384	; 0x4000
   26664:	movne	r3, #8192	; 0x2000
   26668:	str	r3, [sp, #4]
   2666c:	moveq	r3, #12
   26670:	movne	r3, #28
   26674:	b	26530 <fputs@plt+0x1541c>
   26678:	mov	r1, r2
   2667c:	mov	r0, r5
   26680:	bl	22318 <fputs@plt+0x11204>
   26684:	str	r6, [sp]
   26688:	mov	r2, r0
   2668c:	asr	r3, r0, #31
   26690:	mov	r0, r8
   26694:	bl	243c8 <fputs@plt+0x132b4>
   26698:	mov	r4, r0
   2669c:	str	r0, [sp, #20]
   266a0:	b	263f0 <fputs@plt+0x152dc>
   266a4:	mov	r0, r5
   266a8:	b	26510 <fputs@plt+0x153fc>
   266ac:	ldr	r0, [r5, #8]
   266b0:	cmp	r0, #0
   266b4:	strne	sl, [sp, #4]
   266b8:	movne	r3, #48	; 0x30
   266bc:	bne	26548 <fputs@plt+0x15434>
   266c0:	b	2640c <fputs@plt+0x152f8>
   266c4:	push	{r4, r5, r6, r7, lr}
   266c8:	subs	r4, r1, #0
   266cc:	sub	sp, sp, #12
   266d0:	beq	267cc <fputs@plt+0x156b8>
   266d4:	mov	r7, r3
   266d8:	ldrb	r3, [r4]
   266dc:	mov	r6, r0
   266e0:	mov	r5, r2
   266e4:	cmp	r3, #152	; 0x98
   266e8:	beq	2674c <fputs@plt+0x15638>
   266ec:	mov	r3, r7
   266f0:	mov	r2, r5
   266f4:	ldr	r1, [r4, #12]
   266f8:	mov	r0, r6
   266fc:	bl	266c4 <fputs@plt+0x155b0>
   26700:	mov	r3, r7
   26704:	mov	r2, r5
   26708:	ldr	r1, [r4, #16]
   2670c:	str	r0, [r4, #12]
   26710:	mov	r0, r6
   26714:	bl	266c4 <fputs@plt+0x155b0>
   26718:	ldr	r3, [r4, #4]
   2671c:	tst	r3, #2048	; 0x800
   26720:	str	r0, [r4, #16]
   26724:	bne	26790 <fputs@plt+0x1567c>
   26728:	mov	r2, r5
   2672c:	mov	r3, r7
   26730:	mov	r0, r6
   26734:	ldr	r1, [r4, #20]
   26738:	bl	267d4 <fputs@plt+0x156c0>
   2673c:	mov	r5, r4
   26740:	mov	r0, r5
   26744:	add	sp, sp, #12
   26748:	pop	{r4, r5, r6, r7, pc}
   2674c:	ldr	r3, [r4, #28]
   26750:	cmp	r3, r2
   26754:	bne	266ec <fputs@plt+0x155d8>
   26758:	ldrsh	r3, [r4, #32]
   2675c:	cmp	r3, #0
   26760:	blt	267bc <fputs@plt+0x156a8>
   26764:	ldr	r1, [r7, #4]
   26768:	add	r2, r3, r3, lsl #2
   2676c:	mov	r3, #0
   26770:	ldr	r1, [r1, r2, lsl #2]
   26774:	mov	r2, r3
   26778:	bl	263b8 <fputs@plt+0x152a4>
   2677c:	mov	r1, r4
   26780:	mov	r5, r0
   26784:	mov	r0, r6
   26788:	bl	23a00 <fputs@plt+0x128ec>
   2678c:	b	26740 <fputs@plt+0x1562c>
   26790:	mov	ip, #1
   26794:	ldr	r1, [r4, #20]
   26798:	mov	r2, r5
   2679c:	mov	r0, r6
   267a0:	mov	r3, r7
   267a4:	str	ip, [sp]
   267a8:	bl	26834 <fputs@plt+0x15720>
   267ac:	mov	r5, r4
   267b0:	mov	r0, r5
   267b4:	add	sp, sp, #12
   267b8:	pop	{r4, r5, r6, r7, pc}
   267bc:	mov	r3, #101	; 0x65
   267c0:	strb	r3, [r4]
   267c4:	mov	r5, r4
   267c8:	b	26740 <fputs@plt+0x1562c>
   267cc:	mov	r5, r4
   267d0:	b	26740 <fputs@plt+0x1562c>
   267d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   267d8:	subs	r7, r1, #0
   267dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   267e0:	ldr	r1, [r7]
   267e4:	cmp	r1, #0
   267e8:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   267ec:	mov	r4, #0
   267f0:	mov	sl, r3
   267f4:	mov	r9, r2
   267f8:	mov	r8, r0
   267fc:	mov	r5, r4
   26800:	ldr	r6, [r7, #4]
   26804:	mov	r3, sl
   26808:	mov	r2, r9
   2680c:	ldr	r1, [r6, r4]
   26810:	mov	r0, r8
   26814:	bl	266c4 <fputs@plt+0x155b0>
   26818:	ldr	r3, [r7]
   2681c:	add	r5, r5, #1
   26820:	cmp	r3, r5
   26824:	str	r0, [r6, r4]
   26828:	add	r4, r4, #20
   2682c:	bgt	26800 <fputs@plt+0x156ec>
   26830:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26838:	sub	sp, sp, #12
   2683c:	subs	r9, r1, #0
   26840:	ldr	fp, [sp, #48]	; 0x30
   26844:	beq	2693c <fputs@plt+0x15828>
   26848:	mov	r6, r0
   2684c:	mov	r7, r2
   26850:	mov	r8, r3
   26854:	mov	sl, #1
   26858:	mov	r3, r8
   2685c:	mov	r2, r7
   26860:	ldr	r1, [r9]
   26864:	mov	r0, r6
   26868:	bl	267d4 <fputs@plt+0x156c0>
   2686c:	mov	r3, r8
   26870:	mov	r2, r7
   26874:	ldr	r1, [r9, #36]	; 0x24
   26878:	mov	r0, r6
   2687c:	bl	267d4 <fputs@plt+0x156c0>
   26880:	mov	r3, r8
   26884:	mov	r2, r7
   26888:	ldr	r1, [r9, #44]	; 0x2c
   2688c:	mov	r0, r6
   26890:	bl	267d4 <fputs@plt+0x156c0>
   26894:	mov	r3, r8
   26898:	mov	r2, r7
   2689c:	ldr	r1, [r9, #40]	; 0x28
   268a0:	mov	r0, r6
   268a4:	bl	266c4 <fputs@plt+0x155b0>
   268a8:	mov	r3, r8
   268ac:	mov	r2, r7
   268b0:	ldr	r1, [r9, #32]
   268b4:	str	r0, [r9, #40]	; 0x28
   268b8:	mov	r0, r6
   268bc:	bl	266c4 <fputs@plt+0x155b0>
   268c0:	ldr	r4, [r9, #28]
   268c4:	ldr	r5, [r4], #8
   268c8:	cmp	r5, #0
   268cc:	str	r0, [r9, #32]
   268d0:	bgt	268e4 <fputs@plt+0x157d0>
   268d4:	b	26928 <fputs@plt+0x15814>
   268d8:	subs	r5, r5, #1
   268dc:	add	r4, r4, #72	; 0x48
   268e0:	beq	26928 <fputs@plt+0x15814>
   268e4:	ldr	r1, [r4, #20]
   268e8:	mov	r3, r8
   268ec:	str	sl, [sp]
   268f0:	mov	r2, r7
   268f4:	mov	r0, r6
   268f8:	bl	26834 <fputs@plt+0x15720>
   268fc:	ldrb	r3, [r4, #37]	; 0x25
   26900:	tst	r3, #4
   26904:	beq	268d8 <fputs@plt+0x157c4>
   26908:	ldr	r1, [r4, #64]	; 0x40
   2690c:	mov	r3, r8
   26910:	mov	r2, r7
   26914:	mov	r0, r6
   26918:	bl	267d4 <fputs@plt+0x156c0>
   2691c:	subs	r5, r5, #1
   26920:	add	r4, r4, #72	; 0x48
   26924:	bne	268e4 <fputs@plt+0x157d0>
   26928:	cmp	fp, #0
   2692c:	beq	2693c <fputs@plt+0x15828>
   26930:	ldr	r9, [r9, #48]	; 0x30
   26934:	cmp	r9, #0
   26938:	bne	26858 <fputs@plt+0x15744>
   2693c:	add	sp, sp, #12
   26940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26944:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26948:	subs	r4, r2, #0
   2694c:	beq	26978 <fputs@plt+0x15864>
   26950:	mov	r8, r3
   26954:	ldr	r2, [r1, #8]
   26958:	ldr	r3, [pc, #208]	; 26a30 <fputs@plt+0x1591c>
   2695c:	mov	r6, r1
   26960:	and	r3, r3, r2
   26964:	cmp	r3, #0
   26968:	bne	26978 <fputs@plt+0x15864>
   2696c:	ldr	r5, [r1, #56]	; 0x38
   26970:	cmp	r5, #0
   26974:	beq	26984 <fputs@plt+0x15870>
   26978:	mov	r5, #0
   2697c:	mov	r0, r5
   26980:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26984:	ldrb	r3, [r4]
   26988:	mov	r7, r0
   2698c:	cmp	r3, #72	; 0x48
   26990:	bne	269bc <fputs@plt+0x158a8>
   26994:	mov	r3, r8
   26998:	ldr	r2, [r4, #16]
   2699c:	mov	r1, r6
   269a0:	mov	r0, r7
   269a4:	bl	26944 <fputs@plt+0x15830>
   269a8:	ldr	r4, [r4, #12]
   269ac:	ldrb	r3, [r4]
   269b0:	cmp	r3, #72	; 0x48
   269b4:	add	r5, r5, r0
   269b8:	beq	26994 <fputs@plt+0x15880>
   269bc:	ldr	r3, [r4, #4]
   269c0:	ands	r9, r3, #1
   269c4:	bne	26978 <fputs@plt+0x15864>
   269c8:	mov	r2, r8
   269cc:	mov	r1, #3
   269d0:	mov	r0, r4
   269d4:	bl	23188 <fputs@plt+0x12074>
   269d8:	cmp	r0, #0
   269dc:	beq	2697c <fputs@plt+0x15868>
   269e0:	add	r5, r5, #1
   269e4:	mov	r3, r9
   269e8:	mov	r2, #0
   269ec:	mov	r1, r4
   269f0:	mov	r0, r7
   269f4:	bl	263b8 <fputs@plt+0x152a4>
   269f8:	ldr	r3, [r6]
   269fc:	mov	r2, r8
   26a00:	mov	r1, r0
   26a04:	mov	r0, r7
   26a08:	bl	266c4 <fputs@plt+0x155b0>
   26a0c:	ldr	r1, [r6, #32]
   26a10:	mov	r2, r0
   26a14:	mov	r0, r7
   26a18:	bl	2498c <fputs@plt+0x13878>
   26a1c:	str	r0, [r6, #32]
   26a20:	ldr	r6, [r6, #48]	; 0x30
   26a24:	cmp	r6, #0
   26a28:	bne	269e4 <fputs@plt+0x158d0>
   26a2c:	b	2697c <fputs@plt+0x15868>
   26a30:	andeq	r2, r0, r8
   26a34:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26a38:	subs	r8, r1, #0
   26a3c:	beq	26b50 <fputs@plt+0x15a3c>
   26a40:	mov	r9, r2
   26a44:	mov	r3, #0
   26a48:	mov	r2, #8
   26a4c:	mov	r6, r0
   26a50:	bl	243c8 <fputs@plt+0x132b4>
   26a54:	subs	fp, r0, #0
   26a58:	beq	26b50 <fputs@plt+0x15a3c>
   26a5c:	ldr	r2, [r8]
   26a60:	ands	r3, r9, #1
   26a64:	str	r2, [fp]
   26a68:	beq	26b30 <fputs@plt+0x15a1c>
   26a6c:	add	r2, r2, r2, lsl #2
   26a70:	mov	r3, #0
   26a74:	lsl	r2, r2, #2
   26a78:	mov	r0, r6
   26a7c:	bl	243c8 <fputs@plt+0x132b4>
   26a80:	cmp	r0, #0
   26a84:	mov	r4, r0
   26a88:	str	r0, [fp, #4]
   26a8c:	beq	26b60 <fputs@plt+0x15a4c>
   26a90:	ldm	r8, {r3, r5}
   26a94:	cmp	r3, #0
   26a98:	ble	26b28 <fputs@plt+0x15a14>
   26a9c:	mov	r7, #0
   26aa0:	mov	sl, r7
   26aa4:	mov	r3, sl
   26aa8:	mov	r2, r9
   26aac:	ldr	r1, [r5]
   26ab0:	mov	r0, r6
   26ab4:	bl	263b8 <fputs@plt+0x152a4>
   26ab8:	ldr	r1, [r5, #4]
   26abc:	add	r7, r7, #1
   26ac0:	add	r5, r5, #20
   26ac4:	add	r4, r4, #20
   26ac8:	str	r0, [r4, #-20]	; 0xffffffec
   26acc:	mov	r0, r6
   26ad0:	bl	25ecc <fputs@plt+0x14db8>
   26ad4:	str	r0, [r4, #-16]
   26ad8:	mov	r0, r6
   26adc:	ldr	r1, [r5, #-12]
   26ae0:	bl	25ecc <fputs@plt+0x14db8>
   26ae4:	ldrb	r3, [r4, #-7]
   26ae8:	bic	r3, r3, #1
   26aec:	uxtb	r2, r3
   26af0:	bic	r2, r2, #2
   26af4:	str	r0, [r4, #-12]
   26af8:	ldrb	r1, [r5, #-8]
   26afc:	strb	r3, [r4, #-7]
   26b00:	strb	r1, [r4, #-8]
   26b04:	ldrb	r3, [r5, #-7]
   26b08:	and	r3, r3, #2
   26b0c:	orr	r3, r3, r2
   26b10:	strb	r3, [r4, #-7]
   26b14:	ldr	r2, [r8]
   26b18:	ldr	r3, [r5, #-4]
   26b1c:	cmp	r2, r7
   26b20:	str	r3, [r4, #-4]
   26b24:	bgt	26aa4 <fputs@plt+0x15990>
   26b28:	mov	r0, fp
   26b2c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26b30:	ldr	r1, [r8]
   26b34:	cmp	r1, #1
   26b38:	ble	26b58 <fputs@plt+0x15a44>
   26b3c:	mov	r2, #1
   26b40:	lsl	r2, r2, #1
   26b44:	cmp	r2, r1
   26b48:	blt	26b40 <fputs@plt+0x15a2c>
   26b4c:	b	26a6c <fputs@plt+0x15958>
   26b50:	mov	fp, #0
   26b54:	b	26b28 <fputs@plt+0x15a14>
   26b58:	mov	r2, #20
   26b5c:	b	26a78 <fputs@plt+0x15964>
   26b60:	mov	r1, fp
   26b64:	mov	r0, r6
   26b68:	bl	1d100 <fputs@plt+0xbfec>
   26b6c:	mov	fp, r4
   26b70:	b	26b28 <fputs@plt+0x15a14>
   26b74:	push	{r4, r5, r6, r7, r8, lr}
   26b78:	sub	sp, sp, #24
   26b7c:	mov	ip, #0
   26b80:	cmp	r3, #0
   26b84:	mov	r5, r1
   26b88:	str	ip, [sp, #16]
   26b8c:	str	ip, [sp, #20]
   26b90:	beq	26ba0 <fputs@plt+0x15a8c>
   26b94:	ldrb	r1, [r3]
   26b98:	cmp	r1, #152	; 0x98
   26b9c:	beq	26bb0 <fputs@plt+0x15a9c>
   26ba0:	mov	r4, r5
   26ba4:	mov	r0, r4
   26ba8:	add	sp, sp, #24
   26bac:	pop	{r4, r5, r6, r7, r8, pc}
   26bb0:	ldr	r3, [r3, #44]	; 0x2c
   26bb4:	cmp	r3, #0
   26bb8:	beq	26ba0 <fputs@plt+0x15a8c>
   26bbc:	ldrb	r1, [r3, #42]	; 0x2a
   26bc0:	tst	r1, #16
   26bc4:	beq	26ba0 <fputs@plt+0x15a8c>
   26bc8:	ldr	r3, [r3, #56]	; 0x38
   26bcc:	cmp	r3, #0
   26bd0:	beq	26d28 <fputs@plt+0x15c14>
   26bd4:	mov	r4, r0
   26bd8:	b	26be8 <fputs@plt+0x15ad4>
   26bdc:	ldr	r3, [r3, #24]
   26be0:	cmp	r3, #0
   26be4:	beq	26d28 <fputs@plt+0x15c14>
   26be8:	ldr	r1, [r3]
   26bec:	cmp	r4, r1
   26bf0:	bne	26bdc <fputs@plt+0x15ac8>
   26bf4:	ldr	r8, [r3, #8]
   26bf8:	str	r2, [sp, #12]
   26bfc:	ldr	r7, [r8]
   26c00:	ldr	r3, [r7, #72]	; 0x48
   26c04:	cmp	r3, #0
   26c08:	beq	26ba0 <fputs@plt+0x15a8c>
   26c0c:	ldr	r1, [r5, #20]
   26c10:	mov	r0, r4
   26c14:	bl	25ecc <fputs@plt+0x14db8>
   26c18:	subs	r6, r0, #0
   26c1c:	beq	26ba0 <fputs@plt+0x15a8c>
   26c20:	ldrb	r3, [r6]
   26c24:	ldr	r0, [pc, #264]	; 26d34 <fputs@plt+0x15c20>
   26c28:	mov	r1, r6
   26c2c:	cmp	r3, #0
   26c30:	add	r0, pc, r0
   26c34:	ldr	r2, [sp, #12]
   26c38:	beq	26c54 <fputs@plt+0x15b40>
   26c3c:	add	r3, r0, r3
   26c40:	ldrb	r3, [r3, #336]	; 0x150
   26c44:	strb	r3, [r1]
   26c48:	ldrb	r3, [r1, #1]!
   26c4c:	cmp	r3, #0
   26c50:	bne	26c3c <fputs@plt+0x15b28>
   26c54:	add	r3, sp, #20
   26c58:	mov	r1, r2
   26c5c:	str	r3, [sp]
   26c60:	mov	r2, r6
   26c64:	add	r3, sp, #16
   26c68:	ldr	r7, [r7, #72]	; 0x48
   26c6c:	mov	r0, r8
   26c70:	blx	r7
   26c74:	mov	r1, r6
   26c78:	mov	r7, r0
   26c7c:	mov	r0, r4
   26c80:	bl	1d100 <fputs@plt+0xbfec>
   26c84:	cmp	r7, #0
   26c88:	beq	26ba0 <fputs@plt+0x15a8c>
   26c8c:	ldr	r0, [r5, #20]
   26c90:	cmp	r0, #0
   26c94:	moveq	r2, #29
   26c98:	beq	26ca8 <fputs@plt+0x15b94>
   26c9c:	bl	10f58 <strlen@plt>
   26ca0:	bic	r2, r0, #-1073741824	; 0xc0000000
   26ca4:	add	r2, r2, #29
   26ca8:	mov	r0, r4
   26cac:	mov	r3, #0
   26cb0:	bl	25490 <fputs@plt+0x1437c>
   26cb4:	subs	r4, r0, #0
   26cb8:	beq	26ba0 <fputs@plt+0x15a8c>
   26cbc:	mov	lr, r5
   26cc0:	mov	ip, r4
   26cc4:	ldm	lr!, {r0, r1, r2, r3}
   26cc8:	add	r6, r4, #28
   26ccc:	stmia	ip!, {r0, r1, r2, r3}
   26cd0:	ldm	lr, {r0, r1, r2}
   26cd4:	stm	ip, {r0, r1, r2}
   26cd8:	str	r6, [r4, #20]
   26cdc:	ldr	r5, [r5, #20]
   26ce0:	cmp	r5, #0
   26ce4:	moveq	r2, #1
   26ce8:	beq	26cfc <fputs@plt+0x15be8>
   26cec:	mov	r0, r5
   26cf0:	bl	10f58 <strlen@plt>
   26cf4:	bic	r2, r0, #-1073741824	; 0xc0000000
   26cf8:	add	r2, r2, #1
   26cfc:	mov	r1, r5
   26d00:	mov	r0, r6
   26d04:	bl	10f7c <memcpy@plt>
   26d08:	ldrh	r3, [r4, #2]
   26d0c:	ldr	r1, [sp, #16]
   26d10:	ldr	r2, [sp, #20]
   26d14:	orr	r3, r3, #16
   26d18:	str	r1, [r4, #12]
   26d1c:	strh	r3, [r4, #2]
   26d20:	str	r2, [r4, #4]
   26d24:	b	26ba4 <fputs@plt+0x15a90>
   26d28:	mov	r3, #0
   26d2c:	ldr	r3, [r3, #8]
   26d30:	udf	#0
   26d34:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   26d38:	push	{r4, r5, r6, r7, r8, lr}
   26d3c:	add	r2, r2, r2, lsl #2
   26d40:	ldr	r6, [r0]
   26d44:	sub	sp, sp, #32
   26d48:	mov	r4, r3
   26d4c:	mov	r3, #0
   26d50:	ldr	r1, [r1, r2, lsl #2]
   26d54:	mov	r8, r0
   26d58:	mov	r2, r3
   26d5c:	mov	r0, r6
   26d60:	ldr	r7, [sp, #60]	; 0x3c
   26d64:	bl	263b8 <fputs@plt+0x152a4>
   26d68:	subs	r5, r0, #0
   26d6c:	beq	26e64 <fputs@plt+0x15d50>
   26d70:	ldr	r3, [sp, #56]	; 0x38
   26d74:	ldrb	r3, [r3]
   26d78:	cmp	r3, #71	; 0x47
   26d7c:	cmpne	r7, #0
   26d80:	ble	26dbc <fputs@plt+0x15ca8>
   26d84:	ldr	ip, [pc, #248]	; 26e84 <fputs@plt+0x15d70>
   26d88:	add	r3, sp, #4
   26d8c:	mov	r2, #0
   26d90:	add	ip, pc, ip
   26d94:	mov	r0, r3
   26d98:	mov	r1, r5
   26d9c:	str	r7, [sp, #28]
   26da0:	str	r2, [sp, #12]
   26da4:	str	r2, [sp, #4]
   26da8:	str	r2, [sp, #16]
   26dac:	str	r2, [sp, #20]
   26db0:	str	r2, [sp, #24]
   26db4:	str	ip, [sp, #8]
   26db8:	bl	22d30 <fputs@plt+0x11c1c>
   26dbc:	ldrb	r3, [r4]
   26dc0:	cmp	r3, #95	; 0x5f
   26dc4:	beq	26e6c <fputs@plt+0x15d58>
   26dc8:	ldr	r3, [r5, #4]
   26dcc:	mov	r1, r4
   26dd0:	orr	r3, r3, #4194304	; 0x400000
   26dd4:	str	r3, [r5, #4]
   26dd8:	ldr	r3, [r4, #4]
   26ddc:	mov	r0, r6
   26de0:	orr	r3, r3, #32768	; 0x8000
   26de4:	str	r3, [r4, #4]
   26de8:	bl	23a00 <fputs@plt+0x128ec>
   26dec:	mov	r3, r5
   26df0:	mov	r2, r4
   26df4:	add	r1, r5, #48	; 0x30
   26df8:	ldr	r7, [r3]
   26dfc:	ldr	lr, [r3, #4]
   26e00:	ldr	ip, [r3, #8]
   26e04:	ldr	r0, [r3, #12]
   26e08:	add	r3, r3, #16
   26e0c:	cmp	r3, r1
   26e10:	str	r7, [r2]
   26e14:	str	lr, [r2, #4]
   26e18:	str	ip, [r2, #8]
   26e1c:	str	r0, [r2, #12]
   26e20:	add	r2, r2, #16
   26e24:	bne	26df8 <fputs@plt+0x15ce4>
   26e28:	ldr	r3, [r4, #4]
   26e2c:	tst	r3, #1024	; 0x400
   26e30:	bne	26e58 <fputs@plt+0x15d44>
   26e34:	ldr	r1, [r4, #8]
   26e38:	cmp	r1, #0
   26e3c:	beq	26e58 <fputs@plt+0x15d44>
   26e40:	mov	r0, r6
   26e44:	bl	25ecc <fputs@plt+0x14db8>
   26e48:	ldr	r3, [r4, #4]
   26e4c:	orr	r3, r3, #65536	; 0x10000
   26e50:	str	r3, [r4, #4]
   26e54:	str	r0, [r4, #8]
   26e58:	mov	r1, r5
   26e5c:	mov	r0, r6
   26e60:	bl	1d100 <fputs@plt+0xbfec>
   26e64:	add	sp, sp, #32
   26e68:	pop	{r4, r5, r6, r7, r8, pc}
   26e6c:	mov	r1, r5
   26e70:	mov	r0, r8
   26e74:	ldr	r2, [r4, #8]
   26e78:	bl	24b38 <fputs@plt+0x13a24>
   26e7c:	mov	r5, r0
   26e80:	b	26dc8 <fputs@plt+0x15cb4>
   26e84:			; <UNDEFINED> instruction: 0xffff1b1c
   26e88:	ldrh	ip, [r0, #6]
   26e8c:	push	{r4, r5, r6, lr}
   26e90:	mov	r4, r0
   26e94:	add	ip, ip, #1
   26e98:	rsb	r0, r1, #0
   26e9c:	add	lr, ip, ip, lsl #2
   26ea0:	and	r0, r0, #7
   26ea4:	mov	r5, r3
   26ea8:	lsl	r3, lr, #3
   26eac:	add	r3, r3, #16
   26eb0:	add	r2, r0, r2
   26eb4:	cmp	r3, r2
   26eb8:	movle	r3, #0
   26ebc:	addle	r0, r1, r0
   26ec0:	strle	r3, [r5]
   26ec4:	bgt	26edc <fputs@plt+0x15dc8>
   26ec8:	add	r3, r0, #16
   26ecc:	str	r4, [r0]
   26ed0:	strh	ip, [r0, #8]
   26ed4:	str	r3, [r0, #4]
   26ed8:	pop	{r4, r5, r6, pc}
   26edc:	mov	r2, r3
   26ee0:	ldr	r0, [r4, #12]
   26ee4:	asr	r3, r3, #31
   26ee8:	bl	253e0 <fputs@plt+0x142cc>
   26eec:	cmp	r0, #0
   26ef0:	str	r0, [r5]
   26ef4:	popeq	{r4, r5, r6, pc}
   26ef8:	ldrh	ip, [r4, #6]
   26efc:	add	ip, ip, #1
   26f00:	b	26ec8 <fputs@plt+0x15db4>
   26f04:	push	{r4, r5, r6, lr}
   26f08:	sub	sp, sp, #8
   26f0c:	ldr	r4, [r1]
   26f10:	cmp	r4, #0
   26f14:	movne	r0, #0
   26f18:	beq	26f24 <fputs@plt+0x15e10>
   26f1c:	add	sp, sp, #8
   26f20:	pop	{r4, r5, r6, pc}
   26f24:	mov	r5, r1
   26f28:	ldr	r1, [r0]
   26f2c:	mov	r6, r0
   26f30:	add	r3, sp, #4
   26f34:	mov	r2, r4
   26f38:	ldr	r0, [r1, #28]
   26f3c:	mov	r1, r4
   26f40:	bl	26e88 <fputs@plt+0x15d74>
   26f44:	ldr	r2, [sp, #4]
   26f48:	cmp	r2, #0
   26f4c:	ldrne	r2, [r6]
   26f50:	ldrne	r2, [r2, #28]
   26f54:	ldrhne	r2, [r2, #6]
   26f58:	mov	r3, r0
   26f5c:	str	r0, [r5]
   26f60:	moveq	r0, #7
   26f64:	movne	r0, r4
   26f68:	strbne	r4, [r3, #11]
   26f6c:	strhne	r2, [r3, #8]
   26f70:	add	sp, sp, #8
   26f74:	pop	{r4, r5, r6, pc}
   26f78:	push	{r4, r5, r6, r7, r8, lr}
   26f7c:	ldr	r4, [r1, #16]
   26f80:	cmp	r4, #0
   26f84:	beq	26f90 <fputs@plt+0x15e7c>
   26f88:	mov	r0, r4
   26f8c:	pop	{r4, r5, r6, r7, r8, pc}
   26f90:	mov	r6, r0
   26f94:	ldrh	r0, [r1, #52]	; 0x34
   26f98:	mov	r5, r1
   26f9c:	ldr	r7, [r1, #12]
   26fa0:	add	r0, r0, #1
   26fa4:	asr	r1, r0, #31
   26fa8:	bl	232d8 <fputs@plt+0x121c4>
   26fac:	cmp	r0, #0
   26fb0:	str	r0, [r5, #16]
   26fb4:	beq	27054 <fputs@plt+0x15f40>
   26fb8:	ldrh	r6, [r5, #52]	; 0x34
   26fbc:	cmp	r6, #0
   26fc0:	movne	r6, r4
   26fc4:	movne	r8, #68	; 0x44
   26fc8:	bne	26ff8 <fputs@plt+0x15ee4>
   26fcc:	b	27044 <fputs@plt+0x15f30>
   26fd0:	ldr	r2, [r7, #4]
   26fd4:	ldr	r1, [r5, #16]
   26fd8:	add	r3, r2, r3, lsl #4
   26fdc:	ldrb	r3, [r3, #13]
   26fe0:	strb	r3, [r1, r6]
   26fe4:	ldrh	r3, [r5, #52]	; 0x34
   26fe8:	add	r6, r6, #1
   26fec:	add	r4, r4, #20
   26ff0:	cmp	r3, r6
   26ff4:	ble	27040 <fputs@plt+0x15f2c>
   26ff8:	ldr	r2, [r5, #4]
   26ffc:	lsl	r3, r6, #1
   27000:	ldrsh	r3, [r2, r3]
   27004:	cmp	r3, #0
   27008:	bge	26fd0 <fputs@plt+0x15ebc>
   2700c:	cmn	r3, #1
   27010:	ldreq	r3, [r5, #16]
   27014:	strbeq	r8, [r3, r6]
   27018:	beq	26fe4 <fputs@plt+0x15ed0>
   2701c:	ldr	r3, [r5, #40]	; 0x28
   27020:	ldr	r3, [r3, #4]
   27024:	ldr	r0, [r3, r4]
   27028:	bl	1920c <fputs@plt+0x80f8>
   2702c:	ldr	r3, [r5, #16]
   27030:	cmp	r0, #0
   27034:	moveq	r0, #65	; 0x41
   27038:	strb	r0, [r3, r6]
   2703c:	b	26fe4 <fputs@plt+0x15ed0>
   27040:	ldr	r0, [r5, #16]
   27044:	mov	r3, #0
   27048:	strb	r3, [r0, r6]
   2704c:	ldr	r4, [r5, #16]
   27050:	b	26f88 <fputs@plt+0x15e74>
   27054:	ldr	r3, [r6, #68]	; 0x44
   27058:	bic	r4, r3, #-16777216	; 0xff000000
   2705c:	bic	r4, r4, #255	; 0xff
   27060:	cmp	r4, #0
   27064:	popne	{r4, r5, r6, r7, r8, pc}
   27068:	mov	r0, r6
   2706c:	bl	1d7c4 <fputs@plt+0xc6b0>
   27070:	mov	r0, r4
   27074:	pop	{r4, r5, r6, r7, r8, pc}
   27078:	push	{r4, r5, r6, lr}
   2707c:	mov	r5, r0
   27080:	bl	232d8 <fputs@plt+0x121c4>
   27084:	subs	r4, r0, #0
   27088:	beq	27098 <fputs@plt+0x15f84>
   2708c:	mov	r2, r5
   27090:	mov	r1, #0
   27094:	bl	10ee0 <memset@plt>
   27098:	mov	r0, r4
   2709c:	pop	{r4, r5, r6, pc}
   270a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   270a4:	mov	r4, r0
   270a8:	ldrb	r6, [r0, #4]
   270ac:	sub	sp, sp, #28
   270b0:	cmp	r6, #0
   270b4:	bne	271ac <fputs@plt+0x16098>
   270b8:	ldr	r7, [r4]
   270bc:	ldr	r3, [r4, #220]	; 0xdc
   270c0:	mov	sl, #0
   270c4:	ldr	r0, [r7, #4]
   270c8:	str	r3, [sp, #12]
   270cc:	ldrd	r2, [r4, #168]	; 0xa8
   270d0:	str	sl, [r4, #216]	; 0xd8
   270d4:	mov	r1, sl
   270d8:	add	r0, r0, #120	; 0x78
   270dc:	ldr	fp, [r4, #64]	; 0x40
   270e0:	mov	r8, r2
   270e4:	mov	r9, r3
   270e8:	bl	27078 <fputs@plt+0x15f64>
   270ec:	subs	r5, r0, #0
   270f0:	moveq	r6, #7
   270f4:	beq	27198 <fputs@plt+0x16084>
   270f8:	mov	r2, r5
   270fc:	cmp	r6, sl
   27100:	ldr	r3, [sp, #12]
   27104:	ldr	ip, [pc, #240]	; 271fc <fputs@plt+0x160e8>
   27108:	add	r0, sp, #24
   2710c:	str	r7, [r2], #120	; 0x78
   27110:	movne	r6, #2
   27114:	moveq	r6, sl
   27118:	strd	r8, [r5, #16]
   2711c:	mvn	lr, #0
   27120:	mov	r8, #1
   27124:	strb	r6, [r5, #43]	; 0x2b
   27128:	str	r3, [r5, #108]	; 0x6c
   2712c:	str	ip, [r0, #-4]!
   27130:	strb	r8, [r5, #48]	; 0x30
   27134:	strb	r8, [r5, #49]	; 0x31
   27138:	str	r2, [r5, #8]
   2713c:	str	fp, [r5, #4]
   27140:	mov	r1, r3
   27144:	strh	lr, [r5, #40]	; 0x28
   27148:	mov	r3, ip
   2714c:	str	r0, [sp]
   27150:	mov	r0, r7
   27154:	ldr	r6, [r7, #24]
   27158:	blx	r6
   2715c:	subs	r6, r0, #0
   27160:	beq	271c0 <fputs@plt+0x160ac>
   27164:	mov	r1, sl
   27168:	mov	r0, r5
   2716c:	bl	1edcc <fputs@plt+0xdcb8>
   27170:	ldr	r7, [r5, #8]
   27174:	ldr	r3, [r7]
   27178:	cmp	r3, #0
   2717c:	beq	27190 <fputs@plt+0x1607c>
   27180:	ldr	r3, [r3, #4]
   27184:	mov	r0, r7
   27188:	blx	r3
   2718c:	str	sl, [r7]
   27190:	mov	r0, r5
   27194:	bl	1cd68 <fputs@plt+0xbc54>
   27198:	mov	r0, r4
   2719c:	bl	17efc <fputs@plt+0x6de8>
   271a0:	mov	r0, r6
   271a4:	add	sp, sp, #28
   271a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271ac:	bl	1e990 <fputs@plt+0xd87c>
   271b0:	subs	r6, r0, #0
   271b4:	bne	27198 <fputs@plt+0x16084>
   271b8:	ldrb	r6, [r4, #4]
   271bc:	b	270b8 <fputs@plt+0x15fa4>
   271c0:	ldr	r3, [sp, #20]
   271c4:	mov	r0, fp
   271c8:	tst	r3, #1
   271cc:	strbne	r8, [r5, #46]	; 0x2e
   271d0:	ldr	r3, [fp]
   271d4:	ldr	r3, [r3, #48]	; 0x30
   271d8:	blx	r3
   271dc:	tst	r0, #1024	; 0x400
   271e0:	movne	r3, #0
   271e4:	strbne	r3, [r5, #48]	; 0x30
   271e8:	tst	r0, #4096	; 0x1000
   271ec:	movne	r3, #0
   271f0:	strbne	r3, [r5, #49]	; 0x31
   271f4:	str	r5, [r4, #216]	; 0xd8
   271f8:	b	27198 <fputs@plt+0x16084>
   271fc:	andeq	r0, r8, r6
   27200:	push	{r4, r5, r6, r7, r8, lr}
   27204:	mov	r4, r0
   27208:	ldr	r0, [r0, #4]
   2720c:	sub	sp, sp, #8
   27210:	mov	r7, r1
   27214:	asr	r1, r0, #31
   27218:	mov	r8, r2
   2721c:	mov	r6, r3
   27220:	bl	27078 <fputs@plt+0x15f64>
   27224:	subs	r5, r0, #0
   27228:	moveq	r4, #7
   2722c:	beq	27260 <fputs@plt+0x1614c>
   27230:	ldr	r2, [sp, #32]
   27234:	ldr	r3, [pc, #68]	; 27280 <fputs@plt+0x1616c>
   27238:	str	r2, [sp]
   2723c:	and	r3, r3, r6
   27240:	mov	r0, r4
   27244:	ldr	r6, [r4, #24]
   27248:	mov	r1, r7
   2724c:	mov	r2, r5
   27250:	blx	r6
   27254:	subs	r4, r0, #0
   27258:	streq	r5, [r8]
   2725c:	bne	2726c <fputs@plt+0x16158>
   27260:	mov	r0, r4
   27264:	add	sp, sp, #8
   27268:	pop	{r4, r5, r6, r7, r8, pc}
   2726c:	mov	r0, r5
   27270:	bl	1cd68 <fputs@plt+0xbc54>
   27274:	mov	r0, r4
   27278:	add	sp, sp, #8
   2727c:	pop	{r4, r5, r6, r7, r8, pc}
   27280:	andeq	r7, r8, pc, ror pc
   27284:	ldr	r1, [pc, #184]	; 27344 <fputs@plt+0x16230>
   27288:	push	{r4, r5, r6, r8, r9, lr}
   2728c:	add	r1, pc, r1
   27290:	mov	r5, r3
   27294:	ldr	r3, [r1, #264]	; 0x108
   27298:	sub	sp, sp, #24
   2729c:	cmp	r3, #0
   272a0:	mov	r6, r0
   272a4:	mov	r4, r2
   272a8:	beq	272c8 <fputs@plt+0x161b4>
   272ac:	mov	r0, #202	; 0xca
   272b0:	blx	r3
   272b4:	cmp	r0, #0
   272b8:	ldrne	r0, [pc, #136]	; 27348 <fputs@plt+0x16234>
   272bc:	beq	272c8 <fputs@plt+0x161b4>
   272c0:	add	sp, sp, #24
   272c4:	pop	{r4, r5, r6, r8, r9, pc}
   272c8:	add	r3, sp, #12
   272cc:	ldr	r0, [r6]
   272d0:	ldr	r2, [sp, #48]	; 0x30
   272d4:	str	r3, [sp]
   272d8:	mov	r1, #0
   272dc:	ldr	r3, [pc, #104]	; 2734c <fputs@plt+0x16238>
   272e0:	bl	27200 <fputs@plt+0x160ec>
   272e4:	cmp	r0, #0
   272e8:	str	r0, [sp, #12]
   272ec:	bne	272c0 <fputs@plt+0x161ac>
   272f0:	ldr	r3, [sp, #48]	; 0x30
   272f4:	ldr	r8, [pc, #84]	; 27350 <fputs@plt+0x1623c>
   272f8:	add	r2, sp, #24
   272fc:	ldr	r0, [r3]
   27300:	mov	r9, #0
   27304:	mov	r1, #18
   27308:	ldr	r3, [r0]
   2730c:	strd	r8, [r2, #-8]!
   27310:	ldr	r3, [r3, #40]	; 0x28
   27314:	blx	r3
   27318:	cmp	r4, #1
   2731c:	sbcs	r3, r5, #0
   27320:	blt	2733c <fputs@plt+0x16228>
   27324:	ldr	r1, [sp, #48]	; 0x30
   27328:	mov	r2, r4
   2732c:	mov	r3, r5
   27330:	mov	r0, r6
   27334:	ldr	r1, [r1]
   27338:	bl	18738 <fputs@plt+0x7624>
   2733c:	ldr	r0, [sp, #12]
   27340:	b	272c0 <fputs@plt+0x161ac>
   27344:	andeq	r2, r8, ip, ror #29
   27348:	andeq	r0, r0, sl, lsl #26
   2734c:	andeq	r1, r0, lr, lsl r0
   27350:	svcvc	0x00ff0000
   27354:	ldr	r3, [r0, #8]
   27358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2735c:	mov	fp, r1
   27360:	ldrb	r3, [r3, #60]	; 0x3c
   27364:	sub	sp, sp, #12
   27368:	ldr	r1, [r1]
   2736c:	cmp	r3, #1
   27370:	mov	r5, r0
   27374:	mov	sl, r2
   27378:	str	r1, [sp, #4]
   2737c:	beq	274b8 <fputs@plt+0x163a4>
   27380:	cmp	r3, #2
   27384:	beq	274c4 <fputs@plt+0x163b0>
   27388:	ldr	r3, [pc, #320]	; 274d0 <fputs@plt+0x163bc>
   2738c:	add	r3, pc, r3
   27390:	str	r3, [r5, #32]
   27394:	mov	r0, #256	; 0x100
   27398:	mov	r1, #0
   2739c:	bl	27078 <fputs@plt+0x15f64>
   273a0:	subs	r9, r0, #0
   273a4:	moveq	r0, #7
   273a8:	beq	27468 <fputs@plt+0x16354>
   273ac:	ldr	r1, [sp, #4]
   273b0:	add	r6, sp, #4
   273b4:	cmp	r1, #0
   273b8:	movne	r7, #0
   273bc:	beq	27420 <fputs@plt+0x1630c>
   273c0:	ldr	r8, [sl]
   273c4:	cmp	r8, #0
   273c8:	beq	27470 <fputs@plt+0x1635c>
   273cc:	cmp	r8, r1
   273d0:	beq	2749c <fputs@plt+0x16388>
   273d4:	ldr	r3, [r1, #4]
   273d8:	str	r7, [r1, #4]
   273dc:	ldr	r2, [r9]
   273e0:	add	r8, r8, r3
   273e4:	cmp	r2, #0
   273e8:	beq	27484 <fputs@plt+0x16370>
   273ec:	mov	r4, r9
   273f0:	mov	r3, r6
   273f4:	mov	r0, r5
   273f8:	bl	18800 <fputs@plt+0x76ec>
   273fc:	str	r7, [r4]
   27400:	ldr	r2, [r4, #4]!
   27404:	ldr	r1, [sp, #4]
   27408:	cmp	r2, #0
   2740c:	bne	273f0 <fputs@plt+0x162dc>
   27410:	str	r1, [r4]
   27414:	subs	r1, r8, #0
   27418:	str	r8, [sp, #4]
   2741c:	bne	273c0 <fputs@plt+0x162ac>
   27420:	mov	r1, #0
   27424:	str	r1, [sp, #4]
   27428:	sub	r4, r9, #4
   2742c:	add	r7, r9, #252	; 0xfc
   27430:	b	27438 <fputs@plt+0x16324>
   27434:	ldr	r1, [sp, #4]
   27438:	ldr	r2, [r4, #4]!
   2743c:	mov	r3, r6
   27440:	mov	r0, r5
   27444:	bl	18800 <fputs@plt+0x76ec>
   27448:	cmp	r4, r7
   2744c:	bne	27434 <fputs@plt+0x16320>
   27450:	ldr	r3, [sp, #4]
   27454:	mov	r0, r9
   27458:	str	r3, [fp]
   2745c:	bl	1cd68 <fputs@plt+0xbc54>
   27460:	ldr	r3, [r5, #12]
   27464:	ldrb	r0, [r3, #11]
   27468:	add	sp, sp, #12
   2746c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27470:	ldr	r8, [r1, #4]
   27474:	str	r7, [r1, #4]
   27478:	ldr	r2, [r9]
   2747c:	cmp	r2, #0
   27480:	bne	273ec <fputs@plt+0x162d8>
   27484:	mov	r4, r9
   27488:	str	r1, [r4]
   2748c:	subs	r1, r8, #0
   27490:	str	r8, [sp, #4]
   27494:	bne	273c0 <fputs@plt+0x162ac>
   27498:	b	27420 <fputs@plt+0x1630c>
   2749c:	str	r7, [r1, #4]
   274a0:	ldr	r2, [r9]
   274a4:	cmp	r2, #0
   274a8:	movne	r8, r7
   274ac:	bne	273ec <fputs@plt+0x162d8>
   274b0:	str	r1, [r9]
   274b4:	b	27420 <fputs@plt+0x1630c>
   274b8:	ldr	r3, [pc, #20]	; 274d4 <fputs@plt+0x163c0>
   274bc:	add	r3, pc, r3
   274c0:	b	27390 <fputs@plt+0x1627c>
   274c4:	ldr	r3, [pc, #12]	; 274d8 <fputs@plt+0x163c4>
   274c8:	add	r3, pc, r3
   274cc:	b	27390 <fputs@plt+0x1627c>
   274d0:	andeq	pc, r0, r8, lsr #20
   274d4:	strdeq	pc, [r0], -ip
   274d8:	andeq	pc, r0, r0, lsr #25
   274dc:	cmp	r0, #2
   274e0:	push	{r4, r5, r6, lr}
   274e4:	ble	2756c <fputs@plt+0x16458>
   274e8:	mov	r4, #2
   274ec:	lsl	r4, r4, #1
   274f0:	cmp	r0, r4
   274f4:	bgt	274ec <fputs@plt+0x163d8>
   274f8:	rsb	r3, r4, r4, lsl #4
   274fc:	mov	r6, r4
   27500:	lsl	r3, r3, #2
   27504:	add	r5, r3, #16
   27508:	ldr	r3, [pc, #112]	; 27580 <fputs@plt+0x1646c>
   2750c:	add	r3, pc, r3
   27510:	ldr	r3, [r3, #264]	; 0x108
   27514:	cmp	r3, #0
   27518:	beq	2752c <fputs@plt+0x16418>
   2751c:	mov	r0, #100	; 0x64
   27520:	blx	r3
   27524:	cmp	r0, #0
   27528:	bne	27564 <fputs@plt+0x16450>
   2752c:	mov	r0, r5
   27530:	asr	r1, r5, #31
   27534:	bl	27078 <fputs@plt+0x15f64>
   27538:	cmp	r0, #0
   2753c:	beq	2757c <fputs@plt+0x16468>
   27540:	rsb	r6, r6, r6, lsl #3
   27544:	add	r3, r0, #16
   27548:	add	r6, r3, r6, lsl #3
   2754c:	mov	r2, #0
   27550:	str	r4, [r0]
   27554:	str	r6, [r0, #8]
   27558:	str	r3, [r0, #12]
   2755c:	str	r2, [r0, #4]
   27560:	pop	{r4, r5, r6, pc}
   27564:	mov	r0, #0
   27568:	pop	{r4, r5, r6, pc}
   2756c:	mov	r6, #2
   27570:	mov	r4, r6
   27574:	mov	r5, #136	; 0x88
   27578:	b	27508 <fputs@plt+0x163f4>
   2757c:	pop	{r4, r5, r6, pc}
   27580:	andeq	r2, r8, ip, ror #24
   27584:	ldr	r3, [pc, #156]	; 27628 <fputs@plt+0x16514>
   27588:	push	{r4, r5, r6, r7, r8, lr}
   2758c:	add	r3, pc, r3
   27590:	mov	r4, r0
   27594:	ldr	r3, [r3, #264]	; 0x108
   27598:	mov	r6, r1
   2759c:	cmp	r3, #0
   275a0:	mov	r5, r2
   275a4:	beq	275d0 <fputs@plt+0x164bc>
   275a8:	mov	r0, #100	; 0x64
   275ac:	blx	r3
   275b0:	cmp	r0, #0
   275b4:	movne	r3, #0
   275b8:	strne	r3, [r5]
   275bc:	beq	275d0 <fputs@plt+0x164bc>
   275c0:	mov	r0, r6
   275c4:	bl	1d000 <fputs@plt+0xbeec>
   275c8:	mov	r0, #7
   275cc:	pop	{r4, r5, r6, r7, r8, pc}
   275d0:	mov	r0, #64	; 0x40
   275d4:	mov	r1, #0
   275d8:	bl	27078 <fputs@plt+0x15f64>
   275dc:	cmp	r0, #0
   275e0:	str	r0, [r5]
   275e4:	beq	275c0 <fputs@plt+0x164ac>
   275e8:	ldr	r2, [r4, #8]
   275ec:	stm	r0, {r4, r6}
   275f0:	ldrd	r6, [r4, #64]	; 0x40
   275f4:	ldr	r3, [r2, #4]
   275f8:	ldr	r2, [r2, #8]
   275fc:	add	r3, r3, r3, lsr #31
   27600:	add	r1, r2, #8
   27604:	asr	r3, r3, #1
   27608:	cmp	r1, r3
   2760c:	addge	r3, r2, #9
   27610:	adds	r6, r6, r3
   27614:	adc	r7, r7, r3, asr #31
   27618:	str	r3, [r0, #16]
   2761c:	mov	r0, #0
   27620:	strd	r6, [r4, #64]	; 0x40
   27624:	pop	{r4, r5, r6, r7, r8, pc}
   27628:	andeq	r2, r8, ip, ror #23
   2762c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27630:	mov	r8, r0
   27634:	ldr	r3, [r0]
   27638:	mov	sl, r1
   2763c:	lsl	r5, r3, #1
   27640:	cmp	r5, #256	; 0x100
   27644:	movcc	r5, #256	; 0x100
   27648:	cmp	r3, #0
   2764c:	beq	27668 <fputs@plt+0x16554>
   27650:	ldr	r3, [pc, #204]	; 27724 <fputs@plt+0x16610>
   27654:	add	r3, pc, r3
   27658:	ldr	r3, [r3, #328]	; 0x148
   2765c:	cmp	r3, #0
   27660:	beq	27668 <fputs@plt+0x16554>
   27664:	blx	r3
   27668:	lsl	r0, r5, #2
   2766c:	mov	r1, #0
   27670:	bl	27078 <fputs@plt+0x15f64>
   27674:	ldr	r7, [r8]
   27678:	cmp	r7, #0
   2767c:	mov	fp, r0
   27680:	beq	27708 <fputs@plt+0x165f4>
   27684:	ldr	r3, [pc, #156]	; 27728 <fputs@plt+0x16614>
   27688:	add	r3, pc, r3
   2768c:	ldr	r3, [r3, #332]	; 0x14c
   27690:	cmp	r3, #0
   27694:	beq	27718 <fputs@plt+0x16604>
   27698:	blx	r3
   2769c:	cmp	fp, #0
   276a0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   276a4:	ldr	r7, [r8]
   276a8:	cmp	r7, #0
   276ac:	beq	27710 <fputs@plt+0x165fc>
   276b0:	ldr	r9, [sl]
   276b4:	add	r7, r9, r7, lsl #2
   276b8:	mov	r6, r9
   276bc:	ldr	r4, [r6], #4
   276c0:	cmp	r4, #0
   276c4:	beq	276ec <fputs@plt+0x165d8>
   276c8:	ldr	r0, [r4, #8]
   276cc:	mov	r1, r5
   276d0:	bl	8e4f8 <fputs@plt+0x7d3e4>
   276d4:	ldr	r3, [r4, #16]
   276d8:	ldr	r2, [fp, r1, lsl #2]
   276dc:	str	r2, [r4, #16]
   276e0:	str	r4, [fp, r1, lsl #2]
   276e4:	subs	r4, r3, #0
   276e8:	bne	276c8 <fputs@plt+0x165b4>
   276ec:	cmp	r7, r6
   276f0:	bne	276bc <fputs@plt+0x165a8>
   276f4:	mov	r0, r9
   276f8:	bl	1cd68 <fputs@plt+0xbc54>
   276fc:	str	fp, [sl]
   27700:	str	r5, [r8]
   27704:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27708:	cmp	r0, #0
   2770c:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27710:	ldr	r9, [sl]
   27714:	b	276f4 <fputs@plt+0x165e0>
   27718:	cmp	r0, #0
   2771c:	bne	276b0 <fputs@plt+0x1659c>
   27720:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27724:	strdeq	r7, [r8], -r4
   27728:	andeq	r7, r8, r0, asr #3
   2772c:	push	{r4, r5, r6, r7, r8, lr}
   27730:	mov	r8, r0
   27734:	ldr	r5, [pc, #220]	; 27818 <fputs@plt+0x16704>
   27738:	mov	r3, #52	; 0x34
   2773c:	add	r5, pc, r5
   27740:	mov	r7, r1
   27744:	ldr	r0, [r5, #172]	; 0xac
   27748:	mov	r6, r2
   2774c:	mul	r0, r3, r0
   27750:	add	r0, r0, #60	; 0x3c
   27754:	asr	r1, r0, #31
   27758:	bl	27078 <fputs@plt+0x15f64>
   2775c:	subs	r4, r0, #0
   27760:	beq	277d8 <fputs@plt+0x166c4>
   27764:	ldr	r3, [r5, #172]	; 0xac
   27768:	add	r1, r4, #48	; 0x30
   2776c:	cmp	r3, #0
   27770:	addeq	r5, r5, #116	; 0x74
   27774:	addne	r5, r4, #60	; 0x3c
   27778:	movne	r3, #10
   2777c:	strne	r3, [r4, #72]	; 0x48
   27780:	ldrb	r3, [r5, #34]	; 0x22
   27784:	add	r0, r4, #44	; 0x2c
   27788:	cmp	r3, #0
   2778c:	addeq	r3, r5, #20
   27790:	moveq	r2, #1
   27794:	streq	r3, [r5, #44]	; 0x2c
   27798:	streq	r3, [r5, #48]	; 0x30
   2779c:	strbeq	r2, [r5, #34]	; 0x22
   277a0:	add	r3, r8, r7
   277a4:	adds	r2, r6, #0
   277a8:	movne	r2, #1
   277ac:	add	r3, r3, #32
   277b0:	stm	r4, {r5, r8}
   277b4:	str	r3, [r4, #12]
   277b8:	str	r7, [r4, #8]
   277bc:	str	r2, [r4, #16]
   277c0:	bl	2762c <fputs@plt+0x16518>
   277c4:	cmp	r6, #0
   277c8:	bne	277e0 <fputs@plt+0x166cc>
   277cc:	ldr	r5, [r4, #44]	; 0x2c
   277d0:	cmp	r5, #0
   277d4:	beq	27808 <fputs@plt+0x166f4>
   277d8:	mov	r0, r4
   277dc:	pop	{r4, r5, r6, r7, r8, pc}
   277e0:	ldr	r2, [r5, #8]
   277e4:	ldr	r3, [r5, #4]
   277e8:	add	r2, r2, #10
   277ec:	add	r3, r3, #10
   277f0:	sub	r3, r3, r2
   277f4:	mov	r1, #10
   277f8:	str	r1, [r4, #20]
   277fc:	str	r3, [r5, #12]
   27800:	str	r2, [r5, #8]
   27804:	b	277cc <fputs@plt+0x166b8>
   27808:	mov	r0, r4
   2780c:	bl	1e67c <fputs@plt+0xd568>
   27810:	mov	r4, r5
   27814:	b	277d8 <fputs@plt+0x166c4>
   27818:	andeq	r7, r8, ip, lsl #2
   2781c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27820:	subs	r5, r0, #0
   27824:	beq	27968 <fputs@plt+0x16854>
   27828:	ldr	r3, [r5]
   2782c:	sub	r8, r1, #1
   27830:	cmp	r3, #4000	; 0xfa0
   27834:	bls	278c4 <fputs@plt+0x167b0>
   27838:	ldr	r4, [r5, #8]
   2783c:	cmp	r4, #0
   27840:	beq	278e8 <fputs@plt+0x167d4>
   27844:	mov	r6, #512	; 0x200
   27848:	mov	r7, #0
   2784c:	b	2786c <fputs@plt+0x16758>
   27850:	ldr	r4, [r3]
   27854:	mov	r5, r3
   27858:	cmp	r4, #4000	; 0xfa0
   2785c:	bls	278c4 <fputs@plt+0x167b0>
   27860:	ldr	r4, [r5, #8]
   27864:	cmp	r4, #0
   27868:	beq	278e8 <fputs@plt+0x167d4>
   2786c:	mov	r1, r4
   27870:	mov	r0, r8
   27874:	bl	8e30c <fputs@plt+0x7d1f8>
   27878:	mov	r1, r4
   2787c:	mov	sl, r0
   27880:	mov	r0, r8
   27884:	bl	8e4f8 <fputs@plt+0x7d3e4>
   27888:	add	r9, r5, sl, lsl #2
   2788c:	ldr	r3, [r9, #12]
   27890:	cmp	r3, #0
   27894:	mov	r8, r1
   27898:	bne	27850 <fputs@plt+0x1673c>
   2789c:	mov	r0, r6
   278a0:	mov	r1, r7
   278a4:	bl	27078 <fputs@plt+0x15f64>
   278a8:	cmp	r0, #0
   278ac:	beq	27a10 <fputs@plt+0x168fc>
   278b0:	cmp	r4, #4000	; 0xfa0
   278b4:	str	r4, [r0]
   278b8:	mov	r5, r0
   278bc:	str	r0, [r9, #12]
   278c0:	bhi	27860 <fputs@plt+0x1674c>
   278c4:	add	r5, r5, r8, lsr #3
   278c8:	mov	r2, #1
   278cc:	ldrb	r3, [r5, #12]
   278d0:	and	r8, r8, #7
   278d4:	mov	r6, #0
   278d8:	orr	r8, r3, r2, lsl r8
   278dc:	mov	r0, r6
   278e0:	strb	r8, [r5, #12]
   278e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   278e8:	ldr	r3, [pc, #320]	; 27a30 <fputs@plt+0x1691c>
   278ec:	add	r4, r8, #1
   278f0:	umull	r2, r3, r3, r8
   278f4:	lsr	r3, r3, #3
   278f8:	rsb	r2, r3, r3, lsl #5
   278fc:	add	r3, r3, r2, lsl #2
   27900:	sub	r3, r8, r3
   27904:	add	r1, r3, #2
   27908:	add	r2, r5, r1, lsl #2
   2790c:	ldr	r2, [r2, #4]
   27910:	cmp	r2, #0
   27914:	bne	27960 <fputs@plt+0x1684c>
   27918:	ldr	r3, [r5, #4]
   2791c:	cmp	r3, #123	; 0x7b
   27920:	bhi	27980 <fputs@plt+0x1686c>
   27924:	add	r1, r5, r1, lsl #2
   27928:	add	r3, r3, #1
   2792c:	mov	r6, #0
   27930:	str	r3, [r5, #4]
   27934:	mov	r0, r6
   27938:	str	r4, [r1, #4]
   2793c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27940:	cmp	r3, #124	; 0x7c
   27944:	addne	r3, r3, #1
   27948:	moveq	r3, #0
   2794c:	add	r1, r3, #2
   27950:	add	r2, r5, r1, lsl #2
   27954:	ldr	r2, [r2, #4]
   27958:	cmp	r2, #0
   2795c:	beq	27974 <fputs@plt+0x16860>
   27960:	cmp	r4, r2
   27964:	bne	27940 <fputs@plt+0x1682c>
   27968:	mov	r6, #0
   2796c:	mov	r0, r6
   27970:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27974:	ldr	r3, [r5, #4]
   27978:	cmp	r3, #61	; 0x3d
   2797c:	bls	27924 <fputs@plt+0x16810>
   27980:	mov	r0, #500	; 0x1f4
   27984:	mov	r1, #0
   27988:	bl	232d8 <fputs@plt+0x121c4>
   2798c:	subs	r8, r0, #0
   27990:	moveq	r6, #7
   27994:	beq	2796c <fputs@plt+0x16858>
   27998:	add	r6, r5, #12
   2799c:	mov	r1, r6
   279a0:	mov	r2, #500	; 0x1f4
   279a4:	bl	10f7c <memcpy@plt>
   279a8:	mov	r0, r6
   279ac:	mov	r2, #500	; 0x1f4
   279b0:	mov	r1, #0
   279b4:	bl	10ee0 <memset@plt>
   279b8:	ldr	r3, [r5]
   279bc:	ldr	r2, [pc, #108]	; 27a30 <fputs@plt+0x1691c>
   279c0:	add	r3, r3, #124	; 0x7c
   279c4:	mov	r1, r4
   279c8:	umull	r2, r3, r2, r3
   279cc:	mov	r0, r5
   279d0:	lsr	r3, r3, #3
   279d4:	str	r3, [r5, #8]
   279d8:	bl	2781c <fputs@plt+0x16708>
   279dc:	sub	r4, r8, #4
   279e0:	add	r7, r8, #496	; 0x1f0
   279e4:	mov	r6, r0
   279e8:	b	279f4 <fputs@plt+0x168e0>
   279ec:	cmp	r7, r4
   279f0:	beq	27a24 <fputs@plt+0x16910>
   279f4:	ldr	r1, [r4, #4]!
   279f8:	cmp	r1, #0
   279fc:	beq	279ec <fputs@plt+0x168d8>
   27a00:	mov	r0, r5
   27a04:	bl	2781c <fputs@plt+0x16708>
   27a08:	orr	r6, r6, r0
   27a0c:	b	279ec <fputs@plt+0x168d8>
   27a10:	add	r5, r5, sl, lsl #2
   27a14:	mov	r6, #7
   27a18:	str	r0, [r5, #12]
   27a1c:	mov	r0, r6
   27a20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27a24:	mov	r0, r8
   27a28:	bl	1cd68 <fputs@plt+0xbc54>
   27a2c:	b	2796c <fputs@plt+0x16858>
   27a30:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   27a34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27a38:	ldr	lr, [r1]
   27a3c:	cmp	lr, #0
   27a40:	ble	27aa8 <fputs@plt+0x16994>
   27a44:	mov	r4, #0
   27a48:	mov	r6, r2
   27a4c:	mov	r8, r0
   27a50:	mov	r7, r1
   27a54:	mov	r9, r4
   27a58:	mov	r5, r4
   27a5c:	b	27a68 <fputs@plt+0x16954>
   27a60:	cmp	r5, lr
   27a64:	bge	27aa0 <fputs@plt+0x1698c>
   27a68:	ldr	r3, [r8]
   27a6c:	add	r5, r5, #1
   27a70:	add	r3, r3, r4
   27a74:	add	r4, r4, #48	; 0x30
   27a78:	ldr	ip, [r3, #20]
   27a7c:	cmp	ip, r6
   27a80:	bcc	27a60 <fputs@plt+0x1694c>
   27a84:	ldr	r0, [r3, #16]
   27a88:	mov	r1, r6
   27a8c:	bl	2781c <fputs@plt+0x16708>
   27a90:	ldr	lr, [r7]
   27a94:	cmp	r5, lr
   27a98:	orr	r9, r9, r0
   27a9c:	blt	27a68 <fputs@plt+0x16954>
   27aa0:	mov	r0, r9
   27aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27aa8:	mov	r9, #0
   27aac:	b	27aa0 <fputs@plt+0x1698c>
   27ab0:	push	{r4, r5, r6, r7, r8, r9, lr}
   27ab4:	sub	sp, sp, #20
   27ab8:	ldr	r9, [r0, #16]
   27abc:	ldr	r6, [r0, #20]
   27ac0:	ldr	r7, [r9, #104]	; 0x68
   27ac4:	cmp	r7, #0
   27ac8:	ble	27bc4 <fputs@plt+0x16ab0>
   27acc:	mov	r8, r0
   27ad0:	ldr	r4, [r9, #100]	; 0x64
   27ad4:	mov	r5, #0
   27ad8:	b	27ae8 <fputs@plt+0x169d4>
   27adc:	cmp	r5, r7
   27ae0:	add	r4, r4, #48	; 0x30
   27ae4:	beq	27bc4 <fputs@plt+0x16ab0>
   27ae8:	ldr	r3, [r4, #20]
   27aec:	add	r5, r5, #1
   27af0:	cmp	r6, r3
   27af4:	bhi	27adc <fputs@plt+0x169c8>
   27af8:	mov	r1, r6
   27afc:	ldr	r0, [r4, #16]
   27b00:	bl	17798 <fputs@plt+0x6684>
   27b04:	cmp	r0, #0
   27b08:	bne	27adc <fputs@plt+0x169c8>
   27b0c:	ldrb	r3, [r9, #5]
   27b10:	cmp	r3, #2
   27b14:	beq	27ba0 <fputs@plt+0x16a8c>
   27b18:	ldr	r7, [r9, #72]	; 0x48
   27b1c:	ldr	r2, [r7]
   27b20:	cmp	r2, #0
   27b24:	beq	27bd0 <fputs@plt+0x16abc>
   27b28:	ldr	r4, [r9, #160]	; 0xa0
   27b2c:	ldr	r0, [r9, #56]	; 0x38
   27b30:	add	r4, r4, #4
   27b34:	add	r1, sp, #16
   27b38:	asr	r3, r4, #31
   27b3c:	umull	r4, r5, r4, r0
   27b40:	rev	r6, r6
   27b44:	mla	r5, r0, r3, r5
   27b48:	str	r6, [r1, #-4]!
   27b4c:	ldr	r3, [r7]
   27b50:	mov	r0, r7
   27b54:	strd	r4, [sp]
   27b58:	mov	r2, #4
   27b5c:	ldr	r3, [r3, #12]
   27b60:	ldr	r6, [r8, #4]
   27b64:	blx	r3
   27b68:	cmp	r0, #0
   27b6c:	bne	27bc8 <fputs@plt+0x16ab4>
   27b70:	ldr	r0, [r9, #72]	; 0x48
   27b74:	adds	r4, r4, #4
   27b78:	adc	r5, r5, #0
   27b7c:	ldr	r3, [r0]
   27b80:	ldr	r2, [r9, #160]	; 0xa0
   27b84:	mov	r1, r6
   27b88:	strd	r4, [sp]
   27b8c:	ldr	r3, [r3, #12]
   27b90:	blx	r3
   27b94:	cmp	r0, #0
   27b98:	bne	27bc8 <fputs@plt+0x16ab4>
   27b9c:	ldr	r6, [r8, #20]
   27ba0:	ldr	r3, [r9, #56]	; 0x38
   27ba4:	mov	r2, r6
   27ba8:	add	r3, r3, #1
   27bac:	str	r3, [r9, #56]	; 0x38
   27bb0:	add	r1, r9, #104	; 0x68
   27bb4:	add	r0, r9, #100	; 0x64
   27bb8:	bl	27a34 <fputs@plt+0x16920>
   27bbc:	add	sp, sp, #20
   27bc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   27bc4:	mov	r0, #0
   27bc8:	add	sp, sp, #20
   27bcc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   27bd0:	cmp	r3, #4
   27bd4:	beq	27c38 <fputs@plt+0x16b24>
   27bd8:	ldrb	r1, [r9, #22]
   27bdc:	cmp	r1, #0
   27be0:	bne	27c38 <fputs@plt+0x16b24>
   27be4:	ldr	r3, [pc, #172]	; 27c98 <fputs@plt+0x16b84>
   27be8:	mov	r2, #72	; 0x48
   27bec:	add	r3, pc, r3
   27bf0:	mov	r0, r7
   27bf4:	ldr	r4, [r3, #36]	; 0x24
   27bf8:	ldr	r5, [r9]
   27bfc:	bl	10ee0 <memset@plt>
   27c00:	cmp	r4, #0
   27c04:	bne	27c8c <fputs@plt+0x16b78>
   27c08:	str	r4, [sp]
   27c0c:	mov	r1, r4
   27c10:	mov	r2, r7
   27c14:	ldr	r4, [r5, #24]
   27c18:	mov	r0, r5
   27c1c:	ldr	r3, [pc, #120]	; 27c9c <fputs@plt+0x16b88>
   27c20:	blx	r4
   27c24:	cmp	r0, #0
   27c28:	bne	27bc8 <fputs@plt+0x16ab4>
   27c2c:	ldr	r7, [r9, #72]	; 0x48
   27c30:	ldr	r6, [r8, #20]
   27c34:	b	27b28 <fputs@plt+0x16a14>
   27c38:	mov	r2, #72	; 0x48
   27c3c:	mov	r1, #0
   27c40:	mov	r0, r7
   27c44:	ldr	r5, [r9]
   27c48:	bl	10ee0 <memset@plt>
   27c4c:	mvn	r4, #0
   27c50:	mov	r3, #1020	; 0x3fc
   27c54:	str	r3, [r7, #4]
   27c58:	ldr	r3, [pc, #64]	; 27ca0 <fputs@plt+0x16b8c>
   27c5c:	ldr	r1, [pc, #56]	; 27c9c <fputs@plt+0x16b88>
   27c60:	add	r3, pc, r3
   27c64:	add	r3, r3, #228	; 0xe4
   27c68:	mov	r2, #0
   27c6c:	str	r4, [r7, #8]
   27c70:	str	r5, [r7, #60]	; 0x3c
   27c74:	str	r3, [r7]
   27c78:	str	r1, [r7, #56]	; 0x38
   27c7c:	str	r2, [r7, #64]	; 0x40
   27c80:	ldr	r6, [r8, #20]
   27c84:	ldr	r7, [r9, #72]	; 0x48
   27c88:	b	27b28 <fputs@plt+0x16a14>
   27c8c:	ble	27c50 <fputs@plt+0x16b3c>
   27c90:	str	r4, [r7, #4]
   27c94:	b	27c58 <fputs@plt+0x16b44>
   27c98:	andeq	r2, r8, ip, lsl #11
   27c9c:	andeq	r2, r0, lr, lsl r0
   27ca0:	ldrdeq	r1, [r8], -r8
   27ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27ca8:	mov	sl, r0
   27cac:	ldr	r5, [r0, #16]
   27cb0:	ldr	r4, [r0, #4]
   27cb4:	sub	sp, sp, #28
   27cb8:	ldr	r3, [r5, #160]	; 0xa0
   27cbc:	ldrd	r0, [r5, #80]	; 0x50
   27cc0:	sub	r3, r3, #200	; 0xc8
   27cc4:	cmp	r3, #0
   27cc8:	strd	r0, [sp, #8]
   27ccc:	ldr	fp, [r5, #52]	; 0x34
   27cd0:	ble	27ce8 <fputs@plt+0x16bd4>
   27cd4:	ldrb	r2, [r4, r3]
   27cd8:	sub	r3, r3, #200	; 0xc8
   27cdc:	cmp	r3, #0
   27ce0:	add	fp, fp, r2
   27ce4:	bgt	27cd4 <fputs@plt+0x16bc0>
   27ce8:	ldr	r0, [r5, #68]	; 0x44
   27cec:	ldr	r1, [sl, #20]
   27cf0:	add	r9, sp, #24
   27cf4:	ldrh	r2, [sl, #24]
   27cf8:	rev	r1, r1
   27cfc:	str	r1, [r9, #-4]!
   27d00:	ldrd	r6, [sp, #8]
   27d04:	ldr	ip, [r0]
   27d08:	orr	r2, r2, #8
   27d0c:	strd	r6, [sp]
   27d10:	mov	r1, r9
   27d14:	ldr	r8, [ip, #12]
   27d18:	strh	r2, [sl, #24]
   27d1c:	mov	r2, #4
   27d20:	blx	r8
   27d24:	cmp	r0, #0
   27d28:	beq	27d34 <fputs@plt+0x16c20>
   27d2c:	add	sp, sp, #28
   27d30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27d34:	ldrd	r2, [sp, #8]
   27d38:	ldr	r0, [r5, #68]	; 0x44
   27d3c:	ldr	lr, [r5, #160]	; 0xa0
   27d40:	adds	r2, r2, #4
   27d44:	adc	r3, r3, #0
   27d48:	ldr	ip, [r0]
   27d4c:	mov	r6, r2
   27d50:	mov	r7, r3
   27d54:	mov	r1, r4
   27d58:	strd	r6, [sp]
   27d5c:	mov	r2, lr
   27d60:	ldr	r4, [ip, #12]
   27d64:	blx	r4
   27d68:	cmp	r0, #0
   27d6c:	bne	27d2c <fputs@plt+0x16c18>
   27d70:	ldrd	r6, [sp, #8]
   27d74:	ldr	r2, [r5, #160]	; 0xa0
   27d78:	ldr	r0, [r5, #68]	; 0x44
   27d7c:	adds	r6, r6, r2
   27d80:	rev	fp, fp
   27d84:	str	fp, [sp, #20]
   27d88:	adc	r7, r7, r2, asr #31
   27d8c:	ldr	r2, [r0]
   27d90:	adds	r6, r6, #4
   27d94:	adc	r7, r7, #0
   27d98:	mov	r1, r9
   27d9c:	strd	r6, [sp]
   27da0:	ldr	r3, [r2, #12]
   27da4:	mov	r2, #4
   27da8:	blx	r3
   27dac:	cmp	r0, #0
   27db0:	bne	27d2c <fputs@plt+0x16c18>
   27db4:	ldrd	r6, [r5, #80]	; 0x50
   27db8:	ldr	r0, [r5, #160]	; 0xa0
   27dbc:	ldr	r1, [r5, #48]	; 0x30
   27dc0:	add	r0, r0, #8
   27dc4:	adds	r6, r6, r0
   27dc8:	adc	r7, r7, r0, asr #31
   27dcc:	add	r3, r1, #1
   27dd0:	str	r3, [r5, #48]	; 0x30
   27dd4:	ldr	r1, [sl, #20]
   27dd8:	strd	r6, [r5, #80]	; 0x50
   27ddc:	ldr	r0, [r5, #60]	; 0x3c
   27de0:	bl	2781c <fputs@plt+0x16708>
   27de4:	ldr	r2, [sl, #20]
   27de8:	add	r1, r5, #104	; 0x68
   27dec:	mov	r4, r0
   27df0:	add	r0, r5, #100	; 0x64
   27df4:	bl	27a34 <fputs@plt+0x16920>
   27df8:	orr	r0, r4, r0
   27dfc:	b	27d2c <fputs@plt+0x16c18>
   27e00:	ldr	r3, [pc, #212]	; 27edc <fputs@plt+0x16dc8>
   27e04:	push	{r4, r5, r6, lr}
   27e08:	add	r3, pc, r3
   27e0c:	ldr	r2, [r3, #180]	; 0xb4
   27e10:	cmp	r2, r0
   27e14:	blt	27e80 <fputs@plt+0x16d6c>
   27e18:	ldr	r5, [r3, #204]	; 0xcc
   27e1c:	cmp	r5, #0
   27e20:	beq	27e80 <fputs@plt+0x16d6c>
   27e24:	ldr	r2, [r3, #208]	; 0xd0
   27e28:	ldr	r1, [r3, #188]	; 0xbc
   27e2c:	sub	r2, r2, #1
   27e30:	cmp	r2, r1
   27e34:	ldr	ip, [r5]
   27e38:	str	r2, [r3, #208]	; 0xd0
   27e3c:	ldr	r2, [pc, #156]	; 27ee0 <fputs@plt+0x16dcc>
   27e40:	ldr	lr, [r3, #316]	; 0x13c
   27e44:	add	r2, pc, r2
   27e48:	movge	r1, #0
   27e4c:	movlt	r1, #1
   27e50:	cmp	r0, lr
   27e54:	str	r1, [r3, #212]	; 0xd4
   27e58:	strhi	r0, [r3, #316]	; 0x13c
   27e5c:	str	ip, [r3, #204]	; 0xcc
   27e60:	ldr	r3, [r2, #252]	; 0xfc
   27e64:	ldr	r1, [r2, #292]	; 0x124
   27e68:	add	r3, r3, #1
   27e6c:	cmp	r3, r1
   27e70:	str	r3, [r2, #252]	; 0xfc
   27e74:	strhi	r3, [r2, #292]	; 0x124
   27e78:	mov	r0, r5
   27e7c:	pop	{r4, r5, r6, pc}
   27e80:	asr	r1, r0, #31
   27e84:	mov	r4, r0
   27e88:	bl	232d8 <fputs@plt+0x121c4>
   27e8c:	subs	r5, r0, #0
   27e90:	beq	27e78 <fputs@plt+0x16d64>
   27e94:	ldr	r3, [pc, #72]	; 27ee4 <fputs@plt+0x16dd0>
   27e98:	add	r3, pc, r3
   27e9c:	ldr	r3, [r3, #52]	; 0x34
   27ea0:	blx	r3
   27ea4:	ldr	r3, [pc, #60]	; 27ee8 <fputs@plt+0x16dd4>
   27ea8:	add	r3, pc, r3
   27eac:	ldr	r2, [r3, #316]	; 0x13c
   27eb0:	cmp	r4, r2
   27eb4:	strhi	r4, [r3, #316]	; 0x13c
   27eb8:	ldr	r3, [pc, #44]	; 27eec <fputs@plt+0x16dd8>
   27ebc:	add	r3, pc, r3
   27ec0:	ldr	r1, [r3, #256]	; 0x100
   27ec4:	ldr	r2, [r3, #296]	; 0x128
   27ec8:	add	r0, r0, r1
   27ecc:	cmp	r0, r2
   27ed0:	str	r0, [r3, #256]	; 0x100
   27ed4:	strhi	r0, [r3, #296]	; 0x128
   27ed8:	b	27e78 <fputs@plt+0x16d64>
   27edc:	andeq	r6, r8, r0, asr #20
   27ee0:	andeq	r6, r8, r4, lsl #20
   27ee4:	andeq	r2, r8, r0, ror #5
   27ee8:	andeq	r6, r8, r0, lsr #19
   27eec:	andeq	r6, r8, ip, lsl #19
   27ef0:	push	{r4, r5, r6, r7, r8, r9, lr}
   27ef4:	mov	r4, r0
   27ef8:	ldrb	r3, [r0, #16]
   27efc:	sub	sp, sp, #12
   27f00:	mov	r5, r1
   27f04:	cmp	r3, #0
   27f08:	mov	r6, r2
   27f0c:	beq	27f48 <fputs@plt+0x16e34>
   27f10:	ldr	r3, [r0, #28]
   27f14:	cmp	r3, #0
   27f18:	beq	27f48 <fputs@plt+0x16e34>
   27f1c:	ldr	r3, [r4, #160]	; 0xa0
   27f20:	str	r3, [r5]
   27f24:	cmp	r6, #0
   27f28:	mov	r0, r4
   27f2c:	ldrshlt	r6, [r4, #150]	; 0x96
   27f30:	mov	r9, #0
   27f34:	strh	r6, [r4, #150]	; 0x96
   27f38:	bl	17efc <fputs@plt+0x6de8>
   27f3c:	mov	r0, r9
   27f40:	add	sp, sp, #12
   27f44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   27f48:	ldr	r3, [r4, #212]	; 0xd4
   27f4c:	ldr	r7, [r5]
   27f50:	cmp	r7, #0
   27f54:	ldr	r3, [r3, #12]
   27f58:	clz	r3, r3
   27f5c:	lsr	r3, r3, #5
   27f60:	moveq	r3, #0
   27f64:	cmp	r3, #0
   27f68:	beq	27f1c <fputs@plt+0x16e08>
   27f6c:	ldr	r3, [r4, #160]	; 0xa0
   27f70:	cmp	r7, r3
   27f74:	beq	27f20 <fputs@plt+0x16e0c>
   27f78:	ldrb	r1, [r4, #17]
   27f7c:	mov	r2, #0
   27f80:	mov	r3, #0
   27f84:	cmp	r1, #0
   27f88:	strd	r2, [sp]
   27f8c:	beq	27fc8 <fputs@plt+0x16eb4>
   27f90:	ldr	r0, [r4, #64]	; 0x40
   27f94:	ldr	r3, [r0]
   27f98:	cmp	r3, #0
   27f9c:	beq	27fc8 <fputs@plt+0x16eb4>
   27fa0:	ldr	r3, [r3, #24]
   27fa4:	mov	r1, sp
   27fa8:	blx	r3
   27fac:	subs	r9, r0, #0
   27fb0:	beq	27fc8 <fputs@plt+0x16eb4>
   27fb4:	mov	r0, #0
   27fb8:	bl	1e334 <fputs@plt+0xd220>
   27fbc:	ldr	r3, [r4, #160]	; 0xa0
   27fc0:	str	r3, [r5]
   27fc4:	b	27f3c <fputs@plt+0x16e28>
   27fc8:	mov	r0, r7
   27fcc:	bl	27e00 <fputs@plt+0x16cec>
   27fd0:	subs	r8, r0, #0
   27fd4:	beq	28044 <fputs@plt+0x16f30>
   27fd8:	mov	r0, r4
   27fdc:	bl	1e2fc <fputs@plt+0xd1e8>
   27fe0:	ldr	r0, [r4, #212]	; 0xd4
   27fe4:	ldr	r3, [r0, #24]
   27fe8:	cmp	r3, #0
   27fec:	bne	2802c <fputs@plt+0x16f18>
   27ff0:	ldr	r0, [r4, #208]	; 0xd0
   27ff4:	bl	1e334 <fputs@plt+0xd220>
   27ff8:	ldrd	r0, [sp]
   27ffc:	mov	r3, #0
   28000:	mov	r2, r7
   28004:	adds	r0, r0, r7
   28008:	adc	r1, r1, r3
   2800c:	subs	r0, r0, #1
   28010:	str	r8, [r4, #208]	; 0xd0
   28014:	sbc	r1, r1, #0
   28018:	bl	8eb10 <fputs@plt+0x7d9fc>
   2801c:	str	r7, [r4, #160]	; 0xa0
   28020:	str	r0, [r4, #28]
   28024:	str	r7, [r5]
   28028:	b	27f24 <fputs@plt+0x16e10>
   2802c:	mov	r1, r7
   28030:	bl	1e104 <fputs@plt+0xcff0>
   28034:	subs	r9, r0, #0
   28038:	beq	27ff0 <fputs@plt+0x16edc>
   2803c:	mov	r0, r8
   28040:	b	27fb8 <fputs@plt+0x16ea4>
   28044:	mov	r0, r8
   28048:	mov	r9, #7
   2804c:	b	27fb8 <fputs@plt+0x16ea4>
   28050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28054:	mov	r9, r3
   28058:	ldrd	r6, [r0, #80]	; 0x50
   2805c:	sub	sp, sp, #28
   28060:	mov	sl, r0
   28064:	orrs	r3, r6, r7
   28068:	mov	fp, r1
   2806c:	mov	r8, r2
   28070:	ldr	r4, [r0, #156]	; 0x9c
   28074:	moveq	r5, #0
   28078:	beq	280a4 <fputs@plt+0x16f90>
   2807c:	subs	r0, r6, #1
   28080:	mov	r5, #0
   28084:	sbc	r1, r7, #0
   28088:	mov	r2, r4
   2808c:	mov	r3, r5
   28090:	bl	8eb10 <fputs@plt+0x7d9fc>
   28094:	adds	r0, r0, #1
   28098:	adc	r1, r1, #0
   2809c:	umull	r6, r7, r0, r4
   280a0:	mla	r7, r4, r1, r7
   280a4:	adds	r4, r4, r6
   280a8:	adc	r5, r5, r7
   280ac:	cmp	r8, r4
   280b0:	sbcs	r3, r9, r5
   280b4:	strd	r6, [sl, #80]	; 0x50
   280b8:	bge	280c8 <fputs@plt+0x16fb4>
   280bc:	mov	r0, #101	; 0x65
   280c0:	add	sp, sp, #28
   280c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   280c8:	cmp	fp, #0
   280cc:	bne	280e0 <fputs@plt+0x16fcc>
   280d0:	ldrd	r2, [sl, #88]	; 0x58
   280d4:	cmp	r3, r7
   280d8:	cmpeq	r2, r6
   280dc:	beq	28130 <fputs@plt+0x1701c>
   280e0:	ldr	r3, [sl, #68]	; 0x44
   280e4:	add	r4, sp, #16
   280e8:	mov	r0, r3
   280ec:	ldr	r3, [r3]
   280f0:	mov	r1, r4
   280f4:	strd	r6, [sp]
   280f8:	mov	r2, #8
   280fc:	ldr	r3, [r3, #8]
   28100:	blx	r3
   28104:	cmp	r0, #0
   28108:	bne	280c0 <fputs@plt+0x16fac>
   2810c:	ldr	r1, [pc, #444]	; 282d0 <fputs@plt+0x171bc>
   28110:	mov	r0, r4
   28114:	add	r1, pc, r1
   28118:	add	r1, r1, #2176	; 0x880
   2811c:	add	r1, r1, #4
   28120:	mov	r2, #8
   28124:	bl	10e44 <memcmp@plt>
   28128:	cmp	r0, #0
   2812c:	bne	280bc <fputs@plt+0x16fa8>
   28130:	ldr	r0, [sl, #68]	; 0x44
   28134:	adds	r2, r6, #8
   28138:	adc	r3, r7, #0
   2813c:	ldr	ip, [r0]
   28140:	add	r4, sp, #12
   28144:	strd	r2, [sp]
   28148:	mov	r1, r4
   2814c:	ldr	r3, [ip, #8]
   28150:	mov	r2, #4
   28154:	blx	r3
   28158:	cmp	r0, #0
   2815c:	bne	280c0 <fputs@plt+0x16fac>
   28160:	ldr	r0, [sl, #68]	; 0x44
   28164:	adds	r8, r6, #12
   28168:	ldr	r1, [sp, #64]	; 0x40
   2816c:	ldr	r2, [r0]
   28170:	ldr	r3, [sp, #12]
   28174:	adc	r9, r7, #0
   28178:	rev	r3, r3
   2817c:	strd	r8, [sp]
   28180:	str	r3, [r1]
   28184:	ldr	r3, [r2, #8]
   28188:	mov	r1, r4
   2818c:	mov	r2, #4
   28190:	blx	r3
   28194:	cmp	r0, #0
   28198:	bne	280c0 <fputs@plt+0x16fac>
   2819c:	ldr	r0, [sl, #68]	; 0x44
   281a0:	adds	r8, r6, #16
   281a4:	ldr	r3, [sp, #12]
   281a8:	ldr	r2, [r0]
   281ac:	adc	r9, r7, #0
   281b0:	rev	r3, r3
   281b4:	strd	r8, [sp]
   281b8:	mov	r1, r4
   281bc:	str	r3, [sl, #52]	; 0x34
   281c0:	ldr	r3, [r2, #8]
   281c4:	mov	r2, #4
   281c8:	blx	r3
   281cc:	cmp	r0, #0
   281d0:	bne	280c0 <fputs@plt+0x16fac>
   281d4:	ldrd	r2, [sl, #80]	; 0x50
   281d8:	ldr	r1, [sp, #12]
   281dc:	orrs	ip, r2, r3
   281e0:	ldr	ip, [sp, #68]	; 0x44
   281e4:	rev	r1, r1
   281e8:	str	r1, [ip]
   281ec:	beq	28204 <fputs@plt+0x170f0>
   281f0:	ldr	r1, [sl, #156]	; 0x9c
   281f4:	adds	r2, r2, r1
   281f8:	adc	r3, r3, #0
   281fc:	strd	r2, [sl, #80]	; 0x50
   28200:	b	280c0 <fputs@plt+0x16fac>
   28204:	ldr	r3, [sl, #68]	; 0x44
   28208:	adds	r8, r6, #20
   2820c:	mov	r0, r3
   28210:	ldr	r3, [r3]
   28214:	adc	r9, r7, #0
   28218:	mov	r2, #4
   2821c:	strd	r8, [sp]
   28220:	mov	r1, r4
   28224:	ldr	r3, [r3, #8]
   28228:	blx	r3
   2822c:	cmp	r0, #0
   28230:	bne	280c0 <fputs@plt+0x16fac>
   28234:	ldr	r0, [sl, #68]	; 0x44
   28238:	adds	r6, r6, #24
   2823c:	adc	r7, r7, #0
   28240:	ldr	r3, [r0]
   28244:	ldr	ip, [sp, #12]
   28248:	mov	r1, r4
   2824c:	strd	r6, [sp]
   28250:	mov	r2, #4
   28254:	ldr	r3, [r3, #8]
   28258:	rev	r4, ip
   2825c:	blx	r3
   28260:	cmp	r0, #0
   28264:	bne	280c0 <fputs@plt+0x16fac>
   28268:	ldr	r3, [sp, #12]
   2826c:	ldr	r1, [pc, #96]	; 282d4 <fputs@plt+0x171c0>
   28270:	rev	r3, r3
   28274:	cmp	r3, #0
   28278:	str	r3, [sp, #8]
   2827c:	ldreq	r3, [sl, #160]	; 0xa0
   28280:	sub	r0, r4, #32
   28284:	streq	r3, [sp, #8]
   28288:	ldr	r3, [sp, #8]
   2828c:	sub	r2, r3, #512	; 0x200
   28290:	cmp	r2, #65024	; 0xfe00
   28294:	cmpls	r0, r1
   28298:	bhi	280bc <fputs@plt+0x16fa8>
   2829c:	sub	r2, r3, #1
   282a0:	tst	r2, r3
   282a4:	bne	280bc <fputs@plt+0x16fa8>
   282a8:	sub	r3, r4, #1
   282ac:	tst	r3, r4
   282b0:	bne	280bc <fputs@plt+0x16fa8>
   282b4:	mvn	r2, #0
   282b8:	add	r1, sp, #8
   282bc:	mov	r0, sl
   282c0:	bl	27ef0 <fputs@plt+0x16ddc>
   282c4:	str	r4, [sl, #156]	; 0x9c
   282c8:	ldrd	r2, [sl, #80]	; 0x50
   282cc:	b	281f0 <fputs@plt+0x170dc>
   282d0:	andeq	r8, r6, ip, lsr #21
   282d4:	andeq	pc, r0, r0, ror #31
   282d8:	push	{r4, r5, r6, r7, r8, lr}
   282dc:	mov	r5, r2
   282e0:	ldm	r0, {r0, r4}
   282e4:	ldrh	r2, [r4, #22]
   282e8:	str	r0, [r4, #4]
   282ec:	tst	r2, #2
   282f0:	beq	282fc <fputs@plt+0x171e8>
   282f4:	mov	r0, #8
   282f8:	pop	{r4, r5, r6, r7, r8, pc}
   282fc:	cmp	r5, #0
   28300:	mov	r6, r3
   28304:	ldrlt	r5, [r4, #32]
   28308:	ldrlt	r3, [r4, #36]	; 0x24
   2830c:	sublt	r5, r5, r3
   28310:	sub	r3, r1, #512	; 0x200
   28314:	cmp	r3, #65024	; 0xfe00
   28318:	bhi	28348 <fputs@plt+0x17234>
   2831c:	sub	r3, r1, #1
   28320:	ands	r7, r3, r1
   28324:	bne	28348 <fputs@plt+0x17234>
   28328:	ldr	r0, [r4, #80]	; 0x50
   2832c:	str	r1, [r4, #32]
   28330:	cmp	r0, #0
   28334:	beq	28348 <fputs@plt+0x17234>
   28338:	sub	r0, r0, #4
   2833c:	str	r0, [r4, #80]	; 0x50
   28340:	bl	1e334 <fputs@plt+0xd220>
   28344:	str	r7, [r4, #80]	; 0x50
   28348:	mov	r2, r5
   2834c:	add	r1, r4, #32
   28350:	ldr	r0, [r4]
   28354:	bl	27ef0 <fputs@plt+0x16ddc>
   28358:	ldr	r3, [r4, #32]
   2835c:	cmp	r6, #0
   28360:	uxth	r5, r5
   28364:	sub	r5, r3, r5
   28368:	ldrhne	r3, [r4, #22]
   2836c:	str	r5, [r4, #36]	; 0x24
   28370:	orrne	r3, r3, #2
   28374:	strhne	r3, [r4, #22]
   28378:	pop	{r4, r5, r6, r7, r8, pc}
   2837c:	push	{r4, r5, r6, r7, r8, lr}
   28380:	sub	sp, sp, #8
   28384:	cmp	r2, #0
   28388:	ldr	r5, [r0, #4]
   2838c:	ldr	r4, [sp, #32]
   28390:	bne	2843c <fputs@plt+0x17328>
   28394:	cmp	r1, #1
   28398:	mvnne	ip, #0
   2839c:	beq	28428 <fputs@plt+0x17314>
   283a0:	str	r3, [r4, #72]	; 0x48
   283a4:	mov	r3, #2
   283a8:	str	r1, [r4, #52]	; 0x34
   283ac:	stm	r4, {r0, r5}
   283b0:	strb	r2, [r4, #64]	; 0x40
   283b4:	strb	ip, [r4, #68]	; 0x44
   283b8:	strb	r3, [r4, #65]	; 0x41
   283bc:	ldr	r0, [r5, #8]
   283c0:	cmp	r0, #0
   283c4:	movne	r3, r0
   283c8:	bne	283dc <fputs@plt+0x172c8>
   283cc:	b	2840c <fputs@plt+0x172f8>
   283d0:	ldr	r3, [r3, #8]
   283d4:	cmp	r3, #0
   283d8:	beq	2840c <fputs@plt+0x172f8>
   283dc:	ldr	r2, [r3, #52]	; 0x34
   283e0:	cmp	r2, r1
   283e4:	bne	283d0 <fputs@plt+0x172bc>
   283e8:	ldrb	r2, [r3, #64]	; 0x40
   283ec:	orr	r2, r2, #32
   283f0:	strb	r2, [r3, #64]	; 0x40
   283f4:	ldrb	r2, [r4, #64]	; 0x40
   283f8:	orr	r2, r2, #32
   283fc:	strb	r2, [r4, #64]	; 0x40
   28400:	ldr	r3, [r3, #8]
   28404:	cmp	r3, #0
   28408:	bne	283dc <fputs@plt+0x172c8>
   2840c:	mov	r3, #0
   28410:	str	r0, [r4, #8]
   28414:	mov	r0, r3
   28418:	str	r4, [r5, #8]
   2841c:	strb	r3, [r4, #66]	; 0x42
   28420:	add	sp, sp, #8
   28424:	pop	{r4, r5, r6, r7, r8, pc}
   28428:	ldr	r1, [r5, #44]	; 0x2c
   2842c:	mvn	ip, #0
   28430:	adds	r1, r1, #0
   28434:	movne	r1, #1
   28438:	b	283a0 <fputs@plt+0x1728c>
   2843c:	ldr	r7, [r5, #80]	; 0x50
   28440:	mov	r6, r1
   28444:	cmp	r7, #0
   28448:	mov	r8, r0
   2844c:	beq	28484 <fputs@plt+0x17370>
   28450:	cmp	r6, #1
   28454:	beq	284c4 <fputs@plt+0x173b0>
   28458:	mvn	r0, #0
   2845c:	mov	r2, #1
   28460:	str	r3, [r4, #72]	; 0x48
   28464:	mov	r1, r6
   28468:	str	r6, [r4, #52]	; 0x34
   2846c:	str	r8, [r4]
   28470:	str	r5, [r4, #4]
   28474:	strb	r0, [r4, #68]	; 0x44
   28478:	strb	r2, [r4, #64]	; 0x40
   2847c:	mov	r3, #0
   28480:	b	283b8 <fputs@plt+0x172a4>
   28484:	ldr	r0, [r5, #32]
   28488:	str	r3, [sp, #4]
   2848c:	bl	27e00 <fputs@plt+0x16cec>
   28490:	cmp	r0, #0
   28494:	str	r0, [r5, #80]	; 0x50
   28498:	beq	284bc <fputs@plt+0x173a8>
   2849c:	str	r7, [r0]
   284a0:	str	r7, [r0, #4]
   284a4:	ldr	r2, [r5, #80]	; 0x50
   284a8:	ldr	r3, [sp, #4]
   284ac:	add	r2, r2, #4
   284b0:	cmp	r2, #0
   284b4:	str	r2, [r5, #80]	; 0x50
   284b8:	bne	28450 <fputs@plt+0x1733c>
   284bc:	mov	r0, #7
   284c0:	b	28420 <fputs@plt+0x1730c>
   284c4:	ldr	r1, [r5, #44]	; 0x2c
   284c8:	mvn	r2, #0
   284cc:	adds	r1, r1, #0
   284d0:	movne	r1, #1
   284d4:	str	r3, [r4, #72]	; 0x48
   284d8:	str	r1, [r4, #52]	; 0x34
   284dc:	str	r8, [r4]
   284e0:	str	r5, [r4, #4]
   284e4:	strb	r6, [r4, #64]	; 0x40
   284e8:	strb	r2, [r4, #68]	; 0x44
   284ec:	mov	r3, #0
   284f0:	b	283b8 <fputs@plt+0x172a4>
   284f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   284f8:	add	r5, r1, r2
   284fc:	mov	r8, r1
   28500:	add	r6, r5, r5, lsl #2
   28504:	mov	r9, r0
   28508:	mov	r1, #0
   2850c:	add	r0, r6, #24
   28510:	mov	r7, r2
   28514:	bl	232d8 <fputs@plt+0x121c4>
   28518:	subs	r4, r0, #0
   2851c:	beq	28560 <fputs@plt+0x1744c>
   28520:	add	r5, r5, #5
   28524:	strh	r8, [r4, #6]
   28528:	add	r5, r4, r5, lsl #2
   2852c:	str	r5, [r4, #16]
   28530:	strh	r7, [r4, #8]
   28534:	ldrb	r1, [r9, #66]	; 0x42
   28538:	mov	r0, r4
   2853c:	mov	r3, #1
   28540:	strb	r1, [r4, #4]
   28544:	str	r9, [r4, #12]
   28548:	mov	r2, r6
   2854c:	mov	r1, #0
   28550:	str	r3, [r0], #24
   28554:	bl	10ee0 <memset@plt>
   28558:	mov	r0, r4
   2855c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28560:	mov	r0, r9
   28564:	bl	22170 <fputs@plt+0x1105c>
   28568:	mov	r0, r4
   2856c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28574:	sub	sp, sp, #60	; 0x3c
   28578:	ldr	r3, [r0, #8]
   2857c:	mov	sl, r0
   28580:	add	r4, sp, #16
   28584:	mov	r5, r1
   28588:	mov	r0, r4
   2858c:	mov	r1, #0
   28590:	mov	r2, #40	; 0x28
   28594:	ldr	r6, [r3, #24]
   28598:	bl	10ee0 <memset@plt>
   2859c:	ldr	r1, [sl, #40]	; 0x28
   285a0:	cmp	r1, #0
   285a4:	beq	286f8 <fputs@plt+0x175e4>
   285a8:	ldrd	r2, [sl, #48]	; 0x30
   285ac:	ldr	r0, [r5, #8]
   285b0:	adds	r2, r2, r0
   285b4:	adc	r3, r3, r0, asr #31
   285b8:	adds	r2, r2, #9
   285bc:	adc	r3, r3, #0
   285c0:	mov	r0, r6
   285c4:	bl	18738 <fputs@plt+0x7624>
   285c8:	add	r1, sl, #12
   285cc:	add	r0, sl, #8
   285d0:	bl	26f04 <fputs@plt+0x15df0>
   285d4:	cmp	r0, #0
   285d8:	bne	286e4 <fputs@plt+0x175d0>
   285dc:	add	r2, r5, #4
   285e0:	mov	r1, r5
   285e4:	mov	r0, sl
   285e8:	bl	27354 <fputs@plt+0x16240>
   285ec:	cmp	r0, #0
   285f0:	bne	286e4 <fputs@plt+0x175d0>
   285f4:	ldr	r3, [sl, #8]
   285f8:	mov	r1, r0
   285fc:	mov	r2, #40	; 0x28
   28600:	ldr	fp, [r3, #12]
   28604:	ldr	r3, [sl, #40]	; 0x28
   28608:	mov	r0, r4
   2860c:	asr	r9, fp, #31
   28610:	str	r3, [sp, #12]
   28614:	ldrd	r6, [sl, #48]	; 0x30
   28618:	bl	10ee0 <memset@plt>
   2861c:	mov	r0, fp
   28620:	mov	r1, r9
   28624:	bl	232d8 <fputs@plt+0x121c4>
   28628:	cmp	r0, #0
   2862c:	moveq	r3, #7
   28630:	str	r0, [sp, #20]
   28634:	streq	r3, [sp, #16]
   28638:	beq	28670 <fputs@plt+0x1755c>
   2863c:	mov	r0, r6
   28640:	mov	r1, r7
   28644:	mov	r2, fp
   28648:	mov	r3, r9
   2864c:	bl	8eb10 <fputs@plt+0x7d9fc>
   28650:	str	fp, [sp, #24]
   28654:	subs	r6, r6, r2
   28658:	sbc	r7, r7, r3
   2865c:	ldr	r3, [sp, #12]
   28660:	str	r2, [sp, #28]
   28664:	strd	r6, [sp, #40]	; 0x28
   28668:	str	r2, [sp, #32]
   2866c:	str	r3, [sp, #48]	; 0x30
   28670:	ldr	r3, [sl, #28]
   28674:	ldr	r2, [r5, #8]
   28678:	add	r3, r3, #1
   2867c:	str	r3, [sl, #28]
   28680:	mov	r0, r4
   28684:	asr	r3, r2, #31
   28688:	bl	1d860 <fputs@plt+0xc74c>
   2868c:	ldr	r6, [r5]
   28690:	cmp	r6, #0
   28694:	beq	286d0 <fputs@plt+0x175bc>
   28698:	ldr	r2, [r6]
   2869c:	mov	r0, r4
   286a0:	ldr	r7, [r6, #4]
   286a4:	asr	r3, r2, #31
   286a8:	bl	1d860 <fputs@plt+0xc74c>
   286ac:	mov	r1, r6
   286b0:	mov	r0, r4
   286b4:	ldr	r2, [r1], #8
   286b8:	bl	1bc20 <fputs@plt+0xab0c>
   286bc:	ldr	r3, [r5, #4]
   286c0:	cmp	r3, #0
   286c4:	beq	286ec <fputs@plt+0x175d8>
   286c8:	subs	r6, r7, #0
   286cc:	bne	28698 <fputs@plt+0x17584>
   286d0:	mov	r3, #0
   286d4:	add	r1, sl, #48	; 0x30
   286d8:	mov	r0, r4
   286dc:	str	r3, [r5]
   286e0:	bl	1d04c <fputs@plt+0xbf38>
   286e4:	add	sp, sp, #60	; 0x3c
   286e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   286ec:	mov	r0, r6
   286f0:	bl	1cd68 <fputs@plt+0xbc54>
   286f4:	b	286c8 <fputs@plt+0x175b4>
   286f8:	add	r3, sl, #40	; 0x28
   286fc:	str	r3, [sp]
   28700:	mov	r2, #0
   28704:	mov	r3, #0
   28708:	mov	r0, r6
   2870c:	bl	27284 <fputs@plt+0x16170>
   28710:	cmp	r0, #0
   28714:	bne	286e4 <fputs@plt+0x175d0>
   28718:	ldr	r1, [sl, #40]	; 0x28
   2871c:	b	285a8 <fputs@plt+0x17494>
   28720:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28724:	mov	r4, r1
   28728:	ldr	r1, [r1, #44]	; 0x2c
   2872c:	sub	sp, sp, #12
   28730:	cmp	r1, #0
   28734:	mov	r8, r0
   28738:	mov	r5, r2
   2873c:	mov	r9, r3
   28740:	ldrd	r6, [sp, #48]	; 0x30
   28744:	beq	28770 <fputs@plt+0x1765c>
   28748:	ldr	ip, [r4, #24]
   2874c:	mov	r3, #0
   28750:	mov	r0, ip
   28754:	ldr	ip, [ip]
   28758:	mov	r2, #0
   2875c:	str	r1, [sp]
   28760:	ldr	r1, [ip, #72]	; 0x48
   28764:	blx	r1
   28768:	mov	r3, #0
   2876c:	str	r3, [r4, #44]	; 0x2c
   28770:	ldr	r3, [r8, #8]
   28774:	strd	r6, [r4]
   28778:	ldrd	r6, [r9]
   2877c:	ldr	r3, [r3, #24]
   28780:	ldr	r0, [r5]
   28784:	strd	r6, [r4, #8]
   28788:	ldr	r2, [r3, #140]	; 0x8c
   2878c:	str	r0, [r4, #24]
   28790:	cmp	r2, r6
   28794:	asr	r3, r2, #31
   28798:	sbcs	r3, r3, r7
   2879c:	blt	287b0 <fputs@plt+0x1769c>
   287a0:	ldr	r1, [r0]
   287a4:	ldr	r3, [r1]
   287a8:	cmp	r3, #2
   287ac:	bgt	287c8 <fputs@plt+0x176b4>
   287b0:	ldr	r5, [r4, #44]	; 0x2c
   287b4:	cmp	r5, #0
   287b8:	movne	r0, #0
   287bc:	beq	287f4 <fputs@plt+0x176e0>
   287c0:	add	sp, sp, #12
   287c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   287c8:	add	r3, r4, #44	; 0x2c
   287cc:	str	r3, [sp, #4]
   287d0:	str	r6, [sp]
   287d4:	mov	r2, #0
   287d8:	mov	r3, #0
   287dc:	ldr	r1, [r1, #68]	; 0x44
   287e0:	blx	r1
   287e4:	cmp	r0, #0
   287e8:	beq	287b0 <fputs@plt+0x1769c>
   287ec:	add	sp, sp, #12
   287f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   287f4:	ldr	r3, [r8, #8]
   287f8:	ldrd	r0, [r4]
   287fc:	ldr	r6, [r3, #12]
   28800:	mov	r2, r6
   28804:	asr	r9, r6, #31
   28808:	mov	r3, r9
   2880c:	bl	8eb10 <fputs@plt+0x7d9fc>
   28810:	ldr	sl, [r4, #36]	; 0x24
   28814:	cmp	sl, #0
   28818:	mov	r7, r2
   2881c:	beq	28878 <fputs@plt+0x17764>
   28820:	adds	r3, r2, #0
   28824:	mov	r0, r5
   28828:	movne	r3, #1
   2882c:	cmp	r3, #0
   28830:	beq	287c0 <fputs@plt+0x176ac>
   28834:	ldrd	r8, [r4]
   28838:	ldrd	r0, [r4, #8]
   2883c:	sub	r2, r6, r7
   28840:	adds	sl, r8, r2
   28844:	adc	fp, r9, r2, asr #31
   28848:	cmp	r0, sl
   2884c:	sbcs	r3, r1, fp
   28850:	sublt	r2, r0, r8
   28854:	ldr	r0, [r4, #24]
   28858:	ldr	r1, [r4, #36]	; 0x24
   2885c:	ldr	r3, [r0]
   28860:	add	r1, r1, r7
   28864:	strd	r8, [sp, #48]	; 0x30
   28868:	ldr	r3, [r3, #8]
   2886c:	add	sp, sp, #12
   28870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28874:	bx	r3
   28878:	mov	r0, r6
   2887c:	mov	r1, r9
   28880:	bl	232d8 <fputs@plt+0x121c4>
   28884:	cmp	r0, #0
   28888:	str	r0, [r4, #36]	; 0x24
   2888c:	beq	288a4 <fputs@plt+0x17790>
   28890:	adds	r3, r7, #0
   28894:	mov	r0, sl
   28898:	movne	r3, #1
   2889c:	str	r6, [r4, #40]	; 0x28
   288a0:	b	2882c <fputs@plt+0x17718>
   288a4:	mov	r3, r0
   288a8:	mov	r0, #7
   288ac:	b	2889c <fputs@plt+0x17788>
   288b0:	ldr	r3, [pc, #196]	; 2897c <fputs@plt+0x17868>
   288b4:	push	{r4, lr}
   288b8:	add	r3, pc, r3
   288bc:	ldr	r2, [r3, #320]	; 0x140
   288c0:	cmp	r0, r2
   288c4:	strhi	r0, [r3, #320]	; 0x140
   288c8:	ldr	r3, [pc, #176]	; 28980 <fputs@plt+0x1786c>
   288cc:	add	r3, pc, r3
   288d0:	ldr	r2, [r3, #240]	; 0xf0
   288d4:	cmp	r2, #0
   288d8:	beq	28924 <fputs@plt+0x17810>
   288dc:	ldr	r1, [pc, #160]	; 28984 <fputs@plt+0x17870>
   288e0:	add	r1, pc, r1
   288e4:	ldr	r1, [r1, #196]	; 0xc4
   288e8:	cmp	r0, r1
   288ec:	bgt	28924 <fputs@plt+0x17810>
   288f0:	ldr	r4, [r3, #236]	; 0xec
   288f4:	ldr	r1, [r3, #260]	; 0x104
   288f8:	ldr	ip, [r3, #300]	; 0x12c
   288fc:	add	r1, r1, #1
   28900:	ldr	r0, [r4]
   28904:	sub	r2, r2, #1
   28908:	cmp	r1, ip
   2890c:	str	r2, [r3, #240]	; 0xf0
   28910:	str	r0, [r3, #236]	; 0xec
   28914:	str	r1, [r3, #260]	; 0x104
   28918:	strhi	r1, [r3, #300]	; 0x12c
   2891c:	mov	r0, r4
   28920:	pop	{r4, pc}
   28924:	asr	r1, r0, #31
   28928:	bl	232d8 <fputs@plt+0x121c4>
   2892c:	ldr	r3, [pc, #84]	; 28988 <fputs@plt+0x17874>
   28930:	add	r3, pc, r3
   28934:	ldr	r2, [r3]
   28938:	cmp	r2, #0
   2893c:	mov	r4, r0
   28940:	beq	2891c <fputs@plt+0x17808>
   28944:	cmp	r0, #0
   28948:	beq	2891c <fputs@plt+0x17808>
   2894c:	ldr	r3, [r3, #52]	; 0x34
   28950:	blx	r3
   28954:	ldr	r2, [pc, #48]	; 2898c <fputs@plt+0x17878>
   28958:	add	r2, pc, r2
   2895c:	ldr	r3, [r2, #264]	; 0x108
   28960:	ldr	r1, [r2, #304]	; 0x130
   28964:	add	r0, r0, r3
   28968:	cmp	r0, r1
   2896c:	str	r0, [r2, #264]	; 0x108
   28970:	strhi	r0, [r2, #304]	; 0x130
   28974:	mov	r0, r4
   28978:	pop	{r4, pc}
   2897c:	muleq	r8, r0, pc	; <UNPREDICTABLE>
   28980:	andeq	r5, r8, ip, ror pc
   28984:	muleq	r8, r8, r8
   28988:	andeq	r1, r8, r8, asr #16
   2898c:	strdeq	r5, [r8], -r0
   28990:	cmp	r2, #1
   28994:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28998:	sub	sp, sp, #12
   2899c:	ldr	r9, [r0]
   289a0:	ldr	r7, [r0, #40]	; 0x28
   289a4:	beq	28b24 <fputs@plt+0x17a10>
   289a8:	ldr	r3, [r0, #44]	; 0x2c
   289ac:	mov	r8, r1
   289b0:	cmp	r7, r3
   289b4:	mov	r5, r2
   289b8:	mov	r4, r0
   289bc:	bcs	28b74 <fputs@plt+0x17a60>
   289c0:	ldr	r3, [r4, #16]
   289c4:	cmp	r3, #0
   289c8:	beq	28a8c <fputs@plt+0x17978>
   289cc:	ldr	r6, [r9, #48]	; 0x30
   289d0:	ldrb	r3, [r6, #14]
   289d4:	cmp	r3, #0
   289d8:	bne	28a8c <fputs@plt+0x17978>
   289dc:	ldr	r3, [r4, #24]
   289e0:	add	r2, r7, #1
   289e4:	cmp	r2, r3
   289e8:	bcs	28a2c <fputs@plt+0x17918>
   289ec:	ldr	r3, [pc, #952]	; 28dac <fputs@plt+0x17c98>
   289f0:	add	r3, pc, r3
   289f4:	ldr	r2, [r3, #184]	; 0xb8
   289f8:	cmp	r2, #0
   289fc:	beq	28a18 <fputs@plt+0x17904>
   28a00:	ldr	r2, [r4, #4]
   28a04:	ldr	r0, [r4, #8]
   28a08:	ldr	r1, [r3, #180]	; 0xb4
   28a0c:	add	r2, r2, r0
   28a10:	cmp	r2, r1
   28a14:	ble	28bcc <fputs@plt+0x17ab8>
   28a18:	ldr	r3, [pc, #912]	; 28db0 <fputs@plt+0x17c9c>
   28a1c:	add	r3, pc, r3
   28a20:	ldr	r3, [r3, #244]	; 0xf4
   28a24:	cmp	r3, #0
   28a28:	beq	28a8c <fputs@plt+0x17978>
   28a2c:	mov	r1, #0
   28a30:	mov	r0, r6
   28a34:	bl	1e424 <fputs@plt+0xd310>
   28a38:	ldr	r2, [r6, #28]
   28a3c:	ldr	r1, [r6, #24]
   28a40:	ldr	r3, [r6, #20]
   28a44:	str	r1, [r2, #24]
   28a48:	ldr	r0, [r6, #24]
   28a4c:	mov	r1, #1
   28a50:	str	r2, [r0, #28]
   28a54:	strb	r1, [r6, #12]
   28a58:	ldr	r2, [r3, #36]	; 0x24
   28a5c:	ldr	r0, [r4, #12]
   28a60:	ldr	ip, [r3, #12]
   28a64:	mov	r1, #0
   28a68:	sub	r2, r2, #1
   28a6c:	cmp	ip, r0
   28a70:	str	r1, [r6, #24]
   28a74:	str	r1, [r6, #28]
   28a78:	str	r2, [r3, #36]	; 0x24
   28a7c:	beq	28ba8 <fputs@plt+0x17a94>
   28a80:	mov	r0, r6
   28a84:	bl	1e3dc <fputs@plt+0xd2c8>
   28a88:	ldr	r7, [r4, #40]	; 0x28
   28a8c:	ldr	r6, [r4, #52]	; 0x34
   28a90:	cmp	r6, #0
   28a94:	beq	28bd4 <fputs@plt+0x17ac0>
   28a98:	ldr	r5, [r6, #4]
   28a9c:	ldr	r2, [r6, #16]
   28aa0:	mov	r3, #0
   28aa4:	str	r2, [r4, #52]	; 0x34
   28aa8:	str	r3, [r6, #16]
   28aac:	ldr	r3, [r4, #16]
   28ab0:	cmp	r3, #0
   28ab4:	ldrne	r2, [r4]
   28ab8:	ldrne	r3, [r2, #16]
   28abc:	addne	r3, r3, #1
   28ac0:	strne	r3, [r2, #16]
   28ac4:	ldr	r1, [r4, #44]	; 0x2c
   28ac8:	mov	r0, r8
   28acc:	bl	8e4f8 <fputs@plt+0x7d3e4>
   28ad0:	ldr	r3, [r4, #48]	; 0x30
   28ad4:	mov	r2, #1
   28ad8:	add	r7, r7, #1
   28adc:	str	r7, [r4, #40]	; 0x28
   28ae0:	ldr	r0, [r3, r1, lsl #2]
   28ae4:	mov	r3, #0
   28ae8:	strb	r2, [r6, #12]
   28aec:	str	r3, [r6, #28]
   28af0:	str	r3, [r6, #24]
   28af4:	str	r8, [r6, #8]
   28af8:	str	r0, [r6, #16]
   28afc:	str	r4, [r6, #20]
   28b00:	ldr	r2, [r4, #32]
   28b04:	str	r3, [r5]
   28b08:	ldr	r3, [r4, #48]	; 0x30
   28b0c:	cmp	r8, r2
   28b10:	str	r6, [r3, r1, lsl #2]
   28b14:	strhi	r8, [r4, #32]
   28b18:	mov	r0, r6
   28b1c:	add	sp, sp, #12
   28b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28b24:	ldr	ip, [r0, #36]	; 0x24
   28b28:	ldr	lr, [r9, #12]
   28b2c:	sub	r3, r7, ip
   28b30:	cmp	r3, lr
   28b34:	bcs	28ba0 <fputs@plt+0x17a8c>
   28b38:	ldr	lr, [r0, #28]
   28b3c:	cmp	r3, lr
   28b40:	bcs	28ba0 <fputs@plt+0x17a8c>
   28b44:	ldr	lr, [pc, #616]	; 28db4 <fputs@plt+0x17ca0>
   28b48:	add	lr, pc, lr
   28b4c:	ldr	r4, [lr, #184]	; 0xb8
   28b50:	cmp	r4, #0
   28b54:	beq	28b88 <fputs@plt+0x17a74>
   28b58:	ldmib	r0, {r4, r6}
   28b5c:	ldr	r5, [lr, #180]	; 0xb4
   28b60:	add	r4, r4, r6
   28b64:	cmp	r4, r5
   28b68:	bgt	28b88 <fputs@plt+0x17a74>
   28b6c:	ldr	lr, [lr, #212]	; 0xd4
   28b70:	b	28b94 <fputs@plt+0x17a80>
   28b74:	add	r1, r0, #48	; 0x30
   28b78:	add	r0, r0, #44	; 0x2c
   28b7c:	bl	2762c <fputs@plt+0x16518>
   28b80:	ldr	r7, [r4, #40]	; 0x28
   28b84:	b	289c0 <fputs@plt+0x178ac>
   28b88:	ldr	lr, [pc, #552]	; 28db8 <fputs@plt+0x17ca4>
   28b8c:	add	lr, pc, lr
   28b90:	ldr	lr, [lr, #244]	; 0xf4
   28b94:	cmp	lr, #0
   28b98:	cmpne	ip, r3
   28b9c:	bcs	289a8 <fputs@plt+0x17894>
   28ba0:	mov	r6, #0
   28ba4:	b	28b18 <fputs@plt+0x17a04>
   28ba8:	ldr	r2, [r3, #16]
   28bac:	ldr	r1, [r4, #16]
   28bb0:	ldr	r3, [r9, #16]
   28bb4:	sub	r2, r2, r1
   28bb8:	sub	r3, r3, r2
   28bbc:	str	r3, [r9, #16]
   28bc0:	ldr	r5, [r6, #4]
   28bc4:	ldr	r7, [r4, #40]	; 0x28
   28bc8:	b	28ac4 <fputs@plt+0x179b0>
   28bcc:	ldr	r3, [r3, #212]	; 0xd4
   28bd0:	b	28a24 <fputs@plt+0x17910>
   28bd4:	cmp	r7, #0
   28bd8:	beq	28c6c <fputs@plt+0x17b58>
   28bdc:	cmp	r5, #1
   28be0:	bne	28c54 <fputs@plt+0x17b40>
   28be4:	ldr	r3, [pc, #464]	; 28dbc <fputs@plt+0x17ca8>
   28be8:	add	r3, pc, r3
   28bec:	ldr	r3, [r3, #328]	; 0x148
   28bf0:	cmp	r3, #0
   28bf4:	beq	28bfc <fputs@plt+0x17ae8>
   28bf8:	blx	r3
   28bfc:	ldr	r0, [r4, #12]
   28c00:	bl	27e00 <fputs@plt+0x16cec>
   28c04:	ldr	r3, [pc, #436]	; 28dc0 <fputs@plt+0x17cac>
   28c08:	ldr	r6, [r4, #4]
   28c0c:	add	r3, pc, r3
   28c10:	ldr	r3, [r3, #332]	; 0x14c
   28c14:	cmp	r3, #0
   28c18:	mov	r5, r0
   28c1c:	add	r6, r0, r6
   28c20:	beq	28c28 <fputs@plt+0x17b14>
   28c24:	blx	r3
   28c28:	cmp	r5, #0
   28c2c:	beq	28ba0 <fputs@plt+0x17a8c>
   28c30:	mov	r3, r6
   28c34:	mov	r2, #0
   28c38:	str	r5, [r3], #32
   28c3c:	strb	r2, [r6, #13]
   28c40:	strb	r2, [r6, #14]
   28c44:	mov	r5, r3
   28c48:	ldr	r7, [r4, #40]	; 0x28
   28c4c:	str	r3, [r6, #4]
   28c50:	b	28aac <fputs@plt+0x17998>
   28c54:	ldr	r0, [r4, #12]
   28c58:	bl	27e00 <fputs@plt+0x16cec>
   28c5c:	ldr	r6, [r4, #4]
   28c60:	mov	r5, r0
   28c64:	add	r6, r0, r6
   28c68:	b	28c28 <fputs@plt+0x17b14>
   28c6c:	ldr	r3, [pc, #336]	; 28dc4 <fputs@plt+0x17cb0>
   28c70:	add	r3, pc, r3
   28c74:	ldr	r2, [r3, #176]	; 0xb0
   28c78:	cmp	r2, #0
   28c7c:	beq	28bdc <fputs@plt+0x17ac8>
   28c80:	ldr	ip, [r4, #24]
   28c84:	cmp	ip, #2
   28c88:	bls	28bdc <fputs@plt+0x17ac8>
   28c8c:	ldr	r3, [r3, #328]	; 0x148
   28c90:	cmp	r3, #0
   28c94:	beq	28ca0 <fputs@plt+0x17b8c>
   28c98:	blx	r3
   28c9c:	ldr	ip, [r4, #24]
   28ca0:	ldr	r3, [pc, #288]	; 28dc8 <fputs@plt+0x17cb4>
   28ca4:	add	r3, pc, r3
   28ca8:	ldr	r0, [r3, #176]	; 0xb0
   28cac:	cmp	r0, #0
   28cb0:	ldrgt	lr, [r4, #12]
   28cb4:	ldrle	lr, [r4, #12]
   28cb8:	ldrle	r3, [pc, #268]	; 28dcc <fputs@plt+0x17cb8>
   28cbc:	smullgt	r0, r1, r0, lr
   28cc0:	smullle	r0, r1, r0, r3
   28cc4:	umull	r2, r3, lr, ip
   28cc8:	asr	r7, lr, #31
   28ccc:	cmp	r2, r0
   28cd0:	mla	r3, ip, r7, r3
   28cd4:	sbcs	r3, r3, r1
   28cd8:	movlt	r1, #0
   28cdc:	mullt	r0, ip, lr
   28ce0:	bl	232d8 <fputs@plt+0x121c4>
   28ce4:	ldr	r3, [pc, #228]	; 28dd0 <fputs@plt+0x17cbc>
   28ce8:	add	r3, pc, r3
   28cec:	ldr	r3, [r3, #332]	; 0x14c
   28cf0:	cmp	r3, #0
   28cf4:	str	r0, [sp, #4]
   28cf8:	str	r0, [r4, #56]	; 0x38
   28cfc:	beq	28d04 <fputs@plt+0x17bf0>
   28d00:	blx	r3
   28d04:	ldr	r3, [sp, #4]
   28d08:	cmp	r3, #0
   28d0c:	beq	28d98 <fputs@plt+0x17c84>
   28d10:	ldr	r3, [pc, #188]	; 28dd4 <fputs@plt+0x17cc0>
   28d14:	ldr	r6, [sp, #4]
   28d18:	add	r3, pc, r3
   28d1c:	mov	r0, r6
   28d20:	ldr	r3, [r3, #52]	; 0x34
   28d24:	blx	r3
   28d28:	ldr	r7, [r4, #12]
   28d2c:	mov	r1, r7
   28d30:	bl	8e518 <fputs@plt+0x7d404>
   28d34:	cmp	r0, #0
   28d38:	ble	28d98 <fputs@plt+0x17c84>
   28d3c:	ldr	r9, [r4, #4]
   28d40:	mov	r1, #0
   28d44:	ldr	ip, [r4, #52]	; 0x34
   28d48:	add	r3, r6, r9
   28d4c:	mov	fp, r1
   28d50:	mov	sl, #1
   28d54:	mov	r2, r3
   28d58:	add	r1, r1, #1
   28d5c:	sub	r6, r3, r9
   28d60:	cmp	r0, r1
   28d64:	str	r6, [r2], #32
   28d68:	str	ip, [r3, #16]
   28d6c:	strb	sl, [r3, #13]
   28d70:	str	r2, [r3, #4]
   28d74:	strb	fp, [r3, #14]
   28d78:	mov	ip, r3
   28d7c:	add	r3, r3, r7
   28d80:	bne	28d54 <fputs@plt+0x17c40>
   28d84:	sub	r0, r0, #1
   28d88:	ldr	r3, [sp, #4]
   28d8c:	mla	r7, r7, r0, r9
   28d90:	add	r7, r3, r7
   28d94:	str	r7, [r4, #52]	; 0x34
   28d98:	ldr	r6, [r4, #52]	; 0x34
   28d9c:	cmp	r6, #0
   28da0:	ldrne	r7, [r4, #40]	; 0x28
   28da4:	bne	28a98 <fputs@plt+0x17984>
   28da8:	b	28bdc <fputs@plt+0x17ac8>
   28dac:	andeq	r5, r8, r8, asr lr
   28db0:	andeq	r5, r8, ip, lsr #28
   28db4:	andeq	r5, r8, r0, lsl #26
   28db8:			; <UNDEFINED> instruction: 0x00085cbc
   28dbc:	andeq	r5, r8, r0, ror #24
   28dc0:	andeq	r5, r8, ip, lsr ip
   28dc4:	ldrdeq	r5, [r8], -r8
   28dc8:	andeq	r5, r8, r4, lsr #23
   28dcc:			; <UNDEFINED> instruction: 0xfffffc00
   28dd0:	andeq	r5, r8, r0, ror #22
   28dd4:	andeq	r1, r8, r0, ror #8
   28dd8:	push	{r4, r5, r6, lr}
   28ddc:	mov	r5, r0
   28de0:	mov	r4, r1
   28de4:	mov	r0, r1
   28de8:	ldr	r1, [r5, #44]	; 0x2c
   28dec:	mov	r6, r2
   28df0:	bl	8e4f8 <fputs@plt+0x7d3e4>
   28df4:	ldr	r3, [r5, #48]	; 0x30
   28df8:	ldr	r0, [r3, r1, lsl #2]
   28dfc:	cmp	r0, #0
   28e00:	bne	28e14 <fputs@plt+0x17d00>
   28e04:	b	28e64 <fputs@plt+0x17d50>
   28e08:	ldr	r0, [r0, #16]
   28e0c:	cmp	r0, #0
   28e10:	beq	28e64 <fputs@plt+0x17d50>
   28e14:	ldr	r3, [r0, #8]
   28e18:	cmp	r4, r3
   28e1c:	bne	28e08 <fputs@plt+0x17cf4>
   28e20:	ldrb	r3, [r0, #12]
   28e24:	cmp	r3, #0
   28e28:	bne	28e80 <fputs@plt+0x17d6c>
   28e2c:	ldr	r2, [r0, #28]
   28e30:	ldr	ip, [r0, #24]
   28e34:	ldr	r1, [r0, #20]
   28e38:	str	ip, [r2, #24]
   28e3c:	ldr	lr, [r0, #24]
   28e40:	mov	ip, #1
   28e44:	str	r2, [lr, #28]
   28e48:	strb	ip, [r0, #12]
   28e4c:	ldr	r2, [r1, #36]	; 0x24
   28e50:	str	r3, [r0, #24]
   28e54:	sub	r2, r2, #1
   28e58:	str	r3, [r0, #28]
   28e5c:	str	r2, [r1, #36]	; 0x24
   28e60:	pop	{r4, r5, r6, pc}
   28e64:	cmp	r6, #0
   28e68:	beq	28e84 <fputs@plt+0x17d70>
   28e6c:	mov	r2, r6
   28e70:	mov	r1, r4
   28e74:	mov	r0, r5
   28e78:	pop	{r4, r5, r6, lr}
   28e7c:	b	28990 <fputs@plt+0x1787c>
   28e80:	pop	{r4, r5, r6, pc}
   28e84:	mov	r0, r6
   28e88:	pop	{r4, r5, r6, pc}
   28e8c:	push	{r4, r5, r6, r7, r8, lr}
   28e90:	mov	r6, r1
   28e94:	ldrb	r1, [r0, #262]	; 0x106
   28e98:	mov	r4, r0
   28e9c:	mov	r5, r2
   28ea0:	cmp	r1, #0
   28ea4:	mov	r7, r3
   28ea8:	bne	28f94 <fputs@plt+0x17e80>
   28eac:	bic	r5, r5, #7
   28eb0:	cmp	r5, #4
   28eb4:	ble	28f40 <fputs@plt+0x17e2c>
   28eb8:	cmp	r7, #0
   28ebc:	blt	28f4c <fputs@plt+0x17e38>
   28ec0:	beq	28f7c <fputs@plt+0x17e68>
   28ec4:	cmp	r6, #0
   28ec8:	movne	r8, r6
   28ecc:	beq	28fa0 <fputs@plt+0x17e8c>
   28ed0:	add	r3, r4, #260	; 0x104
   28ed4:	mov	lr, #0
   28ed8:	subs	r0, r7, #1
   28edc:	str	r8, [r4, #288]	; 0x120
   28ee0:	str	lr, [r4, #284]	; 0x11c
   28ee4:	strh	r5, [r3]
   28ee8:	bmi	29010 <fputs@plt+0x17efc>
   28eec:	mov	ip, r8
   28ef0:	mov	r1, ip
   28ef4:	sub	r0, r0, #1
   28ef8:	cmn	r0, #1
   28efc:	str	lr, [r1], r5
   28f00:	mov	lr, ip
   28f04:	mov	ip, r1
   28f08:	bne	28ef0 <fputs@plt+0x17ddc>
   28f0c:	mul	r7, r5, r7
   28f10:	sub	r5, r7, r5
   28f14:	add	r7, r8, r7
   28f18:	add	r5, r8, r5
   28f1c:	str	r5, [r4, #284]	; 0x11c
   28f20:	mov	r3, #0
   28f24:	clz	r6, r6
   28f28:	lsr	r6, r6, #5
   28f2c:	strb	r6, [r4, #262]	; 0x106
   28f30:	str	r7, [r4, #292]	; 0x124
   28f34:	str	r3, [r4, #256]	; 0x100
   28f38:	mov	r0, #0
   28f3c:	pop	{r4, r5, r6, r7, r8, pc}
   28f40:	cmp	r7, #0
   28f44:	movge	r5, #0
   28f48:	bge	28f80 <fputs@plt+0x17e6c>
   28f4c:	add	r3, r4, #260	; 0x104
   28f50:	mov	r2, #0
   28f54:	str	r2, [r4, #284]	; 0x11c
   28f58:	strh	r2, [r3]
   28f5c:	mov	r2, #1
   28f60:	mov	r3, #0
   28f64:	str	r4, [r4, #288]	; 0x120
   28f68:	str	r4, [r4, #292]	; 0x124
   28f6c:	str	r2, [r4, #256]	; 0x100
   28f70:	strb	r3, [r4, #262]	; 0x106
   28f74:	mov	r0, #0
   28f78:	pop	{r4, r5, r6, r7, r8, pc}
   28f7c:	mov	r5, r7
   28f80:	add	r3, r4, #260	; 0x104
   28f84:	mov	r2, #0
   28f88:	str	r2, [r4, #284]	; 0x11c
   28f8c:	strh	r5, [r3]
   28f90:	b	28f5c <fputs@plt+0x17e48>
   28f94:	ldr	r0, [r0, #288]	; 0x120
   28f98:	bl	1cd68 <fputs@plt+0xbc54>
   28f9c:	b	28eac <fputs@plt+0x17d98>
   28fa0:	ldr	r3, [pc, #112]	; 29018 <fputs@plt+0x17f04>
   28fa4:	add	r3, pc, r3
   28fa8:	ldr	r3, [r3, #328]	; 0x148
   28fac:	cmp	r3, #0
   28fb0:	beq	28fb8 <fputs@plt+0x17ea4>
   28fb4:	blx	r3
   28fb8:	mul	r0, r7, r5
   28fbc:	asr	r1, r0, #31
   28fc0:	bl	232d8 <fputs@plt+0x121c4>
   28fc4:	ldr	r3, [pc, #80]	; 2901c <fputs@plt+0x17f08>
   28fc8:	add	r3, pc, r3
   28fcc:	ldr	r3, [r3, #332]	; 0x14c
   28fd0:	cmp	r3, #0
   28fd4:	mov	r8, r0
   28fd8:	beq	28fe0 <fputs@plt+0x17ecc>
   28fdc:	blx	r3
   28fe0:	cmp	r8, #0
   28fe4:	uxtheq	r5, r5
   28fe8:	beq	28f80 <fputs@plt+0x17e6c>
   28fec:	ldr	r3, [pc, #44]	; 29020 <fputs@plt+0x17f0c>
   28ff0:	mov	r0, r8
   28ff4:	add	r3, pc, r3
   28ff8:	ldr	r3, [r3, #52]	; 0x34
   28ffc:	blx	r3
   29000:	mov	r1, r5
   29004:	bl	8e518 <fputs@plt+0x7d404>
   29008:	mov	r7, r0
   2900c:	b	28ed0 <fputs@plt+0x17dbc>
   29010:	mov	r7, r8
   29014:	b	28f20 <fputs@plt+0x17e0c>
   29018:	andeq	r5, r8, r4, lsr #17
   2901c:	andeq	r5, r8, r0, lsl #17
   29020:	andeq	r1, r8, r4, lsl #3
   29024:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29028:	subs	r7, r0, #0
   2902c:	beq	291b0 <fputs@plt+0x1809c>
   29030:	mov	r4, r2
   29034:	mov	r5, r3
   29038:	orrs	r3, r4, r5
   2903c:	beq	291c0 <fputs@plt+0x180ac>
   29040:	ldr	r2, [pc, #388]	; 291cc <fputs@plt+0x180b8>
   29044:	mov	r3, #0
   29048:	cmp	r5, r3
   2904c:	cmpeq	r4, r2
   29050:	bhi	29184 <fputs@plt+0x18070>
   29054:	ldr	r8, [pc, #372]	; 291d0 <fputs@plt+0x180bc>
   29058:	add	r8, pc, r8
   2905c:	ldr	r3, [r8, #52]	; 0x34
   29060:	blx	r3
   29064:	ldr	r3, [r8, #56]	; 0x38
   29068:	mov	r6, r0
   2906c:	mov	r0, r4
   29070:	blx	r3
   29074:	cmp	r0, r6
   29078:	mov	sl, r0
   2907c:	beq	291a4 <fputs@plt+0x18090>
   29080:	ldr	r3, [r8]
   29084:	cmp	r3, #0
   29088:	beq	29190 <fputs@plt+0x1807c>
   2908c:	ldr	r3, [pc, #320]	; 291d4 <fputs@plt+0x180c0>
   29090:	sub	ip, r0, r6
   29094:	add	r3, pc, r3
   29098:	ldr	r2, [r3, #308]	; 0x134
   2909c:	cmp	r4, r2
   290a0:	strhi	r4, [r3, #308]	; 0x134
   290a4:	ldr	r3, [pc, #300]	; 291d8 <fputs@plt+0x180c4>
   290a8:	add	r3, pc, r3
   290ac:	ldrd	r8, [r3, #224]	; 0xe0
   290b0:	ldr	r2, [r3, #248]	; 0xf8
   290b4:	mov	r3, #0
   290b8:	subs	r0, r8, ip
   290bc:	sbc	r1, r9, ip, asr #31
   290c0:	cmp	r2, r0
   290c4:	sbcs	r3, r3, r1
   290c8:	movlt	r3, #1
   290cc:	movge	r3, #0
   290d0:	cmp	r8, #1
   290d4:	sbcs	r2, r9, #0
   290d8:	orrlt	r3, r3, #1
   290dc:	cmp	r3, #0
   290e0:	bne	290ec <fputs@plt+0x17fd8>
   290e4:	mov	r0, ip
   290e8:	bl	232d0 <fputs@plt+0x121bc>
   290ec:	ldr	r9, [pc, #232]	; 291dc <fputs@plt+0x180c8>
   290f0:	mov	r1, sl
   290f4:	add	r9, pc, r9
   290f8:	mov	r0, r7
   290fc:	ldr	r3, [r9, #48]	; 0x30
   29100:	blx	r3
   29104:	subs	r8, r0, #0
   29108:	beq	2914c <fputs@plt+0x18038>
   2910c:	ldr	r3, [pc, #204]	; 291e0 <fputs@plt+0x180cc>
   29110:	mov	r0, r8
   29114:	add	r3, pc, r3
   29118:	ldr	r3, [r3, #52]	; 0x34
   2911c:	blx	r3
   29120:	ldr	r3, [pc, #188]	; 291e4 <fputs@plt+0x180d0>
   29124:	add	r3, pc, r3
   29128:	ldr	r1, [r3, #248]	; 0xf8
   2912c:	ldr	r2, [r3, #288]	; 0x120
   29130:	sub	r0, r0, r6
   29134:	add	r0, r0, r1
   29138:	cmp	r0, r2
   2913c:	str	r0, [r3, #248]	; 0xf8
   29140:	strhi	r0, [r3, #288]	; 0x120
   29144:	mov	r0, r8
   29148:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2914c:	ldr	r3, [pc, #148]	; 291e8 <fputs@plt+0x180d4>
   29150:	add	r3, pc, r3
   29154:	ldrd	r2, [r3, #224]	; 0xe0
   29158:	cmp	r2, #1
   2915c:	sbcs	r3, r3, #0
   29160:	blt	29184 <fputs@plt+0x18070>
   29164:	mov	r0, r4
   29168:	bl	232d0 <fputs@plt+0x121bc>
   2916c:	ldr	r3, [r9, #48]	; 0x30
   29170:	mov	r1, sl
   29174:	mov	r0, r7
   29178:	blx	r3
   2917c:	subs	r8, r0, #0
   29180:	bne	2910c <fputs@plt+0x17ff8>
   29184:	mov	r8, #0
   29188:	mov	r0, r8
   2918c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29190:	ldr	r3, [r8, #48]	; 0x30
   29194:	mov	r1, r0
   29198:	mov	r0, r7
   2919c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   291a0:	bx	r3
   291a4:	mov	r8, r7
   291a8:	mov	r0, r8
   291ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   291b0:	mov	r0, r2
   291b4:	mov	r1, r3
   291b8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   291bc:	b	232d8 <fputs@plt+0x121c4>
   291c0:	bl	1cd68 <fputs@plt+0xbc54>
   291c4:	mov	r8, #0
   291c8:	b	29144 <fputs@plt+0x18030>
   291cc:	svcvc	0x00fffeff
   291d0:	andeq	r1, r8, r0, lsr #2
   291d4:			; <UNDEFINED> instruction: 0x000857b4
   291d8:	andeq	r5, r8, r0, lsr #15
   291dc:	andeq	r1, r8, r4, lsl #1
   291e0:	andeq	r1, r8, r4, rrx
   291e4:	andeq	r5, r8, r4, lsr #14
   291e8:	strdeq	r5, [r8], -r8
   291ec:	add	r2, r1, r1, lsl #1
   291f0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   291f4:	mov	r5, r0
   291f8:	lsl	r2, r2, #4
   291fc:	ldr	r0, [r0, #100]	; 0x64
   29200:	mov	r3, #0
   29204:	mov	r9, r1
   29208:	ldr	r8, [r5, #104]	; 0x68
   2920c:	bl	29024 <fputs@plt+0x17f10>
   29210:	subs	r6, r0, #0
   29214:	beq	292fc <fputs@plt+0x181e8>
   29218:	sub	r2, r9, r8
   2921c:	add	r4, r8, r8, lsl #1
   29220:	add	r2, r2, r2, lsl #1
   29224:	add	r4, r6, r4, lsl #4
   29228:	lsl	r2, r2, #4
   2922c:	mov	r0, r4
   29230:	mov	r1, #0
   29234:	bl	10ee0 <memset@plt>
   29238:	cmp	r8, r9
   2923c:	str	r6, [r5, #100]	; 0x64
   29240:	movlt	sl, #0
   29244:	movlt	r6, #512	; 0x200
   29248:	movlt	r7, #0
   2924c:	blt	292bc <fputs@plt+0x181a8>
   29250:	b	29304 <fputs@plt+0x181f0>
   29254:	strd	r2, [r4]
   29258:	ldr	r3, [r5, #56]	; 0x38
   2925c:	mov	r0, r6
   29260:	mov	r1, r7
   29264:	str	r3, [r4, #24]
   29268:	bl	27078 <fputs@plt+0x15f64>
   2926c:	add	r8, r8, #1
   29270:	subs	r2, r0, #0
   29274:	beq	292f0 <fputs@plt+0x181dc>
   29278:	ldr	r3, [r5, #216]	; 0xd8
   2927c:	str	fp, [r2]
   29280:	cmp	r3, #0
   29284:	str	r2, [r4, #16]
   29288:	beq	292ac <fputs@plt+0x18198>
   2928c:	ldr	r2, [r3, #68]	; 0x44
   29290:	str	r2, [r4, #28]
   29294:	ldr	r2, [r3, #76]	; 0x4c
   29298:	str	r2, [r4, #32]
   2929c:	ldr	r2, [r3, #80]	; 0x50
   292a0:	str	r2, [r4, #36]	; 0x24
   292a4:	ldr	r3, [r3, #112]	; 0x70
   292a8:	str	r3, [r4, #40]	; 0x28
   292ac:	cmp	r9, r8
   292b0:	str	r8, [r5, #104]	; 0x68
   292b4:	add	r4, r4, #48	; 0x30
   292b8:	beq	29304 <fputs@plt+0x181f0>
   292bc:	ldr	r3, [r5, #68]	; 0x44
   292c0:	ldr	fp, [r5, #28]
   292c4:	ldr	r3, [r3]
   292c8:	str	fp, [r4, #20]
   292cc:	cmp	r3, #0
   292d0:	beq	292e4 <fputs@plt+0x181d0>
   292d4:	ldrd	r2, [r5, #80]	; 0x50
   292d8:	cmp	r2, #1
   292dc:	sbcs	r1, r3, #0
   292e0:	bge	29254 <fputs@plt+0x18140>
   292e4:	ldr	r3, [r5, #156]	; 0x9c
   292e8:	stm	r4, {r3, sl}
   292ec:	b	29258 <fputs@plt+0x18144>
   292f0:	mov	r0, #7
   292f4:	str	r2, [r4, #16]
   292f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   292fc:	mov	r0, #7
   29300:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29304:	mov	r0, #0
   29308:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2930c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29310:	sub	sp, sp, #28
   29314:	ldr	sl, [r0, #40]	; 0x28
   29318:	ldrd	r6, [r0]
   2931c:	str	r2, [sp, #12]
   29320:	asr	r9, sl, #31
   29324:	mov	r4, r0
   29328:	mov	r5, r1
   2932c:	mov	r0, r6
   29330:	mov	r1, r7
   29334:	mov	r2, sl
   29338:	mov	r3, r9
   2933c:	bl	8eb10 <fputs@plt+0x7d9fc>
   29340:	subs	fp, r2, #0
   29344:	bne	29388 <fputs@plt+0x18274>
   29348:	ldrd	r2, [r4, #8]
   2934c:	subs	r0, r2, r6
   29350:	sbc	r1, r3, r7
   29354:	cmp	sl, r0
   29358:	ldr	r0, [r4, #24]
   2935c:	sbcs	r1, r9, r1
   29360:	subge	sl, r2, r6
   29364:	ldr	r3, [r0]
   29368:	ldr	r1, [r4, #36]	; 0x24
   2936c:	mov	r2, sl
   29370:	strd	r6, [sp]
   29374:	ldr	r3, [r3, #8]
   29378:	blx	r3
   2937c:	cmp	r0, #0
   29380:	bne	294ac <fputs@plt+0x18398>
   29384:	ldr	sl, [r4, #40]	; 0x28
   29388:	sub	sl, sl, fp
   2938c:	cmp	sl, r5
   29390:	bge	29488 <fputs@plt+0x18374>
   29394:	ldr	r6, [r4, #16]
   29398:	cmp	r5, r6
   2939c:	ldrle	r0, [r4, #28]
   293a0:	ble	293e8 <fputs@plt+0x182d4>
   293a4:	lsl	r6, r6, #1
   293a8:	cmp	r6, #128	; 0x80
   293ac:	movlt	r6, #128	; 0x80
   293b0:	cmp	r5, r6
   293b4:	ble	293c4 <fputs@plt+0x182b0>
   293b8:	lsl	r6, r6, #1
   293bc:	cmp	r5, r6
   293c0:	bgt	293b8 <fputs@plt+0x182a4>
   293c4:	mov	r2, r6
   293c8:	asr	r3, r6, #31
   293cc:	ldr	r0, [r4, #28]
   293d0:	bl	29024 <fputs@plt+0x17f10>
   293d4:	cmp	r0, #0
   293d8:	moveq	r0, #7
   293dc:	beq	294ac <fputs@plt+0x18398>
   293e0:	str	r6, [r4, #16]
   293e4:	str	r0, [r4, #28]
   293e8:	ldr	r1, [r4, #36]	; 0x24
   293ec:	mov	r2, sl
   293f0:	add	r1, r1, fp
   293f4:	bl	10f7c <memcpy@plt>
   293f8:	ldrd	r2, [r4]
   293fc:	sub	r7, r5, sl
   29400:	add	r8, sp, #20
   29404:	adds	r2, r2, sl
   29408:	adc	r3, r3, sl, asr #31
   2940c:	strd	r2, [r4]
   29410:	b	29450 <fputs@plt+0x1833c>
   29414:	ldrd	r2, [r4]
   29418:	adds	r0, r2, r6
   2941c:	adc	r1, r3, r6, asr #31
   29420:	add	r2, ip, r2
   29424:	str	r2, [sp, #20]
   29428:	strd	r0, [r4]
   2942c:	ldr	r0, [r4, #28]
   29430:	sub	r3, r5, r7
   29434:	mov	r1, r2
   29438:	add	r0, r0, r3
   2943c:	sub	r7, r7, r6
   29440:	mov	r2, r6
   29444:	bl	10f7c <memcpy@plt>
   29448:	cmp	r7, #0
   2944c:	ble	294b4 <fputs@plt+0x183a0>
   29450:	ldr	r6, [r4, #40]	; 0x28
   29454:	ldr	ip, [r4, #44]	; 0x2c
   29458:	cmp	r7, r6
   2945c:	movlt	r6, r7
   29460:	cmp	ip, #0
   29464:	bne	29414 <fputs@plt+0x18300>
   29468:	mov	r2, r8
   2946c:	mov	r1, r6
   29470:	mov	r0, r4
   29474:	bl	2930c <fputs@plt+0x181f8>
   29478:	cmp	r0, #0
   2947c:	bne	294ac <fputs@plt+0x18398>
   29480:	ldr	r2, [sp, #20]
   29484:	b	2942c <fputs@plt+0x18318>
   29488:	ldrd	r2, [r4]
   2948c:	ldr	r1, [r4, #36]	; 0x24
   29490:	mov	r0, #0
   29494:	adds	r2, r2, r5
   29498:	add	fp, r1, fp
   2949c:	ldr	r1, [sp, #12]
   294a0:	adc	r3, r3, r5, asr #31
   294a4:	str	fp, [r1]
   294a8:	strd	r2, [r4]
   294ac:	add	sp, sp, #28
   294b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   294b4:	ldr	r2, [sp, #12]
   294b8:	ldr	r3, [r4, #28]
   294bc:	mov	r0, #0
   294c0:	str	r3, [r2]
   294c4:	add	sp, sp, #28
   294c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   294cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   294d0:	mov	r6, r0
   294d4:	ldr	r5, [r0, #44]	; 0x2c
   294d8:	sub	sp, sp, #28
   294dc:	cmp	r5, #0
   294e0:	beq	29518 <fputs@plt+0x18404>
   294e4:	ldr	r0, [r0]
   294e8:	add	r0, r5, r0
   294ec:	bl	17348 <fputs@plt+0x6234>
   294f0:	ldrd	r2, [r6]
   294f4:	mov	r1, #0
   294f8:	mov	r5, #0
   294fc:	uxtb	r0, r0
   29500:	adds	r2, r2, r0
   29504:	adc	r3, r3, r1
   29508:	strd	r2, [r6]
   2950c:	mov	r0, r5
   29510:	add	sp, sp, #28
   29514:	pop	{r4, r5, r6, r7, r8, r9, pc}
   29518:	ldr	r8, [r0, #40]	; 0x28
   2951c:	mov	r7, r1
   29520:	mov	r2, r8
   29524:	ldrd	r0, [r0]
   29528:	asr	r3, r8, #31
   2952c:	bl	8eb10 <fputs@plt+0x7d9fc>
   29530:	cmp	r2, #0
   29534:	mov	r4, r2
   29538:	beq	2954c <fputs@plt+0x18438>
   2953c:	sub	r8, r8, r2
   29540:	cmp	r8, #8
   29544:	bgt	295dc <fputs@plt+0x184c8>
   29548:	mov	r4, r5
   2954c:	add	r9, sp, #4
   29550:	mov	r8, #1
   29554:	b	29598 <fputs@plt+0x18484>
   29558:	ldrd	r2, [r6]
   2955c:	adds	r0, r2, #1
   29560:	adc	r1, r3, #0
   29564:	add	r2, r5, r2
   29568:	str	r2, [sp, #4]
   2956c:	strd	r0, [r6]
   29570:	and	r3, r4, #15
   29574:	add	r1, sp, #24
   29578:	add	r3, r1, r3
   2957c:	ldrb	r1, [r2]
   29580:	add	r4, r4, #1
   29584:	strb	r1, [r3, #-16]
   29588:	ldrsb	r3, [r2]
   2958c:	cmp	r3, #0
   29590:	bge	295c0 <fputs@plt+0x184ac>
   29594:	ldr	r5, [r6, #44]	; 0x2c
   29598:	cmp	r5, #0
   2959c:	bne	29558 <fputs@plt+0x18444>
   295a0:	mov	r2, r9
   295a4:	mov	r1, r8
   295a8:	mov	r0, r6
   295ac:	bl	2930c <fputs@plt+0x181f8>
   295b0:	subs	r5, r0, #0
   295b4:	bne	2950c <fputs@plt+0x183f8>
   295b8:	ldr	r2, [sp, #4]
   295bc:	b	29570 <fputs@plt+0x1845c>
   295c0:	mov	r1, r7
   295c4:	add	r0, sp, #8
   295c8:	bl	17348 <fputs@plt+0x6234>
   295cc:	mov	r5, #0
   295d0:	mov	r0, r5
   295d4:	add	sp, sp, #28
   295d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   295dc:	ldr	r0, [r6, #36]	; 0x24
   295e0:	mov	r1, r7
   295e4:	add	r0, r0, r2
   295e8:	bl	17348 <fputs@plt+0x6234>
   295ec:	ldrd	r8, [r6]
   295f0:	mov	r1, #0
   295f4:	uxtb	r0, r0
   295f8:	adds	r8, r8, r0
   295fc:	adc	r9, r9, r1
   29600:	strd	r8, [r6]
   29604:	b	2950c <fputs@plt+0x183f8>
   29608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2960c:	mov	r3, r0
   29610:	sub	sp, sp, #92	; 0x5c
   29614:	ldrd	r2, [r3, #8]
   29618:	str	r0, [sp, #28]
   2961c:	ldrd	r0, [r0]
   29620:	mov	r4, #0
   29624:	mov	r5, #0
   29628:	cmp	r0, r2
   2962c:	sbcs	r3, r1, r3
   29630:	strd	r4, [sp, #40]	; 0x28
   29634:	bge	29688 <fputs@plt+0x18574>
   29638:	add	r1, sp, #40	; 0x28
   2963c:	ldr	r0, [sp, #28]
   29640:	bl	294cc <fputs@plt+0x183b8>
   29644:	subs	r4, r0, #0
   29648:	bne	2967c <fputs@plt+0x18568>
   2964c:	ldr	r2, [sp, #28]
   29650:	ldr	r1, [sp, #40]	; 0x28
   29654:	ldr	r3, [r2, #44]	; 0x2c
   29658:	str	r1, [r2, #20]
   2965c:	cmp	r3, #0
   29660:	beq	29910 <fputs@plt+0x187fc>
   29664:	ldrd	r8, [r2]
   29668:	adds	r6, r8, r1
   2966c:	adc	r7, r9, r1, asr #31
   29670:	add	r3, r3, r8
   29674:	str	r3, [r2, #32]
   29678:	strd	r6, [r2]
   2967c:	mov	r0, r4
   29680:	add	sp, sp, #92	; 0x5c
   29684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29688:	ldr	r3, [sp, #28]
   2968c:	ldr	sl, [r3, #48]	; 0x30
   29690:	cmp	sl, #0
   29694:	beq	29844 <fputs@plt+0x18730>
   29698:	ldr	r3, [sl]
   2969c:	ldrd	r4, [sl, #8]
   296a0:	add	r2, sp, #48	; 0x30
   296a4:	ldr	r3, [r3, #8]
   296a8:	str	r2, [sp, #20]
   296ac:	mov	r0, r2
   296b0:	ldr	r7, [r3, #12]
   296b4:	mov	r2, #40	; 0x28
   296b8:	mov	r1, #0
   296bc:	strd	r4, [sp, #8]
   296c0:	asr	r5, r7, #31
   296c4:	ldr	fp, [sl, #4]
   296c8:	ldr	r6, [sl, #48]	; 0x30
   296cc:	bl	10ee0 <memset@plt>
   296d0:	mov	r0, r7
   296d4:	mov	r1, r5
   296d8:	bl	232d8 <fputs@plt+0x121c4>
   296dc:	cmp	r0, #0
   296e0:	str	r0, [sp, #52]	; 0x34
   296e4:	beq	29928 <fputs@plt+0x18814>
   296e8:	mov	r3, r5
   296ec:	ldrd	r4, [sp, #8]
   296f0:	mov	r2, r7
   296f4:	mov	r0, r4
   296f8:	mov	r1, r5
   296fc:	bl	8eb10 <fputs@plt+0x7d9fc>
   29700:	str	r7, [sp, #56]	; 0x38
   29704:	str	r6, [sp, #80]	; 0x50
   29708:	subs	r0, r4, r2
   2970c:	sbc	r1, r5, r3
   29710:	str	r2, [sp, #60]	; 0x3c
   29714:	str	r2, [sp, #64]	; 0x40
   29718:	strd	r0, [sp, #72]	; 0x48
   2971c:	add	r3, sp, #36	; 0x24
   29720:	str	r3, [sp, #24]
   29724:	ldr	r3, [fp, #8]
   29728:	ldr	r4, [fp, #12]
   2972c:	adds	r0, r0, r2
   29730:	ldr	r3, [r3, #4]
   29734:	adc	r1, r1, r2, asr #31
   29738:	rsb	r3, r3, r3, lsl #3
   2973c:	add	r4, r4, r3, lsl #3
   29740:	ldr	r3, [r4, #24]
   29744:	ldr	r5, [r4, #20]
   29748:	cmp	r3, #0
   2974c:	beq	29868 <fputs@plt+0x18754>
   29750:	asr	r7, r5, #31
   29754:	lsr	r8, r5, #7
   29758:	adds	r2, r5, r0
   2975c:	orr	r8, r8, r7, lsl #25
   29760:	lsr	r9, r7, #7
   29764:	adc	r3, r7, r1
   29768:	orrs	r1, r8, r9
   2976c:	mov	r6, r5
   29770:	beq	2985c <fputs@plt+0x18748>
   29774:	mov	r0, #1
   29778:	lsr	r1, r8, #7
   2977c:	orr	r1, r1, r9, lsl #25
   29780:	lsr	ip, r9, #7
   29784:	mov	r8, r1
   29788:	mov	r9, ip
   2978c:	orrs	r1, r8, r9
   29790:	add	r0, r0, #1
   29794:	bne	29778 <fputs@plt+0x18664>
   29798:	asr	r1, r0, #31
   2979c:	adds	r0, r0, r2
   297a0:	adc	r1, r1, r3
   297a4:	ldrd	r2, [sp, #8]
   297a8:	ldr	ip, [sl, #16]
   297ac:	adds	r2, r2, ip
   297b0:	adc	r3, r3, ip, asr #31
   297b4:	cmp	r2, r0
   297b8:	sbcs	r3, r3, r1
   297bc:	blt	29868 <fputs@plt+0x18754>
   297c0:	mov	r2, r6
   297c4:	ldr	r6, [sp, #20]
   297c8:	mov	r3, r7
   297cc:	mov	r0, r6
   297d0:	bl	1d860 <fputs@plt+0xc74c>
   297d4:	mov	r2, r5
   297d8:	ldr	r1, [r4, #32]
   297dc:	mov	r0, r6
   297e0:	bl	1bc20 <fputs@plt+0xab0c>
   297e4:	ldr	r1, [sp, #24]
   297e8:	ldr	r0, [sl, #4]
   297ec:	bl	29944 <fputs@plt+0x18830>
   297f0:	cmp	r0, #0
   297f4:	ldrdeq	r0, [sp, #72]	; 0x48
   297f8:	ldreq	r2, [sp, #64]	; 0x40
   297fc:	beq	29724 <fputs@plt+0x18610>
   29800:	add	r5, sl, #48	; 0x30
   29804:	add	r1, sl, #56	; 0x38
   29808:	mov	r4, r0
   2980c:	ldr	r0, [sp, #20]
   29810:	bl	1d04c <fputs@plt+0xbf38>
   29814:	ldm	r5, {r0, r1, r2, r3}
   29818:	add	ip, sl, #32
   2981c:	ldrd	r6, [sl, #8]
   29820:	stm	ip, {r0, r1, r2, r3}
   29824:	ldrd	r2, [sl, #40]	; 0x28
   29828:	cmp	r7, r3
   2982c:	cmpeq	r6, r2
   29830:	bne	29848 <fputs@plt+0x18734>
   29834:	mov	r3, #1
   29838:	cmp	r4, #0
   2983c:	str	r3, [sl, #20]
   29840:	bne	29848 <fputs@plt+0x18734>
   29844:	mov	r4, #0
   29848:	ldr	r0, [sp, #28]
   2984c:	bl	1cf84 <fputs@plt+0xbe70>
   29850:	mov	r0, r4
   29854:	add	sp, sp, #92	; 0x5c
   29858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2985c:	mov	r0, #1
   29860:	mov	r1, #0
   29864:	b	2979c <fputs@plt+0x18688>
   29868:	add	r1, sl, #56	; 0x38
   2986c:	ldr	r0, [sp, #20]
   29870:	bl	1d04c <fputs@plt+0xbf38>
   29874:	add	r5, sl, #48	; 0x30
   29878:	ldrd	r6, [sl, #8]
   2987c:	mov	r4, r0
   29880:	ldm	r5, {r0, r1, r2, r3}
   29884:	add	r5, sl, #32
   29888:	stm	r5, {r0, r1, r2, r3}
   2988c:	ldrd	r2, [sl, #40]	; 0x28
   29890:	cmp	r3, r7
   29894:	cmpeq	r2, r6
   29898:	beq	29834 <fputs@plt+0x18720>
   2989c:	cmp	r4, #0
   298a0:	bne	29848 <fputs@plt+0x18734>
   298a4:	ldr	r3, [sl, #20]
   298a8:	cmp	r3, #0
   298ac:	bne	29844 <fputs@plt+0x18730>
   298b0:	ldr	r2, [pc, #132]	; 2993c <fputs@plt+0x18828>
   298b4:	mov	r3, sl
   298b8:	add	r2, pc, r2
   298bc:	ldr	r4, [r3], #40	; 0x28
   298c0:	ldr	r2, [r2, #264]	; 0x108
   298c4:	cmp	r2, #0
   298c8:	beq	298e8 <fputs@plt+0x187d4>
   298cc:	mov	r0, #201	; 0xc9
   298d0:	str	r3, [sp, #8]
   298d4:	blx	r2
   298d8:	ldr	r3, [sp, #8]
   298dc:	cmp	r0, #0
   298e0:	ldrne	r4, [pc, #88]	; 29940 <fputs@plt+0x1882c>
   298e4:	bne	2967c <fputs@plt+0x18568>
   298e8:	mov	r0, r4
   298ec:	strd	r6, [sp]
   298f0:	mov	r2, r5
   298f4:	ldr	r1, [sp, #28]
   298f8:	bl	28720 <fputs@plt+0x1760c>
   298fc:	subs	r4, r0, #0
   29900:	beq	29638 <fputs@plt+0x18524>
   29904:	mov	r0, r4
   29908:	add	sp, sp, #92	; 0x5c
   2990c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29910:	ldr	r3, [sp, #28]
   29914:	add	r2, r3, #32
   29918:	mov	r0, r3
   2991c:	bl	2930c <fputs@plt+0x181f8>
   29920:	mov	r4, r0
   29924:	b	2967c <fputs@plt+0x18568>
   29928:	mov	r3, #7
   2992c:	str	r3, [sp, #48]	; 0x30
   29930:	ldrd	r0, [sp, #72]	; 0x48
   29934:	ldr	r2, [sp, #64]	; 0x40
   29938:	b	2971c <fputs@plt+0x18608>
   2993c:	andeq	r0, r8, r0, asr #17
   29940:	andeq	r0, r0, sl, lsl #2
   29944:	ldr	r2, [r0, #8]
   29948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2994c:	mov	r7, r0
   29950:	ldr	r4, [r2, #4]
   29954:	ldr	r3, [r0, #12]
   29958:	ldr	r9, [r0, #4]
   2995c:	rsb	r0, r4, r4, lsl #3
   29960:	sub	sp, sp, #28
   29964:	add	r0, r3, r0, lsl #3
   29968:	str	r1, [sp, #12]
   2996c:	bl	29608 <fputs@plt+0x184f4>
   29970:	cmp	r0, #0
   29974:	bne	29ac4 <fputs@plt+0x189b0>
   29978:	ldr	r6, [r7]
   2997c:	ldr	r5, [pc, #328]	; 29acc <fputs@plt+0x189b8>
   29980:	add	r6, r4, r6
   29984:	and	r5, r5, r4
   29988:	add	r6, r6, r6, lsr #31
   2998c:	orr	r4, r4, #1
   29990:	asr	r6, r6, #1
   29994:	ldr	r2, [r7, #12]
   29998:	rsb	r5, r5, r5, lsl #3
   2999c:	rsb	r4, r4, r4, lsl #3
   299a0:	cmp	r6, #0
   299a4:	str	r0, [sp, #20]
   299a8:	add	r5, r2, r5, lsl #3
   299ac:	add	r4, r2, r4, lsl #3
   299b0:	ldrle	r1, [r7, #8]
   299b4:	ble	29a9c <fputs@plt+0x18988>
   299b8:	ldr	sl, [pc, #272]	; 29ad0 <fputs@plt+0x189bc>
   299bc:	mov	r8, r0
   299c0:	add	fp, sp, #20
   299c4:	b	299fc <fputs@plt+0x188e8>
   299c8:	ldr	r2, [r7, #12]
   299cc:	sub	r3, r5, r2
   299d0:	ldr	r1, [r7, #8]
   299d4:	asr	r3, r3, #3
   299d8:	eor	r0, r6, #1
   299dc:	mul	r3, sl, r3
   299e0:	str	r3, [r1, r6, lsl #2]
   299e4:	ldr	r4, [r1, r0, lsl #2]
   299e8:	asrs	r6, r6, #1
   299ec:	str	r8, [sp, #20]
   299f0:	rsb	r4, r4, r4, lsl #3
   299f4:	add	r4, r2, r4, lsl #3
   299f8:	beq	29a9c <fputs@plt+0x18988>
   299fc:	ldr	r3, [r5, #24]
   29a00:	cmp	r3, #0
   29a04:	beq	29a70 <fputs@plt+0x1895c>
   29a08:	ldr	r3, [r4, #24]
   29a0c:	cmp	r3, #0
   29a10:	beq	299cc <fputs@plt+0x188b8>
   29a14:	ldr	r1, [r4, #20]
   29a18:	ldr	r3, [r5, #20]
   29a1c:	ldr	r2, [r5, #32]
   29a20:	str	r1, [sp, #4]
   29a24:	ldr	r1, [r4, #32]
   29a28:	mov	r0, r9
   29a2c:	str	r1, [sp]
   29a30:	mov	r1, fp
   29a34:	ldr	ip, [r9, #32]
   29a38:	blx	ip
   29a3c:	cmp	r0, #0
   29a40:	blt	299c8 <fputs@plt+0x188b4>
   29a44:	moveq	r3, #1
   29a48:	movne	r3, #0
   29a4c:	cmp	r4, r5
   29a50:	movls	r3, #0
   29a54:	andhi	r3, r3, #1
   29a58:	cmp	r3, #0
   29a5c:	bne	299c8 <fputs@plt+0x188b4>
   29a60:	ldr	r2, [r5, #24]
   29a64:	cmp	r2, #0
   29a68:	ldr	r2, [r7, #12]
   29a6c:	strne	r3, [sp, #20]
   29a70:	sub	r3, r4, r2
   29a74:	ldr	r1, [r7, #8]
   29a78:	asr	r3, r3, #3
   29a7c:	eor	r0, r6, #1
   29a80:	mul	r3, sl, r3
   29a84:	str	r3, [r1, r6, lsl #2]
   29a88:	ldr	r5, [r1, r0, lsl #2]
   29a8c:	asrs	r6, r6, #1
   29a90:	rsb	r5, r5, r5, lsl #3
   29a94:	add	r5, r2, r5, lsl #3
   29a98:	bne	299fc <fputs@plt+0x188e8>
   29a9c:	ldr	r3, [r1, #4]
   29aa0:	ldr	r1, [r9, #12]
   29aa4:	rsb	r3, r3, r3, lsl #3
   29aa8:	add	r2, r2, r3, lsl #3
   29aac:	ldr	r3, [r2, #24]
   29ab0:	ldr	r2, [sp, #12]
   29ab4:	clz	r3, r3
   29ab8:	lsr	r3, r3, #5
   29abc:	str	r3, [r2]
   29ac0:	ldrb	r0, [r1, #11]
   29ac4:	add	sp, sp, #28
   29ac8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29acc:	strdeq	pc, [r0], -lr
   29ad0:			; <UNDEFINED> instruction: 0xb6db6db7
   29ad4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29ad8:	sub	sp, sp, #60	; 0x3c
   29adc:	mov	r6, r3
   29ae0:	str	r2, [sp, #40]	; 0x28
   29ae4:	str	r3, [sp, #44]	; 0x2c
   29ae8:	ldrd	r2, [r2]
   29aec:	str	r0, [sp, #8]
   29af0:	mov	r5, r0
   29af4:	mov	r0, r1
   29af8:	strd	r2, [sp, #24]
   29afc:	mov	r4, r1
   29b00:	str	r1, [sp, #20]
   29b04:	bl	274dc <fputs@plt+0x163c8>
   29b08:	ldrd	r2, [sp, #24]
   29b0c:	subs	r8, r0, #0
   29b10:	str	r0, [r6]
   29b14:	beq	29c60 <fputs@plt+0x18b4c>
   29b18:	cmp	r4, #0
   29b1c:	ble	29c68 <fputs@plt+0x18b54>
   29b20:	ldr	r9, [pc, #356]	; 29c8c <fputs@plt+0x18b78>
   29b24:	add	r1, r5, #48	; 0x30
   29b28:	add	r9, pc, r9
   29b2c:	mov	r4, #0
   29b30:	mov	sl, r2
   29b34:	mov	fp, r3
   29b38:	add	r0, r5, #40	; 0x28
   29b3c:	str	r1, [sp, #24]
   29b40:	add	r1, sp, #48	; 0x30
   29b44:	str	r0, [sp, #32]
   29b48:	str	r1, [sp, #36]	; 0x24
   29b4c:	rsb	r7, r4, r4, lsl #3
   29b50:	ldr	r1, [r9, #264]	; 0x108
   29b54:	ldr	r6, [r8, #12]
   29b58:	lsl	r7, r7, #3
   29b5c:	cmp	r1, #0
   29b60:	mov	r0, #201	; 0xc9
   29b64:	add	r5, r6, r7
   29b68:	beq	29bb0 <fputs@plt+0x18a9c>
   29b6c:	blx	r1
   29b70:	cmp	r0, #0
   29b74:	beq	29bb0 <fputs@plt+0x18a9c>
   29b78:	ldrd	r2, [r5, #8]
   29b7c:	ldr	r6, [pc, #268]	; 29c90 <fputs@plt+0x18b7c>
   29b80:	mov	r0, r8
   29b84:	strd	r2, [sp, #8]
   29b88:	bl	1d000 <fputs@plt+0xbeec>
   29b8c:	ldr	r3, [sp, #44]	; 0x2c
   29b90:	mov	r1, #0
   29b94:	str	r1, [r3]
   29b98:	ldrd	r2, [sp, #8]
   29b9c:	ldr	r1, [sp, #40]	; 0x28
   29ba0:	mov	r0, r6
   29ba4:	strd	r2, [r1]
   29ba8:	add	sp, sp, #60	; 0x3c
   29bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29bb0:	mov	r2, sl
   29bb4:	mov	r3, fp
   29bb8:	mov	r1, r5
   29bbc:	strd	r2, [sp]
   29bc0:	ldr	r0, [sp, #8]
   29bc4:	ldr	r3, [sp, #24]
   29bc8:	ldr	r2, [sp, #32]
   29bcc:	bl	28720 <fputs@plt+0x1760c>
   29bd0:	add	r4, r4, #1
   29bd4:	ldr	r1, [sp, #36]	; 0x24
   29bd8:	subs	ip, r0, #0
   29bdc:	mov	r0, r5
   29be0:	bne	29c70 <fputs@plt+0x18b5c>
   29be4:	mov	r2, #0
   29be8:	mov	r3, #0
   29bec:	add	r6, r6, r7
   29bf0:	strd	r2, [sp, #48]	; 0x30
   29bf4:	bl	294cc <fputs@plt+0x183b8>
   29bf8:	ldrd	r2, [sp, #48]	; 0x30
   29bfc:	ldrd	r6, [r6]
   29c00:	adds	sl, r2, r6
   29c04:	adc	fp, r3, r7
   29c08:	mov	r2, sl
   29c0c:	mov	r3, fp
   29c10:	strd	r2, [r5, #8]
   29c14:	subs	ip, r0, #0
   29c18:	mov	r0, r5
   29c1c:	bne	29c7c <fputs@plt+0x18b68>
   29c20:	bl	29608 <fputs@plt+0x184f4>
   29c24:	ldr	r1, [sp, #20]
   29c28:	ldrd	r2, [r5, #8]
   29c2c:	cmp	r1, r4
   29c30:	movle	r1, #0
   29c34:	movgt	r1, #1
   29c38:	mov	sl, r2
   29c3c:	mov	fp, r3
   29c40:	cmp	r0, #0
   29c44:	movne	r1, #0
   29c48:	cmp	r1, #0
   29c4c:	bne	29b4c <fputs@plt+0x18a38>
   29c50:	cmp	r0, #0
   29c54:	mov	r6, r0
   29c58:	beq	29b9c <fputs@plt+0x18a88>
   29c5c:	b	29b80 <fputs@plt+0x18a6c>
   29c60:	mov	r6, #7
   29c64:	b	29b80 <fputs@plt+0x18a6c>
   29c68:	mov	r6, #0
   29c6c:	b	29b9c <fputs@plt+0x18a88>
   29c70:	mov	r6, ip
   29c74:	ldrd	r2, [r5, #8]
   29c78:	b	29b80 <fputs@plt+0x18a6c>
   29c7c:	mov	r2, sl
   29c80:	mov	r3, fp
   29c84:	mov	r6, ip
   29c88:	b	29b80 <fputs@plt+0x18a6c>
   29c8c:	andeq	r0, r8, r0, asr r6
   29c90:	andeq	r0, r0, sl, lsl #2
   29c94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29c98:	sub	sp, sp, #36	; 0x24
   29c9c:	ldr	sl, [r1]
   29ca0:	mov	r6, r1
   29ca4:	cmp	sl, #0
   29ca8:	str	r0, [sp, #16]
   29cac:	str	r0, [r1, #4]
   29cb0:	ble	29d4c <fputs@plt+0x18c38>
   29cb4:	mov	fp, #0
   29cb8:	str	fp, [sp, #12]
   29cbc:	ldr	r5, [r6, #12]
   29cc0:	add	r5, r5, fp
   29cc4:	ldr	r4, [r5, #48]	; 0x30
   29cc8:	cmp	r4, #0
   29ccc:	beq	29d30 <fputs@plt+0x18c1c>
   29cd0:	ldr	r7, [r4]
   29cd4:	ldr	r1, [r4, #4]
   29cd8:	mov	r0, r7
   29cdc:	ldr	r3, [r7, #8]
   29ce0:	ldr	r8, [r3, #24]
   29ce4:	bl	29c94 <fputs@plt+0x18b80>
   29ce8:	cmp	r0, #0
   29cec:	beq	29cf8 <fputs@plt+0x18be4>
   29cf0:	add	sp, sp, #36	; 0x24
   29cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29cf8:	ldr	r0, [r7, #56]	; 0x38
   29cfc:	ldr	r1, [r4, #16]
   29d00:	cmp	r0, #0
   29d04:	beq	29e28 <fputs@plt+0x18d14>
   29d08:	ldrd	r2, [r7, #64]	; 0x40
   29d0c:	adds	r8, r2, r1
   29d10:	adc	r9, r3, r1, asr #31
   29d14:	str	r0, [r4, #48]	; 0x30
   29d18:	strd	r2, [r4, #8]
   29d1c:	mov	r0, r5
   29d20:	strd	r8, [r7, #64]	; 0x40
   29d24:	bl	29608 <fputs@plt+0x184f4>
   29d28:	cmp	r0, #0
   29d2c:	bne	29cf0 <fputs@plt+0x18bdc>
   29d30:	ldr	r3, [sp, #12]
   29d34:	add	fp, fp, #56	; 0x38
   29d38:	add	r3, r3, #1
   29d3c:	cmp	sl, r3
   29d40:	str	r3, [sp, #12]
   29d44:	bne	29cbc <fputs@plt+0x18ba8>
   29d48:	ldr	sl, [r6]
   29d4c:	sub	r7, sl, #1
   29d50:	cmp	r7, #0
   29d54:	ble	29e14 <fputs@plt+0x18d00>
   29d58:	add	r3, sp, #28
   29d5c:	lsl	r8, r7, #2
   29d60:	lsl	r9, r7, #3
   29d64:	mov	r4, r3
   29d68:	b	29d70 <fputs@plt+0x18c5c>
   29d6c:	ldr	sl, [r6]
   29d70:	add	sl, sl, sl, lsr #31
   29d74:	mov	r1, r4
   29d78:	asr	r3, sl, #1
   29d7c:	cmp	r3, r7
   29d80:	sub	r5, r7, r3
   29d84:	ldrgt	r3, [r6, #8]
   29d88:	lsl	r5, r5, #1
   29d8c:	addle	sl, r5, #1
   29d90:	ldrgt	r5, [r3, r9]!
   29d94:	ldrgt	sl, [r3, #4]
   29d98:	rsb	r2, r5, r5, lsl #3
   29d9c:	ldr	r3, [r6, #12]
   29da0:	rsb	ip, sl, sl, lsl #3
   29da4:	add	r2, r3, r2, lsl #3
   29da8:	add	ip, r3, ip, lsl #3
   29dac:	ldr	r3, [r2, #24]
   29db0:	cmp	r3, #0
   29db4:	beq	29dfc <fputs@plt+0x18ce8>
   29db8:	ldr	r3, [ip, #24]
   29dbc:	cmp	r3, #0
   29dc0:	moveq	sl, r5
   29dc4:	beq	29dfc <fputs@plt+0x18ce8>
   29dc8:	ldr	lr, [ip, #20]
   29dcc:	ldr	r0, [r6, #4]
   29dd0:	ldr	r3, [r2, #20]
   29dd4:	ldr	r2, [r2, #32]
   29dd8:	str	lr, [sp, #4]
   29ddc:	ldr	ip, [ip, #32]
   29de0:	mov	lr, #0
   29de4:	str	ip, [sp]
   29de8:	str	lr, [sp, #28]
   29dec:	ldr	fp, [r0, #32]
   29df0:	blx	fp
   29df4:	cmp	r0, #0
   29df8:	movle	sl, r5
   29dfc:	ldr	r3, [r6, #8]
   29e00:	subs	r7, r7, #1
   29e04:	sub	r9, r9, #8
   29e08:	str	sl, [r3, r8]
   29e0c:	sub	r8, r8, #4
   29e10:	bne	29d6c <fputs@plt+0x18c58>
   29e14:	ldr	r3, [sp, #16]
   29e18:	ldr	r3, [r3, #12]
   29e1c:	ldrb	r0, [r3, #11]
   29e20:	add	sp, sp, #36	; 0x24
   29e24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29e28:	add	ip, r7, #56	; 0x38
   29e2c:	ldrd	r2, [r7, #64]	; 0x40
   29e30:	mov	r0, r8
   29e34:	str	ip, [sp]
   29e38:	str	r1, [sp, #20]
   29e3c:	bl	27284 <fputs@plt+0x16170>
   29e40:	mov	r2, #0
   29e44:	mov	r3, r2
   29e48:	str	r2, [r7, #64]	; 0x40
   29e4c:	str	r2, [r7, #68]	; 0x44
   29e50:	cmp	r0, #0
   29e54:	bne	29cf0 <fputs@plt+0x18bdc>
   29e58:	ldr	r0, [r7, #56]	; 0x38
   29e5c:	ldr	r1, [sp, #20]
   29e60:	b	29d0c <fputs@plt+0x18bf8>
   29e64:	mov	r0, #0
   29e68:	bx	lr
   29e6c:	cmp	r0, #0
   29e70:	beq	29e90 <fputs@plt+0x18d7c>
   29e74:	ldr	r3, [pc, #32]	; 29e9c <fputs@plt+0x18d88>
   29e78:	push	{r4, lr}
   29e7c:	add	r3, pc, r3
   29e80:	ldr	r3, [r3, #52]	; 0x34
   29e84:	blx	r3
   29e88:	asr	r1, r0, #31
   29e8c:	pop	{r4, pc}
   29e90:	mov	r0, #0
   29e94:	mov	r1, #0
   29e98:	bx	lr
   29e9c:	strdeq	r0, [r8], -ip
   29ea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29ea4:	sub	sp, sp, #12
   29ea8:	mov	r5, r0
   29eac:	mov	r7, r2
   29eb0:	mov	r8, r3
   29eb4:	ldr	r0, [sp, #48]	; 0x30
   29eb8:	cmp	r1, #10
   29ebc:	addls	pc, pc, r1, lsl #2
   29ec0:	b	2a290 <fputs@plt+0x1917c>
   29ec4:	b	2a230 <fputs@plt+0x1911c>
   29ec8:	b	29f60 <fputs@plt+0x18e4c>
   29ecc:	b	2a0c0 <fputs@plt+0x18fac>
   29ed0:	b	2a030 <fputs@plt+0x18f1c>
   29ed4:	b	2a090 <fputs@plt+0x18f7c>
   29ed8:	b	2a090 <fputs@plt+0x18f7c>
   29edc:	b	2a090 <fputs@plt+0x18f7c>
   29ee0:	b	29ef0 <fputs@plt+0x18ddc>
   29ee4:	b	29ef0 <fputs@plt+0x18ddc>
   29ee8:	b	29ef0 <fputs@plt+0x18ddc>
   29eec:	b	2a208 <fputs@plt+0x190f4>
   29ef0:	ldr	r4, [r5, #20]
   29ef4:	cmp	r4, #0
   29ef8:	movle	ip, #0
   29efc:	ble	29f48 <fputs@plt+0x18e34>
   29f00:	ldr	r3, [r5, #16]
   29f04:	mov	ip, #0
   29f08:	add	r4, r3, r4, lsl #4
   29f0c:	lsl	r1, r1, #2
   29f10:	mov	r5, ip
   29f14:	ldr	r2, [r3, #4]
   29f18:	add	r3, r3, #16
   29f1c:	cmp	r2, #0
   29f20:	beq	29f40 <fputs@plt+0x18e2c>
   29f24:	ldr	r2, [r2, #4]
   29f28:	cmp	r0, #0
   29f2c:	ldr	r2, [r2]
   29f30:	add	r2, r2, r1
   29f34:	ldr	lr, [r2, #164]	; 0xa4
   29f38:	strne	r5, [r2, #164]	; 0xa4
   29f3c:	add	ip, ip, lr
   29f40:	cmp	r4, r3
   29f44:	bne	29f14 <fputs@plt+0x18e00>
   29f48:	mov	r1, #0
   29f4c:	str	r1, [r8]
   29f50:	mov	r0, r1
   29f54:	str	ip, [r7]
   29f58:	add	sp, sp, #12
   29f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29f60:	ldr	r3, [r5, #20]
   29f64:	cmp	r3, #0
   29f68:	movle	r9, #0
   29f6c:	ble	2a018 <fputs@plt+0x18f04>
   29f70:	ldr	r2, [r5, #16]
   29f74:	mov	r1, r2
   29f78:	add	lr, r2, r3, lsl #4
   29f7c:	ldr	r0, [r1, #4]
   29f80:	add	r1, r1, #16
   29f84:	cmp	r0, #0
   29f88:	ldmne	r0, {r0, ip}
   29f8c:	strne	r0, [ip, #4]
   29f90:	cmp	r1, lr
   29f94:	bne	29f7c <fputs@plt+0x18e68>
   29f98:	ldr	sl, [pc, #760]	; 2a298 <fputs@plt+0x19184>
   29f9c:	mov	r6, #0
   29fa0:	add	sl, pc, sl
   29fa4:	mov	r9, r6
   29fa8:	b	29fb0 <fputs@plt+0x18e9c>
   29fac:	ldr	r2, [r5, #16]
   29fb0:	add	r2, r2, r6, lsl #4
   29fb4:	add	r6, r6, #1
   29fb8:	ldr	r2, [r2, #4]
   29fbc:	cmp	r2, #0
   29fc0:	beq	2a010 <fputs@plt+0x18efc>
   29fc4:	ldr	r2, [r2, #4]
   29fc8:	ldr	r3, [sl, #132]	; 0x84
   29fcc:	ldr	fp, [r2]
   29fd0:	ldr	r1, [fp, #212]	; 0xd4
   29fd4:	ldrh	r4, [fp, #148]	; 0x94
   29fd8:	ldr	r2, [fp, #160]	; 0xa0
   29fdc:	ldr	r0, [r1, #44]	; 0x2c
   29fe0:	add	r4, r4, r2
   29fe4:	blx	r3
   29fe8:	add	r4, r4, #60	; 0x3c
   29fec:	ldr	r3, [sl, #52]	; 0x34
   29ff0:	mul	r4, r0, r4
   29ff4:	mov	r0, fp
   29ff8:	blx	r3
   29ffc:	ldr	r2, [fp, #160]	; 0xa0
   2a000:	ldr	r3, [r5, #20]
   2a004:	add	r0, r4, r0
   2a008:	add	r0, r0, r2
   2a00c:	add	r9, r9, r0
   2a010:	cmp	r3, r6
   2a014:	bgt	29fac <fputs@plt+0x18e98>
   2a018:	mov	r3, #0
   2a01c:	str	r9, [r7]
   2a020:	mov	r0, r3
   2a024:	str	r3, [r8]
   2a028:	add	sp, sp, #12
   2a02c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a030:	ldr	r4, [r5, #4]
   2a034:	add	r3, sp, #8
   2a038:	mov	r2, #0
   2a03c:	cmp	r4, r2
   2a040:	str	r2, [r3, #-4]!
   2a044:	str	r3, [r5, #456]	; 0x1c8
   2a048:	beq	2a074 <fputs@plt+0x18f60>
   2a04c:	mov	r1, r4
   2a050:	mov	r0, r5
   2a054:	bl	22748 <fputs@plt+0x11634>
   2a058:	mov	r1, r4
   2a05c:	mov	r0, r5
   2a060:	bl	1d100 <fputs@plt+0xbfec>
   2a064:	ldr	r4, [r4, #52]	; 0x34
   2a068:	cmp	r4, #0
   2a06c:	bne	2a04c <fputs@plt+0x18f38>
   2a070:	ldr	r4, [sp, #4]
   2a074:	mov	r3, #0
   2a078:	str	r3, [r5, #456]	; 0x1c8
   2a07c:	mov	r0, r3
   2a080:	str	r3, [r8]
   2a084:	str	r4, [r7]
   2a088:	add	sp, sp, #12
   2a08c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a090:	add	r5, r5, r1, lsl #2
   2a094:	mov	r1, #0
   2a098:	str	r1, [r2]
   2a09c:	ldr	r3, [r5, #256]	; 0x100
   2a0a0:	cmp	r0, r1
   2a0a4:	str	r3, [r8]
   2a0a8:	movne	r0, r1
   2a0ac:	strne	r1, [r5, #256]	; 0x100
   2a0b0:	bne	2a0b8 <fputs@plt+0x18fa4>
   2a0b4:	mov	r0, #0
   2a0b8:	add	sp, sp, #12
   2a0bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a0c0:	ldr	r3, [r5, #20]
   2a0c4:	mov	r2, #0
   2a0c8:	cmp	r3, r2
   2a0cc:	str	r2, [sp, #4]
   2a0d0:	ble	2a25c <fputs@plt+0x19148>
   2a0d4:	ldr	r2, [r5, #16]
   2a0d8:	mov	r1, r2
   2a0dc:	add	lr, r2, r3, lsl #4
   2a0e0:	ldr	r0, [r1, #4]
   2a0e4:	add	r1, r1, #16
   2a0e8:	cmp	r0, #0
   2a0ec:	ldmne	r0, {r0, ip}
   2a0f0:	strne	r0, [ip, #4]
   2a0f4:	cmp	r1, lr
   2a0f8:	bne	2a0e0 <fputs@plt+0x18fcc>
   2a0fc:	ldr	sl, [pc, #408]	; 2a29c <fputs@plt+0x19188>
   2a100:	mov	r6, #0
   2a104:	add	sl, pc, sl
   2a108:	mov	r9, #16
   2a10c:	add	r1, sp, #4
   2a110:	str	r1, [r5, #456]	; 0x1c8
   2a114:	add	r2, r2, r6, lsl #4
   2a118:	ldr	fp, [r2, #12]
   2a11c:	cmp	fp, #0
   2a120:	beq	2a1f4 <fputs@plt+0x190e0>
   2a124:	ldr	r3, [sl, #56]	; 0x38
   2a128:	mov	r0, r9
   2a12c:	blx	r3
   2a130:	ldr	r2, [fp, #44]	; 0x2c
   2a134:	ldr	r3, [fp, #12]
   2a138:	ldr	r1, [fp, #28]
   2a13c:	add	r3, r3, r2
   2a140:	ldr	r2, [fp, #60]	; 0x3c
   2a144:	add	r3, r3, r1
   2a148:	add	r3, r3, r2
   2a14c:	ldr	r2, [sp, #4]
   2a150:	mla	r3, r0, r3, r2
   2a154:	ldr	r0, [fp, #20]
   2a158:	str	r3, [sp, #4]
   2a15c:	bl	29e6c <fputs@plt+0x18d58>
   2a160:	ldr	r3, [sp, #4]
   2a164:	add	r3, r3, r0
   2a168:	ldr	r0, [fp, #52]	; 0x34
   2a16c:	str	r3, [sp, #4]
   2a170:	bl	29e6c <fputs@plt+0x18d58>
   2a174:	ldr	r3, [sp, #4]
   2a178:	add	r3, r3, r0
   2a17c:	ldr	r0, [fp, #36]	; 0x24
   2a180:	str	r3, [sp, #4]
   2a184:	bl	29e6c <fputs@plt+0x18d58>
   2a188:	ldr	r3, [sp, #4]
   2a18c:	add	r3, r3, r0
   2a190:	ldr	r0, [fp, #68]	; 0x44
   2a194:	str	r3, [sp, #4]
   2a198:	bl	29e6c <fputs@plt+0x18d58>
   2a19c:	ldr	r3, [sp, #4]
   2a1a0:	ldr	r4, [fp, #48]	; 0x30
   2a1a4:	cmp	r4, #0
   2a1a8:	add	r0, r3, r0
   2a1ac:	str	r0, [sp, #4]
   2a1b0:	beq	2a1cc <fputs@plt+0x190b8>
   2a1b4:	ldr	r1, [r4, #8]
   2a1b8:	mov	r0, r5
   2a1bc:	bl	23ee0 <fputs@plt+0x12dcc>
   2a1c0:	ldr	r4, [r4]
   2a1c4:	cmp	r4, #0
   2a1c8:	bne	2a1b4 <fputs@plt+0x190a0>
   2a1cc:	ldr	r4, [fp, #16]
   2a1d0:	cmp	r4, #0
   2a1d4:	beq	2a1f0 <fputs@plt+0x190dc>
   2a1d8:	ldr	r1, [r4, #8]
   2a1dc:	mov	r0, r5
   2a1e0:	bl	236d0 <fputs@plt+0x125bc>
   2a1e4:	ldr	r4, [r4]
   2a1e8:	cmp	r4, #0
   2a1ec:	bne	2a1d8 <fputs@plt+0x190c4>
   2a1f0:	ldr	r3, [r5, #20]
   2a1f4:	add	r6, r6, #1
   2a1f8:	cmp	r3, r6
   2a1fc:	ble	2a258 <fputs@plt+0x19144>
   2a200:	ldr	r2, [r5, #16]
   2a204:	b	2a114 <fputs@plt+0x19000>
   2a208:	add	r5, r5, #448	; 0x1c0
   2a20c:	mov	r1, #0
   2a210:	ldrd	r2, [r5]
   2a214:	str	r1, [r8]
   2a218:	cmp	r2, #1
   2a21c:	sbcs	r3, r3, #0
   2a220:	movge	r3, #1
   2a224:	blt	2a278 <fputs@plt+0x19164>
   2a228:	str	r3, [r7]
   2a22c:	b	2a0b4 <fputs@plt+0x18fa0>
   2a230:	ldr	r3, [r5, #264]	; 0x108
   2a234:	cmp	r0, #0
   2a238:	str	r3, [r2]
   2a23c:	ldr	r3, [r5, #268]	; 0x10c
   2a240:	str	r3, [r8]
   2a244:	beq	2a0b4 <fputs@plt+0x18fa0>
   2a248:	ldr	r3, [r5, #264]	; 0x108
   2a24c:	mov	r0, r1
   2a250:	str	r3, [r5, #268]	; 0x10c
   2a254:	b	2a0b8 <fputs@plt+0x18fa4>
   2a258:	ldr	r2, [sp, #4]
   2a25c:	mov	r3, #0
   2a260:	str	r3, [r5, #456]	; 0x1c8
   2a264:	mov	r0, r3
   2a268:	str	r3, [r8]
   2a26c:	str	r2, [r7]
   2a270:	add	sp, sp, #12
   2a274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a278:	ldrd	r2, [r5, #-8]
   2a27c:	cmp	r2, #1
   2a280:	sbcs	r3, r3, #0
   2a284:	movge	r3, #1
   2a288:	movlt	r3, r1
   2a28c:	b	2a228 <fputs@plt+0x19114>
   2a290:	mov	r0, #1
   2a294:	b	2a0b8 <fputs@plt+0x18fa4>
   2a298:	ldrdeq	r0, [r8], -r8
   2a29c:	andeq	r0, r8, r4, ror r0
   2a2a0:	push	{lr}		; (str lr, [sp, #-4]!)
   2a2a4:	subs	lr, r0, #0
   2a2a8:	beq	2a308 <fputs@plt+0x191f4>
   2a2ac:	cmp	r1, #0
   2a2b0:	beq	2a314 <fputs@plt+0x19200>
   2a2b4:	ldrb	r2, [lr]
   2a2b8:	ldrb	r3, [r1]
   2a2bc:	ldr	ip, [pc, #88]	; 2a31c <fputs@plt+0x19208>
   2a2c0:	add	ip, pc, ip
   2a2c4:	add	r0, ip, r2
   2a2c8:	add	r3, ip, r3
   2a2cc:	ldrb	r0, [r0, #336]	; 0x150
   2a2d0:	ldrb	r3, [r3, #336]	; 0x150
   2a2d4:	subs	r0, r0, r3
   2a2d8:	popne	{pc}		; (ldrne pc, [sp], #4)
   2a2dc:	cmp	r2, #0
   2a2e0:	popeq	{pc}		; (ldreq pc, [sp], #4)
   2a2e4:	ldrb	r2, [lr, #1]!
   2a2e8:	ldrb	r3, [r1, #1]!
   2a2ec:	add	r0, ip, r2
   2a2f0:	add	r3, ip, r3
   2a2f4:	ldrb	r0, [r0, #336]	; 0x150
   2a2f8:	ldrb	r3, [r3, #336]	; 0x150
   2a2fc:	subs	r0, r0, r3
   2a300:	beq	2a2dc <fputs@plt+0x191c8>
   2a304:	pop	{pc}		; (ldr pc, [sp], #4)
   2a308:	adds	r0, r1, #0
   2a30c:	mvnne	r0, #0
   2a310:	pop	{pc}		; (ldr pc, [sp], #4)
   2a314:	mov	r0, #1
   2a318:	pop	{pc}		; (ldr pc, [sp], #4)
   2a31c:	andeq	r6, r6, r0, lsl #18
   2a320:	cmp	r0, #0
   2a324:	beq	2a404 <fputs@plt+0x192f0>
   2a328:	cmp	r1, #0
   2a32c:	beq	2a410 <fputs@plt+0x192fc>
   2a330:	cmp	r2, #0
   2a334:	push	{r4, r5, lr}
   2a338:	sub	r2, r2, #1
   2a33c:	ble	2a3cc <fputs@plt+0x192b8>
   2a340:	ldrb	lr, [r0]
   2a344:	cmp	lr, #0
   2a348:	beq	2a3cc <fputs@plt+0x192b8>
   2a34c:	ldrb	ip, [r1]
   2a350:	ldr	r3, [pc, #192]	; 2a418 <fputs@plt+0x19304>
   2a354:	add	r3, pc, r3
   2a358:	add	ip, r3, ip
   2a35c:	add	r3, r3, lr
   2a360:	ldrb	ip, [ip, #336]	; 0x150
   2a364:	ldrb	r3, [r3, #336]	; 0x150
   2a368:	cmp	r3, ip
   2a36c:	bne	2a3cc <fputs@plt+0x192b8>
   2a370:	ldr	lr, [pc, #164]	; 2a41c <fputs@plt+0x19308>
   2a374:	add	r1, r1, #1
   2a378:	add	lr, pc, lr
   2a37c:	add	r0, r0, #1
   2a380:	b	2a3b0 <fputs@plt+0x1929c>
   2a384:	ldrb	r3, [r0], #1
   2a388:	add	r1, r1, #1
   2a38c:	cmp	r3, #0
   2a390:	add	r4, lr, r3
   2a394:	beq	2a3d4 <fputs@plt+0x192c0>
   2a398:	ldrb	r3, [ip]
   2a39c:	ldrb	r4, [r4, #336]	; 0x150
   2a3a0:	add	r3, lr, r3
   2a3a4:	ldrb	r3, [r3, #336]	; 0x150
   2a3a8:	cmp	r4, r3
   2a3ac:	bne	2a3d4 <fputs@plt+0x192c0>
   2a3b0:	sub	r2, r2, #1
   2a3b4:	cmn	r2, #1
   2a3b8:	mov	r5, r0
   2a3bc:	mov	ip, r1
   2a3c0:	bne	2a384 <fputs@plt+0x19270>
   2a3c4:	mov	r0, #0
   2a3c8:	pop	{r4, r5, pc}
   2a3cc:	mov	ip, r1
   2a3d0:	mov	r5, r0
   2a3d4:	cmp	r2, #0
   2a3d8:	blt	2a3c4 <fputs@plt+0x192b0>
   2a3dc:	ldrb	r1, [ip]
   2a3e0:	ldrb	r2, [r5]
   2a3e4:	ldr	r3, [pc, #52]	; 2a420 <fputs@plt+0x1930c>
   2a3e8:	add	r3, pc, r3
   2a3ec:	add	r2, r3, r2
   2a3f0:	add	r3, r3, r1
   2a3f4:	ldrb	r1, [r2, #336]	; 0x150
   2a3f8:	ldrb	r0, [r3, #336]	; 0x150
   2a3fc:	sub	r0, r1, r0
   2a400:	pop	{r4, r5, pc}
   2a404:	adds	r0, r1, #0
   2a408:	mvnne	r0, #0
   2a40c:	bx	lr
   2a410:	mov	r0, #1
   2a414:	bx	lr
   2a418:	andeq	r6, r6, ip, ror #16
   2a41c:	andeq	r6, r6, r8, asr #16
   2a420:	ldrdeq	r6, [r6], -r8
   2a424:	ldr	r1, [pc, #156]	; 2a4c8 <fputs@plt+0x193b4>
   2a428:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a42c:	mov	r2, #7
   2a430:	add	r1, pc, r1
   2a434:	mov	r6, r0
   2a438:	bl	2a320 <fputs@plt+0x1920c>
   2a43c:	cmp	r0, #0
   2a440:	addeq	r6, r6, #7
   2a444:	cmp	r6, #0
   2a448:	moveq	r8, r6
   2a44c:	beq	2a45c <fputs@plt+0x19348>
   2a450:	mov	r0, r6
   2a454:	bl	10f58 <strlen@plt>
   2a458:	bic	r8, r0, #-1073741824	; 0xc0000000
   2a45c:	ldr	r7, [pc, #104]	; 2a4cc <fputs@plt+0x193b8>
   2a460:	ldr	r5, [pc, #104]	; 2a4d0 <fputs@plt+0x193bc>
   2a464:	ldr	r9, [pc, #104]	; 2a4d4 <fputs@plt+0x193c0>
   2a468:	add	r7, pc, r7
   2a46c:	add	r5, pc, r5
   2a470:	add	r9, pc, r9
   2a474:	add	r7, r7, #412	; 0x19c
   2a478:	mov	r4, #0
   2a47c:	mov	r2, r8
   2a480:	mov	r1, r5
   2a484:	mov	r0, r6
   2a488:	bl	2a320 <fputs@plt+0x1920c>
   2a48c:	add	r4, r4, #1
   2a490:	cmp	r0, #0
   2a494:	bne	2a4ac <fputs@plt+0x19398>
   2a498:	ldrb	r3, [r5, r8]
   2a49c:	add	r3, r9, r3
   2a4a0:	ldrb	r3, [r3, #64]	; 0x40
   2a4a4:	tst	r3, #70	; 0x46
   2a4a8:	beq	2a4c0 <fputs@plt+0x193ac>
   2a4ac:	cmp	r4, #3
   2a4b0:	ldrne	r5, [r7, r4, lsl #2]
   2a4b4:	bne	2a47c <fputs@plt+0x19368>
   2a4b8:	mov	r0, #0
   2a4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a4c0:	mov	r0, #1
   2a4c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a4c8:	andeq	r9, r6, r0, ror #13
   2a4cc:	ldrdeq	pc, [r7], -r0
   2a4d0:	muleq	r6, r0, r6
   2a4d4:	andeq	r6, r6, r0, asr r7
   2a4d8:	push	{r4, r5, r6, r7, r8, lr}
   2a4dc:	mov	r6, r0
   2a4e0:	ldrb	r4, [r0]
   2a4e4:	mov	r5, r1
   2a4e8:	mov	r7, r2
   2a4ec:	cmp	r4, #0
   2a4f0:	cmpne	r4, #46	; 0x2e
   2a4f4:	mov	r8, r3
   2a4f8:	movne	r4, #1
   2a4fc:	moveq	r4, #0
   2a500:	beq	2a61c <fputs@plt+0x19508>
   2a504:	mov	r2, #0
   2a508:	ldrb	r1, [r0, #1]!
   2a50c:	add	r2, r2, #1
   2a510:	mov	r4, r2
   2a514:	cmp	r1, #0
   2a518:	cmpne	r1, #46	; 0x2e
   2a51c:	bne	2a508 <fputs@plt+0x193f4>
   2a520:	cmp	r8, #0
   2a524:	beq	2a548 <fputs@plt+0x19434>
   2a528:	mov	r1, r8
   2a52c:	mov	r0, r6
   2a530:	bl	2a320 <fputs@plt+0x1920c>
   2a534:	cmp	r0, #0
   2a538:	bne	2a60c <fputs@plt+0x194f8>
   2a53c:	ldrb	r3, [r8, r4]
   2a540:	cmp	r3, #0
   2a544:	bne	2a60c <fputs@plt+0x194f8>
   2a548:	add	r4, r4, #1
   2a54c:	add	r8, r6, r4
   2a550:	ldrb	r4, [r6, r4]
   2a554:	cmp	r4, #0
   2a558:	cmpne	r4, #46	; 0x2e
   2a55c:	moveq	r4, #0
   2a560:	movne	r4, #1
   2a564:	moveq	r2, r4
   2a568:	beq	2a58c <fputs@plt+0x19478>
   2a56c:	mov	r1, r8
   2a570:	mov	r2, #0
   2a574:	ldrb	r3, [r1, #1]!
   2a578:	add	r2, r2, #1
   2a57c:	mov	r4, r2
   2a580:	cmp	r3, #0
   2a584:	cmpne	r3, #46	; 0x2e
   2a588:	bne	2a574 <fputs@plt+0x19460>
   2a58c:	cmp	r7, #0
   2a590:	beq	2a5b4 <fputs@plt+0x194a0>
   2a594:	mov	r1, r7
   2a598:	mov	r0, r8
   2a59c:	bl	2a320 <fputs@plt+0x1920c>
   2a5a0:	cmp	r0, #0
   2a5a4:	bne	2a60c <fputs@plt+0x194f8>
   2a5a8:	ldrb	r3, [r7, r4]
   2a5ac:	cmp	r3, #0
   2a5b0:	bne	2a60c <fputs@plt+0x194f8>
   2a5b4:	add	r4, r4, #1
   2a5b8:	cmp	r5, #0
   2a5bc:	add	ip, r8, r4
   2a5c0:	beq	2a614 <fputs@plt+0x19500>
   2a5c4:	ldr	r0, [pc, #88]	; 2a624 <fputs@plt+0x19510>
   2a5c8:	ldrb	r1, [r8, r4]
   2a5cc:	ldrb	r2, [r5]
   2a5d0:	add	r0, pc, r0
   2a5d4:	b	2a5e8 <fputs@plt+0x194d4>
   2a5d8:	cmp	r1, #0
   2a5dc:	beq	2a614 <fputs@plt+0x19500>
   2a5e0:	ldrb	r1, [ip, #1]!
   2a5e4:	ldrb	r2, [r5, #1]!
   2a5e8:	add	r3, r0, r1
   2a5ec:	add	r2, r0, r2
   2a5f0:	ldrb	r3, [r3, #336]	; 0x150
   2a5f4:	ldrb	r2, [r2, #336]	; 0x150
   2a5f8:	subs	r3, r3, r2
   2a5fc:	beq	2a5d8 <fputs@plt+0x194c4>
   2a600:	clz	r0, r3
   2a604:	lsr	r0, r0, #5
   2a608:	pop	{r4, r5, r6, r7, r8, pc}
   2a60c:	mov	r0, #0
   2a610:	pop	{r4, r5, r6, r7, r8, pc}
   2a614:	mov	r0, #1
   2a618:	pop	{r4, r5, r6, r7, r8, pc}
   2a61c:	mov	r2, r4
   2a620:	b	2a520 <fputs@plt+0x1940c>
   2a624:	strdeq	r6, [r6], -r0
   2a628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a62c:	sub	sp, sp, #20
   2a630:	ldr	r5, [pc, #236]	; 2a724 <fputs@plt+0x19610>
   2a634:	ldrb	r3, [r0]
   2a638:	add	r5, pc, r5
   2a63c:	add	r3, r5, r3
   2a640:	ldrb	r4, [r3, #64]	; 0x40
   2a644:	ands	r4, r4, #4
   2a648:	beq	2a668 <fputs@plt+0x19554>
   2a64c:	add	r1, sp, #16
   2a650:	mov	r3, #0
   2a654:	str	r3, [r1, #-4]!
   2a658:	bl	170c0 <fputs@plt+0x5fac>
   2a65c:	ldrb	r0, [sp, #12]
   2a660:	add	sp, sp, #20
   2a664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a668:	mov	r9, r2
   2a66c:	mov	r7, r0
   2a670:	mov	sl, r1
   2a674:	bl	10f58 <strlen@plt>
   2a678:	ldr	fp, [pc, #168]	; 2a728 <fputs@plt+0x19614>
   2a67c:	add	r5, r5, #2448	; 0x990
   2a680:	add	fp, pc, fp
   2a684:	add	r2, fp, #2496	; 0x9c0
   2a688:	add	r3, r2, #4
   2a68c:	add	r8, fp, #2480	; 0x9b0
   2a690:	str	r3, [sp, #4]
   2a694:	add	r3, fp, #2464	; 0x9a0
   2a698:	add	r5, r5, #8
   2a69c:	add	r8, r8, #12
   2a6a0:	str	r3, [sp]
   2a6a4:	mov	r2, #2
   2a6a8:	bic	r6, r0, #-1073741824	; 0xc0000000
   2a6ac:	b	2a6c0 <fputs@plt+0x195ac>
   2a6b0:	add	r4, r4, #1
   2a6b4:	cmp	r4, #8
   2a6b8:	beq	2a70c <fputs@plt+0x195f8>
   2a6bc:	ldrb	r2, [r5, #1]!
   2a6c0:	cmp	r6, r2
   2a6c4:	bne	2a6b0 <fputs@plt+0x1959c>
   2a6c8:	ldrb	r0, [r4, r8]
   2a6cc:	ldr	r3, [sp]
   2a6d0:	mov	r2, r6
   2a6d4:	mov	r1, r7
   2a6d8:	add	r0, r3, r0
   2a6dc:	bl	2a320 <fputs@plt+0x1920c>
   2a6e0:	cmp	r0, #0
   2a6e4:	bne	2a6b0 <fputs@plt+0x1959c>
   2a6e8:	cmp	sl, #0
   2a6ec:	beq	2a718 <fputs@plt+0x19604>
   2a6f0:	ldr	r3, [sp, #4]
   2a6f4:	ldrb	r0, [r4, r3]
   2a6f8:	cmp	r0, #1
   2a6fc:	bls	2a660 <fputs@plt+0x1954c>
   2a700:	add	r4, r4, #1
   2a704:	cmp	r4, #8
   2a708:	bne	2a6bc <fputs@plt+0x195a8>
   2a70c:	mov	r0, r9
   2a710:	add	sp, sp, #20
   2a714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a718:	add	r3, fp, r4
   2a71c:	ldrb	r0, [r3, #2500]	; 0x9c4
   2a720:	b	2a660 <fputs@plt+0x1954c>
   2a724:	andeq	r6, r6, r8, lsl #11
   2a728:	andeq	r6, r6, r0, asr #10
   2a72c:	cmp	r3, r1
   2a730:	push	{r4, r5, r6, lr}
   2a734:	mov	r0, r2
   2a738:	mov	r5, r1
   2a73c:	movge	r2, r1
   2a740:	movlt	r2, r3
   2a744:	ldr	r1, [sp, #16]
   2a748:	mov	r4, r3
   2a74c:	bl	2a320 <fputs@plt+0x1920c>
   2a750:	cmp	r0, #0
   2a754:	subeq	r0, r5, r4
   2a758:	pop	{r4, r5, r6, pc}
   2a75c:	mov	r0, #0
   2a760:	bx	lr
   2a764:	ldr	r3, [pc, #12]	; 2a778 <fputs@plt+0x19664>
   2a768:	add	r3, pc, r3
   2a76c:	str	r0, [r3, #220]	; 0xdc
   2a770:	mov	r0, #0
   2a774:	bx	lr
   2a778:	andeq	pc, r7, r0, lsl sl	; <UNPREDICTABLE>
   2a77c:	ldr	r0, [r0, #32]
   2a780:	bx	lr
   2a784:	ldr	r0, [r0, #36]	; 0x24
   2a788:	bx	lr
   2a78c:	cmp	r0, #0
   2a790:	ldrne	r0, [r0, #168]	; 0xa8
   2a794:	bx	lr
   2a798:	cmp	r0, #0
   2a79c:	ldrbne	r0, [r0, #87]	; 0x57
   2a7a0:	andne	r0, r0, #1
   2a7a4:	moveq	r0, #1
   2a7a8:	bx	lr
   2a7ac:	ldrsh	ip, [r0, #68]	; 0x44
   2a7b0:	push	{r4, r5, r6, r7, r8, lr}
   2a7b4:	mov	r8, r0
   2a7b8:	cmp	ip, #0
   2a7bc:	ble	2a818 <fputs@plt+0x19704>
   2a7c0:	mov	r4, #0
   2a7c4:	ldr	r2, [r0, #60]	; 0x3c
   2a7c8:	ldr	r7, [pc, #112]	; 2a840 <fputs@plt+0x1972c>
   2a7cc:	mov	r5, r4
   2a7d0:	mov	r6, #1
   2a7d4:	add	r3, r2, r4
   2a7d8:	mov	r0, r3
   2a7dc:	ldrh	r1, [r3, #8]
   2a7e0:	add	r5, r5, #1
   2a7e4:	tst	r1, r7
   2a7e8:	bne	2a7f8 <fputs@plt+0x196e4>
   2a7ec:	ldr	r1, [r3, #24]
   2a7f0:	cmp	r1, #0
   2a7f4:	beq	2a808 <fputs@plt+0x196f4>
   2a7f8:	bl	22434 <fputs@plt+0x11320>
   2a7fc:	ldr	r2, [r8, #60]	; 0x3c
   2a800:	ldrsh	ip, [r8, #68]	; 0x44
   2a804:	add	r3, r2, r4
   2a808:	cmp	ip, r5
   2a80c:	add	r4, r4, #40	; 0x28
   2a810:	strh	r6, [r3, #8]
   2a814:	bgt	2a7d4 <fputs@plt+0x196c0>
   2a818:	ldrsb	r3, [r8, #89]	; 0x59
   2a81c:	cmp	r3, #0
   2a820:	bge	2a838 <fputs@plt+0x19724>
   2a824:	ldr	r3, [r8, #188]	; 0xbc
   2a828:	cmp	r3, #0
   2a82c:	ldrbne	r3, [r8, #87]	; 0x57
   2a830:	orrne	r3, r3, #1
   2a834:	strbne	r3, [r8, #87]	; 0x57
   2a838:	mov	r0, #0
   2a83c:	pop	{r4, r5, r6, r7, r8, pc}
   2a840:	andeq	r2, r0, r0, ror #8
   2a844:	b	1f7f8 <fputs@plt+0xe6e4>
   2a848:	push	{r4, lr}
   2a84c:	bl	1f73c <fputs@plt+0xe628>
   2a850:	pop	{r4, pc}
   2a854:	b	1f73c <fputs@plt+0xe628>
   2a858:	ldm	r0, {r2, r3}
   2a85c:	cmp	r2, r3
   2a860:	bgt	2a870 <fputs@plt+0x1975c>
   2a864:	mov	r0, #0
   2a868:	mov	r1, #0
   2a86c:	bx	lr
   2a870:	ldr	r2, [r0, #8]
   2a874:	add	r1, r3, #1
   2a878:	str	r1, [r0, #4]
   2a87c:	ldr	r0, [r2, r3, lsl #2]
   2a880:	b	2a854 <fputs@plt+0x19740>
   2a884:	ldrsh	r3, [r0, #8]
   2a888:	cmp	r3, #0
   2a88c:	ldrblt	r0, [r0, #11]
   2a890:	movge	r0, #0
   2a894:	bx	lr
   2a898:	ldrh	r2, [r0, #8]
   2a89c:	ldr	r3, [pc, #16]	; 2a8b4 <fputs@plt+0x197a0>
   2a8a0:	and	r2, r2, #31
   2a8a4:	add	r3, pc, r3
   2a8a8:	add	r3, r3, r2
   2a8ac:	ldrb	r0, [r3, #2508]	; 0x9cc
   2a8b0:	bx	lr
   2a8b4:	andeq	r6, r6, ip, lsl r3
   2a8b8:	b	22548 <fputs@plt+0x11434>
   2a8bc:	ldr	r0, [r0]
   2a8c0:	b	22bac <fputs@plt+0x11a98>
   2a8c4:	ldr	r0, [r0]
   2a8c8:	ldr	r3, [pc, #60]	; 2a90c <fputs@plt+0x197f8>
   2a8cc:	push	{r4, r5}
   2a8d0:	mov	r4, r1
   2a8d4:	ldrh	ip, [r0, #8]
   2a8d8:	asr	r5, r1, #31
   2a8dc:	and	r3, r3, ip
   2a8e0:	cmp	r3, #0
   2a8e4:	bne	2a8fc <fputs@plt+0x197e8>
   2a8e8:	mov	r3, #4
   2a8ec:	strd	r4, [r0]
   2a8f0:	strh	r3, [r0, #8]
   2a8f4:	pop	{r4, r5}
   2a8f8:	bx	lr
   2a8fc:	mov	r3, r5
   2a900:	mov	r2, r1
   2a904:	pop	{r4, r5}
   2a908:	b	22c1c <fputs@plt+0x11b08>
   2a90c:	andeq	r2, r0, r0, ror #8
   2a910:	ldr	r0, [r0]
   2a914:	ldr	r1, [pc, #48]	; 2a94c <fputs@plt+0x19838>
   2a918:	ldrh	ip, [r0, #8]
   2a91c:	and	r1, r1, ip
   2a920:	cmp	r1, #0
   2a924:	bne	2a948 <fputs@plt+0x19834>
   2a928:	push	{r4, r5}
   2a92c:	mov	r5, r3
   2a930:	mov	r4, r2
   2a934:	mov	r3, #4
   2a938:	strd	r4, [r0]
   2a93c:	strh	r3, [r0, #8]
   2a940:	pop	{r4, r5}
   2a944:	bx	lr
   2a948:	b	22c1c <fputs@plt+0x11b08>
   2a94c:	andeq	r2, r0, r0, ror #8
   2a950:	ldr	r0, [r0]
   2a954:	ldr	r3, [pc, #28]	; 2a978 <fputs@plt+0x19864>
   2a958:	ldrh	r2, [r0, #8]
   2a95c:	and	r3, r3, r2
   2a960:	cmp	r3, #0
   2a964:	bne	2a974 <fputs@plt+0x19860>
   2a968:	mov	r3, #1
   2a96c:	strh	r3, [r0, #8]
   2a970:	bx	lr
   2a974:	b	22380 <fputs@plt+0x1126c>
   2a978:	andeq	r2, r0, r0, ror #8
   2a97c:	ldr	r2, [r0]
   2a980:	ldrh	r3, [r2, #8]
   2a984:	strb	r1, [r2, #11]
   2a988:	mvn	r3, r3, lsl #17
   2a98c:	mvn	r3, r3, lsr #17
   2a990:	strh	r3, [r2, #8]
   2a994:	bx	lr
   2a998:	ldr	r0, [r0]
   2a99c:	b	22924 <fputs@plt+0x11810>
   2a9a0:	ldr	r0, [r0]
   2a9a4:	push	{r4, r5, r6, lr}
   2a9a8:	ldr	r1, [r0, #32]
   2a9ac:	ldr	r4, [r1, #92]	; 0x5c
   2a9b0:	asr	r5, r4, #31
   2a9b4:	cmp	r5, r3
   2a9b8:	cmpeq	r4, r2
   2a9bc:	bcs	2a9c8 <fputs@plt+0x198b4>
   2a9c0:	mov	r0, #18
   2a9c4:	pop	{r4, r5, r6, pc}
   2a9c8:	mov	r1, r2
   2a9cc:	bl	22924 <fputs@plt+0x11810>
   2a9d0:	mov	r0, #0
   2a9d4:	pop	{r4, r5, r6, pc}
   2a9d8:	push	{r4, lr}
   2a9dc:	mov	r4, r0
   2a9e0:	ldr	r0, [r0]
   2a9e4:	ldr	r3, [pc, #80]	; 2aa3c <fputs@plt+0x19928>
   2a9e8:	ldrh	r2, [r0, #8]
   2a9ec:	and	r3, r3, r2
   2a9f0:	cmp	r3, #0
   2a9f4:	moveq	r3, #1
   2a9f8:	strheq	r3, [r0, #8]
   2a9fc:	bne	2aa30 <fputs@plt+0x1991c>
   2aa00:	mov	r3, #1
   2aa04:	strb	r3, [r4, #25]
   2aa08:	ldr	r0, [r0, #32]
   2aa0c:	mov	r3, #7
   2aa10:	str	r3, [r4, #20]
   2aa14:	ldr	r3, [r0, #68]	; 0x44
   2aa18:	bic	r3, r3, #-16777216	; 0xff000000
   2aa1c:	bic	r3, r3, #255	; 0xff
   2aa20:	cmp	r3, #0
   2aa24:	popne	{r4, pc}
   2aa28:	pop	{r4, lr}
   2aa2c:	b	1d7c4 <fputs@plt+0xc6b0>
   2aa30:	bl	22380 <fputs@plt+0x1126c>
   2aa34:	ldr	r0, [r4]
   2aa38:	b	2aa00 <fputs@plt+0x198ec>
   2aa3c:	andeq	r2, r0, r0, ror #8
   2aa40:	ldr	r3, [r0, #4]
   2aa44:	ldr	r0, [r3, #4]
   2aa48:	bx	lr
   2aa4c:	ldr	r3, [r0]
   2aa50:	ldr	r0, [r3, #32]
   2aa54:	bx	lr
   2aa58:	ldr	r3, [r0, #12]
   2aa5c:	ldr	r3, [r3, #204]	; 0xcc
   2aa60:	cmp	r3, #0
   2aa64:	beq	2aa9c <fputs@plt+0x19988>
   2aa68:	ldr	r0, [r0, #16]
   2aa6c:	b	2aa7c <fputs@plt+0x19968>
   2aa70:	ldr	r3, [r3, #16]
   2aa74:	cmp	r3, #0
   2aa78:	beq	2aa9c <fputs@plt+0x19988>
   2aa7c:	ldr	r2, [r3]
   2aa80:	cmp	r0, r2
   2aa84:	bne	2aa70 <fputs@plt+0x1995c>
   2aa88:	ldr	r2, [r3, #4]
   2aa8c:	cmp	r2, r1
   2aa90:	bne	2aa70 <fputs@plt+0x1995c>
   2aa94:	ldr	r0, [r3, #8]
   2aa98:	bx	lr
   2aa9c:	mov	r0, r3
   2aaa0:	bx	lr
   2aaa4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2aaa8:	subs	r5, r1, #0
   2aaac:	mov	r8, r2
   2aab0:	mov	r7, r3
   2aab4:	blt	2ab5c <fputs@plt+0x19a48>
   2aab8:	ldr	r9, [r0, #12]
   2aabc:	mov	r6, r0
   2aac0:	ldr	r4, [r9, #204]	; 0xcc
   2aac4:	cmp	r4, #0
   2aac8:	beq	2ab18 <fputs@plt+0x19a04>
   2aacc:	ldr	r2, [r0, #16]
   2aad0:	b	2aae0 <fputs@plt+0x199cc>
   2aad4:	ldr	r4, [r4, #16]
   2aad8:	cmp	r4, #0
   2aadc:	beq	2ab18 <fputs@plt+0x19a04>
   2aae0:	ldr	r3, [r4]
   2aae4:	cmp	r2, r3
   2aae8:	bne	2aad4 <fputs@plt+0x199c0>
   2aaec:	ldr	r3, [r4, #4]
   2aaf0:	cmp	r5, r3
   2aaf4:	bne	2aad4 <fputs@plt+0x199c0>
   2aaf8:	ldr	r3, [r4, #12]
   2aafc:	cmp	r3, #0
   2ab00:	beq	2ab0c <fputs@plt+0x199f8>
   2ab04:	ldr	r0, [r4, #8]
   2ab08:	blx	r3
   2ab0c:	str	r8, [r4, #8]
   2ab10:	str	r7, [r4, #12]
   2ab14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ab18:	mov	r2, #20
   2ab1c:	mov	r3, #0
   2ab20:	ldr	r0, [r9]
   2ab24:	bl	25490 <fputs@plt+0x1437c>
   2ab28:	subs	r4, r0, #0
   2ab2c:	beq	2ab5c <fputs@plt+0x19a48>
   2ab30:	ldr	r2, [r6, #16]
   2ab34:	ldr	r3, [r9, #204]	; 0xcc
   2ab38:	stm	r4, {r2, r5}
   2ab3c:	str	r3, [r4, #16]
   2ab40:	str	r4, [r9, #204]	; 0xcc
   2ab44:	ldrb	r3, [r6, #25]
   2ab48:	cmp	r3, #0
   2ab4c:	moveq	r2, #1
   2ab50:	streq	r3, [r6, #20]
   2ab54:	strbeq	r2, [r6, #25]
   2ab58:	b	2ab0c <fputs@plt+0x199f8>
   2ab5c:	cmp	r7, #0
   2ab60:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ab64:	mov	r0, r8
   2ab68:	mov	r3, r7
   2ab6c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ab70:	bx	r3
   2ab74:	ldr	r3, [r0, #8]
   2ab78:	ldr	r0, [r3, #12]
   2ab7c:	bx	lr
   2ab80:	cmp	r0, #0
   2ab84:	ldrhne	r0, [r0, #84]	; 0x54
   2ab88:	bx	lr
   2ab8c:	push	{r4, r5, r6, r7, r8, lr}
   2ab90:	mov	r4, r1
   2ab94:	mov	r6, r0
   2ab98:	mov	r7, r2
   2ab9c:	mov	r8, r3
   2aba0:	ldr	r5, [r0]
   2aba4:	bl	2ab80 <fputs@plt+0x19a6c>
   2aba8:	cmp	r4, #0
   2abac:	cmpge	r0, r4
   2abb0:	ble	2abe0 <fputs@plt+0x19acc>
   2abb4:	mla	r0, r8, r0, r4
   2abb8:	ldr	r3, [r6, #16]
   2abbc:	add	r0, r0, r0, lsl #2
   2abc0:	add	r0, r3, r0, lsl #3
   2abc4:	blx	r7
   2abc8:	ldrb	r3, [r5, #69]	; 0x45
   2abcc:	cmp	r3, #0
   2abd0:	popeq	{r4, r5, r6, r7, r8, pc}
   2abd4:	ldr	r3, [r5, #164]	; 0xa4
   2abd8:	cmp	r3, #0
   2abdc:	beq	2abe8 <fputs@plt+0x19ad4>
   2abe0:	mov	r0, #0
   2abe4:	pop	{r4, r5, r6, r7, r8, pc}
   2abe8:	ldr	r2, [r5, #256]	; 0x100
   2abec:	mov	r0, r3
   2abf0:	sub	r2, r2, #1
   2abf4:	strb	r3, [r5, #69]	; 0x45
   2abf8:	str	r3, [r5, #248]	; 0xf8
   2abfc:	str	r2, [r5, #256]	; 0x100
   2ac00:	pop	{r4, r5, r6, r7, r8, pc}
   2ac04:	cmp	r0, #0
   2ac08:	bxeq	lr
   2ac0c:	ldr	r3, [r0, #20]
   2ac10:	cmp	r3, #0
   2ac14:	ldrhne	r0, [r0, #84]	; 0x54
   2ac18:	moveq	r0, r3
   2ac1c:	bx	lr
   2ac20:	push	{r4, lr}
   2ac24:	vpush	{d8}
   2ac28:	mov	r4, r0
   2ac2c:	bl	22b24 <fputs@plt+0x11a10>
   2ac30:	bl	2a844 <fputs@plt+0x19730>
   2ac34:	mov	r0, r4
   2ac38:	vmov.f64	d8, d0
   2ac3c:	bl	22acc <fputs@plt+0x119b8>
   2ac40:	vmov.f64	d0, d8
   2ac44:	vpop	{d8}
   2ac48:	pop	{r4, pc}
   2ac4c:	push	{r4, r5, r6, lr}
   2ac50:	mov	r5, r0
   2ac54:	bl	22b24 <fputs@plt+0x11a10>
   2ac58:	bl	2a848 <fputs@plt+0x19734>
   2ac5c:	mov	r4, r0
   2ac60:	mov	r0, r5
   2ac64:	bl	22acc <fputs@plt+0x119b8>
   2ac68:	mov	r0, r4
   2ac6c:	pop	{r4, r5, r6, pc}
   2ac70:	push	{r4, r5, r6, lr}
   2ac74:	mov	r6, r0
   2ac78:	bl	22b24 <fputs@plt+0x11a10>
   2ac7c:	bl	2a854 <fputs@plt+0x19740>
   2ac80:	mov	r4, r0
   2ac84:	mov	r5, r1
   2ac88:	mov	r0, r6
   2ac8c:	bl	22acc <fputs@plt+0x119b8>
   2ac90:	mov	r0, r4
   2ac94:	mov	r1, r5
   2ac98:	pop	{r4, r5, r6, pc}
   2ac9c:	push	{r4, r5, r6, lr}
   2aca0:	mov	r5, r0
   2aca4:	bl	22b24 <fputs@plt+0x11a10>
   2aca8:	ldrh	r3, [r0, #8]
   2acac:	mov	r4, r0
   2acb0:	tst	r3, #2048	; 0x800
   2acb4:	bicne	r3, r3, #2048	; 0x800
   2acb8:	orrne	r3, r3, #4096	; 0x1000
   2acbc:	strhne	r3, [r0, #8]
   2acc0:	mov	r0, r5
   2acc4:	bl	22acc <fputs@plt+0x119b8>
   2acc8:	mov	r0, r4
   2accc:	pop	{r4, r5, r6, pc}
   2acd0:	push	{r4, r5, r6, lr}
   2acd4:	mov	r5, r0
   2acd8:	bl	22b24 <fputs@plt+0x11a10>
   2acdc:	bl	2a898 <fputs@plt+0x19784>
   2ace0:	mov	r4, r0
   2ace4:	mov	r0, r5
   2ace8:	bl	22acc <fputs@plt+0x119b8>
   2acec:	mov	r0, r4
   2acf0:	pop	{r4, r5, r6, pc}
   2acf4:	ldr	r2, [pc, #16]	; 2ad0c <fputs@plt+0x19bf8>
   2acf8:	ldr	ip, [pc, #16]	; 2ad10 <fputs@plt+0x19bfc>
   2acfc:	add	r2, pc, r2
   2ad00:	mov	r3, #0
   2ad04:	ldr	r2, [r2, ip]
   2ad08:	b	2ab8c <fputs@plt+0x19a78>
   2ad0c:	strdeq	pc, [r7], -ip
   2ad10:	andeq	r0, r0, ip, lsl r1
   2ad14:	ldr	r2, [pc, #16]	; 2ad2c <fputs@plt+0x19c18>
   2ad18:	ldr	ip, [pc, #16]	; 2ad30 <fputs@plt+0x19c1c>
   2ad1c:	add	r2, pc, r2
   2ad20:	mov	r3, #0
   2ad24:	ldr	r2, [r2, ip]
   2ad28:	b	2ab8c <fputs@plt+0x19a78>
   2ad2c:	ldrdeq	pc, [r7], -ip
   2ad30:	andeq	r0, r0, r4, lsr r1
   2ad34:	ldr	r2, [pc, #16]	; 2ad4c <fputs@plt+0x19c38>
   2ad38:	ldr	ip, [pc, #16]	; 2ad50 <fputs@plt+0x19c3c>
   2ad3c:	add	r2, pc, r2
   2ad40:	mov	r3, #1
   2ad44:	ldr	r2, [r2, ip]
   2ad48:	b	2ab8c <fputs@plt+0x19a78>
   2ad4c:			; <UNDEFINED> instruction: 0x0007f2bc
   2ad50:	andeq	r0, r0, ip, lsl r1
   2ad54:	ldr	r2, [pc, #16]	; 2ad6c <fputs@plt+0x19c58>
   2ad58:	ldr	ip, [pc, #16]	; 2ad70 <fputs@plt+0x19c5c>
   2ad5c:	add	r2, pc, r2
   2ad60:	mov	r3, #1
   2ad64:	ldr	r2, [r2, ip]
   2ad68:	b	2ab8c <fputs@plt+0x19a78>
   2ad6c:	muleq	r7, ip, r2
   2ad70:	andeq	r0, r0, r4, lsr r1
   2ad74:	cmp	r0, #0
   2ad78:	ldrshne	r0, [r0, #68]	; 0x44
   2ad7c:	bx	lr
   2ad80:	cmp	r0, #0
   2ad84:	cmpne	r1, #0
   2ad88:	ble	2ada8 <fputs@plt+0x19c94>
   2ad8c:	ldrsh	r2, [r0, #70]	; 0x46
   2ad90:	cmp	r1, r2
   2ad94:	bgt	2ada8 <fputs@plt+0x19c94>
   2ad98:	ldr	r3, [r0, #64]	; 0x40
   2ad9c:	sub	r1, r1, #-1073741823	; 0xc0000001
   2ada0:	ldr	r0, [r3, r1, lsl #2]
   2ada4:	bx	lr
   2ada8:	mov	r0, #0
   2adac:	bx	lr
   2adb0:	push	{r4, r5, r6, lr}
   2adb4:	subs	r4, r1, #0
   2adb8:	mov	r5, r0
   2adbc:	beq	2addc <fputs@plt+0x19cc8>
   2adc0:	mov	r0, r4
   2adc4:	bl	10f58 <strlen@plt>
   2adc8:	mov	r1, r4
   2adcc:	bic	r2, r0, #-1073741824	; 0xc0000000
   2add0:	mov	r0, r5
   2add4:	pop	{r4, r5, r6, lr}
   2add8:	b	1c690 <fputs@plt+0xb57c>
   2addc:	mov	r2, r4
   2ade0:	mov	r1, r4
   2ade4:	mov	r0, r5
   2ade8:	pop	{r4, r5, r6, lr}
   2adec:	b	1c690 <fputs@plt+0xb57c>
   2adf0:	ldrsh	r3, [r0, #68]	; 0x44
   2adf4:	ldrsh	r2, [r1, #68]	; 0x44
   2adf8:	cmp	r2, r3
   2adfc:	beq	2ae08 <fputs@plt+0x19cf4>
   2ae00:	mov	r0, #1
   2ae04:	bx	lr
   2ae08:	ldrsb	r2, [r1, #89]	; 0x59
   2ae0c:	cmp	r2, #0
   2ae10:	blt	2ae6c <fputs@plt+0x19d58>
   2ae14:	ldrsb	r2, [r0, #89]	; 0x59
   2ae18:	cmp	r2, #0
   2ae1c:	blt	2ae8c <fputs@plt+0x19d78>
   2ae20:	cmp	r3, #0
   2ae24:	ble	2aea4 <fputs@plt+0x19d90>
   2ae28:	push	{r4, r5, r6, r7, r8, lr}
   2ae2c:	mov	r4, #0
   2ae30:	mov	r7, r1
   2ae34:	mov	r6, r0
   2ae38:	mov	r5, r4
   2ae3c:	ldr	r1, [r6, #60]	; 0x3c
   2ae40:	ldr	r0, [r7, #60]	; 0x3c
   2ae44:	add	r1, r1, r4
   2ae48:	add	r0, r0, r4
   2ae4c:	bl	22988 <fputs@plt+0x11874>
   2ae50:	ldrsh	r3, [r6, #68]	; 0x44
   2ae54:	add	r5, r5, #1
   2ae58:	add	r4, r4, #40	; 0x28
   2ae5c:	cmp	r5, r3
   2ae60:	blt	2ae3c <fputs@plt+0x19d28>
   2ae64:	mov	r0, #0
   2ae68:	pop	{r4, r5, r6, r7, r8, pc}
   2ae6c:	ldr	r2, [r1, #188]	; 0xbc
   2ae70:	cmp	r2, #0
   2ae74:	ldrbne	r2, [r1, #87]	; 0x57
   2ae78:	orrne	r2, r2, #1
   2ae7c:	strbne	r2, [r1, #87]	; 0x57
   2ae80:	ldrsb	r2, [r0, #89]	; 0x59
   2ae84:	cmp	r2, #0
   2ae88:	bge	2ae20 <fputs@plt+0x19d0c>
   2ae8c:	ldr	r2, [r0, #188]	; 0xbc
   2ae90:	cmp	r2, #0
   2ae94:	ldrbne	r2, [r0, #87]	; 0x57
   2ae98:	orrne	r2, r2, #1
   2ae9c:	strbne	r2, [r0, #87]	; 0x57
   2aea0:	b	2ae20 <fputs@plt+0x19d0c>
   2aea4:	mov	r0, #0
   2aea8:	bx	lr
   2aeac:	cmp	r0, #0
   2aeb0:	ldrne	r0, [r0]
   2aeb4:	bx	lr
   2aeb8:	cmp	r0, #0
   2aebc:	ldrbne	r0, [r0, #89]	; 0x59
   2aec0:	lsrne	r0, r0, #5
   2aec4:	andne	r0, r0, #1
   2aec8:	moveq	r0, #1
   2aecc:	bx	lr
   2aed0:	cmp	r0, #0
   2aed4:	bxeq	lr
   2aed8:	ldr	r3, [r0, #76]	; 0x4c
   2aedc:	cmp	r3, #0
   2aee0:	ldrge	r0, [r0, #40]	; 0x28
   2aee4:	ldrge	r3, [pc, #16]	; 2aefc <fputs@plt+0x19de8>
   2aee8:	subge	r0, r0, r3
   2aeec:	clzge	r0, r0
   2aef0:	lsrge	r0, r0, #5
   2aef4:	movlt	r0, #0
   2aef8:	bx	lr
   2aefc:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   2af00:	cmp	r1, #0
   2af04:	ldreq	r0, [r0, #4]
   2af08:	ldrne	r0, [r1, #52]	; 0x34
   2af0c:	bx	lr
   2af10:	add	r1, r0, r1, lsl #2
   2af14:	cmp	r2, #0
   2af18:	movne	r3, #0
   2af1c:	ldr	r0, [r1, #108]	; 0x6c
   2af20:	strne	r3, [r1, #108]	; 0x6c
   2af24:	bx	lr
   2af28:	push	{r4, lr}
   2af2c:	mov	r4, r0
   2af30:	bl	2a898 <fputs@plt+0x19784>
   2af34:	cmp	r0, #3
   2af38:	popne	{r4, pc}
   2af3c:	mov	r0, r4
   2af40:	mov	r1, #0
   2af44:	bl	185d4 <fputs@plt+0x74c0>
   2af48:	mov	r0, r4
   2af4c:	pop	{r4, lr}
   2af50:	b	2a898 <fputs@plt+0x19784>
   2af54:	cmp	r0, #0
   2af58:	bxeq	lr
   2af5c:	ldr	r3, [r0, #20]
   2af60:	cmp	r3, #0
   2af64:	ldrne	r0, [r0, #4]
   2af68:	moveq	r0, r3
   2af6c:	bx	lr
   2af70:	ldr	r3, [r0, #4]
   2af74:	str	r1, [r0, #296]	; 0x128
   2af78:	cmp	r3, #0
   2af7c:	str	r2, [r0, #300]	; 0x12c
   2af80:	beq	2af9c <fputs@plt+0x19e88>
   2af84:	ldrb	r2, [r3, #87]	; 0x57
   2af88:	orr	r2, r2, #1
   2af8c:	strb	r2, [r3, #87]	; 0x57
   2af90:	ldr	r3, [r3, #52]	; 0x34
   2af94:	cmp	r3, #0
   2af98:	bne	2af84 <fputs@plt+0x19e70>
   2af9c:	mov	r0, #0
   2afa0:	bx	lr
   2afa4:	ldr	r2, [pc, #32]	; 2afcc <fputs@plt+0x19eb8>
   2afa8:	push	{r4, lr}
   2afac:	add	r2, pc, r2
   2afb0:	add	r2, r2, #2528	; 0x9e0
   2afb4:	mov	r3, #91	; 0x5b
   2afb8:	add	r2, r2, #12
   2afbc:	bl	19580 <fputs@plt+0x846c>
   2afc0:	clz	r0, r0
   2afc4:	lsr	r0, r0, #5
   2afc8:	pop	{r4, pc}
   2afcc:	andeq	r5, r6, r4, lsl ip
   2afd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2afd4:	mov	r4, r0
   2afd8:	ldrb	ip, [r0]
   2afdc:	sub	sp, sp, #12
   2afe0:	mov	r5, r3
   2afe4:	cmp	ip, #0
   2afe8:	cmpne	r1, #0
   2afec:	movgt	r6, #0
   2aff0:	movgt	r7, r1
   2aff4:	subgt	r8, r2, #2
   2aff8:	movgt	r9, r6
   2affc:	ble	2b058 <fputs@plt+0x19f44>
   2b000:	sub	r3, ip, #48	; 0x30
   2b004:	cmp	r3, #9
   2b008:	mov	r0, r9
   2b00c:	bhi	2b02c <fputs@plt+0x19f18>
   2b010:	add	r0, r0, r0, lsl #2
   2b014:	add	r0, ip, r0, lsl #1
   2b018:	ldrb	ip, [r4, #1]!
   2b01c:	sub	r0, r0, #48	; 0x30
   2b020:	sub	r3, ip, #48	; 0x30
   2b024:	cmp	r3, #9
   2b028:	bls	2b010 <fputs@plt+0x19efc>
   2b02c:	mov	r1, r9
   2b030:	bl	174f8 <fputs@plt+0x63e4>
   2b034:	add	r6, r6, #1
   2b038:	strh	r0, [r8, #2]!
   2b03c:	ldrb	ip, [r4]
   2b040:	cmp	ip, #32
   2b044:	ldrbeq	ip, [r4, #1]
   2b048:	addeq	r4, r4, #1
   2b04c:	cmp	ip, #0
   2b050:	cmpne	r6, r7
   2b054:	blt	2b000 <fputs@plt+0x19eec>
   2b058:	ldrb	r3, [r5, #55]	; 0x37
   2b05c:	ldr	r6, [pc, #244]	; 2b158 <fputs@plt+0x1a044>
   2b060:	ldr	r7, [pc, #244]	; 2b15c <fputs@plt+0x1a048>
   2b064:	and	r3, r3, #187	; 0xbb
   2b068:	strb	r3, [r5, #55]	; 0x37
   2b06c:	ldr	r9, [pc, #236]	; 2b160 <fputs@plt+0x1a04c>
   2b070:	ldrb	r3, [r4]
   2b074:	mov	fp, #0
   2b078:	add	r6, pc, r6
   2b07c:	add	r7, pc, r7
   2b080:	add	r9, pc, r9
   2b084:	mov	sl, fp
   2b088:	add	r8, sp, #4
   2b08c:	cmp	r3, #0
   2b090:	beq	2b0e8 <fputs@plt+0x19fd4>
   2b094:	mov	r1, r4
   2b098:	mov	r0, r6
   2b09c:	bl	2afa4 <fputs@plt+0x19e90>
   2b0a0:	cmp	r0, #0
   2b0a4:	bne	2b0f0 <fputs@plt+0x19fdc>
   2b0a8:	ldrb	r3, [r5, #55]	; 0x37
   2b0ac:	orr	r3, r3, #4
   2b0b0:	strb	r3, [r5, #55]	; 0x37
   2b0b4:	ldrb	r3, [r4]
   2b0b8:	tst	r3, #223	; 0xdf
   2b0bc:	beq	2b0d8 <fputs@plt+0x19fc4>
   2b0c0:	ldrb	r3, [r4, #1]!
   2b0c4:	tst	r3, #223	; 0xdf
   2b0c8:	bne	2b0c0 <fputs@plt+0x19fac>
   2b0cc:	cmp	r3, #32
   2b0d0:	bne	2b08c <fputs@plt+0x19f78>
   2b0d4:	ldrb	r3, [r4, #1]!
   2b0d8:	cmp	r3, #32
   2b0dc:	beq	2b0d4 <fputs@plt+0x19fc0>
   2b0e0:	cmp	r3, #0
   2b0e4:	bne	2b094 <fputs@plt+0x19f80>
   2b0e8:	add	sp, sp, #12
   2b0ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b0f0:	mov	r1, r4
   2b0f4:	mov	r0, r7
   2b0f8:	bl	2afa4 <fputs@plt+0x19e90>
   2b0fc:	subs	r3, r0, #0
   2b100:	bne	2b12c <fputs@plt+0x1a018>
   2b104:	adds	r0, r4, #3
   2b108:	str	r3, [sp, #4]
   2b10c:	beq	2b14c <fputs@plt+0x1a038>
   2b110:	mov	r1, r8
   2b114:	bl	170c0 <fputs@plt+0x5fac>
   2b118:	ldr	r0, [sp, #4]
   2b11c:	asr	r1, r0, #31
   2b120:	bl	174f8 <fputs@plt+0x63e4>
   2b124:	strh	r0, [r5, #48]	; 0x30
   2b128:	b	2b0b4 <fputs@plt+0x19fa0>
   2b12c:	mov	r1, r4
   2b130:	mov	r0, r9
   2b134:	bl	2afa4 <fputs@plt+0x19e90>
   2b138:	cmp	r0, #0
   2b13c:	ldrbeq	r3, [r5, #55]	; 0x37
   2b140:	orreq	r3, r3, #64	; 0x40
   2b144:	strbeq	r3, [r5, #55]	; 0x37
   2b148:	b	2b0b4 <fputs@plt+0x19fa0>
   2b14c:	mov	r0, fp
   2b150:	mov	r1, sl
   2b154:	b	2b120 <fputs@plt+0x1a00c>
   2b158:	andeq	r8, r6, r0, lsr #21
   2b15c:	andeq	r8, r6, r8, lsr #21
   2b160:			; <UNDEFINED> instruction: 0x00068ab0
   2b164:	push	{r4, r5, r6, lr}
   2b168:	subs	r5, r2, #0
   2b16c:	sub	sp, sp, #56	; 0x38
   2b170:	beq	2b224 <fputs@plt+0x1a110>
   2b174:	ldr	r1, [r5]
   2b178:	cmp	r1, #0
   2b17c:	beq	2b224 <fputs@plt+0x1a110>
   2b180:	ldr	r3, [r5, #8]
   2b184:	cmp	r3, #0
   2b188:	beq	2b224 <fputs@plt+0x1a110>
   2b18c:	mov	r4, r0
   2b190:	ldm	r0, {r0, r2}
   2b194:	bl	18cb0 <fputs@plt+0x7b9c>
   2b198:	subs	r6, r0, #0
   2b19c:	beq	2b224 <fputs@plt+0x1a110>
   2b1a0:	ldr	r1, [r5, #4]
   2b1a4:	cmp	r1, #0
   2b1a8:	beq	2b230 <fputs@plt+0x1a11c>
   2b1ac:	ldr	r0, [r5]
   2b1b0:	bl	2a2a0 <fputs@plt+0x1918c>
   2b1b4:	cmp	r0, #0
   2b1b8:	bne	2b25c <fputs@plt+0x1a148>
   2b1bc:	ldr	r4, [r6, #8]
   2b1c0:	cmp	r4, #0
   2b1c4:	bne	2b1d8 <fputs@plt+0x1a0c4>
   2b1c8:	b	2b230 <fputs@plt+0x1a11c>
   2b1cc:	ldr	r4, [r4, #20]
   2b1d0:	cmp	r4, #0
   2b1d4:	beq	2b230 <fputs@plt+0x1a11c>
   2b1d8:	ldrb	r3, [r4, #55]	; 0x37
   2b1dc:	and	r3, r3, #3
   2b1e0:	cmp	r3, #2
   2b1e4:	bne	2b1cc <fputs@plt+0x1a0b8>
   2b1e8:	ldr	r2, [r5, #8]
   2b1ec:	ldrb	r3, [r4, #55]	; 0x37
   2b1f0:	ldrh	r1, [r4, #50]	; 0x32
   2b1f4:	mov	r0, r2
   2b1f8:	bic	r3, r3, #4
   2b1fc:	strb	r3, [r4, #55]	; 0x37
   2b200:	add	r1, r1, #1
   2b204:	mov	r3, r4
   2b208:	ldr	r2, [r4, #8]
   2b20c:	bl	2afd0 <fputs@plt+0x19ebc>
   2b210:	ldr	r3, [r4, #36]	; 0x24
   2b214:	cmp	r3, #0
   2b218:	ldreq	r3, [r4, #8]
   2b21c:	ldrsheq	r3, [r3]
   2b220:	strheq	r3, [r6, #38]	; 0x26
   2b224:	mov	r0, #0
   2b228:	add	sp, sp, #56	; 0x38
   2b22c:	pop	{r4, r5, r6, pc}
   2b230:	ldr	r2, [r5, #8]
   2b234:	ldrh	ip, [r6, #40]	; 0x28
   2b238:	mov	r0, r2
   2b23c:	mov	r3, sp
   2b240:	add	r2, r6, #38	; 0x26
   2b244:	mov	r1, #1
   2b248:	strh	ip, [sp, #48]	; 0x30
   2b24c:	bl	2afd0 <fputs@plt+0x19ebc>
   2b250:	ldrh	r3, [sp, #48]	; 0x30
   2b254:	strh	r3, [r6, #40]	; 0x28
   2b258:	b	2b224 <fputs@plt+0x1a110>
   2b25c:	ldm	r4, {r0, r2}
   2b260:	ldr	r1, [r5, #4]
   2b264:	bl	18de4 <fputs@plt+0x7cd0>
   2b268:	ldr	r2, [r5, #8]
   2b26c:	subs	r4, r0, #0
   2b270:	bne	2b1ec <fputs@plt+0x1a0d8>
   2b274:	b	2b234 <fputs@plt+0x1a120>
   2b278:	ldr	ip, [pc, #28]	; 2b29c <fputs@plt+0x1a188>
   2b27c:	mov	r3, r2
   2b280:	add	ip, pc, ip
   2b284:	push	{r4, lr}
   2b288:	add	r2, ip, #2544	; 0x9f0
   2b28c:	bl	19580 <fputs@plt+0x846c>
   2b290:	clz	r0, r0
   2b294:	lsr	r0, r0, #5
   2b298:	pop	{r4, pc}
   2b29c:	andeq	r5, r6, r0, asr #18
   2b2a0:	ldr	r1, [pc, #120]	; 2b320 <fputs@plt+0x1a20c>
   2b2a4:	push	{r4, lr}
   2b2a8:	add	r1, pc, r1
   2b2ac:	ldr	r3, [r1, #336]	; 0x150
   2b2b0:	sub	lr, r3, #1
   2b2b4:	cmp	lr, #0
   2b2b8:	blt	2b2fc <fputs@plt+0x1a1e8>
   2b2bc:	ldr	r4, [r1, #340]	; 0x154
   2b2c0:	add	r1, r4, lr, lsl #2
   2b2c4:	ldr	ip, [r4, lr, lsl #2]
   2b2c8:	cmp	r0, ip
   2b2cc:	subne	r3, r3, #2
   2b2d0:	movne	r2, lr
   2b2d4:	addne	r3, r4, r3, lsl #2
   2b2d8:	bne	2b2f0 <fputs@plt+0x1a1dc>
   2b2dc:	b	2b304 <fputs@plt+0x1a1f0>
   2b2e0:	ldr	ip, [r1]
   2b2e4:	sub	r3, r3, #4
   2b2e8:	cmp	ip, r0
   2b2ec:	beq	2b304 <fputs@plt+0x1a1f0>
   2b2f0:	subs	r2, r2, #1
   2b2f4:	mov	r1, r3
   2b2f8:	bcs	2b2e0 <fputs@plt+0x1a1cc>
   2b2fc:	mov	r0, #0
   2b300:	pop	{r4, pc}
   2b304:	ldr	r3, [pc, #24]	; 2b324 <fputs@plt+0x1a210>
   2b308:	ldr	r2, [r4, lr, lsl #2]
   2b30c:	add	r3, pc, r3
   2b310:	mov	r0, #1
   2b314:	str	r2, [r1]
   2b318:	str	lr, [r3, #336]	; 0x150
   2b31c:	pop	{r4, pc}
   2b320:	andeq	r3, r8, r0, lsr #11
   2b324:	andeq	r3, r8, ip, lsr r5
   2b328:	cmp	r0, #0
   2b32c:	bxeq	lr
   2b330:	push	{r4, r5, r6, r7, r8, lr}
   2b334:	sub	r7, r0, #4
   2b338:	ldr	r6, [r0, #-4]
   2b33c:	cmp	r6, #1
   2b340:	movgt	r5, r7
   2b344:	movgt	r4, #1
   2b348:	ble	2b368 <fputs@plt+0x1a254>
   2b34c:	ldr	r3, [r5, #4]!
   2b350:	add	r4, r4, #1
   2b354:	subs	r0, r3, #0
   2b358:	beq	2b360 <fputs@plt+0x1a24c>
   2b35c:	bl	1cd68 <fputs@plt+0xbc54>
   2b360:	cmp	r6, r4
   2b364:	bne	2b34c <fputs@plt+0x1a238>
   2b368:	mov	r0, r7
   2b36c:	pop	{r4, r5, r6, r7, r8, lr}
   2b370:	b	1cd68 <fputs@plt+0xbc54>
   2b374:	ldrb	r2, [r0, #74]	; 0x4a
   2b378:	ldr	r3, [pc, #12]	; 2b38c <fputs@plt+0x1a278>
   2b37c:	add	r3, pc, r3
   2b380:	add	r3, r3, r2
   2b384:	ldrb	r0, [r3, #2547]	; 0x9f3
   2b388:	bx	lr
   2b38c:	andeq	r5, r6, r4, asr #16
   2b390:	ldrb	r1, [r0]
   2b394:	cmp	r1, #0
   2b398:	beq	2b944 <fputs@plt+0x1a830>
   2b39c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b3a0:	mov	r4, r0
   2b3a4:	ldr	r7, [pc, #1440]	; 2b94c <fputs@plt+0x1a838>
   2b3a8:	ldr	r6, [pc, #1440]	; 2b950 <fputs@plt+0x1a83c>
   2b3ac:	ldr	fp, [pc, #1440]	; 2b954 <fputs@plt+0x1a840>
   2b3b0:	ldr	sl, [pc, #1440]	; 2b958 <fputs@plt+0x1a844>
   2b3b4:	ldr	r9, [pc, #1440]	; 2b95c <fputs@plt+0x1a848>
   2b3b8:	ldr	r8, [pc, #1440]	; 2b960 <fputs@plt+0x1a84c>
   2b3bc:	sub	sp, sp, #12
   2b3c0:	add	r7, pc, r7
   2b3c4:	add	r6, pc, r6
   2b3c8:	add	fp, pc, fp
   2b3cc:	add	sl, pc, sl
   2b3d0:	add	r9, pc, r9
   2b3d4:	add	r8, pc, r8
   2b3d8:	mov	r5, #0
   2b3dc:	sub	r3, r1, #9
   2b3e0:	cmp	r3, #87	; 0x57
   2b3e4:	addls	pc, pc, r3, lsl #2
   2b3e8:	b	2b678 <fputs@plt+0x1a564>
   2b3ec:	b	2b558 <fputs@plt+0x1a444>
   2b3f0:	b	2b558 <fputs@plt+0x1a444>
   2b3f4:	b	2b678 <fputs@plt+0x1a564>
   2b3f8:	b	2b558 <fputs@plt+0x1a444>
   2b3fc:	b	2b558 <fputs@plt+0x1a444>
   2b400:	b	2b678 <fputs@plt+0x1a564>
   2b404:	b	2b678 <fputs@plt+0x1a564>
   2b408:	b	2b678 <fputs@plt+0x1a564>
   2b40c:	b	2b678 <fputs@plt+0x1a564>
   2b410:	b	2b678 <fputs@plt+0x1a564>
   2b414:	b	2b678 <fputs@plt+0x1a564>
   2b418:	b	2b678 <fputs@plt+0x1a564>
   2b41c:	b	2b678 <fputs@plt+0x1a564>
   2b420:	b	2b678 <fputs@plt+0x1a564>
   2b424:	b	2b678 <fputs@plt+0x1a564>
   2b428:	b	2b678 <fputs@plt+0x1a564>
   2b42c:	b	2b678 <fputs@plt+0x1a564>
   2b430:	b	2b678 <fputs@plt+0x1a564>
   2b434:	b	2b678 <fputs@plt+0x1a564>
   2b438:	b	2b678 <fputs@plt+0x1a564>
   2b43c:	b	2b678 <fputs@plt+0x1a564>
   2b440:	b	2b678 <fputs@plt+0x1a564>
   2b444:	b	2b678 <fputs@plt+0x1a564>
   2b448:	b	2b558 <fputs@plt+0x1a444>
   2b44c:	b	2b678 <fputs@plt+0x1a564>
   2b450:	b	2b5ec <fputs@plt+0x1a4d8>
   2b454:	b	2b678 <fputs@plt+0x1a564>
   2b458:	b	2b678 <fputs@plt+0x1a564>
   2b45c:	b	2b678 <fputs@plt+0x1a564>
   2b460:	b	2b678 <fputs@plt+0x1a564>
   2b464:	b	2b5ec <fputs@plt+0x1a4d8>
   2b468:	b	2b678 <fputs@plt+0x1a564>
   2b46c:	b	2b678 <fputs@plt+0x1a564>
   2b470:	b	2b678 <fputs@plt+0x1a564>
   2b474:	b	2b678 <fputs@plt+0x1a564>
   2b478:	b	2b678 <fputs@plt+0x1a564>
   2b47c:	b	2b5d8 <fputs@plt+0x1a4c4>
   2b480:	b	2b678 <fputs@plt+0x1a564>
   2b484:	b	2b628 <fputs@plt+0x1a514>
   2b488:	b	2b678 <fputs@plt+0x1a564>
   2b48c:	b	2b678 <fputs@plt+0x1a564>
   2b490:	b	2b678 <fputs@plt+0x1a564>
   2b494:	b	2b678 <fputs@plt+0x1a564>
   2b498:	b	2b678 <fputs@plt+0x1a564>
   2b49c:	b	2b678 <fputs@plt+0x1a564>
   2b4a0:	b	2b678 <fputs@plt+0x1a564>
   2b4a4:	b	2b678 <fputs@plt+0x1a564>
   2b4a8:	b	2b678 <fputs@plt+0x1a564>
   2b4ac:	b	2b678 <fputs@plt+0x1a564>
   2b4b0:	b	2b678 <fputs@plt+0x1a564>
   2b4b4:	b	2b5cc <fputs@plt+0x1a4b8>
   2b4b8:	b	2b678 <fputs@plt+0x1a564>
   2b4bc:	b	2b678 <fputs@plt+0x1a564>
   2b4c0:	b	2b678 <fputs@plt+0x1a564>
   2b4c4:	b	2b678 <fputs@plt+0x1a564>
   2b4c8:	b	2b678 <fputs@plt+0x1a564>
   2b4cc:	b	2b678 <fputs@plt+0x1a564>
   2b4d0:	b	2b678 <fputs@plt+0x1a564>
   2b4d4:	b	2b678 <fputs@plt+0x1a564>
   2b4d8:	b	2b678 <fputs@plt+0x1a564>
   2b4dc:	b	2b678 <fputs@plt+0x1a564>
   2b4e0:	b	2b678 <fputs@plt+0x1a564>
   2b4e4:	b	2b678 <fputs@plt+0x1a564>
   2b4e8:	b	2b678 <fputs@plt+0x1a564>
   2b4ec:	b	2b678 <fputs@plt+0x1a564>
   2b4f0:	b	2b678 <fputs@plt+0x1a564>
   2b4f4:	b	2b678 <fputs@plt+0x1a564>
   2b4f8:	b	2b678 <fputs@plt+0x1a564>
   2b4fc:	b	2b678 <fputs@plt+0x1a564>
   2b500:	b	2b678 <fputs@plt+0x1a564>
   2b504:	b	2b678 <fputs@plt+0x1a564>
   2b508:	b	2b678 <fputs@plt+0x1a564>
   2b50c:	b	2b678 <fputs@plt+0x1a564>
   2b510:	b	2b678 <fputs@plt+0x1a564>
   2b514:	b	2b678 <fputs@plt+0x1a564>
   2b518:	b	2b678 <fputs@plt+0x1a564>
   2b51c:	b	2b678 <fputs@plt+0x1a564>
   2b520:	b	2b678 <fputs@plt+0x1a564>
   2b524:	b	2b678 <fputs@plt+0x1a564>
   2b528:	b	2b678 <fputs@plt+0x1a564>
   2b52c:	b	2b678 <fputs@plt+0x1a564>
   2b530:	b	2b678 <fputs@plt+0x1a564>
   2b534:	b	2b594 <fputs@plt+0x1a480>
   2b538:	b	2b678 <fputs@plt+0x1a564>
   2b53c:	b	2b678 <fputs@plt+0x1a564>
   2b540:	b	2b678 <fputs@plt+0x1a564>
   2b544:	b	2b678 <fputs@plt+0x1a564>
   2b548:	b	2b5ec <fputs@plt+0x1a4d8>
   2b54c:	mov	r1, r3
   2b550:	cmp	r1, #0
   2b554:	beq	2b580 <fputs@plt+0x1a46c>
   2b558:	ldrb	r1, [r4, #1]
   2b55c:	mov	r2, #1
   2b560:	ldr	r0, [pc, #1020]	; 2b964 <fputs@plt+0x1a850>
   2b564:	cmp	r1, #0
   2b568:	add	r0, pc, r0
   2b56c:	add	r0, r0, r5, lsl #3
   2b570:	add	r0, r0, r2
   2b574:	add	r4, r4, #1
   2b578:	ldrb	r5, [r0, #2556]	; 0x9fc
   2b57c:	bne	2b3dc <fputs@plt+0x1a2c8>
   2b580:	sub	r0, r5, #1
   2b584:	clz	r0, r0
   2b588:	lsr	r0, r0, #5
   2b58c:	add	sp, sp, #12
   2b590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b594:	ldrb	r3, [r4, #1]
   2b598:	add	r4, r4, #1
   2b59c:	cmp	r3, #93	; 0x5d
   2b5a0:	cmpne	r3, #0
   2b5a4:	beq	2b5b8 <fputs@plt+0x1a4a4>
   2b5a8:	ldrb	r3, [r4, #1]!
   2b5ac:	cmp	r3, #0
   2b5b0:	cmpne	r3, #93	; 0x5d
   2b5b4:	bne	2b5a8 <fputs@plt+0x1a494>
   2b5b8:	cmp	r3, #0
   2b5bc:	beq	2b8c8 <fputs@plt+0x1a7b4>
   2b5c0:	ldrb	r1, [r4, #1]
   2b5c4:	mov	r2, #2
   2b5c8:	b	2b560 <fputs@plt+0x1a44c>
   2b5cc:	ldrb	r1, [r4, #1]
   2b5d0:	mov	r2, #0
   2b5d4:	b	2b560 <fputs@plt+0x1a44c>
   2b5d8:	ldrb	r1, [r4, #1]
   2b5dc:	cmp	r1, #45	; 0x2d
   2b5e0:	beq	2b820 <fputs@plt+0x1a70c>
   2b5e4:	mov	r2, #2
   2b5e8:	b	2b560 <fputs@plt+0x1a44c>
   2b5ec:	ldrb	r0, [r4, #1]
   2b5f0:	add	r3, r4, #1
   2b5f4:	cmp	r0, #0
   2b5f8:	beq	2b58c <fputs@plt+0x1a478>
   2b5fc:	cmp	r1, r0
   2b600:	bne	2b614 <fputs@plt+0x1a500>
   2b604:	b	2b880 <fputs@plt+0x1a76c>
   2b608:	cmp	r0, r1
   2b60c:	beq	2b814 <fputs@plt+0x1a700>
   2b610:	mov	r3, r4
   2b614:	ldrb	r0, [r3, #1]
   2b618:	add	r4, r3, #1
   2b61c:	cmp	r0, #0
   2b620:	bne	2b608 <fputs@plt+0x1a4f4>
   2b624:	b	2b58c <fputs@plt+0x1a478>
   2b628:	ldrb	r1, [r4, #1]
   2b62c:	cmp	r1, #42	; 0x2a
   2b630:	bne	2b5e4 <fputs@plt+0x1a4d0>
   2b634:	ldrb	r0, [r4, #2]
   2b638:	add	r3, r4, #2
   2b63c:	cmp	r0, #0
   2b640:	bne	2b654 <fputs@plt+0x1a540>
   2b644:	b	2b58c <fputs@plt+0x1a478>
   2b648:	cmp	r0, #0
   2b64c:	add	r3, r3, #1
   2b650:	beq	2b58c <fputs@plt+0x1a478>
   2b654:	cmp	r0, #42	; 0x2a
   2b658:	ldrb	r0, [r3, #1]
   2b65c:	bne	2b648 <fputs@plt+0x1a534>
   2b660:	cmp	r0, #47	; 0x2f
   2b664:	bne	2b648 <fputs@plt+0x1a534>
   2b668:	add	r4, r3, #1
   2b66c:	ldrb	r1, [r3, #2]
   2b670:	mov	r2, #1
   2b674:	b	2b560 <fputs@plt+0x1a44c>
   2b678:	add	r3, r7, r1
   2b67c:	ldrb	r3, [r3, #64]	; 0x40
   2b680:	tst	r3, #70	; 0x46
   2b684:	beq	2b5c0 <fputs@plt+0x1a4ac>
   2b688:	ldrb	r3, [r4, #1]
   2b68c:	add	r3, r7, r3
   2b690:	ldrb	r3, [r3, #64]	; 0x40
   2b694:	tst	r3, #70	; 0x46
   2b698:	beq	2b858 <fputs@plt+0x1a744>
   2b69c:	add	r0, r4, #1
   2b6a0:	mov	r2, #1
   2b6a4:	ldrb	r3, [r0, #1]!
   2b6a8:	add	r2, r2, #1
   2b6ac:	add	r3, r6, r3
   2b6b0:	ldrb	r3, [r3, #64]	; 0x40
   2b6b4:	tst	r3, #70	; 0x46
   2b6b8:	bne	2b6a4 <fputs@plt+0x1a590>
   2b6bc:	sub	r0, r1, #67	; 0x43
   2b6c0:	cmp	r0, #49	; 0x31
   2b6c4:	addls	pc, pc, r0, lsl #2
   2b6c8:	b	2b800 <fputs@plt+0x1a6ec>
   2b6cc:	b	2b7f8 <fputs@plt+0x1a6e4>
   2b6d0:	b	2b800 <fputs@plt+0x1a6ec>
   2b6d4:	b	2b7c0 <fputs@plt+0x1a6ac>
   2b6d8:	b	2b800 <fputs@plt+0x1a6ec>
   2b6dc:	b	2b800 <fputs@plt+0x1a6ec>
   2b6e0:	b	2b800 <fputs@plt+0x1a6ec>
   2b6e4:	b	2b800 <fputs@plt+0x1a6ec>
   2b6e8:	b	2b800 <fputs@plt+0x1a6ec>
   2b6ec:	b	2b800 <fputs@plt+0x1a6ec>
   2b6f0:	b	2b800 <fputs@plt+0x1a6ec>
   2b6f4:	b	2b800 <fputs@plt+0x1a6ec>
   2b6f8:	b	2b800 <fputs@plt+0x1a6ec>
   2b6fc:	b	2b800 <fputs@plt+0x1a6ec>
   2b700:	b	2b800 <fputs@plt+0x1a6ec>
   2b704:	b	2b800 <fputs@plt+0x1a6ec>
   2b708:	b	2b800 <fputs@plt+0x1a6ec>
   2b70c:	b	2b800 <fputs@plt+0x1a6ec>
   2b710:	b	2b794 <fputs@plt+0x1a680>
   2b714:	b	2b800 <fputs@plt+0x1a6ec>
   2b718:	b	2b800 <fputs@plt+0x1a6ec>
   2b71c:	b	2b800 <fputs@plt+0x1a6ec>
   2b720:	b	2b800 <fputs@plt+0x1a6ec>
   2b724:	b	2b800 <fputs@plt+0x1a6ec>
   2b728:	b	2b800 <fputs@plt+0x1a6ec>
   2b72c:	b	2b800 <fputs@plt+0x1a6ec>
   2b730:	b	2b800 <fputs@plt+0x1a6ec>
   2b734:	b	2b800 <fputs@plt+0x1a6ec>
   2b738:	b	2b800 <fputs@plt+0x1a6ec>
   2b73c:	b	2b800 <fputs@plt+0x1a6ec>
   2b740:	b	2b800 <fputs@plt+0x1a6ec>
   2b744:	b	2b800 <fputs@plt+0x1a6ec>
   2b748:	b	2b800 <fputs@plt+0x1a6ec>
   2b74c:	b	2b7f8 <fputs@plt+0x1a6e4>
   2b750:	b	2b800 <fputs@plt+0x1a6ec>
   2b754:	b	2b7c0 <fputs@plt+0x1a6ac>
   2b758:	b	2b800 <fputs@plt+0x1a6ec>
   2b75c:	b	2b800 <fputs@plt+0x1a6ec>
   2b760:	b	2b800 <fputs@plt+0x1a6ec>
   2b764:	b	2b800 <fputs@plt+0x1a6ec>
   2b768:	b	2b800 <fputs@plt+0x1a6ec>
   2b76c:	b	2b800 <fputs@plt+0x1a6ec>
   2b770:	b	2b800 <fputs@plt+0x1a6ec>
   2b774:	b	2b800 <fputs@plt+0x1a6ec>
   2b778:	b	2b800 <fputs@plt+0x1a6ec>
   2b77c:	b	2b800 <fputs@plt+0x1a6ec>
   2b780:	b	2b800 <fputs@plt+0x1a6ec>
   2b784:	b	2b800 <fputs@plt+0x1a6ec>
   2b788:	b	2b800 <fputs@plt+0x1a6ec>
   2b78c:	b	2b800 <fputs@plt+0x1a6ec>
   2b790:	b	2b794 <fputs@plt+0x1a680>
   2b794:	cmp	r2, #7
   2b798:	sub	r3, r2, #1
   2b79c:	beq	2b8d4 <fputs@plt+0x1a7c0>
   2b7a0:	cmp	r2, #4
   2b7a4:	streq	r3, [sp, #4]
   2b7a8:	moveq	r1, r8
   2b7ac:	beq	2b8ac <fputs@plt+0x1a798>
   2b7b0:	cmp	r2, #9
   2b7b4:	beq	2b8a4 <fputs@plt+0x1a790>
   2b7b8:	mov	r2, #2
   2b7bc:	b	2b808 <fputs@plt+0x1a6f4>
   2b7c0:	cmp	r2, #3
   2b7c4:	sub	r3, r2, #1
   2b7c8:	beq	2b8fc <fputs@plt+0x1a7e8>
   2b7cc:	cmp	r2, #7
   2b7d0:	bne	2b7b8 <fputs@plt+0x1a6a4>
   2b7d4:	mov	r1, fp
   2b7d8:	mov	r0, r4
   2b7dc:	str	r3, [sp, #4]
   2b7e0:	bl	2a320 <fputs@plt+0x1920c>
   2b7e4:	ldr	r3, [sp, #4]
   2b7e8:	cmp	r0, #0
   2b7ec:	movne	r2, #2
   2b7f0:	moveq	r2, #3
   2b7f4:	b	2b808 <fputs@plt+0x1a6f4>
   2b7f8:	cmp	r2, #6
   2b7fc:	beq	2b920 <fputs@plt+0x1a80c>
   2b800:	sub	r3, r2, #1
   2b804:	mov	r2, #2
   2b808:	add	r4, r4, r3
   2b80c:	ldrb	r1, [r4, #1]
   2b810:	b	2b560 <fputs@plt+0x1a44c>
   2b814:	ldrb	r1, [r3, #2]
   2b818:	mov	r2, #2
   2b81c:	b	2b560 <fputs@plt+0x1a44c>
   2b820:	ldrb	r3, [r4]
   2b824:	cmp	r3, #10
   2b828:	cmpne	r3, #0
   2b82c:	beq	2b54c <fputs@plt+0x1a438>
   2b830:	add	r3, r4, #1
   2b834:	b	2b83c <fputs@plt+0x1a728>
   2b838:	ldrb	r1, [r3, #1]!
   2b83c:	cmp	r1, #0
   2b840:	cmpne	r1, #10
   2b844:	mov	r4, r3
   2b848:	bne	2b838 <fputs@plt+0x1a724>
   2b84c:	cmp	r1, #0
   2b850:	bne	2b558 <fputs@plt+0x1a444>
   2b854:	b	2b580 <fputs@plt+0x1a46c>
   2b858:	cmp	r1, #84	; 0x54
   2b85c:	beq	2b898 <fputs@plt+0x1a784>
   2b860:	bls	2b890 <fputs@plt+0x1a77c>
   2b864:	cmp	r1, #101	; 0x65
   2b868:	beq	2b898 <fputs@plt+0x1a784>
   2b86c:	cmp	r1, #116	; 0x74
   2b870:	beq	2b898 <fputs@plt+0x1a784>
   2b874:	mov	r2, #2
   2b878:	mov	r3, #0
   2b87c:	b	2b808 <fputs@plt+0x1a6f4>
   2b880:	ldrb	r1, [r4, #2]
   2b884:	mov	r2, #2
   2b888:	mov	r4, r3
   2b88c:	b	2b560 <fputs@plt+0x1a44c>
   2b890:	cmp	r1, #69	; 0x45
   2b894:	bne	2b874 <fputs@plt+0x1a760>
   2b898:	mov	r3, #0
   2b89c:	mov	r2, #2
   2b8a0:	b	2b808 <fputs@plt+0x1a6f4>
   2b8a4:	mov	r1, r9
   2b8a8:	str	r3, [sp, #4]
   2b8ac:	mov	r0, r4
   2b8b0:	bl	2a320 <fputs@plt+0x1920c>
   2b8b4:	ldr	r3, [sp, #4]
   2b8b8:	cmp	r0, #0
   2b8bc:	movne	r2, #2
   2b8c0:	moveq	r2, #5
   2b8c4:	b	2b808 <fputs@plt+0x1a6f4>
   2b8c8:	mov	r0, r3
   2b8cc:	add	sp, sp, #12
   2b8d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b8d4:	ldr	r1, [pc, #140]	; 2b968 <fputs@plt+0x1a854>
   2b8d8:	mov	r0, r4
   2b8dc:	add	r1, pc, r1
   2b8e0:	str	r3, [sp, #4]
   2b8e4:	bl	2a320 <fputs@plt+0x1920c>
   2b8e8:	ldr	r3, [sp, #4]
   2b8ec:	cmp	r0, #0
   2b8f0:	movne	r2, #2
   2b8f4:	moveq	r2, #6
   2b8f8:	b	2b808 <fputs@plt+0x1a6f4>
   2b8fc:	mov	r1, sl
   2b900:	mov	r0, r4
   2b904:	str	r3, [sp, #4]
   2b908:	bl	2a320 <fputs@plt+0x1920c>
   2b90c:	ldr	r3, [sp, #4]
   2b910:	cmp	r0, #0
   2b914:	movne	r2, #2
   2b918:	moveq	r2, #7
   2b91c:	b	2b808 <fputs@plt+0x1a6f4>
   2b920:	ldr	r1, [pc, #68]	; 2b96c <fputs@plt+0x1a858>
   2b924:	mov	r0, r4
   2b928:	add	r1, pc, r1
   2b92c:	bl	2a320 <fputs@plt+0x1920c>
   2b930:	mov	r3, #5
   2b934:	cmp	r0, #0
   2b938:	movne	r2, #2
   2b93c:	moveq	r2, #4
   2b940:	b	2b808 <fputs@plt+0x1a6f4>
   2b944:	mov	r0, r1
   2b948:	bx	lr
   2b94c:	andeq	r5, r6, r0, lsl #16
   2b950:	strdeq	r5, [r6], -ip
   2b954:	muleq	r6, ip, r7
   2b958:	muleq	r6, r4, r7
   2b95c:	andeq	r8, r6, r4, lsl #15
   2b960:	andeq	r8, r6, r8, ror r7
   2b964:	andeq	r5, r6, r8, asr r6
   2b968:	andeq	r8, r6, r8, ror #4
   2b96c:	andeq	r8, r6, r4, lsl r2
   2b970:	ldr	r3, [pc, #12]	; 2b984 <fputs@plt+0x1a870>
   2b974:	ldr	r2, [pc, #12]	; 2b988 <fputs@plt+0x1a874>
   2b978:	add	r3, pc, r3
   2b97c:	ldr	r0, [r3, r2]
   2b980:	bx	lr
   2b984:	andeq	lr, r7, r0, lsl #13
   2b988:	andeq	r0, r0, r8, asr #2
   2b98c:	ldr	r0, [pc, #4]	; 2b998 <fputs@plt+0x1a884>
   2b990:	add	r0, pc, r0
   2b994:	bx	lr
   2b998:	ldrdeq	r8, [r6], -ip
   2b99c:	ldr	r0, [pc]	; 2b9a4 <fputs@plt+0x1a890>
   2b9a0:	bx	lr
   2b9a4:	eoreq	pc, sp, r0, lsr #11
   2b9a8:	mov	r0, #0
   2b9ac:	bx	lr
   2b9b0:	push	{r0, r1, r2, r3}
   2b9b4:	ldr	r3, [pc, #840]	; 2bd04 <fputs@plt+0x1abf0>
   2b9b8:	push	{r4, r6, r7, lr}
   2b9bc:	add	r3, pc, r3
   2b9c0:	sub	sp, sp, #8
   2b9c4:	ldr	r4, [r3, #228]	; 0xe4
   2b9c8:	cmp	r4, #0
   2b9cc:	bne	2bac4 <fputs@plt+0x1a9b0>
   2b9d0:	ldr	r3, [sp, #24]
   2b9d4:	add	r2, sp, #28
   2b9d8:	sub	r3, r3, #4
   2b9dc:	str	r2, [sp, #4]
   2b9e0:	cmp	r3, #22
   2b9e4:	addls	pc, pc, r3, lsl #2
   2b9e8:	b	2bad4 <fputs@plt+0x1a9c0>
   2b9ec:	b	2bba8 <fputs@plt+0x1aa94>
   2b9f0:	b	2bb6c <fputs@plt+0x1aa58>
   2b9f4:	b	2bb4c <fputs@plt+0x1aa38>
   2b9f8:	b	2bb2c <fputs@plt+0x1aa18>
   2b9fc:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba00:	b	2bb14 <fputs@plt+0x1aa00>
   2ba04:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba08:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba0c:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba10:	b	2baf8 <fputs@plt+0x1a9e4>
   2ba14:	b	2bab0 <fputs@plt+0x1a99c>
   2ba18:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba1c:	b	2badc <fputs@plt+0x1a9c8>
   2ba20:	b	2bc6c <fputs@plt+0x1ab58>
   2ba24:	b	2bc34 <fputs@plt+0x1ab20>
   2ba28:	b	2bbe8 <fputs@plt+0x1aad4>
   2ba2c:	b	2bbd0 <fputs@plt+0x1aabc>
   2ba30:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba34:	b	2ba48 <fputs@plt+0x1a934>
   2ba38:	b	2bad4 <fputs@plt+0x1a9c0>
   2ba3c:	b	2bc84 <fputs@plt+0x1ab70>
   2ba40:	b	2bc98 <fputs@plt+0x1ab84>
   2ba44:	b	2bcb0 <fputs@plt+0x1ab9c>
   2ba48:	ldr	r3, [sp, #4]
   2ba4c:	mov	r1, #0
   2ba50:	add	r3, r3, #7
   2ba54:	bic	r3, r3, #7
   2ba58:	ldr	r0, [pc, #680]	; 2bd08 <fputs@plt+0x1abf4>
   2ba5c:	ldrd	r6, [r3], #15
   2ba60:	bic	r3, r3, #7
   2ba64:	ldrd	r2, [r3]
   2ba68:	cmp	r3, r1
   2ba6c:	cmpeq	r2, r0
   2ba70:	movhi	r3, r1
   2ba74:	movhi	r2, r0
   2ba78:	cmp	r6, #0
   2ba7c:	sbcs	r1, r7, #0
   2ba80:	blt	2bcc8 <fputs@plt+0x1abb4>
   2ba84:	cmp	r6, r2
   2ba88:	sbcs	r1, r7, r3
   2ba8c:	mov	ip, r2
   2ba90:	mov	r0, r3
   2ba94:	movlt	ip, r6
   2ba98:	movlt	r0, r7
   2ba9c:	ldr	r1, [pc, #616]	; 2bd0c <fputs@plt+0x1abf8>
   2baa0:	add	r1, pc, r1
   2baa4:	strd	r2, [r1, #184]	; 0xb8
   2baa8:	str	ip, [r1, #176]	; 0xb0
   2baac:	str	r0, [r1, #180]	; 0xb4
   2bab0:	mov	r0, r4
   2bab4:	add	sp, sp, #8
   2bab8:	pop	{r4, r6, r7, lr}
   2babc:	add	sp, sp, #16
   2bac0:	bx	lr
   2bac4:	ldr	r0, [pc, #580]	; 2bd10 <fputs@plt+0x1abfc>
   2bac8:	bl	3566c <fputs@plt+0x24558>
   2bacc:	mov	r4, r0
   2bad0:	b	2bab0 <fputs@plt+0x1a99c>
   2bad4:	mov	r4, #1
   2bad8:	b	2bab0 <fputs@plt+0x1a99c>
   2badc:	ldr	r2, [sp, #4]
   2bae0:	ldr	r3, [pc, #556]	; 2bd14 <fputs@plt+0x1ac00>
   2bae4:	ldm	r2, {r1, r2}
   2bae8:	add	r3, pc, r3
   2baec:	str	r1, [r3, #256]	; 0x100
   2baf0:	str	r2, [r3, #260]	; 0x104
   2baf4:	b	2bab0 <fputs@plt+0x1a99c>
   2baf8:	ldr	r2, [sp, #4]
   2bafc:	ldr	r3, [pc, #532]	; 2bd18 <fputs@plt+0x1ac04>
   2bb00:	ldm	r2, {r1, r2}
   2bb04:	add	r3, pc, r3
   2bb08:	str	r1, [r3, #28]
   2bb0c:	str	r2, [r3, #32]
   2bb10:	b	2bab0 <fputs@plt+0x1a99c>
   2bb14:	ldr	r2, [sp, #4]
   2bb18:	ldr	r3, [pc, #508]	; 2bd1c <fputs@plt+0x1ac08>
   2bb1c:	ldr	r2, [r2]
   2bb20:	add	r3, pc, r3
   2bb24:	str	r2, [r3]
   2bb28:	b	2bab0 <fputs@plt+0x1a99c>
   2bb2c:	ldr	r2, [sp, #4]
   2bb30:	ldr	r3, [pc, #488]	; 2bd20 <fputs@plt+0x1ac0c>
   2bb34:	ldm	r2, {r0, r1, r2}
   2bb38:	add	r3, pc, r3
   2bb3c:	str	r0, [r3, #204]	; 0xcc
   2bb40:	str	r1, [r3, #208]	; 0xd0
   2bb44:	str	r2, [r3, #212]	; 0xd4
   2bb48:	b	2bab0 <fputs@plt+0x1a99c>
   2bb4c:	ldr	r2, [sp, #4]
   2bb50:	ldr	r3, [pc, #460]	; 2bd24 <fputs@plt+0x1ac10>
   2bb54:	ldm	r2, {r0, r1, r2}
   2bb58:	add	r3, pc, r3
   2bb5c:	str	r0, [r3, #192]	; 0xc0
   2bb60:	str	r1, [r3, #196]	; 0xc4
   2bb64:	str	r2, [r3, #200]	; 0xc8
   2bb68:	b	2bab0 <fputs@plt+0x1a99c>
   2bb6c:	ldr	r3, [pc, #436]	; 2bd28 <fputs@plt+0x1ac14>
   2bb70:	add	r3, pc, r3
   2bb74:	ldr	r3, [r3, #40]	; 0x28
   2bb78:	cmp	r3, #0
   2bb7c:	beq	2bcec <fputs@plt+0x1abd8>
   2bb80:	ldr	ip, [pc, #420]	; 2bd2c <fputs@plt+0x1ac18>
   2bb84:	ldr	lr, [sp, #4]
   2bb88:	add	ip, pc, ip
   2bb8c:	add	ip, ip, #40	; 0x28
   2bb90:	ldr	lr, [lr]
   2bb94:	ldm	ip!, {r0, r1, r2, r3}
   2bb98:	stmia	lr!, {r0, r1, r2, r3}
   2bb9c:	ldm	ip, {r0, r1, r2, r3}
   2bba0:	stm	lr, {r0, r1, r2, r3}
   2bba4:	b	2bab0 <fputs@plt+0x1a99c>
   2bba8:	ldr	r3, [sp, #4]
   2bbac:	ldr	ip, [pc, #380]	; 2bd30 <fputs@plt+0x1ac1c>
   2bbb0:	ldr	lr, [r3]
   2bbb4:	add	ip, pc, ip
   2bbb8:	add	ip, ip, #40	; 0x28
   2bbbc:	ldm	lr!, {r0, r1, r2, r3}
   2bbc0:	stmia	ip!, {r0, r1, r2, r3}
   2bbc4:	ldm	lr, {r0, r1, r2, r3}
   2bbc8:	stm	ip, {r0, r1, r2, r3}
   2bbcc:	b	2bab0 <fputs@plt+0x1a99c>
   2bbd0:	ldr	r2, [sp, #4]
   2bbd4:	ldr	r3, [pc, #344]	; 2bd34 <fputs@plt+0x1ac20>
   2bbd8:	ldr	r2, [r2]
   2bbdc:	add	r3, pc, r3
   2bbe0:	str	r2, [r3, #16]
   2bbe4:	b	2bab0 <fputs@plt+0x1a99c>
   2bbe8:	ldr	r3, [pc, #328]	; 2bd38 <fputs@plt+0x1ac24>
   2bbec:	add	r3, pc, r3
   2bbf0:	ldr	r3, [r3, #116]	; 0x74
   2bbf4:	cmp	r3, #0
   2bbf8:	beq	2bcd4 <fputs@plt+0x1abc0>
   2bbfc:	ldr	ip, [pc, #312]	; 2bd3c <fputs@plt+0x1ac28>
   2bc00:	ldr	lr, [sp, #4]
   2bc04:	add	ip, pc, ip
   2bc08:	add	ip, ip, #108	; 0x6c
   2bc0c:	ldr	lr, [lr]
   2bc10:	ldm	ip!, {r0, r1, r2, r3}
   2bc14:	stmia	lr!, {r0, r1, r2, r3}
   2bc18:	ldm	ip!, {r0, r1, r2, r3}
   2bc1c:	stmia	lr!, {r0, r1, r2, r3}
   2bc20:	ldm	ip!, {r0, r1, r2, r3}
   2bc24:	ldr	ip, [ip]
   2bc28:	stmia	lr!, {r0, r1, r2, r3}
   2bc2c:	str	ip, [lr]
   2bc30:	b	2bab0 <fputs@plt+0x1a99c>
   2bc34:	ldr	r3, [sp, #4]
   2bc38:	ldr	ip, [pc, #256]	; 2bd40 <fputs@plt+0x1ac2c>
   2bc3c:	ldr	lr, [r3]
   2bc40:	add	ip, pc, ip
   2bc44:	add	ip, ip, #108	; 0x6c
   2bc48:	ldm	lr!, {r0, r1, r2, r3}
   2bc4c:	stmia	ip!, {r0, r1, r2, r3}
   2bc50:	ldm	lr!, {r0, r1, r2, r3}
   2bc54:	stmia	ip!, {r0, r1, r2, r3}
   2bc58:	ldm	lr!, {r0, r1, r2, r3}
   2bc5c:	ldr	lr, [lr]
   2bc60:	stmia	ip!, {r0, r1, r2, r3}
   2bc64:	str	lr, [ip]
   2bc68:	b	2bab0 <fputs@plt+0x1a99c>
   2bc6c:	ldr	r2, [sp, #4]
   2bc70:	ldr	r3, [pc, #204]	; 2bd44 <fputs@plt+0x1ac30>
   2bc74:	ldr	r2, [r2]
   2bc78:	add	r3, pc, r3
   2bc7c:	str	r2, [r3, #12]
   2bc80:	b	2bab0 <fputs@plt+0x1a99c>
   2bc84:	ldr	r3, [sp, #4]
   2bc88:	mov	r2, #160	; 0xa0
   2bc8c:	ldr	r3, [r3]
   2bc90:	str	r2, [r3]
   2bc94:	b	2bab0 <fputs@plt+0x1a99c>
   2bc98:	ldr	r2, [sp, #4]
   2bc9c:	ldr	r3, [pc, #164]	; 2bd48 <fputs@plt+0x1ac34>
   2bca0:	ldr	r2, [r2]
   2bca4:	add	r3, pc, r3
   2bca8:	str	r2, [r3, #224]	; 0xe0
   2bcac:	b	2bab0 <fputs@plt+0x1a99c>
   2bcb0:	ldr	r2, [sp, #4]
   2bcb4:	ldr	r3, [pc, #144]	; 2bd4c <fputs@plt+0x1ac38>
   2bcb8:	ldr	r2, [r2]
   2bcbc:	add	r3, pc, r3
   2bcc0:	str	r2, [r3, #36]	; 0x24
   2bcc4:	b	2bab0 <fputs@plt+0x1a99c>
   2bcc8:	mov	ip, #0
   2bccc:	mov	r0, ip
   2bcd0:	b	2ba9c <fputs@plt+0x1a988>
   2bcd4:	ldr	r1, [pc, #116]	; 2bd50 <fputs@plt+0x1ac3c>
   2bcd8:	mov	r0, #18
   2bcdc:	add	r1, pc, r1
   2bce0:	add	r1, r1, #472	; 0x1d8
   2bce4:	bl	2b9b0 <fputs@plt+0x1a89c>
   2bce8:	b	2bbfc <fputs@plt+0x1aae8>
   2bcec:	ldr	r1, [pc, #96]	; 2bd54 <fputs@plt+0x1ac40>
   2bcf0:	mov	r0, #4
   2bcf4:	add	r1, pc, r1
   2bcf8:	add	r1, r1, #440	; 0x1b8
   2bcfc:	bl	2b9b0 <fputs@plt+0x1a89c>
   2bd00:	b	2bb80 <fputs@plt+0x1aa6c>
   2bd04:			; <UNDEFINED> instruction: 0x0007e7bc
   2bd08:	svcvc	0x00ff0000
   2bd0c:	ldrdeq	lr, [r7], -r8
   2bd10:			; <UNDEFINED> instruction: 0x000209b3
   2bd14:	muleq	r7, r0, r6
   2bd18:	andeq	lr, r7, r4, ror r6
   2bd1c:	andeq	lr, r7, r8, asr r6
   2bd20:	andeq	lr, r7, r0, asr #12
   2bd24:	andeq	lr, r7, r0, lsr #12
   2bd28:	andeq	lr, r7, r8, lsl #12
   2bd2c:	strdeq	lr, [r7], -r0
   2bd30:	andeq	lr, r7, r4, asr #11
   2bd34:	muleq	r7, ip, r5
   2bd38:	andeq	lr, r7, ip, lsl #11
   2bd3c:	andeq	lr, r7, r4, ror r5
   2bd40:	andeq	lr, r7, r8, lsr r5
   2bd44:	andeq	lr, r7, r0, lsl #10
   2bd48:	ldrdeq	lr, [r7], -r4
   2bd4c:			; <UNDEFINED> instruction: 0x0007e4bc
   2bd50:	andeq	sp, r7, ip, asr r9
   2bd54:	andeq	sp, r7, r4, asr #18
   2bd58:	ldr	r3, [pc, #1056]	; 2c180 <fputs@plt+0x1b06c>
   2bd5c:	push	{r4, r5, r6, r7, r8, lr}
   2bd60:	add	r3, pc, r3
   2bd64:	ldr	r4, [r3, #228]	; 0xe4
   2bd68:	cmp	r4, #0
   2bd6c:	movne	r4, #0
   2bd70:	bne	2bde4 <fputs@plt+0x1acd0>
   2bd74:	ldr	r5, [r3, #240]	; 0xf0
   2bd78:	mov	r2, #1
   2bd7c:	cmp	r5, #0
   2bd80:	str	r2, [r3, #236]	; 0xec
   2bd84:	beq	2bdec <fputs@plt+0x1acd8>
   2bd88:	ldr	r1, [r3, #252]	; 0xfc
   2bd8c:	str	r2, [r3, #240]	; 0xf0
   2bd90:	cmp	r1, #0
   2bd94:	moveq	r2, r4
   2bd98:	bne	2be98 <fputs@plt+0x1ad84>
   2bd9c:	ldr	r3, [pc, #992]	; 2c184 <fputs@plt+0x1b070>
   2bda0:	mov	r1, #8
   2bda4:	add	r3, pc, r3
   2bda8:	str	r1, [r3, #252]	; 0xfc
   2bdac:	ldr	r3, [pc, #980]	; 2c188 <fputs@plt+0x1b074>
   2bdb0:	cmp	r2, #0
   2bdb4:	add	r3, pc, r3
   2bdb8:	ldr	r2, [r3, #248]	; 0xf8
   2bdbc:	add	r2, r2, #1
   2bdc0:	str	r2, [r3, #248]	; 0xf8
   2bdc4:	beq	2bea4 <fputs@plt+0x1ad90>
   2bdc8:	ldr	r3, [pc, #956]	; 2c18c <fputs@plt+0x1b078>
   2bdcc:	sub	r2, r2, #1
   2bdd0:	add	r3, pc, r3
   2bdd4:	cmp	r2, #0
   2bdd8:	str	r2, [r3, #248]	; 0xf8
   2bddc:	movle	r2, #0
   2bde0:	strle	r2, [r3, #252]	; 0xfc
   2bde4:	mov	r0, r4
   2bde8:	pop	{r4, r5, r6, r7, r8, pc}
   2bdec:	ldr	r3, [r3, #40]	; 0x28
   2bdf0:	cmp	r3, #0
   2bdf4:	beq	2c0ec <fputs@plt+0x1afd8>
   2bdf8:	ldr	r6, [pc, #912]	; 2c190 <fputs@plt+0x1b07c>
   2bdfc:	mov	r2, #32
   2be00:	add	r6, pc, r6
   2be04:	add	r0, r6, #216	; 0xd8
   2be08:	mov	r1, #0
   2be0c:	bl	10ee0 <memset@plt>
   2be10:	ldr	r3, [pc, #892]	; 2c194 <fputs@plt+0x1b080>
   2be14:	mov	r2, #8
   2be18:	add	r3, pc, r3
   2be1c:	str	r2, [r6, #216]	; 0xd8
   2be20:	ldr	ip, [r3, #192]	; 0xc0
   2be24:	cmp	ip, #0
   2be28:	beq	2bff4 <fputs@plt+0x1aee0>
   2be2c:	ldr	r1, [r3, #196]	; 0xc4
   2be30:	cmp	r1, #99	; 0x63
   2be34:	ble	2bff4 <fputs@plt+0x1aee0>
   2be38:	ldr	r0, [r3, #200]	; 0xc8
   2be3c:	cmp	r0, #0
   2be40:	ble	2bff4 <fputs@plt+0x1aee0>
   2be44:	bic	r1, r1, #7
   2be48:	cmp	r0, #1
   2be4c:	str	r1, [r3, #196]	; 0xc4
   2be50:	str	ip, [r6, #236]	; 0xec
   2be54:	str	r0, [r6, #240]	; 0xf0
   2be58:	beq	2c104 <fputs@plt+0x1aff0>
   2be5c:	sub	r0, r0, #1
   2be60:	mov	r3, ip
   2be64:	add	r5, r5, #1
   2be68:	add	r2, r3, r1
   2be6c:	cmp	r5, r0
   2be70:	str	r2, [r3]
   2be74:	mov	r3, r2
   2be78:	bne	2be64 <fputs@plt+0x1ad50>
   2be7c:	mla	r5, r5, r1, ip
   2be80:	ldr	r3, [pc, #784]	; 2c198 <fputs@plt+0x1b084>
   2be84:	mov	r2, #0
   2be88:	add	r3, pc, r3
   2be8c:	str	r2, [r5], #4
   2be90:	str	r5, [r3, #232]	; 0xe8
   2be94:	b	2c00c <fputs@plt+0x1aef8>
   2be98:	ldr	r2, [r3, #248]	; 0xf8
   2be9c:	add	r2, r2, #1
   2bea0:	str	r2, [r3, #248]	; 0xf8
   2bea4:	ldr	r5, [pc, #752]	; 2c19c <fputs@plt+0x1b088>
   2bea8:	add	r5, pc, r5
   2beac:	ldr	r1, [r5, #232]	; 0xe8
   2beb0:	cmp	r1, #0
   2beb4:	bne	2bdc8 <fputs@plt+0x1acb4>
   2beb8:	ldr	r0, [pc, #736]	; 2c1a0 <fputs@plt+0x1b08c>
   2bebc:	ldr	r4, [pc, #736]	; 2c1a4 <fputs@plt+0x1b090>
   2bec0:	add	r0, pc, r0
   2bec4:	mov	r3, #1
   2bec8:	mov	r2, #92	; 0x5c
   2becc:	add	r4, pc, r4
   2bed0:	add	r0, r0, #24
   2bed4:	str	r3, [r5, #232]	; 0xe8
   2bed8:	bl	10ee0 <memset@plt>
   2bedc:	mov	r0, r4
   2bee0:	mov	r1, #3
   2bee4:	bl	1af3c <fputs@plt+0x9e28>
   2bee8:	add	r0, r4, #84	; 0x54
   2beec:	mov	r1, #8
   2bef0:	bl	1af3c <fputs@plt+0x9e28>
   2bef4:	add	r0, r4, #308	; 0x134
   2bef8:	mov	r1, #57	; 0x39
   2befc:	bl	1af3c <fputs@plt+0x9e28>
   2bf00:	ldr	r3, [r5, #244]	; 0xf4
   2bf04:	cmp	r3, #0
   2bf08:	beq	2c0a8 <fputs@plt+0x1af94>
   2bf0c:	ldr	r5, [pc, #660]	; 2c1a8 <fputs@plt+0x1b094>
   2bf10:	mov	r6, #1
   2bf14:	add	r5, pc, r5
   2bf18:	mov	r0, #10
   2bf1c:	str	r6, [r5, #244]	; 0xf4
   2bf20:	bl	2c320 <fputs@plt+0x1b20c>
   2bf24:	cmp	r0, #0
   2bf28:	beq	2c0e4 <fputs@plt+0x1afd0>
   2bf2c:	bl	1cd68 <fputs@plt+0xbc54>
   2bf30:	bl	2c2d4 <fputs@plt+0x1b1c0>
   2bf34:	subs	r4, r0, #0
   2bf38:	bne	2c0cc <fputs@plt+0x1afb8>
   2bf3c:	ldr	r2, [pc, #616]	; 2c1ac <fputs@plt+0x1b098>
   2bf40:	add	r2, pc, r2
   2bf44:	ldr	r3, [r2, #168]	; 0xa8
   2bf48:	cmp	r3, #0
   2bf4c:	beq	2bfe0 <fputs@plt+0x1aecc>
   2bf50:	ldr	r7, [r5, #204]	; 0xcc
   2bf54:	cmp	r7, #0
   2bf58:	beq	2c15c <fputs@plt+0x1b048>
   2bf5c:	ldr	r3, [r5, #212]	; 0xd4
   2bf60:	ldr	lr, [r5, #208]	; 0xd0
   2bf64:	cmp	r3, #90	; 0x5a
   2bf68:	bic	lr, lr, #7
   2bf6c:	str	lr, [r2, #180]	; 0xb4
   2bf70:	str	r3, [r2, #208]	; 0xd0
   2bf74:	str	r3, [r2, #184]	; 0xb8
   2bf78:	ble	2c10c <fputs@plt+0x1aff8>
   2bf7c:	sub	ip, r3, #1
   2bf80:	mov	r1, #10
   2bf84:	str	r7, [r2, #192]	; 0xc0
   2bf88:	str	r4, [r2, #212]	; 0xd4
   2bf8c:	str	r1, [r2, #188]	; 0xbc
   2bf90:	mov	r1, ip
   2bf94:	mov	r2, r7
   2bf98:	mov	r0, #0
   2bf9c:	mov	r3, r2
   2bfa0:	sub	r1, r1, #1
   2bfa4:	cmn	r1, #1
   2bfa8:	str	r0, [r3], lr
   2bfac:	mov	r0, r2
   2bfb0:	mov	r2, r3
   2bfb4:	bne	2bf9c <fputs@plt+0x1ae88>
   2bfb8:	mla	r3, ip, lr, lr
   2bfbc:	ldr	r1, [pc, #492]	; 2c1b0 <fputs@plt+0x1b09c>
   2bfc0:	sub	r2, r3, lr
   2bfc4:	add	r2, r7, r2
   2bfc8:	add	r1, pc, r1
   2bfcc:	add	r7, r7, r3
   2bfd0:	str	r2, [r1, #204]	; 0xcc
   2bfd4:	ldr	r3, [pc, #472]	; 2c1b4 <fputs@plt+0x1b0a0>
   2bfd8:	add	r3, pc, r3
   2bfdc:	str	r7, [r3, #196]	; 0xc4
   2bfe0:	ldr	r3, [pc, #464]	; 2c1b8 <fputs@plt+0x1b0a4>
   2bfe4:	mov	r2, #1
   2bfe8:	add	r3, pc, r3
   2bfec:	str	r2, [r3, #228]	; 0xe4
   2bff0:	b	2c0cc <fputs@plt+0x1afb8>
   2bff4:	ldr	r3, [pc, #448]	; 2c1bc <fputs@plt+0x1b0a8>
   2bff8:	mov	r2, #0
   2bffc:	add	r3, pc, r3
   2c000:	str	r2, [r3, #192]	; 0xc0
   2c004:	str	r2, [r3, #196]	; 0xc4
   2c008:	str	r2, [r3, #200]	; 0xc8
   2c00c:	ldr	r3, [pc, #428]	; 2c1c0 <fputs@plt+0x1b0ac>
   2c010:	add	r3, pc, r3
   2c014:	ldr	r2, [r3, #204]	; 0xcc
   2c018:	cmp	r2, #0
   2c01c:	beq	2c070 <fputs@plt+0x1af5c>
   2c020:	ldr	r2, [r3, #208]	; 0xd0
   2c024:	cmp	r2, #512	; 0x200
   2c028:	blt	2c070 <fputs@plt+0x1af5c>
   2c02c:	ldr	r3, [r3, #212]	; 0xd4
   2c030:	cmp	r3, #0
   2c034:	ble	2c070 <fputs@plt+0x1af5c>
   2c038:	ldr	r5, [pc, #388]	; 2c1c4 <fputs@plt+0x1b0b0>
   2c03c:	add	r5, pc, r5
   2c040:	ldr	r3, [r5, #60]	; 0x3c
   2c044:	ldr	r0, [r5, #68]	; 0x44
   2c048:	blx	r3
   2c04c:	subs	r3, r0, #0
   2c050:	bne	2c088 <fputs@plt+0x1af74>
   2c054:	ldr	r2, [r5, #252]	; 0xfc
   2c058:	mov	r3, #1
   2c05c:	cmp	r2, #0
   2c060:	str	r3, [r5, #240]	; 0xf0
   2c064:	ldr	r2, [r5, #228]	; 0xe4
   2c068:	bne	2bdac <fputs@plt+0x1ac98>
   2c06c:	b	2bd9c <fputs@plt+0x1ac88>
   2c070:	ldr	r3, [pc, #336]	; 2c1c8 <fputs@plt+0x1b0b4>
   2c074:	mov	r2, #0
   2c078:	add	r3, pc, r3
   2c07c:	str	r2, [r3, #204]	; 0xcc
   2c080:	str	r2, [r3, #208]	; 0xd0
   2c084:	b	2c038 <fputs@plt+0x1af24>
   2c088:	ldr	r0, [pc, #316]	; 2c1cc <fputs@plt+0x1b0b8>
   2c08c:	mov	r2, #32
   2c090:	add	r0, pc, r0
   2c094:	mov	r1, #0
   2c098:	add	r0, r0, #216	; 0xd8
   2c09c:	mov	r4, r3
   2c0a0:	bl	10ee0 <memset@plt>
   2c0a4:	b	2bde4 <fputs@plt+0x1acd0>
   2c0a8:	ldr	r3, [r5, #116]	; 0x74
   2c0ac:	cmp	r3, #0
   2c0b0:	beq	2c140 <fputs@plt+0x1b02c>
   2c0b4:	ldr	r2, [pc, #276]	; 2c1d0 <fputs@plt+0x1b0bc>
   2c0b8:	add	r2, pc, r2
   2c0bc:	ldr	r0, [r2, #112]	; 0x70
   2c0c0:	blx	r3
   2c0c4:	subs	r4, r0, #0
   2c0c8:	beq	2bf0c <fputs@plt+0x1adf8>
   2c0cc:	ldr	r3, [pc, #256]	; 2c1d4 <fputs@plt+0x1b0c0>
   2c0d0:	mov	r1, #0
   2c0d4:	add	r3, pc, r3
   2c0d8:	ldr	r2, [r3, #248]	; 0xf8
   2c0dc:	str	r1, [r3, #232]	; 0xe8
   2c0e0:	b	2bdc8 <fputs@plt+0x1acb4>
   2c0e4:	mov	r4, #7
   2c0e8:	b	2c0cc <fputs@plt+0x1afb8>
   2c0ec:	ldr	r1, [pc, #228]	; 2c1d8 <fputs@plt+0x1b0c4>
   2c0f0:	mov	r0, #4
   2c0f4:	add	r1, pc, r1
   2c0f8:	add	r1, r1, #440	; 0x1b8
   2c0fc:	bl	2b9b0 <fputs@plt+0x1a89c>
   2c100:	b	2bdf8 <fputs@plt+0x1ace4>
   2c104:	mov	r5, ip
   2c108:	b	2be80 <fputs@plt+0x1ad6c>
   2c10c:	ldr	r0, [pc, #200]	; 2c1dc <fputs@plt+0x1b0c8>
   2c110:	asr	r1, r3, #31
   2c114:	cmp	r3, #0
   2c118:	smull	ip, r0, r0, r3
   2c11c:	str	r7, [r2, #192]	; 0xc0
   2c120:	str	r4, [r2, #204]	; 0xcc
   2c124:	rsb	r1, r1, r0, asr #2
   2c128:	add	r1, r1, #1
   2c12c:	str	r4, [r2, #212]	; 0xd4
   2c130:	str	r1, [r2, #188]	; 0xbc
   2c134:	sub	ip, r3, #1
   2c138:	bne	2bf90 <fputs@plt+0x1ae7c>
   2c13c:	b	2bfd4 <fputs@plt+0x1aec0>
   2c140:	ldr	r1, [pc, #152]	; 2c1e0 <fputs@plt+0x1b0cc>
   2c144:	mov	r0, #18
   2c148:	add	r1, pc, r1
   2c14c:	add	r1, r1, #472	; 0x1d8
   2c150:	bl	2b9b0 <fputs@plt+0x1a89c>
   2c154:	ldr	r3, [r5, #116]	; 0x74
   2c158:	b	2c0b4 <fputs@plt+0x1afa0>
   2c15c:	str	r4, [r2, #180]	; 0xb4
   2c160:	str	r4, [r2, #208]	; 0xd0
   2c164:	str	r4, [r2, #184]	; 0xb8
   2c168:	str	r6, [r2, #188]	; 0xbc
   2c16c:	str	r4, [r2, #192]	; 0xc0
   2c170:	str	r4, [r2, #204]	; 0xcc
   2c174:	str	r4, [r2, #212]	; 0xd4
   2c178:	mov	r7, r4
   2c17c:	b	2bfd4 <fputs@plt+0x1aec0>
   2c180:	andeq	lr, r7, r8, lsl r4
   2c184:	ldrdeq	lr, [r7], -r4
   2c188:	andeq	lr, r7, r4, asr #7
   2c18c:	andeq	lr, r7, r8, lsr #7
   2c190:	andeq	r2, r8, r8, asr #20
   2c194:	andeq	lr, r7, r0, ror #6
   2c198:	andeq	r2, r8, r0, asr #19
   2c19c:	ldrdeq	lr, [r7], -r0
   2c1a0:	andeq	r2, r8, r8, lsl #19
   2c1a4:	andeq	lr, r7, ip, asr #10
   2c1a8:	andeq	lr, r7, r4, ror #4
   2c1ac:	andeq	r2, r8, r8, lsl #18
   2c1b0:	andeq	r2, r8, r0, lsl #17
   2c1b4:	andeq	r2, r8, r0, ror r8
   2c1b8:	muleq	r7, r0, r1
   2c1bc:	andeq	lr, r7, ip, ror r1
   2c1c0:	andeq	lr, r7, r8, ror #2
   2c1c4:	andeq	lr, r7, ip, lsr r1
   2c1c8:	andeq	lr, r7, r0, lsl #2
   2c1cc:			; <UNDEFINED> instruction: 0x000827b8
   2c1d0:	andeq	lr, r7, r0, asr #1
   2c1d4:	andeq	lr, r7, r4, lsr #1
   2c1d8:	andeq	sp, r7, r4, asr #10
   2c1dc:	strbtvs	r6, [r6], -r7, ror #12
   2c1e0:	strdeq	sp, [r7], -r0
   2c1e4:	push	{r4, r5, r6, lr}
   2c1e8:	mov	r5, r0
   2c1ec:	bl	2bd58 <fputs@plt+0x1ac44>
   2c1f0:	cmp	r0, #0
   2c1f4:	bne	2c23c <fputs@plt+0x1b128>
   2c1f8:	ldr	r3, [pc, #72]	; 2c248 <fputs@plt+0x1b134>
   2c1fc:	ldr	r4, [pc, r3]
   2c200:	cmp	r4, #0
   2c204:	beq	2c234 <fputs@plt+0x1b120>
   2c208:	cmp	r5, #0
   2c20c:	bne	2c220 <fputs@plt+0x1b10c>
   2c210:	b	2c234 <fputs@plt+0x1b120>
   2c214:	ldr	r4, [r4, #12]
   2c218:	cmp	r4, #0
   2c21c:	beq	2c234 <fputs@plt+0x1b120>
   2c220:	ldr	r1, [r4, #16]
   2c224:	mov	r0, r5
   2c228:	bl	110f0 <strcmp@plt>
   2c22c:	cmp	r0, #0
   2c230:	bne	2c214 <fputs@plt+0x1b100>
   2c234:	mov	r0, r4
   2c238:	pop	{r4, r5, r6, pc}
   2c23c:	mov	r4, #0
   2c240:	mov	r0, r4
   2c244:	pop	{r4, r5, r6, pc}
   2c248:	andeq	r2, r8, ip, asr #12
   2c24c:	push	{r4, r5, r6, lr}
   2c250:	mov	r5, r1
   2c254:	mov	r4, r0
   2c258:	bl	2bd58 <fputs@plt+0x1ac44>
   2c25c:	subs	r1, r0, #0
   2c260:	beq	2c26c <fputs@plt+0x1b158>
   2c264:	mov	r0, r1
   2c268:	pop	{r4, r5, r6, pc}
   2c26c:	mov	r0, r4
   2c270:	bl	16370 <fputs@plt+0x525c>
   2c274:	cmp	r5, #0
   2c278:	bne	2c2a4 <fputs@plt+0x1b190>
   2c27c:	ldr	r3, [pc, #68]	; 2c2c8 <fputs@plt+0x1b1b4>
   2c280:	add	r3, pc, r3
   2c284:	ldr	r3, [r3]
   2c288:	cmp	r3, #0
   2c28c:	beq	2c2b0 <fputs@plt+0x1b19c>
   2c290:	ldr	r2, [r3, #12]
   2c294:	mov	r0, r1
   2c298:	str	r2, [r4, #12]
   2c29c:	str	r4, [r3, #12]
   2c2a0:	pop	{r4, r5, r6, pc}
   2c2a4:	ldr	r3, [pc, #32]	; 2c2cc <fputs@plt+0x1b1b8>
   2c2a8:	add	r3, pc, r3
   2c2ac:	ldr	r3, [r3]
   2c2b0:	ldr	r2, [pc, #24]	; 2c2d0 <fputs@plt+0x1b1bc>
   2c2b4:	str	r3, [r4, #12]
   2c2b8:	add	r2, pc, r2
   2c2bc:	mov	r0, r1
   2c2c0:	str	r4, [r2]
   2c2c4:	pop	{r4, r5, r6, pc}
   2c2c8:	andeq	r2, r8, r8, asr #11
   2c2cc:	andeq	r2, r8, r0, lsr #11
   2c2d0:	muleq	r8, r0, r5
   2c2d4:	push	{r4, r5, r6, lr}
   2c2d8:	mov	r1, #1
   2c2dc:	ldr	r4, [pc, #56]	; 2c31c <fputs@plt+0x1b208>
   2c2e0:	add	r4, pc, r4
   2c2e4:	add	r5, r4, #1904	; 0x770
   2c2e8:	mov	r0, r5
   2c2ec:	bl	2c24c <fputs@plt+0x1b138>
   2c2f0:	add	r0, r5, #88	; 0x58
   2c2f4:	mov	r1, #0
   2c2f8:	bl	2c24c <fputs@plt+0x1b138>
   2c2fc:	add	r0, r4, #2080	; 0x820
   2c300:	mov	r1, #0
   2c304:	bl	2c24c <fputs@plt+0x1b138>
   2c308:	add	r0, r5, #264	; 0x108
   2c30c:	mov	r1, #0
   2c310:	bl	2c24c <fputs@plt+0x1b138>
   2c314:	mov	r0, #0
   2c318:	pop	{r4, r5, r6, pc}
   2c31c:	andeq	lr, r7, r8, lsr r1
   2c320:	push	{r4, lr}
   2c324:	mov	r4, r0
   2c328:	bl	2bd58 <fputs@plt+0x1ac44>
   2c32c:	cmp	r4, #0
   2c330:	movle	r3, #0
   2c334:	movgt	r3, #1
   2c338:	cmp	r0, #0
   2c33c:	movne	r3, #0
   2c340:	cmp	r3, #0
   2c344:	beq	2c358 <fputs@plt+0x1b244>
   2c348:	mov	r0, r4
   2c34c:	asr	r1, r4, #31
   2c350:	pop	{r4, lr}
   2c354:	b	232d8 <fputs@plt+0x121c4>
   2c358:	mov	r0, r3
   2c35c:	pop	{r4, pc}
   2c360:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c364:	sub	sp, sp, #116	; 0x74
   2c368:	ldr	r3, [r0, #8]
   2c36c:	mov	r4, r0
   2c370:	mov	r5, r1
   2c374:	ldrd	r0, [sp, #152]	; 0x98
   2c378:	cmp	r3, #0
   2c37c:	mov	r8, r2
   2c380:	strd	r0, [sp, #8]
   2c384:	ble	2c3a8 <fputs@plt+0x1b294>
   2c388:	ldrd	r0, [sp, #8]
   2c38c:	adds	r0, r0, r2
   2c390:	adc	r1, r1, r2, asr #31
   2c394:	mov	r2, r3
   2c398:	cmp	r2, r0
   2c39c:	asr	r3, r3, #31
   2c3a0:	sbcs	r3, r3, r1
   2c3a4:	blt	2c474 <fputs@plt+0x1b360>
   2c3a8:	cmp	r8, #0
   2c3ac:	ble	2c440 <fputs@plt+0x1b32c>
   2c3b0:	ldrd	r0, [r4, #24]
   2c3b4:	mov	r7, r8
   2c3b8:	ldr	r6, [r4, #4]
   2c3bc:	mov	r2, r6
   2c3c0:	asr	r3, r6, #31
   2c3c4:	bl	8eb10 <fputs@plt+0x7d9fc>
   2c3c8:	add	r0, r6, #4
   2c3cc:	ldr	r9, [r4, #32]
   2c3d0:	sub	r6, r6, r2
   2c3d4:	cmp	r6, r7
   2c3d8:	movge	r6, r7
   2c3dc:	cmp	r2, #0
   2c3e0:	mov	sl, r2
   2c3e4:	bne	2c40c <fputs@plt+0x1b2f8>
   2c3e8:	bl	2c320 <fputs@plt+0x1b20c>
   2c3ec:	cmp	r0, #0
   2c3f0:	beq	2c460 <fputs@plt+0x1b34c>
   2c3f4:	cmp	r9, #0
   2c3f8:	str	sl, [r0]
   2c3fc:	strne	r0, [r9]
   2c400:	mov	r9, r0
   2c404:	streq	r0, [r4, #16]
   2c408:	str	r0, [r4, #32]
   2c40c:	add	r0, r9, #4
   2c410:	mov	r1, r5
   2c414:	add	r0, r0, sl
   2c418:	mov	r2, r6
   2c41c:	bl	10f7c <memcpy@plt>
   2c420:	ldrd	r0, [r4, #24]
   2c424:	sub	r7, r7, r6
   2c428:	add	r5, r5, r6
   2c42c:	adds	r0, r0, r6
   2c430:	adc	r1, r1, r6, asr #31
   2c434:	cmp	r7, #0
   2c438:	strd	r0, [r4, #24]
   2c43c:	bgt	2c3b8 <fputs@plt+0x1b2a4>
   2c440:	ldr	r3, [sp, #8]
   2c444:	add	r8, r8, r3
   2c448:	mov	r3, #0
   2c44c:	mov	r7, r3
   2c450:	mov	r0, r7
   2c454:	str	r8, [r4, #12]
   2c458:	add	sp, sp, #116	; 0x74
   2c45c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c460:	ldr	r3, [pc, #400]	; 2c5f8 <fputs@plt+0x1b4e4>
   2c464:	mov	r7, r3
   2c468:	mov	r0, r7
   2c46c:	add	sp, sp, #116	; 0x74
   2c470:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c474:	add	r0, sp, #40	; 0x28
   2c478:	mov	r2, #72	; 0x48
   2c47c:	mov	r1, r4
   2c480:	str	r0, [sp, #32]
   2c484:	bl	10f7c <memcpy@plt>
   2c488:	ldrd	r6, [r4, #24]
   2c48c:	ldr	r2, [r4, #60]	; 0x3c
   2c490:	mov	r1, #0
   2c494:	str	r2, [sp, #20]
   2c498:	mov	r0, r4
   2c49c:	mov	r2, #72	; 0x48
   2c4a0:	strd	r6, [sp, #24]
   2c4a4:	ldr	r9, [r4, #64]	; 0x40
   2c4a8:	ldr	r7, [r4, #56]	; 0x38
   2c4ac:	ldr	fp, [r4, #16]
   2c4b0:	ldr	sl, [r4, #4]
   2c4b4:	bl	10ee0 <memset@plt>
   2c4b8:	mov	r2, #0
   2c4bc:	str	r2, [sp]
   2c4c0:	ldr	r2, [sp, #20]
   2c4c4:	ldr	r3, [pc, #304]	; 2c5fc <fputs@plt+0x1b4e8>
   2c4c8:	mov	r0, r2
   2c4cc:	and	r3, r3, r7
   2c4d0:	ldr	r6, [r2, #24]
   2c4d4:	mov	r1, r9
   2c4d8:	mov	r2, r4
   2c4dc:	blx	r6
   2c4e0:	subs	r3, r0, #0
   2c4e4:	mov	r7, r3
   2c4e8:	bne	2c57c <fputs@plt+0x1b468>
   2c4ec:	cmp	fp, #0
   2c4f0:	beq	2c5d0 <fputs@plt+0x1b4bc>
   2c4f4:	mov	r9, fp
   2c4f8:	str	fp, [sp, #20]
   2c4fc:	str	r8, [sp, #36]	; 0x24
   2c500:	mov	fp, r4
   2c504:	mov	r8, r5
   2c508:	mov	r6, #0
   2c50c:	mov	r7, #0
   2c510:	mov	r2, sl
   2c514:	asr	r3, sl, #31
   2c518:	ldrd	r4, [sp, #24]
   2c51c:	b	2c534 <fputs@plt+0x1b420>
   2c520:	ldr	r9, [r9]
   2c524:	adds	r6, r6, sl
   2c528:	adc	r7, r7, r3
   2c52c:	cmp	r9, #0
   2c530:	beq	2c5b0 <fputs@plt+0x1b49c>
   2c534:	adds	r2, r2, r6
   2c538:	adc	r3, r3, r7
   2c53c:	cmp	r4, r2
   2c540:	sbcs	r3, r5, r3
   2c544:	ldr	r3, [fp]
   2c548:	sublt	sl, r4, r6
   2c54c:	strd	r6, [sp]
   2c550:	mov	r2, sl
   2c554:	ldr	r3, [r3, #12]
   2c558:	add	r1, r9, #4
   2c55c:	mov	r0, fp
   2c560:	blx	r3
   2c564:	mov	r2, sl
   2c568:	asr	r3, sl, #31
   2c56c:	cmp	r0, #0
   2c570:	beq	2c520 <fputs@plt+0x1b40c>
   2c574:	mov	r7, r0
   2c578:	mov	r4, fp
   2c57c:	ldr	r2, [r4]
   2c580:	cmp	r2, #0
   2c584:	beq	2c594 <fputs@plt+0x1b480>
   2c588:	ldr	r2, [r2, #4]
   2c58c:	mov	r0, r4
   2c590:	blx	r2
   2c594:	ldr	r1, [sp, #32]
   2c598:	mov	r0, r4
   2c59c:	mov	r2, #72	; 0x48
   2c5a0:	bl	10f7c <memcpy@plt>
   2c5a4:	mov	r0, r7
   2c5a8:	add	sp, sp, #116	; 0x74
   2c5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c5b0:	mov	r5, r8
   2c5b4:	ldr	r0, [sp, #20]
   2c5b8:	ldr	r8, [sp, #36]	; 0x24
   2c5bc:	mov	r4, fp
   2c5c0:	ldr	r6, [r0]
   2c5c4:	bl	1cd68 <fputs@plt+0xbc54>
   2c5c8:	subs	r0, r6, #0
   2c5cc:	bne	2c5c0 <fputs@plt+0x1b4ac>
   2c5d0:	ldrd	r0, [sp, #8]
   2c5d4:	ldr	r3, [r4]
   2c5d8:	mov	r2, r8
   2c5dc:	strd	r0, [sp, #152]	; 0x98
   2c5e0:	mov	r1, r5
   2c5e4:	ldr	r3, [r3, #12]
   2c5e8:	mov	r0, r4
   2c5ec:	add	sp, sp, #116	; 0x74
   2c5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c5f4:	bx	r3
   2c5f8:	andeq	r0, r0, sl, lsl #24
   2c5fc:	andeq	r7, r8, pc, ror pc
   2c600:	push	{r4, r5, r6, lr}
   2c604:	mov	r4, r0
   2c608:	mov	r5, r1
   2c60c:	bl	2bd58 <fputs@plt+0x1ac44>
   2c610:	cmp	r0, #0
   2c614:	bne	2c628 <fputs@plt+0x1b514>
   2c618:	mov	r0, r4
   2c61c:	mov	r1, r5
   2c620:	pop	{r4, r5, r6, lr}
   2c624:	b	232d8 <fputs@plt+0x121c4>
   2c628:	mov	r0, #0
   2c62c:	pop	{r4, r5, r6, pc}
   2c630:	push	{r4, r5, r6, lr}
   2c634:	mov	r5, r0
   2c638:	mov	r4, r1
   2c63c:	bl	2bd58 <fputs@plt+0x1ac44>
   2c640:	cmp	r0, #0
   2c644:	bne	2c65c <fputs@plt+0x1b548>
   2c648:	bic	r2, r4, r4, asr #31
   2c64c:	mov	r0, r5
   2c650:	asr	r3, r2, #31
   2c654:	pop	{r4, r5, r6, lr}
   2c658:	b	29024 <fputs@plt+0x17f10>
   2c65c:	mov	r0, #0
   2c660:	pop	{r4, r5, r6, pc}
   2c664:	push	{r4, r6, r7, lr}
   2c668:	mov	r4, r0
   2c66c:	mov	r6, r2
   2c670:	mov	r7, r3
   2c674:	bl	2bd58 <fputs@plt+0x1ac44>
   2c678:	cmp	r0, #0
   2c67c:	bne	2c694 <fputs@plt+0x1b580>
   2c680:	mov	r2, r6
   2c684:	mov	r3, r7
   2c688:	mov	r0, r4
   2c68c:	pop	{r4, r6, r7, lr}
   2c690:	b	29024 <fputs@plt+0x17f10>
   2c694:	mov	r0, #0
   2c698:	pop	{r4, r6, r7, pc}
   2c69c:	push	{r4, r5, r6, r7, r8, lr}
   2c6a0:	ldrb	ip, [r0, #69]	; 0x45
   2c6a4:	cmp	ip, #0
   2c6a8:	bne	2c738 <fputs@plt+0x1b624>
   2c6ac:	mov	r5, r1
   2c6b0:	ldr	r1, [r0, #288]	; 0x120
   2c6b4:	mov	r4, r0
   2c6b8:	cmp	r1, r5
   2c6bc:	mov	r6, r2
   2c6c0:	mov	r7, r3
   2c6c4:	bhi	2c704 <fputs@plt+0x1b5f0>
   2c6c8:	ldr	r1, [r0, #292]	; 0x124
   2c6cc:	cmp	r1, r5
   2c6d0:	bls	2c704 <fputs@plt+0x1b5f0>
   2c6d4:	bl	243c8 <fputs@plt+0x132b4>
   2c6d8:	subs	r6, r0, #0
   2c6dc:	beq	2c71c <fputs@plt+0x1b608>
   2c6e0:	add	r3, r4, #260	; 0x104
   2c6e4:	mov	r1, r5
   2c6e8:	ldrh	r2, [r3]
   2c6ec:	bl	10f7c <memcpy@plt>
   2c6f0:	mov	r0, r4
   2c6f4:	mov	r1, r5
   2c6f8:	bl	1d100 <fputs@plt+0xbfec>
   2c6fc:	mov	r0, r6
   2c700:	pop	{r4, r5, r6, r7, r8, pc}
   2c704:	mov	r2, r6
   2c708:	mov	r3, r7
   2c70c:	mov	r0, r5
   2c710:	bl	2c664 <fputs@plt+0x1b550>
   2c714:	subs	r6, r0, #0
   2c718:	beq	2c724 <fputs@plt+0x1b610>
   2c71c:	mov	r0, r6
   2c720:	pop	{r4, r5, r6, r7, r8, pc}
   2c724:	ldr	r3, [r4, #68]	; 0x44
   2c728:	bic	r3, r3, #-16777216	; 0xff000000
   2c72c:	bic	r3, r3, #255	; 0xff
   2c730:	cmp	r3, #0
   2c734:	beq	2c744 <fputs@plt+0x1b630>
   2c738:	mov	r6, #0
   2c73c:	mov	r0, r6
   2c740:	pop	{r4, r5, r6, r7, r8, pc}
   2c744:	mov	r0, r4
   2c748:	bl	1d7c4 <fputs@plt+0xc6b0>
   2c74c:	b	2c71c <fputs@plt+0x1b608>
   2c750:	cmp	r1, #0
   2c754:	beq	2c7b8 <fputs@plt+0x1b6a4>
   2c758:	push	{r4, r5}
   2c75c:	mov	r5, r3
   2c760:	ldr	r3, [r0, #288]	; 0x120
   2c764:	mov	ip, r0
   2c768:	cmp	r3, r1
   2c76c:	mov	r4, r2
   2c770:	bhi	2c7a4 <fputs@plt+0x1b690>
   2c774:	ldr	r3, [r0, #292]	; 0x124
   2c778:	cmp	r3, r1
   2c77c:	bls	2c7a4 <fputs@plt+0x1b690>
   2c780:	add	r3, r0, #260	; 0x104
   2c784:	ldrh	r2, [r3]
   2c788:	mov	r3, #0
   2c78c:	cmp	r5, r3
   2c790:	cmpeq	r4, r2
   2c794:	bhi	2c7a4 <fputs@plt+0x1b690>
   2c798:	mov	r0, r1
   2c79c:	pop	{r4, r5}
   2c7a0:	bx	lr
   2c7a4:	mov	r2, r4
   2c7a8:	mov	r3, r5
   2c7ac:	mov	r0, ip
   2c7b0:	pop	{r4, r5}
   2c7b4:	b	2c69c <fputs@plt+0x1b588>
   2c7b8:	b	243c8 <fputs@plt+0x132b4>
   2c7bc:	push	{r4, r5, r6, lr}
   2c7c0:	mov	r5, r0
   2c7c4:	mov	r6, r1
   2c7c8:	bl	2c750 <fputs@plt+0x1b63c>
   2c7cc:	subs	r4, r0, #0
   2c7d0:	beq	2c7dc <fputs@plt+0x1b6c8>
   2c7d4:	mov	r0, r4
   2c7d8:	pop	{r4, r5, r6, pc}
   2c7dc:	mov	r0, r5
   2c7e0:	mov	r1, r6
   2c7e4:	bl	1d100 <fputs@plt+0xbfec>
   2c7e8:	mov	r0, r4
   2c7ec:	pop	{r4, r5, r6, pc}
   2c7f0:	ldr	r3, [r0, #24]
   2c7f4:	push	{r4, r5, r6, lr}
   2c7f8:	cmp	r3, r1
   2c7fc:	mov	r4, r0
   2c800:	mov	r6, r2
   2c804:	bge	2c868 <fputs@plt+0x1b754>
   2c808:	cmp	r1, #32
   2c80c:	movge	r5, r1
   2c810:	movlt	r5, #32
   2c814:	cmp	r2, #0
   2c818:	beq	2c8b4 <fputs@plt+0x1b7a0>
   2c81c:	cmp	r3, #0
   2c820:	ble	2c83c <fputs@plt+0x1b728>
   2c824:	ldr	r1, [r0, #20]
   2c828:	ldr	r3, [r0, #16]
   2c82c:	cmp	r3, r1
   2c830:	beq	2c914 <fputs@plt+0x1b800>
   2c834:	ldr	r0, [r4, #32]
   2c838:	bl	1d100 <fputs@plt+0xbfec>
   2c83c:	mov	r2, r5
   2c840:	asr	r3, r5, #31
   2c844:	ldr	r0, [r4, #32]
   2c848:	bl	253e0 <fputs@plt+0x142cc>
   2c84c:	mov	r1, r0
   2c850:	str	r0, [r4, #20]
   2c854:	cmp	r1, #0
   2c858:	beq	2c8c4 <fputs@plt+0x1b7b0>
   2c85c:	ldr	r0, [r4, #32]
   2c860:	bl	1cd04 <fputs@plt+0xbbf0>
   2c864:	str	r0, [r4, #24]
   2c868:	cmp	r6, #0
   2c86c:	beq	2c890 <fputs@plt+0x1b77c>
   2c870:	ldr	r1, [r4, #16]
   2c874:	cmp	r1, #0
   2c878:	beq	2c890 <fputs@plt+0x1b77c>
   2c87c:	ldr	r0, [r4, #20]
   2c880:	cmp	r1, r0
   2c884:	beq	2c890 <fputs@plt+0x1b77c>
   2c888:	ldr	r2, [r4, #12]
   2c88c:	bl	10f7c <memcpy@plt>
   2c890:	ldrh	r3, [r4, #8]
   2c894:	tst	r3, #1024	; 0x400
   2c898:	bne	2c8f4 <fputs@plt+0x1b7e0>
   2c89c:	ldr	r2, [r4, #20]
   2c8a0:	bic	r3, r3, #7168	; 0x1c00
   2c8a4:	mov	r0, #0
   2c8a8:	strh	r3, [r4, #8]
   2c8ac:	str	r2, [r4, #16]
   2c8b0:	pop	{r4, r5, r6, pc}
   2c8b4:	cmp	r3, #0
   2c8b8:	ble	2c83c <fputs@plt+0x1b728>
   2c8bc:	ldr	r1, [r0, #20]
   2c8c0:	b	2c834 <fputs@plt+0x1b720>
   2c8c4:	ldrh	r2, [r4, #8]
   2c8c8:	ldr	r3, [pc, #108]	; 2c93c <fputs@plt+0x1b828>
   2c8cc:	and	r3, r3, r2
   2c8d0:	cmp	r3, #0
   2c8d4:	moveq	r3, #1
   2c8d8:	strheq	r3, [r4, #8]
   2c8dc:	bne	2c908 <fputs@plt+0x1b7f4>
   2c8e0:	mov	r3, #0
   2c8e4:	str	r3, [r4, #16]
   2c8e8:	str	r3, [r4, #24]
   2c8ec:	mov	r0, #7
   2c8f0:	pop	{r4, r5, r6, pc}
   2c8f4:	ldr	r3, [r4, #36]	; 0x24
   2c8f8:	ldr	r0, [r4, #16]
   2c8fc:	blx	r3
   2c900:	ldrh	r3, [r4, #8]
   2c904:	b	2c89c <fputs@plt+0x1b788>
   2c908:	mov	r0, r4
   2c90c:	bl	22380 <fputs@plt+0x1126c>
   2c910:	b	2c8e0 <fputs@plt+0x1b7cc>
   2c914:	mov	r1, r3
   2c918:	mov	r2, r5
   2c91c:	asr	r3, r5, #31
   2c920:	ldr	r0, [r0, #32]
   2c924:	bl	2c7bc <fputs@plt+0x1b6a8>
   2c928:	mov	r6, #0
   2c92c:	str	r0, [r4, #20]
   2c930:	str	r0, [r4, #16]
   2c934:	mov	r1, r0
   2c938:	b	2c854 <fputs@plt+0x1b740>
   2c93c:	andeq	r2, r0, r0, ror #8
   2c940:	mov	r2, #0
   2c944:	b	2c7f0 <fputs@plt+0x1b6dc>
   2c948:	push	{r4, r5, r6, lr}
   2c94c:	subs	r5, r2, #0
   2c950:	mov	r4, r1
   2c954:	ble	2c99c <fputs@plt+0x1b888>
   2c958:	ldr	r3, [r1, #24]
   2c95c:	mov	r6, r0
   2c960:	cmp	r5, r3
   2c964:	bgt	2c9c4 <fputs@plt+0x1b8b0>
   2c968:	ldr	r0, [r1, #20]
   2c96c:	str	r0, [r1, #16]
   2c970:	ldr	r2, [r6]
   2c974:	cmp	r0, #0
   2c978:	mov	r3, #8192	; 0x2000
   2c97c:	str	r2, [r4]
   2c980:	strh	r3, [r4, #8]
   2c984:	popeq	{r4, r5, r6, pc}
   2c988:	mov	r2, r5
   2c98c:	mov	r1, #0
   2c990:	bl	10ee0 <memset@plt>
   2c994:	ldr	r0, [r4, #16]
   2c998:	pop	{r4, r5, r6, pc}
   2c99c:	ldrh	r2, [r1, #8]
   2c9a0:	ldr	r3, [pc, #60]	; 2c9e4 <fputs@plt+0x1b8d0>
   2c9a4:	and	r3, r3, r2
   2c9a8:	cmp	r3, #0
   2c9ac:	moveq	r3, #1
   2c9b0:	strheq	r3, [r1, #8]
   2c9b4:	bne	2c9d8 <fputs@plt+0x1b8c4>
   2c9b8:	mov	r0, #0
   2c9bc:	str	r0, [r4, #16]
   2c9c0:	pop	{r4, r5, r6, pc}
   2c9c4:	mov	r1, r5
   2c9c8:	mov	r0, r4
   2c9cc:	bl	2c940 <fputs@plt+0x1b82c>
   2c9d0:	ldr	r0, [r4, #16]
   2c9d4:	b	2c970 <fputs@plt+0x1b85c>
   2c9d8:	mov	r0, r1
   2c9dc:	bl	22380 <fputs@plt+0x1126c>
   2c9e0:	b	2c9b8 <fputs@plt+0x1b8a4>
   2c9e4:	andeq	r2, r0, r0, ror #8
   2c9e8:	ldr	r3, [r0, #8]
   2c9ec:	ldrh	ip, [r3, #8]
   2c9f0:	tst	ip, #8192	; 0x2000
   2c9f4:	beq	2ca00 <fputs@plt+0x1b8ec>
   2c9f8:	ldr	r0, [r3, #16]
   2c9fc:	bx	lr
   2ca00:	mov	r2, r1
   2ca04:	add	r0, r0, #4
   2ca08:	mov	r1, r3
   2ca0c:	b	2c948 <fputs@plt+0x1b834>
   2ca10:	push	{r4, lr}
   2ca14:	mov	r1, #0
   2ca18:	mov	r4, r0
   2ca1c:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2ca20:	cmp	r0, #0
   2ca24:	beq	2ca38 <fputs@plt+0x1b924>
   2ca28:	ldrd	r2, [r0]
   2ca2c:	mov	r0, r4
   2ca30:	pop	{r4, lr}
   2ca34:	b	2a910 <fputs@plt+0x197fc>
   2ca38:	mov	r0, r4
   2ca3c:	mov	r2, #0
   2ca40:	mov	r3, #0
   2ca44:	pop	{r4, lr}
   2ca48:	b	2a910 <fputs@plt+0x197fc>
   2ca4c:	push	{r4, r5, r6, lr}
   2ca50:	mov	r5, r1
   2ca54:	mov	r1, #8
   2ca58:	mov	r6, r2
   2ca5c:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2ca60:	cmp	r5, #0
   2ca64:	mov	r4, r0
   2ca68:	bne	2ca88 <fputs@plt+0x1b974>
   2ca6c:	cmp	r4, #0
   2ca70:	beq	2ca9c <fputs@plt+0x1b988>
   2ca74:	ldrd	r2, [r4]
   2ca78:	adds	r2, r2, #1
   2ca7c:	adc	r3, r3, #0
   2ca80:	strd	r2, [r4]
   2ca84:	pop	{r4, r5, r6, pc}
   2ca88:	ldr	r0, [r6]
   2ca8c:	bl	2a898 <fputs@plt+0x19784>
   2ca90:	cmp	r0, #5
   2ca94:	bne	2ca6c <fputs@plt+0x1b958>
   2ca98:	pop	{r4, r5, r6, pc}
   2ca9c:	pop	{r4, r5, r6, pc}
   2caa0:	push	{r4, r5, r6, lr}
   2caa4:	mov	r1, #0
   2caa8:	mov	r5, r0
   2caac:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2cab0:	subs	r4, r0, #0
   2cab4:	popeq	{r4, r5, r6, pc}
   2cab8:	ldrd	r0, [r4, #16]
   2cabc:	cmp	r0, #1
   2cac0:	sbcs	r3, r1, #0
   2cac4:	poplt	{r4, r5, r6, pc}
   2cac8:	bl	8eab0 <fputs@plt+0x7d99c>
   2cacc:	vldr	d0, [r4]
   2cad0:	vmov	d7, r0, r1
   2cad4:	mov	r0, r5
   2cad8:	pop	{r4, r5, r6, lr}
   2cadc:	vdiv.f64	d0, d0, d7
   2cae0:	b	2a8bc <fputs@plt+0x197a8>
   2cae4:	push	{r4, lr}
   2cae8:	mov	r1, #0
   2caec:	mov	r4, r0
   2caf0:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2caf4:	cmp	r0, #0
   2caf8:	vldrne	d0, [r0]
   2cafc:	vldreq	d0, [pc, #12]	; 2cb10 <fputs@plt+0x1b9fc>
   2cb00:	mov	r0, r4
   2cb04:	pop	{r4, lr}
   2cb08:	b	2a8bc <fputs@plt+0x197a8>
   2cb0c:	nop			; (mov r0, r0)
	...
   2cb18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cb1c:	mov	r1, #32
   2cb20:	mov	r5, r2
   2cb24:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2cb28:	mov	r4, r0
   2cb2c:	ldr	r0, [r5]
   2cb30:	bl	2af28 <fputs@plt+0x19e14>
   2cb34:	cmp	r4, #0
   2cb38:	cmpne	r0, #5
   2cb3c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cb40:	ldrd	r2, [r4, #16]
   2cb44:	adds	r2, r2, #1
   2cb48:	adc	r3, r3, #0
   2cb4c:	cmp	r0, #1
   2cb50:	strd	r2, [r4, #16]
   2cb54:	ldr	r0, [r5]
   2cb58:	beq	2cb78 <fputs@plt+0x1ba64>
   2cb5c:	bl	2a844 <fputs@plt+0x19730>
   2cb60:	vldr	d7, [r4]
   2cb64:	mov	r3, #1
   2cb68:	strb	r3, [r4, #25]
   2cb6c:	vadd.f64	d0, d7, d0
   2cb70:	vstr	d0, [r4]
   2cb74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cb78:	bl	2a854 <fputs@plt+0x19740>
   2cb7c:	mov	r6, r0
   2cb80:	mov	r7, r1
   2cb84:	bl	8eab0 <fputs@plt+0x7d99c>
   2cb88:	vldr	d7, [r4]
   2cb8c:	ldrb	r2, [r4, #25]
   2cb90:	ldrb	r3, [r4, #24]
   2cb94:	orrs	r3, r2, r3
   2cb98:	vmov	d6, r0, r1
   2cb9c:	vadd.f64	d7, d7, d6
   2cba0:	vstr	d7, [r4]
   2cba4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cba8:	cmp	r6, #0
   2cbac:	sbcs	r3, r7, #0
   2cbb0:	ldrd	r2, [r4, #8]
   2cbb4:	blt	2cbec <fputs@plt+0x1bad8>
   2cbb8:	cmp	r2, #1
   2cbbc:	sbcs	r1, r3, #0
   2cbc0:	blt	2cc1c <fputs@plt+0x1bb08>
   2cbc4:	mvn	r0, #0
   2cbc8:	subs	r0, r0, r2
   2cbcc:	mvn	r1, #-2147483648	; 0x80000000
   2cbd0:	sbc	r1, r1, r3
   2cbd4:	cmp	r0, r6
   2cbd8:	sbcs	r1, r1, r7
   2cbdc:	bge	2cc1c <fputs@plt+0x1bb08>
   2cbe0:	mov	r3, #1
   2cbe4:	strb	r3, [r4, #24]
   2cbe8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cbec:	cmp	r2, #0
   2cbf0:	sbcs	r1, r3, #0
   2cbf4:	bge	2cc1c <fputs@plt+0x1bb08>
   2cbf8:	mov	r0, #1
   2cbfc:	subs	r0, r0, r2
   2cc00:	mov	r1, #-2147483648	; 0x80000000
   2cc04:	sbc	r1, r1, r3
   2cc08:	adds	r8, r6, #1
   2cc0c:	adc	r9, r7, #0
   2cc10:	cmp	r8, r0
   2cc14:	sbcs	r1, r9, r1
   2cc18:	blt	2cbe0 <fputs@plt+0x1bacc>
   2cc1c:	adds	r6, r6, r2
   2cc20:	adc	r7, r7, r3
   2cc24:	strd	r6, [r4, #8]
   2cc28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cc2c:	ldrh	r1, [r0, #8]
   2cc30:	push	{r4, r5, r6, lr}
   2cc34:	ands	r4, r1, #16384	; 0x4000
   2cc38:	beq	2cc68 <fputs@plt+0x1bb54>
   2cc3c:	ldr	r1, [r0, #12]
   2cc40:	ldr	r3, [r0]
   2cc44:	mov	r2, #1
   2cc48:	add	r1, r1, r3
   2cc4c:	cmp	r1, r2
   2cc50:	movlt	r1, r2
   2cc54:	mov	r5, r0
   2cc58:	bl	2c7f0 <fputs@plt+0x1b6dc>
   2cc5c:	subs	r4, r0, #0
   2cc60:	movne	r4, #7
   2cc64:	beq	2cc70 <fputs@plt+0x1bb5c>
   2cc68:	mov	r0, r4
   2cc6c:	pop	{r4, r5, r6, pc}
   2cc70:	ldr	r3, [r5, #12]
   2cc74:	ldr	r0, [r5, #16]
   2cc78:	ldr	r2, [r5]
   2cc7c:	mov	r1, r4
   2cc80:	add	r0, r0, r3
   2cc84:	bl	10ee0 <memset@plt>
   2cc88:	ldrh	r2, [r5, #8]
   2cc8c:	ldr	r3, [r5, #12]
   2cc90:	ldr	r1, [r5]
   2cc94:	bic	r2, r2, #16896	; 0x4200
   2cc98:	add	r3, r3, r1
   2cc9c:	strh	r2, [r5, #8]
   2cca0:	str	r3, [r5, #12]
   2cca4:	mov	r0, r4
   2cca8:	pop	{r4, r5, r6, pc}
   2ccac:	ldrh	r3, [r0, #8]
   2ccb0:	push	{r4, lr}
   2ccb4:	mov	r4, r0
   2ccb8:	tst	r3, #16384	; 0x4000
   2ccbc:	bne	2cd3c <fputs@plt+0x1bc28>
   2ccc0:	tst	r3, #18
   2ccc4:	beq	2cd2c <fputs@plt+0x1bc18>
   2ccc8:	ldr	r2, [r4, #24]
   2cccc:	cmp	r2, #0
   2ccd0:	beq	2cce4 <fputs@plt+0x1bbd0>
   2ccd4:	ldr	r1, [r4, #16]
   2ccd8:	ldr	r2, [r4, #20]
   2ccdc:	cmp	r1, r2
   2cce0:	beq	2cd2c <fputs@plt+0x1bc18>
   2cce4:	ldr	r1, [r4, #12]
   2cce8:	mov	r2, #1
   2ccec:	add	r1, r1, #2
   2ccf0:	mov	r0, r4
   2ccf4:	bl	2c7f0 <fputs@plt+0x1b6dc>
   2ccf8:	cmp	r0, #0
   2ccfc:	beq	2cd08 <fputs@plt+0x1bbf4>
   2cd00:	mov	r0, #7
   2cd04:	pop	{r4, pc}
   2cd08:	ldr	r2, [r4, #16]
   2cd0c:	ldr	r3, [r4, #12]
   2cd10:	strb	r0, [r2, r3]
   2cd14:	ldr	r3, [r4, #16]
   2cd18:	ldr	r2, [r4, #12]
   2cd1c:	add	r3, r3, r2
   2cd20:	strb	r0, [r3, #1]
   2cd24:	ldrh	r3, [r4, #8]
   2cd28:	orr	r3, r3, #512	; 0x200
   2cd2c:	bic	r3, r3, #4096	; 0x1000
   2cd30:	strh	r3, [r4, #8]
   2cd34:	mov	r0, #0
   2cd38:	pop	{r4, pc}
   2cd3c:	bl	2cc2c <fputs@plt+0x1bb18>
   2cd40:	ldrh	r3, [r4, #8]
   2cd44:	b	2ccc0 <fputs@plt+0x1bbac>
   2cd48:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cd4c:	subs	r9, r1, #0
   2cd50:	mov	r5, r0
   2cd54:	ldr	r6, [sp, #40]	; 0x28
   2cd58:	beq	2cf54 <fputs@plt+0x1be40>
   2cd5c:	ldr	fp, [r0, #32]
   2cd60:	mov	r4, r2
   2cd64:	cmp	fp, #0
   2cd68:	mov	r7, r3
   2cd6c:	ldrne	r8, [fp, #92]	; 0x5c
   2cd70:	ldreq	r8, [pc, #692]	; 2d02c <fputs@plt+0x1bf18>
   2cd74:	cmp	r3, #0
   2cd78:	bne	2ce44 <fputs@plt+0x1bd30>
   2cd7c:	cmp	r2, #0
   2cd80:	movge	sl, #16
   2cd84:	blt	2cef0 <fputs@plt+0x1bddc>
   2cd88:	cmn	r6, #1
   2cd8c:	beq	2cfb4 <fputs@plt+0x1bea0>
   2cd90:	ldr	r3, [pc, #664]	; 2d030 <fputs@plt+0x1bf1c>
   2cd94:	ldrh	r2, [r5, #8]
   2cd98:	add	r3, pc, r3
   2cd9c:	cmp	r6, r3
   2cda0:	ldr	r3, [pc, #652]	; 2d034 <fputs@plt+0x1bf20>
   2cda4:	and	r3, r3, r2
   2cda8:	beq	2cf78 <fputs@plt+0x1be64>
   2cdac:	cmp	r3, #0
   2cdb0:	bne	2cdc0 <fputs@plt+0x1bcac>
   2cdb4:	ldr	r3, [r5, #24]
   2cdb8:	cmp	r3, #0
   2cdbc:	beq	2cdc8 <fputs@plt+0x1bcb4>
   2cdc0:	mov	r0, r5
   2cdc4:	bl	22434 <fputs@plt+0x11320>
   2cdc8:	cmp	r6, #0
   2cdcc:	movne	r3, #1024	; 0x400
   2cdd0:	moveq	r3, #2048	; 0x800
   2cdd4:	orr	sl, r3, sl
   2cdd8:	str	r9, [r5, #16]
   2cddc:	str	r6, [r5, #36]	; 0x24
   2cde0:	cmp	r7, #0
   2cde4:	str	r4, [r5, #12]
   2cde8:	strh	sl, [r5, #8]
   2cdec:	beq	2ced8 <fputs@plt+0x1bdc4>
   2cdf0:	cmp	r7, #1
   2cdf4:	cmpne	r4, #1
   2cdf8:	strb	r7, [r5, #10]
   2cdfc:	ble	2cec8 <fputs@plt+0x1bdb4>
   2ce00:	ldr	r3, [r5, #16]
   2ce04:	ldrb	r2, [r3]
   2ce08:	ldrb	r3, [r3, #1]
   2ce0c:	cmp	r2, #254	; 0xfe
   2ce10:	cmpeq	r3, #255	; 0xff
   2ce14:	moveq	r6, #3
   2ce18:	beq	2ce2c <fputs@plt+0x1bd18>
   2ce1c:	cmp	r3, #254	; 0xfe
   2ce20:	cmpeq	r2, #255	; 0xff
   2ce24:	bne	2cec8 <fputs@plt+0x1bdb4>
   2ce28:	mov	r6, #2
   2ce2c:	mov	r0, r5
   2ce30:	bl	2ccac <fputs@plt+0x1bb98>
   2ce34:	subs	r7, r0, #0
   2ce38:	beq	2ce84 <fputs@plt+0x1bd70>
   2ce3c:	mov	r0, #7
   2ce40:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce44:	cmp	r2, #0
   2ce48:	movge	sl, #2
   2ce4c:	bge	2cd88 <fputs@plt+0x1bc74>
   2ce50:	cmp	r3, #1
   2ce54:	ldrne	sl, [pc, #476]	; 2d038 <fputs@plt+0x1bf24>
   2ce58:	bne	2cef4 <fputs@plt+0x1bde0>
   2ce5c:	mov	r0, r9
   2ce60:	bl	10f58 <strlen@plt>
   2ce64:	ldr	sl, [pc, #460]	; 2d038 <fputs@plt+0x1bf24>
   2ce68:	bic	r4, r0, #-1073741824	; 0xc0000000
   2ce6c:	cmp	r8, r4
   2ce70:	addlt	r4, r8, #1
   2ce74:	cmn	r6, #1
   2ce78:	bne	2cd90 <fputs@plt+0x1bc7c>
   2ce7c:	mov	r3, #1
   2ce80:	b	2cf48 <fputs@plt+0x1be34>
   2ce84:	ldr	r2, [r5, #12]
   2ce88:	ldr	r0, [r5, #16]
   2ce8c:	sub	r2, r2, #2
   2ce90:	str	r2, [r5, #12]
   2ce94:	add	r1, r0, #2
   2ce98:	bl	11054 <memmove@plt>
   2ce9c:	ldr	r2, [r5, #16]
   2cea0:	ldr	r3, [r5, #12]
   2cea4:	strb	r7, [r2, r3]
   2cea8:	ldr	r3, [r5, #16]
   2ceac:	ldr	r2, [r5, #12]
   2ceb0:	add	r3, r3, r2
   2ceb4:	strb	r7, [r3, #1]
   2ceb8:	ldrh	r3, [r5, #8]
   2cebc:	strb	r6, [r5, #10]
   2cec0:	orr	r3, r3, #512	; 0x200
   2cec4:	strh	r3, [r5, #8]
   2cec8:	cmp	r8, r4
   2cecc:	bge	2cee8 <fputs@plt+0x1bdd4>
   2ced0:	mov	r0, #18
   2ced4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ced8:	mov	r3, #1
   2cedc:	cmp	r8, r4
   2cee0:	strb	r3, [r5, #10]
   2cee4:	blt	2ced0 <fputs@plt+0x1bdbc>
   2cee8:	mov	r0, #0
   2ceec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cef0:	mov	sl, #528	; 0x210
   2cef4:	cmp	r8, #0
   2cef8:	blt	2d024 <fputs@plt+0x1bf10>
   2cefc:	ldrb	r4, [r9, #1]
   2cf00:	ldrb	r3, [r9]
   2cf04:	orrs	r4, r4, r3
   2cf08:	movne	r2, r9
   2cf0c:	movne	r4, #0
   2cf10:	bne	2cf2c <fputs@plt+0x1be18>
   2cf14:	b	2cf3c <fputs@plt+0x1be28>
   2cf18:	ldrb	r0, [r2, #2]
   2cf1c:	ldrb	r3, [r2, #3]
   2cf20:	add	r2, r2, #2
   2cf24:	orrs	r3, r0, r3
   2cf28:	beq	2cf3c <fputs@plt+0x1be28>
   2cf2c:	add	r4, r4, #2
   2cf30:	cmp	r8, r4
   2cf34:	mov	r1, r2
   2cf38:	bge	2cf18 <fputs@plt+0x1be04>
   2cf3c:	cmn	r6, #1
   2cf40:	bne	2cd90 <fputs@plt+0x1bc7c>
   2cf44:	mov	r3, #2
   2cf48:	mov	r6, r4
   2cf4c:	add	r4, r3, r4
   2cf50:	b	2cfb8 <fputs@plt+0x1bea4>
   2cf54:	ldrh	r2, [r0, #8]
   2cf58:	ldr	r3, [pc, #212]	; 2d034 <fputs@plt+0x1bf20>
   2cf5c:	and	r3, r3, r2
   2cf60:	cmp	r3, #0
   2cf64:	bne	2d000 <fputs@plt+0x1beec>
   2cf68:	mov	r2, #1
   2cf6c:	mov	r0, r3
   2cf70:	strh	r2, [r5, #8]
   2cf74:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cf78:	cmp	r3, #0
   2cf7c:	bne	2cf8c <fputs@plt+0x1be78>
   2cf80:	ldr	r3, [r5, #24]
   2cf84:	cmp	r3, #0
   2cf88:	beq	2cf98 <fputs@plt+0x1be84>
   2cf8c:	mov	r0, r5
   2cf90:	bl	22434 <fputs@plt+0x11320>
   2cf94:	ldr	fp, [r5, #32]
   2cf98:	str	r9, [r5, #16]
   2cf9c:	str	r9, [r5, #20]
   2cfa0:	mov	r1, r9
   2cfa4:	mov	r0, fp
   2cfa8:	bl	1cd04 <fputs@plt+0xbbf0>
   2cfac:	str	r0, [r5, #24]
   2cfb0:	b	2cde0 <fputs@plt+0x1bccc>
   2cfb4:	mov	r6, r4
   2cfb8:	cmp	r8, r6
   2cfbc:	blt	2ced0 <fputs@plt+0x1bdbc>
   2cfc0:	cmp	r4, #32
   2cfc4:	ldr	r3, [r5, #24]
   2cfc8:	movge	r1, r4
   2cfcc:	movlt	r1, #32
   2cfd0:	cmp	r1, r3
   2cfd4:	bgt	2d00c <fputs@plt+0x1bef8>
   2cfd8:	ldrh	r3, [r5, #8]
   2cfdc:	ldr	r0, [r5, #20]
   2cfe0:	and	r3, r3, #13
   2cfe4:	strh	r3, [r5, #8]
   2cfe8:	str	r0, [r5, #16]
   2cfec:	mov	r2, r4
   2cff0:	mov	r1, r9
   2cff4:	bl	10f7c <memcpy@plt>
   2cff8:	mov	r4, r6
   2cffc:	b	2cde0 <fputs@plt+0x1bccc>
   2d000:	bl	22380 <fputs@plt+0x1126c>
   2d004:	mov	r0, r9
   2d008:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d00c:	mov	r0, r5
   2d010:	bl	2c940 <fputs@plt+0x1b82c>
   2d014:	cmp	r0, #0
   2d018:	ldreq	r0, [r5, #16]
   2d01c:	bne	2ce3c <fputs@plt+0x1bd28>
   2d020:	b	2cfec <fputs@plt+0x1bed8>
   2d024:	mov	r4, #0
   2d028:	b	2cf3c <fputs@plt+0x1be28>
   2d02c:	blcc	fe6df834 <fputs@plt+0xfe6ce720>
   2d030:			; <UNDEFINED> instruction: 0xfffe964c
   2d034:	andeq	r2, r0, r0, ror #8
   2d038:	andeq	r0, r0, r2, lsl #4
   2d03c:	ldr	r3, [r0, #44]	; 0x2c
   2d040:	push	{r4, r5, r6, lr}
   2d044:	cmp	r3, #0
   2d048:	sub	sp, sp, #8
   2d04c:	ldr	r4, [r0]
   2d050:	ldr	r6, [r0, #80]	; 0x50
   2d054:	beq	2d0d4 <fputs@plt+0x1bfc0>
   2d058:	ldr	r2, [pc, #216]	; 2d138 <fputs@plt+0x1c024>
   2d05c:	ldrb	r3, [r4, #70]	; 0x46
   2d060:	add	r2, pc, r2
   2d064:	mov	r5, r0
   2d068:	ldr	r2, [r2, #328]	; 0x148
   2d06c:	add	r3, r3, #1
   2d070:	cmp	r2, #0
   2d074:	strb	r3, [r4, #70]	; 0x46
   2d078:	beq	2d080 <fputs@plt+0x1bf6c>
   2d07c:	blx	r2
   2d080:	ldr	r0, [r4, #240]	; 0xf0
   2d084:	cmp	r0, #0
   2d088:	ldrne	r1, [r5, #44]	; 0x2c
   2d08c:	beq	2d104 <fputs@plt+0x1bff0>
   2d090:	mvn	r2, #0
   2d094:	str	r2, [sp]
   2d098:	mov	r3, #1
   2d09c:	bl	2cd48 <fputs@plt+0x1bc34>
   2d0a0:	ldr	r3, [pc, #148]	; 2d13c <fputs@plt+0x1c028>
   2d0a4:	add	r3, pc, r3
   2d0a8:	ldr	r3, [r3, #332]	; 0x14c
   2d0ac:	cmp	r3, #0
   2d0b0:	beq	2d0b8 <fputs@plt+0x1bfa4>
   2d0b4:	blx	r3
   2d0b8:	ldrb	r3, [r4, #70]	; 0x46
   2d0bc:	str	r6, [r4, #52]	; 0x34
   2d0c0:	sub	r3, r3, #1
   2d0c4:	strb	r3, [r4, #70]	; 0x46
   2d0c8:	mov	r0, r6
   2d0cc:	add	sp, sp, #8
   2d0d0:	pop	{r4, r5, r6, pc}
   2d0d4:	cmp	r6, #0
   2d0d8:	str	r6, [r4, #52]	; 0x34
   2d0dc:	bne	2d0ec <fputs@plt+0x1bfd8>
   2d0e0:	ldr	r3, [r4, #240]	; 0xf0
   2d0e4:	cmp	r3, #0
   2d0e8:	beq	2d0c8 <fputs@plt+0x1bfb4>
   2d0ec:	mov	r0, r4
   2d0f0:	mov	r1, r6
   2d0f4:	bl	22a20 <fputs@plt+0x1190c>
   2d0f8:	mov	r0, r6
   2d0fc:	add	sp, sp, #8
   2d100:	pop	{r4, r5, r6, pc}
   2d104:	mov	r2, #40	; 0x28
   2d108:	mov	r3, #0
   2d10c:	mov	r0, r4
   2d110:	bl	25490 <fputs@plt+0x1437c>
   2d114:	cmp	r0, #0
   2d118:	streq	r0, [r4, #240]	; 0xf0
   2d11c:	beq	2d0a0 <fputs@plt+0x1bf8c>
   2d120:	mov	r3, #1
   2d124:	ldr	r1, [r5, #44]	; 0x2c
   2d128:	str	r4, [r0, #32]
   2d12c:	strh	r3, [r0, #8]
   2d130:	str	r0, [r4, #240]	; 0xf0
   2d134:	b	2d090 <fputs@plt+0x1bf7c>
   2d138:	andeq	r1, r8, r8, ror #15
   2d13c:	andeq	r1, r8, r4, lsr #15
   2d140:	push	{lr}		; (str lr, [sp, #-4]!)
   2d144:	mov	ip, r0
   2d148:	sub	sp, sp, #12
   2d14c:	mov	r3, #1
   2d150:	mvn	lr, #0
   2d154:	ldr	r0, [r0]
   2d158:	str	r3, [ip, #20]
   2d15c:	strb	r3, [ip, #25]
   2d160:	str	lr, [sp]
   2d164:	bl	2cd48 <fputs@plt+0x1bc34>
   2d168:	add	sp, sp, #12
   2d16c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d170:	push	{r4, r5, r6, r7, lr}
   2d174:	sub	sp, sp, #148	; 0x94
   2d178:	add	r6, sp, #4
   2d17c:	mov	r4, r0
   2d180:	mov	r7, r1
   2d184:	mov	r5, r2
   2d188:	mov	r1, #0
   2d18c:	mov	r2, #44	; 0x2c
   2d190:	mov	r0, r6
   2d194:	bl	10ee0 <memset@plt>
   2d198:	mov	ip, r4
   2d19c:	add	lr, sp, #48	; 0x30
   2d1a0:	ldm	ip!, {r0, r1, r2, r3}
   2d1a4:	mov	r4, lr
   2d1a8:	stmia	lr!, {r0, r1, r2, r3}
   2d1ac:	ldm	ip!, {r0, r1, r2, r3}
   2d1b0:	stmia	lr!, {r0, r1, r2, r3}
   2d1b4:	ldm	ip, {r0, r1, r2, r3}
   2d1b8:	stm	lr, {r0, r1, r2, r3}
   2d1bc:	mov	r0, r4
   2d1c0:	bl	1cb78 <fputs@plt+0xba64>
   2d1c4:	ldr	r3, [sp, #56]	; 0x38
   2d1c8:	sub	r3, r3, #1968	; 0x7b0
   2d1cc:	sub	r3, r3, #3
   2d1d0:	cmp	r3, #66	; 0x42
   2d1d4:	bls	2d300 <fputs@plt+0x1c1ec>
   2d1d8:	mov	r3, #2000	; 0x7d0
   2d1dc:	mov	r0, #0
   2d1e0:	mov	r1, #0
   2d1e4:	mov	r2, #1
   2d1e8:	str	r3, [sp, #56]	; 0x38
   2d1ec:	mov	r3, #0
   2d1f0:	strd	r0, [sp, #80]	; 0x50
   2d1f4:	str	r2, [sp, #60]	; 0x3c
   2d1f8:	str	r2, [sp, #64]	; 0x40
   2d1fc:	str	r3, [sp, #68]	; 0x44
   2d200:	str	r3, [sp, #72]	; 0x48
   2d204:	mov	r0, r4
   2d208:	mov	r4, #0
   2d20c:	str	r4, [sp, #76]	; 0x4c
   2d210:	strb	r4, [sp, #90]	; 0x5a
   2d214:	bl	1c718 <fputs@plt+0xb604>
   2d218:	mov	r2, #1000	; 0x3e8
   2d21c:	mov	r3, #0
   2d220:	ldrd	r0, [sp, #48]	; 0x30
   2d224:	bl	8eb10 <fputs@plt+0x7d9fc>
   2d228:	ldr	r2, [pc, #288]	; 2d350 <fputs@plt+0x1c23c>
   2d22c:	add	r3, sp, #144	; 0x90
   2d230:	add	r2, r0, r2
   2d234:	str	r2, [r3, #-144]!	; 0xffffff70
   2d238:	mov	r0, r3
   2d23c:	bl	10e38 <localtime@plt>
   2d240:	ldr	r3, [pc, #268]	; 2d354 <fputs@plt+0x1c240>
   2d244:	add	r3, pc, r3
   2d248:	ldr	r3, [r3, #268]	; 0x10c
   2d24c:	sub	r3, r3, r4
   2d250:	clz	r3, r3
   2d254:	lsr	r3, r3, #5
   2d258:	cmp	r0, r4
   2d25c:	moveq	r3, #0
   2d260:	cmp	r3, r4
   2d264:	beq	2d31c <fputs@plt+0x1c208>
   2d268:	mov	ip, r0
   2d26c:	mov	lr, r6
   2d270:	ldm	ip!, {r0, r1, r2, r3}
   2d274:	mov	r6, #1
   2d278:	stmia	lr!, {r0, r1, r2, r3}
   2d27c:	ldm	ip!, {r0, r1, r2, r3}
   2d280:	ldr	r7, [sp, #16]
   2d284:	stmia	lr!, {r0, r1, r2, r3}
   2d288:	ldm	ip, {r0, r1, r2}
   2d28c:	ldr	r3, [sp, #24]
   2d290:	ldr	ip, [sp, #20]
   2d294:	stm	lr, {r0, r1, r2}
   2d298:	add	r3, r3, #1888	; 0x760
   2d29c:	ldr	r1, [sp, #12]
   2d2a0:	ldr	r2, [sp, #8]
   2d2a4:	add	r3, r3, #12
   2d2a8:	add	ip, ip, r6
   2d2ac:	str	r3, [sp, #104]	; 0x68
   2d2b0:	str	r1, [sp, #116]	; 0x74
   2d2b4:	str	r2, [sp, #120]	; 0x78
   2d2b8:	str	ip, [sp, #108]	; 0x6c
   2d2bc:	str	r7, [sp, #112]	; 0x70
   2d2c0:	strb	r4, [sp, #138]	; 0x8a
   2d2c4:	vldr	s15, [sp, #4]
   2d2c8:	add	r0, sp, #96	; 0x60
   2d2cc:	strb	r4, [sp, #139]	; 0x8b
   2d2d0:	strb	r6, [sp, #136]	; 0x88
   2d2d4:	vcvt.f64.s32	d7, s15
   2d2d8:	strb	r6, [sp, #137]	; 0x89
   2d2dc:	vstr	d7, [sp, #128]	; 0x80
   2d2e0:	bl	1c718 <fputs@plt+0xb604>
   2d2e4:	ldrd	r0, [sp, #96]	; 0x60
   2d2e8:	ldrd	r2, [sp, #48]	; 0x30
   2d2ec:	str	r4, [r5]
   2d2f0:	subs	r0, r0, r2
   2d2f4:	sbc	r1, r1, r3
   2d2f8:	add	sp, sp, #148	; 0x94
   2d2fc:	pop	{r4, r5, r6, r7, pc}
   2d300:	vldr	d7, [sp, #80]	; 0x50
   2d304:	vldr	d6, [pc, #60]	; 2d348 <fputs@plt+0x1c234>
   2d308:	vadd.f64	d7, d7, d6
   2d30c:	vcvt.s32.f64	s14, d7
   2d310:	vcvt.f64.s32	d7, s14
   2d314:	vstr	d7, [sp, #80]	; 0x50
   2d318:	b	2d204 <fputs@plt+0x1c0f0>
   2d31c:	ldr	r1, [pc, #52]	; 2d358 <fputs@plt+0x1c244>
   2d320:	mov	r0, r7
   2d324:	mvn	r2, #0
   2d328:	add	r1, pc, r1
   2d32c:	bl	2d140 <fputs@plt+0x1c02c>
   2d330:	mov	r3, #1
   2d334:	mov	r0, #0
   2d338:	mov	r1, #0
   2d33c:	str	r3, [r5]
   2d340:	add	sp, sp, #148	; 0x94
   2d344:	pop	{r4, r5, r6, r7, pc}
   2d348:	andeq	r0, r0, r0
   2d34c:	svccc	0x00e00000
   2d350:	ldrb	r9, [ip, -r0, asr #13]
   2d354:	andeq	ip, r7, r4, lsr pc
   2d358:	andeq	r6, r6, r4, lsl #17
   2d35c:	push	{r4, lr}
   2d360:	mov	r1, #0
   2d364:	mov	r4, r0
   2d368:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2d36c:	subs	r3, r0, #0
   2d370:	popeq	{r4, pc}
   2d374:	ldrd	r0, [r3, #16]
   2d378:	cmp	r0, #1
   2d37c:	sbcs	r2, r1, #0
   2d380:	poplt	{r4, pc}
   2d384:	ldrb	r2, [r3, #24]
   2d388:	cmp	r2, #0
   2d38c:	bne	2d3b8 <fputs@plt+0x1c2a4>
   2d390:	ldrb	r2, [r3, #25]
   2d394:	mov	r0, r4
   2d398:	cmp	r2, #0
   2d39c:	bne	2d3ac <fputs@plt+0x1c298>
   2d3a0:	ldrd	r2, [r3, #8]
   2d3a4:	pop	{r4, lr}
   2d3a8:	b	2a910 <fputs@plt+0x197fc>
   2d3ac:	vldr	d0, [r3]
   2d3b0:	pop	{r4, lr}
   2d3b4:	b	2a8bc <fputs@plt+0x197a8>
   2d3b8:	ldr	r1, [pc, #16]	; 2d3d0 <fputs@plt+0x1c2bc>
   2d3bc:	mov	r0, r4
   2d3c0:	mvn	r2, #0
   2d3c4:	add	r1, pc, r1
   2d3c8:	pop	{r4, lr}
   2d3cc:	b	2d140 <fputs@plt+0x1c02c>
   2d3d0:	andeq	r6, r6, r0, lsl #16
   2d3d4:	push	{r4, r5, r6, lr}
   2d3d8:	mov	r5, r0
   2d3dc:	ldr	r0, [r2]
   2d3e0:	mov	r4, r2
   2d3e4:	bl	2a898 <fputs@plt+0x19784>
   2d3e8:	cmp	r0, #1
   2d3ec:	beq	2d424 <fputs@plt+0x1c310>
   2d3f0:	cmp	r0, #5
   2d3f4:	bne	2d404 <fputs@plt+0x1c2f0>
   2d3f8:	mov	r0, r5
   2d3fc:	pop	{r4, r5, r6, lr}
   2d400:	b	2a950 <fputs@plt+0x1983c>
   2d404:	ldr	r0, [r4]
   2d408:	bl	2a844 <fputs@plt+0x19730>
   2d40c:	mov	r0, r5
   2d410:	pop	{r4, r5, r6, lr}
   2d414:	vcmpe.f64	d0, #0.0
   2d418:	vmrs	APSR_nzcv, fpscr
   2d41c:	vnegmi.f64	d0, d0
   2d420:	b	2a8bc <fputs@plt+0x197a8>
   2d424:	ldr	r0, [r4]
   2d428:	bl	2a854 <fputs@plt+0x19740>
   2d42c:	cmp	r0, #0
   2d430:	sbcs	r3, r1, #0
   2d434:	bge	2d44c <fputs@plt+0x1c338>
   2d438:	cmp	r1, #-2147483648	; 0x80000000
   2d43c:	cmpeq	r0, #0
   2d440:	beq	2d460 <fputs@plt+0x1c34c>
   2d444:	rsbs	r0, r0, #0
   2d448:	rsc	r1, r1, #0
   2d44c:	mov	r2, r0
   2d450:	mov	r3, r1
   2d454:	mov	r0, r5
   2d458:	pop	{r4, r5, r6, lr}
   2d45c:	b	2a910 <fputs@plt+0x197fc>
   2d460:	ldr	r1, [pc, #16]	; 2d478 <fputs@plt+0x1c364>
   2d464:	mov	r0, r5
   2d468:	mvn	r2, #0
   2d46c:	add	r1, pc, r1
   2d470:	pop	{r4, r5, r6, lr}
   2d474:	b	2d140 <fputs@plt+0x1c02c>
   2d478:	andeq	r6, r6, r8, asr r7
   2d47c:	push	{lr}		; (str lr, [sp, #-4]!)
   2d480:	mov	r3, r0
   2d484:	sub	sp, sp, #12
   2d488:	mov	ip, #1
   2d48c:	mvn	lr, #0
   2d490:	ldr	r0, [r0]
   2d494:	str	ip, [r3, #20]
   2d498:	strb	ip, [r3, #25]
   2d49c:	str	lr, [sp]
   2d4a0:	mov	r3, #2
   2d4a4:	bl	2cd48 <fputs@plt+0x1bc34>
   2d4a8:	add	sp, sp, #12
   2d4ac:	pop	{pc}		; (ldr pc, [sp], #4)
   2d4b0:	ldr	r2, [r0]
   2d4b4:	mov	r3, #1
   2d4b8:	strb	r3, [r0, #25]
   2d4bc:	ldrh	r3, [r2, #8]
   2d4c0:	str	r1, [r0, #20]
   2d4c4:	tst	r3, #1
   2d4c8:	bxeq	lr
   2d4cc:	cmp	r1, #516	; 0x204
   2d4d0:	push	{lr}		; (str lr, [sp, #-4]!)
   2d4d4:	sub	sp, sp, #12
   2d4d8:	beq	2d508 <fputs@plt+0x1c3f4>
   2d4dc:	mov	r0, r1
   2d4e0:	bl	20bd0 <fputs@plt+0xfabc>
   2d4e4:	mov	r1, r0
   2d4e8:	mov	r3, #0
   2d4ec:	str	r3, [sp]
   2d4f0:	mov	r0, r2
   2d4f4:	mov	r3, #1
   2d4f8:	mvn	r2, #0
   2d4fc:	bl	2cd48 <fputs@plt+0x1bc34>
   2d500:	add	sp, sp, #12
   2d504:	pop	{pc}		; (ldr pc, [sp], #4)
   2d508:	ldr	r1, [pc, #4]	; 2d514 <fputs@plt+0x1c400>
   2d50c:	add	r1, pc, r1
   2d510:	b	2d4e8 <fputs@plt+0x1c3d4>
   2d514:	andeq	r6, r6, ip, asr #13
   2d518:	push	{r4, lr}
   2d51c:	mov	r4, r0
   2d520:	ldr	r0, [r2]
   2d524:	bl	2a854 <fputs@plt+0x19740>
   2d528:	cmp	r0, #0
   2d52c:	mov	r3, r1
   2d530:	sbcs	r1, r1, #0
   2d534:	movge	r2, r0
   2d538:	movlt	r2, #0
   2d53c:	movlt	r3, #0
   2d540:	mov	r0, r4
   2d544:	bl	2a9a0 <fputs@plt+0x1988c>
   2d548:	subs	r1, r0, #0
   2d54c:	popeq	{r4, pc}
   2d550:	mov	r0, r4
   2d554:	pop	{r4, lr}
   2d558:	b	2d4b0 <fputs@plt+0x1c39c>
   2d55c:	push	{lr}		; (str lr, [sp, #-4]!)
   2d560:	mov	r2, r0
   2d564:	sub	sp, sp, #12
   2d568:	mov	ip, #18
   2d56c:	mov	r3, #1
   2d570:	mov	r1, #0
   2d574:	ldr	r0, [r0]
   2d578:	str	ip, [r2, #20]
   2d57c:	strb	r3, [r2, #25]
   2d580:	str	r1, [sp]
   2d584:	ldr	r1, [pc, #16]	; 2d59c <fputs@plt+0x1c488>
   2d588:	mvn	r2, #0
   2d58c:	add	r1, pc, r1
   2d590:	bl	2cd48 <fputs@plt+0x1bc34>
   2d594:	add	sp, sp, #12
   2d598:	pop	{pc}		; (ldr pc, [sp], #4)
   2d59c:	andeq	r6, r6, r4, ror #12
   2d5a0:	sub	r3, r1, #1
   2d5a4:	cmn	r3, #3
   2d5a8:	push	{r4, lr}
   2d5ac:	mov	r4, r2
   2d5b0:	bhi	2d5b8 <fputs@plt+0x1c4a4>
   2d5b4:	blx	r1
   2d5b8:	cmp	r4, #0
   2d5bc:	beq	2d5c8 <fputs@plt+0x1c4b4>
   2d5c0:	mov	r0, r4
   2d5c4:	bl	2d55c <fputs@plt+0x1c448>
   2d5c8:	mov	r0, #18
   2d5cc:	pop	{r4, pc}
   2d5d0:	push	{r4, r5, r6, lr}
   2d5d4:	mov	r4, r2
   2d5d8:	mov	r5, r3
   2d5dc:	mov	r6, r0
   2d5e0:	bl	2aa4c <fputs@plt+0x19938>
   2d5e4:	ldr	r0, [r0, #92]	; 0x5c
   2d5e8:	cmp	r0, r4
   2d5ec:	asr	r1, r0, #31
   2d5f0:	sbcs	r3, r1, r5
   2d5f4:	blt	2d614 <fputs@plt+0x1c500>
   2d5f8:	mov	r0, r4
   2d5fc:	mov	r1, r5
   2d600:	bl	232d8 <fputs@plt+0x121c4>
   2d604:	subs	r4, r0, #0
   2d608:	beq	2d628 <fputs@plt+0x1c514>
   2d60c:	mov	r0, r4
   2d610:	pop	{r4, r5, r6, pc}
   2d614:	mov	r0, r6
   2d618:	mov	r4, #0
   2d61c:	bl	2d55c <fputs@plt+0x1c448>
   2d620:	mov	r0, r4
   2d624:	pop	{r4, r5, r6, pc}
   2d628:	mov	r0, r6
   2d62c:	bl	2a9d8 <fputs@plt+0x198c4>
   2d630:	b	2d60c <fputs@plt+0x1c4f8>
   2d634:	push	{r4, lr}
   2d638:	sub	sp, sp, #8
   2d63c:	mov	r4, r0
   2d640:	ldr	ip, [sp, #16]
   2d644:	ldr	r0, [r0]
   2d648:	str	ip, [sp]
   2d64c:	bl	2cd48 <fputs@plt+0x1bc34>
   2d650:	cmp	r0, #18
   2d654:	beq	2d660 <fputs@plt+0x1c54c>
   2d658:	add	sp, sp, #8
   2d65c:	pop	{r4, pc}
   2d660:	mov	r0, r4
   2d664:	add	sp, sp, #8
   2d668:	pop	{r4, lr}
   2d66c:	b	2d55c <fputs@plt+0x1c448>
   2d670:	push	{lr}		; (str lr, [sp, #-4]!)
   2d674:	sub	sp, sp, #12
   2d678:	str	r3, [sp]
   2d67c:	mov	r3, #0
   2d680:	bl	2d634 <fputs@plt+0x1c520>
   2d684:	add	sp, sp, #12
   2d688:	pop	{pc}		; (ldr pc, [sp], #4)
   2d68c:	push	{r4, r5, r6, r7, r8, lr}
   2d690:	mov	r5, r0
   2d694:	ldr	r0, [r2]
   2d698:	mov	r4, r2
   2d69c:	bl	2a848 <fputs@plt+0x19734>
   2d6a0:	mov	r6, r0
   2d6a4:	ldr	r0, [r4, #4]
   2d6a8:	bl	2a848 <fputs@plt+0x19734>
   2d6ac:	add	r4, r6, #1
   2d6b0:	bic	r4, r4, #1
   2d6b4:	mov	r7, r0
   2d6b8:	mov	r0, r5
   2d6bc:	bl	2aa4c <fputs@plt+0x19938>
   2d6c0:	add	r2, r4, #7
   2d6c4:	lsl	r2, r2, #3
   2d6c8:	asr	r3, r2, #31
   2d6cc:	mov	r8, r0
   2d6d0:	bl	25490 <fputs@plt+0x1437c>
   2d6d4:	subs	r1, r0, #0
   2d6d8:	beq	2d718 <fputs@plt+0x1c604>
   2d6dc:	add	r3, r1, #56	; 0x38
   2d6e0:	add	r4, r3, r4, lsl #2
   2d6e4:	str	r3, [r1, #24]
   2d6e8:	ldr	r3, [pc, #52]	; 2d724 <fputs@plt+0x1c610>
   2d6ec:	mov	r2, #0
   2d6f0:	str	r8, [r1, #52]	; 0x34
   2d6f4:	str	r6, [r1, #8]
   2d6f8:	str	r7, [r1, #12]
   2d6fc:	mov	r0, r5
   2d700:	str	r4, [r1, #20]
   2d704:	str	r2, [r1]
   2d708:	add	r3, pc, r3
   2d70c:	mov	r2, #56	; 0x38
   2d710:	pop	{r4, r5, r6, r7, r8, lr}
   2d714:	b	2d670 <fputs@plt+0x1c55c>
   2d718:	mov	r0, r5
   2d71c:	pop	{r4, r5, r6, r7, r8, lr}
   2d720:	b	2a9d8 <fputs@plt+0x198c4>
   2d724:			; <UNDEFINED> instruction: 0xfffefc88
   2d728:	push	{lr}		; (str lr, [sp, #-4]!)
   2d72c:	sub	sp, sp, #12
   2d730:	str	r3, [sp]
   2d734:	mov	r3, #1
   2d738:	bl	2d634 <fputs@plt+0x1c520>
   2d73c:	add	sp, sp, #12
   2d740:	pop	{pc}		; (ldr pc, [sp], #4)
   2d744:	push	{r4, lr}
   2d748:	mov	r4, r0
   2d74c:	bl	2b98c <fputs@plt+0x1a878>
   2d750:	mov	r3, #0
   2d754:	mvn	r2, #0
   2d758:	mov	r1, r0
   2d75c:	mov	r0, r4
   2d760:	pop	{r4, lr}
   2d764:	b	2d728 <fputs@plt+0x1c614>
   2d768:	push	{r4, lr}
   2d76c:	mov	r4, r0
   2d770:	ldr	r0, [r2]
   2d774:	bl	2a898 <fputs@plt+0x19784>
   2d778:	sub	r0, r0, #1
   2d77c:	cmp	r0, #3
   2d780:	addls	pc, pc, r0, lsl #2
   2d784:	b	2d7d8 <fputs@plt+0x1c6c4>
   2d788:	b	2d798 <fputs@plt+0x1c684>
   2d78c:	b	2d7cc <fputs@plt+0x1c6b8>
   2d790:	b	2d7c0 <fputs@plt+0x1c6ac>
   2d794:	b	2d7b4 <fputs@plt+0x1c6a0>
   2d798:	ldr	r1, [pc, #68]	; 2d7e4 <fputs@plt+0x1c6d0>
   2d79c:	add	r1, pc, r1
   2d7a0:	mov	r0, r4
   2d7a4:	mov	r3, #0
   2d7a8:	mvn	r2, #0
   2d7ac:	pop	{r4, lr}
   2d7b0:	b	2d728 <fputs@plt+0x1c614>
   2d7b4:	ldr	r1, [pc, #44]	; 2d7e8 <fputs@plt+0x1c6d4>
   2d7b8:	add	r1, pc, r1
   2d7bc:	b	2d7a0 <fputs@plt+0x1c68c>
   2d7c0:	ldr	r1, [pc, #36]	; 2d7ec <fputs@plt+0x1c6d8>
   2d7c4:	add	r1, pc, r1
   2d7c8:	b	2d7a0 <fputs@plt+0x1c68c>
   2d7cc:	ldr	r1, [pc, #28]	; 2d7f0 <fputs@plt+0x1c6dc>
   2d7d0:	add	r1, pc, r1
   2d7d4:	b	2d7a0 <fputs@plt+0x1c68c>
   2d7d8:	ldr	r1, [pc, #20]	; 2d7f4 <fputs@plt+0x1c6e0>
   2d7dc:	add	r1, pc, r1
   2d7e0:	b	2d7a0 <fputs@plt+0x1c68c>
   2d7e4:	andeq	r6, r6, ip, ror #8
   2d7e8:	andeq	r9, r6, r0, asr #31
   2d7ec:	andeq	r6, r6, ip, asr #8
   2d7f0:	andeq	r6, r6, r8, asr #8
   2d7f4:	andeq	r6, r6, r4, asr #8
   2d7f8:	push	{r4, lr}
   2d7fc:	mov	r4, r0
   2d800:	bl	2b970 <fputs@plt+0x1a85c>
   2d804:	mov	r3, #0
   2d808:	mvn	r2, #0
   2d80c:	mov	r1, r0
   2d810:	mov	r0, r4
   2d814:	pop	{r4, lr}
   2d818:	b	2d728 <fputs@plt+0x1c614>
   2d81c:	push	{r4, lr}
   2d820:	mov	r4, r0
   2d824:	ldr	r0, [r2]
   2d828:	bl	2a848 <fputs@plt+0x19734>
   2d82c:	bl	23298 <fputs@plt+0x12184>
   2d830:	mov	r3, #0
   2d834:	mvn	r2, #0
   2d838:	mov	r1, r0
   2d83c:	mov	r0, r4
   2d840:	pop	{r4, lr}
   2d844:	b	2d728 <fputs@plt+0x1c614>
   2d848:	push	{r4, r5, r6, lr}
   2d84c:	mov	r1, #0
   2d850:	mov	r5, r0
   2d854:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2d858:	ldr	r4, [pc, #84]	; 2d8b4 <fputs@plt+0x1c7a0>
   2d85c:	add	r4, pc, r4
   2d860:	subs	r3, r0, #0
   2d864:	popeq	{r4, r5, r6, pc}
   2d868:	ldrb	r3, [r3, #24]
   2d86c:	cmp	r3, #2
   2d870:	beq	2d8a8 <fputs@plt+0x1c794>
   2d874:	cmp	r3, #1
   2d878:	beq	2d89c <fputs@plt+0x1c788>
   2d87c:	bl	25400 <fputs@plt+0x142ec>
   2d880:	ldr	r3, [pc, #48]	; 2d8b8 <fputs@plt+0x1c7a4>
   2d884:	mvn	r2, #0
   2d888:	ldr	r3, [r4, r3]
   2d88c:	mov	r1, r0
   2d890:	mov	r0, r5
   2d894:	pop	{r4, r5, r6, lr}
   2d898:	b	2d728 <fputs@plt+0x1c614>
   2d89c:	mov	r0, r5
   2d8a0:	pop	{r4, r5, r6, lr}
   2d8a4:	b	2a9d8 <fputs@plt+0x198c4>
   2d8a8:	mov	r0, r5
   2d8ac:	pop	{r4, r5, r6, lr}
   2d8b0:	b	2d55c <fputs@plt+0x1c448>
   2d8b4:	muleq	r7, ip, r7
   2d8b8:	andeq	r0, r0, r4, lsr #2
   2d8bc:	push	{lr}		; (str lr, [sp, #-4]!)
   2d8c0:	sub	sp, sp, #12
   2d8c4:	str	r3, [sp]
   2d8c8:	mov	r3, #3
   2d8cc:	bl	2d634 <fputs@plt+0x1c520>
   2d8d0:	add	sp, sp, #12
   2d8d4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8d8:	push	{lr}		; (str lr, [sp, #-4]!)
   2d8dc:	sub	sp, sp, #12
   2d8e0:	str	r3, [sp]
   2d8e4:	mov	r3, #2
   2d8e8:	bl	2d634 <fputs@plt+0x1c520>
   2d8ec:	add	sp, sp, #12
   2d8f0:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8f4:	b	2d8d8 <fputs@plt+0x1c7c4>
   2d8f8:	push	{r4, r5, lr}
   2d8fc:	mov	r5, #0
   2d900:	mvn	r4, #-2147483648	; 0x80000000
   2d904:	cmp	r3, r5
   2d908:	cmpeq	r2, r4
   2d90c:	ldr	ip, [sp, #12]
   2d910:	bhi	2d924 <fputs@plt+0x1c810>
   2d914:	str	ip, [sp, #12]
   2d918:	mov	r3, #0
   2d91c:	pop	{r4, r5, lr}
   2d920:	b	2d634 <fputs@plt+0x1c520>
   2d924:	mov	lr, r1
   2d928:	mov	r2, r0
   2d92c:	mov	r1, ip
   2d930:	mov	r0, lr
   2d934:	pop	{r4, r5, lr}
   2d938:	b	2d5a0 <fputs@plt+0x1c48c>
   2d93c:	push	{r4, r5, lr}
   2d940:	mov	r5, #0
   2d944:	ldrb	ip, [sp, #16]
   2d948:	mvn	r4, #-2147483648	; 0x80000000
   2d94c:	ldr	lr, [sp, #12]
   2d950:	cmp	ip, #4
   2d954:	moveq	ip, #2
   2d958:	cmp	r3, r5
   2d95c:	cmpeq	r2, r4
   2d960:	bhi	2d974 <fputs@plt+0x1c860>
   2d964:	str	lr, [sp, #12]
   2d968:	mov	r3, ip
   2d96c:	pop	{r4, r5, lr}
   2d970:	b	2d634 <fputs@plt+0x1c520>
   2d974:	mov	r4, r1
   2d978:	mov	r2, r0
   2d97c:	mov	r1, lr
   2d980:	mov	r0, r4
   2d984:	pop	{r4, r5, lr}
   2d988:	b	2d5a0 <fputs@plt+0x1c48c>
   2d98c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d990:	sub	sp, sp, #28
   2d994:	mov	r5, r1
   2d998:	str	r0, [sp, #16]
   2d99c:	lsl	r0, r1, #2
   2d9a0:	add	r0, r0, #1
   2d9a4:	mov	r6, r2
   2d9a8:	asr	r1, r0, #31
   2d9ac:	bl	2c600 <fputs@plt+0x1b4ec>
   2d9b0:	ldr	r3, [pc, #380]	; 2db34 <fputs@plt+0x1ca20>
   2d9b4:	add	r3, pc, r3
   2d9b8:	str	r3, [sp, #20]
   2d9bc:	subs	r3, r0, #0
   2d9c0:	str	r3, [sp, #12]
   2d9c4:	beq	2da88 <fputs@plt+0x1c974>
   2d9c8:	cmp	r5, #0
   2d9cc:	movle	r2, #0
   2d9d0:	movle	r3, #0
   2d9d4:	ble	2da5c <fputs@plt+0x1c948>
   2d9d8:	sub	r6, r6, #4
   2d9dc:	ldr	r4, [sp, #12]
   2d9e0:	mov	r9, #0
   2d9e4:	ldr	sl, [pc, #332]	; 2db38 <fputs@plt+0x1ca24>
   2d9e8:	mov	fp, #0
   2d9ec:	mov	r8, #189	; 0xbd
   2d9f0:	mov	r7, #191	; 0xbf
   2d9f4:	b	2da14 <fputs@plt+0x1c900>
   2d9f8:	cmp	r0, #127	; 0x7f
   2d9fc:	bhi	2da98 <fputs@plt+0x1c984>
   2da00:	strb	r0, [r4]
   2da04:	add	r4, r4, #1
   2da08:	add	r9, r9, #1
   2da0c:	cmp	r5, r9
   2da10:	beq	2da50 <fputs@plt+0x1c93c>
   2da14:	ldr	r0, [r6, #4]!
   2da18:	bl	2a854 <fputs@plt+0x19740>
   2da1c:	cmp	r1, fp
   2da20:	cmpeq	r0, sl
   2da24:	bls	2d9f8 <fputs@plt+0x1c8e4>
   2da28:	mov	r1, r8
   2da2c:	mov	r3, r7
   2da30:	mov	r2, #239	; 0xef
   2da34:	add	r9, r9, #1
   2da38:	cmp	r5, r9
   2da3c:	strb	r2, [r4]
   2da40:	strb	r3, [r4, #1]
   2da44:	strb	r1, [r4, #2]
   2da48:	add	r4, r4, #3
   2da4c:	bne	2da14 <fputs@plt+0x1c900>
   2da50:	ldr	r3, [sp, #12]
   2da54:	sub	r2, r4, r3
   2da58:	asr	r3, r2, #31
   2da5c:	mov	r0, #1
   2da60:	str	r0, [sp, #4]
   2da64:	ldr	r1, [pc, #208]	; 2db3c <fputs@plt+0x1ca28>
   2da68:	ldr	r0, [sp, #20]
   2da6c:	ldr	ip, [r0, r1]
   2da70:	ldr	r1, [sp, #12]
   2da74:	ldr	r0, [sp, #16]
   2da78:	str	ip, [sp]
   2da7c:	bl	2d93c <fputs@plt+0x1c828>
   2da80:	add	sp, sp, #28
   2da84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2da88:	ldr	r0, [sp, #16]
   2da8c:	add	sp, sp, #28
   2da90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2da94:	b	2a9d8 <fputs@plt+0x198c4>
   2da98:	ldr	r3, [pc, #160]	; 2db40 <fputs@plt+0x1ca2c>
   2da9c:	cmp	r0, r3
   2daa0:	bhi	2dac8 <fputs@plt+0x1c9b4>
   2daa4:	lsr	r2, r0, #6
   2daa8:	mov	r3, r4
   2daac:	and	r0, r0, #63	; 0x3f
   2dab0:	sub	r2, r2, #64	; 0x40
   2dab4:	sub	r0, r0, #128	; 0x80
   2dab8:	strb	r2, [r3], #2
   2dabc:	strb	r0, [r4, #1]
   2dac0:	mov	r4, r3
   2dac4:	b	2da08 <fputs@plt+0x1c8f4>
   2dac8:	ldr	r3, [pc, #116]	; 2db44 <fputs@plt+0x1ca30>
   2dacc:	lsr	r2, r0, #12
   2dad0:	cmp	r0, r3
   2dad4:	bls	2db14 <fputs@plt+0x1ca00>
   2dad8:	and	r2, r2, #63	; 0x3f
   2dadc:	lsr	r3, r0, #6
   2dae0:	sub	r2, r2, #128	; 0x80
   2dae4:	strb	r2, [r4, #1]
   2dae8:	and	r3, r3, #63	; 0x3f
   2daec:	lsr	r2, r0, #18
   2daf0:	and	r0, r0, #63	; 0x3f
   2daf4:	sub	r3, r3, #128	; 0x80
   2daf8:	sub	r2, r2, #16
   2dafc:	sub	r0, r0, #128	; 0x80
   2db00:	strb	r3, [r4, #2]
   2db04:	strb	r2, [r4]
   2db08:	strb	r0, [r4, #3]
   2db0c:	add	r4, r4, #4
   2db10:	b	2da08 <fputs@plt+0x1c8f4>
   2db14:	sub	r2, r2, #32
   2db18:	lsr	r3, r0, #6
   2db1c:	and	r3, r3, #63	; 0x3f
   2db20:	and	r1, r0, #63	; 0x3f
   2db24:	uxtb	r2, r2
   2db28:	orr	r3, r3, #128	; 0x80
   2db2c:	orr	r1, r1, #128	; 0x80
   2db30:	b	2da34 <fputs@plt+0x1c920>
   2db34:	andeq	ip, r7, r4, asr #12
   2db38:			; <UNDEFINED> instruction: 0x0010ffff
   2db3c:	andeq	r0, r0, r4, lsr #2
   2db40:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2db44:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   2db48:	ldrh	ip, [r0, #84]	; 0x54
   2db4c:	ldr	r0, [r0, #16]
   2db50:	push	{lr}		; (str lr, [sp, #-4]!)
   2db54:	mov	lr, r3
   2db58:	mla	ip, r2, ip, r1
   2db5c:	mov	r3, #1
   2db60:	mov	r1, lr
   2db64:	add	ip, ip, ip, lsl #2
   2db68:	mvn	r2, #0
   2db6c:	add	r0, r0, ip, lsl #3
   2db70:	pop	{lr}		; (ldr lr, [sp], #4)
   2db74:	b	2cd48 <fputs@plt+0x1bc34>
   2db78:	push	{r4, r5, r6, r7, r8, lr}
   2db7c:	mov	r6, r1
   2db80:	sub	sp, sp, #8
   2db84:	mov	r7, r2
   2db88:	mov	r5, r0
   2db8c:	bl	25d5c <fputs@plt+0x14c48>
   2db90:	cmp	r6, #0
   2db94:	ble	2dbe4 <fputs@plt+0x1cad0>
   2db98:	mov	r4, #0
   2db9c:	mov	r8, r4
   2dba0:	b	2dbb0 <fputs@plt+0x1ca9c>
   2dba4:	add	r4, r4, #1
   2dba8:	cmp	r6, r4
   2dbac:	beq	2dbe4 <fputs@plt+0x1cad0>
   2dbb0:	ldr	r3, [r5]
   2dbb4:	ldrb	r2, [r3, #69]	; 0x45
   2dbb8:	cmp	r2, #0
   2dbbc:	bne	2dba4 <fputs@plt+0x1ca90>
   2dbc0:	ldr	r3, [r7, r4, lsl #2]
   2dbc4:	mov	r1, r4
   2dbc8:	str	r2, [sp]
   2dbcc:	mov	r0, r5
   2dbd0:	mov	r2, r8
   2dbd4:	add	r4, r4, #1
   2dbd8:	bl	2db48 <fputs@plt+0x1ca34>
   2dbdc:	cmp	r6, r4
   2dbe0:	bne	2dbb0 <fputs@plt+0x1ca9c>
   2dbe4:	add	sp, sp, #8
   2dbe8:	pop	{r4, r5, r6, r7, r8, pc}
   2dbec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dbf0:	mov	r5, r0
   2dbf4:	ldrb	r3, [r0, #10]
   2dbf8:	mov	r6, r1
   2dbfc:	cmp	r3, #1
   2dc00:	beq	2dc24 <fputs@plt+0x1cb10>
   2dc04:	cmp	r1, #1
   2dc08:	beq	2dde4 <fputs@plt+0x1ccd0>
   2dc0c:	bl	2ccac <fputs@plt+0x1bb98>
   2dc10:	subs	ip, r0, #0
   2dc14:	beq	2df40 <fputs@plt+0x1ce2c>
   2dc18:	mov	ip, #7
   2dc1c:	mov	r0, ip
   2dc20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dc24:	cmp	r1, #1
   2dc28:	beq	2dde4 <fputs@plt+0x1ccd0>
   2dc2c:	ldr	r8, [r0, #12]
   2dc30:	add	r2, r8, #1
   2dc34:	lsl	r2, r2, #1
   2dc38:	asr	r3, r2, #31
   2dc3c:	ldr	r0, [r5, #32]
   2dc40:	ldr	r4, [r5, #16]
   2dc44:	bl	253e0 <fputs@plt+0x142cc>
   2dc48:	subs	r7, r0, #0
   2dc4c:	beq	2dc18 <fputs@plt+0x1cb04>
   2dc50:	ldrb	r3, [r5, #10]
   2dc54:	add	r2, r4, r8
   2dc58:	cmp	r3, #1
   2dc5c:	beq	2ddfc <fputs@plt+0x1cce8>
   2dc60:	cmp	r3, #2
   2dc64:	beq	2df98 <fputs@plt+0x1ce84>
   2dc68:	cmp	r4, r2
   2dc6c:	bcs	2e1c4 <fputs@plt+0x1d0b0>
   2dc70:	ldr	ip, [pc, #1508]	; 2e25c <fputs@plt+0x1d148>
   2dc74:	ldr	lr, [pc, #1508]	; 2e260 <fputs@plt+0x1d14c>
   2dc78:	ldr	r8, [pc, #1508]	; 2e264 <fputs@plt+0x1d150>
   2dc7c:	mov	r0, r7
   2dc80:	b	2dcf4 <fputs@plt+0x1cbe0>
   2dc84:	cmp	r2, r1
   2dc88:	bls	2dcb4 <fputs@plt+0x1cba0>
   2dc8c:	ldrb	fp, [r4, #2]
   2dc90:	ldrb	r1, [r4, #3]
   2dc94:	and	r9, r3, #960	; 0x3c0
   2dc98:	and	sl, lr, r3, lsl #10
   2dc9c:	add	r3, r1, fp, lsl #8
   2dca0:	and	r3, r3, r8
   2dca4:	add	r9, r9, #64	; 0x40
   2dca8:	add	r3, r3, sl
   2dcac:	add	r1, r4, #4
   2dcb0:	add	r3, r3, r9, lsl #10
   2dcb4:	cmp	r3, lr
   2dcb8:	bhi	2dda0 <fputs@plt+0x1cc8c>
   2dcbc:	lsr	r4, r3, #6
   2dcc0:	lsr	r9, r3, #12
   2dcc4:	and	r4, r4, #63	; 0x3f
   2dcc8:	and	r3, r3, #63	; 0x3f
   2dccc:	sub	r4, r4, #128	; 0x80
   2dcd0:	sub	r9, r9, #32
   2dcd4:	sub	r3, r3, #128	; 0x80
   2dcd8:	strb	r4, [r0, #1]
   2dcdc:	strb	r9, [r0]
   2dce0:	strb	r3, [r0, #2]
   2dce4:	mov	r4, r1
   2dce8:	add	r0, r0, #3
   2dcec:	cmp	r2, r1
   2dcf0:	bls	2dd2c <fputs@plt+0x1cc18>
   2dcf4:	mov	r1, r4
   2dcf8:	ldrb	r3, [r4, #1]
   2dcfc:	ldrb	r9, [r1], #2
   2dd00:	add	r3, r3, r9, lsl #8
   2dd04:	sub	r9, r3, #55296	; 0xd800
   2dd08:	cmp	r9, ip
   2dd0c:	bls	2dc84 <fputs@plt+0x1cb70>
   2dd10:	cmp	r3, #127	; 0x7f
   2dd14:	bhi	2e1ec <fputs@plt+0x1d0d8>
   2dd18:	cmp	r2, r1
   2dd1c:	strb	r3, [r0]
   2dd20:	mov	r4, r1
   2dd24:	add	r0, r0, #1
   2dd28:	bhi	2dcf4 <fputs@plt+0x1cbe0>
   2dd2c:	sub	r3, r0, r7
   2dd30:	str	r3, [r5, #12]
   2dd34:	mov	r3, #0
   2dd38:	strb	r3, [r0]
   2dd3c:	ldrh	r4, [r5, #8]
   2dd40:	ldr	r3, [pc, #1312]	; 2e268 <fputs@plt+0x1d154>
   2dd44:	and	r3, r3, r4
   2dd48:	cmp	r3, #0
   2dd4c:	bne	2dd5c <fputs@plt+0x1cc48>
   2dd50:	ldr	r3, [r5, #24]
   2dd54:	cmp	r3, #0
   2dd58:	beq	2dd64 <fputs@plt+0x1cc50>
   2dd5c:	mov	r0, r5
   2dd60:	bl	22434 <fputs@plt+0x11320>
   2dd64:	ldr	r3, [pc, #1280]	; 2e26c <fputs@plt+0x1d158>
   2dd68:	strb	r6, [r5, #10]
   2dd6c:	and	r3, r3, r4
   2dd70:	orr	r3, r3, #512	; 0x200
   2dd74:	orr	r3, r3, #2
   2dd78:	str	r7, [r5, #16]
   2dd7c:	str	r7, [r5, #20]
   2dd80:	mov	r1, r7
   2dd84:	strh	r3, [r5, #8]
   2dd88:	ldr	r0, [r5, #32]
   2dd8c:	bl	1cd04 <fputs@plt+0xbbf0>
   2dd90:	mov	ip, #0
   2dd94:	str	r0, [r5, #24]
   2dd98:	mov	r0, ip
   2dd9c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dda0:	lsr	r9, r3, #12
   2dda4:	and	r9, r9, #63	; 0x3f
   2dda8:	lsr	r4, r3, #6
   2ddac:	sub	r9, r9, #128	; 0x80
   2ddb0:	strb	r9, [r0, #1]
   2ddb4:	and	r4, r4, #63	; 0x3f
   2ddb8:	lsr	r9, r3, #18
   2ddbc:	and	r3, r3, #63	; 0x3f
   2ddc0:	sub	r4, r4, #128	; 0x80
   2ddc4:	sub	r9, r9, #16
   2ddc8:	sub	r3, r3, #128	; 0x80
   2ddcc:	strb	r4, [r0, #2]
   2ddd0:	strb	r9, [r0]
   2ddd4:	strb	r3, [r0, #3]
   2ddd8:	mov	r4, r1
   2dddc:	add	r0, r0, #4
   2dde0:	b	2dcec <fputs@plt+0x1cbd8>
   2dde4:	ldr	r2, [r5, #12]
   2dde8:	bic	r8, r2, #1
   2ddec:	str	r8, [r5, #12]
   2ddf0:	lsl	r2, r8, #1
   2ddf4:	add	r2, r2, #1
   2ddf8:	b	2dc38 <fputs@plt+0x1cb24>
   2ddfc:	cmp	r6, #2
   2de00:	beq	2e09c <fputs@plt+0x1cf88>
   2de04:	cmp	r4, r2
   2de08:	bcs	2e1d0 <fputs@plt+0x1d0bc>
   2de0c:	ldr	r9, [pc, #1116]	; 2e270 <fputs@plt+0x1d15c>
   2de10:	mov	ip, r7
   2de14:	add	r9, pc, r9
   2de18:	mov	sl, #253	; 0xfd
   2de1c:	mov	r8, #0
   2de20:	ldrb	r0, [r4]
   2de24:	add	fp, r4, #1
   2de28:	cmp	r0, #191	; 0xbf
   2de2c:	movls	r1, r8
   2de30:	bls	2df28 <fputs@plt+0x1ce14>
   2de34:	add	r0, r9, r0
   2de38:	cmp	r2, fp
   2de3c:	ldrb	r0, [r0, #-192]	; 0xffffff40
   2de40:	beq	2df18 <fputs@plt+0x1ce04>
   2de44:	ldrb	r3, [r4, #1]
   2de48:	and	r1, r3, #192	; 0xc0
   2de4c:	cmp	r1, #128	; 0x80
   2de50:	bne	2df18 <fputs@plt+0x1ce04>
   2de54:	add	r1, r4, #2
   2de58:	b	2de6c <fputs@plt+0x1cd58>
   2de5c:	ldrb	r3, [r1], #1
   2de60:	and	lr, r3, #192	; 0xc0
   2de64:	cmp	lr, #128	; 0x80
   2de68:	bne	2de80 <fputs@plt+0x1cd6c>
   2de6c:	and	r3, r3, #63	; 0x3f
   2de70:	cmp	r2, r1
   2de74:	add	r0, r3, r0, lsl #6
   2de78:	mov	fp, r1
   2de7c:	bne	2de5c <fputs@plt+0x1cd48>
   2de80:	cmp	r0, #127	; 0x7f
   2de84:	bls	2df20 <fputs@plt+0x1ce0c>
   2de88:	bic	r3, r0, #2032	; 0x7f0
   2de8c:	bic	r3, r3, #15
   2de90:	cmp	r3, #55296	; 0xd800
   2de94:	beq	2df20 <fputs@plt+0x1ce0c>
   2de98:	ldr	r1, [pc, #980]	; 2e274 <fputs@plt+0x1d160>
   2de9c:	bic	r3, r0, #1
   2dea0:	cmp	r3, r1
   2dea4:	mov	r4, fp
   2dea8:	beq	2df20 <fputs@plt+0x1ce0c>
   2deac:	ldr	r3, [pc, #940]	; 2e260 <fputs@plt+0x1d14c>
   2deb0:	cmp	r0, r3
   2deb4:	bls	2e24c <fputs@plt+0x1d138>
   2deb8:	sub	r3, r0, #65536	; 0x10000
   2debc:	lsl	lr, r0, #16
   2dec0:	lsr	r1, r3, #18
   2dec4:	lsr	r3, r3, #10
   2dec8:	bic	r3, r3, #63	; 0x3f
   2decc:	orr	r3, r3, lr, lsr #26
   2ded0:	lsr	lr, r0, #8
   2ded4:	and	r1, r1, #3
   2ded8:	and	lr, lr, #3
   2dedc:	sub	r1, r1, #40	; 0x28
   2dee0:	sub	lr, lr, #36	; 0x24
   2dee4:	strb	r0, [ip, #3]
   2dee8:	strb	r1, [ip]
   2deec:	strb	r3, [ip, #1]
   2def0:	strb	lr, [ip, #2]
   2def4:	add	ip, ip, #4
   2def8:	cmp	r2, fp
   2defc:	bhi	2de20 <fputs@plt+0x1cd0c>
   2df00:	sub	r2, ip, r7
   2df04:	mov	r3, #0
   2df08:	str	r2, [r5, #12]
   2df0c:	add	r0, ip, #1
   2df10:	strb	r3, [ip]
   2df14:	b	2dd34 <fputs@plt+0x1cc20>
   2df18:	cmp	r0, #127	; 0x7f
   2df1c:	bhi	2de98 <fputs@plt+0x1cd84>
   2df20:	mov	r0, sl
   2df24:	mov	r1, #255	; 0xff
   2df28:	mov	r3, ip
   2df2c:	mov	r4, fp
   2df30:	strb	r1, [r3], #2
   2df34:	strb	r0, [ip, #1]
   2df38:	mov	ip, r3
   2df3c:	b	2def8 <fputs@plt+0x1cde4>
   2df40:	ldr	r2, [r5, #12]
   2df44:	ldr	r0, [r5, #16]
   2df48:	bic	r2, r2, #1
   2df4c:	add	r2, r0, r2
   2df50:	cmp	r0, r2
   2df54:	bcs	2df8c <fputs@plt+0x1ce78>
   2df58:	add	r3, r0, #2
   2df5c:	rsb	r1, r3, #1
   2df60:	add	r2, r2, r1
   2df64:	bic	r2, r2, #1
   2df68:	add	r2, r2, #4
   2df6c:	add	r0, r0, r2
   2df70:	ldrb	r1, [r3, #-2]
   2df74:	ldrb	r2, [r3, #-1]
   2df78:	add	r3, r3, #2
   2df7c:	strb	r1, [r3, #-3]
   2df80:	strb	r2, [r3, #-4]
   2df84:	cmp	r0, r3
   2df88:	bne	2df70 <fputs@plt+0x1ce5c>
   2df8c:	strb	r6, [r5, #10]
   2df90:	mov	r0, ip
   2df94:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2df98:	cmp	r4, r2
   2df9c:	bcs	2e1c4 <fputs@plt+0x1d0b0>
   2dfa0:	ldr	ip, [pc, #692]	; 2e25c <fputs@plt+0x1d148>
   2dfa4:	ldr	lr, [pc, #692]	; 2e260 <fputs@plt+0x1d14c>
   2dfa8:	ldr	r8, [pc, #692]	; 2e264 <fputs@plt+0x1d150>
   2dfac:	mov	r0, r7
   2dfb0:	b	2e024 <fputs@plt+0x1cf10>
   2dfb4:	cmp	r2, r1
   2dfb8:	bls	2dfe4 <fputs@plt+0x1ced0>
   2dfbc:	ldrb	fp, [r4, #3]
   2dfc0:	ldrb	r1, [r4, #2]
   2dfc4:	and	r9, r3, #960	; 0x3c0
   2dfc8:	and	sl, lr, r3, lsl #10
   2dfcc:	add	r3, r1, fp, lsl #8
   2dfd0:	and	r3, r3, r8
   2dfd4:	add	r9, r9, #64	; 0x40
   2dfd8:	add	r3, r3, sl
   2dfdc:	add	r1, r4, #4
   2dfe0:	add	r3, r3, r9, lsl #10
   2dfe4:	cmp	r3, lr
   2dfe8:	bhi	2e058 <fputs@plt+0x1cf44>
   2dfec:	lsr	r4, r3, #6
   2dff0:	lsr	r9, r3, #12
   2dff4:	and	r4, r4, #63	; 0x3f
   2dff8:	and	r3, r3, #63	; 0x3f
   2dffc:	sub	r4, r4, #128	; 0x80
   2e000:	sub	r9, r9, #32
   2e004:	sub	r3, r3, #128	; 0x80
   2e008:	strb	r4, [r0, #1]
   2e00c:	strb	r9, [r0]
   2e010:	strb	r3, [r0, #2]
   2e014:	mov	r4, r1
   2e018:	add	r0, r0, #3
   2e01c:	cmp	r2, r1
   2e020:	bls	2dd2c <fputs@plt+0x1cc18>
   2e024:	mov	r1, r4
   2e028:	ldrb	r9, [r4, #1]
   2e02c:	ldrb	r3, [r1], #2
   2e030:	add	r3, r3, r9, lsl #8
   2e034:	sub	r9, r3, #55296	; 0xd800
   2e038:	cmp	r9, ip
   2e03c:	bls	2dfb4 <fputs@plt+0x1cea0>
   2e040:	cmp	r3, #127	; 0x7f
   2e044:	bhi	2e21c <fputs@plt+0x1d108>
   2e048:	strb	r3, [r0]
   2e04c:	mov	r4, r1
   2e050:	add	r0, r0, #1
   2e054:	b	2e01c <fputs@plt+0x1cf08>
   2e058:	lsr	r9, r3, #12
   2e05c:	and	r9, r9, #63	; 0x3f
   2e060:	lsr	r4, r3, #6
   2e064:	sub	r9, r9, #128	; 0x80
   2e068:	strb	r9, [r0, #1]
   2e06c:	and	r4, r4, #63	; 0x3f
   2e070:	lsr	r9, r3, #18
   2e074:	and	r3, r3, #63	; 0x3f
   2e078:	sub	r4, r4, #128	; 0x80
   2e07c:	sub	r9, r9, #16
   2e080:	sub	r3, r3, #128	; 0x80
   2e084:	strb	r4, [r0, #2]
   2e088:	strb	r9, [r0]
   2e08c:	strb	r3, [r0, #3]
   2e090:	mov	r4, r1
   2e094:	add	r0, r0, #4
   2e098:	b	2e01c <fputs@plt+0x1cf08>
   2e09c:	cmp	r4, r2
   2e0a0:	bcs	2e1d0 <fputs@plt+0x1d0bc>
   2e0a4:	ldr	sl, [pc, #460]	; 2e278 <fputs@plt+0x1d164>
   2e0a8:	mov	ip, r7
   2e0ac:	add	sl, pc, sl
   2e0b0:	mov	fp, #255	; 0xff
   2e0b4:	mov	r9, #0
   2e0b8:	ldrb	r0, [r4]
   2e0bc:	add	r8, r4, #1
   2e0c0:	cmp	r0, #191	; 0xbf
   2e0c4:	movls	r1, r9
   2e0c8:	bls	2e1ac <fputs@plt+0x1d098>
   2e0cc:	add	r0, sl, r0
   2e0d0:	cmp	r2, r8
   2e0d4:	ldrb	r0, [r0, #-192]	; 0xffffff40
   2e0d8:	beq	2e19c <fputs@plt+0x1d088>
   2e0dc:	ldrb	r3, [r4, #1]
   2e0e0:	and	r1, r3, #192	; 0xc0
   2e0e4:	cmp	r1, #128	; 0x80
   2e0e8:	bne	2e19c <fputs@plt+0x1d088>
   2e0ec:	add	r1, r4, #2
   2e0f0:	b	2e104 <fputs@plt+0x1cff0>
   2e0f4:	ldrb	r3, [r1], #1
   2e0f8:	and	lr, r3, #192	; 0xc0
   2e0fc:	cmp	lr, #128	; 0x80
   2e100:	bne	2e118 <fputs@plt+0x1d004>
   2e104:	and	r3, r3, #63	; 0x3f
   2e108:	cmp	r2, r1
   2e10c:	add	r0, r3, r0, lsl #6
   2e110:	mov	r8, r1
   2e114:	bne	2e0f4 <fputs@plt+0x1cfe0>
   2e118:	cmp	r0, #127	; 0x7f
   2e11c:	bls	2e1a4 <fputs@plt+0x1d090>
   2e120:	bic	r3, r0, #2032	; 0x7f0
   2e124:	bic	r3, r3, #15
   2e128:	cmp	r3, #55296	; 0xd800
   2e12c:	beq	2e1a4 <fputs@plt+0x1d090>
   2e130:	ldr	r1, [pc, #316]	; 2e274 <fputs@plt+0x1d160>
   2e134:	bic	r3, r0, #1
   2e138:	cmp	r3, r1
   2e13c:	mov	r4, r8
   2e140:	beq	2e1a4 <fputs@plt+0x1d090>
   2e144:	ldr	r3, [pc, #276]	; 2e260 <fputs@plt+0x1d14c>
   2e148:	cmp	r0, r3
   2e14c:	bls	2e1dc <fputs@plt+0x1d0c8>
   2e150:	sub	r3, r0, #65536	; 0x10000
   2e154:	lsl	r1, r0, #16
   2e158:	lsr	lr, r3, #10
   2e15c:	bic	lr, lr, #63	; 0x3f
   2e160:	orr	lr, lr, r1, lsr #26
   2e164:	lsr	r3, r3, #18
   2e168:	lsr	r1, r0, #8
   2e16c:	and	r3, r3, #3
   2e170:	and	r1, r1, #3
   2e174:	sub	r3, r3, #40	; 0x28
   2e178:	sub	r1, r1, #36	; 0x24
   2e17c:	strb	r0, [ip, #2]
   2e180:	strb	r3, [ip, #1]
   2e184:	strb	lr, [ip]
   2e188:	strb	r1, [ip, #3]
   2e18c:	add	ip, ip, #4
   2e190:	cmp	r2, r8
   2e194:	bhi	2e0b8 <fputs@plt+0x1cfa4>
   2e198:	b	2df00 <fputs@plt+0x1cdec>
   2e19c:	cmp	r0, #127	; 0x7f
   2e1a0:	bhi	2e130 <fputs@plt+0x1d01c>
   2e1a4:	mov	r1, fp
   2e1a8:	mov	r0, #253	; 0xfd
   2e1ac:	mov	r3, ip
   2e1b0:	mov	r4, r8
   2e1b4:	strb	r0, [r3], #2
   2e1b8:	strb	r1, [ip, #1]
   2e1bc:	mov	ip, r3
   2e1c0:	b	2e190 <fputs@plt+0x1d07c>
   2e1c4:	mov	r0, r7
   2e1c8:	mov	r3, #0
   2e1cc:	b	2dd30 <fputs@plt+0x1cc1c>
   2e1d0:	mov	ip, r7
   2e1d4:	mov	r2, #0
   2e1d8:	b	2df04 <fputs@plt+0x1cdf0>
   2e1dc:	lsr	r1, r0, #8
   2e1e0:	uxtb	r0, r0
   2e1e4:	uxtb	r1, r1
   2e1e8:	b	2e1ac <fputs@plt+0x1d098>
   2e1ec:	cmp	r3, ip
   2e1f0:	bhi	2dcb4 <fputs@plt+0x1cba0>
   2e1f4:	lsr	r4, r3, #6
   2e1f8:	mov	r9, r0
   2e1fc:	and	r3, r3, #63	; 0x3f
   2e200:	sub	r4, r4, #64	; 0x40
   2e204:	sub	r3, r3, #128	; 0x80
   2e208:	strb	r4, [r9], #2
   2e20c:	strb	r3, [r0, #1]
   2e210:	mov	r4, r1
   2e214:	mov	r0, r9
   2e218:	b	2dcec <fputs@plt+0x1cbd8>
   2e21c:	cmp	r3, ip
   2e220:	bhi	2dfe4 <fputs@plt+0x1ced0>
   2e224:	lsr	r4, r3, #6
   2e228:	mov	r9, r0
   2e22c:	and	r3, r3, #63	; 0x3f
   2e230:	sub	r4, r4, #64	; 0x40
   2e234:	sub	r3, r3, #128	; 0x80
   2e238:	strb	r4, [r9], #2
   2e23c:	strb	r3, [r0, #1]
   2e240:	mov	r4, r1
   2e244:	mov	r0, r9
   2e248:	b	2e01c <fputs@plt+0x1cf08>
   2e24c:	lsr	r1, r0, #8
   2e250:	uxtb	r0, r0
   2e254:	uxtb	r1, r1
   2e258:	b	2df28 <fputs@plt+0x1ce14>
   2e25c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2e260:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   2e264:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2e268:	andeq	r2, r0, r0, ror #8
   2e26c:	andeq	r8, r0, sp, lsl r0
   2e270:	andeq	r2, r6, ip, lsr #27
   2e274:	strdeq	pc, [r0], -lr
   2e278:	andeq	r2, r6, r4, lsl fp
   2e27c:	ldrb	r3, [r0, #10]
   2e280:	cmp	r3, r1
   2e284:	beq	2e290 <fputs@plt+0x1d17c>
   2e288:	uxtb	r1, r1
   2e28c:	b	2dbec <fputs@plt+0x1cad8>
   2e290:	mov	r0, #0
   2e294:	bx	lr
   2e298:	push	{r4, r5, r6, r7, lr}
   2e29c:	sub	sp, sp, #52	; 0x34
   2e2a0:	add	r4, sp, #8
   2e2a4:	mov	r5, r0
   2e2a8:	mov	r6, r1
   2e2ac:	mov	r7, r2
   2e2b0:	mov	r1, #0
   2e2b4:	mov	r2, #40	; 0x28
   2e2b8:	mov	r0, r4
   2e2bc:	bl	10ee0 <memset@plt>
   2e2c0:	mov	r3, #0
   2e2c4:	str	r3, [sp]
   2e2c8:	mov	r2, r7
   2e2cc:	mov	r3, #2
   2e2d0:	mov	r1, r6
   2e2d4:	mov	r0, r4
   2e2d8:	str	r5, [sp, #40]	; 0x28
   2e2dc:	bl	2cd48 <fputs@plt+0x1bc34>
   2e2e0:	ldrh	r3, [sp, #16]
   2e2e4:	tst	r3, #2
   2e2e8:	bne	2e338 <fputs@plt+0x1d224>
   2e2ec:	ldrb	r3, [r5, #69]	; 0x45
   2e2f0:	cmp	r3, #0
   2e2f4:	beq	2e32c <fputs@plt+0x1d218>
   2e2f8:	ldrh	r2, [sp, #16]
   2e2fc:	ldr	r3, [pc, #68]	; 2e348 <fputs@plt+0x1d234>
   2e300:	and	r3, r3, r2
   2e304:	cmp	r3, #0
   2e308:	bne	2e318 <fputs@plt+0x1d204>
   2e30c:	ldr	r3, [sp, #32]
   2e310:	cmp	r3, #0
   2e314:	beq	2e320 <fputs@plt+0x1d20c>
   2e318:	mov	r0, r4
   2e31c:	bl	22434 <fputs@plt+0x11320>
   2e320:	mov	r0, #0
   2e324:	add	sp, sp, #52	; 0x34
   2e328:	pop	{r4, r5, r6, r7, pc}
   2e32c:	ldr	r0, [sp, #24]
   2e330:	add	sp, sp, #52	; 0x34
   2e334:	pop	{r4, r5, r6, r7, pc}
   2e338:	mov	r1, #1
   2e33c:	mov	r0, r4
   2e340:	bl	2e27c <fputs@plt+0x1d168>
   2e344:	b	2e2ec <fputs@plt+0x1d1d8>
   2e348:	andeq	r2, r0, r0, ror #8
   2e34c:	push	{r4, r5, r6, lr}
   2e350:	subs	r5, r0, #0
   2e354:	beq	2e3ec <fputs@plt+0x1d2d8>
   2e358:	mov	r0, #40	; 0x28
   2e35c:	bl	2c320 <fputs@plt+0x1b20c>
   2e360:	subs	r4, r0, #0
   2e364:	beq	2e3ec <fputs@plt+0x1d2d8>
   2e368:	mov	r2, #40	; 0x28
   2e36c:	mov	r1, #0
   2e370:	bl	10ee0 <memset@plt>
   2e374:	ldr	r3, [r5, #8]
   2e378:	ldr	r2, [r5]
   2e37c:	ldr	r1, [r5, #12]
   2e380:	ldr	r0, [r5, #4]
   2e384:	str	r3, [r4, #8]
   2e388:	ldrh	r3, [r4, #8]
   2e38c:	str	r1, [r4, #12]
   2e390:	str	r2, [r4]
   2e394:	str	r0, [r4, #4]
   2e398:	ldr	r2, [r5, #16]
   2e39c:	bic	r1, r3, #1024	; 0x400
   2e3a0:	mov	r5, #0
   2e3a4:	tst	r3, #18
   2e3a8:	str	r2, [r4, #16]
   2e3ac:	strh	r1, [r4, #8]
   2e3b0:	str	r5, [r4, #32]
   2e3b4:	bne	2e3c0 <fputs@plt+0x1d2ac>
   2e3b8:	mov	r0, r4
   2e3bc:	pop	{r4, r5, r6, pc}
   2e3c0:	bic	r3, r3, #3072	; 0xc00
   2e3c4:	orr	r3, r3, #4096	; 0x1000
   2e3c8:	strh	r3, [r4, #8]
   2e3cc:	mov	r0, r4
   2e3d0:	bl	2ccac <fputs@plt+0x1bb98>
   2e3d4:	cmp	r0, r5
   2e3d8:	beq	2e3b8 <fputs@plt+0x1d2a4>
   2e3dc:	mov	r0, r4
   2e3e0:	bl	22548 <fputs@plt+0x11434>
   2e3e4:	mov	r4, r5
   2e3e8:	b	2e3b8 <fputs@plt+0x1d2a4>
   2e3ec:	mov	r4, #0
   2e3f0:	b	2e3b8 <fputs@plt+0x1d2a4>
   2e3f4:	ldrh	r2, [r0, #8]
   2e3f8:	ldr	r3, [pc, #132]	; 2e484 <fputs@plt+0x1d370>
   2e3fc:	push	{r4, r5, r6, lr}
   2e400:	and	r3, r3, r2
   2e404:	cmp	r3, #0
   2e408:	mov	r4, r0
   2e40c:	mov	r5, r1
   2e410:	bne	2e47c <fputs@plt+0x1d368>
   2e414:	ldr	r0, [r5, #8]
   2e418:	ldr	r2, [r5]
   2e41c:	ldr	r3, [r5, #4]
   2e420:	ldr	r1, [r5, #12]
   2e424:	str	r0, [r4, #8]
   2e428:	ldrh	r0, [r4, #8]
   2e42c:	str	r3, [r4, #4]
   2e430:	str	r2, [r4]
   2e434:	bic	r3, r0, #1024	; 0x400
   2e438:	str	r1, [r4, #12]
   2e43c:	ands	r0, r0, #18
   2e440:	ldr	r2, [r5, #16]
   2e444:	uxth	r3, r3
   2e448:	strh	r3, [r4, #8]
   2e44c:	str	r2, [r4, #16]
   2e450:	popeq	{r4, r5, r6, pc}
   2e454:	ldrh	r2, [r5, #8]
   2e458:	tst	r2, #2048	; 0x800
   2e45c:	beq	2e468 <fputs@plt+0x1d354>
   2e460:	mov	r0, #0
   2e464:	pop	{r4, r5, r6, pc}
   2e468:	orr	r3, r3, #4096	; 0x1000
   2e46c:	strh	r3, [r4, #8]
   2e470:	mov	r0, r4
   2e474:	pop	{r4, r5, r6, lr}
   2e478:	b	2ccac <fputs@plt+0x1bb98>
   2e47c:	bl	22380 <fputs@plt+0x1126c>
   2e480:	b	2e414 <fputs@plt+0x1d300>
   2e484:	andeq	r2, r0, r0, ror #8
   2e488:	ldr	r0, [r0]
   2e48c:	b	2e3f4 <fputs@plt+0x1d2e0>
   2e490:	push	{r4, r5, r6, lr}
   2e494:	mov	r1, #0
   2e498:	mov	r5, r0
   2e49c:	bl	2c9e8 <fputs@plt+0x1b8d4>
   2e4a0:	subs	r4, r0, #0
   2e4a4:	popeq	{r4, r5, r6, pc}
   2e4a8:	ldrh	r3, [r4, #8]
   2e4ac:	cmp	r3, #0
   2e4b0:	bne	2e4d0 <fputs@plt+0x1d3bc>
   2e4b4:	ldr	r3, [r4, #24]
   2e4b8:	cmp	r3, #0
   2e4bc:	beq	2e4cc <fputs@plt+0x1d3b8>
   2e4c0:	mov	r0, r4
   2e4c4:	pop	{r4, r5, r6, lr}
   2e4c8:	b	22434 <fputs@plt+0x11320>
   2e4cc:	pop	{r4, r5, r6, pc}
   2e4d0:	mov	r0, r5
   2e4d4:	mov	r1, r4
   2e4d8:	bl	2e488 <fputs@plt+0x1d374>
   2e4dc:	ldrh	r2, [r4, #8]
   2e4e0:	ldr	r3, [pc, #20]	; 2e4fc <fputs@plt+0x1d3e8>
   2e4e4:	and	r3, r3, r2
   2e4e8:	cmp	r3, #0
   2e4ec:	beq	2e4b4 <fputs@plt+0x1d3a0>
   2e4f0:	mov	r0, r4
   2e4f4:	pop	{r4, r5, r6, lr}
   2e4f8:	b	22434 <fputs@plt+0x11320>
   2e4fc:	andeq	r2, r0, r0, ror #8
   2e500:	ldr	r1, [r0, #12]
   2e504:	push	{r4, lr}
   2e508:	mov	r2, #1
   2e50c:	add	r1, r1, #2
   2e510:	mov	r4, r0
   2e514:	bl	2c7f0 <fputs@plt+0x1b6dc>
   2e518:	cmp	r0, #0
   2e51c:	beq	2e528 <fputs@plt+0x1d414>
   2e520:	mov	r0, #7
   2e524:	pop	{r4, pc}
   2e528:	ldr	r2, [r4, #16]
   2e52c:	ldr	r3, [r4, #12]
   2e530:	strb	r0, [r2, r3]
   2e534:	ldr	r3, [r4, #16]
   2e538:	ldr	r2, [r4, #12]
   2e53c:	add	r3, r3, r2
   2e540:	strb	r0, [r3, #1]
   2e544:	ldrh	r3, [r4, #8]
   2e548:	orr	r3, r3, #512	; 0x200
   2e54c:	strh	r3, [r4, #8]
   2e550:	pop	{r4, pc}
   2e554:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e558:	ldr	r5, [r0, #416]	; 0x1a0
   2e55c:	ldr	r6, [sp, #32]
   2e560:	cmp	r5, #0
   2e564:	moveq	r5, r0
   2e568:	ldr	r4, [r5, #404]	; 0x194
   2e56c:	ldr	sl, [r5, #408]	; 0x198
   2e570:	cmp	r4, #0
   2e574:	ble	2e5c4 <fputs@plt+0x1d4b0>
   2e578:	mov	r0, #0
   2e57c:	mov	ip, sl
   2e580:	b	2e590 <fputs@plt+0x1d47c>
   2e584:	cmp	r0, r4
   2e588:	add	ip, ip, #16
   2e58c:	beq	2e5c4 <fputs@plt+0x1d4b0>
   2e590:	ldr	lr, [sl, r0, lsl #4]
   2e594:	add	r0, r0, #1
   2e598:	cmp	lr, r1
   2e59c:	bne	2e584 <fputs@plt+0x1d470>
   2e5a0:	ldr	lr, [ip, #4]
   2e5a4:	cmp	lr, r2
   2e5a8:	bne	2e584 <fputs@plt+0x1d470>
   2e5ac:	ldrb	r2, [ip, #8]
   2e5b0:	orrs	r3, r3, r2
   2e5b4:	movne	r3, #1
   2e5b8:	moveq	r3, #0
   2e5bc:	strb	r3, [ip, #8]
   2e5c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e5c4:	add	r4, r4, #1
   2e5c8:	mov	r8, r2
   2e5cc:	lsl	r2, r4, #4
   2e5d0:	mov	r9, r3
   2e5d4:	mov	r7, r1
   2e5d8:	asr	r3, r2, #31
   2e5dc:	mov	r1, sl
   2e5e0:	ldr	r0, [r5]
   2e5e4:	bl	2c7bc <fputs@plt+0x1b6a8>
   2e5e8:	cmp	r0, #0
   2e5ec:	str	r0, [r5, #408]	; 0x198
   2e5f0:	beq	2e618 <fputs@plt+0x1d504>
   2e5f4:	ldr	r2, [r5, #404]	; 0x194
   2e5f8:	add	r1, r2, #1
   2e5fc:	add	r3, r0, r2, lsl #4
   2e600:	str	r1, [r5, #404]	; 0x194
   2e604:	str	r7, [r0, r2, lsl #4]
   2e608:	str	r8, [r3, #4]
   2e60c:	strb	r9, [r3, #8]
   2e610:	str	r6, [r3, #12]
   2e614:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e618:	ldr	r2, [r5]
   2e61c:	str	r0, [r5, #404]	; 0x194
   2e620:	ldr	r3, [r2, #68]	; 0x44
   2e624:	bic	r3, r3, #-16777216	; 0xff000000
   2e628:	bic	r3, r3, #255	; 0xff
   2e62c:	cmp	r3, #0
   2e630:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e634:	mov	r0, r2
   2e638:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e63c:	b	1d7c4 <fputs@plt+0xc6b0>
   2e640:	push	{r4, r5, r6, lr}
   2e644:	ldr	r4, [r0, #116]	; 0x74
   2e648:	sub	r3, r4, #1
   2e64c:	add	r2, r4, #1
   2e650:	ands	r3, r3, r4
   2e654:	str	r2, [r0, #116]	; 0x74
   2e658:	beq	2e674 <fputs@plt+0x1d560>
   2e65c:	ldr	r3, [r0, #120]	; 0x78
   2e660:	cmp	r3, #0
   2e664:	mvnne	r2, #0
   2e668:	strne	r2, [r3, r4, lsl #2]
   2e66c:	mvn	r0, r4
   2e670:	pop	{r4, r5, r6, pc}
   2e674:	lsl	r2, r4, #3
   2e678:	mov	r5, r0
   2e67c:	ldr	r1, [r0, #120]	; 0x78
   2e680:	add	r2, r2, #4
   2e684:	ldr	r0, [r0]
   2e688:	bl	2c7bc <fputs@plt+0x1b6a8>
   2e68c:	mov	r3, r0
   2e690:	str	r0, [r5, #120]	; 0x78
   2e694:	b	2e660 <fputs@plt+0x1d54c>
   2e698:	ldr	r3, [r1, #88]	; 0x58
   2e69c:	push	{r4, r5, r6, lr}
   2e6a0:	cmp	r3, #0
   2e6a4:	lslne	r2, r3, #3
   2e6a8:	addne	r2, r2, r3, lsl #1
   2e6ac:	mov	r4, r1
   2e6b0:	lslne	r2, r2, #2
   2e6b4:	moveq	r2, #1020	; 0x3fc
   2e6b8:	ldr	r1, [r0]
   2e6bc:	mov	r5, r0
   2e6c0:	mov	r3, #0
   2e6c4:	ldr	r0, [r4]
   2e6c8:	bl	2c750 <fputs@plt+0x1b63c>
   2e6cc:	subs	r6, r0, #0
   2e6d0:	beq	2e704 <fputs@plt+0x1d5f0>
   2e6d4:	mov	r1, r6
   2e6d8:	ldr	r0, [r4]
   2e6dc:	bl	1cd04 <fputs@plt+0xbbf0>
   2e6e0:	ldr	r2, [pc, #36]	; 2e70c <fputs@plt+0x1d5f8>
   2e6e4:	mov	r3, r0
   2e6e8:	str	r0, [r4, #92]	; 0x5c
   2e6ec:	umull	r2, r3, r2, r3
   2e6f0:	mov	r0, #0
   2e6f4:	lsr	r3, r3, #4
   2e6f8:	str	r3, [r4, #88]	; 0x58
   2e6fc:	str	r6, [r5]
   2e700:	pop	{r4, r5, r6, pc}
   2e704:	mov	r0, #7
   2e708:	pop	{r4, r5, r6, pc}
   2e70c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   2e710:	push	{r4, r5, r6, r7, r8, lr}
   2e714:	mov	r4, r0
   2e718:	mov	r5, r1
   2e71c:	add	r0, r0, #4
   2e720:	ldr	r1, [r4, #24]
   2e724:	mov	r6, r2
   2e728:	mov	r7, r3
   2e72c:	ldr	r8, [sp, #24]
   2e730:	bl	2e698 <fputs@plt+0x1d584>
   2e734:	cmp	r0, #0
   2e738:	beq	2e744 <fputs@plt+0x1d630>
   2e73c:	mov	r0, #1
   2e740:	pop	{r4, r5, r6, r7, r8, pc}
   2e744:	str	r8, [sp, #24]
   2e748:	mov	r3, r7
   2e74c:	mov	r2, r6
   2e750:	mov	r1, r5
   2e754:	mov	r0, r4
   2e758:	pop	{r4, r5, r6, r7, r8, lr}
   2e75c:	b	2e760 <fputs@plt+0x1d64c>
   2e760:	push	{r4, r5, r6, r7, lr}
   2e764:	ldr	r4, [r0, #24]
   2e768:	ldr	ip, [r0, #32]
   2e76c:	ldr	r4, [r4, #88]	; 0x58
   2e770:	cmp	ip, r4
   2e774:	ldr	r4, [sp, #20]
   2e778:	bge	2e7cc <fputs@plt+0x1d6b8>
   2e77c:	mov	r6, r2
   2e780:	add	r2, ip, ip, lsl #2
   2e784:	mov	lr, r0
   2e788:	ldr	r0, [r0, #4]
   2e78c:	mov	r5, r3
   2e790:	lsl	r2, r2, #2
   2e794:	add	r3, ip, #1
   2e798:	str	r3, [lr, #32]
   2e79c:	add	r3, r0, r2
   2e7a0:	mov	r7, r1
   2e7a4:	mov	r1, #0
   2e7a8:	strb	r7, [r0, r2]
   2e7ac:	mov	r0, ip
   2e7b0:	str	r6, [r3, #4]
   2e7b4:	str	r5, [r3, #8]
   2e7b8:	str	r4, [r3, #12]
   2e7bc:	strb	r1, [r3, #3]
   2e7c0:	str	r1, [r3, #16]
   2e7c4:	strb	r1, [r3, #1]
   2e7c8:	pop	{r4, r5, r6, r7, pc}
   2e7cc:	pop	{r4, r5, r6, r7, lr}
   2e7d0:	b	2e710 <fputs@plt+0x1d5fc>
   2e7d4:	push	{r4, r5, lr}
   2e7d8:	sub	sp, sp, #12
   2e7dc:	mov	r5, r0
   2e7e0:	bl	254b8 <fputs@plt+0x143a4>
   2e7e4:	subs	r4, r0, #0
   2e7e8:	str	r0, [r5, #8]
   2e7ec:	beq	2e804 <fputs@plt+0x1d6f0>
   2e7f0:	mov	r3, #0
   2e7f4:	str	r3, [sp]
   2e7f8:	mov	r2, r3
   2e7fc:	mov	r1, #158	; 0x9e
   2e800:	bl	2e760 <fputs@plt+0x1d64c>
   2e804:	ldr	r3, [r5, #416]	; 0x1a0
   2e808:	cmp	r3, #0
   2e80c:	beq	2e81c <fputs@plt+0x1d708>
   2e810:	mov	r0, r4
   2e814:	add	sp, sp, #12
   2e818:	pop	{r4, r5, pc}
   2e81c:	ldr	r3, [r5]
   2e820:	mov	r0, r4
   2e824:	ldrh	r3, [r3, #64]	; 0x40
   2e828:	tst	r3, #8
   2e82c:	moveq	r3, #1
   2e830:	strbeq	r3, [r5, #23]
   2e834:	add	sp, sp, #12
   2e838:	pop	{r4, r5, pc}
   2e83c:	push	{r4, r5, lr}
   2e840:	sub	sp, sp, #12
   2e844:	mov	r5, r0
   2e848:	ldr	ip, [sp, #24]
   2e84c:	str	ip, [sp]
   2e850:	bl	2e760 <fputs@plt+0x1d64c>
   2e854:	ldr	r2, [sp, #28]
   2e858:	mvn	r3, #13
   2e85c:	mov	r4, r0
   2e860:	mov	r1, r4
   2e864:	mov	r0, r5
   2e868:	bl	24588 <fputs@plt+0x13474>
   2e86c:	mov	r0, r4
   2e870:	add	sp, sp, #12
   2e874:	pop	{r4, r5, pc}
   2e878:	push	{r4, r5, r6, r7, lr}
   2e87c:	sub	sp, sp, #12
   2e880:	mov	r4, #0
   2e884:	mov	r7, r2
   2e888:	mov	r3, r1
   2e88c:	mov	r2, r4
   2e890:	str	r4, [sp]
   2e894:	mov	r1, #97	; 0x61
   2e898:	mov	r6, r0
   2e89c:	bl	2e760 <fputs@plt+0x1d64c>
   2e8a0:	mov	r3, r4
   2e8a4:	mov	r2, r7
   2e8a8:	mov	r5, r0
   2e8ac:	mov	r1, r0
   2e8b0:	mov	r0, r6
   2e8b4:	bl	24588 <fputs@plt+0x13474>
   2e8b8:	mov	r0, r5
   2e8bc:	add	sp, sp, #12
   2e8c0:	pop	{r4, r5, r6, r7, pc}
   2e8c4:	push	{r4, r5, r6, r7, r8, lr}
   2e8c8:	sub	sp, sp, #16
   2e8cc:	ldr	r4, [r0, #8]
   2e8d0:	mov	r5, r0
   2e8d4:	cmp	r4, #0
   2e8d8:	mov	r6, r3
   2e8dc:	ldrsb	r7, [sp, #40]	; 0x28
   2e8e0:	ldrb	r8, [sp, #44]	; 0x2c
   2e8e4:	beq	2e964 <fputs@plt+0x1d850>
   2e8e8:	cmp	r2, #2
   2e8ec:	beq	2e94c <fputs@plt+0x1d838>
   2e8f0:	mov	r0, #0
   2e8f4:	mov	r3, r2
   2e8f8:	str	r0, [sp]
   2e8fc:	mov	r2, r1
   2e900:	mov	r0, r4
   2e904:	mov	r1, #21
   2e908:	bl	2e760 <fputs@plt+0x1d64c>
   2e90c:	mov	r3, r7
   2e910:	mov	r2, r6
   2e914:	mov	r1, r0
   2e918:	mov	r0, r4
   2e91c:	bl	24588 <fputs@plt+0x13474>
   2e920:	ldr	r3, [r4]
   2e924:	ldrb	r3, [r3, #69]	; 0x45
   2e928:	cmp	r3, #0
   2e92c:	beq	2e938 <fputs@plt+0x1d824>
   2e930:	add	sp, sp, #16
   2e934:	pop	{r4, r5, r6, r7, r8, pc}
   2e938:	mov	r1, r8
   2e93c:	mov	r0, r4
   2e940:	add	sp, sp, #16
   2e944:	pop	{r4, r5, r6, r7, r8, lr}
   2e948:	b	1f968 <fputs@plt+0xe854>
   2e94c:	ldr	r3, [r5, #416]	; 0x1a0
   2e950:	mov	r0, #1
   2e954:	cmp	r3, #0
   2e958:	moveq	r3, r5
   2e95c:	strb	r0, [r3, #21]
   2e960:	b	2e8f0 <fputs@plt+0x1d7dc>
   2e964:	str	r2, [sp, #12]
   2e968:	str	r1, [sp, #8]
   2e96c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   2e970:	ldr	r2, [sp, #12]
   2e974:	ldr	r1, [sp, #8]
   2e978:	mov	r4, r0
   2e97c:	b	2e8e8 <fputs@plt+0x1d7d4>
   2e980:	push	{r4, r5, r6, r7, r8, lr}
   2e984:	mov	r6, r0
   2e988:	ldr	r4, [r1, #20]
   2e98c:	sub	sp, sp, #8
   2e990:	cmp	r4, #0
   2e994:	mov	r7, r2
   2e998:	beq	2ea10 <fputs@plt+0x1d8fc>
   2e99c:	mov	r0, r4
   2e9a0:	bl	10f58 <strlen@plt>
   2e9a4:	bics	r5, r0, #-1073741824	; 0xc0000000
   2e9a8:	beq	2ea08 <fputs@plt+0x1d8f4>
   2e9ac:	cmp	r7, #0
   2e9b0:	bne	2e9d0 <fputs@plt+0x1d8bc>
   2e9b4:	mov	r3, r5
   2e9b8:	mov	r2, r4
   2e9bc:	mov	r0, r6
   2e9c0:	mvn	r1, #0
   2e9c4:	add	sp, sp, #8
   2e9c8:	pop	{r4, r5, r6, r7, r8, lr}
   2e9cc:	b	24588 <fputs@plt+0x13474>
   2e9d0:	mov	r3, #0
   2e9d4:	mov	r2, r7
   2e9d8:	str	r3, [sp]
   2e9dc:	mov	r1, #48	; 0x30
   2e9e0:	mov	r3, r5
   2e9e4:	mov	r0, r6
   2e9e8:	bl	2e760 <fputs@plt+0x1d64c>
   2e9ec:	mov	r3, r5
   2e9f0:	mov	r2, r4
   2e9f4:	mov	r1, r0
   2e9f8:	mov	r0, r6
   2e9fc:	add	sp, sp, #8
   2ea00:	pop	{r4, r5, r6, r7, r8, lr}
   2ea04:	b	24588 <fputs@plt+0x13474>
   2ea08:	add	sp, sp, #8
   2ea0c:	pop	{r4, r5, r6, r7, r8, pc}
   2ea10:	ldrsh	r0, [r1, #34]	; 0x22
   2ea14:	mov	r5, r1
   2ea18:	ldr	r8, [r6]
   2ea1c:	add	r0, r0, #1
   2ea20:	asr	r1, r0, #31
   2ea24:	bl	232d8 <fputs@plt+0x121c4>
   2ea28:	cmp	r0, #0
   2ea2c:	beq	2ea90 <fputs@plt+0x1d97c>
   2ea30:	ldrsh	r3, [r5, #34]	; 0x22
   2ea34:	cmp	r3, #0
   2ea38:	subgt	r1, r0, #1
   2ea3c:	movgt	r2, r1
   2ea40:	ble	2eab4 <fputs@plt+0x1d9a0>
   2ea44:	ldr	r3, [r5, #4]
   2ea48:	add	r3, r3, r4, lsl #4
   2ea4c:	add	r4, r4, #1
   2ea50:	ldrb	r3, [r3, #13]
   2ea54:	strb	r3, [r2, #1]!
   2ea58:	ldrsh	r3, [r5, #34]	; 0x22
   2ea5c:	cmp	r3, r4
   2ea60:	bgt	2ea44 <fputs@plt+0x1d930>
   2ea64:	add	r4, r0, r4
   2ea68:	mov	r2, #0
   2ea6c:	strb	r2, [r4], #-1
   2ea70:	cmp	r1, r4
   2ea74:	beq	2ea84 <fputs@plt+0x1d970>
   2ea78:	ldrb	r3, [r4]
   2ea7c:	cmp	r3, #65	; 0x41
   2ea80:	beq	2ea6c <fputs@plt+0x1d958>
   2ea84:	mov	r4, r0
   2ea88:	str	r0, [r5, #20]
   2ea8c:	b	2e99c <fputs@plt+0x1d888>
   2ea90:	ldr	r3, [r8, #68]	; 0x44
   2ea94:	bic	r3, r3, #-16777216	; 0xff000000
   2ea98:	bic	r3, r3, #255	; 0xff
   2ea9c:	cmp	r3, #0
   2eaa0:	bne	2ea08 <fputs@plt+0x1d8f4>
   2eaa4:	mov	r0, r8
   2eaa8:	add	sp, sp, #8
   2eaac:	pop	{r4, r5, r6, r7, r8, lr}
   2eab0:	b	1d7c4 <fputs@plt+0xc6b0>
   2eab4:	strb	r4, [r0]
   2eab8:	b	2ea84 <fputs@plt+0x1d970>
   2eabc:	push	{r4, r5, r6, lr}
   2eac0:	sub	sp, sp, #8
   2eac4:	mov	r4, #0
   2eac8:	mov	r6, r2
   2eacc:	mov	r3, r4
   2ead0:	mov	r2, r1
   2ead4:	str	r4, [sp]
   2ead8:	mov	r1, #123	; 0x7b
   2eadc:	mov	r5, r0
   2eae0:	bl	2e760 <fputs@plt+0x1d64c>
   2eae4:	mov	r2, r6
   2eae8:	mvn	r3, #0
   2eaec:	mov	r1, r0
   2eaf0:	mov	r0, r5
   2eaf4:	bl	24588 <fputs@plt+0x13474>
   2eaf8:	ldr	r6, [r5]
   2eafc:	ldr	ip, [r6, #20]
   2eb00:	cmp	ip, r4
   2eb04:	ble	2eb54 <fputs@plt+0x1da40>
   2eb08:	ldr	r2, [r5, #96]	; 0x60
   2eb0c:	mov	r3, r4
   2eb10:	mov	lr, #1
   2eb14:	lsl	r0, lr, r3
   2eb18:	cmp	r3, #1
   2eb1c:	orr	r2, r2, r0
   2eb20:	str	r2, [r5, #96]	; 0x60
   2eb24:	beq	2eb48 <fputs@plt+0x1da34>
   2eb28:	ldr	r1, [r6, #16]
   2eb2c:	add	r1, r1, r3, lsl #4
   2eb30:	ldr	r1, [r1, #4]
   2eb34:	ldrb	r1, [r1, #9]
   2eb38:	cmp	r1, #0
   2eb3c:	ldrne	r1, [r5, #100]	; 0x64
   2eb40:	orrne	r0, r1, r0
   2eb44:	strne	r0, [r5, #100]	; 0x64
   2eb48:	add	r3, r3, #1
   2eb4c:	cmp	r3, ip
   2eb50:	bne	2eb14 <fputs@plt+0x1da00>
   2eb54:	add	sp, sp, #8
   2eb58:	pop	{r4, r5, r6, pc}
   2eb5c:	cmp	r3, #0
   2eb60:	bxeq	lr
   2eb64:	cmp	r2, #0
   2eb68:	push	{r4, r5, r6, r7, r8, lr}
   2eb6c:	mov	r4, r2
   2eb70:	sub	sp, sp, #8
   2eb74:	ble	2ebb4 <fputs@plt+0x1daa0>
   2eb78:	ldrb	r2, [r3]
   2eb7c:	mov	r6, r0
   2eb80:	cmp	r2, #65	; 0x41
   2eb84:	bne	2ebbc <fputs@plt+0x1daa8>
   2eb88:	sub	r1, r1, r3
   2eb8c:	add	r3, r3, #1
   2eb90:	b	2eba4 <fputs@plt+0x1da90>
   2eb94:	ldrb	r2, [r3]
   2eb98:	add	r3, r3, #1
   2eb9c:	cmp	r2, #65	; 0x41
   2eba0:	bne	2ebc4 <fputs@plt+0x1dab0>
   2eba4:	subs	r4, r4, #1
   2eba8:	add	r7, r1, r3
   2ebac:	mov	r5, r3
   2ebb0:	bne	2eb94 <fputs@plt+0x1da80>
   2ebb4:	add	sp, sp, #8
   2ebb8:	pop	{r4, r5, r6, r7, r8, pc}
   2ebbc:	mov	r5, r3
   2ebc0:	mov	r7, r1
   2ebc4:	cmp	r4, #1
   2ebc8:	beq	2ebfc <fputs@plt+0x1dae8>
   2ebcc:	sub	r3, r4, #1
   2ebd0:	add	r2, r5, r3
   2ebd4:	ldrb	r1, [r5, r3]
   2ebd8:	cmp	r1, #65	; 0x41
   2ebdc:	bne	2ebfc <fputs@plt+0x1dae8>
   2ebe0:	cmp	r3, #1
   2ebe4:	mov	r4, r3
   2ebe8:	beq	2ebfc <fputs@plt+0x1dae8>
   2ebec:	ldrb	r1, [r2, #-1]!
   2ebf0:	sub	r3, r3, #1
   2ebf4:	cmp	r1, #65	; 0x41
   2ebf8:	beq	2ebe0 <fputs@plt+0x1dacc>
   2ebfc:	ldr	r8, [r6, #8]
   2ec00:	mov	r3, #0
   2ec04:	str	r3, [sp]
   2ec08:	mov	r2, r7
   2ec0c:	mov	r3, r4
   2ec10:	mov	r0, r8
   2ec14:	mov	r1, #48	; 0x30
   2ec18:	bl	2e760 <fputs@plt+0x1d64c>
   2ec1c:	mov	r2, r5
   2ec20:	mov	r3, r4
   2ec24:	mov	r1, r0
   2ec28:	mov	r0, r8
   2ec2c:	bl	24588 <fputs@plt+0x13474>
   2ec30:	mov	r2, r4
   2ec34:	mov	r1, r7
   2ec38:	mov	r0, r6
   2ec3c:	add	sp, sp, #8
   2ec40:	pop	{r4, r5, r6, r7, r8, lr}
   2ec44:	b	22234 <fputs@plt+0x11120>
   2ec48:	ldr	r1, [r0, #8]
   2ec4c:	push	{r4, lr}
   2ec50:	cmp	r1, #0
   2ec54:	sub	sp, sp, #8
   2ec58:	mov	r4, r0
   2ec5c:	beq	2ec88 <fputs@plt+0x1db74>
   2ec60:	ldr	r2, [r4, #84]	; 0x54
   2ec64:	mov	r3, #0
   2ec68:	add	ip, r2, #1
   2ec6c:	str	ip, [r4, #84]	; 0x54
   2ec70:	mov	r0, r1
   2ec74:	str	r3, [sp]
   2ec78:	mov	r1, #44	; 0x2c
   2ec7c:	bl	2e760 <fputs@plt+0x1d64c>
   2ec80:	add	sp, sp, #8
   2ec84:	pop	{r4, pc}
   2ec88:	bl	2e7d4 <fputs@plt+0x1d6c0>
   2ec8c:	mov	r1, r0
   2ec90:	b	2ec60 <fputs@plt+0x1db4c>
   2ec94:	ldr	ip, [r0, #8]
   2ec98:	push	{lr}		; (str lr, [sp, #-4]!)
   2ec9c:	cmp	ip, #0
   2eca0:	sub	sp, sp, #20
   2eca4:	beq	2ecc8 <fputs@plt+0x1dbb4>
   2eca8:	mov	r3, #0
   2ecac:	mov	r2, r1
   2ecb0:	mov	r0, ip
   2ecb4:	str	r3, [sp]
   2ecb8:	mov	r1, #124	; 0x7c
   2ecbc:	bl	2e760 <fputs@plt+0x1d64c>
   2ecc0:	add	sp, sp, #20
   2ecc4:	pop	{pc}		; (ldr pc, [sp], #4)
   2ecc8:	str	r1, [sp, #12]
   2eccc:	bl	2e7d4 <fputs@plt+0x1d6c0>
   2ecd0:	ldr	r1, [sp, #12]
   2ecd4:	subs	ip, r0, #0
   2ecd8:	beq	2ecc0 <fputs@plt+0x1dbac>
   2ecdc:	b	2eca8 <fputs@plt+0x1db94>
   2ece0:	push	{r4, r5, r6, r7, r8, lr}
   2ece4:	sub	sp, sp, #8
   2ece8:	mov	r5, #0
   2ecec:	mov	r4, r0
   2ecf0:	mov	r7, r1
   2ecf4:	mov	r3, r2
   2ecf8:	mov	r8, r2
   2ecfc:	mov	r1, #22
   2ed00:	mov	r2, r5
   2ed04:	str	r5, [sp]
   2ed08:	bl	2e760 <fputs@plt+0x1d64c>
   2ed0c:	mov	r3, r5
   2ed10:	mov	r2, r7
   2ed14:	mov	r1, #108	; 0x6c
   2ed18:	str	r5, [sp]
   2ed1c:	mov	r0, r4
   2ed20:	bl	2e760 <fputs@plt+0x1d64c>
   2ed24:	mov	r3, r5
   2ed28:	str	r8, [sp]
   2ed2c:	mov	r2, r7
   2ed30:	mov	r1, #47	; 0x2f
   2ed34:	mov	r6, r0
   2ed38:	mov	r0, r4
   2ed3c:	bl	2e760 <fputs@plt+0x1d64c>
   2ed40:	ldr	r3, [r4]
   2ed44:	ldrb	r3, [r3, #69]	; 0x45
   2ed48:	cmp	r3, r5
   2ed4c:	beq	2ed78 <fputs@plt+0x1dc64>
   2ed50:	ldr	r0, [pc, #124]	; 2edd4 <fputs@plt+0x1dcc0>
   2ed54:	ldr	r3, [r4, #32]
   2ed58:	ldr	r2, [r4, #24]
   2ed5c:	add	r0, pc, r0
   2ed60:	add	r0, r0, #4
   2ed64:	sub	r1, r3, #1
   2ed68:	str	r1, [r2, #96]	; 0x60
   2ed6c:	str	r3, [r0, #8]
   2ed70:	add	sp, sp, #8
   2ed74:	pop	{r4, r5, r6, r7, r8, pc}
   2ed78:	mov	r1, #128	; 0x80
   2ed7c:	mov	r0, r4
   2ed80:	bl	1f968 <fputs@plt+0xe854>
   2ed84:	ldr	r2, [r4]
   2ed88:	ldr	r3, [r4, #32]
   2ed8c:	ldr	r1, [r4, #24]
   2ed90:	ldrb	r0, [r2, #69]	; 0x45
   2ed94:	cmp	r6, r5
   2ed98:	sub	r2, r3, #1
   2ed9c:	movlt	r6, r2
   2eda0:	cmp	r0, r5
   2eda4:	str	r2, [r1, #96]	; 0x60
   2eda8:	bne	2edc4 <fputs@plt+0x1dcb0>
   2edac:	ldr	r0, [r4, #4]
   2edb0:	add	r6, r6, r6, lsl #2
   2edb4:	add	r0, r0, r6, lsl #2
   2edb8:	str	r3, [r0, #8]
   2edbc:	add	sp, sp, #8
   2edc0:	pop	{r4, r5, r6, r7, r8, pc}
   2edc4:	ldr	r0, [pc, #12]	; 2edd8 <fputs@plt+0x1dcc4>
   2edc8:	add	r0, pc, r0
   2edcc:	add	r0, r0, #4
   2edd0:	b	2ed6c <fputs@plt+0x1dc58>
   2edd4:	andeq	pc, r7, ip, ror #21
   2edd8:	andeq	pc, r7, r0, lsl #21
   2eddc:	push	{r2, r3}
   2ede0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2ede4:	sub	sp, sp, #20
   2ede8:	add	r2, sp, #52	; 0x34
   2edec:	ldr	r5, [sp, #48]	; 0x30
   2edf0:	str	r2, [sp, #12]
   2edf4:	ldrb	r3, [r5]
   2edf8:	cmp	r3, #0
   2edfc:	beq	2eea0 <fputs@plt+0x1dd8c>
   2ee00:	mov	r6, r0
   2ee04:	add	r4, r1, #1
   2ee08:	mov	r8, #0
   2ee0c:	mov	r7, #22
   2ee10:	b	2ee3c <fputs@plt+0x1dd28>
   2ee14:	ldr	r2, [sp, #12]
   2ee18:	add	r4, r4, #1
   2ee1c:	add	ip, r2, #4
   2ee20:	ldr	r2, [r2]
   2ee24:	str	r8, [sp]
   2ee28:	str	ip, [sp, #12]
   2ee2c:	bl	2e760 <fputs@plt+0x1d64c>
   2ee30:	ldrb	r3, [r5, #1]!
   2ee34:	cmp	r3, #0
   2ee38:	beq	2eea0 <fputs@plt+0x1dd8c>
   2ee3c:	cmp	r3, #115	; 0x73
   2ee40:	sub	r2, r4, #1
   2ee44:	mov	r1, r7
   2ee48:	mov	r0, r6
   2ee4c:	mov	r3, r2
   2ee50:	bne	2ee14 <fputs@plt+0x1dd00>
   2ee54:	ldr	r1, [sp, #12]
   2ee58:	mov	r2, #0
   2ee5c:	add	ip, r1, #4
   2ee60:	ldr	r9, [r1]
   2ee64:	str	r8, [sp]
   2ee68:	cmp	r9, r2
   2ee6c:	moveq	r1, #25
   2ee70:	movne	r1, #97	; 0x61
   2ee74:	str	ip, [sp, #12]
   2ee78:	bl	2e760 <fputs@plt+0x1d64c>
   2ee7c:	mov	r3, #0
   2ee80:	mov	r2, r9
   2ee84:	add	r4, r4, #1
   2ee88:	mov	r1, r0
   2ee8c:	mov	r0, r6
   2ee90:	bl	24588 <fputs@plt+0x13474>
   2ee94:	ldrb	r3, [r5, #1]!
   2ee98:	cmp	r3, #0
   2ee9c:	bne	2ee3c <fputs@plt+0x1dd28>
   2eea0:	add	sp, sp, #20
   2eea4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2eea8:	add	sp, sp, #8
   2eeac:	bx	lr
   2eeb0:	cmp	r2, #0
   2eeb4:	bxeq	lr
   2eeb8:	push	{r4, r5, lr}
   2eebc:	mov	r5, r1
   2eec0:	sub	sp, sp, #20
   2eec4:	mov	r1, #1
   2eec8:	mov	r4, r0
   2eecc:	bl	2e878 <fputs@plt+0x1d764>
   2eed0:	add	r2, sp, #16
   2eed4:	mov	r0, r4
   2eed8:	str	r5, [r2, #-4]!
   2eedc:	mov	r1, #1
   2eee0:	bl	2db78 <fputs@plt+0x1ca64>
   2eee4:	mov	r3, #1
   2eee8:	mov	r2, #0
   2eeec:	str	r2, [sp]
   2eef0:	mov	r0, r4
   2eef4:	mov	r2, r3
   2eef8:	mov	r1, #33	; 0x21
   2eefc:	bl	2e760 <fputs@plt+0x1d64c>
   2ef00:	add	sp, sp, #20
   2ef04:	pop	{r4, r5, pc}
   2ef08:	ldr	r3, [r0, #16]
   2ef0c:	push	{lr}		; (str lr, [sp, #-4]!)
   2ef10:	add	r3, r3, r2, lsl #4
   2ef14:	sub	sp, sp, #12
   2ef18:	ldr	ip, [r3, #12]
   2ef1c:	mov	r3, #1
   2ef20:	mov	r0, r1
   2ef24:	ldr	ip, [ip]
   2ef28:	mov	r1, #52	; 0x34
   2ef2c:	add	ip, ip, r3
   2ef30:	str	ip, [sp]
   2ef34:	bl	2e760 <fputs@plt+0x1d64c>
   2ef38:	add	sp, sp, #12
   2ef3c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ef40:	push	{lr}		; (str lr, [sp, #-4]!)
   2ef44:	sub	sp, sp, #12
   2ef48:	mov	ip, #1
   2ef4c:	mov	r3, r2
   2ef50:	str	ip, [sp]
   2ef54:	mov	r2, r1
   2ef58:	mov	r1, #138	; 0x8a
   2ef5c:	bl	2e760 <fputs@plt+0x1d64c>
   2ef60:	add	sp, sp, #12
   2ef64:	pop	{pc}		; (ldr pc, [sp], #4)
   2ef68:	push	{r4, r5, r6, lr}
   2ef6c:	sub	sp, sp, #8
   2ef70:	mov	r4, r0
   2ef74:	mov	r6, r3
   2ef78:	mov	r5, r1
   2ef7c:	ldr	r0, [r0, #8]
   2ef80:	str	r3, [sp]
   2ef84:	mov	r3, r2
   2ef88:	mov	r2, r1
   2ef8c:	mov	r1, #29
   2ef90:	bl	2e760 <fputs@plt+0x1d64c>
   2ef94:	mov	r2, r6
   2ef98:	mov	r1, r5
   2ef9c:	mov	r0, r4
   2efa0:	add	sp, sp, #8
   2efa4:	pop	{r4, r5, r6, lr}
   2efa8:	b	22234 <fputs@plt+0x11120>
   2efac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2efb0:	mov	r5, r0
   2efb4:	ldr	r4, [r0, #8]
   2efb8:	sub	sp, sp, #20
   2efbc:	mov	r9, r3
   2efc0:	ldr	r0, [r4, #24]
   2efc4:	mov	r8, r1
   2efc8:	mov	r6, r2
   2efcc:	ldr	r7, [r4, #32]
   2efd0:	bl	2e640 <fputs@plt+0x1d52c>
   2efd4:	ldr	r3, [sp, #64]	; 0x40
   2efd8:	cmp	r3, #0
   2efdc:	mov	sl, r0
   2efe0:	bne	2f10c <fputs@plt+0x1dff8>
   2efe4:	ldr	r3, [r5]
   2efe8:	ldrb	r3, [r3, #69]	; 0x45
   2efec:	cmp	r3, #0
   2eff0:	movne	r7, #0
   2eff4:	bne	2f100 <fputs@plt+0x1dfec>
   2eff8:	ldr	r1, [r8, #16]
   2effc:	cmp	r1, #0
   2f000:	ble	2f010 <fputs@plt+0x1defc>
   2f004:	mov	r2, sl
   2f008:	mov	r0, r4
   2f00c:	bl	2ef40 <fputs@plt+0x1de2c>
   2f010:	ldr	r3, [sp, #56]	; 0x38
   2f014:	ldrb	r3, [r3]
   2f018:	sub	r3, r3, #10
   2f01c:	cmp	r3, #3
   2f020:	addls	pc, pc, r3, lsl #2
   2f024:	b	2f3d8 <fputs@plt+0x1e2c4>
   2f028:	b	2f218 <fputs@plt+0x1e104>
   2f02c:	b	2f258 <fputs@plt+0x1e144>
   2f030:	b	2f318 <fputs@plt+0x1e204>
   2f034:	b	2f038 <fputs@plt+0x1df24>
   2f038:	ldr	r3, [sp, #56]	; 0x38
   2f03c:	ldr	r2, [r3, #8]
   2f040:	cmp	r2, #0
   2f044:	bne	2f08c <fputs@plt+0x1df78>
   2f048:	ldr	r3, [r9]
   2f04c:	ldr	r1, [r5, #60]	; 0x3c
   2f050:	cmp	r3, r1
   2f054:	suble	r1, r1, r3
   2f058:	ldrgt	r1, [r5, #76]	; 0x4c
   2f05c:	ldrle	r2, [r5, #64]	; 0x40
   2f060:	addgt	r3, r3, r1
   2f064:	addle	r3, r3, r2
   2f068:	strle	r3, [r5, #64]	; 0x40
   2f06c:	strgt	r3, [r5, #76]	; 0x4c
   2f070:	ldr	r3, [sp, #56]	; 0x38
   2f074:	strle	r1, [r5, #60]	; 0x3c
   2f078:	addgt	r2, r1, #1
   2f07c:	ldr	r1, [sp, #56]	; 0x38
   2f080:	str	r2, [r3, #8]
   2f084:	ldr	r3, [r9]
   2f088:	str	r3, [r1, #12]
   2f08c:	ldr	r3, [r9]
   2f090:	ldr	r1, [r6]
   2f094:	mov	r0, r5
   2f098:	bl	2ef68 <fputs@plt+0x1de54>
   2f09c:	ldr	r3, [sp, #56]	; 0x38
   2f0a0:	mov	r1, #18
   2f0a4:	mov	r0, r4
   2f0a8:	ldr	r2, [r3, #4]
   2f0ac:	mov	r3, #0
   2f0b0:	str	r3, [sp]
   2f0b4:	bl	2e760 <fputs@plt+0x1d64c>
   2f0b8:	ldr	r2, [r8, #12]
   2f0bc:	cmp	r2, #0
   2f0c0:	bne	2f23c <fputs@plt+0x1e128>
   2f0c4:	ldr	r1, [r4, #24]
   2f0c8:	mvn	r3, sl
   2f0cc:	ldr	r2, [r1, #120]	; 0x78
   2f0d0:	cmp	r2, #0
   2f0d4:	ldrne	r0, [r4, #32]
   2f0d8:	strne	r0, [r2, r3, lsl #2]
   2f0dc:	ldr	r2, [r4, #32]
   2f0e0:	mov	r3, #0
   2f0e4:	sub	r2, r2, #1
   2f0e8:	str	r2, [r1, #96]	; 0x60
   2f0ec:	mov	r0, r4
   2f0f0:	str	r3, [sp]
   2f0f4:	ldr	r2, [sp, #60]	; 0x3c
   2f0f8:	mov	r1, #15
   2f0fc:	bl	2e760 <fputs@plt+0x1d64c>
   2f100:	mov	r0, r7
   2f104:	add	sp, sp, #20
   2f108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f10c:	mov	r3, #0
   2f110:	str	r3, [sp]
   2f114:	ldr	r2, [sp, #64]	; 0x40
   2f118:	mov	r1, #46	; 0x2e
   2f11c:	mov	r0, r4
   2f120:	bl	2e760 <fputs@plt+0x1d64c>
   2f124:	ldr	r3, [sp, #68]	; 0x44
   2f128:	ldr	r1, [r9]
   2f12c:	cmp	r3, #0
   2f130:	ldr	r3, [sp, #64]	; 0x40
   2f134:	ldr	r2, [r6]
   2f138:	add	r3, r3, #1
   2f13c:	str	r3, [sp, #8]
   2f140:	ldrne	r3, [sp, #68]	; 0x44
   2f144:	ldrne	r3, [r3]
   2f148:	addne	r3, r3, #1
   2f14c:	mov	fp, r0
   2f150:	ldrne	r0, [sp, #68]	; 0x44
   2f154:	strne	r3, [r0]
   2f158:	str	r1, [sp]
   2f15c:	ldr	r3, [sp, #8]
   2f160:	mov	r1, #42	; 0x2a
   2f164:	mov	r0, r4
   2f168:	bl	2e760 <fputs@plt+0x1d64c>
   2f16c:	mvn	r3, #5
   2f170:	ldr	r2, [sp, #68]	; 0x44
   2f174:	mov	r1, r0
   2f178:	str	r0, [sp, #12]
   2f17c:	mov	r0, r4
   2f180:	bl	24588 <fputs@plt+0x13474>
   2f184:	ldr	r3, [sp, #12]
   2f188:	mov	r1, #43	; 0x2b
   2f18c:	add	r2, r3, #2
   2f190:	str	r2, [sp]
   2f194:	mov	r3, sl
   2f198:	mov	r0, r4
   2f19c:	bl	2e760 <fputs@plt+0x1d64c>
   2f1a0:	ldr	r2, [r4, #32]
   2f1a4:	ldr	r1, [r4]
   2f1a8:	ldr	r0, [r4, #24]
   2f1ac:	sub	r3, r2, #1
   2f1b0:	cmp	fp, #0
   2f1b4:	str	r3, [r0, #96]	; 0x60
   2f1b8:	ldrb	r1, [r1, #69]	; 0x45
   2f1bc:	movlt	fp, r3
   2f1c0:	cmp	r1, #0
   2f1c4:	bne	2f3c8 <fputs@plt+0x1e2b4>
   2f1c8:	add	fp, fp, fp, lsl #2
   2f1cc:	ldr	r3, [r4, #4]
   2f1d0:	add	fp, r3, fp, lsl #2
   2f1d4:	str	r2, [fp, #8]
   2f1d8:	ldr	r1, [r9]
   2f1dc:	ldr	r2, [r6]
   2f1e0:	sub	r1, r1, #1
   2f1e4:	ldr	r3, [sp, #8]
   2f1e8:	str	r1, [sp]
   2f1ec:	mov	r0, r4
   2f1f0:	mov	r1, #30
   2f1f4:	bl	2e760 <fputs@plt+0x1d64c>
   2f1f8:	mov	r2, #0
   2f1fc:	str	r2, [sp]
   2f200:	ldr	r3, [sp, #64]	; 0x40
   2f204:	mov	r2, #1
   2f208:	mov	r1, #22
   2f20c:	mov	r0, r4
   2f210:	bl	2e760 <fputs@plt+0x1d64c>
   2f214:	b	2efe4 <fputs@plt+0x1ded0>
   2f218:	ldr	r3, [sp, #56]	; 0x38
   2f21c:	ldr	r1, [r6]
   2f220:	mov	r0, r5
   2f224:	ldr	r2, [r3, #4]
   2f228:	mov	r3, #1
   2f22c:	bl	2ef68 <fputs@plt+0x1de54>
   2f230:	ldr	r2, [r8, #12]
   2f234:	cmp	r2, #0
   2f238:	beq	2f0c4 <fputs@plt+0x1dfb0>
   2f23c:	mov	r3, #0
   2f240:	str	r3, [sp]
   2f244:	mov	r1, #141	; 0x8d
   2f248:	ldr	r3, [sp, #72]	; 0x48
   2f24c:	mov	r0, r4
   2f250:	bl	2e760 <fputs@plt+0x1d64c>
   2f254:	b	2f0c4 <fputs@plt+0x1dfb0>
   2f258:	ldr	r3, [r8]
   2f25c:	ldr	r2, [sp, #56]	; 0x38
   2f260:	ldr	r3, [r3, #4]
   2f264:	ldrb	r1, [r2, #1]
   2f268:	ldr	r0, [r3]
   2f26c:	bl	192cc <fputs@plt+0x81b8>
   2f270:	ldr	r3, [sp, #56]	; 0x38
   2f274:	mov	r1, #49	; 0x31
   2f278:	strb	r0, [r3, #1]
   2f27c:	ldrb	r3, [r5, #19]
   2f280:	mov	r0, r4
   2f284:	cmp	r3, #0
   2f288:	subne	r3, r3, #1
   2f28c:	ldreq	r9, [r5, #76]	; 0x4c
   2f290:	uxtbne	r3, r3
   2f294:	strbne	r3, [r5, #19]
   2f298:	addne	r3, r5, r3, lsl #2
   2f29c:	addeq	r9, r9, #1
   2f2a0:	ldrne	r9, [r3, #28]
   2f2a4:	streq	r9, [r5, #76]	; 0x4c
   2f2a8:	mov	r3, #1
   2f2ac:	ldr	r2, [r6]
   2f2b0:	str	r9, [sp]
   2f2b4:	bl	2e760 <fputs@plt+0x1d64c>
   2f2b8:	ldr	r2, [sp, #56]	; 0x38
   2f2bc:	mov	r3, #1
   2f2c0:	add	r2, r2, r3
   2f2c4:	mov	r1, r0
   2f2c8:	mov	r0, r4
   2f2cc:	bl	24588 <fputs@plt+0x13474>
   2f2d0:	ldr	r1, [r6]
   2f2d4:	mov	r2, #1
   2f2d8:	mov	r0, r5
   2f2dc:	bl	22234 <fputs@plt+0x11120>
   2f2e0:	ldr	r3, [sp, #56]	; 0x38
   2f2e4:	mov	r1, #110	; 0x6e
   2f2e8:	mov	r0, r4
   2f2ec:	ldr	r2, [r3, #4]
   2f2f0:	mov	r3, #0
   2f2f4:	str	r3, [sp]
   2f2f8:	mov	r3, r9
   2f2fc:	bl	2e760 <fputs@plt+0x1d64c>
   2f300:	cmp	r9, #0
   2f304:	beq	2f0b8 <fputs@plt+0x1dfa4>
   2f308:	mov	r1, r9
   2f30c:	mov	r0, r5
   2f310:	bl	200f0 <fputs@plt+0xefdc>
   2f314:	b	2f0b8 <fputs@plt+0x1dfa4>
   2f318:	ldrb	r3, [r5, #19]
   2f31c:	cmp	r3, #0
   2f320:	bne	2f408 <fputs@plt+0x1e2f4>
   2f324:	ldr	fp, [r5, #76]	; 0x4c
   2f328:	add	fp, fp, #1
   2f32c:	mov	r3, fp
   2f330:	add	r3, r3, #1
   2f334:	str	r3, [sp, #8]
   2f338:	str	r3, [r5, #76]	; 0x4c
   2f33c:	ldr	r2, [r6]
   2f340:	ldr	r3, [r9]
   2f344:	mov	r1, #49	; 0x31
   2f348:	str	fp, [sp]
   2f34c:	mov	r0, r4
   2f350:	bl	2e760 <fputs@plt+0x1d64c>
   2f354:	ldr	r3, [sp, #56]	; 0x38
   2f358:	ldr	r6, [sp, #8]
   2f35c:	mov	r1, #74	; 0x4a
   2f360:	ldr	r2, [r3, #4]
   2f364:	mov	r3, #0
   2f368:	str	r3, [sp]
   2f36c:	mov	r0, r4
   2f370:	mov	r3, r6
   2f374:	bl	2e760 <fputs@plt+0x1d64c>
   2f378:	ldr	r3, [sp, #56]	; 0x38
   2f37c:	mov	r1, #75	; 0x4b
   2f380:	mov	r0, r4
   2f384:	ldr	r2, [r3, #4]
   2f388:	mov	r3, fp
   2f38c:	str	r6, [sp]
   2f390:	bl	2e760 <fputs@plt+0x1d64c>
   2f394:	ldr	r3, [r4]
   2f398:	ldrb	r3, [r3, #69]	; 0x45
   2f39c:	cmp	r3, #0
   2f3a0:	beq	2f450 <fputs@plt+0x1e33c>
   2f3a4:	ldr	r3, [sp, #8]
   2f3a8:	cmp	r3, #0
   2f3ac:	bne	2f440 <fputs@plt+0x1e32c>
   2f3b0:	cmp	fp, #0
   2f3b4:	beq	2f0b8 <fputs@plt+0x1dfa4>
   2f3b8:	mov	r1, fp
   2f3bc:	mov	r0, r5
   2f3c0:	bl	200f0 <fputs@plt+0xefdc>
   2f3c4:	b	2f0b8 <fputs@plt+0x1dfa4>
   2f3c8:	ldr	fp, [pc, #152]	; 2f468 <fputs@plt+0x1e354>
   2f3cc:	add	fp, pc, fp
   2f3d0:	add	fp, fp, #4
   2f3d4:	b	2f1d4 <fputs@plt+0x1e0c0>
   2f3d8:	mov	r1, #0
   2f3dc:	ldr	r2, [r6]
   2f3e0:	ldr	r3, [r9]
   2f3e4:	mov	r0, r4
   2f3e8:	str	r1, [sp]
   2f3ec:	mov	r1, #33	; 0x21
   2f3f0:	bl	2e760 <fputs@plt+0x1d64c>
   2f3f4:	ldr	r2, [r9]
   2f3f8:	ldr	r1, [r6]
   2f3fc:	mov	r0, r5
   2f400:	bl	22234 <fputs@plt+0x11120>
   2f404:	b	2f0b8 <fputs@plt+0x1dfa4>
   2f408:	sub	r2, r3, #1
   2f40c:	uxtb	r2, r2
   2f410:	cmp	r2, #0
   2f414:	add	r1, r5, r2, lsl #2
   2f418:	strb	r2, [r5, #19]
   2f41c:	ldr	fp, [r1, #28]
   2f420:	beq	2f460 <fputs@plt+0x1e34c>
   2f424:	sub	r3, r3, #2
   2f428:	uxtb	r3, r3
   2f42c:	strb	r3, [r5, #19]
   2f430:	add	r3, r5, r3, lsl #2
   2f434:	ldr	r3, [r3, #28]
   2f438:	str	r3, [sp, #8]
   2f43c:	b	2f33c <fputs@plt+0x1e228>
   2f440:	mov	r1, r3
   2f444:	mov	r0, r5
   2f448:	bl	200f0 <fputs@plt+0xefdc>
   2f44c:	b	2f3b0 <fputs@plt+0x1e29c>
   2f450:	mov	r1, #8
   2f454:	mov	r0, r4
   2f458:	bl	1f968 <fputs@plt+0xe854>
   2f45c:	b	2f3a4 <fputs@plt+0x1e290>
   2f460:	ldr	r3, [r5, #76]	; 0x4c
   2f464:	b	2f330 <fputs@plt+0x1e21c>
   2f468:	andeq	pc, r7, ip, ror r4	; <UNPREDICTABLE>
   2f46c:	ldr	r2, [r0]
   2f470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f474:	sub	sp, sp, #52	; 0x34
   2f478:	ldr	r3, [r0, #4]
   2f47c:	mov	r5, r0
   2f480:	str	r3, [sp, #12]
   2f484:	ldr	r3, [r2]
   2f488:	str	r0, [sp, #24]
   2f48c:	mov	r0, r2
   2f490:	ldr	r4, [r2, #8]
   2f494:	str	r2, [sp, #44]	; 0x2c
   2f498:	str	r3, [sp, #8]
   2f49c:	bl	221a4 <fputs@plt+0x11090>
   2f4a0:	ldrb	sl, [r5, #43]	; 0x2b
   2f4a4:	subs	r9, sl, #1
   2f4a8:	ldrcc	r0, [r4, #24]
   2f4ac:	bcc	2f728 <fputs@plt+0x1e614>
   2f4b0:	sxth	sl, sl
   2f4b4:	ldr	ip, [sp, #24]
   2f4b8:	add	r6, sl, sl, lsl #2
   2f4bc:	ldr	r3, [pc, #1836]	; 2fbf0 <fputs@plt+0x1eadc>
   2f4c0:	ldr	r2, [pc, #1836]	; 2fbf4 <fputs@plt+0x1eae0>
   2f4c4:	add	sl, sl, sl, lsl #3
   2f4c8:	ldr	r1, [pc, #1832]	; 2fbf8 <fputs@plt+0x1eae4>
   2f4cc:	add	r6, ip, r6, lsl #4
   2f4d0:	ldr	ip, [sp, #12]
   2f4d4:	add	r3, pc, r3
   2f4d8:	ldr	r0, [r4, #24]
   2f4dc:	add	r1, pc, r1
   2f4e0:	add	r3, r3, #4
   2f4e4:	add	r2, pc, r2
   2f4e8:	add	sl, ip, sl, lsl #3
   2f4ec:	add	r2, r2, #4
   2f4f0:	str	r3, [sp, #32]
   2f4f4:	add	r3, r1, #4
   2f4f8:	str	r1, [sp, #36]	; 0x24
   2f4fc:	str	r2, [sp, #28]
   2f500:	str	r3, [sp, #40]	; 0x28
   2f504:	ldr	r3, [r0, #120]	; 0x78
   2f508:	ldr	r2, [r6, #680]	; 0x2a8
   2f50c:	cmp	r3, #0
   2f510:	mvn	r2, r2
   2f514:	ldrne	r1, [r4, #32]
   2f518:	ldr	fp, [r6, #720]	; 0x2d0
   2f51c:	strne	r1, [r3, r2, lsl #2]
   2f520:	ldrb	r1, [r6, #701]	; 0x2bd
   2f524:	ldr	r2, [r4, #32]
   2f528:	cmp	r1, #160	; 0xa0
   2f52c:	sub	r2, r2, #1
   2f530:	str	r2, [r0, #96]	; 0x60
   2f534:	beq	2f568 <fputs@plt+0x1e454>
   2f538:	ldrb	r0, [r6, #702]	; 0x2be
   2f53c:	ldr	r3, [r6, #708]	; 0x2c4
   2f540:	ldr	r2, [r6, #704]	; 0x2c0
   2f544:	str	r0, [sp]
   2f548:	mov	r0, r4
   2f54c:	bl	2e760 <fputs@plt+0x1d64c>
   2f550:	ldr	r3, [r4]
   2f554:	ldrb	r3, [r3, #69]	; 0x45
   2f558:	cmp	r3, #0
   2f55c:	beq	2faa8 <fputs@plt+0x1e994>
   2f560:	ldr	r0, [r4, #24]
   2f564:	ldr	r3, [r0, #120]	; 0x78
   2f568:	ldr	r2, [fp, #36]	; 0x24
   2f56c:	tst	r2, #2048	; 0x800
   2f570:	beq	2f67c <fputs@plt+0x1e568>
   2f574:	ldr	r7, [r6, #712]	; 0x2c8
   2f578:	cmp	r7, #0
   2f57c:	ble	2f67c <fputs@plt+0x1e568>
   2f580:	ldr	r2, [r6, #672]	; 0x2a0
   2f584:	cmp	r3, #0
   2f588:	mvn	r2, r2
   2f58c:	beq	2fbb8 <fputs@plt+0x1eaa4>
   2f590:	ldr	r1, [r4, #32]
   2f594:	str	r1, [r3, r2, lsl #2]
   2f598:	ldr	r7, [r6, #712]	; 0x2c8
   2f59c:	ldr	r1, [r4, #32]
   2f5a0:	cmp	r7, #0
   2f5a4:	add	r2, r7, r7, lsl #1
   2f5a8:	sub	r1, r1, #1
   2f5ac:	lsl	r2, r2, #2
   2f5b0:	str	r1, [r0, #96]	; 0x60
   2f5b4:	ldr	r5, [r6, #716]	; 0x2cc
   2f5b8:	sub	r2, r2, #12
   2f5bc:	add	r5, r5, r2
   2f5c0:	ble	2fbdc <fputs@plt+0x1eac8>
   2f5c4:	ldr	r3, [r4]
   2f5c8:	str	r9, [sp, #16]
   2f5cc:	str	r6, [sp, #20]
   2f5d0:	ldrb	r1, [r3, #69]	; 0x45
   2f5d4:	ldr	r2, [r4, #32]
   2f5d8:	ldr	r6, [sp, #28]
   2f5dc:	ldr	r9, [sp, #32]
   2f5e0:	sub	r5, r5, #12
   2f5e4:	mov	r8, #0
   2f5e8:	ldr	r3, [r5, #16]
   2f5ec:	sub	lr, r2, #1
   2f5f0:	adds	ip, r3, #1
   2f5f4:	movmi	ip, lr
   2f5f8:	cmp	r1, #0
   2f5fc:	addeq	ip, ip, ip, lsl #2
   2f600:	ldreq	r1, [r4, #4]
   2f604:	movne	ip, r6
   2f608:	addeq	ip, r1, ip, lsl #2
   2f60c:	str	lr, [r0, #96]	; 0x60
   2f610:	str	r2, [ip, #8]
   2f614:	mov	r0, r4
   2f618:	ldrb	r1, [r5, #20]
   2f61c:	ldr	r2, [r5, #12]
   2f620:	str	r8, [sp]
   2f624:	bl	2e760 <fputs@plt+0x1d64c>
   2f628:	ldr	r2, [r4, #32]
   2f62c:	ldr	r1, [r4]
   2f630:	ldr	r0, [r4, #24]
   2f634:	sub	ip, r2, #1
   2f638:	ldr	r3, [r5, #16]
   2f63c:	str	ip, [r0, #96]	; 0x60
   2f640:	ldrb	r1, [r1, #69]	; 0x45
   2f644:	subs	r3, r3, #1
   2f648:	movmi	r3, ip
   2f64c:	cmp	r1, #0
   2f650:	addeq	r3, r3, r3, lsl #2
   2f654:	ldreq	ip, [r4, #4]
   2f658:	movne	r3, r9
   2f65c:	addeq	r3, ip, r3, lsl #2
   2f660:	subs	r7, r7, #1
   2f664:	str	r2, [r3, #8]
   2f668:	sub	r5, r5, #12
   2f66c:	bne	2f5e8 <fputs@plt+0x1e4d4>
   2f670:	ldr	r9, [sp, #16]
   2f674:	ldr	r6, [sp, #20]
   2f678:	ldr	r3, [r0, #120]	; 0x78
   2f67c:	ldr	r2, [r6, #668]	; 0x29c
   2f680:	cmp	r3, #0
   2f684:	mvn	r2, r2
   2f688:	beq	2f694 <fputs@plt+0x1e580>
   2f68c:	ldr	r1, [r4, #32]
   2f690:	str	r1, [r3, r2, lsl #2]
   2f694:	ldr	r2, [r4, #32]
   2f698:	ldr	r3, [r6, #676]	; 0x2a4
   2f69c:	sub	r2, r2, #1
   2f6a0:	cmp	r3, #0
   2f6a4:	str	r2, [r0, #96]	; 0x60
   2f6a8:	bne	2f98c <fputs@plt+0x1e878>
   2f6ac:	ldr	r3, [r6, #696]	; 0x2b8
   2f6b0:	cmp	r3, #0
   2f6b4:	beq	2f704 <fputs@plt+0x1e5f0>
   2f6b8:	ldr	r1, [r4]
   2f6bc:	subs	r2, r3, #1
   2f6c0:	ldrb	r1, [r1, #69]	; 0x45
   2f6c4:	ldrmi	r2, [r4, #32]
   2f6c8:	submi	r2, r2, #1
   2f6cc:	cmp	r1, #0
   2f6d0:	bne	2f9f8 <fputs@plt+0x1e8e4>
   2f6d4:	add	r1, r2, r2, lsl #2
   2f6d8:	ldr	r2, [r4, #4]
   2f6dc:	add	r2, r2, r1, lsl #2
   2f6e0:	ldr	r1, [r2, #4]
   2f6e4:	mov	r0, #0
   2f6e8:	cmp	r1, r0
   2f6ec:	ldr	r2, [r6, #692]	; 0x2b4
   2f6f0:	moveq	r1, #142	; 0x8e
   2f6f4:	str	r0, [sp]
   2f6f8:	movne	r1, #141	; 0x8d
   2f6fc:	mov	r0, r4
   2f700:	bl	2e760 <fputs@plt+0x1d64c>
   2f704:	ldr	r2, [r6, #656]	; 0x290
   2f708:	cmp	r2, #0
   2f70c:	bne	2f8f4 <fputs@plt+0x1e7e0>
   2f710:	ldr	r0, [r4, #24]
   2f714:	sub	r9, r9, #1
   2f718:	cmn	r9, #1
   2f71c:	sub	r6, r6, #80	; 0x50
   2f720:	sub	sl, sl, #72	; 0x48
   2f724:	bne	2f504 <fputs@plt+0x1e3f0>
   2f728:	ldr	r3, [sp, #24]
   2f72c:	ldr	r2, [r0, #120]	; 0x78
   2f730:	ldr	r3, [r3, #52]	; 0x34
   2f734:	cmp	r2, #0
   2f738:	mvn	r3, r3
   2f73c:	ldrne	r1, [r4, #32]
   2f740:	strne	r1, [r2, r3, lsl #2]
   2f744:	ldr	r2, [sp, #24]
   2f748:	ldr	r3, [r4, #32]
   2f74c:	add	r5, r2, #736	; 0x2e0
   2f750:	sub	r3, r3, #1
   2f754:	str	r3, [r0, #96]	; 0x60
   2f758:	ldrb	r3, [r2, #43]	; 0x2b
   2f75c:	cmp	r3, #0
   2f760:	beq	2f8c4 <fputs@plt+0x1e7b0>
   2f764:	ldr	r3, [pc, #1168]	; 2fbfc <fputs@plt+0x1eae8>
   2f768:	ldr	r7, [sp, #24]
   2f76c:	add	r3, pc, r3
   2f770:	mov	r6, #0
   2f774:	add	r3, r3, #4
   2f778:	str	r3, [sp, #20]
   2f77c:	str	r4, [sp, #16]
   2f780:	ldrb	r2, [r5, #44]	; 0x2c
   2f784:	ldr	r0, [sp, #12]
   2f788:	ldr	r8, [r5, #64]	; 0x40
   2f78c:	lsl	r1, r2, #3
   2f790:	add	r3, r1, r2
   2f794:	add	r3, r0, r3, lsl #3
   2f798:	ldrb	r0, [r3, #45]	; 0x2d
   2f79c:	ldr	r4, [r3, #24]
   2f7a0:	tst	r0, #16
   2f7a4:	beq	2f7b8 <fputs@plt+0x1e6a4>
   2f7a8:	ldr	r0, [sp, #8]
   2f7ac:	ldrb	r0, [r0, #69]	; 0x45
   2f7b0:	cmp	r0, #0
   2f7b4:	beq	2facc <fputs@plt+0x1e9b8>
   2f7b8:	ldrb	r3, [r4, #42]	; 0x2a
   2f7bc:	tst	r3, #2
   2f7c0:	bne	2f7d0 <fputs@plt+0x1e6bc>
   2f7c4:	ldr	r3, [r4, #12]
   2f7c8:	cmp	r3, #0
   2f7cc:	beq	2fb40 <fputs@plt+0x1ea2c>
   2f7d0:	ldr	r3, [r8, #36]	; 0x24
   2f7d4:	tst	r3, #576	; 0x240
   2f7d8:	beq	2f8e4 <fputs@plt+0x1e7d0>
   2f7dc:	ldr	fp, [r8, #28]
   2f7e0:	cmp	fp, #0
   2f7e4:	beq	2f8b0 <fputs@plt+0x1e79c>
   2f7e8:	ldrb	r3, [r7, #40]	; 0x28
   2f7ec:	cmp	r3, #0
   2f7f0:	beq	2f804 <fputs@plt+0x1e6f0>
   2f7f4:	ldr	r3, [fp, #12]
   2f7f8:	ldrb	r3, [r3, #42]	; 0x2a
   2f7fc:	tst	r3, #32
   2f800:	beq	2f8b0 <fputs@plt+0x1e79c>
   2f804:	ldr	r3, [sp, #8]
   2f808:	ldrb	r3, [r3, #69]	; 0x45
   2f80c:	cmp	r3, #0
   2f810:	bne	2f8b0 <fputs@plt+0x1e79c>
   2f814:	ldr	r0, [sp, #16]
   2f818:	ldr	r3, [sp, #16]
   2f81c:	ldr	r2, [r5, #32]
   2f820:	ldr	r1, [r0]
   2f824:	ldr	r8, [r3, #32]
   2f828:	cmp	r2, #0
   2f82c:	ldrb	r1, [r1, #69]	; 0x45
   2f830:	sublt	r3, r8, #1
   2f834:	movge	r3, r2
   2f838:	cmp	r1, #0
   2f83c:	moveq	r1, r0
   2f840:	addeq	r3, r3, r3, lsl #2
   2f844:	ldreq	r1, [r1, #4]
   2f848:	ldrne	r3, [sp, #20]
   2f84c:	addeq	r3, r1, r3, lsl #2
   2f850:	cmp	r2, r8
   2f854:	bge	2f8b0 <fputs@plt+0x1e79c>
   2f858:	ldr	r9, [r5, #4]
   2f85c:	add	r3, r3, #20
   2f860:	b	2f874 <fputs@plt+0x1e760>
   2f864:	add	r2, r2, #1
   2f868:	cmp	r2, r8
   2f86c:	add	r3, r3, #20
   2f870:	beq	2f8b0 <fputs@plt+0x1e79c>
   2f874:	ldr	r1, [r3, #-16]
   2f878:	cmp	r1, r9
   2f87c:	bne	2f864 <fputs@plt+0x1e750>
   2f880:	ldrb	r1, [r3, #-20]	; 0xffffffec
   2f884:	cmp	r1, #47	; 0x2f
   2f888:	beq	2fa08 <fputs@plt+0x1e8f4>
   2f88c:	cmp	r1, #103	; 0x67
   2f890:	moveq	r0, #113	; 0x71
   2f894:	ldreq	r1, [r5, #8]
   2f898:	add	r2, r2, #1
   2f89c:	strbeq	r0, [r3, #-20]	; 0xffffffec
   2f8a0:	streq	r1, [r3, #-16]
   2f8a4:	cmp	r2, r8
   2f8a8:	add	r3, r3, #20
   2f8ac:	bne	2f874 <fputs@plt+0x1e760>
   2f8b0:	ldrb	r3, [r7, #43]	; 0x2b
   2f8b4:	add	r6, r6, #1
   2f8b8:	add	r5, r5, #80	; 0x50
   2f8bc:	cmp	r3, r6
   2f8c0:	bgt	2f780 <fputs@plt+0x1e66c>
   2f8c4:	ldr	r1, [sp, #24]
   2f8c8:	ldr	r2, [sp, #44]	; 0x2c
   2f8cc:	ldr	r0, [sp, #8]
   2f8d0:	ldr	r3, [r1, #56]	; 0x38
   2f8d4:	str	r3, [r2, #428]	; 0x1ac
   2f8d8:	add	sp, sp, #52	; 0x34
   2f8dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f8e0:	b	23dc0 <fputs@plt+0x12cac>
   2f8e4:	tst	r3, #8192	; 0x2000
   2f8e8:	beq	2f8b0 <fputs@plt+0x1e79c>
   2f8ec:	ldr	fp, [r5, #56]	; 0x38
   2f8f0:	b	2f7e0 <fputs@plt+0x1e6cc>
   2f8f4:	mov	r3, #0
   2f8f8:	str	r3, [sp]
   2f8fc:	mov	r1, #138	; 0x8a
   2f900:	mov	r0, r4
   2f904:	bl	2e760 <fputs@plt+0x1d64c>
   2f908:	ldr	r3, [fp, #36]	; 0x24
   2f90c:	ands	r1, r3, #64	; 0x40
   2f910:	mov	r5, r0
   2f914:	beq	2fb20 <fputs@plt+0x1ea0c>
   2f918:	tst	r3, #512	; 0x200
   2f91c:	bne	2fb04 <fputs@plt+0x1e9f0>
   2f920:	ldrb	r3, [r6, #701]	; 0x2bd
   2f924:	mov	r0, r4
   2f928:	cmp	r3, #15
   2f92c:	moveq	r1, #0
   2f930:	movne	r2, #0
   2f934:	ldr	r3, [r6, #684]	; 0x2ac
   2f938:	ldreq	r2, [r6, #704]	; 0x2c0
   2f93c:	strne	r2, [sp]
   2f940:	streq	r1, [sp]
   2f944:	movne	r1, #13
   2f948:	moveq	r1, #14
   2f94c:	bl	2e760 <fputs@plt+0x1d64c>
   2f950:	ldr	r2, [r4, #32]
   2f954:	ldr	r1, [r4]
   2f958:	ldr	r0, [r4, #24]
   2f95c:	sub	r3, r2, #1
   2f960:	cmp	r5, #0
   2f964:	str	r3, [r0, #96]	; 0x60
   2f968:	ldrb	r1, [r1, #69]	; 0x45
   2f96c:	movlt	r5, r3
   2f970:	cmp	r1, #0
   2f974:	bne	2fae8 <fputs@plt+0x1e9d4>
   2f978:	add	r5, r5, r5, lsl #2
   2f97c:	ldr	r3, [r4, #4]
   2f980:	add	r5, r3, r5, lsl #2
   2f984:	str	r2, [r5, #8]
   2f988:	b	2f714 <fputs@plt+0x1e600>
   2f98c:	mov	r2, #0
   2f990:	str	r2, [sp]
   2f994:	mov	r1, #13
   2f998:	mov	r0, r4
   2f99c:	bl	2e760 <fputs@plt+0x1d64c>
   2f9a0:	ldr	r1, [r4]
   2f9a4:	ldr	r3, [r6, #676]	; 0x2a4
   2f9a8:	ldr	r2, [r4, #32]
   2f9ac:	ldrb	r0, [r1, #69]	; 0x45
   2f9b0:	cmp	r3, #0
   2f9b4:	sub	r1, r2, #1
   2f9b8:	movge	ip, r3
   2f9bc:	movlt	ip, r1
   2f9c0:	cmp	r0, #0
   2f9c4:	ldr	r0, [r4, #24]
   2f9c8:	bne	2fab8 <fputs@plt+0x1e9a4>
   2f9cc:	subs	r3, r3, #2
   2f9d0:	movmi	r3, r1
   2f9d4:	ldr	lr, [r4, #4]
   2f9d8:	add	ip, ip, ip, lsl #2
   2f9dc:	add	r3, r3, r3, lsl #2
   2f9e0:	add	ip, lr, ip, lsl #2
   2f9e4:	add	r3, lr, r3, lsl #2
   2f9e8:	str	r2, [ip, #8]
   2f9ec:	str	r1, [r0, #96]	; 0x60
   2f9f0:	str	r2, [r3, #8]
   2f9f4:	b	2f6ac <fputs@plt+0x1e598>
   2f9f8:	ldr	r2, [pc, #512]	; 2fc00 <fputs@plt+0x1eaec>
   2f9fc:	add	r2, pc, r2
   2fa00:	add	r2, r2, #4
   2fa04:	b	2f6e0 <fputs@plt+0x1e5cc>
   2fa08:	ldrb	r1, [r4, #42]	; 0x2a
   2fa0c:	ldr	ip, [r3, #-12]
   2fa10:	tst	r1, #32
   2fa14:	beq	2fa50 <fputs@plt+0x1e93c>
   2fa18:	ldr	r1, [r4, #8]
   2fa1c:	cmp	r1, #0
   2fa20:	bne	2fa34 <fputs@plt+0x1e920>
   2fa24:	b	2faf8 <fputs@plt+0x1e9e4>
   2fa28:	ldr	r1, [r1, #20]
   2fa2c:	cmp	r1, #0
   2fa30:	beq	2faf8 <fputs@plt+0x1e9e4>
   2fa34:	ldrb	r0, [r1, #55]	; 0x37
   2fa38:	and	r0, r0, #3
   2fa3c:	cmp	r0, #2
   2fa40:	bne	2fa28 <fputs@plt+0x1e914>
   2fa44:	ldr	r1, [r1, #4]
   2fa48:	lsl	ip, ip, #1
   2fa4c:	ldrsh	ip, [r1, ip]
   2fa50:	ldrh	lr, [fp, #52]	; 0x34
   2fa54:	sxth	ip, ip
   2fa58:	ldr	r0, [fp, #4]
   2fa5c:	cmp	lr, #0
   2fa60:	beq	2f864 <fputs@plt+0x1e750>
   2fa64:	ldrsh	r1, [r0]
   2fa68:	cmp	r1, ip
   2fa6c:	movne	r1, #0
   2fa70:	beq	2fbe8 <fputs@plt+0x1ead4>
   2fa74:	add	r1, r1, #1
   2fa78:	cmp	r1, lr
   2fa7c:	beq	2f864 <fputs@plt+0x1e750>
   2fa80:	ldrsh	sl, [r0, #2]!
   2fa84:	cmp	sl, ip
   2fa88:	bne	2fa74 <fputs@plt+0x1e960>
   2fa8c:	sxth	r1, r1
   2fa90:	cmp	r1, #0
   2fa94:	blt	2f864 <fputs@plt+0x1e750>
   2fa98:	str	r1, [r3, #-12]
   2fa9c:	ldr	r1, [r5, #8]
   2faa0:	str	r1, [r3, #-16]
   2faa4:	b	2f864 <fputs@plt+0x1e750>
   2faa8:	ldrb	r1, [r6, #703]	; 0x2bf
   2faac:	mov	r0, r4
   2fab0:	bl	1f968 <fputs@plt+0xe854>
   2fab4:	b	2f560 <fputs@plt+0x1e44c>
   2fab8:	ldr	r3, [sp, #36]	; 0x24
   2fabc:	str	r1, [r0, #96]	; 0x60
   2fac0:	str	r2, [r3, #12]
   2fac4:	ldr	r3, [sp, #40]	; 0x28
   2fac8:	b	2f9f0 <fputs@plt+0x1e8dc>
   2facc:	ldr	r3, [r3, #40]	; 0x28
   2fad0:	ldr	r2, [r5, #4]
   2fad4:	ldr	r1, [r5, #32]
   2fad8:	str	r0, [sp]
   2fadc:	ldr	r0, [sp, #16]
   2fae0:	bl	19f3c <fputs@plt+0x8e28>
   2fae4:	b	2f8b0 <fputs@plt+0x1e79c>
   2fae8:	ldr	r5, [pc, #276]	; 2fc04 <fputs@plt+0x1eaf0>
   2faec:	add	r5, pc, r5
   2faf0:	add	r5, r5, #4
   2faf4:	b	2f984 <fputs@plt+0x1e870>
   2faf8:	mov	r3, #0
   2fafc:	ldr	r3, [r3, #4]
   2fb00:	udf	#0
   2fb04:	mov	r3, #0
   2fb08:	ldr	r2, [r6, #664]	; 0x298
   2fb0c:	mov	r1, #104	; 0x68
   2fb10:	str	r3, [sp]
   2fb14:	mov	r0, r4
   2fb18:	bl	2e760 <fputs@plt+0x1d64c>
   2fb1c:	b	2f920 <fputs@plt+0x1e80c>
   2fb20:	mov	r3, r1
   2fb24:	ldr	r2, [sl, #-20]	; 0xffffffec
   2fb28:	mov	r0, r4
   2fb2c:	str	r1, [sp]
   2fb30:	mov	r1, #104	; 0x68
   2fb34:	bl	2e760 <fputs@plt+0x1d64c>
   2fb38:	ldr	r3, [fp, #36]	; 0x24
   2fb3c:	b	2f918 <fputs@plt+0x1e804>
   2fb40:	ldrh	r3, [r7, #36]	; 0x24
   2fb44:	tst	r3, #16
   2fb48:	bne	2f7d0 <fputs@plt+0x1e6bc>
   2fb4c:	ldrb	r3, [r7, #40]	; 0x28
   2fb50:	ldr	r9, [r8, #36]	; 0x24
   2fb54:	cmp	r3, #0
   2fb58:	bne	2fb84 <fputs@plt+0x1ea70>
   2fb5c:	ands	r0, r9, #64	; 0x40
   2fb60:	bne	2fb84 <fputs@plt+0x1ea70>
   2fb64:	add	r2, r1, r2
   2fb68:	ldr	r1, [sp, #12]
   2fb6c:	add	r2, r1, r2, lsl #3
   2fb70:	mov	r1, #61	; 0x3d
   2fb74:	ldr	r2, [r2, #52]	; 0x34
   2fb78:	str	r0, [sp]
   2fb7c:	ldr	r0, [sp, #16]
   2fb80:	bl	2e760 <fputs@plt+0x1d64c>
   2fb84:	and	r9, r9, #17152	; 0x4300
   2fb88:	cmp	r9, #512	; 0x200
   2fb8c:	bne	2f7d0 <fputs@plt+0x1e6bc>
   2fb90:	ldr	r2, [r5, #8]
   2fb94:	ldr	r3, [r7, #64]	; 0x40
   2fb98:	cmp	r2, r3
   2fb9c:	beq	2f7d0 <fputs@plt+0x1e6bc>
   2fba0:	mov	r3, #0
   2fba4:	str	r3, [sp]
   2fba8:	mov	r1, #61	; 0x3d
   2fbac:	ldr	r0, [sp, #16]
   2fbb0:	bl	2e760 <fputs@plt+0x1d64c>
   2fbb4:	b	2f7d0 <fputs@plt+0x1e6bc>
   2fbb8:	ldr	r2, [r4, #32]
   2fbbc:	add	r3, r7, r7, lsl #1
   2fbc0:	sub	r2, r2, #1
   2fbc4:	str	r2, [r0, #96]	; 0x60
   2fbc8:	lsl	r3, r3, #2
   2fbcc:	ldr	r5, [r6, #716]	; 0x2cc
   2fbd0:	sub	r3, r3, #12
   2fbd4:	add	r5, r5, r3
   2fbd8:	b	2f5c4 <fputs@plt+0x1e4b0>
   2fbdc:	ldr	r2, [r6, #668]	; 0x29c
   2fbe0:	mvn	r2, r2
   2fbe4:	b	2f68c <fputs@plt+0x1e578>
   2fbe8:	mov	r1, #0
   2fbec:	b	2fa98 <fputs@plt+0x1e984>
   2fbf0:	andeq	pc, r7, r4, ror r3	; <UNPREDICTABLE>
   2fbf4:	andeq	pc, r7, r4, ror #6
   2fbf8:	andeq	pc, r7, ip, ror #6
   2fbfc:	ldrdeq	pc, [r7], -ip
   2fc00:	andeq	lr, r7, ip, asr #28
   2fc04:	andeq	lr, r7, ip, asr sp
   2fc08:	push	{r4, r5, r6, r7, r8, lr}
   2fc0c:	mov	r5, r0
   2fc10:	sub	sp, sp, #8
   2fc14:	mov	r8, r2
   2fc18:	mov	r4, r3
   2fc1c:	mov	r2, #8
   2fc20:	mov	r3, #0
   2fc24:	ldr	r0, [r0]
   2fc28:	mov	r7, r1
   2fc2c:	bl	243c8 <fputs@plt+0x132b4>
   2fc30:	mov	r2, #0
   2fc34:	subs	r6, r0, #0
   2fc38:	movne	r3, r4
   2fc3c:	ldmne	r3!, {r0, r1}
   2fc40:	mov	r3, r8
   2fc44:	strne	r0, [r6]
   2fc48:	strne	r1, [r6, #4]
   2fc4c:	mov	r0, r5
   2fc50:	mov	r1, r7
   2fc54:	str	r2, [sp]
   2fc58:	bl	2e760 <fputs@plt+0x1d64c>
   2fc5c:	ldr	r3, [sp, #32]
   2fc60:	mov	r2, r6
   2fc64:	mov	r4, r0
   2fc68:	mov	r1, r0
   2fc6c:	mov	r0, r5
   2fc70:	bl	24588 <fputs@plt+0x13474>
   2fc74:	mov	r0, r4
   2fc78:	add	sp, sp, #8
   2fc7c:	pop	{r4, r5, r6, r7, r8, pc}
   2fc80:	push	{r4, r5, r6, r7, r8, lr}
   2fc84:	subs	r4, r1, #0
   2fc88:	sub	sp, sp, #16
   2fc8c:	beq	2fce8 <fputs@plt+0x1ebd4>
   2fc90:	mov	r5, r0
   2fc94:	mov	r0, r4
   2fc98:	mov	r8, r3
   2fc9c:	mov	r6, r2
   2fca0:	bl	10f58 <strlen@plt>
   2fca4:	add	r7, sp, #8
   2fca8:	mov	r1, r7
   2fcac:	mov	r3, #1
   2fcb0:	bic	r2, r0, #-1073741824	; 0xc0000000
   2fcb4:	mov	r0, r4
   2fcb8:	bl	1654c <fputs@plt+0x5438>
   2fcbc:	cmp	r6, #0
   2fcc0:	mvn	r1, #11
   2fcc4:	vldrne	d7, [sp, #8]
   2fcc8:	str	r1, [sp]
   2fccc:	mov	r3, r7
   2fcd0:	mov	r2, r8
   2fcd4:	mov	r0, r5
   2fcd8:	mov	r1, #133	; 0x85
   2fcdc:	vnegne.f64	d7, d7
   2fce0:	vstrne	d7, [sp, #8]
   2fce4:	bl	2fc08 <fputs@plt+0x1eaf4>
   2fce8:	add	sp, sp, #16
   2fcec:	pop	{r4, r5, r6, r7, r8, pc}
   2fcf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fcf4:	mov	r4, r1
   2fcf8:	ldr	r1, [r0, #24]
   2fcfc:	ldr	r7, [r0, #32]
   2fd00:	mov	r5, r0
   2fd04:	ldr	r3, [r1, #88]	; 0x58
   2fd08:	add	r9, r7, r4
   2fd0c:	cmp	r9, r3
   2fd10:	mov	r6, r2
   2fd14:	bgt	2fda8 <fputs@plt+0x1ec94>
   2fd18:	add	r0, r7, r7, lsl #2
   2fd1c:	ldr	r3, [r5, #4]
   2fd20:	cmp	r4, #0
   2fd24:	add	r0, r3, r0, lsl #2
   2fd28:	ble	2fda0 <fputs@plt+0x1ec8c>
   2fd2c:	ldr	r8, [pc, #148]	; 2fdc8 <fputs@plt+0x1ecb4>
   2fd30:	mov	lr, #0
   2fd34:	add	r2, r6, #4
   2fd38:	add	r8, pc, r8
   2fd3c:	mov	r6, lr
   2fd40:	add	r3, r0, #20
   2fd44:	ldrb	r1, [r2, #-4]
   2fd48:	add	lr, lr, #1
   2fd4c:	add	r2, r2, #4
   2fd50:	strb	r1, [r3, #-20]	; 0xffffffec
   2fd54:	ldrsb	ip, [r2, #-7]
   2fd58:	add	r1, r8, r1
   2fd5c:	str	ip, [r3, #-16]
   2fd60:	ldrb	ip, [r1, #2188]	; 0x88c
   2fd64:	ldrsb	r1, [r2, #-6]
   2fd68:	cmp	r1, #0
   2fd6c:	movle	ip, #0
   2fd70:	andgt	ip, ip, #1
   2fd74:	cmp	ip, #0
   2fd78:	add	ip, r1, r7
   2fd7c:	str	r1, [r3, #-12]
   2fd80:	strne	ip, [r3, #-12]
   2fd84:	ldrsb	r1, [r2, #-5]
   2fd88:	cmp	r4, lr
   2fd8c:	strb	r6, [r3, #-19]	; 0xffffffed
   2fd90:	strb	r6, [r3, #-17]	; 0xffffffef
   2fd94:	stmdb	r3, {r1, r6}
   2fd98:	add	r3, r3, #20
   2fd9c:	bne	2fd44 <fputs@plt+0x1ec30>
   2fda0:	str	r9, [r5, #32]
   2fda4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fda8:	add	r0, r0, #4
   2fdac:	bl	2e698 <fputs@plt+0x1d584>
   2fdb0:	cmp	r0, #0
   2fdb4:	ldreq	r7, [r5, #32]
   2fdb8:	addeq	r9, r4, r7
   2fdbc:	beq	2fd18 <fputs@plt+0x1ec04>
   2fdc0:	mov	r0, #0
   2fdc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fdc8:	andeq	r0, r6, r8, lsl #29
   2fdcc:	push	{r4, r5, r6, r7, r8, lr}
   2fdd0:	mov	r5, r2
   2fdd4:	ldr	r2, [r1]
   2fdd8:	mov	r4, r1
   2fddc:	add	r2, r2, #2
   2fde0:	mov	r6, r3
   2fde4:	lsl	r2, r2, #2
   2fde8:	ldr	r1, [r5]
   2fdec:	asr	r3, r2, #31
   2fdf0:	mov	r7, r0
   2fdf4:	bl	2c750 <fputs@plt+0x1b63c>
   2fdf8:	cmp	r0, #0
   2fdfc:	beq	2fe24 <fputs@plt+0x1ed10>
   2fe00:	ldr	r3, [r4]
   2fe04:	mov	r1, #0
   2fe08:	add	ip, r3, #1
   2fe0c:	add	r2, r0, r3, lsl #2
   2fe10:	str	ip, [r4]
   2fe14:	str	r6, [r0, r3, lsl #2]
   2fe18:	str	r1, [r2, #4]
   2fe1c:	str	r0, [r5]
   2fe20:	pop	{r4, r5, r6, r7, r8, pc}
   2fe24:	mov	r1, r6
   2fe28:	mov	r0, r7
   2fe2c:	pop	{r4, r5, r6, r7, r8, lr}
   2fe30:	b	1d100 <fputs@plt+0xbfec>
   2fe34:	ldr	r1, [r0, #516]	; 0x204
   2fe38:	cmp	r1, #0
   2fe3c:	bxeq	lr
   2fe40:	push	{r4, r5, r6, lr}
   2fe44:	ldr	r4, [r0, #488]	; 0x1e8
   2fe48:	cmp	r4, #0
   2fe4c:	popeq	{r4, r5, r6, pc}
   2fe50:	ldr	r2, [r0, #520]	; 0x208
   2fe54:	ldr	r5, [r0]
   2fe58:	asr	r3, r2, #31
   2fe5c:	mov	r0, r5
   2fe60:	bl	24478 <fputs@plt+0x13364>
   2fe64:	add	r2, r4, #52	; 0x34
   2fe68:	add	r1, r4, #48	; 0x30
   2fe6c:	mov	r3, r0
   2fe70:	mov	r0, r5
   2fe74:	pop	{r4, r5, r6, lr}
   2fe78:	b	2fdcc <fputs@plt+0x1ecb8>
   2fe7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fe80:	mov	r5, r2
   2fe84:	ldr	r4, [r1]
   2fe88:	ldr	r2, [r1, #4]
   2fe8c:	add	ip, r4, r5
   2fe90:	sub	sp, sp, #12
   2fe94:	cmp	ip, r2
   2fe98:	mov	r9, r1
   2fe9c:	str	ip, [sp]
   2fea0:	mov	sl, r3
   2fea4:	bhi	2ff60 <fputs@plt+0x1ee4c>
   2fea8:	sub	fp, r4, #1
   2feac:	lsl	r3, r5, #3
   2feb0:	cmp	fp, sl
   2feb4:	str	r3, [sp, #4]
   2feb8:	blt	2fef8 <fputs@plt+0x1ede4>
   2febc:	add	r4, r4, r4, lsl #3
   2fec0:	add	r6, r3, r5
   2fec4:	add	r4, r9, r4, lsl #3
   2fec8:	lsl	r6, r6, #3
   2fecc:	sub	r8, sl, #1
   2fed0:	mov	r7, #72	; 0x48
   2fed4:	add	r0, r4, r6
   2fed8:	sub	r1, r4, #64	; 0x40
   2fedc:	sub	fp, fp, #1
   2fee0:	sub	r0, r0, #64	; 0x40
   2fee4:	mov	r2, r7
   2fee8:	bl	10f7c <memcpy@plt>
   2feec:	cmp	fp, r8
   2fef0:	sub	r4, r4, #72	; 0x48
   2fef4:	bne	2fed4 <fputs@plt+0x1edc0>
   2fef8:	add	r3, sl, sl, lsl #3
   2fefc:	ldr	r2, [sp, #4]
   2ff00:	lsl	r4, r3, #3
   2ff04:	add	r2, r2, r5
   2ff08:	ldr	r3, [sp]
   2ff0c:	add	r0, r4, #8
   2ff10:	lsl	r2, r2, #3
   2ff14:	str	r3, [r9]
   2ff18:	add	r0, r9, r0
   2ff1c:	mov	r1, #0
   2ff20:	add	r5, r5, sl
   2ff24:	bl	10ee0 <memset@plt>
   2ff28:	cmp	sl, r5
   2ff2c:	bge	2ff54 <fputs@plt+0x1ee40>
   2ff30:	add	r3, r9, r4
   2ff34:	sub	sl, r5, sl
   2ff38:	mov	r2, #0
   2ff3c:	mvn	r1, #0
   2ff40:	add	r2, r2, #1
   2ff44:	cmp	r2, sl
   2ff48:	str	r1, [r3, #52]	; 0x34
   2ff4c:	add	r3, r3, #72	; 0x48
   2ff50:	bne	2ff40 <fputs@plt+0x1ee2c>
   2ff54:	mov	r0, r9
   2ff58:	add	sp, sp, #12
   2ff5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ff60:	sub	fp, ip, #1
   2ff64:	mov	r3, #0
   2ff68:	add	fp, fp, fp, lsl #3
   2ff6c:	mov	r6, r0
   2ff70:	lsl	r2, fp, #3
   2ff74:	add	r2, r2, #80	; 0x50
   2ff78:	bl	2c750 <fputs@plt+0x1b63c>
   2ff7c:	subs	r7, r0, #0
   2ff80:	beq	2ff54 <fputs@plt+0x1ee40>
   2ff84:	mov	r0, r6
   2ff88:	mov	r1, r7
   2ff8c:	bl	1cd04 <fputs@plt+0xbbf0>
   2ff90:	ldr	r4, [r7]
   2ff94:	ldr	r2, [pc, #32]	; 2ffbc <fputs@plt+0x1eea8>
   2ff98:	add	r3, r4, r5
   2ff9c:	str	r3, [sp]
   2ffa0:	mov	r9, r7
   2ffa4:	sub	r3, r0, #80	; 0x50
   2ffa8:	umull	r2, r3, r2, r3
   2ffac:	lsr	r3, r3, #4
   2ffb0:	add	r3, r3, #1
   2ffb4:	str	r3, [r7, #4]
   2ffb8:	b	2fea8 <fputs@plt+0x1ed94>
   2ffbc:	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^
   2ffc0:	cmp	r1, #0
   2ffc4:	push	{r4, r5, r6, r7, r8, lr}
   2ffc8:	mov	r8, r2
   2ffcc:	mov	r6, r3
   2ffd0:	mov	r7, r0
   2ffd4:	beq	3004c <fputs@plt+0x1ef38>
   2ffd8:	ldr	r3, [r1]
   2ffdc:	mov	r2, #1
   2ffe0:	mov	r0, r7
   2ffe4:	bl	2fe7c <fputs@plt+0x1ed68>
   2ffe8:	ldrb	r3, [r7, #69]	; 0x45
   2ffec:	cmp	r3, #0
   2fff0:	mov	r5, r0
   2fff4:	bne	30084 <fputs@plt+0x1ef70>
   2fff8:	ldr	r4, [r0]
   2fffc:	cmp	r6, #0
   30000:	sub	r4, r4, #1
   30004:	beq	30078 <fputs@plt+0x1ef64>
   30008:	ldr	r2, [r6]
   3000c:	cmp	r2, #0
   30010:	movne	r2, r8
   30014:	moveq	r6, r8
   30018:	mov	r8, r2
   3001c:	mov	r1, r6
   30020:	mov	r0, r7
   30024:	bl	24628 <fputs@plt+0x13514>
   30028:	add	r4, r4, r4, lsl #3
   3002c:	mov	r1, r8
   30030:	add	r4, r5, r4, lsl #3
   30034:	str	r0, [r4, #16]
   30038:	mov	r0, r7
   3003c:	bl	24628 <fputs@plt+0x13514>
   30040:	str	r0, [r4, #12]
   30044:	mov	r0, r5
   30048:	pop	{r4, r5, r6, r7, r8, pc}
   3004c:	mov	r2, #80	; 0x50
   30050:	mov	r3, #0
   30054:	bl	243c8 <fputs@plt+0x132b4>
   30058:	subs	r1, r0, #0
   3005c:	beq	30098 <fputs@plt+0x1ef84>
   30060:	mov	r2, #0
   30064:	mov	r0, #1
   30068:	mov	r3, r2
   3006c:	str	r2, [r1]
   30070:	str	r0, [r1, #4]
   30074:	b	2ffdc <fputs@plt+0x1eec8>
   30078:	mov	r6, r8
   3007c:	mov	r8, r3
   30080:	b	3001c <fputs@plt+0x1ef08>
   30084:	mov	r1, r0
   30088:	mov	r0, r7
   3008c:	bl	23860 <fputs@plt+0x1274c>
   30090:	mov	r5, #0
   30094:	b	30044 <fputs@plt+0x1ef30>
   30098:	mov	r5, r1
   3009c:	b	30044 <fputs@plt+0x1ef30>
   300a0:	mov	r3, #0
   300a4:	push	{r4, r5, r6, r7, r8, lr}
   300a8:	mov	r7, r1
   300ac:	mov	r8, r2
   300b0:	mov	r1, r3
   300b4:	mov	r2, r3
   300b8:	mov	r5, r0
   300bc:	bl	2ffc0 <fputs@plt+0x1eeac>
   300c0:	subs	r6, r0, #0
   300c4:	beq	3015c <fputs@plt+0x1f048>
   300c8:	ldr	r1, [r8]
   300cc:	mov	r0, r5
   300d0:	ldr	r4, [r6]
   300d4:	bl	25ecc <fputs@plt+0x14db8>
   300d8:	sub	r4, r4, #1
   300dc:	ldr	r3, [r7]
   300e0:	add	r4, r4, r4, lsl #3
   300e4:	ldr	ip, [r3, #20]
   300e8:	add	r4, r6, r4, lsl #3
   300ec:	cmp	ip, #0
   300f0:	str	r0, [r4, #16]
   300f4:	beq	3015c <fputs@plt+0x1f048>
   300f8:	ldr	r0, [r5, #20]
   300fc:	ldr	lr, [r5, #16]
   30100:	cmp	r0, #0
   30104:	ble	30164 <fputs@plt+0x1f050>
   30108:	ldr	r3, [lr, #12]
   3010c:	cmp	ip, r3
   30110:	movne	r2, lr
   30114:	movne	r3, #0
   30118:	bne	3012c <fputs@plt+0x1f018>
   3011c:	b	30164 <fputs@plt+0x1f050>
   30120:	ldr	r1, [r2, #12]
   30124:	cmp	ip, r1
   30128:	beq	3013c <fputs@plt+0x1f028>
   3012c:	add	r3, r3, #1
   30130:	cmp	r0, r3
   30134:	add	r2, r2, #16
   30138:	bne	30120 <fputs@plt+0x1f00c>
   3013c:	cmp	r3, #1
   30140:	movle	r2, #0
   30144:	movgt	r2, #1
   30148:	cmp	r3, #0
   3014c:	orreq	r2, r2, #1
   30150:	cmp	r2, #0
   30154:	lslne	r3, r3, #4
   30158:	bne	30168 <fputs@plt+0x1f054>
   3015c:	mov	r0, r6
   30160:	pop	{r4, r5, r6, r7, r8, pc}
   30164:	mov	r3, #0
   30168:	ldr	r1, [lr, r3]
   3016c:	mov	r0, r5
   30170:	ldr	r4, [r6]
   30174:	bl	25ecc <fputs@plt+0x14db8>
   30178:	sub	r4, r4, #1
   3017c:	add	r4, r4, r4, lsl #3
   30180:	add	r4, r6, r4, lsl #3
   30184:	str	r0, [r4, #12]
   30188:	mov	r0, r6
   3018c:	pop	{r4, r5, r6, r7, r8, pc}
   30190:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30194:	mov	r5, r3
   30198:	ldr	r4, [r3]
   3019c:	mov	r8, r1
   301a0:	sub	r3, r4, #1
   301a4:	tst	r3, r4
   301a8:	mov	r7, r2
   301ac:	ldr	r9, [sp, #32]
   301b0:	bne	30208 <fputs@plt+0x1f0f4>
   301b4:	cmp	r4, #0
   301b8:	lslne	r2, r4, #1
   301bc:	moveq	r2, #1
   301c0:	mul	r2, r7, r2
   301c4:	asr	r3, r2, #31
   301c8:	bl	2c750 <fputs@plt+0x1b63c>
   301cc:	subs	r6, r0, #0
   301d0:	mvneq	r3, #0
   301d4:	moveq	r6, r8
   301d8:	streq	r3, [r9]
   301dc:	beq	30200 <fputs@plt+0x1f0ec>
   301e0:	mov	r2, r7
   301e4:	mla	r0, r7, r4, r6
   301e8:	mov	r1, #0
   301ec:	bl	10ee0 <memset@plt>
   301f0:	str	r4, [r9]
   301f4:	ldr	r3, [r5]
   301f8:	add	r3, r3, #1
   301fc:	str	r3, [r5]
   30200:	mov	r0, r6
   30204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30208:	mov	r6, r1
   3020c:	b	301e0 <fputs@plt+0x1f0cc>
   30210:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30214:	mov	r5, r1
   30218:	ldrb	r2, [r1]
   3021c:	ldr	r3, [r0, #24]
   30220:	sub	sp, sp, #16
   30224:	cmp	r2, #153	; 0x99
   30228:	ldr	r7, [r3]
   3022c:	ldr	r6, [r3, #12]
   30230:	beq	302ac <fputs@plt+0x1f198>
   30234:	cmp	r2, #154	; 0x9a
   30238:	beq	30250 <fputs@plt+0x1f13c>
   3023c:	cmp	r2, #152	; 0x98
   30240:	beq	30250 <fputs@plt+0x1f13c>
   30244:	mov	r0, #0
   30248:	add	sp, sp, #16
   3024c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30250:	ldr	r3, [r3, #4]
   30254:	cmp	r3, #0
   30258:	beq	302a0 <fputs@plt+0x1f18c>
   3025c:	ldr	ip, [r3]
   30260:	add	r2, r3, #8
   30264:	cmp	ip, #0
   30268:	ble	302a0 <fputs@plt+0x1f18c>
   3026c:	ldr	r3, [r3, #52]	; 0x34
   30270:	ldr	r0, [r5, #28]
   30274:	cmp	r3, r0
   30278:	beq	3031c <fputs@plt+0x1f208>
   3027c:	mov	r3, #0
   30280:	b	30290 <fputs@plt+0x1f17c>
   30284:	ldr	r1, [r2, #44]	; 0x2c
   30288:	cmp	r1, r0
   3028c:	beq	3031c <fputs@plt+0x1f208>
   30290:	add	r3, r3, #1
   30294:	cmp	r3, ip
   30298:	add	r2, r2, #72	; 0x48
   3029c:	bne	30284 <fputs@plt+0x1f170>
   302a0:	mov	r0, #1
   302a4:	add	sp, sp, #16
   302a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   302ac:	ldrh	r4, [r3, #28]
   302b0:	ands	r4, r4, #8
   302b4:	bne	30244 <fputs@plt+0x1f130>
   302b8:	ldrb	r3, [r1, #38]	; 0x26
   302bc:	ldr	r2, [r0, #16]
   302c0:	cmp	r2, r3
   302c4:	bne	30244 <fputs@plt+0x1f130>
   302c8:	ldr	r8, [r6, #44]	; 0x2c
   302cc:	ldr	r9, [r6, #40]	; 0x28
   302d0:	cmp	r8, #0
   302d4:	ble	30464 <fputs@plt+0x1f350>
   302d8:	mvn	sl, #0
   302dc:	b	302ec <fputs@plt+0x1f1d8>
   302e0:	add	r4, r4, #1
   302e4:	cmp	r4, r8
   302e8:	beq	30464 <fputs@plt+0x1f350>
   302ec:	ldr	r0, [r9, r4, lsl #4]
   302f0:	cmp	r0, #0
   302f4:	beq	302e0 <fputs@plt+0x1f1cc>
   302f8:	mov	r2, sl
   302fc:	mov	r1, r5
   30300:	bl	21528 <fputs@plt+0x10414>
   30304:	cmp	r0, #0
   30308:	bne	302e0 <fputs@plt+0x1f1cc>
   3030c:	strh	r4, [r5, #34]	; 0x22
   30310:	str	r6, [r5, #40]	; 0x28
   30314:	mov	r0, #1
   30318:	b	30248 <fputs@plt+0x1f134>
   3031c:	ldr	lr, [r6, #32]
   30320:	ldr	r1, [r6, #28]
   30324:	cmp	lr, #0
   30328:	ble	30380 <fputs@plt+0x1f26c>
   3032c:	mov	r3, r1
   30330:	mov	r2, #0
   30334:	b	30348 <fputs@plt+0x1f234>
   30338:	add	r2, r2, #1
   3033c:	cmp	r2, lr
   30340:	add	r3, r3, #24
   30344:	beq	30380 <fputs@plt+0x1f26c>
   30348:	ldr	ip, [r3, #4]
   3034c:	cmp	ip, r0
   30350:	bne	30338 <fputs@plt+0x1f224>
   30354:	ldrsh	ip, [r5, #32]
   30358:	ldr	r4, [r3, #8]
   3035c:	cmp	r4, ip
   30360:	bne	30338 <fputs@plt+0x1f224>
   30364:	mvn	r3, #101	; 0x65
   30368:	mov	r0, #1
   3036c:	str	r6, [r5, #40]	; 0x28
   30370:	strh	r2, [r5, #34]	; 0x22
   30374:	strb	r3, [r5]
   30378:	add	sp, sp, #16
   3037c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30380:	add	r3, sp, #12
   30384:	ldr	r0, [r7]
   30388:	mov	r2, #24
   3038c:	str	r3, [sp]
   30390:	add	r3, r6, #32
   30394:	bl	30190 <fputs@plt+0x1f07c>
   30398:	ldr	r2, [sp, #12]
   3039c:	cmp	r2, #0
   303a0:	str	r0, [r6, #28]
   303a4:	blt	30364 <fputs@plt+0x1f250>
   303a8:	add	r4, r2, r2, lsl #1
   303ac:	ldr	ip, [r5, #44]	; 0x2c
   303b0:	lsl	r4, r4, #3
   303b4:	ldr	r3, [r7, #76]	; 0x4c
   303b8:	ldr	r1, [r6, #24]
   303bc:	ldrsh	r8, [r5, #32]
   303c0:	ldr	r9, [r5, #28]
   303c4:	str	ip, [r0, r4]
   303c8:	add	r4, r0, r4
   303cc:	add	r3, r3, #1
   303d0:	mvn	r0, #0
   303d4:	cmp	r1, #0
   303d8:	str	r8, [r4, #8]
   303dc:	str	r9, [r4, #4]
   303e0:	str	r3, [r7, #76]	; 0x4c
   303e4:	str	r3, [r4, #16]
   303e8:	str	r5, [r4, #20]
   303ec:	str	r0, [r4, #12]
   303f0:	beq	30450 <fputs@plt+0x1f33c>
   303f4:	ldr	lr, [r1]
   303f8:	ldr	r3, [r1, #4]
   303fc:	cmp	lr, #0
   30400:	ble	30450 <fputs@plt+0x1f33c>
   30404:	add	r3, r3, #20
   30408:	mov	r1, #0
   3040c:	b	3041c <fputs@plt+0x1f308>
   30410:	add	r1, r1, #1
   30414:	cmp	lr, r1
   30418:	beq	30450 <fputs@plt+0x1f33c>
   3041c:	ldr	r0, [r3, #-20]	; 0xffffffec
   30420:	add	r3, r3, #20
   30424:	ldrb	ip, [r0]
   30428:	cmp	ip, #152	; 0x98
   3042c:	bne	30410 <fputs@plt+0x1f2fc>
   30430:	ldr	ip, [r0, #28]
   30434:	cmp	r9, ip
   30438:	bne	30410 <fputs@plt+0x1f2fc>
   3043c:	ldrsh	r0, [r0, #32]
   30440:	cmp	r0, r8
   30444:	bne	30410 <fputs@plt+0x1f2fc>
   30448:	str	r1, [r4, #12]
   3044c:	b	30364 <fputs@plt+0x1f250>
   30450:	ldr	r3, [r6, #12]
   30454:	add	r1, r3, #1
   30458:	str	r1, [r6, #12]
   3045c:	str	r3, [r4, #12]
   30460:	b	30364 <fputs@plt+0x1f250>
   30464:	ldr	r0, [r7]
   30468:	add	r3, sp, #12
   3046c:	mov	r1, r9
   30470:	ldrb	r8, [r0, #66]	; 0x42
   30474:	mov	r2, #16
   30478:	str	r3, [sp]
   3047c:	add	r3, r6, #44	; 0x2c
   30480:	bl	30190 <fputs@plt+0x1f07c>
   30484:	ldr	r4, [sp, #12]
   30488:	cmp	r4, #0
   3048c:	str	r0, [r6, #40]	; 0x28
   30490:	blt	3030c <fputs@plt+0x1f1f8>
   30494:	ldr	r3, [r7, #76]	; 0x4c
   30498:	add	r9, r0, r4, lsl #4
   3049c:	add	r3, r3, #1
   304a0:	str	r5, [r0, r4, lsl #4]
   304a4:	str	r3, [r7, #76]	; 0x4c
   304a8:	str	r3, [r9, #8]
   304ac:	ldr	r3, [r5, #20]
   304b0:	mov	ip, #0
   304b4:	cmp	r3, #0
   304b8:	moveq	r2, r3
   304bc:	ldrne	r2, [r3]
   304c0:	ldr	r1, [r5, #8]
   304c4:	ldr	r0, [r7]
   304c8:	mov	r3, r8
   304cc:	str	ip, [sp]
   304d0:	bl	25638 <fputs@plt+0x14524>
   304d4:	ldr	r3, [r5, #4]
   304d8:	tst	r3, #16
   304dc:	mvneq	r3, #0
   304e0:	ldrne	r3, [r7, #72]	; 0x48
   304e4:	addne	r2, r3, #1
   304e8:	str	r0, [r9, #4]
   304ec:	strne	r2, [r7, #72]	; 0x48
   304f0:	str	r3, [r9, #12]
   304f4:	b	3030c <fputs@plt+0x1f1f8>
   304f8:	push	{r4, r5, r6, r7, r8, lr}
   304fc:	subs	r4, r1, #0
   30500:	sub	sp, sp, #16
   30504:	mov	r8, r2
   30508:	mov	r5, r0
   3050c:	beq	3055c <fputs@plt+0x1f448>
   30510:	add	r3, sp, #12
   30514:	ldr	r1, [r4]
   30518:	mov	r2, #8
   3051c:	str	r3, [sp]
   30520:	mov	r0, r5
   30524:	add	r3, r4, #4
   30528:	bl	30190 <fputs@plt+0x1f07c>
   3052c:	ldr	r7, [sp, #12]
   30530:	cmp	r7, #0
   30534:	mov	r6, r0
   30538:	str	r0, [r4]
   3053c:	blt	30574 <fputs@plt+0x1f460>
   30540:	mov	r1, r8
   30544:	mov	r0, r5
   30548:	bl	24628 <fputs@plt+0x13514>
   3054c:	str	r0, [r6, r7, lsl #3]
   30550:	mov	r0, r4
   30554:	add	sp, sp, #16
   30558:	pop	{r4, r5, r6, r7, r8, pc}
   3055c:	mov	r2, #8
   30560:	mov	r3, #0
   30564:	bl	25490 <fputs@plt+0x1437c>
   30568:	subs	r4, r0, #0
   3056c:	bne	30510 <fputs@plt+0x1f3fc>
   30570:	b	30550 <fputs@plt+0x1f43c>
   30574:	mov	r1, r4
   30578:	mov	r0, r5
   3057c:	bl	1d3a4 <fputs@plt+0xc290>
   30580:	mov	r4, #0
   30584:	b	30550 <fputs@plt+0x1f43c>
   30588:	push	{r4, r5, r6, r7, r8, lr}
   3058c:	subs	r5, r1, #0
   30590:	mov	r4, r2
   30594:	mov	r7, r0
   30598:	beq	30610 <fputs@plt+0x1f4fc>
   3059c:	ldr	r2, [r5]
   305a0:	sub	r3, r2, #1
   305a4:	ands	r3, r3, r2
   305a8:	beq	305e8 <fputs@plt+0x1f4d4>
   305ac:	ldr	r0, [r5, #4]
   305b0:	mov	r6, r5
   305b4:	add	r3, r2, r2, lsl #2
   305b8:	mov	ip, #0
   305bc:	lsl	r3, r3, #2
   305c0:	add	r1, r0, r3
   305c4:	add	r2, r2, #1
   305c8:	str	r2, [r6]
   305cc:	str	ip, [r1, #4]
   305d0:	str	ip, [r1, #8]
   305d4:	str	ip, [r1, #12]
   305d8:	str	ip, [r1, #16]
   305dc:	str	r4, [r0, r3]
   305e0:	mov	r0, r6
   305e4:	pop	{r4, r5, r6, r7, r8, pc}
   305e8:	add	r2, r2, r2, lsl #2
   305ec:	ldr	r1, [r5, #4]
   305f0:	lsl	r2, r2, #3
   305f4:	bl	2c750 <fputs@plt+0x1b63c>
   305f8:	cmp	r0, #0
   305fc:	beq	3064c <fputs@plt+0x1f538>
   30600:	ldr	r2, [r5]
   30604:	mov	r6, r5
   30608:	str	r0, [r5, #4]
   3060c:	b	305b4 <fputs@plt+0x1f4a0>
   30610:	mov	r2, #8
   30614:	mov	r3, #0
   30618:	bl	243c8 <fputs@plt+0x132b4>
   3061c:	subs	r6, r0, #0
   30620:	beq	3064c <fputs@plt+0x1f538>
   30624:	str	r5, [r6]
   30628:	mov	r2, #20
   3062c:	mov	r3, #0
   30630:	mov	r0, r7
   30634:	bl	243c8 <fputs@plt+0x132b4>
   30638:	cmp	r0, #0
   3063c:	str	r0, [r6, #4]
   30640:	ldrne	r2, [r6]
   30644:	bne	305b4 <fputs@plt+0x1f4a0>
   30648:	mov	r5, r6
   3064c:	mov	r1, r4
   30650:	mov	r0, r7
   30654:	bl	23a00 <fputs@plt+0x128ec>
   30658:	mov	r1, r5
   3065c:	mov	r0, r7
   30660:	bl	23aac <fputs@plt+0x12998>
   30664:	mov	r6, #0
   30668:	b	305e0 <fputs@plt+0x1f4cc>
   3066c:	push	{r4, r5, r6, r7, r8, lr}
   30670:	mov	r6, r3
   30674:	mov	r3, #0
   30678:	ldr	r7, [r0, #324]	; 0x144
   3067c:	mov	r4, r0
   30680:	mov	r5, r2
   30684:	ldr	r0, [r0]
   30688:	mov	r2, r3
   3068c:	bl	263b8 <fputs@plt+0x152a4>
   30690:	mov	r1, r7
   30694:	mov	r2, r0
   30698:	ldr	r0, [r4]
   3069c:	bl	30588 <fputs@plt+0x1f474>
   306a0:	cmp	r0, #0
   306a4:	beq	306d8 <fputs@plt+0x1f5c4>
   306a8:	ldr	r2, [r0]
   306ac:	ldr	r1, [r0, #4]
   306b0:	and	r6, r6, #1
   306b4:	add	r2, r2, r2, lsl #2
   306b8:	lsl	r2, r2, #2
   306bc:	sub	r2, r2, #20
   306c0:	add	r2, r1, r2
   306c4:	ldrb	r3, [r2, #13]
   306c8:	str	r5, [r2, #16]
   306cc:	bic	r3, r3, #4
   306d0:	orr	r3, r3, r6, lsl #2
   306d4:	strb	r3, [r2, #13]
   306d8:	str	r0, [r4, #324]	; 0x144
   306dc:	pop	{r4, r5, r6, r7, r8, pc}
   306e0:	push	{r4, r5, r6, lr}
   306e4:	ldr	r5, [r0, #488]	; 0x1e8
   306e8:	ldr	r3, [r0]
   306ec:	cmp	r5, #0
   306f0:	beq	30720 <fputs@plt+0x1f60c>
   306f4:	ldrb	r2, [r0, #454]	; 0x1c6
   306f8:	cmp	r2, #0
   306fc:	bne	30720 <fputs@plt+0x1f60c>
   30700:	ldrb	ip, [r3, #148]	; 0x94
   30704:	ldr	r2, [r3, #16]
   30708:	add	r2, r2, ip, lsl #4
   3070c:	ldr	r2, [r2, #4]
   30710:	ldr	r2, [r2, #4]
   30714:	ldrh	r2, [r2, #22]
   30718:	tst	r2, #1
   3071c:	beq	3072c <fputs@plt+0x1f618>
   30720:	mov	r0, r3
   30724:	pop	{r4, r5, r6, lr}
   30728:	b	23a00 <fputs@plt+0x128ec>
   3072c:	mov	r2, r1
   30730:	mov	r4, r0
   30734:	ldr	r1, [r5, #24]
   30738:	mov	r0, r3
   3073c:	bl	30588 <fputs@plt+0x1f474>
   30740:	ldr	r3, [r4, #332]	; 0x14c
   30744:	cmp	r3, #0
   30748:	str	r0, [r5, #24]
   3074c:	popeq	{r4, r5, r6, pc}
   30750:	mov	r1, r0
   30754:	add	r2, r4, #328	; 0x148
   30758:	mov	r0, r4
   3075c:	mov	r3, #1
   30760:	pop	{r4, r5, r6, lr}
   30764:	b	246e4 <fputs@plt+0x135d0>
   30768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3076c:	sub	sp, sp, #84	; 0x54
   30770:	ldr	r6, [r0]
   30774:	mov	r8, r0
   30778:	mov	r7, r2
   3077c:	mov	sl, r3
   30780:	mov	r0, r6
   30784:	mov	r2, #68	; 0x44
   30788:	mov	r3, #0
   3078c:	mov	r5, r1
   30790:	ldr	r9, [sp, #120]	; 0x78
   30794:	ldr	fp, [sp, #132]	; 0x84
   30798:	bl	243c8 <fputs@plt+0x132b4>
   3079c:	subs	r4, r0, #0
   307a0:	addeq	r4, sp, #12
   307a4:	cmp	r5, #0
   307a8:	beq	30834 <fputs@plt+0x1f720>
   307ac:	mov	r3, #0
   307b0:	mvn	r2, #0
   307b4:	mov	r1, #119	; 0x77
   307b8:	cmp	r7, #0
   307bc:	str	r5, [r4]
   307c0:	str	fp, [r4, #8]
   307c4:	strb	r1, [r4, #4]
   307c8:	str	r3, [r4, #12]
   307cc:	str	r3, [r4, #16]
   307d0:	strh	r3, [r4, #6]
   307d4:	str	r2, [r4, #20]
   307d8:	str	r2, [r4, #24]
   307dc:	beq	30868 <fputs@plt+0x1f754>
   307e0:	ldr	r3, [sp, #124]	; 0x7c
   307e4:	mov	r5, #0
   307e8:	str	r3, [r4, #40]	; 0x28
   307ec:	ldr	r3, [sp, #128]	; 0x80
   307f0:	str	r7, [r4, #28]
   307f4:	str	r3, [r4, #44]	; 0x2c
   307f8:	ldr	r3, [sp, #136]	; 0x88
   307fc:	str	sl, [r4, #32]
   30800:	str	r3, [r4, #56]	; 0x38
   30804:	ldr	r3, [sp, #140]	; 0x8c
   30808:	str	r9, [r4, #36]	; 0x24
   3080c:	str	r3, [r4, #60]	; 0x3c
   30810:	str	r5, [r4, #48]	; 0x30
   30814:	str	r5, [r4, #52]	; 0x34
   30818:	str	r5, [r4, #64]	; 0x40
   3081c:	ldrb	r3, [r6, #69]	; 0x45
   30820:	cmp	r3, r5
   30824:	bne	30880 <fputs@plt+0x1f76c>
   30828:	mov	r0, r4
   3082c:	add	sp, sp, #84	; 0x54
   30830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30834:	mov	r3, r5
   30838:	add	r2, sp, #4
   3083c:	mov	r1, #158	; 0x9e
   30840:	mov	r0, r6
   30844:	str	r5, [sp, #4]
   30848:	str	r5, [sp, #8]
   3084c:	bl	247e0 <fputs@plt+0x136cc>
   30850:	mov	r1, r5
   30854:	mov	r2, r0
   30858:	ldr	r0, [r8]
   3085c:	bl	30588 <fputs@plt+0x1f474>
   30860:	mov	r5, r0
   30864:	b	307ac <fputs@plt+0x1f698>
   30868:	mov	r2, #80	; 0x50
   3086c:	mov	r3, #0
   30870:	mov	r0, r6
   30874:	bl	25490 <fputs@plt+0x1437c>
   30878:	mov	r7, r0
   3087c:	b	307e0 <fputs@plt+0x1f6cc>
   30880:	add	r2, sp, #12
   30884:	subs	r2, r4, r2
   30888:	mov	r1, r4
   3088c:	mov	r0, r6
   30890:	movne	r2, #1
   30894:	bl	23944 <fputs@plt+0x12830>
   30898:	mov	r4, r5
   3089c:	b	30828 <fputs@plt+0x1f714>
   308a0:	ldr	r2, [r0, #316]	; 0x13c
   308a4:	push	{r4, r5, r6, lr}
   308a8:	ldr	r4, [pc, #96]	; 30910 <fputs@plt+0x1f7fc>
   308ac:	smull	r1, r3, r4, r2
   308b0:	asr	r4, r2, #31
   308b4:	rsb	r4, r4, r3, asr #1
   308b8:	add	r4, r4, r4, lsl #2
   308bc:	subs	r4, r2, r4
   308c0:	movne	r4, #0
   308c4:	bne	30908 <fputs@plt+0x1f7f4>
   308c8:	add	r2, r2, #5
   308cc:	ldr	r1, [r0, #340]	; 0x154
   308d0:	lsl	r2, r2, #2
   308d4:	mov	r5, r0
   308d8:	asr	r3, r2, #31
   308dc:	bl	2c750 <fputs@plt+0x1b63c>
   308e0:	cmp	r0, #0
   308e4:	moveq	r4, #7
   308e8:	ldrne	r2, [r5, #316]	; 0x13c
   308ec:	addne	r3, r0, r2, lsl #2
   308f0:	strne	r4, [r0, r2, lsl #2]
   308f4:	strne	r4, [r3, #4]
   308f8:	strne	r4, [r3, #8]
   308fc:	strne	r4, [r3, #12]
   30900:	strne	r4, [r3, #16]
   30904:	strne	r0, [r5, #340]	; 0x154
   30908:	mov	r0, r4
   3090c:	pop	{r4, r5, r6, pc}
   30910:	strbtvs	r6, [r6], -r7, ror #12
   30914:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30918:	ldr	r6, [r0, #20]
   3091c:	cmp	r6, #0
   30920:	beq	309fc <fputs@plt+0x1f8e8>
   30924:	ldrb	ip, [r0, #25]
   30928:	ldr	r2, [r0, #12]
   3092c:	mov	r5, r1
   30930:	ands	ip, ip, #4
   30934:	add	r1, r1, #1
   30938:	mov	r3, #0
   3093c:	ldrne	ip, [r0, #8]
   30940:	adds	r8, r2, r1
   30944:	adc	r9, r3, r1, asr #31
   30948:	adds	r2, r2, r8
   3094c:	adc	r3, r3, r9
   30950:	mov	r7, #0
   30954:	cmp	r6, r2
   30958:	sbcs	r1, r7, r3
   3095c:	mov	r4, r0
   30960:	blt	309cc <fputs@plt+0x1f8b8>
   30964:	ldr	r0, [r4]
   30968:	str	r2, [r4, #16]
   3096c:	cmp	r0, #0
   30970:	mov	r3, #0
   30974:	beq	30a30 <fputs@plt+0x1f91c>
   30978:	mov	r1, ip
   3097c:	bl	2c750 <fputs@plt+0x1b63c>
   30980:	mov	r6, r0
   30984:	cmp	r6, #0
   30988:	beq	30a40 <fputs@plt+0x1f92c>
   3098c:	ldrb	r3, [r4, #25]
   30990:	tst	r3, #4
   30994:	bne	309a4 <fputs@plt+0x1f890>
   30998:	ldr	r2, [r4, #12]
   3099c:	cmp	r2, #0
   309a0:	bne	30a20 <fputs@plt+0x1f90c>
   309a4:	str	r6, [r4, #8]
   309a8:	mov	r1, r6
   309ac:	ldr	r0, [r4]
   309b0:	bl	1cd04 <fputs@plt+0xbbf0>
   309b4:	ldrb	r3, [r4, #25]
   309b8:	orr	r3, r3, #4
   309bc:	strb	r3, [r4, #25]
   309c0:	str	r0, [r4, #16]
   309c4:	mov	r0, r5
   309c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   309cc:	cmp	r6, r8
   309d0:	sbcs	r3, r7, r9
   309d4:	movge	r2, r8
   309d8:	bge	30964 <fputs@plt+0x1f850>
   309dc:	bl	1d160 <fputs@plt+0xc04c>
   309e0:	mov	r1, #0
   309e4:	mov	r3, #2
   309e8:	mov	r5, r1
   309ec:	strb	r3, [r4, #24]
   309f0:	str	r1, [r4, #16]
   309f4:	mov	r0, r5
   309f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   309fc:	ldr	r1, [r0, #16]
   30a00:	ldr	r2, [r0, #12]
   30a04:	sub	r1, r1, #1
   30a08:	mov	r3, #2
   30a0c:	sub	r5, r1, r2
   30a10:	str	r6, [r0, #16]
   30a14:	strb	r3, [r0, #24]
   30a18:	mov	r0, r5
   30a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30a20:	ldr	r1, [r4, #8]
   30a24:	mov	r0, r6
   30a28:	bl	10f7c <memcpy@plt>
   30a2c:	b	309a4 <fputs@plt+0x1f890>
   30a30:	mov	r0, ip
   30a34:	bl	2c664 <fputs@plt+0x1b550>
   30a38:	mov	r6, r0
   30a3c:	b	30984 <fputs@plt+0x1f870>
   30a40:	mov	r0, r4
   30a44:	bl	1d160 <fputs@plt+0xc04c>
   30a48:	mov	r3, #1
   30a4c:	mov	r5, r6
   30a50:	str	r6, [r4, #16]
   30a54:	strb	r3, [r4, #24]
   30a58:	b	309c4 <fputs@plt+0x1f8b0>
   30a5c:	ldrb	r3, [r0, #24]
   30a60:	cmp	r3, #0
   30a64:	bxne	lr
   30a68:	push	{r4, r5, r6, lr}
   30a6c:	mov	r5, r1
   30a70:	mov	r1, r2
   30a74:	mov	r4, r0
   30a78:	bl	30914 <fputs@plt+0x1f800>
   30a7c:	subs	r6, r0, #0
   30a80:	pople	{r4, r5, r6, pc}
   30a84:	ldr	r0, [r4, #8]
   30a88:	ldr	r3, [r4, #12]
   30a8c:	mov	r2, r6
   30a90:	mov	r1, r5
   30a94:	add	r0, r0, r3
   30a98:	bl	10f7c <memcpy@plt>
   30a9c:	ldr	r2, [r4, #12]
   30aa0:	add	r2, r2, r6
   30aa4:	str	r2, [r4, #12]
   30aa8:	pop	{r4, r5, r6, pc}
   30aac:	ldr	ip, [r0, #12]
   30ab0:	push	{r4, lr}
   30ab4:	add	lr, ip, r2
   30ab8:	ldr	r4, [r0, #16]
   30abc:	cmp	lr, r4
   30ac0:	bcs	30adc <fputs@plt+0x1f9c8>
   30ac4:	mov	r3, r0
   30ac8:	ldr	r0, [r0, #8]
   30acc:	str	lr, [r3, #12]
   30ad0:	add	r0, r0, ip
   30ad4:	pop	{r4, lr}
   30ad8:	b	10f7c <memcpy@plt>
   30adc:	pop	{r4, lr}
   30ae0:	b	30a5c <fputs@plt+0x1f948>
   30ae4:	push	{r4, r5, r6, lr}
   30ae8:	subs	r4, r1, #0
   30aec:	mov	r5, r0
   30af0:	beq	30b10 <fputs@plt+0x1f9fc>
   30af4:	mov	r0, r4
   30af8:	bl	10f58 <strlen@plt>
   30afc:	mov	r1, r4
   30b00:	bic	r2, r0, #-1073741824	; 0xc0000000
   30b04:	mov	r0, r5
   30b08:	pop	{r4, r5, r6, lr}
   30b0c:	b	30aac <fputs@plt+0x1f998>
   30b10:	mov	r2, r4
   30b14:	mov	r1, r4
   30b18:	mov	r0, r5
   30b1c:	pop	{r4, r5, r6, lr}
   30b20:	b	30aac <fputs@plt+0x1f998>
   30b24:	cmp	r1, #0
   30b28:	push	{r4, r5, r6, lr}
   30b2c:	mov	r6, r2
   30b30:	mov	r5, r3
   30b34:	mov	r4, r0
   30b38:	beq	30b4c <fputs@plt+0x1fa38>
   30b3c:	ldr	r1, [pc, #60]	; 30b80 <fputs@plt+0x1fa6c>
   30b40:	mov	r2, #5
   30b44:	add	r1, pc, r1
   30b48:	bl	30aac <fputs@plt+0x1f998>
   30b4c:	mov	r1, r6
   30b50:	mov	r0, r4
   30b54:	bl	30ae4 <fputs@plt+0x1f9d0>
   30b58:	mov	r1, r5
   30b5c:	mov	r0, r4
   30b60:	mov	r2, #1
   30b64:	bl	30aac <fputs@plt+0x1f998>
   30b68:	ldr	r1, [pc, #20]	; 30b84 <fputs@plt+0x1fa70>
   30b6c:	mov	r0, r4
   30b70:	mov	r2, #1
   30b74:	add	r1, pc, r1
   30b78:	pop	{r4, r5, r6, lr}
   30b7c:	b	30aac <fputs@plt+0x1f998>
   30b80:	andeq	r3, r6, r4, ror #1
   30b84:	strheq	r3, [r6], -ip
   30b88:	ldr	ip, [r0, #12]
   30b8c:	push	{r4, r6, r7, r8, r9, lr}
   30b90:	adds	r8, r1, ip
   30b94:	ldr	r6, [r0, #16]
   30b98:	asr	r9, r1, #31
   30b9c:	adc	r9, r9, #0
   30ba0:	mov	r7, #0
   30ba4:	cmp	r8, r6
   30ba8:	sbcs	lr, r9, r7
   30bac:	sub	sp, sp, #8
   30bb0:	mov	r4, r0
   30bb4:	blt	30bcc <fputs@plt+0x1fab8>
   30bb8:	ldrb	r3, [r0, #24]
   30bbc:	cmp	r3, #0
   30bc0:	beq	30bdc <fputs@plt+0x1fac8>
   30bc4:	add	sp, sp, #8
   30bc8:	pop	{r4, r6, r7, r8, r9, pc}
   30bcc:	cmp	r1, #0
   30bd0:	sub	r3, r1, #1
   30bd4:	bgt	30bf8 <fputs@plt+0x1fae4>
   30bd8:	b	30bc4 <fputs@plt+0x1fab0>
   30bdc:	str	r2, [sp, #4]
   30be0:	bl	30914 <fputs@plt+0x1f800>
   30be4:	ldr	r2, [sp, #4]
   30be8:	subs	r3, r0, #0
   30bec:	ble	30bc4 <fputs@plt+0x1fab0>
   30bf0:	ldr	ip, [r4, #12]
   30bf4:	sub	r3, r3, #1
   30bf8:	ldr	r1, [r4, #8]
   30bfc:	add	r0, ip, #1
   30c00:	cmp	r3, #0
   30c04:	str	r0, [r4, #12]
   30c08:	strb	r2, [r1, ip]
   30c0c:	bgt	30bf0 <fputs@plt+0x1fadc>
   30c10:	add	sp, sp, #8
   30c14:	pop	{r4, r6, r7, r8, r9, pc}
   30c18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c1c:	vpush	{d8-d9}
   30c20:	mov	r5, r1
   30c24:	ldrb	r3, [r0, #25]
   30c28:	sub	sp, sp, #164	; 0xa4
   30c2c:	cmp	r3, #0
   30c30:	str	r0, [sp, #12]
   30c34:	str	r3, [sp, #32]
   30c38:	str	r2, [sp, #24]
   30c3c:	beq	31bac <fputs@plt+0x20a98>
   30c40:	ands	r3, r3, #2
   30c44:	streq	r3, [sp, #52]	; 0x34
   30c48:	ldrne	r1, [r2]
   30c4c:	addne	r2, r2, #4
   30c50:	strne	r2, [sp, #24]
   30c54:	ldr	r2, [sp, #32]
   30c58:	strne	r1, [sp, #52]	; 0x34
   30c5c:	and	r2, r2, #1
   30c60:	str	r2, [sp, #48]	; 0x30
   30c64:	str	r3, [sp, #32]
   30c68:	ldrb	r3, [r5]
   30c6c:	cmp	r3, #0
   30c70:	beq	3151c <fputs@plt+0x20408>
   30c74:	ldr	r2, [pc, #996]	; 31060 <fputs@plt+0x1ff4c>
   30c78:	vldr	d9, [pc, #960]	; 31040 <fputs@plt+0x1ff2c>
   30c7c:	add	r2, pc, r2
   30c80:	mov	r1, r2
   30c84:	str	r2, [sp, #60]	; 0x3c
   30c88:	ldr	r2, [pc, #980]	; 31064 <fputs@plt+0x1ff50>
   30c8c:	add	r1, r1, #2800	; 0xaf0
   30c90:	add	r2, pc, r2
   30c94:	mov	fp, #0
   30c98:	add	r1, r1, #8
   30c9c:	add	r2, r2, #2608	; 0xa30
   30ca0:	str	r1, [sp, #64]	; 0x40
   30ca4:	str	r2, [sp, #36]	; 0x24
   30ca8:	cmp	r3, #37	; 0x25
   30cac:	mov	r4, r5
   30cb0:	beq	30ce4 <fputs@plt+0x1fbd0>
   30cb4:	ldrb	r3, [r4, #1]!
   30cb8:	cmp	r3, #0
   30cbc:	cmpne	r3, #37	; 0x25
   30cc0:	bne	30cb4 <fputs@plt+0x1fba0>
   30cc4:	sub	r2, r4, r5
   30cc8:	mov	r1, r5
   30ccc:	ldr	r0, [sp, #12]
   30cd0:	bl	30aac <fputs@plt+0x1f998>
   30cd4:	ldrb	r3, [r4]
   30cd8:	cmp	r3, #0
   30cdc:	beq	3151c <fputs@plt+0x20408>
   30ce0:	mov	fp, r5
   30ce4:	ldrb	r3, [r4, #1]
   30ce8:	add	r4, r4, #1
   30cec:	cmp	r3, #0
   30cf0:	beq	31ec8 <fputs@plt+0x20db4>
   30cf4:	mov	r8, #0
   30cf8:	mov	r6, r8
   30cfc:	mov	r9, r8
   30d00:	mov	r7, r8
   30d04:	mov	r1, #1
   30d08:	str	r8, [sp, #16]
   30d0c:	str	r8, [sp, #8]
   30d10:	sub	r2, r3, #32
   30d14:	cmp	r2, #16
   30d18:	addls	pc, pc, r2, lsl #2
   30d1c:	b	30da8 <fputs@plt+0x1fc94>
   30d20:	b	30d94 <fputs@plt+0x1fc80>
   30d24:	b	30d8c <fputs@plt+0x1fc78>
   30d28:	b	30da8 <fputs@plt+0x1fc94>
   30d2c:	b	30d9c <fputs@plt+0x1fc88>
   30d30:	b	30da8 <fputs@plt+0x1fc94>
   30d34:	b	30da8 <fputs@plt+0x1fc94>
   30d38:	b	30da8 <fputs@plt+0x1fc94>
   30d3c:	b	30da8 <fputs@plt+0x1fc94>
   30d40:	b	30da8 <fputs@plt+0x1fc94>
   30d44:	b	30da8 <fputs@plt+0x1fc94>
   30d48:	b	30da8 <fputs@plt+0x1fc94>
   30d4c:	b	30d7c <fputs@plt+0x1fc68>
   30d50:	b	30da8 <fputs@plt+0x1fc94>
   30d54:	b	30d64 <fputs@plt+0x1fc50>
   30d58:	b	30da8 <fputs@plt+0x1fc94>
   30d5c:	b	30da8 <fputs@plt+0x1fc94>
   30d60:	b	30d84 <fputs@plt+0x1fc70>
   30d64:	str	r1, [sp, #8]
   30d68:	ldrb	r3, [r4, #1]!
   30d6c:	cmp	r3, #0
   30d70:	bne	30d10 <fputs@plt+0x1fbfc>
   30d74:	str	r3, [sp, #4]
   30d78:	b	30de4 <fputs@plt+0x1fcd0>
   30d7c:	mov	r7, r1
   30d80:	b	30d68 <fputs@plt+0x1fc54>
   30d84:	mov	r8, r1
   30d88:	b	30d68 <fputs@plt+0x1fc54>
   30d8c:	mov	r6, r1
   30d90:	b	30d68 <fputs@plt+0x1fc54>
   30d94:	mov	r9, r1
   30d98:	b	30d68 <fputs@plt+0x1fc54>
   30d9c:	mov	r3, #1
   30da0:	str	r3, [sp, #16]
   30da4:	b	30d68 <fputs@plt+0x1fc54>
   30da8:	cmp	r3, #42	; 0x2a
   30dac:	bne	31904 <fputs@plt+0x207f0>
   30db0:	ldr	r3, [sp, #32]
   30db4:	cmp	r3, #0
   30db8:	beq	3194c <fputs@plt+0x20838>
   30dbc:	ldr	r0, [sp, #52]	; 0x34
   30dc0:	bl	2a858 <fputs@plt+0x19744>
   30dc4:	str	r0, [sp, #4]
   30dc8:	ldr	r3, [sp, #4]
   30dcc:	cmp	r3, #0
   30dd0:	blt	3196c <fputs@plt+0x20858>
   30dd4:	ldrb	r3, [r4, #1]
   30dd8:	add	r4, r4, #1
   30ddc:	cmp	r3, #46	; 0x2e
   30de0:	beq	318b4 <fputs@plt+0x207a0>
   30de4:	mvn	r2, #0
   30de8:	str	r2, [sp, #20]
   30dec:	cmp	r3, #108	; 0x6c
   30df0:	movne	r0, #0
   30df4:	beq	31894 <fputs@plt+0x20780>
   30df8:	ldr	r2, [sp, #36]	; 0x24
   30dfc:	mov	r1, #100	; 0x64
   30e00:	add	r2, r2, #18
   30e04:	mov	r5, #0
   30e08:	b	30e20 <fputs@plt+0x1fd0c>
   30e0c:	add	r5, r5, #1
   30e10:	cmp	r5, #23
   30e14:	add	r2, r2, #6
   30e18:	beq	3151c <fputs@plt+0x20408>
   30e1c:	ldrb	r1, [r2, #-6]
   30e20:	cmp	r3, r1
   30e24:	bne	30e0c <fputs@plt+0x1fcf8>
   30e28:	ldr	r3, [sp, #48]	; 0x30
   30e2c:	cmp	r3, #0
   30e30:	lsl	r3, r5, #1
   30e34:	str	r3, [sp, #28]
   30e38:	bne	30e58 <fputs@plt+0x1fd44>
   30e3c:	add	r2, r3, r5
   30e40:	ldr	r3, [pc, #544]	; 31068 <fputs@plt+0x1ff54>
   30e44:	add	r3, pc, r3
   30e48:	add	r3, r3, r2, lsl #1
   30e4c:	ldrb	r3, [r3, #2622]	; 0xa3e
   30e50:	tst	r3, #2
   30e54:	bne	3151c <fputs@plt+0x20408>
   30e58:	ldr	r2, [sp, #28]
   30e5c:	ldr	r3, [pc, #520]	; 3106c <fputs@plt+0x1ff58>
   30e60:	add	r2, r2, r5
   30e64:	add	r3, pc, r3
   30e68:	add	r3, r3, r2, lsl #1
   30e6c:	ldrb	sl, [r3, #2623]	; 0xa3f
   30e70:	sub	r3, sl, #1
   30e74:	cmp	r3, #15
   30e78:	addls	pc, pc, r3, lsl #2
   30e7c:	b	3151c <fputs@plt+0x20408>
   30e80:	b	30ec4 <fputs@plt+0x1fdb0>
   30e84:	b	30f3c <fputs@plt+0x1fe28>
   30e88:	b	30f3c <fputs@plt+0x1fe28>
   30e8c:	b	30f3c <fputs@plt+0x1fe28>
   30e90:	b	314f0 <fputs@plt+0x203dc>
   30e94:	b	31420 <fputs@plt+0x2030c>
   30e98:	b	31420 <fputs@plt+0x2030c>
   30e9c:	b	31750 <fputs@plt+0x2063c>
   30ea0:	b	316b8 <fputs@plt+0x205a4>
   30ea4:	b	3155c <fputs@plt+0x20448>
   30ea8:	b	3155c <fputs@plt+0x20448>
   30eac:	b	31528 <fputs@plt+0x20414>
   30eb0:	b	317f0 <fputs@plt+0x206dc>
   30eb4:	b	30ec0 <fputs@plt+0x1fdac>
   30eb8:	b	3155c <fputs@plt+0x20448>
   30ebc:	b	30ec4 <fputs@plt+0x1fdb0>
   30ec0:	mov	r0, #0
   30ec4:	ldr	r2, [sp, #28]
   30ec8:	ldr	r3, [pc, #416]	; 31070 <fputs@plt+0x1ff5c>
   30ecc:	add	r2, r2, r5
   30ed0:	add	r3, pc, r3
   30ed4:	add	r3, r3, r2, lsl #1
   30ed8:	ldrb	r3, [r3, #2622]	; 0xa3e
   30edc:	ands	r3, r3, #1
   30ee0:	beq	31990 <fputs@plt+0x2087c>
   30ee4:	ldr	r3, [sp, #32]
   30ee8:	cmp	r3, #0
   30eec:	bne	31dec <fputs@plt+0x20cd8>
   30ef0:	cmp	r0, #0
   30ef4:	ldr	r3, [sp, #24]
   30ef8:	bne	31f08 <fputs@plt+0x20df4>
   30efc:	ldr	r6, [r3]
   30f00:	add	r3, r3, #4
   30f04:	cmp	r6, #0
   30f08:	asr	r1, r6, #31
   30f0c:	str	r3, [sp, #24]
   30f10:	sbcs	r3, r1, #0
   30f14:	mov	r0, r6
   30f18:	blt	31f44 <fputs@plt+0x20e30>
   30f1c:	cmp	r7, #0
   30f20:	lsleq	r3, r9, #5
   30f24:	mov	r6, r0
   30f28:	mov	r7, r1
   30f2c:	streq	r3, [sp, #56]	; 0x38
   30f30:	movne	r3, #43	; 0x2b
   30f34:	strne	r3, [sp, #56]	; 0x38
   30f38:	b	319c0 <fputs@plt+0x208ac>
   30f3c:	ldr	r3, [sp, #32]
   30f40:	cmp	r3, #0
   30f44:	bne	31cb0 <fputs@plt+0x20b9c>
   30f48:	ldr	r3, [sp, #24]
   30f4c:	add	r3, r3, #7
   30f50:	bic	r3, r3, #7
   30f54:	add	r2, r3, #8
   30f58:	vldr	d8, [r3]
   30f5c:	ldr	r3, [sp, #20]
   30f60:	str	r2, [sp, #24]
   30f64:	cmn	r3, #1
   30f68:	beq	31e8c <fputs@plt+0x20d78>
   30f6c:	ldr	r3, [sp, #20]
   30f70:	cmp	r3, #0
   30f74:	movle	r3, #0
   30f78:	movgt	r3, #1
   30f7c:	vcmpe.f64	d8, d9
   30f80:	vmrs	APSR_nzcv, fpscr
   30f84:	movmi	r2, #45	; 0x2d
   30f88:	vnegmi.f64	d8, d8
   30f8c:	strmi	r2, [sp, #56]	; 0x38
   30f90:	bmi	30fa4 <fputs@plt+0x1fe90>
   30f94:	cmp	r7, #0
   30f98:	lsleq	r2, r9, #5
   30f9c:	movne	r2, #43	; 0x2b
   30fa0:	str	r2, [sp, #56]	; 0x38
   30fa4:	cmp	sl, #4
   30fa8:	movne	r3, #0
   30fac:	andeq	r3, r3, #1
   30fb0:	cmp	r3, #0
   30fb4:	vldr	d7, [pc, #140]	; 31048 <fputs@plt+0x1ff34>
   30fb8:	ldrne	r3, [sp, #20]
   30fbc:	subne	r3, r3, #1
   30fc0:	strne	r3, [sp, #20]
   30fc4:	ldr	r3, [sp, #20]
   30fc8:	lsl	r3, r3, #20
   30fcc:	lsr	r3, r3, #20
   30fd0:	cmp	r3, #0
   30fd4:	beq	30fe8 <fputs@plt+0x1fed4>
   30fd8:	vldr	d6, [pc, #112]	; 31050 <fputs@plt+0x1ff3c>
   30fdc:	subs	r3, r3, #1
   30fe0:	vmul.f64	d7, d7, d6
   30fe4:	bne	30fdc <fputs@plt+0x1fec8>
   30fe8:	cmp	sl, #2
   30fec:	vaddeq.f64	d8, d8, d7
   30ff0:	vstr	d8, [sp, #72]	; 0x48
   30ff4:	ldrd	r2, [sp, #72]	; 0x48
   30ff8:	strd	r2, [sp, #80]	; 0x50
   30ffc:	vldr	d5, [sp, #72]	; 0x48
   31000:	vldr	d6, [sp, #80]	; 0x50
   31004:	vcmp.f64	d5, d6
   31008:	vmrs	APSR_nzcv, fpscr
   3100c:	bne	31d7c <fputs@plt+0x20c68>
   31010:	vcmpe.f64	d8, d9
   31014:	vmrs	APSR_nzcv, fpscr
   31018:	ble	31f78 <fputs@plt+0x20e64>
   3101c:	vldr	d6, [pc, #52]	; 31058 <fputs@plt+0x1ff44>
   31020:	vcmpe.f64	d8, d6
   31024:	vmrs	APSR_nzcv, fpscr
   31028:	blt	31e9c <fputs@plt+0x20d88>
   3102c:	mov	r7, #0
   31030:	ldr	r1, [pc, #60]	; 31074 <fputs@plt+0x1ff60>
   31034:	vmov.f64	d4, d6
   31038:	b	3107c <fputs@plt+0x1ff68>
   3103c:	nop			; (mov r0, r0)
	...
   3104c:	svccc	0x00e00000
   31050:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   31054:	svccc	0x00b99999
   31058:	ldrcs	ip, [r4, #893]	; 0x37d
   3105c:	ldrtpl	r4, [r2], #2477	; 0x9ad
   31060:	andeq	pc, r5, r4, asr #30
   31064:	andeq	pc, r5, r0, lsr pc	; <UNPREDICTABLE>
   31068:	andeq	pc, r5, ip, ror sp	; <UNPREDICTABLE>
   3106c:	andeq	pc, r5, ip, asr sp	; <UNPREDICTABLE>
   31070:	strdeq	pc, [r5], -r0
   31074:	andeq	r0, r0, lr, asr r1
   31078:	vmov.f64	d6, d5
   3107c:	vmul.f64	d5, d6, d4
   31080:	add	r7, r7, #100	; 0x64
   31084:	cmp	r7, r1
   31088:	movgt	r3, #0
   3108c:	movle	r3, #1
   31090:	vcmpe.f64	d5, d8
   31094:	vmrs	APSR_nzcv, fpscr
   31098:	movhi	r2, #0
   3109c:	andls	r2, r3, #1
   310a0:	cmp	r2, #0
   310a4:	bne	31078 <fputs@plt+0x1ff64>
   310a8:	vldr	d5, [pc, #992]	; 31490 <fputs@plt+0x2037c>
   310ac:	vmul.f64	d5, d6, d5
   310b0:	vcmpe.f64	d8, d5
   310b4:	vmrs	APSR_nzcv, fpscr
   310b8:	movlt	r2, #0
   310bc:	andge	r2, r3, #1
   310c0:	cmp	r2, #0
   310c4:	beq	322ac <fputs@plt+0x21198>
   310c8:	vldr	d4, [pc, #960]	; 31490 <fputs@plt+0x2037c>
   310cc:	ldr	r1, [pc, #1004]	; 314c0 <fputs@plt+0x203ac>
   310d0:	b	310d8 <fputs@plt+0x1ffc4>
   310d4:	vmov.f64	d5, d6
   310d8:	vmul.f64	d6, d5, d4
   310dc:	add	r7, r7, #10
   310e0:	cmp	r7, r1
   310e4:	movgt	r3, #0
   310e8:	movle	r3, #1
   310ec:	vcmpe.f64	d6, d8
   310f0:	vmrs	APSR_nzcv, fpscr
   310f4:	movhi	r2, #0
   310f8:	andls	r2, r3, #1
   310fc:	cmp	r2, #0
   31100:	bne	310d4 <fputs@plt+0x1ffc0>
   31104:	vldr	d6, [pc, #908]	; 31498 <fputs@plt+0x20384>
   31108:	vmul.f64	d4, d5, d6
   3110c:	vcmpe.f64	d4, d8
   31110:	vmrs	APSR_nzcv, fpscr
   31114:	movhi	r3, #0
   31118:	andls	r3, r3, #1
   3111c:	cmp	r3, #0
   31120:	beq	322b4 <fputs@plt+0x211a0>
   31124:	vmov.f64	d5, d6
   31128:	ldr	r2, [pc, #912]	; 314c0 <fputs@plt+0x203ac>
   3112c:	b	31134 <fputs@plt+0x20020>
   31130:	vmov.f64	d4, d6
   31134:	vmul.f64	d6, d4, d5
   31138:	add	r7, r7, #1
   3113c:	vcmpe.f64	d6, d8
   31140:	vmrs	APSR_nzcv, fpscr
   31144:	movls	r3, #1
   31148:	movhi	r3, #0
   3114c:	cmp	r7, r2
   31150:	movgt	r3, #0
   31154:	andle	r3, r3, #1
   31158:	cmp	r3, #0
   3115c:	bne	31130 <fputs@plt+0x2001c>
   31160:	vdiv.f64	d8, d8, d4
   31164:	vldr	d6, [pc, #820]	; 314a0 <fputs@plt+0x2038c>
   31168:	vcmpe.f64	d8, d6
   3116c:	vmrs	APSR_nzcv, fpscr
   31170:	bpl	3118c <fputs@plt+0x20078>
   31174:	vldr	d5, [pc, #812]	; 314a8 <fputs@plt+0x20394>
   31178:	vmul.f64	d8, d8, d5
   3117c:	sub	r7, r7, #8
   31180:	vcmpe.f64	d8, d6
   31184:	vmrs	APSR_nzcv, fpscr
   31188:	bmi	31178 <fputs@plt+0x20064>
   3118c:	vldr	d6, [pc, #796]	; 314b0 <fputs@plt+0x2039c>
   31190:	vcmpe.f64	d8, d6
   31194:	vmrs	APSR_nzcv, fpscr
   31198:	bpl	311b4 <fputs@plt+0x200a0>
   3119c:	vldr	d5, [pc, #756]	; 31498 <fputs@plt+0x20384>
   311a0:	vmul.f64	d8, d8, d5
   311a4:	sub	r7, r7, #1
   311a8:	vcmpe.f64	d8, d6
   311ac:	vmrs	APSR_nzcv, fpscr
   311b0:	bmi	311a0 <fputs@plt+0x2008c>
   311b4:	ldr	r3, [pc, #772]	; 314c0 <fputs@plt+0x203ac>
   311b8:	cmp	r7, r3
   311bc:	bgt	32114 <fputs@plt+0x21000>
   311c0:	cmp	sl, #2
   311c4:	beq	32100 <fputs@plt+0x20fec>
   311c8:	vadd.f64	d8, d8, d7
   311cc:	vldr	d7, [pc, #708]	; 31498 <fputs@plt+0x20384>
   311d0:	vcmpe.f64	d8, d7
   311d4:	vmrs	APSR_nzcv, fpscr
   311d8:	vldrge	d7, [pc, #728]	; 314b8 <fputs@plt+0x203a4>
   311dc:	addge	r7, r7, #1
   311e0:	vmulge.f64	d8, d8, d7
   311e4:	cmp	sl, #4
   311e8:	beq	31fe8 <fputs@plt+0x20ed4>
   311ec:	cmp	sl, #3
   311f0:	beq	321a4 <fputs@plt+0x21090>
   311f4:	bic	r2, r7, r7, asr #31
   311f8:	mov	sl, #4
   311fc:	asr	r3, r2, #31
   31200:	str	r6, [sp, #68]	; 0x44
   31204:	str	r7, [sp, #44]	; 0x2c
   31208:	ldr	r1, [sp, #20]
   3120c:	ldr	ip, [sp, #4]
   31210:	adds	r2, r2, r1
   31214:	adc	r3, r3, r1, asr #31
   31218:	adds	r0, r2, ip
   3121c:	adc	r1, r3, ip, asr #31
   31220:	cmp	r0, #56	; 0x38
   31224:	sbcs	r3, r1, #0
   31228:	movlt	r3, #0
   3122c:	strlt	r3, [sp, #40]	; 0x28
   31230:	addlt	fp, sp, #88	; 0x58
   31234:	bge	31f80 <fputs@plt+0x20e6c>
   31238:	ldr	r3, [sp, #16]
   3123c:	ldr	r1, [sp, #56]	; 0x38
   31240:	orr	r9, r3, r6
   31244:	ldr	r3, [sp, #20]
   31248:	mov	r2, #16
   3124c:	cmp	r3, #0
   31250:	orrgt	r9, r9, #1
   31254:	mov	r3, #10
   31258:	cmp	r1, #0
   3125c:	smlabb	r3, r3, r6, r2
   31260:	movne	r2, r1
   31264:	strbne	r2, [fp]
   31268:	sxtb	r9, r9
   3126c:	ldr	r2, [sp, #44]	; 0x2c
   31270:	uxtb	r0, r9
   31274:	addne	lr, fp, #1
   31278:	moveq	lr, fp
   3127c:	cmp	r2, #0
   31280:	str	r0, [sp, #16]
   31284:	blt	31f9c <fputs@plt+0x20e88>
   31288:	ldr	r2, [sp, #44]	; 0x2c
   3128c:	vldr	d6, [pc, #516]	; 31498 <fputs@plt+0x20384>
   31290:	sub	r1, lr, #1
   31294:	add	r0, lr, r2
   31298:	mov	ip, #48	; 0x30
   3129c:	cmp	r3, #0
   312a0:	movle	r2, ip
   312a4:	vcvtgt.s32.f64	s15, d8
   312a8:	subgt	r3, r3, #1
   312ac:	vcvtgt.f64.s32	d0, s15
   312b0:	vmovgt	r2, s15
   312b4:	addgt	r2, r2, #48	; 0x30
   312b8:	uxtbgt	r2, r2
   312bc:	vsubgt.f64	d8, d8, d0
   312c0:	strb	r2, [r1, #1]!
   312c4:	vmulgt.f64	d8, d8, d6
   312c8:	cmp	r1, r0
   312cc:	bne	3129c <fputs@plt+0x20188>
   312d0:	ldr	r2, [sp, #44]	; 0x2c
   312d4:	cmp	r9, #0
   312d8:	add	r1, r2, #1
   312dc:	add	r2, lr, r1
   312e0:	beq	31340 <fputs@plt+0x2022c>
   312e4:	add	r2, r2, #1
   312e8:	mov	r0, #46	; 0x2e
   312ec:	strb	r0, [lr, r1]
   312f0:	ldr	r1, [sp, #20]
   312f4:	cmp	r1, #0
   312f8:	ble	31340 <fputs@plt+0x2022c>
   312fc:	vldr	d6, [pc, #404]	; 31498 <fputs@plt+0x20384>
   31300:	mov	r0, r2
   31304:	mov	ip, #48	; 0x30
   31308:	add	r2, r2, r1
   3130c:	cmp	r3, #0
   31310:	movle	r1, ip
   31314:	vcvtgt.s32.f64	s15, d8
   31318:	subgt	r3, r3, #1
   3131c:	vcvtgt.f64.s32	d0, s15
   31320:	vmovgt	r1, s15
   31324:	addgt	r1, r1, #48	; 0x30
   31328:	uxtbgt	r1, r1
   3132c:	vsubgt.f64	d8, d8, d0
   31330:	strb	r1, [r0], #1
   31334:	vmulgt.f64	d8, d8, d6
   31338:	cmp	r0, r2
   3133c:	bne	3130c <fputs@plt+0x201f8>
   31340:	ldr	r3, [sp, #16]
   31344:	ldr	r1, [sp, #68]	; 0x44
   31348:	tst	r3, r1
   3134c:	beq	31380 <fputs@plt+0x2026c>
   31350:	ldrb	r1, [r2, #-1]
   31354:	cmp	r1, #48	; 0x30
   31358:	bne	31378 <fputs@plt+0x20264>
   3135c:	sub	r3, r2, #1
   31360:	mov	r0, #0
   31364:	strb	r0, [r3]
   31368:	mov	r2, r3
   3136c:	ldrb	r1, [r3, #-1]!
   31370:	cmp	r1, #48	; 0x30
   31374:	beq	31364 <fputs@plt+0x20250>
   31378:	cmp	r1, #46	; 0x2e
   3137c:	beq	32250 <fputs@plt+0x2113c>
   31380:	cmp	sl, #3
   31384:	beq	3205c <fputs@plt+0x20f48>
   31388:	ldr	r1, [sp, #8]
   3138c:	ldr	r0, [sp, #4]
   31390:	eor	r7, r1, #1
   31394:	and	r3, r7, r8
   31398:	sub	r5, r2, fp
   3139c:	cmp	r0, r5
   313a0:	movle	r3, #0
   313a4:	andgt	r3, r3, #1
   313a8:	cmp	r3, #0
   313ac:	mov	r3, #0
   313b0:	strb	r3, [r2]
   313b4:	beq	31f58 <fputs@plt+0x20e44>
   313b8:	ldr	r3, [sp, #4]
   313bc:	sub	r5, r3, r5
   313c0:	cmp	r3, r5
   313c4:	blt	313e4 <fputs@plt+0x202d0>
   313c8:	ldr	r3, [sp, #4]
   313cc:	sub	r0, fp, #1
   313d0:	add	r3, fp, r3
   313d4:	ldrb	r1, [r2], #-1
   313d8:	cmp	r2, r0
   313dc:	strb	r1, [r3], #-1
   313e0:	bne	313d4 <fputs@plt+0x202c0>
   313e4:	ldr	r3, [sp, #56]	; 0x38
   313e8:	mov	r1, #48	; 0x30
   313ec:	adds	r9, r3, #0
   313f0:	movne	r9, #1
   313f4:	add	r5, r5, r9
   313f8:	add	r2, fp, r5
   313fc:	add	r3, fp, r9
   31400:	strb	r1, [r3], #1
   31404:	cmp	r3, r2
   31408:	bne	31400 <fputs@plt+0x202ec>
   3140c:	ldr	r2, [sp, #4]
   31410:	mov	r1, fp
   31414:	ldr	r0, [sp, #12]
   31418:	bl	30aac <fputs@plt+0x1f998>
   3141c:	b	317d4 <fputs@plt+0x206c0>
   31420:	ldr	r3, [sp, #32]
   31424:	cmp	r3, #0
   31428:	bne	31bbc <fputs@plt+0x20aa8>
   3142c:	ldr	r3, [sp, #24]
   31430:	add	r3, r3, #4
   31434:	ldr	fp, [r3, #-4]
   31438:	cmp	fp, #0
   3143c:	beq	321cc <fputs@plt+0x210b8>
   31440:	cmp	sl, #7
   31444:	str	r3, [sp, #24]
   31448:	moveq	r3, fp
   3144c:	movne	r3, #0
   31450:	str	r3, [sp, #40]	; 0x28
   31454:	ldr	r3, [sp, #20]
   31458:	cmn	r3, #1
   3145c:	beq	31be0 <fputs@plt+0x20acc>
   31460:	ldr	r3, [sp, #20]
   31464:	cmp	r3, #0
   31468:	ble	3226c <fputs@plt+0x21158>
   3146c:	ldrb	r5, [fp]
   31470:	cmp	r5, #0
   31474:	ldreq	r3, [sp, #4]
   31478:	beq	31b38 <fputs@plt+0x20a24>
   3147c:	mov	r3, fp
   31480:	mov	r5, #0
   31484:	ldr	r1, [sp, #20]
   31488:	b	314e0 <fputs@plt+0x203cc>
   3148c:	nop			; (mov r0, r0)
   31490:	andcs	r0, r0, r0
   31494:	andmi	sl, r2, #95	; 0x5f
   31498:	andeq	r0, r0, r0
   3149c:	eormi	r0, r4, r0
   314a0:	eors	r8, r0, #14848	; 0x3a00
   314a4:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   314a8:	andeq	r0, r0, r0
   314ac:	orrsmi	sp, r7, r4, lsl #15
   314b0:	andeq	r0, r0, r0
   314b4:	svccc	0x00f00000	; IMB
   314b8:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   314bc:	svccc	0x00b99999
   314c0:	andeq	r0, r0, lr, asr r1
   314c4:	andeq	lr, r5, r0, lsr #32
   314c8:	andeq	pc, r5, ip, lsl #3
   314cc:	andeq	r4, r6, ip, asr #12
   314d0:	andeq	r1, r6, r8, lsr #31
   314d4:	ldrb	r2, [r3, #1]!
   314d8:	cmp	r2, #0
   314dc:	beq	31b2c <fputs@plt+0x20a18>
   314e0:	add	r5, r5, #1
   314e4:	cmp	r1, r5
   314e8:	bne	314d4 <fputs@plt+0x203c0>
   314ec:	b	31b2c <fputs@plt+0x20a18>
   314f0:	ldr	r3, [sp, #32]
   314f4:	cmp	r3, #0
   314f8:	beq	31868 <fputs@plt+0x20754>
   314fc:	mov	r2, #0
   31500:	mov	r1, fp
   31504:	ldr	r0, [sp, #12]
   31508:	bl	30aac <fputs@plt+0x1f998>
   3150c:	ldrb	r3, [r4, #1]
   31510:	add	r5, r4, #1
   31514:	cmp	r3, #0
   31518:	bne	30ca8 <fputs@plt+0x1fb94>
   3151c:	add	sp, sp, #164	; 0xa4
   31520:	vpop	{d8-d9}
   31524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31528:	ldr	r2, [sp, #24]
   3152c:	add	r5, r2, #4
   31530:	ldr	r3, [r2]
   31534:	cmp	r3, #0
   31538:	beq	31dbc <fputs@plt+0x20ca8>
   3153c:	ldr	r2, [r3, #4]
   31540:	cmp	r2, #0
   31544:	bne	31cf4 <fputs@plt+0x20be0>
   31548:	mov	r1, fp
   3154c:	ldr	r0, [sp, #12]
   31550:	str	r5, [sp, #24]
   31554:	bl	30aac <fputs@plt+0x1f998>
   31558:	b	3150c <fputs@plt+0x203f8>
   3155c:	ldr	r3, [sp, #32]
   31560:	cmp	sl, #15
   31564:	movne	r6, #39	; 0x27
   31568:	moveq	r6, #34	; 0x22
   3156c:	cmp	r3, #0
   31570:	bne	31c68 <fputs@plt+0x20b54>
   31574:	ldr	r3, [sp, #24]
   31578:	add	r3, r3, #4
   3157c:	ldr	r2, [r3, #-4]
   31580:	str	r3, [sp, #24]
   31584:	str	r2, [sp, #40]	; 0x28
   31588:	ldr	r3, [sp, #40]	; 0x28
   3158c:	cmp	r3, #0
   31590:	beq	31c80 <fputs@plt+0x20b6c>
   31594:	ldr	r3, [sp, #20]
   31598:	cmp	r3, #0
   3159c:	beq	3217c <fputs@plt+0x21068>
   315a0:	ldr	r5, [sp, #40]	; 0x28
   315a4:	ldrb	r3, [r5]
   315a8:	cmp	r3, #0
   315ac:	beq	3217c <fputs@plt+0x21068>
   315b0:	ldr	r2, [sp, #20]
   315b4:	mov	r0, #0
   315b8:	add	ip, r5, r2
   315bc:	mov	r1, r0
   315c0:	add	r2, r5, #1
   315c4:	b	315d8 <fputs@plt+0x204c4>
   315c8:	ldrb	r3, [r2], #1
   315cc:	cmp	r3, #0
   315d0:	beq	315ec <fputs@plt+0x204d8>
   315d4:	mov	r1, r7
   315d8:	cmp	r6, r3
   315dc:	addeq	r0, r0, #1
   315e0:	cmp	ip, r2
   315e4:	add	r7, r1, #1
   315e8:	bne	315c8 <fputs@plt+0x204b4>
   315ec:	ldr	r8, [sp, #40]	; 0x28
   315f0:	add	r1, r1, #4
   315f4:	adds	r8, r8, #0
   315f8:	movne	r8, #1
   315fc:	add	r0, r1, r0
   31600:	cmp	sl, #11
   31604:	movne	r8, #0
   31608:	cmp	r0, #70	; 0x46
   3160c:	movle	r3, #0
   31610:	strle	r3, [sp, #40]	; 0x28
   31614:	addle	fp, sp, #88	; 0x58
   31618:	bgt	31eb0 <fputs@plt+0x20d9c>
   3161c:	cmp	r8, #0
   31620:	moveq	r3, r8
   31624:	beq	31638 <fputs@plt+0x20524>
   31628:	cmp	r7, #0
   3162c:	strb	r6, [fp]
   31630:	beq	322bc <fputs@plt+0x211a8>
   31634:	mov	r3, #1
   31638:	sub	r5, r5, #1
   3163c:	mov	r2, #0
   31640:	ldrb	r1, [r5, #1]!
   31644:	add	r0, r3, #1
   31648:	add	r2, r2, #1
   3164c:	cmp	r6, r1
   31650:	strb	r1, [fp, r3]
   31654:	addeq	r3, r3, #2
   31658:	strbeq	r6, [fp, r0]
   3165c:	movne	r3, r0
   31660:	cmp	r7, r2
   31664:	bgt	31640 <fputs@plt+0x2052c>
   31668:	cmp	r8, #0
   3166c:	moveq	r5, r3
   31670:	beq	31684 <fputs@plt+0x20570>
   31674:	add	r5, r3, #1
   31678:	mov	r2, r3
   3167c:	mov	r3, r5
   31680:	strb	r6, [fp, r2]
   31684:	ldr	r2, [sp, #4]
   31688:	ldr	r1, [sp, #8]
   3168c:	sub	r2, r2, r5
   31690:	cmp	r2, #0
   31694:	movle	r6, #0
   31698:	movgt	r6, #1
   3169c:	str	r2, [sp, #4]
   316a0:	eor	r7, r1, #1
   316a4:	mov	r2, #0
   316a8:	and	r7, r7, r6
   316ac:	strb	r2, [fp, r3]
   316b0:	and	r6, r6, r1
   316b4:	b	31790 <fputs@plt+0x2067c>
   316b8:	ldr	r3, [sp, #32]
   316bc:	cmp	r3, #0
   316c0:	bne	31c18 <fputs@plt+0x20b04>
   316c4:	ldr	r3, [sp, #24]
   316c8:	add	r3, r3, #4
   316cc:	ldrb	r5, [r3, #-4]
   316d0:	str	r3, [sp, #24]
   316d4:	ldr	r3, [sp, #20]
   316d8:	cmp	r3, #1
   316dc:	ble	31c3c <fputs@plt+0x20b28>
   316e0:	ldr	r3, [sp, #20]
   316e4:	ldr	r2, [sp, #8]
   316e8:	sub	r8, r3, #1
   316ec:	ldr	r3, [sp, #4]
   316f0:	eor	r7, r2, #1
   316f4:	sub	r1, r3, r8
   316f8:	cmp	r1, #1
   316fc:	movle	r3, #0
   31700:	andgt	r3, r7, #1
   31704:	cmp	r3, #0
   31708:	bne	31f20 <fputs@plt+0x20e0c>
   3170c:	sub	r3, r1, #1
   31710:	cmp	r3, #0
   31714:	movle	r6, #0
   31718:	movgt	r6, #1
   3171c:	and	r7, r7, r6
   31720:	and	r6, r6, r2
   31724:	str	r3, [sp, #4]
   31728:	mov	r1, r8
   3172c:	mov	r2, r5
   31730:	ldr	r0, [sp, #12]
   31734:	bl	30b88 <fputs@plt+0x1fa74>
   31738:	add	fp, sp, #160	; 0xa0
   3173c:	mov	r3, #0
   31740:	strb	r5, [fp, #-72]!	; 0xffffffb8
   31744:	str	r3, [sp, #40]	; 0x28
   31748:	mov	r5, #1
   3174c:	b	31790 <fputs@plt+0x2067c>
   31750:	ldr	r3, [sp, #4]
   31754:	ldr	r2, [sp, #8]
   31758:	sub	r3, r3, #1
   3175c:	cmp	r3, #0
   31760:	movle	r6, #0
   31764:	movgt	r6, #1
   31768:	add	fp, sp, #160	; 0xa0
   3176c:	eor	r7, r2, #1
   31770:	str	r3, [sp, #4]
   31774:	and	r7, r7, r6
   31778:	mov	r3, #37	; 0x25
   3177c:	and	r6, r6, r2
   31780:	mov	r5, #1
   31784:	strb	r3, [fp, #-72]!	; 0xffffffb8
   31788:	mov	r3, #0
   3178c:	str	r3, [sp, #40]	; 0x28
   31790:	cmp	r7, #0
   31794:	beq	317a8 <fputs@plt+0x20694>
   31798:	mov	r2, #32
   3179c:	ldr	r1, [sp, #4]
   317a0:	ldr	r0, [sp, #12]
   317a4:	bl	30b88 <fputs@plt+0x1fa74>
   317a8:	mov	r2, r5
   317ac:	ldr	r5, [sp, #12]
   317b0:	mov	r1, fp
   317b4:	mov	r0, r5
   317b8:	bl	30aac <fputs@plt+0x1f998>
   317bc:	cmp	r6, #0
   317c0:	beq	317d4 <fputs@plt+0x206c0>
   317c4:	ldr	r1, [sp, #4]
   317c8:	mov	r2, #32
   317cc:	mov	r0, r5
   317d0:	bl	30b88 <fputs@plt+0x1fa74>
   317d4:	ldr	r1, [sp, #40]	; 0x28
   317d8:	cmp	r1, #0
   317dc:	beq	3150c <fputs@plt+0x203f8>
   317e0:	ldr	r3, [sp, #12]
   317e4:	ldr	r0, [r3]
   317e8:	bl	1d100 <fputs@plt+0xbfec>
   317ec:	b	3150c <fputs@plt+0x203f8>
   317f0:	ldr	r3, [sp, #24]
   317f4:	mov	r8, r3
   317f8:	ldr	r7, [r3, #4]
   317fc:	ldr	r5, [r8], #8
   31800:	lsl	r6, r7, #3
   31804:	add	r3, r6, r7
   31808:	add	r3, r5, r3, lsl #3
   3180c:	ldr	r1, [r3, #12]
   31810:	cmp	r1, #0
   31814:	beq	31838 <fputs@plt+0x20724>
   31818:	ldr	r9, [sp, #12]
   3181c:	mov	r0, r9
   31820:	bl	30ae4 <fputs@plt+0x1f9d0>
   31824:	ldr	r1, [pc, #-872]	; 314c4 <fputs@plt+0x203b0>
   31828:	mov	r2, #1
   3182c:	add	r1, pc, r1
   31830:	mov	r0, r9
   31834:	bl	30aac <fputs@plt+0x1f998>
   31838:	add	r6, r6, r7
   3183c:	ldr	r7, [sp, #12]
   31840:	add	r5, r5, r6, lsl #3
   31844:	mov	r0, r7
   31848:	ldr	r1, [r5, #16]
   3184c:	str	r8, [sp, #24]
   31850:	bl	30ae4 <fputs@plt+0x1f9d0>
   31854:	mov	r2, #0
   31858:	mov	r1, fp
   3185c:	mov	r0, r7
   31860:	bl	30aac <fputs@plt+0x1f998>
   31864:	b	3150c <fputs@plt+0x203f8>
   31868:	ldr	r3, [sp, #24]
   3186c:	ldr	r0, [sp, #12]
   31870:	add	r3, r3, #4
   31874:	ldr	r2, [r3, #-4]
   31878:	ldr	r1, [r0, #12]
   3187c:	str	r3, [sp, #24]
   31880:	str	r1, [r2]
   31884:	ldr	r2, [sp, #32]
   31888:	mov	r1, fp
   3188c:	bl	30aac <fputs@plt+0x1f998>
   31890:	b	3150c <fputs@plt+0x203f8>
   31894:	ldrb	r3, [r4, #1]
   31898:	cmp	r3, #108	; 0x6c
   3189c:	addne	r4, r4, #1
   318a0:	ldrbeq	r3, [r4, #2]
   318a4:	movne	r0, #0
   318a8:	moveq	r0, #1
   318ac:	addeq	r4, r4, #2
   318b0:	b	30df8 <fputs@plt+0x1fce4>
   318b4:	ldrb	r3, [r4, #1]
   318b8:	cmp	r3, #42	; 0x2a
   318bc:	beq	31b58 <fputs@plt+0x20a44>
   318c0:	sub	r2, r3, #48	; 0x30
   318c4:	cmp	r2, #9
   318c8:	add	r4, r4, #1
   318cc:	mov	r1, r3
   318d0:	mov	r2, #0
   318d4:	bhi	30de8 <fputs@plt+0x1fcd4>
   318d8:	add	r2, r2, r2, lsl #2
   318dc:	add	r2, r1, r2, lsl #1
   318e0:	ldrb	r1, [r4, #1]!
   318e4:	sub	r2, r2, #48	; 0x30
   318e8:	sub	r3, r1, #48	; 0x30
   318ec:	cmp	r3, #9
   318f0:	bls	318d8 <fputs@plt+0x207c4>
   318f4:	bic	r2, r2, #-2147483648	; 0x80000000
   318f8:	mov	r3, r1
   318fc:	str	r2, [sp, #20]
   31900:	b	30dec <fputs@plt+0x1fcd8>
   31904:	sub	r2, r3, #48	; 0x30
   31908:	cmp	r2, #9
   3190c:	mov	r2, r3
   31910:	movhi	r2, #0
   31914:	strhi	r2, [sp, #4]
   31918:	bhi	30ddc <fputs@plt+0x1fcc8>
   3191c:	mov	r1, #0
   31920:	add	r1, r1, r1, lsl #2
   31924:	add	r1, r2, r1, lsl #1
   31928:	ldrb	r2, [r4, #1]!
   3192c:	sub	r1, r1, #48	; 0x30
   31930:	sub	r3, r2, #48	; 0x30
   31934:	cmp	r3, #9
   31938:	bls	31920 <fputs@plt+0x2080c>
   3193c:	mov	r3, r2
   31940:	bic	r2, r1, #-2147483648	; 0x80000000
   31944:	str	r2, [sp, #4]
   31948:	b	30ddc <fputs@plt+0x1fcc8>
   3194c:	ldr	r3, [sp, #24]
   31950:	add	r3, r3, #4
   31954:	ldr	r2, [r3, #-4]
   31958:	str	r3, [sp, #24]
   3195c:	str	r2, [sp, #4]
   31960:	ldr	r3, [sp, #4]
   31964:	cmp	r3, #0
   31968:	bge	30dd4 <fputs@plt+0x1fcc0>
   3196c:	cmp	r3, #-2147483648	; 0x80000000
   31970:	rsbne	r3, r3, #0
   31974:	moveq	r2, #0
   31978:	moveq	r3, #1
   3197c:	strne	r3, [sp, #4]
   31980:	movne	r3, #1
   31984:	strne	r3, [sp, #8]
   31988:	stmibeq	sp, {r2, r3}
   3198c:	b	30dd4 <fputs@plt+0x1fcc0>
   31990:	ldr	r2, [sp, #32]
   31994:	cmp	r2, #0
   31998:	bne	31dd4 <fputs@plt+0x20cc0>
   3199c:	cmp	r0, #0
   319a0:	ldr	r3, [sp, #24]
   319a4:	bne	31ee8 <fputs@plt+0x20dd4>
   319a8:	ldr	r2, [sp, #32]
   319ac:	mov	r7, #0
   319b0:	ldr	r6, [r3]
   319b4:	add	r3, r3, #4
   319b8:	str	r2, [sp, #56]	; 0x38
   319bc:	str	r3, [sp, #24]
   319c0:	orrs	r3, r6, r7
   319c4:	ldr	r3, [sp, #16]
   319c8:	moveq	r3, #0
   319cc:	str	r3, [sp, #16]
   319d0:	cmp	r8, #0
   319d4:	beq	319f8 <fputs@plt+0x208e4>
   319d8:	ldr	r2, [sp, #56]	; 0x38
   319dc:	ldr	r3, [sp, #4]
   319e0:	cmp	r2, #0
   319e4:	subne	r3, r3, #1
   319e8:	ldr	r2, [sp, #20]
   319ec:	cmp	r2, r3
   319f0:	movge	r3, r2
   319f4:	str	r3, [sp, #20]
   319f8:	ldr	r3, [sp, #20]
   319fc:	cmp	r3, #59	; 0x3b
   31a00:	bgt	31d1c <fputs@plt+0x20c08>
   31a04:	mov	r3, #69	; 0x45
   31a08:	add	r0, sp, #88	; 0x58
   31a0c:	mov	r2, #0
   31a10:	str	r2, [sp, #40]	; 0x28
   31a14:	cmp	sl, #16
   31a18:	add	r3, r0, r3
   31a1c:	str	r3, [sp, #44]	; 0x2c
   31a20:	ldrne	fp, [sp, #44]	; 0x2c
   31a24:	beq	31d40 <fputs@plt+0x20c2c>
   31a28:	ldr	r3, [sp, #28]
   31a2c:	ldr	sl, [pc, #-1388]	; 314c8 <fputs@plt+0x203b4>
   31a30:	add	r3, r3, r5
   31a34:	add	sl, pc, sl
   31a38:	add	r3, sl, r3, lsl #1
   31a3c:	mov	r9, #0
   31a40:	ldrb	r2, [r3, #2624]	; 0xa40
   31a44:	ldrb	r8, [r3, #2621]	; 0xa3d
   31a48:	add	sl, sl, r2
   31a4c:	mov	r0, r6
   31a50:	mov	r1, r7
   31a54:	mov	r2, r8
   31a58:	mov	r3, r9
   31a5c:	bl	8ebe4 <fputs@plt+0x7dad0>
   31a60:	mov	r0, r6
   31a64:	mov	r1, r7
   31a68:	mov	r3, r9
   31a6c:	add	r2, sl, r2
   31a70:	ldrb	ip, [r2, #2772]	; 0xad4
   31a74:	mov	r2, r8
   31a78:	strb	ip, [fp, #-1]!
   31a7c:	bl	8ebe4 <fputs@plt+0x7dad0>
   31a80:	mov	r6, r0
   31a84:	mov	r7, r1
   31a88:	orrs	r3, r6, r7
   31a8c:	bne	31a4c <fputs@plt+0x20938>
   31a90:	ldr	r3, [sp, #44]	; 0x2c
   31a94:	sub	r0, r3, fp
   31a98:	ldr	r3, [sp, #20]
   31a9c:	sub	r0, r3, r0
   31aa0:	cmp	r0, #0
   31aa4:	ble	31ac4 <fputs@plt+0x209b0>
   31aa8:	sub	r1, fp, r0
   31aac:	mov	r3, fp
   31ab0:	mov	r2, #48	; 0x30
   31ab4:	strb	r2, [r3, #-1]!
   31ab8:	cmp	r3, r1
   31abc:	bne	31ab4 <fputs@plt+0x209a0>
   31ac0:	sub	fp, fp, r0
   31ac4:	ldr	r3, [sp, #56]	; 0x38
   31ac8:	cmp	r3, #0
   31acc:	strbne	r3, [fp, #-1]
   31ad0:	ldr	r3, [sp, #16]
   31ad4:	subne	fp, fp, #1
   31ad8:	cmp	r3, #0
   31adc:	beq	31b24 <fputs@plt+0x20a10>
   31ae0:	ldr	r3, [sp, #28]
   31ae4:	ldr	r1, [sp, #60]	; 0x3c
   31ae8:	add	r3, r3, r5
   31aec:	add	r3, r1, r3, lsl #1
   31af0:	ldrb	r2, [r3, #2625]	; 0xa41
   31af4:	cmp	r2, #0
   31af8:	beq	31b24 <fputs@plt+0x20a10>
   31afc:	add	r3, r1, r2
   31b00:	ldr	r1, [sp, #64]	; 0x40
   31b04:	ldrb	r3, [r3, #2808]	; 0xaf8
   31b08:	add	r2, r1, r2
   31b0c:	cmp	r3, #0
   31b10:	beq	31b24 <fputs@plt+0x20a10>
   31b14:	strb	r3, [fp, #-1]!
   31b18:	ldrb	r3, [r2, #1]!
   31b1c:	cmp	r3, #0
   31b20:	bne	31b14 <fputs@plt+0x20a00>
   31b24:	ldr	r3, [sp, #44]	; 0x2c
   31b28:	sub	r5, r3, fp
   31b2c:	ldr	r3, [sp, #4]
   31b30:	sub	r3, r3, r5
   31b34:	str	r3, [sp, #4]
   31b38:	cmp	r3, #0
   31b3c:	ldr	r3, [sp, #8]
   31b40:	movle	r6, #0
   31b44:	movgt	r6, #1
   31b48:	eor	r7, r3, #1
   31b4c:	and	r7, r7, r6
   31b50:	and	r6, r6, r3
   31b54:	b	31790 <fputs@plt+0x2067c>
   31b58:	ldr	r3, [sp, #32]
   31b5c:	cmp	r3, #0
   31b60:	bne	31ce4 <fputs@plt+0x20bd0>
   31b64:	ldr	r3, [sp, #24]
   31b68:	add	r3, r3, #4
   31b6c:	ldr	r2, [r3, #-4]
   31b70:	str	r3, [sp, #24]
   31b74:	str	r2, [sp, #20]
   31b78:	ldr	r3, [sp, #20]
   31b7c:	add	r2, r4, #2
   31b80:	cmp	r3, #0
   31b84:	ldrb	r3, [r4, #2]
   31b88:	movge	r4, r2
   31b8c:	bge	30dec <fputs@plt+0x1fcd8>
   31b90:	ldr	r1, [sp, #20]
   31b94:	cmp	r1, #-2147483648	; 0x80000000
   31b98:	beq	32248 <fputs@plt+0x21134>
   31b9c:	rsb	r1, r1, #0
   31ba0:	str	r1, [sp, #20]
   31ba4:	mov	r4, r2
   31ba8:	b	30dec <fputs@plt+0x1fcd8>
   31bac:	ldr	r3, [sp, #32]
   31bb0:	str	r3, [sp, #48]	; 0x30
   31bb4:	str	r3, [sp, #52]	; 0x34
   31bb8:	b	30c68 <fputs@plt+0x1fb54>
   31bbc:	ldr	r0, [sp, #52]	; 0x34
   31bc0:	bl	32644 <fputs@plt+0x21530>
   31bc4:	subs	fp, r0, #0
   31bc8:	beq	321bc <fputs@plt+0x210a8>
   31bcc:	ldr	r3, [sp, #20]
   31bd0:	cmn	r3, #1
   31bd4:	mov	r3, #0
   31bd8:	str	r3, [sp, #40]	; 0x28
   31bdc:	bne	31460 <fputs@plt+0x2034c>
   31be0:	mov	r0, fp
   31be4:	bl	10f58 <strlen@plt>
   31be8:	ldr	r2, [sp, #4]
   31bec:	ldr	r3, [sp, #8]
   31bf0:	eor	r7, r3, #1
   31bf4:	bic	r5, r0, #-1073741824	; 0xc0000000
   31bf8:	sub	r2, r2, r5
   31bfc:	cmp	r2, #0
   31c00:	movle	r6, #0
   31c04:	movgt	r6, #1
   31c08:	and	r7, r7, r6
   31c0c:	str	r2, [sp, #4]
   31c10:	and	r6, r6, r3
   31c14:	b	31790 <fputs@plt+0x2067c>
   31c18:	ldr	r0, [sp, #52]	; 0x34
   31c1c:	bl	32644 <fputs@plt+0x21530>
   31c20:	cmp	r0, #0
   31c24:	moveq	r5, r0
   31c28:	beq	316d4 <fputs@plt+0x205c0>
   31c2c:	ldr	r3, [sp, #20]
   31c30:	ldrb	r5, [r0]
   31c34:	cmp	r3, #1
   31c38:	bgt	316e0 <fputs@plt+0x205cc>
   31c3c:	ldr	r3, [sp, #4]
   31c40:	sub	r3, r3, #1
   31c44:	cmp	r3, #0
   31c48:	str	r3, [sp, #4]
   31c4c:	ldr	r3, [sp, #8]
   31c50:	movle	r6, #0
   31c54:	movgt	r6, #1
   31c58:	eor	r7, r3, #1
   31c5c:	and	r7, r7, r6
   31c60:	and	r6, r6, r3
   31c64:	b	31738 <fputs@plt+0x20624>
   31c68:	ldr	r0, [sp, #52]	; 0x34
   31c6c:	bl	32644 <fputs@plt+0x21530>
   31c70:	str	r0, [sp, #40]	; 0x28
   31c74:	ldr	r3, [sp, #40]	; 0x28
   31c78:	cmp	r3, #0
   31c7c:	bne	31594 <fputs@plt+0x20480>
   31c80:	ldr	r5, [pc, #-1980]	; 314cc <fputs@plt+0x203b8>
   31c84:	cmp	sl, #11
   31c88:	add	r5, pc, r5
   31c8c:	ldrne	r5, [pc, #-1988]	; 314d0 <fputs@plt+0x203bc>
   31c90:	addne	r5, pc, r5
   31c94:	ldr	r3, [sp, #20]
   31c98:	cmp	r3, #0
   31c9c:	moveq	r5, r3
   31ca0:	addeq	fp, sp, #88	; 0x58
   31ca4:	beq	31684 <fputs@plt+0x20570>
   31ca8:	ldrb	r3, [r5]
   31cac:	b	315b0 <fputs@plt+0x2049c>
   31cb0:	ldr	r2, [sp, #52]	; 0x34
   31cb4:	ldr	r3, [r2, #4]
   31cb8:	ldr	r2, [r2]
   31cbc:	cmp	r2, r3
   31cc0:	bgt	31e64 <fputs@plt+0x20d50>
   31cc4:	ldr	r3, [sp, #20]
   31cc8:	vldr	d8, [pc, #848]	; 32020 <fputs@plt+0x20f0c>
   31ccc:	cmn	r3, #1
   31cd0:	bne	30f6c <fputs@plt+0x1fe58>
   31cd4:	mov	r2, #6
   31cd8:	mov	r3, #1
   31cdc:	str	r2, [sp, #20]
   31ce0:	b	30f94 <fputs@plt+0x1fe80>
   31ce4:	ldr	r0, [sp, #52]	; 0x34
   31ce8:	bl	2a858 <fputs@plt+0x19744>
   31cec:	str	r0, [sp, #20]
   31cf0:	b	31b78 <fputs@plt+0x20a64>
   31cf4:	ldr	r6, [sp, #12]
   31cf8:	ldr	r1, [r3]
   31cfc:	mov	r0, r6
   31d00:	bl	30aac <fputs@plt+0x1f998>
   31d04:	mov	r2, #0
   31d08:	mov	r1, fp
   31d0c:	mov	r0, r6
   31d10:	str	r5, [sp, #24]
   31d14:	bl	30aac <fputs@plt+0x1f998>
   31d18:	b	3150c <fputs@plt+0x203f8>
   31d1c:	add	r0, r3, #10
   31d20:	mov	r8, r3
   31d24:	asr	r1, r0, #31
   31d28:	bl	232d8 <fputs@plt+0x121c4>
   31d2c:	cmp	r0, #0
   31d30:	beq	32294 <fputs@plt+0x21180>
   31d34:	add	r3, r8, #9
   31d38:	str	r0, [sp, #40]	; 0x28
   31d3c:	b	31a14 <fputs@plt+0x20900>
   31d40:	mov	r2, #10
   31d44:	mov	r3, #0
   31d48:	mov	r0, r6
   31d4c:	mov	r1, r7
   31d50:	bl	8ebe4 <fputs@plt+0x7dad0>
   31d54:	cmp	r2, #3
   31d58:	mov	r8, r2
   31d5c:	ble	31e20 <fputs@plt+0x20d0c>
   31d60:	mov	r3, #116	; 0x74
   31d64:	mov	r2, #104	; 0x68
   31d68:	ldr	r1, [sp, #44]	; 0x2c
   31d6c:	sub	fp, r1, #2
   31d70:	strb	r2, [r1, #-1]
   31d74:	strb	r3, [r1, #-2]
   31d78:	b	31a28 <fputs@plt+0x20914>
   31d7c:	ldr	r3, [sp, #4]
   31d80:	ldr	fp, [pc, #688]	; 32038 <fputs@plt+0x20f24>
   31d84:	sub	r3, r3, #3
   31d88:	cmp	r3, #0
   31d8c:	str	r3, [sp, #4]
   31d90:	ldr	r3, [sp, #8]
   31d94:	movle	r6, #0
   31d98:	movgt	r6, #1
   31d9c:	eor	r7, r3, #1
   31da0:	and	r7, r7, r6
   31da4:	and	r6, r6, r3
   31da8:	mov	r3, #0
   31dac:	add	fp, pc, fp
   31db0:	str	r3, [sp, #40]	; 0x28
   31db4:	mov	r5, #3
   31db8:	b	31790 <fputs@plt+0x2067c>
   31dbc:	mov	r2, r3
   31dc0:	mov	r1, fp
   31dc4:	ldr	r0, [sp, #12]
   31dc8:	str	r5, [sp, #24]
   31dcc:	bl	30aac <fputs@plt+0x1f998>
   31dd0:	b	3150c <fputs@plt+0x203f8>
   31dd4:	ldr	r0, [sp, #52]	; 0x34
   31dd8:	str	r3, [sp, #56]	; 0x38
   31ddc:	bl	2a858 <fputs@plt+0x19744>
   31de0:	mov	r6, r0
   31de4:	mov	r7, r1
   31de8:	b	319c0 <fputs@plt+0x208ac>
   31dec:	ldr	r0, [sp, #52]	; 0x34
   31df0:	bl	2a858 <fputs@plt+0x19744>
   31df4:	cmp	r0, #0
   31df8:	sbcs	r3, r1, #0
   31dfc:	bge	30f1c <fputs@plt+0x1fe08>
   31e00:	cmp	r1, #-2147483648	; 0x80000000
   31e04:	cmpeq	r0, #0
   31e08:	bne	31f44 <fputs@plt+0x20e30>
   31e0c:	mov	r3, #45	; 0x2d
   31e10:	mov	r6, #0
   31e14:	mov	r7, #-2147483648	; 0x80000000
   31e18:	str	r3, [sp, #56]	; 0x38
   31e1c:	b	319d0 <fputs@plt+0x208bc>
   31e20:	mov	r2, #10
   31e24:	mov	r3, #0
   31e28:	mov	r0, r6
   31e2c:	mov	r1, r7
   31e30:	bl	8ebe4 <fputs@plt+0x7dad0>
   31e34:	mov	r2, #10
   31e38:	mov	r3, #0
   31e3c:	bl	8ebe4 <fputs@plt+0x7dad0>
   31e40:	cmp	r3, #0
   31e44:	cmpeq	r2, #1
   31e48:	beq	31d60 <fputs@plt+0x20c4c>
   31e4c:	ldr	r3, [pc, #488]	; 3203c <fputs@plt+0x20f28>
   31e50:	add	r3, pc, r3
   31e54:	add	r8, r3, r8, lsl #1
   31e58:	ldrb	r2, [r8, #2761]	; 0xac9
   31e5c:	ldrb	r3, [r8, #2760]	; 0xac8
   31e60:	b	31d68 <fputs@plt+0x20c54>
   31e64:	ldr	r0, [sp, #52]	; 0x34
   31e68:	add	r1, r3, #1
   31e6c:	ldr	r2, [r0, #8]
   31e70:	str	r1, [r0, #4]
   31e74:	ldr	r0, [r2, r3, lsl #2]
   31e78:	bl	2a844 <fputs@plt+0x19730>
   31e7c:	ldr	r3, [sp, #20]
   31e80:	cmn	r3, #1
   31e84:	vmov.f64	d8, d0
   31e88:	bne	30f6c <fputs@plt+0x1fe58>
   31e8c:	mov	r2, #6
   31e90:	mov	r3, #1
   31e94:	str	r2, [sp, #20]
   31e98:	b	30f7c <fputs@plt+0x1fe68>
   31e9c:	vldr	d5, [pc, #388]	; 32028 <fputs@plt+0x20f14>
   31ea0:	vldr	d6, [pc, #392]	; 32030 <fputs@plt+0x20f1c>
   31ea4:	mov	r3, #1
   31ea8:	mov	r7, #0
   31eac:	b	310b0 <fputs@plt+0x1ff9c>
   31eb0:	asr	r1, r0, #31
   31eb4:	bl	232d8 <fputs@plt+0x121c4>
   31eb8:	subs	fp, r0, #0
   31ebc:	beq	32294 <fputs@plt+0x21180>
   31ec0:	str	fp, [sp, #40]	; 0x28
   31ec4:	b	3161c <fputs@plt+0x20508>
   31ec8:	ldr	r1, [pc, #368]	; 32040 <fputs@plt+0x20f2c>
   31ecc:	ldr	r0, [sp, #12]
   31ed0:	mov	r2, #1
   31ed4:	add	r1, pc, r1
   31ed8:	bl	30aac <fputs@plt+0x1f998>
   31edc:	add	sp, sp, #164	; 0xa4
   31ee0:	vpop	{d8-d9}
   31ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31ee8:	add	r3, r3, #7
   31eec:	bic	r3, r3, #7
   31ef0:	add	r2, r3, #8
   31ef4:	ldrd	r6, [r3]
   31ef8:	ldr	r3, [sp, #32]
   31efc:	str	r2, [sp, #24]
   31f00:	str	r3, [sp, #56]	; 0x38
   31f04:	b	319c0 <fputs@plt+0x208ac>
   31f08:	add	r3, r3, #7
   31f0c:	bic	r3, r3, #7
   31f10:	add	r2, r3, #8
   31f14:	str	r2, [sp, #24]
   31f18:	ldrd	r0, [r3]
   31f1c:	b	31df4 <fputs@plt+0x20ce0>
   31f20:	sub	r1, r1, #1
   31f24:	mov	r2, #32
   31f28:	ldr	r0, [sp, #12]
   31f2c:	bl	30b88 <fputs@plt+0x1fa74>
   31f30:	mov	r6, #0
   31f34:	mvn	r3, #0
   31f38:	mov	r7, r6
   31f3c:	str	r3, [sp, #4]
   31f40:	b	31728 <fputs@plt+0x20614>
   31f44:	rsbs	r6, r0, #0
   31f48:	mov	r3, #45	; 0x2d
   31f4c:	rsc	r7, r1, #0
   31f50:	str	r3, [sp, #56]	; 0x38
   31f54:	b	319d0 <fputs@plt+0x208bc>
   31f58:	sub	r3, r0, r5
   31f5c:	cmp	r3, #0
   31f60:	movle	r6, #0
   31f64:	movgt	r6, #1
   31f68:	and	r7, r7, r6
   31f6c:	str	r3, [sp, #4]
   31f70:	and	r6, r6, r1
   31f74:	b	31790 <fputs@plt+0x2067c>
   31f78:	mov	r7, #0
   31f7c:	b	311c0 <fputs@plt+0x200ac>
   31f80:	adds	r0, r0, #15
   31f84:	adc	r1, r1, #0
   31f88:	bl	232d8 <fputs@plt+0x121c4>
   31f8c:	subs	fp, r0, #0
   31f90:	beq	32294 <fputs@plt+0x21180>
   31f94:	str	fp, [sp, #40]	; 0x28
   31f98:	b	31238 <fputs@plt+0x20124>
   31f9c:	mov	r2, #48	; 0x30
   31fa0:	strb	r2, [lr]
   31fa4:	ldr	r2, [sp, #44]	; 0x2c
   31fa8:	cmp	r9, #0
   31fac:	add	r1, lr, #1
   31fb0:	add	ip, r2, #1
   31fb4:	bne	322cc <fputs@plt+0x211b8>
   31fb8:	cmp	ip, #0
   31fbc:	moveq	r2, r1
   31fc0:	beq	312f0 <fputs@plt+0x201dc>
   31fc4:	sub	r2, r1, ip
   31fc8:	mov	r0, #48	; 0x30
   31fcc:	strb	r0, [r1], #1
   31fd0:	cmp	r1, r2
   31fd4:	bne	31fcc <fputs@plt+0x20eb8>
   31fd8:	ldr	r1, [sp, #20]
   31fdc:	add	r1, r1, ip
   31fe0:	str	r1, [sp, #20]
   31fe4:	b	312f0 <fputs@plt+0x201dc>
   31fe8:	ldr	r3, [sp, #16]
   31fec:	ldr	r1, [sp, #20]
   31ff0:	eor	r3, r3, #1
   31ff4:	cmn	r7, #4
   31ff8:	cmpge	r1, r7
   31ffc:	uxtb	r3, r3
   32000:	str	r3, [sp, #68]	; 0x44
   32004:	bge	32218 <fputs@plt+0x21104>
   32008:	mov	r1, #0
   3200c:	mov	r2, #0
   32010:	mov	r3, #0
   32014:	mov	sl, #3
   32018:	str	r1, [sp, #44]	; 0x2c
   3201c:	b	31208 <fputs@plt+0x200f4>
	...
   32028:	andcs	r0, r0, r0
   3202c:	andmi	sl, r2, #95	; 0x5f
   32030:	andeq	r0, r0, r0
   32034:	svccc	0x00f00000	; IMB
   32038:	andeq	r1, r6, r8, lsl #29
   3203c:	andeq	lr, r5, r0, ror sp
   32040:	andeq	r1, r6, ip, ror #26
   32044:	andeq	lr, r5, r0, asr fp
   32048:	mvnpl	r8, pc, lsl r5
   3204c:	strbtvs	r6, [r6], -r7, ror #12
   32050:	andeq	r1, r6, r8, lsr #22
   32054:	muleq	r5, r0, r4
   32058:	andeq	sp, r5, ip, ror r4
   3205c:	ldr	r3, [sp, #28]
   32060:	cmp	r7, #0
   32064:	add	r1, r3, r5
   32068:	ldr	r3, [pc, #-44]	; 32044 <fputs@plt+0x20f30>
   3206c:	rsblt	r7, r7, #0
   32070:	add	r3, pc, r3
   32074:	add	r1, r3, r1, lsl #1
   32078:	ldrb	r1, [r1, #2624]	; 0xa40
   3207c:	add	r3, r3, r1
   32080:	addlt	r1, r2, #2
   32084:	ldrb	r3, [r3, #2772]	; 0xad4
   32088:	addge	r1, r2, #2
   3208c:	strb	r3, [r2]
   32090:	movlt	r3, #45	; 0x2d
   32094:	movge	r3, #43	; 0x2b
   32098:	strblt	r3, [r2, #1]
   3209c:	strbge	r3, [r2, #1]
   320a0:	cmp	r7, #99	; 0x63
   320a4:	ble	320d0 <fputs@plt+0x20fbc>
   320a8:	ldr	r0, [pc, #-104]	; 32048 <fputs@plt+0x20f34>
   320ac:	asr	r3, r7, #31
   320b0:	mov	r2, #100	; 0x64
   320b4:	smull	ip, r0, r0, r7
   320b8:	add	r1, r1, #1
   320bc:	rsb	r3, r3, r0, asr #5
   320c0:	add	r0, r3, #48	; 0x30
   320c4:	mul	r3, r2, r3
   320c8:	strb	r0, [r1, #-1]
   320cc:	sub	r7, r7, r3
   320d0:	ldr	r0, [pc, #-140]	; 3204c <fputs@plt+0x20f38>
   320d4:	asr	r3, r7, #31
   320d8:	mov	r2, r1
   320dc:	smull	ip, r0, r0, r7
   320e0:	rsb	r3, r3, r0, asr #2
   320e4:	add	r0, r3, r3, lsl #2
   320e8:	add	r3, r3, #48	; 0x30
   320ec:	sub	r0, r7, r0, lsl #1
   320f0:	add	r0, r0, #48	; 0x30
   320f4:	strb	r3, [r2], #2
   320f8:	strb	r0, [r1, #1]
   320fc:	b	31388 <fputs@plt+0x20274>
   32100:	bic	r2, r7, r7, asr #31
   32104:	str	r6, [sp, #68]	; 0x44
   32108:	asr	r3, r2, #31
   3210c:	str	r7, [sp, #44]	; 0x2c
   32110:	b	31208 <fputs@plt+0x200f4>
   32114:	ldr	r3, [pc, #-204]	; 32050 <fputs@plt+0x20f3c>
   32118:	ldr	r1, [sp, #56]	; 0x38
   3211c:	add	r3, pc, r3
   32120:	cmp	r1, #0
   32124:	mov	r2, r1
   32128:	ldr	r0, [r3]
   3212c:	add	fp, sp, #160	; 0xa0
   32130:	movne	r2, #1
   32134:	moveq	r2, #0
   32138:	strb	r1, [fp, #-72]!	; 0xffffffb8
   3213c:	ldr	r3, [sp, #4]
   32140:	str	r0, [fp, r2]
   32144:	beq	321e4 <fputs@plt+0x210d0>
   32148:	sub	r3, r3, #4
   3214c:	cmp	r3, #0
   32150:	str	r3, [sp, #4]
   32154:	ldr	r3, [sp, #8]
   32158:	movle	r6, #0
   3215c:	movgt	r6, #1
   32160:	eor	r7, r3, #1
   32164:	and	r7, r7, r6
   32168:	and	r6, r6, r3
   3216c:	mov	r3, #0
   32170:	str	r3, [sp, #40]	; 0x28
   32174:	mov	r5, #4
   32178:	b	31790 <fputs@plt+0x2067c>
   3217c:	cmp	sl, #11
   32180:	bne	32234 <fputs@plt+0x21120>
   32184:	add	fp, sp, #160	; 0xa0
   32188:	mov	r2, #0
   3218c:	mov	r3, #2
   32190:	str	r2, [sp, #40]	; 0x28
   32194:	strb	r6, [fp, #-72]!	; 0xffffffb8
   32198:	mov	r5, r3
   3219c:	mov	r2, #1
   321a0:	b	31680 <fputs@plt+0x2056c>
   321a4:	mov	r1, #0
   321a8:	str	r6, [sp, #68]	; 0x44
   321ac:	mov	r2, #0
   321b0:	mov	r3, #0
   321b4:	str	r1, [sp, #44]	; 0x2c
   321b8:	b	31208 <fputs@plt+0x200f4>
   321bc:	str	fp, [sp, #40]	; 0x28
   321c0:	ldr	fp, [pc, #-372]	; 32054 <fputs@plt+0x20f40>
   321c4:	add	fp, pc, fp
   321c8:	b	31454 <fputs@plt+0x20340>
   321cc:	ldr	fp, [pc, #-380]	; 32058 <fputs@plt+0x20f44>
   321d0:	str	r3, [sp, #24]
   321d4:	ldr	r3, [sp, #32]
   321d8:	add	fp, pc, fp
   321dc:	str	r3, [sp, #40]	; 0x28
   321e0:	b	31454 <fputs@plt+0x20340>
   321e4:	sub	r3, r3, #3
   321e8:	cmp	r3, #0
   321ec:	str	r3, [sp, #4]
   321f0:	ldr	r3, [sp, #8]
   321f4:	ldr	r2, [sp, #56]	; 0x38
   321f8:	movle	r6, #0
   321fc:	movgt	r6, #1
   32200:	eor	r7, r3, #1
   32204:	and	r7, r7, r6
   32208:	str	r2, [sp, #40]	; 0x28
   3220c:	and	r6, r6, r3
   32210:	mov	r5, #3
   32214:	b	31790 <fputs@plt+0x2067c>
   32218:	bic	r2, r7, r7, asr #31
   3221c:	sub	r3, r1, r7
   32220:	str	r3, [sp, #20]
   32224:	str	r7, [sp, #44]	; 0x2c
   32228:	asr	r3, r2, #31
   3222c:	mov	sl, #2
   32230:	b	31208 <fputs@plt+0x200f4>
   32234:	mov	r3, #0
   32238:	mov	r5, r3
   3223c:	str	r3, [sp, #40]	; 0x28
   32240:	add	fp, sp, #88	; 0x58
   32244:	b	31684 <fputs@plt+0x20570>
   32248:	mov	r4, r2
   3224c:	b	30de4 <fputs@plt+0x1fcd0>
   32250:	cmp	r6, #0
   32254:	movne	r3, #48	; 0x30
   32258:	strbne	r3, [r2]
   3225c:	strbeq	r6, [r2, #-1]
   32260:	addne	r2, r2, #1
   32264:	subeq	r2, r2, #1
   32268:	b	31380 <fputs@plt+0x2026c>
   3226c:	ldr	r3, [sp, #4]
   32270:	mov	r5, #0
   32274:	cmp	r3, #0
   32278:	ldr	r3, [sp, #8]
   3227c:	movle	r6, #0
   32280:	movgt	r6, #1
   32284:	eor	r7, r3, #1
   32288:	and	r7, r7, r6
   3228c:	and	r6, r6, r3
   32290:	b	31790 <fputs@plt+0x2067c>
   32294:	ldr	r1, [sp, #12]
   32298:	mov	r2, #1
   3229c:	mov	r3, #0
   322a0:	strb	r2, [r1, #24]
   322a4:	str	r3, [r1, #16]
   322a8:	b	3151c <fputs@plt+0x20408>
   322ac:	vmov.f64	d5, d6
   322b0:	b	31104 <fputs@plt+0x1fff0>
   322b4:	vmov.f64	d4, d5
   322b8:	b	31160 <fputs@plt+0x2004c>
   322bc:	mov	r3, #2
   322c0:	mov	r5, r3
   322c4:	mov	r2, #1
   322c8:	b	31680 <fputs@plt+0x2056c>
   322cc:	mov	r2, #46	; 0x2e
   322d0:	add	r1, lr, #2
   322d4:	strb	r2, [lr, #1]
   322d8:	b	31fb8 <fputs@plt+0x20ea4>
   322dc:	push	{r4, lr}
   322e0:	subs	lr, r0, #0
   322e4:	sub	sp, sp, #32
   322e8:	movle	r0, r1
   322ec:	ble	32338 <fputs@plt+0x21224>
   322f0:	mov	r4, r2
   322f4:	mov	ip, r1
   322f8:	mov	r1, r4
   322fc:	add	r4, sp, #4
   32300:	mov	r2, r3
   32304:	mov	r0, r4
   32308:	mov	r3, #0
   3230c:	str	ip, [sp, #8]
   32310:	str	ip, [sp, #12]
   32314:	str	lr, [sp, #20]
   32318:	str	r3, [sp, #4]
   3231c:	str	r3, [sp, #16]
   32320:	str	r3, [sp, #24]
   32324:	strb	r3, [sp, #28]
   32328:	strb	r3, [sp, #29]
   3232c:	bl	30c18 <fputs@plt+0x1fb04>
   32330:	mov	r0, r4
   32334:	bl	25400 <fputs@plt+0x142ec>
   32338:	add	sp, sp, #32
   3233c:	pop	{r4, pc}
   32340:	push	{r2, r3}
   32344:	push	{lr}		; (str lr, [sp, #-4]!)
   32348:	sub	sp, sp, #12
   3234c:	add	ip, sp, #20
   32350:	mov	r3, ip
   32354:	ldr	r2, [sp, #16]
   32358:	str	ip, [sp, #4]
   3235c:	bl	322dc <fputs@plt+0x211c8>
   32360:	add	sp, sp, #12
   32364:	pop	{lr}		; (ldr lr, [sp], #4)
   32368:	add	sp, sp, #8
   3236c:	bx	lr
   32370:	ldr	r3, [r0, #24]
   32374:	push	{r4, r5, r6, r7, r8, r9, lr}
   32378:	cmp	r3, #31
   3237c:	sub	sp, sp, #12
   32380:	mov	r4, r0
   32384:	mov	r5, r1
   32388:	mov	r7, r2
   3238c:	ldrh	r6, [r0, #8]
   32390:	ble	3241c <fputs@plt+0x21308>
   32394:	ldr	r1, [r0, #20]
   32398:	and	r3, r6, #13
   3239c:	str	r1, [r0, #16]
   323a0:	strh	r3, [r0, #8]
   323a4:	tst	r6, #4
   323a8:	bne	3243c <fputs@plt+0x21328>
   323ac:	ldrd	r8, [r4]
   323b0:	ldr	r2, [pc, #160]	; 32458 <fputs@plt+0x21344>
   323b4:	mov	r0, #32
   323b8:	add	r2, pc, r2
   323bc:	strd	r8, [sp]
   323c0:	bl	32340 <fputs@plt+0x2122c>
   323c4:	ldr	r0, [r4, #16]
   323c8:	cmp	r0, #0
   323cc:	beq	323d8 <fputs@plt+0x212c4>
   323d0:	bl	10f58 <strlen@plt>
   323d4:	bic	r0, r0, #-1073741824	; 0xc0000000
   323d8:	str	r0, [r4, #12]
   323dc:	ldrh	r0, [r4, #8]
   323e0:	cmp	r7, #0
   323e4:	mov	r3, #1
   323e8:	bicne	r0, r0, #12
   323ec:	orr	r0, r0, #512	; 0x200
   323f0:	orr	r0, r0, #2
   323f4:	strh	r0, [r4, #8]
   323f8:	ands	r0, r0, #2
   323fc:	strb	r3, [r4, #10]
   32400:	beq	32434 <fputs@plt+0x21320>
   32404:	mov	r1, r5
   32408:	mov	r0, r4
   3240c:	bl	2e27c <fputs@plt+0x1d168>
   32410:	mov	r0, #0
   32414:	add	sp, sp, #12
   32418:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3241c:	mov	r1, #32
   32420:	bl	2c940 <fputs@plt+0x1b82c>
   32424:	cmp	r0, #0
   32428:	ldreq	r1, [r4, #16]
   3242c:	beq	323a4 <fputs@plt+0x21290>
   32430:	mov	r0, #7
   32434:	add	sp, sp, #12
   32438:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3243c:	ldrd	r8, [r4]
   32440:	ldr	r2, [pc, #20]	; 3245c <fputs@plt+0x21348>
   32444:	mov	r0, #32
   32448:	add	r2, pc, r2
   3244c:	strd	r8, [sp]
   32450:	bl	32340 <fputs@plt+0x2122c>
   32454:	b	323c4 <fputs@plt+0x212b0>
   32458:	muleq	r6, r8, r8
   3245c:	andeq	r1, r6, r0, lsl #16
   32460:	ldrh	r3, [r0, #8]
   32464:	push	{r4, r5, r6, lr}
   32468:	mov	r4, r0
   3246c:	ands	r2, r3, #18
   32470:	mov	r6, r1
   32474:	beq	324f8 <fputs@plt+0x213e4>
   32478:	tst	r3, #16384	; 0x4000
   3247c:	orr	r3, r3, #2
   32480:	strh	r3, [r0, #8]
   32484:	bne	32504 <fputs@plt+0x213f0>
   32488:	ldrb	r3, [r4, #10]
   3248c:	bic	r5, r6, #8
   32490:	cmp	r3, r5
   32494:	beq	324a4 <fputs@plt+0x21390>
   32498:	ldrh	r3, [r4, #8]
   3249c:	tst	r3, #2
   324a0:	bne	3250c <fputs@plt+0x213f8>
   324a4:	tst	r6, #8
   324a8:	bne	324d4 <fputs@plt+0x213c0>
   324ac:	ldrh	r2, [r4, #8]
   324b0:	ldr	r3, [pc, #120]	; 32530 <fputs@plt+0x2141c>
   324b4:	and	r3, r3, r2
   324b8:	cmp	r3, #2
   324bc:	beq	32524 <fputs@plt+0x21410>
   324c0:	ldrb	r3, [r4, #10]
   324c4:	cmp	r3, r5
   324c8:	bne	324f0 <fputs@plt+0x213dc>
   324cc:	ldr	r0, [r4, #16]
   324d0:	pop	{r4, r5, r6, pc}
   324d4:	ldr	r3, [r4, #16]
   324d8:	tst	r3, #1
   324dc:	beq	324ac <fputs@plt+0x21398>
   324e0:	mov	r0, r4
   324e4:	bl	2ccac <fputs@plt+0x1bb98>
   324e8:	cmp	r0, #0
   324ec:	beq	324ac <fputs@plt+0x21398>
   324f0:	mov	r0, #0
   324f4:	pop	{r4, r5, r6, pc}
   324f8:	bl	32370 <fputs@plt+0x2125c>
   324fc:	bic	r5, r6, #8
   32500:	b	324c0 <fputs@plt+0x213ac>
   32504:	bl	2cc2c <fputs@plt+0x1bb18>
   32508:	b	32488 <fputs@plt+0x21374>
   3250c:	mov	r1, r5
   32510:	mov	r0, r4
   32514:	bl	2e27c <fputs@plt+0x1d168>
   32518:	tst	r6, #8
   3251c:	bne	324d4 <fputs@plt+0x213c0>
   32520:	b	324ac <fputs@plt+0x21398>
   32524:	mov	r0, r4
   32528:	bl	2e500 <fputs@plt+0x1d3ec>
   3252c:	b	324c0 <fputs@plt+0x213ac>
   32530:	andeq	r0, r0, r2, lsl #4
   32534:	push	{r4, lr}
   32538:	mov	r4, r0
   3253c:	bl	32460 <fputs@plt+0x2134c>
   32540:	cmp	r0, #0
   32544:	ldrne	r0, [r4, #12]
   32548:	pop	{r4, pc}
   3254c:	ldrh	r3, [r0, #8]
   32550:	tst	r3, #2
   32554:	beq	32564 <fputs@plt+0x21450>
   32558:	ldrb	r2, [r0, #10]
   3255c:	cmp	r2, r1
   32560:	beq	32594 <fputs@plt+0x21480>
   32564:	ands	r2, r3, #16
   32568:	beq	32584 <fputs@plt+0x21470>
   3256c:	tst	r3, #16384	; 0x4000
   32570:	beq	32594 <fputs@plt+0x21480>
   32574:	ldr	r3, [r0, #12]
   32578:	ldr	r0, [r0]
   3257c:	add	r0, r3, r0
   32580:	bx	lr
   32584:	tst	r3, #1
   32588:	beq	3259c <fputs@plt+0x21488>
   3258c:	mov	r0, r2
   32590:	bx	lr
   32594:	ldr	r0, [r0, #12]
   32598:	bx	lr
   3259c:	b	32534 <fputs@plt+0x21420>
   325a0:	mov	r1, #1
   325a4:	b	3254c <fputs@plt+0x21438>
   325a8:	push	{r4, r5, r6, lr}
   325ac:	mov	r5, r0
   325b0:	bl	22b24 <fputs@plt+0x11a10>
   325b4:	bl	325a0 <fputs@plt+0x2148c>
   325b8:	mov	r4, r0
   325bc:	mov	r0, r5
   325c0:	bl	22acc <fputs@plt+0x119b8>
   325c4:	mov	r0, r4
   325c8:	pop	{r4, r5, r6, pc}
   325cc:	mov	r1, #2
   325d0:	b	3254c <fputs@plt+0x21438>
   325d4:	push	{r4, r5, r6, lr}
   325d8:	mov	r5, r0
   325dc:	bl	22b24 <fputs@plt+0x11a10>
   325e0:	bl	325cc <fputs@plt+0x214b8>
   325e4:	mov	r4, r0
   325e8:	mov	r0, r5
   325ec:	bl	22acc <fputs@plt+0x119b8>
   325f0:	mov	r0, r4
   325f4:	pop	{r4, r5, r6, pc}
   325f8:	cmp	r0, #0
   325fc:	bxeq	lr
   32600:	ldrh	r3, [r0, #8]
   32604:	ldr	r2, [pc, #44]	; 32638 <fputs@plt+0x21524>
   32608:	bics	r2, r2, r3
   3260c:	beq	3261c <fputs@plt+0x21508>
   32610:	tst	r3, #1
   32614:	bne	32630 <fputs@plt+0x2151c>
   32618:	b	32460 <fputs@plt+0x2134c>
   3261c:	ldrb	r2, [r0, #10]
   32620:	cmp	r2, r1
   32624:	bne	32610 <fputs@plt+0x214fc>
   32628:	ldr	r0, [r0, #16]
   3262c:	bx	lr
   32630:	mov	r0, #0
   32634:	bx	lr
   32638:	andeq	r0, r0, r2, lsl #4
   3263c:	mov	r1, #1
   32640:	b	325f8 <fputs@plt+0x214e4>
   32644:	ldm	r0, {r2, r3}
   32648:	cmp	r2, r3
   3264c:	ble	32664 <fputs@plt+0x21550>
   32650:	ldr	r2, [r0, #8]
   32654:	add	r1, r3, #1
   32658:	str	r1, [r0, #4]
   3265c:	ldr	r0, [r2, r3, lsl #2]
   32660:	b	3263c <fputs@plt+0x21528>
   32664:	mov	r0, #0
   32668:	bx	lr
   3266c:	ldrh	r2, [r0, #8]
   32670:	tst	r2, #18
   32674:	beq	326ac <fputs@plt+0x21598>
   32678:	push	{r4, lr}
   3267c:	mov	r4, r0
   32680:	bl	2cc2c <fputs@plt+0x1bb18>
   32684:	cmp	r0, #0
   32688:	bne	326b0 <fputs@plt+0x2159c>
   3268c:	ldrh	r3, [r4, #8]
   32690:	ldr	r2, [r4, #12]
   32694:	orr	r3, r3, #16
   32698:	cmp	r2, #0
   3269c:	strh	r3, [r4, #8]
   326a0:	beq	326b0 <fputs@plt+0x2159c>
   326a4:	ldr	r0, [r4, #16]
   326a8:	pop	{r4, pc}
   326ac:	b	3263c <fputs@plt+0x21528>
   326b0:	mov	r0, #0
   326b4:	pop	{r4, pc}
   326b8:	push	{r4, r5, r6, lr}
   326bc:	mov	r5, r2
   326c0:	ldr	r0, [r2]
   326c4:	bl	3266c <fputs@plt+0x21558>
   326c8:	mov	r4, r0
   326cc:	ldr	r0, [r5, #4]
   326d0:	bl	2a848 <fputs@plt+0x19734>
   326d4:	ldr	r3, [r4]
   326d8:	cmp	r3, #0
   326dc:	beq	32758 <fputs@plt+0x21644>
   326e0:	cmp	r0, #0
   326e4:	ldrgt	r3, [r4, #20]
   326e8:	addgt	r1, r3, r0, lsl #2
   326ec:	ble	32704 <fputs@plt+0x215f0>
   326f0:	ldr	r2, [r3]
   326f4:	add	r2, r2, #1
   326f8:	str	r2, [r3], #4
   326fc:	cmp	r1, r3
   32700:	bne	326f0 <fputs@plt+0x215dc>
   32704:	ldr	r3, [r4, #8]
   32708:	cmp	r0, r3
   3270c:	bge	32748 <fputs@plt+0x21634>
   32710:	ldr	r2, [r4, #24]
   32714:	ldr	r1, [r4, #20]
   32718:	lsl	r3, r0, #2
   3271c:	add	r2, r2, r3
   32720:	add	r1, r1, r3
   32724:	mov	ip, #1
   32728:	ldr	r3, [r2]
   3272c:	add	r0, r0, #1
   32730:	add	r3, r3, #1
   32734:	str	r3, [r2], #4
   32738:	str	ip, [r1], #4
   3273c:	ldr	r3, [r4, #8]
   32740:	cmp	r3, r0
   32744:	bgt	32728 <fputs@plt+0x21614>
   32748:	ldr	r3, [r4]
   3274c:	add	r3, r3, #1
   32750:	str	r3, [r4]
   32754:	pop	{r4, r5, r6, pc}
   32758:	ldr	r2, [r4, #8]
   3275c:	cmp	r2, #0
   32760:	ble	3274c <fputs@plt+0x21638>
   32764:	ldr	r2, [r4, #20]
   32768:	mov	r0, #1
   3276c:	sub	r2, r2, #4
   32770:	str	r0, [r2, #4]!
   32774:	ldr	r1, [r4, #8]
   32778:	add	r3, r3, #1
   3277c:	cmp	r1, r3
   32780:	bgt	32770 <fputs@plt+0x2165c>
   32784:	b	32748 <fputs@plt+0x21634>
   32788:	push	{r4, r5, r6, lr}
   3278c:	mov	r5, r0
   32790:	bl	22b24 <fputs@plt+0x11a10>
   32794:	bl	3266c <fputs@plt+0x21558>
   32798:	mov	r4, r0
   3279c:	mov	r0, r5
   327a0:	bl	22acc <fputs@plt+0x119b8>
   327a4:	mov	r0, r4
   327a8:	pop	{r4, r5, r6, pc}
   327ac:	push	{r4, r5, r6, r7, r8, lr}
   327b0:	mov	r5, r0
   327b4:	ldr	r0, [r2]
   327b8:	mov	r4, r2
   327bc:	bl	3266c <fputs@plt+0x21558>
   327c0:	ldr	r6, [pc, #168]	; 32870 <fputs@plt+0x2175c>
   327c4:	add	r6, pc, r6
   327c8:	mov	r7, r0
   327cc:	ldr	r0, [r4]
   327d0:	bl	325a0 <fputs@plt+0x2148c>
   327d4:	mov	r1, #2
   327d8:	mov	r2, #1
   327dc:	mov	r3, #0
   327e0:	smlal	r2, r3, r1, r0
   327e4:	mov	r4, r0
   327e8:	mov	r0, r5
   327ec:	bl	2d5d0 <fputs@plt+0x1c4bc>
   327f0:	subs	r1, r0, #0
   327f4:	popeq	{r4, r5, r6, r7, r8, pc}
   327f8:	cmp	r4, #0
   327fc:	ble	32864 <fputs@plt+0x21750>
   32800:	ldr	r2, [pc, #108]	; 32874 <fputs@plt+0x21760>
   32804:	mov	r0, r7
   32808:	add	r2, pc, r2
   3280c:	add	r7, r7, r4
   32810:	add	ip, r1, #2
   32814:	ldrb	r3, [r0], #1
   32818:	add	ip, ip, #2
   3281c:	and	lr, r3, #15
   32820:	add	lr, r2, lr
   32824:	add	r3, r2, r3, lsr #4
   32828:	ldrb	lr, [lr, #2816]	; 0xb00
   3282c:	ldrb	r3, [r3, #2816]	; 0xb00
   32830:	cmp	r0, r7
   32834:	strb	lr, [ip, #-3]
   32838:	strb	r3, [ip, #-4]
   3283c:	bne	32814 <fputs@plt+0x21700>
   32840:	lsl	r2, r4, #1
   32844:	add	ip, r1, r2
   32848:	ldr	r3, [pc, #40]	; 32878 <fputs@plt+0x21764>
   3284c:	mov	r0, #0
   32850:	strb	r0, [ip]
   32854:	mov	r0, r5
   32858:	ldr	r3, [r6, r3]
   3285c:	pop	{r4, r5, r6, r7, r8, lr}
   32860:	b	2d728 <fputs@plt+0x1c614>
   32864:	lsl	r2, r4, #1
   32868:	mov	ip, r1
   3286c:	b	32848 <fputs@plt+0x21734>
   32870:	andeq	r7, r7, r4, lsr r8
   32874:			; <UNDEFINED> instruction: 0x0005e3b8
   32878:	andeq	r0, r0, r4, lsr #2
   3287c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32880:	sub	sp, sp, #8
   32884:	mov	r4, r2
   32888:	mov	sl, r1
   3288c:	mov	r5, r0
   32890:	bl	2aa4c <fputs@plt+0x19938>
   32894:	mov	r9, r0
   32898:	mov	r0, r5
   3289c:	bl	2aa40 <fputs@plt+0x1992c>
   328a0:	mov	r8, r0
   328a4:	ldr	r0, [r4]
   328a8:	bl	3263c <fputs@plt+0x21528>
   328ac:	mov	r6, r0
   328b0:	ldr	r0, [r4, #4]
   328b4:	bl	3263c <fputs@plt+0x21528>
   328b8:	mov	r7, r0
   328bc:	ldr	r0, [r4]
   328c0:	bl	325a0 <fputs@plt+0x2148c>
   328c4:	ldr	r3, [r9, #124]	; 0x7c
   328c8:	cmp	r0, r3
   328cc:	bgt	32914 <fputs@plt+0x21800>
   328d0:	cmp	sl, #3
   328d4:	ldrbne	r3, [r8, #2]
   328d8:	beq	32930 <fputs@plt+0x2181c>
   328dc:	cmp	r7, #0
   328e0:	cmpne	r6, #0
   328e4:	bne	328f0 <fputs@plt+0x217dc>
   328e8:	add	sp, sp, #8
   328ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   328f0:	mov	r2, r8
   328f4:	mov	r1, r7
   328f8:	mov	r0, r6
   328fc:	bl	19580 <fputs@plt+0x846c>
   32900:	mov	r1, r0
   32904:	mov	r0, r5
   32908:	bl	2a8c4 <fputs@plt+0x197b0>
   3290c:	add	sp, sp, #8
   32910:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32914:	ldr	r1, [pc, #176]	; 329cc <fputs@plt+0x218b8>
   32918:	mov	r0, r5
   3291c:	mvn	r2, #0
   32920:	add	r1, pc, r1
   32924:	bl	2d140 <fputs@plt+0x1c02c>
   32928:	add	sp, sp, #8
   3292c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32930:	ldr	r0, [r4, #8]
   32934:	bl	3263c <fputs@plt+0x21528>
   32938:	cmp	r0, #0
   3293c:	str	r0, [sp, #4]
   32940:	beq	328e8 <fputs@plt+0x217d4>
   32944:	ldrb	r3, [r0]
   32948:	cmp	r3, #0
   3294c:	cmnne	r0, #1
   32950:	beq	329a4 <fputs@plt+0x21890>
   32954:	mov	r1, #0
   32958:	cmp	r3, #191	; 0xbf
   3295c:	add	r2, r0, #1
   32960:	ldrb	r3, [r0, #1]
   32964:	movls	r0, r2
   32968:	bls	3298c <fputs@plt+0x21878>
   3296c:	and	r0, r3, #192	; 0xc0
   32970:	cmp	r0, #128	; 0x80
   32974:	mov	r0, r2
   32978:	bne	3298c <fputs@plt+0x21878>
   3297c:	ldrb	r3, [r0, #1]!
   32980:	and	r2, r3, #192	; 0xc0
   32984:	cmp	r2, #128	; 0x80
   32988:	beq	3297c <fputs@plt+0x21868>
   3298c:	cmp	r3, #0
   32990:	cmnne	r0, #1
   32994:	add	r1, r1, #1
   32998:	bne	32958 <fputs@plt+0x21844>
   3299c:	cmp	r1, #1
   329a0:	beq	329bc <fputs@plt+0x218a8>
   329a4:	ldr	r1, [pc, #36]	; 329d0 <fputs@plt+0x218bc>
   329a8:	mov	r0, r5
   329ac:	mvn	r2, #0
   329b0:	add	r1, pc, r1
   329b4:	bl	2d140 <fputs@plt+0x1c02c>
   329b8:	b	328e8 <fputs@plt+0x217d4>
   329bc:	add	r0, sp, #4
   329c0:	bl	16400 <fputs@plt+0x52ec>
   329c4:	mov	r3, r0
   329c8:	b	328dc <fputs@plt+0x217c8>
   329cc:	andeq	r1, r6, r8, lsr r3
   329d0:	andeq	r1, r6, ip, asr #5
   329d4:	push	{r4, r5, r6, lr}
   329d8:	mov	r5, r0
   329dc:	bl	22b24 <fputs@plt+0x11a10>
   329e0:	bl	3263c <fputs@plt+0x21528>
   329e4:	mov	r4, r0
   329e8:	mov	r0, r5
   329ec:	bl	22acc <fputs@plt+0x119b8>
   329f0:	mov	r0, r4
   329f4:	pop	{r4, r5, r6, pc}
   329f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   329fc:	vpush	{d8-d15}
   32a00:	mov	r9, r1
   32a04:	mov	sl, r0
   32a08:	mov	r8, r2
   32a0c:	sub	sp, sp, #108	; 0x6c
   32a10:	mov	r0, r3
   32a14:	mov	r2, #48	; 0x30
   32a18:	mov	r1, #0
   32a1c:	mov	r4, r3
   32a20:	bl	10ee0 <memset@plt>
   32a24:	cmp	r9, #0
   32a28:	bne	32a64 <fputs@plt+0x21950>
   32a2c:	ldr	r5, [sl, #12]
   32a30:	ldrd	r6, [r5, #136]	; 0x88
   32a34:	orrs	r3, r6, r7
   32a38:	beq	3320c <fputs@plt+0x220f8>
   32a3c:	cmp	r6, #1
   32a40:	sbcs	r3, r7, #0
   32a44:	strd	r6, [r4]
   32a48:	blt	32d84 <fputs@plt+0x21c70>
   32a4c:	mov	r0, r9
   32a50:	mov	r3, #1
   32a54:	strb	r3, [r4, #42]	; 0x2a
   32a58:	add	sp, sp, #108	; 0x6c
   32a5c:	vpop	{d8-d15}
   32a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32a64:	ldr	r0, [r8]
   32a68:	bl	2a898 <fputs@plt+0x19784>
   32a6c:	sub	r0, r0, #1
   32a70:	cmp	r0, #1
   32a74:	ldr	r0, [r8]
   32a78:	bls	32b70 <fputs@plt+0x21a5c>
   32a7c:	bl	3263c <fputs@plt+0x21528>
   32a80:	subs	r5, r0, #0
   32a84:	beq	32d84 <fputs@plt+0x21c70>
   32a88:	ldrb	r3, [r5]
   32a8c:	ldr	r1, [pc, #1244]	; 32f70 <fputs@plt+0x21e5c>
   32a90:	add	r6, sp, #56	; 0x38
   32a94:	cmp	r3, #45	; 0x2d
   32a98:	addeq	fp, r5, #1
   32a9c:	movne	fp, r5
   32aa0:	str	r6, [sp]
   32aa4:	add	r3, sp, #24
   32aa8:	add	r2, sp, #16
   32aac:	add	r1, pc, r1
   32ab0:	mov	r0, fp
   32ab4:	moveq	r7, #1
   32ab8:	movne	r7, #0
   32abc:	bl	1be24 <fputs@plt+0xad10>
   32ac0:	cmp	r0, #3
   32ac4:	beq	3342c <fputs@plt+0x22318>
   32ac8:	mov	r1, r4
   32acc:	mov	r0, r5
   32ad0:	bl	219ec <fputs@plt+0x108d8>
   32ad4:	cmp	r0, #0
   32ad8:	beq	32b94 <fputs@plt+0x21a80>
   32adc:	ldrb	r3, [r5]
   32ae0:	ldr	r1, [pc, #1164]	; 32f74 <fputs@plt+0x21e60>
   32ae4:	add	r1, pc, r1
   32ae8:	add	r2, r1, r3
   32aec:	ldrb	r2, [r2, #336]	; 0x150
   32af0:	cmp	r2, #110	; 0x6e
   32af4:	bne	32b38 <fputs@plt+0x21a24>
   32af8:	ldr	ip, [pc, #1144]	; 32f78 <fputs@plt+0x21e64>
   32afc:	cmp	r3, #0
   32b00:	add	ip, pc, ip
   32b04:	mov	r0, r5
   32b08:	bne	32b18 <fputs@plt+0x21a04>
   32b0c:	b	33710 <fputs@plt+0x225fc>
   32b10:	cmp	r2, #0
   32b14:	beq	33710 <fputs@plt+0x225fc>
   32b18:	ldrb	r2, [r0, #1]!
   32b1c:	ldrb	r3, [ip, #1]!
   32b20:	add	lr, r1, r2
   32b24:	add	r3, r1, r3
   32b28:	ldrb	lr, [lr, #336]	; 0x150
   32b2c:	ldrb	r3, [r3, #336]	; 0x150
   32b30:	cmp	lr, r3
   32b34:	beq	32b10 <fputs@plt+0x219fc>
   32b38:	mov	r0, r5
   32b3c:	bl	10f58 <strlen@plt>
   32b40:	mov	r1, r6
   32b44:	mov	r3, #1
   32b48:	bic	r2, r0, #-1073741824	; 0xc0000000
   32b4c:	mov	r0, r5
   32b50:	bl	1654c <fputs@plt+0x5438>
   32b54:	cmp	r0, #0
   32b58:	beq	32d84 <fputs@plt+0x21c70>
   32b5c:	vldr	d6, [pc, #988]	; 32f40 <fputs@plt+0x21e2c>
   32b60:	vldr	d7, [pc, #992]	; 32f48 <fputs@plt+0x21e34>
   32b64:	vldr	d5, [sp, #56]	; 0x38
   32b68:	vmla.f64	d7, d5, d6
   32b6c:	b	32b80 <fputs@plt+0x21a6c>
   32b70:	bl	2a844 <fputs@plt+0x19730>
   32b74:	vldr	d6, [pc, #964]	; 32f40 <fputs@plt+0x21e2c>
   32b78:	vldr	d7, [pc, #968]	; 32f48 <fputs@plt+0x21e34>
   32b7c:	vmla.f64	d7, d0, d6
   32b80:	vmov	r0, r1, d7
   32b84:	bl	8ec30 <fputs@plt+0x7db1c>
   32b88:	mov	r3, #1
   32b8c:	strb	r3, [r4, #42]	; 0x2a
   32b90:	strd	r0, [r4]
   32b94:	cmp	r9, #1
   32b98:	ble	32ec8 <fputs@plt+0x21db4>
   32b9c:	vldr	d8, [pc, #940]	; 32f50 <fputs@plt+0x21e3c>
   32ba0:	vldr	d13, [pc, #944]	; 32f58 <fputs@plt+0x21e44>
   32ba4:	vldr	d12, [pc, #948]	; 32f60 <fputs@plt+0x21e4c>
   32ba8:	vldr	d11, [pc, #920]	; 32f48 <fputs@plt+0x21e34>
   32bac:	vldr	d14, [pc, #948]	; 32f68 <fputs@plt+0x21e54>
   32bb0:	vldr	d10, [pc, #904]	; 32f40 <fputs@plt+0x21e2c>
   32bb4:	mov	r5, #1
   32bb8:	ldr	r0, [r8, #4]!
   32bbc:	bl	3263c <fputs@plt+0x21528>
   32bc0:	cmp	r0, #0
   32bc4:	beq	32d84 <fputs@plt+0x21c70>
   32bc8:	ldr	lr, [pc, #940]	; 32f7c <fputs@plt+0x21e68>
   32bcc:	mov	r3, #1
   32bd0:	add	r6, sp, #24
   32bd4:	str	r3, [sp, #12]
   32bd8:	sub	r0, r0, #1
   32bdc:	mov	r1, r6
   32be0:	mov	r3, #0
   32be4:	add	lr, pc, lr
   32be8:	b	32c00 <fputs@plt+0x21aec>
   32bec:	ldrb	r2, [ip, #336]	; 0x150
   32bf0:	add	r3, r3, #1
   32bf4:	cmp	r3, #29
   32bf8:	strb	r2, [r1], #1
   32bfc:	beq	32c10 <fputs@plt+0x21afc>
   32c00:	ldrb	r2, [r0, #1]!
   32c04:	cmp	r2, #0
   32c08:	add	ip, lr, r2
   32c0c:	bne	32bec <fputs@plt+0x21ad8>
   32c10:	add	r2, sp, #104	; 0x68
   32c14:	add	r3, r2, r3
   32c18:	mov	r2, #0
   32c1c:	strb	r2, [r3, #-80]	; 0xffffffb0
   32c20:	ldrb	r3, [sp, #24]
   32c24:	sub	r3, r3, #43	; 0x2b
   32c28:	cmp	r3, #76	; 0x4c
   32c2c:	addls	pc, pc, r3, lsl #2
   32c30:	b	32d84 <fputs@plt+0x21c70>
   32c34:	b	32fc0 <fputs@plt+0x21eac>
   32c38:	b	32d84 <fputs@plt+0x21c70>
   32c3c:	b	32fc0 <fputs@plt+0x21eac>
   32c40:	b	32d84 <fputs@plt+0x21c70>
   32c44:	b	32d84 <fputs@plt+0x21c70>
   32c48:	b	32fc0 <fputs@plt+0x21eac>
   32c4c:	b	32fc0 <fputs@plt+0x21eac>
   32c50:	b	32fc0 <fputs@plt+0x21eac>
   32c54:	b	32fc0 <fputs@plt+0x21eac>
   32c58:	b	32fc0 <fputs@plt+0x21eac>
   32c5c:	b	32fc0 <fputs@plt+0x21eac>
   32c60:	b	32fc0 <fputs@plt+0x21eac>
   32c64:	b	32fc0 <fputs@plt+0x21eac>
   32c68:	b	32fc0 <fputs@plt+0x21eac>
   32c6c:	b	32fc0 <fputs@plt+0x21eac>
   32c70:	b	32d84 <fputs@plt+0x21c70>
   32c74:	b	32d84 <fputs@plt+0x21c70>
   32c78:	b	32d84 <fputs@plt+0x21c70>
   32c7c:	b	32d84 <fputs@plt+0x21c70>
   32c80:	b	32d84 <fputs@plt+0x21c70>
   32c84:	b	32d84 <fputs@plt+0x21c70>
   32c88:	b	32d84 <fputs@plt+0x21c70>
   32c8c:	b	32d84 <fputs@plt+0x21c70>
   32c90:	b	32d84 <fputs@plt+0x21c70>
   32c94:	b	32d84 <fputs@plt+0x21c70>
   32c98:	b	32d84 <fputs@plt+0x21c70>
   32c9c:	b	32d84 <fputs@plt+0x21c70>
   32ca0:	b	32d84 <fputs@plt+0x21c70>
   32ca4:	b	32d84 <fputs@plt+0x21c70>
   32ca8:	b	32d84 <fputs@plt+0x21c70>
   32cac:	b	32d84 <fputs@plt+0x21c70>
   32cb0:	b	32d84 <fputs@plt+0x21c70>
   32cb4:	b	32d84 <fputs@plt+0x21c70>
   32cb8:	b	32d84 <fputs@plt+0x21c70>
   32cbc:	b	32d84 <fputs@plt+0x21c70>
   32cc0:	b	32d84 <fputs@plt+0x21c70>
   32cc4:	b	32d84 <fputs@plt+0x21c70>
   32cc8:	b	32d84 <fputs@plt+0x21c70>
   32ccc:	b	32d84 <fputs@plt+0x21c70>
   32cd0:	b	32d84 <fputs@plt+0x21c70>
   32cd4:	b	32d84 <fputs@plt+0x21c70>
   32cd8:	b	32d84 <fputs@plt+0x21c70>
   32cdc:	b	32d84 <fputs@plt+0x21c70>
   32ce0:	b	32d84 <fputs@plt+0x21c70>
   32ce4:	b	32d84 <fputs@plt+0x21c70>
   32ce8:	b	32d84 <fputs@plt+0x21c70>
   32cec:	b	32d84 <fputs@plt+0x21c70>
   32cf0:	b	32d84 <fputs@plt+0x21c70>
   32cf4:	b	32d84 <fputs@plt+0x21c70>
   32cf8:	b	32d84 <fputs@plt+0x21c70>
   32cfc:	b	32d84 <fputs@plt+0x21c70>
   32d00:	b	32d84 <fputs@plt+0x21c70>
   32d04:	b	32d84 <fputs@plt+0x21c70>
   32d08:	b	32d84 <fputs@plt+0x21c70>
   32d0c:	b	32d84 <fputs@plt+0x21c70>
   32d10:	b	32d84 <fputs@plt+0x21c70>
   32d14:	b	32d84 <fputs@plt+0x21c70>
   32d18:	b	32d84 <fputs@plt+0x21c70>
   32d1c:	b	32d84 <fputs@plt+0x21c70>
   32d20:	b	32d84 <fputs@plt+0x21c70>
   32d24:	b	32d84 <fputs@plt+0x21c70>
   32d28:	b	32d84 <fputs@plt+0x21c70>
   32d2c:	b	32d84 <fputs@plt+0x21c70>
   32d30:	b	32d84 <fputs@plt+0x21c70>
   32d34:	b	32d84 <fputs@plt+0x21c70>
   32d38:	b	32ed0 <fputs@plt+0x21dbc>
   32d3c:	b	32d84 <fputs@plt+0x21c70>
   32d40:	b	32d84 <fputs@plt+0x21c70>
   32d44:	b	32d84 <fputs@plt+0x21c70>
   32d48:	b	32d84 <fputs@plt+0x21c70>
   32d4c:	b	32d84 <fputs@plt+0x21c70>
   32d50:	b	32d84 <fputs@plt+0x21c70>
   32d54:	b	32e1c <fputs@plt+0x21d08>
   32d58:	b	32d84 <fputs@plt+0x21c70>
   32d5c:	b	32d94 <fputs@plt+0x21c80>
   32d60:	b	32d84 <fputs@plt+0x21c70>
   32d64:	b	32d68 <fputs@plt+0x21c54>
   32d68:	ldr	r1, [pc, #528]	; 32f80 <fputs@plt+0x21e6c>
   32d6c:	mov	r0, r6
   32d70:	mov	r2, #8
   32d74:	add	r1, pc, r1
   32d78:	bl	1109c <strncmp@plt>
   32d7c:	subs	r7, r0, #0
   32d80:	beq	3319c <fputs@plt+0x22088>
   32d84:	mov	r0, #1
   32d88:	add	sp, sp, #108	; 0x6c
   32d8c:	vpop	{d8-d15}
   32d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32d94:	ldr	r1, [pc, #488]	; 32f84 <fputs@plt+0x21e70>
   32d98:	mov	r0, r6
   32d9c:	add	r1, pc, r1
   32da0:	bl	110f0 <strcmp@plt>
   32da4:	subs	fp, r0, #0
   32da8:	bne	32db8 <fputs@plt+0x21ca4>
   32dac:	ldrb	r3, [r4, #42]	; 0x2a
   32db0:	cmp	r3, #0
   32db4:	bne	332e4 <fputs@plt+0x221d0>
   32db8:	ldr	r1, [pc, #456]	; 32f88 <fputs@plt+0x21e74>
   32dbc:	mov	r0, r6
   32dc0:	add	r1, pc, r1
   32dc4:	bl	110f0 <strcmp@plt>
   32dc8:	cmp	r0, #0
   32dcc:	bne	32d84 <fputs@plt+0x21c70>
   32dd0:	ldrb	r3, [r4, #44]	; 0x2c
   32dd4:	cmp	r3, #0
   32dd8:	bne	32ebc <fputs@plt+0x21da8>
   32ddc:	ldrb	r3, [r4, #42]	; 0x2a
   32de0:	cmp	r3, #0
   32de4:	beq	332a0 <fputs@plt+0x2218c>
   32de8:	add	fp, sp, #12
   32dec:	mov	r2, fp
   32df0:	mov	r1, sl
   32df4:	mov	r0, r4
   32df8:	bl	2d170 <fputs@plt+0x1c05c>
   32dfc:	ldr	ip, [sp, #12]
   32e00:	cmp	ip, #0
   32e04:	mov	r6, r0
   32e08:	mov	r7, r1
   32e0c:	beq	33254 <fputs@plt+0x22140>
   32e10:	mov	r3, #1
   32e14:	strb	r3, [r4, #44]	; 0x2c
   32e18:	b	32f30 <fputs@plt+0x21e1c>
   32e1c:	ldr	r1, [pc, #360]	; 32f8c <fputs@plt+0x21e78>
   32e20:	mov	r0, r6
   32e24:	mov	r2, #9
   32e28:	add	r1, pc, r1
   32e2c:	bl	1109c <strncmp@plt>
   32e30:	cmp	r0, #0
   32e34:	bne	32d84 <fputs@plt+0x21c70>
   32e38:	ldrb	r3, [r4, #40]	; 0x28
   32e3c:	cmp	r3, #0
   32e40:	beq	33334 <fputs@plt+0x22220>
   32e44:	ldr	r1, [pc, #324]	; 32f90 <fputs@plt+0x21e7c>
   32e48:	mov	r3, #0
   32e4c:	mov	r7, #1
   32e50:	add	r6, sp, #33	; 0x21
   32e54:	vstr	d8, [r4, #32]
   32e58:	strb	r7, [r4, #41]	; 0x29
   32e5c:	str	r3, [r4, #24]
   32e60:	str	r3, [r4, #20]
   32e64:	strb	r3, [r4, #43]	; 0x2b
   32e68:	strb	r3, [r4, #42]	; 0x2a
   32e6c:	mov	r0, r6
   32e70:	add	r1, pc, r1
   32e74:	bl	110f0 <strcmp@plt>
   32e78:	cmp	r0, #0
   32e7c:	streq	r7, [r4, #16]
   32e80:	beq	32ebc <fputs@plt+0x21da8>
   32e84:	ldr	r1, [pc, #264]	; 32f94 <fputs@plt+0x21e80>
   32e88:	mov	r0, r6
   32e8c:	add	r1, pc, r1
   32e90:	bl	110f0 <strcmp@plt>
   32e94:	cmp	r0, #0
   32e98:	bne	33238 <fputs@plt+0x22124>
   32e9c:	ldrb	r3, [r4, #40]	; 0x28
   32ea0:	cmp	r3, #0
   32ea4:	bne	32eb0 <fputs@plt+0x21d9c>
   32ea8:	mov	r0, r4
   32eac:	bl	1c92c <fputs@plt+0xb818>
   32eb0:	mov	r3, #1
   32eb4:	str	r3, [r4, #12]
   32eb8:	str	r3, [r4, #16]
   32ebc:	add	r5, r5, #1
   32ec0:	cmp	r9, r5
   32ec4:	bne	32bb8 <fputs@plt+0x21aa4>
   32ec8:	mov	r0, #0
   32ecc:	b	32a58 <fputs@plt+0x21944>
   32ed0:	ldr	r1, [pc, #192]	; 32f98 <fputs@plt+0x21e84>
   32ed4:	mov	r0, r6
   32ed8:	add	r1, pc, r1
   32edc:	bl	110f0 <strcmp@plt>
   32ee0:	cmp	r0, #0
   32ee4:	bne	32d84 <fputs@plt+0x21c70>
   32ee8:	ldrb	r3, [r4, #42]	; 0x2a
   32eec:	cmp	r3, #0
   32ef0:	bne	32efc <fputs@plt+0x21de8>
   32ef4:	mov	r0, r4
   32ef8:	bl	1c718 <fputs@plt+0xb604>
   32efc:	add	r2, sp, #12
   32f00:	mov	r1, sl
   32f04:	mov	r0, r4
   32f08:	bl	2d170 <fputs@plt+0x1c05c>
   32f0c:	ldrd	r2, [r4]
   32f10:	mov	ip, #0
   32f14:	strb	ip, [r4, #40]	; 0x28
   32f18:	strb	ip, [r4, #41]	; 0x29
   32f1c:	strb	ip, [r4, #43]	; 0x2b
   32f20:	ldr	ip, [sp, #12]
   32f24:	adds	r2, r2, r0
   32f28:	adc	r3, r3, r1
   32f2c:	strd	r2, [r4]
   32f30:	cmp	ip, #0
   32f34:	beq	32ebc <fputs@plt+0x21da8>
   32f38:	b	32d84 <fputs@plt+0x21c70>
   32f3c:	nop			; (mov r0, r0)
   32f40:	andeq	r0, r0, r0
   32f44:	orrsmi	r9, r4, r0, ror r9
   32f48:	andeq	r0, r0, r0
   32f4c:	svccc	0x00e00000
	...
   32f5c:	andsmi	r0, ip, r0
   32f60:	andeq	r0, r0, r0
   32f64:	svclt	0x00e00000
   32f68:	andeq	r0, r0, r0
   32f6c:	eorsmi	r0, lr, r0
   32f70:	andeq	r1, r6, r0, lsl #4
   32f74:	ldrdeq	lr, [r5], -ip
   32f78:			; <UNDEFINED> instruction: 0x000611b8
   32f7c:	ldrdeq	sp, [r5], -ip
   32f80:	andeq	r0, r6, r4, ror #30
   32f84:	andeq	r0, r6, ip, lsr #30
   32f88:	andeq	r0, r6, r4, lsl pc
   32f8c:			; <UNDEFINED> instruction: 0x00060ebc
   32f90:	andeq	r0, r6, r0, lsl #29
   32f94:	andeq	r0, r6, ip, ror #28
   32f98:	andeq	r0, r6, r4, ror #27
   32f9c:	andeq	sp, r5, r8, ror #23
   32fa0:	andeq	sp, r5, r0, ror #23
   32fa4:	andeq	sp, r5, r4, ror fp
   32fa8:	strdeq	r0, [r6], -ip
   32fac:	bcs	feadda60 <fputs@plt+0xfeacc94c>
   32fb0:	andeq	r0, r6, r0, asr #21
   32fb4:	andeq	r0, r6, r0, asr #20
   32fb8:	andeq	sl, r0, r0, asr #17
   32fbc:	andeq	r5, r1, r0, lsl #3
   32fc0:	ldrb	r2, [sp, #25]
   32fc4:	cmp	r2, #58	; 0x3a
   32fc8:	cmpne	r2, #0
   32fcc:	beq	334c8 <fputs@plt+0x223b4>
   32fd0:	ldr	r3, [pc, #-60]	; 32f9c <fputs@plt+0x21e88>
   32fd4:	ldr	ip, [pc, #-60]	; 32fa0 <fputs@plt+0x21e8c>
   32fd8:	add	r3, pc, r3
   32fdc:	add	r3, r3, r2
   32fe0:	add	ip, pc, ip
   32fe4:	ldrb	r3, [r3, #64]	; 0x40
   32fe8:	add	r1, sp, #26
   32fec:	mov	r2, #1
   32ff0:	tst	r3, #1
   32ff4:	beq	33008 <fputs@plt+0x21ef4>
   32ff8:	b	334c8 <fputs@plt+0x223b4>
   32ffc:	ldrb	r3, [r0, #64]	; 0x40
   33000:	tst	r3, #1
   33004:	bne	33024 <fputs@plt+0x21f10>
   33008:	mov	r7, r1
   3300c:	ldrb	r3, [r1], #1
   33010:	add	r2, r2, #1
   33014:	cmp	r3, #0
   33018:	cmpne	r3, #58	; 0x3a
   3301c:	add	r0, ip, r3
   33020:	bne	32ffc <fputs@plt+0x21ee8>
   33024:	mov	r3, #1
   33028:	add	r1, sp, #16
   3302c:	mov	r0, r6
   33030:	bl	1654c <fputs@plt+0x5438>
   33034:	cmp	r0, #0
   33038:	beq	32d84 <fputs@plt+0x21c70>
   3303c:	ldrb	r3, [r7]
   33040:	cmp	r3, #58	; 0x3a
   33044:	beq	33340 <fputs@plt+0x2222c>
   33048:	ldr	r2, [pc, #-172]	; 32fa4 <fputs@plt+0x21e90>
   3304c:	add	r2, pc, r2
   33050:	add	r3, r2, r3
   33054:	ldrb	r3, [r3, #64]	; 0x40
   33058:	tst	r3, #1
   3305c:	beq	33074 <fputs@plt+0x21f60>
   33060:	ldrb	r3, [r7, #1]!
   33064:	add	r3, r2, r3
   33068:	ldrb	r3, [r3, #64]	; 0x40
   3306c:	tst	r3, #1
   33070:	bne	33060 <fputs@plt+0x21f4c>
   33074:	mov	r0, r7
   33078:	bl	10f58 <strlen@plt>
   3307c:	bic	r6, r0, #-1073741824	; 0xc0000000
   33080:	sub	r3, r6, #3
   33084:	cmp	r3, #7
   33088:	bhi	33204 <fputs@plt+0x220f0>
   3308c:	sub	r3, r6, #1
   33090:	ldrb	r2, [r7, r3]
   33094:	cmp	r2, #115	; 0x73
   33098:	moveq	r2, #0
   3309c:	moveq	r6, r3
   330a0:	strbeq	r2, [r7, r3]
   330a4:	ldrb	r3, [r4, #42]	; 0x2a
   330a8:	cmp	r3, #0
   330ac:	beq	332ac <fputs@plt+0x22198>
   330b0:	vldr	d15, [sp, #16]
   330b4:	mov	r3, #0
   330b8:	str	r3, [sp, #12]
   330bc:	vcmpe.f64	d15, d8
   330c0:	vmrs	APSR_nzcv, fpscr
   330c4:	vmovpl.f64	d9, d11
   330c8:	vmovmi.f64	d9, d12
   330cc:	cmp	r6, #3
   330d0:	beq	332b8 <fputs@plt+0x221a4>
   330d4:	cmp	r6, #4
   330d8:	beq	335a0 <fputs@plt+0x2248c>
   330dc:	cmp	r6, #6
   330e0:	beq	33648 <fputs@plt+0x22534>
   330e4:	cmp	r6, #5
   330e8:	bne	332d0 <fputs@plt+0x221bc>
   330ec:	ldr	r1, [pc, #-332]	; 32fa8 <fputs@plt+0x21e94>
   330f0:	mov	r0, r7
   330f4:	add	r1, pc, r1
   330f8:	bl	110f0 <strcmp@plt>
   330fc:	cmp	r0, #0
   33100:	bne	332d0 <fputs@plt+0x221bc>
   33104:	mov	r0, r4
   33108:	bl	1cb78 <fputs@plt+0xba64>
   3310c:	vldr	d7, [sp, #16]
   33110:	ldr	r3, [r4, #12]
   33114:	ldr	r1, [pc, #-368]	; 32fac <fputs@plt+0x21e98>
   33118:	vcvt.s32.f64	s15, d7
   3311c:	vmov	r2, s15
   33120:	add	r2, r2, r3
   33124:	cmp	r2, #0
   33128:	subgt	r3, r2, #1
   3312c:	suble	r3, r2, #12
   33130:	smull	r0, r1, r1, r3
   33134:	asr	r3, r3, #31
   33138:	rsb	r3, r3, r1, asr #1
   3313c:	ldr	r1, [r4, #8]
   33140:	sub	r0, r3, r3, lsl #2
   33144:	add	r3, r1, r3
   33148:	add	r2, r2, r0, lsl #2
   3314c:	mov	r1, #0
   33150:	str	r3, [r4, #8]
   33154:	str	r2, [r4, #12]
   33158:	strb	r1, [r4, #42]	; 0x2a
   3315c:	mov	r0, r4
   33160:	bl	1c718 <fputs@plt+0xb604>
   33164:	vldr	d7, [sp, #16]
   33168:	vcvt.s32.f64	s12, d7
   3316c:	vcvt.f64.s32	d6, s12
   33170:	vcmp.f64	d7, d6
   33174:	vmrs	APSR_nzcv, fpscr
   33178:	vsubne.f64	d7, d7, d6
   3317c:	vmulne.f64	d7, d7, d14
   33180:	bne	33618 <fputs@plt+0x22504>
   33184:	ldr	ip, [sp, #12]
   33188:	mov	r3, #0
   3318c:	strb	r3, [r4, #40]	; 0x28
   33190:	strb	r3, [r4, #41]	; 0x29
   33194:	strb	r3, [r4, #43]	; 0x2b
   33198:	b	32f30 <fputs@plt+0x21e1c>
   3319c:	add	r6, sp, #32
   331a0:	mov	r0, r6
   331a4:	bl	10f58 <strlen@plt>
   331a8:	mov	r3, #1
   331ac:	add	r1, sp, #16
   331b0:	bic	r2, r0, #-1073741824	; 0xc0000000
   331b4:	mov	r0, r6
   331b8:	bl	1654c <fputs@plt+0x5438>
   331bc:	cmp	r0, #0
   331c0:	beq	33204 <fputs@plt+0x220f0>
   331c4:	vldr	d7, [sp, #16]
   331c8:	vcvt.s32.f64	s18, d7
   331cc:	vcvt.f64.s32	d6, s18
   331d0:	vmov	r2, s18
   331d4:	vcmp.f64	d6, d7
   331d8:	vmrs	APSR_nzcv, fpscr
   331dc:	moveq	r3, #1
   331e0:	movne	r3, #0
   331e4:	cmp	r2, #0
   331e8:	movlt	r3, #0
   331ec:	andge	r3, r3, #1
   331f0:	cmp	r3, #0
   331f4:	beq	33204 <fputs@plt+0x220f0>
   331f8:	vcmpe.f64	d7, d13
   331fc:	vmrs	APSR_nzcv, fpscr
   33200:	bmi	3350c <fputs@plt+0x223f8>
   33204:	ldr	ip, [sp, #12]
   33208:	b	32f30 <fputs@plt+0x21e1c>
   3320c:	ldr	r3, [sl]
   33210:	add	r1, r5, #136	; 0x88
   33214:	ldr	r3, [r3, #32]
   33218:	ldr	r0, [r3]
   3321c:	bl	1cbac <fputs@plt+0xba98>
   33220:	cmp	r0, #0
   33224:	beq	33424 <fputs@plt+0x22310>
   33228:	strd	r6, [r5, #136]	; 0x88
   3322c:	mov	r0, #1
   33230:	strd	r6, [r4]
   33234:	b	32a58 <fputs@plt+0x21944>
   33238:	ldr	r1, [pc, #-656]	; 32fb0 <fputs@plt+0x21e9c>
   3323c:	mov	r0, r6
   33240:	add	r1, pc, r1
   33244:	bl	110f0 <strcmp@plt>
   33248:	cmp	r0, #0
   3324c:	beq	32ebc <fputs@plt+0x21da8>
   33250:	b	33204 <fputs@plt+0x220f0>
   33254:	ldrd	r0, [r4]
   33258:	strb	ip, [r4, #40]	; 0x28
   3325c:	strb	ip, [r4, #41]	; 0x29
   33260:	subs	r0, r0, r6
   33264:	sbc	r1, r1, r7
   33268:	strb	ip, [r4, #43]	; 0x2b
   3326c:	strd	r0, [r4]
   33270:	mov	r2, fp
   33274:	mov	r1, sl
   33278:	mov	r0, r4
   3327c:	bl	2d170 <fputs@plt+0x1c05c>
   33280:	ldrd	r2, [r4]
   33284:	ldr	ip, [sp, #12]
   33288:	subs	r0, r6, r0
   3328c:	sbc	r1, r7, r1
   33290:	adds	r2, r2, r0
   33294:	adc	r3, r3, r1
   33298:	strd	r2, [r4]
   3329c:	b	32e10 <fputs@plt+0x21cfc>
   332a0:	mov	r0, r4
   332a4:	bl	1c718 <fputs@plt+0xb604>
   332a8:	b	32de8 <fputs@plt+0x21cd4>
   332ac:	mov	r0, r4
   332b0:	bl	1c718 <fputs@plt+0xb604>
   332b4:	b	330b0 <fputs@plt+0x21f9c>
   332b8:	ldr	r1, [pc, #-780]	; 32fb4 <fputs@plt+0x21ea0>
   332bc:	mov	r0, r7
   332c0:	add	r1, pc, r1
   332c4:	bl	110f0 <strcmp@plt>
   332c8:	subs	r6, r0, #0
   332cc:	beq	334d4 <fputs@plt+0x223c0>
   332d0:	mov	r3, #0
   332d4:	strb	r3, [r4, #40]	; 0x28
   332d8:	strb	r3, [r4, #41]	; 0x29
   332dc:	strb	r3, [r4, #43]	; 0x2b
   332e0:	b	32d84 <fputs@plt+0x21c70>
   332e4:	ldrd	r0, [r4]
   332e8:	ldr	r6, [pc, #-824]	; 32fb8 <fputs@plt+0x21ea4>
   332ec:	mov	r7, #0
   332f0:	adds	r0, r0, r6
   332f4:	ldr	r2, [pc, #-832]	; 32fbc <fputs@plt+0x21ea8>
   332f8:	mov	r3, #0
   332fc:	adc	r1, r1, r7
   33300:	bl	8eb10 <fputs@plt+0x7d9fc>
   33304:	add	r3, pc, #932	; 0x3a4
   33308:	ldrd	r2, [r3]
   3330c:	add	r5, r5, #1
   33310:	strb	fp, [r4, #40]	; 0x28
   33314:	strb	fp, [r4, #41]	; 0x29
   33318:	strb	fp, [r4, #43]	; 0x2b
   3331c:	adds	r2, r2, r0
   33320:	adc	r3, r3, r1
   33324:	cmp	r9, r5
   33328:	strd	r2, [r4]
   3332c:	bne	32bb8 <fputs@plt+0x21aa4>
   33330:	b	32ec8 <fputs@plt+0x21db4>
   33334:	mov	r0, r4
   33338:	bl	1c92c <fputs@plt+0xb818>
   3333c:	b	32e44 <fputs@plt+0x21d30>
   33340:	ldrb	r2, [sp, #24]
   33344:	ldr	r3, [pc, #932]	; 336f0 <fputs@plt+0x225dc>
   33348:	add	r7, sp, #56	; 0x38
   3334c:	add	r3, pc, r3
   33350:	add	r3, r3, r2
   33354:	mov	r1, #0
   33358:	ldrb	r3, [r3, #64]	; 0x40
   3335c:	mov	r2, #48	; 0x30
   33360:	mov	r0, r7
   33364:	tst	r3, #4
   33368:	addeq	r6, sp, #25
   3336c:	bl	10ee0 <memset@plt>
   33370:	mov	r1, r7
   33374:	mov	r0, r6
   33378:	bl	219ec <fputs@plt+0x108d8>
   3337c:	cmp	r0, #0
   33380:	bne	33204 <fputs@plt+0x220f0>
   33384:	ldrb	r3, [sp, #98]	; 0x62
   33388:	cmp	r3, #0
   3338c:	beq	336a4 <fputs@plt+0x22590>
   33390:	ldrd	r0, [sp, #56]	; 0x38
   33394:	add	r7, pc, #796	; 0x31c
   33398:	ldrd	r6, [r7]
   3339c:	add	r3, pc, #796	; 0x31c
   333a0:	ldrd	r2, [r3]
   333a4:	adds	r6, r6, r0
   333a8:	adc	r7, r7, r1
   333ac:	mov	r0, r6
   333b0:	mov	r1, r7
   333b4:	bl	8eb10 <fputs@plt+0x7d9fc>
   333b8:	ldr	ip, [pc, #820]	; 336f4 <fputs@plt+0x225e0>
   333bc:	ldrb	lr, [sp, #24]
   333c0:	umull	r2, r3, r0, ip
   333c4:	rsb	fp, r0, #0
   333c8:	mla	r1, ip, r1, fp
   333cc:	adds	r6, r6, r2
   333d0:	add	r3, r1, r3
   333d4:	adc	r7, r7, r3
   333d8:	cmp	lr, #45	; 0x2d
   333dc:	strd	r6, [sp, #56]	; 0x38
   333e0:	beq	33694 <fputs@plt+0x22580>
   333e4:	ldrb	r3, [r4, #42]	; 0x2a
   333e8:	cmp	r3, #0
   333ec:	beq	33688 <fputs@plt+0x22574>
   333f0:	ldrd	r0, [r4]
   333f4:	ldrd	r6, [sp, #56]	; 0x38
   333f8:	add	r5, r5, #1
   333fc:	mov	r3, #0
   33400:	adds	r0, r0, r6
   33404:	adc	r1, r1, r7
   33408:	cmp	r9, r5
   3340c:	strb	r3, [r4, #40]	; 0x28
   33410:	strb	r3, [r4, #41]	; 0x29
   33414:	strd	r0, [r4]
   33418:	strb	r3, [r4, #43]	; 0x2b
   3341c:	bne	32bb8 <fputs@plt+0x21aa4>
   33420:	b	32ec8 <fputs@plt+0x21db4>
   33424:	ldrd	r6, [r5, #136]	; 0x88
   33428:	b	32a3c <fputs@plt+0x21928>
   3342c:	ldr	r1, [pc, #708]	; 336f8 <fputs@plt+0x225e4>
   33430:	ldrb	r2, [fp, #10]
   33434:	add	r1, pc, r1
   33438:	add	fp, fp, #10
   3343c:	b	33444 <fputs@plt+0x22330>
   33440:	ldrb	r2, [fp, #1]!
   33444:	add	r3, r1, r2
   33448:	ldrb	r3, [r3, #64]	; 0x40
   3344c:	cmp	r2, #84	; 0x54
   33450:	orreq	r3, r3, #1
   33454:	tst	r3, #1
   33458:	bne	33440 <fputs@plt+0x2232c>
   3345c:	mov	r1, r4
   33460:	mov	r0, fp
   33464:	bl	219ec <fputs@plt+0x108d8>
   33468:	cmp	r0, #0
   3346c:	beq	33480 <fputs@plt+0x2236c>
   33470:	ldrb	r3, [fp]
   33474:	cmp	r3, #0
   33478:	bne	32ac8 <fputs@plt+0x219b4>
   3347c:	strb	r3, [r4, #41]	; 0x29
   33480:	mov	r3, #1
   33484:	ldrb	r0, [r4, #43]	; 0x2b
   33488:	mov	r2, #0
   3348c:	strb	r3, [r4, #40]	; 0x28
   33490:	ldr	r3, [sp, #16]
   33494:	cmp	r7, #0
   33498:	strb	r2, [r4, #42]	; 0x2a
   3349c:	ldr	r1, [sp, #24]
   334a0:	ldr	r2, [sp, #56]	; 0x38
   334a4:	rsbne	r3, r3, #0
   334a8:	cmp	r0, #0
   334ac:	str	r3, [r4, #8]
   334b0:	str	r1, [r4, #12]
   334b4:	str	r2, [r4, #16]
   334b8:	beq	32b94 <fputs@plt+0x21a80>
   334bc:	mov	r0, r4
   334c0:	bl	1c718 <fputs@plt+0xb604>
   334c4:	b	32b94 <fputs@plt+0x21a80>
   334c8:	add	r7, sp, #25
   334cc:	mov	r2, #1
   334d0:	b	33024 <fputs@plt+0x21f10>
   334d4:	vmla.f64	d9, d15, d10
   334d8:	vmov	r0, r1, d9
   334dc:	bl	8ec30 <fputs@plt+0x7db1c>
   334e0:	ldrd	r2, [r4]
   334e4:	add	r5, r5, #1
   334e8:	strb	r6, [r4, #40]	; 0x28
   334ec:	strb	r6, [r4, #41]	; 0x29
   334f0:	strb	r6, [r4, #43]	; 0x2b
   334f4:	adds	r2, r2, r0
   334f8:	adc	r3, r3, r1
   334fc:	cmp	r9, r5
   33500:	strd	r2, [r4]
   33504:	bne	32bb8 <fputs@plt+0x21aa4>
   33508:	b	32ec8 <fputs@plt+0x21db4>
   3350c:	mov	r0, r4
   33510:	bl	1cb78 <fputs@plt+0xba64>
   33514:	strb	r7, [r4, #43]	; 0x2b
   33518:	strb	r7, [r4, #42]	; 0x2a
   3351c:	mov	r0, r4
   33520:	bl	1c718 <fputs@plt+0xb604>
   33524:	ldrd	r6, [r4]
   33528:	add	r1, pc, #408	; 0x198
   3352c:	ldrd	r0, [r1]
   33530:	add	r3, pc, #392	; 0x188
   33534:	ldrd	r2, [r3]
   33538:	adds	r0, r0, r6
   3353c:	adc	r1, r1, r7
   33540:	bl	8eb10 <fputs@plt+0x7d9fc>
   33544:	mov	r2, #7
   33548:	mov	r3, #0
   3354c:	bl	8eb10 <fputs@plt+0x7d9fc>
   33550:	vmov	r0, s18
   33554:	asr	r1, r0, #31
   33558:	cmp	r0, r2
   3355c:	sbcs	ip, r1, r3
   33560:	bge	3356c <fputs@plt+0x22458>
   33564:	subs	r2, r2, #7
   33568:	sbc	r3, r3, #0
   3356c:	ldr	ip, [pc, #392]	; 336fc <fputs@plt+0x225e8>
   33570:	subs	r2, r0, r2
   33574:	sbc	r3, r1, r3
   33578:	umull	r0, r1, r2, ip
   3357c:	mla	r1, ip, r3, r1
   33580:	adds	r0, r0, r6
   33584:	adc	r1, r1, r7
   33588:	mov	lr, #0
   3358c:	strb	lr, [r4, #40]	; 0x28
   33590:	strb	lr, [r4, #41]	; 0x29
   33594:	strb	lr, [r4, #43]	; 0x2b
   33598:	strd	r0, [r4]
   3359c:	b	32ebc <fputs@plt+0x21da8>
   335a0:	ldr	r1, [pc, #344]	; 33700 <fputs@plt+0x225ec>
   335a4:	mov	r0, r7
   335a8:	add	r1, pc, r1
   335ac:	bl	110f0 <strcmp@plt>
   335b0:	subs	r6, r0, #0
   335b4:	beq	3363c <fputs@plt+0x22528>
   335b8:	ldr	r1, [pc, #324]	; 33704 <fputs@plt+0x225f0>
   335bc:	mov	r0, r7
   335c0:	add	r1, pc, r1
   335c4:	bl	110f0 <strcmp@plt>
   335c8:	subs	r6, r0, #0
   335cc:	bne	332d0 <fputs@plt+0x221bc>
   335d0:	vcvt.s32.f64	s30, d15
   335d4:	mov	r0, r4
   335d8:	bl	1cb78 <fputs@plt+0xba64>
   335dc:	ldr	r3, [r4, #8]
   335e0:	strb	r6, [r4, #42]	; 0x2a
   335e4:	mov	r0, r4
   335e8:	vmov	r2, s30
   335ec:	add	r3, r3, r2
   335f0:	str	r3, [r4, #8]
   335f4:	bl	1c718 <fputs@plt+0xb604>
   335f8:	vcvt.f64.s32	d7, s30
   335fc:	vldr	d6, [sp, #16]
   33600:	vcmp.f64	d7, d6
   33604:	vmrs	APSR_nzcv, fpscr
   33608:	beq	33184 <fputs@plt+0x22070>
   3360c:	vsub.f64	d7, d6, d7
   33610:	vldr	d6, [pc, #184]	; 336d0 <fputs@plt+0x225bc>
   33614:	vmul.f64	d7, d7, d6
   33618:	vmla.f64	d9, d7, d10
   3361c:	vmov	r0, r1, d9
   33620:	bl	8ec30 <fputs@plt+0x7db1c>
   33624:	ldrd	r2, [r4]
   33628:	ldr	ip, [sp, #12]
   3362c:	adds	r2, r2, r0
   33630:	adc	r3, r3, r1
   33634:	strd	r2, [r4]
   33638:	b	33188 <fputs@plt+0x22074>
   3363c:	vldr	d7, [pc, #148]	; 336d8 <fputs@plt+0x225c4>
   33640:	vmla.f64	d9, d15, d7
   33644:	b	334d8 <fputs@plt+0x223c4>
   33648:	ldr	r1, [pc, #184]	; 33708 <fputs@plt+0x225f4>
   3364c:	mov	r0, r7
   33650:	add	r1, pc, r1
   33654:	bl	110f0 <strcmp@plt>
   33658:	subs	r6, r0, #0
   3365c:	beq	33680 <fputs@plt+0x2256c>
   33660:	ldr	r1, [pc, #164]	; 3370c <fputs@plt+0x225f8>
   33664:	mov	r0, r7
   33668:	add	r1, pc, r1
   3366c:	bl	110f0 <strcmp@plt>
   33670:	subs	r6, r0, #0
   33674:	bne	332d0 <fputs@plt+0x221bc>
   33678:	vldr	d7, [pc, #96]	; 336e0 <fputs@plt+0x225cc>
   3367c:	b	33640 <fputs@plt+0x2252c>
   33680:	vldr	d7, [pc, #96]	; 336e8 <fputs@plt+0x225d4>
   33684:	b	33640 <fputs@plt+0x2252c>
   33688:	mov	r0, r4
   3368c:	bl	1c718 <fputs@plt+0xb604>
   33690:	b	333f0 <fputs@plt+0x222dc>
   33694:	rsbs	r6, r6, #0
   33698:	rsc	r7, r7, #0
   3369c:	strd	r6, [sp, #56]	; 0x38
   336a0:	b	333e4 <fputs@plt+0x222d0>
   336a4:	mov	r0, r7
   336a8:	bl	1c718 <fputs@plt+0xb604>
   336ac:	b	33390 <fputs@plt+0x2227c>
   336b0:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   336b4:	andeq	fp, r0, r8, asr #31
   336b8:	stc2l	2, cr13, [ip, #-0]
   336bc:			; <UNDEFINED> instruction: 0xffffffff
   336c0:	streq	r5, [r6, #-3072]!	; 0xfffff400
   336c4:	andeq	r0, r0, r0
   336c8:	ldreq	r8, [r9, r0, lsl #20]!
	...
   336d4:	rsbsmi	sp, r6, r0
   336d8:	andeq	r0, r0, r0
   336dc:	cmpmi	fp, r0, asr #14
   336e0:	andeq	r0, r0, r0
   336e4:	addmi	r4, pc, r0
   336e8:	andeq	r0, r0, r0
   336ec:	rscmi	r4, sp, r0, lsl #24
   336f0:	andeq	sp, r5, r4, ror r8
   336f4:	blx	ff69c6fc <fputs@plt+0xff68b5e8>
   336f8:	andeq	sp, r5, ip, lsl #15
   336fc:	streq	r5, [r6, #-3072]!	; 0xfffff400
   33700:	andeq	r0, r6, ip, asr r7
   33704:	andeq	r0, r6, r8, lsr r7
   33708:			; <UNDEFINED> instruction: 0x000606bc
   3370c:	andeq	r0, r6, ip, lsr #13
   33710:	ldr	r5, [sl, #12]
   33714:	ldrd	r6, [r5, #136]	; 0x88
   33718:	orrs	r3, r6, r7
   3371c:	beq	3373c <fputs@plt+0x22628>
   33720:	cmp	r6, #1
   33724:	sbcs	r3, r7, #0
   33728:	strd	r6, [r4]
   3372c:	blt	32d84 <fputs@plt+0x21c70>
   33730:	mov	r3, #1
   33734:	strb	r3, [r4, #42]	; 0x2a
   33738:	b	32b94 <fputs@plt+0x21a80>
   3373c:	ldr	r3, [sl]
   33740:	add	r1, r5, #136	; 0x88
   33744:	ldr	r3, [r3, #32]
   33748:	ldr	r0, [r3]
   3374c:	bl	1cbac <fputs@plt+0xba98>
   33750:	cmp	r0, #0
   33754:	strdne	r6, [r5, #136]	; 0x88
   33758:	strdne	r6, [r4]
   3375c:	bne	32d84 <fputs@plt+0x21c70>
   33760:	ldrd	r6, [r5, #136]	; 0x88
   33764:	b	33720 <fputs@plt+0x2260c>
   33768:	push	{r4, r5, lr}
   3376c:	sub	sp, sp, #52	; 0x34
   33770:	mov	r3, sp
   33774:	mov	r5, r0
   33778:	bl	329f8 <fputs@plt+0x218e4>
   3377c:	cmp	r0, #0
   33780:	bne	337ac <fputs@plt+0x22698>
   33784:	ldrb	r3, [sp, #42]	; 0x2a
   33788:	cmp	r3, #0
   3378c:	beq	337b4 <fputs@plt+0x226a0>
   33790:	ldrd	r0, [sp]
   33794:	bl	8eab0 <fputs@plt+0x7d99c>
   33798:	vldr	d0, [pc, #32]	; 337c0 <fputs@plt+0x226ac>
   3379c:	vmov	d7, r0, r1
   337a0:	mov	r0, r5
   337a4:	vdiv.f64	d0, d7, d0
   337a8:	bl	2a8bc <fputs@plt+0x197a8>
   337ac:	add	sp, sp, #52	; 0x34
   337b0:	pop	{r4, r5, pc}
   337b4:	mov	r0, sp
   337b8:	bl	1c718 <fputs@plt+0xb604>
   337bc:	b	33790 <fputs@plt+0x2267c>
   337c0:	andeq	r0, r0, r0
   337c4:	orrsmi	r9, r4, r0, ror r9
   337c8:	push	{r4, r5, r6, r7, r8, lr}
   337cc:	mov	r5, r0
   337d0:	ldr	r0, [r2]
   337d4:	mov	r4, r2
   337d8:	mov	r7, r1
   337dc:	bl	2a898 <fputs@plt+0x19784>
   337e0:	cmp	r0, #5
   337e4:	popeq	{r4, r5, r6, r7, r8, pc}
   337e8:	mov	r1, #28
   337ec:	mov	r0, r5
   337f0:	bl	2c9e8 <fputs@plt+0x1b8d4>
   337f4:	subs	r6, r0, #0
   337f8:	popeq	{r4, r5, r6, r7, r8, pc}
   337fc:	mov	r0, r5
   33800:	bl	2aa4c <fputs@plt+0x19938>
   33804:	ldr	r3, [r6, #20]
   33808:	cmp	r3, #0
   3380c:	ldr	r3, [r0, #92]	; 0x5c
   33810:	str	r3, [r6, #20]
   33814:	beq	33838 <fputs@plt+0x22724>
   33818:	ldr	r5, [pc, #104]	; 33888 <fputs@plt+0x22774>
   3381c:	cmp	r7, #2
   33820:	add	r5, pc, r5
   33824:	mov	r2, #1
   33828:	beq	33868 <fputs@plt+0x22754>
   3382c:	mov	r1, r5
   33830:	mov	r0, r6
   33834:	bl	30aac <fputs@plt+0x1f998>
   33838:	ldr	r0, [r4]
   3383c:	bl	3263c <fputs@plt+0x21528>
   33840:	mov	r5, r0
   33844:	ldr	r0, [r4]
   33848:	bl	325a0 <fputs@plt+0x2148c>
   3384c:	cmp	r5, #0
   33850:	popeq	{r4, r5, r6, r7, r8, pc}
   33854:	mov	r2, r0
   33858:	mov	r1, r5
   3385c:	mov	r0, r6
   33860:	pop	{r4, r5, r6, r7, r8, lr}
   33864:	b	30aac <fputs@plt+0x1f998>
   33868:	ldr	r0, [r4, #4]
   3386c:	bl	3263c <fputs@plt+0x21528>
   33870:	mov	r5, r0
   33874:	ldr	r0, [r4, #4]
   33878:	bl	325a0 <fputs@plt+0x2148c>
   3387c:	subs	r2, r0, #0
   33880:	beq	33838 <fputs@plt+0x22724>
   33884:	b	3382c <fputs@plt+0x22718>
   33888:	strdeq	r0, [r6], -ip
   3388c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33890:	mov	r6, r0
   33894:	sub	sp, sp, #12
   33898:	ldr	r0, [r2, #4]
   3389c:	mov	sl, r2
   338a0:	mov	fp, r1
   338a4:	bl	2a898 <fputs@plt+0x19784>
   338a8:	cmp	r0, #5
   338ac:	beq	33a58 <fputs@plt+0x22944>
   338b0:	cmp	fp, #3
   338b4:	beq	33b00 <fputs@plt+0x229ec>
   338b8:	ldr	r0, [sl]
   338bc:	bl	2a898 <fputs@plt+0x19784>
   338c0:	mov	r7, r0
   338c4:	ldr	r0, [sl, #4]
   338c8:	bl	2a848 <fputs@plt+0x19734>
   338cc:	cmp	r7, #4
   338d0:	mov	r4, r0
   338d4:	asr	r5, r0, #31
   338d8:	beq	33b14 <fputs@plt+0x22a00>
   338dc:	ldr	r0, [sl]
   338e0:	bl	3263c <fputs@plt+0x21528>
   338e4:	subs	r8, r0, #0
   338e8:	beq	33a58 <fputs@plt+0x22944>
   338ec:	cmp	r4, #0
   338f0:	sbcs	r3, r5, #0
   338f4:	movge	r9, #0
   338f8:	blt	33b7c <fputs@plt+0x22a68>
   338fc:	cmp	fp, #3
   33900:	beq	33b38 <fputs@plt+0x22a24>
   33904:	mov	r0, r6
   33908:	bl	2aa4c <fputs@plt+0x19938>
   3390c:	mov	r3, #0
   33910:	ldr	r0, [r0, #92]	; 0x5c
   33914:	asr	r1, r0, #31
   33918:	cmp	r4, #0
   3391c:	sbcs	r2, r5, #0
   33920:	blt	339c0 <fputs@plt+0x228ac>
   33924:	orrs	r2, r4, r5
   33928:	beq	33b64 <fputs@plt+0x22a50>
   3392c:	subs	r4, r4, #1
   33930:	sbc	r5, r5, #0
   33934:	cmp	r3, #0
   33938:	beq	33958 <fputs@plt+0x22844>
   3393c:	subs	r2, r4, r0
   33940:	sbc	r3, r5, r1
   33944:	cmp	r2, #0
   33948:	sbcs	ip, r3, #0
   3394c:	blt	339f0 <fputs@plt+0x228dc>
   33950:	mov	r4, r2
   33954:	mov	r5, r3
   33958:	cmp	r7, #4
   3395c:	beq	33bd4 <fputs@plt+0x22ac0>
   33960:	ldrb	r3, [r8]
   33964:	adds	r2, r3, #0
   33968:	movne	r2, #1
   3396c:	orrs	ip, r4, r5
   33970:	moveq	ip, #0
   33974:	andne	ip, r2, #1
   33978:	cmp	ip, #0
   3397c:	beq	33a74 <fputs@plt+0x22960>
   33980:	cmp	r3, #191	; 0xbf
   33984:	add	r2, r8, #1
   33988:	ldrb	r3, [r8, #1]
   3398c:	movls	r8, r2
   33990:	bls	339b4 <fputs@plt+0x228a0>
   33994:	and	ip, r3, #192	; 0xc0
   33998:	cmp	ip, #128	; 0x80
   3399c:	mov	r8, r2
   339a0:	bne	339b4 <fputs@plt+0x228a0>
   339a4:	ldrb	r3, [r8, #1]!
   339a8:	and	r2, r3, #192	; 0xc0
   339ac:	cmp	r2, #128	; 0x80
   339b0:	beq	339a4 <fputs@plt+0x22890>
   339b4:	subs	r4, r4, #1
   339b8:	sbc	r5, r5, #0
   339bc:	b	33964 <fputs@plt+0x22850>
   339c0:	adds	r4, r4, r9
   339c4:	adc	r5, r5, r9, asr #31
   339c8:	cmp	r4, #0
   339cc:	sbcs	r2, r5, #0
   339d0:	bge	33934 <fputs@plt+0x22820>
   339d4:	adds	r0, r0, r4
   339d8:	adc	r1, r1, r5
   339dc:	cmp	r0, #0
   339e0:	sbcs	r2, r1, #0
   339e4:	mov	r4, #0
   339e8:	mov	r5, #0
   339ec:	bge	33934 <fputs@plt+0x22820>
   339f0:	cmp	r7, #4
   339f4:	moveq	ip, #0
   339f8:	moveq	sl, #0
   339fc:	moveq	fp, #0
   33a00:	bne	33a60 <fputs@plt+0x2294c>
   33a04:	adds	r0, sl, r4
   33a08:	adc	r1, fp, r5
   33a0c:	asr	r3, r9, #31
   33a10:	cmp	r9, r0
   33a14:	sbcs	r1, r3, r1
   33a18:	bge	33a3c <fputs@plt+0x22928>
   33a1c:	subs	r2, r9, sl
   33a20:	sbc	r3, r3, fp
   33a24:	mov	r5, r3
   33a28:	cmp	r2, #0
   33a2c:	sbcs	r3, r5, #0
   33a30:	mov	r4, r2
   33a34:	movlt	r5, #0
   33a38:	movlt	r4, #0
   33a3c:	mvn	lr, #0
   33a40:	mov	r2, r4
   33a44:	mov	r3, r5
   33a48:	add	r1, r8, ip
   33a4c:	mov	r0, r6
   33a50:	str	lr, [sp]
   33a54:	bl	2d8f8 <fputs@plt+0x1c7e4>
   33a58:	add	sp, sp, #12
   33a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33a60:	ldrb	r3, [r8]
   33a64:	mov	r0, r4
   33a68:	mov	r1, r5
   33a6c:	adds	r2, r3, #0
   33a70:	movne	r2, #1
   33a74:	orrs	ip, r0, r1
   33a78:	moveq	r2, #0
   33a7c:	andne	r2, r2, #1
   33a80:	cmp	r2, #0
   33a84:	beq	33bec <fputs@plt+0x22ad8>
   33a88:	mov	r2, r8
   33a8c:	cmp	r3, #191	; 0xbf
   33a90:	add	ip, r2, #1
   33a94:	ldrb	r3, [r2, #1]
   33a98:	movls	r2, ip
   33a9c:	bls	33ac0 <fputs@plt+0x229ac>
   33aa0:	and	r2, r3, #192	; 0xc0
   33aa4:	cmp	r2, #128	; 0x80
   33aa8:	mov	r2, ip
   33aac:	bne	33ac0 <fputs@plt+0x229ac>
   33ab0:	ldrb	r3, [r2, #1]!
   33ab4:	and	ip, r3, #192	; 0xc0
   33ab8:	cmp	ip, #128	; 0x80
   33abc:	beq	33ab0 <fputs@plt+0x2299c>
   33ac0:	subs	r0, r0, #1
   33ac4:	sbc	r1, r1, #0
   33ac8:	orr	ip, r0, r1
   33acc:	cmp	r3, #0
   33ad0:	cmpne	ip, #0
   33ad4:	bne	33a8c <fputs@plt+0x22978>
   33ad8:	sub	r2, r2, r8
   33adc:	asr	r3, r2, #31
   33ae0:	mov	lr, #1
   33ae4:	mvn	ip, #0
   33ae8:	mov	r1, r8
   33aec:	mov	r0, r6
   33af0:	stm	sp, {ip, lr}
   33af4:	bl	2d93c <fputs@plt+0x1c828>
   33af8:	add	sp, sp, #12
   33afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33b00:	ldr	r0, [sl, #8]
   33b04:	bl	2a898 <fputs@plt+0x19784>
   33b08:	cmp	r0, #5
   33b0c:	bne	338b8 <fputs@plt+0x227a4>
   33b10:	b	33a58 <fputs@plt+0x22944>
   33b14:	ldr	r0, [sl]
   33b18:	bl	325a0 <fputs@plt+0x2148c>
   33b1c:	mov	r9, r0
   33b20:	ldr	r0, [sl]
   33b24:	bl	3266c <fputs@plt+0x21558>
   33b28:	subs	r8, r0, #0
   33b2c:	beq	33a58 <fputs@plt+0x22944>
   33b30:	cmp	fp, #3
   33b34:	bne	33904 <fputs@plt+0x227f0>
   33b38:	ldr	r0, [sl, #8]
   33b3c:	bl	2a848 <fputs@plt+0x19734>
   33b40:	asr	r1, r0, #31
   33b44:	cmp	r0, #0
   33b48:	sbcs	r3, r1, #0
   33b4c:	movge	r3, #0
   33b50:	bge	33918 <fputs@plt+0x22804>
   33b54:	rsbs	r0, r0, #0
   33b58:	rsc	r1, r1, #0
   33b5c:	mov	r3, #1
   33b60:	b	33918 <fputs@plt+0x22804>
   33b64:	cmp	r0, #1
   33b68:	sbcs	r2, r1, #0
   33b6c:	blt	33934 <fputs@plt+0x22820>
   33b70:	subs	r0, r0, #1
   33b74:	sbc	r1, r1, #0
   33b78:	b	33934 <fputs@plt+0x22820>
   33b7c:	ldrb	r3, [r8]
   33b80:	cmp	r3, #0
   33b84:	beq	33bf8 <fputs@plt+0x22ae4>
   33b88:	mov	r2, r8
   33b8c:	mov	r9, #0
   33b90:	cmp	r3, #191	; 0xbf
   33b94:	add	r1, r2, #1
   33b98:	ldrb	r3, [r2, #1]
   33b9c:	movls	r2, r1
   33ba0:	bls	33bc4 <fputs@plt+0x22ab0>
   33ba4:	and	r2, r3, #192	; 0xc0
   33ba8:	cmp	r2, #128	; 0x80
   33bac:	mov	r2, r1
   33bb0:	bne	33bc4 <fputs@plt+0x22ab0>
   33bb4:	ldrb	r3, [r2, #1]!
   33bb8:	and	r1, r3, #192	; 0xc0
   33bbc:	cmp	r1, #128	; 0x80
   33bc0:	beq	33bb4 <fputs@plt+0x22aa0>
   33bc4:	cmp	r3, #0
   33bc8:	add	r9, r9, #1
   33bcc:	bne	33b90 <fputs@plt+0x22a7c>
   33bd0:	b	338fc <fputs@plt+0x227e8>
   33bd4:	mov	ip, r4
   33bd8:	mov	sl, r4
   33bdc:	mov	fp, r5
   33be0:	mov	r4, r0
   33be4:	mov	r5, r1
   33be8:	b	33a04 <fputs@plt+0x228f0>
   33bec:	mov	r2, #0
   33bf0:	mov	r3, #0
   33bf4:	b	33ae0 <fputs@plt+0x229cc>
   33bf8:	mov	r9, r3
   33bfc:	b	338fc <fputs@plt+0x227e8>
   33c00:	push	{r4, r5, r6, r7, r8, lr}
   33c04:	mov	r6, r0
   33c08:	ldr	r0, [r2]
   33c0c:	mov	r5, r2
   33c10:	bl	3263c <fputs@plt+0x21528>
   33c14:	mov	r4, r0
   33c18:	ldr	r0, [r5]
   33c1c:	bl	325a0 <fputs@plt+0x2148c>
   33c20:	ldr	r5, [pc, #116]	; 33c9c <fputs@plt+0x22b88>
   33c24:	cmp	r4, #0
   33c28:	add	r5, pc, r5
   33c2c:	popeq	{r4, r5, r6, r7, r8, pc}
   33c30:	adds	r2, r0, #1
   33c34:	asr	r3, r0, #31
   33c38:	adc	r3, r3, #0
   33c3c:	mov	r7, r0
   33c40:	mov	r0, r6
   33c44:	bl	2d5d0 <fputs@plt+0x1c4bc>
   33c48:	subs	r1, r0, #0
   33c4c:	popeq	{r4, r5, r6, r7, r8, pc}
   33c50:	cmp	r7, #0
   33c54:	ble	33c84 <fputs@plt+0x22b70>
   33c58:	ldr	lr, [pc, #64]	; 33ca0 <fputs@plt+0x22b8c>
   33c5c:	mov	r0, r4
   33c60:	add	lr, pc, lr
   33c64:	add	ip, r4, r7
   33c68:	sub	r2, r1, #1
   33c6c:	ldrb	r3, [r0], #1
   33c70:	add	r3, lr, r3
   33c74:	cmp	r0, ip
   33c78:	ldrb	r3, [r3, #336]	; 0x150
   33c7c:	strb	r3, [r2, #1]!
   33c80:	bne	33c6c <fputs@plt+0x22b58>
   33c84:	ldr	r3, [pc, #24]	; 33ca4 <fputs@plt+0x22b90>
   33c88:	mov	r2, r7
   33c8c:	mov	r0, r6
   33c90:	ldr	r3, [r5, r3]
   33c94:	pop	{r4, r5, r6, r7, r8, lr}
   33c98:	b	2d728 <fputs@plt+0x1c614>
   33c9c:	ldrdeq	r6, [r7], -r0
   33ca0:	andeq	ip, r5, r0, ror #30
   33ca4:	andeq	r0, r0, r4, lsr #2
   33ca8:	push	{r4, r5, r6, r7, r8, lr}
   33cac:	mov	r6, r0
   33cb0:	ldr	r0, [r2]
   33cb4:	mov	r5, r2
   33cb8:	bl	3263c <fputs@plt+0x21528>
   33cbc:	mov	r4, r0
   33cc0:	ldr	r0, [r5]
   33cc4:	bl	325a0 <fputs@plt+0x2148c>
   33cc8:	ldr	r5, [pc, #124]	; 33d4c <fputs@plt+0x22c38>
   33ccc:	cmp	r4, #0
   33cd0:	add	r5, pc, r5
   33cd4:	popeq	{r4, r5, r6, r7, r8, pc}
   33cd8:	adds	r2, r0, #1
   33cdc:	asr	r3, r0, #31
   33ce0:	adc	r3, r3, #0
   33ce4:	mov	r7, r0
   33ce8:	mov	r0, r6
   33cec:	bl	2d5d0 <fputs@plt+0x1c4bc>
   33cf0:	subs	r1, r0, #0
   33cf4:	popeq	{r4, r5, r6, r7, r8, pc}
   33cf8:	cmp	r7, #0
   33cfc:	ble	33d34 <fputs@plt+0x22c20>
   33d00:	mov	r0, r4
   33d04:	ldr	r4, [pc, #68]	; 33d50 <fputs@plt+0x22c3c>
   33d08:	add	lr, r0, r7
   33d0c:	add	r4, pc, r4
   33d10:	sub	ip, r1, #1
   33d14:	ldrb	r3, [r0], #1
   33d18:	add	r2, r4, r3
   33d1c:	cmp	lr, r0
   33d20:	ldrb	r2, [r2, #64]	; 0x40
   33d24:	and	r2, r2, #32
   33d28:	bic	r3, r3, r2
   33d2c:	strb	r3, [ip, #1]!
   33d30:	bne	33d14 <fputs@plt+0x22c00>
   33d34:	ldr	r3, [pc, #24]	; 33d54 <fputs@plt+0x22c40>
   33d38:	mov	r2, r7
   33d3c:	mov	r0, r6
   33d40:	ldr	r3, [r5, r3]
   33d44:	pop	{r4, r5, r6, r7, r8, lr}
   33d48:	b	2d728 <fputs@plt+0x1c614>
   33d4c:	andeq	r6, r7, r8, lsr #6
   33d50:			; <UNDEFINED> instruction: 0x0005ceb4
   33d54:	andeq	r0, r0, r4, lsr #2
   33d58:	push	{r4, lr}
   33d5c:	mov	r4, r0
   33d60:	sub	sp, sp, #8
   33d64:	ldr	r0, [r2]
   33d68:	bl	3263c <fputs@plt+0x21528>
   33d6c:	cmp	r0, #0
   33d70:	str	r0, [sp, #4]
   33d74:	beq	33d98 <fputs@plt+0x22c84>
   33d78:	ldrb	r3, [r0]
   33d7c:	cmp	r3, #0
   33d80:	beq	33d98 <fputs@plt+0x22c84>
   33d84:	add	r0, sp, #4
   33d88:	bl	16400 <fputs@plt+0x52ec>
   33d8c:	mov	r1, r0
   33d90:	mov	r0, r4
   33d94:	bl	2a8c4 <fputs@plt+0x197b0>
   33d98:	add	sp, sp, #8
   33d9c:	pop	{r4, pc}
   33da0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   33da4:	mov	r9, r0
   33da8:	ldr	r0, [r2]
   33dac:	mov	r8, r2
   33db0:	bl	2a898 <fputs@plt+0x19784>
   33db4:	mov	sl, r0
   33db8:	ldr	r0, [r8, #4]
   33dbc:	bl	2a898 <fputs@plt+0x19784>
   33dc0:	cmp	r0, #5
   33dc4:	cmpne	sl, #5
   33dc8:	moveq	r6, #1
   33dcc:	movne	r6, #0
   33dd0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   33dd4:	mov	r4, r0
   33dd8:	ldr	r0, [r8]
   33ddc:	bl	325a0 <fputs@plt+0x2148c>
   33de0:	mov	r5, r0
   33de4:	ldr	r0, [r8, #4]
   33de8:	bl	325a0 <fputs@plt+0x2148c>
   33dec:	cmp	sl, #4
   33df0:	cmpeq	r4, #4
   33df4:	mov	r7, r0
   33df8:	ldr	r0, [r8]
   33dfc:	bne	33e84 <fputs@plt+0x22d70>
   33e00:	bl	3266c <fputs@plt+0x21558>
   33e04:	mov	r4, r0
   33e08:	ldr	r0, [r8, #4]
   33e0c:	bl	3266c <fputs@plt+0x21558>
   33e10:	mov	r8, r0
   33e14:	cmp	r5, r7
   33e18:	blt	33e70 <fputs@plt+0x22d5c>
   33e1c:	mov	sl, #1
   33e20:	mov	r2, r7
   33e24:	mov	r1, r8
   33e28:	mov	r0, r4
   33e2c:	bl	10e44 <memcmp@plt>
   33e30:	cmp	r0, #0
   33e34:	beq	33e74 <fputs@plt+0x22d60>
   33e38:	add	sl, sl, #1
   33e3c:	add	r2, r4, #1
   33e40:	b	33e58 <fputs@plt+0x22d44>
   33e44:	ldrb	r3, [r2]
   33e48:	add	r2, r2, #1
   33e4c:	and	r3, r3, #192	; 0xc0
   33e50:	cmp	r3, #128	; 0x80
   33e54:	bne	33e68 <fputs@plt+0x22d54>
   33e58:	cmp	r6, #0
   33e5c:	sub	r5, r5, #1
   33e60:	mov	r4, r2
   33e64:	bne	33e44 <fputs@plt+0x22d30>
   33e68:	cmp	r7, r5
   33e6c:	ble	33e20 <fputs@plt+0x22d0c>
   33e70:	mov	sl, #0
   33e74:	mov	r1, sl
   33e78:	mov	r0, r9
   33e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   33e80:	b	2a8c4 <fputs@plt+0x197b0>
   33e84:	bl	3263c <fputs@plt+0x21528>
   33e88:	mov	r6, #1
   33e8c:	mov	r4, r0
   33e90:	ldr	r0, [r8, #4]
   33e94:	bl	3263c <fputs@plt+0x21528>
   33e98:	mov	r8, r0
   33e9c:	b	33e14 <fputs@plt+0x22d00>
   33ea0:	push	{r4, r5, r6, lr}
   33ea4:	mov	r4, r0
   33ea8:	ldr	r0, [r2]
   33eac:	mov	r5, r2
   33eb0:	bl	2a898 <fputs@plt+0x19784>
   33eb4:	sub	r0, r0, #1
   33eb8:	cmp	r0, #3
   33ebc:	addls	pc, pc, r0, lsl #2
   33ec0:	b	33f58 <fputs@plt+0x22e44>
   33ec4:	b	33f40 <fputs@plt+0x22e2c>
   33ec8:	b	33f40 <fputs@plt+0x22e2c>
   33ecc:	b	33ed4 <fputs@plt+0x22dc0>
   33ed0:	b	33f40 <fputs@plt+0x22e2c>
   33ed4:	ldr	r0, [r5]
   33ed8:	bl	3263c <fputs@plt+0x21528>
   33edc:	cmp	r0, #0
   33ee0:	popeq	{r4, r5, r6, pc}
   33ee4:	ldrb	r3, [r0]
   33ee8:	mov	r1, #0
   33eec:	cmp	r3, #0
   33ef0:	beq	33f34 <fputs@plt+0x22e20>
   33ef4:	cmp	r3, #191	; 0xbf
   33ef8:	add	r2, r0, #1
   33efc:	ldrb	r3, [r0, #1]
   33f00:	add	r1, r1, #1
   33f04:	movls	r0, r2
   33f08:	bls	33eec <fputs@plt+0x22dd8>
   33f0c:	and	r0, r3, #192	; 0xc0
   33f10:	cmp	r0, #128	; 0x80
   33f14:	mov	r0, r2
   33f18:	bne	33eec <fputs@plt+0x22dd8>
   33f1c:	ldrb	r3, [r0, #1]!
   33f20:	and	r2, r3, #192	; 0xc0
   33f24:	cmp	r2, #128	; 0x80
   33f28:	beq	33f1c <fputs@plt+0x22e08>
   33f2c:	cmp	r3, #0
   33f30:	bne	33ef4 <fputs@plt+0x22de0>
   33f34:	mov	r0, r4
   33f38:	pop	{r4, r5, r6, lr}
   33f3c:	b	2a8c4 <fputs@plt+0x197b0>
   33f40:	ldr	r0, [r5]
   33f44:	bl	325a0 <fputs@plt+0x2148c>
   33f48:	mov	r1, r0
   33f4c:	mov	r0, r4
   33f50:	pop	{r4, r5, r6, lr}
   33f54:	b	2a8c4 <fputs@plt+0x197b0>
   33f58:	mov	r0, r4
   33f5c:	pop	{r4, r5, r6, lr}
   33f60:	b	2a950 <fputs@plt+0x1983c>
   33f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33f68:	sub	sp, sp, #20
   33f6c:	mov	r5, r2
   33f70:	str	r0, [sp, #4]
   33f74:	ldr	r0, [r2]
   33f78:	mov	r4, r1
   33f7c:	bl	2a898 <fputs@plt+0x19784>
   33f80:	cmp	r0, #5
   33f84:	beq	340a8 <fputs@plt+0x22f94>
   33f88:	ldr	r0, [r5]
   33f8c:	bl	3263c <fputs@plt+0x21528>
   33f90:	subs	r8, r0, #0
   33f94:	beq	340a8 <fputs@plt+0x22f94>
   33f98:	ldr	r0, [r5]
   33f9c:	bl	325a0 <fputs@plt+0x2148c>
   33fa0:	cmp	r4, #1
   33fa4:	mov	r6, r0
   33fa8:	beq	340b0 <fputs@plt+0x22f9c>
   33fac:	ldr	r0, [r5, #4]
   33fb0:	bl	3263c <fputs@plt+0x21528>
   33fb4:	subs	r3, r0, #0
   33fb8:	str	r3, [sp, #12]
   33fbc:	beq	340a8 <fputs@plt+0x22f94>
   33fc0:	ldrb	r4, [r3]
   33fc4:	cmp	r4, #0
   33fc8:	beq	34184 <fputs@plt+0x23070>
   33fcc:	mov	ip, #0
   33fd0:	cmp	r4, #191	; 0xbf
   33fd4:	add	r2, r3, #1
   33fd8:	ldrb	r4, [r3, #1]
   33fdc:	movls	r3, r2
   33fe0:	bls	34004 <fputs@plt+0x22ef0>
   33fe4:	and	r3, r4, #192	; 0xc0
   33fe8:	cmp	r3, #128	; 0x80
   33fec:	mov	r3, r2
   33ff0:	bne	34004 <fputs@plt+0x22ef0>
   33ff4:	ldrb	r4, [r3, #1]!
   33ff8:	and	r2, r4, #192	; 0xc0
   33ffc:	cmp	r2, #128	; 0x80
   34000:	beq	33ff4 <fputs@plt+0x22ee0>
   34004:	cmp	r4, #0
   34008:	add	ip, ip, #1
   3400c:	bne	33fd0 <fputs@plt+0x22ebc>
   34010:	asr	r1, ip, #31
   34014:	lsl	sl, ip, #2
   34018:	lsl	lr, r1, #2
   3401c:	adds	r2, sl, ip
   34020:	orr	r3, lr, ip, lsr #30
   34024:	adc	r3, r3, r1
   34028:	ldr	r0, [sp, #4]
   3402c:	bl	2d5d0 <fputs@plt+0x1c4bc>
   34030:	subs	r9, r0, #0
   34034:	beq	340a8 <fputs@plt+0x22f94>
   34038:	ldr	r1, [sp, #12]
   3403c:	add	sl, r9, sl
   34040:	ldrb	r3, [r1]
   34044:	cmp	r3, #0
   34048:	beq	34184 <fputs@plt+0x23070>
   3404c:	sub	ip, r9, #4
   34050:	sub	r0, sl, #1
   34054:	str	r1, [ip, #4]!
   34058:	ldrb	r3, [r1]
   3405c:	add	r2, r1, #1
   34060:	cmp	r3, #191	; 0xbf
   34064:	bls	34088 <fputs@plt+0x22f74>
   34068:	ldrb	r3, [r1, #1]
   3406c:	and	r3, r3, #192	; 0xc0
   34070:	cmp	r3, #128	; 0x80
   34074:	bne	34088 <fputs@plt+0x22f74>
   34078:	ldrb	r3, [r2, #1]!
   3407c:	and	r3, r3, #192	; 0xc0
   34080:	cmp	r3, #128	; 0x80
   34084:	beq	34078 <fputs@plt+0x22f64>
   34088:	sub	r1, r2, r1
   3408c:	strb	r1, [r0, #1]!
   34090:	ldrb	r3, [r2]
   34094:	add	r4, r4, #1
   34098:	cmp	r3, #0
   3409c:	beq	340d0 <fputs@plt+0x22fbc>
   340a0:	mov	r1, r2
   340a4:	b	34054 <fputs@plt+0x22f40>
   340a8:	add	sp, sp, #20
   340ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   340b0:	ldr	r9, [pc, #308]	; 341ec <fputs@plt+0x230d8>
   340b4:	ldr	sl, [pc, #308]	; 341f0 <fputs@plt+0x230dc>
   340b8:	add	r9, pc, r9
   340bc:	add	sl, pc, sl
   340c0:	add	r9, r9, #524	; 0x20c
   340c4:	add	sl, sl, #2832	; 0xb10
   340c8:	mov	r3, #0
   340cc:	str	r3, [sp, #12]
   340d0:	ldr	r0, [sp, #4]
   340d4:	bl	2aa40 <fputs@plt+0x1992c>
   340d8:	tst	r0, #1
   340dc:	str	r0, [sp, #8]
   340e0:	beq	341d0 <fputs@plt+0x230bc>
   340e4:	cmp	r6, #0
   340e8:	ble	34170 <fputs@plt+0x2305c>
   340ec:	sub	sl, sl, #1
   340f0:	mov	fp, sl
   340f4:	mov	r5, #0
   340f8:	ldrb	r7, [fp, #1]!
   340fc:	mov	r0, r8
   34100:	cmp	r7, r6
   34104:	mov	r2, r7
   34108:	bgt	3411c <fputs@plt+0x23008>
   3410c:	ldr	r1, [r9, r5, lsl #2]
   34110:	bl	10e44 <memcmp@plt>
   34114:	cmp	r0, #0
   34118:	beq	341b4 <fputs@plt+0x230a0>
   3411c:	add	r5, r5, #1
   34120:	cmp	r5, r4
   34124:	blt	340f8 <fputs@plt+0x22fe4>
   34128:	ldr	r3, [sp, #8]
   3412c:	tst	r3, #2
   34130:	beq	34170 <fputs@plt+0x2305c>
   34134:	mov	fp, sl
   34138:	mov	r5, #0
   3413c:	ldrb	r3, [fp, #1]!
   34140:	sub	r7, r6, r3
   34144:	cmp	r3, r6
   34148:	mov	r2, r3
   3414c:	add	r0, r8, r7
   34150:	bgt	34164 <fputs@plt+0x23050>
   34154:	ldr	r1, [r9, r5, lsl #2]
   34158:	bl	10e44 <memcmp@plt>
   3415c:	cmp	r0, #0
   34160:	beq	341a0 <fputs@plt+0x2308c>
   34164:	add	r5, r5, #1
   34168:	cmp	r5, r4
   3416c:	blt	3413c <fputs@plt+0x23028>
   34170:	ldr	r3, [sp, #12]
   34174:	cmp	r3, #0
   34178:	beq	34184 <fputs@plt+0x23070>
   3417c:	mov	r0, r9
   34180:	bl	1cd68 <fputs@plt+0xbc54>
   34184:	mov	r2, r6
   34188:	mov	r1, r8
   3418c:	ldr	r0, [sp, #4]
   34190:	mvn	r3, #0
   34194:	add	sp, sp, #20
   34198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3419c:	b	2d728 <fputs@plt+0x1c614>
   341a0:	cmp	r4, r5
   341a4:	ble	34170 <fputs@plt+0x2305c>
   341a8:	subs	r6, r7, #0
   341ac:	bgt	34134 <fputs@plt+0x23020>
   341b0:	b	34170 <fputs@plt+0x2305c>
   341b4:	cmp	r4, r5
   341b8:	ble	34128 <fputs@plt+0x23014>
   341bc:	sub	r6, r6, r7
   341c0:	cmp	r6, #0
   341c4:	add	r8, r8, r7
   341c8:	bgt	340f0 <fputs@plt+0x22fdc>
   341cc:	b	34170 <fputs@plt+0x2305c>
   341d0:	ldr	r3, [sp, #8]
   341d4:	tst	r3, #2
   341d8:	beq	34170 <fputs@plt+0x2305c>
   341dc:	cmp	r6, #0
   341e0:	ble	34170 <fputs@plt+0x2305c>
   341e4:	sub	sl, sl, #1
   341e8:	b	34134 <fputs@plt+0x23020>
   341ec:	andeq	r5, r7, r0, lsl #11
   341f0:	andeq	ip, r5, r4, lsl #22
   341f4:	push	{r4, lr}
   341f8:	mov	r4, r0
   341fc:	ldr	r0, [r2]
   34200:	bl	3263c <fputs@plt+0x21528>
   34204:	cmp	r0, #0
   34208:	popeq	{r4, pc}
   3420c:	bl	2a424 <fputs@plt+0x19310>
   34210:	mov	r1, r0
   34214:	mov	r0, r4
   34218:	pop	{r4, lr}
   3421c:	b	2a8c4 <fputs@plt+0x197b0>
   34220:	mov	r1, #3
   34224:	b	325f8 <fputs@plt+0x214e4>
   34228:	mov	r1, #2
   3422c:	b	325f8 <fputs@plt+0x214e4>
   34230:	b	34228 <fputs@plt+0x23114>
   34234:	push	{r4, r5, r6, lr}
   34238:	mov	r5, r0
   3423c:	bl	22b24 <fputs@plt+0x11a10>
   34240:	bl	34230 <fputs@plt+0x2311c>
   34244:	mov	r4, r0
   34248:	mov	r0, r5
   3424c:	bl	22acc <fputs@plt+0x119b8>
   34250:	mov	r0, r4
   34254:	pop	{r4, r5, r6, pc}
   34258:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3425c:	mov	r5, r2
   34260:	ldrb	ip, [r0, #10]
   34264:	ldrb	r2, [r2, #4]
   34268:	sub	sp, sp, #88	; 0x58
   3426c:	mov	r4, r1
   34270:	cmp	ip, r2
   34274:	beq	3439c <fputs@plt+0x23288>
   34278:	mov	r8, r3
   3427c:	ldr	r3, [r0, #32]
   34280:	mov	r2, #1
   34284:	add	r7, sp, #8
   34288:	mov	r1, r0
   3428c:	str	r3, [sp, #40]	; 0x28
   34290:	mov	r0, r7
   34294:	str	r3, [sp, #80]	; 0x50
   34298:	strh	r2, [sp, #16]
   3429c:	mov	r3, #0
   342a0:	strh	r2, [sp, #56]	; 0x38
   342a4:	add	r6, sp, #48	; 0x30
   342a8:	mov	r2, #4096	; 0x1000
   342ac:	str	r3, [sp, #32]
   342b0:	str	r3, [sp, #72]	; 0x48
   342b4:	bl	22cbc <fputs@plt+0x11ba8>
   342b8:	mov	r2, #4096	; 0x1000
   342bc:	mov	r1, r4
   342c0:	mov	r0, r6
   342c4:	bl	22cbc <fputs@plt+0x11ba8>
   342c8:	ldrb	r1, [r5, #4]
   342cc:	mov	r0, r7
   342d0:	bl	325f8 <fputs@plt+0x214e4>
   342d4:	ldrb	r1, [r5, #4]
   342d8:	subs	r4, r0, #0
   342dc:	mov	r0, r6
   342e0:	moveq	sl, r4
   342e4:	ldrne	sl, [sp, #20]
   342e8:	bl	325f8 <fputs@plt+0x214e4>
   342ec:	mov	r2, r4
   342f0:	mov	r1, sl
   342f4:	subs	r9, r0, #0
   342f8:	moveq	r3, r9
   342fc:	ldrne	r3, [sp, #60]	; 0x3c
   34300:	ldr	r0, [r5, #8]
   34304:	str	r9, [sp]
   34308:	ldr	r5, [r5, #12]
   3430c:	blx	r5
   34310:	cmp	r9, #0
   34314:	cmpne	r4, #0
   34318:	moveq	r4, #1
   3431c:	movne	r4, #0
   34320:	cmp	r8, #0
   34324:	moveq	r4, #0
   34328:	andne	r4, r4, #1
   3432c:	cmp	r4, #0
   34330:	movne	r3, #7
   34334:	ldrh	r2, [sp, #16]
   34338:	strbne	r3, [r8]
   3433c:	ldr	r3, [pc, #136]	; 343cc <fputs@plt+0x232b8>
   34340:	mov	r5, r0
   34344:	and	r3, r3, r2
   34348:	cmp	r3, #0
   3434c:	bne	34390 <fputs@plt+0x2327c>
   34350:	ldr	r3, [sp, #32]
   34354:	cmp	r3, #0
   34358:	bne	34390 <fputs@plt+0x2327c>
   3435c:	ldrh	r2, [sp, #56]	; 0x38
   34360:	ldr	r3, [pc, #100]	; 343cc <fputs@plt+0x232b8>
   34364:	and	r3, r3, r2
   34368:	cmp	r3, #0
   3436c:	bne	3437c <fputs@plt+0x23268>
   34370:	ldr	r3, [sp, #72]	; 0x48
   34374:	cmp	r3, #0
   34378:	beq	34384 <fputs@plt+0x23270>
   3437c:	mov	r0, r6
   34380:	bl	22434 <fputs@plt+0x11320>
   34384:	mov	r0, r5
   34388:	add	sp, sp, #88	; 0x58
   3438c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34390:	mov	r0, r7
   34394:	bl	22434 <fputs@plt+0x11320>
   34398:	b	3435c <fputs@plt+0x23248>
   3439c:	ldr	ip, [r1, #16]
   343a0:	ldr	r3, [r1, #12]
   343a4:	ldr	r2, [r0, #16]
   343a8:	ldr	r1, [r0, #12]
   343ac:	ldr	r0, [r5, #8]
   343b0:	str	ip, [sp]
   343b4:	ldr	r4, [r5, #12]
   343b8:	blx	r4
   343bc:	mov	r5, r0
   343c0:	mov	r0, r5
   343c4:	add	sp, sp, #88	; 0x58
   343c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   343cc:	andeq	r2, r0, r0, ror #8
   343d0:	push	{r4, r5, r6, r7, r8, lr}
   343d4:	ldrh	ip, [r1, #8]
   343d8:	ldrh	lr, [r0, #8]
   343dc:	orr	r4, lr, ip
   343e0:	tst	r4, #1
   343e4:	bne	34454 <fputs@plt+0x23340>
   343e8:	ands	r3, r4, #12
   343ec:	mov	r6, r0
   343f0:	mov	r5, r1
   343f4:	beq	3442c <fputs@plt+0x23318>
   343f8:	and	r3, lr, ip
   343fc:	tst	r3, #4
   34400:	bne	3447c <fputs@plt+0x23368>
   34404:	tst	r3, #8
   34408:	beq	344ac <fputs@plt+0x23398>
   3440c:	vldr	d6, [r0]
   34410:	vldr	d7, [r1]
   34414:	vcmpe.f64	d6, d7
   34418:	vmrs	APSR_nzcv, fpscr
   3441c:	bmi	34530 <fputs@plt+0x2341c>
   34420:	movgt	r0, #1
   34424:	movle	r0, #0
   34428:	pop	{r4, r5, r6, r7, r8, pc}
   3442c:	tst	r4, #2
   34430:	beq	34464 <fputs@plt+0x23350>
   34434:	tst	lr, #2
   34438:	beq	344a4 <fputs@plt+0x23390>
   3443c:	tst	ip, #2
   34440:	beq	34530 <fputs@plt+0x2341c>
   34444:	cmp	r2, #0
   34448:	beq	34464 <fputs@plt+0x23350>
   3444c:	pop	{r4, r5, r6, r7, r8, lr}
   34450:	b	34258 <fputs@plt+0x23144>
   34454:	and	ip, ip, #1
   34458:	and	r0, lr, #1
   3445c:	sub	r0, ip, r0
   34460:	pop	{r4, r5, r6, r7, r8, pc}
   34464:	ldr	r3, [r5, #16]
   34468:	ldr	r2, [r5, #12]
   3446c:	ldr	r1, [r6, #16]
   34470:	ldr	r0, [r6, #12]
   34474:	pop	{r4, r5, r6, r7, r8, lr}
   34478:	b	21f50 <fputs@plt+0x10e3c>
   3447c:	ldrd	r2, [r0]
   34480:	ldrd	r0, [r1]
   34484:	cmp	r2, r0
   34488:	sbcs	ip, r3, r1
   3448c:	blt	34530 <fputs@plt+0x2341c>
   34490:	cmp	r0, r2
   34494:	sbcs	r3, r1, r3
   34498:	movlt	r0, #1
   3449c:	movge	r0, #0
   344a0:	pop	{r4, r5, r6, r7, r8, pc}
   344a4:	mov	r0, #1
   344a8:	pop	{r4, r5, r6, r7, r8, pc}
   344ac:	tst	lr, #4
   344b0:	bne	344f8 <fputs@plt+0x233e4>
   344b4:	tst	lr, #8
   344b8:	beq	344a4 <fputs@plt+0x23390>
   344bc:	tst	ip, #4
   344c0:	beq	34530 <fputs@plt+0x2341c>
   344c4:	vldr	d0, [r0]
   344c8:	vldr	d7, [pc, #104]	; 34538 <fputs@plt+0x23424>
   344cc:	ldrd	r0, [r1]
   344d0:	vcmpe.f64	d0, d7
   344d4:	vmrs	APSR_nzcv, fpscr
   344d8:	bmi	34530 <fputs@plt+0x2341c>
   344dc:	vldr	d7, [pc, #92]	; 34540 <fputs@plt+0x2342c>
   344e0:	vcmpe.f64	d0, d7
   344e4:	vmrs	APSR_nzcv, fpscr
   344e8:	bgt	344a4 <fputs@plt+0x23390>
   344ec:	bl	1fa0c <fputs@plt+0xe8f8>
   344f0:	rsb	r0, r0, #0
   344f4:	pop	{r4, r5, r6, r7, r8, pc}
   344f8:	tst	ip, #8
   344fc:	beq	34530 <fputs@plt+0x2341c>
   34500:	vldr	d0, [r1]
   34504:	vldr	d7, [pc, #44]	; 34538 <fputs@plt+0x23424>
   34508:	vcmpe.f64	d0, d7
   3450c:	vmrs	APSR_nzcv, fpscr
   34510:	bmi	344a4 <fputs@plt+0x23390>
   34514:	vldr	d7, [pc, #36]	; 34540 <fputs@plt+0x2342c>
   34518:	vcmpe.f64	d0, d7
   3451c:	vmrs	APSR_nzcv, fpscr
   34520:	bgt	34530 <fputs@plt+0x2341c>
   34524:	ldrd	r0, [r0]
   34528:	pop	{r4, r5, r6, r7, r8, lr}
   3452c:	b	1fa0c <fputs@plt+0xe8f8>
   34530:	mvn	r0, #0
   34534:	pop	{r4, r5, r6, r7, r8, pc}
   34538:	andeq	r0, r0, r0
   3453c:	mvngt	r0, #0
   34540:	andeq	r0, r0, r0
   34544:	mvnmi	r0, #0
   34548:	push	{r4, r5, r6, lr}
   3454c:	mov	r5, r2
   34550:	ldr	r3, [r0, #16]
   34554:	ldr	r2, [r0, #12]
   34558:	mov	r4, r0
   3455c:	add	r3, r3, r3, lsl #2
   34560:	ldr	r2, [r2, #4]
   34564:	ldr	r1, [r5, #4]
   34568:	add	r3, r2, r3, lsl #2
   3456c:	ldr	r0, [r5]
   34570:	ldr	r2, [r3, #-4]
   34574:	bl	343d0 <fputs@plt+0x232bc>
   34578:	cmp	r0, #0
   3457c:	popeq	{r4, r5, r6, pc}
   34580:	ldr	r1, [r5]
   34584:	mov	r0, r4
   34588:	pop	{r4, r5, r6, lr}
   3458c:	b	2e488 <fputs@plt+0x1d374>
   34590:	push	{r4, r5, r6, r7, r8, lr}
   34594:	mov	r1, #40	; 0x28
   34598:	mov	r5, r2
   3459c:	ldr	r7, [r2]
   345a0:	mov	r6, r0
   345a4:	bl	2c9e8 <fputs@plt+0x1b8d4>
   345a8:	subs	r4, r0, #0
   345ac:	popeq	{r4, r5, r6, r7, r8, pc}
   345b0:	ldr	r0, [r5]
   345b4:	bl	2a898 <fputs@plt+0x19784>
   345b8:	ldrh	r3, [r4, #8]
   345bc:	cmp	r0, #5
   345c0:	beq	3465c <fputs@plt+0x23548>
   345c4:	cmp	r3, #0
   345c8:	beq	34640 <fputs@plt+0x2352c>
   345cc:	ldr	r2, [r6, #12]
   345d0:	ldr	r3, [r6, #16]
   345d4:	mov	r0, r6
   345d8:	ldr	r2, [r2, #4]
   345dc:	add	r3, r3, r3, lsl #2
   345e0:	add	r3, r2, r3, lsl #2
   345e4:	ldr	r8, [r3, #-4]
   345e8:	bl	2aa40 <fputs@plt+0x1992c>
   345ec:	mov	r2, r8
   345f0:	mov	r1, r7
   345f4:	mov	r5, r0
   345f8:	mov	r0, r4
   345fc:	bl	343d0 <fputs@plt+0x232bc>
   34600:	lsr	r3, r0, #31
   34604:	cmp	r5, #0
   34608:	moveq	r3, #0
   3460c:	andne	r3, r3, #1
   34610:	cmp	r3, #0
   34614:	bne	34630 <fputs@plt+0x2351c>
   34618:	cmp	r0, #0
   3461c:	clz	r5, r5
   34620:	lsr	r5, r5, #5
   34624:	movle	r5, #0
   34628:	cmp	r5, #0
   3462c:	beq	34664 <fputs@plt+0x23550>
   34630:	mov	r1, r7
   34634:	mov	r0, r4
   34638:	pop	{r4, r5, r6, r7, r8, lr}
   3463c:	b	2e3f4 <fputs@plt+0x1d2e0>
   34640:	mov	r0, r6
   34644:	bl	2aa4c <fputs@plt+0x19938>
   34648:	mov	r1, r7
   3464c:	str	r0, [r4, #32]
   34650:	mov	r0, r4
   34654:	pop	{r4, r5, r6, r7, r8, lr}
   34658:	b	2e3f4 <fputs@plt+0x1d2e0>
   3465c:	cmp	r3, #0
   34660:	popeq	{r4, r5, r6, r7, r8, pc}
   34664:	mov	r3, #1
   34668:	strb	r3, [r6, #24]
   3466c:	pop	{r4, r5, r6, r7, r8, pc}
   34670:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34674:	mov	r7, r2
   34678:	mov	sl, r0
   3467c:	mov	r8, r1
   34680:	bl	2aa40 <fputs@plt+0x1992c>
   34684:	ldr	r2, [sl, #12]
   34688:	ldr	r3, [sl, #16]
   3468c:	ldr	r2, [r2, #4]
   34690:	add	r3, r3, r3, lsl #2
   34694:	add	r3, r2, r3, lsl #2
   34698:	ldr	r9, [r3, #-4]
   3469c:	adds	fp, r0, #0
   346a0:	ldr	r0, [r7]
   346a4:	mvnne	fp, #0
   346a8:	bl	2a898 <fputs@plt+0x19784>
   346ac:	cmp	r0, #5
   346b0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346b4:	cmp	r8, #1
   346b8:	ble	34710 <fputs@plt+0x235fc>
   346bc:	mov	r6, r7
   346c0:	mov	r5, #0
   346c4:	mov	r4, #1
   346c8:	ldr	r0, [r6, #4]
   346cc:	bl	2a898 <fputs@plt+0x19784>
   346d0:	mov	r2, r9
   346d4:	cmp	r0, #5
   346d8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346dc:	ldr	r0, [r7, r5, lsl #2]
   346e0:	ldr	r1, [r6, #4]!
   346e4:	bl	343d0 <fputs@plt+0x232bc>
   346e8:	teq	fp, r0
   346ec:	movpl	r5, r4
   346f0:	add	r4, r4, #1
   346f4:	cmp	r8, r4
   346f8:	bne	346c8 <fputs@plt+0x235b4>
   346fc:	lsl	r5, r5, #2
   34700:	ldr	r1, [r7, r5]
   34704:	mov	r0, sl
   34708:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3470c:	b	2e488 <fputs@plt+0x1d374>
   34710:	mov	r5, #0
   34714:	b	34700 <fputs@plt+0x235ec>
   34718:	cmp	r1, #66	; 0x42
   3471c:	bls	34724 <fputs@plt+0x23610>
   34720:	b	220ac <fputs@plt+0x10f98>
   34724:	bxne	lr
   34728:	ldrh	r3, [r0, #8]
   3472c:	push	{r4, lr}
   34730:	mov	r4, r0
   34734:	tst	r3, #2
   34738:	bne	34744 <fputs@plt+0x23630>
   3473c:	tst	r3, #12
   34740:	bne	34750 <fputs@plt+0x2363c>
   34744:	bic	r3, r3, #12
   34748:	strh	r3, [r4, #8]
   3474c:	pop	{r4, pc}
   34750:	mov	r1, r2
   34754:	mov	r2, #1
   34758:	bl	32370 <fputs@plt+0x2125c>
   3475c:	ldrh	r3, [r4, #8]
   34760:	b	34744 <fputs@plt+0x23630>
   34764:	ldrh	r3, [r0, #8]
   34768:	tst	r3, #1
   3476c:	bxne	lr
   34770:	sub	r1, r1, #65	; 0x41
   34774:	push	{r4, lr}
   34778:	mov	r4, r0
   3477c:	cmp	r1, #4
   34780:	addls	pc, pc, r1, lsl #2
   34784:	b	347f4 <fputs@plt+0x236e0>
   34788:	b	347b8 <fputs@plt+0x236a4>
   3478c:	b	347f4 <fputs@plt+0x236e0>
   34790:	b	347d0 <fputs@plt+0x236bc>
   34794:	b	347d8 <fputs@plt+0x236c4>
   34798:	b	3479c <fputs@plt+0x23688>
   3479c:	bl	1f7f8 <fputs@plt+0xe6e4>
   347a0:	ldrh	r3, [r4, #8]
   347a4:	and	r3, r3, #15872	; 0x3e00
   347a8:	orr	r3, r3, #8
   347ac:	strh	r3, [r4, #8]
   347b0:	vstr	d0, [r4]
   347b4:	pop	{r4, pc}
   347b8:	tst	r3, #16
   347bc:	beq	34820 <fputs@plt+0x2370c>
   347c0:	ldr	r2, [pc, #116]	; 3483c <fputs@plt+0x23728>
   347c4:	and	r2, r2, r3
   347c8:	strh	r2, [r0, #8]
   347cc:	pop	{r4, pc}
   347d0:	pop	{r4, lr}
   347d4:	b	1f878 <fputs@plt+0xe764>
   347d8:	bl	1f73c <fputs@plt+0xe628>
   347dc:	ldrh	r3, [r4, #8]
   347e0:	and	r3, r3, #15872	; 0x3e00
   347e4:	orr	r3, r3, #4
   347e8:	strh	r3, [r4, #8]
   347ec:	strd	r0, [r4]
   347f0:	pop	{r4, pc}
   347f4:	asr	r1, r3, #3
   347f8:	and	r1, r1, #2
   347fc:	orr	r3, r1, r3
   34800:	strh	r3, [r0, #8]
   34804:	mov	r1, #66	; 0x42
   34808:	bl	34718 <fputs@plt+0x23604>
   3480c:	ldrh	r2, [r4, #8]
   34810:	ldr	r3, [pc, #40]	; 34840 <fputs@plt+0x2372c>
   34814:	and	r3, r3, r2
   34818:	strh	r3, [r4, #8]
   3481c:	pop	{r4, pc}
   34820:	mov	r1, #66	; 0x42
   34824:	bl	34718 <fputs@plt+0x23604>
   34828:	ldrh	r3, [r4, #8]
   3482c:	and	r3, r3, #15872	; 0x3e00
   34830:	orr	r3, r3, #16
   34834:	strh	r3, [r4, #8]
   34838:	pop	{r4, pc}
   3483c:	andeq	r7, r0, r0, lsl lr
   34840:	andeq	fp, r0, r3, ror #31
   34844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34848:	sub	sp, sp, #20
   3484c:	ldr	sl, [pc, #276]	; 34968 <fputs@plt+0x23854>
   34850:	str	r0, [sp, #12]
   34854:	ldr	r0, [r2]
   34858:	bl	3266c <fputs@plt+0x21558>
   3485c:	add	sl, pc, sl
   34860:	mov	r6, r0
   34864:	ldr	r0, [r0, #12]
   34868:	add	r0, r0, #1
   3486c:	add	r0, r0, r0, lsl #2
   34870:	add	r0, r0, r0, lsl #2
   34874:	asr	r1, r0, #31
   34878:	bl	27078 <fputs@plt+0x15f64>
   3487c:	subs	r9, r0, #0
   34880:	beq	34958 <fputs@plt+0x23844>
   34884:	ldr	r3, [r6]
   34888:	mov	r5, #0
   3488c:	ldr	r2, [pc, #216]	; 3496c <fputs@plt+0x23858>
   34890:	stm	sp, {r3, r5}
   34894:	add	r2, pc, r2
   34898:	mov	r1, r9
   3489c:	mov	r0, #24
   348a0:	bl	32340 <fputs@plt+0x2122c>
   348a4:	mov	r0, r9
   348a8:	bl	10f58 <strlen@plt>
   348ac:	ldr	r3, [r6, #12]
   348b0:	ldr	r8, [pc, #184]	; 34970 <fputs@plt+0x2385c>
   348b4:	cmp	r3, r5
   348b8:	add	r8, pc, r8
   348bc:	mov	fp, r5
   348c0:	mov	r7, #24
   348c4:	bic	r0, r0, #-1073741824	; 0xc0000000
   348c8:	add	r4, r9, r0
   348cc:	ble	34938 <fputs@plt+0x23824>
   348d0:	ldr	r3, [r6, #24]
   348d4:	ldr	r0, [r6]
   348d8:	mov	r1, #0
   348dc:	ldr	r2, [r3, r5, lsl #2]
   348e0:	subs	r0, r0, #1
   348e4:	add	r2, r2, #1
   348e8:	mov	r3, #0
   348ec:	sbc	r1, r1, #0
   348f0:	adds	r0, r0, r2
   348f4:	adc	r1, r1, r3
   348f8:	bl	8ebe4 <fputs@plt+0x7dad0>
   348fc:	mov	r2, r8
   34900:	strd	r0, [sp]
   34904:	mov	r1, r4
   34908:	mov	r0, r7
   3490c:	bl	32340 <fputs@plt+0x2122c>
   34910:	subs	r0, r4, #0
   34914:	moveq	r0, fp
   34918:	beq	34924 <fputs@plt+0x23810>
   3491c:	bl	10f58 <strlen@plt>
   34920:	bic	r0, r0, #-1073741824	; 0xc0000000
   34924:	ldr	r3, [r6, #12]
   34928:	add	r5, r5, #1
   3492c:	cmp	r3, r5
   34930:	add	r4, r4, r0
   34934:	bgt	348d0 <fputs@plt+0x237bc>
   34938:	ldr	r3, [pc, #52]	; 34974 <fputs@plt+0x23860>
   3493c:	mov	r1, r9
   34940:	ldr	r0, [sp, #12]
   34944:	ldr	r3, [sl, r3]
   34948:	mvn	r2, #0
   3494c:	add	sp, sp, #20
   34950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34954:	b	2d728 <fputs@plt+0x1c614>
   34958:	ldr	r0, [sp, #12]
   3495c:	add	sp, sp, #20
   34960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34964:	b	2a9d8 <fputs@plt+0x198c4>
   34968:	muleq	r7, ip, r7
   3496c:	andeq	pc, r5, ip, lsl #9
   34970:	andeq	pc, r5, r0, ror r4	; <UNPREDICTABLE>
   34974:	andeq	r0, r0, r4, lsr #2
   34978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3497c:	vpush	{d8-d9}
   34980:	subs	r7, r1, #0
   34984:	sub	sp, sp, #236	; 0xec
   34988:	bne	34998 <fputs@plt+0x23884>
   3498c:	add	sp, sp, #236	; 0xec
   34990:	vpop	{d8-d9}
   34994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34998:	mov	r4, r0
   3499c:	ldr	r0, [r2]
   349a0:	mov	r6, r2
   349a4:	bl	3263c <fputs@plt+0x21528>
   349a8:	subs	r5, r0, #0
   349ac:	beq	3498c <fputs@plt+0x23878>
   349b0:	add	r9, sp, #32
   349b4:	add	r2, r6, #4
   349b8:	sub	r1, r7, #1
   349bc:	mov	r3, r9
   349c0:	mov	r0, r4
   349c4:	bl	329f8 <fputs@plt+0x218e4>
   349c8:	subs	r8, r0, #0
   349cc:	bne	3498c <fputs@plt+0x23878>
   349d0:	mov	r0, r4
   349d4:	bl	2aa4c <fputs@plt+0x19938>
   349d8:	ldrb	r2, [r5]
   349dc:	cmp	r2, #0
   349e0:	beq	35070 <fputs@plt+0x23f5c>
   349e4:	mov	r3, r8
   349e8:	mov	r6, #1
   349ec:	mov	r7, #0
   349f0:	b	34a0c <fputs@plt+0x238f8>
   349f4:	add	r3, r3, #1
   349f8:	adds	r6, r6, #1
   349fc:	ldrb	r2, [r5, r3]
   34a00:	adc	r7, r7, #0
   34a04:	cmp	r2, #0
   34a08:	beq	34ba8 <fputs@plt+0x23a94>
   34a0c:	cmp	r2, #37	; 0x25
   34a10:	bne	349f4 <fputs@plt+0x238e0>
   34a14:	add	r3, r3, #1
   34a18:	ldrb	r2, [r5, r3]
   34a1c:	sub	r2, r2, #37	; 0x25
   34a20:	cmp	r2, #82	; 0x52
   34a24:	addls	pc, pc, r2, lsl #2
   34a28:	b	3498c <fputs@plt+0x23878>
   34a2c:	b	349f4 <fputs@plt+0x238e0>
   34a30:	b	3498c <fputs@plt+0x23878>
   34a34:	b	3498c <fputs@plt+0x23878>
   34a38:	b	3498c <fputs@plt+0x23878>
   34a3c:	b	3498c <fputs@plt+0x23878>
   34a40:	b	3498c <fputs@plt+0x23878>
   34a44:	b	3498c <fputs@plt+0x23878>
   34a48:	b	3498c <fputs@plt+0x23878>
   34a4c:	b	3498c <fputs@plt+0x23878>
   34a50:	b	3498c <fputs@plt+0x23878>
   34a54:	b	3498c <fputs@plt+0x23878>
   34a58:	b	3498c <fputs@plt+0x23878>
   34a5c:	b	3498c <fputs@plt+0x23878>
   34a60:	b	3498c <fputs@plt+0x23878>
   34a64:	b	3498c <fputs@plt+0x23878>
   34a68:	b	3498c <fputs@plt+0x23878>
   34a6c:	b	3498c <fputs@plt+0x23878>
   34a70:	b	3498c <fputs@plt+0x23878>
   34a74:	b	3498c <fputs@plt+0x23878>
   34a78:	b	3498c <fputs@plt+0x23878>
   34a7c:	b	3498c <fputs@plt+0x23878>
   34a80:	b	3498c <fputs@plt+0x23878>
   34a84:	b	3498c <fputs@plt+0x23878>
   34a88:	b	3498c <fputs@plt+0x23878>
   34a8c:	b	3498c <fputs@plt+0x23878>
   34a90:	b	3498c <fputs@plt+0x23878>
   34a94:	b	3498c <fputs@plt+0x23878>
   34a98:	b	3498c <fputs@plt+0x23878>
   34a9c:	b	3498c <fputs@plt+0x23878>
   34aa0:	b	3498c <fputs@plt+0x23878>
   34aa4:	b	3498c <fputs@plt+0x23878>
   34aa8:	b	3498c <fputs@plt+0x23878>
   34aac:	b	3498c <fputs@plt+0x23878>
   34ab0:	b	3498c <fputs@plt+0x23878>
   34ab4:	b	3498c <fputs@plt+0x23878>
   34ab8:	b	34b9c <fputs@plt+0x23a88>
   34abc:	b	3498c <fputs@plt+0x23878>
   34ac0:	b	34b90 <fputs@plt+0x23a7c>
   34ac4:	b	3498c <fputs@plt+0x23878>
   34ac8:	b	3498c <fputs@plt+0x23878>
   34acc:	b	34b9c <fputs@plt+0x23a88>
   34ad0:	b	3498c <fputs@plt+0x23878>
   34ad4:	b	3498c <fputs@plt+0x23878>
   34ad8:	b	3498c <fputs@plt+0x23878>
   34adc:	b	3498c <fputs@plt+0x23878>
   34ae0:	b	3498c <fputs@plt+0x23878>
   34ae4:	b	34b9c <fputs@plt+0x23a88>
   34ae8:	b	3498c <fputs@plt+0x23878>
   34aec:	b	3498c <fputs@plt+0x23878>
   34af0:	b	3498c <fputs@plt+0x23878>
   34af4:	b	34b9c <fputs@plt+0x23a88>
   34af8:	b	3498c <fputs@plt+0x23878>
   34afc:	b	34b78 <fputs@plt+0x23a64>
   34b00:	b	3498c <fputs@plt+0x23878>
   34b04:	b	3498c <fputs@plt+0x23878>
   34b08:	b	3498c <fputs@plt+0x23878>
   34b0c:	b	3498c <fputs@plt+0x23878>
   34b10:	b	3498c <fputs@plt+0x23878>
   34b14:	b	3498c <fputs@plt+0x23878>
   34b18:	b	3498c <fputs@plt+0x23878>
   34b1c:	b	3498c <fputs@plt+0x23878>
   34b20:	b	3498c <fputs@plt+0x23878>
   34b24:	b	3498c <fputs@plt+0x23878>
   34b28:	b	34b9c <fputs@plt+0x23a88>
   34b2c:	b	3498c <fputs@plt+0x23878>
   34b30:	b	34b78 <fputs@plt+0x23a64>
   34b34:	b	3498c <fputs@plt+0x23878>
   34b38:	b	3498c <fputs@plt+0x23878>
   34b3c:	b	3498c <fputs@plt+0x23878>
   34b40:	b	34b84 <fputs@plt+0x23a70>
   34b44:	b	3498c <fputs@plt+0x23878>
   34b48:	b	3498c <fputs@plt+0x23878>
   34b4c:	b	34b9c <fputs@plt+0x23a88>
   34b50:	b	3498c <fputs@plt+0x23878>
   34b54:	b	3498c <fputs@plt+0x23878>
   34b58:	b	3498c <fputs@plt+0x23878>
   34b5c:	b	3498c <fputs@plt+0x23878>
   34b60:	b	3498c <fputs@plt+0x23878>
   34b64:	b	34b90 <fputs@plt+0x23a7c>
   34b68:	b	3498c <fputs@plt+0x23878>
   34b6c:	b	3498c <fputs@plt+0x23878>
   34b70:	b	3498c <fputs@plt+0x23878>
   34b74:	b	349f4 <fputs@plt+0x238e0>
   34b78:	adds	r6, r6, #8
   34b7c:	adc	r7, r7, #0
   34b80:	b	349f4 <fputs@plt+0x238e0>
   34b84:	adds	r6, r6, #3
   34b88:	adc	r7, r7, #0
   34b8c:	b	349f4 <fputs@plt+0x238e0>
   34b90:	adds	r6, r6, #50	; 0x32
   34b94:	adc	r7, r7, #0
   34b98:	b	349f4 <fputs@plt+0x238e0>
   34b9c:	adds	r6, r6, #1
   34ba0:	adc	r7, r7, #0
   34ba4:	b	349f4 <fputs@plt+0x238e0>
   34ba8:	cmp	r7, #0
   34bac:	cmpeq	r6, #99	; 0x63
   34bb0:	bls	34bd4 <fputs@plt+0x23ac0>
   34bb4:	ldr	r2, [r0, #92]	; 0x5c
   34bb8:	asr	r3, r2, #31
   34bbc:	cmp	r7, r3
   34bc0:	cmpeq	r6, r2
   34bc4:	bls	35044 <fputs@plt+0x23f30>
   34bc8:	mov	r0, r4
   34bcc:	bl	2d55c <fputs@plt+0x1c448>
   34bd0:	b	3498c <fputs@plt+0x23878>
   34bd4:	add	r7, sp, #132	; 0x84
   34bd8:	str	r7, [sp, #8]
   34bdc:	ldrb	r3, [sp, #74]	; 0x4a
   34be0:	cmp	r3, #0
   34be4:	beq	35064 <fputs@plt+0x23f50>
   34be8:	mov	r0, r9
   34bec:	bl	1cb78 <fputs@plt+0xba64>
   34bf0:	ldrb	r3, [r5]
   34bf4:	cmp	r3, #0
   34bf8:	beq	35080 <fputs@plt+0x23f6c>
   34bfc:	ldr	r2, [pc, #988]	; 34fe0 <fputs@plt+0x23ecc>
   34c00:	mov	fp, #0
   34c04:	add	r2, pc, r2
   34c08:	vldr	d9, [pc, #936]	; 34fb8 <fputs@plt+0x23ea4>
   34c0c:	vldr	d8, [pc, #940]	; 34fc0 <fputs@plt+0x23eac>
   34c10:	str	r2, [sp, #12]
   34c14:	mov	sl, fp
   34c18:	str	r8, [sp, #20]
   34c1c:	str	r9, [sp, #16]
   34c20:	b	34c3c <fputs@plt+0x23b28>
   34c24:	strb	r3, [r7, fp]
   34c28:	add	fp, fp, #1
   34c2c:	add	sl, sl, #1
   34c30:	ldrb	r3, [r5, sl]
   34c34:	cmp	r3, #0
   34c38:	beq	35010 <fputs@plt+0x23efc>
   34c3c:	cmp	r3, #37	; 0x25
   34c40:	bne	34c24 <fputs@plt+0x23b10>
   34c44:	add	sl, sl, #1
   34c48:	ldrb	r3, [r5, sl]
   34c4c:	sub	r3, r3, #72	; 0x48
   34c50:	cmp	r3, #47	; 0x2f
   34c54:	addls	pc, pc, r3, lsl #2
   34c58:	b	34fb0 <fputs@plt+0x23e9c>
   34c5c:	b	34f90 <fputs@plt+0x23e7c>
   34c60:	b	34fb0 <fputs@plt+0x23e9c>
   34c64:	b	34f58 <fputs@plt+0x23e44>
   34c68:	b	34fb0 <fputs@plt+0x23e9c>
   34c6c:	b	34fb0 <fputs@plt+0x23e9c>
   34c70:	b	34f38 <fputs@plt+0x23e24>
   34c74:	b	34fb0 <fputs@plt+0x23e9c>
   34c78:	b	34fb0 <fputs@plt+0x23e9c>
   34c7c:	b	34fb0 <fputs@plt+0x23e9c>
   34c80:	b	34fb0 <fputs@plt+0x23e9c>
   34c84:	b	34fb0 <fputs@plt+0x23e9c>
   34c88:	b	34f10 <fputs@plt+0x23dfc>
   34c8c:	b	34fb0 <fputs@plt+0x23e9c>
   34c90:	b	34fb0 <fputs@plt+0x23e9c>
   34c94:	b	34fb0 <fputs@plt+0x23e9c>
   34c98:	b	34e5c <fputs@plt+0x23d48>
   34c9c:	b	34fb0 <fputs@plt+0x23e9c>
   34ca0:	b	34e38 <fputs@plt+0x23d24>
   34ca4:	b	34fb0 <fputs@plt+0x23e9c>
   34ca8:	b	34fb0 <fputs@plt+0x23e9c>
   34cac:	b	34fb0 <fputs@plt+0x23e9c>
   34cb0:	b	34fb0 <fputs@plt+0x23e9c>
   34cb4:	b	34fb0 <fputs@plt+0x23e9c>
   34cb8:	b	34fb0 <fputs@plt+0x23e9c>
   34cbc:	b	34fb0 <fputs@plt+0x23e9c>
   34cc0:	b	34fb0 <fputs@plt+0x23e9c>
   34cc4:	b	34fb0 <fputs@plt+0x23e9c>
   34cc8:	b	34fb0 <fputs@plt+0x23e9c>
   34ccc:	b	34e18 <fputs@plt+0x23d04>
   34cd0:	b	34fb0 <fputs@plt+0x23e9c>
   34cd4:	b	34ddc <fputs@plt+0x23cc8>
   34cd8:	b	34fb0 <fputs@plt+0x23e9c>
   34cdc:	b	34fb0 <fputs@plt+0x23e9c>
   34ce0:	b	34fb0 <fputs@plt+0x23e9c>
   34ce4:	b	34e5c <fputs@plt+0x23d48>
   34ce8:	b	34fb0 <fputs@plt+0x23e9c>
   34cec:	b	34fb0 <fputs@plt+0x23e9c>
   34cf0:	b	34dbc <fputs@plt+0x23ca8>
   34cf4:	b	34fb0 <fputs@plt+0x23e9c>
   34cf8:	b	34fb0 <fputs@plt+0x23e9c>
   34cfc:	b	34fb0 <fputs@plt+0x23e9c>
   34d00:	b	34fb0 <fputs@plt+0x23e9c>
   34d04:	b	34fb0 <fputs@plt+0x23e9c>
   34d08:	b	34d64 <fputs@plt+0x23c50>
   34d0c:	b	34fb0 <fputs@plt+0x23e9c>
   34d10:	b	34fb0 <fputs@plt+0x23e9c>
   34d14:	b	34fb0 <fputs@plt+0x23e9c>
   34d18:	b	34d1c <fputs@plt+0x23c08>
   34d1c:	ldrd	r0, [sp, #32]
   34d20:	add	r9, pc, #672	; 0x2a0
   34d24:	ldrd	r8, [r9]
   34d28:	add	r3, pc, #672	; 0x2a0
   34d2c:	ldrd	r2, [r3]
   34d30:	add	r6, fp, #1
   34d34:	adds	r8, r8, r0
   34d38:	adc	r9, r9, r1
   34d3c:	mov	r0, r8
   34d40:	mov	r1, r9
   34d44:	bl	8eb10 <fputs@plt+0x7d9fc>
   34d48:	mov	r2, #7
   34d4c:	mov	r3, #0
   34d50:	bl	8eb10 <fputs@plt+0x7d9fc>
   34d54:	add	r2, r2, #48	; 0x30
   34d58:	strb	r2, [r7, fp]
   34d5c:	mov	fp, r6
   34d60:	b	34c2c <fputs@plt+0x23b18>
   34d64:	mov	r2, #1000	; 0x3e8
   34d68:	mov	r3, #0
   34d6c:	ldrd	r0, [sp, #32]
   34d70:	bl	8eb10 <fputs@plt+0x7d9fc>
   34d74:	add	r9, pc, #604	; 0x25c
   34d78:	ldrd	r8, [r9]
   34d7c:	ldr	r2, [pc, #608]	; 34fe4 <fputs@plt+0x23ed0>
   34d80:	add	r6, r7, fp
   34d84:	add	r2, pc, r2
   34d88:	adds	r8, r8, r0
   34d8c:	adc	r9, r9, r1
   34d90:	mov	r0, #30
   34d94:	strd	r8, [sp]
   34d98:	mov	r1, r6
   34d9c:	bl	32340 <fputs@plt+0x2122c>
   34da0:	cmp	r6, #0
   34da4:	beq	34e10 <fputs@plt+0x23cfc>
   34da8:	mov	r0, r6
   34dac:	bl	10f58 <strlen@plt>
   34db0:	bic	r0, r0, #-1073741824	; 0xc0000000
   34db4:	add	fp, fp, r0
   34db8:	b	34c2c <fputs@plt+0x23b18>
   34dbc:	ldr	r2, [pc, #548]	; 34fe8 <fputs@plt+0x23ed4>
   34dc0:	add	r1, r7, fp
   34dc4:	ldr	r3, [sp, #44]	; 0x2c
   34dc8:	add	r2, pc, r2
   34dcc:	mov	r0, #3
   34dd0:	add	fp, fp, #2
   34dd4:	bl	32340 <fputs@plt+0x2122c>
   34dd8:	b	34c2c <fputs@plt+0x23b18>
   34ddc:	vldr	d7, [sp, #64]	; 0x40
   34de0:	ldr	r2, [pc, #516]	; 34fec <fputs@plt+0x23ed8>
   34de4:	add	r6, r7, fp
   34de8:	mov	r1, r6
   34dec:	vcmp.f64	d7, d8
   34df0:	add	r2, pc, r2
   34df4:	mov	r0, #7
   34df8:	vmrs	APSR_nzcv, fpscr
   34dfc:	vmovgt.f64	d7, d8
   34e00:	vstr	d7, [sp]
   34e04:	bl	32340 <fputs@plt+0x2122c>
   34e08:	cmp	r6, #0
   34e0c:	bne	34da8 <fputs@plt+0x23c94>
   34e10:	ldr	r0, [sp, #20]
   34e14:	b	34db4 <fputs@plt+0x23ca0>
   34e18:	ldr	r2, [pc, #464]	; 34ff0 <fputs@plt+0x23edc>
   34e1c:	add	r1, r7, fp
   34e20:	ldr	r3, [sp, #48]	; 0x30
   34e24:	add	r2, pc, r2
   34e28:	mov	r0, #3
   34e2c:	add	fp, fp, #2
   34e30:	bl	32340 <fputs@plt+0x2122c>
   34e34:	b	34c2c <fputs@plt+0x23b18>
   34e38:	add	r6, r7, fp
   34e3c:	mov	r1, r6
   34e40:	ldr	r3, [sp, #40]	; 0x28
   34e44:	ldr	r2, [sp, #12]
   34e48:	mov	r0, #5
   34e4c:	bl	32340 <fputs@plt+0x2122c>
   34e50:	cmp	r6, #0
   34e54:	bne	34da8 <fputs@plt+0x23c94>
   34e58:	b	34e10 <fputs@plt+0x23cfc>
   34e5c:	ldr	lr, [sp, #16]
   34e60:	add	ip, sp, #80	; 0x50
   34e64:	mov	r6, #1
   34e68:	ldm	lr!, {r0, r1, r2, r3}
   34e6c:	stmia	ip!, {r0, r1, r2, r3}
   34e70:	ldm	lr!, {r0, r1, r2, r3}
   34e74:	str	r6, [sp, #92]	; 0x5c
   34e78:	stmia	ip!, {r0, r1, r2, r3}
   34e7c:	ldm	lr, {r0, r1, r2, r3}
   34e80:	str	r6, [sp, #96]	; 0x60
   34e84:	stm	ip, {r0, r1, r2, r3}
   34e88:	mov	r3, #0
   34e8c:	add	r0, sp, #80	; 0x50
   34e90:	strb	r3, [sp, #122]	; 0x7a
   34e94:	bl	1c718 <fputs@plt+0xb604>
   34e98:	ldrd	r2, [sp, #32]
   34e9c:	ldrd	r0, [sp, #80]	; 0x50
   34ea0:	mov	r8, r2
   34ea4:	mov	r9, r3
   34ea8:	add	r3, pc, #288	; 0x120
   34eac:	ldrd	r2, [r3]
   34eb0:	strd	r8, [sp, #24]
   34eb4:	subs	r8, r8, r0
   34eb8:	mov	r0, r8
   34ebc:	ldr	r8, [pc, #328]	; 3500c <fputs@plt+0x23ef8>
   34ec0:	sbc	r9, r9, r1
   34ec4:	mov	r1, r9
   34ec8:	adds	r8, r8, r0
   34ecc:	mov	r9, #0
   34ed0:	adc	r9, r9, r1
   34ed4:	mov	r0, r8
   34ed8:	mov	r1, r9
   34edc:	bl	8eb10 <fputs@plt+0x7d9fc>
   34ee0:	ldrb	r3, [r5, sl]
   34ee4:	cmp	r3, #87	; 0x57
   34ee8:	mov	r6, r0
   34eec:	beq	35088 <fputs@plt+0x23f74>
   34ef0:	ldr	r2, [pc, #252]	; 34ff4 <fputs@plt+0x23ee0>
   34ef4:	add	r3, r0, #1
   34ef8:	add	r1, r7, fp
   34efc:	add	r2, pc, r2
   34f00:	mov	r0, #4
   34f04:	add	fp, fp, #3
   34f08:	bl	32340 <fputs@plt+0x2122c>
   34f0c:	b	34c2c <fputs@plt+0x23b18>
   34f10:	vldr	d7, [sp, #64]	; 0x40
   34f14:	ldr	r2, [pc, #220]	; 34ff8 <fputs@plt+0x23ee4>
   34f18:	add	r1, r7, fp
   34f1c:	add	r2, pc, r2
   34f20:	vcvt.s32.f64	s15, d7
   34f24:	mov	r0, #3
   34f28:	add	fp, fp, #2
   34f2c:	vmov	r3, s15
   34f30:	bl	32340 <fputs@plt+0x2122c>
   34f34:	b	34c2c <fputs@plt+0x23b18>
   34f38:	ldr	r2, [pc, #188]	; 34ffc <fputs@plt+0x23ee8>
   34f3c:	add	r1, r7, fp
   34f40:	ldr	r3, [sp, #56]	; 0x38
   34f44:	add	r2, pc, r2
   34f48:	mov	r0, #3
   34f4c:	add	fp, fp, #2
   34f50:	bl	32340 <fputs@plt+0x2122c>
   34f54:	b	34c2c <fputs@plt+0x23b18>
   34f58:	ldrd	r0, [sp, #32]
   34f5c:	bl	8eab0 <fputs@plt+0x7d99c>
   34f60:	ldr	r2, [pc, #152]	; 35000 <fputs@plt+0x23eec>
   34f64:	add	r6, r7, fp
   34f68:	add	r2, pc, r2
   34f6c:	vmov	d6, r0, r1
   34f70:	mov	r1, r6
   34f74:	mov	r0, #20
   34f78:	vdiv.f64	d7, d6, d9
   34f7c:	vstr	d7, [sp]
   34f80:	bl	32340 <fputs@plt+0x2122c>
   34f84:	cmp	r6, #0
   34f88:	bne	34da8 <fputs@plt+0x23c94>
   34f8c:	b	34e10 <fputs@plt+0x23cfc>
   34f90:	ldr	r2, [pc, #108]	; 35004 <fputs@plt+0x23ef0>
   34f94:	add	r1, r7, fp
   34f98:	ldr	r3, [sp, #52]	; 0x34
   34f9c:	add	r2, pc, r2
   34fa0:	mov	r0, #3
   34fa4:	add	fp, fp, #2
   34fa8:	bl	32340 <fputs@plt+0x2122c>
   34fac:	b	34c2c <fputs@plt+0x23b18>
   34fb0:	mov	r3, #37	; 0x25
   34fb4:	b	34c24 <fputs@plt+0x23b10>
   34fb8:	andeq	r0, r0, r0
   34fbc:	orrsmi	r9, r4, r0, ror r9
   34fc0:	blcc	194b83c <fputs@plt+0x193a728>
   34fc4:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   34fc8:	ldreq	r8, [r9, r0, lsl #20]!
   34fcc:	andeq	r0, r0, r0
   34fd0:	streq	r5, [r6, #-3072]!	; 0xfffff400
   34fd4:	andeq	r0, r0, r0
   34fd8:	ldrb	r9, [ip, -r0, asr #13]
   34fdc:			; <UNDEFINED> instruction: 0xffffffce
   34fe0:	andeq	pc, r5, ip, asr #2
   34fe4:	andeq	lr, r5, r4, asr #29
   34fe8:	andeq	lr, r5, r8, ror #30
   34fec:	andeq	lr, r5, r8, asr #30
   34ff0:	andeq	lr, r5, ip, lsl #30
   34ff4:	andeq	lr, r5, r4, asr #28
   34ff8:	andeq	lr, r5, r4, lsl lr
   34ffc:	andeq	lr, r5, ip, ror #27
   35000:	andeq	lr, r5, r0, ror #27
   35004:	muleq	r5, r4, sp
   35008:			; <UNDEFINED> instruction: 0xfffe13b8
   3500c:	addseq	r2, r3, #0, 28
   35010:	add	fp, r7, fp
   35014:	ldr	r3, [sp, #8]
   35018:	cmp	r7, r3
   3501c:	mov	r3, #0
   35020:	strb	r3, [fp]
   35024:	mvneq	r3, #0
   35028:	ldrne	r3, [pc, #-40]	; 35008 <fputs@plt+0x23ef4>
   3502c:	addne	r3, pc, r3
   35030:	mov	r1, r7
   35034:	mov	r0, r4
   35038:	mvn	r2, #0
   3503c:	bl	2d728 <fputs@plt+0x1c614>
   35040:	b	3498c <fputs@plt+0x23878>
   35044:	mov	r2, r6
   35048:	asr	r3, r6, #31
   3504c:	bl	243c8 <fputs@plt+0x132b4>
   35050:	subs	r7, r0, #0
   35054:	beq	350ec <fputs@plt+0x23fd8>
   35058:	add	r3, sp, #132	; 0x84
   3505c:	str	r3, [sp, #8]
   35060:	b	34bdc <fputs@plt+0x23ac8>
   35064:	mov	r0, r9
   35068:	bl	1c718 <fputs@plt+0xb604>
   3506c:	b	34be8 <fputs@plt+0x23ad4>
   35070:	add	r3, sp, #132	; 0x84
   35074:	str	r3, [sp, #8]
   35078:	mov	r7, r3
   3507c:	b	34bdc <fputs@plt+0x23ac8>
   35080:	mov	fp, r7
   35084:	b	35014 <fputs@plt+0x23f00>
   35088:	ldrd	r0, [sp, #24]
   3508c:	ldr	r2, [pc, #-136]	; 3500c <fputs@plt+0x23ef8>
   35090:	mov	r3, #0
   35094:	adds	r0, r0, r2
   35098:	adc	r1, r1, r3
   3509c:	add	r3, pc, #84	; 0x54
   350a0:	ldrd	r2, [r3]
   350a4:	bl	8eb10 <fputs@plt+0x7d9fc>
   350a8:	mov	r2, #7
   350ac:	mov	r3, #0
   350b0:	bl	8eb10 <fputs@plt+0x7d9fc>
   350b4:	add	r6, r6, #7
   350b8:	ldr	r3, [pc, #64]	; 35100 <fputs@plt+0x23fec>
   350bc:	add	r1, r7, fp
   350c0:	mov	r0, #3
   350c4:	add	fp, fp, #2
   350c8:	sub	r2, r6, r2
   350cc:	smull	ip, r3, r3, r2
   350d0:	add	r3, r3, r2
   350d4:	asr	r2, r2, #31
   350d8:	rsb	r3, r2, r3, asr #2
   350dc:	ldr	r2, [pc, #32]	; 35104 <fputs@plt+0x23ff0>
   350e0:	add	r2, pc, r2
   350e4:	bl	32340 <fputs@plt+0x2122c>
   350e8:	b	34c2c <fputs@plt+0x23b18>
   350ec:	mov	r0, r4
   350f0:	bl	2a9d8 <fputs@plt+0x198c4>
   350f4:	b	3498c <fputs@plt+0x23878>
   350f8:	streq	r5, [r6, #-3072]!	; 0xfffff400
   350fc:	andeq	r0, r0, r0
   35100:	subls	r2, r9, #-1828716544	; 0x93000000
   35104:	andeq	lr, r5, r0, asr ip
   35108:	push	{r4, r5, lr}
   3510c:	sub	sp, sp, #180	; 0xb4
   35110:	add	r4, sp, #24
   35114:	mov	r3, r4
   35118:	mov	r5, r0
   3511c:	bl	329f8 <fputs@plt+0x218e4>
   35120:	cmp	r0, #0
   35124:	bne	3518c <fputs@plt+0x24078>
   35128:	mov	r0, r4
   3512c:	bl	1cb78 <fputs@plt+0xba64>
   35130:	vldr	d7, [sp, #56]	; 0x38
   35134:	ldr	r2, [sp, #36]	; 0x24
   35138:	ldr	r0, [sp, #44]	; 0x2c
   3513c:	ldr	r1, [sp, #40]	; 0x28
   35140:	vcvt.s32.f64	s14, d7
   35144:	ldr	ip, [sp, #48]	; 0x30
   35148:	str	r2, [sp]
   3514c:	ldr	r2, [pc, #64]	; 35194 <fputs@plt+0x24080>
   35150:	add	r4, sp, #76	; 0x4c
   35154:	ldr	r3, [sp, #32]
   35158:	str	r0, [sp, #8]
   3515c:	str	r1, [sp, #4]
   35160:	add	r2, pc, r2
   35164:	mov	r1, r4
   35168:	str	ip, [sp, #12]
   3516c:	vstr	s14, [sp, #16]
   35170:	mov	r0, #100	; 0x64
   35174:	bl	32340 <fputs@plt+0x2122c>
   35178:	mvn	r3, #0
   3517c:	mov	r1, r4
   35180:	mov	r0, r5
   35184:	mov	r2, r3
   35188:	bl	2d728 <fputs@plt+0x1c614>
   3518c:	add	sp, sp, #180	; 0xb4
   35190:	pop	{r4, r5, pc}
   35194:	strdeq	lr, [r5], -r8
   35198:	mov	r2, #0
   3519c:	mov	r1, r2
   351a0:	b	35108 <fputs@plt+0x23ff4>
   351a4:	push	{r4, r5, lr}
   351a8:	sub	sp, sp, #164	; 0xa4
   351ac:	add	r4, sp, #8
   351b0:	mov	r3, r4
   351b4:	mov	r5, r0
   351b8:	bl	329f8 <fputs@plt+0x218e4>
   351bc:	cmp	r0, #0
   351c0:	bne	35214 <fputs@plt+0x24100>
   351c4:	ldrb	r3, [sp, #49]	; 0x31
   351c8:	cmp	r3, #0
   351cc:	beq	3521c <fputs@plt+0x24108>
   351d0:	vldr	d7, [sp, #40]	; 0x28
   351d4:	ldr	r2, [sp, #32]
   351d8:	add	r4, sp, #60	; 0x3c
   351dc:	str	r2, [sp]
   351e0:	vcvt.s32.f64	s14, d7
   351e4:	ldr	r2, [pc, #60]	; 35228 <fputs@plt+0x24114>
   351e8:	ldr	r3, [sp, #28]
   351ec:	mov	r1, r4
   351f0:	add	r2, pc, r2
   351f4:	mov	r0, #100	; 0x64
   351f8:	vstr	s14, [sp, #4]
   351fc:	bl	32340 <fputs@plt+0x2122c>
   35200:	mvn	r3, #0
   35204:	mov	r1, r4
   35208:	mov	r0, r5
   3520c:	mov	r2, r3
   35210:	bl	2d728 <fputs@plt+0x1c614>
   35214:	add	sp, sp, #164	; 0xa4
   35218:	pop	{r4, r5, pc}
   3521c:	mov	r0, r4
   35220:	bl	1ca9c <fputs@plt+0xb988>
   35224:	b	351d0 <fputs@plt+0x240bc>
   35228:	andeq	lr, r5, r8, lsl #23
   3522c:	mov	r2, #0
   35230:	mov	r1, r2
   35234:	b	351a4 <fputs@plt+0x24090>
   35238:	push	{r4, r5, lr}
   3523c:	sub	sp, sp, #164	; 0xa4
   35240:	add	r4, sp, #8
   35244:	mov	r3, r4
   35248:	mov	r5, r0
   3524c:	bl	329f8 <fputs@plt+0x218e4>
   35250:	cmp	r0, #0
   35254:	bne	352a4 <fputs@plt+0x24190>
   35258:	ldrb	r3, [sp, #48]	; 0x30
   3525c:	cmp	r3, #0
   35260:	beq	352ac <fputs@plt+0x24198>
   35264:	ldr	r2, [sp, #20]
   35268:	ldr	r1, [sp, #24]
   3526c:	str	r2, [sp]
   35270:	ldr	r2, [pc, #64]	; 352b8 <fputs@plt+0x241a4>
   35274:	add	r4, sp, #60	; 0x3c
   35278:	ldr	r3, [sp, #16]
   3527c:	str	r1, [sp, #4]
   35280:	add	r2, pc, r2
   35284:	mov	r1, r4
   35288:	mov	r0, #100	; 0x64
   3528c:	bl	32340 <fputs@plt+0x2122c>
   35290:	mvn	r3, #0
   35294:	mov	r1, r4
   35298:	mov	r0, r5
   3529c:	mov	r2, r3
   352a0:	bl	2d728 <fputs@plt+0x1c614>
   352a4:	add	sp, sp, #164	; 0xa4
   352a8:	pop	{r4, r5, pc}
   352ac:	mov	r0, r4
   352b0:	bl	1c92c <fputs@plt+0xb818>
   352b4:	b	35264 <fputs@plt+0x24150>
   352b8:	andeq	lr, r5, r8, lsl #22
   352bc:	mov	r2, #0
   352c0:	mov	r1, r2
   352c4:	b	35238 <fputs@plt+0x24124>
   352c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   352cc:	vpush	{d8}
   352d0:	mov	r4, r0
   352d4:	ldr	r0, [r2]
   352d8:	mov	r5, r2
   352dc:	sub	sp, sp, #76	; 0x4c
   352e0:	bl	2a898 <fputs@plt+0x19784>
   352e4:	ldr	r6, [pc, #712]	; 355b4 <fputs@plt+0x244a0>
   352e8:	add	r6, pc, r6
   352ec:	sub	r0, r0, #1
   352f0:	cmp	r0, #3
   352f4:	addls	pc, pc, r0, lsl #2
   352f8:	b	35558 <fputs@plt+0x24444>
   352fc:	b	354d4 <fputs@plt+0x243c0>
   35300:	b	354ec <fputs@plt+0x243d8>
   35304:	b	353e0 <fputs@plt+0x242cc>
   35308:	b	3530c <fputs@plt+0x241f8>
   3530c:	ldr	r0, [r5]
   35310:	bl	3266c <fputs@plt+0x21558>
   35314:	mov	r7, r0
   35318:	ldr	r0, [r5]
   3531c:	bl	325a0 <fputs@plt+0x2148c>
   35320:	adds	r2, r0, #2
   35324:	asr	r3, r0, #31
   35328:	adc	r3, r3, #0
   3532c:	adds	r2, r2, r2
   35330:	adc	r3, r3, r3
   35334:	mov	r6, r0
   35338:	mov	r0, r4
   3533c:	bl	2d5d0 <fputs@plt+0x1c4bc>
   35340:	subs	r5, r0, #0
   35344:	beq	354e0 <fputs@plt+0x243cc>
   35348:	cmp	r6, #0
   3534c:	ble	35398 <fputs@plt+0x24284>
   35350:	ldr	r1, [pc, #608]	; 355b8 <fputs@plt+0x244a4>
   35354:	mov	r0, r7
   35358:	add	r1, pc, r1
   3535c:	add	lr, r7, r6
   35360:	mov	r2, r5
   35364:	mov	ip, r0
   35368:	ldrb	r3, [r0], #1
   3536c:	add	r2, r2, #2
   35370:	cmp	lr, r0
   35374:	add	r3, r1, r3, lsr #4
   35378:	ldrb	r3, [r3, #2816]	; 0xb00
   3537c:	strb	r3, [r2]
   35380:	ldrb	r3, [ip]
   35384:	and	r3, r3, #15
   35388:	add	r3, r1, r3
   3538c:	ldrb	r3, [r3, #2816]	; 0xb00
   35390:	strb	r3, [r2, #1]
   35394:	bne	35364 <fputs@plt+0x24250>
   35398:	add	r6, r5, r6, lsl #1
   3539c:	mov	ip, #88	; 0x58
   353a0:	mvn	r3, #0
   353a4:	mov	r1, #39	; 0x27
   353a8:	mov	r2, #0
   353ac:	strb	r2, [r6, #3]
   353b0:	strb	r1, [r6, #2]
   353b4:	mov	r0, r4
   353b8:	mov	r2, r3
   353bc:	strb	r1, [r5, #1]
   353c0:	strb	ip, [r5]
   353c4:	mov	r1, r5
   353c8:	bl	2d728 <fputs@plt+0x1c614>
   353cc:	mov	r0, r5
   353d0:	bl	1cd68 <fputs@plt+0xbc54>
   353d4:	add	sp, sp, #76	; 0x4c
   353d8:	vpop	{d8}
   353dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   353e0:	ldr	r0, [r5]
   353e4:	bl	3263c <fputs@plt+0x21528>
   353e8:	subs	r5, r0, #0
   353ec:	beq	354e0 <fputs@plt+0x243cc>
   353f0:	ldrb	r3, [r5]
   353f4:	cmp	r3, #0
   353f8:	beq	35598 <fputs@plt+0x24484>
   353fc:	mov	r2, r5
   35400:	mov	r8, #0
   35404:	mov	r9, #0
   35408:	mov	r1, #0
   3540c:	b	35420 <fputs@plt+0x2430c>
   35410:	ldrb	r3, [r2, #1]!
   35414:	add	r1, r1, #1
   35418:	cmp	r3, #0
   3541c:	beq	35440 <fputs@plt+0x2432c>
   35420:	cmp	r3, #39	; 0x27
   35424:	bne	35410 <fputs@plt+0x242fc>
   35428:	ldrb	r3, [r2, #1]!
   3542c:	adds	r8, r8, #1
   35430:	adc	r9, r9, #0
   35434:	cmp	r3, #0
   35438:	add	r1, r1, #1
   3543c:	bne	35420 <fputs@plt+0x2430c>
   35440:	adds	r2, r8, r1
   35444:	adc	r3, r9, r1, asr #31
   35448:	adds	r2, r2, #3
   3544c:	adc	r3, r3, #0
   35450:	mov	r0, r4
   35454:	bl	2d5d0 <fputs@plt+0x1c4bc>
   35458:	subs	r1, r0, #0
   3545c:	beq	354e0 <fputs@plt+0x243cc>
   35460:	mov	r3, #39	; 0x27
   35464:	strb	r3, [r1]
   35468:	ldrb	r2, [r5]
   3546c:	cmp	r2, #0
   35470:	beq	355a4 <fputs@plt+0x24490>
   35474:	mov	r3, #1
   35478:	strb	r2, [r1, r3]
   3547c:	ldrb	r2, [r5]
   35480:	add	r0, r3, #1
   35484:	cmp	r2, #39	; 0x27
   35488:	strbeq	r2, [r1, r0]
   3548c:	ldrb	r2, [r5, #1]!
   35490:	addeq	r3, r3, #2
   35494:	movne	r3, r0
   35498:	cmp	r2, #0
   3549c:	bne	35478 <fputs@plt+0x24364>
   354a0:	add	r2, r3, #1
   354a4:	mov	ip, r2
   354a8:	ldr	r0, [pc, #268]	; 355bc <fputs@plt+0x244a8>
   354ac:	mov	lr, #39	; 0x27
   354b0:	strb	lr, [r1, r3]
   354b4:	mov	r3, #0
   354b8:	strb	r3, [r1, ip]
   354bc:	ldr	r3, [r6, r0]
   354c0:	mov	r0, r4
   354c4:	bl	2d728 <fputs@plt+0x1c614>
   354c8:	add	sp, sp, #76	; 0x4c
   354cc:	vpop	{d8}
   354d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   354d4:	ldr	r1, [r5]
   354d8:	mov	r0, r4
   354dc:	bl	2e488 <fputs@plt+0x1d374>
   354e0:	add	sp, sp, #76	; 0x4c
   354e4:	vpop	{d8}
   354e8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   354ec:	ldr	r0, [r5]
   354f0:	bl	2a844 <fputs@plt+0x19730>
   354f4:	ldr	r2, [pc, #196]	; 355c0 <fputs@plt+0x244ac>
   354f8:	add	r5, sp, #20
   354fc:	mov	r1, r5
   35500:	add	r2, pc, r2
   35504:	mov	r0, #50	; 0x32
   35508:	vstr	d0, [sp]
   3550c:	vmov.f64	d8, d0
   35510:	bl	32340 <fputs@plt+0x2122c>
   35514:	mov	r0, r5
   35518:	mov	r3, #1
   3551c:	mov	r2, #20
   35520:	add	r1, sp, #8
   35524:	bl	1654c <fputs@plt+0x5438>
   35528:	vldr	d7, [sp, #8]
   3552c:	vcmp.f64	d8, d7
   35530:	vmrs	APSR_nzcv, fpscr
   35534:	bne	3557c <fputs@plt+0x24468>
   35538:	mvn	r3, #0
   3553c:	mov	r1, r5
   35540:	mov	r0, r4
   35544:	mov	r2, r3
   35548:	bl	2d728 <fputs@plt+0x1c614>
   3554c:	add	sp, sp, #76	; 0x4c
   35550:	vpop	{d8}
   35554:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35558:	ldr	r1, [pc, #100]	; 355c4 <fputs@plt+0x244b0>
   3555c:	mov	r0, r4
   35560:	mov	r3, #0
   35564:	mov	r2, #4
   35568:	add	r1, pc, r1
   3556c:	bl	2d728 <fputs@plt+0x1c614>
   35570:	add	sp, sp, #76	; 0x4c
   35574:	vpop	{d8}
   35578:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3557c:	ldr	r2, [pc, #68]	; 355c8 <fputs@plt+0x244b4>
   35580:	vstr	d8, [sp]
   35584:	add	r2, pc, r2
   35588:	mov	r1, r5
   3558c:	mov	r0, #50	; 0x32
   35590:	bl	32340 <fputs@plt+0x2122c>
   35594:	b	35538 <fputs@plt+0x24424>
   35598:	mov	r2, #3
   3559c:	mov	r3, #0
   355a0:	b	35450 <fputs@plt+0x2433c>
   355a4:	mov	ip, #2
   355a8:	mov	r2, ip
   355ac:	mov	r3, #1
   355b0:	b	354a8 <fputs@plt+0x24394>
   355b4:	andeq	r4, r7, r0, lsl sp
   355b8:	andeq	fp, r5, r8, ror #16
   355bc:	andeq	r0, r0, r4, lsr #2
   355c0:	andeq	lr, r5, r0, asr r7
   355c4:	andeq	r0, r6, ip, ror #26
   355c8:	andeq	lr, r5, r4, lsl r8
   355cc:	push	{r1, r2, r3}
   355d0:	push	{r4, r5, r6, r7, lr}
   355d4:	sub	sp, sp, #248	; 0xf8
   355d8:	ldr	r5, [pc, #136]	; 35668 <fputs@plt+0x24554>
   355dc:	add	r5, pc, r5
   355e0:	ldr	r3, [r5, #256]	; 0x100
   355e4:	cmp	r3, #0
   355e8:	beq	35658 <fputs@plt+0x24544>
   355ec:	add	r1, sp, #272	; 0x110
   355f0:	mov	r2, r1
   355f4:	add	r4, sp, #8
   355f8:	str	r1, [sp, #4]
   355fc:	add	r1, sp, #36	; 0x24
   35600:	mov	r3, #0
   35604:	mov	ip, #210	; 0xd2
   35608:	mov	r6, r0
   3560c:	str	r1, [sp, #12]
   35610:	mov	r0, r4
   35614:	str	r1, [sp, #16]
   35618:	ldr	r1, [sp, #268]	; 0x10c
   3561c:	str	r3, [sp, #8]
   35620:	str	r3, [sp, #20]
   35624:	str	r3, [sp, #28]
   35628:	strb	r3, [sp, #32]
   3562c:	strb	r3, [sp, #33]	; 0x21
   35630:	str	ip, [sp, #24]
   35634:	bl	30c18 <fputs@plt+0x1fb04>
   35638:	mov	r0, r4
   3563c:	ldr	r7, [r5, #260]	; 0x104
   35640:	ldr	r4, [r5, #256]	; 0x100
   35644:	bl	25400 <fputs@plt+0x142ec>
   35648:	mov	r1, r6
   3564c:	mov	r2, r0
   35650:	mov	r0, r7
   35654:	blx	r4
   35658:	add	sp, sp, #248	; 0xf8
   3565c:	pop	{r4, r5, r6, r7, lr}
   35660:	add	sp, sp, #12
   35664:	bx	lr
   35668:	muleq	r7, ip, fp
   3566c:	push	{r4, lr}
   35670:	sub	sp, sp, #8
   35674:	mov	r4, r0
   35678:	bl	2b98c <fputs@plt+0x1a878>
   3567c:	ldr	r2, [pc, #40]	; 356ac <fputs@plt+0x24598>
   35680:	ldr	r1, [pc, #40]	; 356b0 <fputs@plt+0x2459c>
   35684:	mov	r3, r4
   35688:	add	r2, pc, r2
   3568c:	add	r1, pc, r1
   35690:	add	r0, r0, #20
   35694:	str	r0, [sp]
   35698:	mov	r0, #21
   3569c:	bl	355cc <fputs@plt+0x244b8>
   356a0:	mov	r0, #21
   356a4:	add	sp, sp, #8
   356a8:	pop	{r4, pc}
   356ac:	andeq	lr, r5, r8, lsl r7
   356b0:	andeq	lr, r5, ip, lsl r7
   356b4:	cmp	r0, #9
   356b8:	bhi	35700 <fputs@plt+0x245ec>
   356bc:	ldr	ip, [pc, #68]	; 35708 <fputs@plt+0x245f4>
   356c0:	push	{r4, lr}
   356c4:	add	lr, r0, #10
   356c8:	add	ip, pc, ip
   356cc:	add	r0, ip, r0, lsl #2
   356d0:	add	ip, ip, lr, lsl #2
   356d4:	ldr	lr, [r0, #248]	; 0xf8
   356d8:	ldr	r4, [ip, #248]	; 0xf8
   356dc:	mov	r0, #0
   356e0:	cmp	r3, #0
   356e4:	str	r0, [r1, #4]
   356e8:	str	lr, [r1]
   356ec:	str	r0, [r2, #4]
   356f0:	str	r4, [r2]
   356f4:	strne	lr, [ip, #248]	; 0xf8
   356f8:	moveq	r0, r3
   356fc:	pop	{r4, pc}
   35700:	ldr	r0, [pc, #4]	; 3570c <fputs@plt+0x245f8>
   35704:	b	3566c <fputs@plt+0x24558>
   35708:	andeq	r9, r7, r0, lsl #3
   3570c:	andeq	r4, r0, r1, lsl #1
   35710:	push	{r4, r5, lr}
   35714:	sub	sp, sp, #20
   35718:	mov	r5, r1
   3571c:	mov	r4, r2
   35720:	mov	r1, sp
   35724:	add	r2, sp, #8
   35728:	bl	356b4 <fputs@plt+0x245a0>
   3572c:	cmp	r0, #0
   35730:	ldreq	r2, [sp]
   35734:	ldreq	r3, [sp, #8]
   35738:	streq	r2, [r5]
   3573c:	streq	r3, [r4]
   35740:	add	sp, sp, #20
   35744:	pop	{r4, r5, pc}
   35748:	push	{lr}		; (str lr, [sp, #-4]!)
   3574c:	mov	r3, #0
   35750:	sub	sp, sp, #20
   35754:	mov	r1, sp
   35758:	mov	r0, r3
   3575c:	add	r2, sp, #8
   35760:	bl	356b4 <fputs@plt+0x245a0>
   35764:	ldrd	r0, [sp]
   35768:	add	sp, sp, #20
   3576c:	pop	{pc}		; (ldr pc, [sp], #4)
   35770:	push	{lr}		; (str lr, [sp, #-4]!)
   35774:	sub	sp, sp, #20
   35778:	mov	r3, r0
   3577c:	mov	r1, sp
   35780:	add	r2, sp, #8
   35784:	mov	r0, #0
   35788:	bl	356b4 <fputs@plt+0x245a0>
   3578c:	ldrd	r0, [sp, #8]
   35790:	add	sp, sp, #20
   35794:	pop	{pc}		; (ldr pc, [sp], #4)
   35798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3579c:	sub	sp, sp, #12
   357a0:	subs	r5, r1, #0
   357a4:	mov	r4, r0
   357a8:	mov	sl, r2
   357ac:	mov	r8, r3
   357b0:	ldr	r6, [sp, #48]	; 0x30
   357b4:	moveq	r9, r5
   357b8:	beq	357c8 <fputs@plt+0x246b4>
   357bc:	mov	r0, r5
   357c0:	bl	10f58 <strlen@plt>
   357c4:	bic	r9, r0, #-1073741824	; 0xc0000000
   357c8:	add	r7, r4, #320	; 0x140
   357cc:	mov	r0, r7
   357d0:	add	r2, sp, #4
   357d4:	mov	r1, r5
   357d8:	bl	175dc <fputs@plt+0x64c8>
   357dc:	cmp	r0, #0
   357e0:	beq	35854 <fputs@plt+0x24740>
   357e4:	ldr	r3, [r0, #8]
   357e8:	cmp	r3, #0
   357ec:	beq	35854 <fputs@plt+0x24740>
   357f0:	ldr	r0, [pc, #260]	; 358fc <fputs@plt+0x247e8>
   357f4:	bl	3566c <fputs@plt+0x24558>
   357f8:	ldr	r3, [pc, #256]	; 35900 <fputs@plt+0x247ec>
   357fc:	ldrb	r2, [r4, #69]	; 0x45
   35800:	sub	r3, r0, r3
   35804:	clz	r3, r3
   35808:	lsr	r3, r3, #5
   3580c:	cmp	r2, #0
   35810:	orrne	r3, r3, #1
   35814:	cmp	r3, #0
   35818:	bne	358d8 <fputs@plt+0x247c4>
   3581c:	ldr	r4, [r4, #56]	; 0x38
   35820:	adds	r3, r6, #0
   35824:	movne	r3, #1
   35828:	and	r4, r4, r0
   3582c:	cmp	r4, #0
   35830:	moveq	r3, #0
   35834:	andne	r3, r3, #1
   35838:	cmp	r3, #0
   3583c:	beq	35848 <fputs@plt+0x24734>
   35840:	mov	r0, r8
   35844:	blx	r6
   35848:	mov	r0, r4
   3584c:	add	sp, sp, #12
   35850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35854:	mov	r3, #0
   35858:	add	r2, r9, #21
   3585c:	mov	r0, r4
   35860:	bl	243c8 <fputs@plt+0x132b4>
   35864:	subs	fp, r0, #0
   35868:	beq	358cc <fputs@plt+0x247b8>
   3586c:	add	r3, fp, #20
   35870:	add	r2, r9, #1
   35874:	mov	r1, r5
   35878:	mov	r0, r3
   3587c:	bl	10f7c <memcpy@plt>
   35880:	mov	r3, #0
   35884:	str	sl, [fp]
   35888:	str	r8, [fp, #8]
   3588c:	str	r6, [fp, #12]
   35890:	str	r3, [fp, #16]
   35894:	mov	r2, fp
   35898:	mov	r1, r0
   3589c:	str	r0, [fp, #4]
   358a0:	mov	r0, r7
   358a4:	bl	2341c <fputs@plt+0x12308>
   358a8:	subs	r1, r0, #0
   358ac:	beq	358cc <fputs@plt+0x247b8>
   358b0:	ldr	r3, [r4, #68]	; 0x44
   358b4:	bic	r3, r3, #-16777216	; 0xff000000
   358b8:	bic	r3, r3, #255	; 0xff
   358bc:	cmp	r3, #0
   358c0:	beq	358f0 <fputs@plt+0x247dc>
   358c4:	mov	r0, r4
   358c8:	bl	1d100 <fputs@plt+0xbfec>
   358cc:	ldrb	r0, [r4, #69]	; 0x45
   358d0:	cmp	r0, #0
   358d4:	beq	3581c <fputs@plt+0x24708>
   358d8:	mov	r0, r4
   358dc:	bl	22a88 <fputs@plt+0x11974>
   358e0:	adds	r3, r6, #0
   358e4:	movne	r3, #1
   358e8:	mov	r4, r0
   358ec:	b	3582c <fputs@plt+0x24718>
   358f0:	mov	r0, r4
   358f4:	bl	1d7c4 <fputs@plt+0xc6b0>
   358f8:	b	358c4 <fputs@plt+0x247b0>
   358fc:	andeq	ip, r1, r7, lsr #31
   35900:	andeq	r0, r0, sl, lsl #24
   35904:	push	{lr}		; (str lr, [sp, #-4]!)
   35908:	sub	sp, sp, #12
   3590c:	mov	ip, #0
   35910:	str	ip, [sp]
   35914:	bl	35798 <fputs@plt+0x24684>
   35918:	add	sp, sp, #12
   3591c:	pop	{pc}		; (ldr pc, [sp], #4)
   35920:	b	35798 <fputs@plt+0x24684>
   35924:	push	{r1, r2, r3}
   35928:	push	{r4, r5, lr}
   3592c:	sub	sp, sp, #8
   35930:	add	r3, sp, #24
   35934:	ldr	r2, [sp, #20]
   35938:	mov	r5, r0
   3593c:	cmp	r2, #1
   35940:	str	r3, [sp, #4]
   35944:	bne	35978 <fputs@plt+0x24864>
   35948:	ldr	r2, [r0, #336]	; 0x150
   3594c:	cmp	r2, #0
   35950:	beq	359a0 <fputs@plt+0x2488c>
   35954:	ldr	r2, [r2]
   35958:	ldr	r3, [r3]
   3595c:	mov	r4, #0
   35960:	strb	r3, [r2, #16]
   35964:	mov	r0, r4
   35968:	add	sp, sp, #8
   3596c:	pop	{r4, r5, lr}
   35970:	add	sp, sp, #12
   35974:	bx	lr
   35978:	ldr	r0, [pc, #48]	; 359b0 <fputs@plt+0x2489c>
   3597c:	bl	3566c <fputs@plt+0x24558>
   35980:	mov	r4, r0
   35984:	cmp	r4, #0
   35988:	beq	35964 <fputs@plt+0x24850>
   3598c:	str	r4, [r5, #52]	; 0x34
   35990:	mov	r0, r5
   35994:	mov	r1, r4
   35998:	bl	22a20 <fputs@plt+0x1190c>
   3599c:	b	35964 <fputs@plt+0x24850>
   359a0:	ldr	r0, [pc, #12]	; 359b4 <fputs@plt+0x248a0>
   359a4:	bl	3566c <fputs@plt+0x24558>
   359a8:	mov	r4, r0
   359ac:	b	35984 <fputs@plt+0x24870>
   359b0:	andeq	sp, r1, r2, lsr #8
   359b4:	andeq	sp, r1, sl, lsl r4
   359b8:	push	{r4, lr}
   359bc:	sub	sp, sp, #8
   359c0:	mov	r4, r0
   359c4:	bl	2b98c <fputs@plt+0x1a878>
   359c8:	ldr	r2, [pc, #40]	; 359f8 <fputs@plt+0x248e4>
   359cc:	ldr	r1, [pc, #40]	; 359fc <fputs@plt+0x248e8>
   359d0:	mov	r3, r4
   359d4:	add	r2, pc, r2
   359d8:	add	r1, pc, r1
   359dc:	add	r0, r0, #20
   359e0:	str	r0, [sp]
   359e4:	mov	r0, #14
   359e8:	bl	355cc <fputs@plt+0x244b8>
   359ec:	mov	r0, #14
   359f0:	add	sp, sp, #8
   359f4:	pop	{r4, pc}
   359f8:	strdeq	lr, [r5], -r0
   359fc:	ldrdeq	lr, [r5], -r0
   35a00:	push	{r4, lr}
   35a04:	sub	sp, sp, #8
   35a08:	mov	r4, r0
   35a0c:	bl	2b98c <fputs@plt+0x1a878>
   35a10:	ldr	r2, [pc, #40]	; 35a40 <fputs@plt+0x2492c>
   35a14:	ldr	r1, [pc, #40]	; 35a44 <fputs@plt+0x24930>
   35a18:	mov	r3, r4
   35a1c:	add	r2, pc, r2
   35a20:	add	r1, pc, r1
   35a24:	add	r0, r0, #20
   35a28:	str	r0, [sp]
   35a2c:	mov	r0, #11
   35a30:	bl	355cc <fputs@plt+0x244b8>
   35a34:	mov	r0, #11
   35a38:	add	sp, sp, #8
   35a3c:	pop	{r4, pc}
   35a40:			; <UNDEFINED> instruction: 0x0005e3bc
   35a44:	andeq	lr, r5, r8, lsl #7
   35a48:	asr	r2, r1, #3
   35a4c:	mov	r3, r0
   35a50:	uxtb	r2, r2
   35a54:	rsb	ip, r2, #1
   35a58:	ldr	r0, [pc, #188]	; 35b1c <fputs@plt+0x24a08>
   35a5c:	bic	r1, r1, #8
   35a60:	add	r0, pc, r0
   35a64:	lsl	ip, ip, #2
   35a68:	cmp	r1, #5
   35a6c:	str	r0, [r3, #76]	; 0x4c
   35a70:	strb	r2, [r3, #4]
   35a74:	strb	ip, [r3, #6]
   35a78:	ldr	r0, [r3, #52]	; 0x34
   35a7c:	beq	35ac8 <fputs@plt+0x249b4>
   35a80:	cmp	r1, #2
   35a84:	bne	35ac0 <fputs@plt+0x249ac>
   35a88:	mov	r2, #0
   35a8c:	strb	r2, [r3, #2]
   35a90:	strb	r2, [r3, #3]
   35a94:	ldr	r2, [pc, #132]	; 35b20 <fputs@plt+0x24a0c>
   35a98:	ldrh	ip, [r0, #24]
   35a9c:	ldrh	r1, [r0, #26]
   35aa0:	add	r2, pc, r2
   35aa4:	strh	ip, [r3, #10]
   35aa8:	strh	r1, [r3, #12]
   35aac:	str	r2, [r3, #80]	; 0x50
   35ab0:	ldrb	r2, [r0, #21]
   35ab4:	mov	r0, #0
   35ab8:	strb	r2, [r3, #7]
   35abc:	bx	lr
   35ac0:	ldr	r0, [pc, #92]	; 35b24 <fputs@plt+0x24a10>
   35ac4:	b	35a00 <fputs@plt+0x248ec>
   35ac8:	mov	r1, #1
   35acc:	cmp	r2, #0
   35ad0:	strb	r1, [r3, #2]
   35ad4:	bne	35b08 <fputs@plt+0x249f4>
   35ad8:	ldr	ip, [pc, #72]	; 35b28 <fputs@plt+0x24a14>
   35adc:	ldr	r1, [pc, #72]	; 35b2c <fputs@plt+0x24a18>
   35ae0:	add	ip, pc, ip
   35ae4:	add	r1, pc, r1
   35ae8:	strb	r2, [r3, #3]
   35aec:	str	ip, [r3, #76]	; 0x4c
   35af0:	str	r1, [r3, #80]	; 0x50
   35af4:	ldrh	r1, [r0, #28]
   35af8:	ldrh	r2, [r0, #30]
   35afc:	strh	r1, [r3, #10]
   35b00:	strh	r2, [r3, #12]
   35b04:	b	35ab0 <fputs@plt+0x2499c>
   35b08:	ldr	r2, [pc, #32]	; 35b30 <fputs@plt+0x24a1c>
   35b0c:	strb	r1, [r3, #3]
   35b10:	add	r2, pc, r2
   35b14:	str	r2, [r3, #80]	; 0x50
   35b18:	b	35af4 <fputs@plt+0x249e0>
   35b1c:			; <UNDEFINED> instruction: 0xfffe2850
   35b20:			; <UNDEFINED> instruction: 0xfffe9bd4
   35b24:	andeq	lr, r0, r7, lsr #1
   35b28:			; <UNDEFINED> instruction: 0xfffe28a4
   35b2c:			; <UNDEFINED> instruction: 0xfffe279c
   35b30:			; <UNDEFINED> instruction: 0xfffe9a24
   35b34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35b38:	mov	r4, r0
   35b3c:	ldr	r6, [r0, #52]	; 0x34
   35b40:	ldrb	r7, [r0, #5]
   35b44:	ldr	r5, [r0, #56]	; 0x38
   35b48:	ldrh	r3, [r6, #22]
   35b4c:	mov	sl, r1
   35b50:	tst	r3, #4
   35b54:	addeq	r8, r5, r7
   35b58:	bne	35bf0 <fputs@plt+0x24adc>
   35b5c:	add	r3, r7, #1
   35b60:	mov	r9, #0
   35b64:	strb	sl, [r8]
   35b68:	str	r9, [r5, r3]
   35b6c:	strb	r9, [r8, #7]
   35b70:	ldr	r3, [r6, #36]	; 0x24
   35b74:	tst	sl, #8
   35b78:	movne	r2, #8
   35b7c:	lsr	r3, r3, #8
   35b80:	strb	r3, [r8, #5]
   35b84:	ldr	r3, [r6, #36]	; 0x24
   35b88:	moveq	r2, #12
   35b8c:	strb	r3, [r8, #6]
   35b90:	ldr	r3, [r6, #36]	; 0x24
   35b94:	add	r7, r2, r7
   35b98:	sub	r3, r3, r7
   35b9c:	mov	r1, sl
   35ba0:	strh	r3, [r4, #16]
   35ba4:	mov	r0, r4
   35ba8:	bl	35a48 <fputs@plt+0x24934>
   35bac:	ldrb	r1, [r4, #6]
   35bb0:	ldr	r3, [r6, #36]	; 0x24
   35bb4:	strb	r9, [r4, #1]
   35bb8:	ldr	r2, [r6, #32]
   35bbc:	add	r0, r5, r7
   35bc0:	add	r3, r5, r3
   35bc4:	sub	r2, r2, #1
   35bc8:	add	r5, r5, r1
   35bcc:	mov	r1, #1
   35bd0:	strh	r7, [r4, #14]
   35bd4:	str	r0, [r4, #64]	; 0x40
   35bd8:	strh	r2, [r4, #20]
   35bdc:	str	r3, [r4, #60]	; 0x3c
   35be0:	strh	r9, [r4, #18]
   35be4:	str	r5, [r4, #68]	; 0x44
   35be8:	strb	r1, [r4]
   35bec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35bf0:	ldr	r2, [r6, #36]	; 0x24
   35bf4:	add	r8, r5, r7
   35bf8:	sub	r2, r2, r7
   35bfc:	mov	r0, r8
   35c00:	mov	r1, #0
   35c04:	bl	10ee0 <memset@plt>
   35c08:	b	35b5c <fputs@plt+0x24a48>
   35c0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35c10:	sub	sp, sp, #20
   35c14:	ldrb	fp, [r0, #5]
   35c18:	ldr	r7, [r0, #56]	; 0x38
   35c1c:	mov	r5, r0
   35c20:	ldr	r4, [r0, #52]	; 0x34
   35c24:	ldrb	r1, [r7, fp]
   35c28:	bl	35a48 <fputs@plt+0x24934>
   35c2c:	subs	r3, r0, #0
   35c30:	str	r3, [sp]
   35c34:	ldrne	r0, [pc, #584]	; 35e84 <fputs@plt+0x24d70>
   35c38:	bne	35d9c <fputs@plt+0x24c88>
   35c3c:	ldrb	r2, [r5, #6]
   35c40:	ldrb	r3, [sp]
   35c44:	ldr	r1, [r4, #32]
   35c48:	add	r6, fp, r2
   35c4c:	strb	r3, [r5, #1]
   35c50:	ldr	r0, [pc, #560]	; 35e88 <fputs@plt+0x24d74>
   35c54:	ldr	r9, [r4, #36]	; 0x24
   35c58:	add	r3, r7, fp
   35c5c:	mov	lr, r3
   35c60:	sub	ip, r1, #8
   35c64:	add	r6, r6, #8
   35c68:	add	r2, r7, r2
   35c6c:	str	r2, [r5, #68]	; 0x44
   35c70:	str	r3, [sp, #12]
   35c74:	add	r2, r7, r9
   35c78:	sub	r3, r1, #1
   35c7c:	add	sl, r7, r6
   35c80:	str	r2, [r5, #60]	; 0x3c
   35c84:	strh	r3, [r5, #20]
   35c88:	strh	r6, [r5, #14]
   35c8c:	umull	r2, r3, r0, ip
   35c90:	str	sl, [r5, #64]	; 0x40
   35c94:	ldrb	r1, [lr, #3]
   35c98:	ldrb	r2, [lr, #4]
   35c9c:	ldrb	ip, [lr, #5]
   35ca0:	mov	r0, lr
   35ca4:	orr	r2, r2, r1, lsl #8
   35ca8:	cmp	r2, r3, lsr #2
   35cac:	ldrb	r3, [lr, #6]
   35cb0:	str	ip, [sp, #4]
   35cb4:	strh	r2, [r5, #18]
   35cb8:	str	r3, [sp, #8]
   35cbc:	ldrhi	r0, [pc, #456]	; 35e8c <fputs@plt+0x24d78>
   35cc0:	bhi	35d9c <fputs@plt+0x24c88>
   35cc4:	ldr	r1, [r4, #4]
   35cc8:	add	r6, r6, r2, lsl #1
   35ccc:	sub	fp, r9, #4
   35cd0:	ldr	r1, [r1, #24]
   35cd4:	tst	r1, #268435456	; 0x10000000
   35cd8:	bne	35da8 <fputs@plt+0x24c94>
   35cdc:	ldmib	sp, {r2, r3}
   35ce0:	orr	lr, r3, r2, lsl #8
   35ce4:	ldr	r3, [sp, #12]
   35ce8:	sub	lr, lr, #1
   35cec:	ldrb	r1, [r3, #1]
   35cf0:	ldrb	r2, [r3, #2]
   35cf4:	ldrb	r0, [r3, #7]
   35cf8:	uxth	lr, lr
   35cfc:	add	lr, lr, #1
   35d00:	orrs	r2, r2, r1, lsl #8
   35d04:	add	lr, lr, r0
   35d08:	beq	35e40 <fputs@plt+0x24d2c>
   35d0c:	cmp	r6, r2
   35d10:	movle	r1, #0
   35d14:	movgt	r1, #1
   35d18:	cmp	fp, r2
   35d1c:	orrlt	r1, r1, #1
   35d20:	cmp	r1, #0
   35d24:	mov	ip, r2
   35d28:	beq	35d64 <fputs@plt+0x24c50>
   35d2c:	b	35e2c <fputs@plt+0x24d18>
   35d30:	cmp	r2, r0
   35d34:	ble	35d98 <fputs@plt+0x24c84>
   35d38:	cmp	r9, r3
   35d3c:	blt	35d98 <fputs@plt+0x24c84>
   35d40:	cmp	r6, r2
   35d44:	movle	r3, #0
   35d48:	movgt	r3, #1
   35d4c:	cmp	fp, r2
   35d50:	orrlt	r3, r3, #1
   35d54:	cmp	r3, #0
   35d58:	add	lr, lr, r1
   35d5c:	bne	35e2c <fputs@plt+0x24d18>
   35d60:	mov	ip, r2
   35d64:	mov	r3, r7
   35d68:	ldrb	r0, [r3, r2]!
   35d6c:	ldrb	r4, [r3, #2]
   35d70:	ldrb	r1, [r3, #3]
   35d74:	ldrb	r2, [r3, #1]
   35d78:	orr	r1, r1, r4, lsl #8
   35d7c:	orrs	r2, r2, r0, lsl #8
   35d80:	add	r3, r1, ip
   35d84:	add	r0, r3, #3
   35d88:	bne	35d30 <fputs@plt+0x24c1c>
   35d8c:	add	ip, ip, r1
   35d90:	cmp	r9, ip
   35d94:	bge	35e3c <fputs@plt+0x24d28>
   35d98:	ldr	r0, [pc, #240]	; 35e90 <fputs@plt+0x24d7c>
   35d9c:	add	sp, sp, #20
   35da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35da4:	b	35a00 <fputs@plt+0x248ec>
   35da8:	ldrb	r1, [r5, #4]
   35dac:	cmp	r1, #0
   35db0:	beq	35e18 <fputs@plt+0x24d04>
   35db4:	cmp	r2, #0
   35db8:	beq	35cdc <fputs@plt+0x24bc8>
   35dbc:	ldr	r8, [sp]
   35dc0:	b	35de4 <fputs@plt+0x24cd0>
   35dc4:	ldr	r3, [r5, #76]	; 0x4c
   35dc8:	blx	r3
   35dcc:	add	r0, r0, r4
   35dd0:	cmp	r9, r0
   35dd4:	blt	35e64 <fputs@plt+0x24d50>
   35dd8:	ldrh	r3, [r5, #18]
   35ddc:	cmp	r8, r3
   35de0:	bge	35e6c <fputs@plt+0x24d58>
   35de4:	ldrh	r4, [sl], #2
   35de8:	mov	r0, r5
   35dec:	add	r8, r8, #1
   35df0:	rev16	r4, r4
   35df4:	uxth	r4, r4
   35df8:	cmp	r6, r4
   35dfc:	cmple	r4, fp
   35e00:	add	r1, r7, r4
   35e04:	ble	35dc4 <fputs@plt+0x24cb0>
   35e08:	ldr	r0, [pc, #132]	; 35e94 <fputs@plt+0x24d80>
   35e0c:	add	sp, sp, #20
   35e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35e14:	b	35a00 <fputs@plt+0x248ec>
   35e18:	cmp	r2, #0
   35e1c:	sub	fp, r9, #5
   35e20:	bne	35dbc <fputs@plt+0x24ca8>
   35e24:	add	fp, fp, #1
   35e28:	b	35cdc <fputs@plt+0x24bc8>
   35e2c:	ldr	r0, [pc, #100]	; 35e98 <fputs@plt+0x24d84>
   35e30:	add	sp, sp, #20
   35e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35e38:	b	35a00 <fputs@plt+0x248ec>
   35e3c:	add	lr, lr, r1
   35e40:	cmp	r9, lr
   35e44:	blt	35e7c <fputs@plt+0x24d68>
   35e48:	sub	lr, lr, r6
   35e4c:	mov	r3, #1
   35e50:	ldr	r0, [sp]
   35e54:	strh	lr, [r5, #16]
   35e58:	strb	r3, [r5]
   35e5c:	add	sp, sp, #20
   35e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35e64:	ldr	r0, [pc, #48]	; 35e9c <fputs@plt+0x24d88>
   35e68:	b	35d9c <fputs@plt+0x24c88>
   35e6c:	ldrb	r2, [r5, #4]
   35e70:	cmp	r2, #0
   35e74:	beq	35e24 <fputs@plt+0x24d10>
   35e78:	b	35cdc <fputs@plt+0x24bc8>
   35e7c:	ldr	r0, [pc, #28]	; 35ea0 <fputs@plt+0x24d8c>
   35e80:	b	35d9c <fputs@plt+0x24c88>
   35e84:	ldrdeq	lr, [r0], -r1
   35e88:	bge	feae093c <fputs@plt+0xfeacf828>
   35e8c:	andeq	lr, r0, r3, ror #1
   35e90:	andeq	lr, r0, pc, lsl r1
   35e94:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   35e98:	andeq	lr, r0, r8, lsl r1
   35e9c:	andeq	lr, r0, r4, lsl #2
   35ea0:	andeq	lr, r0, sp, lsr #2
   35ea4:	ldr	r3, [r0, #8]
   35ea8:	ldrb	r2, [r3]
   35eac:	cmp	r2, #0
   35eb0:	bxeq	lr
   35eb4:	mov	r2, #0
   35eb8:	strb	r2, [r3]
   35ebc:	ldrsh	r2, [r0, #26]
   35ec0:	cmp	r2, #1
   35ec4:	bxle	lr
   35ec8:	mov	r0, r3
   35ecc:	b	35c0c <fputs@plt+0x24af8>
   35ed0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35ed4:	add	r8, r2, r1
   35ed8:	ldr	r3, [r0, #52]	; 0x34
   35edc:	mov	r5, r1
   35ee0:	mov	r6, r0
   35ee4:	ldrh	r1, [r3, #22]
   35ee8:	mov	r7, r2
   35eec:	ldr	sl, [r3, #36]	; 0x24
   35ef0:	tst	r1, #4
   35ef4:	mov	r9, r8
   35ef8:	ldr	r4, [r0, #56]	; 0x38
   35efc:	bne	36034 <fputs@plt+0x24f20>
   35f00:	ldrb	r0, [r6, #5]
   35f04:	add	ip, r0, #1
   35f08:	uxth	r1, ip
   35f0c:	add	r3, r4, r1
   35f10:	ldrb	fp, [r4, r1]
   35f14:	ldrb	r3, [r3, #1]
   35f18:	cmp	r3, #0
   35f1c:	bne	35fa4 <fputs@plt+0x24e90>
   35f20:	cmp	fp, #0
   35f24:	moveq	r2, fp
   35f28:	moveq	lr, r7
   35f2c:	bne	35fa4 <fputs@plt+0x24e90>
   35f30:	add	sl, r0, #5
   35f34:	add	r8, r0, #6
   35f38:	ldrb	fp, [r4, sl]
   35f3c:	ldrb	r3, [r4, r8]
   35f40:	orr	r3, r3, fp, lsl #8
   35f44:	cmp	r3, r5
   35f48:	beq	360b4 <fputs@plt+0x24fa0>
   35f4c:	mov	r3, r4
   35f50:	lsr	ip, r5, #8
   35f54:	strb	ip, [r4, r1]!
   35f58:	lsr	r0, r2, #8
   35f5c:	lsr	r1, lr, #8
   35f60:	strb	r5, [r4, #1]
   35f64:	strb	r0, [r3, r5]!
   35f68:	strb	r2, [r3, #1]
   35f6c:	strb	lr, [r3, #3]
   35f70:	strb	r1, [r3, #2]
   35f74:	ldrh	r3, [r6, #16]
   35f78:	mov	r0, #0
   35f7c:	add	r7, r7, r3
   35f80:	strh	r7, [r6, #16]
   35f84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35f88:	cmp	r5, r2
   35f8c:	bls	36044 <fputs@plt+0x24f30>
   35f90:	cmp	fp, r2
   35f94:	bge	360a8 <fputs@plt+0x24f94>
   35f98:	ldrb	fp, [lr, r2]!
   35f9c:	mov	r1, r2
   35fa0:	ldrb	r3, [lr, #1]
   35fa4:	orr	r3, r3, fp, lsl #8
   35fa8:	mov	lr, r4
   35fac:	sxth	r3, r3
   35fb0:	add	fp, r1, #3
   35fb4:	uxth	r2, r3
   35fb8:	cmp	r2, #0
   35fbc:	bne	35f88 <fputs@plt+0x24e74>
   35fc0:	mov	lr, r7
   35fc4:	mov	r3, #0
   35fc8:	cmp	r1, ip
   35fcc:	ble	36010 <fputs@plt+0x24efc>
   35fd0:	add	sl, r4, r1
   35fd4:	ldrb	fp, [sl, #2]
   35fd8:	ldrb	r8, [sl, #3]
   35fdc:	orr	r8, r8, fp, lsl #8
   35fe0:	add	r8, r8, r1
   35fe4:	add	sl, r8, #3
   35fe8:	cmp	r5, sl
   35fec:	bgt	36010 <fputs@plt+0x24efc>
   35ff0:	cmp	r5, r8
   35ff4:	blt	36100 <fputs@plt+0x24fec>
   35ff8:	add	r3, r3, r5
   35ffc:	sub	lr, r9, r1
   36000:	sub	r3, r3, r8
   36004:	and	r3, r3, #255	; 0xff
   36008:	uxth	lr, lr
   3600c:	mov	r5, r1
   36010:	add	sl, r0, #7
   36014:	ldrb	r8, [r4, sl]
   36018:	cmp	r3, r8
   3601c:	subls	r3, r8, r3
   36020:	strbls	r3, [r4, sl]
   36024:	bls	35f30 <fputs@plt+0x24e1c>
   36028:	ldr	r0, [pc, #232]	; 36118 <fputs@plt+0x25004>
   3602c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36030:	b	35a00 <fputs@plt+0x248ec>
   36034:	mov	r1, #0
   36038:	add	r0, r4, r5
   3603c:	bl	10ee0 <memset@plt>
   36040:	b	35f00 <fputs@plt+0x24dec>
   36044:	sub	sl, sl, #4
   36048:	cmp	sl, r2
   3604c:	bcc	360dc <fputs@plt+0x24fc8>
   36050:	add	lr, r8, #3
   36054:	cmp	lr, r2
   36058:	bcc	35fc0 <fputs@plt+0x24eac>
   3605c:	cmp	r8, r2
   36060:	bhi	360f4 <fputs@plt+0x24fe0>
   36064:	add	lr, r4, r2
   36068:	ldr	sl, [r6, #52]	; 0x34
   3606c:	ldrb	fp, [lr, #2]
   36070:	ldrb	r9, [lr, #3]
   36074:	ldr	sl, [sl, #36]	; 0x24
   36078:	orr	r9, r9, fp, lsl #8
   3607c:	add	r9, r9, r2
   36080:	cmp	r9, sl
   36084:	bhi	3610c <fputs@plt+0x24ff8>
   36088:	ldrb	r2, [r4, r2]
   3608c:	ldrb	sl, [lr, #1]
   36090:	sub	r3, r3, r8
   36094:	sub	lr, r9, r5
   36098:	orr	r2, sl, r2, lsl #8
   3609c:	uxtb	r3, r3
   360a0:	uxth	lr, lr
   360a4:	b	35fc8 <fputs@plt+0x24eb4>
   360a8:	ldr	r0, [pc, #108]	; 3611c <fputs@plt+0x25008>
   360ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   360b0:	b	35a00 <fputs@plt+0x248ec>
   360b4:	cmp	r1, ip
   360b8:	bne	360e8 <fputs@plt+0x24fd4>
   360bc:	add	r0, r4, r0
   360c0:	lsr	r1, r2, #8
   360c4:	lsr	r3, r9, #8
   360c8:	strb	r2, [r0, #2]
   360cc:	strb	r1, [r0, #1]
   360d0:	strb	r3, [r4, sl]
   360d4:	strb	r9, [r4, r8]
   360d8:	b	35f74 <fputs@plt+0x24e60>
   360dc:	ldr	r0, [pc, #60]	; 36120 <fputs@plt+0x2500c>
   360e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   360e4:	b	35a00 <fputs@plt+0x248ec>
   360e8:	ldr	r0, [pc, #52]	; 36124 <fputs@plt+0x25010>
   360ec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   360f0:	b	35a00 <fputs@plt+0x248ec>
   360f4:	ldr	r0, [pc, #44]	; 36128 <fputs@plt+0x25014>
   360f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   360fc:	b	35a00 <fputs@plt+0x248ec>
   36100:	ldr	r0, [pc, #36]	; 3612c <fputs@plt+0x25018>
   36104:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36108:	b	35a00 <fputs@plt+0x248ec>
   3610c:	ldr	r0, [pc, #28]	; 36130 <fputs@plt+0x2501c>
   36110:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36114:	b	35a00 <fputs@plt+0x248ec>
   36118:	andeq	lr, r0, ip, asr r0
   3611c:	andeq	lr, r0, sl, lsr r0
   36120:	andeq	lr, r0, sp, lsr r0
   36124:	andeq	lr, r0, r3, rrx
   36128:	andeq	lr, r0, r8, asr #32
   3612c:	andeq	lr, r0, r6, asr r0
   36130:	andeq	lr, r0, sl, asr #32
   36134:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36138:	mov	r7, r1
   3613c:	ldrb	r6, [r0, #5]
   36140:	ldr	r1, [r0, #64]	; 0x40
   36144:	ldr	r5, [r0, #56]	; 0x38
   36148:	add	sl, r6, #5
   3614c:	add	r9, r6, #6
   36150:	add	r8, r1, r7, lsl #1
   36154:	ldrb	fp, [r5, sl]
   36158:	ldrb	lr, [r1, r7, lsl #1]
   3615c:	ldrb	ip, [r5, r9]
   36160:	ldrb	r1, [r8, #1]
   36164:	orr	ip, ip, fp, lsl #8
   36168:	orr	r1, r1, lr, lsl #8
   3616c:	cmp	r1, ip
   36170:	mov	fp, r3
   36174:	bcc	36190 <fputs@plt+0x2507c>
   36178:	ldr	ip, [r0, #52]	; 0x34
   3617c:	add	r3, r2, r1
   36180:	mov	r4, r0
   36184:	ldr	ip, [ip, #36]	; 0x24
   36188:	cmp	r3, ip
   3618c:	bls	361a0 <fputs@plt+0x2508c>
   36190:	ldr	r0, [pc, #196]	; 3625c <fputs@plt+0x25148>
   36194:	bl	35a00 <fputs@plt+0x248ec>
   36198:	str	r0, [fp]
   3619c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   361a0:	uxth	r2, r2
   361a4:	bl	35ed0 <fputs@plt+0x24dbc>
   361a8:	cmp	r0, #0
   361ac:	bne	36204 <fputs@plt+0x250f0>
   361b0:	ldrh	r2, [r4, #18]
   361b4:	sub	r2, r2, #1
   361b8:	uxth	r2, r2
   361bc:	cmp	r2, #0
   361c0:	strh	r2, [r4, #18]
   361c4:	beq	3620c <fputs@plt+0x250f8>
   361c8:	sub	r2, r2, r7
   361cc:	add	r1, r8, #2
   361d0:	lsl	r2, r2, #1
   361d4:	mov	r0, r8
   361d8:	bl	11054 <memmove@plt>
   361dc:	ldrh	r3, [r4, #18]
   361e0:	add	r5, r5, r6
   361e4:	lsr	r3, r3, #8
   361e8:	strb	r3, [r5, #3]
   361ec:	ldrh	r3, [r4, #18]
   361f0:	strb	r3, [r5, #4]
   361f4:	ldrh	r3, [r4, #16]
   361f8:	add	r3, r3, #2
   361fc:	strh	r3, [r4, #16]
   36200:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36204:	str	r0, [fp]
   36208:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3620c:	add	r3, r6, #1
   36210:	add	r6, r5, r6
   36214:	str	r2, [r5, r3]
   36218:	strb	r2, [r6, #7]
   3621c:	ldr	r3, [r4, #52]	; 0x34
   36220:	ldr	r3, [r3, #36]	; 0x24
   36224:	lsr	r3, r3, #8
   36228:	strb	r3, [r5, sl]
   3622c:	ldr	r3, [r4, #52]	; 0x34
   36230:	ldr	r3, [r3, #36]	; 0x24
   36234:	strb	r3, [r5, r9]
   36238:	ldr	r3, [r4, #52]	; 0x34
   3623c:	ldrb	r1, [r4, #5]
   36240:	ldrb	r2, [r4, #6]
   36244:	ldr	r3, [r3, #36]	; 0x24
   36248:	sub	r3, r3, r1
   3624c:	sub	r3, r3, #8
   36250:	sub	r3, r3, r2
   36254:	strh	r3, [r4, #16]
   36258:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3625c:	andeq	pc, r0, r0, lsl #5
   36260:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36264:	mov	r6, r2
   36268:	ldrb	r7, [r0, #5]
   3626c:	ldr	ip, [r0, #56]	; 0x38
   36270:	ldr	r3, [r0, #52]	; 0x34
   36274:	mov	lr, ip
   36278:	add	r5, r7, #1
   3627c:	ldr	r8, [r3, #36]	; 0x24
   36280:	ldrb	r4, [lr, r5]!
   36284:	sub	r2, r8, #3
   36288:	ldrb	r3, [lr, #1]
   3628c:	orr	r3, r3, r4, lsl #8
   36290:	b	362d0 <fputs@plt+0x251bc>
   36294:	cmp	r3, lr
   36298:	ble	362e8 <fputs@plt+0x251d4>
   3629c:	ldrb	fp, [ip, r9]
   362a0:	ldrb	lr, [ip, r4]
   362a4:	add	r9, ip, r9
   362a8:	add	r4, ip, r4
   362ac:	orr	lr, lr, fp, lsl #8
   362b0:	subs	fp, lr, r1
   362b4:	bpl	36300 <fputs@plt+0x251ec>
   362b8:	ldrb	lr, [sl, r3]!
   362bc:	mov	r5, r3
   362c0:	ldrb	r3, [sl, #1]
   362c4:	orrs	lr, r3, lr, lsl #8
   362c8:	mov	r3, lr
   362cc:	beq	362f8 <fputs@plt+0x251e4>
   362d0:	cmp	r3, r2
   362d4:	mov	sl, ip
   362d8:	add	r9, r3, #2
   362dc:	add	r4, r3, #3
   362e0:	add	lr, r5, #3
   362e4:	blt	36294 <fputs@plt+0x25180>
   362e8:	ldr	r0, [pc, #152]	; 36388 <fputs@plt+0x25274>
   362ec:	bl	35a00 <fputs@plt+0x248ec>
   362f0:	mov	lr, #0
   362f4:	str	r0, [r6]
   362f8:	mov	r0, lr
   362fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36300:	ldrh	r1, [r0, #18]
   36304:	ldrh	r2, [r0, #14]
   36308:	add	r2, r2, r1, lsl #1
   3630c:	cmp	r3, r2
   36310:	blt	3636c <fputs@plt+0x25258>
   36314:	add	lr, r3, lr
   36318:	cmp	r8, lr
   3631c:	blt	3636c <fputs@plt+0x25258>
   36320:	cmp	fp, #3
   36324:	bgt	36350 <fputs@plt+0x2523c>
   36328:	add	r7, r7, #7
   3632c:	ldrb	r2, [ip, r7]
   36330:	cmp	r2, #57	; 0x39
   36334:	bhi	36380 <fputs@plt+0x2526c>
   36338:	ldrh	r2, [ip, r3]
   3633c:	strh	r2, [ip, r5]
   36340:	ldrb	r2, [ip, r7]
   36344:	add	r2, r2, fp
   36348:	strb	r2, [ip, r7]
   3634c:	b	3635c <fputs@plt+0x25248>
   36350:	asr	r2, fp, #8
   36354:	strb	r2, [r9]
   36358:	strb	fp, [r4]
   3635c:	add	r3, r3, fp
   36360:	add	lr, ip, r3
   36364:	mov	r0, lr
   36368:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3636c:	ldr	r0, [pc, #24]	; 3638c <fputs@plt+0x25278>
   36370:	bl	35a00 <fputs@plt+0x248ec>
   36374:	mov	lr, #0
   36378:	str	r0, [r6]
   3637c:	b	362f8 <fputs@plt+0x251e4>
   36380:	mov	lr, #0
   36384:	b	362f8 <fputs@plt+0x251e4>
   36388:	andeq	sp, r0, lr, lsl #31
   3638c:	muleq	r0, r9, pc	; <UNPREDICTABLE>
   36390:	ldr	r3, [r0, #52]	; 0x34
   36394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36398:	sub	sp, sp, #44	; 0x2c
   3639c:	ldrh	r5, [r0, #18]
   363a0:	ldr	r3, [r3, #36]	; 0x24
   363a4:	ldrh	r6, [r0, #14]
   363a8:	str	r3, [sp, #20]
   363ac:	sub	r3, r3, #4
   363b0:	str	r3, [sp, #24]
   363b4:	add	r3, r6, r5, lsl #1
   363b8:	str	r3, [sp]
   363bc:	ldr	r3, [r0, #56]	; 0x38
   363c0:	cmp	r5, #0
   363c4:	str	r3, [sp, #8]
   363c8:	ldrb	r3, [r0, #5]
   363cc:	mov	fp, r0
   363d0:	str	r3, [sp, #36]	; 0x24
   363d4:	beq	36570 <fputs@plt+0x2545c>
   363d8:	ldr	r3, [sp, #8]
   363dc:	ldr	r2, [sp]
   363e0:	add	sl, r3, r6
   363e4:	ldrb	r3, [r3, r6]
   363e8:	ldrb	r4, [sl, #1]
   363ec:	orr	r4, r4, r3, lsl #8
   363f0:	ldr	r3, [sp, #24]
   363f4:	cmp	r3, r4
   363f8:	movge	r3, #0
   363fc:	movlt	r3, #1
   36400:	cmp	r2, r4
   36404:	orrgt	r3, r3, #1
   36408:	cmp	r3, #0
   3640c:	bne	365e8 <fputs@plt+0x254d4>
   36410:	ldr	r2, [sp, #8]
   36414:	str	r3, [sp, #16]
   36418:	ldr	r3, [sp]
   3641c:	ldr	r1, [sp, #36]	; 0x24
   36420:	add	r3, r2, r3
   36424:	str	r3, [sp, #28]
   36428:	mov	r3, r2
   3642c:	add	r6, r6, #2
   36430:	add	r3, r3, r1
   36434:	add	r6, r2, r6
   36438:	str	r2, [sp, #12]
   3643c:	str	r3, [sp, #32]
   36440:	ldr	r2, [sp, #20]
   36444:	b	364a4 <fputs@plt+0x25390>
   36448:	str	r3, [sp, #4]
   3644c:	ldr	r3, [sp, #8]
   36450:	mov	r2, r8
   36454:	add	r0, r3, r5
   36458:	mov	r1, r9
   3645c:	bl	10f7c <memcpy@plt>
   36460:	ldr	r3, [sp, #4]
   36464:	ldr	r2, [sp, #28]
   36468:	cmp	r6, r2
   3646c:	beq	36590 <fputs@plt+0x2547c>
   36470:	ldrb	r4, [r6, #1]
   36474:	ldrb	r3, [r6], #2
   36478:	ldr	r1, [sp]
   3647c:	mov	r2, r5
   36480:	orr	r4, r4, r3, lsl #8
   36484:	ldr	r3, [sp, #24]
   36488:	cmp	r3, r4
   3648c:	movge	r3, #0
   36490:	movlt	r3, #1
   36494:	cmp	r1, r4
   36498:	orrgt	r3, r3, #1
   3649c:	cmp	r3, #0
   364a0:	bne	365e8 <fputs@plt+0x254d4>
   364a4:	ldr	r3, [sp, #12]
   364a8:	mov	r0, fp
   364ac:	add	r9, r3, r4
   364b0:	mov	r1, r9
   364b4:	ldr	r3, [fp, #76]	; 0x4c
   364b8:	str	r2, [sp, #4]
   364bc:	blx	r3
   364c0:	ldr	r2, [sp, #4]
   364c4:	ldr	r3, [sp]
   364c8:	sub	r5, r2, r0
   364cc:	cmp	r3, r5
   364d0:	asr	r7, r5, #8
   364d4:	mov	r8, r0
   364d8:	add	r1, r0, r4
   364dc:	uxtb	r7, r7
   364e0:	uxtb	r3, r5
   364e4:	bgt	36560 <fputs@plt+0x2544c>
   364e8:	ldr	r0, [sp, #20]
   364ec:	cmp	r0, r1
   364f0:	blt	36560 <fputs@plt+0x2544c>
   364f4:	ldr	r1, [sp, #16]
   364f8:	strb	r7, [sl]
   364fc:	cmp	r1, #0
   36500:	strb	r3, [sl, #1]
   36504:	mov	sl, r6
   36508:	bne	36448 <fputs@plt+0x25334>
   3650c:	cmp	r5, r4
   36510:	beq	36464 <fputs@plt+0x25350>
   36514:	str	r3, [sp, #4]
   36518:	ldr	r0, [fp, #52]	; 0x34
   3651c:	ldr	r3, [sp, #32]
   36520:	ldr	r0, [r0]
   36524:	ldrb	ip, [r3, #5]
   36528:	ldrb	r1, [r3, #6]
   3652c:	ldr	r9, [r0, #208]	; 0xd0
   36530:	ldr	r3, [sp, #8]
   36534:	orr	r1, r1, ip, lsl #8
   36538:	add	r0, r9, r1
   3653c:	sub	r2, r2, r1
   36540:	add	r1, r3, r1
   36544:	bl	10f7c <memcpy@plt>
   36548:	mov	r3, r9
   3654c:	str	r9, [sp, #12]
   36550:	str	r3, [sp, #16]
   36554:	add	r9, r9, r4
   36558:	ldr	r3, [sp, #4]
   3655c:	b	36448 <fputs@plt+0x25334>
   36560:	ldr	r0, [pc, #156]	; 36604 <fputs@plt+0x254f0>
   36564:	add	sp, sp, #44	; 0x2c
   36568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3656c:	b	35a00 <fputs@plt+0x248ec>
   36570:	ldr	r5, [sp, #20]
   36574:	ldr	r2, [sp, #8]
   36578:	ldr	r1, [sp]
   3657c:	asr	r7, r5, #8
   36580:	uxtb	r3, r5
   36584:	uxtb	r7, r7
   36588:	add	r2, r2, r1
   3658c:	str	r2, [sp, #28]
   36590:	ldr	r1, [sp, #36]	; 0x24
   36594:	ldr	r2, [sp, #8]
   36598:	mov	r4, #0
   3659c:	add	r2, r2, r1
   365a0:	ldr	r1, [sp]
   365a4:	strb	r3, [r2, #6]
   365a8:	sub	r5, r5, r1
   365ac:	strb	r7, [r2, #5]
   365b0:	strb	r4, [r2, #1]
   365b4:	strb	r4, [r2, #2]
   365b8:	strb	r4, [r2, #7]
   365bc:	ldr	r0, [sp, #28]
   365c0:	mov	r2, r5
   365c4:	mov	r1, r4
   365c8:	bl	10ee0 <memset@plt>
   365cc:	ldrh	r3, [fp, #16]
   365d0:	cmp	r5, r3
   365d4:	beq	365f8 <fputs@plt+0x254e4>
   365d8:	ldr	r0, [pc, #40]	; 36608 <fputs@plt+0x254f4>
   365dc:	add	sp, sp, #44	; 0x2c
   365e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   365e4:	b	35a00 <fputs@plt+0x248ec>
   365e8:	ldr	r0, [pc, #28]	; 3660c <fputs@plt+0x254f8>
   365ec:	add	sp, sp, #44	; 0x2c
   365f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   365f4:	b	35a00 <fputs@plt+0x248ec>
   365f8:	mov	r0, r4
   365fc:	add	sp, sp, #44	; 0x2c
   36600:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36604:	andeq	sp, r0, r5, asr pc
   36608:	andeq	sp, r0, sp, ror #30
   3660c:	andeq	sp, r0, pc, asr #30
   36610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36614:	sub	sp, sp, #36	; 0x24
   36618:	ldrb	ip, [r0, #5]
   3661c:	ldr	r9, [r0, #56]	; 0x38
   36620:	mov	r6, r1
   36624:	str	r1, [sp, #12]
   36628:	ldr	r1, [r0, #52]	; 0x34
   3662c:	mov	r5, r0
   36630:	str	r0, [sp, #20]
   36634:	str	ip, [sp, #16]
   36638:	add	r0, ip, #5
   3663c:	add	ip, ip, #6
   36640:	mov	r4, ip
   36644:	ldr	lr, [r1]
   36648:	str	ip, [sp, #28]
   3664c:	ldrb	ip, [r9, r0]
   36650:	str	r0, [sp, #24]
   36654:	ldrb	r0, [r9, r4]
   36658:	ldr	lr, [lr, #208]	; 0xd0
   3665c:	ldr	r4, [r1, #36]	; 0x24
   36660:	orr	r0, r0, ip, lsl #8
   36664:	add	r1, r9, r0
   36668:	mov	fp, r2
   3666c:	sub	r2, r4, r0
   36670:	add	r0, lr, r0
   36674:	str	lr, [sp, #8]
   36678:	mov	r7, r3
   3667c:	ldr	r5, [r5, #64]	; 0x40
   36680:	bl	10f7c <memcpy@plt>
   36684:	cmp	r6, #0
   36688:	asrle	r8, r4, #8
   3668c:	add	sl, r9, r4
   36690:	uxtble	r8, r8
   36694:	uxtble	r4, r4
   36698:	ble	36734 <fputs@plt+0x25620>
   3669c:	ldr	r3, [sp, #12]
   366a0:	add	r5, r5, #2
   366a4:	sub	fp, fp, #4
   366a8:	add	r3, r7, r3, lsl #1
   366ac:	str	r3, [sp, #4]
   366b0:	mov	r6, sl
   366b4:	b	366d0 <fputs@plt+0x255bc>
   366b8:	ldrh	r2, [r7, #-2]
   366bc:	bl	10f7c <memcpy@plt>
   366c0:	ldr	r3, [sp, #4]
   366c4:	add	r5, r5, #2
   366c8:	cmp	r3, r7
   366cc:	beq	36734 <fputs@plt+0x25620>
   366d0:	ldr	r1, [fp, #4]!
   366d4:	cmp	r1, r9
   366d8:	movcs	r2, #1
   366dc:	movcc	r2, #0
   366e0:	cmp	r1, sl
   366e4:	movcs	r2, #0
   366e8:	cmp	r2, #0
   366ec:	ldrh	r2, [r7], #2
   366f0:	ldrne	r3, [sp, #8]
   366f4:	sub	r0, r1, r9
   366f8:	sub	r6, r6, r2
   366fc:	sub	r4, r6, r9
   36700:	addne	r1, r3, r0
   36704:	asr	r8, r4, #8
   36708:	cmp	r6, r5
   3670c:	uxtb	r8, r8
   36710:	uxtb	r4, r4
   36714:	mov	r0, r6
   36718:	strb	r8, [r5, #-2]
   3671c:	strb	r4, [r5, #-1]
   36720:	bcs	366b8 <fputs@plt+0x255a4>
   36724:	ldr	r0, [pc, #96]	; 3678c <fputs@plt+0x25678>
   36728:	add	sp, sp, #36	; 0x24
   3672c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36730:	b	35a00 <fputs@plt+0x248ec>
   36734:	ldr	r3, [sp, #16]
   36738:	ldr	ip, [sp, #20]
   3673c:	ldrh	r0, [sp, #12]
   36740:	add	r3, r9, r3
   36744:	mov	r2, #0
   36748:	strh	r0, [ip, #18]
   3674c:	strb	r2, [ip, #1]
   36750:	strb	r2, [r3, #1]
   36754:	strb	r2, [r3, #2]
   36758:	ldrh	r1, [ip, #18]
   3675c:	mov	r0, r2
   36760:	lsr	r1, r1, #8
   36764:	strb	r1, [r3, #3]
   36768:	ldrh	r1, [ip, #18]
   3676c:	strb	r1, [r3, #4]
   36770:	ldr	r1, [sp, #24]
   36774:	strb	r8, [r9, r1]
   36778:	ldr	r1, [sp, #28]
   3677c:	strb	r4, [r9, r1]
   36780:	strb	r2, [r3, #7]
   36784:	add	sp, sp, #36	; 0x24
   36788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3678c:	andeq	pc, r0, pc, asr #6
   36790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36794:	vpush	{d8-d9}
   36798:	subs	r6, r3, #0
   3679c:	ldm	r2, {r3, r7}
   367a0:	mov	fp, r1
   367a4:	sub	sp, sp, #108	; 0x6c
   367a8:	str	r2, [sp, #4]
   367ac:	str	r0, [sp, #8]
   367b0:	str	r3, [sp, #24]
   367b4:	beq	367f0 <fputs@plt+0x256dc>
   367b8:	ldrb	r3, [r1, #1]
   367bc:	tst	r3, #128	; 0x80
   367c0:	bne	36ccc <fputs@plt+0x25bb8>
   367c4:	ldrb	r2, [r1]
   367c8:	mov	r8, #2
   367cc:	str	r2, [sp, #56]	; 0x38
   367d0:	ldr	r1, [pc, #1072]	; 36c08 <fputs@plt+0x25af4>
   367d4:	add	r1, pc, r1
   367d8:	add	r3, r1, r3
   367dc:	ldrb	r9, [r3, #2836]	; 0xb14
   367e0:	add	r9, r9, r2
   367e4:	add	r7, r7, #40	; 0x28
   367e8:	mov	r6, #1
   367ec:	b	36810 <fputs@plt+0x256fc>
   367f0:	ldrb	r9, [r1]
   367f4:	tst	r9, #128	; 0x80
   367f8:	bne	36cb4 <fputs@plt+0x25ba0>
   367fc:	mov	r8, #1
   36800:	str	r9, [sp, #56]	; 0x38
   36804:	ldr	r3, [sp, #8]
   36808:	cmp	r3, r9
   3680c:	bcc	36d5c <fputs@plt+0x25c48>
   36810:	ldr	r3, [pc, #1012]	; 36c0c <fputs@plt+0x25af8>
   36814:	add	sl, r6, #5
   36818:	add	r3, pc, r3
   3681c:	str	r3, [sp, #20]
   36820:	ldr	r3, [sp, #24]
   36824:	vldr	d8, [pc, #972]	; 36bf8 <fputs@plt+0x25ae4>
   36828:	add	sl, r3, sl, lsl #2
   3682c:	vldr	d9, [pc, #972]	; 36c00 <fputs@plt+0x25aec>
   36830:	add	r3, sp, #60	; 0x3c
   36834:	str	r3, [sp, #48]	; 0x30
   36838:	ldr	r3, [sp, #4]
   3683c:	add	r7, r7, #40	; 0x28
   36840:	add	r6, r6, #1
   36844:	add	r3, r3, #11
   36848:	str	r3, [sp, #28]
   3684c:	ldrh	r3, [r7, #-32]	; 0xffffffe0
   36850:	sub	r2, r7, #40	; 0x28
   36854:	str	r2, [sp, #12]
   36858:	tst	r3, #4
   3685c:	sub	r2, r6, #1
   36860:	str	r2, [sp, #16]
   36864:	beq	36aa8 <fputs@plt+0x25994>
   36868:	ldrb	ip, [fp, r8]
   3686c:	cmp	ip, #9
   36870:	str	ip, [sp, #60]	; 0x3c
   36874:	bhi	36a7c <fputs@plt+0x25968>
   36878:	cmp	ip, #0
   3687c:	beq	36ac8 <fputs@plt+0x259b4>
   36880:	cmp	ip, #7
   36884:	beq	36c6c <fputs@plt+0x25b58>
   36888:	add	r3, fp, r9
   3688c:	cmp	ip, #6
   36890:	addls	pc, pc, ip, lsl #2
   36894:	b	36ca8 <fputs@plt+0x25b94>
   36898:	b	36a58 <fputs@plt+0x25944>
   3689c:	b	36a58 <fputs@plt+0x25944>
   368a0:	b	36a44 <fputs@plt+0x25930>
   368a4:	b	36a28 <fputs@plt+0x25914>
   368a8:	b	36a04 <fputs@plt+0x258f0>
   368ac:	b	369c0 <fputs@plt+0x258ac>
   368b0:	b	368b4 <fputs@plt+0x257a0>
   368b4:	ldrb	r0, [fp, r9]
   368b8:	ldrb	r2, [r3, #1]
   368bc:	ldrb	r1, [r3, #3]
   368c0:	ldrb	lr, [r3, #4]
   368c4:	orr	r1, r1, r0, lsl #24
   368c8:	ldrb	r0, [r3, #2]
   368cc:	orr	r1, r1, r2, lsl #16
   368d0:	ldrb	r2, [r3, #7]
   368d4:	str	r0, [sp, #12]
   368d8:	ldrb	r0, [r3, #5]
   368dc:	orr	r2, r2, lr, lsl #24
   368e0:	ldr	lr, [sp, #12]
   368e4:	ldrb	r3, [r3, #6]
   368e8:	orr	r1, r1, lr, lsl #8
   368ec:	str	r1, [sp, #44]	; 0x2c
   368f0:	orr	r1, r2, r0, lsl #16
   368f4:	mov	r2, #0
   368f8:	str	r2, [sp, #40]	; 0x28
   368fc:	orr	r1, r1, r3, lsl #8
   36900:	ldrd	r2, [sp, #40]	; 0x28
   36904:	orr	r2, r2, r1
   36908:	ldrd	r0, [r7, #-40]	; 0xffffffd8
   3690c:	cmp	r2, r0
   36910:	sbcs	lr, r3, r1
   36914:	blt	36ac8 <fputs@plt+0x259b4>
   36918:	cmp	r0, r2
   3691c:	sbcs	r3, r1, r3
   36920:	blt	36a7c <fputs@plt+0x25968>
   36924:	ldr	r3, [sp, #20]
   36928:	add	r3, r3, ip
   3692c:	ldrb	r3, [r3, #2836]	; 0xb14
   36930:	lsr	r4, ip, #7
   36934:	mov	r5, #0
   36938:	orrs	r2, r4, r5
   3693c:	add	r9, r9, r3
   36940:	mov	r2, #1
   36944:	beq	36968 <fputs@plt+0x25854>
   36948:	lsr	r3, r4, #7
   3694c:	orr	r3, r3, r5, lsl #25
   36950:	lsr	r1, r5, #7
   36954:	mov	r4, r3
   36958:	mov	r5, r1
   3695c:	orrs	r3, r4, r5
   36960:	add	r2, r2, #1
   36964:	bne	36948 <fputs@plt+0x25834>
   36968:	ldr	r3, [sp, #56]	; 0x38
   3696c:	add	r8, r8, r2
   36970:	cmp	r8, r3
   36974:	bcs	369a0 <fputs@plt+0x2588c>
   36978:	ldr	r3, [sp, #4]
   3697c:	ldrh	r3, [r3, #8]
   36980:	cmp	r3, r6
   36984:	ble	369a0 <fputs@plt+0x2588c>
   36988:	ldr	r3, [sp, #8]
   3698c:	add	r6, r6, #1
   36990:	cmp	r9, r3
   36994:	add	r7, r7, #40	; 0x28
   36998:	add	sl, sl, #4
   3699c:	bls	3684c <fputs@plt+0x25738>
   369a0:	ldr	r2, [sp, #4]
   369a4:	mov	r3, #1
   369a8:	strb	r3, [r2, #14]
   369ac:	ldrsb	r2, [r2, #10]
   369b0:	mov	r0, r2
   369b4:	add	sp, sp, #108	; 0x6c
   369b8:	vpop	{d8-d9}
   369bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   369c0:	ldrb	r1, [r3, #2]
   369c4:	ldrb	r2, [r3, #5]
   369c8:	ldrsb	r0, [fp, r9]
   369cc:	ldrb	lr, [r3, #3]
   369d0:	orr	r2, r2, r1, lsl #24
   369d4:	ldrb	r1, [r3, #4]
   369d8:	ldrb	r3, [r3, #1]
   369dc:	orr	r2, r2, lr, lsl #16
   369e0:	orr	r3, r3, r0, lsl #8
   369e4:	str	r3, [sp, #36]	; 0x24
   369e8:	mov	r3, #0
   369ec:	str	r3, [sp, #32]
   369f0:	orr	r1, r2, r1, lsl #8
   369f4:	ldrd	r2, [sp, #32]
   369f8:	adds	r2, r2, r1
   369fc:	adc	r3, r3, #0
   36a00:	b	36908 <fputs@plt+0x257f4>
   36a04:	ldrb	r0, [fp, r9]
   36a08:	ldrb	r2, [r3, #3]
   36a0c:	ldrb	r1, [r3, #1]
   36a10:	ldrb	r3, [r3, #2]
   36a14:	orr	r2, r2, r0, lsl #24
   36a18:	orr	r2, r2, r1, lsl #16
   36a1c:	orr	r2, r2, r3, lsl #8
   36a20:	asr	r3, r2, #31
   36a24:	b	36908 <fputs@plt+0x257f4>
   36a28:	ldrb	r1, [r3, #1]
   36a2c:	ldrb	r2, [r3, #2]
   36a30:	ldrsb	r3, [fp, r9]
   36a34:	orr	r2, r2, r1, lsl #8
   36a38:	orr	r2, r2, r3, lsl #16
   36a3c:	asr	r3, r2, #31
   36a40:	b	36908 <fputs@plt+0x257f4>
   36a44:	ldrsb	r1, [fp, r9]
   36a48:	ldrb	r2, [r3, #1]
   36a4c:	orr	r2, r2, r1, lsl #8
   36a50:	asr	r3, r2, #31
   36a54:	b	36908 <fputs@plt+0x257f4>
   36a58:	ldrsb	r2, [fp, r9]
   36a5c:	asr	r3, r2, #31
   36a60:	b	36908 <fputs@plt+0x257f4>
   36a64:	vldr	d7, [r7, #-40]	; 0xffffffd8
   36a68:	vldr	d6, [sp, #64]	; 0x40
   36a6c:	vcmpe.f64	d6, d7
   36a70:	vmrs	APSR_nzcv, fpscr
   36a74:	bmi	36ac8 <fputs@plt+0x259b4>
   36a78:	ble	36924 <fputs@plt+0x25810>
   36a7c:	mov	r2, #1
   36a80:	ldr	r3, [sp, #24]
   36a84:	ldr	r1, [sp, #16]
   36a88:	ldr	r3, [r3, #16]
   36a8c:	ldrb	r3, [r3, r1]
   36a90:	cmp	r3, #0
   36a94:	rsbne	r2, r2, #0
   36a98:	mov	r0, r2
   36a9c:	add	sp, sp, #108	; 0x6c
   36aa0:	vpop	{d8-d9}
   36aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36aa8:	tst	r3, #8
   36aac:	beq	36ad0 <fputs@plt+0x259bc>
   36ab0:	ldrb	r1, [fp, r8]
   36ab4:	cmp	r1, #9
   36ab8:	str	r1, [sp, #60]	; 0x3c
   36abc:	bhi	36a7c <fputs@plt+0x25968>
   36ac0:	cmp	r1, #0
   36ac4:	bne	36c1c <fputs@plt+0x25b08>
   36ac8:	mvn	r2, #0
   36acc:	b	36a80 <fputs@plt+0x2596c>
   36ad0:	tst	r3, #2
   36ad4:	beq	36b78 <fputs@plt+0x25a64>
   36ad8:	ldrb	r3, [fp, r8]
   36adc:	add	r0, fp, r8
   36ae0:	tst	r3, #128	; 0x80
   36ae4:	streq	r3, [sp, #60]	; 0x3c
   36ae8:	bne	36d3c <fputs@plt+0x25c28>
   36aec:	cmp	r3, #11
   36af0:	bls	36ac8 <fputs@plt+0x259b4>
   36af4:	tst	r3, #1
   36af8:	beq	36a7c <fputs@plt+0x25968>
   36afc:	sub	r3, r3, #12
   36b00:	ldr	r1, [sp, #8]
   36b04:	lsr	r3, r3, #1
   36b08:	add	r2, r9, r3
   36b0c:	cmp	r2, r1
   36b10:	str	r3, [sp, #76]	; 0x4c
   36b14:	bhi	36d80 <fputs@plt+0x25c6c>
   36b18:	ldr	r2, [sl]
   36b1c:	cmp	r2, #0
   36b20:	beq	36d04 <fputs@plt+0x25bf0>
   36b24:	ldr	r0, [sp, #24]
   36b28:	add	ip, fp, r9
   36b2c:	mov	lr, #2
   36b30:	ldrb	r3, [r0, #4]
   36b34:	ldr	r1, [sp, #12]
   36b38:	strb	r3, [sp, #74]	; 0x4a
   36b3c:	ldr	r0, [r0, #12]
   36b40:	ldr	r3, [sp, #28]
   36b44:	str	r0, [sp, #96]	; 0x60
   36b48:	add	r0, sp, #64	; 0x40
   36b4c:	strh	lr, [sp, #72]	; 0x48
   36b50:	str	ip, [sp, #80]	; 0x50
   36b54:	bl	34258 <fputs@plt+0x23144>
   36b58:	cmp	r0, #0
   36b5c:	bne	36cfc <fputs@plt+0x25be8>
   36b60:	ldr	ip, [sp, #60]	; 0x3c
   36b64:	cmp	ip, #127	; 0x7f
   36b68:	subhi	r3, ip, #12
   36b6c:	lsrhi	r3, r3, #1
   36b70:	bhi	36930 <fputs@plt+0x2581c>
   36b74:	b	36924 <fputs@plt+0x25810>
   36b78:	tst	r3, #16
   36b7c:	ldrb	r3, [fp, r8]
   36b80:	beq	36c5c <fputs@plt+0x25b48>
   36b84:	tst	r3, #128	; 0x80
   36b88:	add	r0, fp, r8
   36b8c:	streq	r3, [sp, #60]	; 0x3c
   36b90:	bne	36d4c <fputs@plt+0x25c38>
   36b94:	cmp	r3, #11
   36b98:	bls	36ac8 <fputs@plt+0x259b4>
   36b9c:	ands	r2, r3, #1
   36ba0:	bne	36ac8 <fputs@plt+0x259b4>
   36ba4:	sub	r3, r3, #12
   36ba8:	ldr	r1, [sp, #8]
   36bac:	lsr	r3, r3, #1
   36bb0:	str	r3, [sp, #12]
   36bb4:	add	r3, r9, r3
   36bb8:	cmp	r3, r1
   36bbc:	bhi	36d98 <fputs@plt+0x25c84>
   36bc0:	ldr	r3, [r7, #-28]	; 0xffffffe4
   36bc4:	ldr	r2, [sp, #12]
   36bc8:	ldr	r1, [r7, #-24]	; 0xffffffe8
   36bcc:	cmp	r2, r3
   36bd0:	movge	r2, r3
   36bd4:	add	r0, fp, r9
   36bd8:	str	r3, [sp, #52]	; 0x34
   36bdc:	bl	10e44 <memcmp@plt>
   36be0:	cmp	r0, #0
   36be4:	bne	36cfc <fputs@plt+0x25be8>
   36be8:	ldr	r2, [sp, #12]
   36bec:	ldr	r3, [sp, #52]	; 0x34
   36bf0:	sub	r0, r2, r3
   36bf4:	b	36b58 <fputs@plt+0x25a44>
   36bf8:	andeq	r0, r0, r0
   36bfc:	mvngt	r0, #0
   36c00:	andeq	r0, r0, r0
   36c04:	mvnmi	r0, #0
   36c08:	andeq	sl, r5, ip, ror #7
   36c0c:	andeq	sl, r5, r8, lsr #7
   36c10:	andeq	r1, r1, r5, lsl #18
   36c14:	andeq	r1, r1, r0, asr r9
   36c18:	andeq	r1, r1, sp, ror #18
   36c1c:	add	r2, sp, #64	; 0x40
   36c20:	add	r0, fp, r9
   36c24:	bl	1b9bc <fputs@plt+0xa8a8>
   36c28:	ldr	ip, [sp, #60]	; 0x3c
   36c2c:	cmp	ip, #7
   36c30:	beq	36a64 <fputs@plt+0x25950>
   36c34:	vldr	d0, [r7, #-40]	; 0xffffffd8
   36c38:	vcmpe.f64	d0, d8
   36c3c:	vmrs	APSR_nzcv, fpscr
   36c40:	bmi	36a7c <fputs@plt+0x25968>
   36c44:	vcmpe.f64	d0, d9
   36c48:	vmrs	APSR_nzcv, fpscr
   36c4c:	bgt	36ac8 <fputs@plt+0x259b4>
   36c50:	ldrd	r0, [sp, #64]	; 0x40
   36c54:	bl	1fa0c <fputs@plt+0xe8f8>
   36c58:	b	36b58 <fputs@plt+0x25a44>
   36c5c:	adds	r0, r3, #0
   36c60:	movne	r0, #1
   36c64:	str	r3, [sp, #60]	; 0x3c
   36c68:	b	36b58 <fputs@plt+0x25a44>
   36c6c:	mov	r1, ip
   36c70:	add	r2, sp, #64	; 0x40
   36c74:	add	r0, fp, r9
   36c78:	bl	1b9bc <fputs@plt+0xa8a8>
   36c7c:	vldr	d0, [sp, #64]	; 0x40
   36c80:	ldrd	r0, [r7, #-40]	; 0xffffffd8
   36c84:	vcmpe.f64	d0, d8
   36c88:	vmrs	APSR_nzcv, fpscr
   36c8c:	bmi	36ac8 <fputs@plt+0x259b4>
   36c90:	vcmpe.f64	d0, d9
   36c94:	vmrs	APSR_nzcv, fpscr
   36c98:	bgt	36a7c <fputs@plt+0x25968>
   36c9c:	bl	1fa0c <fputs@plt+0xe8f8>
   36ca0:	rsb	r0, r0, #0
   36ca4:	b	36b58 <fputs@plt+0x25a44>
   36ca8:	sub	r2, ip, #8
   36cac:	mov	r3, #0
   36cb0:	b	36908 <fputs@plt+0x257f4>
   36cb4:	add	r1, sp, #56	; 0x38
   36cb8:	mov	r0, fp
   36cbc:	bl	1d8b0 <fputs@plt+0xc79c>
   36cc0:	ldr	r9, [sp, #56]	; 0x38
   36cc4:	mov	r8, r0
   36cc8:	b	36804 <fputs@plt+0x256f0>
   36ccc:	add	r1, sp, #64	; 0x40
   36cd0:	add	r0, fp, #1
   36cd4:	bl	1d8b0 <fputs@plt+0xc79c>
   36cd8:	ldr	r3, [sp, #64]	; 0x40
   36cdc:	ldrb	r2, [fp]
   36ce0:	cmp	r3, #127	; 0x7f
   36ce4:	str	r2, [sp, #56]	; 0x38
   36ce8:	add	r8, r0, #1
   36cec:	bls	367d0 <fputs@plt+0x256bc>
   36cf0:	sub	r3, r3, #12
   36cf4:	lsr	r9, r3, #1
   36cf8:	b	367e0 <fputs@plt+0x256cc>
   36cfc:	mov	r2, r0
   36d00:	b	36a80 <fputs@plt+0x2596c>
   36d04:	ldr	r2, [r7, #-28]	; 0xffffffe4
   36d08:	ldr	r1, [r7, #-24]	; 0xffffffe8
   36d0c:	cmp	r3, r2
   36d10:	str	r2, [sp, #12]
   36d14:	add	r0, fp, r9
   36d18:	movlt	r2, r3
   36d1c:	str	r3, [sp, #52]	; 0x34
   36d20:	bl	10e44 <memcmp@plt>
   36d24:	cmp	r0, #0
   36d28:	bne	36cfc <fputs@plt+0x25be8>
   36d2c:	ldr	r2, [sp, #12]
   36d30:	ldr	r3, [sp, #52]	; 0x34
   36d34:	sub	r0, r3, r2
   36d38:	b	36b58 <fputs@plt+0x25a44>
   36d3c:	ldr	r1, [sp, #48]	; 0x30
   36d40:	bl	1d8b0 <fputs@plt+0xc79c>
   36d44:	ldr	r3, [sp, #60]	; 0x3c
   36d48:	b	36aec <fputs@plt+0x259d8>
   36d4c:	ldr	r1, [sp, #48]	; 0x30
   36d50:	bl	1d8b0 <fputs@plt+0xc79c>
   36d54:	ldr	r3, [sp, #60]	; 0x3c
   36d58:	b	36b94 <fputs@plt+0x25a80>
   36d5c:	ldr	r0, [pc, #-340]	; 36c10 <fputs@plt+0x25afc>
   36d60:	bl	35a00 <fputs@plt+0x248ec>
   36d64:	ldr	r3, [sp, #4]
   36d68:	mov	r2, r6
   36d6c:	strb	r0, [r3, #11]
   36d70:	mov	r0, r2
   36d74:	add	sp, sp, #108	; 0x6c
   36d78:	vpop	{d8-d9}
   36d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36d80:	ldr	r0, [pc, #-372]	; 36c14 <fputs@plt+0x25b00>
   36d84:	bl	35a00 <fputs@plt+0x248ec>
   36d88:	ldr	r3, [sp, #4]
   36d8c:	mov	r2, #0
   36d90:	strb	r0, [r3, #11]
   36d94:	b	369b0 <fputs@plt+0x2589c>
   36d98:	ldr	r0, [pc, #-392]	; 36c18 <fputs@plt+0x25b04>
   36d9c:	str	r2, [sp, #8]
   36da0:	bl	35a00 <fputs@plt+0x248ec>
   36da4:	ldr	r3, [sp, #4]
   36da8:	ldr	r2, [sp, #8]
   36dac:	strb	r0, [r3, #11]
   36db0:	b	369b0 <fputs@plt+0x2589c>
   36db4:	mov	r3, #0
   36db8:	b	36790 <fputs@plt+0x2567c>
   36dbc:	push	{r4, r5, r6, r7, lr}
   36dc0:	mov	r5, r1
   36dc4:	ldr	r1, [r1]
   36dc8:	sub	sp, sp, #12
   36dcc:	cmp	r1, #0
   36dd0:	mov	r7, r2
   36dd4:	mov	r6, r3
   36dd8:	ldr	r4, [r0, #12]
   36ddc:	ldr	r3, [sp, #32]
   36de0:	ldr	r2, [sp, #36]	; 0x24
   36de4:	bne	36e08 <fputs@plt+0x25cf4>
   36de8:	ldr	r1, [r0, #8]
   36dec:	ldr	r0, [r1, #28]
   36df0:	str	r4, [sp]
   36df4:	add	r1, r0, #12
   36df8:	add	r0, r0, #4
   36dfc:	bl	2131c <fputs@plt+0x10208>
   36e00:	mov	r3, #1
   36e04:	str	r3, [r5]
   36e08:	mov	r2, r4
   36e0c:	mov	r1, r7
   36e10:	mov	r0, r6
   36e14:	mov	r3, #0
   36e18:	add	sp, sp, #12
   36e1c:	pop	{r4, r5, r6, r7, lr}
   36e20:	b	36790 <fputs@plt+0x2567c>
   36e24:	ldrb	r3, [r1]
   36e28:	ldrb	ip, [r1, #1]
   36e2c:	push	{r4, r5, r6, r7, r8, r9, lr}
   36e30:	and	r3, r3, #63	; 0x3f
   36e34:	add	lr, r1, r3
   36e38:	cmp	ip, #9
   36e3c:	addls	pc, pc, ip, lsl #2
   36e40:	b	36e6c <fputs@plt+0x25d58>
   36e44:	b	36e6c <fputs@plt+0x25d58>
   36e48:	b	36ec8 <fputs@plt+0x25db4>
   36e4c:	b	36ed4 <fputs@plt+0x25dc0>
   36e50:	b	36ee8 <fputs@plt+0x25dd4>
   36e54:	b	36f04 <fputs@plt+0x25df0>
   36e58:	b	36f28 <fputs@plt+0x25e14>
   36e5c:	b	36f60 <fputs@plt+0x25e4c>
   36e60:	b	36e6c <fputs@plt+0x25d58>
   36e64:	b	36e78 <fputs@plt+0x25d64>
   36e68:	b	36ebc <fputs@plt+0x25da8>
   36e6c:	mov	r3, #0
   36e70:	pop	{r4, r5, r6, r7, r8, r9, lr}
   36e74:	b	36790 <fputs@plt+0x2567c>
   36e78:	mov	r4, #0
   36e7c:	mov	r5, #0
   36e80:	ldr	r3, [r2, #4]
   36e84:	ldrd	r6, [r3]
   36e88:	cmp	r4, r6
   36e8c:	sbcs	r3, r5, r7
   36e90:	blt	36fa4 <fputs@plt+0x25e90>
   36e94:	cmp	r6, r4
   36e98:	sbcs	r3, r7, r5
   36e9c:	blt	36fac <fputs@plt+0x25e98>
   36ea0:	ldrh	r3, [r2, #8]
   36ea4:	cmp	r3, #1
   36ea8:	bhi	36fb4 <fputs@plt+0x25ea0>
   36eac:	mov	r3, #1
   36eb0:	ldrsb	r0, [r2, #10]
   36eb4:	strb	r3, [r2, #14]
   36eb8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   36ebc:	mov	r4, #1
   36ec0:	mov	r5, #0
   36ec4:	b	36e80 <fputs@plt+0x25d6c>
   36ec8:	ldrsb	r4, [r1, r3]
   36ecc:	asr	r5, r4, #31
   36ed0:	b	36e80 <fputs@plt+0x25d6c>
   36ed4:	ldrsb	r3, [r1, r3]
   36ed8:	ldrb	r4, [lr, #1]
   36edc:	orr	r4, r4, r3, lsl #8
   36ee0:	asr	r5, r4, #31
   36ee4:	b	36e80 <fputs@plt+0x25d6c>
   36ee8:	ldrb	ip, [lr, #1]
   36eec:	ldrsb	r3, [r1, r3]
   36ef0:	ldrb	r4, [lr, #2]
   36ef4:	orr	r4, r4, ip, lsl #8
   36ef8:	orr	r4, r4, r3, lsl #16
   36efc:	asr	r5, r4, #31
   36f00:	b	36e80 <fputs@plt+0x25d6c>
   36f04:	ldrb	r5, [r1, r3]
   36f08:	ldrb	r4, [lr, #3]
   36f0c:	ldrb	ip, [lr, #1]
   36f10:	ldrb	r3, [lr, #2]
   36f14:	orr	r4, r4, r5, lsl #24
   36f18:	orr	r4, r4, ip, lsl #16
   36f1c:	orr	r4, r4, r3, lsl #8
   36f20:	asr	r5, r4, #31
   36f24:	b	36e80 <fputs@plt+0x25d6c>
   36f28:	ldrb	r9, [lr, #2]
   36f2c:	ldrsb	r8, [r1, r3]
   36f30:	ldrb	r6, [lr, #3]
   36f34:	ldrb	r3, [lr, #5]
   36f38:	ldrb	ip, [lr, #4]
   36f3c:	ldrb	r7, [lr, #1]
   36f40:	orr	r3, r3, r9, lsl #24
   36f44:	orr	r3, r3, r6, lsl #16
   36f48:	mov	r4, #0
   36f4c:	orr	r3, r3, ip, lsl #8
   36f50:	orr	r5, r7, r8, lsl #8
   36f54:	adds	r4, r4, r3
   36f58:	adc	r5, r5, #0
   36f5c:	b	36e80 <fputs@plt+0x25d6c>
   36f60:	ldrb	r3, [r1, r3]
   36f64:	ldrb	ip, [lr, #3]
   36f68:	ldrb	r8, [lr, #4]
   36f6c:	ldrb	r6, [lr, #5]
   36f70:	orr	ip, ip, r3, lsl #24
   36f74:	ldrb	r3, [lr, #7]
   36f78:	ldrb	r4, [lr, #1]
   36f7c:	ldrb	r7, [lr, #2]
   36f80:	ldrb	lr, [lr, #6]
   36f84:	orr	r3, r3, r8, lsl #24
   36f88:	orr	r3, r3, r6, lsl #16
   36f8c:	orr	ip, ip, r4, lsl #16
   36f90:	orr	r3, r3, lr, lsl #8
   36f94:	mov	r4, #0
   36f98:	orr	r5, ip, r7, lsl #8
   36f9c:	orr	r4, r4, r3
   36fa0:	b	36e80 <fputs@plt+0x25d6c>
   36fa4:	ldrsb	r0, [r2, #12]
   36fa8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   36fac:	ldrsb	r0, [r2, #13]
   36fb0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   36fb4:	mov	r3, #1
   36fb8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   36fbc:	b	36790 <fputs@plt+0x2567c>
   36fc0:	push	{r4, r5, r6, r7, r8, r9, lr}
   36fc4:	sub	sp, sp, #12
   36fc8:	ldrb	r4, [r2, #1]
   36fcc:	ldr	r5, [sp, #40]	; 0x28
   36fd0:	ldr	r7, [sp, #44]	; 0x2c
   36fd4:	ldrb	ip, [r5, #1]
   36fd8:	cmp	r4, #7
   36fdc:	cmpgt	ip, #7
   36fe0:	subgt	ip, r4, ip
   36fe4:	bgt	3703c <fputs@plt+0x25f28>
   36fe8:	ldrb	r8, [r2]
   36fec:	ldrb	r9, [r5]
   36ff0:	cmp	r4, ip
   36ff4:	add	lr, r2, r8
   36ff8:	add	r6, r5, r9
   36ffc:	beq	370c8 <fputs@plt+0x25fb4>
   37000:	cmp	ip, #7
   37004:	ble	370a0 <fputs@plt+0x25f8c>
   37008:	mov	ip, #1
   3700c:	ldrsb	r3, [r2, r8]
   37010:	cmp	r3, #0
   37014:	mvnlt	ip, #0
   37018:	ldr	r3, [r0, #8]
   3701c:	ldr	r3, [r3, #28]
   37020:	ldr	r3, [r3, #16]
   37024:	ldrb	r3, [r3]
   37028:	cmp	r3, #0
   3702c:	rsbne	ip, ip, #0
   37030:	mov	r0, ip
   37034:	add	sp, sp, #12
   37038:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3703c:	cmp	ip, #0
   37040:	bne	37018 <fputs@plt+0x25f04>
   37044:	ldr	ip, [r0, #8]
   37048:	ldr	ip, [ip, #28]
   3704c:	ldrh	lr, [ip, #6]
   37050:	cmp	lr, #1
   37054:	bls	37090 <fputs@plt+0x25f7c>
   37058:	mov	r6, r3
   3705c:	ldr	r3, [r1]
   37060:	mov	r8, r1
   37064:	cmp	r3, #0
   37068:	mov	r9, r2
   3706c:	ldr	r4, [r0, #12]
   37070:	beq	37124 <fputs@plt+0x26010>
   37074:	mov	r2, r4
   37078:	mov	r1, r9
   3707c:	mov	r0, r6
   37080:	mov	r3, #1
   37084:	add	sp, sp, #12
   37088:	pop	{r4, r5, r6, r7, r8, r9, lr}
   3708c:	b	36790 <fputs@plt+0x2567c>
   37090:	mov	ip, #0
   37094:	mov	r0, ip
   37098:	add	sp, sp, #12
   3709c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   370a0:	cmp	r4, #7
   370a4:	bgt	37148 <fputs@plt+0x26034>
   370a8:	sub	ip, r4, ip
   370ac:	cmp	ip, #0
   370b0:	bgt	3700c <fputs@plt+0x25ef8>
   370b4:	ldrsb	lr, [r5, r9]
   370b8:	cmp	lr, #0
   370bc:	bge	3703c <fputs@plt+0x25f28>
   370c0:	mov	ip, #1
   370c4:	b	37018 <fputs@plt+0x25f04>
   370c8:	ldrb	ip, [r2, r8]
   370cc:	ldrb	r9, [r5, r9]
   370d0:	eor	r8, ip, r9
   370d4:	tst	r8, #128	; 0x80
   370d8:	bne	3715c <fputs@plt+0x26048>
   370dc:	ldr	r8, [pc, #136]	; 3716c <fputs@plt+0x26058>
   370e0:	add	r8, pc, r8
   370e4:	add	r4, r8, r4
   370e8:	ldrb	r8, [r4, #2964]	; 0xb94
   370ec:	cmp	r8, #0
   370f0:	beq	37044 <fputs@plt+0x25f30>
   370f4:	subs	ip, ip, r9
   370f8:	bne	37018 <fputs@plt+0x25f04>
   370fc:	add	r8, lr, r8
   37100:	add	lr, lr, #1
   37104:	b	37118 <fputs@plt+0x26004>
   37108:	ldrb	r4, [lr], #1
   3710c:	ldrb	ip, [r6, #1]!
   37110:	subs	ip, r4, ip
   37114:	bne	37018 <fputs@plt+0x25f04>
   37118:	cmp	lr, r8
   3711c:	bne	37108 <fputs@plt+0x25ff4>
   37120:	b	37044 <fputs@plt+0x25f30>
   37124:	mov	r3, r5
   37128:	str	r4, [sp]
   3712c:	mov	r2, r7
   37130:	add	r1, ip, #12
   37134:	add	r0, ip, #4
   37138:	bl	2131c <fputs@plt+0x10208>
   3713c:	mov	r3, #1
   37140:	str	r3, [r8]
   37144:	b	37074 <fputs@plt+0x25f60>
   37148:	ldrsb	r3, [r5, r9]
   3714c:	cmp	r3, #0
   37150:	mvnge	ip, #0
   37154:	movlt	ip, #1
   37158:	b	37018 <fputs@plt+0x25f04>
   3715c:	tst	ip, #128	; 0x80
   37160:	mvnne	ip, #0
   37164:	moveq	ip, #1
   37168:	b	37018 <fputs@plt+0x25f04>
   3716c:	andeq	r9, r5, r0, ror #21
   37170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37174:	sub	sp, sp, #28
   37178:	ldrb	r4, [r2, #1]
   3717c:	ldr	r7, [sp, #64]	; 0x40
   37180:	mov	r6, r2
   37184:	ldrb	fp, [r2]
   37188:	ldrb	r2, [r7]
   3718c:	tst	r4, #128	; 0x80
   37190:	mov	r8, r0
   37194:	mov	r9, r1
   37198:	mov	sl, r3
   3719c:	add	fp, r6, fp
   371a0:	add	r2, r7, r2
   371a4:	bne	3727c <fputs@plt+0x26168>
   371a8:	sub	r4, r4, #13
   371ac:	ldrb	r5, [r7, #1]
   371b0:	add	r4, r4, r4, lsr #31
   371b4:	tst	r5, #128	; 0x80
   371b8:	asr	r4, r4, #1
   371bc:	str	r4, [sp, #16]
   371c0:	bne	37298 <fputs@plt+0x26184>
   371c4:	sub	r5, r5, #13
   371c8:	mov	r1, r2
   371cc:	add	r5, r5, r5, lsr #31
   371d0:	mov	r0, fp
   371d4:	asr	r5, r5, #1
   371d8:	cmp	r5, r4
   371dc:	movlt	r2, r5
   371e0:	movge	r2, r4
   371e4:	str	r5, [sp, #20]
   371e8:	bl	10e44 <memcmp@plt>
   371ec:	ldr	r3, [r8, #8]
   371f0:	cmp	r0, #0
   371f4:	bne	3723c <fputs@plt+0x26128>
   371f8:	subs	r0, r4, r5
   371fc:	bne	3723c <fputs@plt+0x26128>
   37200:	ldr	ip, [r3, #28]
   37204:	ldrh	r3, [ip, #6]
   37208:	cmp	r3, #1
   3720c:	bls	37234 <fputs@plt+0x26120>
   37210:	ldr	r3, [r9]
   37214:	ldr	r4, [r8, #12]
   37218:	cmp	r3, #0
   3721c:	beq	37258 <fputs@plt+0x26144>
   37220:	mov	r2, r4
   37224:	mov	r1, r6
   37228:	mov	r0, sl
   3722c:	mov	r3, #1
   37230:	bl	36790 <fputs@plt+0x2567c>
   37234:	add	sp, sp, #28
   37238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3723c:	ldr	r3, [r3, #28]
   37240:	ldr	r3, [r3, #16]
   37244:	ldrb	r3, [r3]
   37248:	cmp	r3, #0
   3724c:	rsbne	r0, r0, #0
   37250:	add	sp, sp, #28
   37254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37258:	mov	r3, r7
   3725c:	str	r4, [sp]
   37260:	ldr	r2, [sp, #68]	; 0x44
   37264:	add	r1, ip, #12
   37268:	add	r0, ip, #4
   3726c:	bl	2131c <fputs@plt+0x10208>
   37270:	mov	r3, #1
   37274:	str	r3, [r9]
   37278:	b	37220 <fputs@plt+0x2610c>
   3727c:	add	r1, sp, #16
   37280:	add	r0, r6, #1
   37284:	str	r2, [sp, #12]
   37288:	bl	1d8b0 <fputs@plt+0xc79c>
   3728c:	ldr	r4, [sp, #16]
   37290:	ldr	r2, [sp, #12]
   37294:	b	371a8 <fputs@plt+0x26094>
   37298:	add	r1, sp, #20
   3729c:	add	r0, r7, #1
   372a0:	str	r2, [sp, #12]
   372a4:	bl	1d8b0 <fputs@plt+0xc79c>
   372a8:	add	r2, sp, #12
   372ac:	ldm	r2, {r2, r4, r5}
   372b0:	b	371c4 <fputs@plt+0x260b0>
   372b4:	push	{r4, r5, r6, r7, r8, lr}
   372b8:	sub	sp, sp, #8
   372bc:	ldrb	r3, [r1, #1]
   372c0:	mov	r5, r1
   372c4:	mov	r7, r0
   372c8:	tst	r3, #128	; 0x80
   372cc:	mov	r6, r2
   372d0:	streq	r3, [sp, #4]
   372d4:	bne	37380 <fputs@plt+0x2626c>
   372d8:	cmp	r3, #11
   372dc:	ble	37370 <fputs@plt+0x2625c>
   372e0:	tst	r3, #1
   372e4:	beq	37360 <fputs@plt+0x2624c>
   372e8:	sub	r3, r3, #12
   372ec:	ldrb	r0, [r5]
   372f0:	asr	r4, r3, #1
   372f4:	add	r3, r0, r4
   372f8:	cmp	r3, r7
   372fc:	bgt	37394 <fputs@plt+0x26280>
   37300:	ldr	r3, [r6, #4]
   37304:	add	r0, r5, r0
   37308:	ldr	r8, [r3, #12]
   3730c:	ldr	r1, [r3, #16]
   37310:	cmp	r4, r8
   37314:	movlt	r2, r4
   37318:	movge	r2, r8
   3731c:	bl	10e44 <memcmp@plt>
   37320:	cmp	r0, #0
   37324:	bne	3735c <fputs@plt+0x26248>
   37328:	sub	r4, r4, r8
   3732c:	cmp	r4, #0
   37330:	bne	3735c <fputs@plt+0x26248>
   37334:	ldrh	r3, [r6, #8]
   37338:	cmp	r3, #1
   3733c:	bls	373a8 <fputs@plt+0x26294>
   37340:	mov	r3, #1
   37344:	mov	r2, r6
   37348:	mov	r1, r5
   3734c:	mov	r0, r7
   37350:	bl	36790 <fputs@plt+0x2567c>
   37354:	mov	r3, r0
   37358:	b	37364 <fputs@plt+0x26250>
   3735c:	ble	37370 <fputs@plt+0x2625c>
   37360:	ldrsb	r3, [r6, #13]
   37364:	mov	r0, r3
   37368:	add	sp, sp, #8
   3736c:	pop	{r4, r5, r6, r7, r8, pc}
   37370:	ldrsb	r3, [r6, #12]
   37374:	mov	r0, r3
   37378:	add	sp, sp, #8
   3737c:	pop	{r4, r5, r6, r7, r8, pc}
   37380:	add	r1, sp, #4
   37384:	add	r0, r5, #1
   37388:	bl	1d8b0 <fputs@plt+0xc79c>
   3738c:	ldr	r3, [sp, #4]
   37390:	b	372d8 <fputs@plt+0x261c4>
   37394:	ldr	r0, [pc, #28]	; 373b8 <fputs@plt+0x262a4>
   37398:	bl	35a00 <fputs@plt+0x248ec>
   3739c:	mov	r3, #0
   373a0:	strb	r0, [r6, #11]
   373a4:	b	37364 <fputs@plt+0x26250>
   373a8:	mov	r3, #1
   373ac:	strb	r3, [r6, #14]
   373b0:	ldrsb	r3, [r6, #10]
   373b4:	b	37364 <fputs@plt+0x26250>
   373b8:	andeq	r1, r1, pc, lsl sl
   373bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   373c0:	cmp	r2, #0
   373c4:	ldr	r4, [pc, #256]	; 374cc <fputs@plt+0x263b8>
   373c8:	ldr	fp, [pc, #256]	; 374d0 <fputs@plt+0x263bc>
   373cc:	ldr	r3, [pc, #256]	; 374d4 <fputs@plt+0x263c0>
   373d0:	sub	sp, sp, #116	; 0x74
   373d4:	mov	r9, r1
   373d8:	add	r4, pc, r4
   373dc:	add	fp, pc, fp
   373e0:	mov	r5, r0
   373e4:	orr	r8, r1, #524288	; 0x80000
   373e8:	mov	r6, r2
   373ec:	movne	r7, r2
   373f0:	moveq	r7, #420	; 0x1a4
   373f4:	add	r3, pc, r3
   373f8:	str	r3, [sp, #4]
   373fc:	ldr	r3, [r4, #4]
   37400:	mov	r2, r7
   37404:	mov	r1, r8
   37408:	mov	r0, r5
   3740c:	blx	r3
   37410:	subs	sl, r0, #0
   37414:	blt	37460 <fputs@plt+0x2634c>
   37418:	cmp	sl, #2
   3741c:	bgt	3747c <fputs@plt+0x26368>
   37420:	ldr	r3, [r4, #16]
   37424:	blx	r3
   37428:	mov	r3, sl
   3742c:	mov	r2, r5
   37430:	mov	r1, fp
   37434:	mov	r0, #28
   37438:	bl	355cc <fputs@plt+0x244b8>
   3743c:	ldr	r3, [r4, #4]
   37440:	mov	r2, r6
   37444:	mov	r1, r9
   37448:	ldr	r0, [sp, #4]
   3744c:	blx	r3
   37450:	cmp	r0, #0
   37454:	bge	373fc <fputs@plt+0x262e8>
   37458:	mvn	sl, #0
   3745c:	b	37470 <fputs@plt+0x2635c>
   37460:	bl	11108 <__errno_location@plt>
   37464:	ldr	r3, [r0]
   37468:	cmp	r3, #4
   3746c:	beq	373fc <fputs@plt+0x262e8>
   37470:	mov	r0, sl
   37474:	add	sp, sp, #116	; 0x74
   37478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3747c:	cmp	r6, #0
   37480:	beq	37470 <fputs@plt+0x2635c>
   37484:	ldr	r2, [r4, #64]	; 0x40
   37488:	add	r1, sp, #8
   3748c:	blx	r2
   37490:	cmp	r0, #0
   37494:	bne	37470 <fputs@plt+0x2635c>
   37498:	ldrd	r0, [sp, #56]	; 0x38
   3749c:	orrs	r3, r0, r1
   374a0:	bne	37470 <fputs@plt+0x2635c>
   374a4:	ldr	r2, [sp, #24]
   374a8:	lsl	r2, r2, #23
   374ac:	lsr	r2, r2, #23
   374b0:	cmp	r6, r2
   374b4:	beq	37470 <fputs@plt+0x2635c>
   374b8:	ldr	r2, [r4, #172]	; 0xac
   374bc:	mov	r1, r6
   374c0:	mov	r0, sl
   374c4:	blx	r2
   374c8:	b	37470 <fputs@plt+0x2635c>
   374cc:	strdeq	r2, [r7], -r0
   374d0:	andeq	ip, r5, r0, lsl sl
   374d4:	andeq	ip, r5, r4, lsr #20
   374d8:	push	{r4, r5, r6, r7, r8, lr}
   374dc:	sub	sp, sp, #16
   374e0:	mov	r4, r2
   374e4:	mov	r8, r1
   374e8:	mov	r7, r3
   374ec:	mov	r5, r0
   374f0:	bl	11108 <__errno_location@plt>
   374f4:	ldr	r6, [r0]
   374f8:	mov	r0, r6
   374fc:	bl	10e08 <strerror@plt>
   37500:	cmp	r4, #0
   37504:	beq	37538 <fputs@plt+0x26424>
   37508:	ldr	r1, [pc, #52]	; 37544 <fputs@plt+0x26430>
   3750c:	str	r0, [sp, #8]
   37510:	str	r4, [sp, #4]
   37514:	mov	r0, r5
   37518:	str	r8, [sp]
   3751c:	mov	r3, r6
   37520:	mov	r2, r7
   37524:	add	r1, pc, r1
   37528:	bl	355cc <fputs@plt+0x244b8>
   3752c:	mov	r0, r5
   37530:	add	sp, sp, #16
   37534:	pop	{r4, r5, r6, r7, r8, pc}
   37538:	ldr	r4, [pc, #8]	; 37548 <fputs@plt+0x26434>
   3753c:	add	r4, pc, r4
   37540:	b	37508 <fputs@plt+0x263f4>
   37544:	andeq	ip, r5, r0, lsl #18
   37548:	andeq	r8, r5, r8, lsl r1
   3754c:	push	{r4, r5, lr}
   37550:	sub	sp, sp, #524	; 0x20c
   37554:	ldr	r2, [pc, #208]	; 3762c <fputs@plt+0x26518>
   37558:	add	r4, sp, #4
   3755c:	mov	r3, r0
   37560:	add	r2, pc, r2
   37564:	mov	r5, r1
   37568:	mov	r0, #512	; 0x200
   3756c:	mov	r1, r4
   37570:	bl	32340 <fputs@plt+0x2122c>
   37574:	mov	r0, r4
   37578:	bl	10f58 <strlen@plt>
   3757c:	cmp	r0, #0
   37580:	ble	375b4 <fputs@plt+0x264a0>
   37584:	add	r3, sp, #520	; 0x208
   37588:	add	r3, r3, r0
   3758c:	ldrb	r3, [r3, #-516]	; 0xfffffdfc
   37590:	cmp	r3, #47	; 0x2f
   37594:	beq	375f4 <fputs@plt+0x264e0>
   37598:	add	r3, r4, r0
   3759c:	b	375ac <fputs@plt+0x26498>
   375a0:	ldrb	r2, [r3, #-1]!
   375a4:	cmp	r2, #47	; 0x2f
   375a8:	beq	375f4 <fputs@plt+0x264e0>
   375ac:	subs	r0, r0, #1
   375b0:	bne	375a0 <fputs@plt+0x2648c>
   375b4:	ldrb	r3, [sp, #4]
   375b8:	cmp	r3, #47	; 0x2f
   375bc:	movne	r3, #46	; 0x2e
   375c0:	strbne	r3, [sp, #4]
   375c4:	mov	r3, #0
   375c8:	strb	r3, [sp, #5]
   375cc:	mov	r2, #0
   375d0:	mov	r1, r2
   375d4:	mov	r0, r4
   375d8:	bl	373bc <fputs@plt+0x262a8>
   375dc:	cmp	r0, #0
   375e0:	str	r0, [r5]
   375e4:	movge	r0, #0
   375e8:	blt	37608 <fputs@plt+0x264f4>
   375ec:	add	sp, sp, #524	; 0x20c
   375f0:	pop	{r4, r5, pc}
   375f4:	add	r3, sp, #520	; 0x208
   375f8:	add	r0, r3, r0
   375fc:	mov	r3, #0
   37600:	strb	r3, [r0, #-516]	; 0xfffffdfc
   37604:	b	375cc <fputs@plt+0x264b8>
   37608:	ldr	r0, [pc, #32]	; 37630 <fputs@plt+0x2651c>
   3760c:	bl	359b8 <fputs@plt+0x248a4>
   37610:	ldr	r1, [pc, #28]	; 37634 <fputs@plt+0x26520>
   37614:	mov	r2, r4
   37618:	ldr	r3, [pc, #16]	; 37630 <fputs@plt+0x2651c>
   3761c:	add	r1, pc, r1
   37620:	bl	374d8 <fputs@plt+0x263c4>
   37624:	add	sp, sp, #524	; 0x20c
   37628:	pop	{r4, r5, pc}
   3762c:	andeq	ip, r5, r0, ror #17
   37630:	andeq	r7, r0, fp, lsr r9
   37634:	andeq	ip, r5, r8, lsr #16
   37638:	cmp	r2, #0
   3763c:	sbcs	r1, r3, #0
   37640:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37644:	mov	r4, r0
   37648:	sub	sp, sp, #132	; 0x84
   3764c:	blt	37768 <fputs@plt+0x26654>
   37650:	ldrd	r6, [r4, #64]	; 0x40
   37654:	ldrd	r8, [r4, #48]	; 0x30
   37658:	cmp	r2, r6
   3765c:	sbcs	r1, r3, r7
   37660:	movlt	r7, r3
   37664:	movlt	r6, r2
   37668:	cmp	r9, r7
   3766c:	cmpeq	r8, r6
   37670:	moveq	r0, #0
   37674:	beq	3770c <fputs@plt+0x265f8>
   37678:	ldr	r5, [r4, #72]	; 0x48
   3767c:	ldr	r3, [r4, #12]
   37680:	cmp	r5, #0
   37684:	str	r3, [sp, #20]
   37688:	ldrd	r2, [r4, #56]	; 0x38
   3768c:	beq	37714 <fputs@plt+0x26600>
   37690:	cmp	r9, r3
   37694:	cmpeq	r8, r2
   37698:	beq	376b4 <fputs@plt+0x265a0>
   3769c:	ldr	r3, [pc, #304]	; 377d4 <fputs@plt+0x266c0>
   376a0:	sub	r1, r2, r8
   376a4:	add	r3, pc, r3
   376a8:	add	r0, r5, r8
   376ac:	ldr	r3, [r3, #280]	; 0x118
   376b0:	blx	r3
   376b4:	ldr	sl, [pc, #284]	; 377d8 <fputs@plt+0x266c4>
   376b8:	mov	r3, #1
   376bc:	add	sl, pc, sl
   376c0:	mov	r2, r6
   376c4:	ldr	fp, [sl, #292]	; 0x124
   376c8:	mov	r1, r8
   376cc:	mov	r0, r5
   376d0:	blx	fp
   376d4:	sub	r3, r0, #1
   376d8:	cmn	r3, #3
   376dc:	mov	fp, r0
   376e0:	bhi	37754 <fputs@plt+0x26640>
   376e4:	ldr	r5, [pc, #240]	; 377dc <fputs@plt+0x266c8>
   376e8:	cmp	fp, #0
   376ec:	add	r5, pc, r5
   376f0:	beq	377c8 <fputs@plt+0x266b4>
   376f4:	cmn	fp, #1
   376f8:	beq	37790 <fputs@plt+0x2667c>
   376fc:	mov	r0, #0
   37700:	str	fp, [r4, #72]	; 0x48
   37704:	strd	r6, [r4, #56]	; 0x38
   37708:	strd	r6, [r4, #48]	; 0x30
   3770c:	add	sp, sp, #132	; 0x84
   37710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37714:	ldr	r5, [pc, #196]	; 377e0 <fputs@plt+0x266cc>
   37718:	add	r5, pc, r5
   3771c:	ldr	r2, [pc, #192]	; 377e4 <fputs@plt+0x266d0>
   37720:	mov	r0, #0
   37724:	add	r2, pc, r2
   37728:	mov	r1, #0
   3772c:	ldr	ip, [sp, #20]
   37730:	mov	r3, #1
   37734:	str	ip, [sp]
   37738:	ldr	r8, [r2, #268]	; 0x10c
   3773c:	strd	r0, [sp, #8]
   37740:	mov	r2, r3
   37744:	mov	r1, r6
   37748:	blx	r8
   3774c:	mov	fp, r0
   37750:	b	376f4 <fputs@plt+0x265e0>
   37754:	ldr	r3, [sl, #280]	; 0x118
   37758:	mov	r1, r8
   3775c:	mov	r0, r5
   37760:	blx	r3
   37764:	b	376e4 <fputs@plt+0x265d0>
   37768:	ldr	r3, [pc, #120]	; 377e8 <fputs@plt+0x266d4>
   3776c:	add	r1, sp, #24
   37770:	add	r3, pc, r3
   37774:	ldr	r0, [r0, #12]
   37778:	ldr	r3, [r3, #64]	; 0x40
   3777c:	blx	r3
   37780:	cmp	r0, #0
   37784:	beq	377c0 <fputs@plt+0x266ac>
   37788:	ldr	r0, [pc, #92]	; 377ec <fputs@plt+0x266d8>
   3778c:	b	3770c <fputs@plt+0x265f8>
   37790:	ldr	r2, [r4, #32]
   37794:	mov	r1, r5
   37798:	ldr	r3, [pc, #80]	; 377f0 <fputs@plt+0x266dc>
   3779c:	mov	r0, #0
   377a0:	bl	374d8 <fputs@plt+0x263c4>
   377a4:	mov	r2, #0
   377a8:	mov	r6, r2
   377ac:	mov	r7, r2
   377b0:	mov	fp, r2
   377b4:	str	r2, [r4, #64]	; 0x40
   377b8:	str	r2, [r4, #68]	; 0x44
   377bc:	b	376fc <fputs@plt+0x265e8>
   377c0:	ldrd	r2, [sp, #72]	; 0x48
   377c4:	b	37650 <fputs@plt+0x2653c>
   377c8:	ldr	r5, [pc, #36]	; 377f4 <fputs@plt+0x266e0>
   377cc:	add	r5, pc, r5
   377d0:	b	3771c <fputs@plt+0x26608>
   377d4:	andeq	r2, r7, r4, lsr #24
   377d8:	andeq	r2, r7, ip, lsl #24
   377dc:	andeq	ip, r5, r8, ror #14
   377e0:	andeq	ip, r5, r4, asr #14
   377e4:	andeq	r2, r7, r4, lsr #23
   377e8:	andeq	r2, r7, r8, asr fp
   377ec:	andeq	r0, r0, sl, lsl #14
   377f0:	andeq	r7, r0, fp, lsr #28
   377f4:	andeq	ip, r5, r8, lsl #13
   377f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   377fc:	mov	r1, #0
   37800:	ldrd	r8, [r0, #64]	; 0x40
   37804:	ldr	r5, [sp, #36]	; 0x24
   37808:	cmp	r8, #1
   3780c:	sbcs	ip, r9, #0
   37810:	str	r1, [r5]
   37814:	blt	3786c <fputs@plt+0x26758>
   37818:	mov	r7, r3
   3781c:	ldr	r3, [r0, #72]	; 0x48
   37820:	mov	r4, r0
   37824:	cmp	r3, #0
   37828:	mov	r6, r2
   3782c:	beq	37874 <fputs@plt+0x26760>
   37830:	ldrd	r2, [r4, #48]	; 0x30
   37834:	ldr	ip, [sp, #32]
   37838:	adds	r0, r6, ip
   3783c:	adc	r1, r7, ip, asr #31
   37840:	cmp	r2, r0
   37844:	sbcs	r3, r3, r1
   37848:	blt	3786c <fputs@plt+0x26758>
   3784c:	ldr	r3, [r4, #44]	; 0x2c
   37850:	ldr	r2, [r4, #72]	; 0x48
   37854:	add	r3, r3, #1
   37858:	add	r6, r2, r6
   3785c:	str	r6, [r5]
   37860:	mov	r0, #0
   37864:	str	r3, [r4, #44]	; 0x2c
   37868:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3786c:	mov	r0, #0
   37870:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37874:	ldr	r3, [r0, #44]	; 0x2c
   37878:	cmp	r3, #0
   3787c:	bgt	37830 <fputs@plt+0x2671c>
   37880:	mvn	r2, #0
   37884:	mvn	r3, #0
   37888:	bl	37638 <fputs@plt+0x26524>
   3788c:	cmp	r0, #0
   37890:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   37894:	b	37830 <fputs@plt+0x2671c>
   37898:	subs	r2, r0, #0
   3789c:	mov	r3, r1
   378a0:	ldr	r1, [pc, #12]	; 378b4 <fputs@plt+0x267a0>
   378a4:	ldrne	r2, [r2, #32]
   378a8:	add	r1, pc, r1
   378ac:	ldr	r0, [pc, #4]	; 378b8 <fputs@plt+0x267a4>
   378b0:	b	374d8 <fputs@plt+0x263c4>
   378b4:			; <UNDEFINED> instruction: 0x0005c5bc
   378b8:	andeq	r1, r0, sl
   378bc:	ldr	r3, [r0, #8]
   378c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   378c4:	ldr	r4, [r3, #28]
   378c8:	cmp	r4, #0
   378cc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   378d0:	ldr	r5, [r4, #28]
   378d4:	cmp	r5, #0
   378d8:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   378dc:	ldr	r3, [pc, #216]	; 379bc <fputs@plt+0x268a8>
   378e0:	mov	sl, r0
   378e4:	add	r3, pc, r3
   378e8:	ldr	r9, [pc, #208]	; 379c0 <fputs@plt+0x268ac>
   378ec:	ldr	r3, [r3, #304]	; 0x130
   378f0:	blx	r3
   378f4:	ldrh	r3, [r4, #20]
   378f8:	add	r9, pc, r9
   378fc:	mov	r6, #0
   37900:	cmp	r0, #32768	; 0x8000
   37904:	asrge	r7, r0, #15
   37908:	movlt	r7, #1
   3790c:	cmp	r3, #0
   37910:	lsl	r8, r7, #2
   37914:	bne	37944 <fputs@plt+0x26830>
   37918:	b	37960 <fputs@plt+0x2684c>
   3791c:	ldr	r2, [r4, #24]
   37920:	ldr	r3, [r9, #280]	; 0x118
   37924:	ldr	r1, [r4, #16]
   37928:	ldr	r0, [r2, r6]
   3792c:	blx	r3
   37930:	ldrh	r3, [r4, #20]
   37934:	add	r5, r5, r7
   37938:	add	r6, r6, r8
   3793c:	cmp	r3, r5
   37940:	ble	37960 <fputs@plt+0x2684c>
   37944:	ldr	r3, [r4, #12]
   37948:	cmp	r3, #0
   3794c:	bge	3791c <fputs@plt+0x26808>
   37950:	ldr	r3, [r4, #24]
   37954:	ldr	r0, [r3, r6]
   37958:	bl	1cd68 <fputs@plt+0xbc54>
   3795c:	b	37930 <fputs@plt+0x2681c>
   37960:	ldr	r0, [r4, #24]
   37964:	bl	1cd68 <fputs@plt+0xbc54>
   37968:	ldr	r0, [r4, #12]
   3796c:	cmp	r0, #0
   37970:	blt	37994 <fputs@plt+0x26880>
   37974:	ldr	r3, [pc, #72]	; 379c4 <fputs@plt+0x268b0>
   37978:	add	r3, pc, r3
   3797c:	ldr	r3, [r3, #16]
   37980:	blx	r3
   37984:	cmp	r0, #0
   37988:	bne	379ac <fputs@plt+0x26898>
   3798c:	mvn	r3, #0
   37990:	str	r3, [r4, #12]
   37994:	ldr	r3, [r4]
   37998:	mov	r2, #0
   3799c:	mov	r0, r4
   379a0:	str	r2, [r3, #28]
   379a4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   379a8:	b	1cd68 <fputs@plt+0xbc54>
   379ac:	mov	r0, sl
   379b0:	ldr	r1, [pc, #16]	; 379c8 <fputs@plt+0x268b4>
   379b4:	bl	37898 <fputs@plt+0x26784>
   379b8:	b	3798c <fputs@plt+0x26878>
   379bc:	andeq	r2, r7, r4, ror #19
   379c0:	ldrdeq	r2, [r7], -r0
   379c4:	andeq	r2, r7, r0, asr r9
   379c8:	ldrdeq	r7, [r0], -r1
   379cc:	ldr	ip, [r0, #36]	; 0x24
   379d0:	cmp	ip, #0
   379d4:	beq	37a78 <fputs@plt+0x26964>
   379d8:	push	{r4, r5, r6, lr}
   379dc:	ldr	r5, [ip]
   379e0:	ldr	r2, [r5, #32]
   379e4:	cmp	ip, r2
   379e8:	addeq	r2, r5, #32
   379ec:	bne	379f8 <fputs@plt+0x268e4>
   379f0:	b	37a08 <fputs@plt+0x268f4>
   379f4:	mov	r2, r3
   379f8:	ldr	r3, [r2, #4]
   379fc:	cmp	ip, r3
   37a00:	bne	379f4 <fputs@plt+0x268e0>
   37a04:	add	r2, r2, #4
   37a08:	ldr	r3, [ip, #4]
   37a0c:	mov	r4, r0
   37a10:	str	r3, [r2]
   37a14:	mov	r0, ip
   37a18:	mov	r6, r1
   37a1c:	bl	1cd68 <fputs@plt+0xbc54>
   37a20:	ldr	r3, [r5, #28]
   37a24:	mov	r2, #0
   37a28:	sub	r3, r3, #1
   37a2c:	cmp	r3, r2
   37a30:	str	r2, [r4, #36]	; 0x24
   37a34:	str	r3, [r5, #28]
   37a38:	bne	37a4c <fputs@plt+0x26938>
   37a3c:	cmp	r6, r2
   37a40:	bne	37a54 <fputs@plt+0x26940>
   37a44:	mov	r0, r4
   37a48:	bl	378bc <fputs@plt+0x267a8>
   37a4c:	mov	r0, #0
   37a50:	pop	{r4, r5, r6, pc}
   37a54:	ldr	r3, [r5, #12]
   37a58:	cmp	r3, r2
   37a5c:	blt	37a44 <fputs@plt+0x26930>
   37a60:	ldr	r3, [pc, #24]	; 37a80 <fputs@plt+0x2696c>
   37a64:	ldr	r0, [r5, #8]
   37a68:	add	r3, pc, r3
   37a6c:	ldr	r3, [r3, #196]	; 0xc4
   37a70:	blx	r3
   37a74:	b	37a44 <fputs@plt+0x26930>
   37a78:	mov	r0, #0
   37a7c:	bx	lr
   37a80:	andeq	r2, r7, r0, ror #16
   37a84:	push	{r4, lr}
   37a88:	mov	r4, r0
   37a8c:	ldr	r0, [r0, #72]	; 0x48
   37a90:	cmp	r0, #0
   37a94:	beq	37ac4 <fputs@plt+0x269b0>
   37a98:	ldr	r3, [pc, #128]	; 37b20 <fputs@plt+0x26a0c>
   37a9c:	ldr	r1, [r4, #56]	; 0x38
   37aa0:	add	r3, pc, r3
   37aa4:	ldr	r3, [r3, #280]	; 0x118
   37aa8:	blx	r3
   37aac:	mov	r2, #0
   37ab0:	mov	r3, #0
   37ab4:	mov	r1, #0
   37ab8:	strd	r2, [r4, #48]	; 0x30
   37abc:	strd	r2, [r4, #56]	; 0x38
   37ac0:	str	r1, [r4, #72]	; 0x48
   37ac4:	ldr	r0, [r4, #12]
   37ac8:	cmp	r0, #0
   37acc:	blt	37af0 <fputs@plt+0x269dc>
   37ad0:	ldr	r3, [pc, #76]	; 37b24 <fputs@plt+0x26a10>
   37ad4:	add	r3, pc, r3
   37ad8:	ldr	r3, [r3, #16]
   37adc:	blx	r3
   37ae0:	cmp	r0, #0
   37ae4:	bne	37b10 <fputs@plt+0x269fc>
   37ae8:	mvn	r3, #0
   37aec:	str	r3, [r4, #12]
   37af0:	ldr	r0, [r4, #28]
   37af4:	bl	1cd68 <fputs@plt+0xbc54>
   37af8:	mov	r0, r4
   37afc:	mov	r2, #80	; 0x50
   37b00:	mov	r1, #0
   37b04:	bl	10ee0 <memset@plt>
   37b08:	mov	r0, #0
   37b0c:	pop	{r4, pc}
   37b10:	ldr	r1, [pc, #16]	; 37b28 <fputs@plt+0x26a14>
   37b14:	mov	r0, r4
   37b18:	bl	37898 <fputs@plt+0x26784>
   37b1c:	b	37ae8 <fputs@plt+0x269d4>
   37b20:	andeq	r2, r7, r8, lsr #16
   37b24:	strdeq	r2, [r7], -r4
   37b28:	andeq	r7, r0, r4, lsl #6
   37b2c:	push	{r4, lr}
   37b30:	mov	r4, r0
   37b34:	mov	r1, #0
   37b38:	bl	21c50 <fputs@plt+0x10b3c>
   37b3c:	ldr	r0, [r4, #24]
   37b40:	bl	1cd68 <fputs@plt+0xbc54>
   37b44:	mov	r0, r4
   37b48:	pop	{r4, lr}
   37b4c:	b	37a84 <fputs@plt+0x26970>
   37b50:	b	37a84 <fputs@plt+0x26970>
   37b54:	push	{r4, r5, r6, r7, lr}
   37b58:	mov	r0, r2
   37b5c:	sub	sp, sp, #12
   37b60:	mov	r4, r1
   37b64:	mov	r5, r2
   37b68:	mov	r2, r1
   37b6c:	mov	r1, #0
   37b70:	bl	10ee0 <memset@plt>
   37b74:	bl	11060 <getpid@plt>
   37b78:	ldr	r7, [pc, #192]	; 37c40 <fputs@plt+0x26b2c>
   37b7c:	mov	r2, #0
   37b80:	add	r7, pc, r7
   37b84:	mov	r1, r2
   37b88:	str	r0, [r7, #344]	; 0x158
   37b8c:	ldr	r0, [pc, #176]	; 37c44 <fputs@plt+0x26b30>
   37b90:	add	r0, pc, r0
   37b94:	bl	373bc <fputs@plt+0x262a8>
   37b98:	subs	r6, r0, #0
   37b9c:	blt	37c18 <fputs@plt+0x26b04>
   37ba0:	ldr	r7, [pc, #160]	; 37c48 <fputs@plt+0x26b34>
   37ba4:	add	r7, pc, r7
   37ba8:	b	37bbc <fputs@plt+0x26aa8>
   37bac:	bl	11108 <__errno_location@plt>
   37bb0:	ldr	r3, [r0]
   37bb4:	cmp	r3, #4
   37bb8:	bne	37bd8 <fputs@plt+0x26ac4>
   37bbc:	ldr	r3, [r7, #100]	; 0x64
   37bc0:	mov	r2, r4
   37bc4:	mov	r1, r5
   37bc8:	mov	r0, r6
   37bcc:	blx	r3
   37bd0:	cmp	r0, #0
   37bd4:	blt	37bac <fputs@plt+0x26a98>
   37bd8:	ldr	r3, [pc, #108]	; 37c4c <fputs@plt+0x26b38>
   37bdc:	mov	r0, r6
   37be0:	add	r3, pc, r3
   37be4:	ldr	r3, [r3, #16]
   37be8:	blx	r3
   37bec:	cmp	r0, #0
   37bf0:	bne	37c00 <fputs@plt+0x26aec>
   37bf4:	mov	r0, r4
   37bf8:	add	sp, sp, #12
   37bfc:	pop	{r4, r5, r6, r7, pc}
   37c00:	ldr	r1, [pc, #72]	; 37c50 <fputs@plt+0x26b3c>
   37c04:	mov	r0, #0
   37c08:	bl	37898 <fputs@plt+0x26784>
   37c0c:	mov	r0, r4
   37c10:	add	sp, sp, #12
   37c14:	pop	{r4, r5, r6, r7, pc}
   37c18:	add	r0, sp, #4
   37c1c:	bl	10fe8 <time@plt>
   37c20:	ldr	r2, [r7, #344]	; 0x158
   37c24:	ldr	r3, [sp, #4]
   37c28:	mov	r4, #8
   37c2c:	mov	r0, r4
   37c30:	str	r2, [r5, #4]
   37c34:	str	r3, [r5]
   37c38:	add	sp, sp, #12
   37c3c:	pop	{r4, r5, r6, r7, pc}
   37c40:	andeq	r6, r7, r8, asr #25
   37c44:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   37c48:	andeq	r2, r7, r4, lsr #14
   37c4c:	andeq	r2, r7, r8, ror #13
   37c50:	andeq	r8, r0, fp, lsl #7
   37c54:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37c58:	ldr	r9, [r0, #8]
   37c5c:	ldr	r4, [r9, #36]	; 0x24
   37c60:	cmp	r4, #0
   37c64:	beq	37cc0 <fputs@plt+0x26bac>
   37c68:	ldr	r6, [pc, #92]	; 37ccc <fputs@plt+0x26bb8>
   37c6c:	mov	r7, r0
   37c70:	add	r6, pc, r6
   37c74:	ldr	r8, [pc, #84]	; 37cd0 <fputs@plt+0x26bbc>
   37c78:	b	37c8c <fputs@plt+0x26b78>
   37c7c:	mov	r0, r4
   37c80:	bl	1cd68 <fputs@plt+0xbc54>
   37c84:	subs	r4, r5, #0
   37c88:	beq	37cc0 <fputs@plt+0x26bac>
   37c8c:	ldr	r3, [r6, #16]
   37c90:	ldr	r0, [r4]
   37c94:	ldr	r5, [r4, #8]
   37c98:	blx	r3
   37c9c:	cmp	r0, #0
   37ca0:	beq	37c7c <fputs@plt+0x26b68>
   37ca4:	mov	r1, r8
   37ca8:	mov	r0, r7
   37cac:	bl	37898 <fputs@plt+0x26784>
   37cb0:	mov	r0, r4
   37cb4:	bl	1cd68 <fputs@plt+0xbc54>
   37cb8:	subs	r4, r5, #0
   37cbc:	bne	37c8c <fputs@plt+0x26b78>
   37cc0:	mov	r3, #0
   37cc4:	str	r3, [r9, #36]	; 0x24
   37cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37ccc:	andeq	r2, r7, r8, asr r6
   37cd0:	andeq	r7, r0, ip, lsr #32
   37cd4:	ldrb	r3, [r0, #16]
   37cd8:	cmp	r3, r1
   37cdc:	ble	37db4 <fputs@plt+0x26ca0>
   37ce0:	cmp	r3, #1
   37ce4:	push	{r4, r5, r6, r7, r8, r9, lr}
   37ce8:	mov	r4, r0
   37cec:	sub	sp, sp, #36	; 0x24
   37cf0:	mov	r5, r1
   37cf4:	ldr	r6, [r0, #8]
   37cf8:	bls	37d70 <fputs@plt+0x26c5c>
   37cfc:	cmp	r1, #1
   37d00:	movne	r7, sp
   37d04:	beq	37dc0 <fputs@plt+0x26cac>
   37d08:	ldr	r3, [pc, #384]	; 37e90 <fputs@plt+0x26d7c>
   37d0c:	mov	r0, #2
   37d10:	add	r3, pc, r3
   37d14:	mov	r8, #2
   37d18:	ldr	r2, [r3, #272]	; 0x110
   37d1c:	mov	r9, #0
   37d20:	strh	r0, [sp]
   37d24:	asr	r3, r2, #31
   37d28:	mov	r1, r7
   37d2c:	strd	r2, [sp, #8]
   37d30:	mov	r0, r4
   37d34:	mov	r3, #0
   37d38:	strh	r3, [sp, #2]
   37d3c:	strd	r8, [sp, #16]
   37d40:	bl	1db10 <fputs@plt+0xc9fc>
   37d44:	cmp	r0, #0
   37d48:	moveq	r3, #1
   37d4c:	strbeq	r3, [r6, #20]
   37d50:	beq	37d70 <fputs@plt+0x26c5c>
   37d54:	bl	11108 <__errno_location@plt>
   37d58:	ldr	r3, [pc, #308]	; 37e94 <fputs@plt+0x26d80>
   37d5c:	ldr	r2, [r0]
   37d60:	mov	r0, r3
   37d64:	str	r2, [r4, #20]
   37d68:	add	sp, sp, #36	; 0x24
   37d6c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   37d70:	cmp	r5, #0
   37d74:	bne	37da0 <fputs@plt+0x26c8c>
   37d78:	ldr	r3, [r6, #16]
   37d7c:	sub	r3, r3, #1
   37d80:	cmp	r3, #0
   37d84:	str	r3, [r6, #16]
   37d88:	beq	37e18 <fputs@plt+0x26d04>
   37d8c:	ldr	r3, [r6, #32]
   37d90:	sub	r3, r3, #1
   37d94:	cmp	r3, #0
   37d98:	str	r3, [r6, #32]
   37d9c:	beq	37e84 <fputs@plt+0x26d70>
   37da0:	mov	r3, #0
   37da4:	strb	r5, [r4, #16]
   37da8:	mov	r0, r3
   37dac:	add	sp, sp, #36	; 0x24
   37db0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   37db4:	mov	r3, #0
   37db8:	mov	r0, r3
   37dbc:	bx	lr
   37dc0:	ldr	r3, [pc, #208]	; 37e98 <fputs@plt+0x26d84>
   37dc4:	ldr	r8, [pc, #208]	; 37e9c <fputs@plt+0x26d88>
   37dc8:	add	r3, pc, r3
   37dcc:	mov	r9, #0
   37dd0:	ldr	r2, [r3, #272]	; 0x110
   37dd4:	mov	r1, sp
   37dd8:	add	r2, r2, #2
   37ddc:	strd	r8, [sp, #16]
   37de0:	asr	r3, r2, #31
   37de4:	mov	r7, sp
   37de8:	strd	r2, [sp, #8]
   37dec:	mov	r3, #0
   37df0:	strh	r3, [sp]
   37df4:	strh	r3, [sp, #2]
   37df8:	bl	1db10 <fputs@plt+0xc9fc>
   37dfc:	cmp	r0, #0
   37e00:	beq	37d08 <fputs@plt+0x26bf4>
   37e04:	bl	11108 <__errno_location@plt>
   37e08:	ldr	r3, [pc, #144]	; 37ea0 <fputs@plt+0x26d8c>
   37e0c:	ldr	r2, [r0]
   37e10:	str	r2, [r4, #20]
   37e14:	b	37da8 <fputs@plt+0x26c94>
   37e18:	mov	r2, #0
   37e1c:	mov	r3, #0
   37e20:	mov	ip, #2
   37e24:	mov	r1, sp
   37e28:	mov	r0, r4
   37e2c:	strh	r5, [sp, #2]
   37e30:	strd	r2, [sp, #16]
   37e34:	strd	r2, [sp, #8]
   37e38:	strh	ip, [sp]
   37e3c:	bl	1db10 <fputs@plt+0xc9fc>
   37e40:	cmp	r0, #0
   37e44:	strbeq	r5, [r6, #20]
   37e48:	beq	37d8c <fputs@plt+0x26c78>
   37e4c:	bl	11108 <__errno_location@plt>
   37e50:	ldr	r3, [r0]
   37e54:	str	r3, [r4, #20]
   37e58:	strb	r5, [r6, #20]
   37e5c:	strb	r5, [r4, #16]
   37e60:	ldr	r3, [r6, #32]
   37e64:	sub	r3, r3, #1
   37e68:	cmp	r3, #0
   37e6c:	str	r3, [r6, #32]
   37e70:	bne	37e7c <fputs@plt+0x26d68>
   37e74:	mov	r0, r4
   37e78:	bl	37c54 <fputs@plt+0x26b40>
   37e7c:	ldr	r3, [pc, #16]	; 37e94 <fputs@plt+0x26d80>
   37e80:	b	37da8 <fputs@plt+0x26c94>
   37e84:	mov	r0, r4
   37e88:	bl	37c54 <fputs@plt+0x26b40>
   37e8c:	b	37da0 <fputs@plt+0x26c8c>
   37e90:	andeq	r2, r7, r8, ror #8
   37e94:	andeq	r0, r0, sl, lsl #16
   37e98:			; <UNDEFINED> instruction: 0x000723b0
   37e9c:	strdeq	r0, [r0], -lr
   37ea0:	andeq	r0, r0, sl, lsl #18
   37ea4:	b	37cd4 <fputs@plt+0x26bc0>
   37ea8:	push	{r4, r5, r6, lr}
   37eac:	mov	r4, r0
   37eb0:	sub	sp, sp, #8
   37eb4:	ldr	r0, [r0, #12]
   37eb8:	bl	10eec <fsync@plt>
   37ebc:	subs	r5, r0, #0
   37ec0:	bne	37f14 <fputs@plt+0x26e00>
   37ec4:	ldrh	r3, [r4, #18]
   37ec8:	tst	r3, #8
   37ecc:	bne	37edc <fputs@plt+0x26dc8>
   37ed0:	mov	r0, r5
   37ed4:	add	sp, sp, #8
   37ed8:	pop	{r4, r5, r6, pc}
   37edc:	ldr	r6, [pc, #144]	; 37f74 <fputs@plt+0x26e60>
   37ee0:	add	r1, sp, #4
   37ee4:	add	r6, pc, r6
   37ee8:	ldr	r0, [r4, #32]
   37eec:	ldr	r3, [r6, #208]	; 0xd0
   37ef0:	blx	r3
   37ef4:	cmp	r0, #0
   37ef8:	beq	37f48 <fputs@plt+0x26e34>
   37efc:	ldrh	r3, [r4, #18]
   37f00:	mov	r0, r5
   37f04:	bic	r3, r3, #8
   37f08:	strh	r3, [r4, #18]
   37f0c:	add	sp, sp, #8
   37f10:	pop	{r4, r5, r6, pc}
   37f14:	bl	11108 <__errno_location@plt>
   37f18:	ldr	r1, [pc, #88]	; 37f78 <fputs@plt+0x26e64>
   37f1c:	ldr	r2, [r4, #32]
   37f20:	ldr	r3, [pc, #84]	; 37f7c <fputs@plt+0x26e68>
   37f24:	add	r1, pc, r1
   37f28:	ldr	ip, [r0]
   37f2c:	ldr	r0, [pc, #76]	; 37f80 <fputs@plt+0x26e6c>
   37f30:	str	ip, [r4, #20]
   37f34:	bl	374d8 <fputs@plt+0x263c4>
   37f38:	mov	r5, r0
   37f3c:	mov	r0, r5
   37f40:	add	sp, sp, #8
   37f44:	pop	{r4, r5, r6, pc}
   37f48:	ldr	r0, [sp, #4]
   37f4c:	bl	10eec <fsync@plt>
   37f50:	ldr	r3, [r6, #16]
   37f54:	ldr	r0, [sp, #4]
   37f58:	blx	r3
   37f5c:	cmp	r0, #0
   37f60:	beq	37efc <fputs@plt+0x26de8>
   37f64:	ldr	r1, [pc, #24]	; 37f84 <fputs@plt+0x26e70>
   37f68:	mov	r0, r4
   37f6c:	bl	37898 <fputs@plt+0x26784>
   37f70:	b	37efc <fputs@plt+0x26de8>
   37f74:	andeq	r2, r7, r4, ror #7
   37f78:	andeq	fp, r5, r8, asr pc
   37f7c:	andeq	r7, r0, r4, ror #18
   37f80:	andeq	r0, r0, sl, lsl #8
   37f84:	andeq	r7, r0, r2, ror r9
   37f88:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37f8c:	mov	r7, r0
   37f90:	ldr	r6, [r0, #40]	; 0x28
   37f94:	mov	r4, r2
   37f98:	cmp	r6, #0
   37f9c:	mov	r5, r3
   37fa0:	ble	37fd8 <fputs@plt+0x26ec4>
   37fa4:	asr	r9, r6, #31
   37fa8:	adds	r0, r2, r6
   37fac:	adc	r1, r3, r9
   37fb0:	subs	r0, r0, #1
   37fb4:	mov	r2, r6
   37fb8:	sbc	r1, r1, #0
   37fbc:	mov	r3, r9
   37fc0:	bl	8eb10 <fputs@plt+0x7d9fc>
   37fc4:	mov	r8, r6
   37fc8:	umull	r4, r5, r6, r0
   37fcc:	mul	r6, r6, r1
   37fd0:	mla	r6, r0, r9, r6
   37fd4:	add	r5, r6, r5
   37fd8:	mov	r2, r4
   37fdc:	mov	r3, r5
   37fe0:	ldr	r0, [r7, #12]
   37fe4:	bl	1bf98 <fputs@plt+0xae84>
   37fe8:	cmp	r0, #0
   37fec:	bne	38008 <fputs@plt+0x26ef4>
   37ff0:	ldrd	r2, [r7, #48]	; 0x30
   37ff4:	cmp	r4, r2
   37ff8:	sbcs	r3, r5, r3
   37ffc:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   38000:	strd	r4, [r7, #48]	; 0x30
   38004:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38008:	bl	11108 <__errno_location@plt>
   3800c:	ldr	r1, [pc, #28]	; 38030 <fputs@plt+0x26f1c>
   38010:	ldr	r2, [r7, #32]
   38014:	ldr	r3, [pc, #24]	; 38034 <fputs@plt+0x26f20>
   38018:	add	r1, pc, r1
   3801c:	ldr	ip, [r0]
   38020:	ldr	r0, [pc, #16]	; 38038 <fputs@plt+0x26f24>
   38024:	str	ip, [r7, #20]
   38028:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3802c:	b	374d8 <fputs@plt+0x263c4>
   38030:	andeq	fp, r5, r0, ror lr
   38034:	muleq	r0, r1, r9
   38038:	andeq	r0, r0, sl, lsl #12
   3803c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38040:	mov	r5, r3
   38044:	ldr	r3, [pc, #928]	; 383ec <fputs@plt+0x272d8>
   38048:	sub	sp, sp, #140	; 0x8c
   3804c:	add	r3, pc, r3
   38050:	str	r3, [sp, #8]
   38054:	ldr	r3, [pc, #916]	; 383f0 <fputs@plt+0x272dc>
   38058:	ldr	sl, [pc, #916]	; 383f4 <fputs@plt+0x272e0>
   3805c:	add	r3, pc, r3
   38060:	str	r3, [sp, #12]
   38064:	ldr	r3, [pc, #908]	; 383f8 <fputs@plt+0x272e4>
   38068:	mov	r4, r1
   3806c:	add	r3, pc, r3
   38070:	str	r3, [sp, #24]
   38074:	ldr	r3, [pc, #896]	; 383fc <fputs@plt+0x272e8>
   38078:	mov	r8, #0
   3807c:	add	r3, pc, r3
   38080:	str	r3, [sp, #16]
   38084:	ldr	r3, [pc, #884]	; 38400 <fputs@plt+0x272ec>
   38088:	mov	r7, #1
   3808c:	add	fp, sp, #32
   38090:	add	sl, pc, sl
   38094:	add	r3, pc, r3
   38098:	str	r2, [sp]
   3809c:	str	r3, [sp, #20]
   380a0:	ldr	r3, [sl, #328]	; 0x148
   380a4:	mov	r1, fp
   380a8:	mov	r0, r4
   380ac:	blx	r3
   380b0:	subs	r6, r0, #0
   380b4:	bne	382dc <fputs@plt+0x271c8>
   380b8:	ldr	r3, [sp, #48]	; 0x30
   380bc:	and	r3, r3, #61440	; 0xf000
   380c0:	cmp	r3, #40960	; 0xa000
   380c4:	bne	381bc <fputs@plt+0x270a8>
   380c8:	cmp	r8, #0
   380cc:	beq	38390 <fputs@plt+0x2727c>
   380d0:	add	r7, r7, #1
   380d4:	cmp	r7, #100	; 0x64
   380d8:	bgt	382c4 <fputs@plt+0x271b0>
   380dc:	ldr	r3, [sp, #16]
   380e0:	ldr	r2, [sp]
   380e4:	mov	r1, r8
   380e8:	ldr	r3, [r3, #316]	; 0x13c
   380ec:	sub	r2, r2, #1
   380f0:	mov	r0, r4
   380f4:	blx	r3
   380f8:	subs	r3, r0, #0
   380fc:	str	r3, [sp, #4]
   38100:	blt	38318 <fputs@plt+0x27204>
   38104:	ldrb	r3, [r8]
   38108:	cmp	r3, #47	; 0x2f
   3810c:	moveq	r3, #1
   38110:	beq	3818c <fputs@plt+0x27078>
   38114:	cmp	r4, #0
   38118:	moveq	r9, r6
   3811c:	beq	38164 <fputs@plt+0x27050>
   38120:	mov	r0, r4
   38124:	bl	10f58 <strlen@plt>
   38128:	bics	r9, r0, #-1073741824	; 0xc0000000
   3812c:	beq	38164 <fputs@plt+0x27050>
   38130:	sub	r3, r9, #1
   38134:	add	r2, r4, r3
   38138:	ldrb	r1, [r4, r3]
   3813c:	cmp	r1, #47	; 0x2f
   38140:	bne	3814c <fputs@plt+0x27038>
   38144:	b	38164 <fputs@plt+0x27050>
   38148:	sub	r3, r3, #1
   3814c:	cmp	r3, #0
   38150:	mov	r9, r3
   38154:	beq	38164 <fputs@plt+0x27050>
   38158:	ldrb	r1, [r2, #-1]!
   3815c:	cmp	r1, #47	; 0x2f
   38160:	bne	38148 <fputs@plt+0x27034>
   38164:	ldr	r3, [sp, #4]
   38168:	ldr	r2, [sp]
   3816c:	add	r3, r3, r9
   38170:	cmp	r2, r3
   38174:	bgt	38358 <fputs@plt+0x27244>
   38178:	ldr	r0, [pc, #644]	; 38404 <fputs@plt+0x272f0>
   3817c:	bl	359b8 <fputs@plt+0x248a4>
   38180:	clz	r3, r0
   38184:	mov	r6, r0
   38188:	lsr	r3, r3, #5
   3818c:	ldr	r2, [sp, #4]
   38190:	cmp	r5, r8
   38194:	moveq	r3, #0
   38198:	andne	r3, r3, #1
   3819c:	cmp	r3, #0
   381a0:	mov	r3, #0
   381a4:	strb	r3, [r8, r2]
   381a8:	bne	3834c <fputs@plt+0x27238>
   381ac:	cmp	r6, #0
   381b0:	bne	383e4 <fputs@plt+0x272d0>
   381b4:	mov	r4, r5
   381b8:	b	380a0 <fputs@plt+0x26f8c>
   381bc:	mov	r3, #1
   381c0:	cmp	r4, r5
   381c4:	moveq	r3, #0
   381c8:	andne	r3, r3, #1
   381cc:	cmp	r3, #0
   381d0:	beq	38270 <fputs@plt+0x2715c>
   381d4:	cmp	r4, #0
   381d8:	beq	38284 <fputs@plt+0x27170>
   381dc:	mov	r9, #0
   381e0:	mov	r0, r4
   381e4:	bl	10f58 <strlen@plt>
   381e8:	ldrb	r3, [r4]
   381ec:	cmp	r3, #47	; 0x2f
   381f0:	bic	r6, r0, #-1073741824	; 0xc0000000
   381f4:	beq	3828c <fputs@plt+0x27178>
   381f8:	ldr	r3, [sp, #12]
   381fc:	ldr	r2, [sp]
   38200:	mov	r0, r5
   38204:	ldr	r3, [r3, #40]	; 0x28
   38208:	sub	r1, r2, #2
   3820c:	blx	r3
   38210:	cmp	r0, #0
   38214:	beq	383c4 <fputs@plt+0x272b0>
   38218:	cmp	r5, #0
   3821c:	beq	383a8 <fputs@plt+0x27294>
   38220:	mov	r0, r5
   38224:	bl	10f58 <strlen@plt>
   38228:	bic	r0, r0, #-1073741824	; 0xc0000000
   3822c:	add	r2, r0, #1
   38230:	mov	r1, r2
   38234:	mov	r3, #47	; 0x2f
   38238:	strb	r3, [r5, r0]
   3823c:	ldr	r3, [sp]
   38240:	add	r6, r6, r2
   38244:	cmp	r3, r6
   38248:	ble	382a4 <fputs@plt+0x27190>
   3824c:	ldr	r0, [sp]
   38250:	mov	r3, r4
   38254:	sub	r0, r0, r2
   38258:	add	r1, r5, r1
   3825c:	ldr	r2, [sp, #8]
   38260:	bl	32340 <fputs@plt+0x2122c>
   38264:	cmp	r9, #0
   38268:	bne	381b4 <fputs@plt+0x270a0>
   3826c:	mov	r6, r9
   38270:	mov	r0, r8
   38274:	bl	1cd68 <fputs@plt+0xbc54>
   38278:	mov	r0, r6
   3827c:	add	sp, sp, #140	; 0x8c
   38280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38284:	ldrb	r3, [r4]
   38288:	udf	#0
   3828c:	mov	r1, #0
   38290:	mov	r2, r1
   38294:	ldr	r3, [sp]
   38298:	add	r6, r6, r2
   3829c:	cmp	r3, r6
   382a0:	bgt	3824c <fputs@plt+0x27138>
   382a4:	mov	r3, #0
   382a8:	strb	r3, [r5, r1]
   382ac:	ldr	r0, [pc, #340]	; 38408 <fputs@plt+0x272f4>
   382b0:	bl	359b8 <fputs@plt+0x248a4>
   382b4:	mov	r6, r0
   382b8:	cmp	r9, #0
   382bc:	bne	381ac <fputs@plt+0x27098>
   382c0:	b	38270 <fputs@plt+0x2715c>
   382c4:	ldr	r0, [pc, #320]	; 3840c <fputs@plt+0x272f8>
   382c8:	bl	359b8 <fputs@plt+0x248a4>
   382cc:	cmp	r0, #0
   382d0:	beq	380dc <fputs@plt+0x26fc8>
   382d4:	mov	r6, r0
   382d8:	b	38270 <fputs@plt+0x2715c>
   382dc:	bl	11108 <__errno_location@plt>
   382e0:	ldr	r3, [r0]
   382e4:	cmp	r3, #2
   382e8:	beq	383b8 <fputs@plt+0x272a4>
   382ec:	ldr	r0, [pc, #284]	; 38410 <fputs@plt+0x272fc>
   382f0:	bl	359b8 <fputs@plt+0x248a4>
   382f4:	ldr	r1, [pc, #280]	; 38414 <fputs@plt+0x27300>
   382f8:	ldr	r3, [pc, #272]	; 38410 <fputs@plt+0x272fc>
   382fc:	mov	r2, r4
   38300:	add	r1, pc, r1
   38304:	bl	374d8 <fputs@plt+0x263c4>
   38308:	clz	r3, r0
   3830c:	mov	r6, r0
   38310:	lsr	r3, r3, #5
   38314:	b	381c0 <fputs@plt+0x270ac>
   38318:	ldr	r0, [pc, #248]	; 38418 <fputs@plt+0x27304>
   3831c:	bl	359b8 <fputs@plt+0x248a4>
   38320:	ldr	r3, [pc, #240]	; 38418 <fputs@plt+0x27304>
   38324:	mov	r2, r4
   38328:	ldr	r1, [sp, #20]
   3832c:	bl	374d8 <fputs@plt+0x263c4>
   38330:	cmp	r5, r8
   38334:	clz	r3, r0
   38338:	lsr	r3, r3, #5
   3833c:	moveq	r3, #0
   38340:	cmp	r3, #0
   38344:	mov	r6, r0
   38348:	beq	381ac <fputs@plt+0x27098>
   3834c:	mov	r4, r8
   38350:	mov	r9, #1
   38354:	b	381e0 <fputs@plt+0x270cc>
   38358:	str	r3, [sp, #28]
   3835c:	ldr	r3, [sp, #4]
   38360:	mov	r1, r8
   38364:	add	r2, r3, #1
   38368:	add	r0, r8, r9
   3836c:	bl	11054 <memmove@plt>
   38370:	ldr	r3, [sp, #28]
   38374:	mov	r2, r9
   38378:	mov	r1, r4
   3837c:	mov	r0, r8
   38380:	str	r3, [sp, #4]
   38384:	bl	10f7c <memcpy@plt>
   38388:	mov	r3, #1
   3838c:	b	3818c <fputs@plt+0x27078>
   38390:	ldr	r0, [sp]
   38394:	bl	2c320 <fputs@plt+0x1b20c>
   38398:	subs	r8, r0, #0
   3839c:	bne	380dc <fputs@plt+0x26fc8>
   383a0:	mov	r0, #7
   383a4:	b	382d4 <fputs@plt+0x271c0>
   383a8:	mov	r1, #1
   383ac:	mov	r2, r1
   383b0:	mov	r0, r5
   383b4:	b	38234 <fputs@plt+0x27120>
   383b8:	mov	r3, #1
   383bc:	mov	r6, #0
   383c0:	b	381c0 <fputs@plt+0x270ac>
   383c4:	ldr	r0, [pc, #80]	; 3841c <fputs@plt+0x27308>
   383c8:	bl	359b8 <fputs@plt+0x248a4>
   383cc:	mov	r2, r4
   383d0:	ldr	r3, [pc, #68]	; 3841c <fputs@plt+0x27308>
   383d4:	ldr	r1, [sp, #24]
   383d8:	bl	374d8 <fputs@plt+0x263c4>
   383dc:	mov	r6, r0
   383e0:	b	382b8 <fputs@plt+0x271a4>
   383e4:	mov	r0, r6
   383e8:	b	382d4 <fputs@plt+0x271c0>
   383ec:	strdeq	fp, [r5], -r4
   383f0:	andeq	r2, r7, ip, ror #4
   383f4:	andeq	r2, r7, r8, lsr r2
   383f8:	andeq	fp, r5, ip, lsr lr
   383fc:	andeq	r2, r7, ip, asr #4
   38400:	andeq	fp, r5, r8, lsl #28
   38404:	andeq	r8, r0, pc, lsl #6
   38408:	andeq	r8, r0, r8, asr #5
   3840c:	andeq	r8, r0, r3, lsl #6
   38410:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   38414:	muleq	r5, r4, fp
   38418:	andeq	r8, r0, r9, lsl #6
   3841c:			; <UNDEFINED> instruction: 0x000082bf
   38420:	push	{r4, r5, r6, lr}
   38424:	mov	r0, r1
   38428:	ldr	r6, [pc, #220]	; 3850c <fputs@plt+0x273f8>
   3842c:	sub	sp, sp, #8
   38430:	add	r6, pc, r6
   38434:	mov	r5, r1
   38438:	ldr	r3, [r6, #196]	; 0xc4
   3843c:	mov	r4, r2
   38440:	blx	r3
   38444:	cmn	r0, #1
   38448:	beq	384b8 <fputs@plt+0x273a4>
   3844c:	ands	r4, r4, #1
   38450:	bne	38460 <fputs@plt+0x2734c>
   38454:	mov	r0, r4
   38458:	add	sp, sp, #8
   3845c:	pop	{r4, r5, r6, pc}
   38460:	ldr	r3, [r6, #208]	; 0xd0
   38464:	add	r1, sp, #4
   38468:	mov	r0, r5
   3846c:	blx	r3
   38470:	cmp	r0, #0
   38474:	movne	r4, #0
   38478:	bne	38454 <fputs@plt+0x27340>
   3847c:	ldr	r0, [sp, #4]
   38480:	bl	10eec <fsync@plt>
   38484:	subs	r4, r0, #0
   38488:	bne	384ec <fputs@plt+0x273d8>
   3848c:	ldr	r3, [pc, #124]	; 38510 <fputs@plt+0x273fc>
   38490:	ldr	r0, [sp, #4]
   38494:	add	r3, pc, r3
   38498:	ldr	r3, [r3, #16]
   3849c:	blx	r3
   384a0:	cmp	r0, #0
   384a4:	beq	38454 <fputs@plt+0x27340>
   384a8:	ldr	r1, [pc, #100]	; 38514 <fputs@plt+0x27400>
   384ac:	mov	r0, #0
   384b0:	bl	37898 <fputs@plt+0x26784>
   384b4:	b	38454 <fputs@plt+0x27340>
   384b8:	bl	11108 <__errno_location@plt>
   384bc:	ldr	r3, [r0]
   384c0:	cmp	r3, #2
   384c4:	ldreq	r4, [pc, #76]	; 38518 <fputs@plt+0x27404>
   384c8:	beq	38454 <fputs@plt+0x27340>
   384cc:	ldr	r1, [pc, #72]	; 3851c <fputs@plt+0x27408>
   384d0:	mov	r2, r5
   384d4:	ldr	r3, [pc, #68]	; 38520 <fputs@plt+0x2740c>
   384d8:	add	r1, pc, r1
   384dc:	ldr	r0, [pc, #64]	; 38524 <fputs@plt+0x27410>
   384e0:	bl	374d8 <fputs@plt+0x263c4>
   384e4:	mov	r4, r0
   384e8:	b	38454 <fputs@plt+0x27340>
   384ec:	ldr	r1, [pc, #52]	; 38528 <fputs@plt+0x27414>
   384f0:	mov	r2, r5
   384f4:	ldr	r3, [pc, #48]	; 3852c <fputs@plt+0x27418>
   384f8:	add	r1, pc, r1
   384fc:	ldr	r0, [pc, #44]	; 38530 <fputs@plt+0x2741c>
   38500:	bl	374d8 <fputs@plt+0x263c4>
   38504:	mov	r4, r0
   38508:	b	3848c <fputs@plt+0x27378>
   3850c:	muleq	r7, r8, lr
   38510:	andeq	r1, r7, r4, lsr lr
   38514:	andeq	r8, r0, r8, lsl #5
   38518:	andeq	r1, r0, sl, lsl #14
   3851c:	ldrdeq	fp, [r5], -r8
   38520:	andeq	r8, r0, ip, ror r2
   38524:	andeq	r0, r0, sl, lsl #20
   38528:	ldrdeq	pc, [r5], -ip
   3852c:	andeq	r8, r0, r6, lsl #5
   38530:	andeq	r0, r0, sl, lsl #10
   38534:	ldrh	r3, [r0, #18]
   38538:	tst	r3, #128	; 0x80
   3853c:	bxne	lr
   38540:	ldr	r3, [pc, #176]	; 385f8 <fputs@plt+0x274e4>
   38544:	push	{r4, lr}
   38548:	add	r3, pc, r3
   3854c:	sub	sp, sp, #104	; 0x68
   38550:	mov	r4, r0
   38554:	mov	r1, sp
   38558:	ldr	r0, [r0, #12]
   3855c:	ldr	r3, [r3, #64]	; 0x40
   38560:	blx	r3
   38564:	cmp	r0, #0
   38568:	bne	385b4 <fputs@plt+0x274a0>
   3856c:	ldr	r3, [sp, #20]
   38570:	cmp	r3, #0
   38574:	beq	3859c <fputs@plt+0x27488>
   38578:	cmp	r3, #1
   3857c:	bls	385cc <fputs@plt+0x274b8>
   38580:	ldr	r1, [pc, #116]	; 385fc <fputs@plt+0x274e8>
   38584:	ldr	r2, [r4, #32]
   38588:	add	r1, pc, r1
   3858c:	mov	r0, #28
   38590:	bl	355cc <fputs@plt+0x244b8>
   38594:	add	sp, sp, #104	; 0x68
   38598:	pop	{r4, pc}
   3859c:	ldr	r1, [pc, #92]	; 38600 <fputs@plt+0x274ec>
   385a0:	ldr	r2, [r4, #32]
   385a4:	add	r1, pc, r1
   385a8:	mov	r0, #28
   385ac:	bl	355cc <fputs@plt+0x244b8>
   385b0:	b	38594 <fputs@plt+0x27480>
   385b4:	ldr	r1, [pc, #72]	; 38604 <fputs@plt+0x274f0>
   385b8:	ldr	r2, [r4, #32]
   385bc:	add	r1, pc, r1
   385c0:	mov	r0, #28
   385c4:	bl	355cc <fputs@plt+0x244b8>
   385c8:	b	38594 <fputs@plt+0x27480>
   385cc:	add	r1, r4, #32
   385d0:	add	r0, r4, #8
   385d4:	bl	1daa4 <fputs@plt+0xc990>
   385d8:	cmp	r0, #0
   385dc:	beq	38594 <fputs@plt+0x27480>
   385e0:	ldr	r1, [pc, #32]	; 38608 <fputs@plt+0x274f4>
   385e4:	ldr	r2, [r4, #32]
   385e8:	add	r1, pc, r1
   385ec:	mov	r0, #28
   385f0:	bl	355cc <fputs@plt+0x244b8>
   385f4:	b	38594 <fputs@plt+0x27480>
   385f8:	andeq	r1, r7, r0, lsl #27
   385fc:	andeq	fp, r5, r8, ror #18
   38600:	andeq	fp, r5, ip, lsr #18
   38604:	strdeq	fp, [r5], -ip
   38608:	andeq	fp, r5, r4, lsr #18
   3860c:	push	{r4, r5, r6, lr}
   38610:	mov	r5, r0
   38614:	bl	38534 <fputs@plt+0x27420>
   38618:	mov	r0, r5
   3861c:	mov	r1, #0
   38620:	bl	37cd4 <fputs@plt+0x26bc0>
   38624:	ldr	r4, [r5, #8]
   38628:	cmp	r4, #0
   3862c:	beq	38670 <fputs@plt+0x2755c>
   38630:	ldr	r3, [r4, #32]
   38634:	cmp	r3, #0
   38638:	beq	3865c <fputs@plt+0x27548>
   3863c:	ldr	r3, [r5, #28]
   38640:	ldr	r0, [r4, #36]	; 0x24
   38644:	mvn	r1, #0
   38648:	mov	r2, #0
   3864c:	str	r0, [r3, #8]
   38650:	str	r3, [r4, #36]	; 0x24
   38654:	str	r1, [r5, #12]
   38658:	str	r2, [r5, #28]
   3865c:	ldr	r3, [r4, #24]
   38660:	sub	r3, r3, #1
   38664:	cmp	r3, #0
   38668:	str	r3, [r4, #24]
   3866c:	beq	3867c <fputs@plt+0x27568>
   38670:	mov	r0, r5
   38674:	pop	{r4, r5, r6, lr}
   38678:	b	37a84 <fputs@plt+0x26970>
   3867c:	mov	r0, r5
   38680:	bl	37c54 <fputs@plt+0x26b40>
   38684:	ldr	r3, [r4, #44]	; 0x2c
   38688:	cmp	r3, #0
   3868c:	beq	386b8 <fputs@plt+0x275a4>
   38690:	ldr	r2, [r4, #40]	; 0x28
   38694:	str	r2, [r3, #40]	; 0x28
   38698:	ldr	r2, [r4, #40]	; 0x28
   3869c:	cmp	r2, #0
   386a0:	mov	r0, r4
   386a4:	strne	r3, [r2, #44]	; 0x2c
   386a8:	bl	1cd68 <fputs@plt+0xbc54>
   386ac:	mov	r0, r5
   386b0:	pop	{r4, r5, r6, lr}
   386b4:	b	37a84 <fputs@plt+0x26970>
   386b8:	ldr	r1, [pc, #12]	; 386cc <fputs@plt+0x275b8>
   386bc:	ldr	r2, [r4, #40]	; 0x28
   386c0:	add	r1, pc, r1
   386c4:	str	r2, [r1, #348]	; 0x15c
   386c8:	b	3869c <fputs@plt+0x27588>
   386cc:	andeq	r6, r7, r8, lsl #3
   386d0:	ldr	ip, [pc, #232]	; 387c0 <fputs@plt+0x276ac>
   386d4:	push	{r4, r5, r6, r7, r8, lr}
   386d8:	add	ip, pc, ip
   386dc:	mov	r6, r1
   386e0:	ldr	r1, [ip, #328]	; 0x148
   386e4:	sub	sp, sp, #8
   386e8:	cmp	r1, #0
   386ec:	mov	r7, r0
   386f0:	mov	r4, r2
   386f4:	mov	r5, r3
   386f8:	beq	38700 <fputs@plt+0x275ec>
   386fc:	blx	r1
   38700:	ldr	r3, [r7]
   38704:	mov	r1, sp
   38708:	mov	r0, r3
   3870c:	ldr	r3, [r3]
   38710:	ldr	r3, [r3, #24]
   38714:	blx	r3
   38718:	subs	r8, r0, #0
   3871c:	bne	3874c <fputs@plt+0x27638>
   38720:	ldrd	r2, [sp]
   38724:	cmp	r4, r2
   38728:	sbcs	r3, r5, r3
   3872c:	blt	38788 <fputs@plt+0x27674>
   38730:	ldr	r3, [pc, #140]	; 387c4 <fputs@plt+0x276b0>
   38734:	add	r3, pc, r3
   38738:	ldr	r3, [r3, #332]	; 0x14c
   3873c:	cmp	r3, #0
   38740:	bne	38760 <fputs@plt+0x2764c>
   38744:	add	sp, sp, #8
   38748:	pop	{r4, r5, r6, r7, r8, pc}
   3874c:	ldr	r3, [pc, #116]	; 387c8 <fputs@plt+0x276b4>
   38750:	add	r3, pc, r3
   38754:	ldr	r3, [r3, #332]	; 0x14c
   38758:	cmp	r3, #0
   3875c:	beq	3876c <fputs@plt+0x27658>
   38760:	blx	r3
   38764:	cmp	r8, #0
   38768:	beq	38744 <fputs@plt+0x27630>
   3876c:	ldr	r1, [pc, #88]	; 387cc <fputs@plt+0x276b8>
   38770:	ldr	r2, [r6]
   38774:	mov	r0, r8
   38778:	add	r1, pc, r1
   3877c:	bl	355cc <fputs@plt+0x244b8>
   38780:	add	sp, sp, #8
   38784:	pop	{r4, r5, r6, r7, r8, pc}
   38788:	ldr	r1, [r7]
   3878c:	mov	r3, r5
   38790:	mov	r0, r1
   38794:	ldr	r1, [r1]
   38798:	mov	r2, r4
   3879c:	ldr	r1, [r1, #16]
   387a0:	blx	r1
   387a4:	ldr	r3, [pc, #36]	; 387d0 <fputs@plt+0x276bc>
   387a8:	add	r3, pc, r3
   387ac:	ldr	r3, [r3, #332]	; 0x14c
   387b0:	cmp	r3, #0
   387b4:	mov	r8, r0
   387b8:	bne	38760 <fputs@plt+0x2764c>
   387bc:	b	38764 <fputs@plt+0x27650>
   387c0:	andeq	r6, r7, r0, ror r1
   387c4:	andeq	r6, r7, r4, lsl r1
   387c8:	strdeq	r6, [r7], -r8
   387cc:			; <UNDEFINED> instruction: 0x0005b7b0
   387d0:	andeq	r6, r7, r0, lsr #1
   387d4:	ldr	r2, [pc, #28]	; 387f8 <fputs@plt+0x276e4>
   387d8:	ldr	r1, [pc, #28]	; 387fc <fputs@plt+0x276e8>
   387dc:	push	{r4, lr}
   387e0:	add	r2, pc, r2
   387e4:	add	r1, pc, r1
   387e8:	mov	r0, #21
   387ec:	bl	355cc <fputs@plt+0x244b8>
   387f0:	mov	r0, #0
   387f4:	pop	{r4, pc}
   387f8:	andeq	fp, r5, r4, ror #14
   387fc:	andeq	fp, r5, r8, ror #14
   38800:	push	{r4, lr}
   38804:	subs	r4, r0, #0
   38808:	beq	38864 <fputs@plt+0x27750>
   3880c:	ldr	r3, [r4, #80]	; 0x50
   38810:	ldr	r2, [pc, #108]	; 38884 <fputs@plt+0x27770>
   38814:	cmp	r3, r2
   38818:	beq	3885c <fputs@plt+0x27748>
   3881c:	ldr	r1, [pc, #100]	; 38888 <fputs@plt+0x27774>
   38820:	ldr	r2, [pc, #100]	; 3888c <fputs@plt+0x27778>
   38824:	cmp	r3, r1
   38828:	cmpne	r3, r2
   3882c:	beq	3883c <fputs@plt+0x27728>
   38830:	bl	387d4 <fputs@plt+0x276c0>
   38834:	cmp	r0, #0
   38838:	popeq	{r4, pc}
   3883c:	ldr	r2, [pc, #76]	; 38890 <fputs@plt+0x2777c>
   38840:	ldr	r1, [pc, #76]	; 38894 <fputs@plt+0x27780>
   38844:	add	r2, pc, r2
   38848:	add	r1, pc, r1
   3884c:	mov	r0, #21
   38850:	bl	355cc <fputs@plt+0x244b8>
   38854:	mov	r0, #0
   38858:	pop	{r4, pc}
   3885c:	mov	r0, #1
   38860:	pop	{r4, pc}
   38864:	ldr	r2, [pc, #44]	; 38898 <fputs@plt+0x27784>
   38868:	ldr	r1, [pc, #44]	; 3889c <fputs@plt+0x27788>
   3886c:	add	r2, pc, r2
   38870:	add	r1, pc, r1
   38874:	mov	r0, #21
   38878:	bl	355cc <fputs@plt+0x244b8>
   3887c:	mov	r0, r4
   38880:	pop	{r4, pc}
   38884:	mlage	r9, r7, r6, sl
   38888:	blmi	1dfd2d0 <fputs@plt+0x1dec1bc>
   3888c:			; <UNDEFINED> instruction: 0xf03b7906
   38890:	andeq	fp, r5, r8, lsr r7
   38894:	andeq	fp, r5, r4, lsl #14
   38898:	andeq	sp, r5, r8, ror #20
   3889c:	ldrdeq	fp, [r5], -ip
   388a0:	push	{r4, r5, r6, lr}
   388a4:	mov	r6, r0
   388a8:	mov	r4, r1
   388ac:	sub	r0, r0, #8
   388b0:	add	r1, r1, #8
   388b4:	bl	110c0 <realloc@plt>
   388b8:	subs	r5, r0, #0
   388bc:	beq	388d4 <fputs@plt+0x277c0>
   388c0:	mov	r2, r4
   388c4:	asr	r3, r4, #31
   388c8:	strd	r2, [r5], #8
   388cc:	mov	r0, r5
   388d0:	pop	{r4, r5, r6, pc}
   388d4:	ldr	r1, [pc, #24]	; 388f4 <fputs@plt+0x277e0>
   388d8:	mov	r3, r4
   388dc:	ldr	r2, [r6, #-8]
   388e0:	add	r1, pc, r1
   388e4:	mov	r0, #7
   388e8:	bl	355cc <fputs@plt+0x244b8>
   388ec:	mov	r0, r5
   388f0:	pop	{r4, r5, r6, pc}
   388f4:	andeq	fp, r5, r8, lsr #13
   388f8:	add	r0, r0, #7
   388fc:	push	{r4, r5, r6, lr}
   38900:	bic	r4, r0, #7
   38904:	add	r0, r4, #8
   38908:	bl	11018 <malloc@plt>
   3890c:	subs	r5, r0, #0
   38910:	beq	38928 <fputs@plt+0x27814>
   38914:	mov	r2, r4
   38918:	asr	r3, r4, #31
   3891c:	strd	r2, [r5], #8
   38920:	mov	r0, r5
   38924:	pop	{r4, r5, r6, pc}
   38928:	ldr	r1, [pc, #20]	; 38944 <fputs@plt+0x27830>
   3892c:	mov	r2, r4
   38930:	add	r1, pc, r1
   38934:	mov	r0, #7
   38938:	bl	355cc <fputs@plt+0x244b8>
   3893c:	mov	r0, r5
   38940:	pop	{r4, r5, r6, pc}
   38944:	andeq	fp, r5, ip, ror r6
   38948:	push	{r4, r5, r6, lr}
   3894c:	mov	r4, r2
   38950:	ldr	r0, [r2]
   38954:	bl	2a848 <fputs@plt+0x19734>
   38958:	mov	r5, r0
   3895c:	ldr	r0, [r4, #4]
   38960:	bl	3263c <fputs@plt+0x21528>
   38964:	ldr	r1, [pc, #16]	; 3897c <fputs@plt+0x27868>
   38968:	add	r1, pc, r1
   3896c:	mov	r2, r0
   38970:	mov	r0, r5
   38974:	pop	{r4, r5, r6, lr}
   38978:	b	355cc <fputs@plt+0x244b8>
   3897c:	ldrdeq	fp, [r5], -r8
   38980:	cmp	r0, #0
   38984:	push	{r4, lr}
   38988:	beq	389b8 <fputs@plt+0x278a4>
   3898c:	ldr	r3, [r0]
   38990:	cmp	r3, #0
   38994:	beq	389a0 <fputs@plt+0x2788c>
   38998:	mov	r0, #0
   3899c:	pop	{r4, pc}
   389a0:	ldr	r1, [pc, #40]	; 389d0 <fputs@plt+0x278bc>
   389a4:	mov	r0, #21
   389a8:	add	r1, pc, r1
   389ac:	bl	355cc <fputs@plt+0x244b8>
   389b0:	mov	r0, #1
   389b4:	pop	{r4, pc}
   389b8:	ldr	r1, [pc, #20]	; 389d4 <fputs@plt+0x278c0>
   389bc:	mov	r0, #21
   389c0:	add	r1, pc, r1
   389c4:	bl	355cc <fputs@plt+0x244b8>
   389c8:	mov	r0, #1
   389cc:	pop	{r4, pc}
   389d0:	andeq	fp, r5, r4, asr r6
   389d4:	andeq	fp, r5, r4, lsl r6
   389d8:	push	{r4, r5, r6, r7, r8, lr}
   389dc:	mov	r6, r1
   389e0:	mov	r4, r0
   389e4:	bl	38980 <fputs@plt+0x2786c>
   389e8:	subs	r5, r0, #0
   389ec:	bne	38a44 <fputs@plt+0x27930>
   389f0:	ldr	r3, [pc, #296]	; 38b20 <fputs@plt+0x27a0c>
   389f4:	ldr	r2, [r4, #40]	; 0x28
   389f8:	cmp	r2, r3
   389fc:	bne	38a0c <fputs@plt+0x278f8>
   38a00:	ldr	r3, [r4, #76]	; 0x4c
   38a04:	cmp	r3, #0
   38a08:	blt	38a50 <fputs@plt+0x2793c>
   38a0c:	ldr	r3, [r4]
   38a10:	mov	r5, #21
   38a14:	mov	r0, r3
   38a18:	str	r5, [r3, #52]	; 0x34
   38a1c:	mov	r1, r5
   38a20:	bl	22a20 <fputs@plt+0x1190c>
   38a24:	ldr	r1, [pc, #248]	; 38b24 <fputs@plt+0x27a10>
   38a28:	mov	r0, r5
   38a2c:	ldr	r2, [r4, #168]	; 0xa8
   38a30:	add	r1, pc, r1
   38a34:	bl	355cc <fputs@plt+0x244b8>
   38a38:	ldr	r0, [pc, #232]	; 38b28 <fputs@plt+0x27a14>
   38a3c:	pop	{r4, r5, r6, r7, r8, lr}
   38a40:	b	3566c <fputs@plt+0x24558>
   38a44:	ldr	r0, [pc, #224]	; 38b2c <fputs@plt+0x27a18>
   38a48:	pop	{r4, r5, r6, r7, r8, lr}
   38a4c:	b	3566c <fputs@plt+0x24558>
   38a50:	cmp	r6, #0
   38a54:	ble	38a64 <fputs@plt+0x27950>
   38a58:	ldrsh	r3, [r4, #68]	; 0x44
   38a5c:	cmp	r6, r3
   38a60:	ble	38a84 <fputs@plt+0x27970>
   38a64:	ldr	r3, [r4]
   38a68:	mov	r5, #25
   38a6c:	mov	r0, r3
   38a70:	str	r5, [r3, #52]	; 0x34
   38a74:	mov	r1, r5
   38a78:	bl	22a20 <fputs@plt+0x1190c>
   38a7c:	mov	r0, r5
   38a80:	pop	{r4, r5, r6, r7, r8, pc}
   38a84:	sub	r6, r6, #1
   38a88:	ldr	r7, [r4, #60]	; 0x3c
   38a8c:	add	r2, r6, r6, lsl #2
   38a90:	ldr	r3, [pc, #152]	; 38b30 <fputs@plt+0x27a1c>
   38a94:	add	r7, r7, r2, lsl #3
   38a98:	ldrh	r2, [r7, #8]
   38a9c:	and	r3, r3, r2
   38aa0:	cmp	r3, #0
   38aa4:	bne	38ab4 <fputs@plt+0x279a0>
   38aa8:	ldr	r3, [r7, #24]
   38aac:	cmp	r3, #0
   38ab0:	beq	38abc <fputs@plt+0x279a8>
   38ab4:	mov	r0, r7
   38ab8:	bl	22434 <fputs@plt+0x11320>
   38abc:	ldr	r0, [r4]
   38ac0:	mov	r3, #1
   38ac4:	strh	r3, [r7, #8]
   38ac8:	ldr	r3, [r0, #240]	; 0xf0
   38acc:	mov	r1, #0
   38ad0:	cmp	r3, r1
   38ad4:	str	r1, [r0, #52]	; 0x34
   38ad8:	beq	38ae0 <fputs@plt+0x279cc>
   38adc:	bl	22a20 <fputs@plt+0x1190c>
   38ae0:	ldrsb	r3, [r4, #89]	; 0x59
   38ae4:	cmp	r3, #0
   38ae8:	bge	38a7c <fputs@plt+0x27968>
   38aec:	cmp	r6, #31
   38af0:	ldr	r3, [r4, #188]	; 0xbc
   38af4:	bgt	38b14 <fputs@plt+0x27a00>
   38af8:	mov	r2, #1
   38afc:	ands	r2, r3, r2, lsl r6
   38b00:	beq	38b14 <fputs@plt+0x27a00>
   38b04:	ldrb	r3, [r4, #87]	; 0x57
   38b08:	orr	r3, r3, #1
   38b0c:	strb	r3, [r4, #87]	; 0x57
   38b10:	b	38a7c <fputs@plt+0x27968>
   38b14:	cmn	r3, #1
   38b18:	bne	38a7c <fputs@plt+0x27968>
   38b1c:	b	38b04 <fputs@plt+0x279f0>
   38b20:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   38b24:	strdeq	fp, [r5], -ip
   38b28:	andeq	r2, r1, r2, lsl r0
   38b2c:	andeq	r2, r1, sl
   38b30:	andeq	r2, r0, r0, ror #8
   38b34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   38b38:	sub	sp, sp, #8
   38b3c:	mov	r7, r2
   38b40:	mov	r9, r3
   38b44:	mov	r6, r0
   38b48:	mov	r4, r1
   38b4c:	ldr	sl, [sp, #40]	; 0x28
   38b50:	ldrb	r8, [sp, #44]	; 0x2c
   38b54:	bl	389d8 <fputs@plt+0x278c4>
   38b58:	subs	r5, r0, #0
   38b5c:	bne	38c30 <fputs@plt+0x27b1c>
   38b60:	cmp	r7, #0
   38b64:	beq	38c24 <fputs@plt+0x27b10>
   38b68:	add	r4, r4, r4, lsl #2
   38b6c:	ldr	r3, [r6, #60]	; 0x3c
   38b70:	lsl	r4, r4, #3
   38b74:	sub	r4, r4, #40	; 0x28
   38b78:	add	r4, r3, r4
   38b7c:	mov	r2, r9
   38b80:	mov	r3, r8
   38b84:	str	sl, [sp]
   38b88:	mov	r1, r7
   38b8c:	mov	r0, r4
   38b90:	bl	2cd48 <fputs@plt+0x1bc34>
   38b94:	cmp	r8, #0
   38b98:	clz	r2, r0
   38b9c:	lsr	r2, r2, #5
   38ba0:	moveq	r2, #0
   38ba4:	cmp	r2, #0
   38ba8:	mov	r3, r0
   38bac:	beq	38bd4 <fputs@plt+0x27ac0>
   38bb0:	ldrh	r3, [r4, #8]
   38bb4:	ldr	r0, [r6]
   38bb8:	tst	r3, #2
   38bbc:	streq	r5, [r0, #52]	; 0x34
   38bc0:	beq	38be4 <fputs@plt+0x27ad0>
   38bc4:	ldrb	r1, [r0, #66]	; 0x42
   38bc8:	mov	r0, r4
   38bcc:	bl	2e27c <fputs@plt+0x1d168>
   38bd0:	mov	r3, r0
   38bd4:	ldr	r0, [r6]
   38bd8:	cmp	r3, #0
   38bdc:	str	r3, [r0, #52]	; 0x34
   38be0:	bne	38c50 <fputs@plt+0x27b3c>
   38be4:	ldr	r3, [r0, #240]	; 0xf0
   38be8:	cmp	r3, #0
   38bec:	moveq	r4, r3
   38bf0:	beq	38c04 <fputs@plt+0x27af0>
   38bf4:	mov	r4, #0
   38bf8:	mov	r1, r5
   38bfc:	bl	22a20 <fputs@plt+0x1190c>
   38c00:	ldr	r0, [r6]
   38c04:	ldrb	r3, [r0, #69]	; 0x45
   38c08:	cmp	r3, #0
   38c0c:	moveq	r3, r4
   38c10:	orrne	r3, r4, #1
   38c14:	cmp	r3, #0
   38c18:	bne	38c68 <fputs@plt+0x27b54>
   38c1c:	ldr	r3, [r0, #56]	; 0x38
   38c20:	and	r5, r5, r3
   38c24:	mov	r0, r5
   38c28:	add	sp, sp, #8
   38c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38c30:	sub	r3, sl, #1
   38c34:	cmn	r3, #3
   38c38:	bhi	38c24 <fputs@plt+0x27b10>
   38c3c:	mov	r0, r7
   38c40:	blx	sl
   38c44:	mov	r0, r5
   38c48:	add	sp, sp, #8
   38c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38c50:	ldr	r4, [pc, #28]	; 38c74 <fputs@plt+0x27b60>
   38c54:	mov	r5, r3
   38c58:	sub	r4, r3, r4
   38c5c:	clz	r4, r4
   38c60:	lsr	r4, r4, #5
   38c64:	b	38bf8 <fputs@plt+0x27ae4>
   38c68:	add	sp, sp, #8
   38c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   38c70:	b	22a88 <fputs@plt+0x11974>
   38c74:	andeq	r0, r0, sl, lsl #24
   38c78:	push	{lr}		; (str lr, [sp, #-4]!)
   38c7c:	sub	sp, sp, #12
   38c80:	mov	ip, #0
   38c84:	ldr	lr, [sp, #16]
   38c88:	str	ip, [sp, #4]
   38c8c:	str	lr, [sp]
   38c90:	bl	38b34 <fputs@plt+0x27a20>
   38c94:	add	sp, sp, #12
   38c98:	pop	{pc}		; (ldr pc, [sp], #4)
   38c9c:	push	{r4, r5, r6, r7, r8, lr}
   38ca0:	mov	r7, #0
   38ca4:	ldrd	r4, [sp, #24]
   38ca8:	mvn	r6, #-2147483648	; 0x80000000
   38cac:	ldr	r3, [sp, #32]
   38cb0:	cmp	r5, r7
   38cb4:	cmpeq	r4, r6
   38cb8:	bls	38cdc <fputs@plt+0x27bc8>
   38cbc:	mov	ip, r2
   38cc0:	sub	r2, r3, #1
   38cc4:	cmn	r2, #3
   38cc8:	bhi	38cf4 <fputs@plt+0x27be0>
   38ccc:	mov	r0, ip
   38cd0:	blx	r3
   38cd4:	mov	r0, #18
   38cd8:	pop	{r4, r5, r6, r7, r8, pc}
   38cdc:	mov	ip, #0
   38ce0:	str	r3, [sp, #24]
   38ce4:	str	ip, [sp, #28]
   38ce8:	mov	r3, r4
   38cec:	pop	{r4, r5, r6, r7, r8, lr}
   38cf0:	b	38b34 <fputs@plt+0x27a20>
   38cf4:	mov	r0, #18
   38cf8:	pop	{r4, r5, r6, r7, r8, pc}
   38cfc:	push	{lr}		; (str lr, [sp, #-4]!)
   38d00:	sub	sp, sp, #12
   38d04:	mov	ip, #1
   38d08:	ldr	lr, [sp, #16]
   38d0c:	str	ip, [sp, #4]
   38d10:	str	lr, [sp]
   38d14:	bl	38b34 <fputs@plt+0x27a20>
   38d18:	add	sp, sp, #12
   38d1c:	pop	{pc}		; (ldr pc, [sp], #4)
   38d20:	push	{r4, r5, r6, r7, r8, lr}
   38d24:	mov	r7, #0
   38d28:	ldrd	r4, [sp, #24]
   38d2c:	mvn	r6, #-2147483648	; 0x80000000
   38d30:	ldr	r3, [sp, #32]
   38d34:	cmp	r5, r7
   38d38:	cmpeq	r4, r6
   38d3c:	ldrb	ip, [sp, #36]	; 0x24
   38d40:	bls	38d64 <fputs@plt+0x27c50>
   38d44:	mov	lr, r2
   38d48:	sub	r2, r3, #1
   38d4c:	cmn	r2, #3
   38d50:	bhi	38d80 <fputs@plt+0x27c6c>
   38d54:	mov	r0, lr
   38d58:	blx	r3
   38d5c:	mov	r0, #18
   38d60:	pop	{r4, r5, r6, r7, r8, pc}
   38d64:	cmp	ip, #4
   38d68:	moveq	ip, #2
   38d6c:	str	r3, [sp, #24]
   38d70:	str	ip, [sp, #28]
   38d74:	mov	r3, r4
   38d78:	pop	{r4, r5, r6, r7, r8, lr}
   38d7c:	b	38b34 <fputs@plt+0x27a20>
   38d80:	mov	r0, #18
   38d84:	pop	{r4, r5, r6, r7, r8, pc}
   38d88:	push	{lr}		; (str lr, [sp, #-4]!)
   38d8c:	sub	sp, sp, #12
   38d90:	mov	ip, #2
   38d94:	ldr	lr, [sp, #16]
   38d98:	str	ip, [sp, #4]
   38d9c:	str	lr, [sp]
   38da0:	bl	38b34 <fputs@plt+0x27a20>
   38da4:	add	sp, sp, #12
   38da8:	pop	{pc}		; (ldr pc, [sp], #4)
   38dac:	push	{r4, r5, r6, lr}
   38db0:	vpush	{d8}
   38db4:	mov	r6, r0
   38db8:	vmov.f64	d8, d0
   38dbc:	mov	r4, r1
   38dc0:	bl	389d8 <fputs@plt+0x278c4>
   38dc4:	subs	r5, r0, #0
   38dc8:	bne	38de8 <fputs@plt+0x27cd4>
   38dcc:	add	r4, r4, r4, lsl #2
   38dd0:	ldr	r0, [r6, #60]	; 0x3c
   38dd4:	lsl	r4, r4, #3
   38dd8:	sub	r4, r4, #40	; 0x28
   38ddc:	add	r0, r0, r4
   38de0:	vmov.f64	d0, d8
   38de4:	bl	22bac <fputs@plt+0x11a98>
   38de8:	vpop	{d8}
   38dec:	mov	r0, r5
   38df0:	pop	{r4, r5, r6, pc}
   38df4:	push	{r4, r5, r6, r7, r8, lr}
   38df8:	mov	r6, r2
   38dfc:	mov	r7, r3
   38e00:	mov	r8, r0
   38e04:	mov	r4, r1
   38e08:	bl	389d8 <fputs@plt+0x278c4>
   38e0c:	subs	r5, r0, #0
   38e10:	bne	38e48 <fputs@plt+0x27d34>
   38e14:	add	r4, r4, r4, lsl #2
   38e18:	ldr	r2, [r8, #60]	; 0x3c
   38e1c:	lsl	r4, r4, #3
   38e20:	sub	r4, r4, #40	; 0x28
   38e24:	add	r0, r2, r4
   38e28:	ldr	r3, [pc, #52]	; 38e64 <fputs@plt+0x27d50>
   38e2c:	ldrh	r1, [r0, #8]
   38e30:	and	r3, r3, r1
   38e34:	cmp	r3, #0
   38e38:	bne	38e50 <fputs@plt+0x27d3c>
   38e3c:	mov	r3, #4
   38e40:	strd	r6, [r2, r4]
   38e44:	strh	r3, [r0, #8]
   38e48:	mov	r0, r5
   38e4c:	pop	{r4, r5, r6, r7, r8, pc}
   38e50:	mov	r2, r6
   38e54:	mov	r3, r7
   38e58:	bl	22c1c <fputs@plt+0x11b08>
   38e5c:	mov	r0, r5
   38e60:	pop	{r4, r5, r6, r7, r8, pc}
   38e64:	andeq	r2, r0, r0, ror #8
   38e68:	asr	r3, r2, #31
   38e6c:	b	38df4 <fputs@plt+0x27ce0>
   38e70:	b	389d8 <fputs@plt+0x278c4>
   38e74:	push	{r4, r5, r6, r7, r8, lr}
   38e78:	mov	r6, r2
   38e7c:	mov	r7, r0
   38e80:	mov	r4, r1
   38e84:	bl	389d8 <fputs@plt+0x278c4>
   38e88:	subs	r5, r0, #0
   38e8c:	bne	38eac <fputs@plt+0x27d98>
   38e90:	add	r4, r4, r4, lsl #2
   38e94:	ldr	r0, [r7, #60]	; 0x3c
   38e98:	lsl	r4, r4, #3
   38e9c:	sub	r4, r4, #40	; 0x28
   38ea0:	add	r0, r0, r4
   38ea4:	mov	r1, r6
   38ea8:	bl	22924 <fputs@plt+0x11810>
   38eac:	mov	r0, r5
   38eb0:	pop	{r4, r5, r6, r7, r8, pc}
   38eb4:	push	{r4, r5, r6, lr}
   38eb8:	mov	r5, r0
   38ebc:	sub	sp, sp, #8
   38ec0:	mov	r0, r2
   38ec4:	mov	r4, r2
   38ec8:	mov	r6, r1
   38ecc:	bl	2a898 <fputs@plt+0x19784>
   38ed0:	sub	r0, r0, #1
   38ed4:	cmp	r0, #3
   38ed8:	addls	pc, pc, r0, lsl #2
   38edc:	b	38f6c <fputs@plt+0x27e58>
   38ee0:	b	38f54 <fputs@plt+0x27e40>
   38ee4:	b	38f3c <fputs@plt+0x27e28>
   38ee8:	b	38f14 <fputs@plt+0x27e00>
   38eec:	b	38ef0 <fputs@plt+0x27ddc>
   38ef0:	ldrh	r3, [r4, #8]
   38ef4:	tst	r3, #16384	; 0x4000
   38ef8:	beq	38f80 <fputs@plt+0x27e6c>
   38efc:	ldr	r2, [r4]
   38f00:	mov	r1, r6
   38f04:	mov	r0, r5
   38f08:	add	sp, sp, #8
   38f0c:	pop	{r4, r5, r6, lr}
   38f10:	b	38e74 <fputs@plt+0x27d60>
   38f14:	ldrb	lr, [r4, #10]
   38f18:	mvn	ip, #0
   38f1c:	ldr	r3, [r4, #12]
   38f20:	ldr	r2, [r4, #16]
   38f24:	mov	r1, r6
   38f28:	mov	r0, r5
   38f2c:	stm	sp, {ip, lr}
   38f30:	bl	38b34 <fputs@plt+0x27a20>
   38f34:	add	sp, sp, #8
   38f38:	pop	{r4, r5, r6, pc}
   38f3c:	vldr	d0, [r4]
   38f40:	mov	r1, r6
   38f44:	mov	r0, r5
   38f48:	add	sp, sp, #8
   38f4c:	pop	{r4, r5, r6, lr}
   38f50:	b	38dac <fputs@plt+0x27c98>
   38f54:	mov	r1, r6
   38f58:	mov	r0, r5
   38f5c:	ldrd	r2, [r4]
   38f60:	add	sp, sp, #8
   38f64:	pop	{r4, r5, r6, lr}
   38f68:	b	38df4 <fputs@plt+0x27ce0>
   38f6c:	mov	r1, r6
   38f70:	mov	r0, r5
   38f74:	add	sp, sp, #8
   38f78:	pop	{r4, r5, r6, lr}
   38f7c:	b	38e70 <fputs@plt+0x27d5c>
   38f80:	mvn	ip, #0
   38f84:	ldr	r3, [r4, #12]
   38f88:	ldr	r2, [r4, #16]
   38f8c:	mov	r1, r6
   38f90:	mov	r0, r5
   38f94:	str	ip, [sp]
   38f98:	bl	38c78 <fputs@plt+0x27b64>
   38f9c:	add	sp, sp, #8
   38fa0:	pop	{r4, r5, r6, pc}
   38fa4:	push	{r4, r5, r6, r7, r8, lr}
   38fa8:	mov	r7, r3
   38fac:	ldr	r3, [r0]
   38fb0:	ldr	r4, [r3, #92]	; 0x5c
   38fb4:	asr	r5, r4, #31
   38fb8:	cmp	r5, r7
   38fbc:	cmpeq	r4, r2
   38fc0:	bcs	38fe0 <fputs@plt+0x27ecc>
   38fc4:	ldrb	r2, [r3, #69]	; 0x45
   38fc8:	cmp	r2, #0
   38fcc:	bne	39014 <fputs@plt+0x27f00>
   38fd0:	mov	r0, #18
   38fd4:	ldr	r3, [r3, #56]	; 0x38
   38fd8:	and	r0, r0, r3
   38fdc:	pop	{r4, r5, r6, r7, r8, pc}
   38fe0:	mov	r6, r2
   38fe4:	mov	r4, r0
   38fe8:	bl	38e74 <fputs@plt+0x27d60>
   38fec:	ldr	r3, [r4]
   38ff0:	ldr	r2, [pc, #40]	; 39020 <fputs@plt+0x27f0c>
   38ff4:	ldrb	r1, [r3, #69]	; 0x45
   38ff8:	sub	r2, r0, r2
   38ffc:	clz	r2, r2
   39000:	lsr	r2, r2, #5
   39004:	cmp	r1, #0
   39008:	orrne	r2, r2, #1
   3900c:	cmp	r2, #0
   39010:	beq	38fd4 <fputs@plt+0x27ec0>
   39014:	mov	r0, r3
   39018:	pop	{r4, r5, r6, r7, r8, lr}
   3901c:	b	22a88 <fputs@plt+0x11974>
   39020:	andeq	r0, r0, sl, lsl #24
   39024:	push	{r4, r5, lr}
   39028:	sub	sp, sp, #108	; 0x6c
   3902c:	ldr	r3, [r0, #92]	; 0x5c
   39030:	add	r4, sp, #4
   39034:	str	r3, [sp, #24]
   39038:	add	r3, sp, #32
   3903c:	mov	ip, #0
   39040:	mov	lr, #70	; 0x46
   39044:	mov	r5, r0
   39048:	str	r3, [sp, #8]
   3904c:	mov	r0, r4
   39050:	str	r3, [sp, #12]
   39054:	mov	r3, #1
   39058:	strb	r3, [sp, #29]
   3905c:	str	ip, [sp, #16]
   39060:	strb	ip, [sp, #28]
   39064:	str	lr, [sp, #20]
   39068:	str	r5, [sp, #4]
   3906c:	bl	30c18 <fputs@plt+0x1fb04>
   39070:	mov	r0, r4
   39074:	bl	25400 <fputs@plt+0x142ec>
   39078:	ldrb	r3, [sp, #28]
   3907c:	cmp	r3, #1
   39080:	mov	r1, r0
   39084:	bne	39090 <fputs@plt+0x27f7c>
   39088:	mov	r0, r5
   3908c:	bl	22170 <fputs@plt+0x1105c>
   39090:	mov	r0, r1
   39094:	add	sp, sp, #108	; 0x6c
   39098:	pop	{r4, r5, pc}
   3909c:	push	{r2, r3}
   390a0:	ldr	r3, [pc, #276]	; 391bc <fputs@plt+0x280a8>
   390a4:	push	{r4, r6, lr}
   390a8:	sub	sp, sp, #28
   390ac:	cmp	r1, r3
   390b0:	mov	r4, r0
   390b4:	str	r1, [r0, #52]	; 0x34
   390b8:	ldr	r6, [sp, #40]	; 0x28
   390bc:	beq	39134 <fputs@plt+0x28020>
   390c0:	and	r3, r1, #251	; 0xfb
   390c4:	cmp	r3, #10
   390c8:	beq	39154 <fputs@plt+0x28040>
   390cc:	cmp	r6, #0
   390d0:	beq	39168 <fputs@plt+0x28054>
   390d4:	ldr	r3, [r4, #240]	; 0xf0
   390d8:	cmp	r3, #0
   390dc:	beq	3918c <fputs@plt+0x28078>
   390e0:	add	r3, sp, #44	; 0x2c
   390e4:	mov	r2, r3
   390e8:	mov	r1, r6
   390ec:	mov	r0, r4
   390f0:	str	r3, [sp, #20]
   390f4:	bl	39024 <fputs@plt+0x27f10>
   390f8:	ldr	r2, [r4, #240]	; 0xf0
   390fc:	cmp	r2, #0
   39100:	beq	39124 <fputs@plt+0x28010>
   39104:	ldr	r3, [pc, #180]	; 391c0 <fputs@plt+0x280ac>
   39108:	mov	r1, r0
   3910c:	add	r3, pc, r3
   39110:	mov	r0, r2
   39114:	str	r3, [sp]
   39118:	mvn	r2, #0
   3911c:	mov	r3, #1
   39120:	bl	2cd48 <fputs@plt+0x1bc34>
   39124:	add	sp, sp, #28
   39128:	pop	{r4, r6, lr}
   3912c:	add	sp, sp, #8
   39130:	bx	lr
   39134:	cmp	r6, #0
   39138:	bne	390d4 <fputs@plt+0x27fc0>
   3913c:	mov	r0, r4
   39140:	bl	22a20 <fputs@plt+0x1190c>
   39144:	add	sp, sp, #28
   39148:	pop	{r4, r6, lr}
   3914c:	add	sp, sp, #8
   39150:	bx	lr
   39154:	str	r1, [sp, #12]
   39158:	bl	1d7e8 <fputs@plt+0xc6d4>
   3915c:	cmp	r6, #0
   39160:	ldr	r1, [sp, #12]
   39164:	bne	390d4 <fputs@plt+0x27fc0>
   39168:	cmp	r1, #0
   3916c:	str	r1, [r4, #52]	; 0x34
   39170:	bne	3913c <fputs@plt+0x28028>
   39174:	ldr	r3, [r4, #240]	; 0xf0
   39178:	cmp	r3, #0
   3917c:	beq	39124 <fputs@plt+0x28010>
   39180:	mov	r0, r4
   39184:	bl	22a20 <fputs@plt+0x1190c>
   39188:	b	39144 <fputs@plt+0x28030>
   3918c:	mov	r2, #40	; 0x28
   39190:	mov	r3, #0
   39194:	mov	r0, r4
   39198:	bl	25490 <fputs@plt+0x1437c>
   3919c:	cmp	r0, #0
   391a0:	streq	r0, [r4, #240]	; 0xf0
   391a4:	beq	39124 <fputs@plt+0x28010>
   391a8:	mov	r3, #1
   391ac:	str	r4, [r0, #32]
   391b0:	strh	r3, [r0, #8]
   391b4:	str	r0, [r4, #240]	; 0xf0
   391b8:	b	390e0 <fputs@plt+0x27fcc>
   391bc:	andeq	r0, r0, sl, lsl #24
   391c0:			; <UNDEFINED> instruction: 0xfffdd2d8
   391c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   391c8:	sub	sp, sp, #44	; 0x2c
   391cc:	subs	r4, r1, #0
   391d0:	ldr	r9, [sp, #80]	; 0x50
   391d4:	ldr	r5, [sp, #84]	; 0x54
   391d8:	ldr	r7, [sp, #88]	; 0x58
   391dc:	ldr	r6, [sp, #92]	; 0x5c
   391e0:	ldr	r8, [sp, #96]	; 0x60
   391e4:	beq	3932c <fputs@plt+0x28218>
   391e8:	cmp	r5, #0
   391ec:	beq	392fc <fputs@plt+0x281e8>
   391f0:	cmp	r7, #0
   391f4:	cmpeq	r6, #0
   391f8:	bne	3932c <fputs@plt+0x28218>
   391fc:	add	r1, r2, #1
   39200:	cmp	r1, #128	; 0x80
   39204:	bhi	3932c <fputs@plt+0x28218>
   39208:	str	r0, [sp, #32]
   3920c:	mov	r0, r4
   39210:	mov	fp, r3
   39214:	str	r2, [sp, #28]
   39218:	bl	10f58 <strlen@plt>
   3921c:	bic	r0, r0, #-1073741824	; 0xc0000000
   39220:	cmp	r0, #255	; 0xff
   39224:	bgt	3932c <fputs@plt+0x28218>
   39228:	and	sl, fp, #7
   3922c:	and	r3, fp, #2048	; 0x800
   39230:	cmp	sl, #4
   39234:	str	r3, [sp, #36]	; 0x24
   39238:	beq	39390 <fputs@plt+0x2827c>
   3923c:	cmp	sl, #5
   39240:	uxtbne	fp, sl
   39244:	beq	3939c <fputs@plt+0x28288>
   39248:	mov	r3, #0
   3924c:	str	r3, [sp]
   39250:	ldr	r2, [sp, #28]
   39254:	mov	r3, fp
   39258:	mov	r1, r4
   3925c:	ldr	r0, [sp, #32]
   39260:	bl	25638 <fputs@plt+0x14524>
   39264:	cmp	r0, #0
   39268:	beq	3927c <fputs@plt+0x28168>
   3926c:	ldrh	r3, [r0, #2]
   39270:	and	r3, r3, #3
   39274:	cmp	sl, r3
   39278:	beq	39344 <fputs@plt+0x28230>
   3927c:	mov	r2, #1
   39280:	mov	r1, r4
   39284:	str	r2, [sp]
   39288:	mov	r3, fp
   3928c:	ldr	r2, [sp, #28]
   39290:	ldr	r0, [sp, #32]
   39294:	bl	25638 <fputs@plt+0x14524>
   39298:	subs	r4, r0, #0
   3929c:	beq	3933c <fputs@plt+0x28228>
   392a0:	ldr	r0, [sp, #32]
   392a4:	ldr	r1, [r4, #24]
   392a8:	bl	20b44 <fputs@plt+0xfa30>
   392ac:	cmp	r8, #0
   392b0:	ldr	r2, [sp, #36]	; 0x24
   392b4:	ldrne	r3, [r8]
   392b8:	mov	r0, #0
   392bc:	addne	r3, r3, #1
   392c0:	strne	r3, [r8]
   392c4:	ldrh	r3, [r4, #2]
   392c8:	cmp	r5, #0
   392cc:	moveq	r5, r7
   392d0:	and	r3, r3, #3
   392d4:	orr	r3, r3, r2
   392d8:	ldrb	r2, [sp, #28]
   392dc:	str	r5, [r4, #12]
   392e0:	str	r8, [r4, #24]
   392e4:	str	r6, [r4, #16]
   392e8:	str	r9, [r4, #4]
   392ec:	strb	r2, [r4]
   392f0:	strh	r3, [r4, #2]
   392f4:	add	sp, sp, #44	; 0x2c
   392f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   392fc:	adds	r1, r6, #0
   39300:	movne	r1, #1
   39304:	cmp	r7, #0
   39308:	movne	r1, #0
   3930c:	cmp	r1, #0
   39310:	bne	3932c <fputs@plt+0x28218>
   39314:	cmp	r7, #0
   39318:	clz	r1, r6
   3931c:	lsr	r1, r1, #5
   39320:	moveq	r1, #0
   39324:	cmp	r1, #0
   39328:	beq	391fc <fputs@plt+0x280e8>
   3932c:	ldr	r0, [pc, #236]	; 39420 <fputs@plt+0x2830c>
   39330:	add	sp, sp, #44	; 0x2c
   39334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39338:	b	3566c <fputs@plt+0x24558>
   3933c:	mov	r0, #7
   39340:	b	392f4 <fputs@plt+0x281e0>
   39344:	ldrsb	r3, [r0]
   39348:	ldr	r2, [sp, #28]
   3934c:	cmp	r2, r3
   39350:	bne	3927c <fputs@plt+0x28168>
   39354:	ldr	r0, [sp, #32]
   39358:	ldr	r3, [r0, #152]	; 0x98
   3935c:	cmp	r3, #0
   39360:	bne	39408 <fputs@plt+0x282f4>
   39364:	ldr	r3, [sp, #32]
   39368:	ldr	r3, [r3, #4]
   3936c:	cmp	r3, #0
   39370:	beq	3927c <fputs@plt+0x28168>
   39374:	ldrb	r2, [r3, #87]	; 0x57
   39378:	orr	r2, r2, #1
   3937c:	strb	r2, [r3, #87]	; 0x57
   39380:	ldr	r3, [r3, #52]	; 0x34
   39384:	cmp	r3, #0
   39388:	bne	39374 <fputs@plt+0x28260>
   3938c:	b	3927c <fputs@plt+0x28168>
   39390:	mov	fp, #2
   39394:	mov	sl, fp
   39398:	b	39248 <fputs@plt+0x28134>
   3939c:	ldr	r3, [sp, #36]	; 0x24
   393a0:	str	r8, [sp, #16]
   393a4:	str	r6, [sp, #12]
   393a8:	stmib	sp, {r5, r7}
   393ac:	str	r9, [sp]
   393b0:	orr	r3, r3, #1
   393b4:	ldr	r2, [sp, #28]
   393b8:	mov	r1, r4
   393bc:	ldr	r0, [sp, #32]
   393c0:	bl	391c4 <fputs@plt+0x280b0>
   393c4:	cmp	r0, #0
   393c8:	bne	392f4 <fputs@plt+0x281e0>
   393cc:	ldr	r3, [sp, #36]	; 0x24
   393d0:	str	r8, [sp, #16]
   393d4:	str	r6, [sp, #12]
   393d8:	stmib	sp, {r5, r7}
   393dc:	str	r9, [sp]
   393e0:	orr	r3, r3, #2
   393e4:	ldr	r2, [sp, #28]
   393e8:	mov	r1, r4
   393ec:	ldr	r0, [sp, #32]
   393f0:	bl	391c4 <fputs@plt+0x280b0>
   393f4:	cmp	r0, #0
   393f8:	bne	392f4 <fputs@plt+0x281e0>
   393fc:	mov	fp, #3
   39400:	mov	sl, fp
   39404:	b	39248 <fputs@plt+0x28134>
   39408:	ldr	r2, [pc, #20]	; 39424 <fputs@plt+0x28310>
   3940c:	mov	r1, #5
   39410:	add	r2, pc, r2
   39414:	bl	3909c <fputs@plt+0x27f88>
   39418:	mov	r0, #5
   3941c:	b	392f4 <fputs@plt+0x281e0>
   39420:	andeq	r0, r2, r8, lsl #29
   39424:	andeq	sl, r5, r4, asr #24
   39428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3942c:	mov	r4, r2
   39430:	sub	r2, r2, #4
   39434:	tst	r2, #251	; 0xfb
   39438:	sub	sp, sp, #20
   3943c:	mov	r5, r0
   39440:	mov	r8, r1
   39444:	mov	r6, r3
   39448:	beq	39558 <fputs@plt+0x28444>
   3944c:	sub	r3, r4, #1
   39450:	cmp	r3, #2
   39454:	movls	r7, r4
   39458:	bhi	395a8 <fputs@plt+0x28494>
   3945c:	cmp	r8, #0
   39460:	beq	39564 <fputs@plt+0x28450>
   39464:	mov	r2, #0
   39468:	mov	r1, r8
   3946c:	mov	r0, r5
   39470:	bl	25510 <fputs@plt+0x143fc>
   39474:	subs	r9, r0, #0
   39478:	beq	394e4 <fputs@plt+0x283d0>
   3947c:	add	r0, r7, r7, lsl #2
   39480:	add	r9, r9, r0, lsl #2
   39484:	subs	r9, r9, #20
   39488:	beq	394e4 <fputs@plt+0x283d0>
   3948c:	ldr	r3, [r9, #12]
   39490:	cmp	r3, #0
   39494:	beq	394d8 <fputs@plt+0x283c4>
   39498:	ldr	r3, [r5, #152]	; 0x98
   3949c:	cmp	r3, #0
   394a0:	bne	39588 <fputs@plt+0x28474>
   394a4:	ldr	r3, [r5, #4]
   394a8:	cmp	r3, #0
   394ac:	beq	394c8 <fputs@plt+0x283b4>
   394b0:	ldrb	r2, [r3, #87]	; 0x57
   394b4:	orr	r2, r2, #1
   394b8:	strb	r2, [r3, #87]	; 0x57
   394bc:	ldr	r3, [r3, #52]	; 0x34
   394c0:	cmp	r3, #0
   394c4:	bne	394b0 <fputs@plt+0x2839c>
   394c8:	ldrb	r3, [r9, #4]
   394cc:	bic	r3, r3, #8
   394d0:	cmp	r3, r7
   394d4:	beq	395c4 <fputs@plt+0x284b0>
   394d8:	cmp	r8, #0
   394dc:	ldreq	r3, [r5, #8]
   394e0:	beq	39580 <fputs@plt+0x2846c>
   394e4:	mov	r1, r8
   394e8:	mov	r2, #1
   394ec:	mov	r0, r5
   394f0:	bl	25510 <fputs@plt+0x143fc>
   394f4:	cmp	r0, #0
   394f8:	beq	395b8 <fputs@plt+0x284a4>
   394fc:	add	r3, r7, r7, lsl #2
   39500:	add	r3, r0, r3, lsl #2
   39504:	subs	r3, r3, #20
   39508:	beq	395b8 <fputs@plt+0x284a4>
   3950c:	and	r4, r4, #8
   39510:	orr	r7, r4, r7
   39514:	ldr	r2, [sp, #56]	; 0x38
   39518:	strb	r7, [r3, #4]
   3951c:	ldr	r0, [r5, #240]	; 0xf0
   39520:	mov	r4, #0
   39524:	str	r2, [r3, #12]
   39528:	ldr	r2, [sp, #60]	; 0x3c
   3952c:	cmp	r0, r4
   39530:	str	r6, [r3, #8]
   39534:	str	r2, [r3, #16]
   39538:	str	r4, [r5, #52]	; 0x34
   3953c:	beq	39550 <fputs@plt+0x2843c>
   39540:	mov	r0, r5
   39544:	mov	r1, r4
   39548:	bl	22a20 <fputs@plt+0x1190c>
   3954c:	mov	r0, r4
   39550:	add	sp, sp, #20
   39554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39558:	cmp	r8, #0
   3955c:	mov	r7, #2
   39560:	bne	39464 <fputs@plt+0x28350>
   39564:	ldr	r3, [r5, #8]
   39568:	cmp	r3, #0
   3956c:	beq	395b8 <fputs@plt+0x284a4>
   39570:	add	r9, r7, r7, lsl #2
   39574:	add	r9, r3, r9, lsl #2
   39578:	subs	r9, r9, #20
   3957c:	bne	3948c <fputs@plt+0x28378>
   39580:	mov	r0, r3
   39584:	b	394f4 <fputs@plt+0x283e0>
   39588:	ldr	r2, [pc, #152]	; 39628 <fputs@plt+0x28514>
   3958c:	mov	r0, r5
   39590:	add	r2, pc, r2
   39594:	mov	r1, #5
   39598:	bl	3909c <fputs@plt+0x27f88>
   3959c:	mov	r0, #5
   395a0:	add	sp, sp, #20
   395a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   395a8:	ldr	r0, [pc, #124]	; 3962c <fputs@plt+0x28518>
   395ac:	bl	3566c <fputs@plt+0x24558>
   395b0:	add	sp, sp, #20
   395b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   395b8:	mov	r0, #7
   395bc:	add	sp, sp, #20
   395c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   395c4:	mov	r1, r8
   395c8:	add	r2, sp, #12
   395cc:	add	r0, r5, #364	; 0x16c
   395d0:	bl	175dc <fputs@plt+0x64c8>
   395d4:	mov	r1, #0
   395d8:	subs	sl, r0, #0
   395dc:	ldrne	sl, [sl, #8]
   395e0:	add	fp, sl, #60	; 0x3c
   395e4:	ldrb	r2, [sl, #4]
   395e8:	ldrb	r3, [r9, #4]
   395ec:	cmp	r2, r3
   395f0:	beq	39604 <fputs@plt+0x284f0>
   395f4:	add	sl, sl, #20
   395f8:	cmp	fp, sl
   395fc:	bne	395e4 <fputs@plt+0x284d0>
   39600:	b	394d8 <fputs@plt+0x283c4>
   39604:	ldr	r3, [sl, #16]
   39608:	cmp	r3, #0
   3960c:	beq	39620 <fputs@plt+0x2850c>
   39610:	ldr	r0, [sl, #8]
   39614:	str	r1, [sp, #4]
   39618:	blx	r3
   3961c:	ldr	r1, [sp, #4]
   39620:	str	r1, [sl, #12]
   39624:	b	395f4 <fputs@plt+0x284e0>
   39628:	andeq	sl, r5, r4, lsl #22
   3962c:	andeq	r1, r2, r6, lsr r1
   39630:	push	{r1, r2, r3}
   39634:	push	{r4, r5, r6, lr}
   39638:	sub	sp, sp, #12
   3963c:	ldr	r5, [r0]
   39640:	add	r3, sp, #32
   39644:	mov	r2, r3
   39648:	mov	r4, r0
   3964c:	ldr	r1, [sp, #28]
   39650:	mov	r0, r5
   39654:	str	r3, [sp, #4]
   39658:	bl	39024 <fputs@plt+0x27f10>
   3965c:	ldrb	r3, [r5, #73]	; 0x49
   39660:	cmp	r3, #0
   39664:	mov	r6, r0
   39668:	bne	396a0 <fputs@plt+0x2858c>
   3966c:	ldr	r3, [r4, #68]	; 0x44
   39670:	mov	r0, r5
   39674:	add	r3, r3, #1
   39678:	str	r3, [r4, #68]	; 0x44
   3967c:	ldr	r1, [r4, #4]
   39680:	bl	1d100 <fputs@plt+0xbfec>
   39684:	mov	r3, #1
   39688:	str	r6, [r4, #4]
   3968c:	str	r3, [r4, #12]
   39690:	add	sp, sp, #12
   39694:	pop	{r4, r5, r6, lr}
   39698:	add	sp, sp, #12
   3969c:	bx	lr
   396a0:	mov	r1, r0
   396a4:	mov	r0, r5
   396a8:	bl	1d100 <fputs@plt+0xbfec>
   396ac:	add	sp, sp, #12
   396b0:	pop	{r4, r5, r6, lr}
   396b4:	add	sp, sp, #12
   396b8:	bx	lr
   396bc:	push	{r4, r5, r6, lr}
   396c0:	mov	r4, r0
   396c4:	ldm	r0, {r3, r5}
   396c8:	sub	r3, r3, #1
   396cc:	cmp	r3, #0
   396d0:	str	r3, [r0]
   396d4:	blt	39714 <fputs@plt+0x28600>
   396d8:	mov	r0, r5
   396dc:	b	396e4 <fputs@plt+0x285d0>
   396e0:	ldr	r0, [r4, #4]
   396e4:	lsl	r1, r3, #4
   396e8:	add	r2, r1, #12
   396ec:	add	r1, r4, r1
   396f0:	sub	r3, r3, #1
   396f4:	add	r2, r4, r2
   396f8:	str	r3, [r4]
   396fc:	add	r3, r2, #4
   39700:	ldrb	r1, [r1, #10]
   39704:	bl	24000 <fputs@plt+0x12eec>
   39708:	ldr	r3, [r4]
   3970c:	cmp	r3, #0
   39710:	bge	396e0 <fputs@plt+0x285cc>
   39714:	ldr	r1, [pc, #16]	; 3972c <fputs@plt+0x28618>
   39718:	mov	r0, r5
   3971c:	add	r1, pc, r1
   39720:	bl	39630 <fputs@plt+0x2851c>
   39724:	str	r5, [r4, #4]
   39728:	pop	{r4, r5, r6, pc}
   3972c:			; <UNDEFINED> instruction: 0x0005a9bc
   39730:	ldr	ip, [r0]
   39734:	push	{r4, r5, lr}
   39738:	sub	sp, sp, #12
   3973c:	ldrb	r4, [ip, #149]	; 0x95
   39740:	cmp	r4, #0
   39744:	movne	r4, #0
   39748:	bne	39794 <fputs@plt+0x28680>
   3974c:	ldrb	lr, [r0, #454]	; 0x1c6
   39750:	cmp	lr, #0
   39754:	bne	39794 <fputs@plt+0x28680>
   39758:	ldr	r4, [ip, #296]	; 0x128
   3975c:	cmp	r4, #0
   39760:	beq	39794 <fputs@plt+0x28680>
   39764:	mov	r5, r0
   39768:	ldr	lr, [sp, #24]
   3976c:	ldr	r0, [ip, #300]	; 0x12c
   39770:	ldr	ip, [r5, #496]	; 0x1f0
   39774:	str	lr, [sp]
   39778:	str	ip, [sp, #4]
   3977c:	blx	r4
   39780:	cmp	r0, #1
   39784:	mov	r4, r0
   39788:	beq	397c4 <fputs@plt+0x286b0>
   3978c:	bics	r3, r0, #2
   39790:	bne	397a0 <fputs@plt+0x2868c>
   39794:	mov	r0, r4
   39798:	add	sp, sp, #12
   3979c:	pop	{r4, r5, pc}
   397a0:	ldr	r1, [pc, #56]	; 397e0 <fputs@plt+0x286cc>
   397a4:	mov	r0, r5
   397a8:	add	r1, pc, r1
   397ac:	bl	39630 <fputs@plt+0x2851c>
   397b0:	mov	r4, #1
   397b4:	mov	r0, r4
   397b8:	str	r4, [r5, #12]
   397bc:	add	sp, sp, #12
   397c0:	pop	{r4, r5, pc}
   397c4:	ldr	r1, [pc, #24]	; 397e4 <fputs@plt+0x286d0>
   397c8:	mov	r0, r5
   397cc:	add	r1, pc, r1
   397d0:	bl	39630 <fputs@plt+0x2851c>
   397d4:	mov	r3, #23
   397d8:	str	r3, [r5, #12]
   397dc:	b	39794 <fputs@plt+0x28680>
   397e0:	andeq	sl, r5, r8, asr r9
   397e4:	andeq	sl, r5, r4, lsr #18
   397e8:	push	{r4, r5, r6, r7, lr}
   397ec:	mov	r4, r0
   397f0:	sub	sp, sp, #12
   397f4:	mov	r7, r1
   397f8:	ldr	r0, [r0]
   397fc:	mov	r1, r2
   39800:	bl	24628 <fputs@plt+0x13514>
   39804:	subs	r5, r0, #0
   39808:	beq	3988c <fputs@plt+0x28778>
   3980c:	ldr	r6, [r4, #8]
   39810:	cmp	r6, #0
   39814:	beq	39894 <fputs@plt+0x28780>
   39818:	ldr	r3, [pc, #136]	; 398a8 <fputs@plt+0x28794>
   3981c:	mov	r2, #0
   39820:	add	r3, pc, r3
   39824:	add	r3, r3, r7, lsl #2
   39828:	str	r2, [sp]
   3982c:	mov	r1, #32
   39830:	ldr	r2, [r3, #528]	; 0x210
   39834:	mov	r0, r4
   39838:	mov	r3, r5
   3983c:	bl	39730 <fputs@plt+0x2861c>
   39840:	subs	r3, r0, #0
   39844:	beq	3985c <fputs@plt+0x28748>
   39848:	mov	r1, r5
   3984c:	ldr	r0, [r4]
   39850:	add	sp, sp, #12
   39854:	pop	{r4, r5, r6, r7, lr}
   39858:	b	1d100 <fputs@plt+0xbfec>
   3985c:	str	r3, [sp]
   39860:	mov	r2, r7
   39864:	mov	r1, r3
   39868:	mov	r0, r6
   3986c:	bl	2e760 <fputs@plt+0x1d64c>
   39870:	mov	r2, r5
   39874:	mvn	r3, #0
   39878:	mov	r1, r0
   3987c:	mov	r0, r6
   39880:	add	sp, sp, #12
   39884:	pop	{r4, r5, r6, r7, lr}
   39888:	b	24588 <fputs@plt+0x13474>
   3988c:	add	sp, sp, #12
   39890:	pop	{r4, r5, r6, r7, pc}
   39894:	mov	r0, r4
   39898:	bl	2e7d4 <fputs@plt+0x1d6c0>
   3989c:	subs	r6, r0, #0
   398a0:	beq	39848 <fputs@plt+0x28734>
   398a4:	b	39818 <fputs@plt+0x28704>
   398a8:	andeq	pc, r6, r8, lsl lr	; <UNPREDICTABLE>
   398ac:	ldr	ip, [r2, #4]
   398b0:	push	{r4, r5, r6, r7, r8, lr}
   398b4:	cmp	ip, #0
   398b8:	ldr	r4, [r0]
   398bc:	mov	r6, r1
   398c0:	beq	39924 <fputs@plt+0x28810>
   398c4:	ldrb	ip, [r4, #149]	; 0x95
   398c8:	cmp	ip, #0
   398cc:	bne	39934 <fputs@plt+0x28820>
   398d0:	str	r2, [r3]
   398d4:	mov	r5, r0
   398d8:	mov	r0, r4
   398dc:	bl	24628 <fputs@plt+0x13514>
   398e0:	mov	r1, r0
   398e4:	mov	r8, r0
   398e8:	mov	r0, r4
   398ec:	bl	18ef0 <fputs@plt+0x7ddc>
   398f0:	mov	r1, r8
   398f4:	mov	r7, r0
   398f8:	mov	r0, r4
   398fc:	bl	1d100 <fputs@plt+0xbfec>
   39900:	cmp	r7, #0
   39904:	bge	3992c <fputs@plt+0x28818>
   39908:	ldr	r1, [pc, #56]	; 39948 <fputs@plt+0x28834>
   3990c:	mov	r2, r6
   39910:	mov	r0, r5
   39914:	add	r1, pc, r1
   39918:	bl	39630 <fputs@plt+0x2851c>
   3991c:	mvn	r7, #0
   39920:	b	3992c <fputs@plt+0x28818>
   39924:	ldrb	r7, [r4, #148]	; 0x94
   39928:	str	r1, [r3]
   3992c:	mov	r0, r7
   39930:	pop	{r4, r5, r6, r7, r8, pc}
   39934:	ldr	r1, [pc, #16]	; 3994c <fputs@plt+0x28838>
   39938:	mvn	r7, #0
   3993c:	add	r1, pc, r1
   39940:	bl	39630 <fputs@plt+0x2851c>
   39944:	b	3992c <fputs@plt+0x28818>
   39948:	andeq	sl, r5, r8, lsl r8
   3994c:	ldrdeq	sl, [r5], -ip
   39950:	ldr	r3, [r0]
   39954:	ldrb	ip, [r3, #149]	; 0x95
   39958:	cmp	ip, #0
   3995c:	bne	39978 <fputs@plt+0x28864>
   39960:	ldrb	r2, [r0, #18]
   39964:	cmp	r2, #0
   39968:	bne	39978 <fputs@plt+0x28864>
   3996c:	ldr	r3, [r3, #24]
   39970:	tst	r3, #2048	; 0x800
   39974:	beq	39980 <fputs@plt+0x2886c>
   39978:	mov	r0, #0
   3997c:	bx	lr
   39980:	push	{r4, r5, r6, lr}
   39984:	mov	r5, r1
   39988:	ldr	r1, [pc, #60]	; 399cc <fputs@plt+0x288b8>
   3998c:	mov	r4, r0
   39990:	mov	r2, #7
   39994:	add	r1, pc, r1
   39998:	mov	r0, r5
   3999c:	bl	2a320 <fputs@plt+0x1920c>
   399a0:	cmp	r0, #0
   399a4:	beq	399b0 <fputs@plt+0x2889c>
   399a8:	mov	r0, #0
   399ac:	pop	{r4, r5, r6, pc}
   399b0:	ldr	r1, [pc, #24]	; 399d0 <fputs@plt+0x288bc>
   399b4:	mov	r0, r4
   399b8:	mov	r2, r5
   399bc:	add	r1, pc, r1
   399c0:	bl	39630 <fputs@plt+0x2851c>
   399c4:	mov	r0, #1
   399c8:	pop	{r4, r5, r6, pc}
   399cc:	andeq	sl, r5, ip, lsr #15
   399d0:	andeq	sl, r5, ip, lsl #15
   399d4:	ldr	r2, [r1, #16]
   399d8:	cmp	r2, #0
   399dc:	beq	39aac <fputs@plt+0x28998>
   399e0:	ldrb	r3, [r1, #37]	; 0x25
   399e4:	ands	r3, r3, #2
   399e8:	beq	39aa4 <fputs@plt+0x28990>
   399ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   399f0:	ldr	r7, [r2, #8]
   399f4:	ldr	r2, [r1, #64]	; 0x40
   399f8:	cmp	r7, #0
   399fc:	beq	39a78 <fputs@plt+0x28964>
   39a00:	ldrb	r3, [r2]
   39a04:	ldr	r8, [pc, #168]	; 39ab4 <fputs@plt+0x289a0>
   39a08:	ldr	r5, [pc, #168]	; 39ab8 <fputs@plt+0x289a4>
   39a0c:	add	r8, pc, r8
   39a10:	add	r3, r8, r3
   39a14:	add	r5, pc, r5
   39a18:	ldrb	r9, [r3, #336]	; 0x150
   39a1c:	ldr	lr, [r7]
   39a20:	ldrb	r3, [lr]
   39a24:	add	ip, r8, r3
   39a28:	ldrb	ip, [ip, #336]	; 0x150
   39a2c:	cmp	ip, r9
   39a30:	bne	39a6c <fputs@plt+0x28958>
   39a34:	cmp	r3, #0
   39a38:	beq	39a98 <fputs@plt+0x28984>
   39a3c:	mov	r4, r2
   39a40:	b	39a4c <fputs@plt+0x28938>
   39a44:	cmp	ip, #0
   39a48:	beq	39a98 <fputs@plt+0x28984>
   39a4c:	ldrb	ip, [lr, #1]!
   39a50:	ldrb	r3, [r4, #1]!
   39a54:	add	r6, r5, ip
   39a58:	add	r3, r5, r3
   39a5c:	ldrb	r6, [r6, #336]	; 0x150
   39a60:	ldrb	r3, [r3, #336]	; 0x150
   39a64:	cmp	r6, r3
   39a68:	beq	39a44 <fputs@plt+0x28930>
   39a6c:	ldr	r7, [r7, #20]
   39a70:	cmp	r7, #0
   39a74:	bne	39a1c <fputs@plt+0x28908>
   39a78:	ldr	r1, [pc, #60]	; 39abc <fputs@plt+0x289a8>
   39a7c:	mov	r4, r0
   39a80:	mov	r3, #0
   39a84:	add	r1, pc, r1
   39a88:	bl	39630 <fputs@plt+0x2851c>
   39a8c:	mov	r0, #1
   39a90:	strb	r0, [r4, #17]
   39a94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39a98:	str	r7, [r1, #68]	; 0x44
   39a9c:	mov	r0, #0
   39aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39aa4:	mov	r0, r3
   39aa8:	bx	lr
   39aac:	mov	r0, r2
   39ab0:	bx	lr
   39ab4:			; <UNDEFINED> instruction: 0x000571b4
   39ab8:	andeq	r7, r5, ip, lsr #3
   39abc:	strdeq	sl, [r5], -r0
   39ac0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39ac4:	subs	r8, r2, #0
   39ac8:	sub	sp, sp, #8
   39acc:	ldr	ip, [r0]
   39ad0:	beq	39b54 <fputs@plt+0x28a40>
   39ad4:	ldrb	r5, [ip, #69]	; 0x45
   39ad8:	cmp	r5, #0
   39adc:	bne	39b54 <fputs@plt+0x28a40>
   39ae0:	mov	r9, r3
   39ae4:	ldr	r2, [ip, #100]	; 0x64
   39ae8:	ldr	r3, [r8]
   39aec:	cmp	r3, r2
   39af0:	bgt	39b60 <fputs@plt+0x28a4c>
   39af4:	cmp	r3, #0
   39af8:	ldr	r7, [r1]
   39afc:	ldr	r4, [r8, #4]
   39b00:	ble	39b54 <fputs@plt+0x28a40>
   39b04:	mov	r6, r0
   39b08:	add	r4, r4, #20
   39b0c:	mov	sl, r5
   39b10:	ldrh	r1, [r4, #-4]
   39b14:	mov	r0, r6
   39b18:	cmp	r1, #0
   39b1c:	sub	r2, r1, #1
   39b20:	beq	39b44 <fputs@plt+0x28a30>
   39b24:	ldr	r3, [r7]
   39b28:	cmp	r1, r3
   39b2c:	bgt	39b7c <fputs@plt+0x28a68>
   39b30:	ldr	r3, [r4, #-20]	; 0xffffffec
   39b34:	ldr	r1, [r7, #4]
   39b38:	stm	sp, {r9, sl}
   39b3c:	bl	26d38 <fputs@plt+0x15c24>
   39b40:	ldr	r3, [r8]
   39b44:	add	r5, r5, #1
   39b48:	cmp	r5, r3
   39b4c:	add	r4, r4, #20
   39b50:	blt	39b10 <fputs@plt+0x289fc>
   39b54:	mov	r0, #0
   39b58:	add	sp, sp, #8
   39b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39b60:	ldr	r1, [pc, #56]	; 39ba0 <fputs@plt+0x28a8c>
   39b64:	mov	r2, r9
   39b68:	add	r1, pc, r1
   39b6c:	bl	39630 <fputs@plt+0x2851c>
   39b70:	mov	r0, #1
   39b74:	add	sp, sp, #8
   39b78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39b7c:	ldr	r1, [pc, #32]	; 39ba4 <fputs@plt+0x28a90>
   39b80:	str	r3, [sp]
   39b84:	add	r2, r5, #1
   39b88:	mov	r3, r9
   39b8c:	add	r1, pc, r1
   39b90:	bl	39630 <fputs@plt+0x2851c>
   39b94:	mov	r0, #1
   39b98:	add	sp, sp, #8
   39b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39ba0:	andeq	sl, r5, r0, lsr #12
   39ba4:	andeq	sl, r5, ip, lsl r6
   39ba8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39bac:	mov	r8, r1
   39bb0:	ldr	r4, [r0]
   39bb4:	mov	r7, r3
   39bb8:	sub	sp, sp, #8
   39bbc:	ldr	r1, [r4, #16]
   39bc0:	ldr	r3, [r0, #496]	; 0x1f0
   39bc4:	mov	r5, r0
   39bc8:	ldr	sl, [r1, r7, lsl #4]
   39bcc:	ldr	r0, [r4, #300]	; 0x12c
   39bd0:	mov	r9, r2
   39bd4:	str	r3, [sp, #4]
   39bd8:	str	sl, [sp]
   39bdc:	mov	r3, r2
   39be0:	ldr	r6, [r4, #296]	; 0x128
   39be4:	mov	r2, r8
   39be8:	mov	r1, #20
   39bec:	blx	r6
   39bf0:	cmp	r0, #1
   39bf4:	mov	r6, r0
   39bf8:	beq	39c34 <fputs@plt+0x28b20>
   39bfc:	bics	r3, r0, #2
   39c00:	bne	39c10 <fputs@plt+0x28afc>
   39c04:	mov	r0, r6
   39c08:	add	sp, sp, #8
   39c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39c10:	ldr	r1, [pc, #120]	; 39c90 <fputs@plt+0x28b7c>
   39c14:	mov	r0, r5
   39c18:	add	r1, pc, r1
   39c1c:	bl	39630 <fputs@plt+0x2851c>
   39c20:	mov	r3, #1
   39c24:	mov	r0, r6
   39c28:	str	r3, [r5, #12]
   39c2c:	add	sp, sp, #8
   39c30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39c34:	ldr	r3, [r4, #20]
   39c38:	cmp	r3, #2
   39c3c:	cmple	r7, #0
   39c40:	beq	39c74 <fputs@plt+0x28b60>
   39c44:	ldr	r1, [pc, #72]	; 39c94 <fputs@plt+0x28b80>
   39c48:	str	r9, [sp]
   39c4c:	mov	r3, r8
   39c50:	mov	r2, sl
   39c54:	add	r1, pc, r1
   39c58:	mov	r0, r5
   39c5c:	bl	39630 <fputs@plt+0x2851c>
   39c60:	mov	r3, #23
   39c64:	mov	r0, r6
   39c68:	str	r3, [r5, #12]
   39c6c:	add	sp, sp, #8
   39c70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39c74:	ldr	r1, [pc, #28]	; 39c98 <fputs@plt+0x28b84>
   39c78:	mov	r3, r9
   39c7c:	mov	r2, r8
   39c80:	add	r1, pc, r1
   39c84:	mov	r0, r5
   39c88:	bl	39630 <fputs@plt+0x2851c>
   39c8c:	b	39c60 <fputs@plt+0x28b4c>
   39c90:	andeq	sl, r5, r8, ror #9
   39c94:	andeq	sl, r5, ip, lsl #11
   39c98:	andeq	sl, r5, r4, lsl #11
   39c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39ca0:	sub	sp, sp, #108	; 0x6c
   39ca4:	mov	lr, r0
   39ca8:	str	r2, [sp, #36]	; 0x24
   39cac:	ldr	r2, [sp, #148]	; 0x94
   39cb0:	cmp	r1, #0
   39cb4:	mov	r6, r3
   39cb8:	ldr	r3, [lr]
   39cbc:	str	r0, [sp, #72]	; 0x48
   39cc0:	mov	ip, r1
   39cc4:	str	r1, [sp, #32]
   39cc8:	mvn	r0, #0
   39ccc:	mov	r1, #0
   39cd0:	str	r3, [sp, #100]	; 0x64
   39cd4:	str	r0, [r2, #28]
   39cd8:	str	r1, [r2, #44]	; 0x2c
   39cdc:	beq	3a90c <fputs@plt+0x297f8>
   39ce0:	ldr	r2, [sp, #144]	; 0x90
   39ce4:	ldrh	r4, [r2, #28]
   39ce8:	ands	r4, r4, #20
   39cec:	beq	3a00c <fputs@plt+0x28ef8>
   39cf0:	str	r1, [sp, #52]	; 0x34
   39cf4:	str	r1, [sp, #32]
   39cf8:	mov	r3, #0
   39cfc:	mov	r5, r3
   39d00:	str	r3, [sp, #96]	; 0x60
   39d04:	str	r3, [sp, #12]
   39d08:	str	r3, [sp, #92]	; 0x5c
   39d0c:	str	r3, [sp, #16]
   39d10:	ldr	r3, [sp, #36]	; 0x24
   39d14:	clz	r3, r3
   39d18:	lsr	r3, r3, #5
   39d1c:	str	r3, [sp, #68]	; 0x44
   39d20:	ldr	r3, [pc, #3240]	; 3a9d0 <fputs@plt+0x298bc>
   39d24:	ldr	sl, [pc, #3240]	; 3a9d4 <fputs@plt+0x298c0>
   39d28:	add	r3, pc, r3
   39d2c:	str	r3, [sp, #84]	; 0x54
   39d30:	ldr	r3, [pc, #3232]	; 3a9d8 <fputs@plt+0x298c4>
   39d34:	add	sl, pc, sl
   39d38:	add	r3, pc, r3
   39d3c:	str	r3, [sp, #44]	; 0x2c
   39d40:	ldr	r3, [pc, #3220]	; 3a9dc <fputs@plt+0x298c8>
   39d44:	ldr	fp, [pc, #3220]	; 3a9e0 <fputs@plt+0x298cc>
   39d48:	add	r3, pc, r3
   39d4c:	str	r3, [sp, #88]	; 0x58
   39d50:	ldr	r3, [pc, #3212]	; 3a9e4 <fputs@plt+0x298d0>
   39d54:	ldr	r2, [sp, #144]	; 0x90
   39d58:	add	r3, pc, r3
   39d5c:	str	r3, [sp, #80]	; 0x50
   39d60:	mov	r3, sl
   39d64:	add	fp, pc, fp
   39d68:	mov	sl, r5
   39d6c:	mov	r8, r6
   39d70:	mov	r5, r3
   39d74:	str	r2, [sp, #60]	; 0x3c
   39d78:	ldr	r2, [sp, #60]	; 0x3c
   39d7c:	clz	r3, sl
   39d80:	lsr	r3, r3, #5
   39d84:	cmp	r2, #0
   39d88:	moveq	r2, #0
   39d8c:	andne	r2, r3, #1
   39d90:	cmp	r2, #0
   39d94:	beq	3a6b8 <fputs@plt+0x295a4>
   39d98:	ldr	r3, [sp, #60]	; 0x3c
   39d9c:	ldr	r3, [r3, #4]
   39da0:	cmp	r3, #0
   39da4:	str	r3, [sp, #64]	; 0x40
   39da8:	beq	3a46c <fputs@plt+0x29358>
   39dac:	ldr	r2, [r3]
   39db0:	add	r9, r3, #8
   39db4:	cmp	r2, #0
   39db8:	str	r2, [sp, #28]
   39dbc:	mov	sl, #0
   39dc0:	ble	39ec0 <fputs@plt+0x28dac>
   39dc4:	str	sl, [sp, #20]
   39dc8:	ldr	r3, [r9, #20]
   39dcc:	ldr	r2, [r9, #16]
   39dd0:	cmp	r3, #0
   39dd4:	str	r2, [sp, #24]
   39dd8:	beq	39e84 <fputs@plt+0x28d70>
   39ddc:	ldr	r2, [r3, #8]
   39de0:	tst	r2, #1024	; 0x400
   39de4:	beq	39e84 <fputs@plt+0x28d70>
   39de8:	ldr	r6, [r3]
   39dec:	mov	r7, #0
   39df0:	ldr	r3, [r6]
   39df4:	cmp	r3, #0
   39df8:	ble	39e78 <fputs@plt+0x28d64>
   39dfc:	str	fp, [sp, #28]
   39e00:	str	r5, [sp, #40]	; 0x28
   39e04:	ldr	fp, [sp, #36]	; 0x24
   39e08:	ldr	r5, [sp, #32]
   39e0c:	mov	r4, r7
   39e10:	ldr	r2, [r6, #4]
   39e14:	add	r1, r4, r4, lsl #2
   39e18:	mov	r3, r5
   39e1c:	add	r1, r2, r1, lsl #2
   39e20:	mov	r2, fp
   39e24:	ldr	r0, [r1, #8]
   39e28:	mov	r1, r8
   39e2c:	bl	2a4d8 <fputs@plt+0x193c4>
   39e30:	cmp	r0, #0
   39e34:	beq	39e54 <fputs@plt+0x28d40>
   39e38:	mov	r3, #2
   39e3c:	str	r3, [sp, #16]
   39e40:	ldr	r3, [sp, #148]	; 0x94
   39e44:	add	sl, sl, #1
   39e48:	mov	r7, #1
   39e4c:	str	r9, [sp, #12]
   39e50:	strh	r4, [r3, #32]
   39e54:	ldr	r3, [r6]
   39e58:	add	r4, r4, #1
   39e5c:	cmp	r3, r4
   39e60:	bgt	39e10 <fputs@plt+0x28cfc>
   39e64:	ldr	r3, [sp, #64]	; 0x40
   39e68:	ldr	r5, [sp, #40]	; 0x28
   39e6c:	ldr	fp, [sp, #28]
   39e70:	ldr	r3, [r3]
   39e74:	str	r3, [sp, #28]
   39e78:	ldr	r3, [sp, #68]	; 0x44
   39e7c:	orrs	r3, r7, r3
   39e80:	bne	39ea4 <fputs@plt+0x28d90>
   39e84:	ldr	r3, [sp, #32]
   39e88:	cmp	r3, #0
   39e8c:	beq	3a0b4 <fputs@plt+0x28fa0>
   39e90:	ldr	r3, [sp, #24]
   39e94:	ldr	r2, [sp, #52]	; 0x34
   39e98:	ldr	r3, [r3, #64]	; 0x40
   39e9c:	cmp	r2, r3
   39ea0:	beq	3a0b4 <fputs@plt+0x28fa0>
   39ea4:	ldr	r3, [sp, #20]
   39ea8:	ldr	r2, [sp, #28]
   39eac:	add	r3, r3, #1
   39eb0:	cmp	r2, r3
   39eb4:	str	r3, [sp, #20]
   39eb8:	add	r9, r9, #72	; 0x48
   39ebc:	bgt	39dc8 <fputs@plt+0x28cb4>
   39ec0:	ldr	r1, [sp, #12]
   39ec4:	cmp	r1, #0
   39ec8:	beq	39f04 <fputs@plt+0x28df0>
   39ecc:	ldr	r0, [sp, #148]	; 0x94
   39ed0:	ldr	r2, [r1, #44]	; 0x2c
   39ed4:	ldr	r3, [r1, #16]
   39ed8:	str	r2, [r0, #28]
   39edc:	str	r3, [r0, #44]	; 0x2c
   39ee0:	ldrb	r2, [r1, #36]	; 0x24
   39ee4:	ldr	r3, [r3, #64]	; 0x40
   39ee8:	tst	r2, #8
   39eec:	movne	r2, r0
   39ef0:	movne	r1, r0
   39ef4:	ldrne	r2, [r2, #4]
   39ef8:	str	r3, [sp, #52]	; 0x34
   39efc:	orrne	r2, r2, #1048576	; 0x100000
   39f00:	strne	r2, [r1, #4]
   39f04:	ldr	r2, [sp, #36]	; 0x24
   39f08:	ldr	r3, [sp, #32]
   39f0c:	cmp	r2, #0
   39f10:	ldr	r2, [sp, #16]
   39f14:	clz	r3, r3
   39f18:	lsr	r3, r3, #5
   39f1c:	moveq	r3, #0
   39f20:	cmp	r2, #0
   39f24:	movne	r3, #0
   39f28:	andeq	r3, r3, #1
   39f2c:	cmp	r3, #0
   39f30:	beq	3a2d0 <fputs@plt+0x291bc>
   39f34:	ldr	r3, [sp, #72]	; 0x48
   39f38:	ldr	r2, [r3, #420]	; 0x1a4
   39f3c:	cmp	r2, #0
   39f40:	str	r2, [sp, #20]
   39f44:	beq	3a6ac <fputs@plt+0x29598>
   39f48:	ldrb	r6, [r3, #440]	; 0x1b8
   39f4c:	ldr	r3, [sp, #36]	; 0x24
   39f50:	cmp	r6, #109	; 0x6d
   39f54:	beq	3a4b4 <fputs@plt+0x293a0>
   39f58:	ldrb	r3, [r3]
   39f5c:	ldr	r1, [pc, #2692]	; 3a9e8 <fputs@plt+0x298d4>
   39f60:	add	r1, pc, r1
   39f64:	add	r3, r1, r3
   39f68:	ldrb	r4, [r3, #336]	; 0x150
   39f6c:	cmp	r4, #110	; 0x6e
   39f70:	bne	39fac <fputs@plt+0x28e98>
   39f74:	ldr	ip, [pc, #2672]	; 3a9ec <fputs@plt+0x298d8>
   39f78:	ldr	r0, [sp, #36]	; 0x24
   39f7c:	add	ip, pc, ip
   39f80:	b	39f8c <fputs@plt+0x28e78>
   39f84:	cmp	r2, #0
   39f88:	beq	3a680 <fputs@plt+0x2956c>
   39f8c:	ldrb	r2, [ip, #1]!
   39f90:	ldrb	r3, [r0, #1]!
   39f94:	add	lr, r1, r2
   39f98:	add	r3, r1, r3
   39f9c:	ldrb	lr, [lr, #336]	; 0x150
   39fa0:	ldrb	r3, [r3, #336]	; 0x150
   39fa4:	cmp	lr, r3
   39fa8:	beq	39f84 <fputs@plt+0x28e70>
   39fac:	cmp	r6, #108	; 0x6c
   39fb0:	bne	3a4c8 <fputs@plt+0x293b4>
   39fb4:	mov	r3, #0
   39fb8:	str	r3, [sp, #16]
   39fbc:	ldr	r3, [sp, #60]	; 0x3c
   39fc0:	ldr	r3, [r3, #8]
   39fc4:	cmp	r3, #0
   39fc8:	beq	39fe4 <fputs@plt+0x28ed0>
   39fcc:	ldr	r2, [sp, #68]	; 0x44
   39fd0:	cmp	sl, #0
   39fd4:	movne	r2, #0
   39fd8:	andeq	r2, r2, #1
   39fdc:	cmp	r2, #0
   39fe0:	bne	3a320 <fputs@plt+0x2920c>
   39fe4:	cmp	sl, #0
   39fe8:	bne	39d78 <fputs@plt+0x28c64>
   39fec:	ldr	r3, [sp, #60]	; 0x3c
   39ff0:	mov	sl, #0
   39ff4:	ldr	r3, [r3, #16]
   39ff8:	str	r3, [sp, #60]	; 0x3c
   39ffc:	ldr	r3, [sp, #92]	; 0x5c
   3a000:	add	r3, r3, #1
   3a004:	str	r3, [sp, #92]	; 0x5c
   3a008:	b	39d78 <fputs@plt+0x28c64>
   3a00c:	ldr	r7, [r3, #20]
   3a010:	mov	r2, r3
   3a014:	cmp	r7, r1
   3a018:	ble	3a93c <fputs@plt+0x29828>
   3a01c:	ldrb	r3, [ip]
   3a020:	ldr	r9, [pc, #2504]	; 3a9f0 <fputs@plt+0x298dc>
   3a024:	mov	r1, ip
   3a028:	add	r9, pc, r9
   3a02c:	add	r3, r9, r3
   3a030:	ldr	sl, [r2, #16]
   3a034:	ldr	ip, [pc, #2488]	; 3a9f4 <fputs@plt+0x298e0>
   3a038:	ldrb	r8, [r3, #336]	; 0x150
   3a03c:	add	ip, pc, ip
   3a040:	mov	r5, sl
   3a044:	mov	fp, r1
   3a048:	ldr	r1, [sl, r4, lsl #4]
   3a04c:	ldrb	r3, [r1]
   3a050:	add	r2, r9, r3
   3a054:	ldrb	r2, [r2, #336]	; 0x150
   3a058:	cmp	r2, r8
   3a05c:	bne	3a098 <fputs@plt+0x28f84>
   3a060:	cmp	r3, #0
   3a064:	beq	3a80c <fputs@plt+0x296f8>
   3a068:	mov	r0, fp
   3a06c:	b	3a078 <fputs@plt+0x28f64>
   3a070:	cmp	r2, #0
   3a074:	beq	3a80c <fputs@plt+0x296f8>
   3a078:	ldrb	r2, [r1, #1]!
   3a07c:	ldrb	r3, [r0, #1]!
   3a080:	add	lr, ip, r2
   3a084:	add	r3, ip, r3
   3a088:	ldrb	lr, [lr, #336]	; 0x150
   3a08c:	ldrb	r3, [r3, #336]	; 0x150
   3a090:	cmp	r3, lr
   3a094:	beq	3a070 <fputs@plt+0x28f5c>
   3a098:	add	r4, r4, #1
   3a09c:	cmp	r4, r7
   3a0a0:	add	r5, r5, #16
   3a0a4:	bne	3a048 <fputs@plt+0x28f34>
   3a0a8:	mov	r3, #0
   3a0ac:	str	r3, [sp, #52]	; 0x34
   3a0b0:	b	39cf8 <fputs@plt+0x28be4>
   3a0b4:	ldr	r3, [sp, #36]	; 0x24
   3a0b8:	cmp	r3, #0
   3a0bc:	beq	3a134 <fputs@plt+0x29020>
   3a0c0:	ldr	r1, [r9, #12]
   3a0c4:	ldr	ip, [sp, #80]	; 0x50
   3a0c8:	cmp	r1, #0
   3a0cc:	ldreq	r3, [sp, #24]
   3a0d0:	ldreq	r1, [r3]
   3a0d4:	ldr	r3, [sp, #36]	; 0x24
   3a0d8:	ldrb	r2, [r1]
   3a0dc:	ldrb	r3, [r3]
   3a0e0:	add	r0, ip, r2
   3a0e4:	add	r3, ip, r3
   3a0e8:	ldrb	r0, [r0, #336]	; 0x150
   3a0ec:	ldrb	r3, [r3, #336]	; 0x150
   3a0f0:	cmp	r0, r3
   3a0f4:	bne	39ea4 <fputs@plt+0x28d90>
   3a0f8:	cmp	r2, #0
   3a0fc:	beq	3a134 <fputs@plt+0x29020>
   3a100:	ldr	ip, [pc, #2288]	; 3a9f8 <fputs@plt+0x298e4>
   3a104:	ldr	r0, [sp, #36]	; 0x24
   3a108:	add	ip, pc, ip
   3a10c:	ldrb	r2, [r1, #1]!
   3a110:	ldrb	r3, [r0, #1]!
   3a114:	add	lr, ip, r2
   3a118:	add	r3, ip, r3
   3a11c:	ldrb	lr, [lr, #336]	; 0x150
   3a120:	ldrb	r3, [r3, #336]	; 0x150
   3a124:	cmp	lr, r3
   3a128:	bne	39ea4 <fputs@plt+0x28d90>
   3a12c:	cmp	r2, #0
   3a130:	bne	3a10c <fputs@plt+0x28ff8>
   3a134:	ldr	r3, [sp, #24]
   3a138:	ldr	r0, [sp, #16]
   3a13c:	ldr	r1, [sp, #12]
   3a140:	ldrsh	r2, [r3, #34]	; 0x22
   3a144:	cmp	r0, #0
   3a148:	moveq	r1, r9
   3a14c:	ldr	r3, [r3, #4]
   3a150:	str	r1, [sp, #12]
   3a154:	cmp	r2, #0
   3a158:	add	r1, r0, #1
   3a15c:	str	r2, [sp, #40]	; 0x28
   3a160:	str	r1, [sp, #76]	; 0x4c
   3a164:	str	r3, [sp, #16]
   3a168:	ble	3a8d8 <fputs@plt+0x297c4>
   3a16c:	ldrb	r3, [r8]
   3a170:	ldr	r2, [sp, #84]	; 0x54
   3a174:	str	r9, [sp, #48]	; 0x30
   3a178:	add	r3, r2, r3
   3a17c:	ldr	r9, [sp, #88]	; 0x58
   3a180:	ldrb	r6, [r3, #336]	; 0x150
   3a184:	mov	r4, #0
   3a188:	str	sl, [sp, #56]	; 0x38
   3a18c:	ldr	r3, [sp, #16]
   3a190:	ldr	r2, [sp, #44]	; 0x2c
   3a194:	ldr	r1, [r3, r4, lsl #4]
   3a198:	ldrb	r3, [r1]
   3a19c:	add	r2, r2, r3
   3a1a0:	ldrb	r2, [r2, #336]	; 0x150
   3a1a4:	cmp	r2, r6
   3a1a8:	bne	3a1e4 <fputs@plt+0x290d0>
   3a1ac:	cmp	r3, #0
   3a1b0:	movne	r0, r8
   3a1b4:	bne	3a1c4 <fputs@plt+0x290b0>
   3a1b8:	b	3a208 <fputs@plt+0x290f4>
   3a1bc:	cmp	r2, #0
   3a1c0:	beq	3a208 <fputs@plt+0x290f4>
   3a1c4:	ldrb	r2, [r1, #1]!
   3a1c8:	ldrb	r3, [r0, #1]!
   3a1cc:	add	ip, r5, r2
   3a1d0:	add	r3, r5, r3
   3a1d4:	ldrb	ip, [ip, #336]	; 0x150
   3a1d8:	ldrb	r3, [r3, #336]	; 0x150
   3a1dc:	cmp	ip, r3
   3a1e0:	beq	3a1bc <fputs@plt+0x290a8>
   3a1e4:	ldr	r3, [sp, #40]	; 0x28
   3a1e8:	add	r4, r4, #1
   3a1ec:	cmp	r3, r4
   3a1f0:	bne	3a18c <fputs@plt+0x29078>
   3a1f4:	ldr	r3, [sp, #76]	; 0x4c
   3a1f8:	ldr	sl, [sp, #56]	; 0x38
   3a1fc:	ldr	r9, [sp, #48]	; 0x30
   3a200:	str	r3, [sp, #16]
   3a204:	b	39ea4 <fputs@plt+0x28d90>
   3a208:	ldr	r3, [sp, #56]	; 0x38
   3a20c:	cmp	r3, #1
   3a210:	bne	3a29c <fputs@plt+0x29188>
   3a214:	ldr	r3, [sp, #48]	; 0x30
   3a218:	ldrb	lr, [r3, #36]	; 0x24
   3a21c:	ands	lr, lr, #4
   3a220:	bne	3a1e4 <fputs@plt+0x290d0>
   3a224:	ldr	r3, [r3, #52]	; 0x34
   3a228:	cmp	r3, #0
   3a22c:	beq	3a29c <fputs@plt+0x29188>
   3a230:	ldr	r7, [r3, #4]
   3a234:	cmp	r7, #0
   3a238:	ble	3a29c <fputs@plt+0x29188>
   3a23c:	ldr	sl, [r3]
   3a240:	ldr	r1, [sl, lr, lsl #3]
   3a244:	ldrb	r3, [r1]
   3a248:	add	r2, r9, r3
   3a24c:	ldrb	r2, [r2, #336]	; 0x150
   3a250:	cmp	r2, r6
   3a254:	bne	3a290 <fputs@plt+0x2917c>
   3a258:	cmp	r3, #0
   3a25c:	beq	3a1e4 <fputs@plt+0x290d0>
   3a260:	mov	r0, r8
   3a264:	b	3a270 <fputs@plt+0x2915c>
   3a268:	cmp	r2, #0
   3a26c:	beq	3a1e4 <fputs@plt+0x290d0>
   3a270:	ldrb	r2, [r1, #1]!
   3a274:	ldrb	r3, [r0, #1]!
   3a278:	add	ip, fp, r2
   3a27c:	add	r3, fp, r3
   3a280:	ldrb	ip, [ip, #336]	; 0x150
   3a284:	ldrb	r3, [r3, #336]	; 0x150
   3a288:	cmp	ip, r3
   3a28c:	beq	3a268 <fputs@plt+0x29154>
   3a290:	add	lr, lr, #1
   3a294:	cmp	lr, r7
   3a298:	bne	3a240 <fputs@plt+0x2912c>
   3a29c:	ldr	r3, [sp, #24]
   3a2a0:	ldr	sl, [sp, #56]	; 0x38
   3a2a4:	ldr	r9, [sp, #48]	; 0x30
   3a2a8:	ldrsh	r3, [r3, #32]
   3a2ac:	ldr	r2, [sp, #76]	; 0x4c
   3a2b0:	add	sl, sl, #1
   3a2b4:	cmp	r3, r4
   3a2b8:	ldr	r3, [sp, #148]	; 0x94
   3a2bc:	mvneq	r4, #0
   3a2c0:	str	r2, [sp, #16]
   3a2c4:	strh	r4, [r3, #32]
   3a2c8:	str	r9, [sp, #12]
   3a2cc:	b	39ea4 <fputs@plt+0x28d90>
   3a2d0:	cmp	r2, #1
   3a2d4:	cmpeq	sl, #0
   3a2d8:	moveq	r3, #1
   3a2dc:	movne	r3, #0
   3a2e0:	cmp	r3, #0
   3a2e4:	beq	39fbc <fputs@plt+0x28ea8>
   3a2e8:	ldr	r3, [sp, #12]
   3a2ec:	cmp	r3, #0
   3a2f0:	beq	3a304 <fputs@plt+0x291f0>
   3a2f4:	ldr	r3, [sp, #60]	; 0x3c
   3a2f8:	ldrh	r3, [r3, #28]
   3a2fc:	tst	r3, #32
   3a300:	beq	3a474 <fputs@plt+0x29360>
   3a304:	ldr	r3, [sp, #60]	; 0x3c
   3a308:	ldr	r3, [r3, #8]
   3a30c:	cmp	r3, #0
   3a310:	beq	39fec <fputs@plt+0x28ed8>
   3a314:	ldr	r2, [sp, #36]	; 0x24
   3a318:	cmp	r2, #0
   3a31c:	bne	39fec <fputs@plt+0x28ed8>
   3a320:	ldr	r7, [r3]
   3a324:	cmp	r7, #0
   3a328:	ble	39fec <fputs@plt+0x28ed8>
   3a32c:	ldr	r3, [r3, #4]
   3a330:	ldr	r6, [pc, #1732]	; 3a9fc <fputs@plt+0x298e8>
   3a334:	ldr	lr, [pc, #1732]	; 3aa00 <fputs@plt+0x298ec>
   3a338:	add	r6, pc, r6
   3a33c:	add	lr, pc, lr
   3a340:	mov	sl, r3
   3a344:	mov	r9, #0
   3a348:	str	r3, [sp, #20]
   3a34c:	ldr	r2, [sl, #4]
   3a350:	cmp	r2, #0
   3a354:	beq	3a3b4 <fputs@plt+0x292a0>
   3a358:	ldrb	r1, [r2]
   3a35c:	ldrb	r3, [r8]
   3a360:	add	r0, r6, r1
   3a364:	add	r3, r6, r3
   3a368:	ldrb	r0, [r0, #336]	; 0x150
   3a36c:	ldrb	r3, [r3, #336]	; 0x150
   3a370:	cmp	r3, r0
   3a374:	bne	3a3b4 <fputs@plt+0x292a0>
   3a378:	cmp	r1, #0
   3a37c:	beq	3a3c8 <fputs@plt+0x292b4>
   3a380:	mov	ip, r8
   3a384:	mov	r0, r2
   3a388:	b	3a394 <fputs@plt+0x29280>
   3a38c:	cmp	r1, #0
   3a390:	beq	3a3c8 <fputs@plt+0x292b4>
   3a394:	ldrb	r1, [r0, #1]!
   3a398:	ldrb	r3, [ip, #1]!
   3a39c:	add	r4, lr, r1
   3a3a0:	add	r3, lr, r3
   3a3a4:	ldrb	r4, [r4, #336]	; 0x150
   3a3a8:	ldrb	r3, [r3, #336]	; 0x150
   3a3ac:	cmp	r4, r3
   3a3b0:	beq	3a38c <fputs@plt+0x29278>
   3a3b4:	add	r9, r9, #1
   3a3b8:	cmp	r9, r7
   3a3bc:	add	sl, sl, #20
   3a3c0:	bne	3a34c <fputs@plt+0x29238>
   3a3c4:	b	39fec <fputs@plt+0x28ed8>
   3a3c8:	ldr	r3, [sp, #60]	; 0x3c
   3a3cc:	ldrh	r3, [r3, #28]
   3a3d0:	tst	r3, #1
   3a3d4:	bne	3a3e8 <fputs@plt+0x292d4>
   3a3d8:	ldr	r3, [sl]
   3a3dc:	ldr	r3, [r3, #4]
   3a3e0:	tst	r3, #2
   3a3e4:	bne	3a690 <fputs@plt+0x2957c>
   3a3e8:	ldr	r3, [pc, #1556]	; 3aa04 <fputs@plt+0x298f0>
   3a3ec:	ldr	r2, [sp, #92]	; 0x5c
   3a3f0:	add	r3, pc, r3
   3a3f4:	str	r2, [sp, #4]
   3a3f8:	str	r3, [sp]
   3a3fc:	mov	r2, r9
   3a400:	ldr	r1, [sp, #20]
   3a404:	ldr	r3, [sp, #148]	; 0x94
   3a408:	ldr	r0, [sp, #72]	; 0x48
   3a40c:	bl	26d38 <fputs@plt+0x15c24>
   3a410:	ldr	r3, [sp, #148]	; 0x94
   3a414:	ldr	r3, [r3, #4]
   3a418:	ands	r3, r3, #4194304	; 0x400000
   3a41c:	beq	3a818 <fputs@plt+0x29704>
   3a420:	ldr	r3, [sp, #144]	; 0x90
   3a424:	ldr	r1, [sp, #144]	; 0x90
   3a428:	ldr	r2, [sp, #60]	; 0x3c
   3a42c:	ldr	r3, [r3, #20]
   3a430:	cmp	r2, r1
   3a434:	add	r3, r3, #1
   3a438:	str	r3, [r1, #20]
   3a43c:	beq	3a460 <fputs@plt+0x2934c>
   3a440:	ldr	r1, [sp, #60]	; 0x3c
   3a444:	ldr	r3, [sp, #144]	; 0x90
   3a448:	ldr	r3, [r3, #16]
   3a44c:	cmp	r1, r3
   3a450:	ldr	r2, [r3, #20]
   3a454:	add	r2, r2, #1
   3a458:	str	r2, [r3, #20]
   3a45c:	bne	3a448 <fputs@plt+0x29334>
   3a460:	mov	r0, #1
   3a464:	add	sp, sp, #108	; 0x6c
   3a468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a46c:	ldr	sl, [sp, #64]	; 0x40
   3a470:	b	39f04 <fputs@plt+0x28df0>
   3a474:	mov	r0, r8
   3a478:	bl	1fe00 <fputs@plt+0xecec>
   3a47c:	cmp	r0, #0
   3a480:	beq	3a304 <fputs@plt+0x291f0>
   3a484:	ldr	r3, [sp, #12]
   3a488:	ldr	r3, [r3, #16]
   3a48c:	ldrb	r3, [r3, #42]	; 0x2a
   3a490:	tst	r3, #64	; 0x40
   3a494:	bne	3a304 <fputs@plt+0x291f0>
   3a498:	ldr	r1, [sp, #148]	; 0x94
   3a49c:	mvn	r2, #0
   3a4a0:	mov	r3, #68	; 0x44
   3a4a4:	strh	r2, [r1, #32]
   3a4a8:	strb	r3, [r1, #1]
   3a4ac:	mov	sl, #1
   3a4b0:	b	39d78 <fputs@plt+0x28c64>
   3a4b4:	ldrb	r2, [r3]
   3a4b8:	ldr	r3, [pc, #1352]	; 3aa08 <fputs@plt+0x298f4>
   3a4bc:	add	r3, pc, r3
   3a4c0:	add	r3, r3, r2
   3a4c4:	ldrb	r4, [r3, #336]	; 0x150
   3a4c8:	cmp	r4, #111	; 0x6f
   3a4cc:	bne	39fb4 <fputs@plt+0x28ea0>
   3a4d0:	ldr	ip, [pc, #1332]	; 3aa0c <fputs@plt+0x298f8>
   3a4d4:	ldr	r0, [pc, #1332]	; 3aa10 <fputs@plt+0x298fc>
   3a4d8:	ldr	r1, [sp, #36]	; 0x24
   3a4dc:	add	ip, pc, ip
   3a4e0:	add	r0, pc, r0
   3a4e4:	ldrb	r2, [ip, #1]!
   3a4e8:	ldrb	r3, [r1, #1]!
   3a4ec:	add	lr, r0, r2
   3a4f0:	add	r3, r0, r3
   3a4f4:	ldrb	lr, [lr, #336]	; 0x150
   3a4f8:	ldrb	r3, [r3, #336]	; 0x150
   3a4fc:	cmp	lr, r3
   3a500:	bne	39fb4 <fputs@plt+0x28ea0>
   3a504:	cmp	r2, #0
   3a508:	bne	3a4e4 <fputs@plt+0x293d0>
   3a50c:	ldr	r3, [sp, #148]	; 0x94
   3a510:	str	r2, [r3, #28]
   3a514:	ldr	r3, [sp, #20]
   3a518:	ldrsh	r7, [r3, #34]	; 0x22
   3a51c:	ldr	r2, [r3, #64]	; 0x40
   3a520:	ldr	r9, [r3, #4]
   3a524:	cmp	r7, #0
   3a528:	str	r2, [sp, #52]	; 0x34
   3a52c:	ble	3a5b8 <fputs@plt+0x294a4>
   3a530:	ldrb	r3, [r8]
   3a534:	ldr	r2, [pc, #1240]	; 3aa14 <fputs@plt+0x29900>
   3a538:	ldr	ip, [pc, #1240]	; 3aa18 <fputs@plt+0x29904>
   3a53c:	add	r2, pc, r2
   3a540:	add	r3, r2, r3
   3a544:	str	r5, [sp, #16]
   3a548:	ldrb	r6, [r3, #336]	; 0x150
   3a54c:	add	ip, pc, ip
   3a550:	mov	r4, #0
   3a554:	mov	r5, r2
   3a558:	ldr	r1, [r9, r4, lsl #4]
   3a55c:	ldrb	r3, [r1]
   3a560:	add	r2, r5, r3
   3a564:	ldrb	r2, [r2, #336]	; 0x150
   3a568:	cmp	r2, r6
   3a56c:	bne	3a5a8 <fputs@plt+0x29494>
   3a570:	cmp	r3, #0
   3a574:	beq	3a628 <fputs@plt+0x29514>
   3a578:	mov	r0, r8
   3a57c:	b	3a588 <fputs@plt+0x29474>
   3a580:	cmp	r2, #0
   3a584:	beq	3a628 <fputs@plt+0x29514>
   3a588:	ldrb	r2, [r1, #1]!
   3a58c:	ldrb	r3, [r0, #1]!
   3a590:	add	lr, ip, r2
   3a594:	add	r3, ip, r3
   3a598:	ldrb	lr, [lr, #336]	; 0x150
   3a59c:	ldrb	r3, [r3, #336]	; 0x150
   3a5a0:	cmp	lr, r3
   3a5a4:	beq	3a580 <fputs@plt+0x2946c>
   3a5a8:	add	r4, r4, #1
   3a5ac:	cmp	r4, r7
   3a5b0:	bne	3a558 <fputs@plt+0x29444>
   3a5b4:	ldr	r5, [sp, #16]
   3a5b8:	mov	r0, r8
   3a5bc:	bl	1fe00 <fputs@plt+0xecec>
   3a5c0:	cmp	r0, #0
   3a5c4:	beq	3a614 <fputs@plt+0x29500>
   3a5c8:	ldr	r3, [sp, #20]
   3a5cc:	ldrb	r3, [r3, #42]	; 0x2a
   3a5d0:	tst	r3, #64	; 0x40
   3a5d4:	bne	3a614 <fputs@plt+0x29500>
   3a5d8:	cmp	r7, #0
   3a5dc:	blt	3a614 <fputs@plt+0x29500>
   3a5e0:	ldr	r2, [sp, #148]	; 0x94
   3a5e4:	add	sl, sl, #1
   3a5e8:	mvn	r4, #0
   3a5ec:	mov	r3, #68	; 0x44
   3a5f0:	strb	r3, [r2, #1]
   3a5f4:	ldr	r2, [sp, #148]	; 0x94
   3a5f8:	ldr	r1, [sp, #20]
   3a5fc:	mov	r3, #1
   3a600:	str	r3, [sp, #96]	; 0x60
   3a604:	strh	r4, [r2, #32]
   3a608:	str	r1, [r2, #44]	; 0x2c
   3a60c:	str	r3, [sp, #16]
   3a610:	b	39fbc <fputs@plt+0x28ea8>
   3a614:	mov	r2, #1
   3a618:	clz	r3, sl
   3a61c:	str	r2, [sp, #16]
   3a620:	lsr	r3, r3, #5
   3a624:	b	3a2e0 <fputs@plt+0x291cc>
   3a628:	ldr	r3, [sp, #20]
   3a62c:	ldr	r5, [sp, #16]
   3a630:	ldrsh	r3, [r3, #32]
   3a634:	cmp	r3, r4
   3a638:	beq	3a5e0 <fputs@plt+0x294cc>
   3a63c:	cmp	r7, r4
   3a640:	ble	3a5b8 <fputs@plt+0x294a4>
   3a644:	ldr	r3, [sp, #148]	; 0x94
   3a648:	add	sl, sl, #1
   3a64c:	ldr	r3, [r3, #28]
   3a650:	cmp	r3, #0
   3a654:	bne	3a8e4 <fputs@plt+0x297d0>
   3a658:	ldr	r3, [sp, #72]	; 0x48
   3a65c:	cmp	r4, #31
   3a660:	movle	r2, #1
   3a664:	ldr	r3, [r3, #432]	; 0x1b0
   3a668:	mvngt	r3, #0
   3a66c:	orrle	r3, r3, r2, lsl r4
   3a670:	ldr	r2, [sp, #72]	; 0x48
   3a674:	sxth	r4, r4
   3a678:	str	r3, [r2, #432]	; 0x1b0
   3a67c:	b	3a5f4 <fputs@plt+0x294e0>
   3a680:	ldr	r2, [sp, #148]	; 0x94
   3a684:	mov	r3, #1
   3a688:	str	r3, [r2, #28]
   3a68c:	b	3a514 <fputs@plt+0x29400>
   3a690:	ldr	r1, [pc, #900]	; 3aa1c <fputs@plt+0x29908>
   3a694:	ldr	r0, [sp, #72]	; 0x48
   3a698:	add	r1, pc, r1
   3a69c:	bl	39630 <fputs@plt+0x2851c>
   3a6a0:	mov	r0, #2
   3a6a4:	add	sp, sp, #108	; 0x6c
   3a6a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a6ac:	ldr	r3, [sp, #20]
   3a6b0:	str	r3, [sp, #16]
   3a6b4:	b	39fbc <fputs@plt+0x28ea8>
   3a6b8:	ldr	r1, [sp, #68]	; 0x44
   3a6bc:	mov	r5, sl
   3a6c0:	tst	r3, r1
   3a6c4:	mov	r6, r8
   3a6c8:	beq	3a6f8 <fputs@plt+0x295e4>
   3a6cc:	ldr	r3, [sp, #148]	; 0x94
   3a6d0:	ldr	r3, [r3, #4]
   3a6d4:	tst	r3, #64	; 0x40
   3a6d8:	beq	3a6f8 <fputs@plt+0x295e4>
   3a6dc:	ldr	r1, [sp, #148]	; 0x94
   3a6e0:	mov	r3, #97	; 0x61
   3a6e4:	mov	r0, #1
   3a6e8:	str	r2, [r1, #44]	; 0x2c
   3a6ec:	strb	r3, [r1]
   3a6f0:	add	sp, sp, #108	; 0x6c
   3a6f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a6f8:	cmp	r5, #1
   3a6fc:	beq	3a75c <fputs@plt+0x29648>
   3a700:	ldr	r2, [pc, #792]	; 3aa20 <fputs@plt+0x2990c>
   3a704:	cmp	r5, #0
   3a708:	add	r2, pc, r2
   3a70c:	ldreq	r2, [pc, #784]	; 3aa24 <fputs@plt+0x29910>
   3a710:	addeq	r2, pc, r2
   3a714:	ldr	r3, [sp, #32]
   3a718:	cmp	r3, #0
   3a71c:	beq	3a918 <fputs@plt+0x29804>
   3a720:	ldr	r1, [sp, #36]	; 0x24
   3a724:	str	r6, [sp, #4]
   3a728:	str	r1, [sp]
   3a72c:	ldr	r1, [pc, #756]	; 3aa28 <fputs@plt+0x29914>
   3a730:	ldr	r0, [sp, #72]	; 0x48
   3a734:	add	r1, pc, r1
   3a738:	bl	39630 <fputs@plt+0x2851c>
   3a73c:	ldr	r2, [sp, #72]	; 0x48
   3a740:	mov	r3, #1
   3a744:	strb	r3, [r2, #17]
   3a748:	ldr	r3, [sp, #144]	; 0x90
   3a74c:	ldr	r2, [sp, #144]	; 0x90
   3a750:	ldr	r3, [r3, #24]
   3a754:	add	r3, r3, #1
   3a758:	str	r3, [r2, #24]
   3a75c:	ldr	r3, [sp, #148]	; 0x94
   3a760:	ldr	r4, [sp, #12]
   3a764:	ldrsh	ip, [r3, #32]
   3a768:	cmp	r4, #0
   3a76c:	mvn	r3, ip
   3a770:	lsr	r3, r3, #31
   3a774:	moveq	r3, #0
   3a778:	cmp	r3, #0
   3a77c:	beq	3a7b0 <fputs@plt+0x2969c>
   3a780:	cmp	ip, #63	; 0x3f
   3a784:	movge	ip, #63	; 0x3f
   3a788:	mov	lr, #1
   3a78c:	sub	r3, ip, #32
   3a790:	lsl	r0, lr, ip
   3a794:	lsl	r1, lr, r3
   3a798:	rsb	r3, ip, #32
   3a79c:	orr	r1, r1, lr, lsr r3
   3a7a0:	ldrd	r2, [r4, #56]	; 0x38
   3a7a4:	orr	r2, r2, r0
   3a7a8:	orr	r3, r3, r1
   3a7ac:	strd	r2, [r4, #56]	; 0x38
   3a7b0:	ldr	r3, [sp, #148]	; 0x94
   3a7b4:	ldr	r6, [sp, #100]	; 0x64
   3a7b8:	mov	r4, #0
   3a7bc:	ldr	r1, [r3, #12]
   3a7c0:	mov	r0, r6
   3a7c4:	bl	23a00 <fputs@plt+0x128ec>
   3a7c8:	ldr	r3, [sp, #148]	; 0x94
   3a7cc:	mov	r0, r6
   3a7d0:	str	r4, [r3, #12]
   3a7d4:	ldr	r1, [r3, #16]
   3a7d8:	bl	23a00 <fputs@plt+0x128ec>
   3a7dc:	ldr	r3, [sp, #96]	; 0x60
   3a7e0:	ldr	r2, [sp, #148]	; 0x94
   3a7e4:	cmp	r3, r4
   3a7e8:	moveq	r3, #152	; 0x98
   3a7ec:	movne	r3, #62	; 0x3e
   3a7f0:	cmp	r5, #1
   3a7f4:	str	r4, [r2, #16]
   3a7f8:	strb	r3, [r2]
   3a7fc:	movne	r0, #2
   3a800:	beq	3a410 <fputs@plt+0x292fc>
   3a804:	add	sp, sp, #108	; 0x6c
   3a808:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a80c:	ldr	r3, [r5, #12]
   3a810:	str	r3, [sp, #52]	; 0x34
   3a814:	b	39cf8 <fputs@plt+0x28be4>
   3a818:	ldr	r2, [sp, #72]	; 0x48
   3a81c:	ldr	ip, [sp, #52]	; 0x34
   3a820:	ldr	r2, [r2]
   3a824:	mov	r0, ip
   3a828:	ldr	r1, [r2, #296]	; 0x128
   3a82c:	cmp	r1, #0
   3a830:	cmpne	ip, #0
   3a834:	beq	3a420 <fputs@plt+0x2930c>
   3a838:	ldr	r1, [r2, #20]
   3a83c:	cmp	r1, #0
   3a840:	ble	3a874 <fputs@plt+0x29760>
   3a844:	ldr	r2, [r2, #16]
   3a848:	ldr	r0, [r2, #12]
   3a84c:	cmp	r0, ip
   3a850:	beq	3a874 <fputs@plt+0x29760>
   3a854:	add	r3, r3, #1
   3a858:	cmp	r3, r1
   3a85c:	add	r2, r2, #16
   3a860:	beq	3a874 <fputs@plt+0x29760>
   3a864:	ldr	r0, [r2, #12]
   3a868:	ldr	ip, [sp, #52]	; 0x34
   3a86c:	cmp	r0, ip
   3a870:	bne	3a854 <fputs@plt+0x29740>
   3a874:	ldr	r2, [sp, #148]	; 0x94
   3a878:	ldrb	r2, [r2]
   3a87c:	cmp	r2, #62	; 0x3e
   3a880:	beq	3a9ac <fputs@plt+0x29898>
   3a884:	ldr	r2, [sp, #60]	; 0x3c
   3a888:	ldr	r1, [r2, #4]
   3a88c:	ldr	lr, [r1]
   3a890:	cmp	lr, #0
   3a894:	ble	3a420 <fputs@plt+0x2930c>
   3a898:	ldr	r2, [sp, #148]	; 0x94
   3a89c:	ldr	ip, [r2, #28]
   3a8a0:	ldr	r2, [r1, #52]	; 0x34
   3a8a4:	cmp	ip, r2
   3a8a8:	movne	r0, r1
   3a8ac:	movne	r2, #0
   3a8b0:	bne	3a8c4 <fputs@plt+0x297b0>
   3a8b4:	b	3a95c <fputs@plt+0x29848>
   3a8b8:	ldr	r4, [r0, #52]	; 0x34
   3a8bc:	cmp	r4, ip
   3a8c0:	beq	3a960 <fputs@plt+0x2984c>
   3a8c4:	add	r2, r2, #1
   3a8c8:	cmp	lr, r2
   3a8cc:	add	r0, r0, #72	; 0x48
   3a8d0:	bne	3a8b8 <fputs@plt+0x297a4>
   3a8d4:	b	3a420 <fputs@plt+0x2930c>
   3a8d8:	ldr	r3, [sp, #76]	; 0x4c
   3a8dc:	str	r3, [sp, #16]
   3a8e0:	b	39ea4 <fputs@plt+0x28d90>
   3a8e4:	ldr	r3, [sp, #72]	; 0x48
   3a8e8:	cmp	r4, #31
   3a8ec:	movle	r2, #1
   3a8f0:	ldr	r3, [r3, #436]	; 0x1b4
   3a8f4:	mvngt	r3, #0
   3a8f8:	orrle	r3, r3, r2, lsl r4
   3a8fc:	ldr	r2, [sp, #72]	; 0x48
   3a900:	sxth	r4, r4
   3a904:	str	r3, [r2, #436]	; 0x1b4
   3a908:	b	3a5f4 <fputs@plt+0x294e0>
   3a90c:	ldr	r3, [sp, #32]
   3a910:	str	r3, [sp, #52]	; 0x34
   3a914:	b	39cf8 <fputs@plt+0x28be4>
   3a918:	ldr	r3, [sp, #36]	; 0x24
   3a91c:	cmp	r3, #0
   3a920:	beq	3a944 <fputs@plt+0x29830>
   3a924:	ldr	r1, [pc, #256]	; 3aa2c <fputs@plt+0x29918>
   3a928:	str	r6, [sp]
   3a92c:	add	r1, pc, r1
   3a930:	ldr	r0, [sp, #72]	; 0x48
   3a934:	bl	39630 <fputs@plt+0x2851c>
   3a938:	b	3a73c <fputs@plt+0x29628>
   3a93c:	str	r4, [sp, #52]	; 0x34
   3a940:	b	39cf8 <fputs@plt+0x28be4>
   3a944:	ldr	r1, [pc, #228]	; 3aa30 <fputs@plt+0x2991c>
   3a948:	mov	r3, r6
   3a94c:	add	r1, pc, r1
   3a950:	ldr	r0, [sp, #72]	; 0x48
   3a954:	bl	39630 <fputs@plt+0x2851c>
   3a958:	b	3a73c <fputs@plt+0x29628>
   3a95c:	mov	r2, #0
   3a960:	add	r2, r2, r2, lsl #3
   3a964:	add	r2, r1, r2, lsl #3
   3a968:	ldr	r1, [r2, #24]
   3a96c:	ldr	r2, [sp, #148]	; 0x94
   3a970:	cmp	r1, #0
   3a974:	ldrsh	r2, [r2, #32]
   3a978:	beq	3a420 <fputs@plt+0x2930c>
   3a97c:	cmp	r2, #0
   3a980:	blt	3a9b8 <fputs@plt+0x298a4>
   3a984:	ldr	r0, [r1, #4]
   3a988:	ldr	r2, [r0, r2, lsl #4]
   3a98c:	ldr	r1, [r1]
   3a990:	ldr	r0, [sp, #72]	; 0x48
   3a994:	bl	39ba8 <fputs@plt+0x28a94>
   3a998:	cmp	r0, #2
   3a99c:	moveq	r3, #101	; 0x65
   3a9a0:	ldreq	r2, [sp, #148]	; 0x94
   3a9a4:	strbeq	r3, [r2]
   3a9a8:	b	3a420 <fputs@plt+0x2930c>
   3a9ac:	ldr	r2, [sp, #72]	; 0x48
   3a9b0:	ldr	r1, [r2, #420]	; 0x1a4
   3a9b4:	b	3a96c <fputs@plt+0x29858>
   3a9b8:	ldrsh	r2, [r1, #32]
   3a9bc:	cmp	r2, #0
   3a9c0:	bge	3a984 <fputs@plt+0x29870>
   3a9c4:	ldr	r2, [pc, #104]	; 3aa34 <fputs@plt+0x29920>
   3a9c8:	add	r2, pc, r2
   3a9cc:	b	3a98c <fputs@plt+0x29878>
   3a9d0:	muleq	r5, r8, lr
   3a9d4:	andeq	r6, r5, ip, lsl #29
   3a9d8:	andeq	r6, r5, r8, lsl #29
   3a9dc:	andeq	r6, r5, r8, ror lr
   3a9e0:	andeq	r6, r5, ip, asr lr
   3a9e4:	andeq	r6, r5, r8, ror #28
   3a9e8:	andeq	r6, r5, r0, ror #24
   3a9ec:	andeq	sl, r5, r8, lsr #5
   3a9f0:	muleq	r5, r8, fp
   3a9f4:	andeq	r6, r5, r4, lsl #23
   3a9f8:			; <UNDEFINED> instruction: 0x00056ab8
   3a9fc:	andeq	r6, r5, r8, lsl #17
   3aa00:	andeq	r6, r5, r4, lsl #17
   3aa04:	andeq	r5, r5, r4, ror #4
   3aa08:	andeq	r6, r5, r4, lsl #14
   3aa0c:	andeq	r9, r5, ip, asr #26
   3aa10:	andeq	r6, r5, r0, ror #13
   3aa14:	andeq	r6, r5, r4, lsl #13
   3aa18:	andeq	r6, r5, r4, ror r6
   3aa1c:			; <UNDEFINED> instruction: 0x00059bbc
   3aa20:	andeq	r9, r5, r4, lsr fp
   3aa24:	andeq	r9, r5, ip, lsl fp
   3aa28:	andeq	r9, r5, r0, asr #22
   3aa2c:	andeq	r9, r5, r8, asr r9
   3aa30:	andeq	r9, r5, r4, asr #18
   3aa34:	andeq	r9, r5, r8, lsl #2
   3aa38:	tst	r1, r3
   3aa3c:	bxeq	lr
   3aa40:	ldr	r3, [pc, #44]	; 3aa74 <fputs@plt+0x29960>
   3aa44:	tst	r1, #32
   3aa48:	add	r3, pc, r3
   3aa4c:	beq	3aa5c <fputs@plt+0x29948>
   3aa50:	ldr	r1, [pc, #32]	; 3aa78 <fputs@plt+0x29964>
   3aa54:	add	r1, pc, r1
   3aa58:	b	39630 <fputs@plt+0x2851c>
   3aa5c:	ldr	r3, [pc, #24]	; 3aa7c <fputs@plt+0x29968>
   3aa60:	tst	r1, #4
   3aa64:	add	r3, pc, r3
   3aa68:	ldreq	r3, [pc, #16]	; 3aa80 <fputs@plt+0x2996c>
   3aa6c:	addeq	r3, pc, r3
   3aa70:	b	3aa50 <fputs@plt+0x2993c>
   3aa74:	andeq	r9, r5, r0, asr r8
   3aa78:	andeq	r9, r5, r8, lsl #17
   3aa7c:	andeq	r9, r5, r4, ror #16
   3aa80:	andeq	r9, r5, r0, asr #16
   3aa84:	ldr	r3, [r1, #4]
   3aa88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3aa8c:	ands	r8, r3, #4
   3aa90:	sub	sp, sp, #68	; 0x44
   3aa94:	bne	3aba0 <fputs@plt+0x29a8c>
   3aa98:	ldrb	r2, [r1]
   3aa9c:	ldr	r6, [r0, #24]
   3aaa0:	mov	r4, r1
   3aaa4:	cmp	r2, #119	; 0x77
   3aaa8:	orr	r1, r3, #4
   3aaac:	ldr	r7, [r6]
   3aab0:	mov	r5, r0
   3aab4:	str	r1, [r4, #4]
   3aab8:	beq	3ab18 <fputs@plt+0x29a04>
   3aabc:	bls	3ab00 <fputs@plt+0x299ec>
   3aac0:	cmp	r2, #135	; 0x87
   3aac4:	beq	3adf0 <fputs@plt+0x29cdc>
   3aac8:	cmp	r2, #151	; 0x97
   3aacc:	beq	3abac <fputs@plt+0x29a98>
   3aad0:	cmp	r2, #122	; 0x7a
   3aad4:	beq	3ad8c <fputs@plt+0x29c78>
   3aad8:	ldr	r0, [r7, #68]	; 0x44
   3aadc:	cmp	r0, #0
   3aae0:	movne	r0, #2
   3aae4:	bne	3aba4 <fputs@plt+0x29a90>
   3aae8:	ldr	r3, [r7]
   3aaec:	ldrb	r3, [r3, #69]	; 0x45
   3aaf0:	cmp	r3, #0
   3aaf4:	movne	r0, #2
   3aaf8:	add	sp, sp, #68	; 0x44
   3aafc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ab00:	cmp	r2, #27
   3ab04:	beq	3ac68 <fputs@plt+0x29b54>
   3ab08:	cmp	r2, #75	; 0x4b
   3ab0c:	beq	3ab18 <fputs@plt+0x29a04>
   3ab10:	cmp	r2, #20
   3ab14:	bne	3aad8 <fputs@plt+0x299c4>
   3ab18:	tst	r3, #2048	; 0x800
   3ab1c:	beq	3aad8 <fputs@plt+0x299c4>
   3ab20:	ldr	r2, [pc, #1176]	; 3afc0 <fputs@plt+0x29eac>
   3ab24:	mov	r3, #52	; 0x34
   3ab28:	add	r2, pc, r2
   3ab2c:	ldrh	r1, [r6, #28]
   3ab30:	mov	r0, r7
   3ab34:	ldr	r8, [r6, #20]
   3ab38:	bl	3aa38 <fputs@plt+0x29924>
   3ab3c:	mov	r0, r5
   3ab40:	ldr	r1, [r4, #20]
   3ab44:	bl	22e40 <fputs@plt+0x11d2c>
   3ab48:	ldr	r3, [r6, #20]
   3ab4c:	cmp	r8, r3
   3ab50:	ldrne	r3, [r4, #4]
   3ab54:	orrne	r3, r3, #32
   3ab58:	strne	r3, [r4, #4]
   3ab5c:	b	3aad8 <fputs@plt+0x299c4>
   3ab60:	ldr	r3, [r7]
   3ab64:	ldrb	r3, [r3, #149]	; 0x95
   3ab68:	cmp	r3, #0
   3ab6c:	bne	3ab94 <fputs@plt+0x29a80>
   3ab70:	ldr	r1, [pc, #1100]	; 3afc4 <fputs@plt+0x29eb0>
   3ab74:	mov	r3, r9
   3ab78:	ldr	r2, [sp, #12]
   3ab7c:	mov	r0, r7
   3ab80:	add	r1, pc, r1
   3ab84:	bl	39630 <fputs@plt+0x2851c>
   3ab88:	ldr	r3, [r6, #24]
   3ab8c:	add	r3, r3, #1
   3ab90:	str	r3, [r6, #24]
   3ab94:	mov	r1, sl
   3ab98:	mov	r0, r5
   3ab9c:	bl	22ddc <fputs@plt+0x11cc8>
   3aba0:	mov	r0, #1
   3aba4:	add	sp, sp, #68	; 0x44
   3aba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3abac:	ldr	sl, [r4, #20]
   3abb0:	ldr	ip, [r7]
   3abb4:	cmp	sl, #0
   3abb8:	ldr	r2, [pc, #1032]	; 3afc8 <fputs@plt+0x29eb4>
   3abbc:	ldrne	r3, [sl]
   3abc0:	add	r2, pc, r2
   3abc4:	strne	r3, [sp, #8]
   3abc8:	ldrh	r1, [r6, #28]
   3abcc:	mov	r3, #16
   3abd0:	mov	r0, r7
   3abd4:	streq	sl, [sp, #8]
   3abd8:	ldrb	fp, [ip, #66]	; 0x42
   3abdc:	bl	3aa38 <fputs@plt+0x29924>
   3abe0:	ldr	r9, [r4, #8]
   3abe4:	cmp	r9, #0
   3abe8:	streq	r9, [sp, #12]
   3abec:	beq	3ac00 <fputs@plt+0x29aec>
   3abf0:	mov	r0, r9
   3abf4:	bl	10f58 <strlen@plt>
   3abf8:	bic	r3, r0, #-1073741824	; 0xc0000000
   3abfc:	str	r3, [sp, #12]
   3ac00:	mov	r3, #0
   3ac04:	ldr	r0, [r7]
   3ac08:	ldr	r2, [sp, #8]
   3ac0c:	str	r3, [sp]
   3ac10:	mov	r1, r9
   3ac14:	mov	r3, fp
   3ac18:	bl	25638 <fputs@plt+0x14524>
   3ac1c:	subs	r8, r0, #0
   3ac20:	beq	3aeb4 <fputs@plt+0x29da0>
   3ac24:	ldrh	r3, [r8, #2]
   3ac28:	ldr	fp, [r8, #16]
   3ac2c:	tst	r3, #1024	; 0x400
   3ac30:	beq	3ac8c <fputs@plt+0x29b78>
   3ac34:	ldr	r3, [r4, #4]
   3ac38:	ldr	r2, [sp, #8]
   3ac3c:	orr	r3, r3, #266240	; 0x41000
   3ac40:	cmp	r2, #2
   3ac44:	str	r3, [r4, #4]
   3ac48:	beq	3aefc <fputs@plt+0x29de8>
   3ac4c:	ldr	r3, [r8, #20]
   3ac50:	ldrb	r2, [r3]
   3ac54:	cmp	r2, #117	; 0x75
   3ac58:	movne	r2, #125829120	; 0x7800000
   3ac5c:	moveq	r2, #8388608	; 0x800000
   3ac60:	str	r2, [r4, #28]
   3ac64:	b	3ac90 <fputs@plt+0x29b7c>
   3ac68:	ldr	r3, [r4, #8]
   3ac6c:	mov	r0, r7
   3ac70:	str	r4, [sp, #4]
   3ac74:	str	r6, [sp]
   3ac78:	mov	r2, r8
   3ac7c:	mov	r1, r8
   3ac80:	bl	39c9c <fputs@plt+0x28b88>
   3ac84:	add	sp, sp, #68	; 0x44
   3ac88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ac8c:	ldr	r3, [r8, #20]
   3ac90:	mov	r2, #0
   3ac94:	str	r2, [sp]
   3ac98:	mov	r1, #31
   3ac9c:	mov	r0, r7
   3aca0:	bl	39730 <fputs@plt+0x2861c>
   3aca4:	cmp	r0, #0
   3aca8:	bne	3ae0c <fputs@plt+0x29cf8>
   3acac:	ldrh	r3, [r8, #2]
   3acb0:	tst	r3, #10240	; 0x2800
   3acb4:	ldrne	r2, [r4, #4]
   3acb8:	orrne	r2, r2, #524288	; 0x80000
   3acbc:	strne	r2, [r4, #4]
   3acc0:	tst	r3, #2048	; 0x800
   3acc4:	beq	3ae4c <fputs@plt+0x29d38>
   3acc8:	cmp	fp, #0
   3accc:	beq	3ab94 <fputs@plt+0x29a80>
   3acd0:	ldrh	r3, [r6, #28]
   3acd4:	tst	r3, #1
   3acd8:	beq	3ae8c <fputs@plt+0x29d78>
   3acdc:	mov	r1, sl
   3ace0:	ldr	sl, [pc, #740]	; 3afcc <fputs@plt+0x29eb8>
   3ace4:	bic	r3, r3, #1
   3ace8:	strh	r3, [r6, #28]
   3acec:	mov	r0, r5
   3acf0:	mov	r9, r6
   3acf4:	add	r7, sp, #32
   3acf8:	add	fp, sp, #20
   3acfc:	add	sl, pc, sl
   3ad00:	bl	22ddc <fputs@plt+0x11cc8>
   3ad04:	mov	r5, #0
   3ad08:	mvn	r3, #102	; 0x66
   3ad0c:	strb	r3, [r4]
   3ad10:	strb	r5, [r4, #38]	; 0x26
   3ad14:	ldr	r3, [r9, #4]
   3ad18:	ldr	r1, [r4, #20]
   3ad1c:	str	r5, [r7, #4]
   3ad20:	str	r5, [r7, #24]
   3ad24:	str	r5, [r7]
   3ad28:	str	r5, [r7, #8]
   3ad2c:	str	r5, [r7, #12]
   3ad30:	str	r5, [r7, #16]
   3ad34:	str	r5, [r7, #20]
   3ad38:	mov	r0, r7
   3ad3c:	str	r3, [sp, #20]
   3ad40:	str	sl, [sp, #36]	; 0x24
   3ad44:	str	fp, [sp, #56]	; 0x38
   3ad48:	str	r5, [sp, #24]
   3ad4c:	str	r5, [sp, #28]
   3ad50:	bl	22ddc <fputs@plt+0x11cc8>
   3ad54:	ldr	r3, [sp, #24]
   3ad58:	cmp	r3, #0
   3ad5c:	ble	3ae24 <fputs@plt+0x29d10>
   3ad60:	ldrh	r3, [r8, #2]
   3ad64:	ldrh	r2, [r9, #28]
   3ad68:	and	r3, r3, #4096	; 0x1000
   3ad6c:	orr	r3, r3, #2
   3ad70:	orr	r3, r3, r2
   3ad74:	strh	r3, [r9, #28]
   3ad78:	ldrh	r3, [r6, #28]
   3ad7c:	mov	r0, #1
   3ad80:	orr	r3, r3, r0
   3ad84:	strh	r3, [r6, #28]
   3ad88:	b	3aba4 <fputs@plt+0x29a90>
   3ad8c:	ldr	r2, [pc, #572]	; 3afd0 <fputs@plt+0x29ebc>
   3ad90:	ldrh	r1, [r6, #28]
   3ad94:	mov	r0, r7
   3ad98:	mov	r3, #32
   3ad9c:	add	r2, pc, r2
   3ada0:	bl	3aa38 <fputs@plt+0x29924>
   3ada4:	ldr	r3, [r4, #16]
   3ada8:	mov	r0, r7
   3adac:	ldrb	r2, [r3]
   3adb0:	cmp	r2, #27
   3adb4:	moveq	r1, r8
   3adb8:	ldrne	r2, [r3, #12]
   3adbc:	ldreq	r2, [r4, #12]
   3adc0:	ldrne	r1, [r4, #12]
   3adc4:	ldrne	r3, [r3, #16]
   3adc8:	ldreq	r3, [r3, #8]
   3adcc:	ldreq	r2, [r2, #8]
   3add0:	ldrne	r2, [r2, #8]
   3add4:	ldrne	r3, [r3, #8]
   3add8:	ldrne	r1, [r1, #8]
   3addc:	str	r4, [sp, #4]
   3ade0:	str	r6, [sp]
   3ade4:	bl	39c9c <fputs@plt+0x28b88>
   3ade8:	add	sp, sp, #68	; 0x44
   3adec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3adf0:	ldr	r2, [pc, #476]	; 3afd4 <fputs@plt+0x29ec0>
   3adf4:	ldrh	r1, [r6, #28]
   3adf8:	mov	r3, #52	; 0x34
   3adfc:	add	r2, pc, r2
   3ae00:	mov	r0, r7
   3ae04:	bl	3aa38 <fputs@plt+0x29924>
   3ae08:	b	3aad8 <fputs@plt+0x299c4>
   3ae0c:	cmp	r0, #1
   3ae10:	beq	3ae68 <fputs@plt+0x29d54>
   3ae14:	mov	r3, #101	; 0x65
   3ae18:	strb	r3, [r4]
   3ae1c:	mov	r0, #1
   3ae20:	b	3aba4 <fputs@plt+0x29a90>
   3ae24:	ldr	r3, [sp, #28]
   3ae28:	cmp	r3, #0
   3ae2c:	beq	3ad60 <fputs@plt+0x29c4c>
   3ae30:	ldrb	r3, [r4, #38]	; 0x26
   3ae34:	add	r3, r3, #1
   3ae38:	strb	r3, [r4, #38]	; 0x26
   3ae3c:	ldr	r9, [r9, #16]
   3ae40:	cmp	r9, #0
   3ae44:	bne	3ad14 <fputs@plt+0x29c00>
   3ae48:	b	3ad78 <fputs@plt+0x29c64>
   3ae4c:	ldr	r2, [pc, #388]	; 3afd8 <fputs@plt+0x29ec4>
   3ae50:	mov	r3, #32
   3ae54:	add	r2, pc, r2
   3ae58:	ldrh	r1, [r6, #28]
   3ae5c:	mov	r0, r7
   3ae60:	bl	3aa38 <fputs@plt+0x29924>
   3ae64:	b	3acc8 <fputs@plt+0x29bb4>
   3ae68:	ldr	r1, [pc, #364]	; 3afdc <fputs@plt+0x29ec8>
   3ae6c:	ldr	r2, [r8, #20]
   3ae70:	mov	r0, r7
   3ae74:	add	r1, pc, r1
   3ae78:	bl	39630 <fputs@plt+0x2851c>
   3ae7c:	ldr	r3, [r6, #24]
   3ae80:	add	r3, r3, #1
   3ae84:	str	r3, [r6, #24]
   3ae88:	b	3ae14 <fputs@plt+0x29d00>
   3ae8c:	ldr	r1, [pc, #332]	; 3afe0 <fputs@plt+0x29ecc>
   3ae90:	mov	r3, r9
   3ae94:	ldr	r2, [sp, #12]
   3ae98:	mov	r0, r7
   3ae9c:	add	r1, pc, r1
   3aea0:	bl	39630 <fputs@plt+0x2851c>
   3aea4:	ldr	r3, [r6, #24]
   3aea8:	add	r3, r3, #1
   3aeac:	str	r3, [r6, #24]
   3aeb0:	b	3ab94 <fputs@plt+0x29a80>
   3aeb4:	ldr	r0, [r7]
   3aeb8:	mov	r3, fp
   3aebc:	str	r8, [sp]
   3aec0:	mvn	r2, #1
   3aec4:	mov	r1, r9
   3aec8:	bl	25638 <fputs@plt+0x14524>
   3aecc:	cmp	r0, #0
   3aed0:	beq	3ab60 <fputs@plt+0x29a4c>
   3aed4:	ldr	r1, [pc, #264]	; 3afe4 <fputs@plt+0x29ed0>
   3aed8:	mov	r3, r9
   3aedc:	ldr	r2, [sp, #12]
   3aee0:	mov	r0, r7
   3aee4:	add	r1, pc, r1
   3aee8:	bl	39630 <fputs@plt+0x2851c>
   3aeec:	ldr	r3, [r6, #24]
   3aef0:	add	r3, r3, #1
   3aef4:	str	r3, [r6, #24]
   3aef8:	b	3ab94 <fputs@plt+0x29a80>
   3aefc:	ldr	r3, [sl, #4]
   3af00:	ldr	r1, [pc, #224]	; 3afe8 <fputs@plt+0x29ed4>
   3af04:	mov	r0, #0
   3af08:	ldr	r3, [r3, #20]
   3af0c:	ldrb	r2, [r3]
   3af10:	strd	r0, [sp, #32]
   3af14:	cmp	r2, #133	; 0x85
   3af18:	bne	3afa4 <fputs@plt+0x29e90>
   3af1c:	ldr	r3, [r3, #8]
   3af20:	cmp	r3, #0
   3af24:	moveq	r2, r3
   3af28:	beq	3af40 <fputs@plt+0x29e2c>
   3af2c:	mov	r0, r3
   3af30:	str	r3, [sp, #8]
   3af34:	bl	10f58 <strlen@plt>
   3af38:	ldr	r3, [sp, #8]
   3af3c:	bic	r2, r0, #-1073741824	; 0xc0000000
   3af40:	mov	r0, r3
   3af44:	add	r1, sp, #32
   3af48:	mov	r3, #1
   3af4c:	bl	1654c <fputs@plt+0x5438>
   3af50:	vldr	d6, [pc, #88]	; 3afb0 <fputs@plt+0x29e9c>
   3af54:	vldr	d7, [sp, #32]
   3af58:	vcmpe.f64	d7, d6
   3af5c:	vmrs	APSR_nzcv, fpscr
   3af60:	bgt	3afa4 <fputs@plt+0x29e90>
   3af64:	vldr	d6, [pc, #76]	; 3afb8 <fputs@plt+0x29ea4>
   3af68:	vmul.f64	d7, d7, d6
   3af6c:	vcvt.s32.f64	s15, d7
   3af70:	vmov	r3, s15
   3af74:	vstr	s15, [r4, #28]
   3af78:	cmp	r3, #0
   3af7c:	bge	3ac8c <fputs@plt+0x29b78>
   3af80:	ldr	r1, [pc, #100]	; 3afec <fputs@plt+0x29ed8>
   3af84:	mov	r0, r7
   3af88:	add	r1, pc, r1
   3af8c:	bl	39630 <fputs@plt+0x2851c>
   3af90:	ldr	r2, [r6, #24]
   3af94:	ldr	r3, [r8, #20]
   3af98:	add	r2, r2, #1
   3af9c:	str	r2, [r6, #24]
   3afa0:	b	3ac90 <fputs@plt+0x29b7c>
   3afa4:	mvn	r3, #0
   3afa8:	str	r3, [r4, #28]
   3afac:	b	3af80 <fputs@plt+0x29e6c>
   3afb0:	andeq	r0, r0, r0
   3afb4:	svccc	0x00f00000	; IMB
   3afb8:	andeq	r0, r0, r0
   3afbc:	movmi	r0, r0
   3afc0:	ldrdeq	r9, [r5], -ip
   3afc4:	andeq	r9, r5, ip, lsr r8
   3afc8:	andeq	r9, r5, r4, asr #14
   3afcc:			; <UNDEFINED> instruction: 0xfffe535c
   3afd0:	andeq	r9, r5, r4, asr r5
   3afd4:	andeq	r9, r5, r4, lsl r6
   3afd8:	andeq	r9, r5, r8, lsr #10
   3afdc:	andeq	r9, r5, r4, ror #9
   3afe0:	strdeq	r9, [r5], -ip
   3afe4:	strdeq	r9, [r5], -r0
   3afe8:	svclt	0x00f00000	; IMB
   3afec:	andeq	r9, r5, r8, lsl #7
   3aff0:	subs	r3, r1, #0
   3aff4:	beq	3b100 <fputs@plt+0x29fec>
   3aff8:	push	{r4, r5, r6, lr}
   3affc:	mov	r4, r0
   3b000:	ldr	r0, [r0]
   3b004:	ldr	ip, [r3, #24]
   3b008:	mov	r5, r3
   3b00c:	ldr	r2, [r0]
   3b010:	ldr	r3, [r0, #464]	; 0x1d0
   3b014:	sub	sp, sp, #32
   3b018:	ldr	r2, [r2, #104]	; 0x68
   3b01c:	add	ip, ip, r3
   3b020:	cmp	ip, r2
   3b024:	bgt	3b0d0 <fputs@plt+0x29fbc>
   3b028:	ldrh	r6, [r4, #28]
   3b02c:	ldr	r3, [pc, #212]	; 3b108 <fputs@plt+0x29ff4>
   3b030:	ldr	lr, [pc, #212]	; 3b10c <fputs@plt+0x29ff8>
   3b034:	ldr	r2, [pc, #212]	; 3b110 <fputs@plt+0x29ffc>
   3b038:	and	r3, r3, r6
   3b03c:	str	ip, [r0, #464]	; 0x1d0
   3b040:	add	r2, pc, r2
   3b044:	add	lr, pc, lr
   3b048:	strh	r3, [r4, #28]
   3b04c:	str	r0, [sp, #4]
   3b050:	mov	r3, #0
   3b054:	add	r0, sp, #4
   3b058:	str	r2, [sp, #12]
   3b05c:	str	r3, [sp, #16]
   3b060:	str	r3, [sp, #20]
   3b064:	strb	r3, [sp, #24]
   3b068:	str	r4, [sp, #28]
   3b06c:	str	lr, [sp, #8]
   3b070:	bl	22d30 <fputs@plt+0x11c1c>
   3b074:	ldr	r2, [r4]
   3b078:	ldr	r1, [r5, #24]
   3b07c:	ldr	r0, [r4, #24]
   3b080:	ldr	r3, [r2, #464]	; 0x1d0
   3b084:	cmp	r0, #0
   3b088:	sub	r3, r3, r1
   3b08c:	str	r3, [r2, #464]	; 0x1d0
   3b090:	ble	3b0e8 <fputs@plt+0x29fd4>
   3b094:	ldr	r0, [r5, #4]
   3b098:	orr	r0, r0, #8
   3b09c:	str	r0, [r5, #4]
   3b0a0:	ldrh	r3, [r4, #28]
   3b0a4:	ldr	r2, [pc, #104]	; 3b114 <fputs@plt+0x2a000>
   3b0a8:	tst	r3, #2
   3b0ac:	orrne	r0, r0, #2
   3b0b0:	and	r2, r2, r6
   3b0b4:	strne	r0, [r5, #4]
   3b0b8:	orr	r3, r3, r2
   3b0bc:	lsr	r0, r0, #3
   3b0c0:	and	r0, r0, #1
   3b0c4:	strh	r3, [r4, #28]
   3b0c8:	add	sp, sp, #32
   3b0cc:	pop	{r4, r5, r6, pc}
   3b0d0:	ldr	r1, [pc, #64]	; 3b118 <fputs@plt+0x2a004>
   3b0d4:	add	r1, pc, r1
   3b0d8:	bl	39630 <fputs@plt+0x2851c>
   3b0dc:	mov	r0, #1
   3b0e0:	add	sp, sp, #32
   3b0e4:	pop	{r4, r5, r6, pc}
   3b0e8:	ldr	r3, [sp, #4]
   3b0ec:	ldr	r3, [r3, #68]	; 0x44
   3b0f0:	cmp	r3, #0
   3b0f4:	ldrle	r0, [r5, #4]
   3b0f8:	bgt	3b094 <fputs@plt+0x29f80>
   3b0fc:	b	3b0a0 <fputs@plt+0x29f8c>
   3b100:	mov	r0, r3
   3b104:	bx	lr
   3b108:	strdeq	lr, [r0], -sp
   3b10c:			; <UNDEFINED> instruction: 0xfffffa38
   3b110:	andeq	r0, r0, r8, lsl r4
   3b114:	andeq	r1, r0, r2
   3b118:	andeq	r9, r5, r8, asr #6
   3b11c:	push	{r4, r5, r6, r7, r8, lr}
   3b120:	subs	r6, r1, #0
   3b124:	beq	3b178 <fputs@plt+0x2a064>
   3b128:	ldr	r3, [r6]
   3b12c:	cmp	r3, #0
   3b130:	ble	3b178 <fputs@plt+0x2a064>
   3b134:	mov	r4, #0
   3b138:	mov	r7, r0
   3b13c:	mov	r5, r4
   3b140:	b	3b150 <fputs@plt+0x2a03c>
   3b144:	ldr	r3, [r6]
   3b148:	cmp	r3, r5
   3b14c:	ble	3b178 <fputs@plt+0x2a064>
   3b150:	ldr	r3, [r6, #4]
   3b154:	mov	r0, r7
   3b158:	add	r5, r5, #1
   3b15c:	ldr	r1, [r3, r4]
   3b160:	bl	3aff0 <fputs@plt+0x29edc>
   3b164:	add	r4, r4, #20
   3b168:	cmp	r0, #0
   3b16c:	beq	3b144 <fputs@plt+0x2a030>
   3b170:	mov	r0, #2
   3b174:	pop	{r4, r5, r6, r7, r8, pc}
   3b178:	mov	r0, #0
   3b17c:	pop	{r4, r5, r6, r7, r8, pc}
   3b180:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b184:	sub	sp, sp, #116	; 0x74
   3b188:	mov	r6, r1
   3b18c:	mov	r8, r0
   3b190:	mov	r7, r2
   3b194:	mov	r1, #0
   3b198:	mov	r2, #32
   3b19c:	add	r4, sp, #32
   3b1a0:	mov	r0, sp
   3b1a4:	mov	r9, r3
   3b1a8:	bl	10ee0 <memset@plt>
   3b1ac:	mov	r2, #80	; 0x50
   3b1b0:	mov	r1, #0
   3b1b4:	mov	r0, r4
   3b1b8:	bl	10ee0 <memset@plt>
   3b1bc:	ldr	ip, [r6]
   3b1c0:	mov	r2, #1
   3b1c4:	mvn	r3, #0
   3b1c8:	mov	r1, r9
   3b1cc:	mov	r0, sp
   3b1d0:	str	r8, [sp]
   3b1d4:	str	r6, [sp, #56]	; 0x38
   3b1d8:	str	ip, [sp, #48]	; 0x30
   3b1dc:	str	r4, [sp, #4]
   3b1e0:	strh	r7, [sp, #28]
   3b1e4:	str	r2, [sp, #32]
   3b1e8:	str	r3, [sp, #84]	; 0x54
   3b1ec:	bl	3aff0 <fputs@plt+0x29edc>
   3b1f0:	cmp	r0, #0
   3b1f4:	bne	3b210 <fputs@plt+0x2a0fc>
   3b1f8:	ldr	r3, [sp, #144]	; 0x90
   3b1fc:	cmp	r3, #0
   3b200:	beq	3b210 <fputs@plt+0x2a0fc>
   3b204:	mov	r0, sp
   3b208:	mov	r1, r3
   3b20c:	bl	3b11c <fputs@plt+0x2a008>
   3b210:	add	sp, sp, #116	; 0x74
   3b214:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b218:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b21c:	subs	r9, r2, #0
   3b220:	sub	sp, sp, #52	; 0x34
   3b224:	beq	3b444 <fputs@plt+0x2a330>
   3b228:	str	r3, [sp, #12]
   3b22c:	mov	r3, r1
   3b230:	ldr	r2, [r9]
   3b234:	ldr	r3, [r3]
   3b238:	cmp	r2, #0
   3b23c:	str	r1, [sp, #20]
   3b240:	ldr	r3, [r3]
   3b244:	ldr	r1, [r0]
   3b248:	ldr	r5, [r9, #4]
   3b24c:	str	r3, [sp, #36]	; 0x24
   3b250:	addgt	r3, sp, #44	; 0x2c
   3b254:	str	r0, [sp, #24]
   3b258:	str	r1, [sp, #32]
   3b25c:	movgt	r8, #0
   3b260:	addgt	r5, r5, #20
   3b264:	strgt	r3, [sp, #16]
   3b268:	ble	3b318 <fputs@plt+0x2a204>
   3b26c:	ldr	r4, [r5, #-20]	; 0xffffffec
   3b270:	cmp	r4, #0
   3b274:	beq	3b43c <fputs@plt+0x2a328>
   3b278:	ldr	r2, [r4, #4]
   3b27c:	mov	r6, r4
   3b280:	tst	r2, #4096	; 0x1000
   3b284:	bne	3b298 <fputs@plt+0x2a184>
   3b288:	b	3b2b4 <fputs@plt+0x2a1a0>
   3b28c:	ldr	r2, [r6, #4]
   3b290:	tst	r2, #4096	; 0x1000
   3b294:	beq	3b2b4 <fputs@plt+0x2a1a0>
   3b298:	tst	r2, #262144	; 0x40000
   3b29c:	ldrne	r3, [r6, #20]
   3b2a0:	ldreq	r6, [r6, #12]
   3b2a4:	ldrne	r3, [r3, #4]
   3b2a8:	ldrne	r6, [r3]
   3b2ac:	cmp	r6, #0
   3b2b0:	bne	3b28c <fputs@plt+0x2a178>
   3b2b4:	ldr	r3, [sp, #12]
   3b2b8:	ldrb	r2, [r3]
   3b2bc:	cmp	r2, #71	; 0x47
   3b2c0:	beq	3b2d8 <fputs@plt+0x2a1c4>
   3b2c4:	ldrb	r2, [r6]
   3b2c8:	cmp	r2, #27
   3b2cc:	beq	3b334 <fputs@plt+0x2a220>
   3b2d0:	mov	r3, #0
   3b2d4:	str	r3, [sp, #44]	; 0x2c
   3b2d8:	mov	r0, r6
   3b2dc:	ldr	r1, [sp, #16]
   3b2e0:	bl	1fcec <fputs@plt+0xebd8>
   3b2e4:	cmp	r0, #0
   3b2e8:	beq	3b358 <fputs@plt+0x2a244>
   3b2ec:	ldr	r2, [sp, #44]	; 0x2c
   3b2f0:	ldr	r3, [pc, #352]	; 3b458 <fputs@plt+0x2a344>
   3b2f4:	sub	r1, r2, #1
   3b2f8:	cmp	r1, r3
   3b2fc:	bhi	3b410 <fputs@plt+0x2a2fc>
   3b300:	strh	r2, [r5, #-4]
   3b304:	ldr	r2, [r9]
   3b308:	add	r8, r8, #1
   3b30c:	cmp	r2, r8
   3b310:	add	r5, r5, #20
   3b314:	bgt	3b26c <fputs@plt+0x2a158>
   3b318:	ldr	r3, [sp, #12]
   3b31c:	mov	r2, r9
   3b320:	ldr	r1, [sp, #20]
   3b324:	ldr	r0, [sp, #32]
   3b328:	bl	39ac0 <fputs@plt+0x289ac>
   3b32c:	add	sp, sp, #52	; 0x34
   3b330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b334:	ldr	r3, [sp, #20]
   3b338:	add	r1, r6, #8
   3b33c:	ldr	r0, [r3]
   3b340:	bl	1fb60 <fputs@plt+0xea4c>
   3b344:	cmp	r0, #0
   3b348:	str	r0, [sp, #44]	; 0x2c
   3b34c:	strhgt	r0, [r5, #-4]
   3b350:	bgt	3b304 <fputs@plt+0x2a1f0>
   3b354:	b	3b2d8 <fputs@plt+0x2a1c4>
   3b358:	strh	r0, [r5, #-4]
   3b35c:	mov	r1, r4
   3b360:	ldr	r0, [sp, #24]
   3b364:	bl	3aff0 <fputs@plt+0x29edc>
   3b368:	subs	r7, r0, #0
   3b36c:	bne	3b450 <fputs@plt+0x2a33c>
   3b370:	ldr	r3, [sp, #20]
   3b374:	ldr	r2, [r3]
   3b378:	ldr	sl, [r2]
   3b37c:	cmp	sl, #0
   3b380:	ble	3b304 <fputs@plt+0x2a1f0>
   3b384:	ldr	r3, [r2, #4]
   3b388:	clz	fp, r4
   3b38c:	str	r8, [sp, #28]
   3b390:	add	sl, sl, #1
   3b394:	mov	r8, r5
   3b398:	mov	r6, #1
   3b39c:	mov	r5, r4
   3b3a0:	lsr	fp, fp, #5
   3b3a4:	mov	r4, r3
   3b3a8:	b	3b3c4 <fputs@plt+0x2a2b0>
   3b3ac:	cmp	r5, r1
   3b3b0:	beq	3b3f0 <fputs@plt+0x2a2dc>
   3b3b4:	add	r6, r6, #1
   3b3b8:	cmp	sl, r6
   3b3bc:	add	r7, r7, #20
   3b3c0:	beq	3b404 <fputs@plt+0x2a2f0>
   3b3c4:	ldr	r1, [r4, r7]
   3b3c8:	cmp	r1, #0
   3b3cc:	movne	r2, fp
   3b3d0:	orreq	r2, fp, #1
   3b3d4:	cmp	r2, #0
   3b3d8:	bne	3b3ac <fputs@plt+0x2a298>
   3b3dc:	mvn	r2, #0
   3b3e0:	mov	r0, r5
   3b3e4:	bl	21528 <fputs@plt+0x10414>
   3b3e8:	cmp	r0, #0
   3b3ec:	bne	3b3b4 <fputs@plt+0x2a2a0>
   3b3f0:	strh	r6, [r8, #-4]
   3b3f4:	add	r6, r6, #1
   3b3f8:	cmp	sl, r6
   3b3fc:	add	r7, r7, #20
   3b400:	bne	3b3c4 <fputs@plt+0x2a2b0>
   3b404:	mov	r5, r8
   3b408:	ldr	r8, [sp, #28]
   3b40c:	b	3b304 <fputs@plt+0x2a1f0>
   3b410:	ldr	r3, [sp, #36]	; 0x24
   3b414:	ldr	r1, [pc, #64]	; 3b45c <fputs@plt+0x2a348>
   3b418:	str	r3, [sp]
   3b41c:	ldr	r0, [sp, #32]
   3b420:	ldr	r3, [sp, #12]
   3b424:	add	r2, r8, #1
   3b428:	add	r1, pc, r1
   3b42c:	bl	39630 <fputs@plt+0x2851c>
   3b430:	mov	r0, #1
   3b434:	add	sp, sp, #52	; 0x34
   3b438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b43c:	mov	r6, r4
   3b440:	b	3b2b4 <fputs@plt+0x2a1a0>
   3b444:	mov	r0, r9
   3b448:	add	sp, sp, #52	; 0x34
   3b44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b450:	mov	r0, #1
   3b454:	b	3b434 <fputs@plt+0x2a320>
   3b458:	strdeq	pc, [r0], -lr
   3b45c:	andeq	r8, r5, r0, lsl #27
   3b460:	ldr	r3, [r1, #8]
   3b464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b468:	sub	sp, sp, #140	; 0x8c
   3b46c:	ands	r2, r3, #4
   3b470:	str	r1, [sp, #36]	; 0x24
   3b474:	bne	3b8cc <fputs@plt+0x2a7b8>
   3b478:	ldr	sl, [r0]
   3b47c:	ldr	r8, [r0, #24]
   3b480:	tst	r3, #32
   3b484:	ldr	r0, [sl]
   3b488:	str	r0, [sp, #20]
   3b48c:	beq	3b8a4 <fputs@plt+0x2a790>
   3b490:	ldr	ip, [pc, #2456]	; 3be30 <fputs@plt+0x2ad1c>
   3b494:	ldr	r1, [sp, #36]	; 0x24
   3b498:	add	ip, pc, ip
   3b49c:	str	ip, [sp, #24]
   3b4a0:	ldr	ip, [pc, #2444]	; 3be34 <fputs@plt+0x2ad20>
   3b4a4:	ldr	r0, [r1, #48]	; 0x30
   3b4a8:	add	ip, pc, ip
   3b4ac:	str	ip, [sp, #28]
   3b4b0:	ldr	ip, [pc, #2432]	; 3be38 <fputs@plt+0x2ad24>
   3b4b4:	str	r2, [sp, #44]	; 0x2c
   3b4b8:	add	ip, pc, ip
   3b4bc:	str	ip, [sp, #56]	; 0x38
   3b4c0:	mov	r9, r2
   3b4c4:	ldr	ip, [pc, #2416]	; 3be3c <fputs@plt+0x2ad28>
   3b4c8:	adds	r2, r0, #0
   3b4cc:	movne	r2, #1
   3b4d0:	mov	fp, r1
   3b4d4:	add	ip, pc, ip
   3b4d8:	str	r2, [sp, #48]	; 0x30
   3b4dc:	add	r2, sp, #72	; 0x48
   3b4e0:	str	r0, [sp, #52]	; 0x34
   3b4e4:	str	ip, [sp, #60]	; 0x3c
   3b4e8:	str	r2, [sp, #40]	; 0x28
   3b4ec:	ldr	r4, [sp, #40]	; 0x28
   3b4f0:	orr	r3, r3, #4
   3b4f4:	str	r3, [fp, #8]
   3b4f8:	mov	r2, #32
   3b4fc:	mov	r1, r9
   3b500:	mov	r0, r4
   3b504:	bl	10ee0 <memset@plt>
   3b508:	ldr	r1, [fp, #56]	; 0x38
   3b50c:	mov	r0, r4
   3b510:	str	sl, [sp, #72]	; 0x48
   3b514:	bl	3aff0 <fputs@plt+0x29edc>
   3b518:	cmp	r0, #0
   3b51c:	bne	3b898 <fputs@plt+0x2a784>
   3b520:	ldr	r1, [fp, #60]	; 0x3c
   3b524:	mov	r0, r4
   3b528:	bl	3aff0 <fputs@plt+0x29edc>
   3b52c:	subs	r3, r0, #0
   3b530:	str	r3, [sp, #16]
   3b534:	bne	3b898 <fputs@plt+0x2a784>
   3b538:	ldr	r3, [fp, #8]
   3b53c:	ldr	r5, [fp, #28]
   3b540:	tst	r3, #32768	; 0x8000
   3b544:	ldrne	r3, [r5, #28]
   3b548:	ldrne	r2, [fp, #44]	; 0x2c
   3b54c:	strne	r2, [r3, #44]	; 0x2c
   3b550:	ldrne	r3, [sp, #16]
   3b554:	strne	r3, [fp, #44]	; 0x2c
   3b558:	ldr	r3, [r5]
   3b55c:	cmp	r3, #0
   3b560:	ble	3b67c <fputs@plt+0x2a568>
   3b564:	add	r3, sp, #104	; 0x68
   3b568:	ldr	r7, [sp, #16]
   3b56c:	str	fp, [sp, #32]
   3b570:	mov	fp, r3
   3b574:	lsl	r6, r7, #3
   3b578:	add	r2, r6, r7
   3b57c:	add	r2, r5, r2, lsl #3
   3b580:	ldr	r1, [r2, #28]
   3b584:	cmp	r1, #0
   3b588:	beq	3b668 <fputs@plt+0x2a554>
   3b58c:	cmp	r8, #0
   3b590:	ldr	r4, [sp, #16]
   3b594:	ldr	r2, [sl, #496]	; 0x1f0
   3b598:	beq	3b5b4 <fputs@plt+0x2a4a0>
   3b59c:	mov	r0, r8
   3b5a0:	ldr	r3, [r0, #20]
   3b5a4:	ldr	r0, [r0, #16]
   3b5a8:	add	r4, r4, r3
   3b5ac:	cmp	r0, #0
   3b5b0:	bne	3b5a0 <fputs@plt+0x2a48c>
   3b5b4:	add	r0, r6, r7
   3b5b8:	ldr	r3, [sp, #24]
   3b5bc:	add	r0, r5, r0, lsl #3
   3b5c0:	str	r2, [sp, #12]
   3b5c4:	ldr	r0, [r0, #16]
   3b5c8:	cmp	r0, #0
   3b5cc:	strne	r0, [sl, #496]	; 0x1f0
   3b5d0:	str	r9, [fp, #12]
   3b5d4:	str	r9, [fp, #16]
   3b5d8:	str	r9, [fp, #20]
   3b5dc:	str	r3, [sp, #108]	; 0x6c
   3b5e0:	ldr	r3, [sp, #28]
   3b5e4:	mov	r0, fp
   3b5e8:	str	r3, [sp, #112]	; 0x70
   3b5ec:	str	sl, [sp, #104]	; 0x68
   3b5f0:	str	r8, [sp, #128]	; 0x80
   3b5f4:	bl	22e40 <fputs@plt+0x11d2c>
   3b5f8:	ldr	r1, [sl, #68]	; 0x44
   3b5fc:	ldr	r2, [sp, #12]
   3b600:	cmp	r1, #0
   3b604:	str	r2, [sl, #496]	; 0x1f0
   3b608:	bne	3b898 <fputs@plt+0x2a784>
   3b60c:	ldr	r3, [sp, #20]
   3b610:	ldrb	r2, [r3, #69]	; 0x45
   3b614:	cmp	r2, #0
   3b618:	bne	3b898 <fputs@plt+0x2a784>
   3b61c:	cmp	r8, #0
   3b620:	beq	3b63c <fputs@plt+0x2a528>
   3b624:	mov	r2, r8
   3b628:	ldr	r3, [r2, #20]
   3b62c:	ldr	r2, [r2, #16]
   3b630:	sub	r4, r4, r3
   3b634:	cmp	r2, #0
   3b638:	bne	3b628 <fputs@plt+0x2a514>
   3b63c:	add	r6, r6, r7
   3b640:	cmp	r4, #0
   3b644:	add	r6, r5, r6, lsl #3
   3b648:	ldr	r3, [sp, #32]
   3b64c:	ldrb	r2, [r6, #45]	; 0x2d
   3b650:	movne	r4, #8
   3b654:	moveq	r4, #0
   3b658:	bic	r2, r2, #8
   3b65c:	orr	r4, r4, r2
   3b660:	ldr	r5, [r3, #28]
   3b664:	strb	r4, [r6, #45]	; 0x2d
   3b668:	ldr	r2, [r5]
   3b66c:	add	r7, r7, #1
   3b670:	cmp	r2, r7
   3b674:	bgt	3b574 <fputs@plt+0x2a460>
   3b678:	ldr	fp, [sp, #32]
   3b67c:	ldr	r1, [fp]
   3b680:	mov	r3, #1
   3b684:	ldr	r0, [sp, #40]	; 0x28
   3b688:	str	r5, [sp, #76]	; 0x4c
   3b68c:	str	r8, [sp, #88]	; 0x58
   3b690:	strh	r3, [sp, #100]	; 0x64
   3b694:	bl	3b11c <fputs@plt+0x2a008>
   3b698:	cmp	r0, #0
   3b69c:	bne	3b898 <fputs@plt+0x2a784>
   3b6a0:	ldr	r4, [fp, #36]	; 0x24
   3b6a4:	ldrh	r3, [sp, #100]	; 0x64
   3b6a8:	cmp	r4, #0
   3b6ac:	beq	3b910 <fputs@plt+0x2a7fc>
   3b6b0:	ldr	r2, [fp, #8]
   3b6b4:	and	r3, r3, #4096	; 0x1000
   3b6b8:	orr	r3, r3, #8
   3b6bc:	orr	r3, r2, r3
   3b6c0:	str	r3, [fp, #8]
   3b6c4:	ldr	r1, [fp, #40]	; 0x28
   3b6c8:	adds	r3, r1, #0
   3b6cc:	movne	r3, #1
   3b6d0:	cmp	r4, #0
   3b6d4:	movne	r3, #0
   3b6d8:	cmp	r3, #0
   3b6dc:	bne	3bcdc <fputs@plt+0x2abc8>
   3b6e0:	ldr	r7, [sp, #40]	; 0x28
   3b6e4:	ldr	r3, [fp]
   3b6e8:	mov	r0, r7
   3b6ec:	str	r3, [sp, #80]	; 0x50
   3b6f0:	bl	3aff0 <fputs@plt+0x29edc>
   3b6f4:	cmp	r0, #0
   3b6f8:	bne	3b898 <fputs@plt+0x2a784>
   3b6fc:	ldr	r1, [fp, #32]
   3b700:	mov	r0, r7
   3b704:	bl	3aff0 <fputs@plt+0x29edc>
   3b708:	subs	r6, r0, #0
   3b70c:	bne	3b898 <fputs@plt+0x2a784>
   3b710:	ldr	r5, [fp, #28]
   3b714:	ldr	r3, [r5]
   3b718:	cmp	r3, #0
   3b71c:	ble	3b788 <fputs@plt+0x2a674>
   3b720:	mov	r2, r9
   3b724:	mov	r1, r5
   3b728:	b	3b73c <fputs@plt+0x2a628>
   3b72c:	ldr	r3, [r1]
   3b730:	mov	r2, r5
   3b734:	cmp	r3, r5
   3b738:	ble	3b784 <fputs@plt+0x2a670>
   3b73c:	add	r3, r2, r2, lsl #3
   3b740:	add	r5, r2, #1
   3b744:	add	r3, r1, r3, lsl #3
   3b748:	ldrb	r3, [r3, #45]	; 0x2d
   3b74c:	tst	r3, #4
   3b750:	beq	3b72c <fputs@plt+0x2a618>
   3b754:	add	r5, r2, #1
   3b758:	mov	r0, r7
   3b75c:	add	r3, r5, r5, lsl #3
   3b760:	ldr	r1, [r1, r3, lsl #3]
   3b764:	bl	3b11c <fputs@plt+0x2a008>
   3b768:	cmp	r0, #0
   3b76c:	bne	3b898 <fputs@plt+0x2a784>
   3b770:	ldr	r1, [fp, #28]
   3b774:	mov	r2, r5
   3b778:	ldr	r3, [r1]
   3b77c:	cmp	r3, r5
   3b780:	bgt	3b73c <fputs@plt+0x2a628>
   3b784:	mov	r5, r1
   3b788:	ldr	r2, [fp, #8]
   3b78c:	ldrh	r3, [sp, #100]	; 0x64
   3b790:	tst	r2, #32768	; 0x8000
   3b794:	str	r9, [sp, #88]	; 0x58
   3b798:	orr	r3, r3, #1
   3b79c:	strh	r3, [sp, #100]	; 0x64
   3b7a0:	ldrne	r3, [r5, #28]
   3b7a4:	ldrne	r2, [r3, #44]	; 0x2c
   3b7a8:	strne	r2, [fp, #44]	; 0x2c
   3b7ac:	strne	r9, [r3, #44]	; 0x2c
   3b7b0:	ldr	r2, [sp, #44]	; 0x2c
   3b7b4:	ldr	r3, [sp, #48]	; 0x30
   3b7b8:	cmp	r3, r2
   3b7bc:	ble	3b8f0 <fputs@plt+0x2a7dc>
   3b7c0:	ldr	r3, [sp, #20]
   3b7c4:	ldrb	r3, [r3, #69]	; 0x45
   3b7c8:	cmp	r3, #0
   3b7cc:	bne	3b898 <fputs@plt+0x2a784>
   3b7d0:	cmp	r4, #0
   3b7d4:	beq	3b840 <fputs@plt+0x2a72c>
   3b7d8:	ldr	r3, [sp, #60]	; 0x3c
   3b7dc:	mov	r2, r4
   3b7e0:	mov	r1, fp
   3b7e4:	ldr	r0, [sp, #40]	; 0x28
   3b7e8:	bl	3b218 <fputs@plt+0x2a104>
   3b7ec:	cmp	r0, #0
   3b7f0:	bne	3b898 <fputs@plt+0x2a784>
   3b7f4:	ldr	r3, [sp, #20]
   3b7f8:	ldrb	r3, [r3, #69]	; 0x45
   3b7fc:	cmp	r3, #0
   3b800:	bne	3b898 <fputs@plt+0x2a784>
   3b804:	ldm	r4, {r1, r3}
   3b808:	cmp	r1, #0
   3b80c:	ble	3b840 <fputs@plt+0x2a72c>
   3b810:	ldr	r2, [r3]
   3b814:	ldr	r2, [r2, #4]
   3b818:	tst	r2, #2
   3b81c:	beq	3b834 <fputs@plt+0x2a720>
   3b820:	b	3b8d8 <fputs@plt+0x2a7c4>
   3b824:	ldr	r2, [r3, #20]!
   3b828:	ldr	r2, [r2, #4]
   3b82c:	tst	r2, #2
   3b830:	bne	3b8d8 <fputs@plt+0x2a7c4>
   3b834:	add	r0, r0, #1
   3b838:	cmp	r0, r1
   3b83c:	bne	3b824 <fputs@plt+0x2a710>
   3b840:	ldr	r3, [fp, #52]	; 0x34
   3b844:	cmp	r3, #0
   3b848:	beq	3b864 <fputs@plt+0x2a750>
   3b84c:	ldr	r1, [fp]
   3b850:	ldr	r2, [r3]
   3b854:	ldr	r1, [r1]
   3b858:	ldr	r2, [r2]
   3b85c:	cmp	r1, r2
   3b860:	bne	3bd88 <fputs@plt+0x2ac74>
   3b864:	ldr	r3, [sp, #44]	; 0x2c
   3b868:	ldr	fp, [fp, #48]	; 0x30
   3b86c:	add	r3, r3, #1
   3b870:	cmp	fp, #0
   3b874:	str	r3, [sp, #44]	; 0x2c
   3b878:	beq	3b924 <fputs@plt+0x2a810>
   3b87c:	ldr	r3, [fp, #8]
   3b880:	b	3b4ec <fputs@plt+0x2a3d8>
   3b884:	add	r2, r0, #2
   3b888:	ldr	r1, [pc, #1456]	; 3be40 <fputs@plt+0x2ad2c>
   3b88c:	mov	r0, sl
   3b890:	add	r1, pc, r1
   3b894:	bl	39630 <fputs@plt+0x2851c>
   3b898:	mov	r0, #2
   3b89c:	add	sp, sp, #140	; 0x8c
   3b8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b8a4:	mov	r2, r8
   3b8a8:	mov	r0, sl
   3b8ac:	bl	23010 <fputs@plt+0x11efc>
   3b8b0:	ldr	r3, [sl, #68]	; 0x44
   3b8b4:	cmp	r3, #0
   3b8b8:	bne	3b898 <fputs@plt+0x2a784>
   3b8bc:	ldr	r3, [sp, #20]
   3b8c0:	ldrb	r3, [r3, #69]	; 0x45
   3b8c4:	cmp	r3, #0
   3b8c8:	bne	3b898 <fputs@plt+0x2a784>
   3b8cc:	mov	r0, #1
   3b8d0:	add	sp, sp, #140	; 0x8c
   3b8d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b8d8:	ldr	r1, [pc, #1380]	; 3be44 <fputs@plt+0x2ad30>
   3b8dc:	mov	r0, sl
   3b8e0:	add	r1, pc, r1
   3b8e4:	bl	39630 <fputs@plt+0x2851c>
   3b8e8:	mov	r0, #2
   3b8ec:	b	3b89c <fputs@plt+0x2a788>
   3b8f0:	ldr	r3, [sp, #56]	; 0x38
   3b8f4:	ldr	r2, [fp, #44]	; 0x2c
   3b8f8:	mov	r1, fp
   3b8fc:	ldr	r0, [sp, #40]	; 0x28
   3b900:	bl	3b218 <fputs@plt+0x2a104>
   3b904:	cmp	r0, #0
   3b908:	beq	3b7c0 <fputs@plt+0x2a6ac>
   3b90c:	b	3b898 <fputs@plt+0x2a784>
   3b910:	tst	r3, #2
   3b914:	biceq	r3, r3, #1
   3b918:	strheq	r3, [sp, #100]	; 0x64
   3b91c:	beq	3b6c4 <fputs@plt+0x2a5b0>
   3b920:	b	3b6b0 <fputs@plt+0x2a59c>
   3b924:	ldr	r3, [sp, #52]	; 0x34
   3b928:	str	r6, [sp, #40]	; 0x28
   3b92c:	cmp	r3, #0
   3b930:	beq	3b8cc <fputs@plt+0x2a7b8>
   3b934:	ldr	r3, [sp, #36]	; 0x24
   3b938:	ldr	fp, [r3, #44]	; 0x2c
   3b93c:	cmp	fp, #0
   3b940:	beq	3b8cc <fputs@plt+0x2a7b8>
   3b944:	ldr	r3, [sl]
   3b948:	mov	r2, r3
   3b94c:	str	r3, [sp, #12]
   3b950:	ldr	r2, [r2, #100]	; 0x64
   3b954:	ldr	r3, [fp]
   3b958:	cmp	r3, r2
   3b95c:	bgt	3be10 <fputs@plt+0x2acfc>
   3b960:	cmp	r3, #0
   3b964:	ldr	r5, [fp, #4]
   3b968:	addgt	r2, r3, r3, lsl #2
   3b96c:	movgt	r1, r5
   3b970:	addgt	r2, r5, r2, lsl #2
   3b974:	ble	3b990 <fputs@plt+0x2a87c>
   3b978:	ldrb	r0, [r1, #13]
   3b97c:	add	r1, r1, #20
   3b980:	bic	r0, r0, #1
   3b984:	strb	r0, [r1, #-7]
   3b988:	cmp	r1, r2
   3b98c:	bne	3b978 <fputs@plt+0x2a864>
   3b990:	ldr	r0, [sp, #36]	; 0x24
   3b994:	mov	r1, #0
   3b998:	ldr	r2, [r0, #48]	; 0x30
   3b99c:	str	r1, [r0, #52]	; 0x34
   3b9a0:	cmp	r2, r1
   3b9a4:	ldrne	r1, [sp, #36]	; 0x24
   3b9a8:	bne	3b9b4 <fputs@plt+0x2a8a0>
   3b9ac:	b	3b9cc <fputs@plt+0x2a8b8>
   3b9b0:	mov	r2, r0
   3b9b4:	ldr	r0, [r2, #48]	; 0x30
   3b9b8:	str	r1, [r2, #52]	; 0x34
   3b9bc:	cmp	r0, #0
   3b9c0:	mov	r1, r2
   3b9c4:	bne	3b9b0 <fputs@plt+0x2a89c>
   3b9c8:	str	r2, [sp, #36]	; 0x24
   3b9cc:	add	r2, sp, #68	; 0x44
   3b9d0:	str	r2, [sp, #48]	; 0x30
   3b9d4:	add	r2, sp, #104	; 0x68
   3b9d8:	str	r2, [sp, #24]
   3b9dc:	str	sl, [sp, #16]
   3b9e0:	cmp	r3, #0
   3b9e4:	ldr	r3, [sp, #36]	; 0x24
   3b9e8:	ldr	r3, [r3]
   3b9ec:	str	r3, [sp, #20]
   3b9f0:	ble	3b8cc <fputs@plt+0x2a7b8>
   3b9f4:	ldr	r3, [sp, #40]	; 0x28
   3b9f8:	add	sl, r5, #20
   3b9fc:	mov	r6, r3
   3ba00:	str	r3, [sp, #44]	; 0x2c
   3ba04:	sub	r5, sl, #20
   3ba08:	mvn	r3, #0
   3ba0c:	str	r3, [sp, #68]	; 0x44
   3ba10:	ldrb	r3, [r5, #13]
   3ba14:	tst	r3, #1
   3ba18:	bne	3bb00 <fputs@plt+0x2a9ec>
   3ba1c:	ldr	r4, [sl, #-20]	; 0xffffffec
   3ba20:	b	3ba44 <fputs@plt+0x2a930>
   3ba24:	ldr	r3, [r4, #4]
   3ba28:	tst	r3, #4096	; 0x1000
   3ba2c:	beq	3ba4c <fputs@plt+0x2a938>
   3ba30:	tst	r3, #262144	; 0x40000
   3ba34:	ldrne	r3, [r4, #20]
   3ba38:	ldreq	r4, [r4, #12]
   3ba3c:	ldrne	r3, [r3, #4]
   3ba40:	ldrne	r4, [r3]
   3ba44:	cmp	r4, #0
   3ba48:	bne	3ba24 <fputs@plt+0x2a910>
   3ba4c:	ldr	r1, [sp, #48]	; 0x30
   3ba50:	mov	r0, r4
   3ba54:	bl	1fcec <fputs@plt+0xebd8>
   3ba58:	subs	r9, r0, #0
   3ba5c:	beq	3bb40 <fputs@plt+0x2aa2c>
   3ba60:	ldr	r2, [sp, #68]	; 0x44
   3ba64:	cmp	r2, #0
   3ba68:	ble	3bcf4 <fputs@plt+0x2abe0>
   3ba6c:	ldr	r3, [sp, #20]
   3ba70:	ldr	r3, [r3]
   3ba74:	cmp	r2, r3
   3ba78:	bgt	3be04 <fputs@plt+0x2acf0>
   3ba7c:	mov	r3, #0
   3ba80:	ldr	r2, [sp, #24]
   3ba84:	mov	r1, #132	; 0x84
   3ba88:	ldr	r0, [sp, #12]
   3ba8c:	str	r3, [sp, #104]	; 0x68
   3ba90:	str	r3, [sp, #108]	; 0x6c
   3ba94:	bl	247e0 <fputs@plt+0x136cc>
   3ba98:	cmp	r0, #0
   3ba9c:	beq	3b898 <fputs@plt+0x2a784>
   3baa0:	ldr	r2, [sp, #68]	; 0x44
   3baa4:	ldr	r3, [r0, #4]
   3baa8:	str	r2, [r0, #8]
   3baac:	ldr	r2, [sl, #-20]	; 0xffffffec
   3bab0:	orr	r3, r3, #1024	; 0x400
   3bab4:	cmp	r4, r2
   3bab8:	str	r3, [r0, #4]
   3babc:	streq	r0, [sl, #-20]	; 0xffffffec
   3bac0:	bne	3bacc <fputs@plt+0x2a9b8>
   3bac4:	b	3bae0 <fputs@plt+0x2a9cc>
   3bac8:	mov	r2, r3
   3bacc:	ldr	r3, [r2, #12]
   3bad0:	ldrb	r1, [r3]
   3bad4:	cmp	r1, #95	; 0x5f
   3bad8:	beq	3bac8 <fputs@plt+0x2a9b4>
   3badc:	str	r0, [r2, #12]
   3bae0:	mov	r1, r4
   3bae4:	ldr	r0, [sp, #12]
   3bae8:	bl	23a00 <fputs@plt+0x128ec>
   3baec:	ldr	r3, [sp, #68]	; 0x44
   3baf0:	strh	r3, [sl, #-4]
   3baf4:	ldrb	r3, [r5, #13]
   3baf8:	orr	r3, r3, #1
   3bafc:	strb	r3, [r5, #13]
   3bb00:	ldr	r3, [fp]
   3bb04:	add	r6, r6, #1
   3bb08:	cmp	r6, r3
   3bb0c:	add	sl, sl, #20
   3bb10:	blt	3ba04 <fputs@plt+0x2a8f0>
   3bb14:	ldr	r2, [sp, #36]	; 0x24
   3bb18:	ldr	r1, [sp, #44]	; 0x2c
   3bb1c:	ldr	r2, [r2, #52]	; 0x34
   3bb20:	cmp	r2, #0
   3bb24:	moveq	r1, #0
   3bb28:	andne	r1, r1, #1
   3bb2c:	cmp	r1, #0
   3bb30:	str	r2, [sp, #36]	; 0x24
   3bb34:	beq	3bd28 <fputs@plt+0x2ac14>
   3bb38:	ldr	r5, [fp, #4]
   3bb3c:	b	3b9e0 <fputs@plt+0x2a8cc>
   3bb40:	ldrb	r3, [r4]
   3bb44:	cmp	r3, #27
   3bb48:	strne	r9, [sp, #68]	; 0x44
   3bb4c:	beq	3bb9c <fputs@plt+0x2aa88>
   3bb50:	ldr	r8, [sp, #12]
   3bb54:	mov	r3, #0
   3bb58:	mov	r2, r3
   3bb5c:	mov	r1, r4
   3bb60:	mov	r0, r8
   3bb64:	bl	263b8 <fputs@plt+0x152a4>
   3bb68:	ldrb	r3, [r8, #69]	; 0x45
   3bb6c:	cmp	r3, #0
   3bb70:	mov	r7, r0
   3bb74:	beq	3bbb8 <fputs@plt+0x2aaa4>
   3bb78:	ldr	r0, [sp, #12]
   3bb7c:	mov	r1, r7
   3bb80:	bl	23a00 <fputs@plt+0x128ec>
   3bb84:	ldr	r0, [sp, #68]	; 0x44
   3bb88:	cmp	r0, #0
   3bb8c:	bgt	3ba7c <fputs@plt+0x2a968>
   3bb90:	mov	r3, #1
   3bb94:	str	r3, [sp, #44]	; 0x2c
   3bb98:	b	3bb00 <fputs@plt+0x2a9ec>
   3bb9c:	add	r1, r4, #8
   3bba0:	ldr	r0, [sp, #20]
   3bba4:	bl	1fb60 <fputs@plt+0xea4c>
   3bba8:	cmp	r0, #0
   3bbac:	str	r0, [sp, #68]	; 0x44
   3bbb0:	bne	3bb88 <fputs@plt+0x2aa74>
   3bbb4:	b	3bb50 <fputs@plt+0x2aa3c>
   3bbb8:	ldr	r3, [sp, #36]	; 0x24
   3bbbc:	mov	r2, #32
   3bbc0:	mov	r1, #0
   3bbc4:	ldr	r3, [r3]
   3bbc8:	ldr	r0, [sp, #24]
   3bbcc:	str	r3, [sp, #28]
   3bbd0:	bl	10ee0 <memset@plt>
   3bbd4:	ldr	r1, [sp, #16]
   3bbd8:	ldr	r3, [sp, #36]	; 0x24
   3bbdc:	ldr	r0, [sp, #24]
   3bbe0:	ldr	r8, [r1]
   3bbe4:	ldr	r2, [r3, #28]
   3bbe8:	ldr	r3, [sp, #28]
   3bbec:	str	r1, [sp, #104]	; 0x68
   3bbf0:	str	r3, [sp, #112]	; 0x70
   3bbf4:	str	r3, [sp, #32]
   3bbf8:	mov	r3, #1
   3bbfc:	str	r2, [sp, #108]	; 0x6c
   3bc00:	strh	r3, [sp, #132]	; 0x84
   3bc04:	ldrb	r2, [r8, #73]	; 0x49
   3bc08:	mov	r1, r7
   3bc0c:	strb	r3, [r8, #73]	; 0x49
   3bc10:	str	r2, [sp, #28]
   3bc14:	bl	3aff0 <fputs@plt+0x29edc>
   3bc18:	ldr	r2, [sp, #28]
   3bc1c:	strb	r2, [r8, #73]	; 0x49
   3bc20:	subs	r8, r0, #0
   3bc24:	movne	r8, r9
   3bc28:	bne	3bcd4 <fputs@plt+0x2abc0>
   3bc2c:	ldr	r3, [sp, #32]
   3bc30:	ldr	r2, [r3]
   3bc34:	cmp	r2, #0
   3bc38:	str	r2, [sp, #52]	; 0x34
   3bc3c:	ble	3bcd4 <fputs@plt+0x2abc0>
   3bc40:	ldr	r3, [r3, #4]
   3bc44:	mov	r9, r8
   3bc48:	str	r3, [sp, #56]	; 0x38
   3bc4c:	clz	r3, r7
   3bc50:	lsr	r3, r3, #5
   3bc54:	str	r8, [sp, #32]
   3bc58:	str	sl, [sp, #28]
   3bc5c:	mov	sl, r8
   3bc60:	mov	r8, r5
   3bc64:	mov	r5, r4
   3bc68:	mov	r4, r3
   3bc6c:	b	3bc88 <fputs@plt+0x2ab74>
   3bc70:	cmp	r7, r0
   3bc74:	beq	3bcc4 <fputs@plt+0x2abb0>
   3bc78:	ldr	r3, [sp, #52]	; 0x34
   3bc7c:	add	r9, r9, #1
   3bc80:	cmp	r3, r9
   3bc84:	beq	3bd74 <fputs@plt+0x2ac60>
   3bc88:	ldr	r3, [sp, #32]
   3bc8c:	ldr	r2, [sp, #56]	; 0x38
   3bc90:	ldr	r0, [r2, r3]
   3bc94:	add	r3, r3, #20
   3bc98:	cmp	r0, #0
   3bc9c:	movne	r2, r4
   3bca0:	orreq	r2, r4, #1
   3bca4:	cmp	r2, #0
   3bca8:	str	r3, [sp, #32]
   3bcac:	bne	3bc70 <fputs@plt+0x2ab5c>
   3bcb0:	mvn	r2, #0
   3bcb4:	mov	r1, r7
   3bcb8:	bl	21528 <fputs@plt+0x10414>
   3bcbc:	cmp	r0, #1
   3bcc0:	bgt	3bc78 <fputs@plt+0x2ab64>
   3bcc4:	ldr	sl, [sp, #28]
   3bcc8:	mov	r4, r5
   3bccc:	mov	r5, r8
   3bcd0:	add	r8, r9, #1
   3bcd4:	str	r8, [sp, #68]	; 0x44
   3bcd8:	b	3bb78 <fputs@plt+0x2aa64>
   3bcdc:	ldr	r1, [pc, #356]	; 3be48 <fputs@plt+0x2ad34>
   3bce0:	mov	r0, sl
   3bce4:	add	r1, pc, r1
   3bce8:	bl	39630 <fputs@plt+0x2851c>
   3bcec:	mov	r0, #2
   3bcf0:	b	3b89c <fputs@plt+0x2a788>
   3bcf4:	ldr	r3, [sp, #20]
   3bcf8:	ldr	sl, [sp, #16]
   3bcfc:	mov	r7, r6
   3bd00:	ldr	r3, [r3]
   3bd04:	str	r3, [sp]
   3bd08:	ldr	r1, [pc, #316]	; 3be4c <fputs@plt+0x2ad38>
   3bd0c:	ldr	r3, [pc, #316]	; 3be50 <fputs@plt+0x2ad3c>
   3bd10:	add	r2, r7, #1
   3bd14:	mov	r0, sl
   3bd18:	add	r3, pc, r3
   3bd1c:	add	r1, pc, r1
   3bd20:	bl	39630 <fputs@plt+0x2851c>
   3bd24:	b	3b898 <fputs@plt+0x2a784>
   3bd28:	cmp	r3, #0
   3bd2c:	ldr	sl, [sp, #16]
   3bd30:	ble	3b8cc <fputs@plt+0x2a7b8>
   3bd34:	ldr	r2, [fp, #4]
   3bd38:	ldrb	r1, [r2, #13]
   3bd3c:	tst	r1, #1
   3bd40:	addne	r2, r2, #20
   3bd44:	ldrne	r0, [sp, #40]	; 0x28
   3bd48:	bne	3bd64 <fputs@plt+0x2ac50>
   3bd4c:	b	3be28 <fputs@plt+0x2ad14>
   3bd50:	ldrb	ip, [r2, #13]
   3bd54:	add	r2, r2, #20
   3bd58:	tst	ip, #1
   3bd5c:	beq	3b884 <fputs@plt+0x2a770>
   3bd60:	mov	r0, r1
   3bd64:	add	r1, r0, #1
   3bd68:	cmp	r3, r1
   3bd6c:	bne	3bd50 <fputs@plt+0x2ac3c>
   3bd70:	b	3b8cc <fputs@plt+0x2a7b8>
   3bd74:	mov	r4, r5
   3bd78:	mov	r5, r8
   3bd7c:	mov	r8, sl
   3bd80:	ldr	sl, [sp, #28]
   3bd84:	b	3bcd4 <fputs@plt+0x2abc0>
   3bd88:	ldr	r2, [r3, #8]
   3bd8c:	ldrb	r3, [r3, #4]
   3bd90:	tst	r2, #256	; 0x100
   3bd94:	bne	3bdec <fputs@plt+0x2acd8>
   3bd98:	cmp	r3, #117	; 0x75
   3bd9c:	beq	3bde0 <fputs@plt+0x2accc>
   3bda0:	cmp	r3, #118	; 0x76
   3bda4:	beq	3bdd4 <fputs@plt+0x2acc0>
   3bda8:	ldr	r2, [pc, #164]	; 3be54 <fputs@plt+0x2ad40>
   3bdac:	cmp	r3, #116	; 0x74
   3bdb0:	add	r2, pc, r2
   3bdb4:	ldrne	r2, [pc, #156]	; 3be58 <fputs@plt+0x2ad44>
   3bdb8:	addne	r2, pc, r2
   3bdbc:	ldr	r1, [pc, #152]	; 3be5c <fputs@plt+0x2ad48>
   3bdc0:	mov	r0, sl
   3bdc4:	add	r1, pc, r1
   3bdc8:	bl	39630 <fputs@plt+0x2851c>
   3bdcc:	mov	r0, #2
   3bdd0:	b	3b89c <fputs@plt+0x2a788>
   3bdd4:	ldr	r2, [pc, #132]	; 3be60 <fputs@plt+0x2ad4c>
   3bdd8:	add	r2, pc, r2
   3bddc:	b	3bdbc <fputs@plt+0x2aca8>
   3bde0:	ldr	r2, [pc, #124]	; 3be64 <fputs@plt+0x2ad50>
   3bde4:	add	r2, pc, r2
   3bde8:	b	3bdbc <fputs@plt+0x2aca8>
   3bdec:	ldr	r1, [pc, #116]	; 3be68 <fputs@plt+0x2ad54>
   3bdf0:	mov	r0, sl
   3bdf4:	add	r1, pc, r1
   3bdf8:	bl	39630 <fputs@plt+0x2851c>
   3bdfc:	mov	r0, #2
   3be00:	b	3b89c <fputs@plt+0x2a788>
   3be04:	ldr	sl, [sp, #16]
   3be08:	mov	r7, r6
   3be0c:	b	3bd04 <fputs@plt+0x2abf0>
   3be10:	ldr	r1, [pc, #84]	; 3be6c <fputs@plt+0x2ad58>
   3be14:	mov	r0, sl
   3be18:	add	r1, pc, r1
   3be1c:	bl	39630 <fputs@plt+0x2851c>
   3be20:	mov	r0, #2
   3be24:	b	3b89c <fputs@plt+0x2a788>
   3be28:	mov	r2, #1
   3be2c:	b	3b888 <fputs@plt+0x2a774>
   3be30:			; <UNDEFINED> instruction: 0xfffff5e4
   3be34:			; <UNDEFINED> instruction: 0xffffffb0
   3be38:	andeq	r8, r5, r8, ror #31
   3be3c:	ldrdeq	r8, [r5], -r4
   3be40:	andeq	r8, r5, r4, lsl #26
   3be44:	ldrdeq	r8, [r5], -r0
   3be48:	muleq	r5, r0, r7
   3be4c:	andeq	r8, r5, ip, lsl #9
   3be50:	andeq	r8, r5, r8, lsl #15
   3be54:	muleq	r5, ip, r6
   3be58:			; <UNDEFINED> instruction: 0x000586b4
   3be5c:	andeq	r8, r5, r8, asr r7
   3be60:	andeq	r8, r5, r0, lsl #13
   3be64:	andeq	r8, r5, r0, lsl #13
   3be68:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   3be6c:	andeq	r8, r5, r8, asr r7
   3be70:	push	{r4, r5, r6, lr}
   3be74:	mov	r5, r0
   3be78:	mov	r0, r1
   3be7c:	mov	r4, r1
   3be80:	bl	18a60 <fputs@plt+0x794c>
   3be84:	ldr	r2, [r5]
   3be88:	ldr	r3, [r4, #24]
   3be8c:	ldr	r2, [r2, #104]	; 0x68
   3be90:	cmp	r3, r2
   3be94:	pople	{r4, r5, r6, pc}
   3be98:	ldr	r1, [pc, #12]	; 3beac <fputs@plt+0x2ad98>
   3be9c:	mov	r0, r5
   3bea0:	add	r1, pc, r1
   3bea4:	pop	{r4, r5, r6, lr}
   3bea8:	b	39630 <fputs@plt+0x2851c>
   3beac:	andeq	r8, r5, ip, ror r5
   3beb0:	push	{r4, r5, r6, r7, r8, lr}
   3beb4:	mov	r3, #1
   3beb8:	ldr	r6, [r0]
   3bebc:	mov	r5, r0
   3bec0:	mov	r7, r1
   3bec4:	mov	r0, r6
   3bec8:	mov	r1, #151	; 0x97
   3becc:	bl	247e0 <fputs@plt+0x136cc>
   3bed0:	subs	r4, r0, #0
   3bed4:	beq	3befc <fputs@plt+0x2ade8>
   3bed8:	str	r7, [r4, #20]
   3bedc:	ldr	r3, [r5, #68]	; 0x44
   3bee0:	cmp	r3, #0
   3bee4:	bne	3bef4 <fputs@plt+0x2ade0>
   3bee8:	mov	r0, r5
   3beec:	mov	r1, r4
   3bef0:	bl	3be70 <fputs@plt+0x2ad5c>
   3bef4:	mov	r0, r4
   3bef8:	pop	{r4, r5, r6, r7, r8, pc}
   3befc:	mov	r1, r7
   3bf00:	mov	r0, r6
   3bf04:	bl	23aac <fputs@plt+0x12998>
   3bf08:	b	3bef4 <fputs@plt+0x2ade0>
   3bf0c:	cmp	r1, #72	; 0x48
   3bf10:	push	{r4, r5, r6, r7, r8, lr}
   3bf14:	mov	r5, r0
   3bf18:	mov	r6, r2
   3bf1c:	mov	r7, r3
   3bf20:	beq	3bf84 <fputs@plt+0x2ae70>
   3bf24:	uxtb	r1, r1
   3bf28:	mov	r3, #1
   3bf2c:	ldr	r2, [sp, #24]
   3bf30:	ldr	r0, [r5]
   3bf34:	bl	247e0 <fputs@plt+0x136cc>
   3bf38:	mov	r3, r7
   3bf3c:	mov	r2, r6
   3bf40:	mov	r4, r0
   3bf44:	mov	r1, r0
   3bf48:	ldr	r0, [r5]
   3bf4c:	bl	23c88 <fputs@plt+0x12b74>
   3bf50:	cmp	r4, #0
   3bf54:	beq	3bf7c <fputs@plt+0x2ae68>
   3bf58:	ldr	r2, [r5]
   3bf5c:	ldr	r3, [r4, #24]
   3bf60:	ldr	r2, [r2, #104]	; 0x68
   3bf64:	cmp	r3, r2
   3bf68:	ble	3bf7c <fputs@plt+0x2ae68>
   3bf6c:	ldr	r1, [pc, #52]	; 3bfa8 <fputs@plt+0x2ae94>
   3bf70:	mov	r0, r5
   3bf74:	add	r1, pc, r1
   3bf78:	bl	39630 <fputs@plt+0x2851c>
   3bf7c:	mov	r0, r4
   3bf80:	pop	{r4, r5, r6, r7, r8, pc}
   3bf84:	ldr	r3, [r0, #68]	; 0x44
   3bf88:	cmp	r3, #0
   3bf8c:	bne	3bf24 <fputs@plt+0x2ae10>
   3bf90:	mov	r2, r7
   3bf94:	mov	r1, r6
   3bf98:	ldr	r0, [r0]
   3bf9c:	bl	2498c <fputs@plt+0x13878>
   3bfa0:	mov	r4, r0
   3bfa4:	b	3bf50 <fputs@plt+0x2ae3c>
   3bfa8:	andeq	r8, r5, r8, lsr #9
   3bfac:	push	{r4, r5, r6, r7, r8, r9, lr}
   3bfb0:	sub	sp, sp, #12
   3bfb4:	ldr	r4, [r0]
   3bfb8:	mov	r6, r0
   3bfbc:	mov	r0, r4
   3bfc0:	ldr	r5, [sp, #52]	; 0x34
   3bfc4:	mov	r7, r1
   3bfc8:	ldr	r8, [sp, #48]	; 0x30
   3bfcc:	bl	24a4c <fputs@plt+0x13938>
   3bfd0:	ldr	r3, [sp, #44]	; 0x2c
   3bfd4:	ldr	r2, [sp, #40]	; 0x28
   3bfd8:	mov	r1, r7
   3bfdc:	mov	r9, r0
   3bfe0:	mov	r0, r4
   3bfe4:	bl	24a4c <fputs@plt+0x13938>
   3bfe8:	mov	r1, #0
   3bfec:	mov	r2, r9
   3bff0:	str	r1, [sp]
   3bff4:	mov	r1, #79	; 0x4f
   3bff8:	mov	r7, r0
   3bffc:	mov	r3, r7
   3c000:	mov	r0, r6
   3c004:	bl	3bf0c <fputs@plt+0x2adf8>
   3c008:	cmp	r0, #0
   3c00c:	cmpne	r8, #0
   3c010:	mov	r2, r0
   3c014:	ldrne	r3, [r0, #4]
   3c018:	ldrne	r1, [r7, #28]
   3c01c:	orrne	r3, r3, #1
   3c020:	strhne	r1, [r0, #36]	; 0x24
   3c024:	strne	r3, [r0, #4]
   3c028:	ldr	r1, [r5]
   3c02c:	mov	r0, r4
   3c030:	bl	2498c <fputs@plt+0x13878>
   3c034:	str	r0, [r5]
   3c038:	add	sp, sp, #12
   3c03c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c040:	push	{r4, lr}
   3c044:	sub	sp, sp, #8
   3c048:	mov	r3, #0
   3c04c:	ldr	r2, [r1]
   3c050:	mov	r4, r1
   3c054:	str	r3, [sp]
   3c058:	mov	r1, #19
   3c05c:	bl	3bf0c <fputs@plt+0x2adf8>
   3c060:	str	r0, [r4]
   3c064:	add	sp, sp, #8
   3c068:	pop	{r4, pc}
   3c06c:	ldr	r3, [r0, #488]	; 0x1e8
   3c070:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c074:	cmp	r3, #0
   3c078:	sub	sp, sp, #52	; 0x34
   3c07c:	mov	r5, r1
   3c080:	ldr	r4, [r0]
   3c084:	beq	3c130 <fputs@plt+0x2b01c>
   3c088:	ldrb	r1, [r4, #149]	; 0x95
   3c08c:	mov	r7, r0
   3c090:	mov	r2, #0
   3c094:	add	r1, r1, #4
   3c098:	ldr	r0, [r5]
   3c09c:	ldrsh	r6, [r3, #34]	; 0x22
   3c0a0:	ldr	r9, [r3, #4]
   3c0a4:	bl	23188 <fputs@plt+0x12074>
   3c0a8:	sub	r6, r6, #-268435455	; 0xf0000001
   3c0ac:	add	r8, r9, r6, lsl #4
   3c0b0:	cmp	r0, #0
   3c0b4:	beq	3c144 <fputs@plt+0x2b030>
   3c0b8:	ldr	r1, [r8, #4]
   3c0bc:	mov	r0, r4
   3c0c0:	bl	23a00 <fputs@plt+0x128ec>
   3c0c4:	mov	r2, #48	; 0x30
   3c0c8:	mov	r1, #0
   3c0cc:	mov	r0, sp
   3c0d0:	bl	10ee0 <memset@plt>
   3c0d4:	ldr	r3, [r5, #4]
   3c0d8:	ldr	r2, [r5, #8]
   3c0dc:	mov	r1, r3
   3c0e0:	sub	r2, r2, r3
   3c0e4:	mvn	ip, #96	; 0x60
   3c0e8:	asr	r3, r2, #31
   3c0ec:	mov	r0, r4
   3c0f0:	strb	ip, [sp]
   3c0f4:	bl	24478 <fputs@plt+0x13364>
   3c0f8:	ldr	lr, [r5]
   3c0fc:	mov	r1, sp
   3c100:	mov	ip, #4096	; 0x1000
   3c104:	mov	r3, #0
   3c108:	mov	r2, #1
   3c10c:	str	lr, [sp, #12]
   3c110:	str	ip, [sp, #4]
   3c114:	str	r0, [sp, #8]
   3c118:	mov	r0, r4
   3c11c:	bl	263b8 <fputs@plt+0x152a4>
   3c120:	str	r0, [r8, #4]
   3c124:	ldr	r1, [sp, #8]
   3c128:	mov	r0, r4
   3c12c:	bl	1d100 <fputs@plt+0xbfec>
   3c130:	ldr	r1, [r5]
   3c134:	mov	r0, r4
   3c138:	bl	23a00 <fputs@plt+0x128ec>
   3c13c:	add	sp, sp, #52	; 0x34
   3c140:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c144:	ldr	r1, [pc, #16]	; 3c15c <fputs@plt+0x2b048>
   3c148:	ldr	r2, [r9, r6, lsl #4]
   3c14c:	mov	r0, r7
   3c150:	add	r1, pc, r1
   3c154:	bl	39630 <fputs@plt+0x2851c>
   3c158:	b	3c130 <fputs@plt+0x2b01c>
   3c15c:	andeq	r8, r5, r4, lsl #9
   3c160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c164:	sub	sp, sp, #60	; 0x3c
   3c168:	ldr	ip, [r0, #488]	; 0x1e8
   3c16c:	str	r3, [sp, #16]
   3c170:	ldr	r3, [r0]
   3c174:	cmp	ip, #0
   3c178:	str	r3, [sp, #24]
   3c17c:	ldr	r3, [sp, #96]	; 0x60
   3c180:	str	r0, [sp, #36]	; 0x24
   3c184:	str	r1, [sp, #20]
   3c188:	str	ip, [sp, #12]
   3c18c:	str	r3, [sp, #40]	; 0x28
   3c190:	beq	3c3d4 <fputs@plt+0x2b2c0>
   3c194:	ldr	r3, [sp, #36]	; 0x24
   3c198:	ldrb	r3, [r3, #454]	; 0x1c6
   3c19c:	cmp	r3, #0
   3c1a0:	bne	3c3d4 <fputs@plt+0x2b2c0>
   3c1a4:	mov	r5, r2
   3c1a8:	ldr	r2, [sp, #20]
   3c1ac:	cmp	r2, #0
   3c1b0:	beq	3c4d8 <fputs@plt+0x2b3c4>
   3c1b4:	ldr	r2, [sp, #16]
   3c1b8:	cmp	r2, #0
   3c1bc:	beq	3c568 <fputs@plt+0x2b454>
   3c1c0:	ldr	r1, [sp, #20]
   3c1c4:	ldr	r2, [r2]
   3c1c8:	ldr	r4, [r1]
   3c1cc:	str	r2, [sp, #8]
   3c1d0:	cmp	r2, r4
   3c1d4:	bne	3c510 <fputs@plt+0x2b3fc>
   3c1d8:	ldr	r3, [sp, #8]
   3c1dc:	ldr	r7, [r5, #4]
   3c1e0:	cmp	r3, #0
   3c1e4:	add	r7, r7, r3, lsl #3
   3c1e8:	add	r7, r7, #37	; 0x25
   3c1ec:	ble	3c230 <fputs@plt+0x2b11c>
   3c1f0:	ldr	r3, [sp, #16]
   3c1f4:	mov	r8, #0
   3c1f8:	mov	r6, #1
   3c1fc:	ldr	r9, [r3, #4]
   3c200:	ldr	r3, [r9, #4]
   3c204:	subs	r0, r3, #0
   3c208:	moveq	r3, r6
   3c20c:	beq	3c21c <fputs@plt+0x2b108>
   3c210:	bl	10f58 <strlen@plt>
   3c214:	bic	r3, r0, #-1073741824	; 0xc0000000
   3c218:	add	r3, r3, #1
   3c21c:	add	r8, r8, #1
   3c220:	cmp	r8, r4
   3c224:	add	r7, r7, r3
   3c228:	add	r9, r9, #20
   3c22c:	blt	3c200 <fputs@plt+0x2b0ec>
   3c230:	mov	r2, r7
   3c234:	asr	r3, r7, #31
   3c238:	ldr	r0, [sp, #24]
   3c23c:	bl	25490 <fputs@plt+0x1437c>
   3c240:	subs	fp, r0, #0
   3c244:	beq	3c3d4 <fputs@plt+0x2b2c0>
   3c248:	ldr	r6, [sp, #8]
   3c24c:	ldr	r7, [sp, #12]
   3c250:	mov	sl, #0
   3c254:	add	r4, fp, r6, lsl #3
   3c258:	ldr	r3, [r7, #16]
   3c25c:	add	r2, r4, #36	; 0x24
   3c260:	mov	r4, r2
   3c264:	str	r2, [sp, #44]	; 0x2c
   3c268:	str	r2, [fp, #8]
   3c26c:	str	r3, [fp, #4]
   3c270:	mov	r0, r2
   3c274:	str	r7, [fp]
   3c278:	ldm	r5, {r1, r2}
   3c27c:	bl	10f7c <memcpy@plt>
   3c280:	ldr	r3, [r5, #4]
   3c284:	mov	r0, r4
   3c288:	strb	sl, [r4, r3]
   3c28c:	bl	164b0 <fputs@plt+0x539c>
   3c290:	ldr	r2, [sp, #20]
   3c294:	ldr	r3, [r5, #4]
   3c298:	cmp	r2, sl
   3c29c:	str	r3, [sp, #48]	; 0x30
   3c2a0:	str	r6, [fp, #20]
   3c2a4:	beq	3c53c <fputs@plt+0x2b428>
   3c2a8:	cmp	r6, sl
   3c2ac:	ble	3c388 <fputs@plt+0x2b274>
   3c2b0:	ldr	r3, [r2, #4]
   3c2b4:	ldr	r9, [pc, #800]	; 3c5dc <fputs@plt+0x2b4c8>
   3c2b8:	ldr	lr, [pc, #800]	; 3c5e0 <fputs@plt+0x2b4cc>
   3c2bc:	ldrsh	r6, [r7, #34]	; 0x22
   3c2c0:	mov	r2, r3
   3c2c4:	str	r3, [sp, #52]	; 0x34
   3c2c8:	ldr	r3, [pc, #788]	; 3c5e4 <fputs@plt+0x2b4d0>
   3c2cc:	str	fp, [sp, #4]
   3c2d0:	str	fp, [sp, #32]
   3c2d4:	add	r9, pc, r9
   3c2d8:	add	lr, pc, lr
   3c2dc:	mov	fp, r2
   3c2e0:	add	r3, pc, r3
   3c2e4:	str	r3, [sp, #28]
   3c2e8:	cmp	r6, #0
   3c2ec:	ble	3c524 <fputs@plt+0x2b410>
   3c2f0:	ldr	r3, [sp, #12]
   3c2f4:	ldr	r2, [fp, #4]
   3c2f8:	ldr	r1, [sp, #28]
   3c2fc:	ldr	r8, [r3, #4]
   3c300:	ldrb	r3, [r2]
   3c304:	mov	r5, #0
   3c308:	add	r3, r1, r3
   3c30c:	ldrb	r7, [r3, #336]	; 0x150
   3c310:	ldr	r0, [r8, r5, lsl #4]
   3c314:	ldrb	r3, [r0]
   3c318:	add	r1, r9, r3
   3c31c:	ldrb	r1, [r1, #336]	; 0x150
   3c320:	cmp	r1, r7
   3c324:	bne	3c360 <fputs@plt+0x2b24c>
   3c328:	cmp	r3, #0
   3c32c:	beq	3c408 <fputs@plt+0x2b2f4>
   3c330:	mov	ip, r2
   3c334:	b	3c340 <fputs@plt+0x2b22c>
   3c338:	cmp	r1, #0
   3c33c:	beq	3c408 <fputs@plt+0x2b2f4>
   3c340:	ldrb	r1, [r0, #1]!
   3c344:	ldrb	r3, [ip, #1]!
   3c348:	add	r4, lr, r1
   3c34c:	add	r3, lr, r3
   3c350:	ldrb	r4, [r4, #336]	; 0x150
   3c354:	ldrb	r3, [r3, #336]	; 0x150
   3c358:	cmp	r4, r3
   3c35c:	beq	3c338 <fputs@plt+0x2b224>
   3c360:	add	r5, r5, #1
   3c364:	cmp	r5, r6
   3c368:	bne	3c310 <fputs@plt+0x2b1fc>
   3c36c:	ldr	fp, [sp, #32]
   3c370:	ldr	r1, [pc, #624]	; 3c5e8 <fputs@plt+0x2b4d4>
   3c374:	ldr	r0, [sp, #36]	; 0x24
   3c378:	add	r1, pc, r1
   3c37c:	bl	39630 <fputs@plt+0x2851c>
   3c380:	b	3c3d8 <fputs@plt+0x2b2c4>
   3c384:	ldr	fp, [sp, #28]
   3c388:	ldr	r1, [sp, #40]	; 0x28
   3c38c:	mov	r3, #0
   3c390:	strb	r3, [fp, #24]
   3c394:	ldr	r3, [sp, #12]
   3c398:	asr	r2, r1, #8
   3c39c:	strb	r1, [fp, #25]
   3c3a0:	strb	r2, [fp, #26]
   3c3a4:	ldr	r0, [r3, #64]	; 0x40
   3c3a8:	mov	r2, fp
   3c3ac:	add	r0, r0, #56	; 0x38
   3c3b0:	ldr	r1, [fp, #8]
   3c3b4:	bl	2341c <fputs@plt+0x12308>
   3c3b8:	cmp	fp, r0
   3c3bc:	beq	3c5a4 <fputs@plt+0x2b490>
   3c3c0:	ldr	r3, [sp, #12]
   3c3c4:	cmp	r0, #0
   3c3c8:	strne	r0, [fp, #12]
   3c3cc:	strne	fp, [r0, #16]
   3c3d0:	str	fp, [r3, #16]
   3c3d4:	mov	fp, #0
   3c3d8:	ldr	r4, [sp, #24]
   3c3dc:	mov	r1, fp
   3c3e0:	mov	r0, r4
   3c3e4:	bl	1d100 <fputs@plt+0xbfec>
   3c3e8:	ldr	r1, [sp, #20]
   3c3ec:	mov	r0, r4
   3c3f0:	bl	23aac <fputs@plt+0x12998>
   3c3f4:	ldr	r1, [sp, #16]
   3c3f8:	mov	r0, r4
   3c3fc:	add	sp, sp, #60	; 0x3c
   3c400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c404:	b	23aac <fputs@plt+0x12998>
   3c408:	ldr	r3, [sp, #4]
   3c40c:	cmp	r5, r6
   3c410:	str	r5, [r3, #36]	; 0x24
   3c414:	bge	3c36c <fputs@plt+0x2b258>
   3c418:	ldr	r3, [sp, #8]
   3c41c:	add	sl, sl, #1
   3c420:	cmp	sl, r3
   3c424:	ldr	r3, [sp, #4]
   3c428:	add	fp, fp, #20
   3c42c:	add	r3, r3, #8
   3c430:	str	r3, [sp, #4]
   3c434:	bne	3c2e8 <fputs@plt+0x2b1d4>
   3c438:	ldr	r3, [sp, #16]
   3c43c:	ldr	fp, [sp, #32]
   3c440:	cmp	r3, #0
   3c444:	beq	3c388 <fputs@plt+0x2b274>
   3c448:	ldr	r3, [sp, #48]	; 0x30
   3c44c:	mov	r5, #0
   3c450:	add	r4, r3, #1
   3c454:	ldr	r3, [sp, #44]	; 0x2c
   3c458:	mov	r8, r5
   3c45c:	add	r4, r3, r4
   3c460:	mov	sl, r5
   3c464:	mov	r7, fp
   3c468:	str	fp, [sp, #28]
   3c46c:	ldr	r9, [sp, #16]
   3c470:	b	3c4b8 <fputs@plt+0x2b3a4>
   3c474:	str	r1, [sp, #4]
   3c478:	bl	10f58 <strlen@plt>
   3c47c:	ldr	r1, [sp, #4]
   3c480:	bic	r6, r0, #-1073741824	; 0xc0000000
   3c484:	add	fp, r6, #1
   3c488:	str	r4, [r7, #40]	; 0x28
   3c48c:	mov	r0, r4
   3c490:	mov	r2, r6
   3c494:	bl	10f7c <memcpy@plt>
   3c498:	ldr	r3, [sp, #8]
   3c49c:	add	r8, r8, #1
   3c4a0:	cmp	r8, r3
   3c4a4:	strb	sl, [r4, r6]
   3c4a8:	add	r5, r5, #20
   3c4ac:	add	r7, r7, #8
   3c4b0:	add	r4, r4, fp
   3c4b4:	bge	3c384 <fputs@plt+0x2b270>
   3c4b8:	ldr	r3, [r9, #4]
   3c4bc:	add	r3, r3, r5
   3c4c0:	ldr	r1, [r3, #4]
   3c4c4:	subs	r0, r1, #0
   3c4c8:	bne	3c474 <fputs@plt+0x2b360>
   3c4cc:	mov	fp, #1
   3c4d0:	mov	r6, sl
   3c4d4:	b	3c488 <fputs@plt+0x2b374>
   3c4d8:	ldr	r1, [sp, #12]
   3c4dc:	ldrsh	r3, [r1, #34]	; 0x22
   3c4e0:	subs	r2, r3, #1
   3c4e4:	bmi	3c3d4 <fputs@plt+0x2b2c0>
   3c4e8:	ldr	r3, [sp, #16]
   3c4ec:	cmp	r3, #0
   3c4f0:	beq	3c5c8 <fputs@plt+0x2b4b4>
   3c4f4:	ldr	r4, [r3]
   3c4f8:	cmp	r4, #1
   3c4fc:	bne	3c584 <fputs@plt+0x2b470>
   3c500:	ldr	r7, [r5, #4]
   3c504:	str	r4, [sp, #8]
   3c508:	add	r7, r7, #45	; 0x2d
   3c50c:	b	3c1f0 <fputs@plt+0x2b0dc>
   3c510:	ldr	r1, [pc, #212]	; 3c5ec <fputs@plt+0x2b4d8>
   3c514:	mov	fp, r3
   3c518:	add	r1, pc, r1
   3c51c:	bl	39630 <fputs@plt+0x2851c>
   3c520:	b	3c3d8 <fputs@plt+0x2b2c4>
   3c524:	add	sl, sl, sl, lsl #2
   3c528:	ldr	r3, [sp, #52]	; 0x34
   3c52c:	ldr	fp, [sp, #32]
   3c530:	add	sl, r3, sl, lsl #2
   3c534:	ldr	r2, [sl, #4]
   3c538:	b	3c370 <fputs@plt+0x2b25c>
   3c53c:	ldr	r3, [sp, #12]
   3c540:	ldr	r2, [sp, #16]
   3c544:	ldrsh	r3, [r3, #34]	; 0x22
   3c548:	cmp	r2, #0
   3c54c:	sub	r3, r3, #1
   3c550:	str	r3, [fp, #36]	; 0x24
   3c554:	beq	3c388 <fputs@plt+0x2b274>
   3c558:	ldr	r3, [sp, #8]
   3c55c:	cmp	r3, #0
   3c560:	bgt	3c448 <fputs@plt+0x2b334>
   3c564:	b	3c388 <fputs@plt+0x2b274>
   3c568:	ldr	r3, [sp, #20]
   3c56c:	ldr	r7, [r5, #4]
   3c570:	ldr	r3, [r3]
   3c574:	str	r3, [sp, #8]
   3c578:	add	r7, r7, r3, lsl #3
   3c57c:	add	r7, r7, #37	; 0x25
   3c580:	b	3c230 <fputs@plt+0x2b11c>
   3c584:	ldr	ip, [r1, #4]
   3c588:	ldr	r1, [pc, #96]	; 3c5f0 <fputs@plt+0x2b4dc>
   3c58c:	mov	r3, r5
   3c590:	add	r1, pc, r1
   3c594:	ldr	r2, [ip, r2, lsl #4]
   3c598:	bl	39630 <fputs@plt+0x2851c>
   3c59c:	ldr	fp, [sp, #20]
   3c5a0:	b	3c3d8 <fputs@plt+0x2b2c4>
   3c5a4:	ldr	r3, [sp, #24]
   3c5a8:	ldr	r3, [r3, #68]	; 0x44
   3c5ac:	bic	r3, r3, #-16777216	; 0xff000000
   3c5b0:	bic	r3, r3, #255	; 0xff
   3c5b4:	cmp	r3, #0
   3c5b8:	bne	3c3d8 <fputs@plt+0x2b2c4>
   3c5bc:	ldr	r0, [sp, #24]
   3c5c0:	bl	1d7c4 <fputs@plt+0xc6b0>
   3c5c4:	b	3c3d8 <fputs@plt+0x2b2c4>
   3c5c8:	ldr	r7, [r5, #4]
   3c5cc:	mov	r3, #1
   3c5d0:	str	r3, [sp, #8]
   3c5d4:	add	r7, r7, #45	; 0x2d
   3c5d8:	b	3c230 <fputs@plt+0x2b11c>
   3c5dc:	andeq	r4, r5, ip, ror #17
   3c5e0:	andeq	r4, r5, r8, ror #17
   3c5e4:	andeq	r4, r5, r0, ror #17
   3c5e8:	andeq	r8, r5, ip, lsr #6
   3c5ec:	andeq	r8, r5, ip, lsr #2
   3c5f0:	andeq	r8, r5, r4, ror r0
   3c5f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c5f8:	subs	r8, r1, #0
   3c5fc:	sub	sp, sp, #12
   3c600:	beq	3c724 <fputs@plt+0x2b610>
   3c604:	ldr	r3, [r8]
   3c608:	ldr	r7, [r0, #12]
   3c60c:	cmp	r3, #0
   3c610:	ble	3c724 <fputs@plt+0x2b610>
   3c614:	ldr	r6, [pc, #276]	; 3c730 <fputs@plt+0x2b61c>
   3c618:	ldr	r4, [pc, #276]	; 3c734 <fputs@plt+0x2b620>
   3c61c:	mov	r5, #0
   3c620:	mov	fp, r0
   3c624:	add	r6, pc, r6
   3c628:	add	r4, pc, r4
   3c62c:	mov	r9, r5
   3c630:	add	sl, r8, #80	; 0x50
   3c634:	ldr	r3, [fp, #8]
   3c638:	cmp	r3, #0
   3c63c:	bne	3c6e8 <fputs@plt+0x2b5d4>
   3c640:	ldr	r1, [sl, #-68]	; 0xffffffbc
   3c644:	cmp	r1, #0
   3c648:	beq	3c6d0 <fputs@plt+0x2b5bc>
   3c64c:	ldrb	r2, [r1]
   3c650:	ldrb	r3, [r7]
   3c654:	add	r0, r6, r2
   3c658:	add	r3, r6, r3
   3c65c:	ldrb	r0, [r0, #336]	; 0x150
   3c660:	ldrb	r3, [r3, #336]	; 0x150
   3c664:	cmp	r3, r0
   3c668:	bne	3c6a8 <fputs@plt+0x2b594>
   3c66c:	cmp	r2, #0
   3c670:	beq	3c6d0 <fputs@plt+0x2b5bc>
   3c674:	mov	ip, r7
   3c678:	mov	r0, r1
   3c67c:	b	3c688 <fputs@plt+0x2b574>
   3c680:	cmp	r2, #0
   3c684:	beq	3c6d0 <fputs@plt+0x2b5bc>
   3c688:	ldrb	r2, [r0, #1]!
   3c68c:	ldrb	r3, [ip, #1]!
   3c690:	add	lr, r4, r2
   3c694:	add	r3, r4, r3
   3c698:	ldrb	lr, [lr, #336]	; 0x150
   3c69c:	ldrb	r3, [r3, #336]	; 0x150
   3c6a0:	cmp	lr, r3
   3c6a4:	beq	3c680 <fputs@plt+0x2b56c>
   3c6a8:	ldr	r3, [fp, #20]
   3c6ac:	ldr	r2, [fp, #16]
   3c6b0:	ldr	r0, [fp]
   3c6b4:	str	r1, [sp]
   3c6b8:	ldr	r1, [pc, #120]	; 3c738 <fputs@plt+0x2b624>
   3c6bc:	add	r1, pc, r1
   3c6c0:	bl	39630 <fputs@plt+0x2851c>
   3c6c4:	mov	r0, #1
   3c6c8:	add	sp, sp, #12
   3c6cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c6d0:	ldr	r3, [fp]
   3c6d4:	ldr	r0, [r3]
   3c6d8:	bl	1d100 <fputs@plt+0xbfec>
   3c6dc:	ldr	r3, [fp, #4]
   3c6e0:	str	r9, [sl, #-68]	; 0xffffffbc
   3c6e4:	str	r3, [sl, #-72]	; 0xffffffb8
   3c6e8:	ldr	r1, [sl, #-52]	; 0xffffffcc
   3c6ec:	mov	r0, fp
   3c6f0:	bl	3c73c <fputs@plt+0x2b628>
   3c6f4:	cmp	r0, #0
   3c6f8:	bne	3c6c4 <fputs@plt+0x2b5b0>
   3c6fc:	ldr	r1, [sl, #-24]	; 0xffffffe8
   3c700:	mov	r0, fp
   3c704:	bl	3c80c <fputs@plt+0x2b6f8>
   3c708:	cmp	r0, #0
   3c70c:	bne	3c6c4 <fputs@plt+0x2b5b0>
   3c710:	ldr	r3, [r8]
   3c714:	add	r5, r5, #1
   3c718:	cmp	r3, r5
   3c71c:	add	sl, sl, #72	; 0x48
   3c720:	bgt	3c634 <fputs@plt+0x2b520>
   3c724:	mov	r0, #0
   3c728:	add	sp, sp, #12
   3c72c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c730:	muleq	r5, ip, r5
   3c734:	muleq	r5, r8, r5
   3c738:	andeq	r8, r5, r8, lsl r0
   3c73c:	push	{r4, r5, r6, lr}
   3c740:	subs	r4, r1, #0
   3c744:	movne	r5, r0
   3c748:	bne	3c7e4 <fputs@plt+0x2b6d0>
   3c74c:	b	3c804 <fputs@plt+0x2b6f0>
   3c750:	ldr	r1, [r4, #28]
   3c754:	bl	3c5f4 <fputs@plt+0x2b4e0>
   3c758:	cmp	r0, #0
   3c75c:	mov	r0, r5
   3c760:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c764:	ldr	r1, [r4, #32]
   3c768:	bl	3c80c <fputs@plt+0x2b6f8>
   3c76c:	cmp	r0, #0
   3c770:	mov	r0, r5
   3c774:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c778:	ldr	r1, [r4, #36]	; 0x24
   3c77c:	bl	3c8dc <fputs@plt+0x2b7c8>
   3c780:	cmp	r0, #0
   3c784:	mov	r0, r5
   3c788:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c78c:	ldr	r1, [r4, #40]	; 0x28
   3c790:	bl	3c80c <fputs@plt+0x2b6f8>
   3c794:	cmp	r0, #0
   3c798:	mov	r0, r5
   3c79c:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c7a0:	ldr	r1, [r4, #44]	; 0x2c
   3c7a4:	bl	3c8dc <fputs@plt+0x2b7c8>
   3c7a8:	cmp	r0, #0
   3c7ac:	mov	r0, r5
   3c7b0:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c7b4:	ldr	r1, [r4, #56]	; 0x38
   3c7b8:	bl	3c80c <fputs@plt+0x2b6f8>
   3c7bc:	cmp	r0, #0
   3c7c0:	mov	r0, r5
   3c7c4:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c7c8:	ldr	r1, [r4, #60]	; 0x3c
   3c7cc:	bl	3c80c <fputs@plt+0x2b6f8>
   3c7d0:	cmp	r0, #0
   3c7d4:	bne	3c7fc <fputs@plt+0x2b6e8>
   3c7d8:	ldr	r4, [r4, #48]	; 0x30
   3c7dc:	cmp	r4, #0
   3c7e0:	beq	3c804 <fputs@plt+0x2b6f0>
   3c7e4:	ldr	r1, [r4]
   3c7e8:	mov	r0, r5
   3c7ec:	bl	3c8dc <fputs@plt+0x2b7c8>
   3c7f0:	cmp	r0, #0
   3c7f4:	mov	r0, r5
   3c7f8:	beq	3c750 <fputs@plt+0x2b63c>
   3c7fc:	mov	r0, #1
   3c800:	pop	{r4, r5, r6, pc}
   3c804:	mov	r0, #0
   3c808:	pop	{r4, r5, r6, pc}
   3c80c:	push	{r4, r5, r6, lr}
   3c810:	subs	r4, r1, #0
   3c814:	movne	r5, r0
   3c818:	movne	r6, #101	; 0x65
   3c81c:	bne	3c850 <fputs@plt+0x2b73c>
   3c820:	b	3c8b8 <fputs@plt+0x2b7a4>
   3c824:	bl	3c73c <fputs@plt+0x2b628>
   3c828:	cmp	r0, #0
   3c82c:	bne	3c888 <fputs@plt+0x2b774>
   3c830:	ldr	r1, [r4, #16]
   3c834:	mov	r0, r5
   3c838:	bl	3c80c <fputs@plt+0x2b6f8>
   3c83c:	cmp	r0, #0
   3c840:	bne	3c888 <fputs@plt+0x2b774>
   3c844:	ldr	r4, [r4, #12]
   3c848:	cmp	r4, #0
   3c84c:	beq	3c8b8 <fputs@plt+0x2b7a4>
   3c850:	ldrb	r3, [r4]
   3c854:	cmp	r3, #135	; 0x87
   3c858:	beq	3c890 <fputs@plt+0x2b77c>
   3c85c:	ldr	r3, [r4, #4]
   3c860:	mov	r0, r5
   3c864:	tst	r3, #16384	; 0x4000
   3c868:	bne	3c8b8 <fputs@plt+0x2b7a4>
   3c86c:	tst	r3, #2048	; 0x800
   3c870:	ldr	r1, [r4, #20]
   3c874:	bne	3c824 <fputs@plt+0x2b710>
   3c878:	mov	r0, r5
   3c87c:	bl	3c8dc <fputs@plt+0x2b7c8>
   3c880:	cmp	r0, #0
   3c884:	beq	3c830 <fputs@plt+0x2b71c>
   3c888:	mov	r0, #1
   3c88c:	pop	{r4, r5, r6, pc}
   3c890:	ldr	r0, [r5]
   3c894:	ldr	r3, [r0]
   3c898:	ldrb	r3, [r3, #149]	; 0x95
   3c89c:	cmp	r3, #0
   3c8a0:	beq	3c8c0 <fputs@plt+0x2b7ac>
   3c8a4:	ldr	r3, [r4, #4]
   3c8a8:	strb	r6, [r4]
   3c8ac:	tst	r3, #16384	; 0x4000
   3c8b0:	mov	r0, r5
   3c8b4:	beq	3c86c <fputs@plt+0x2b758>
   3c8b8:	mov	r0, #0
   3c8bc:	pop	{r4, r5, r6, pc}
   3c8c0:	ldr	r1, [pc, #16]	; 3c8d8 <fputs@plt+0x2b7c4>
   3c8c4:	ldr	r2, [r5, #16]
   3c8c8:	add	r1, pc, r1
   3c8cc:	bl	39630 <fputs@plt+0x2851c>
   3c8d0:	mov	r0, #1
   3c8d4:	pop	{r4, r5, r6, pc}
   3c8d8:	andeq	r7, r5, ip, lsr lr
   3c8dc:	push	{r4, r5, r6, r7, r8, lr}
   3c8e0:	subs	r6, r1, #0
   3c8e4:	beq	3c934 <fputs@plt+0x2b820>
   3c8e8:	ldm	r6, {r3, r4}
   3c8ec:	cmp	r3, #0
   3c8f0:	ble	3c934 <fputs@plt+0x2b820>
   3c8f4:	mov	r7, r0
   3c8f8:	add	r4, r4, #20
   3c8fc:	mov	r5, #0
   3c900:	b	3c910 <fputs@plt+0x2b7fc>
   3c904:	ldr	r3, [r6]
   3c908:	cmp	r3, r5
   3c90c:	ble	3c934 <fputs@plt+0x2b820>
   3c910:	ldr	r1, [r4, #-20]	; 0xffffffec
   3c914:	mov	r0, r7
   3c918:	bl	3c80c <fputs@plt+0x2b6f8>
   3c91c:	add	r5, r5, #1
   3c920:	add	r4, r4, #20
   3c924:	cmp	r0, #0
   3c928:	beq	3c904 <fputs@plt+0x2b7f0>
   3c92c:	mov	r0, #1
   3c930:	pop	{r4, r5, r6, r7, r8, pc}
   3c934:	mov	r0, #0
   3c938:	pop	{r4, r5, r6, r7, r8, pc}
   3c93c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c940:	sub	sp, sp, #28
   3c944:	ldr	r6, [r0, #12]
   3c948:	ldr	r1, [r0]
   3c94c:	ldr	sl, [sp, #76]	; 0x4c
   3c950:	ldrb	ip, [r6, #16]
   3c954:	mov	r4, #0
   3c958:	ldr	r5, [sl]
   3c95c:	str	ip, [sp, #12]
   3c960:	ldr	ip, [r1]
   3c964:	ldr	r1, [r1, #4]
   3c968:	ldr	r7, [r0, #4]
   3c96c:	str	r1, [sp, #8]
   3c970:	ldr	r1, [sp, #80]	; 0x50
   3c974:	ldr	fp, [sl, #16]
   3c978:	ldr	lr, [sl, #4]
   3c97c:	str	r4, [r1]
   3c980:	ldrh	r1, [sp, #72]	; 0x48
   3c984:	cmp	r5, r4
   3c988:	str	r0, [sp, #20]
   3c98c:	str	ip, [sp, #4]
   3c990:	str	r1, [sp]
   3c994:	strd	r2, [r6]
   3c998:	ble	3ca28 <fputs@plt+0x2b914>
   3c99c:	str	fp, [sp, #16]
   3c9a0:	str	sl, [sp, #76]	; 0x4c
   3c9a4:	ldr	r9, [r7, #20]
   3c9a8:	mov	r8, r4
   3c9ac:	mov	r2, r7
   3c9b0:	mov	ip, r6
   3c9b4:	ldrd	sl, [sp, #64]	; 0x40
   3c9b8:	b	3c9cc <fputs@plt+0x2b8b8>
   3c9bc:	add	r4, r4, #1
   3c9c0:	cmp	r5, r4
   3c9c4:	add	lr, lr, #12
   3c9c8:	beq	3ca18 <fputs@plt+0x2b904>
   3c9cc:	ldr	r3, [lr, #8]
   3c9d0:	strb	r8, [lr, #5]
   3c9d4:	add	r3, r3, r3, lsl #1
   3c9d8:	add	r3, r9, r3, lsl #4
   3c9dc:	ldrd	r0, [r3, #32]
   3c9e0:	and	r7, r1, fp
   3c9e4:	and	r6, r0, sl
   3c9e8:	cmp	r1, r7
   3c9ec:	cmpeq	r0, r6
   3c9f0:	bne	3c9bc <fputs@plt+0x2b8a8>
   3c9f4:	ldrh	r3, [r3, #18]
   3c9f8:	ldr	r1, [sp]
   3c9fc:	add	r4, r4, #1
   3ca00:	tst	r1, r3
   3ca04:	moveq	r3, #1
   3ca08:	strbeq	r3, [lr, #5]
   3ca0c:	cmp	r5, r4
   3ca10:	add	lr, lr, #12
   3ca14:	bne	3c9cc <fputs@plt+0x2b8b8>
   3ca18:	ldr	fp, [sp, #16]
   3ca1c:	ldr	sl, [sp, #76]	; 0x4c
   3ca20:	mov	r7, r2
   3ca24:	mov	r6, ip
   3ca28:	ldr	r8, [sp, #12]
   3ca2c:	lsl	r2, r5, #3
   3ca30:	mov	r1, #0
   3ca34:	lsl	r3, r8, #3
   3ca38:	mov	r4, r3
   3ca3c:	mov	r0, fp
   3ca40:	str	r3, [sp, #16]
   3ca44:	bl	10ee0 <memset@plt>
   3ca48:	add	r3, r4, r8
   3ca4c:	ldr	r2, [sp, #8]
   3ca50:	ldr	r8, [pc, #920]	; 3cdf0 <fputs@plt+0x2bcdc>
   3ca54:	add	r3, r2, r3, lsl #3
   3ca58:	ldr	r9, [pc, #916]	; 3cdf4 <fputs@plt+0x2bce0>
   3ca5c:	ldr	r1, [r3, #24]
   3ca60:	ldrd	r2, [r3, #64]	; 0x40
   3ca64:	mov	r0, #0
   3ca68:	ldr	r1, [r1, #56]	; 0x38
   3ca6c:	strd	r2, [sl, #64]	; 0x40
   3ca70:	mov	r2, #25
   3ca74:	mov	r3, #0
   3ca78:	cmp	r1, r0
   3ca7c:	strd	r2, [sl, #48]	; 0x30
   3ca80:	ldr	r3, [sp, #4]
   3ca84:	str	r0, [sl, #24]
   3ca88:	str	r0, [sl, #20]
   3ca8c:	str	r0, [sl, #32]
   3ca90:	strd	r8, [sl, #40]	; 0x28
   3ca94:	str	r0, [sl, #56]	; 0x38
   3ca98:	ldr	r2, [r3]
   3ca9c:	bne	3cab0 <fputs@plt+0x2b99c>
   3caa0:	b	3cd34 <fputs@plt+0x2bc20>
   3caa4:	ldr	r1, [r1, #24]
   3caa8:	cmp	r1, #0
   3caac:	beq	3cd34 <fputs@plt+0x2bc20>
   3cab0:	ldr	r3, [r1]
   3cab4:	cmp	r2, r3
   3cab8:	bne	3caa4 <fputs@plt+0x2b990>
   3cabc:	ldr	r8, [r1, #8]
   3cac0:	mov	r1, sl
   3cac4:	mov	r0, r8
   3cac8:	ldr	r3, [r8]
   3cacc:	ldr	r3, [r3, #12]
   3cad0:	blx	r3
   3cad4:	subs	r3, r0, #0
   3cad8:	beq	3cb00 <fputs@plt+0x2b9ec>
   3cadc:	cmp	r3, #7
   3cae0:	beq	3cd78 <fputs@plt+0x2bc64>
   3cae4:	ldr	r2, [r8, #8]
   3cae8:	cmp	r2, #0
   3caec:	beq	3cd9c <fputs@plt+0x2bc88>
   3caf0:	ldr	r1, [pc, #768]	; 3cdf8 <fputs@plt+0x2bce4>
   3caf4:	ldr	r0, [sp, #4]
   3caf8:	add	r1, pc, r1
   3cafc:	bl	39630 <fputs@plt+0x2851c>
   3cb00:	ldr	r0, [r8, #8]
   3cb04:	bl	1cd68 <fputs@plt+0xbc54>
   3cb08:	ldr	r3, [sp, #4]
   3cb0c:	ldr	r4, [r3, #68]	; 0x44
   3cb10:	mov	r3, #0
   3cb14:	cmp	r4, r3
   3cb18:	str	r3, [r8, #8]
   3cb1c:	bne	3cd28 <fputs@plt+0x2bc14>
   3cb20:	cmp	r5, r3
   3cb24:	ble	3cdc8 <fputs@plt+0x2bcb4>
   3cb28:	ldr	r9, [r6, #48]	; 0x30
   3cb2c:	mov	r2, r4
   3cb30:	mov	r3, r9
   3cb34:	add	r1, r9, r5, lsl #2
   3cb38:	str	r2, [r3], #4
   3cb3c:	cmp	r1, r3
   3cb40:	bne	3cb38 <fputs@plt+0x2ba24>
   3cb44:	strh	r2, [r6, #30]
   3cb48:	ldr	ip, [sl, #4]
   3cb4c:	mov	lr, fp
   3cb50:	mvn	r8, #0
   3cb54:	str	fp, [sp]
   3cb58:	str	sl, [sp, #76]	; 0x4c
   3cb5c:	ldr	r3, [sp]
   3cb60:	ldr	r3, [r3, r4, lsl #3]
   3cb64:	subs	r3, r3, #1
   3cb68:	bmi	3cc30 <fputs@plt+0x2bb1c>
   3cb6c:	ldr	r2, [ip, #8]
   3cb70:	cmp	r5, r3
   3cb74:	movgt	r1, #0
   3cb78:	movle	r1, #1
   3cb7c:	orrs	r1, r1, r2, lsr #31
   3cb80:	bne	3cd40 <fputs@plt+0x2bc2c>
   3cb84:	ldr	r1, [r7, #12]
   3cb88:	cmp	r2, r1
   3cb8c:	bge	3cd40 <fputs@plt+0x2bc2c>
   3cb90:	ldr	r1, [r9, r3, lsl #2]
   3cb94:	cmp	r1, #0
   3cb98:	bne	3cd40 <fputs@plt+0x2bc2c>
   3cb9c:	ldrb	r1, [ip, #5]
   3cba0:	cmp	r1, #0
   3cba4:	beq	3cd40 <fputs@plt+0x2bc2c>
   3cba8:	ldr	r1, [r7, #20]
   3cbac:	add	r2, r2, r2, lsl #1
   3cbb0:	ldrd	sl, [r6]
   3cbb4:	add	r2, r1, r2, lsl #4
   3cbb8:	cmp	r8, r3
   3cbbc:	ldrd	r0, [r2, #32]
   3cbc0:	movlt	r8, r3
   3cbc4:	cmp	r3, #15
   3cbc8:	orr	sl, sl, r0
   3cbcc:	orr	fp, fp, r1
   3cbd0:	mov	r0, sl
   3cbd4:	mov	r1, fp
   3cbd8:	strd	r0, [r6]
   3cbdc:	str	r2, [r9, r3, lsl #2]
   3cbe0:	bgt	3cbfc <fputs@plt+0x2bae8>
   3cbe4:	ldrb	r1, [lr, #4]
   3cbe8:	cmp	r1, #0
   3cbec:	movne	r0, #1
   3cbf0:	ldrhne	r1, [r6, #30]
   3cbf4:	orrne	r3, r1, r0, lsl r3
   3cbf8:	strhne	r3, [r6, #30]
   3cbfc:	ldrh	r3, [r2, #18]
   3cc00:	tst	r3, #1
   3cc04:	beq	3cc30 <fputs@plt+0x2bb1c>
   3cc08:	ldr	r3, [sp, #76]	; 0x4c
   3cc0c:	ldr	r1, [sp, #76]	; 0x4c
   3cc10:	mov	r2, #0
   3cc14:	ldr	r3, [r3, #56]	; 0x38
   3cc18:	str	r2, [r1, #32]
   3cc1c:	bic	r3, r3, #1
   3cc20:	str	r3, [r1, #56]	; 0x38
   3cc24:	ldr	r3, [sp, #80]	; 0x50
   3cc28:	mov	r2, #1
   3cc2c:	str	r2, [r3]
   3cc30:	add	r4, r4, #1
   3cc34:	cmp	r5, r4
   3cc38:	add	ip, ip, #12
   3cc3c:	add	lr, lr, #8
   3cc40:	bne	3cb5c <fputs@plt+0x2ba48>
   3cc44:	add	r4, r8, #1
   3cc48:	ldr	sl, [sp, #76]	; 0x4c
   3cc4c:	uxth	r4, r4
   3cc50:	ldr	r3, [sl, #20]
   3cc54:	mov	r2, #0
   3cc58:	str	r3, [r6, #24]
   3cc5c:	ldr	r3, [sl, #28]
   3cc60:	strh	r4, [r6, #40]	; 0x28
   3cc64:	strb	r3, [r6, #28]
   3cc68:	ldr	r3, [sl, #24]
   3cc6c:	str	r2, [sl, #28]
   3cc70:	str	r3, [r6, #32]
   3cc74:	ldr	r3, [sl, #32]
   3cc78:	vldr	d6, [pc, #352]	; 3cde0 <fputs@plt+0x2bccc>
   3cc7c:	cmp	r3, r2
   3cc80:	mov	r0, #0
   3cc84:	ldrne	r3, [sl, #8]
   3cc88:	strb	r3, [r6, #29]
   3cc8c:	vldr	d7, [sl, #40]	; 0x28
   3cc90:	strh	r0, [r6, #18]
   3cc94:	vcmpe.f64	d7, d6
   3cc98:	vmrs	APSR_nzcv, fpscr
   3cc9c:	bls	3cccc <fputs@plt+0x2bbb8>
   3cca0:	vldr	d6, [pc, #320]	; 3cde8 <fputs@plt+0x2bcd4>
   3cca4:	vcmpe.f64	d7, d6
   3cca8:	vmrs	APSR_nzcv, fpscr
   3ccac:	bls	3cdd0 <fputs@plt+0x2bcbc>
   3ccb0:	vmov	r3, s15
   3ccb4:	lsr	r3, r3, #20
   3ccb8:	sub	r3, r3, #1020	; 0x3fc
   3ccbc:	sub	r3, r3, #2
   3ccc0:	add	r3, r3, r3, lsl #2
   3ccc4:	lsl	r0, r3, #1
   3ccc8:	sxth	r0, r0
   3cccc:	strh	r0, [r6, #20]
   3ccd0:	ldrd	r0, [sl, #48]	; 0x30
   3ccd4:	bl	174f8 <fputs@plt+0x63e4>
   3ccd8:	ldr	r3, [sl, #56]	; 0x38
   3ccdc:	mov	r2, r6
   3cce0:	tst	r3, #1
   3cce4:	ldr	r3, [r6, #36]	; 0x24
   3cce8:	orrne	r3, r3, #4096	; 0x1000
   3ccec:	biceq	r3, r3, #4096	; 0x1000
   3ccf0:	str	r3, [r6, #36]	; 0x24
   3ccf4:	ldr	r3, [sp, #20]
   3ccf8:	ldr	r1, [r3, #16]
   3ccfc:	strh	r0, [r6, #22]
   3cd00:	ldr	r0, [r3]
   3cd04:	bl	24f08 <fputs@plt+0x13df4>
   3cd08:	ldrb	r3, [r6, #28]
   3cd0c:	cmp	r3, #0
   3cd10:	mov	r4, r0
   3cd14:	beq	3cd28 <fputs@plt+0x2bc14>
   3cd18:	ldr	r0, [r6, #32]
   3cd1c:	bl	1cd68 <fputs@plt+0xbc54>
   3cd20:	mov	r3, #0
   3cd24:	strb	r3, [r6, #28]
   3cd28:	mov	r0, r4
   3cd2c:	add	sp, sp, #28
   3cd30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cd34:	mov	r3, #0
   3cd38:	ldr	r3, [r3, #8]
   3cd3c:	udf	#0
   3cd40:	ldr	r2, [sp, #12]
   3cd44:	ldr	r3, [sp, #16]
   3cd48:	ldr	r1, [pc, #172]	; 3cdfc <fputs@plt+0x2bce8>
   3cd4c:	add	r3, r3, r2
   3cd50:	ldmib	sp, {r0, r2}
   3cd54:	add	r1, pc, r1
   3cd58:	mov	r4, #1
   3cd5c:	add	r3, r2, r3, lsl #3
   3cd60:	ldr	r3, [r3, #24]
   3cd64:	ldr	r2, [r3]
   3cd68:	bl	39630 <fputs@plt+0x2851c>
   3cd6c:	mov	r0, r4
   3cd70:	add	sp, sp, #28
   3cd74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cd78:	ldr	r3, [sp, #4]
   3cd7c:	ldr	r0, [r3]
   3cd80:	ldr	r3, [r0, #68]	; 0x44
   3cd84:	bic	r3, r3, #-16777216	; 0xff000000
   3cd88:	bic	r3, r3, #255	; 0xff
   3cd8c:	cmp	r3, #0
   3cd90:	bne	3cb00 <fputs@plt+0x2b9ec>
   3cd94:	bl	1d7c4 <fputs@plt+0xc6b0>
   3cd98:	b	3cb00 <fputs@plt+0x2b9ec>
   3cd9c:	ldr	r2, [pc, #92]	; 3ce00 <fputs@plt+0x2bcec>
   3cda0:	cmp	r3, #516	; 0x204
   3cda4:	add	r2, pc, r2
   3cda8:	beq	3cdb4 <fputs@plt+0x2bca0>
   3cdac:	bl	20bd0 <fputs@plt+0xfabc>
   3cdb0:	mov	r2, r0
   3cdb4:	ldr	r1, [pc, #72]	; 3ce04 <fputs@plt+0x2bcf0>
   3cdb8:	ldr	r0, [sp, #4]
   3cdbc:	add	r1, pc, r1
   3cdc0:	bl	39630 <fputs@plt+0x2851c>
   3cdc4:	b	3cb00 <fputs@plt+0x2b9ec>
   3cdc8:	strh	r4, [r6, #30]
   3cdcc:	b	3cc50 <fputs@plt+0x2bb3c>
   3cdd0:	vmov	r0, r1, d7
   3cdd4:	bl	8ec60 <fputs@plt+0x7db4c>
   3cdd8:	bl	174f8 <fputs@plt+0x63e4>
   3cddc:	b	3cccc <fputs@plt+0x2bbb8>
   3cde0:	andeq	r0, r0, r0
   3cde4:	svccc	0x00f00000	; IMB
   3cde8:	andeq	r0, r0, r0
   3cdec:	bicsmi	ip, sp, r5, ror #26
   3cdf0:	addge	r9, r7, #46, 30	; 0xb8
   3cdf4:	strbtpl	r4, [sp], #-686	; 0xfffffd52
   3cdf8:	andeq	r7, r5, r8, asr #6
   3cdfc:	andeq	r7, r5, r8, asr #19
   3ce00:	andeq	r6, r5, r4, lsr lr
   3ce04:	andeq	r7, r5, r4, lsl #1
   3ce08:	ldr	r1, [r0, #12]
   3ce0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ce10:	sub	sp, sp, #100	; 0x64
   3ce14:	mov	r6, r0
   3ce18:	str	r0, [sp, #44]	; 0x2c
   3ce1c:	str	r1, [sp, #32]
   3ce20:	ldr	r0, [r0, #4]
   3ce24:	ldrb	r1, [r1, #16]
   3ce28:	ldr	lr, [r6]
   3ce2c:	mov	ip, #72	; 0x48
   3ce30:	mov	r7, r0
   3ce34:	str	r0, [sp, #28]
   3ce38:	mov	r4, #8
   3ce3c:	ldr	r0, [r0, #12]
   3ce40:	smlabb	r1, ip, r1, r4
   3ce44:	ldr	r5, [lr, #4]
   3ce48:	strd	r2, [sp, #48]	; 0x30
   3ce4c:	ldr	r2, [lr]
   3ce50:	cmp	r0, #0
   3ce54:	add	r5, r5, r1
   3ce58:	str	r2, [sp, #36]	; 0x24
   3ce5c:	ldr	r1, [r7, #20]
   3ce60:	ldr	sl, [r6, #8]
   3ce64:	ble	3d330 <fputs@plt+0x2c21c>
   3ce68:	mov	ip, #0
   3ce6c:	ldr	lr, [r5, #44]	; 0x2c
   3ce70:	mov	r6, r5
   3ce74:	mov	r7, ip
   3ce78:	ldrd	r4, [sp, #136]	; 0x88
   3ce7c:	b	3ce8c <fputs@plt+0x2bd78>
   3ce80:	cmp	ip, r0
   3ce84:	add	r1, r1, #48	; 0x30
   3ce88:	beq	3cecc <fputs@plt+0x2bdb8>
   3ce8c:	ldr	r3, [r1, #8]
   3ce90:	add	ip, ip, #1
   3ce94:	cmp	r3, lr
   3ce98:	bne	3ce80 <fputs@plt+0x2bd6c>
   3ce9c:	ldrd	r2, [r1, #32]
   3cea0:	and	r2, r2, r4
   3cea4:	and	r3, r3, r5
   3cea8:	orrs	r3, r2, r3
   3ceac:	bne	3ce80 <fputs@plt+0x2bd6c>
   3ceb0:	ldrh	r3, [r1, #18]
   3ceb4:	add	r1, r1, #48	; 0x30
   3ceb8:	bic	r3, r3, #2432	; 0x980
   3cebc:	cmp	r3, #0
   3cec0:	addne	r7, r7, #1
   3cec4:	cmp	ip, r0
   3cec8:	bne	3ce8c <fputs@plt+0x2bd78>
   3cecc:	add	r2, r7, r7, lsl #2
   3ced0:	mov	r5, r6
   3ced4:	lsl	r2, r2, #2
   3ced8:	mov	r9, r7
   3cedc:	add	r2, r2, #72	; 0x48
   3cee0:	cmp	sl, #0
   3cee4:	beq	3d324 <fputs@plt+0x2c210>
   3cee8:	ldr	r4, [sl]
   3ceec:	cmp	r4, #0
   3cef0:	ble	3d340 <fputs@plt+0x2c22c>
   3cef4:	ldr	r3, [sl, #4]
   3cef8:	ldr	r1, [r3]
   3cefc:	ldrb	r0, [r1]
   3cf00:	cmp	r0, #152	; 0x98
   3cf04:	bne	3d344 <fputs@plt+0x2c230>
   3cf08:	ldr	lr, [r1, #28]
   3cf0c:	ldr	r1, [r5, #44]	; 0x2c
   3cf10:	cmp	lr, r1
   3cf14:	moveq	r1, #0
   3cf18:	beq	3cf40 <fputs@plt+0x2be2c>
   3cf1c:	b	3d344 <fputs@plt+0x2c230>
   3cf20:	ldr	r0, [r3, #20]
   3cf24:	add	r3, r3, #20
   3cf28:	ldrb	ip, [r0]
   3cf2c:	cmp	ip, #152	; 0x98
   3cf30:	bne	3cf54 <fputs@plt+0x2be40>
   3cf34:	ldr	r0, [r0, #28]
   3cf38:	cmp	lr, r0
   3cf3c:	bne	3cf54 <fputs@plt+0x2be40>
   3cf40:	add	r1, r1, #1
   3cf44:	cmp	r4, r1
   3cf48:	bne	3cf20 <fputs@plt+0x2be0c>
   3cf4c:	lsl	r8, r4, #3
   3cf50:	b	3cf5c <fputs@plt+0x2be48>
   3cf54:	mov	r4, #0
   3cf58:	mov	r8, r4
   3cf5c:	ldr	r1, [sp, #36]	; 0x24
   3cf60:	add	r2, r8, r2
   3cf64:	mov	r3, #0
   3cf68:	ldr	r0, [r1]
   3cf6c:	bl	25490 <fputs@plt+0x1437c>
   3cf70:	subs	r6, r0, #0
   3cf74:	beq	3d40c <fputs@plt+0x2c2f8>
   3cf78:	ldr	r2, [sp, #28]
   3cf7c:	add	r3, r9, r9, lsl #1
   3cf80:	str	r7, [r6]
   3cf84:	str	r4, [r6, #8]
   3cf88:	ldr	lr, [r2, #12]
   3cf8c:	add	r9, r6, #72	; 0x48
   3cf90:	cmp	lr, #0
   3cf94:	add	r3, r9, r3, lsl #2
   3cf98:	add	r8, r3, r8
   3cf9c:	movgt	ip, #0
   3cfa0:	str	r8, [r6, #16]
   3cfa4:	str	r3, [r6, #12]
   3cfa8:	str	r9, [r6, #4]
   3cfac:	ldr	r2, [r2, #20]
   3cfb0:	movgt	r8, ip
   3cfb4:	strgt	sl, [sp, #40]	; 0x28
   3cfb8:	bgt	3cfd0 <fputs@plt+0x2bebc>
   3cfbc:	b	3d060 <fputs@plt+0x2bf4c>
   3cfc0:	add	ip, ip, #1
   3cfc4:	cmp	ip, lr
   3cfc8:	add	r2, r2, #48	; 0x30
   3cfcc:	bge	3d05c <fputs@plt+0x2bf48>
   3cfd0:	ldr	r0, [r2, #8]
   3cfd4:	ldr	r1, [r5, #44]	; 0x2c
   3cfd8:	cmp	r0, r1
   3cfdc:	bne	3cfc0 <fputs@plt+0x2beac>
   3cfe0:	ldrd	r0, [r2, #32]
   3cfe4:	ldrd	sl, [sp, #136]	; 0x88
   3cfe8:	and	sl, sl, r0
   3cfec:	and	fp, fp, r1
   3cff0:	mov	r0, sl
   3cff4:	mov	r1, fp
   3cff8:	orrs	r1, r0, r1
   3cffc:	bne	3cfc0 <fputs@plt+0x2beac>
   3d000:	ldrh	r1, [r2, #18]
   3d004:	add	r0, r8, r8, lsl #1
   3d008:	bic	fp, r1, #2432	; 0x980
   3d00c:	cmp	fp, #0
   3d010:	uxtb	r1, r1
   3d014:	add	sl, r9, r0, lsl #2
   3d018:	beq	3cfc0 <fputs@plt+0x2beac>
   3d01c:	ldr	lr, [r2, #12]
   3d020:	cmp	r1, #1
   3d024:	str	lr, [r9, r0, lsl #2]
   3d028:	moveq	r1, #2
   3d02c:	str	ip, [sl, #8]
   3d030:	beq	3d03c <fputs@plt+0x2bf28>
   3d034:	cmp	r1, #64	; 0x40
   3d038:	ldrbeq	r1, [r2, #23]
   3d03c:	strb	r1, [sl, #4]
   3d040:	ldr	r1, [sp, #28]
   3d044:	add	ip, ip, #1
   3d048:	add	r8, r8, #1
   3d04c:	ldr	lr, [r1, #12]
   3d050:	add	r2, r2, #48	; 0x30
   3d054:	cmp	ip, lr
   3d058:	blt	3cfd0 <fputs@plt+0x2bebc>
   3d05c:	ldr	sl, [sp, #40]	; 0x28
   3d060:	cmp	r4, #0
   3d064:	addgt	r4, r3, r4, lsl #3
   3d068:	ldrgt	r2, [sl, #4]
   3d06c:	ble	3d094 <fputs@plt+0x2bf80>
   3d070:	ldr	r1, [r2]
   3d074:	add	r3, r3, #8
   3d078:	add	r2, r2, #20
   3d07c:	ldrsh	r1, [r1, #32]
   3d080:	str	r1, [r3, #-8]
   3d084:	ldrb	r1, [r2, #-8]
   3d088:	strb	r1, [r3, #-4]
   3d08c:	cmp	r4, r3
   3d090:	bne	3d070 <fputs@plt+0x2bf5c>
   3d094:	ldr	r1, [sp, #32]
   3d098:	mov	r3, #0
   3d09c:	ldrh	r2, [r1, #44]	; 0x2c
   3d0a0:	strh	r3, [r1, #18]
   3d0a4:	strh	r3, [r1, #40]	; 0x28
   3d0a8:	cmp	r2, r7
   3d0ac:	mov	r2, #1024	; 0x400
   3d0b0:	strb	r3, [r1, #28]
   3d0b4:	str	r2, [r1, #36]	; 0x24
   3d0b8:	blt	3d2dc <fputs@plt+0x2c1c8>
   3d0bc:	ldrd	sl, [sp, #48]	; 0x30
   3d0c0:	mvn	r4, #0
   3d0c4:	mvn	r5, #0
   3d0c8:	add	r2, sp, #92	; 0x5c
   3d0cc:	mov	r3, #0
   3d0d0:	str	r2, [sp, #72]	; 0x48
   3d0d4:	str	r2, [sp, #16]
   3d0d8:	str	r3, [sp, #8]
   3d0dc:	str	r6, [sp, #12]
   3d0e0:	mov	r3, fp
   3d0e4:	strd	r4, [sp]
   3d0e8:	mov	r2, sl
   3d0ec:	ldr	r0, [sp, #44]	; 0x2c
   3d0f0:	bl	3c93c <fputs@plt+0x2b828>
   3d0f4:	subs	r3, r0, #0
   3d0f8:	str	r3, [sp, #40]	; 0x28
   3d0fc:	bne	3d2b4 <fputs@plt+0x2c1a0>
   3d100:	ldr	r3, [sp, #32]
   3d104:	mvn	sl, sl
   3d108:	mvn	fp, fp
   3d10c:	ldrd	r2, [r3]
   3d110:	and	r0, sl, r2
   3d114:	and	r1, fp, r3
   3d118:	orrs	r3, r0, r1
   3d11c:	strd	r0, [sp, #56]	; 0x38
   3d120:	beq	3d2b4 <fputs@plt+0x2c1a0>
   3d124:	ldr	r3, [sp, #92]	; 0x5c
   3d128:	cmp	r3, #0
   3d12c:	str	r3, [sp, #80]	; 0x50
   3d130:	bne	3d350 <fputs@plt+0x2c23c>
   3d134:	mov	r2, #0
   3d138:	mov	r3, #0
   3d13c:	strd	r2, [sp, #64]	; 0x40
   3d140:	add	r3, r7, r7, lsl #1
   3d144:	ldr	r2, [sp, #80]	; 0x50
   3d148:	mov	r8, #0
   3d14c:	mov	r9, #0
   3d150:	lsl	r3, r3, #2
   3d154:	str	r2, [sp, #84]	; 0x54
   3d158:	str	r3, [sp, #76]	; 0x4c
   3d15c:	cmp	r7, #0
   3d160:	beq	3d270 <fputs@plt+0x2c15c>
   3d164:	ldr	r3, [sp, #28]
   3d168:	ldr	r1, [r6, #4]
   3d16c:	mvn	r4, #0
   3d170:	ldr	ip, [r3, #20]
   3d174:	ldr	r3, [sp, #76]	; 0x4c
   3d178:	mvn	r5, #0
   3d17c:	add	r0, r1, r3
   3d180:	ldr	r3, [r1, #8]
   3d184:	add	r1, r1, #12
   3d188:	add	r3, r3, r3, lsl #1
   3d18c:	add	r3, ip, r3, lsl #4
   3d190:	ldrd	r2, [r3, #32]
   3d194:	and	r3, r3, fp
   3d198:	cmp	r3, r9
   3d19c:	and	r2, r2, sl
   3d1a0:	cmpeq	r2, r8
   3d1a4:	movhi	lr, #1
   3d1a8:	movls	lr, #0
   3d1ac:	cmp	r3, r5
   3d1b0:	cmpeq	r2, r4
   3d1b4:	movcs	lr, #0
   3d1b8:	andcc	lr, lr, #1
   3d1bc:	cmp	lr, #0
   3d1c0:	movne	r4, r2
   3d1c4:	movne	r5, r3
   3d1c8:	cmp	r0, r1
   3d1cc:	bne	3d180 <fputs@plt+0x2c06c>
   3d1d0:	mvn	r3, #0
   3d1d4:	mvn	r2, #0
   3d1d8:	cmp	r5, r3
   3d1dc:	cmpeq	r4, r2
   3d1e0:	beq	3d3c8 <fputs@plt+0x2c2b4>
   3d1e4:	ldrd	r2, [sp, #56]	; 0x38
   3d1e8:	ldrd	r0, [sp, #64]	; 0x40
   3d1ec:	mov	r8, r4
   3d1f0:	cmp	r5, r3
   3d1f4:	cmpeq	r4, r2
   3d1f8:	moveq	r3, #1
   3d1fc:	movne	r3, #0
   3d200:	cmp	r5, r1
   3d204:	cmpeq	r4, r0
   3d208:	orreq	r3, r3, #1
   3d20c:	cmp	r3, #0
   3d210:	mov	r9, r5
   3d214:	bne	3d15c <fputs@plt+0x2c048>
   3d218:	ldrd	r8, [sp, #48]	; 0x30
   3d21c:	ldr	r2, [sp, #72]	; 0x48
   3d220:	str	r3, [sp, #8]
   3d224:	orr	r0, r8, r4
   3d228:	orr	r1, r9, r5
   3d22c:	str	r2, [sp, #16]
   3d230:	strd	r0, [sp]
   3d234:	mov	r2, r8
   3d238:	mov	r3, r9
   3d23c:	str	r6, [sp, #12]
   3d240:	ldr	r0, [sp, #44]	; 0x2c
   3d244:	bl	3c93c <fputs@plt+0x2b828>
   3d248:	ldr	r3, [sp, #32]
   3d24c:	ldrd	r2, [r3]
   3d250:	cmp	r9, r3
   3d254:	cmpeq	r8, r2
   3d258:	beq	3d3b0 <fputs@plt+0x2c29c>
   3d25c:	cmp	r0, #0
   3d260:	mov	r8, r4
   3d264:	mov	r9, r5
   3d268:	beq	3d15c <fputs@plt+0x2c048>
   3d26c:	mov	r7, r0
   3d270:	ldr	r3, [sp, #80]	; 0x50
   3d274:	orrs	r3, r3, r7
   3d278:	beq	3d3d0 <fputs@plt+0x2c2bc>
   3d27c:	ldr	r3, [sp, #84]	; 0x54
   3d280:	orrs	r3, r7, r3
   3d284:	strne	r7, [sp, #40]	; 0x28
   3d288:	bne	3d2b4 <fputs@plt+0x2c1a0>
   3d28c:	ldr	r3, [sp, #72]	; 0x48
   3d290:	mov	r1, #1
   3d294:	str	r3, [sp, #16]
   3d298:	ldrd	r2, [sp, #48]	; 0x30
   3d29c:	str	r6, [sp, #12]
   3d2a0:	ldr	r0, [sp, #44]	; 0x2c
   3d2a4:	strd	r2, [sp]
   3d2a8:	str	r1, [sp, #8]
   3d2ac:	bl	3c93c <fputs@plt+0x2b828>
   3d2b0:	str	r0, [sp, #40]	; 0x28
   3d2b4:	ldr	r3, [r6, #28]
   3d2b8:	cmp	r3, #0
   3d2bc:	bne	3d318 <fputs@plt+0x2c204>
   3d2c0:	ldr	r3, [sp, #36]	; 0x24
   3d2c4:	mov	r1, r6
   3d2c8:	ldr	r0, [r3]
   3d2cc:	bl	1d100 <fputs@plt+0xbfec>
   3d2d0:	ldr	r0, [sp, #40]	; 0x28
   3d2d4:	add	sp, sp, #100	; 0x64
   3d2d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d2dc:	ldr	r4, [sp, #36]	; 0x24
   3d2e0:	mov	r2, r7
   3d2e4:	ldr	r1, [sp, #32]
   3d2e8:	ldr	r0, [r4]
   3d2ec:	bl	24ea0 <fputs@plt+0x13d8c>
   3d2f0:	cmp	r0, #0
   3d2f4:	beq	3d0bc <fputs@plt+0x2bfa8>
   3d2f8:	ldr	r0, [r4]
   3d2fc:	mov	r1, r6
   3d300:	bl	1d100 <fputs@plt+0xbfec>
   3d304:	mov	r3, #7
   3d308:	str	r3, [sp, #40]	; 0x28
   3d30c:	ldr	r0, [sp, #40]	; 0x28
   3d310:	add	sp, sp, #100	; 0x64
   3d314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d318:	ldr	r0, [r6, #24]
   3d31c:	bl	1cd68 <fputs@plt+0xbc54>
   3d320:	b	3d2c0 <fputs@plt+0x2c1ac>
   3d324:	mov	r8, sl
   3d328:	mov	r4, sl
   3d32c:	b	3cf5c <fputs@plt+0x2be48>
   3d330:	mov	r9, #0
   3d334:	mov	r2, ip
   3d338:	mov	r7, r9
   3d33c:	b	3cee0 <fputs@plt+0x2bdcc>
   3d340:	beq	3cf4c <fputs@plt+0x2be38>
   3d344:	mov	r8, #0
   3d348:	mov	r4, r8
   3d34c:	b	3cf5c <fputs@plt+0x2be48>
   3d350:	ldr	r2, [sp, #72]	; 0x48
   3d354:	mov	r3, #1
   3d358:	strd	r4, [sp]
   3d35c:	str	r2, [sp, #16]
   3d360:	str	r3, [sp, #8]
   3d364:	str	r6, [sp, #12]
   3d368:	ldrd	r2, [sp, #48]	; 0x30
   3d36c:	ldr	r0, [sp, #44]	; 0x2c
   3d370:	bl	3c93c <fputs@plt+0x2b828>
   3d374:	ldr	r3, [sp, #32]
   3d378:	ldrd	r2, [r3]
   3d37c:	and	r4, sl, r2
   3d380:	and	r5, fp, r3
   3d384:	mov	r3, r4
   3d388:	orrs	r3, r3, r5
   3d38c:	moveq	r3, #1
   3d390:	movne	r3, #0
   3d394:	strd	r4, [sp, #64]	; 0x40
   3d398:	str	r3, [sp, #80]	; 0x50
   3d39c:	cmp	r0, #0
   3d3a0:	movne	r7, r0
   3d3a4:	strne	r3, [sp, #84]	; 0x54
   3d3a8:	beq	3d140 <fputs@plt+0x2c02c>
   3d3ac:	b	3d270 <fputs@plt+0x2c15c>
   3d3b0:	ldr	r3, [sp, #92]	; 0x5c
   3d3b4:	cmp	r3, #0
   3d3b8:	mov	r3, #1
   3d3bc:	streq	r3, [sp, #84]	; 0x54
   3d3c0:	str	r3, [sp, #80]	; 0x50
   3d3c4:	b	3d25c <fputs@plt+0x2c148>
   3d3c8:	ldr	r7, [sp, #40]	; 0x28
   3d3cc:	b	3d270 <fputs@plt+0x2c15c>
   3d3d0:	ldr	r2, [sp, #72]	; 0x48
   3d3d4:	str	r3, [sp, #8]
   3d3d8:	str	r2, [sp, #16]
   3d3dc:	ldrd	r2, [sp, #48]	; 0x30
   3d3e0:	str	r6, [sp, #12]
   3d3e4:	ldr	r0, [sp, #44]	; 0x2c
   3d3e8:	strd	r2, [sp]
   3d3ec:	bl	3c93c <fputs@plt+0x2b828>
   3d3f0:	ldr	r3, [sp, #92]	; 0x5c
   3d3f4:	ldr	r2, [sp, #84]	; 0x54
   3d3f8:	cmp	r3, #0
   3d3fc:	moveq	r2, #1
   3d400:	str	r2, [sp, #84]	; 0x54
   3d404:	mov	r7, r0
   3d408:	b	3d27c <fputs@plt+0x2c168>
   3d40c:	ldr	r1, [pc, #20]	; 3d428 <fputs@plt+0x2c314>
   3d410:	ldr	r0, [sp, #36]	; 0x24
   3d414:	add	r1, pc, r1
   3d418:	bl	39630 <fputs@plt+0x2851c>
   3d41c:	mov	r3, #7
   3d420:	str	r3, [sp, #40]	; 0x28
   3d424:	b	3d2d0 <fputs@plt+0x2c1bc>
   3d428:	andeq	r7, r5, r4, lsr #6
   3d42c:	ldr	ip, [r1, #48]	; 0x30
   3d430:	cmp	ip, #0
   3d434:	bxeq	lr
   3d438:	push	{r4, lr}
   3d43c:	mov	lr, #0
   3d440:	mov	r4, lr
   3d444:	mov	r3, r1
   3d448:	b	3d458 <fputs@plt+0x2c344>
   3d44c:	mov	r4, r3
   3d450:	mov	r3, ip
   3d454:	ldr	ip, [ip, #48]	; 0x30
   3d458:	ldr	r2, [r3, #8]
   3d45c:	cmp	ip, #0
   3d460:	orr	r2, r2, #128	; 0x80
   3d464:	str	r4, [r3, #52]	; 0x34
   3d468:	add	lr, lr, #1
   3d46c:	str	r2, [r3, #8]
   3d470:	bne	3d44c <fputs@plt+0x2c338>
   3d474:	ldr	r3, [r1, #8]
   3d478:	tst	r3, #512	; 0x200
   3d47c:	popne	{r4, pc}
   3d480:	ldr	r3, [r0]
   3d484:	ldr	r3, [r3, #108]	; 0x6c
   3d488:	cmp	lr, r3
   3d48c:	cmpgt	r3, #0
   3d490:	pople	{r4, pc}
   3d494:	ldr	r1, [pc, #8]	; 3d4a4 <fputs@plt+0x2c390>
   3d498:	pop	{r4, lr}
   3d49c:	add	r1, pc, r1
   3d4a0:	b	39630 <fputs@plt+0x2851c>
   3d4a4:	andeq	r7, r5, ip, lsr #5
   3d4a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d4ac:	sub	sp, sp, #44	; 0x2c
   3d4b0:	ldr	r9, [pc, #356]	; 3d61c <fputs@plt+0x2c508>
   3d4b4:	ldr	r8, [pc, #356]	; 3d620 <fputs@plt+0x2c50c>
   3d4b8:	mov	sl, r1
   3d4bc:	add	r9, pc, r9
   3d4c0:	add	r8, pc, r8
   3d4c4:	mov	fp, #0
   3d4c8:	mov	r1, r2
   3d4cc:	str	r2, [sp, #20]
   3d4d0:	mov	r6, sl
   3d4d4:	add	r2, r9, #2960	; 0xb90
   3d4d8:	add	r8, r8, #3008	; 0xbc0
   3d4dc:	mov	r7, fp
   3d4e0:	str	r3, [sp, #12]
   3d4e4:	str	r3, [sp, #36]	; 0x24
   3d4e8:	add	r3, r2, #12
   3d4ec:	str	sl, [sp, #28]
   3d4f0:	str	r1, [sp, #32]
   3d4f4:	str	r0, [sp, #16]
   3d4f8:	str	r3, [sp, #8]
   3d4fc:	cmp	r6, #0
   3d500:	beq	3d538 <fputs@plt+0x2c424>
   3d504:	add	r5, r8, #4
   3d508:	mov	r2, #7
   3d50c:	mov	r4, #0
   3d510:	b	3d518 <fputs@plt+0x2c404>
   3d514:	ldrb	r2, [r5, #-3]
   3d518:	ldr	r3, [r6, #4]
   3d51c:	cmp	r3, r2
   3d520:	beq	3d594 <fputs@plt+0x2c480>
   3d524:	add	r4, r4, #1
   3d528:	cmp	r4, #7
   3d52c:	add	r5, r5, #3
   3d530:	bne	3d514 <fputs@plt+0x2c400>
   3d534:	orr	r7, r7, #64	; 0x40
   3d538:	and	r3, r7, #33	; 0x21
   3d53c:	cmp	r3, #33	; 0x21
   3d540:	beq	3d54c <fputs@plt+0x2c438>
   3d544:	tst	r7, #64	; 0x40
   3d548:	beq	3d5d8 <fputs@plt+0x2c4c4>
   3d54c:	ldr	r3, [sp, #12]
   3d550:	cmp	r3, #0
   3d554:	beq	3d60c <fputs@plt+0x2c4f8>
   3d558:	ldr	r3, [pc, #196]	; 3d624 <fputs@plt+0x2c510>
   3d55c:	add	r3, pc, r3
   3d560:	ldr	r2, [sp, #12]
   3d564:	ldr	r1, [pc, #188]	; 3d628 <fputs@plt+0x2c514>
   3d568:	str	r2, [sp, #4]
   3d56c:	str	r3, [sp]
   3d570:	mov	r2, sl
   3d574:	ldr	r3, [sp, #20]
   3d578:	ldr	r0, [sp, #16]
   3d57c:	add	r1, pc, r1
   3d580:	bl	39630 <fputs@plt+0x2851c>
   3d584:	mov	r7, #1
   3d588:	mov	r0, r7
   3d58c:	add	sp, sp, #44	; 0x2c
   3d590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d594:	ldrb	r1, [r5, #-4]
   3d598:	ldr	r3, [sp, #8]
   3d59c:	ldr	r0, [r6]
   3d5a0:	add	r1, r3, r1
   3d5a4:	bl	2a320 <fputs@plt+0x1920c>
   3d5a8:	cmp	r0, #0
   3d5ac:	bne	3d524 <fputs@plt+0x2c410>
   3d5b0:	add	r4, r4, r4, lsl #1
   3d5b4:	add	r4, r9, r4
   3d5b8:	add	fp, fp, #1
   3d5bc:	ldrb	r2, [r4, #3010]	; 0xbc2
   3d5c0:	cmp	fp, #3
   3d5c4:	orr	r7, r7, r2
   3d5c8:	beq	3d538 <fputs@plt+0x2c424>
   3d5cc:	add	r2, sp, #28
   3d5d0:	ldr	r6, [r2, fp, lsl #2]
   3d5d4:	b	3d4fc <fputs@plt+0x2c3e8>
   3d5d8:	tst	r7, #32
   3d5dc:	beq	3d588 <fputs@plt+0x2c474>
   3d5e0:	and	r3, r7, #24
   3d5e4:	cmp	r3, #8
   3d5e8:	beq	3d588 <fputs@plt+0x2c474>
   3d5ec:	ldr	r1, [pc, #56]	; 3d62c <fputs@plt+0x2c518>
   3d5f0:	ldr	r0, [sp, #16]
   3d5f4:	add	r1, pc, r1
   3d5f8:	bl	39630 <fputs@plt+0x2851c>
   3d5fc:	mov	r7, #1
   3d600:	mov	r0, r7
   3d604:	add	sp, sp, #44	; 0x2c
   3d608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d60c:	ldr	r3, [pc, #28]	; 3d630 <fputs@plt+0x2c51c>
   3d610:	add	r3, pc, r3
   3d614:	add	r3, r3, #1
   3d618:	b	3d560 <fputs@plt+0x2c44c>
   3d61c:	andeq	r3, r5, r4, lsl #14
   3d620:	andeq	r3, r5, r0, lsl #14
   3d624:	andeq	r2, r5, r0, lsl r1
   3d628:	strdeq	r7, [r5], -r0
   3d62c:	andeq	r7, r5, r4, lsr #3
   3d630:	andeq	r2, r5, ip, asr r0
   3d634:	push	{r4, lr}
   3d638:	ldrb	r4, [r1, #42]	; 0x2a
   3d63c:	tst	r4, #16
   3d640:	beq	3d68c <fputs@plt+0x2c578>
   3d644:	ldr	r3, [r1, #56]	; 0x38
   3d648:	ldr	lr, [r0]
   3d64c:	cmp	r3, #0
   3d650:	bne	3d66c <fputs@plt+0x2c558>
   3d654:	mov	r3, #0
   3d658:	ldr	r3, [r3, #4]
   3d65c:	udf	#0
   3d660:	ldr	r3, [r3, #24]
   3d664:	cmp	r3, #0
   3d668:	beq	3d654 <fputs@plt+0x2c540>
   3d66c:	ldr	ip, [r3]
   3d670:	cmp	lr, ip
   3d674:	bne	3d660 <fputs@plt+0x2c54c>
   3d678:	ldr	r3, [r3, #4]
   3d67c:	ldr	r3, [r3]
   3d680:	ldr	r3, [r3, #52]	; 0x34
   3d684:	cmp	r3, #0
   3d688:	beq	3d6e4 <fputs@plt+0x2c5d0>
   3d68c:	tst	r4, #1
   3d690:	beq	3d6b0 <fputs@plt+0x2c59c>
   3d694:	ldr	r3, [r0]
   3d698:	ldr	r3, [r3, #24]
   3d69c:	tst	r3, #2048	; 0x800
   3d6a0:	bne	3d6b0 <fputs@plt+0x2c59c>
   3d6a4:	ldrb	r3, [r0, #18]
   3d6a8:	cmp	r3, #0
   3d6ac:	beq	3d6e4 <fputs@plt+0x2c5d0>
   3d6b0:	cmp	r2, #0
   3d6b4:	bne	3d6dc <fputs@plt+0x2c5c8>
   3d6b8:	ldr	r3, [r1, #12]
   3d6bc:	cmp	r3, #0
   3d6c0:	beq	3d6dc <fputs@plt+0x2c5c8>
   3d6c4:	ldr	r2, [r1]
   3d6c8:	ldr	r1, [pc, #44]	; 3d6fc <fputs@plt+0x2c5e8>
   3d6cc:	add	r1, pc, r1
   3d6d0:	bl	39630 <fputs@plt+0x2851c>
   3d6d4:	mov	r0, #1
   3d6d8:	pop	{r4, pc}
   3d6dc:	mov	r0, #0
   3d6e0:	pop	{r4, pc}
   3d6e4:	ldr	r2, [r1]
   3d6e8:	ldr	r1, [pc, #16]	; 3d700 <fputs@plt+0x2c5ec>
   3d6ec:	add	r1, pc, r1
   3d6f0:	bl	39630 <fputs@plt+0x2851c>
   3d6f4:	mov	r0, #1
   3d6f8:	pop	{r4, pc}
   3d6fc:	andeq	r7, r5, r4, lsr #2
   3d700:	andeq	r7, r5, r4, ror #1
   3d704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d708:	sub	sp, sp, #60	; 0x3c
   3d70c:	ldr	fp, [r2, #20]
   3d710:	str	r3, [sp, #48]	; 0x30
   3d714:	ldr	r3, [r2, #40]	; 0x28
   3d718:	cmp	fp, #1
   3d71c:	str	r2, [sp, #12]
   3d720:	str	r0, [sp, #40]	; 0x28
   3d724:	str	r1, [sp, #44]	; 0x2c
   3d728:	str	r3, [sp, #36]	; 0x24
   3d72c:	ldr	r4, [sp, #96]	; 0x60
   3d730:	beq	3da48 <fputs@plt+0x2c934>
   3d734:	cmp	r4, #0
   3d738:	beq	3da40 <fputs@plt+0x2c92c>
   3d73c:	ldr	r1, [sp, #40]	; 0x28
   3d740:	mov	r3, #0
   3d744:	lsl	r2, fp, #2
   3d748:	ldr	r0, [r1]
   3d74c:	bl	243c8 <fputs@plt+0x132b4>
   3d750:	subs	r3, r0, #0
   3d754:	str	r3, [sp, #20]
   3d758:	beq	3dad8 <fputs@plt+0x2c9c4>
   3d75c:	str	r3, [r4]
   3d760:	ldr	r3, [sp, #44]	; 0x2c
   3d764:	ldr	sl, [r3, #8]
   3d768:	cmp	sl, #0
   3d76c:	beq	3d8d4 <fputs@plt+0x2c7c0>
   3d770:	ldr	r2, [pc, #912]	; 3db08 <fputs@plt+0x2c9f4>
   3d774:	ldr	r3, [pc, #912]	; 3db0c <fputs@plt+0x2c9f8>
   3d778:	add	r2, pc, r2
   3d77c:	str	r2, [sp, #32]
   3d780:	ldr	r2, [pc, #904]	; 3db10 <fputs@plt+0x2c9fc>
   3d784:	add	r3, pc, r3
   3d788:	add	r2, pc, r2
   3d78c:	str	r2, [sp, #24]
   3d790:	ldr	r2, [pc, #892]	; 3db14 <fputs@plt+0x2ca00>
   3d794:	add	r3, r3, #3024	; 0xbd0
   3d798:	ldr	r8, [pc, #888]	; 3db18 <fputs@plt+0x2ca04>
   3d79c:	ldr	r9, [pc, #888]	; 3db1c <fputs@plt+0x2ca08>
   3d7a0:	ldr	ip, [pc, #888]	; 3db20 <fputs@plt+0x2ca0c>
   3d7a4:	add	r2, pc, r2
   3d7a8:	add	r3, r3, #8
   3d7ac:	add	r8, pc, r8
   3d7b0:	str	r2, [sp, #28]
   3d7b4:	add	r9, pc, r9
   3d7b8:	add	ip, pc, ip
   3d7bc:	str	r3, [sp, #52]	; 0x34
   3d7c0:	b	3d7d0 <fputs@plt+0x2c6bc>
   3d7c4:	ldr	sl, [sl, #20]
   3d7c8:	cmp	sl, #0
   3d7cc:	beq	3d8d4 <fputs@plt+0x2c7c0>
   3d7d0:	ldrh	r3, [sl, #50]	; 0x32
   3d7d4:	cmp	fp, r3
   3d7d8:	bne	3d7c4 <fputs@plt+0x2c6b0>
   3d7dc:	ldrb	r3, [sl, #54]	; 0x36
   3d7e0:	cmp	r3, #0
   3d7e4:	beq	3d7c4 <fputs@plt+0x2c6b0>
   3d7e8:	ldr	r3, [sp, #36]	; 0x24
   3d7ec:	cmp	r3, #0
   3d7f0:	beq	3d9f8 <fputs@plt+0x2c8e4>
   3d7f4:	cmp	fp, #0
   3d7f8:	beq	3d9e4 <fputs@plt+0x2c8d0>
   3d7fc:	ldr	r3, [sl, #4]
   3d800:	ldrsh	r4, [r3]
   3d804:	cmp	r4, #0
   3d808:	blt	3d7c4 <fputs@plt+0x2c6b0>
   3d80c:	ldr	r2, [sl, #32]
   3d810:	str	r3, [sp, #8]
   3d814:	sub	r3, r2, #4
   3d818:	str	r3, [sp]
   3d81c:	ldr	r3, [sp, #44]	; 0x2c
   3d820:	str	sl, [sp, #16]
   3d824:	ldr	r3, [r3, #4]
   3d828:	str	r3, [sp, #4]
   3d82c:	mov	r3, #0
   3d830:	mov	sl, r3
   3d834:	ldr	r3, [sp, #4]
   3d838:	lsl	r4, r4, #4
   3d83c:	add	r3, r3, r4
   3d840:	ldr	lr, [sp, #24]
   3d844:	ldr	r1, [r3, #8]
   3d848:	cmp	r1, #0
   3d84c:	moveq	r2, #98	; 0x62
   3d850:	ldrbne	r3, [r1]
   3d854:	ldrne	r2, [sp, #32]
   3d858:	ldreq	r1, [sp, #52]	; 0x34
   3d85c:	addne	r3, r2, r3
   3d860:	ldrbne	r2, [r3, #336]	; 0x150
   3d864:	ldr	r3, [sp]
   3d868:	ldr	r0, [r3, #4]!
   3d86c:	str	r3, [sp]
   3d870:	ldrb	r3, [r0]
   3d874:	add	lr, lr, r3
   3d878:	ldrb	lr, [lr, #336]	; 0x150
   3d87c:	cmp	lr, r2
   3d880:	bne	3d8b8 <fputs@plt+0x2c7a4>
   3d884:	cmp	r3, #0
   3d888:	bne	3d898 <fputs@plt+0x2c784>
   3d88c:	b	3d900 <fputs@plt+0x2c7ec>
   3d890:	cmp	r2, #0
   3d894:	beq	3d900 <fputs@plt+0x2c7ec>
   3d898:	ldrb	r2, [r0, #1]!
   3d89c:	ldrb	r3, [r1, #1]!
   3d8a0:	add	lr, r8, r2
   3d8a4:	add	r3, r8, r3
   3d8a8:	ldrb	lr, [lr, #336]	; 0x150
   3d8ac:	ldrb	r3, [r3, #336]	; 0x150
   3d8b0:	cmp	lr, r3
   3d8b4:	beq	3d890 <fputs@plt+0x2c77c>
   3d8b8:	mov	r3, sl
   3d8bc:	cmp	fp, r3
   3d8c0:	ldr	sl, [sp, #16]
   3d8c4:	beq	3d9e4 <fputs@plt+0x2c8d0>
   3d8c8:	ldr	sl, [sl, #20]
   3d8cc:	cmp	sl, #0
   3d8d0:	bne	3d7d0 <fputs@plt+0x2c6bc>
   3d8d4:	ldr	r3, [sp, #40]	; 0x28
   3d8d8:	ldrb	r3, [r3, #442]	; 0x1ba
   3d8dc:	cmp	r3, #0
   3d8e0:	beq	3dae4 <fputs@plt+0x2c9d0>
   3d8e4:	ldr	r3, [sp, #40]	; 0x28
   3d8e8:	ldr	r1, [sp, #20]
   3d8ec:	ldr	r0, [r3]
   3d8f0:	bl	1d100 <fputs@plt+0xbfec>
   3d8f4:	mov	r0, #1
   3d8f8:	add	sp, sp, #60	; 0x3c
   3d8fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d900:	ldr	r3, [sp, #4]
   3d904:	ldr	r2, [sp, #28]
   3d908:	ldr	r5, [sp, #12]
   3d90c:	ldr	r7, [r3, r4]
   3d910:	mov	r4, #0
   3d914:	ldrb	r3, [r7]
   3d918:	add	r3, r2, r3
   3d91c:	ldrb	r6, [r3, #336]	; 0x150
   3d920:	ldr	r1, [r5, #40]	; 0x28
   3d924:	ldrb	r3, [r1]
   3d928:	add	r2, r9, r3
   3d92c:	ldrb	r2, [r2, #336]	; 0x150
   3d930:	cmp	r2, r6
   3d934:	bne	3d970 <fputs@plt+0x2c85c>
   3d938:	cmp	r3, #0
   3d93c:	beq	3d994 <fputs@plt+0x2c880>
   3d940:	mov	r0, r7
   3d944:	b	3d950 <fputs@plt+0x2c83c>
   3d948:	cmp	r2, #0
   3d94c:	beq	3d994 <fputs@plt+0x2c880>
   3d950:	ldrb	r2, [r1, #1]!
   3d954:	ldrb	r3, [r0, #1]!
   3d958:	add	lr, ip, r2
   3d95c:	add	r3, ip, r3
   3d960:	ldrb	lr, [lr, #336]	; 0x150
   3d964:	ldrb	r3, [r3, #336]	; 0x150
   3d968:	cmp	lr, r3
   3d96c:	beq	3d948 <fputs@plt+0x2c834>
   3d970:	add	r4, r4, #1
   3d974:	cmp	fp, r4
   3d978:	add	r5, r5, #8
   3d97c:	bne	3d920 <fputs@plt+0x2c80c>
   3d980:	mov	r3, sl
   3d984:	cmp	fp, r3
   3d988:	ldr	sl, [sp, #16]
   3d98c:	bne	3d8c8 <fputs@plt+0x2c7b4>
   3d990:	b	3d9e4 <fputs@plt+0x2c8d0>
   3d994:	ldr	r2, [sp, #20]
   3d998:	cmp	r2, #0
   3d99c:	mov	r3, r2
   3d9a0:	ldrne	r3, [sp, #12]
   3d9a4:	addne	r3, r3, r4, lsl #3
   3d9a8:	ldrne	r3, [r3, #36]	; 0x24
   3d9ac:	strne	r3, [r2, sl, lsl #2]
   3d9b0:	cmp	fp, r4
   3d9b4:	beq	3d8b8 <fputs@plt+0x2c7a4>
   3d9b8:	add	sl, sl, #1
   3d9bc:	cmp	fp, sl
   3d9c0:	beq	3d9e0 <fputs@plt+0x2c8cc>
   3d9c4:	ldr	r3, [sp, #8]
   3d9c8:	ldrsh	r4, [r3, #2]!
   3d9cc:	cmp	r4, #0
   3d9d0:	str	r3, [sp, #8]
   3d9d4:	bge	3d834 <fputs@plt+0x2c720>
   3d9d8:	ldr	sl, [sp, #16]
   3d9dc:	b	3d7c4 <fputs@plt+0x2c6b0>
   3d9e0:	ldr	sl, [sp, #16]
   3d9e4:	ldr	r3, [sp, #48]	; 0x30
   3d9e8:	str	sl, [r3]
   3d9ec:	mov	r0, #0
   3d9f0:	add	sp, sp, #60	; 0x3c
   3d9f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d9f8:	ldrb	r3, [sl, #55]	; 0x37
   3d9fc:	and	r3, r3, #3
   3da00:	cmp	r3, #2
   3da04:	bne	3d7c4 <fputs@plt+0x2c6b0>
   3da08:	ldr	r3, [sp, #20]
   3da0c:	cmp	r3, #0
   3da10:	beq	3d9e4 <fputs@plt+0x2c8d0>
   3da14:	cmp	fp, #0
   3da18:	beq	3d9e4 <fputs@plt+0x2c8d0>
   3da1c:	ldr	r1, [sp, #12]
   3da20:	mov	r2, r3
   3da24:	add	r3, r3, fp, lsl #2
   3da28:	ldr	r0, [r1, #36]	; 0x24
   3da2c:	add	r1, r1, #8
   3da30:	str	r0, [r2], #4
   3da34:	cmp	r2, r3
   3da38:	bne	3da28 <fputs@plt+0x2c914>
   3da3c:	b	3d9e4 <fputs@plt+0x2c8d0>
   3da40:	str	r4, [sp, #20]
   3da44:	b	3d760 <fputs@plt+0x2c64c>
   3da48:	ldrsh	r2, [r1, #32]
   3da4c:	mov	r3, r1
   3da50:	cmp	r2, #0
   3da54:	blt	3dacc <fputs@plt+0x2c9b8>
   3da58:	ldr	r1, [sp, #36]	; 0x24
   3da5c:	cmp	r1, #0
   3da60:	beq	3d9ec <fputs@plt+0x2c8d8>
   3da64:	ldr	r0, [r3, #4]
   3da68:	ldrb	r1, [r1]
   3da6c:	ldr	r3, [pc, #176]	; 3db24 <fputs@plt+0x2ca10>
   3da70:	ldr	r2, [r0, r2, lsl #4]
   3da74:	add	r3, pc, r3
   3da78:	add	r1, r3, r1
   3da7c:	ldrb	r0, [r2]
   3da80:	ldrb	ip, [r1, #336]	; 0x150
   3da84:	add	r1, r3, r0
   3da88:	ldrb	r1, [r1, #336]	; 0x150
   3da8c:	cmp	ip, r1
   3da90:	bne	3dacc <fputs@plt+0x2c9b8>
   3da94:	cmp	r0, #0
   3da98:	ldrne	ip, [sp, #36]	; 0x24
   3da9c:	bne	3daac <fputs@plt+0x2c998>
   3daa0:	b	3d9f0 <fputs@plt+0x2c8dc>
   3daa4:	cmp	r0, #0
   3daa8:	beq	3d9f0 <fputs@plt+0x2c8dc>
   3daac:	ldrb	r0, [r2, #1]!
   3dab0:	ldrb	r1, [ip, #1]!
   3dab4:	add	lr, r3, r0
   3dab8:	add	r1, r3, r1
   3dabc:	ldrb	lr, [lr, #336]	; 0x150
   3dac0:	ldrb	r1, [r1, #336]	; 0x150
   3dac4:	cmp	lr, r1
   3dac8:	beq	3daa4 <fputs@plt+0x2c990>
   3dacc:	mov	r3, #0
   3dad0:	str	r3, [sp, #20]
   3dad4:	b	3d760 <fputs@plt+0x2c64c>
   3dad8:	mov	r0, #1
   3dadc:	add	sp, sp, #60	; 0x3c
   3dae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dae4:	ldr	r3, [sp, #12]
   3dae8:	ldr	r1, [pc, #56]	; 3db28 <fputs@plt+0x2ca14>
   3daec:	ldr	r0, [sp, #40]	; 0x28
   3daf0:	ldr	r2, [r3]
   3daf4:	add	r1, pc, r1
   3daf8:	ldr	r3, [r3, #8]
   3dafc:	ldr	r2, [r2]
   3db00:	bl	39630 <fputs@plt+0x2851c>
   3db04:	b	3d8e4 <fputs@plt+0x2c7d0>
   3db08:	andeq	r3, r5, r8, asr #8
   3db0c:	andeq	r3, r5, ip, lsr r4
   3db10:	andeq	r3, r5, r8, lsr r4
   3db14:	andeq	r3, r5, ip, lsl r4
   3db18:	andeq	r3, r5, r4, lsl r4
   3db1c:	andeq	r3, r5, ip, lsl #8
   3db20:	andeq	r3, r5, r8, lsl #8
   3db24:	andeq	r3, r5, ip, asr #2
   3db28:	andeq	r6, r5, r4, lsr #26
   3db2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3db30:	mov	r6, r1
   3db34:	ldr	lr, [r1, #16]
   3db38:	sub	sp, sp, #16
   3db3c:	cmp	lr, #0
   3db40:	mov	r7, r0
   3db44:	moveq	r4, lr
   3db48:	beq	3db94 <fputs@plt+0x2ca80>
   3db4c:	mov	r4, #0
   3db50:	mov	ip, #1
   3db54:	ldr	r0, [lr, #20]
   3db58:	cmp	r0, #0
   3db5c:	movgt	r2, lr
   3db60:	movgt	r3, #0
   3db64:	ble	3db88 <fputs@plt+0x2ca74>
   3db68:	ldr	r1, [r2, #36]	; 0x24
   3db6c:	add	r3, r3, #1
   3db70:	cmp	r1, #31
   3db74:	orrle	r4, r4, ip, lsl r1
   3db78:	mvngt	r4, #0
   3db7c:	cmp	r3, r0
   3db80:	add	r2, r2, #8
   3db84:	bne	3db68 <fputs@plt+0x2ca54>
   3db88:	ldr	lr, [lr, #4]
   3db8c:	cmp	lr, #0
   3db90:	bne	3db54 <fputs@plt+0x2ca40>
   3db94:	ldr	r0, [r6, #64]	; 0x40
   3db98:	add	sl, sp, #12
   3db9c:	add	r0, r0, #56	; 0x38
   3dba0:	mov	r2, sl
   3dba4:	ldr	r1, [r6]
   3dba8:	bl	175dc <fputs@plt+0x64c8>
   3dbac:	cmp	r0, #0
   3dbb0:	beq	3dc28 <fputs@plt+0x2cb14>
   3dbb4:	ldr	r8, [r0, #8]
   3dbb8:	cmp	r8, #0
   3dbbc:	beq	3dc28 <fputs@plt+0x2cb14>
   3dbc0:	mov	r9, #0
   3dbc4:	mov	r5, #1
   3dbc8:	mov	r3, sl
   3dbcc:	str	r9, [sp]
   3dbd0:	mov	r2, r8
   3dbd4:	mov	r1, r6
   3dbd8:	mov	r0, r7
   3dbdc:	str	r9, [sp, #12]
   3dbe0:	bl	3d704 <fputs@plt+0x2c5f0>
   3dbe4:	ldr	r3, [sp, #12]
   3dbe8:	cmp	r3, #0
   3dbec:	beq	3dc1c <fputs@plt+0x2cb08>
   3dbf0:	ldrh	r1, [r3, #50]	; 0x32
   3dbf4:	cmp	r1, #0
   3dbf8:	beq	3dc1c <fputs@plt+0x2cb08>
   3dbfc:	ldr	r3, [r3, #4]
   3dc00:	add	r1, r3, r1, lsl #1
   3dc04:	ldrsh	r2, [r3], #2
   3dc08:	cmp	r2, #31
   3dc0c:	orrle	r4, r4, r5, lsl r2
   3dc10:	mvngt	r4, #0
   3dc14:	cmp	r3, r1
   3dc18:	bne	3dc04 <fputs@plt+0x2caf0>
   3dc1c:	ldr	r8, [r8, #12]
   3dc20:	cmp	r8, #0
   3dc24:	bne	3dbc8 <fputs@plt+0x2cab4>
   3dc28:	mov	r0, r4
   3dc2c:	add	sp, sp, #16
   3dc30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3dc34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dc38:	subs	r4, r2, #0
   3dc3c:	sub	sp, sp, #20
   3dc40:	mov	r6, r0
   3dc44:	mov	r8, r1
   3dc48:	mov	r7, r3
   3dc4c:	ldr	r5, [r0]
   3dc50:	beq	3dc6c <fputs@plt+0x2cb58>
   3dc54:	ldr	r3, [r4, #12]
   3dc58:	cmp	r3, #0
   3dc5c:	beq	3dc98 <fputs@plt+0x2cb84>
   3dc60:	mov	r0, r4
   3dc64:	add	sp, sp, #20
   3dc68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dc6c:	cmp	r3, #0
   3dc70:	beq	3de3c <fputs@plt+0x2cd28>
   3dc74:	mov	r1, r3
   3dc78:	mov	r0, r5
   3dc7c:	bl	25510 <fputs@plt+0x143fc>
   3dc80:	cmp	r0, #0
   3dc84:	beq	3dc98 <fputs@plt+0x2cb84>
   3dc88:	mov	r4, #20
   3dc8c:	mla	r4, r4, r8, r0
   3dc90:	subs	r4, r4, #20
   3dc94:	bne	3dc54 <fputs@plt+0x2cb40>
   3dc98:	ldr	r3, [r5, #228]	; 0xe4
   3dc9c:	cmp	r3, #0
   3dca0:	beq	3dcdc <fputs@plt+0x2cbc8>
   3dca4:	mov	r1, r7
   3dca8:	mov	r0, r5
   3dcac:	bl	25ecc <fputs@plt+0x14db8>
   3dcb0:	subs	r4, r0, #0
   3dcb4:	beq	3dd50 <fputs@plt+0x2cc3c>
   3dcb8:	mov	r1, r5
   3dcbc:	ldr	r0, [r5, #236]	; 0xec
   3dcc0:	ldr	r9, [r5, #228]	; 0xe4
   3dcc4:	mov	r3, r4
   3dcc8:	mov	r2, r8
   3dccc:	blx	r9
   3dcd0:	mov	r1, r4
   3dcd4:	mov	r0, r5
   3dcd8:	bl	1d100 <fputs@plt+0xbfec>
   3dcdc:	ldr	r3, [r5, #232]	; 0xe8
   3dce0:	cmp	r3, #0
   3dce4:	beq	3dd50 <fputs@plt+0x2cc3c>
   3dce8:	mov	r2, #40	; 0x28
   3dcec:	mov	r3, #0
   3dcf0:	mov	r0, r5
   3dcf4:	bl	25490 <fputs@plt+0x1437c>
   3dcf8:	subs	r4, r0, #0
   3dcfc:	beq	3dd20 <fputs@plt+0x2cc0c>
   3dd00:	mov	r2, #0
   3dd04:	mov	r3, #1
   3dd08:	str	r5, [r4, #32]
   3dd0c:	strh	r3, [r4, #8]
   3dd10:	mov	r1, r7
   3dd14:	str	r2, [sp]
   3dd18:	mvn	r2, #0
   3dd1c:	bl	2cd48 <fputs@plt+0x1bc34>
   3dd20:	mov	r1, #2
   3dd24:	mov	r0, r4
   3dd28:	bl	325f8 <fputs@plt+0x214e4>
   3dd2c:	subs	r3, r0, #0
   3dd30:	beq	3dd48 <fputs@plt+0x2cc34>
   3dd34:	ldr	r9, [r5, #232]	; 0xe8
   3dd38:	ldrb	r2, [r5, #66]	; 0x42
   3dd3c:	mov	r1, r5
   3dd40:	ldr	r0, [r5, #236]	; 0xec
   3dd44:	blx	r9
   3dd48:	mov	r0, r4
   3dd4c:	bl	22548 <fputs@plt+0x11434>
   3dd50:	cmp	r7, #0
   3dd54:	beq	3dda8 <fputs@plt+0x2cc94>
   3dd58:	mov	r2, #0
   3dd5c:	mov	r1, r7
   3dd60:	mov	r0, r5
   3dd64:	bl	25510 <fputs@plt+0x143fc>
   3dd68:	cmp	r0, #0
   3dd6c:	beq	3dd84 <fputs@plt+0x2cc70>
   3dd70:	mov	fp, #20
   3dd74:	mvn	sl, #19
   3dd78:	smlabb	r8, fp, r8, sl
   3dd7c:	adds	r4, r0, r8
   3dd80:	bne	3ddb0 <fputs@plt+0x2cc9c>
   3dd84:	ldr	r1, [pc, #232]	; 3de74 <fputs@plt+0x2cd60>
   3dd88:	mov	r0, r6
   3dd8c:	mov	r2, r7
   3dd90:	add	r1, pc, r1
   3dd94:	bl	39630 <fputs@plt+0x2851c>
   3dd98:	mov	r4, #0
   3dd9c:	mov	r0, r4
   3dda0:	add	sp, sp, #20
   3dda4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dda8:	ldr	r0, [r5, #8]
   3ddac:	b	3dd68 <fputs@plt+0x2cc54>
   3ddb0:	ldr	r9, [r4, #12]
   3ddb4:	cmp	r9, #0
   3ddb8:	bne	3dc60 <fputs@plt+0x2cb4c>
   3ddbc:	ldr	r2, [pc, #180]	; 3de78 <fputs@plt+0x2cd64>
   3ddc0:	ldr	r3, [r4]
   3ddc4:	add	r2, pc, r2
   3ddc8:	str	r4, [sp, #12]
   3ddcc:	mov	r4, r3
   3ddd0:	add	r2, r2, #3040	; 0xbe0
   3ddd4:	cmp	r4, #0
   3ddd8:	str	r2, [sp, #8]
   3dddc:	mov	r8, #3
   3dde0:	beq	3de2c <fputs@plt+0x2cd18>
   3dde4:	mov	r2, #0
   3dde8:	mov	r1, r4
   3ddec:	mov	r0, r5
   3ddf0:	bl	25510 <fputs@plt+0x143fc>
   3ddf4:	cmp	r0, #0
   3ddf8:	beq	3de34 <fputs@plt+0x2cd20>
   3ddfc:	smlabb	r8, fp, r8, sl
   3de00:	add	r0, r0, r8
   3de04:	ldr	r2, [r0, #12]
   3de08:	cmp	r2, #0
   3de0c:	bne	3de44 <fputs@plt+0x2cd30>
   3de10:	add	r9, r9, #1
   3de14:	cmp	r9, #3
   3de18:	beq	3dd84 <fputs@plt+0x2cc70>
   3de1c:	ldr	r3, [sp, #8]
   3de20:	cmp	r4, #0
   3de24:	ldrb	r8, [r9, r3]
   3de28:	bne	3dde4 <fputs@plt+0x2ccd0>
   3de2c:	ldr	r0, [r5, #8]
   3de30:	b	3ddf4 <fputs@plt+0x2cce0>
   3de34:	ldr	r3, [r0, #12]
   3de38:	udf	#0
   3de3c:	ldr	r0, [r5, #8]
   3de40:	b	3dc80 <fputs@plt+0x2cb6c>
   3de44:	ldr	r4, [sp, #12]
   3de48:	ldr	lr, [r0]
   3de4c:	ldr	ip, [r0, #4]
   3de50:	ldr	r1, [r0, #8]
   3de54:	ldr	r2, [r0, #12]
   3de58:	mov	r3, #0
   3de5c:	str	lr, [r4]
   3de60:	str	ip, [r4, #4]
   3de64:	str	r1, [r4, #8]
   3de68:	str	r2, [r4, #12]
   3de6c:	str	r3, [r4, #16]
   3de70:	b	3dc60 <fputs@plt+0x2cb4c>
   3de74:	ldrdeq	r6, [r5], -r4
   3de78:	strdeq	r2, [r5], -ip
   3de7c:	push	{r4, r5, r6, r7, r8, lr}
   3de80:	mov	r5, r0
   3de84:	ldr	r0, [r0]
   3de88:	subs	r7, r1, #0
   3de8c:	ldrb	r6, [r0, #66]	; 0x42
   3de90:	ldrb	r4, [r0, #149]	; 0x95
   3de94:	beq	3dee8 <fputs@plt+0x2cdd4>
   3de98:	mov	r2, r4
   3de9c:	bl	25510 <fputs@plt+0x143fc>
   3dea0:	cmp	r0, #0
   3dea4:	beq	3def4 <fputs@plt+0x2cde0>
   3dea8:	mov	r2, #20
   3deac:	cmp	r4, #0
   3deb0:	mla	r0, r2, r6, r0
   3deb4:	sub	r0, r0, #20
   3deb8:	popne	{r4, r5, r6, r7, r8, pc}
   3debc:	cmp	r0, #0
   3dec0:	beq	3ded0 <fputs@plt+0x2cdbc>
   3dec4:	ldr	r3, [r0, #12]
   3dec8:	cmp	r3, #0
   3decc:	popne	{r4, r5, r6, r7, r8, pc}
   3ded0:	mov	r3, r7
   3ded4:	mov	r2, r0
   3ded8:	mov	r1, r6
   3dedc:	mov	r0, r5
   3dee0:	pop	{r4, r5, r6, r7, r8, lr}
   3dee4:	b	3dc34 <fputs@plt+0x2cb20>
   3dee8:	ldr	r0, [r0, #8]
   3deec:	cmp	r0, #0
   3def0:	bne	3dea8 <fputs@plt+0x2cd94>
   3def4:	cmp	r4, #0
   3def8:	beq	3ded0 <fputs@plt+0x2cdbc>
   3defc:	pop	{r4, r5, r6, r7, r8, pc}
   3df00:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3df04:	ldr	r4, [r0, #68]	; 0x44
   3df08:	ldrh	r9, [r1, #52]	; 0x34
   3df0c:	cmp	r4, #0
   3df10:	bne	3dfc8 <fputs@plt+0x2ceb4>
   3df14:	ldrb	r3, [r1, #55]	; 0x37
   3df18:	mov	r5, r1
   3df1c:	mov	r7, r0
   3df20:	tst	r3, #8
   3df24:	moveq	r2, r4
   3df28:	ldrhne	r1, [r1, #50]	; 0x32
   3df2c:	ldrne	r0, [r0]
   3df30:	moveq	r1, r9
   3df34:	subne	r2, r9, r1
   3df38:	ldreq	r0, [r7]
   3df3c:	bl	284f4 <fputs@plt+0x173e0>
   3df40:	cmp	r0, #0
   3df44:	mov	fp, r0
   3df48:	beq	3dfc8 <fputs@plt+0x2ceb4>
   3df4c:	cmp	r9, #0
   3df50:	beq	3dfa8 <fputs@plt+0x2ce94>
   3df54:	ldr	r8, [pc, #140]	; 3dfe8 <fputs@plt+0x2ced4>
   3df58:	add	r6, r0, #20
   3df5c:	add	r8, pc, r8
   3df60:	add	r8, r8, #3024	; 0xbd0
   3df64:	add	r8, r8, #8
   3df68:	mov	sl, #0
   3df6c:	ldr	r3, [r5, #32]
   3df70:	mov	r0, r7
   3df74:	ldr	r1, [r3, r4, lsl #2]
   3df78:	cmp	r1, r8
   3df7c:	moveq	r0, sl
   3df80:	beq	3df88 <fputs@plt+0x2ce74>
   3df84:	bl	3de7c <fputs@plt+0x2cd68>
   3df88:	ldr	r2, [r5, #28]
   3df8c:	ldr	r3, [fp, #16]
   3df90:	str	r0, [r6], #4
   3df94:	ldrb	r2, [r2, r4]
   3df98:	strb	r2, [r3, r4]
   3df9c:	add	r4, r4, #1
   3dfa0:	cmp	r9, r4
   3dfa4:	bne	3df6c <fputs@plt+0x2ce58>
   3dfa8:	ldr	r3, [r7, #68]	; 0x44
   3dfac:	cmp	r3, #0
   3dfb0:	beq	3dfcc <fputs@plt+0x2ceb8>
   3dfb4:	ldr	r4, [fp]
   3dfb8:	sub	r4, r4, #1
   3dfbc:	cmp	r4, #0
   3dfc0:	str	r4, [fp]
   3dfc4:	beq	3dfd4 <fputs@plt+0x2cec0>
   3dfc8:	mov	fp, #0
   3dfcc:	mov	r0, fp
   3dfd0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dfd4:	mov	r0, fp
   3dfd8:	mov	fp, r4
   3dfdc:	bl	1cd68 <fputs@plt+0xbc54>
   3dfe0:	mov	r0, fp
   3dfe4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dfe8:	andeq	r2, r5, r4, ror #24
   3dfec:	push	{r4, lr}
   3dff0:	ldr	r4, [r0, #8]
   3dff4:	bl	3df00 <fputs@plt+0x2cdec>
   3dff8:	mvn	r3, #5
   3dffc:	mvn	r1, #0
   3e000:	mov	r2, r0
   3e004:	mov	r0, r4
   3e008:	pop	{r4, lr}
   3e00c:	b	24588 <fputs@plt+0x13474>
   3e010:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e014:	sub	sp, sp, #12
   3e018:	ldr	r6, [r0, #8]
   3e01c:	mov	r5, r0
   3e020:	cmp	r6, #0
   3e024:	mov	r9, r1
   3e028:	mov	r7, r2
   3e02c:	mov	r4, r3
   3e030:	ldr	r8, [sp, #40]	; 0x28
   3e034:	beq	3e0f4 <fputs@plt+0x2cfe0>
   3e038:	ldr	r3, [r4]
   3e03c:	ldr	r2, [r4, #28]
   3e040:	mov	r1, r7
   3e044:	str	r3, [sp]
   3e048:	mov	r0, r5
   3e04c:	sub	r3, r8, #55	; 0x37
   3e050:	clz	r3, r3
   3e054:	lsr	r3, r3, #5
   3e058:	bl	2e554 <fputs@plt+0x1d440>
   3e05c:	ldrb	r3, [r4, #42]	; 0x2a
   3e060:	tst	r3, #32
   3e064:	beq	3e0cc <fputs@plt+0x2cfb8>
   3e068:	ldr	r4, [r4, #8]
   3e06c:	cmp	r4, #0
   3e070:	bne	3e084 <fputs@plt+0x2cf70>
   3e074:	b	3e0c0 <fputs@plt+0x2cfac>
   3e078:	ldr	r4, [r4, #20]
   3e07c:	cmp	r4, #0
   3e080:	beq	3e0c0 <fputs@plt+0x2cfac>
   3e084:	ldrb	r3, [r4, #55]	; 0x37
   3e088:	and	r3, r3, #3
   3e08c:	cmp	r3, #2
   3e090:	bne	3e078 <fputs@plt+0x2cf64>
   3e094:	ldr	r3, [r4, #44]	; 0x2c
   3e098:	mov	r1, r8
   3e09c:	mov	r2, r9
   3e0a0:	mov	r0, r6
   3e0a4:	str	r7, [sp]
   3e0a8:	bl	2e760 <fputs@plt+0x1d64c>
   3e0ac:	mov	r1, r4
   3e0b0:	mov	r0, r5
   3e0b4:	add	sp, sp, #12
   3e0b8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   3e0bc:	b	3dfec <fputs@plt+0x2ced8>
   3e0c0:	mov	r3, #0
   3e0c4:	ldr	r3, [r3, #44]	; 0x2c
   3e0c8:	udf	#0
   3e0cc:	ldrsh	ip, [r4, #34]	; 0x22
   3e0d0:	ldr	r3, [r4, #28]
   3e0d4:	mov	r2, r9
   3e0d8:	str	r7, [sp]
   3e0dc:	mov	r1, r8
   3e0e0:	mov	r0, r6
   3e0e4:	str	ip, [sp, #4]
   3e0e8:	bl	2e83c <fputs@plt+0x1d728>
   3e0ec:	add	sp, sp, #12
   3e0f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e0f4:	bl	2e7d4 <fputs@plt+0x1d6c0>
   3e0f8:	mov	r6, r0
   3e0fc:	b	3e038 <fputs@plt+0x2cf24>
   3e100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e104:	mov	fp, r0
   3e108:	ldr	r0, [r1, #64]	; 0x40
   3e10c:	sub	sp, sp, #28
   3e110:	cmp	r0, #0
   3e114:	str	r1, [sp, #12]
   3e118:	str	r3, [sp, #20]
   3e11c:	mov	r9, r2
   3e120:	ldr	r3, [fp]
   3e124:	ldr	r1, [sp, #64]	; 0x40
   3e128:	ldr	sl, [sp, #68]	; 0x44
   3e12c:	ldr	r4, [sp, #76]	; 0x4c
   3e130:	beq	3e2e8 <fputs@plt+0x2d1d4>
   3e134:	ldr	ip, [r3, #20]
   3e138:	cmp	ip, #0
   3e13c:	ble	3e308 <fputs@plt+0x2d1f4>
   3e140:	ldr	r3, [r3, #16]
   3e144:	mov	r6, #0
   3e148:	ldr	r2, [r3, #12]
   3e14c:	cmp	r0, r2
   3e150:	bne	3e164 <fputs@plt+0x2d050>
   3e154:	b	3e174 <fputs@plt+0x2d060>
   3e158:	ldr	r2, [r3, #12]
   3e15c:	cmp	r0, r2
   3e160:	beq	3e174 <fputs@plt+0x2d060>
   3e164:	add	r6, r6, #1
   3e168:	cmp	r6, ip
   3e16c:	add	r3, r3, #16
   3e170:	bne	3e158 <fputs@plt+0x2d044>
   3e174:	ldr	r8, [fp, #8]
   3e178:	cmp	r8, #0
   3e17c:	beq	3e2f0 <fputs@plt+0x2d1dc>
   3e180:	cmp	r1, #0
   3e184:	ldr	r3, [sp, #72]	; 0x48
   3e188:	ldrlt	r1, [fp, #72]	; 0x48
   3e18c:	cmp	r3, #0
   3e190:	strne	r1, [r3]
   3e194:	ldr	r3, [sp, #12]
   3e198:	add	r7, r1, #1
   3e19c:	ldrb	r3, [r3, #42]	; 0x2a
   3e1a0:	tst	r3, #32
   3e1a4:	bne	3e1bc <fputs@plt+0x2d0a8>
   3e1a8:	cmp	sl, #0
   3e1ac:	beq	3e2d0 <fputs@plt+0x2d1bc>
   3e1b0:	ldrb	r3, [sl]
   3e1b4:	cmp	r3, #0
   3e1b8:	bne	3e2d0 <fputs@plt+0x2d1bc>
   3e1bc:	ldr	r3, [sp, #12]
   3e1c0:	mov	r1, r6
   3e1c4:	mov	r0, fp
   3e1c8:	ldr	r2, [r3, #28]
   3e1cc:	ldr	r3, [r3]
   3e1d0:	str	r3, [sp]
   3e1d4:	sub	r3, r9, #55	; 0x37
   3e1d8:	clz	r3, r3
   3e1dc:	lsr	r3, r3, #5
   3e1e0:	bl	2e554 <fputs@plt+0x1d440>
   3e1e4:	ldr	r3, [sp, #12]
   3e1e8:	cmp	r4, #0
   3e1ec:	strne	r7, [r4]
   3e1f0:	ldr	r4, [r3, #8]
   3e1f4:	cmp	r4, #0
   3e1f8:	beq	3e2b4 <fputs@plt+0x2d1a0>
   3e1fc:	str	r6, [sp, #16]
   3e200:	mov	r5, #1
   3e204:	mov	r6, r9
   3e208:	b	3e234 <fputs@plt+0x2d120>
   3e20c:	ldr	r3, [r8]
   3e210:	ldrb	r3, [r3, #69]	; 0x45
   3e214:	cmp	r3, #0
   3e218:	beq	3e2a4 <fputs@plt+0x2d190>
   3e21c:	ldr	r4, [r4, #20]
   3e220:	mov	r0, r5
   3e224:	cmp	r4, #0
   3e228:	add	r5, r5, #1
   3e22c:	mov	r7, r9
   3e230:	beq	3e2bc <fputs@plt+0x2d1a8>
   3e234:	cmp	sl, #0
   3e238:	mov	r2, r7
   3e23c:	mov	r1, r6
   3e240:	mov	r0, r8
   3e244:	add	r9, r7, #1
   3e248:	beq	3e258 <fputs@plt+0x2d144>
   3e24c:	ldrb	r3, [sl, r5]
   3e250:	cmp	r3, #0
   3e254:	beq	3e274 <fputs@plt+0x2d160>
   3e258:	ldr	ip, [sp, #16]
   3e25c:	ldr	r3, [r4, #44]	; 0x2c
   3e260:	str	ip, [sp]
   3e264:	bl	2e760 <fputs@plt+0x1d64c>
   3e268:	mov	r1, r4
   3e26c:	mov	r0, fp
   3e270:	bl	3dfec <fputs@plt+0x2ced8>
   3e274:	ldrb	r3, [r4, #55]	; 0x37
   3e278:	and	r3, r3, #3
   3e27c:	cmp	r3, #2
   3e280:	bne	3e20c <fputs@plt+0x2d0f8>
   3e284:	ldr	r3, [sp, #12]
   3e288:	ldrb	r3, [r3, #42]	; 0x2a
   3e28c:	tst	r3, #32
   3e290:	beq	3e20c <fputs@plt+0x2d0f8>
   3e294:	ldr	r3, [sp, #72]	; 0x48
   3e298:	cmp	r3, #0
   3e29c:	strne	r7, [r3]
   3e2a0:	b	3e21c <fputs@plt+0x2d108>
   3e2a4:	ldr	r1, [sp, #20]
   3e2a8:	mov	r0, r8
   3e2ac:	bl	1f968 <fputs@plt+0xe854>
   3e2b0:	b	3e21c <fputs@plt+0x2d108>
   3e2b4:	mov	r9, r7
   3e2b8:	mov	r0, r4
   3e2bc:	ldr	r3, [fp, #72]	; 0x48
   3e2c0:	cmp	r3, r9
   3e2c4:	strlt	r9, [fp, #72]	; 0x48
   3e2c8:	add	sp, sp, #28
   3e2cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e2d0:	str	r9, [sp]
   3e2d4:	ldr	r3, [sp, #12]
   3e2d8:	mov	r2, r6
   3e2dc:	mov	r0, fp
   3e2e0:	bl	3e010 <fputs@plt+0x2cefc>
   3e2e4:	b	3e1e4 <fputs@plt+0x2d0d0>
   3e2e8:	ldr	r6, [pc, #32]	; 3e310 <fputs@plt+0x2d1fc>
   3e2ec:	b	3e174 <fputs@plt+0x2d060>
   3e2f0:	mov	r0, fp
   3e2f4:	str	r1, [sp, #16]
   3e2f8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   3e2fc:	ldr	r1, [sp, #16]
   3e300:	mov	r8, r0
   3e304:	b	3e180 <fputs@plt+0x2d06c>
   3e308:	mov	r6, #0
   3e30c:	b	3e174 <fputs@plt+0x2d060>
   3e310:			; <UNDEFINED> instruction: 0xfff0bdc0
   3e314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e318:	sub	sp, sp, #52	; 0x34
   3e31c:	ldr	r5, [r0, #8]
   3e320:	str	r3, [sp, #24]
   3e324:	ldr	r3, [sp, #92]	; 0x5c
   3e328:	cmp	r5, #0
   3e32c:	str	r3, [sp, #28]
   3e330:	ldr	r3, [sp, #100]	; 0x64
   3e334:	str	r0, [sp, #8]
   3e338:	str	r3, [sp, #12]
   3e33c:	ldr	r3, [sp, #104]	; 0x68
   3e340:	str	r1, [sp, #40]	; 0x28
   3e344:	str	r2, [sp, #36]	; 0x24
   3e348:	ldr	fp, [sp, #88]	; 0x58
   3e34c:	ldr	r7, [sp, #96]	; 0x60
   3e350:	str	r3, [sp, #32]
   3e354:	beq	3e7d4 <fputs@plt+0x2d6c0>
   3e358:	ldr	r3, [sp, #8]
   3e35c:	ldr	r0, [r5, #24]
   3e360:	ldr	r3, [r3, #72]	; 0x48
   3e364:	sub	r3, r3, #1
   3e368:	str	r3, [sp, #20]
   3e36c:	bl	2e640 <fputs@plt+0x1d52c>
   3e370:	ldr	r3, [sp, #12]
   3e374:	cmp	r3, #0
   3e378:	str	r0, [sp, #16]
   3e37c:	blt	3e7a4 <fputs@plt+0x2d690>
   3e380:	ldr	r4, [fp, #20]
   3e384:	cmp	r4, #0
   3e388:	ble	3e3d8 <fputs@plt+0x2d2c4>
   3e38c:	ldr	r3, [sp, #28]
   3e390:	mov	r6, #0
   3e394:	ldr	r4, [sp, #16]
   3e398:	mov	sl, r6
   3e39c:	sub	r8, r3, #4
   3e3a0:	mov	r9, #76	; 0x4c
   3e3a4:	ldr	r2, [r8, #4]!
   3e3a8:	mov	r3, r4
   3e3ac:	add	r2, r7, r2
   3e3b0:	str	sl, [sp]
   3e3b4:	add	r2, r2, #1
   3e3b8:	mov	r1, r9
   3e3bc:	mov	r0, r5
   3e3c0:	bl	2e760 <fputs@plt+0x1d64c>
   3e3c4:	ldr	r3, [fp, #20]
   3e3c8:	add	r6, r6, #1
   3e3cc:	cmp	r3, r6
   3e3d0:	bgt	3e3a4 <fputs@plt+0x2d290>
   3e3d4:	mov	r4, r3
   3e3d8:	ldr	r3, [sp, #32]
   3e3dc:	cmp	r3, #0
   3e3e0:	bne	3e584 <fputs@plt+0x2d470>
   3e3e4:	ldr	r3, [sp, #24]
   3e3e8:	cmp	r3, #0
   3e3ec:	beq	3e660 <fputs@plt+0x2d54c>
   3e3f0:	ldr	r1, [sp, #8]
   3e3f4:	ldr	r3, [r1, #60]	; 0x3c
   3e3f8:	cmp	r3, r4
   3e3fc:	blt	3e644 <fputs@plt+0x2d530>
   3e400:	ldr	r2, [r1, #64]	; 0x40
   3e404:	sub	r3, r3, r4
   3e408:	str	r2, [sp, #32]
   3e40c:	add	r2, r2, r4
   3e410:	str	r3, [r1, #60]	; 0x3c
   3e414:	str	r2, [r1, #64]	; 0x40
   3e418:	ldr	r2, [sp, #8]
   3e41c:	ldrb	r3, [r2, #19]
   3e420:	cmp	r3, #0
   3e424:	bne	3e624 <fputs@plt+0x2d510>
   3e428:	ldr	r3, [r2, #76]	; 0x4c
   3e42c:	add	r3, r3, #1
   3e430:	mov	r1, r3
   3e434:	str	r3, [sp, #44]	; 0x2c
   3e438:	mov	r3, r2
   3e43c:	str	r1, [r3, #76]	; 0x4c
   3e440:	ldr	r6, [sp, #24]
   3e444:	ldr	r2, [sp, #40]	; 0x28
   3e448:	mov	r1, #54	; 0x36
   3e44c:	ldr	r3, [r6, #44]	; 0x2c
   3e450:	mov	r0, r5
   3e454:	str	r2, [sp]
   3e458:	ldr	r2, [sp, #20]
   3e45c:	bl	2e760 <fputs@plt+0x1d64c>
   3e460:	mov	r1, r6
   3e464:	ldr	r0, [sp, #8]
   3e468:	bl	3dfec <fputs@plt+0x2ced8>
   3e46c:	cmp	r4, #0
   3e470:	ble	3e818 <fputs@plt+0x2d704>
   3e474:	ldr	r3, [sp, #28]
   3e478:	mov	sl, #0
   3e47c:	sub	r3, r3, #4
   3e480:	str	r3, [sp, #40]	; 0x28
   3e484:	mov	r8, r3
   3e488:	ldr	r3, [sp, #32]
   3e48c:	str	r4, [sp, #28]
   3e490:	mov	r6, r3
   3e494:	add	r3, r4, r3
   3e498:	mov	r9, #30
   3e49c:	mov	r4, r3
   3e4a0:	ldr	r2, [r8, #4]!
   3e4a4:	mov	r3, r6
   3e4a8:	add	r2, r2, #1
   3e4ac:	str	sl, [sp]
   3e4b0:	add	r2, r2, r7
   3e4b4:	mov	r1, r9
   3e4b8:	add	r6, r6, #1
   3e4bc:	mov	r0, r5
   3e4c0:	bl	2e760 <fputs@plt+0x1d64c>
   3e4c4:	cmp	r4, r6
   3e4c8:	bne	3e4a0 <fputs@plt+0x2d38c>
   3e4cc:	ldr	r3, [fp]
   3e4d0:	ldr	r2, [sp, #36]	; 0x24
   3e4d4:	ldr	r1, [sp, #12]
   3e4d8:	ldr	r4, [sp, #28]
   3e4dc:	cmp	r3, r2
   3e4e0:	cmpeq	r1, #1
   3e4e4:	beq	3e86c <fputs@plt+0x2d758>
   3e4e8:	ldr	r3, [sp, #8]
   3e4ec:	ldr	r1, [sp, #24]
   3e4f0:	ldr	r0, [r3]
   3e4f4:	bl	26f78 <fputs@plt+0x15e64>
   3e4f8:	ldr	r7, [sp, #44]	; 0x2c
   3e4fc:	mov	r3, r4
   3e500:	ldr	r2, [sp, #32]
   3e504:	mov	r1, #49	; 0x31
   3e508:	str	r7, [sp]
   3e50c:	mov	r6, r0
   3e510:	mov	r0, r5
   3e514:	bl	2e760 <fputs@plt+0x1d64c>
   3e518:	mov	r3, r4
   3e51c:	mov	r2, r6
   3e520:	mov	r1, r0
   3e524:	mov	r0, r5
   3e528:	bl	24588 <fputs@plt+0x13474>
   3e52c:	mov	r3, #0
   3e530:	mov	r2, r7
   3e534:	mov	r1, #69	; 0x45
   3e538:	stm	sp, {r2, r3}
   3e53c:	mov	r0, r5
   3e540:	ldr	r3, [sp, #16]
   3e544:	ldr	r2, [sp, #20]
   3e548:	bl	2e83c <fputs@plt+0x1d728>
   3e54c:	cmp	r7, #0
   3e550:	bne	3e7c4 <fputs@plt+0x2d6b0>
   3e554:	ldr	r6, [sp, #8]
   3e558:	ldr	r7, [sp, #32]
   3e55c:	mov	r2, r4
   3e560:	mov	r1, r7
   3e564:	mov	r0, r6
   3e568:	bl	22234 <fputs@plt+0x11120>
   3e56c:	ldr	r3, [r6, #60]	; 0x3c
   3e570:	cmp	r3, r4
   3e574:	movlt	r3, r6
   3e578:	movlt	r2, r7
   3e57c:	strlt	r4, [r3, #60]	; 0x3c
   3e580:	strlt	r2, [r3, #64]	; 0x40
   3e584:	ldrb	r2, [fp, #24]
   3e588:	cmp	r2, #0
   3e58c:	bne	3e5c4 <fputs@plt+0x2d4b0>
   3e590:	ldr	r1, [sp, #8]
   3e594:	ldr	r3, [r1]
   3e598:	ldr	r3, [r3, #24]
   3e59c:	tst	r3, #16777216	; 0x1000000
   3e5a0:	bne	3e7e0 <fputs@plt+0x2d6cc>
   3e5a4:	ldr	r3, [r1, #416]	; 0x1a0
   3e5a8:	cmp	r3, #0
   3e5ac:	beq	3e84c <fputs@plt+0x2d738>
   3e5b0:	ldr	r1, [sp, #12]
   3e5b4:	cmp	r1, #0
   3e5b8:	ble	3e5c4 <fputs@plt+0x2d4b0>
   3e5bc:	mov	r1, #1
   3e5c0:	strb	r1, [r3, #21]
   3e5c4:	mov	r1, #0
   3e5c8:	str	r1, [sp]
   3e5cc:	ldr	r3, [sp, #12]
   3e5d0:	mov	r1, #135	; 0x87
   3e5d4:	mov	r0, r5
   3e5d8:	bl	2e760 <fputs@plt+0x1d64c>
   3e5dc:	ldr	r0, [r5, #24]
   3e5e0:	ldr	r3, [sp, #16]
   3e5e4:	mvn	r2, r3
   3e5e8:	ldr	r3, [r0, #120]	; 0x78
   3e5ec:	cmp	r3, #0
   3e5f0:	ldrne	r1, [r5, #32]
   3e5f4:	strne	r1, [r3, r2, lsl #2]
   3e5f8:	ldr	r1, [r5, #32]
   3e5fc:	mov	r3, #0
   3e600:	sub	r1, r1, #1
   3e604:	str	r1, [r0, #96]	; 0x60
   3e608:	ldr	r2, [sp, #20]
   3e60c:	mov	r0, r5
   3e610:	str	r3, [sp, #88]	; 0x58
   3e614:	mov	r1, #61	; 0x3d
   3e618:	add	sp, sp, #52	; 0x34
   3e61c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e620:	b	2e760 <fputs@plt+0x1d64c>
   3e624:	sub	r3, r3, #1
   3e628:	ldr	r2, [sp, #8]
   3e62c:	uxtb	r3, r3
   3e630:	strb	r3, [r2, #19]
   3e634:	add	r3, r2, r3, lsl #2
   3e638:	ldr	r3, [r3, #28]
   3e63c:	str	r3, [sp, #44]	; 0x2c
   3e640:	b	3e440 <fputs@plt+0x2d32c>
   3e644:	ldr	r2, [sp, #8]
   3e648:	ldr	r3, [r2, #76]	; 0x4c
   3e64c:	add	r1, r3, #1
   3e650:	add	r3, r3, r4
   3e654:	str	r1, [sp, #32]
   3e658:	str	r3, [r2, #76]	; 0x4c
   3e65c:	b	3e418 <fputs@plt+0x2d304>
   3e660:	ldr	r2, [sp, #8]
   3e664:	mov	r6, #0
   3e668:	mov	r1, #31
   3e66c:	ldrb	r3, [r2, #19]
   3e670:	mov	r0, r5
   3e674:	cmp	r3, #0
   3e678:	subne	r3, r3, #1
   3e67c:	moveq	r3, r2
   3e680:	ldrne	r2, [sp, #8]
   3e684:	uxtbne	r3, r3
   3e688:	ldreq	r4, [r3, #76]	; 0x4c
   3e68c:	strbne	r3, [r2, #19]
   3e690:	addne	r3, r2, r3, lsl #2
   3e694:	addeq	r4, r4, #1
   3e698:	ldrne	r4, [r3, #28]
   3e69c:	streq	r4, [r3, #76]	; 0x4c
   3e6a0:	ldr	r3, [sp, #28]
   3e6a4:	ldr	r2, [r3]
   3e6a8:	str	r6, [sp]
   3e6ac:	add	r2, r2, #1
   3e6b0:	add	r2, r2, r7
   3e6b4:	mov	r3, r4
   3e6b8:	bl	2e760 <fputs@plt+0x1d64c>
   3e6bc:	mov	r3, r6
   3e6c0:	str	r6, [sp]
   3e6c4:	mov	r2, r4
   3e6c8:	mov	r1, #38	; 0x26
   3e6cc:	mov	r0, r5
   3e6d0:	bl	2e760 <fputs@plt+0x1d64c>
   3e6d4:	ldr	r3, [fp]
   3e6d8:	ldr	r2, [sp, #36]	; 0x24
   3e6dc:	ldr	r1, [sp, #12]
   3e6e0:	cmp	r3, r2
   3e6e4:	cmpeq	r1, #1
   3e6e8:	mov	r6, r0
   3e6ec:	beq	3e934 <fputs@plt+0x2d820>
   3e6f0:	ldr	r7, [sp, #20]
   3e6f4:	mov	r1, #54	; 0x36
   3e6f8:	ldr	r3, [sp, #36]	; 0x24
   3e6fc:	ldr	r2, [sp, #40]	; 0x28
   3e700:	str	r1, [sp]
   3e704:	ldr	r0, [sp, #8]
   3e708:	mov	r1, r7
   3e70c:	bl	3e010 <fputs@plt+0x2cefc>
   3e710:	mov	r3, #0
   3e714:	mov	r2, r7
   3e718:	mov	r1, #70	; 0x46
   3e71c:	str	r4, [sp]
   3e720:	mov	r0, r5
   3e724:	bl	2e760 <fputs@plt+0x1d64c>
   3e728:	mov	r2, #0
   3e72c:	str	r2, [sp]
   3e730:	ldr	r3, [sp, #16]
   3e734:	mov	r1, #13
   3e738:	mov	r0, r5
   3e73c:	bl	2e760 <fputs@plt+0x1d64c>
   3e740:	ldr	r2, [r5]
   3e744:	ldr	r3, [r5, #32]
   3e748:	ldr	r0, [r5, #24]
   3e74c:	ldrb	ip, [r2, #69]	; 0x45
   3e750:	sub	r1, r3, #1
   3e754:	subs	r2, r3, #2
   3e758:	movmi	r2, r1
   3e75c:	cmp	ip, #0
   3e760:	bne	3e800 <fputs@plt+0x2d6ec>
   3e764:	cmp	r6, #0
   3e768:	movlt	r6, r1
   3e76c:	ldr	ip, [r5, #4]
   3e770:	add	r2, r2, r2, lsl #2
   3e774:	add	r6, r6, r6, lsl #2
   3e778:	add	r2, ip, r2, lsl #2
   3e77c:	add	r6, ip, r6, lsl #2
   3e780:	str	r3, [r2, #8]
   3e784:	str	r1, [r0, #96]	; 0x60
   3e788:	cmp	r4, #0
   3e78c:	str	r3, [r6, #8]
   3e790:	beq	3e584 <fputs@plt+0x2d470>
   3e794:	mov	r1, r4
   3e798:	ldr	r0, [sp, #8]
   3e79c:	bl	200f0 <fputs@plt+0xefdc>
   3e7a0:	b	3e584 <fputs@plt+0x2d470>
   3e7a4:	mov	r3, #0
   3e7a8:	ldrb	r2, [fp, #24]
   3e7ac:	mov	r1, #136	; 0x88
   3e7b0:	str	r3, [sp]
   3e7b4:	mov	r3, r0
   3e7b8:	mov	r0, r5
   3e7bc:	bl	2e760 <fputs@plt+0x1d64c>
   3e7c0:	b	3e380 <fputs@plt+0x2d26c>
   3e7c4:	ldr	r1, [sp, #44]	; 0x2c
   3e7c8:	ldr	r0, [sp, #8]
   3e7cc:	bl	200f0 <fputs@plt+0xefdc>
   3e7d0:	b	3e554 <fputs@plt+0x2d440>
   3e7d4:	bl	2e7d4 <fputs@plt+0x1d6c0>
   3e7d8:	mov	r5, r0
   3e7dc:	b	3e358 <fputs@plt+0x2d244>
   3e7e0:	ldr	r3, [sp, #12]
   3e7e4:	cmp	r3, #0
   3e7e8:	ble	3e5c4 <fputs@plt+0x2d4b0>
   3e7ec:	ldr	r1, [sp, #8]
   3e7f0:	ldr	r3, [r1, #416]	; 0x1a0
   3e7f4:	cmp	r3, #0
   3e7f8:	moveq	r3, r1
   3e7fc:	b	3e5bc <fputs@plt+0x2d4a8>
   3e800:	ldr	r2, [pc, #356]	; 3e96c <fputs@plt+0x2d858>
   3e804:	str	r1, [r0, #96]	; 0x60
   3e808:	add	r2, pc, r2
   3e80c:	add	r6, r2, #4
   3e810:	str	r3, [r2, #12]
   3e814:	b	3e788 <fputs@plt+0x2d674>
   3e818:	ldr	r3, [fp]
   3e81c:	ldr	r2, [sp, #36]	; 0x24
   3e820:	ldr	r1, [sp, #12]
   3e824:	cmp	r3, r2
   3e828:	cmpeq	r1, #1
   3e82c:	bne	3e4e8 <fputs@plt+0x2d3d4>
   3e830:	mov	r2, #0
   3e834:	str	r2, [sp]
   3e838:	ldr	r3, [sp, #16]
   3e83c:	mov	r1, #13
   3e840:	mov	r0, r5
   3e844:	bl	2e760 <fputs@plt+0x1d64c>
   3e848:	b	3e4e8 <fputs@plt+0x2d3d4>
   3e84c:	ldrb	r3, [r1, #20]
   3e850:	cmp	r3, #0
   3e854:	beq	3e910 <fputs@plt+0x2d7fc>
   3e858:	ldr	r3, [sp, #12]
   3e85c:	cmp	r3, #0
   3e860:	ldrgt	r3, [sp, #8]
   3e864:	bgt	3e5bc <fputs@plt+0x2d4a8>
   3e868:	b	3e5c4 <fputs@plt+0x2d4b0>
   3e86c:	ldr	r9, [r5, #32]
   3e870:	lsl	r8, r4, #1
   3e874:	add	r9, r4, r9
   3e878:	str	r4, [sp, #28]
   3e87c:	add	r9, r9, #1
   3e880:	ldr	r4, [sp, #40]	; 0x28
   3e884:	mov	r6, #0
   3e888:	str	fp, [sp, #40]	; 0x28
   3e88c:	mov	sl, #78	; 0x4e
   3e890:	ldr	fp, [sp, #24]
   3e894:	b	3e8a0 <fputs@plt+0x2d78c>
   3e898:	cmp	r8, r6
   3e89c:	beq	3e904 <fputs@plt+0x2d7f0>
   3e8a0:	ldr	r3, [fp, #4]
   3e8a4:	ldr	r2, [sp, #36]	; 0x24
   3e8a8:	mov	r0, r5
   3e8ac:	ldrsh	r3, [r3, r6]
   3e8b0:	ldrsh	r1, [r2, #32]
   3e8b4:	ldr	r2, [r4, #4]!
   3e8b8:	add	r6, r6, #2
   3e8bc:	cmp	r1, r3
   3e8c0:	add	r3, r3, #1
   3e8c4:	addne	r3, r3, r7
   3e8c8:	moveq	r3, r7
   3e8cc:	add	r2, r2, #1
   3e8d0:	str	r3, [sp]
   3e8d4:	add	r2, r2, r7
   3e8d8:	mov	r3, r9
   3e8dc:	mov	r1, sl
   3e8e0:	bl	2e760 <fputs@plt+0x1d64c>
   3e8e4:	ldr	r3, [r5]
   3e8e8:	ldrb	r3, [r3, #69]	; 0x45
   3e8ec:	cmp	r3, #0
   3e8f0:	bne	3e898 <fputs@plt+0x2d784>
   3e8f4:	mov	r1, #16
   3e8f8:	mov	r0, r5
   3e8fc:	bl	1f968 <fputs@plt+0xe854>
   3e900:	b	3e898 <fputs@plt+0x2d784>
   3e904:	ldr	r4, [sp, #28]
   3e908:	ldr	fp, [sp, #40]	; 0x28
   3e90c:	b	3e830 <fputs@plt+0x2d71c>
   3e910:	mov	r1, #4
   3e914:	mvn	r2, #1
   3e918:	str	r1, [sp, #4]
   3e91c:	str	r2, [sp]
   3e920:	ldr	r0, [sp, #8]
   3e924:	mov	r2, #2
   3e928:	ldr	r1, [pc, #64]	; 3e970 <fputs@plt+0x2d85c>
   3e92c:	bl	2e8c4 <fputs@plt+0x1d7b0>
   3e930:	b	3e5dc <fputs@plt+0x2d4c8>
   3e934:	ldr	r3, [sp, #16]
   3e938:	str	r4, [sp]
   3e93c:	mov	r2, r7
   3e940:	mov	r1, #79	; 0x4f
   3e944:	mov	r0, r5
   3e948:	bl	2e760 <fputs@plt+0x1d64c>
   3e94c:	ldr	r3, [r5]
   3e950:	ldrb	r3, [r3, #69]	; 0x45
   3e954:	cmp	r3, #0
   3e958:	bne	3e6f0 <fputs@plt+0x2d5dc>
   3e95c:	mov	r1, #144	; 0x90
   3e960:	mov	r0, r5
   3e964:	bl	1f968 <fputs@plt+0xe854>
   3e968:	b	3e6f0 <fputs@plt+0x2d5dc>
   3e96c:	andeq	r0, r7, r0, asr #32
   3e970:	andeq	r0, r0, r3, lsl r3
   3e974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e978:	sub	sp, sp, #116	; 0x74
   3e97c:	ldr	ip, [r0, #76]	; 0x4c
   3e980:	ldr	lr, [sp, #152]	; 0x98
   3e984:	ldr	sl, [r0, #8]
   3e988:	add	r9, lr, #7
   3e98c:	cmp	ip, r9
   3e990:	str	r3, [sp, #36]	; 0x24
   3e994:	ldr	r3, [r0]
   3e998:	movlt	ip, r9
   3e99c:	cmp	sl, #0
   3e9a0:	mov	fp, r0
   3e9a4:	str	r1, [sp, #8]
   3e9a8:	str	r2, [sp, #28]
   3e9ac:	str	ip, [r0, #76]	; 0x4c
   3e9b0:	str	r3, [sp, #32]
   3e9b4:	beq	3f238 <fputs@plt+0x2e124>
   3e9b8:	ldr	r3, [sp, #8]
   3e9bc:	cmp	r3, #0
   3e9c0:	cmpne	sl, #0
   3e9c4:	moveq	r4, #1
   3e9c8:	movne	r4, #0
   3e9cc:	beq	3e9dc <fputs@plt+0x2d8c8>
   3e9d0:	ldr	r3, [r3, #28]
   3e9d4:	cmp	r3, #0
   3e9d8:	bne	3e9e4 <fputs@plt+0x2d8d0>
   3e9dc:	add	sp, sp, #116	; 0x74
   3e9e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e9e4:	ldr	r5, [sp, #8]
   3e9e8:	ldr	r0, [pc, #2432]	; 3f370 <fputs@plt+0x2e25c>
   3e9ec:	mov	r2, r4
   3e9f0:	ldr	r1, [r5]
   3e9f4:	add	r0, pc, r0
   3e9f8:	bl	2b278 <fputs@plt+0x1a164>
   3e9fc:	cmp	r0, #0
   3ea00:	beq	3e9dc <fputs@plt+0x2d8c8>
   3ea04:	ldr	r2, [r5, #64]	; 0x40
   3ea08:	ldr	r3, [sp, #32]
   3ea0c:	cmp	r2, #0
   3ea10:	beq	3f2f0 <fputs@plt+0x2e1dc>
   3ea14:	ldr	r0, [r3, #20]
   3ea18:	cmp	r0, #0
   3ea1c:	strle	r4, [sp, #68]	; 0x44
   3ea20:	ldrle	r1, [r3, #16]
   3ea24:	ble	3ea70 <fputs@plt+0x2d95c>
   3ea28:	ldr	r3, [sp, #32]
   3ea2c:	ldr	ip, [r3, #16]
   3ea30:	ldr	r3, [ip, #12]
   3ea34:	cmp	r2, r3
   3ea38:	movne	lr, r4
   3ea3c:	addne	r3, ip, #16
   3ea40:	bne	3ea54 <fputs@plt+0x2d940>
   3ea44:	b	3f34c <fputs@plt+0x2e238>
   3ea48:	ldr	r4, [r3, #-4]
   3ea4c:	cmp	r2, r4
   3ea50:	beq	3f29c <fputs@plt+0x2e188>
   3ea54:	add	lr, lr, #1
   3ea58:	cmp	lr, r0
   3ea5c:	mov	r1, r3
   3ea60:	add	r3, r3, #16
   3ea64:	bne	3ea48 <fputs@plt+0x2d934>
   3ea68:	add	r1, ip, lr, lsl #4
   3ea6c:	str	lr, [sp, #68]	; 0x44
   3ea70:	ldr	r2, [sp, #8]
   3ea74:	ldr	r3, [r1]
   3ea78:	mov	r0, fp
   3ea7c:	ldr	r2, [r2]
   3ea80:	mov	r1, #28
   3ea84:	str	r3, [sp]
   3ea88:	mov	r3, #0
   3ea8c:	bl	39730 <fputs@plt+0x2861c>
   3ea90:	subs	r3, r0, #0
   3ea94:	str	r3, [sp, #64]	; 0x40
   3ea98:	bne	3e9dc <fputs@plt+0x2d8c8>
   3ea9c:	ldr	r4, [sp, #8]
   3eaa0:	ldr	r5, [sp, #68]	; 0x44
   3eaa4:	ldr	r3, [r4]
   3eaa8:	ldr	r2, [r4, #28]
   3eaac:	mov	r1, r5
   3eab0:	str	r3, [sp]
   3eab4:	mov	r3, r0
   3eab8:	mov	r0, fp
   3eabc:	bl	2e554 <fputs@plt+0x1d440>
   3eac0:	ldr	r2, [sp, #156]	; 0x9c
   3eac4:	ldr	r3, [fp, #72]	; 0x48
   3eac8:	add	r2, r2, #2
   3eacc:	ldr	ip, [sp, #152]	; 0x98
   3ead0:	cmp	r3, r2
   3ead4:	movlt	r3, r2
   3ead8:	add	ip, ip, #4
   3eadc:	mov	r2, #54	; 0x36
   3eae0:	str	r3, [fp, #72]	; 0x48
   3eae4:	ldr	r1, [sp, #156]	; 0x9c
   3eae8:	mov	r3, r4
   3eaec:	str	r2, [sp]
   3eaf0:	mov	r0, fp
   3eaf4:	mov	r2, r5
   3eaf8:	mov	r5, ip
   3eafc:	str	ip, [sp, #84]	; 0x54
   3eb00:	bl	3e010 <fputs@plt+0x2cefc>
   3eb04:	mov	r1, r5
   3eb08:	ldr	r2, [r4]
   3eb0c:	mov	r0, sl
   3eb10:	bl	2e878 <fputs@plt+0x1d764>
   3eb14:	ldr	r3, [sp, #152]	; 0x98
   3eb18:	ldr	r6, [r4, #8]
   3eb1c:	add	r3, r3, #3
   3eb20:	mov	r0, r3
   3eb24:	str	r3, [sp, #104]	; 0x68
   3eb28:	ldr	r3, [sp, #152]	; 0x98
   3eb2c:	cmp	r6, #0
   3eb30:	add	r3, r3, #5
   3eb34:	str	r3, [sp, #72]	; 0x48
   3eb38:	ldr	r3, [sp, #152]	; 0x98
   3eb3c:	add	r3, r3, #6
   3eb40:	str	r3, [sp, #88]	; 0x58
   3eb44:	ldr	r3, [sp, #156]	; 0x9c
   3eb48:	add	r3, r3, #1
   3eb4c:	mov	ip, r3
   3eb50:	beq	3f358 <fputs@plt+0x2e244>
   3eb54:	ldr	r3, [pc, #2072]	; 3f374 <fputs@plt+0x2e260>
   3eb58:	ldr	r1, [pc, #2072]	; 3f378 <fputs@plt+0x2e264>
   3eb5c:	add	r3, pc, r3
   3eb60:	add	r3, r3, #4
   3eb64:	str	r3, [sp, #108]	; 0x6c
   3eb68:	ldr	r3, [sp, #152]	; 0x98
   3eb6c:	ldr	r2, [pc, #2056]	; 3f37c <fputs@plt+0x2e268>
   3eb70:	add	r3, r3, #1
   3eb74:	str	r3, [sp, #40]	; 0x28
   3eb78:	ldr	r3, [sp, #152]	; 0x98
   3eb7c:	add	r1, pc, r1
   3eb80:	add	r3, r3, #2
   3eb84:	str	r3, [sp, #16]
   3eb88:	ldr	r3, [sp, #28]
   3eb8c:	add	r2, pc, r2
   3eb90:	adds	r3, r3, #0
   3eb94:	movne	r3, #1
   3eb98:	str	fp, [sp, #24]
   3eb9c:	str	r9, [sp, #20]
   3eba0:	mov	r8, r6
   3eba4:	mov	fp, ip
   3eba8:	mov	r9, r0
   3ebac:	add	r1, r1, #540	; 0x21c
   3ebb0:	add	r2, r2, #568	; 0x238
   3ebb4:	str	r3, [sp, #48]	; 0x30
   3ebb8:	mov	r3, #1
   3ebbc:	str	r1, [sp, #80]	; 0x50
   3ebc0:	str	r2, [sp, #100]	; 0x64
   3ebc4:	str	r3, [sp, #44]	; 0x2c
   3ebc8:	ldr	r3, [sp, #48]	; 0x30
   3ebcc:	ldr	r2, [sp, #28]
   3ebd0:	cmp	r2, r8
   3ebd4:	moveq	r3, #0
   3ebd8:	andne	r3, r3, #1
   3ebdc:	cmp	r3, #0
   3ebe0:	bne	3f0ec <fputs@plt+0x2dfd8>
   3ebe4:	ldr	r3, [sp, #8]
   3ebe8:	ldr	r2, [r8, #36]	; 0x24
   3ebec:	ldr	r1, [sp, #44]	; 0x2c
   3ebf0:	ldrb	r3, [r3, #42]	; 0x2a
   3ebf4:	cmp	r2, #0
   3ebf8:	moveq	r1, #0
   3ebfc:	tst	r3, #32
   3ec00:	str	r1, [sp, #44]	; 0x2c
   3ec04:	ldrb	r3, [r8, #55]	; 0x37
   3ec08:	beq	3ec18 <fputs@plt+0x2db04>
   3ec0c:	and	r2, r3, #3
   3ec10:	cmp	r2, #2
   3ec14:	beq	3f2d8 <fputs@plt+0x2e1c4>
   3ec18:	tst	r3, #8
   3ec1c:	ldrh	r5, [r8, #52]	; 0x34
   3ec20:	ldrhne	r3, [r8, #50]	; 0x32
   3ec24:	ldr	r2, [r8]
   3ec28:	subeq	r3, r5, #1
   3ec2c:	subne	r3, r3, #1
   3ec30:	str	r3, [sp, #12]
   3ec34:	ldr	r1, [sp, #72]	; 0x48
   3ec38:	mov	r0, sl
   3ec3c:	bl	2e878 <fputs@plt+0x1d764>
   3ec40:	ldr	r4, [sp, #24]
   3ec44:	ldr	r3, [sp, #12]
   3ec48:	ldr	r1, [sp, #20]
   3ec4c:	ldr	r2, [r4, #76]	; 0x4c
   3ec50:	add	r1, r3, r1
   3ec54:	cmp	r2, r1
   3ec58:	movlt	r2, r1
   3ec5c:	ldr	r3, [r8, #44]	; 0x2c
   3ec60:	str	r2, [r4, #76]	; 0x4c
   3ec64:	ldr	r2, [sp, #68]	; 0x44
   3ec68:	mov	r1, #54	; 0x36
   3ec6c:	str	r2, [sp]
   3ec70:	mov	r0, sl
   3ec74:	mov	r2, fp
   3ec78:	bl	2e760 <fputs@plt+0x1d64c>
   3ec7c:	mov	r0, r4
   3ec80:	mov	r1, r8
   3ec84:	bl	3dfec <fputs@plt+0x2ced8>
   3ec88:	mov	r2, r5
   3ec8c:	ldr	r5, [sp, #16]
   3ec90:	mov	r4, #0
   3ec94:	mov	r3, r5
   3ec98:	mov	r1, #22
   3ec9c:	str	r4, [sp]
   3eca0:	mov	r0, sl
   3eca4:	bl	2e760 <fputs@plt+0x1d64c>
   3eca8:	ldrh	r2, [r8, #50]	; 0x32
   3ecac:	mov	r3, r9
   3ecb0:	mov	r1, #22
   3ecb4:	str	r4, [sp]
   3ecb8:	mov	r0, sl
   3ecbc:	bl	2e760 <fputs@plt+0x1d64c>
   3ecc0:	ldr	r3, [sp, #40]	; 0x28
   3ecc4:	mov	r2, r4
   3ecc8:	str	r3, [sp]
   3eccc:	mov	r1, #35	; 0x23
   3ecd0:	mov	r3, r5
   3ecd4:	mov	r0, sl
   3ecd8:	bl	2e760 <fputs@plt+0x1d64c>
   3ecdc:	mvn	r3, #4
   3ece0:	ldr	r2, [sp, #80]	; 0x50
   3ece4:	mov	r1, r0
   3ece8:	mov	r0, sl
   3ecec:	bl	24588 <fputs@plt+0x13474>
   3ecf0:	ldr	r3, [sl]
   3ecf4:	ldrb	r3, [r3, #69]	; 0x45
   3ecf8:	cmp	r3, r4
   3ecfc:	beq	3f20c <fputs@plt+0x2e0f8>
   3ed00:	mov	r4, #0
   3ed04:	mov	r3, r4
   3ed08:	mov	r2, fp
   3ed0c:	mov	r1, #108	; 0x6c
   3ed10:	str	r4, [sp]
   3ed14:	mov	r0, sl
   3ed18:	bl	2e760 <fputs@plt+0x1d64c>
   3ed1c:	ldr	r3, [sp, #16]
   3ed20:	str	r4, [sp]
   3ed24:	mov	r2, r4
   3ed28:	mov	r1, #22
   3ed2c:	str	r0, [sp, #76]	; 0x4c
   3ed30:	mov	r0, sl
   3ed34:	bl	2e760 <fputs@plt+0x1d64c>
   3ed38:	ldr	r3, [sp, #12]
   3ed3c:	cmp	r3, r4
   3ed40:	ble	3f21c <fputs@plt+0x2e108>
   3ed44:	ldr	r0, [sl, #24]
   3ed48:	bl	2e640 <fputs@plt+0x1d52c>
   3ed4c:	ldr	r5, [sp, #12]
   3ed50:	mov	r3, r4
   3ed54:	lsl	r2, r5, #2
   3ed58:	str	r0, [sp, #56]	; 0x38
   3ed5c:	ldr	r0, [sp, #32]
   3ed60:	bl	243c8 <fputs@plt+0x132b4>
   3ed64:	subs	r3, r0, #0
   3ed68:	str	r3, [sp, #60]	; 0x3c
   3ed6c:	beq	3f0ec <fputs@plt+0x2dfd8>
   3ed70:	mov	r3, r4
   3ed74:	str	r4, [sp]
   3ed78:	mov	r2, r4
   3ed7c:	mov	r1, #13
   3ed80:	mov	r0, sl
   3ed84:	bl	2e760 <fputs@plt+0x1d64c>
   3ed88:	ldr	r3, [sl, #32]
   3ed8c:	cmp	r5, #1
   3ed90:	str	r3, [sp, #52]	; 0x34
   3ed94:	beq	3f2a4 <fputs@plt+0x2e190>
   3ed98:	ldr	r3, [sp, #60]	; 0x3c
   3ed9c:	ldr	r4, [sp, #64]	; 0x40
   3eda0:	sub	r3, r3, #4
   3eda4:	str	r3, [sp, #96]	; 0x60
   3eda8:	mov	r6, r3
   3edac:	b	3edbc <fputs@plt+0x2dca8>
   3edb0:	ldr	r3, [sp, #12]
   3edb4:	cmp	r3, r4
   3edb8:	beq	3ee6c <fputs@plt+0x2dd58>
   3edbc:	ldr	r3, [r8, #32]
   3edc0:	ldr	r0, [sp, #24]
   3edc4:	ldr	r1, [r3, r4, lsl #2]
   3edc8:	bl	3de7c <fputs@plt+0x2cd68>
   3edcc:	mov	r3, #0
   3edd0:	mov	r2, r4
   3edd4:	str	r3, [sp]
   3edd8:	mov	r1, #22
   3eddc:	ldr	r3, [sp, #16]
   3ede0:	mov	r7, r0
   3ede4:	mov	r0, sl
   3ede8:	bl	2e760 <fputs@plt+0x1d64c>
   3edec:	mov	r3, r4
   3edf0:	mov	r2, fp
   3edf4:	mov	r1, #47	; 0x2f
   3edf8:	str	r9, [sp]
   3edfc:	mov	r0, sl
   3ee00:	bl	2e760 <fputs@plt+0x1d64c>
   3ee04:	ldr	r3, [sp, #20]
   3ee08:	mov	r2, r9
   3ee0c:	add	r3, r3, r4
   3ee10:	str	r3, [sp]
   3ee14:	mov	r1, #78	; 0x4e
   3ee18:	mov	r3, #0
   3ee1c:	mov	r0, sl
   3ee20:	bl	2e760 <fputs@plt+0x1d64c>
   3ee24:	mvn	r3, #3
   3ee28:	mov	r2, r7
   3ee2c:	add	r4, r4, #1
   3ee30:	mov	r5, r0
   3ee34:	mov	r1, r0
   3ee38:	mov	r0, sl
   3ee3c:	bl	24588 <fputs@plt+0x13474>
   3ee40:	ldr	r3, [sl]
   3ee44:	str	r5, [r6, #4]!
   3ee48:	ldrb	r3, [r3, #69]	; 0x45
   3ee4c:	cmp	r3, #0
   3ee50:	bne	3edb0 <fputs@plt+0x2dc9c>
   3ee54:	mov	r1, #128	; 0x80
   3ee58:	mov	r0, sl
   3ee5c:	bl	1f968 <fputs@plt+0xe854>
   3ee60:	ldr	r3, [sp, #12]
   3ee64:	cmp	r3, r4
   3ee68:	bne	3edbc <fputs@plt+0x2dca8>
   3ee6c:	mov	r5, #0
   3ee70:	ldr	r3, [sp, #16]
   3ee74:	mov	r2, r4
   3ee78:	mov	r1, #22
   3ee7c:	str	r5, [sp]
   3ee80:	mov	r0, sl
   3ee84:	bl	2e760 <fputs@plt+0x1d64c>
   3ee88:	ldr	r3, [sp, #56]	; 0x38
   3ee8c:	mov	r1, #13
   3ee90:	str	r5, [sp]
   3ee94:	mov	r2, r5
   3ee98:	mov	r0, sl
   3ee9c:	bl	2e760 <fputs@plt+0x1d64c>
   3eea0:	ldr	r3, [sl]
   3eea4:	ldr	r0, [sl, #32]
   3eea8:	ldr	ip, [sl, #24]
   3eeac:	sub	r1, r0, #1
   3eeb0:	str	r1, [ip, #96]	; 0x60
   3eeb4:	ldrb	lr, [r3, #69]	; 0x45
   3eeb8:	ldr	r3, [sp, #52]	; 0x34
   3eebc:	subs	r3, r3, #1
   3eec0:	movmi	r3, r1
   3eec4:	cmp	lr, r5
   3eec8:	bne	3f228 <fputs@plt+0x2e114>
   3eecc:	add	r3, r3, r3, lsl #2
   3eed0:	ldr	r2, [sl, #4]
   3eed4:	add	r3, r2, r3, lsl #2
   3eed8:	ldr	r6, [pc, #1184]	; 3f380 <fputs@plt+0x2e26c>
   3eedc:	str	r9, [sp, #12]
   3eee0:	add	r6, pc, r6
   3eee4:	str	r8, [sp, #92]	; 0x5c
   3eee8:	ldr	r5, [sp, #64]	; 0x40
   3eeec:	add	r6, r6, #4
   3eef0:	mov	r7, #47	; 0x2f
   3eef4:	str	r0, [r3, #8]
   3eef8:	ldr	r8, [sp, #96]	; 0x60
   3eefc:	ldr	r9, [sp, #20]
   3ef00:	b	3ef18 <fputs@plt+0x2de04>
   3ef04:	ldr	r3, [sl]
   3ef08:	ldr	r0, [sl, #32]
   3ef0c:	ldr	ip, [sl, #24]
   3ef10:	ldrb	lr, [r3, #69]	; 0x45
   3ef14:	sub	r1, r0, #1
   3ef18:	ldr	r3, [r8, #4]!
   3ef1c:	mov	r2, r6
   3ef20:	cmp	r3, #0
   3ef24:	movlt	r3, r1
   3ef28:	cmp	lr, #0
   3ef2c:	add	r3, r3, r3, lsl #2
   3ef30:	ldreq	r2, [sl, #4]
   3ef34:	str	r1, [ip, #96]	; 0x60
   3ef38:	addeq	r2, r2, r3, lsl #2
   3ef3c:	add	r1, r5, r9
   3ef40:	str	r0, [r2, #8]
   3ef44:	mov	r3, r5
   3ef48:	str	r1, [sp]
   3ef4c:	add	r5, r5, #1
   3ef50:	mov	r2, fp
   3ef54:	mov	r1, r7
   3ef58:	mov	r0, sl
   3ef5c:	bl	2e760 <fputs@plt+0x1d64c>
   3ef60:	cmp	r4, r5
   3ef64:	bne	3ef04 <fputs@plt+0x2ddf0>
   3ef68:	ldr	r2, [sl, #24]
   3ef6c:	ldr	r3, [sp, #56]	; 0x38
   3ef70:	ldr	r9, [sp, #12]
   3ef74:	ldr	r1, [r2, #120]	; 0x78
   3ef78:	mvn	r3, r3
   3ef7c:	cmp	r1, #0
   3ef80:	ldr	r8, [sp, #92]	; 0x5c
   3ef84:	ldrne	r0, [sl, #32]
   3ef88:	strne	r0, [r1, r3, lsl #2]
   3ef8c:	ldr	r3, [sl, #32]
   3ef90:	ldr	r1, [sp, #60]	; 0x3c
   3ef94:	sub	r3, r3, #1
   3ef98:	str	r3, [r2, #96]	; 0x60
   3ef9c:	ldr	r0, [sp, #32]
   3efa0:	bl	1d100 <fputs@plt+0xbfec>
   3efa4:	ldr	r3, [sp, #40]	; 0x28
   3efa8:	mov	r2, #1
   3efac:	mov	r1, #35	; 0x23
   3efb0:	str	r9, [sp]
   3efb4:	mov	r0, sl
   3efb8:	bl	2e760 <fputs@plt+0x1d64c>
   3efbc:	mvn	r3, #4
   3efc0:	ldr	r2, [sp, #100]	; 0x64
   3efc4:	mov	r1, r0
   3efc8:	mov	r0, sl
   3efcc:	bl	24588 <fputs@plt+0x13474>
   3efd0:	ldr	r3, [sl]
   3efd4:	ldrb	r3, [r3, #69]	; 0x45
   3efd8:	cmp	r3, #0
   3efdc:	beq	3f28c <fputs@plt+0x2e178>
   3efe0:	mov	r4, #0
   3efe4:	ldr	r3, [sp, #52]	; 0x34
   3efe8:	mov	r2, fp
   3efec:	mov	r1, #7
   3eff0:	str	r4, [sp]
   3eff4:	mov	r0, sl
   3eff8:	bl	2e760 <fputs@plt+0x1d64c>
   3effc:	ldr	r3, [sp, #88]	; 0x58
   3f000:	mov	r2, r4
   3f004:	str	r3, [sp]
   3f008:	mov	r1, #35	; 0x23
   3f00c:	ldr	r3, [sp, #40]	; 0x28
   3f010:	mov	r0, sl
   3f014:	bl	2e760 <fputs@plt+0x1d64c>
   3f018:	ldr	r2, [pc, #868]	; 3f384 <fputs@plt+0x2e270>
   3f01c:	mvn	r3, #4
   3f020:	add	r2, pc, r2
   3f024:	add	r2, r2, #596	; 0x254
   3f028:	mov	r1, r0
   3f02c:	mov	r0, sl
   3f030:	bl	24588 <fputs@plt+0x13474>
   3f034:	ldr	r3, [sl]
   3f038:	ldrb	r3, [r3, #69]	; 0x45
   3f03c:	cmp	r3, r4
   3f040:	bne	3f050 <fputs@plt+0x2df3c>
   3f044:	mov	r1, #1
   3f048:	mov	r0, sl
   3f04c:	bl	1f968 <fputs@plt+0xe854>
   3f050:	mov	r3, #3
   3f054:	ldr	r2, [sp, #84]	; 0x54
   3f058:	mov	r1, #49	; 0x31
   3f05c:	str	r9, [sp]
   3f060:	mov	r0, sl
   3f064:	bl	2e760 <fputs@plt+0x1d64c>
   3f068:	ldr	r2, [pc, #792]	; 3f388 <fputs@plt+0x2e274>
   3f06c:	mov	r3, #0
   3f070:	add	r2, pc, r2
   3f074:	mov	r1, r0
   3f078:	mov	r0, sl
   3f07c:	bl	24588 <fputs@plt+0x13474>
   3f080:	ldr	r4, [sp, #36]	; 0x24
   3f084:	mov	r3, #0
   3f088:	str	r3, [sp]
   3f08c:	mov	r2, r4
   3f090:	ldr	r3, [sp, #152]	; 0x98
   3f094:	mov	r1, #74	; 0x4a
   3f098:	mov	r0, sl
   3f09c:	bl	2e760 <fputs@plt+0x1d64c>
   3f0a0:	ldr	r3, [sp, #152]	; 0x98
   3f0a4:	mov	r2, r4
   3f0a8:	str	r3, [sp]
   3f0ac:	mov	r1, #75	; 0x4b
   3f0b0:	mov	r3, r9
   3f0b4:	mov	r0, sl
   3f0b8:	bl	2e760 <fputs@plt+0x1d64c>
   3f0bc:	ldr	r3, [sl]
   3f0c0:	ldrb	r3, [r3, #69]	; 0x45
   3f0c4:	cmp	r3, #0
   3f0c8:	beq	3f244 <fputs@plt+0x2e130>
   3f0cc:	ldr	r3, [pc, #696]	; 3f38c <fputs@plt+0x2e278>
   3f0d0:	ldr	r1, [sl, #32]
   3f0d4:	ldr	r2, [sl, #24]
   3f0d8:	add	r3, pc, r3
   3f0dc:	add	r3, r3, #4
   3f0e0:	sub	r0, r1, #1
   3f0e4:	str	r0, [r2, #96]	; 0x60
   3f0e8:	str	r1, [r3, #8]
   3f0ec:	ldr	r8, [r8, #20]
   3f0f0:	cmp	r8, #0
   3f0f4:	bne	3ebc8 <fputs@plt+0x2dab4>
   3f0f8:	ldr	r3, [sp, #44]	; 0x2c
   3f0fc:	and	r3, r3, #1
   3f100:	ldr	r2, [sp, #28]
   3f104:	cmp	r2, #0
   3f108:	movne	r3, #0
   3f10c:	andeq	r3, r3, #1
   3f110:	cmp	r3, #0
   3f114:	beq	3e9dc <fputs@plt+0x2d8c8>
   3f118:	ldr	r5, [sp, #88]	; 0x58
   3f11c:	mov	r4, #0
   3f120:	mov	r3, r5
   3f124:	str	r4, [sp]
   3f128:	ldr	r2, [sp, #156]	; 0x9c
   3f12c:	mov	r1, #50	; 0x32
   3f130:	mov	r0, sl
   3f134:	bl	2e760 <fputs@plt+0x1d64c>
   3f138:	mov	r2, r5
   3f13c:	mov	r3, r4
   3f140:	str	r4, [sp]
   3f144:	mov	r1, #46	; 0x2e
   3f148:	mov	r0, sl
   3f14c:	bl	2e760 <fputs@plt+0x1d64c>
   3f150:	mov	r2, r4
   3f154:	str	r4, [sp]
   3f158:	ldr	r3, [sp, #72]	; 0x48
   3f15c:	mov	r1, #25
   3f160:	mov	r5, r0
   3f164:	mov	r0, sl
   3f168:	bl	2e760 <fputs@plt+0x1d64c>
   3f16c:	ldr	r6, [sp, #104]	; 0x68
   3f170:	ldr	r2, [sp, #84]	; 0x54
   3f174:	mov	r3, #3
   3f178:	mov	r1, #49	; 0x31
   3f17c:	str	r6, [sp]
   3f180:	mov	r0, sl
   3f184:	bl	2e760 <fputs@plt+0x1d64c>
   3f188:	ldr	r2, [pc, #512]	; 3f390 <fputs@plt+0x2e27c>
   3f18c:	mov	r3, r4
   3f190:	add	r2, pc, r2
   3f194:	mov	r1, r0
   3f198:	mov	r0, sl
   3f19c:	bl	24588 <fputs@plt+0x13474>
   3f1a0:	str	r4, [sp]
   3f1a4:	ldr	r4, [sp, #36]	; 0x24
   3f1a8:	ldr	r3, [sp, #152]	; 0x98
   3f1ac:	mov	r2, r4
   3f1b0:	mov	r1, #74	; 0x4a
   3f1b4:	mov	r0, sl
   3f1b8:	bl	2e760 <fputs@plt+0x1d64c>
   3f1bc:	ldr	r3, [sp, #152]	; 0x98
   3f1c0:	mov	r2, r4
   3f1c4:	str	r3, [sp]
   3f1c8:	mov	r1, #75	; 0x4b
   3f1cc:	mov	r3, r6
   3f1d0:	mov	r0, sl
   3f1d4:	bl	2e760 <fputs@plt+0x1d64c>
   3f1d8:	ldr	r3, [sl]
   3f1dc:	ldrb	r3, [r3, #69]	; 0x45
   3f1e0:	cmp	r3, #0
   3f1e4:	beq	3f308 <fputs@plt+0x2e1f4>
   3f1e8:	ldr	r3, [pc, #420]	; 3f394 <fputs@plt+0x2e280>
   3f1ec:	ldr	r2, [sl, #32]
   3f1f0:	ldr	r1, [sl, #24]
   3f1f4:	add	r3, pc, r3
   3f1f8:	add	r3, r3, #4
   3f1fc:	sub	r0, r2, #1
   3f200:	str	r0, [r1, #96]	; 0x60
   3f204:	str	r2, [r3, #8]
   3f208:	b	3e9dc <fputs@plt+0x2d8c8>
   3f20c:	mov	r1, #2
   3f210:	mov	r0, sl
   3f214:	bl	1f968 <fputs@plt+0xe854>
   3f218:	b	3ed00 <fputs@plt+0x2dbec>
   3f21c:	ldr	r3, [sl, #32]
   3f220:	str	r3, [sp, #52]	; 0x34
   3f224:	b	3efa4 <fputs@plt+0x2de90>
   3f228:	ldr	r3, [pc, #360]	; 3f398 <fputs@plt+0x2e284>
   3f22c:	add	r3, pc, r3
   3f230:	add	r3, r3, #4
   3f234:	b	3eed8 <fputs@plt+0x2ddc4>
   3f238:	bl	2e7d4 <fputs@plt+0x1d6c0>
   3f23c:	mov	sl, r0
   3f240:	b	3e9b8 <fputs@plt+0x2d8a4>
   3f244:	mov	r1, #8
   3f248:	mov	r0, sl
   3f24c:	bl	1f968 <fputs@plt+0xe854>
   3f250:	ldr	r3, [sl]
   3f254:	ldr	r1, [sl, #32]
   3f258:	ldr	lr, [sp, #76]	; 0x4c
   3f25c:	ldrb	r0, [r3, #69]	; 0x45
   3f260:	ldr	r2, [sl, #24]
   3f264:	sub	r3, r1, #1
   3f268:	subs	ip, lr, #0
   3f26c:	movlt	ip, r3
   3f270:	cmp	r0, #0
   3f274:	str	r3, [r2, #96]	; 0x60
   3f278:	addeq	r2, ip, ip, lsl #2
   3f27c:	ldreq	r3, [sl, #4]
   3f280:	ldrne	r3, [sp, #108]	; 0x6c
   3f284:	addeq	r3, r3, r2, lsl #2
   3f288:	b	3f0e8 <fputs@plt+0x2dfd4>
   3f28c:	mov	r1, #2
   3f290:	mov	r0, sl
   3f294:	bl	1f968 <fputs@plt+0xe854>
   3f298:	b	3efe0 <fputs@plt+0x2decc>
   3f29c:	str	lr, [sp, #68]	; 0x44
   3f2a0:	b	3ea70 <fputs@plt+0x2d95c>
   3f2a4:	ldrh	r3, [r8, #50]	; 0x32
   3f2a8:	cmp	r3, #1
   3f2ac:	bne	3ed98 <fputs@plt+0x2dc84>
   3f2b0:	ldrb	r3, [r8, #54]	; 0x36
   3f2b4:	cmp	r3, #0
   3f2b8:	beq	3ed98 <fputs@plt+0x2dc84>
   3f2bc:	str	r4, [sp]
   3f2c0:	ldr	r3, [sp, #56]	; 0x38
   3f2c4:	ldr	r2, [sp, #20]
   3f2c8:	mov	r1, #77	; 0x4d
   3f2cc:	mov	r0, sl
   3f2d0:	bl	2e760 <fputs@plt+0x1d64c>
   3f2d4:	b	3ed98 <fputs@plt+0x2dc84>
   3f2d8:	ldr	r3, [sp, #8]
   3f2dc:	ldrh	r5, [r8, #50]	; 0x32
   3f2e0:	ldr	r2, [r3]
   3f2e4:	sub	r3, r5, #1
   3f2e8:	str	r3, [sp, #12]
   3f2ec:	b	3ec34 <fputs@plt+0x2db20>
   3f2f0:	ldr	r1, [r3, #16]
   3f2f4:	ldr	r3, [pc, #160]	; 3f39c <fputs@plt+0x2e288>
   3f2f8:	sub	r1, r1, #15990784	; 0xf40000
   3f2fc:	str	r3, [sp, #68]	; 0x44
   3f300:	sub	r1, r1, #9216	; 0x2400
   3f304:	b	3ea70 <fputs@plt+0x2d95c>
   3f308:	mov	r1, #8
   3f30c:	mov	r0, sl
   3f310:	bl	1f968 <fputs@plt+0xe854>
   3f314:	ldr	r3, [sl]
   3f318:	ldr	r2, [sl, #32]
   3f31c:	ldr	r1, [sl, #24]
   3f320:	ldrb	r0, [r3, #69]	; 0x45
   3f324:	cmp	r5, #0
   3f328:	sub	r3, r2, #1
   3f32c:	movlt	r5, r3
   3f330:	cmp	r0, #0
   3f334:	str	r3, [r1, #96]	; 0x60
   3f338:	bne	3f360 <fputs@plt+0x2e24c>
   3f33c:	add	r5, r5, r5, lsl #2
   3f340:	ldr	r3, [sl, #4]
   3f344:	add	r3, r3, r5, lsl #2
   3f348:	b	3f204 <fputs@plt+0x2e0f0>
   3f34c:	mov	r1, ip
   3f350:	str	r4, [sp, #68]	; 0x44
   3f354:	b	3ea70 <fputs@plt+0x2d95c>
   3f358:	mov	r3, #1
   3f35c:	b	3f100 <fputs@plt+0x2dfec>
   3f360:	ldr	r3, [pc, #56]	; 3f3a0 <fputs@plt+0x2e28c>
   3f364:	add	r3, pc, r3
   3f368:	add	r3, r3, #4
   3f36c:	b	3f204 <fputs@plt+0x2e0f0>
   3f370:	muleq	r5, r0, lr
   3f374:	andeq	pc, r6, ip, ror #25
   3f378:			; <UNDEFINED> instruction: 0x0006aabc
   3f37c:	andeq	sl, r6, ip, lsr #21
   3f380:	andeq	pc, r6, r8, ror #18
   3f384:	andeq	sl, r6, r8, lsl r6
   3f388:	andeq	r5, r5, r0, lsr #16
   3f38c:	andeq	pc, r6, r0, ror r7	; <UNPREDICTABLE>
   3f390:	andeq	r5, r5, r0, lsl #14
   3f394:	andeq	pc, r6, r4, asr r6	; <UNPREDICTABLE>
   3f398:	andeq	pc, r6, ip, lsl r6	; <UNPREDICTABLE>
   3f39c:			; <UNDEFINED> instruction: 0xfff0bdc0
   3f3a0:	andeq	pc, r6, r4, ror #9
   3f3a4:	cmp	r1, #0
   3f3a8:	push	{r4, r5, r6, lr}
   3f3ac:	mov	r4, r0
   3f3b0:	ldr	r0, [r0]
   3f3b4:	beq	3f450 <fputs@plt+0x2e33c>
   3f3b8:	ldr	r2, [r1, #4]
   3f3bc:	ldrb	r3, [r1]
   3f3c0:	tst	r2, #512	; 0x200
   3f3c4:	beq	3f3e8 <fputs@plt+0x2e2d4>
   3f3c8:	b	3f450 <fputs@plt+0x2e33c>
   3f3cc:	ldr	r1, [r1, #12]
   3f3d0:	cmp	r1, #0
   3f3d4:	beq	3f450 <fputs@plt+0x2e33c>
   3f3d8:	ldr	r2, [r1, #4]
   3f3dc:	ldrb	r3, [r1]
   3f3e0:	tst	r2, #512	; 0x200
   3f3e4:	bne	3f450 <fputs@plt+0x2e33c>
   3f3e8:	cmp	r3, #156	; 0x9c
   3f3ec:	cmpne	r3, #38	; 0x26
   3f3f0:	beq	3f3cc <fputs@plt+0x2e2b8>
   3f3f4:	cmp	r3, #95	; 0x5f
   3f3f8:	beq	3f4c8 <fputs@plt+0x2e3b4>
   3f3fc:	cmp	r3, #157	; 0x9d
   3f400:	beq	3f4bc <fputs@plt+0x2e3a8>
   3f404:	bic	ip, r3, #2
   3f408:	cmp	ip, #152	; 0x98
   3f40c:	bne	3f510 <fputs@plt+0x2e3fc>
   3f410:	ldr	r3, [r1, #44]	; 0x2c
   3f414:	cmp	r3, #0
   3f418:	bne	3f51c <fputs@plt+0x2e408>
   3f41c:	tst	r2, #256	; 0x100
   3f420:	beq	3f450 <fputs@plt+0x2e33c>
   3f424:	ldr	r3, [r1, #12]
   3f428:	cmp	r3, #0
   3f42c:	beq	3f45c <fputs@plt+0x2e348>
   3f430:	ldr	ip, [r3, #4]
   3f434:	tst	ip, #256	; 0x100
   3f438:	beq	3f45c <fputs@plt+0x2e348>
   3f43c:	mov	r2, ip
   3f440:	mov	r1, r3
   3f444:	tst	r2, #512	; 0x200
   3f448:	ldrb	r3, [r1]
   3f44c:	beq	3f3e8 <fputs@plt+0x2e2d4>
   3f450:	mov	r5, #0
   3f454:	mov	r0, r5
   3f458:	pop	{r4, r5, r6, pc}
   3f45c:	ldr	r3, [r1, #20]
   3f460:	ldr	r5, [r1, #16]
   3f464:	cmp	r3, #0
   3f468:	beq	3f4b4 <fputs@plt+0x2e3a0>
   3f46c:	tst	r2, #2048	; 0x800
   3f470:	bne	3f4b4 <fputs@plt+0x2e3a0>
   3f474:	ldr	lr, [r3]
   3f478:	cmp	lr, #0
   3f47c:	ble	3f4b4 <fputs@plt+0x2e3a0>
   3f480:	ldr	r2, [r3, #4]
   3f484:	ldr	r1, [r2]
   3f488:	ldr	r3, [r1, #4]
   3f48c:	ands	r3, r3, #256	; 0x100
   3f490:	beq	3f4a8 <fputs@plt+0x2e394>
   3f494:	b	3f3d8 <fputs@plt+0x2e2c4>
   3f498:	ldr	r1, [r2, #20]!
   3f49c:	ldr	ip, [r1, #4]
   3f4a0:	tst	ip, #256	; 0x100
   3f4a4:	bne	3f3d8 <fputs@plt+0x2e2c4>
   3f4a8:	add	r3, r3, #1
   3f4ac:	cmp	r3, lr
   3f4b0:	bne	3f498 <fputs@plt+0x2e384>
   3f4b4:	mov	r1, r5
   3f4b8:	b	3f3d0 <fputs@plt+0x2e2bc>
   3f4bc:	ldrb	r3, [r1, #38]	; 0x26
   3f4c0:	cmp	r3, #95	; 0x5f
   3f4c4:	bne	3f410 <fputs@plt+0x2e2fc>
   3f4c8:	ldr	r3, [r1, #8]
   3f4cc:	mov	r2, #0
   3f4d0:	ldrb	r1, [r0, #66]	; 0x42
   3f4d4:	mov	r0, r4
   3f4d8:	bl	3dc34 <fputs@plt+0x2cb20>
   3f4dc:	mov	r5, r0
   3f4e0:	cmp	r5, #0
   3f4e4:	beq	3f450 <fputs@plt+0x2e33c>
   3f4e8:	ldr	r2, [r4]
   3f4ec:	mov	r0, r4
   3f4f0:	ldr	r3, [r5]
   3f4f4:	ldrb	r1, [r2, #66]	; 0x42
   3f4f8:	mov	r2, r5
   3f4fc:	bl	3dc34 <fputs@plt+0x2cb20>
   3f500:	cmp	r0, #0
   3f504:	beq	3f450 <fputs@plt+0x2e33c>
   3f508:	mov	r0, r5
   3f50c:	pop	{r4, r5, r6, pc}
   3f510:	cmp	r3, #62	; 0x3e
   3f514:	bne	3f41c <fputs@plt+0x2e308>
   3f518:	b	3f410 <fputs@plt+0x2e2fc>
   3f51c:	ldrsh	r2, [r1, #32]
   3f520:	cmp	r2, #0
   3f524:	blt	3f450 <fputs@plt+0x2e33c>
   3f528:	ldr	r3, [r3, #4]
   3f52c:	ldrb	r5, [r0, #66]	; 0x42
   3f530:	add	r3, r3, r2, lsl #4
   3f534:	ldr	r1, [r3, #8]
   3f538:	cmp	r1, #0
   3f53c:	beq	3f560 <fputs@plt+0x2e44c>
   3f540:	mov	r2, #0
   3f544:	bl	25510 <fputs@plt+0x143fc>
   3f548:	cmp	r0, #0
   3f54c:	beq	3f450 <fputs@plt+0x2e33c>
   3f550:	mov	r3, #20
   3f554:	mla	r5, r3, r5, r0
   3f558:	sub	r5, r5, #20
   3f55c:	b	3f4e0 <fputs@plt+0x2e3cc>
   3f560:	ldr	r0, [r0, #8]
   3f564:	b	3f548 <fputs@plt+0x2e434>
   3f568:	push	{r4, r5, r6, lr}
   3f56c:	ldr	lr, [r1, #4]
   3f570:	tst	lr, #256	; 0x100
   3f574:	bne	3f5b4 <fputs@plt+0x2e4a0>
   3f578:	cmp	r2, #0
   3f57c:	mov	r3, r1
   3f580:	mov	r5, r0
   3f584:	beq	3f594 <fputs@plt+0x2e480>
   3f588:	ldr	r1, [r2, #4]
   3f58c:	tst	r1, #256	; 0x100
   3f590:	bne	3f5bc <fputs@plt+0x2e4a8>
   3f594:	mov	r1, r3
   3f598:	mov	r0, r5
   3f59c:	mov	r4, r2
   3f5a0:	bl	3f3a4 <fputs@plt+0x2e290>
   3f5a4:	cmp	r0, #0
   3f5a8:	popne	{r4, r5, r6, pc}
   3f5ac:	mov	r1, r4
   3f5b0:	mov	r0, r5
   3f5b4:	pop	{r4, r5, r6, lr}
   3f5b8:	b	3f3a4 <fputs@plt+0x2e290>
   3f5bc:	mov	r1, r2
   3f5c0:	pop	{r4, r5, r6, lr}
   3f5c4:	b	3f3a4 <fputs@plt+0x2e290>
   3f5c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f5cc:	sub	sp, sp, #28
   3f5d0:	ldrb	r3, [r0, #18]
   3f5d4:	ldrb	r2, [r0, #17]
   3f5d8:	ldr	r5, [r0, #24]
   3f5dc:	cmp	r2, r3
   3f5e0:	bcc	3f8c8 <fputs@plt+0x2e7b4>
   3f5e4:	ldr	r1, [pc, #964]	; 3f9b0 <fputs@plt+0x2e89c>
   3f5e8:	mov	sl, r0
   3f5ec:	add	r1, pc, r1
   3f5f0:	str	r1, [sp, #4]
   3f5f4:	ldr	r1, [pc, #952]	; 3f9b4 <fputs@plt+0x2e8a0>
   3f5f8:	add	r1, pc, r1
   3f5fc:	str	r1, [sp, #8]
   3f600:	add	r1, sl, r3, lsl #1
   3f604:	add	r3, sl, r3, lsl #2
   3f608:	ldrsh	r7, [r1, #70]	; 0x46
   3f60c:	ldr	r6, [r3, #24]
   3f610:	cmn	r7, #2
   3f614:	beq	3f988 <fputs@plt+0x2e874>
   3f618:	ldrb	r3, [sl, #18]
   3f61c:	ldr	r9, [sl, #4]
   3f620:	cmp	r9, #0
   3f624:	str	r3, [sp]
   3f628:	movne	r3, sl
   3f62c:	movne	sl, r9
   3f630:	movne	r9, r3
   3f634:	beq	3f8a4 <fputs@plt+0x2e790>
   3f638:	ldr	r8, [sl, #12]
   3f63c:	add	r3, r5, r5, lsl #1
   3f640:	cmp	r5, r8
   3f644:	lsl	r3, r3, #4
   3f648:	ldr	r4, [sl, #20]
   3f64c:	bge	3f888 <fputs@plt+0x2e774>
   3f650:	add	r3, r3, #48	; 0x30
   3f654:	add	r4, r4, r3
   3f658:	b	3f66c <fputs@plt+0x2e558>
   3f65c:	add	r5, r5, #1
   3f660:	cmp	r8, r5
   3f664:	add	r4, r4, #48	; 0x30
   3f668:	ble	3f884 <fputs@plt+0x2e770>
   3f66c:	ldr	r3, [r4, #-40]	; 0xffffffd8
   3f670:	sub	fp, r4, #48	; 0x30
   3f674:	cmp	r6, r3
   3f678:	bne	3f65c <fputs@plt+0x2e548>
   3f67c:	ldr	r3, [r4, #-36]	; 0xffffffdc
   3f680:	cmp	r3, r7
   3f684:	bne	3f65c <fputs@plt+0x2e548>
   3f688:	cmn	r7, #2
   3f68c:	beq	3f8d0 <fputs@plt+0x2e7bc>
   3f690:	ldr	r3, [sp]
   3f694:	cmp	r3, #1
   3f698:	bls	3f6ac <fputs@plt+0x2e598>
   3f69c:	ldr	r3, [r4, #-48]	; 0xffffffd0
   3f6a0:	ldr	r3, [r3, #4]
   3f6a4:	tst	r3, #1
   3f6a8:	bne	3f65c <fputs@plt+0x2e548>
   3f6ac:	ldrh	r2, [r4, #-30]	; 0xffffffe2
   3f6b0:	tst	r2, #2048	; 0x800
   3f6b4:	beq	3f72c <fputs@plt+0x2e618>
   3f6b8:	ldrb	lr, [r9, #17]
   3f6bc:	cmp	lr, #10
   3f6c0:	bhi	3f72c <fputs@plt+0x2e618>
   3f6c4:	ldr	r3, [r4, #-48]	; 0xffffffd0
   3f6c8:	ldr	r3, [r3, #16]
   3f6cc:	b	3f6f0 <fputs@plt+0x2e5dc>
   3f6d0:	ldr	r1, [r3, #4]
   3f6d4:	tst	r1, #4096	; 0x1000
   3f6d8:	beq	3f8f4 <fputs@plt+0x2e7e0>
   3f6dc:	tst	r1, #262144	; 0x40000
   3f6e0:	ldrne	r3, [r3, #20]
   3f6e4:	ldreq	r3, [r3, #12]
   3f6e8:	ldrne	r3, [r3, #4]
   3f6ec:	ldrne	r3, [r3]
   3f6f0:	cmp	r3, #0
   3f6f4:	bne	3f6d0 <fputs@plt+0x2e5bc>
   3f6f8:	mov	r3, #0
   3f6fc:	ldrb	r3, [r3]
   3f700:	udf	#0
   3f704:	ldr	r6, [sp, #12]
   3f708:	ldr	r7, [sp, #16]
   3f70c:	ldrh	r1, [r3, #32]
   3f710:	add	r0, r9, lr, lsl #2
   3f714:	add	r3, r9, lr, lsl #1
   3f718:	ldr	ip, [sp, #20]
   3f71c:	add	lr, lr, #1
   3f720:	str	ip, [r0, #28]
   3f724:	strh	r1, [r3, #72]	; 0x48
   3f728:	strb	lr, [r9, #17]
   3f72c:	ldr	r3, [r9, #20]
   3f730:	tst	r2, r3
   3f734:	beq	3f870 <fputs@plt+0x2e75c>
   3f738:	ldr	r3, [r9, #8]
   3f73c:	cmp	r3, #0
   3f740:	beq	3f74c <fputs@plt+0x2e638>
   3f744:	tst	r2, #256	; 0x100
   3f748:	beq	3f79c <fputs@plt+0x2e688>
   3f74c:	tst	r2, #130	; 0x82
   3f750:	beq	3f788 <fputs@plt+0x2e674>
   3f754:	ldr	r3, [r4, #-48]	; 0xffffffd0
   3f758:	ldr	r3, [r3, #16]
   3f75c:	ldrb	r2, [r3]
   3f760:	cmp	r2, #152	; 0x98
   3f764:	bne	3f788 <fputs@plt+0x2e674>
   3f768:	ldr	r1, [r3, #28]
   3f76c:	ldr	r2, [r9, #28]
   3f770:	cmp	r1, r2
   3f774:	bne	3f788 <fputs@plt+0x2e674>
   3f778:	ldrsh	r2, [r3, #32]
   3f77c:	ldrsh	r3, [r9, #72]	; 0x48
   3f780:	cmp	r2, r3
   3f784:	beq	3f868 <fputs@plt+0x2e754>
   3f788:	add	r5, r5, #1
   3f78c:	str	r5, [r9, #24]
   3f790:	mov	r0, fp
   3f794:	add	sp, sp, #28
   3f798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f79c:	ldr	r2, [sl]
   3f7a0:	ldr	r3, [r4, #-48]	; 0xffffffd0
   3f7a4:	ldrb	r8, [r9, #16]
   3f7a8:	mov	r0, r3
   3f7ac:	str	r3, [sp]
   3f7b0:	ldr	r3, [r2]
   3f7b4:	str	r3, [sp, #12]
   3f7b8:	bl	19310 <fputs@plt+0x81fc>
   3f7bc:	ldr	r3, [sp]
   3f7c0:	cmp	r0, #65	; 0x41
   3f7c4:	beq	3f7e4 <fputs@plt+0x2e6d0>
   3f7c8:	cmp	r0, #66	; 0x42
   3f7cc:	beq	3f998 <fputs@plt+0x2e884>
   3f7d0:	cmp	r8, #66	; 0x42
   3f7d4:	movls	r8, #0
   3f7d8:	movhi	r8, #1
   3f7dc:	cmp	r8, #0
   3f7e0:	beq	3f868 <fputs@plt+0x2e754>
   3f7e4:	ldr	r2, [r3, #16]
   3f7e8:	ldr	r1, [r3, #12]
   3f7ec:	ldr	r0, [sp, #12]
   3f7f0:	bl	3f568 <fputs@plt+0x2e454>
   3f7f4:	ldr	lr, [sp, #4]
   3f7f8:	cmp	r0, #0
   3f7fc:	ldreq	r3, [sp, #12]
   3f800:	ldreq	r3, [r3]
   3f804:	ldreq	r0, [r3, #8]
   3f808:	ldr	r1, [r0]
   3f80c:	ldr	r0, [r9, #8]
   3f810:	ldrb	r2, [r1]
   3f814:	ldrb	r3, [r0]
   3f818:	add	ip, lr, r2
   3f81c:	add	r3, lr, r3
   3f820:	ldrb	ip, [ip, #336]	; 0x150
   3f824:	ldrb	r3, [r3, #336]	; 0x150
   3f828:	cmp	ip, r3
   3f82c:	bne	3f868 <fputs@plt+0x2e754>
   3f830:	cmp	r2, #0
   3f834:	ldrne	ip, [sp, #8]
   3f838:	bne	3f848 <fputs@plt+0x2e734>
   3f83c:	b	3f9a8 <fputs@plt+0x2e894>
   3f840:	cmp	r2, #0
   3f844:	beq	3f9a8 <fputs@plt+0x2e894>
   3f848:	ldrb	r2, [r1, #1]!
   3f84c:	ldrb	r3, [r0, #1]!
   3f850:	add	lr, ip, r2
   3f854:	add	r3, ip, r3
   3f858:	ldrb	lr, [lr, #336]	; 0x150
   3f85c:	ldrb	r3, [r3, #336]	; 0x150
   3f860:	cmp	lr, r3
   3f864:	beq	3f840 <fputs@plt+0x2e72c>
   3f868:	ldrb	r3, [r9, #18]
   3f86c:	str	r3, [sp]
   3f870:	ldr	r8, [sl, #12]
   3f874:	add	r5, r5, #1
   3f878:	cmp	r8, r5
   3f87c:	add	r4, r4, #48	; 0x30
   3f880:	bgt	3f66c <fputs@plt+0x2e558>
   3f884:	ldr	sl, [r9, #4]
   3f888:	ldr	sl, [sl, #4]
   3f88c:	mov	r5, #0
   3f890:	cmp	sl, r5
   3f894:	str	sl, [r9, #4]
   3f898:	bne	3f638 <fputs@plt+0x2e524>
   3f89c:	ldrb	r2, [r9, #17]
   3f8a0:	mov	sl, r9
   3f8a4:	ldr	r3, [sp]
   3f8a8:	ldr	r1, [sl]
   3f8ac:	add	r3, r3, #1
   3f8b0:	str	r1, [sl, #4]
   3f8b4:	uxtb	r3, r3
   3f8b8:	cmp	r2, r3
   3f8bc:	strb	r3, [sl, #18]
   3f8c0:	mov	r5, #0
   3f8c4:	bcs	3f600 <fputs@plt+0x2e4ec>
   3f8c8:	mov	fp, #0
   3f8cc:	b	3f790 <fputs@plt+0x2e67c>
   3f8d0:	ldr	r3, [r4, #-48]	; 0xffffffd0
   3f8d4:	ldr	r1, [r9, #12]
   3f8d8:	ldr	r0, [r3, #12]
   3f8dc:	cmp	r0, #0
   3f8e0:	cmpne	r1, #0
   3f8e4:	bne	3f974 <fputs@plt+0x2e860>
   3f8e8:	cmp	r0, r1
   3f8ec:	bne	3f65c <fputs@plt+0x2e548>
   3f8f0:	b	3f690 <fputs@plt+0x2e57c>
   3f8f4:	ldrb	r1, [r3]
   3f8f8:	cmp	r1, #152	; 0x98
   3f8fc:	bne	3f72c <fputs@plt+0x2e618>
   3f900:	ldr	r1, [r3, #28]
   3f904:	cmp	lr, #0
   3f908:	streq	r1, [sp, #20]
   3f90c:	beq	3f70c <fputs@plt+0x2e5f8>
   3f910:	mov	r8, r1
   3f914:	str	r1, [sp, #20]
   3f918:	str	r6, [sp, #12]
   3f91c:	add	ip, r9, #24
   3f920:	add	r0, r9, #72	; 0x48
   3f924:	mov	r1, #0
   3f928:	str	r7, [sp, #16]
   3f92c:	mov	r6, r8
   3f930:	b	3f944 <fputs@plt+0x2e830>
   3f934:	add	r1, r1, #1
   3f938:	cmp	r1, lr
   3f93c:	add	r0, r0, #2
   3f940:	beq	3f704 <fputs@plt+0x2e5f0>
   3f944:	ldr	r7, [ip, #4]!
   3f948:	cmp	r7, r6
   3f94c:	bne	3f934 <fputs@plt+0x2e820>
   3f950:	ldrsh	r8, [r0]
   3f954:	ldrsh	r7, [r3, #32]
   3f958:	cmp	r8, r7
   3f95c:	bne	3f934 <fputs@plt+0x2e820>
   3f960:	cmp	r1, lr
   3f964:	ldr	r6, [sp, #12]
   3f968:	ldr	r7, [sp, #16]
   3f96c:	bne	3f72c <fputs@plt+0x2e618>
   3f970:	b	3f70c <fputs@plt+0x2e5f8>
   3f974:	mov	r2, r6
   3f978:	bl	21528 <fputs@plt+0x10414>
   3f97c:	cmp	r0, #0
   3f980:	bne	3f65c <fputs@plt+0x2e548>
   3f984:	b	3f690 <fputs@plt+0x2e57c>
   3f988:	ldr	r3, [sl, #12]
   3f98c:	cmp	r3, #0
   3f990:	bne	3f618 <fputs@plt+0x2e504>
   3f994:	b	3f8c8 <fputs@plt+0x2e7b4>
   3f998:	sub	r8, r8, #66	; 0x42
   3f99c:	clz	r8, r8
   3f9a0:	lsr	r8, r8, #5
   3f9a4:	b	3f7dc <fputs@plt+0x2e6c8>
   3f9a8:	ldrh	r2, [r4, #-30]	; 0xffffffe2
   3f9ac:	b	3f74c <fputs@plt+0x2e638>
   3f9b0:	ldrdeq	r1, [r5], -r4
   3f9b4:	andeq	r1, r5, r8, asr #11
   3f9b8:	push	{r4, r5, lr}
   3f9bc:	mov	lr, #0
   3f9c0:	ldr	ip, [sp, #16]
   3f9c4:	str	lr, [r0, #12]
   3f9c8:	cmp	ip, lr
   3f9cc:	str	r1, [r0]
   3f9d0:	str	r1, [r0, #4]
   3f9d4:	ldr	lr, [sp, #12]
   3f9d8:	beq	3fa94 <fputs@plt+0x2e980>
   3f9dc:	ldr	r4, [ip, #4]
   3f9e0:	lsl	r1, r3, #1
   3f9e4:	ldrsh	r1, [r4, r1]
   3f9e8:	cmn	r1, #2
   3f9ec:	beq	3fa60 <fputs@plt+0x2e94c>
   3f9f0:	ldr	r4, [ip, #12]
   3f9f4:	ldrsh	r5, [r4, #32]
   3f9f8:	cmp	r1, r5
   3f9fc:	beq	3fa4c <fputs@plt+0x2e938>
   3fa00:	cmp	r1, #0
   3fa04:	blt	3fa50 <fputs@plt+0x2e93c>
   3fa08:	ldr	r4, [r4, #4]
   3fa0c:	add	r4, r4, r1, lsl #4
   3fa10:	ldrb	r4, [r4, #13]
   3fa14:	strb	r4, [r0, #16]
   3fa18:	ldr	ip, [ip, #32]
   3fa1c:	ldr	r3, [ip, r3, lsl #2]
   3fa20:	str	r3, [r0, #8]
   3fa24:	mov	r3, #1
   3fa28:	mov	ip, #0
   3fa2c:	str	lr, [r0, #20]
   3fa30:	strb	r3, [r0, #17]
   3fa34:	strb	r3, [r0, #18]
   3fa38:	str	r2, [r0, #28]
   3fa3c:	strh	r1, [r0, #72]	; 0x48
   3fa40:	str	ip, [r0, #24]
   3fa44:	pop	{r4, r5, lr}
   3fa48:	b	3f5c8 <fputs@plt+0x2e4b4>
   3fa4c:	mvn	r1, #0
   3fa50:	mov	r3, #0
   3fa54:	strb	r3, [r0, #16]
   3fa58:	str	r3, [r0, #8]
   3fa5c:	b	3fa24 <fputs@plt+0x2e910>
   3fa60:	ldr	r4, [ip, #40]	; 0x28
   3fa64:	ldr	ip, [ip, #12]
   3fa68:	add	r3, r3, r3, lsl #2
   3fa6c:	ldr	r4, [r4, #4]
   3fa70:	ldrsh	ip, [ip, #32]
   3fa74:	ldr	r3, [r4, r3, lsl #2]
   3fa78:	cmn	ip, #2
   3fa7c:	str	r3, [r0, #12]
   3fa80:	mov	r3, #0
   3fa84:	mvneq	r1, #0
   3fa88:	strb	r3, [r0, #16]
   3fa8c:	str	r3, [r0, #8]
   3fa90:	b	3fa24 <fputs@plt+0x2e910>
   3fa94:	sxth	r1, r3
   3fa98:	mov	r3, #0
   3fa9c:	strb	r3, [r0, #16]
   3faa0:	str	r3, [r0, #8]
   3faa4:	b	3fa24 <fputs@plt+0x2e910>
   3faa8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3faac:	sub	sp, sp, #104	; 0x68
   3fab0:	add	r8, sp, #8
   3fab4:	ldr	r9, [sp, #144]	; 0x90
   3fab8:	ldr	ip, [sp, #148]	; 0x94
   3fabc:	mov	r3, r2
   3fac0:	str	r9, [sp]
   3fac4:	mov	r2, r1
   3fac8:	str	ip, [sp, #4]
   3facc:	mov	r1, r0
   3fad0:	mov	r0, r8
   3fad4:	ldrd	r6, [sp, #136]	; 0x88
   3fad8:	bl	3f9b8 <fputs@plt+0x2e8a4>
   3fadc:	subs	r1, r0, #0
   3fae0:	beq	3fb38 <fputs@plt+0x2ea24>
   3fae4:	and	r9, r9, #130	; 0x82
   3fae8:	mov	sl, #0
   3faec:	ldrd	r2, [r1, #32]
   3faf0:	mov	r0, r8
   3faf4:	and	r4, r2, r6
   3faf8:	and	r5, r3, r7
   3fafc:	orrs	ip, r4, r5
   3fb00:	bne	3fb20 <fputs@plt+0x2ea0c>
   3fb04:	orrs	r3, r2, r3
   3fb08:	bne	3fb18 <fputs@plt+0x2ea04>
   3fb0c:	ldrh	r3, [r1, #18]
   3fb10:	tst	r3, r9
   3fb14:	bne	3fb38 <fputs@plt+0x2ea24>
   3fb18:	cmp	sl, #0
   3fb1c:	moveq	sl, r1
   3fb20:	bl	3f5c8 <fputs@plt+0x2e4b4>
   3fb24:	subs	r1, r0, #0
   3fb28:	bne	3faec <fputs@plt+0x2e9d8>
   3fb2c:	mov	r0, sl
   3fb30:	add	sp, sp, #104	; 0x68
   3fb34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3fb38:	mov	sl, r1
   3fb3c:	mov	r0, sl
   3fb40:	add	sp, sp, #104	; 0x68
   3fb44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3fb48:	ldr	ip, [r0]
   3fb4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fb50:	sub	sp, sp, #172	; 0xac
   3fb54:	ldr	ip, [ip]
   3fb58:	ldr	ip, [ip]
   3fb5c:	str	ip, [sp, #64]	; 0x40
   3fb60:	ldrb	ip, [ip, #69]	; 0x45
   3fb64:	cmp	ip, #0
   3fb68:	movne	r7, #7
   3fb6c:	beq	3fb7c <fputs@plt+0x2ea68>
   3fb70:	mov	r0, r7
   3fb74:	add	sp, sp, #172	; 0xac
   3fb78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fb7c:	ldr	r4, [r0, #12]
   3fb80:	ldr	ip, [r4, #36]	; 0x24
   3fb84:	tst	ip, #32
   3fb88:	str	ip, [sp, #16]
   3fb8c:	movne	ip, #24
   3fb90:	beq	40200 <fputs@plt+0x2f0ec>
   3fb94:	ldrb	lr, [r2, #55]	; 0x37
   3fb98:	ldrd	r6, [r4]
   3fb9c:	mov	r9, r2
   3fba0:	tst	lr, #4
   3fba4:	ldrh	lr, [r4, #42]	; 0x2a
   3fba8:	str	r3, [sp, #32]
   3fbac:	ldrh	r3, [r4, #24]
   3fbb0:	str	lr, [sp, #68]	; 0x44
   3fbb4:	ldrh	lr, [r4, #40]	; 0x28
   3fbb8:	bicne	ip, ip, #60	; 0x3c
   3fbbc:	add	fp, sp, #72	; 0x48
   3fbc0:	str	lr, [sp, #12]
   3fbc4:	ldrsh	lr, [r4, #22]
   3fbc8:	ldr	r2, [r1, #44]	; 0x2c
   3fbcc:	str	r1, [sp, #36]	; 0x24
   3fbd0:	mov	sl, r0
   3fbd4:	ldr	r1, [r0, #4]
   3fbd8:	mov	r0, fp
   3fbdc:	stmib	sp, {r9, lr}
   3fbe0:	str	ip, [sp]
   3fbe4:	str	r3, [sp, #20]
   3fbe8:	strd	r6, [sp, #40]	; 0x28
   3fbec:	bl	3f9b8 <fputs@plt+0x2e8a4>
   3fbf0:	ldr	r2, [r9, #8]
   3fbf4:	mov	r3, #0
   3fbf8:	strh	r3, [r4, #18]
   3fbfc:	ldrsh	r2, [r2]
   3fc00:	cmp	r2, #10
   3fc04:	str	r2, [sp, #48]	; 0x30
   3fc08:	mov	r5, r0
   3fc0c:	bgt	40238 <fputs@plt+0x2f124>
   3fc10:	sxth	r3, r3
   3fc14:	cmp	r5, #0
   3fc18:	str	r3, [sp, #52]	; 0x34
   3fc1c:	beq	3fcc0 <fputs@plt+0x2ebac>
   3fc20:	mov	r3, #0
   3fc24:	str	r3, [sp, #60]	; 0x3c
   3fc28:	str	r3, [sp, #56]	; 0x38
   3fc2c:	ldr	r3, [sp, #20]
   3fc30:	lsl	r3, r3, #1
   3fc34:	str	r3, [sp, #28]
   3fc38:	ldr	r3, [sp, #12]
   3fc3c:	add	r3, r3, #1
   3fc40:	str	r3, [sp, #24]
   3fc44:	ldrh	r8, [r5, #18]
   3fc48:	cmp	r8, #256	; 0x100
   3fc4c:	beq	3fddc <fputs@plt+0x2ecc8>
   3fc50:	ldrd	r2, [r5, #32]
   3fc54:	ldrd	r0, [r4, #8]
   3fc58:	and	r6, r2, r0
   3fc5c:	and	r7, r3, r1
   3fc60:	orrs	ip, r6, r7
   3fc64:	bne	3fe08 <fputs@plt+0x2ecf4>
   3fc68:	ldrh	ip, [r5, #20]
   3fc6c:	sub	r6, r8, #16
   3fc70:	clz	r6, r6
   3fc74:	lsr	r6, r6, #5
   3fc78:	ands	r6, r6, ip, lsr #8
   3fc7c:	bne	3fe34 <fputs@plt+0x2ed20>
   3fc80:	ldr	lr, [sp, #16]
   3fc84:	ldrh	ip, [r4, #44]	; 0x2c
   3fc88:	str	lr, [r4, #36]	; 0x24
   3fc8c:	ldrh	lr, [sp, #20]
   3fc90:	strh	lr, [r4, #24]
   3fc94:	ldr	lr, [sp, #24]
   3fc98:	cmp	lr, ip
   3fc9c:	ldrh	ip, [sp, #12]
   3fca0:	strh	ip, [r4, #40]	; 0x28
   3fca4:	ble	3fe3c <fputs@plt+0x2ed28>
   3fca8:	ldr	r2, [sp, #24]
   3fcac:	mov	r1, r4
   3fcb0:	ldr	r0, [sp, #64]	; 0x40
   3fcb4:	bl	24ea0 <fputs@plt+0x13d8c>
   3fcb8:	cmp	r0, #0
   3fcbc:	beq	402f4 <fputs@plt+0x2f1e0>
   3fcc0:	mov	r7, #0
   3fcc4:	ldrd	r2, [sp, #40]	; 0x28
   3fcc8:	ldr	r1, [sp, #20]
   3fccc:	ldr	r0, [sp, #68]	; 0x44
   3fcd0:	strd	r2, [r4]
   3fcd4:	ldr	r3, [sp, #16]
   3fcd8:	cmp	r1, r0
   3fcdc:	str	r3, [r4, #36]	; 0x24
   3fce0:	ldrh	r3, [sp, #8]
   3fce4:	strh	r1, [r4, #24]
   3fce8:	strh	r0, [r4, #42]	; 0x2a
   3fcec:	strh	r3, [r4, #22]
   3fcf0:	ldrh	r3, [sp, #12]
   3fcf4:	strh	r3, [r4, #40]	; 0x28
   3fcf8:	bne	3fb70 <fputs@plt+0x2ea5c>
   3fcfc:	ldrh	r2, [r9, #50]	; 0x32
   3fd00:	add	r3, r1, #1
   3fd04:	cmp	r3, r2
   3fd08:	bge	3fb70 <fputs@plt+0x2ea5c>
   3fd0c:	ldrb	r2, [r9, #55]	; 0x37
   3fd10:	tst	r2, #64	; 0x40
   3fd14:	bne	3fb70 <fputs@plt+0x2ea5c>
   3fd18:	ldr	r1, [r9, #8]
   3fd1c:	lsl	r5, r3, #1
   3fd20:	add	r0, r1, r5
   3fd24:	ldrsh	r3, [r1, r5]
   3fd28:	cmp	r3, #41	; 0x29
   3fd2c:	ble	3fb70 <fputs@plt+0x2ea5c>
   3fd30:	ldrh	r3, [r4, #44]	; 0x2c
   3fd34:	ldr	r2, [sp, #12]
   3fd38:	add	r2, r2, #1
   3fd3c:	cmp	r2, r3
   3fd40:	bgt	402b4 <fputs@plt+0x2f1a0>
   3fd44:	ldr	r3, [sp, #20]
   3fd48:	ldr	ip, [sp, #8]
   3fd4c:	ldr	lr, [sp, #16]
   3fd50:	mov	r1, r3
   3fd54:	add	r3, r3, #1
   3fd58:	add	r1, r1, #1
   3fd5c:	strh	r3, [r4, #24]
   3fd60:	strh	r1, [r4, #42]	; 0x2a
   3fd64:	strh	r2, [r4, #40]	; 0x28
   3fd68:	ldrh	r1, [r0]
   3fd6c:	ldrh	r2, [r0, #-2]
   3fd70:	ldr	r3, [sp, #32]
   3fd74:	ldr	r5, [r4, #48]	; 0x30
   3fd78:	sub	r2, r2, r1
   3fd7c:	ldr	r6, [sp, #12]
   3fd80:	uxth	r2, r2
   3fd84:	add	r3, r3, #5
   3fd88:	add	r3, r2, r3
   3fd8c:	sub	ip, ip, r2
   3fd90:	orr	lr, lr, #32768	; 0x8000
   3fd94:	mov	r7, #0
   3fd98:	str	r7, [r5, r6, lsl #2]
   3fd9c:	sxth	r3, r3
   3fda0:	mov	r2, r9
   3fda4:	ldr	r1, [sp, #36]	; 0x24
   3fda8:	mov	r0, sl
   3fdac:	str	lr, [r4, #36]	; 0x24
   3fdb0:	strh	ip, [r4, #22]
   3fdb4:	bl	3fb48 <fputs@plt+0x2ea34>
   3fdb8:	ldrh	r3, [sp, #8]
   3fdbc:	strh	r3, [r4, #22]
   3fdc0:	ldrh	r3, [sp, #20]
   3fdc4:	strh	r3, [r4, #24]
   3fdc8:	ldrh	r3, [sp, #68]	; 0x44
   3fdcc:	strh	r3, [r4, #42]	; 0x2a
   3fdd0:	ldr	r3, [sp, #16]
   3fdd4:	str	r3, [r4, #36]	; 0x24
   3fdd8:	b	3fb70 <fputs@plt+0x2ea5c>
   3fddc:	ldr	r3, [r9, #4]
   3fde0:	ldr	r2, [sp, #28]
   3fde4:	ldrsh	r3, [r3, r2]
   3fde8:	cmp	r3, #0
   3fdec:	blt	40128 <fputs@plt+0x2f014>
   3fdf0:	ldr	r2, [r9, #12]
   3fdf4:	ldr	r2, [r2, #4]
   3fdf8:	add	r3, r2, r3, lsl #4
   3fdfc:	ldrb	r3, [r3, #12]
   3fe00:	cmp	r3, #0
   3fe04:	beq	3fc50 <fputs@plt+0x2eb3c>
   3fe08:	mov	r6, #1
   3fe0c:	mov	r7, #0
   3fe10:	mov	r0, fp
   3fe14:	bl	3f5c8 <fputs@plt+0x2e4b4>
   3fe18:	cmp	r0, #0
   3fe1c:	moveq	r6, #0
   3fe20:	andne	r6, r6, #1
   3fe24:	cmp	r6, #0
   3fe28:	mov	r5, r0
   3fe2c:	bne	3fc44 <fputs@plt+0x2eb30>
   3fe30:	b	3fcc4 <fputs@plt+0x2ebb0>
   3fe34:	mov	r7, #0
   3fe38:	b	3fe10 <fputs@plt+0x2ecfc>
   3fe3c:	ldr	lr, [sp, #16]
   3fe40:	ldr	ip, [sp, #12]
   3fe44:	ldrd	r6, [sp, #40]	; 0x28
   3fe48:	tst	r8, #1
   3fe4c:	orr	r6, r6, r2
   3fe50:	orr	r7, r7, r3
   3fe54:	mov	r2, r6
   3fe58:	bic	r3, r7, r1
   3fe5c:	add	r6, ip, #1
   3fe60:	ldr	r1, [r4, #48]	; 0x30
   3fe64:	bic	r2, r2, r0
   3fe68:	uxth	r6, r6
   3fe6c:	strh	r6, [r4, #40]	; 0x28
   3fe70:	str	r5, [r1, ip, lsl #2]
   3fe74:	strd	r2, [r4]
   3fe78:	beq	3ffec <fputs@plt+0x2eed8>
   3fe7c:	ldr	r3, [r5]
   3fe80:	orr	r7, lr, #4
   3fe84:	str	r7, [r4, #36]	; 0x24
   3fe88:	ldr	r2, [r3, #4]
   3fe8c:	tst	r2, #2048	; 0x800
   3fe90:	movne	r6, #46	; 0x2e
   3fe94:	bne	3feb4 <fputs@plt+0x2eda0>
   3fe98:	ldr	r3, [r3, #20]
   3fe9c:	cmp	r3, #0
   3fea0:	beq	3feb0 <fputs@plt+0x2ed9c>
   3fea4:	ldr	r0, [r3]
   3fea8:	cmp	r0, #0
   3feac:	bne	40214 <fputs@plt+0x2f100>
   3feb0:	mov	r6, #0
   3feb4:	tst	r7, #2
   3feb8:	bne	40064 <fputs@plt+0x2ef50>
   3febc:	ldrh	r3, [r4, #24]
   3fec0:	add	r3, r3, #1
   3fec4:	uxth	r3, r3
   3fec8:	strh	r3, [r4, #24]
   3fecc:	ldrsh	r2, [r5, #16]
   3fed0:	cmp	r2, #0
   3fed4:	ble	40134 <fputs@plt+0x2f020>
   3fed8:	ldr	r2, [r9, #8]
   3fedc:	lsl	r3, r3, #1
   3fee0:	ldrh	r1, [r4, #22]
   3fee4:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   3fee8:	tst	r8, #256	; 0x100
   3feec:	add	r3, r3, r1
   3fef0:	ldrh	r5, [r2, #-2]
   3fef4:	ldreq	r7, [r4, #36]	; 0x24
   3fef8:	ldrne	r7, [r4, #36]	; 0x24
   3fefc:	sub	r3, r3, r5
   3ff00:	uxth	r3, r3
   3ff04:	sxth	r5, r3
   3ff08:	strh	r5, [r4, #22]
   3ff0c:	addne	r5, r3, #10
   3ff10:	sxthne	r5, r5
   3ff14:	strhne	r5, [r4, #22]
   3ff18:	ldr	r3, [sp, #36]	; 0x24
   3ff1c:	ldrsh	r0, [r9, #48]	; 0x30
   3ff20:	uxth	r8, r5
   3ff24:	ldr	r3, [r3, #16]
   3ff28:	rsb	r0, r0, r0, lsl #4
   3ff2c:	ldrsh	r1, [r3, #40]	; 0x28
   3ff30:	bl	8e518 <fputs@plt+0x7d404>
   3ff34:	add	r1, r0, #1
   3ff38:	add	r1, r8, r1
   3ff3c:	ldr	r0, [sp, #52]	; 0x34
   3ff40:	sxth	r1, r1
   3ff44:	bl	1d93c <fputs@plt+0xc828>
   3ff48:	tst	r7, #320	; 0x140
   3ff4c:	mov	r3, r0
   3ff50:	bne	3ff64 <fputs@plt+0x2ee50>
   3ff54:	add	r1, r8, #16
   3ff58:	sxth	r1, r1
   3ff5c:	bl	1d93c <fputs@plt+0xc828>
   3ff60:	mov	r3, r0
   3ff64:	ldr	r2, [sp, #32]
   3ff68:	add	r6, r6, r2
   3ff6c:	ldr	r2, [sl, #4]
   3ff70:	uxth	r6, r6
   3ff74:	add	r3, r6, r3
   3ff78:	add	r8, r8, r6
   3ff7c:	add	r1, r2, #20
   3ff80:	ldr	r0, [r2, #12]
   3ff84:	strh	r3, [r4, #20]
   3ff88:	mov	r2, r4
   3ff8c:	ldr	r3, [sp, #48]	; 0x30
   3ff90:	strh	r8, [r4, #22]
   3ff94:	bl	209a4 <fputs@plt+0xf890>
   3ff98:	mov	r2, r4
   3ff9c:	ldr	r1, [sl, #16]
   3ffa0:	ldr	r0, [sl]
   3ffa4:	bl	24f08 <fputs@plt+0x13df4>
   3ffa8:	ldr	r3, [r4, #36]	; 0x24
   3ffac:	ldr	r2, [sp, #8]
   3ffb0:	tst	r3, #2
   3ffb4:	movne	r5, r2
   3ffb8:	tst	r3, #16
   3ffbc:	strh	r5, [r4, #22]
   3ffc0:	mov	r7, r0
   3ffc4:	bne	3ffd8 <fputs@plt+0x2eec4>
   3ffc8:	ldrh	r2, [r4, #24]
   3ffcc:	ldrh	r3, [r9, #52]	; 0x34
   3ffd0:	cmp	r2, r3
   3ffd4:	bcc	40164 <fputs@plt+0x2f050>
   3ffd8:	ldrh	r3, [sp, #8]
   3ffdc:	clz	r6, r7
   3ffe0:	lsr	r6, r6, #5
   3ffe4:	strh	r3, [r4, #22]
   3ffe8:	b	3fe10 <fputs@plt+0x2ecfc>
   3ffec:	tst	r8, #130	; 0x82
   3fff0:	beq	40110 <fputs@plt+0x2effc>
   3fff4:	ldr	r3, [r9, #4]
   3fff8:	ldr	r2, [sp, #28]
   3fffc:	orr	r7, lr, #1
   40000:	ldrsh	r3, [r3, r2]
   40004:	str	r7, [r4, #36]	; 0x24
   40008:	cmn	r3, #1
   4000c:	beq	40224 <fputs@plt+0x2f110>
   40010:	ldr	r2, [sp, #32]
   40014:	cmp	r3, #0
   40018:	movle	r3, #0
   4001c:	movgt	r3, #1
   40020:	cmp	r2, #0
   40024:	movne	r3, #0
   40028:	cmp	r3, #0
   4002c:	beq	3feb0 <fputs@plt+0x2ed9c>
   40030:	ldrh	r3, [r9, #50]	; 0x32
   40034:	ldr	r2, [sp, #20]
   40038:	sub	r3, r3, #1
   4003c:	cmp	r2, r3
   40040:	bne	3feb0 <fputs@plt+0x2ed9c>
   40044:	ldrb	r3, [r9, #55]	; 0x37
   40048:	tst	r3, #8
   4004c:	bne	40224 <fputs@plt+0x2f110>
   40050:	orr	r7, lr, #65536	; 0x10000
   40054:	orr	r7, r7, #1
   40058:	str	r7, [r4, #36]	; 0x24
   4005c:	mov	r6, #0
   40060:	b	3feb4 <fputs@plt+0x2eda0>
   40064:	ldr	r2, [sp, #60]	; 0x3c
   40068:	ldrsh	r3, [r4, #22]
   4006c:	cmp	r2, #0
   40070:	moveq	r2, #0
   40074:	mov	r0, r3
   40078:	beq	40098 <fputs@plt+0x2ef84>
   4007c:	ldr	r2, [sp, #60]	; 0x3c
   40080:	ldrsh	r2, [r2, #16]
   40084:	cmp	r2, #0
   40088:	addle	r3, r2, r3
   4008c:	subgt	r3, r3, #20
   40090:	mov	r2, #1
   40094:	sxth	r3, r3
   40098:	ldr	r1, [sp, #56]	; 0x38
   4009c:	cmp	r1, #0
   400a0:	beq	400e0 <fputs@plt+0x2efcc>
   400a4:	ldr	r1, [sp, #56]	; 0x38
   400a8:	ldr	ip, [sp, #60]	; 0x3c
   400ac:	ldrsh	r1, [r1, #16]
   400b0:	cmp	r1, #0
   400b4:	addle	r3, r1, r3
   400b8:	subgt	r3, r3, #20
   400bc:	cmp	ip, #0
   400c0:	sxth	r3, r3
   400c4:	beq	400e0 <fputs@plt+0x2efcc>
   400c8:	ldrsh	ip, [ip, #16]
   400cc:	cmp	ip, #0
   400d0:	ble	400e0 <fputs@plt+0x2efcc>
   400d4:	cmp	r1, #0
   400d8:	subgt	r3, r3, #20
   400dc:	sxthgt	r3, r3
   400e0:	ldr	r1, [sp, #56]	; 0x38
   400e4:	cmp	r1, #0
   400e8:	moveq	r5, r2
   400ec:	addne	r5, r2, #1
   400f0:	cmp	r3, #10
   400f4:	sub	r5, r0, r5
   400f8:	movlt	r3, #10
   400fc:	cmp	r3, r5
   40100:	movge	r3, r5
   40104:	sxth	r5, r3
   40108:	strh	r5, [r4, #22]
   4010c:	b	3ff18 <fputs@plt+0x2ee04>
   40110:	tst	r8, #256	; 0x100
   40114:	beq	4017c <fputs@plt+0x2f068>
   40118:	orr	r7, lr, #8
   4011c:	str	r7, [r4, #36]	; 0x24
   40120:	mov	r6, #0
   40124:	b	3feb4 <fputs@plt+0x2eda0>
   40128:	cmn	r3, #1
   4012c:	bne	3fc50 <fputs@plt+0x2eb3c>
   40130:	b	3fe08 <fputs@plt+0x2ecf4>
   40134:	ldr	r1, [r9, #4]
   40138:	ldr	r0, [sp, #28]
   4013c:	ldrsh	r1, [r1, r0]
   40140:	cmp	r1, #0
   40144:	blt	3fed8 <fputs@plt+0x2edc4>
   40148:	ldrh	r5, [r4, #22]
   4014c:	ldr	r7, [r4, #36]	; 0x24
   40150:	add	r5, r5, r2
   40154:	sub	r5, r5, r6
   40158:	sxth	r5, r5
   4015c:	strh	r5, [r4, #22]
   40160:	b	3ff18 <fputs@plt+0x2ee04>
   40164:	sxth	r3, r6
   40168:	mov	r2, r9
   4016c:	ldr	r1, [sp, #36]	; 0x24
   40170:	mov	r0, sl
   40174:	bl	3fb48 <fputs@plt+0x2ea34>
   40178:	b	3ffd8 <fputs@plt+0x2eec4>
   4017c:	tst	r8, #36	; 0x24
   40180:	beq	401d8 <fputs@plt+0x2f0c4>
   40184:	ldrh	r3, [r5, #20]
   40188:	orr	r7, lr, #34	; 0x22
   4018c:	str	r7, [r4, #36]	; 0x24
   40190:	tst	r3, #256	; 0x100
   40194:	beq	4026c <fputs@plt+0x2f158>
   40198:	ldrh	r3, [r4, #44]	; 0x2c
   4019c:	add	r2, r6, #1
   401a0:	add	r0, r5, #48	; 0x30
   401a4:	cmp	r2, r3
   401a8:	str	r0, [sp, #56]	; 0x38
   401ac:	bgt	4028c <fputs@plt+0x2f178>
   401b0:	orr	r7, r7, #16
   401b4:	add	r3, r5, #48	; 0x30
   401b8:	strh	r2, [r4, #40]	; 0x28
   401bc:	str	r3, [r1, r6, lsl #2]
   401c0:	str	r7, [r4, #36]	; 0x24
   401c4:	tst	r7, #2
   401c8:	bne	40278 <fputs@plt+0x2f164>
   401cc:	str	r5, [sp, #60]	; 0x3c
   401d0:	mov	r6, #0
   401d4:	b	3febc <fputs@plt+0x2eda8>
   401d8:	orr	r7, lr, #18
   401dc:	ands	lr, lr, #32
   401e0:	str	r7, [r4, #36]	; 0x24
   401e4:	beq	40250 <fputs@plt+0x2f13c>
   401e8:	sub	r6, r6, #-1073741822	; 0xc0000002
   401ec:	str	r5, [sp, #56]	; 0x38
   401f0:	ldr	r3, [r1, r6, lsl #2]
   401f4:	mov	r6, #0
   401f8:	str	r3, [sp, #60]	; 0x3c
   401fc:	b	3feb4 <fputs@plt+0x2eda0>
   40200:	ldrb	lr, [r1, #36]	; 0x24
   40204:	ldr	ip, [pc, #252]	; 40308 <fputs@plt+0x2f1f4>
   40208:	tst	lr, #8
   4020c:	movne	ip, #63	; 0x3f
   40210:	b	3fb94 <fputs@plt+0x2ea80>
   40214:	asr	r1, r0, #31
   40218:	bl	174f8 <fputs@plt+0x63e4>
   4021c:	uxth	r6, r0
   40220:	b	3feb4 <fputs@plt+0x2eda0>
   40224:	orr	r7, lr, #4096	; 0x1000
   40228:	orr	r7, r7, #1
   4022c:	str	r7, [r4, #36]	; 0x24
   40230:	mov	r6, #0
   40234:	b	3feb4 <fputs@plt+0x2eda0>
   40238:	ldrsh	r0, [sp, #48]	; 0x30
   4023c:	asr	r1, r0, #31
   40240:	bl	174f8 <fputs@plt+0x63e4>
   40244:	sub	r3, r0, #33	; 0x21
   40248:	uxth	r3, r3
   4024c:	b	3fc10 <fputs@plt+0x2eafc>
   40250:	ldrsh	r3, [r4, #22]
   40254:	mov	r2, lr
   40258:	str	lr, [sp, #60]	; 0x3c
   4025c:	str	r5, [sp, #56]	; 0x38
   40260:	mov	r0, r3
   40264:	mov	r6, #0
   40268:	b	400a4 <fputs@plt+0x2ef90>
   4026c:	mov	r3, #0
   40270:	str	r3, [sp, #56]	; 0x38
   40274:	b	401c4 <fputs@plt+0x2f0b0>
   40278:	ldrsh	r3, [r4, #22]
   4027c:	str	r5, [sp, #60]	; 0x3c
   40280:	mov	r6, #0
   40284:	mov	r0, r3
   40288:	b	4007c <fputs@plt+0x2ef68>
   4028c:	mov	r1, r4
   40290:	ldr	r0, [sp, #64]	; 0x40
   40294:	bl	24ea0 <fputs@plt+0x13d8c>
   40298:	cmp	r0, #0
   4029c:	bne	3fcc0 <fputs@plt+0x2ebac>
   402a0:	ldrh	r6, [r4, #40]	; 0x28
   402a4:	ldr	r1, [r4, #48]	; 0x30
   402a8:	ldr	r7, [r4, #36]	; 0x24
   402ac:	add	r2, r6, #1
   402b0:	b	401b0 <fputs@plt+0x2f09c>
   402b4:	ldr	r0, [sp, #64]	; 0x40
   402b8:	mov	r1, r4
   402bc:	bl	24ea0 <fputs@plt+0x13d8c>
   402c0:	subs	r7, r0, #0
   402c4:	bne	3fb70 <fputs@plt+0x2ea5c>
   402c8:	ldrh	r3, [r4, #40]	; 0x28
   402cc:	ldr	r1, [r9, #8]
   402d0:	ldr	lr, [r4, #36]	; 0x24
   402d4:	mov	r2, r3
   402d8:	str	r3, [sp, #12]
   402dc:	add	r0, r1, r5
   402e0:	ldrh	r3, [r4, #24]
   402e4:	add	r2, r2, #1
   402e8:	ldrh	r1, [r4, #42]	; 0x2a
   402ec:	ldrsh	ip, [r4, #22]
   402f0:	b	3fd54 <fputs@plt+0x2ec40>
   402f4:	ldrh	ip, [r4, #40]	; 0x28
   402f8:	ldrd	r2, [r5, #32]
   402fc:	ldrd	r0, [r4, #8]
   40300:	ldr	lr, [r4, #36]	; 0x24
   40304:	b	3fe44 <fputs@plt+0x2ed30>
   40308:			; <UNDEFINED> instruction: 0x000001bf
   4030c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40310:	sub	sp, sp, #156	; 0x9c
   40314:	ldr	sl, [r0, #12]
   40318:	ldr	ip, [r0]
   4031c:	strd	r2, [sp, #48]	; 0x30
   40320:	ldrb	r3, [sl, #16]
   40324:	ldr	r2, [ip, #4]
   40328:	str	r0, [sp, #24]
   4032c:	add	r2, r2, #8
   40330:	add	r3, r3, r3, lsl #3
   40334:	ldr	r0, [r0, #4]
   40338:	add	r3, r2, r3, lsl #3
   4033c:	str	r3, [sp, #12]
   40340:	ldr	r4, [r3, #68]	; 0x44
   40344:	ldr	r3, [r3, #16]
   40348:	mvn	r1, #0
   4034c:	cmp	r4, #0
   40350:	str	ip, [sp, #80]	; 0x50
   40354:	str	r0, [sp, #32]
   40358:	strh	r1, [sp, #90]	; 0x5a
   4035c:	str	r3, [sp, #56]	; 0x38
   40360:	beq	409dc <fputs@plt+0x2f8c8>
   40364:	ldrsh	r8, [r3, #38]	; 0x26
   40368:	mov	r9, r4
   4036c:	mov	r6, #1
   40370:	cmp	r8, #10
   40374:	movle	r7, #0
   40378:	movle	r2, r7
   4037c:	bgt	408c8 <fputs@plt+0x2f7b4>
   40380:	ldr	r3, [sp, #24]
   40384:	ldr	r3, [r3, #16]
   40388:	cmp	r3, #0
   4038c:	beq	408f0 <fputs@plt+0x2f7dc>
   40390:	mov	r5, #1
   40394:	mov	r0, #0
   40398:	ands	r3, r5, r6
   4039c:	str	r3, [sp, #64]	; 0x40
   403a0:	beq	40740 <fputs@plt+0x2f62c>
   403a4:	ldr	r3, [pc, #1948]	; 40b48 <fputs@plt+0x2fa34>
   403a8:	mov	fp, #0
   403ac:	add	r3, pc, r3
   403b0:	str	r3, [sp, #84]	; 0x54
   403b4:	mov	r3, #1
   403b8:	str	r3, [sp, #8]
   403bc:	ldr	r3, [sp, #32]
   403c0:	add	r3, r3, #20
   403c4:	str	r3, [sp, #60]	; 0x3c
   403c8:	b	403f4 <fputs@plt+0x2f2e0>
   403cc:	ldr	r3, [sp, #64]	; 0x40
   403d0:	ldr	r9, [r9, #20]
   403d4:	ldr	r2, [sp, #8]
   403d8:	cmp	r9, #0
   403dc:	moveq	r3, #0
   403e0:	andne	r3, r3, #1
   403e4:	add	r2, r2, #1
   403e8:	cmp	r3, #0
   403ec:	str	r2, [sp, #8]
   403f0:	beq	40740 <fputs@plt+0x2f62c>
   403f4:	ldr	r2, [r9, #36]	; 0x24
   403f8:	ldr	r3, [sp, #12]
   403fc:	cmp	r2, #0
   40400:	beq	4086c <fputs@plt+0x2f758>
   40404:	ldr	r0, [r3, #44]	; 0x2c
   40408:	ldr	r1, [sp, #32]
   4040c:	str	r0, [sp]
   40410:	bl	21814 <fputs@plt+0x10700>
   40414:	cmp	r0, #0
   40418:	beq	403cc <fputs@plt+0x2f2b8>
   4041c:	ldr	r3, [r9, #8]
   40420:	ldrsh	r3, [r3]
   40424:	strh	fp, [sl, #24]
   40428:	strb	fp, [sl, #17]
   4042c:	str	r9, [sl, #28]
   40430:	ldrb	r2, [r9, #55]	; 0x37
   40434:	str	r3, [sp, #36]	; 0x24
   40438:	strh	r3, [sl, #22]
   4043c:	ands	r3, r2, #4
   40440:	str	r2, [sp, #44]	; 0x2c
   40444:	str	r3, [sp, #40]	; 0x28
   40448:	ldrd	r2, [sp, #48]	; 0x30
   4044c:	strh	fp, [sl, #42]	; 0x2a
   40450:	strh	fp, [sl, #40]	; 0x28
   40454:	strh	fp, [sl, #18]
   40458:	strd	r2, [sl]
   4045c:	bne	407a4 <fputs@plt+0x2f690>
   40460:	ldr	r3, [sp, #24]
   40464:	ldr	r3, [r3]
   40468:	ldr	r3, [r3, #8]
   4046c:	cmp	r3, #0
   40470:	beq	40888 <fputs@plt+0x2f774>
   40474:	ldr	r2, [r3]
   40478:	cmp	r2, #0
   4047c:	str	r2, [sp, #28]
   40480:	ble	406b4 <fputs@plt+0x2f5a0>
   40484:	ldr	r3, [r3, #4]
   40488:	ldr	r2, [sp, #40]	; 0x28
   4048c:	str	r3, [sp, #20]
   40490:	str	sl, [sp, #68]	; 0x44
   40494:	mov	r3, r2
   40498:	mov	sl, r2
   4049c:	ldr	r2, [sp, #20]
   404a0:	ldr	r4, [r2, sl]
   404a4:	b	404c8 <fputs@plt+0x2f3b4>
   404a8:	ldr	r2, [r4, #4]
   404ac:	tst	r2, #4096	; 0x1000
   404b0:	beq	404dc <fputs@plt+0x2f3c8>
   404b4:	tst	r2, #262144	; 0x40000
   404b8:	ldrne	r2, [r4, #20]
   404bc:	ldreq	r4, [r4, #12]
   404c0:	ldrne	r2, [r2, #4]
   404c4:	ldrne	r4, [r2]
   404c8:	cmp	r4, #0
   404cc:	bne	404a8 <fputs@plt+0x2f394>
   404d0:	mov	r3, #0
   404d4:	ldrb	r3, [r3]
   404d8:	udf	#0
   404dc:	ldrb	r2, [r4]
   404e0:	cmp	r2, #152	; 0x98
   404e4:	beq	40748 <fputs@plt+0x2f634>
   404e8:	ldr	r8, [r9, #40]	; 0x28
   404ec:	cmp	r8, #0
   404f0:	beq	4069c <fputs@plt+0x2f588>
   404f4:	ldrh	r7, [r9, #50]	; 0x32
   404f8:	cmp	r7, #0
   404fc:	beq	4069c <fputs@plt+0x2f588>
   40500:	ldr	r5, [r9, #4]
   40504:	mov	r6, #0
   40508:	add	r7, r5, r7, lsl #1
   4050c:	str	r3, [sp, #16]
   40510:	b	40520 <fputs@plt+0x2f40c>
   40514:	cmp	r7, r5
   40518:	add	r6, r6, #20
   4051c:	beq	40698 <fputs@plt+0x2f584>
   40520:	ldrsh	r2, [r5], #2
   40524:	cmn	r2, #2
   40528:	bne	40514 <fputs@plt+0x2f400>
   4052c:	ldr	r2, [r8, #4]
   40530:	ldr	r1, [r2, r6]
   40534:	cmp	r1, #0
   40538:	beq	40514 <fputs@plt+0x2f400>
   4053c:	ldr	r2, [sp]
   40540:	mov	r0, r4
   40544:	bl	21528 <fputs@plt+0x10414>
   40548:	cmp	r0, #0
   4054c:	bne	40514 <fputs@plt+0x2f400>
   40550:	ldr	r3, [r9, #44]	; 0x2c
   40554:	ldr	sl, [sp, #68]	; 0x44
   40558:	cmp	r3, #0
   4055c:	ble	40878 <fputs@plt+0x2f764>
   40560:	ldr	r3, [sp, #44]	; 0x2c
   40564:	tst	r3, #32
   40568:	bne	40848 <fputs@plt+0x2f734>
   4056c:	ldr	r5, [r9, #4]
   40570:	mov	r7, #1
   40574:	ldr	r3, [sp, #12]
   40578:	ldrh	ip, [r9, #52]	; 0x34
   4057c:	ldrd	r2, [r3, #56]	; 0x38
   40580:	cmp	ip, #0
   40584:	strd	r2, [sp]
   40588:	beq	408bc <fputs@plt+0x2f7a8>
   4058c:	rsb	lr, ip, ip, lsl #31
   40590:	str	r7, [sp, #16]
   40594:	lsl	ip, ip, #1
   40598:	ldrd	r6, [sp, #72]	; 0x48
   4059c:	lsl	lr, lr, #1
   405a0:	add	r3, r5, ip
   405a4:	mov	r0, #0
   405a8:	mov	r1, #0
   405ac:	mov	r4, #1
   405b0:	sub	r3, r3, #2
   405b4:	add	r2, lr, r3
   405b8:	ldrsh	r2, [r2, ip]
   405bc:	cmp	r2, #62	; 0x3e
   405c0:	bhi	405e0 <fputs@plt+0x2f4cc>
   405c4:	sub	r8, r2, #32
   405c8:	lsl	r6, r4, r2
   405cc:	lsl	r7, r4, r8
   405d0:	rsb	r8, r2, #32
   405d4:	orr	r0, r0, r6
   405d8:	orr	r7, r7, r4, lsr r8
   405dc:	orr	r1, r1, r7
   405e0:	cmp	r5, r3
   405e4:	bne	405b0 <fputs@plt+0x2f49c>
   405e8:	strd	r6, [sp, #72]	; 0x48
   405ec:	ldr	r7, [sp, #16]
   405f0:	mvn	r0, r0
   405f4:	mvn	r1, r1
   405f8:	ldrd	r4, [sp]
   405fc:	and	r4, r4, r0
   40600:	and	r5, r5, r1
   40604:	orrs	r3, r4, r5
   40608:	movne	r3, #512	; 0x200
   4060c:	moveq	r3, #576	; 0x240
   40610:	cmp	r7, #0
   40614:	str	r3, [sl, #36]	; 0x24
   40618:	bne	40858 <fputs@plt+0x2f744>
   4061c:	ldr	r3, [sp, #56]	; 0x38
   40620:	ldrb	r3, [r3, #42]	; 0x2a
   40624:	tst	r3, #32
   40628:	bne	407e8 <fputs@plt+0x2f6d4>
   4062c:	ldr	r3, [sp, #40]	; 0x28
   40630:	orr	r4, r4, r5
   40634:	cmp	r3, #0
   40638:	cmpeq	r4, #0
   4063c:	bne	40714 <fputs@plt+0x2f600>
   40640:	ldr	r3, [sp, #56]	; 0x38
   40644:	ldrsh	r0, [r9, #48]	; 0x30
   40648:	ldrsh	r1, [r3, #40]	; 0x28
   4064c:	cmp	r0, r1
   40650:	bge	40714 <fputs@plt+0x2f600>
   40654:	ldr	r2, [sp, #80]	; 0x50
   40658:	ldrh	r3, [r2, #36]	; 0x24
   4065c:	tst	r3, #4
   40660:	bne	40714 <fputs@plt+0x2f600>
   40664:	ldr	r3, [sp, #84]	; 0x54
   40668:	ldr	r3, [r3, #16]
   4066c:	cmp	r3, #0
   40670:	beq	40714 <fputs@plt+0x2f600>
   40674:	ldr	r3, [r2]
   40678:	ldr	r3, [r3]
   4067c:	ldrh	r3, [r3, #64]	; 0x40
   40680:	tst	r3, #64	; 0x40
   40684:	bne	40714 <fputs@plt+0x2f600>
   40688:	mov	r4, #0
   4068c:	mov	r5, r4
   40690:	mov	r3, fp
   40694:	b	407f8 <fputs@plt+0x2f6e4>
   40698:	ldr	r3, [sp, #16]
   4069c:	ldr	r2, [sp, #28]
   406a0:	add	r3, r3, #1
   406a4:	cmp	r3, r2
   406a8:	add	sl, sl, #20
   406ac:	bne	4049c <fputs@plt+0x2f388>
   406b0:	ldr	sl, [sp, #68]	; 0x44
   406b4:	ldr	r3, [r9, #44]	; 0x2c
   406b8:	cmp	r3, #0
   406bc:	bgt	40894 <fputs@plt+0x2f780>
   406c0:	mov	r3, #256	; 0x100
   406c4:	str	r3, [sl, #36]	; 0x24
   406c8:	mov	r3, fp
   406cc:	ldr	r4, [sp, #36]	; 0x24
   406d0:	strb	r3, [sl, #17]
   406d4:	ldr	r3, [sp, #32]
   406d8:	add	r2, r4, #16
   406dc:	ldr	r1, [sp, #60]	; 0x3c
   406e0:	strh	r2, [sl, #20]
   406e4:	ldr	r0, [r3, #12]
   406e8:	mov	r2, sl
   406ec:	mov	r3, r4
   406f0:	bl	209a4 <fputs@plt+0xf890>
   406f4:	ldr	r3, [sp, #24]
   406f8:	mov	r2, sl
   406fc:	ldr	r1, [r3, #16]
   40700:	ldr	r0, [r3]
   40704:	bl	24f08 <fputs@plt+0x13df4>
   40708:	strh	r4, [sl, #22]
   4070c:	cmp	r0, #0
   40710:	bne	40740 <fputs@plt+0x2f62c>
   40714:	ldr	r4, [sp, #12]
   40718:	mov	r3, fp
   4071c:	mov	r2, r9
   40720:	mov	r1, r4
   40724:	ldr	r0, [sp, #24]
   40728:	bl	3fb48 <fputs@plt+0x2ea34>
   4072c:	ldr	r3, [r4, #68]	; 0x44
   40730:	cmp	r3, #0
   40734:	clzeq	r3, r0
   40738:	lsreq	r3, r3, #5
   4073c:	beq	403d0 <fputs@plt+0x2f2bc>
   40740:	add	sp, sp, #156	; 0x9c
   40744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40748:	ldr	r2, [r4, #28]
   4074c:	ldr	r1, [sp]
   40750:	cmp	r1, r2
   40754:	bne	404e8 <fputs@plt+0x2f3d4>
   40758:	ldrsh	ip, [r4, #32]
   4075c:	cmp	ip, #0
   40760:	blt	40550 <fputs@plt+0x2f43c>
   40764:	ldrh	r0, [r9, #50]	; 0x32
   40768:	cmp	r0, #0
   4076c:	beq	4069c <fputs@plt+0x2f588>
   40770:	ldr	r2, [r9, #4]
   40774:	ldrsh	r1, [r2]
   40778:	cmp	r1, ip
   4077c:	beq	40550 <fputs@plt+0x2f43c>
   40780:	add	r0, r2, r0, lsl #1
   40784:	add	r2, r2, #2
   40788:	b	40798 <fputs@plt+0x2f684>
   4078c:	ldrsh	r1, [r2], #2
   40790:	cmp	ip, r1
   40794:	beq	40550 <fputs@plt+0x2f43c>
   40798:	cmp	r0, r2
   4079c:	bne	4078c <fputs@plt+0x2f678>
   407a0:	b	4069c <fputs@plt+0x2f588>
   407a4:	ldr	r3, [r9, #44]	; 0x2c
   407a8:	cmp	r3, #0
   407ac:	ble	406c0 <fputs@plt+0x2f5ac>
   407b0:	ldr	r3, [sp, #44]	; 0x2c
   407b4:	tst	r3, #32
   407b8:	bne	407c8 <fputs@plt+0x2f6b4>
   407bc:	ldr	r5, [r9, #4]
   407c0:	mov	r7, fp
   407c4:	b	40574 <fputs@plt+0x2f460>
   407c8:	mov	r3, #576	; 0x240
   407cc:	str	r3, [sl, #36]	; 0x24
   407d0:	ldr	r3, [sp, #56]	; 0x38
   407d4:	ldrb	r3, [r3, #42]	; 0x2a
   407d8:	tst	r3, #32
   407dc:	beq	40714 <fputs@plt+0x2f600>
   407e0:	mov	r4, #0
   407e4:	mov	r5, r4
   407e8:	ldr	r3, [sp, #56]	; 0x38
   407ec:	ldrsh	r0, [r9, #48]	; 0x30
   407f0:	ldrsh	r1, [r3, #40]	; 0x28
   407f4:	mov	r3, fp
   407f8:	strb	r3, [sl, #17]
   407fc:	rsb	r0, r0, r0, lsl #4
   40800:	bl	8e518 <fputs@plt+0x7d404>
   40804:	ldrh	r2, [sp, #36]	; 0x24
   40808:	orrs	r1, r4, r5
   4080c:	add	r3, r2, #1
   40810:	add	r0, r0, r3
   40814:	sxth	r0, r0
   40818:	beq	40828 <fputs@plt+0x2f714>
   4081c:	add	r2, r2, #16
   40820:	sxth	r1, r2
   40824:	bl	1d93c <fputs@plt+0xc828>
   40828:	strh	r0, [sl, #20]
   4082c:	ldr	r0, [sp, #32]
   40830:	ldr	r4, [sp, #36]	; 0x24
   40834:	mov	r2, sl
   40838:	mov	r3, r4
   4083c:	ldr	r1, [sp, #60]	; 0x3c
   40840:	ldr	r0, [r0, #12]
   40844:	b	406f0 <fputs@plt+0x2f5dc>
   40848:	mov	r4, #0
   4084c:	mov	r5, r4
   40850:	mov	r3, #576	; 0x240
   40854:	str	r3, [sl, #36]	; 0x24
   40858:	ldr	r2, [sp, #56]	; 0x38
   4085c:	ldrb	r3, [sp, #8]
   40860:	ldrsh	r0, [r9, #48]	; 0x30
   40864:	ldrsh	r1, [r2, #40]	; 0x28
   40868:	b	407f8 <fputs@plt+0x2f6e4>
   4086c:	ldr	r3, [r3, #44]	; 0x2c
   40870:	str	r3, [sp]
   40874:	b	4041c <fputs@plt+0x2f308>
   40878:	mov	r3, #256	; 0x100
   4087c:	str	r3, [sl, #36]	; 0x24
   40880:	ldrb	r3, [sp, #8]
   40884:	b	406cc <fputs@plt+0x2f5b8>
   40888:	ldr	r3, [r9, #44]	; 0x2c
   4088c:	cmp	r3, #0
   40890:	ble	406c0 <fputs@plt+0x2f5ac>
   40894:	ldr	r3, [sp, #44]	; 0x2c
   40898:	tst	r3, #32
   4089c:	beq	407bc <fputs@plt+0x2f6a8>
   408a0:	mov	r3, #576	; 0x240
   408a4:	str	r3, [sl, #36]	; 0x24
   408a8:	ldr	r3, [sp, #56]	; 0x38
   408ac:	ldrb	r3, [r3, #42]	; 0x2a
   408b0:	tst	r3, #32
   408b4:	bne	407e0 <fputs@plt+0x2f6cc>
   408b8:	b	40640 <fputs@plt+0x2f52c>
   408bc:	mvn	r0, #0
   408c0:	mov	r1, r0
   408c4:	b	405f8 <fputs@plt+0x2f4e4>
   408c8:	sxth	r0, r8
   408cc:	asr	r1, r0, #31
   408d0:	bl	174f8 <fputs@plt+0x63e4>
   408d4:	ldr	r3, [sp, #24]
   408d8:	ldr	r3, [r3, #16]
   408dc:	cmp	r3, #0
   408e0:	sub	r2, r0, #33	; 0x21
   408e4:	uxth	r2, r2
   408e8:	sxth	r7, r2
   408ec:	bne	40390 <fputs@plt+0x2f27c>
   408f0:	ldr	r1, [sp, #80]	; 0x50
   408f4:	ldrh	r0, [r1, #36]	; 0x24
   408f8:	ands	r0, r0, #128	; 0x80
   408fc:	movne	r0, r3
   40900:	movne	r5, #1
   40904:	bne	40398 <fputs@plt+0x2f284>
   40908:	ldr	r3, [r1]
   4090c:	clz	r4, r4
   40910:	lsr	r4, r4, #5
   40914:	ldr	r3, [r3]
   40918:	ldr	r5, [r3, #24]
   4091c:	ands	r5, r4, r5, lsr #20
   40920:	moveq	r5, #1
   40924:	beq	40398 <fputs@plt+0x2f284>
   40928:	ldr	r3, [sp, #12]
   4092c:	ldrb	r3, [r3, #37]	; 0x25
   40930:	ands	r1, r3, #1
   40934:	bne	40398 <fputs@plt+0x2f284>
   40938:	ldr	r0, [sp, #56]	; 0x38
   4093c:	ldrb	r0, [r0, #42]	; 0x2a
   40940:	ands	r0, r0, #32
   40944:	bne	40394 <fputs@plt+0x2f280>
   40948:	ands	r3, r3, #40	; 0x28
   4094c:	bne	40398 <fputs@plt+0x2f284>
   40950:	ldr	r0, [sp, #32]
   40954:	ldr	r1, [r0, #12]
   40958:	ldr	r4, [r0, #20]
   4095c:	add	r1, r1, r1, lsl #1
   40960:	add	r1, r4, r1, lsl #4
   40964:	cmp	r4, r1
   40968:	str	r1, [sp]
   4096c:	bcs	40a70 <fputs@plt+0x2f95c>
   40970:	add	r2, r2, r8
   40974:	mov	fp, #1
   40978:	mov	r8, r3
   4097c:	uxth	r3, r2
   40980:	str	r3, [sp, #8]
   40984:	add	r3, r3, #4
   40988:	str	r3, [sp, #16]
   4098c:	str	r6, [sp, #20]
   40990:	str	r7, [sp, #28]
   40994:	ldrd	r2, [r4, #32]
   40998:	ldrd	r0, [sl, #8]
   4099c:	and	r6, r2, r0
   409a0:	and	r7, r3, r1
   409a4:	orrs	r3, r6, r7
   409a8:	beq	40a78 <fputs@plt+0x2f964>
   409ac:	mov	r3, r5
   409b0:	mov	r0, r8
   409b4:	ldr	r2, [sp]
   409b8:	add	r4, r4, #48	; 0x30
   409bc:	cmp	r2, r4
   409c0:	movls	r2, #0
   409c4:	andhi	r2, r3, #1
   409c8:	cmp	r2, #0
   409cc:	bne	40994 <fputs@plt+0x2f880>
   409d0:	ldr	r6, [sp, #20]
   409d4:	mov	r5, r3
   409d8:	b	40398 <fputs@plt+0x2f284>
   409dc:	ldr	r2, [sp, #56]	; 0x38
   409e0:	ldrb	r3, [r2, #42]	; 0x2a
   409e4:	tst	r3, #32
   409e8:	beq	40a00 <fputs@plt+0x2f8ec>
   409ec:	ldr	r9, [r2, #8]
   409f0:	ldrsh	r8, [r2, #38]	; 0x26
   409f4:	adds	r6, r9, #0
   409f8:	movne	r6, #1
   409fc:	b	40370 <fputs@plt+0x2f25c>
   40a00:	add	r9, sp, #96	; 0x60
   40a04:	mov	r2, #56	; 0x38
   40a08:	mov	r1, r4
   40a0c:	mov	r0, r9
   40a10:	bl	10ee0 <memset@plt>
   40a14:	ldr	r0, [sp, #56]	; 0x38
   40a18:	ldr	ip, [sp, #12]
   40a1c:	mov	r3, #5
   40a20:	strb	r3, [sp, #150]	; 0x96
   40a24:	ldr	r3, [ip, #16]
   40a28:	ldrh	r2, [r0, #40]	; 0x28
   40a2c:	ldrb	r1, [ip, #37]	; 0x25
   40a30:	ldrsh	r8, [r0, #38]	; 0x26
   40a34:	strh	r2, [sp, #144]	; 0x90
   40a38:	ldr	r2, [r3, #8]
   40a3c:	add	r3, sp, #90	; 0x5a
   40a40:	mov	r6, #1
   40a44:	tst	r1, #1
   40a48:	str	r3, [sp, #100]	; 0x64
   40a4c:	add	r3, sp, #92	; 0x5c
   40a50:	str	r0, [sp, #108]	; 0x6c
   40a54:	strh	r4, [sp, #94]	; 0x5e
   40a58:	strh	r8, [sp, #92]	; 0x5c
   40a5c:	strh	r6, [sp, #146]	; 0x92
   40a60:	strh	r6, [sp, #148]	; 0x94
   40a64:	str	r3, [sp, #104]	; 0x68
   40a68:	streq	r2, [sp, #116]	; 0x74
   40a6c:	b	40370 <fputs@plt+0x2f25c>
   40a70:	mov	r0, r3
   40a74:	b	40398 <fputs@plt+0x2f284>
   40a78:	ldr	r1, [sp, #12]
   40a7c:	ldr	r2, [r4, #8]
   40a80:	ldr	r3, [r1, #44]	; 0x2c
   40a84:	ldr	r1, [r1, #16]
   40a88:	cmp	r2, r3
   40a8c:	bne	409ac <fputs@plt+0x2f898>
   40a90:	ldrh	r3, [r4, #18]
   40a94:	tst	r3, #130	; 0x82
   40a98:	beq	409ac <fputs@plt+0x2f898>
   40a9c:	mov	r0, r4
   40aa0:	bl	2087c <fputs@plt+0xf768>
   40aa4:	cmp	r0, #0
   40aa8:	beq	409ac <fputs@plt+0x2f898>
   40aac:	ldr	r3, [sp, #56]	; 0x38
   40ab0:	strh	fp, [sl, #24]
   40ab4:	str	r8, [sl, #28]
   40ab8:	ldr	r2, [r3, #12]
   40abc:	ldr	r3, [sl, #48]	; 0x30
   40ac0:	strh	r8, [sl, #42]	; 0x2a
   40ac4:	strh	fp, [sl, #40]	; 0x28
   40ac8:	str	r4, [r3]
   40acc:	ldrh	r3, [sp, #16]
   40ad0:	cmp	r2, #0
   40ad4:	strh	r3, [sl, #18]
   40ad8:	bne	40af4 <fputs@plt+0x2f9e0>
   40adc:	ldr	r3, [sp, #56]	; 0x38
   40ae0:	ldrb	r3, [r3, #42]	; 0x2a
   40ae4:	tst	r3, #2
   40ae8:	ldreq	r3, [sp, #8]
   40aec:	addeq	r3, r3, #28
   40af0:	strheq	r3, [sl, #18]
   40af4:	mov	r3, #43	; 0x2b
   40af8:	strh	r3, [sl, #22]
   40afc:	mov	r1, #43	; 0x2b
   40b00:	ldr	r0, [sp, #28]
   40b04:	bl	1d93c <fputs@plt+0xc828>
   40b08:	ldrd	r2, [r4, #32]
   40b0c:	ldrd	r6, [sp, #48]	; 0x30
   40b10:	mov	r1, #16384	; 0x4000
   40b14:	str	r1, [sl, #36]	; 0x24
   40b18:	orr	r7, r7, r3
   40b1c:	ldr	r3, [sp, #24]
   40b20:	orr	r6, r6, r2
   40b24:	mov	r2, sl
   40b28:	ldr	r1, [r3, #16]
   40b2c:	strd	r6, [sl]
   40b30:	strh	r0, [sl, #20]
   40b34:	ldr	r0, [r3]
   40b38:	bl	24f08 <fputs@plt+0x13df4>
   40b3c:	clz	r3, r0
   40b40:	lsr	r3, r3, #5
   40b44:	b	409b4 <fputs@plt+0x2f8a0>
   40b48:	andeq	r9, r6, ip, asr #27
   40b4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40b50:	mov	lr, r0
   40b54:	sub	sp, sp, #708	; 0x2c4
   40b58:	ldr	ip, [lr, #4]
   40b5c:	strd	r2, [sp, #56]	; 0x38
   40b60:	ldr	r1, [lr, #12]
   40b64:	ldr	r3, [ip, #12]
   40b68:	mov	r5, ip
   40b6c:	str	ip, [sp, #96]	; 0x60
   40b70:	add	r3, r3, r3, lsl #1
   40b74:	ldr	ip, [ip, #20]
   40b78:	mov	r6, r1
   40b7c:	add	r3, ip, r3, lsl #4
   40b80:	str	r0, [sp, #100]	; 0x64
   40b84:	str	r1, [sp, #88]	; 0x58
   40b88:	add	r0, sp, #128	; 0x80
   40b8c:	mov	r2, #56	; 0x38
   40b90:	mov	r1, #0
   40b94:	mov	r7, r3
   40b98:	str	r3, [sp, #92]	; 0x5c
   40b9c:	ldr	r4, [lr]
   40ba0:	str	r0, [sp, #36]	; 0x24
   40ba4:	bl	10ee0 <memset@plt>
   40ba8:	ldrb	r3, [r6, #16]
   40bac:	ldr	r2, [r4, #4]
   40bb0:	ldr	r1, [r5, #20]
   40bb4:	add	r2, r2, #8
   40bb8:	add	r3, r3, r3, lsl #3
   40bbc:	cmp	r7, r1
   40bc0:	add	r3, r2, r3, lsl #3
   40bc4:	str	r3, [sp, #64]	; 0x40
   40bc8:	ldr	r3, [r3, #44]	; 0x2c
   40bcc:	str	r1, [sp, #44]	; 0x2c
   40bd0:	str	r3, [sp, #72]	; 0x48
   40bd4:	bls	40fa8 <fputs@plt+0x2fe94>
   40bd8:	add	r3, sp, #108	; 0x6c
   40bdc:	add	r8, sp, #184	; 0xb8
   40be0:	str	r3, [sp, #52]	; 0x34
   40be4:	add	r3, sp, #240	; 0xf0
   40be8:	str	r3, [sp, #84]	; 0x54
   40bec:	ldr	r3, [sp, #44]	; 0x2c
   40bf0:	ldrh	r3, [r3, #18]
   40bf4:	tst	r3, #512	; 0x200
   40bf8:	beq	40f90 <fputs@plt+0x2fe7c>
   40bfc:	ldr	r3, [sp, #44]	; 0x2c
   40c00:	ldr	ip, [r3, #12]
   40c04:	ldr	r3, [sp, #88]	; 0x58
   40c08:	add	r1, ip, #416	; 0x1a0
   40c0c:	ldrd	r2, [r3, #8]
   40c10:	ldrd	r0, [r1, #-8]
   40c14:	and	r2, r2, r0
   40c18:	and	r3, r3, r1
   40c1c:	orrs	r3, r2, r3
   40c20:	beq	40f90 <fputs@plt+0x2fe7c>
   40c24:	ldr	r3, [ip, #12]
   40c28:	ldr	r2, [ip, #20]
   40c2c:	ldr	lr, [sp, #100]	; 0x64
   40c30:	add	ip, r3, r3, lsl #1
   40c34:	mov	r4, r2
   40c38:	add	ip, r4, ip, lsl #4
   40c3c:	str	r2, [sp, #24]
   40c40:	ldm	lr!, {r0, r1, r2, r3}
   40c44:	mov	lr, r4
   40c48:	str	ip, [sp, #48]	; 0x30
   40c4c:	mov	r4, ip
   40c50:	ldr	ip, [sp, #52]	; 0x34
   40c54:	cmp	lr, r4
   40c58:	str	r8, [sp, #124]	; 0x7c
   40c5c:	stmia	ip!, {r0, r1, r2, r3}
   40c60:	mov	r3, #0
   40c64:	str	r3, [sp, #116]	; 0x74
   40c68:	bcs	40fbc <fputs@plt+0x2fea8>
   40c6c:	mov	r3, #1
   40c70:	str	r3, [sp, #28]
   40c74:	mov	r3, #0
   40c78:	str	r3, [sp, #40]	; 0x28
   40c7c:	add	r3, sp, #248	; 0xf8
   40c80:	str	r3, [sp, #76]	; 0x4c
   40c84:	add	r3, sp, #136	; 0x88
   40c88:	str	r3, [sp, #68]	; 0x44
   40c8c:	add	r3, sp, #192	; 0xc0
   40c90:	str	r3, [sp, #80]	; 0x50
   40c94:	b	40d34 <fputs@plt+0x2fc20>
   40c98:	ldr	r3, [r2, #12]
   40c9c:	str	r3, [sp, #112]	; 0x70
   40ca0:	ldr	r3, [sp, #64]	; 0x40
   40ca4:	mov	r2, #0
   40ca8:	strh	r2, [r8]
   40cac:	ldr	r3, [r3, #16]
   40cb0:	ldrb	r3, [r3, #42]	; 0x2a
   40cb4:	tst	r3, #16
   40cb8:	beq	40d8c <fputs@plt+0x2fc78>
   40cbc:	add	r3, sp, #744	; 0x2e8
   40cc0:	ldr	r0, [sp, #52]	; 0x34
   40cc4:	ldrd	r2, [r3]
   40cc8:	strd	r2, [sp]
   40ccc:	ldrd	r2, [sp, #56]	; 0x38
   40cd0:	bl	3ce08 <fputs@plt+0x2bcf4>
   40cd4:	str	r0, [sp, #40]	; 0x28
   40cd8:	ldr	r3, [sp, #40]	; 0x28
   40cdc:	cmp	r3, #0
   40ce0:	beq	40da8 <fputs@plt+0x2fc94>
   40ce4:	ldrh	r4, [r8]
   40ce8:	cmp	r4, #0
   40cec:	beq	40dd0 <fputs@plt+0x2fcbc>
   40cf0:	ldr	r3, [sp, #28]
   40cf4:	cmp	r3, #0
   40cf8:	beq	40e9c <fputs@plt+0x2fd88>
   40cfc:	ldr	r3, [sp, #36]	; 0x24
   40d00:	lsl	r2, r4, #4
   40d04:	ldr	r1, [sp, #80]	; 0x50
   40d08:	ldr	r0, [sp, #68]	; 0x44
   40d0c:	strh	r4, [r3]
   40d10:	bl	10f7c <memcpy@plt>
   40d14:	mov	r3, #0
   40d18:	str	r3, [sp, #28]
   40d1c:	ldr	r3, [sp, #24]
   40d20:	ldr	r2, [sp, #48]	; 0x30
   40d24:	add	r3, r3, #48	; 0x30
   40d28:	cmp	r2, r3
   40d2c:	str	r3, [sp, #24]
   40d30:	bls	40dd8 <fputs@plt+0x2fcc4>
   40d34:	ldr	r2, [sp, #24]
   40d38:	ldrh	r3, [r2, #18]
   40d3c:	tst	r3, #1024	; 0x400
   40d40:	bne	40c98 <fputs@plt+0x2fb84>
   40d44:	ldr	r3, [sp, #24]
   40d48:	ldr	r2, [sp, #72]	; 0x48
   40d4c:	ldr	r3, [r3, #8]
   40d50:	cmp	r2, r3
   40d54:	bne	40d1c <fputs@plt+0x2fc08>
   40d58:	ldr	r2, [sp, #96]	; 0x60
   40d5c:	ldr	r3, [r2]
   40d60:	str	r2, [sp, #300]	; 0x12c
   40d64:	str	r3, [sp, #296]	; 0x128
   40d68:	mov	r3, #72	; 0x48
   40d6c:	strb	r3, [sp, #304]	; 0x130
   40d70:	mov	r3, #1
   40d74:	str	r3, [sp, #308]	; 0x134
   40d78:	ldr	r3, [sp, #24]
   40d7c:	str	r3, [sp, #316]	; 0x13c
   40d80:	add	r3, sp, #296	; 0x128
   40d84:	str	r3, [sp, #112]	; 0x70
   40d88:	b	40ca0 <fputs@plt+0x2fb8c>
   40d8c:	ldrd	r2, [sp, #56]	; 0x38
   40d90:	ldr	r0, [sp, #52]	; 0x34
   40d94:	bl	4030c <fputs@plt+0x2f1f8>
   40d98:	str	r0, [sp, #40]	; 0x28
   40d9c:	ldr	r3, [sp, #40]	; 0x28
   40da0:	cmp	r3, #0
   40da4:	bne	40ce4 <fputs@plt+0x2fbd0>
   40da8:	add	r3, sp, #744	; 0x2e8
   40dac:	ldr	r0, [sp, #52]	; 0x34
   40db0:	ldrd	r2, [r3]
   40db4:	strd	r2, [sp]
   40db8:	ldrd	r2, [sp, #56]	; 0x38
   40dbc:	bl	40b4c <fputs@plt+0x2fa38>
   40dc0:	ldrh	r4, [r8]
   40dc4:	cmp	r4, #0
   40dc8:	str	r0, [sp, #40]	; 0x28
   40dcc:	bne	40cf0 <fputs@plt+0x2fbdc>
   40dd0:	ldr	r3, [sp, #36]	; 0x24
   40dd4:	strh	r4, [r3]
   40dd8:	ldr	r1, [sp, #88]	; 0x58
   40ddc:	ldr	r0, [sp, #40]	; 0x28
   40de0:	ldr	r2, [r1, #48]	; 0x30
   40de4:	cmp	r0, #0
   40de8:	mov	r0, #1
   40dec:	strh	r0, [r1, #40]	; 0x28
   40df0:	ldr	r0, [sp, #44]	; 0x2c
   40df4:	str	r0, [r2]
   40df8:	mov	r2, #8192	; 0x2000
   40dfc:	str	r2, [r1, #36]	; 0x24
   40e00:	mov	r2, #0
   40e04:	strh	r2, [r1, #18]
   40e08:	strb	r2, [r1, #17]
   40e0c:	mov	r2, #0
   40e10:	str	r2, [r1, #24]
   40e14:	str	r2, [r1, #28]
   40e18:	str	r2, [r1, #32]
   40e1c:	bne	40e90 <fputs@plt+0x2fd7c>
   40e20:	ldr	r9, [sp, #36]	; 0x24
   40e24:	ldrh	r3, [r9]
   40e28:	cmp	r3, #0
   40e2c:	beq	40f90 <fputs@plt+0x2fe7c>
   40e30:	mov	r4, r9
   40e34:	mov	r5, #0
   40e38:	ldr	r6, [sp, #88]	; 0x58
   40e3c:	ldr	r7, [sp, #100]	; 0x64
   40e40:	b	40e50 <fputs@plt+0x2fd3c>
   40e44:	ldrh	r3, [r9]
   40e48:	cmp	r3, r5
   40e4c:	ble	40f90 <fputs@plt+0x2fe7c>
   40e50:	ldrh	r1, [r4, #16]
   40e54:	ldrd	r2, [r4, #8]
   40e58:	ldr	r0, [r7]
   40e5c:	add	r1, r1, #1
   40e60:	strh	r1, [r6, #20]
   40e64:	ldrsh	r1, [r4, #18]
   40e68:	strd	r2, [r6]
   40e6c:	mov	r2, r6
   40e70:	strh	r1, [r6, #22]
   40e74:	ldr	r1, [r7, #16]
   40e78:	bl	24f08 <fputs@plt+0x13df4>
   40e7c:	add	r5, r5, #1
   40e80:	add	r4, r4, #16
   40e84:	cmp	r0, #0
   40e88:	beq	40e44 <fputs@plt+0x2fd30>
   40e8c:	str	r0, [sp, #40]	; 0x28
   40e90:	ldr	r0, [sp, #40]	; 0x28
   40e94:	add	sp, sp, #708	; 0x2c4
   40e98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40e9c:	ldr	r6, [sp, #36]	; 0x24
   40ea0:	ldr	r9, [sp, #84]	; 0x54
   40ea4:	ldr	r1, [sp, #68]	; 0x44
   40ea8:	ldrh	r3, [r6]
   40eac:	mov	r2, r9
   40eb0:	ldr	r0, [sp, #76]	; 0x4c
   40eb4:	strh	r3, [r2]
   40eb8:	lsl	r2, r3, #4
   40ebc:	mov	r5, r3
   40ec0:	str	r3, [sp, #32]
   40ec4:	bl	10f7c <memcpy@plt>
   40ec8:	mov	r3, r6
   40ecc:	ldr	r2, [sp, #28]
   40ed0:	cmp	r5, #0
   40ed4:	strh	r2, [r3]
   40ed8:	beq	40d1c <fputs@plt+0x2fc08>
   40edc:	str	r2, [sp, #16]
   40ee0:	cmp	r4, #0
   40ee4:	beq	40f6c <fputs@plt+0x2fe58>
   40ee8:	ldrd	r2, [r9, #8]
   40eec:	ldrsh	fp, [r9, #16]
   40ef0:	ldrsh	sl, [r9, #18]
   40ef4:	str	r9, [sp, #20]
   40ef8:	ldr	r5, [sp, #28]
   40efc:	ldr	r9, [sp, #36]	; 0x24
   40f00:	mov	r4, r8
   40f04:	strd	r2, [sp, #8]
   40f08:	ldrd	r6, [r4, #8]
   40f0c:	ldrd	r2, [sp, #8]
   40f10:	ldrsh	r1, [r4, #16]
   40f14:	mov	r0, fp
   40f18:	orr	r3, r3, r7
   40f1c:	orr	r2, r2, r6
   40f20:	mov	r6, r2
   40f24:	mov	r7, r3
   40f28:	bl	1d93c <fputs@plt+0xc828>
   40f2c:	ldrsh	r1, [r4, #18]
   40f30:	add	r5, r5, #1
   40f34:	add	r4, r4, #16
   40f38:	mov	r2, r0
   40f3c:	mov	r0, sl
   40f40:	bl	1d93c <fputs@plt+0xc828>
   40f44:	mov	r3, r7
   40f48:	str	r2, [sp]
   40f4c:	str	r0, [sp, #4]
   40f50:	mov	r2, r6
   40f54:	mov	r0, r9
   40f58:	bl	19e08 <fputs@plt+0x8cf4>
   40f5c:	ldrh	r3, [r8]
   40f60:	cmp	r3, r5
   40f64:	bgt	40f08 <fputs@plt+0x2fdf4>
   40f68:	ldr	r9, [sp, #20]
   40f6c:	ldr	r3, [sp, #16]
   40f70:	ldr	r2, [sp, #32]
   40f74:	add	r3, r3, #1
   40f78:	cmp	r3, r2
   40f7c:	str	r3, [sp, #16]
   40f80:	add	r9, r9, #16
   40f84:	beq	40d1c <fputs@plt+0x2fc08>
   40f88:	ldrh	r4, [r8]
   40f8c:	b	40ee0 <fputs@plt+0x2fdcc>
   40f90:	ldr	r3, [sp, #44]	; 0x2c
   40f94:	ldr	r2, [sp, #92]	; 0x5c
   40f98:	add	r3, r3, #48	; 0x30
   40f9c:	cmp	r2, r3
   40fa0:	str	r3, [sp, #44]	; 0x2c
   40fa4:	bhi	40bec <fputs@plt+0x2fad8>
   40fa8:	mov	r3, #0
   40fac:	str	r3, [sp, #40]	; 0x28
   40fb0:	ldr	r0, [sp, #40]	; 0x28
   40fb4:	add	sp, sp, #708	; 0x2c4
   40fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40fbc:	ldr	r1, [sp, #88]	; 0x58
   40fc0:	mov	r0, #1
   40fc4:	ldr	r2, [r1, #48]	; 0x30
   40fc8:	strh	r0, [r1, #40]	; 0x28
   40fcc:	ldr	r0, [sp, #44]	; 0x2c
   40fd0:	str	r0, [r2]
   40fd4:	mov	r2, #8192	; 0x2000
   40fd8:	str	r2, [r1, #36]	; 0x24
   40fdc:	mov	r2, #0
   40fe0:	strh	r2, [r1, #18]
   40fe4:	strb	r2, [r1, #17]
   40fe8:	mov	r2, #0
   40fec:	str	r2, [r1, #24]
   40ff0:	str	r2, [r1, #28]
   40ff4:	str	r2, [r1, #32]
   40ff8:	b	40e20 <fputs@plt+0x2fd0c>
   40ffc:	push	{r4, r5, r6, r7, r8, r9, lr}
   41000:	sub	sp, sp, #12
   41004:	mov	r7, r2
   41008:	mov	r4, r3
   4100c:	mov	r6, r1
   41010:	mov	r5, r0
   41014:	ldr	r9, [sp, #40]	; 0x28
   41018:	bl	3f568 <fputs@plt+0x2e454>
   4101c:	mov	r8, r0
   41020:	mov	r0, r7
   41024:	bl	1920c <fputs@plt+0x80f8>
   41028:	mov	r1, r0
   4102c:	mov	r0, r6
   41030:	bl	192cc <fputs@plt+0x81b8>
   41034:	ldr	r6, [r5, #8]
   41038:	mov	r1, r4
   4103c:	ldr	r3, [sp, #48]	; 0x30
   41040:	ldr	r2, [sp, #44]	; 0x2c
   41044:	str	r9, [sp]
   41048:	mov	r7, r0
   4104c:	mov	r0, r6
   41050:	bl	2e760 <fputs@plt+0x1d64c>
   41054:	mvn	r3, #3
   41058:	mov	r2, r8
   4105c:	mov	r4, r0
   41060:	mov	r1, r4
   41064:	mov	r0, r6
   41068:	bl	24588 <fputs@plt+0x13474>
   4106c:	ldr	r0, [r5, #8]
   41070:	ldr	r3, [r0]
   41074:	ldrb	r3, [r3, #69]	; 0x45
   41078:	cmp	r3, #0
   4107c:	bne	41090 <fputs@plt+0x2ff7c>
   41080:	ldr	r3, [sp, #52]	; 0x34
   41084:	orr	r1, r7, r3
   41088:	uxtb	r1, r1
   4108c:	bl	1f968 <fputs@plt+0xe854>
   41090:	mov	r0, r4
   41094:	add	sp, sp, #12
   41098:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4109c:	ldr	ip, [r0]
   410a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   410a4:	sub	sp, sp, #52	; 0x34
   410a8:	ldrb	r5, [ip, #69]	; 0x45
   410ac:	str	ip, [sp, #12]
   410b0:	cmp	r5, #0
   410b4:	beq	410c0 <fputs@plt+0x2ffac>
   410b8:	add	sp, sp, #52	; 0x34
   410bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   410c0:	mov	r6, r2
   410c4:	add	r9, sp, #16
   410c8:	mov	r8, r1
   410cc:	str	r0, [sp, #8]
   410d0:	mov	r2, #32
   410d4:	mov	r1, r5
   410d8:	mov	r0, r9
   410dc:	mov	r4, r3
   410e0:	bl	10ee0 <memset@plt>
   410e4:	ldr	r2, [r6]
   410e8:	ldrsh	r1, [r8, #34]	; 0x22
   410ec:	ldr	r3, [r4]
   410f0:	ldr	r2, [r2, #4]
   410f4:	cmp	r1, #0
   410f8:	str	r2, [sp, #4]
   410fc:	str	r3, [sp, #20]
   41100:	ldr	r4, [r8, #4]
   41104:	ble	411c8 <fputs@plt+0x300b4>
   41108:	add	r4, r4, #14
   4110c:	mov	r6, r5
   41110:	mov	sl, #0
   41114:	mov	fp, #0
   41118:	mov	r7, r8
   4111c:	ldr	r3, [sp, #4]
   41120:	mov	r2, r4
   41124:	mov	r0, r9
   41128:	ldr	r8, [r3, r5]
   4112c:	add	r6, r6, #1
   41130:	mov	r1, r8
   41134:	bl	20c70 <fputs@plt+0xfb5c>
   41138:	ldrb	r2, [r4]
   4113c:	mov	r3, #0
   41140:	mov	r0, r8
   41144:	adds	sl, sl, r2
   41148:	adc	fp, fp, r3
   4114c:	bl	1920c <fputs@plt+0x80f8>
   41150:	mov	r1, r8
   41154:	add	r5, r5, #20
   41158:	cmp	r0, #0
   4115c:	moveq	r3, #65	; 0x41
   41160:	strbne	r0, [r4, #-1]
   41164:	strbeq	r3, [r4, #-1]
   41168:	ldr	r0, [sp, #8]
   4116c:	bl	3f3a4 <fputs@plt+0x2e290>
   41170:	cmp	r0, #0
   41174:	beq	41184 <fputs@plt+0x30070>
   41178:	ldr	r3, [r4, #-6]
   4117c:	cmp	r3, #0
   41180:	beq	411b4 <fputs@plt+0x300a0>
   41184:	ldrsh	r3, [r7, #34]	; 0x22
   41188:	add	r4, r4, #16
   4118c:	cmp	r6, r3
   41190:	blt	4111c <fputs@plt+0x30008>
   41194:	lsl	r1, fp, #2
   41198:	mov	r8, r7
   4119c:	orr	r1, r1, sl, lsr #30
   411a0:	lsl	r0, sl, #2
   411a4:	bl	174f8 <fputs@plt+0x63e4>
   411a8:	strh	r0, [r8, #40]	; 0x28
   411ac:	add	sp, sp, #52	; 0x34
   411b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   411b4:	ldr	r1, [r0]
   411b8:	ldr	r0, [sp, #12]
   411bc:	bl	25ecc <fputs@plt+0x14db8>
   411c0:	str	r0, [r4, #-6]
   411c4:	b	41184 <fputs@plt+0x30070>
   411c8:	mov	r0, r5
   411cc:	mov	r1, r5
   411d0:	b	411a4 <fputs@plt+0x30090>
   411d4:	push	{r4, r5, r6, r7, r8, lr}
   411d8:	ldr	r6, [r1, #28]
   411dc:	ldr	r7, [r0]
   411e0:	ldr	r3, [r1, #8]
   411e4:	ldr	r0, [r6]
   411e8:	orr	r3, r3, #64	; 0x40
   411ec:	cmp	r0, #0
   411f0:	str	r3, [r1, #8]
   411f4:	pople	{r4, r5, r6, r7, r8, pc}
   411f8:	add	r4, r6, #8
   411fc:	mov	r5, #0
   41200:	ldr	r1, [r4, #16]
   41204:	ldrb	r3, [r1, #42]	; 0x2a
   41208:	tst	r3, #2
   4120c:	beq	41240 <fputs@plt+0x3012c>
   41210:	ldr	r2, [r4, #20]
   41214:	cmp	r2, #0
   41218:	bne	41224 <fputs@plt+0x30110>
   4121c:	b	41240 <fputs@plt+0x3012c>
   41220:	mov	r2, r3
   41224:	ldr	r3, [r2, #48]	; 0x30
   41228:	cmp	r3, #0
   4122c:	bne	41220 <fputs@plt+0x3010c>
   41230:	mov	r0, r7
   41234:	add	r3, r2, #28
   41238:	bl	4109c <fputs@plt+0x2ff88>
   4123c:	ldr	r0, [r6]
   41240:	add	r5, r5, #1
   41244:	cmp	r0, r5
   41248:	add	r4, r4, #72	; 0x48
   4124c:	bgt	41200 <fputs@plt+0x300ec>
   41250:	pop	{r4, r5, r6, r7, r8, pc}
   41254:	subs	ip, r2, #0
   41258:	push	{r4, r5, r6, lr}
   4125c:	mov	r5, r1
   41260:	mov	r6, r0
   41264:	mov	r4, r3
   41268:	beq	41280 <fputs@plt+0x3016c>
   4126c:	ldr	r2, [ip, #48]	; 0x30
   41270:	mov	r1, ip
   41274:	bl	41254 <fputs@plt+0x30140>
   41278:	cmp	r0, #0
   4127c:	popne	{r4, r5, r6, pc}
   41280:	ldr	r3, [r5]
   41284:	ldr	r2, [r3]
   41288:	cmp	r4, r2
   4128c:	blt	41298 <fputs@plt+0x30184>
   41290:	mov	r0, #0
   41294:	pop	{r4, r5, r6, pc}
   41298:	ldr	r3, [r3, #4]
   4129c:	add	r4, r4, r4, lsl #2
   412a0:	mov	r0, r6
   412a4:	ldr	r1, [r3, r4, lsl #2]
   412a8:	pop	{r4, r5, r6, lr}
   412ac:	b	3f3a4 <fputs@plt+0x2e290>
   412b0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   412b4:	mov	sl, r1
   412b8:	ldr	fp, [r1]
   412bc:	ldr	r9, [r0]
   412c0:	sub	r8, fp, r2
   412c4:	mov	r7, r0
   412c8:	mov	r5, r2
   412cc:	mov	r1, r8
   412d0:	add	r2, r3, #1
   412d4:	mov	r0, r9
   412d8:	bl	284f4 <fputs@plt+0x173e0>
   412dc:	subs	r6, r0, #0
   412e0:	beq	4133c <fputs@plt+0x30228>
   412e4:	add	r4, r5, r5, lsl #2
   412e8:	cmp	fp, r5
   412ec:	lsl	r3, r4, #2
   412f0:	ldr	r4, [sl, #4]
   412f4:	ble	4133c <fputs@plt+0x30228>
   412f8:	add	r3, r3, #20
   412fc:	add	r4, r4, r3
   41300:	add	sl, r6, #20
   41304:	mov	r5, #0
   41308:	ldr	r1, [r4, #-20]	; 0xffffffec
   4130c:	mov	r0, r7
   41310:	bl	3f3a4 <fputs@plt+0x2e290>
   41314:	ldr	r3, [r6, #16]
   41318:	add	r4, r4, #20
   4131c:	cmp	r0, #0
   41320:	ldreq	r0, [r9, #8]
   41324:	str	r0, [sl], #4
   41328:	ldrb	r2, [r4, #-28]	; 0xffffffe4
   4132c:	strb	r2, [r3, r5]
   41330:	add	r5, r5, #1
   41334:	cmp	r5, r8
   41338:	bne	41308 <fputs@plt+0x301f4>
   4133c:	mov	r0, r6
   41340:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41344:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41348:	sub	sp, sp, #236	; 0xec
   4134c:	add	ip, sp, #272	; 0x110
   41350:	mov	r5, r3
   41354:	ldrh	ip, [ip]
   41358:	mov	lr, r1
   4135c:	mov	r6, r2
   41360:	mov	r4, ip
   41364:	str	ip, [sp, #176]	; 0xb0
   41368:	ldr	ip, [r0]
   4136c:	cmp	r4, #0
   41370:	ldr	r3, [ip]
   41374:	str	r3, [sp, #192]	; 0xc0
   41378:	beq	41388 <fputs@plt+0x30274>
   4137c:	ldrh	r3, [r3, #64]	; 0x40
   41380:	tst	r3, #128	; 0x80
   41384:	bne	4157c <fputs@plt+0x30468>
   41388:	ldr	r3, [lr]
   4138c:	str	r3, [sp, #208]	; 0xd0
   41390:	uxth	r3, r3
   41394:	cmp	r3, #63	; 0x3f
   41398:	bhi	4157c <fputs@plt+0x30468>
   4139c:	mov	r1, #1
   413a0:	sub	ip, r3, #32
   413a4:	mov	r7, r3
   413a8:	str	r3, [sp, #20]
   413ac:	lsl	r3, r1, ip
   413b0:	rsb	ip, r7, #32
   413b4:	lsl	r2, r1, r7
   413b8:	orr	r3, r3, r1, lsr ip
   413bc:	subs	sl, r2, #1
   413c0:	sbc	fp, r3, #0
   413c4:	orrs	r3, sl, fp
   413c8:	mov	r4, #0
   413cc:	strd	sl, [sp, #168]	; 0xa8
   413d0:	beq	41e0c <fputs@plt+0x30cf8>
   413d4:	mov	r3, #0
   413d8:	mov	r2, #0
   413dc:	mov	fp, r3
   413e0:	strd	r2, [sp, #120]	; 0x78
   413e4:	strd	r2, [sp, #128]	; 0x80
   413e8:	and	r3, r5, #768	; 0x300
   413ec:	str	r3, [sp, #36]	; 0x24
   413f0:	and	r3, r5, #256	; 0x100
   413f4:	str	r3, [sp, #112]	; 0x70
   413f8:	ldr	r3, [pc, #2760]	; 41ec8 <fputs@plt+0x30db4>
   413fc:	mov	sl, r2
   41400:	add	r3, pc, r3
   41404:	str	r3, [sp, #104]	; 0x68
   41408:	ldr	r3, [pc, #2748]	; 41ecc <fputs@plt+0x30db8>
   4140c:	str	r6, [sp, #220]	; 0xdc
   41410:	add	r3, pc, r3
   41414:	str	r3, [sp, #108]	; 0x6c
   41418:	ldr	r3, [pc, #2736]	; 41ed0 <fputs@plt+0x30dbc>
   4141c:	str	lr, [sp, #28]
   41420:	add	r3, pc, r3
   41424:	str	r3, [sp, #212]	; 0xd4
   41428:	ldr	r3, [pc, #2724]	; 41ed4 <fputs@plt+0x30dc0>
   4142c:	str	r0, [sp, #88]	; 0x58
   41430:	add	r3, pc, r3
   41434:	str	r4, [sp, #144]	; 0x90
   41438:	str	r3, [sp, #216]	; 0xd8
   4143c:	ldr	r3, [sp, #176]	; 0xb0
   41440:	ldr	r2, [sp, #144]	; 0x90
   41444:	cmp	r2, r3
   41448:	ldrlt	r3, [sp, #220]	; 0xdc
   4144c:	ldrge	r3, [sp, #276]	; 0x114
   41450:	ldrlt	r3, [r3]
   41454:	ldrlt	r3, [r3, r2, lsl #2]
   41458:	str	r3, [sp, #60]	; 0x3c
   4145c:	ldr	r3, [sp, #60]	; 0x3c
   41460:	ldr	r3, [r3, #36]	; 0x24
   41464:	ands	r5, r3, #1024	; 0x400
   41468:	bne	41dec <fputs@plt+0x30cd8>
   4146c:	ldr	r2, [sp, #60]	; 0x3c
   41470:	ldr	r0, [sp, #88]	; 0x58
   41474:	ldr	ip, [sp, #20]
   41478:	ldrb	r2, [r2, #16]
   4147c:	ldr	r1, [r0, #4]
   41480:	cmp	ip, #0
   41484:	add	r2, r2, r2, lsl #3
   41488:	add	r2, r1, r2, lsl #3
   4148c:	ldr	r2, [r2, #52]	; 0x34
   41490:	str	r2, [sp, #64]	; 0x40
   41494:	beq	41e18 <fputs@plt+0x30d04>
   41498:	add	r3, r0, #328	; 0x148
   4149c:	str	r3, [sp, #56]	; 0x38
   414a0:	ldrd	r2, [sp, #128]	; 0x80
   414a4:	strd	r8, [sp, #48]	; 0x30
   414a8:	mvn	r2, r2
   414ac:	mvn	r3, r3
   414b0:	strd	r2, [sp, #72]	; 0x48
   414b4:	lsr	r6, sl, r5
   414b8:	rsb	r3, r5, #32
   414bc:	sub	r2, r5, #32
   414c0:	orr	r6, r6, fp, lsl r3
   414c4:	orr	r6, r6, fp, lsr r2
   414c8:	mov	r1, #0
   414cc:	and	r0, r6, #1
   414d0:	mov	r9, r2
   414d4:	str	r2, [sp, #24]
   414d8:	orrs	r2, r0, r1
   414dc:	lsr	r7, fp, r5
   414e0:	bne	415bc <fputs@plt+0x304a8>
   414e4:	ldr	r2, [sp, #28]
   414e8:	add	r1, r5, r5, lsl #2
   414ec:	str	r1, [sp, #32]
   414f0:	ldr	r2, [r2, #4]
   414f4:	ldr	r4, [r2, r1, lsl #2]
   414f8:	cmp	r4, #0
   414fc:	beq	41538 <fputs@plt+0x30424>
   41500:	ldr	r2, [r4, #4]
   41504:	tst	r2, #4096	; 0x1000
   41508:	bne	4151c <fputs@plt+0x30408>
   4150c:	b	419e0 <fputs@plt+0x308cc>
   41510:	ldr	r2, [r4, #4]
   41514:	tst	r2, #4096	; 0x1000
   41518:	beq	419dc <fputs@plt+0x308c8>
   4151c:	tst	r2, #262144	; 0x40000
   41520:	ldrne	r2, [r4, #20]
   41524:	ldreq	r4, [r4, #12]
   41528:	ldrne	r2, [r2, #4]
   4152c:	ldrne	r4, [r2]
   41530:	cmp	r4, #0
   41534:	bne	41510 <fputs@plt+0x303fc>
   41538:	mov	r3, #0
   4153c:	ldrb	r3, [r3]
   41540:	udf	#0
   41544:	ldr	r3, [sp, #80]	; 0x50
   41548:	cmp	r3, #0
   4154c:	bne	4186c <fputs@plt+0x30758>
   41550:	ldr	r3, [sp, #84]	; 0x54
   41554:	cmp	r3, #0
   41558:	bne	4186c <fputs@plt+0x30758>
   4155c:	ldrd	r2, [sp, #168]	; 0xa8
   41560:	cmp	r3, fp
   41564:	cmpeq	r2, sl
   41568:	beq	41e0c <fputs@plt+0x30cf8>
   4156c:	ldr	r2, [sp, #20]
   41570:	sub	r3, r2, #1
   41574:	cmp	r3, #0
   41578:	bgt	41e3c <fputs@plt+0x30d28>
   4157c:	mov	r0, #0
   41580:	add	sp, sp, #236	; 0xec
   41584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41588:	str	r9, [sp, #24]
   4158c:	ldr	r1, [sp, #24]
   41590:	mov	r2, #1
   41594:	lsl	r1, r2, r1
   41598:	orr	r3, r1, r2, lsr r3
   4159c:	str	r3, [sp, #156]	; 0x9c
   415a0:	lsl	r3, r2, r5
   415a4:	str	r3, [sp, #152]	; 0x98
   415a8:	ldrd	r2, [sp, #152]	; 0x98
   415ac:	orr	r2, r2, sl
   415b0:	orr	r3, r3, fp
   415b4:	mov	sl, r2
   415b8:	mov	fp, r3
   415bc:	ldr	r3, [sp, #20]
   415c0:	add	r5, r5, #1
   415c4:	cmp	r3, r5
   415c8:	bne	414b4 <fputs@plt+0x303a0>
   415cc:	ldr	r3, [sp, #60]	; 0x3c
   415d0:	strd	r6, [sp, #184]	; 0xb8
   415d4:	ldrd	r8, [sp, #48]	; 0x30
   415d8:	ldr	r3, [r3, #36]	; 0x24
   415dc:	tst	r3, #4096	; 0x1000
   415e0:	bne	41c90 <fputs@plt+0x30b7c>
   415e4:	tst	r3, #256	; 0x100
   415e8:	bne	41dd0 <fputs@plt+0x30cbc>
   415ec:	ldr	r3, [sp, #60]	; 0x3c
   415f0:	ldr	r2, [r3, #28]
   415f4:	cmp	r2, #0
   415f8:	str	r2, [sp, #48]	; 0x30
   415fc:	beq	4157c <fputs@plt+0x30468>
   41600:	ldrb	r3, [r2, #55]	; 0x37
   41604:	tst	r3, #4
   41608:	bne	4157c <fputs@plt+0x30468>
   4160c:	ldrb	r3, [r2, #54]	; 0x36
   41610:	ldrh	r1, [r2, #52]	; 0x34
   41614:	ldrh	r2, [r2, #50]	; 0x32
   41618:	adds	r3, r3, #0
   4161c:	movne	r3, #1
   41620:	cmp	r1, #0
   41624:	str	r1, [sp, #96]	; 0x60
   41628:	str	r2, [sp, #196]	; 0xc4
   4162c:	str	r3, [sp, #84]	; 0x54
   41630:	beq	41550 <fputs@plt+0x3043c>
   41634:	ldr	r0, [sp, #144]	; 0x90
   41638:	mov	r3, #1
   4163c:	sub	r2, r0, #32
   41640:	mov	r1, #0
   41644:	lsl	r2, r3, r2
   41648:	str	r2, [sp, #140]	; 0x8c
   4164c:	ldr	ip, [sp, #140]	; 0x8c
   41650:	rsb	r2, r0, #32
   41654:	str	r1, [sp, #80]	; 0x50
   41658:	orr	r2, ip, r3, lsr r2
   4165c:	str	r2, [sp, #140]	; 0x8c
   41660:	lsl	r2, r3, r0
   41664:	str	r3, [sp, #100]	; 0x64
   41668:	str	r2, [sp, #136]	; 0x88
   4166c:	str	r1, [sp, #180]	; 0xb4
   41670:	str	r1, [sp, #148]	; 0x94
   41674:	str	r1, [sp, #32]
   41678:	b	416c8 <fputs@plt+0x305b4>
   4167c:	ldrh	r3, [r1, #42]	; 0x2a
   41680:	cmp	r3, #0
   41684:	bne	416dc <fputs@plt+0x305c8>
   41688:	ldr	r3, [r1, #48]	; 0x30
   4168c:	ldr	r1, [pc, #2116]	; 41ed8 <fputs@plt+0x30dc4>
   41690:	ldr	r3, [r3, r0, lsl #2]
   41694:	ldrh	r3, [r3, #18]
   41698:	tst	r3, r1
   4169c:	beq	416dc <fputs@plt+0x305c8>
   416a0:	tst	r3, #256	; 0x100
   416a4:	ldr	r3, [sp, #84]	; 0x54
   416a8:	movne	r3, #0
   416ac:	str	r3, [sp, #84]	; 0x54
   416b0:	ldr	r3, [sp, #32]
   416b4:	ldr	r2, [sp, #96]	; 0x60
   416b8:	add	r3, r3, #1
   416bc:	cmp	r3, r2
   416c0:	str	r3, [sp, #32]
   416c4:	bge	41544 <fputs@plt+0x30430>
   416c8:	ldr	r1, [sp, #60]	; 0x3c
   416cc:	ldr	r0, [sp, #32]
   416d0:	ldrh	r2, [r1, #24]
   416d4:	cmp	r2, r0
   416d8:	bgt	4167c <fputs@plt+0x30568>
   416dc:	ldr	r0, [sp, #48]	; 0x30
   416e0:	cmp	r0, #0
   416e4:	beq	41c7c <fputs@plt+0x30b68>
   416e8:	ldr	lr, [sp, #32]
   416ec:	ldr	ip, [r0, #4]
   416f0:	ldr	r1, [r0, #12]
   416f4:	lsl	r3, lr, #1
   416f8:	ldr	r0, [r0, #28]
   416fc:	ldrsh	ip, [ip, r3]
   41700:	ldrsh	r3, [r1, #32]
   41704:	ldrb	r0, [r0, lr]
   41708:	str	ip, [sp, #24]
   4170c:	cmp	ip, r3
   41710:	str	r0, [sp, #92]	; 0x5c
   41714:	beq	41c70 <fputs@plt+0x30b5c>
   41718:	ldr	r3, [sp, #84]	; 0x54
   4171c:	cmp	ip, #0
   41720:	movlt	r3, #0
   41724:	andge	r3, r3, #1
   41728:	cmp	r3, #0
   4172c:	beq	41758 <fputs@plt+0x30644>
   41730:	cmp	r2, lr
   41734:	movgt	r3, #1
   41738:	strgt	r3, [sp, #84]	; 0x54
   4173c:	bgt	41758 <fputs@plt+0x30644>
   41740:	ldr	r3, [r1, #4]
   41744:	add	r3, r3, ip, lsl #4
   41748:	ldrb	r3, [r3, #12]
   4174c:	adds	r3, r3, #0
   41750:	movne	r3, #1
   41754:	str	r3, [sp, #84]	; 0x54
   41758:	ldr	r3, [sp, #20]
   4175c:	cmp	r3, #0
   41760:	beq	41844 <fputs@plt+0x30730>
   41764:	ldr	r2, [sp, #32]
   41768:	mov	r4, #1
   4176c:	lsl	r3, r2, #2
   41770:	str	r3, [sp, #72]	; 0x48
   41774:	add	r3, r3, r2
   41778:	lsl	r3, r3, #2
   4177c:	str	r3, [sp, #56]	; 0x38
   41780:	sub	r6, r4, #1
   41784:	rsb	r7, r6, #32
   41788:	lsr	r8, sl, r6
   4178c:	sub	r2, r4, #33	; 0x21
   41790:	orr	r8, r8, fp, lsl r7
   41794:	orr	r8, r8, fp, lsr r2
   41798:	mov	r1, #0
   4179c:	and	r0, r8, #1
   417a0:	orrs	r3, r0, r1
   417a4:	lsr	r9, fp, r6
   417a8:	bne	41830 <fputs@plt+0x3071c>
   417ac:	ldr	r3, [sp, #28]
   417b0:	add	r5, r4, r4, lsl #2
   417b4:	ldr	r3, [r3, #4]
   417b8:	lsl	r5, r5, #2
   417bc:	sub	r5, r5, #20
   417c0:	add	ip, r3, r5
   417c4:	ldr	r1, [r3, r5]
   417c8:	cmp	r1, #0
   417cc:	beq	41c68 <fputs@plt+0x30b54>
   417d0:	ldr	r2, [r1, #4]
   417d4:	mov	r0, r1
   417d8:	tst	r2, #4096	; 0x1000
   417dc:	bne	417f0 <fputs@plt+0x306dc>
   417e0:	b	4180c <fputs@plt+0x306f8>
   417e4:	ldr	r2, [r0, #4]
   417e8:	tst	r2, #4096	; 0x1000
   417ec:	beq	4180c <fputs@plt+0x306f8>
   417f0:	tst	r2, #262144	; 0x40000
   417f4:	ldrne	r2, [r0, #20]
   417f8:	ldreq	r0, [r0, #12]
   417fc:	ldrne	r2, [r2, #4]
   41800:	ldrne	r0, [r2]
   41804:	cmp	r0, #0
   41808:	bne	417e4 <fputs@plt+0x306d0>
   4180c:	ldr	r2, [sp, #36]	; 0x24
   41810:	cmp	r2, #0
   41814:	ldr	r2, [sp, #24]
   41818:	beq	418d4 <fputs@plt+0x307c0>
   4181c:	cmn	r2, #1
   41820:	blt	419a0 <fputs@plt+0x3088c>
   41824:	ldrb	r2, [r0]
   41828:	cmp	r2, #152	; 0x98
   4182c:	beq	41b1c <fputs@plt+0x30a08>
   41830:	mov	r2, r4
   41834:	ldr	r3, [sp, #20]
   41838:	add	r4, r4, #1
   4183c:	cmp	r3, r2
   41840:	bgt	41780 <fputs@plt+0x3066c>
   41844:	ldr	r3, [sp, #32]
   41848:	cmp	r3, #0
   4184c:	beq	41860 <fputs@plt+0x3074c>
   41850:	ldr	r3, [sp, #196]	; 0xc4
   41854:	ldr	r2, [sp, #32]
   41858:	cmp	r3, r2
   4185c:	ble	41544 <fputs@plt+0x30430>
   41860:	ldr	r3, [sp, #80]	; 0x50
   41864:	cmp	r3, #0
   41868:	beq	4155c <fputs@plt+0x30448>
   4186c:	ldr	r3, [sp, #60]	; 0x3c
   41870:	ldr	r1, [sp, #20]
   41874:	ldrd	r2, [r3, #8]
   41878:	cmp	r1, #0
   4187c:	ldrd	r0, [sp, #120]	; 0x78
   41880:	orr	r0, r0, r2
   41884:	orr	r1, r1, r3
   41888:	strd	r0, [sp, #120]	; 0x78
   4188c:	bne	41ca8 <fputs@plt+0x30b94>
   41890:	ldrd	r2, [sp, #168]	; 0xa8
   41894:	cmp	r3, fp
   41898:	ldr	r3, [sp, #144]	; 0x90
   4189c:	cmpeq	r2, sl
   418a0:	add	r3, r3, #1
   418a4:	str	r3, [sp, #144]	; 0x90
   418a8:	bls	41ebc <fputs@plt+0x30da8>
   418ac:	ldr	r2, [sp, #176]	; 0xb0
   418b0:	cmp	r3, r2
   418b4:	bgt	41ec0 <fputs@plt+0x30dac>
   418b8:	ldr	r3, [sp, #60]	; 0x3c
   418bc:	ldrd	r0, [sp, #128]	; 0x80
   418c0:	ldrd	r2, [r3, #8]
   418c4:	orr	r0, r0, r2
   418c8:	orr	r1, r1, r3
   418cc:	strd	r0, [sp, #128]	; 0x80
   418d0:	b	4143c <fputs@plt+0x30328>
   418d4:	cmn	r2, #1
   418d8:	blt	419a0 <fputs@plt+0x3088c>
   418dc:	ldrb	r2, [r0]
   418e0:	cmp	r2, #152	; 0x98
   418e4:	bne	41844 <fputs@plt+0x30730>
   418e8:	ldr	r2, [r0, #28]
   418ec:	ldr	r3, [sp, #64]	; 0x40
   418f0:	cmp	r3, r2
   418f4:	bne	41844 <fputs@plt+0x30730>
   418f8:	ldrsh	r2, [r0, #32]
   418fc:	ldr	r3, [sp, #24]
   41900:	cmp	r2, r3
   41904:	bne	41844 <fputs@plt+0x30730>
   41908:	ldr	r3, [sp, #24]
   4190c:	cmp	r3, #0
   41910:	blt	41b48 <fputs@plt+0x30a34>
   41914:	ldr	r3, [sp, #88]	; 0x58
   41918:	ldr	r0, [r3]
   4191c:	bl	3f3a4 <fputs@plt+0x2e290>
   41920:	cmp	r0, #0
   41924:	ldreq	r3, [sp, #192]	; 0xc0
   41928:	ldreq	r0, [r3, #8]
   4192c:	ldr	r3, [sp, #48]	; 0x30
   41930:	ldr	r0, [r0]
   41934:	ldr	r2, [r3, #32]
   41938:	ldr	r3, [sp, #72]	; 0x48
   4193c:	ldrb	r1, [r0]
   41940:	ldr	ip, [r2, r3]
   41944:	ldr	r3, [sp, #104]	; 0x68
   41948:	ldrb	r2, [ip]
   4194c:	add	lr, r3, r1
   41950:	add	r2, r3, r2
   41954:	ldrb	lr, [lr, #336]	; 0x150
   41958:	ldrb	r2, [r2, #336]	; 0x150
   4195c:	cmp	lr, r2
   41960:	bne	419c8 <fputs@plt+0x308b4>
   41964:	cmp	r1, #0
   41968:	beq	41c50 <fputs@plt+0x30b3c>
   4196c:	ldr	r1, [sp, #108]	; 0x6c
   41970:	b	4197c <fputs@plt+0x30868>
   41974:	cmp	r2, #0
   41978:	beq	41c50 <fputs@plt+0x30b3c>
   4197c:	ldrb	r2, [r0, #1]!
   41980:	ldrb	r3, [ip, #1]!
   41984:	add	lr, r1, r2
   41988:	add	r3, r1, r3
   4198c:	ldrb	lr, [lr, #336]	; 0x150
   41990:	ldrb	r3, [r3, #336]	; 0x150
   41994:	cmp	lr, r3
   41998:	beq	41974 <fputs@plt+0x30860>
   4199c:	b	419c8 <fputs@plt+0x308b4>
   419a0:	ldr	r2, [sp, #48]	; 0x30
   419a4:	ldr	lr, [sp, #56]	; 0x38
   419a8:	ldr	r2, [r2, #40]	; 0x28
   419ac:	ldr	r2, [r2, #4]
   419b0:	ldr	r2, [r2, lr]
   419b4:	cmp	r2, #0
   419b8:	cmpne	r0, #0
   419bc:	bne	41b84 <fputs@plt+0x30a70>
   419c0:	cmp	r2, r0
   419c4:	beq	41908 <fputs@plt+0x307f4>
   419c8:	ldr	r3, [sp, #36]	; 0x24
   419cc:	mov	r2, r4
   419d0:	cmp	r3, #0
   419d4:	bne	41834 <fputs@plt+0x30720>
   419d8:	b	41844 <fputs@plt+0x30730>
   419dc:	str	r9, [sp, #24]
   419e0:	ldrb	r2, [r4]
   419e4:	cmp	r2, #152	; 0x98
   419e8:	bne	415bc <fputs@plt+0x304a8>
   419ec:	ldr	r2, [r4, #28]
   419f0:	ldr	r1, [sp, #64]	; 0x40
   419f4:	cmp	r1, r2
   419f8:	bne	415bc <fputs@plt+0x304a8>
   419fc:	str	r3, [sp, #80]	; 0x50
   41a00:	ldrd	r8, [sp, #72]	; 0x48
   41a04:	mov	r3, #0
   41a08:	ldrsh	r2, [r4, #32]
   41a0c:	str	r3, [sp, #12]
   41a10:	ldr	r3, [pc, #1216]	; 41ed8 <fputs@plt+0x30dc4>
   41a14:	strd	r8, [sp]
   41a18:	str	r3, [sp, #8]
   41a1c:	ldr	r0, [sp, #56]	; 0x38
   41a20:	bl	3faa8 <fputs@plt+0x2e994>
   41a24:	subs	r2, r0, #0
   41a28:	beq	415bc <fputs@plt+0x304a8>
   41a2c:	ldrh	r1, [r2, #18]
   41a30:	str	r2, [sp, #84]	; 0x54
   41a34:	ldr	r3, [sp, #80]	; 0x50
   41a38:	tst	r1, #130	; 0x82
   41a3c:	beq	4158c <fputs@plt+0x30478>
   41a40:	ldrsh	r1, [r4, #32]
   41a44:	cmp	r1, #0
   41a48:	blt	4158c <fputs@plt+0x30478>
   41a4c:	ldr	r3, [sp, #28]
   41a50:	ldr	r1, [r3, #4]
   41a54:	ldr	r3, [sp, #88]	; 0x58
   41a58:	ldr	r0, [r3]
   41a5c:	ldr	r3, [sp, #32]
   41a60:	ldr	r1, [r1, r3, lsl #2]
   41a64:	bl	3f3a4 <fputs@plt+0x2e290>
   41a68:	ldr	r3, [sp, #80]	; 0x50
   41a6c:	ldr	r2, [sp, #84]	; 0x54
   41a70:	str	r3, [sp, #32]
   41a74:	ldr	r3, [sp, #88]	; 0x58
   41a78:	subs	ip, r0, #0
   41a7c:	ldr	r0, [r3]
   41a80:	ldreq	r1, [sp, #192]	; 0xc0
   41a84:	ldreq	ip, [r1, #8]
   41a88:	ldr	r1, [r2]
   41a8c:	ldr	r4, [ip]
   41a90:	bl	3f3a4 <fputs@plt+0x2e290>
   41a94:	ldr	lr, [sp, #212]	; 0xd4
   41a98:	ldr	r3, [sp, #32]
   41a9c:	cmp	r0, #0
   41aa0:	ldreq	r2, [sp, #192]	; 0xc0
   41aa4:	ldreq	r0, [r2, #8]
   41aa8:	ldr	r1, [r0]
   41aac:	ldrb	r0, [r4]
   41ab0:	ldrb	r2, [r1]
   41ab4:	add	ip, lr, r0
   41ab8:	add	r2, lr, r2
   41abc:	ldrb	ip, [ip, #336]	; 0x150
   41ac0:	ldrb	r2, [r2, #336]	; 0x150
   41ac4:	cmp	r2, ip
   41ac8:	bne	415bc <fputs@plt+0x304a8>
   41acc:	cmp	r0, #0
   41ad0:	beq	4158c <fputs@plt+0x30478>
   41ad4:	ldr	r9, [sp, #24]
   41ad8:	ldr	ip, [sp, #216]	; 0xd8
   41adc:	b	41ae8 <fputs@plt+0x309d4>
   41ae0:	cmp	r0, #0
   41ae4:	beq	41588 <fputs@plt+0x30474>
   41ae8:	ldrb	r0, [r4, #1]!
   41aec:	ldrb	r2, [r1, #1]!
   41af0:	add	lr, ip, r0
   41af4:	add	r2, ip, r2
   41af8:	ldrb	lr, [lr, #336]	; 0x150
   41afc:	ldrb	r2, [r2, #336]	; 0x150
   41b00:	cmp	lr, r2
   41b04:	beq	41ae0 <fputs@plt+0x309cc>
   41b08:	ldr	r3, [sp, #20]
   41b0c:	add	r5, r5, #1
   41b10:	cmp	r3, r5
   41b14:	bne	414b4 <fputs@plt+0x303a0>
   41b18:	b	415cc <fputs@plt+0x304b8>
   41b1c:	ldr	r2, [r0, #28]
   41b20:	ldr	r3, [sp, #64]	; 0x40
   41b24:	cmp	r3, r2
   41b28:	bne	41830 <fputs@plt+0x3071c>
   41b2c:	ldrsh	r2, [r0, #32]
   41b30:	ldr	r3, [sp, #24]
   41b34:	cmp	r2, r3
   41b38:	bne	419c8 <fputs@plt+0x308b4>
   41b3c:	ldr	r3, [sp, #24]
   41b40:	cmp	r3, #0
   41b44:	bge	41914 <fputs@plt+0x30800>
   41b48:	ldr	r3, [sp, #112]	; 0x70
   41b4c:	cmp	r3, #0
   41b50:	movne	r3, #1
   41b54:	strne	r3, [sp, #80]	; 0x50
   41b58:	bne	41c14 <fputs@plt+0x30b00>
   41b5c:	ldr	r3, [sp, #148]	; 0x94
   41b60:	cmp	r3, #0
   41b64:	beq	41bbc <fputs@plt+0x30aa8>
   41b68:	ldrb	r2, [ip, #12]
   41b6c:	ldr	r3, [sp, #92]	; 0x5c
   41b70:	ldr	r1, [sp, #180]	; 0xb4
   41b74:	eor	r3, r3, r1
   41b78:	cmp	r2, r3
   41b7c:	bne	41844 <fputs@plt+0x30730>
   41b80:	b	41c00 <fputs@plt+0x30aec>
   41b84:	mov	r1, r2
   41b88:	ldr	r2, [sp, #64]	; 0x40
   41b8c:	str	r3, [sp, #116]	; 0x74
   41b90:	bl	21528 <fputs@plt+0x10414>
   41b94:	cmp	r0, #0
   41b98:	bne	419c8 <fputs@plt+0x308b4>
   41b9c:	ldr	r2, [sp, #112]	; 0x70
   41ba0:	ldr	r3, [sp, #116]	; 0x74
   41ba4:	cmp	r2, #0
   41ba8:	bne	41c00 <fputs@plt+0x30aec>
   41bac:	add	ip, r3, r5
   41bb0:	ldr	r3, [sp, #148]	; 0x94
   41bb4:	cmp	r3, #0
   41bb8:	bne	41b68 <fputs@plt+0x30a54>
   41bbc:	ldrb	r3, [ip, #12]
   41bc0:	ldr	r2, [sp, #92]	; 0x5c
   41bc4:	cmp	r3, r2
   41bc8:	eor	r3, r3, r2
   41bcc:	str	r3, [sp, #180]	; 0xb4
   41bd0:	beq	41dc4 <fputs@plt+0x30cb0>
   41bd4:	ldr	r3, [sp, #280]	; 0x118
   41bd8:	ldr	r1, [sp, #100]	; 0x64
   41bdc:	ldrd	r2, [r3]
   41be0:	str	r1, [sp, #148]	; 0x94
   41be4:	ldrd	r0, [sp, #136]	; 0x88
   41be8:	orr	r1, r1, r3
   41bec:	mov	r3, r1
   41bf0:	orr	r0, r0, r2
   41bf4:	ldr	r1, [sp, #280]	; 0x118
   41bf8:	mov	r2, r0
   41bfc:	strd	r2, [r1]
   41c00:	ldr	r2, [sp, #24]
   41c04:	ldr	r3, [sp, #80]	; 0x50
   41c08:	cmp	r2, #0
   41c0c:	movlt	r3, #1
   41c10:	str	r3, [sp, #80]	; 0x50
   41c14:	ldr	r2, [sp, #100]	; 0x64
   41c18:	sub	r3, r6, #32
   41c1c:	lsl	r3, r2, r3
   41c20:	mov	r1, r3
   41c24:	mov	r3, r2
   41c28:	orr	r2, r1, r2, lsr r7
   41c2c:	lsl	r3, r3, r6
   41c30:	str	r2, [sp, #44]	; 0x2c
   41c34:	str	r3, [sp, #40]	; 0x28
   41c38:	ldrd	r2, [sp, #40]	; 0x28
   41c3c:	orr	r2, r2, sl
   41c40:	orr	r3, r3, fp
   41c44:	mov	sl, r2
   41c48:	mov	fp, r3
   41c4c:	b	416b0 <fputs@plt+0x3059c>
   41c50:	ldr	r3, [sp, #112]	; 0x70
   41c54:	cmp	r3, #0
   41c58:	bne	41c14 <fputs@plt+0x30b00>
   41c5c:	ldr	r3, [sp, #28]
   41c60:	ldr	r3, [r3, #4]
   41c64:	b	41bac <fputs@plt+0x30a98>
   41c68:	mov	r0, r1
   41c6c:	b	4180c <fputs@plt+0x306f8>
   41c70:	mvn	r3, #0
   41c74:	str	r3, [sp, #24]
   41c78:	b	41758 <fputs@plt+0x30644>
   41c7c:	ldr	r3, [sp, #48]	; 0x30
   41c80:	str	r3, [sp, #92]	; 0x5c
   41c84:	mvn	r3, #0
   41c88:	str	r3, [sp, #24]
   41c8c:	b	41758 <fputs@plt+0x30644>
   41c90:	ldr	r3, [sp, #60]	; 0x3c
   41c94:	ldrd	r0, [sp, #120]	; 0x78
   41c98:	ldrd	r2, [r3, #8]
   41c9c:	orr	r0, r0, r2
   41ca0:	orr	r1, r1, r3
   41ca4:	strd	r0, [sp, #120]	; 0x78
   41ca8:	ldr	r3, [sp, #88]	; 0x58
   41cac:	mov	r5, #0
   41cb0:	add	r3, r3, #68	; 0x44
   41cb4:	str	r3, [sp, #56]	; 0x38
   41cb8:	ldrd	r2, [sp, #120]	; 0x78
   41cbc:	mov	r4, r5
   41cc0:	strd	r8, [sp, #72]	; 0x48
   41cc4:	mvn	r2, r2
   41cc8:	mvn	r3, r3
   41ccc:	strd	r2, [sp, #64]	; 0x40
   41cd0:	b	41ce8 <fputs@plt+0x30bd4>
   41cd4:	ldr	r3, [sp, #20]
   41cd8:	add	r4, r4, #1
   41cdc:	cmp	r3, r4
   41ce0:	add	r5, r5, #20
   41ce4:	ble	41d94 <fputs@plt+0x30c80>
   41ce8:	rsb	r2, r4, #32
   41cec:	lsr	r6, sl, r4
   41cf0:	sub	r3, r4, #32
   41cf4:	orr	r6, r6, fp, lsl r2
   41cf8:	orr	r6, r6, fp, lsr r3
   41cfc:	mov	r1, #0
   41d00:	and	r0, r6, #1
   41d04:	str	r2, [sp, #24]
   41d08:	orrs	r2, r0, r1
   41d0c:	lsr	r7, fp, r4
   41d10:	bne	41cd4 <fputs@plt+0x30bc0>
   41d14:	str	r3, [sp, #48]	; 0x30
   41d18:	ldr	r3, [sp, #28]
   41d1c:	ldr	r0, [sp, #56]	; 0x38
   41d20:	ldr	r2, [r3, #4]
   41d24:	ldr	r2, [r2, r5]
   41d28:	mov	r1, r2
   41d2c:	str	r2, [sp, #32]
   41d30:	bl	20614 <fputs@plt+0xf500>
   41d34:	ldr	r2, [sp, #32]
   41d38:	orrs	r3, r0, r1
   41d3c:	ldr	r3, [sp, #48]	; 0x30
   41d40:	beq	41da0 <fputs@plt+0x30c8c>
   41d44:	ldrd	r8, [sp, #64]	; 0x40
   41d48:	and	r8, r8, r0
   41d4c:	and	r9, r9, r1
   41d50:	mov	r0, r8
   41d54:	mov	r1, r9
   41d58:	orrs	r2, r0, r1
   41d5c:	bne	41cd4 <fputs@plt+0x30bc0>
   41d60:	mov	r2, #1
   41d64:	ldr	r1, [sp, #24]
   41d68:	lsl	r3, r2, r3
   41d6c:	orr	r3, r3, r2, lsr r1
   41d70:	str	r3, [sp, #164]	; 0xa4
   41d74:	lsl	r3, r2, r4
   41d78:	str	r3, [sp, #160]	; 0xa0
   41d7c:	ldrd	r2, [sp, #160]	; 0xa0
   41d80:	orr	r2, r2, sl
   41d84:	orr	r3, r3, fp
   41d88:	mov	sl, r2
   41d8c:	mov	fp, r3
   41d90:	b	41cd4 <fputs@plt+0x30bc0>
   41d94:	ldrd	r8, [sp, #72]	; 0x48
   41d98:	strd	r6, [sp, #200]	; 0xc8
   41d9c:	b	41890 <fputs@plt+0x3077c>
   41da0:	mov	r0, r2
   41da4:	mov	r1, #1
   41da8:	mov	r2, #0
   41dac:	str	r3, [sp, #32]
   41db0:	bl	23188 <fputs@plt+0x12074>
   41db4:	ldr	r3, [sp, #32]
   41db8:	cmp	r0, #0
   41dbc:	beq	41cd4 <fputs@plt+0x30bc0>
   41dc0:	b	41d60 <fputs@plt+0x30c4c>
   41dc4:	ldr	r3, [sp, #100]	; 0x64
   41dc8:	str	r3, [sp, #148]	; 0x94
   41dcc:	b	41c00 <fputs@plt+0x30aec>
   41dd0:	mov	r3, #1
   41dd4:	mov	r2, #0
   41dd8:	str	r3, [sp, #96]	; 0x60
   41ddc:	str	r2, [sp, #196]	; 0xc4
   41de0:	str	r3, [sp, #84]	; 0x54
   41de4:	str	r2, [sp, #48]	; 0x30
   41de8:	b	41634 <fputs@plt+0x30520>
   41dec:	ldr	r3, [sp, #60]	; 0x3c
   41df0:	ldrsb	r3, [r3, #29]
   41df4:	cmp	r3, #0
   41df8:	bne	41e0c <fputs@plt+0x30cf8>
   41dfc:	ldrd	r2, [sp, #168]	; 0xa8
   41e00:	cmp	r3, fp
   41e04:	cmpeq	r2, sl
   41e08:	bne	41ec0 <fputs@plt+0x30dac>
   41e0c:	ldrsb	r0, [sp, #208]	; 0xd0
   41e10:	add	sp, sp, #236	; 0xec
   41e14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41e18:	tst	r3, #4096	; 0x1000
   41e1c:	beq	415e4 <fputs@plt+0x304d0>
   41e20:	ldr	r3, [sp, #60]	; 0x3c
   41e24:	ldrd	r0, [sp, #120]	; 0x78
   41e28:	ldrd	r2, [r3, #8]
   41e2c:	orr	r0, r0, r2
   41e30:	orr	r1, r1, r3
   41e34:	strd	r0, [sp, #120]	; 0x78
   41e38:	b	41890 <fputs@plt+0x3077c>
   41e3c:	sub	lr, r2, #33	; 0x21
   41e40:	mov	r2, #1
   41e44:	lsl	r1, r2, lr
   41e48:	rsb	lr, r3, #32
   41e4c:	lsl	r0, r2, r3
   41e50:	orr	r1, r1, r2, lsr lr
   41e54:	subs	r0, r0, #1
   41e58:	sbc	r1, r1, #0
   41e5c:	and	r5, r1, fp
   41e60:	and	r4, r0, sl
   41e64:	cmp	r1, r5
   41e68:	cmpeq	r0, r4
   41e6c:	bne	41ea4 <fputs@plt+0x30d90>
   41e70:	b	41eb0 <fputs@plt+0x30d9c>
   41e74:	sub	lr, r3, #32
   41e78:	lsl	r0, r2, r3
   41e7c:	lsl	r1, r2, lr
   41e80:	rsb	lr, r3, #32
   41e84:	subs	r4, r0, #1
   41e88:	orr	r1, r1, r2, lsr lr
   41e8c:	sbc	r5, r1, #0
   41e90:	and	r7, r5, fp
   41e94:	and	r6, r4, sl
   41e98:	cmp	r5, r7
   41e9c:	cmpeq	r4, r6
   41ea0:	beq	41eb0 <fputs@plt+0x30d9c>
   41ea4:	subs	r3, r3, #1
   41ea8:	bne	41e74 <fputs@plt+0x30d60>
   41eac:	b	4157c <fputs@plt+0x30468>
   41eb0:	sxtb	r0, r3
   41eb4:	add	sp, sp, #236	; 0xec
   41eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41ebc:	beq	41e0c <fputs@plt+0x30cf8>
   41ec0:	mvn	r0, #0
   41ec4:	b	41580 <fputs@plt+0x3046c>
   41ec8:	andeq	pc, r4, r0, asr #15
   41ecc:			; <UNDEFINED> instruction: 0x0004f7b0
   41ed0:	andeq	pc, r4, r0, lsr #15
   41ed4:	muleq	r4, r0, r7
   41ed8:	andeq	r0, r0, r2, lsl #3
   41edc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41ee0:	sub	sp, sp, #20
   41ee4:	ldr	r8, [r1, #44]	; 0x2c
   41ee8:	ldr	r3, [r0]
   41eec:	mov	r9, r0
   41ef0:	str	r3, [sp, #12]
   41ef4:	mov	r0, r3
   41ef8:	ldr	r3, [r8]
   41efc:	mov	r2, #1
   41f00:	str	r1, [sp]
   41f04:	add	r1, r3, r2
   41f08:	mov	r4, r3
   41f0c:	str	r3, [sp, #4]
   41f10:	bl	284f4 <fputs@plt+0x173e0>
   41f14:	subs	fp, r0, #0
   41f18:	beq	41fd0 <fputs@plt+0x30ebc>
   41f1c:	cmp	r4, #0
   41f20:	ble	41fd0 <fputs@plt+0x30ebc>
   41f24:	add	sl, fp, #20
   41f28:	mov	r5, #0
   41f2c:	b	41f64 <fputs@plt+0x30e50>
   41f30:	mov	r1, r7
   41f34:	bl	3f3a4 <fputs@plt+0x2e290>
   41f38:	mov	r7, r0
   41f3c:	ldr	r3, [r8, #4]
   41f40:	str	r7, [sl], #4
   41f44:	add	r6, r3, r6
   41f48:	ldr	r3, [fp, #16]
   41f4c:	ldrb	r2, [r6, #12]
   41f50:	strb	r2, [r3, r5]
   41f54:	ldr	r3, [sp, #4]
   41f58:	add	r5, r5, #1
   41f5c:	cmp	r3, r5
   41f60:	beq	41fd0 <fputs@plt+0x30ebc>
   41f64:	ldr	r3, [r8, #4]
   41f68:	add	r4, r5, r5, lsl #2
   41f6c:	ldr	r1, [sp]
   41f70:	ldr	r7, [r3, r4, lsl #2]
   41f74:	lsl	r6, r4, #2
   41f78:	mov	r0, r9
   41f7c:	ldr	r2, [r7, #4]
   41f80:	add	r3, r3, r6
   41f84:	tst	r2, #256	; 0x100
   41f88:	bne	41f30 <fputs@plt+0x30e1c>
   41f8c:	ldrh	r3, [r3, #16]
   41f90:	ldr	r2, [sp]
   41f94:	sub	r3, r3, #1
   41f98:	ldr	r2, [r2, #48]	; 0x30
   41f9c:	bl	41254 <fputs@plt+0x30140>
   41fa0:	mov	r1, r7
   41fa4:	subs	r7, r0, #0
   41fa8:	mov	r0, r9
   41fac:	ldreq	r3, [sp, #12]
   41fb0:	ldreq	r7, [r3, #8]
   41fb4:	ldr	r3, [r8, #4]
   41fb8:	ldr	r2, [r7]
   41fbc:	str	r3, [sp, #8]
   41fc0:	bl	24b38 <fputs@plt+0x13a24>
   41fc4:	ldr	r3, [sp, #8]
   41fc8:	str	r0, [r3, r4, lsl #2]
   41fcc:	b	41f3c <fputs@plt+0x30e28>
   41fd0:	mov	r0, fp
   41fd4:	add	sp, sp, #20
   41fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41fdc:	ldr	r3, [r0]
   41fe0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41fe4:	sub	sp, sp, #140	; 0x8c
   41fe8:	ldrb	r2, [r0, #43]	; 0x2b
   41fec:	str	r3, [sp, #108]	; 0x6c
   41ff0:	ldr	r3, [r3]
   41ff4:	cmp	r2, #1
   41ff8:	str	r0, [sp, #32]
   41ffc:	str	r1, [sp, #80]	; 0x50
   42000:	str	r2, [sp, #84]	; 0x54
   42004:	str	r3, [sp, #112]	; 0x70
   42008:	ble	4277c <fputs@plt+0x31668>
   4200c:	cmp	r2, #2
   42010:	moveq	r5, #5
   42014:	streq	r5, [sp, #44]	; 0x2c
   42018:	movne	r5, #10
   4201c:	strne	r5, [sp, #44]	; 0x2c
   42020:	ldr	r3, [sp, #32]
   42024:	ldr	r2, [sp, #80]	; 0x50
   42028:	ldr	r8, [sp, #84]	; 0x54
   4202c:	ldr	r3, [r3, #8]
   42030:	ldr	r0, [sp, #112]	; 0x70
   42034:	cmp	r3, #0
   42038:	cmpne	r2, #0
   4203c:	add	r2, r8, #8
   42040:	ldrne	r3, [r3]
   42044:	lsl	r2, r2, #3
   42048:	moveq	r4, #0
   4204c:	lslne	r4, r3, #1
   42050:	mla	r2, r5, r2, r4
   42054:	strne	r3, [sp, #48]	; 0x30
   42058:	streq	r4, [sp, #48]	; 0x30
   4205c:	asr	r3, r2, #31
   42060:	bl	243c8 <fputs@plt+0x132b4>
   42064:	subs	r3, r0, #0
   42068:	mov	r6, r3
   4206c:	str	r3, [sp, #116]	; 0x74
   42070:	moveq	r0, #7
   42074:	beq	423d4 <fputs@plt+0x312c0>
   42078:	lsl	r5, r5, #5
   4207c:	add	r3, r3, r5
   42080:	mov	r0, r3
   42084:	mov	r2, #32
   42088:	mov	r1, #0
   4208c:	mov	r7, r3
   42090:	str	r3, [sp, #64]	; 0x40
   42094:	bl	10ee0 <memset@plt>
   42098:	ldr	r1, [sp, #44]	; 0x2c
   4209c:	lsl	r3, r8, #2
   420a0:	add	r5, r7, r5
   420a4:	mov	ip, r3
   420a8:	str	r3, [sp, #104]	; 0x68
   420ac:	lsl	r0, r1, #1
   420b0:	mov	r2, r5
   420b4:	mov	r3, r6
   420b8:	add	r1, r6, r1, lsl #6
   420bc:	str	r2, [r3, #24]
   420c0:	add	r3, r3, #32
   420c4:	cmp	r3, r1
   420c8:	add	r2, r2, ip
   420cc:	bne	420bc <fputs@plt+0x30fa8>
   420d0:	ldr	r3, [sp, #48]	; 0x30
   420d4:	cmp	r3, #0
   420d8:	ldr	r3, [sp, #104]	; 0x68
   420dc:	mla	r5, r0, r3, r5
   420e0:	bne	423dc <fputs@plt+0x312c8>
   420e4:	ldr	r3, [sp, #108]	; 0x6c
   420e8:	ldr	r2, [sp, #48]	; 0x30
   420ec:	ldr	r3, [r3, #428]	; 0x1ac
   420f0:	str	r2, [sp, #60]	; 0x3c
   420f4:	ldr	r2, [sp, #64]	; 0x40
   420f8:	cmp	r3, #48	; 0x30
   420fc:	movcs	r3, #48	; 0x30
   42100:	strh	r3, [r2, #16]
   42104:	ldr	r3, [sp, #84]	; 0x54
   42108:	cmp	r3, #0
   4210c:	beq	42428 <fputs@plt+0x31314>
   42110:	mov	r3, #0
   42114:	mov	fp, r3
   42118:	str	r3, [sp, #88]	; 0x58
   4211c:	str	r3, [sp, #56]	; 0x38
   42120:	str	r3, [sp, #68]	; 0x44
   42124:	ldr	r3, [sp, #44]	; 0x2c
   42128:	mov	r0, fp
   4212c:	lsl	r3, r3, #5
   42130:	str	r3, [sp, #124]	; 0x7c
   42134:	ldr	r3, [sp, #116]	; 0x74
   42138:	str	r3, [sp, #24]
   4213c:	mov	r3, #1
   42140:	str	r3, [sp, #52]	; 0x34
   42144:	ldr	r3, [sp, #80]	; 0x50
   42148:	sub	r3, r3, #50	; 0x32
   4214c:	str	r3, [sp, #100]	; 0x64
   42150:	add	r3, sp, #128	; 0x80
   42154:	str	r3, [sp, #96]	; 0x60
   42158:	ldr	r3, [sp, #52]	; 0x34
   4215c:	cmp	r3, #0
   42160:	moveq	fp, #0
   42164:	beq	42558 <fputs@plt+0x31444>
   42168:	ldr	r3, [sp, #88]	; 0x58
   4216c:	ldr	r1, [sp, #124]	; 0x7c
   42170:	mov	fp, #0
   42174:	lsl	r2, r3, #2
   42178:	str	r2, [sp, #36]	; 0x24
   4217c:	ldr	r2, [sp, #64]	; 0x40
   42180:	uxth	r3, r3
   42184:	add	r9, r2, #24
   42188:	ldr	r2, [sp, #24]
   4218c:	mov	r7, r9
   42190:	add	r2, r2, r1
   42194:	str	r2, [sp, #72]	; 0x48
   42198:	str	fp, [sp, #40]	; 0x28
   4219c:	str	r3, [sp, #92]	; 0x5c
   421a0:	ldr	r3, [sp, #32]
   421a4:	ldr	sl, [r3, #16]
   421a8:	cmp	sl, #0
   421ac:	beq	4253c <fputs@plt+0x31428>
   421b0:	mov	r9, r0
   421b4:	mov	r2, #0
   421b8:	mov	r3, #0
   421bc:	ldrsb	r6, [r7, #-2]
   421c0:	strd	r2, [sp, #128]	; 0x80
   421c4:	ldrd	r0, [r7, #-24]	; 0xffffffe8
   421c8:	ldrd	r2, [sl]
   421cc:	bic	r2, r2, r0
   421d0:	bic	r3, r3, r1
   421d4:	orrs	r3, r2, r3
   421d8:	bne	4252c <fputs@plt+0x31418>
   421dc:	ldrd	r4, [sl, #8]
   421e0:	and	r2, r0, r4
   421e4:	and	r3, r1, r5
   421e8:	orrs	r3, r2, r3
   421ec:	bne	4252c <fputs@plt+0x31418>
   421f0:	ldr	r3, [sl, #36]	; 0x24
   421f4:	ldrsh	r2, [r7, #-8]
   421f8:	tst	r3, #16384	; 0x4000
   421fc:	beq	42208 <fputs@plt+0x310f4>
   42200:	cmp	r2, #9
   42204:	ble	4252c <fputs@plt+0x31418>
   42208:	ldrh	r3, [sl, #20]
   4220c:	uxth	r2, r2
   42210:	orr	r5, r5, r1
   42214:	add	r1, r2, r3
   42218:	orr	r4, r4, r0
   4221c:	sxth	r1, r1
   42220:	ldrsh	r0, [sl, #18]
   42224:	bl	1d93c <fputs@plt+0xc828>
   42228:	ldrsh	r1, [r7, #-4]
   4222c:	bl	1d93c <fputs@plt+0xc828>
   42230:	ldrh	r3, [sl, #22]
   42234:	cmp	r6, #0
   42238:	add	r2, r2, r3
   4223c:	str	r0, [sp, #20]
   42240:	sxth	r3, r2
   42244:	str	r3, [sp, #28]
   42248:	blt	42588 <fputs@plt+0x31474>
   4224c:	ldrd	r2, [r7, #-16]
   42250:	strd	r2, [sp, #128]	; 0x80
   42254:	ldr	r3, [sp, #48]	; 0x30
   42258:	cmp	r3, r6
   4225c:	ble	425b8 <fputs@plt+0x314a4>
   42260:	sxth	r3, r6
   42264:	ldr	r1, [sp, #60]	; 0x3c
   42268:	lsl	r3, r3, #1
   4226c:	add	r2, r1, r3
   42270:	ldrsh	r1, [r1, r3]
   42274:	cmp	r1, #0
   42278:	beq	42630 <fputs@plt+0x3151c>
   4227c:	ldr	r0, [sp, #20]
   42280:	bl	1d93c <fputs@plt+0xc828>
   42284:	cmp	fp, #0
   42288:	mov	ip, r0
   4228c:	beq	425c4 <fputs@plt+0x314b0>
   42290:	ldr	r8, [sp, #24]
   42294:	mov	r1, #0
   42298:	b	422ac <fputs@plt+0x31198>
   4229c:	add	r1, r1, #1
   422a0:	cmp	r1, fp
   422a4:	add	r8, r8, #32
   422a8:	beq	425d0 <fputs@plt+0x314bc>
   422ac:	ldrd	r2, [r8]
   422b0:	cmp	r5, r3
   422b4:	cmpeq	r4, r2
   422b8:	bne	4229c <fputs@plt+0x31188>
   422bc:	ldrb	r3, [r8, #22]
   422c0:	eor	r3, r3, r6
   422c4:	tst	r3, #128	; 0x80
   422c8:	bne	4229c <fputs@plt+0x31188>
   422cc:	cmp	fp, r1
   422d0:	ble	425d0 <fputs@plt+0x314bc>
   422d4:	ldrsh	r3, [r8, #18]
   422d8:	cmp	ip, r3
   422dc:	bgt	4252c <fputs@plt+0x31418>
   422e0:	beq	426cc <fputs@plt+0x315b8>
   422e4:	ldrd	r0, [sl, #8]
   422e8:	ldrd	r4, [r7, #-24]	; 0xffffffe8
   422ec:	ldrh	r3, [sp, #28]
   422f0:	ldr	r2, [sp, #36]	; 0x24
   422f4:	orr	r4, r4, r0
   422f8:	orr	r5, r5, r1
   422fc:	ldr	r0, [r8, #24]
   42300:	strd	r4, [r8]
   42304:	ldrd	r4, [sp, #128]	; 0x80
   42308:	strh	r3, [r8, #16]
   4230c:	ldrh	r3, [sp, #20]
   42310:	strb	r6, [r8, #22]
   42314:	strd	r4, [r8, #8]
   42318:	strh	r3, [r8, #20]
   4231c:	ldr	r1, [r7]
   42320:	strh	ip, [r8, #18]
   42324:	bl	10f7c <memcpy@plt>
   42328:	ldr	r3, [r8, #24]
   4232c:	ldr	r1, [sp, #44]	; 0x2c
   42330:	ldr	r2, [sp, #36]	; 0x24
   42334:	cmp	fp, r1
   42338:	str	sl, [r3, r2]
   4233c:	blt	4252c <fputs@plt+0x31418>
   42340:	ldr	r3, [sp, #24]
   42344:	cmp	r1, #1
   42348:	add	r3, r3, #32
   4234c:	ldrsh	r2, [r3, #-16]
   42350:	ldrsh	r9, [r3, #-14]
   42354:	mov	ip, r2
   42358:	str	r2, [sp, #56]	; 0x38
   4235c:	beq	42524 <fputs@plt+0x31410>
   42360:	mov	r2, #0
   42364:	mov	lr, r2
   42368:	ldr	r0, [sp, #72]	; 0x48
   4236c:	mov	r2, #1
   42370:	b	42390 <fputs@plt+0x3127c>
   42374:	ldrsh	ip, [r3, #20]
   42378:	mov	r9, r1
   4237c:	mov	lr, r2
   42380:	add	r3, r3, #32
   42384:	cmp	r0, r3
   42388:	add	r2, r2, #1
   4238c:	beq	42618 <fputs@plt+0x31504>
   42390:	ldrsh	r1, [r3, #18]
   42394:	cmp	r1, r9
   42398:	bgt	42374 <fputs@plt+0x31260>
   4239c:	bne	42380 <fputs@plt+0x3126c>
   423a0:	ldrsh	r4, [r3, #20]
   423a4:	cmp	r4, ip
   423a8:	ble	42380 <fputs@plt+0x3126c>
   423ac:	mov	ip, r4
   423b0:	b	42378 <fputs@plt+0x31264>
   423b4:	ldr	r1, [pc, #1204]	; 42870 <fputs@plt+0x3175c>
   423b8:	ldr	r0, [sp, #108]	; 0x6c
   423bc:	add	r1, pc, r1
   423c0:	bl	39630 <fputs@plt+0x2851c>
   423c4:	ldr	r0, [sp, #112]	; 0x70
   423c8:	ldr	r1, [sp, #116]	; 0x74
   423cc:	bl	1d100 <fputs@plt+0xbfec>
   423d0:	mov	r0, #1
   423d4:	add	sp, sp, #140	; 0x8c
   423d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   423dc:	mov	r2, r4
   423e0:	mov	r1, #0
   423e4:	mov	r0, r5
   423e8:	bl	10ee0 <memset@plt>
   423ec:	ldr	r3, [sp, #108]	; 0x6c
   423f0:	ldr	r1, [sp, #64]	; 0x40
   423f4:	ldr	r2, [sp, #84]	; 0x54
   423f8:	ldr	r3, [r3, #428]	; 0x1ac
   423fc:	str	r5, [sp, #60]	; 0x3c
   42400:	cmp	r3, #48	; 0x30
   42404:	movcs	r3, #48	; 0x30
   42408:	strh	r3, [r1, #16]
   4240c:	ldr	r3, [sp, #84]	; 0x54
   42410:	cmp	r2, #0
   42414:	ldr	r2, [sp, #48]	; 0x30
   42418:	mvnne	r2, #0
   4241c:	cmp	r3, #0
   42420:	strb	r2, [r1, #22]
   42424:	bne	42110 <fputs@plt+0x30ffc>
   42428:	ldr	r3, [sp, #32]
   4242c:	ldrh	r3, [r3, #36]	; 0x24
   42430:	and	r3, r3, #1536	; 0x600
   42434:	cmp	r3, #1024	; 0x400
   42438:	beq	42788 <fputs@plt+0x31674>
   4243c:	ldr	r3, [sp, #32]
   42440:	ldr	r1, [r3, #8]
   42444:	cmp	r1, #0
   42448:	beq	424fc <fputs@plt+0x313e8>
   4244c:	ldrh	r0, [r3, #36]	; 0x24
   42450:	ldr	r3, [sp, #64]	; 0x40
   42454:	ands	r2, r0, #512	; 0x200
   42458:	beq	42810 <fputs@plt+0x316fc>
   4245c:	ldrsb	r2, [r3, #22]
   42460:	ldr	r3, [r1]
   42464:	cmp	r2, r3
   42468:	beq	42860 <fputs@plt+0x3174c>
   4246c:	tst	r0, #2048	; 0x800
   42470:	beq	424fc <fputs@plt+0x313e8>
   42474:	ldr	ip, [sp, #32]
   42478:	ldr	r0, [sp, #84]	; 0x54
   4247c:	ldr	r2, [r1]
   42480:	ldrsb	r3, [ip, #38]	; 0x26
   42484:	cmp	r0, #0
   42488:	sub	r3, r3, r2
   4248c:	clz	r3, r3
   42490:	lsr	r3, r3, #5
   42494:	moveq	r3, #0
   42498:	cmp	r3, #0
   4249c:	beq	424fc <fputs@plt+0x313e8>
   424a0:	ldr	lr, [sp, #64]	; 0x40
   424a4:	add	r3, sp, #136	; 0x88
   424a8:	mov	r4, #0
   424ac:	mov	r5, #0
   424b0:	sub	r2, r0, #1
   424b4:	strd	r4, [r3, #-8]!
   424b8:	ldr	r0, [sp, #104]	; 0x68
   424bc:	str	r3, [sp, #8]
   424c0:	ldr	r3, [lr, #24]
   424c4:	uxth	r2, r2
   424c8:	add	r3, r3, r0
   424cc:	mov	r4, ip
   424d0:	ldr	r0, [r3, #-4]
   424d4:	mov	r3, #0
   424d8:	str	r2, [sp]
   424dc:	str	r0, [sp, #4]
   424e0:	add	r2, lr, #24
   424e4:	mov	r0, ip
   424e8:	bl	41344 <fputs@plt+0x30230>
   424ec:	ldr	r3, [r4, #8]
   424f0:	ldr	r3, [r3]
   424f4:	cmp	r0, r3
   424f8:	beq	42848 <fputs@plt+0x31734>
   424fc:	ldr	r3, [sp, #64]	; 0x40
   42500:	ldr	r2, [sp, #32]
   42504:	ldr	r0, [sp, #112]	; 0x70
   42508:	ldrh	r3, [r3, #16]
   4250c:	ldr	r1, [sp, #116]	; 0x74
   42510:	strh	r3, [r2, #32]
   42514:	bl	1d100 <fputs@plt+0xbfec>
   42518:	mov	r0, #0
   4251c:	add	sp, sp, #140	; 0x8c
   42520:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42524:	mov	r3, #0
   42528:	str	r3, [sp, #68]	; 0x44
   4252c:	ldr	sl, [sl, #52]	; 0x34
   42530:	cmp	sl, #0
   42534:	bne	421b4 <fputs@plt+0x310a0>
   42538:	mov	r0, r9
   4253c:	ldr	r3, [sp, #40]	; 0x28
   42540:	ldr	r2, [sp, #52]	; 0x34
   42544:	add	r3, r3, #1
   42548:	cmp	r3, r2
   4254c:	str	r3, [sp, #40]	; 0x28
   42550:	add	r7, r7, #32
   42554:	bne	421a0 <fputs@plt+0x3108c>
   42558:	ldr	r3, [sp, #88]	; 0x58
   4255c:	ldr	r2, [sp, #84]	; 0x54
   42560:	add	r3, r3, #1
   42564:	cmp	r2, r3
   42568:	str	r3, [sp, #88]	; 0x58
   4256c:	str	fp, [sp, #52]	; 0x34
   42570:	beq	426ec <fputs@plt+0x315d8>
   42574:	ldr	r3, [sp, #64]	; 0x40
   42578:	ldr	r2, [sp, #24]
   4257c:	str	r3, [sp, #24]
   42580:	str	r2, [sp, #64]	; 0x40
   42584:	b	42158 <fputs@plt+0x31044>
   42588:	ldr	r0, [sp, #32]
   4258c:	ldr	r2, [sp, #96]	; 0x60
   42590:	ldrh	r3, [r0, #36]	; 0x24
   42594:	ldr	r1, [r0, #8]
   42598:	str	r2, [sp, #8]
   4259c:	ldr	r2, [sp, #92]	; 0x5c
   425a0:	str	sl, [sp, #4]
   425a4:	str	r2, [sp]
   425a8:	mov	r2, r7
   425ac:	bl	41344 <fputs@plt+0x30230>
   425b0:	subs	r6, r0, #0
   425b4:	bge	42254 <fputs@plt+0x31140>
   425b8:	cmp	fp, #0
   425bc:	ldr	ip, [sp, #20]
   425c0:	bne	42290 <fputs@plt+0x3117c>
   425c4:	mov	r8, fp
   425c8:	add	fp, fp, #1
   425cc:	b	4260c <fputs@plt+0x314f8>
   425d0:	ldr	r3, [sp, #44]	; 0x2c
   425d4:	cmp	r3, fp
   425d8:	bgt	425c4 <fputs@plt+0x314b0>
   425dc:	cmp	ip, r9
   425e0:	bgt	4252c <fputs@plt+0x31418>
   425e4:	ldr	r2, [sp, #20]
   425e8:	ldr	r1, [sp, #56]	; 0x38
   425ec:	moveq	r3, #1
   425f0:	movne	r3, #0
   425f4:	cmp	r2, r1
   425f8:	movlt	r3, #0
   425fc:	andge	r3, r3, #1
   42600:	cmp	r3, #0
   42604:	bne	4252c <fputs@plt+0x31418>
   42608:	ldr	r8, [sp, #68]	; 0x44
   4260c:	ldr	r3, [sp, #24]
   42610:	add	r8, r3, r8, lsl #5
   42614:	b	422e4 <fputs@plt+0x311d0>
   42618:	ldr	sl, [sl, #52]	; 0x34
   4261c:	str	lr, [sp, #68]	; 0x44
   42620:	cmp	sl, #0
   42624:	str	ip, [sp, #56]	; 0x38
   42628:	bne	421b4 <fputs@plt+0x310a0>
   4262c:	b	42538 <fputs@plt+0x31424>
   42630:	ldr	r3, [sp, #48]	; 0x30
   42634:	str	r2, [sp, #76]	; 0x4c
   42638:	mov	r1, r3
   4263c:	sub	r0, r3, r6
   42640:	mov	r3, #100	; 0x64
   42644:	mul	r0, r3, r0
   42648:	bl	8e518 <fputs@plt+0x7d404>
   4264c:	ldr	r3, [sp, #32]
   42650:	ldrsh	r8, [r3, #34]	; 0x22
   42654:	asr	r1, r0, #31
   42658:	bl	174f8 <fputs@plt+0x63e4>
   4265c:	ldr	r3, [sp, #32]
   42660:	ldr	r2, [sp, #80]	; 0x50
   42664:	ldrh	r1, [r3, #36]	; 0x24
   42668:	cmp	r2, r8
   4266c:	mov	r3, r2
   42670:	movle	r3, #0
   42674:	movgt	r3, #1
   42678:	ands	r3, r3, r1, lsr #14
   4267c:	ldr	r3, [sp, #100]	; 0x64
   42680:	moveq	r8, r2
   42684:	cmp	r8, #10
   42688:	ldr	r2, [sp, #76]	; 0x4c
   4268c:	movle	r1, #0
   42690:	add	r3, r3, r0
   42694:	uxth	r3, r3
   42698:	ble	426bc <fputs@plt+0x315a8>
   4269c:	sxth	r0, r8
   426a0:	str	r3, [sp, #120]	; 0x78
   426a4:	asr	r1, r0, #31
   426a8:	bl	174f8 <fputs@plt+0x63e4>
   426ac:	ldr	r2, [sp, #76]	; 0x4c
   426b0:	ldr	r3, [sp, #120]	; 0x78
   426b4:	sub	r1, r0, #33	; 0x21
   426b8:	uxth	r1, r1
   426bc:	add	r3, r1, r3
   426c0:	sxth	r1, r3
   426c4:	strh	r1, [r2]
   426c8:	b	4227c <fputs@plt+0x31168>
   426cc:	ldrsh	r3, [r8, #16]
   426d0:	ldr	r2, [sp, #28]
   426d4:	cmp	r3, r2
   426d8:	bgt	422e4 <fputs@plt+0x311d0>
   426dc:	ldr	sl, [sl, #52]	; 0x34
   426e0:	cmp	sl, #0
   426e4:	bne	421b4 <fputs@plt+0x310a0>
   426e8:	b	42538 <fputs@plt+0x31424>
   426ec:	cmp	fp, #0
   426f0:	mov	sl, fp
   426f4:	beq	423b4 <fputs@plt+0x312a0>
   426f8:	cmp	fp, #1
   426fc:	beq	4283c <fputs@plt+0x31728>
   42700:	ldr	r2, [sp, #24]
   42704:	add	r0, r2, sl, lsl #5
   42708:	add	r3, r2, #32
   4270c:	ldrsh	r1, [r3, #18]
   42710:	ldrsh	ip, [r2, #18]
   42714:	cmp	ip, r1
   42718:	movgt	r2, r3
   4271c:	add	r3, r3, #32
   42720:	cmp	r0, r3
   42724:	bne	4270c <fputs@plt+0x315f8>
   42728:	str	r2, [sp, #64]	; 0x40
   4272c:	ldr	r3, [sp, #64]	; 0x40
   42730:	ldr	r2, [sp, #104]	; 0x68
   42734:	ldr	r0, [r3, #24]
   42738:	ldr	r3, [sp, #32]
   4273c:	add	ip, r0, r2
   42740:	add	r1, r3, #736	; 0x2e0
   42744:	mov	lr, r3
   42748:	ldr	r3, [r0], #4
   4274c:	add	r1, r1, #80	; 0x50
   42750:	str	r3, [r1, #-16]
   42754:	ldrb	r3, [r3, #16]
   42758:	cmp	r0, ip
   4275c:	strb	r3, [r1, #-36]	; 0xffffffdc
   42760:	add	r3, r3, r3, lsl #3
   42764:	ldr	r2, [lr, #4]
   42768:	add	r3, r2, r3, lsl #3
   4276c:	ldr	r3, [r3, #52]	; 0x34
   42770:	str	r3, [r1, #-76]	; 0xffffffb4
   42774:	bne	42748 <fputs@plt+0x31634>
   42778:	b	42428 <fputs@plt+0x31314>
   4277c:	mov	r5, #1
   42780:	str	r5, [sp, #44]	; 0x2c
   42784:	b	42020 <fputs@plt+0x30f0c>
   42788:	ldr	r3, [sp, #32]
   4278c:	ldr	r2, [sp, #80]	; 0x50
   42790:	cmp	r2, #0
   42794:	ldrb	r3, [r3, #42]	; 0x2a
   42798:	clz	r3, r3
   4279c:	lsr	r3, r3, #5
   427a0:	moveq	r3, #0
   427a4:	cmp	r3, #0
   427a8:	beq	4243c <fputs@plt+0x31328>
   427ac:	ldr	r0, [sp, #64]	; 0x40
   427b0:	add	r3, sp, #128	; 0x80
   427b4:	str	r3, [sp, #8]
   427b8:	ldr	r1, [sp, #104]	; 0x68
   427bc:	ldr	r2, [r0, #24]
   427c0:	ldr	r3, [sp, #84]	; 0x54
   427c4:	add	r2, r2, r1
   427c8:	ldr	r4, [sp, #32]
   427cc:	sub	r3, r3, #1
   427d0:	ldr	r2, [r2, #-4]
   427d4:	uxth	r3, r3
   427d8:	ldr	r1, [r4, #12]
   427dc:	str	r2, [sp, #4]
   427e0:	str	r3, [sp]
   427e4:	add	r2, r0, #24
   427e8:	mov	r3, #512	; 0x200
   427ec:	mov	r0, r4
   427f0:	bl	41344 <fputs@plt+0x30230>
   427f4:	ldr	r3, [r4, #12]
   427f8:	ldr	r3, [r3]
   427fc:	cmp	r0, r3
   42800:	moveq	r3, #2
   42804:	ldreq	r2, [sp, #32]
   42808:	strbeq	r3, [r2, #42]	; 0x2a
   4280c:	b	4243c <fputs@plt+0x31328>
   42810:	ldrsb	r3, [r3, #22]
   42814:	ldr	ip, [sp, #32]
   42818:	cmp	r3, #0
   4281c:	strb	r3, [ip, #38]	; 0x26
   42820:	movlt	r3, ip
   42824:	ldr	ip, [sp, #32]
   42828:	strblt	r2, [r3, #38]	; 0x26
   4282c:	ldr	r3, [sp, #64]	; 0x40
   42830:	ldrd	r2, [r3, #8]
   42834:	strd	r2, [ip, #24]
   42838:	b	4246c <fputs@plt+0x31358>
   4283c:	ldr	r3, [sp, #24]
   42840:	str	r3, [sp, #64]	; 0x40
   42844:	b	4272c <fputs@plt+0x31618>
   42848:	ldr	r0, [sp, #32]
   4284c:	ldrd	r2, [sp, #128]	; 0x80
   42850:	mov	r1, #1
   42854:	strb	r1, [r0, #39]	; 0x27
   42858:	strd	r2, [r0, #24]
   4285c:	b	424fc <fputs@plt+0x313e8>
   42860:	ldr	r2, [sp, #32]
   42864:	mov	r3, #2
   42868:	strb	r3, [r2, #42]	; 0x2a
   4286c:	b	4246c <fputs@plt+0x31358>
   42870:	ldrdeq	r2, [r5], -r8
   42874:	tst	r1, #1024	; 0x400
   42878:	push	{r4, r5, r6, r7, r8, lr}
   4287c:	mov	r4, r2
   42880:	sub	sp, sp, #16
   42884:	mov	r5, r3
   42888:	ldr	r7, [r0, #8]
   4288c:	beq	428bc <fputs@plt+0x317a8>
   42890:	cmp	r3, #0
   42894:	rsbne	r4, r2, #0
   42898:	mov	r3, #0
   4289c:	str	r3, [sp]
   428a0:	mov	r2, r4
   428a4:	mov	r0, r7
   428a8:	ldr	r3, [sp, #40]	; 0x28
   428ac:	mov	r1, #22
   428b0:	bl	2e760 <fputs@plt+0x1d64c>
   428b4:	add	sp, sp, #16
   428b8:	pop	{r4, r5, r6, r7, r8, pc}
   428bc:	add	r8, sp, #8
   428c0:	mov	r6, r0
   428c4:	mov	r1, r8
   428c8:	mov	r0, r2
   428cc:	bl	211d8 <fputs@plt+0x100c4>
   428d0:	cmp	r0, #0
   428d4:	beq	42924 <fputs@plt+0x31810>
   428d8:	cmp	r5, #0
   428dc:	sub	r0, r0, #2
   428e0:	clz	r0, r0
   428e4:	lsr	r0, r0, #5
   428e8:	moveq	r0, #0
   428ec:	cmp	r0, #0
   428f0:	movne	r2, #0
   428f4:	movne	r3, #-2147483648	; 0x80000000
   428f8:	beq	4293c <fputs@plt+0x31828>
   428fc:	strd	r2, [sp, #8]
   42900:	mvn	r2, #12
   42904:	str	r2, [sp]
   42908:	mov	r3, r8
   4290c:	mov	r0, r7
   42910:	ldr	r2, [sp, #40]	; 0x28
   42914:	mov	r1, #23
   42918:	bl	2fc08 <fputs@plt+0x1eaf4>
   4291c:	add	sp, sp, #16
   42920:	pop	{r4, r5, r6, r7, r8, pc}
   42924:	cmp	r5, #0
   42928:	beq	42900 <fputs@plt+0x317ec>
   4292c:	ldrd	r2, [sp, #8]
   42930:	rsbs	r2, r2, #0
   42934:	rsc	r3, r3, #0
   42938:	b	428fc <fputs@plt+0x317e8>
   4293c:	ldr	r1, [pc, #68]	; 42988 <fputs@plt+0x31874>
   42940:	mov	r2, #2
   42944:	add	r1, pc, r1
   42948:	mov	r0, r4
   4294c:	bl	2a320 <fputs@plt+0x1920c>
   42950:	cmp	r0, #0
   42954:	bne	42970 <fputs@plt+0x3185c>
   42958:	ldr	r1, [pc, #44]	; 4298c <fputs@plt+0x31878>
   4295c:	mov	r2, r4
   42960:	mov	r0, r6
   42964:	add	r1, pc, r1
   42968:	bl	39630 <fputs@plt+0x2851c>
   4296c:	b	428b4 <fputs@plt+0x317a0>
   42970:	mov	r2, r5
   42974:	mov	r1, r4
   42978:	mov	r0, r7
   4297c:	ldr	r3, [sp, #40]	; 0x28
   42980:	bl	2fc80 <fputs@plt+0x1eb6c>
   42984:	b	428b4 <fputs@plt+0x317a0>
   42988:	andeq	r1, r5, r4, ror #30
   4298c:	andeq	r1, r5, r8, asr #30
   42990:	push	{r4, r5, r6, r7, r8, lr}
   42994:	cmp	r1, #0
   42998:	ldr	r8, [r0]
   4299c:	ldr	r6, [sp, #32]
   429a0:	ldr	r7, [sp, #36]	; 0x24
   429a4:	beq	42a18 <fputs@plt+0x31904>
   429a8:	mov	r0, r8
   429ac:	bl	2ffc0 <fputs@plt+0x1eeac>
   429b0:	subs	r5, r0, #0
   429b4:	beq	42a40 <fputs@plt+0x3192c>
   429b8:	ldr	r3, [r5]
   429bc:	cmp	r3, #0
   429c0:	beq	42a40 <fputs@plt+0x3192c>
   429c4:	ldr	r2, [sp, #24]
   429c8:	sub	r4, r3, #1
   429cc:	ldr	r2, [r2, #4]
   429d0:	cmp	r2, #0
   429d4:	lsleq	r3, r4, #3
   429d8:	beq	429f8 <fputs@plt+0x318e4>
   429dc:	mov	r0, r8
   429e0:	ldr	r1, [sp, #24]
   429e4:	bl	24628 <fputs@plt+0x13514>
   429e8:	lsl	r3, r4, #3
   429ec:	add	r2, r3, r4
   429f0:	add	r2, r5, r2, lsl #3
   429f4:	str	r0, [r2, #20]
   429f8:	add	r3, r3, r4
   429fc:	ldr	r2, [sp, #28]
   42a00:	add	r3, r5, r3, lsl #3
   42a04:	mov	r0, r5
   42a08:	str	r2, [r3, #28]
   42a0c:	str	r6, [r3, #56]	; 0x38
   42a10:	str	r7, [r3, #60]	; 0x3c
   42a14:	pop	{r4, r5, r6, r7, r8, pc}
   42a18:	cmp	r7, #0
   42a1c:	cmpeq	r6, #0
   42a20:	beq	429a8 <fputs@plt+0x31894>
   42a24:	cmp	r6, #0
   42a28:	beq	42a74 <fputs@plt+0x31960>
   42a2c:	ldr	r2, [pc, #76]	; 42a80 <fputs@plt+0x3196c>
   42a30:	add	r2, pc, r2
   42a34:	ldr	r1, [pc, #72]	; 42a84 <fputs@plt+0x31970>
   42a38:	add	r1, pc, r1
   42a3c:	bl	39630 <fputs@plt+0x2851c>
   42a40:	mov	r1, r6
   42a44:	mov	r0, r8
   42a48:	bl	23a00 <fputs@plt+0x128ec>
   42a4c:	mov	r1, r7
   42a50:	mov	r0, r8
   42a54:	bl	1d3a4 <fputs@plt+0xc290>
   42a58:	mov	r5, #0
   42a5c:	mov	r0, r8
   42a60:	mov	r2, #1
   42a64:	ldr	r1, [sp, #28]
   42a68:	bl	23944 <fputs@plt+0x12830>
   42a6c:	mov	r0, r5
   42a70:	pop	{r4, r5, r6, r7, r8, pc}
   42a74:	ldr	r2, [pc, #12]	; 42a88 <fputs@plt+0x31974>
   42a78:	add	r2, pc, r2
   42a7c:	b	42a34 <fputs@plt+0x31920>
   42a80:	andeq	sp, r4, r8, ror #3
   42a84:	andeq	r1, r5, r8, asr #29
   42a88:	andeq	r1, r5, r0, lsl #29
   42a8c:	ldr	r2, [r1, #48]	; 0x30
   42a90:	cmp	r2, #0
   42a94:	beq	42c40 <fputs@plt+0x31b2c>
   42a98:	ldr	ip, [r1, #44]	; 0x2c
   42a9c:	cmp	ip, #0
   42aa0:	beq	42c3c <fputs@plt+0x31b28>
   42aa4:	mov	r2, r1
   42aa8:	ldrb	r3, [r2, #4]
   42aac:	cmp	r3, #119	; 0x77
   42ab0:	cmpne	r3, #116	; 0x74
   42ab4:	moveq	r3, #1
   42ab8:	movne	r3, #0
   42abc:	bne	42ad0 <fputs@plt+0x319bc>
   42ac0:	ldr	r2, [r2, #48]	; 0x30
   42ac4:	cmp	r2, #0
   42ac8:	bne	42aa8 <fputs@plt+0x31994>
   42acc:	b	42c40 <fputs@plt+0x31b2c>
   42ad0:	ldm	ip, {r2, ip}
   42ad4:	subs	r2, r2, #1
   42ad8:	bmi	42c48 <fputs@plt+0x31b34>
   42adc:	add	r3, r2, r2, lsl #2
   42ae0:	push	{r4, r5, r6, r7, r8, r9, lr}
   42ae4:	lsl	r3, r3, #2
   42ae8:	sub	sp, sp, #36	; 0x24
   42aec:	ldr	lr, [ip, r3]
   42af0:	ldr	lr, [lr, #4]
   42af4:	tst	lr, #256	; 0x100
   42af8:	bne	42b34 <fputs@plt+0x31a20>
   42afc:	add	r3, r3, #20
   42b00:	add	r3, ip, r3
   42b04:	b	42b1c <fputs@plt+0x31a08>
   42b08:	ldr	ip, [r3, #-40]	; 0xffffffd8
   42b0c:	sub	r3, r3, #20
   42b10:	ldr	ip, [ip, #4]
   42b14:	tst	ip, #256	; 0x100
   42b18:	bne	42b34 <fputs@plt+0x31a20>
   42b1c:	subs	r2, r2, #1
   42b20:	bcs	42b08 <fputs@plt+0x319f4>
   42b24:	mov	r2, #0
   42b28:	mov	r0, r2
   42b2c:	add	sp, sp, #36	; 0x24
   42b30:	pop	{r4, r5, r6, r7, r8, r9, pc}
   42b34:	ldr	r7, [r0]
   42b38:	mov	r2, #68	; 0x44
   42b3c:	mov	r3, #0
   42b40:	ldr	r8, [r7]
   42b44:	mov	r5, r1
   42b48:	mov	r0, r8
   42b4c:	bl	25490 <fputs@plt+0x1437c>
   42b50:	subs	r6, r0, #0
   42b54:	beq	42c2c <fputs@plt+0x31b18>
   42b58:	mov	r4, #0
   42b5c:	add	ip, sp, #16
   42b60:	str	r6, [sp, #4]
   42b64:	str	ip, [sp]
   42b68:	str	r4, [sp, #12]
   42b6c:	str	r4, [sp, #8]
   42b70:	mov	r3, r4
   42b74:	mov	r2, r4
   42b78:	mov	r1, r4
   42b7c:	mov	r0, r7
   42b80:	str	r4, [sp, #20]
   42b84:	str	r4, [sp, #16]
   42b88:	bl	42990 <fputs@plt+0x3187c>
   42b8c:	subs	r9, r0, #0
   42b90:	beq	42c2c <fputs@plt+0x31b18>
   42b94:	mov	r1, r5
   42b98:	mov	r2, #68	; 0x44
   42b9c:	mov	r0, r6
   42ba0:	bl	10f7c <memcpy@plt>
   42ba4:	mov	r3, r4
   42ba8:	add	r2, sp, #24
   42bac:	str	r9, [r5, #28]
   42bb0:	mov	r0, r8
   42bb4:	mov	r1, #158	; 0x9e
   42bb8:	str	r4, [sp, #24]
   42bbc:	str	r4, [sp, #28]
   42bc0:	bl	247e0 <fputs@plt+0x136cc>
   42bc4:	mov	r1, r4
   42bc8:	mov	r2, r0
   42bcc:	ldr	r0, [r7]
   42bd0:	bl	30588 <fputs@plt+0x1f474>
   42bd4:	ldr	r3, [r5, #8]
   42bd8:	mov	r2, #119	; 0x77
   42bdc:	strb	r2, [r5, #4]
   42be0:	str	r4, [r5, #32]
   42be4:	bic	r3, r3, #128	; 0x80
   42be8:	orr	r3, r3, #32768	; 0x8000
   42bec:	mov	r2, r4
   42bf0:	str	r0, [r5]
   42bf4:	str	r4, [r6, #36]	; 0x24
   42bf8:	str	r4, [r6, #40]	; 0x28
   42bfc:	str	r4, [r6, #44]	; 0x2c
   42c00:	str	r4, [r5, #48]	; 0x30
   42c04:	ldr	r1, [r6, #48]	; 0x30
   42c08:	mov	r0, r2
   42c0c:	str	r4, [r5, #52]	; 0x34
   42c10:	str	r4, [r5, #64]	; 0x40
   42c14:	str	r3, [r5, #8]
   42c18:	str	r6, [r1, #52]	; 0x34
   42c1c:	str	r4, [r6, #56]	; 0x38
   42c20:	str	r4, [r6, #60]	; 0x3c
   42c24:	add	sp, sp, #36	; 0x24
   42c28:	pop	{r4, r5, r6, r7, r8, r9, pc}
   42c2c:	mov	r2, #2
   42c30:	mov	r0, r2
   42c34:	add	sp, sp, #36	; 0x24
   42c38:	pop	{r4, r5, r6, r7, r8, r9, pc}
   42c3c:	mov	r2, ip
   42c40:	mov	r0, r2
   42c44:	bx	lr
   42c48:	mov	r2, r3
   42c4c:	b	42c40 <fputs@plt+0x31b2c>
   42c50:	push	{r4, r5, r6, r7, r8, lr}
   42c54:	mov	r4, r0
   42c58:	mov	r6, r2
   42c5c:	ldr	r0, [r0]
   42c60:	mov	r2, #0
   42c64:	ldr	r7, [sp, #24]
   42c68:	mov	r8, r3
   42c6c:	bl	30588 <fputs@plt+0x1f474>
   42c70:	cmn	r7, #1
   42c74:	cmpeq	r8, #0
   42c78:	mov	r5, r0
   42c7c:	beq	42c90 <fputs@plt+0x31b7c>
   42c80:	ldr	r3, [r4]
   42c84:	ldrb	r3, [r3, #149]	; 0x95
   42c88:	cmp	r3, #0
   42c8c:	beq	42cac <fputs@plt+0x31b98>
   42c90:	mov	r0, r4
   42c94:	mov	r2, r6
   42c98:	mov	r3, #1
   42c9c:	mov	r1, r5
   42ca0:	bl	246e4 <fputs@plt+0x135d0>
   42ca4:	mov	r0, r5
   42ca8:	pop	{r4, r5, r6, r7, r8, pc}
   42cac:	ldr	r1, [pc, #20]	; 42cc8 <fputs@plt+0x31bb4>
   42cb0:	ldr	r3, [r6]
   42cb4:	ldr	r2, [r6, #4]
   42cb8:	add	r1, pc, r1
   42cbc:	mov	r0, r4
   42cc0:	bl	39630 <fputs@plt+0x2851c>
   42cc4:	b	42c90 <fputs@plt+0x31b7c>
   42cc8:	andeq	r1, r5, ip, ror #24
   42ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42cd0:	sub	sp, sp, #12
   42cd4:	ldr	r9, [r0]
   42cd8:	mov	r8, r1
   42cdc:	mov	sl, r0
   42ce0:	mov	r1, r2
   42ce4:	mov	r0, r9
   42ce8:	str	r3, [sp]
   42cec:	bl	24628 <fputs@plt+0x13514>
   42cf0:	cmp	r0, #0
   42cf4:	cmpne	r8, #0
   42cf8:	mov	r7, r0
   42cfc:	beq	42e00 <fputs@plt+0x31cec>
   42d00:	ldr	lr, [r8]
   42d04:	cmp	lr, #0
   42d08:	mov	r3, lr
   42d0c:	ble	42dac <fputs@plt+0x31c98>
   42d10:	ldr	r3, [pc, #344]	; 42e70 <fputs@plt+0x31d5c>
   42d14:	ldr	fp, [pc, #344]	; 42e74 <fputs@plt+0x31d60>
   42d18:	ldr	r4, [pc, #344]	; 42e78 <fputs@plt+0x31d64>
   42d1c:	add	r3, pc, r3
   42d20:	str	r9, [sp, #4]
   42d24:	add	fp, pc, fp
   42d28:	add	r4, pc, r4
   42d2c:	mov	r6, r8
   42d30:	mov	r5, #0
   42d34:	mov	r9, r3
   42d38:	ldr	r1, [r6, #8]
   42d3c:	ldrb	r2, [r7]
   42d40:	ldrb	r3, [r1]
   42d44:	add	r0, fp, r2
   42d48:	add	r3, fp, r3
   42d4c:	ldrb	r0, [r0, #336]	; 0x150
   42d50:	ldrb	r3, [r3, #336]	; 0x150
   42d54:	cmp	r0, r3
   42d58:	bne	42d94 <fputs@plt+0x31c80>
   42d5c:	cmp	r2, #0
   42d60:	movne	r0, r7
   42d64:	bne	42d74 <fputs@plt+0x31c60>
   42d68:	b	42e10 <fputs@plt+0x31cfc>
   42d6c:	cmp	r2, #0
   42d70:	beq	42e10 <fputs@plt+0x31cfc>
   42d74:	ldrb	r2, [r0, #1]!
   42d78:	ldrb	r3, [r1, #1]!
   42d7c:	add	ip, r4, r2
   42d80:	add	r3, r4, r3
   42d84:	ldrb	ip, [ip, #336]	; 0x150
   42d88:	ldrb	r3, [r3, #336]	; 0x150
   42d8c:	cmp	ip, r3
   42d90:	beq	42d6c <fputs@plt+0x31c58>
   42d94:	add	r5, r5, #1
   42d98:	cmp	lr, r5
   42d9c:	add	r6, r6, #16
   42da0:	mov	r3, lr
   42da4:	bgt	42d38 <fputs@plt+0x31c24>
   42da8:	ldr	r9, [sp, #4]
   42dac:	lsl	r3, r3, #4
   42db0:	add	r2, r3, #24
   42db4:	mov	r1, r8
   42db8:	asr	r3, r2, #31
   42dbc:	mov	r0, r9
   42dc0:	bl	2c750 <fputs@plt+0x1b63c>
   42dc4:	ldrb	r2, [r9, #69]	; 0x45
   42dc8:	cmp	r2, #0
   42dcc:	bne	42e28 <fputs@plt+0x31d14>
   42dd0:	ldr	r3, [r0]
   42dd4:	ldr	ip, [sp, #48]	; 0x30
   42dd8:	add	r1, r3, #1
   42ddc:	add	r3, r0, r3, lsl #4
   42de0:	str	ip, [r3, #16]
   42de4:	ldr	ip, [sp]
   42de8:	str	r7, [r3, #8]
   42dec:	str	ip, [r3, #12]
   42df0:	str	r2, [r3, #20]
   42df4:	str	r1, [r0]
   42df8:	add	sp, sp, #12
   42dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42e00:	cmp	r8, #0
   42e04:	beq	42e5c <fputs@plt+0x31d48>
   42e08:	ldr	r3, [r8]
   42e0c:	b	42dac <fputs@plt+0x31c98>
   42e10:	mov	r2, r7
   42e14:	mov	r1, r9
   42e18:	mov	r0, sl
   42e1c:	bl	39630 <fputs@plt+0x2851c>
   42e20:	ldr	lr, [r8]
   42e24:	b	42d94 <fputs@plt+0x31c80>
   42e28:	ldr	r1, [sp]
   42e2c:	mov	r0, r9
   42e30:	bl	23aac <fputs@plt+0x12998>
   42e34:	mov	r2, #1
   42e38:	ldr	r1, [sp, #48]	; 0x30
   42e3c:	mov	r0, r9
   42e40:	bl	23944 <fputs@plt+0x12830>
   42e44:	mov	r0, r9
   42e48:	mov	r1, r7
   42e4c:	bl	1d100 <fputs@plt+0xbfec>
   42e50:	mov	r0, r8
   42e54:	add	sp, sp, #12
   42e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42e5c:	mov	r2, #24
   42e60:	mov	r3, #0
   42e64:	mov	r0, r9
   42e68:	bl	25490 <fputs@plt+0x1437c>
   42e6c:	b	42dc4 <fputs@plt+0x31cb0>
   42e70:	andeq	r1, r5, r0, lsr ip
   42e74:	muleq	r4, ip, lr
   42e78:	muleq	r4, r8, lr
   42e7c:	push	{r1, r2, r3}
   42e80:	ldr	r1, [r0, #44]	; 0x2c
   42e84:	push	{r4, lr}
   42e88:	mov	r4, r0
   42e8c:	sub	sp, sp, #12
   42e90:	ldr	r0, [r0]
   42e94:	bl	1d100 <fputs@plt+0xbfec>
   42e98:	add	r3, sp, #24
   42e9c:	ldr	r1, [sp, #20]
   42ea0:	ldr	r0, [r4]
   42ea4:	mov	r2, r3
   42ea8:	str	r3, [sp, #4]
   42eac:	bl	39024 <fputs@plt+0x27f10>
   42eb0:	str	r0, [r4, #44]	; 0x2c
   42eb4:	add	sp, sp, #12
   42eb8:	pop	{r4, lr}
   42ebc:	add	sp, sp, #12
   42ec0:	bx	lr
   42ec4:	push	{r1, r2, r3}
   42ec8:	push	{lr}		; (str lr, [sp, #-4]!)
   42ecc:	sub	sp, sp, #8
   42ed0:	add	r3, sp, #16
   42ed4:	mov	r2, r3
   42ed8:	ldr	r1, [sp, #12]
   42edc:	str	r3, [sp, #4]
   42ee0:	bl	39024 <fputs@plt+0x27f10>
   42ee4:	add	sp, sp, #8
   42ee8:	pop	{lr}		; (ldr lr, [sp], #4)
   42eec:	add	sp, sp, #12
   42ef0:	bx	lr
   42ef4:	push	{r4, r5, r6, r7, r8, lr}
   42ef8:	mov	r6, r2
   42efc:	ldr	r5, [r0]
   42f00:	mov	r4, r0
   42f04:	ldrb	r2, [r5, #69]	; 0x45
   42f08:	cmp	r2, #0
   42f0c:	bne	42f94 <fputs@plt+0x31e80>
   42f10:	ldr	r3, [r5, #24]
   42f14:	tst	r3, #65536	; 0x10000
   42f18:	bne	42f84 <fputs@plt+0x31e70>
   42f1c:	cmp	r1, #0
   42f20:	beq	42fa0 <fputs@plt+0x31e8c>
   42f24:	mov	r2, r1
   42f28:	ldr	r1, [pc, #124]	; 42fac <fputs@plt+0x31e98>
   42f2c:	mov	r0, r5
   42f30:	add	r1, pc, r1
   42f34:	bl	42ec4 <fputs@plt+0x31db0>
   42f38:	cmp	r6, #0
   42f3c:	mov	r7, r0
   42f40:	beq	42f60 <fputs@plt+0x31e4c>
   42f44:	ldr	r1, [pc, #100]	; 42fb0 <fputs@plt+0x31e9c>
   42f48:	mov	r2, r0
   42f4c:	mov	r3, r6
   42f50:	add	r1, pc, r1
   42f54:	mov	r0, r5
   42f58:	bl	42ec4 <fputs@plt+0x31db0>
   42f5c:	mov	r7, r0
   42f60:	ldr	r3, [r4, #4]
   42f64:	mov	r0, r5
   42f68:	ldr	r1, [r3]
   42f6c:	bl	1d100 <fputs@plt+0xbfec>
   42f70:	ldr	r3, [r4, #4]
   42f74:	str	r7, [r3]
   42f78:	ldrb	r3, [r5, #69]	; 0x45
   42f7c:	cmp	r3, #0
   42f80:	bne	42f94 <fputs@plt+0x31e80>
   42f84:	ldr	r0, [pc, #40]	; 42fb4 <fputs@plt+0x31ea0>
   42f88:	bl	35a00 <fputs@plt+0x248ec>
   42f8c:	str	r0, [r4, #12]
   42f90:	pop	{r4, r5, r6, r7, r8, pc}
   42f94:	mov	r0, #7
   42f98:	str	r0, [r4, #12]
   42f9c:	pop	{r4, r5, r6, r7, r8, pc}
   42fa0:	ldr	r1, [pc, #16]	; 42fb8 <fputs@plt+0x31ea4>
   42fa4:	add	r1, pc, r1
   42fa8:	b	42f24 <fputs@plt+0x31e10>
   42fac:	andeq	r1, r5, ip, lsr sl
   42fb0:	andeq	r1, r5, ip, lsr sl
   42fb4:	andeq	sl, r1, r2, ror #24
   42fb8:	andeq	r0, r5, ip, lsl #25
   42fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42fc0:	mov	r5, r1
   42fc4:	ldr	r1, [r0, #336]	; 0x150
   42fc8:	sub	sp, sp, #60	; 0x3c
   42fcc:	mov	r9, r0
   42fd0:	mov	r0, #0
   42fd4:	cmp	r1, r0
   42fd8:	mov	r6, r2
   42fdc:	mov	r7, r3
   42fe0:	ldr	sl, [r5, #52]	; 0x34
   42fe4:	ldr	r8, [r5, #48]	; 0x30
   42fe8:	str	r0, [sp, #36]	; 0x24
   42fec:	bne	43000 <fputs@plt+0x31eec>
   42ff0:	b	43038 <fputs@plt+0x31f24>
   42ff4:	ldr	r1, [r1, #8]
   42ff8:	cmp	r1, #0
   42ffc:	beq	43038 <fputs@plt+0x31f24>
   43000:	ldr	r3, [r1, #4]
   43004:	cmp	r5, r3
   43008:	bne	42ff4 <fputs@plt+0x31ee0>
   4300c:	ldr	r1, [pc, #976]	; 433e4 <fputs@plt+0x322d0>
   43010:	ldr	r2, [r5]
   43014:	mov	r0, r9
   43018:	add	r1, pc, r1
   4301c:	bl	42ec4 <fputs@plt+0x31db0>
   43020:	ldr	r3, [sp, #96]	; 0x60
   43024:	mov	fp, #6
   43028:	str	r0, [r3]
   4302c:	mov	r0, fp
   43030:	add	sp, sp, #60	; 0x3c
   43034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43038:	ldr	r1, [pc, #936]	; 433e8 <fputs@plt+0x322d4>
   4303c:	ldr	r2, [r5]
   43040:	add	r1, pc, r1
   43044:	mov	r0, r9
   43048:	bl	42ec4 <fputs@plt+0x31db0>
   4304c:	subs	r3, r0, #0
   43050:	str	r3, [sp, #20]
   43054:	moveq	fp, #7
   43058:	beq	4302c <fputs@plt+0x31f18>
   4305c:	mov	r2, #28
   43060:	mov	r3, #0
   43064:	mov	r0, r9
   43068:	bl	25490 <fputs@plt+0x1437c>
   4306c:	subs	r4, r0, #0
   43070:	beq	4337c <fputs@plt+0x32268>
   43074:	ldr	r0, [r5, #64]	; 0x40
   43078:	str	r9, [r4]
   4307c:	cmp	r0, #0
   43080:	str	r6, [r4, #4]
   43084:	beq	4336c <fputs@plt+0x32258>
   43088:	ldr	lr, [r9, #20]
   4308c:	cmp	lr, #0
   43090:	ldrle	ip, [r9, #16]
   43094:	ble	430d8 <fputs@plt+0x31fc4>
   43098:	ldr	fp, [r9, #16]
   4309c:	ldr	r3, [fp, #12]
   430a0:	cmp	r0, r3
   430a4:	addne	r3, fp, #16
   430a8:	movne	r2, #0
   430ac:	bne	430c0 <fputs@plt+0x31fac>
   430b0:	b	433dc <fputs@plt+0x322c8>
   430b4:	ldr	r1, [r3, #-4]
   430b8:	cmp	r0, r1
   430bc:	beq	430d8 <fputs@plt+0x31fc4>
   430c0:	add	r2, r2, #1
   430c4:	cmp	r2, lr
   430c8:	mov	ip, r3
   430cc:	add	r3, r3, #16
   430d0:	bne	430b4 <fputs@plt+0x31fa0>
   430d4:	add	ip, fp, r2, lsl #4
   430d8:	ldr	r2, [r5, #52]	; 0x34
   430dc:	ldr	r1, [ip]
   430e0:	add	r0, sp, #40	; 0x28
   430e4:	str	r1, [r2, #4]
   430e8:	ldr	lr, [r9, #336]	; 0x150
   430ec:	ldr	r1, [r6, #8]
   430f0:	str	r0, [r9, #336]	; 0x150
   430f4:	add	r0, sp, #36	; 0x24
   430f8:	str	r0, [sp, #4]
   430fc:	add	r0, r4, #8
   43100:	mov	r3, sl
   43104:	str	r0, [sp]
   43108:	mov	ip, #0
   4310c:	mov	r2, r8
   43110:	mov	r0, r9
   43114:	str	r4, [sp, #40]	; 0x28
   43118:	str	r5, [sp, #44]	; 0x2c
   4311c:	str	lr, [sp, #48]	; 0x30
   43120:	str	ip, [sp, #52]	; 0x34
   43124:	blx	r7
   43128:	ldr	r3, [sp, #48]	; 0x30
   4312c:	str	r3, [r9, #336]	; 0x150
   43130:	cmp	r0, #7
   43134:	mov	fp, r0
   43138:	beq	432f8 <fputs@plt+0x321e4>
   4313c:	cmp	r0, #0
   43140:	bne	4330c <fputs@plt+0x321f8>
   43144:	ldr	r3, [r4, #8]
   43148:	cmp	r3, #0
   4314c:	beq	432e0 <fputs@plt+0x321cc>
   43150:	str	r0, [r3]
   43154:	str	r0, [r3, #4]
   43158:	str	r0, [r3, #8]
   4315c:	ldr	r1, [sp, #52]	; 0x34
   43160:	ldr	r3, [r4, #8]
   43164:	ldr	r2, [r6]
   43168:	cmp	r1, #0
   4316c:	mov	r6, #1
   43170:	str	r2, [r3]
   43174:	str	r6, [r4, #12]
   43178:	beq	43390 <fputs@plt+0x3227c>
   4317c:	ldrsh	r2, [r5, #34]	; 0x22
   43180:	ldr	r3, [r5, #56]	; 0x38
   43184:	cmp	r2, #0
   43188:	str	r3, [r4, #24]
   4318c:	str	r4, [r5, #56]	; 0x38
   43190:	ble	432e0 <fputs@plt+0x321cc>
   43194:	ldr	r8, [pc, #592]	; 433ec <fputs@plt+0x322d8>
   43198:	str	r9, [sp, #28]
   4319c:	add	r8, pc, r8
   431a0:	mov	r7, #6
   431a4:	mov	r9, r0
   431a8:	mov	r4, r2
   431ac:	str	r0, [sp, #16]
   431b0:	str	r0, [sp, #24]
   431b4:	ldr	r3, [r5, #4]
   431b8:	lsl	r2, r9, #4
   431bc:	str	r2, [sp, #12]
   431c0:	add	r2, r3, r2
   431c4:	ldrb	r2, [r2, #15]
   431c8:	tst	r2, #4
   431cc:	beq	4334c <fputs@plt+0x32238>
   431d0:	ldr	r0, [r3, r9, lsl #4]
   431d4:	bl	20c58 <fputs@plt+0xfb44>
   431d8:	subs	sl, r0, #0
   431dc:	beq	4334c <fputs@plt+0x32238>
   431e0:	bl	10f58 <strlen@plt>
   431e4:	bics	r6, r0, #-1073741824	; 0xc0000000
   431e8:	beq	4334c <fputs@plt+0x32238>
   431ec:	mov	r4, sl
   431f0:	ldr	fp, [sp, #24]
   431f4:	b	43208 <fputs@plt+0x320f4>
   431f8:	add	fp, fp, #1
   431fc:	cmp	fp, r6
   43200:	add	r4, r4, #1
   43204:	beq	43348 <fputs@plt+0x32234>
   43208:	mov	r2, r7
   4320c:	mov	r1, r4
   43210:	mov	r0, r8
   43214:	bl	2a320 <fputs@plt+0x1920c>
   43218:	cmp	r0, #0
   4321c:	bne	431f8 <fputs@plt+0x320e4>
   43220:	cmp	fp, #0
   43224:	beq	43234 <fputs@plt+0x32120>
   43228:	ldrb	r3, [r4, #-1]
   4322c:	cmp	r3, #32
   43230:	bne	431f8 <fputs@plt+0x320e4>
   43234:	ldrb	r3, [r4, #6]
   43238:	tst	r3, #223	; 0xdf
   4323c:	bne	431f8 <fputs@plt+0x320e4>
   43240:	cmp	r6, fp
   43244:	ble	43348 <fputs@plt+0x32234>
   43248:	add	lr, sl, fp
   4324c:	ldrb	ip, [lr, #6]
   43250:	cmp	ip, #0
   43254:	moveq	ip, #6
   43258:	movne	ip, #7
   4325c:	add	r1, ip, fp
   43260:	cmp	r6, r1
   43264:	addge	r1, sl, r1
   43268:	subge	ip, ip, sl
   4326c:	movge	r2, lr
   43270:	blt	43288 <fputs@plt+0x32174>
   43274:	ldrb	r3, [r1], #1
   43278:	strb	r3, [r2], #1
   4327c:	add	r3, ip, r2
   43280:	cmp	r6, r3
   43284:	bge	43274 <fputs@plt+0x32160>
   43288:	cmp	fp, #0
   4328c:	ldrb	r2, [sl, fp]
   43290:	clz	r2, r2
   43294:	lsr	r2, r2, #5
   43298:	moveq	r2, #0
   4329c:	cmp	r2, #0
   432a0:	movne	r3, #0
   432a4:	mov	r2, #128	; 0x80
   432a8:	strbne	r3, [lr, #-1]
   432ac:	str	r2, [sp, #16]
   432b0:	ldr	r3, [r5, #4]
   432b4:	ldr	r2, [sp, #12]
   432b8:	add	fp, r3, r2
   432bc:	ldrb	r3, [fp, #15]
   432c0:	orr	r3, r3, #2
   432c4:	strb	r3, [fp, #15]
   432c8:	ldrsh	r4, [r5, #34]	; 0x22
   432cc:	add	r9, r9, #1
   432d0:	cmp	r4, r9
   432d4:	bgt	431b4 <fputs@plt+0x320a0>
   432d8:	ldr	fp, [sp, #24]
   432dc:	ldr	r9, [sp, #28]
   432e0:	mov	r0, r9
   432e4:	ldr	r1, [sp, #20]
   432e8:	bl	1d100 <fputs@plt+0xbfec>
   432ec:	mov	r0, fp
   432f0:	add	sp, sp, #60	; 0x3c
   432f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   432f8:	ldr	r3, [r9, #68]	; 0x44
   432fc:	bic	r3, r3, #-16777216	; 0xff000000
   43300:	bic	r3, r3, #255	; 0xff
   43304:	cmp	r3, #0
   43308:	beq	43360 <fputs@plt+0x3224c>
   4330c:	ldr	r2, [sp, #36]	; 0x24
   43310:	cmp	r2, #0
   43314:	beq	433bc <fputs@plt+0x322a8>
   43318:	ldr	r1, [pc, #208]	; 433f0 <fputs@plt+0x322dc>
   4331c:	mov	r0, r9
   43320:	add	r1, pc, r1
   43324:	bl	42ec4 <fputs@plt+0x31db0>
   43328:	ldr	r3, [sp, #96]	; 0x60
   4332c:	str	r0, [r3]
   43330:	ldr	r0, [sp, #36]	; 0x24
   43334:	bl	1cd68 <fputs@plt+0xbc54>
   43338:	mov	r1, r4
   4333c:	mov	r0, r9
   43340:	bl	1d100 <fputs@plt+0xbfec>
   43344:	b	432e0 <fputs@plt+0x321cc>
   43348:	ldrsh	r4, [r5, #34]	; 0x22
   4334c:	ldrb	r3, [r5, #42]	; 0x2a
   43350:	ldr	r2, [sp, #16]
   43354:	orr	r3, r2, r3
   43358:	strb	r3, [r5, #42]	; 0x2a
   4335c:	b	432cc <fputs@plt+0x321b8>
   43360:	mov	r0, r9
   43364:	bl	1d7c4 <fputs@plt+0xc6b0>
   43368:	b	4330c <fputs@plt+0x321f8>
   4336c:	ldr	ip, [r9, #16]
   43370:	sub	ip, ip, #15990784	; 0xf40000
   43374:	sub	ip, ip, #9216	; 0x2400
   43378:	b	430d8 <fputs@plt+0x31fc4>
   4337c:	ldr	r1, [sp, #20]
   43380:	mov	r0, r9
   43384:	bl	1d100 <fputs@plt+0xbfec>
   43388:	mov	fp, #7
   4338c:	b	4302c <fputs@plt+0x31f18>
   43390:	ldr	r1, [pc, #92]	; 433f4 <fputs@plt+0x322e0>
   43394:	ldr	r2, [r5]
   43398:	add	r1, pc, r1
   4339c:	mov	r0, r9
   433a0:	bl	42ec4 <fputs@plt+0x31db0>
   433a4:	ldr	r3, [sp, #96]	; 0x60
   433a8:	mov	fp, r6
   433ac:	str	r0, [r3]
   433b0:	mov	r0, r4
   433b4:	bl	1d400 <fputs@plt+0xc2ec>
   433b8:	b	432e0 <fputs@plt+0x321cc>
   433bc:	ldr	r1, [pc, #52]	; 433f8 <fputs@plt+0x322e4>
   433c0:	ldr	r2, [sp, #20]
   433c4:	add	r1, pc, r1
   433c8:	mov	r0, r9
   433cc:	bl	42ec4 <fputs@plt+0x31db0>
   433d0:	ldr	r3, [sp, #96]	; 0x60
   433d4:	str	r0, [r3]
   433d8:	b	43338 <fputs@plt+0x32224>
   433dc:	mov	ip, fp
   433e0:	b	430d8 <fputs@plt+0x31fc4>
   433e4:	andeq	r1, r5, ip, ror r9
   433e8:	andeq	r0, r5, r0, lsl #28
   433ec:	andeq	r1, r5, r4, ror r8
   433f0:	andeq	r0, r5, r0, lsr #22
   433f4:	andeq	r1, r5, r8, asr #12
   433f8:	strdeq	r1, [r5], -ip
   433fc:	ldrb	r3, [r0, #453]	; 0x1c5
   43400:	cmp	r3, #0
   43404:	bxne	lr
   43408:	ldrb	r3, [r0, #16]
   4340c:	cmp	r3, #0
   43410:	bxne	lr
   43414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43418:	sub	sp, sp, #84	; 0x54
   4341c:	ldr	r9, [r0]
   43420:	ldrb	r3, [r9, #69]	; 0x45
   43424:	cmp	r3, #0
   43428:	beq	43434 <fputs@plt+0x32320>
   4342c:	add	sp, sp, #84	; 0x54
   43430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43434:	mov	r4, #1
   43438:	strb	r4, [r0, #16]
   4343c:	ldr	r3, [r9, #24]
   43440:	mov	r5, r2
   43444:	ldr	r6, [r0, #8]
   43448:	ands	r2, r3, #4
   4344c:	lsr	r3, r3, #6
   43450:	and	r3, r3, r4
   43454:	str	r3, [sp, #16]
   43458:	mov	r8, r1
   4345c:	movne	r3, r4
   43460:	moveq	r3, #0
   43464:	mov	fp, r0
   43468:	ldr	r1, [r5]
   4346c:	mov	r0, r6
   43470:	str	r2, [sp, #20]
   43474:	str	r3, [sp, #12]
   43478:	bl	25d5c <fputs@plt+0x14c48>
   4347c:	ldr	r0, [r5]
   43480:	cmp	r0, #0
   43484:	ble	4342c <fputs@plt+0x32318>
   43488:	ldr	r3, [pc, #752]	; 43780 <fputs@plt+0x3266c>
   4348c:	str	fp, [sp, #8]
   43490:	add	r3, pc, r3
   43494:	str	r3, [sp, #24]
   43498:	ldr	r3, [pc, #740]	; 43784 <fputs@plt+0x32670>
   4349c:	mov	fp, r9
   434a0:	add	r3, pc, r3
   434a4:	str	r3, [sp, #36]	; 0x24
   434a8:	ldr	r3, [pc, #728]	; 43788 <fputs@plt+0x32674>
   434ac:	add	r3, pc, r3
   434b0:	str	r3, [sp, #32]
   434b4:	ldr	r3, [pc, #720]	; 4378c <fputs@plt+0x32678>
   434b8:	add	r3, pc, r3
   434bc:	str	r3, [sp, #44]	; 0x2c
   434c0:	ldr	r3, [pc, #712]	; 43790 <fputs@plt+0x3267c>
   434c4:	add	r3, pc, r3
   434c8:	str	r3, [sp, #40]	; 0x28
   434cc:	ldr	r3, [pc, #704]	; 43794 <fputs@plt+0x32680>
   434d0:	add	r3, pc, r3
   434d4:	str	r3, [sp, #28]
   434d8:	b	434ec <fputs@plt+0x323d8>
   434dc:	mov	r9, r4
   434e0:	cmp	r0, r9
   434e4:	add	r4, r4, #1
   434e8:	ble	43554 <fputs@plt+0x32440>
   434ec:	add	r3, r4, r4, lsl #2
   434f0:	ldr	r2, [r5, #4]
   434f4:	lsl	r3, r3, #2
   434f8:	sub	r3, r3, #20
   434fc:	add	r1, r2, r3
   43500:	ldr	r2, [r2, r3]
   43504:	sub	r7, r4, #1
   43508:	cmp	r2, #0
   4350c:	beq	434dc <fputs@plt+0x323c8>
   43510:	ldr	r3, [r1, #4]
   43514:	cmp	r3, #0
   43518:	beq	435dc <fputs@plt+0x324c8>
   4351c:	ldr	r2, [r6]
   43520:	ldrb	r2, [r2, #69]	; 0x45
   43524:	cmp	r2, #0
   43528:	bne	434dc <fputs@plt+0x323c8>
   4352c:	mvn	r0, #0
   43530:	str	r0, [sp]
   43534:	mov	r1, r7
   43538:	mov	r0, r6
   4353c:	bl	2db48 <fputs@plt+0x1ca34>
   43540:	ldr	r0, [r5]
   43544:	mov	r9, r4
   43548:	cmp	r0, r9
   4354c:	add	r4, r4, #1
   43550:	bgt	434ec <fputs@plt+0x323d8>
   43554:	ldr	fp, [sp, #8]
   43558:	cmp	r0, #0
   4355c:	str	r8, [sp, #52]	; 0x34
   43560:	str	fp, [sp, #48]	; 0x30
   43564:	ldr	r7, [fp, #8]
   43568:	ble	4342c <fputs@plt+0x32318>
   4356c:	mov	r6, #0
   43570:	mov	r4, r6
   43574:	mov	r9, r6
   43578:	add	r8, sp, #48	; 0x30
   4357c:	mvn	fp, #0
   43580:	mov	sl, #1
   43584:	b	43598 <fputs@plt+0x32484>
   43588:	ldr	r3, [r5]
   4358c:	add	r4, r4, #1
   43590:	cmp	r4, r3
   43594:	bge	4342c <fputs@plt+0x32318>
   43598:	ldr	r3, [r5, #4]
   4359c:	mov	r2, r9
   435a0:	mov	r0, r8
   435a4:	ldr	r1, [r3, r6]
   435a8:	bl	20c70 <fputs@plt+0xfb5c>
   435ac:	ldr	r2, [r7]
   435b0:	add	r6, r6, #20
   435b4:	ldrb	r2, [r2, #69]	; 0x45
   435b8:	cmp	r2, #0
   435bc:	bne	43588 <fputs@plt+0x32474>
   435c0:	mov	r3, r0
   435c4:	str	fp, [sp]
   435c8:	mov	r2, sl
   435cc:	mov	r1, r4
   435d0:	mov	r0, r7
   435d4:	bl	2db48 <fputs@plt+0x1ca34>
   435d8:	b	43588 <fputs@plt+0x32474>
   435dc:	ldrb	ip, [r2]
   435e0:	and	ip, ip, #253	; 0xfd
   435e4:	cmp	ip, #152	; 0x98
   435e8:	bne	4369c <fputs@plt+0x32588>
   435ec:	ldr	lr, [r8]
   435f0:	ldrsh	sl, [r2, #32]
   435f4:	cmp	lr, #0
   435f8:	ble	43630 <fputs@plt+0x3251c>
   435fc:	ldr	r9, [r2, #28]
   43600:	ldr	r2, [r8, #52]	; 0x34
   43604:	cmp	r9, r2
   43608:	movne	r2, r8
   4360c:	bne	43620 <fputs@plt+0x3250c>
   43610:	b	43630 <fputs@plt+0x3251c>
   43614:	ldr	ip, [r2, #52]	; 0x34
   43618:	cmp	ip, r9
   4361c:	beq	43630 <fputs@plt+0x3251c>
   43620:	add	r3, r3, #1
   43624:	cmp	r3, lr
   43628:	add	r2, r2, #72	; 0x48
   4362c:	bne	43614 <fputs@plt+0x32500>
   43630:	add	r3, r3, r3, lsl #3
   43634:	cmp	sl, #0
   43638:	add	r3, r8, r3, lsl #3
   4363c:	ldr	r2, [r3, #24]
   43640:	blt	4374c <fputs@plt+0x32638>
   43644:	ldr	r3, [r2, #4]
   43648:	ldr	r3, [r3, sl, lsl #4]
   4364c:	ldr	ip, [sp, #12]
   43650:	ldr	lr, [sp, #16]
   43654:	orrs	ip, ip, lr
   43658:	beq	436f8 <fputs@plt+0x325e4>
   4365c:	ldr	r1, [sp, #20]
   43660:	cmp	r1, #0
   43664:	bne	436cc <fputs@plt+0x325b8>
   43668:	ldr	r2, [r6]
   4366c:	ldrb	r2, [r2, #69]	; 0x45
   43670:	cmp	r2, #0
   43674:	bne	434dc <fputs@plt+0x323c8>
   43678:	mvn	r2, #0
   4367c:	str	r2, [sp]
   43680:	mov	r1, r7
   43684:	ldr	r2, [sp, #20]
   43688:	mov	r0, r6
   4368c:	bl	2db48 <fputs@plt+0x1ca34>
   43690:	mov	r9, r4
   43694:	ldr	r0, [r5]
   43698:	b	434e0 <fputs@plt+0x323cc>
   4369c:	ldr	r1, [r1, #8]
   436a0:	cmp	r1, #0
   436a4:	beq	43760 <fputs@plt+0x3264c>
   436a8:	mov	r0, fp
   436ac:	bl	25ecc <fputs@plt+0x14db8>
   436b0:	mov	r9, r4
   436b4:	ldr	r2, [r6]
   436b8:	ldrb	r2, [r2, #69]	; 0x45
   436bc:	cmp	r2, #0
   436c0:	beq	43730 <fputs@plt+0x3261c>
   436c4:	ldr	r0, [r5]
   436c8:	b	434e0 <fputs@plt+0x323cc>
   436cc:	ldr	r2, [r2]
   436d0:	ldr	r1, [sp, #32]
   436d4:	mov	r0, fp
   436d8:	bl	42ec4 <fputs@plt+0x31db0>
   436dc:	ldr	r2, [r6]
   436e0:	ldrb	r2, [r2, #69]	; 0x45
   436e4:	cmp	r2, #0
   436e8:	beq	43778 <fputs@plt+0x32664>
   436ec:	mov	r9, r4
   436f0:	ldr	r0, [r5]
   436f4:	b	434e0 <fputs@plt+0x323cc>
   436f8:	ldr	r1, [r1, #8]
   436fc:	mov	r0, fp
   43700:	bl	25ecc <fputs@plt+0x14db8>
   43704:	ldr	r2, [r6]
   43708:	ldrb	r2, [r2, #69]	; 0x45
   4370c:	cmp	r2, #0
   43710:	ldreq	r3, [sp, #40]	; 0x28
   43714:	bne	436ec <fputs@plt+0x325d8>
   43718:	str	r3, [sp]
   4371c:	mov	r1, r7
   43720:	mov	r3, r0
   43724:	mov	r0, r6
   43728:	bl	2db48 <fputs@plt+0x1ca34>
   4372c:	b	436ec <fputs@plt+0x325d8>
   43730:	ldr	r3, [sp, #24]
   43734:	mov	r1, r7
   43738:	str	r3, [sp]
   4373c:	mov	r3, r0
   43740:	mov	r0, r6
   43744:	bl	2db48 <fputs@plt+0x1ca34>
   43748:	b	436c4 <fputs@plt+0x325b0>
   4374c:	ldrsh	sl, [r2, #32]
   43750:	cmp	sl, #0
   43754:	ldrlt	r3, [sp, #28]
   43758:	blt	4364c <fputs@plt+0x32538>
   4375c:	b	43644 <fputs@plt+0x32530>
   43760:	mov	r2, r4
   43764:	ldr	r1, [sp, #36]	; 0x24
   43768:	mov	r0, fp
   4376c:	bl	42ec4 <fputs@plt+0x31db0>
   43770:	mov	r9, r4
   43774:	b	436b4 <fputs@plt+0x325a0>
   43778:	ldr	r3, [sp, #44]	; 0x2c
   4377c:	b	43718 <fputs@plt+0x32604>
   43780:			; <UNDEFINED> instruction: 0xfffd2f54
   43784:	andeq	r1, r5, r8, ror r5
   43788:	ldrdeq	r0, [r5], -ip
   4378c:			; <UNDEFINED> instruction: 0xfffd2f2c
   43790:			; <UNDEFINED> instruction: 0xfffd2f20
   43794:	andeq	r4, r5, ip, ror r2
   43798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4379c:	sub	sp, sp, #52	; 0x34
   437a0:	mov	r4, r2
   437a4:	str	r0, [sp, #36]	; 0x24
   437a8:	bl	2aa4c <fputs@plt+0x19938>
   437ac:	mov	r9, r0
   437b0:	ldr	r0, [r4]
   437b4:	bl	3263c <fputs@plt+0x21528>
   437b8:	mov	fp, r0
   437bc:	ldr	r0, [r4, #4]
   437c0:	bl	3263c <fputs@plt+0x21528>
   437c4:	mov	r5, r0
   437c8:	str	r0, [sp, #12]
   437cc:	ldr	r0, [r4, #8]
   437d0:	bl	3263c <fputs@plt+0x21528>
   437d4:	cmp	r5, #0
   437d8:	cmpne	fp, #0
   437dc:	moveq	sl, #1
   437e0:	movne	sl, #0
   437e4:	str	r0, [sp, #24]
   437e8:	beq	43964 <fputs@plt+0x32850>
   437ec:	ldrb	r3, [fp]
   437f0:	cmp	r3, #0
   437f4:	beq	439c8 <fputs@plt+0x328b4>
   437f8:	ldr	r3, [pc, #472]	; 439d8 <fputs@plt+0x328c4>
   437fc:	ldr	r6, [pc, #472]	; 439dc <fputs@plt+0x328c8>
   43800:	add	r3, pc, r3
   43804:	str	r3, [sp, #16]
   43808:	ldr	r3, [pc, #464]	; 439e0 <fputs@plt+0x328cc>
   4380c:	add	r6, pc, r6
   43810:	add	r3, pc, r3
   43814:	str	r3, [sp, #28]
   43818:	ldr	r3, [pc, #452]	; 439e4 <fputs@plt+0x328d0>
   4381c:	mov	r4, fp
   43820:	add	r3, pc, r3
   43824:	str	r3, [sp, #32]
   43828:	add	r7, sp, #44	; 0x2c
   4382c:	b	4383c <fputs@plt+0x32728>
   43830:	ldrb	r3, [r4]
   43834:	cmp	r3, #0
   43838:	beq	43920 <fputs@plt+0x3280c>
   4383c:	mov	r0, r4
   43840:	mov	r1, r7
   43844:	bl	1a4f4 <fputs@plt+0x93e0>
   43848:	ldr	r3, [sp, #44]	; 0x2c
   4384c:	cmp	r3, #105	; 0x69
   43850:	addne	r4, r4, r0
   43854:	bne	43830 <fputs@plt+0x3271c>
   43858:	add	r4, r4, r0
   4385c:	mov	r0, r4
   43860:	mov	r1, r7
   43864:	bl	1a4f4 <fputs@plt+0x93e0>
   43868:	ldr	r3, [sp, #44]	; 0x2c
   4386c:	cmp	r3, #160	; 0xa0
   43870:	beq	43858 <fputs@plt+0x32744>
   43874:	cmp	r3, #161	; 0xa1
   43878:	mov	r5, r0
   4387c:	beq	43920 <fputs@plt+0x3280c>
   43880:	mov	r2, r0
   43884:	asr	r3, r0, #31
   43888:	mov	r1, r4
   4388c:	mov	r0, r9
   43890:	bl	24478 <fputs@plt+0x13364>
   43894:	subs	r8, r0, #0
   43898:	beq	43920 <fputs@plt+0x3280c>
   4389c:	bl	164b0 <fputs@plt+0x539c>
   438a0:	ldr	r3, [sp, #12]
   438a4:	ldr	r0, [sp, #16]
   438a8:	ldrb	r2, [r3]
   438ac:	ldrb	r3, [r8]
   438b0:	add	r1, r0, r2
   438b4:	add	r3, r0, r3
   438b8:	ldrb	r1, [r1, #336]	; 0x150
   438bc:	ldrb	r3, [r3, #336]	; 0x150
   438c0:	cmp	r1, r3
   438c4:	bne	43904 <fputs@plt+0x327f0>
   438c8:	cmp	r2, #0
   438cc:	movne	r0, r8
   438d0:	ldrne	r1, [sp, #12]
   438d4:	bne	438e4 <fputs@plt+0x327d0>
   438d8:	b	4396c <fputs@plt+0x32858>
   438dc:	cmp	r2, #0
   438e0:	beq	4396c <fputs@plt+0x32858>
   438e4:	ldrb	r2, [r1, #1]!
   438e8:	ldrb	r3, [r0, #1]!
   438ec:	add	ip, r6, r2
   438f0:	add	r3, r6, r3
   438f4:	ldrb	ip, [ip, #336]	; 0x150
   438f8:	ldrb	r3, [r3, #336]	; 0x150
   438fc:	cmp	ip, r3
   43900:	beq	438dc <fputs@plt+0x327c8>
   43904:	add	r4, r4, r5
   43908:	mov	r1, r8
   4390c:	mov	r0, r9
   43910:	bl	1d100 <fputs@plt+0xbfec>
   43914:	ldrb	r3, [r4]
   43918:	cmp	r3, #0
   4391c:	bne	4383c <fputs@plt+0x32728>
   43920:	cmp	sl, #0
   43924:	movne	r2, sl
   43928:	beq	439bc <fputs@plt+0x328a8>
   4392c:	ldr	r1, [pc, #180]	; 439e8 <fputs@plt+0x328d4>
   43930:	mov	r3, fp
   43934:	add	r1, pc, r1
   43938:	mov	r0, r9
   4393c:	bl	42ec4 <fputs@plt+0x31db0>
   43940:	ldr	r3, [pc, #164]	; 439ec <fputs@plt+0x328d8>
   43944:	mvn	r2, #0
   43948:	add	r3, pc, r3
   4394c:	mov	r1, r0
   43950:	ldr	r0, [sp, #36]	; 0x24
   43954:	bl	2d728 <fputs@plt+0x1c614>
   43958:	mov	r1, sl
   4395c:	mov	r0, r9
   43960:	bl	1d100 <fputs@plt+0xbfec>
   43964:	add	sp, sp, #52	; 0x34
   43968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4396c:	ldr	r3, [sp, #32]
   43970:	cmp	sl, #0
   43974:	moveq	r2, r3
   43978:	ldr	r3, [sp, #24]
   4397c:	movne	r2, sl
   43980:	str	r3, [sp, #4]
   43984:	str	fp, [sp]
   43988:	sub	r3, r4, fp
   4398c:	ldr	r1, [sp, #28]
   43990:	mov	r0, r9
   43994:	bl	42ec4 <fputs@plt+0x31db0>
   43998:	mov	r1, sl
   4399c:	add	fp, r4, r5
   439a0:	mov	r4, fp
   439a4:	str	r0, [sp, #20]
   439a8:	mov	r0, r9
   439ac:	bl	1d100 <fputs@plt+0xbfec>
   439b0:	ldr	r3, [sp, #20]
   439b4:	mov	sl, r3
   439b8:	b	43908 <fputs@plt+0x327f4>
   439bc:	ldr	r2, [pc, #44]	; 439f0 <fputs@plt+0x328dc>
   439c0:	add	r2, pc, r2
   439c4:	b	4392c <fputs@plt+0x32818>
   439c8:	ldr	r2, [pc, #36]	; 439f4 <fputs@plt+0x328e0>
   439cc:	mov	sl, r3
   439d0:	add	r2, pc, r2
   439d4:	b	4392c <fputs@plt+0x32818>
   439d8:	andeq	sp, r4, r0, asr #7
   439dc:			; <UNDEFINED> instruction: 0x0004d3b4
   439e0:	andeq	r1, r5, ip, lsr r2
   439e4:	andeq	fp, r4, r4, lsr lr
   439e8:	andeq	r1, r5, r4, lsr #2
   439ec:			; <UNDEFINED> instruction: 0xfffd2a9c
   439f0:	muleq	r4, r4, ip
   439f4:	andeq	fp, r4, r4, lsl #25
   439f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   439fc:	mov	r9, r0
   43a00:	sub	sp, sp, #28
   43a04:	ldr	r0, [r2]
   43a08:	mov	r4, r2
   43a0c:	bl	3263c <fputs@plt+0x21528>
   43a10:	mov	r8, r0
   43a14:	ldr	r0, [r4, #4]
   43a18:	bl	3263c <fputs@plt+0x21528>
   43a1c:	mov	fp, r0
   43a20:	mov	r0, r9
   43a24:	bl	2aa4c <fputs@plt+0x19938>
   43a28:	cmp	r8, #0
   43a2c:	str	r0, [sp, #12]
   43a30:	beq	43aa0 <fputs@plt+0x3298c>
   43a34:	mov	r5, r8
   43a38:	mov	r6, #0
   43a3c:	ldrb	r3, [r5]
   43a40:	mov	r7, #3
   43a44:	add	r4, sp, #20
   43a48:	cmp	r3, #0
   43a4c:	beq	43aa0 <fputs@plt+0x3298c>
   43a50:	mov	r0, r6
   43a54:	mov	sl, r5
   43a58:	add	sl, sl, r0
   43a5c:	mov	r0, sl
   43a60:	mov	r1, r4
   43a64:	bl	1a4f4 <fputs@plt+0x93e0>
   43a68:	ldr	r2, [sp, #20]
   43a6c:	cmp	r2, #160	; 0xa0
   43a70:	beq	43a58 <fputs@plt+0x32944>
   43a74:	cmp	r2, #107	; 0x6b
   43a78:	cmpne	r2, #122	; 0x7a
   43a7c:	beq	43aa8 <fputs@plt+0x32994>
   43a80:	add	r7, r7, #1
   43a84:	cmp	r7, #2
   43a88:	beq	43ab0 <fputs@plt+0x3299c>
   43a8c:	mov	r5, sl
   43a90:	mov	r6, r0
   43a94:	ldrb	r3, [r5]
   43a98:	cmp	r3, #0
   43a9c:	bne	43a50 <fputs@plt+0x3293c>
   43aa0:	add	sp, sp, #28
   43aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43aa8:	mov	r7, #0
   43aac:	b	43a8c <fputs@plt+0x32978>
   43ab0:	cmp	r2, #137	; 0x89
   43ab4:	cmpne	r2, #46	; 0x2e
   43ab8:	movne	r1, #1
   43abc:	moveq	r1, #0
   43ac0:	cmp	r2, #5
   43ac4:	moveq	r2, #0
   43ac8:	andne	r2, r1, #1
   43acc:	cmp	r2, #0
   43ad0:	bne	43a8c <fputs@plt+0x32978>
   43ad4:	ldr	r1, [pc, #60]	; 43b18 <fputs@plt+0x32a04>
   43ad8:	add	r6, r5, r6
   43adc:	sub	r2, r5, r8
   43ae0:	mov	r3, r8
   43ae4:	str	r6, [sp, #4]
   43ae8:	str	fp, [sp]
   43aec:	ldr	r0, [sp, #12]
   43af0:	add	r1, pc, r1
   43af4:	bl	42ec4 <fputs@plt+0x31db0>
   43af8:	ldr	r3, [pc, #28]	; 43b1c <fputs@plt+0x32a08>
   43afc:	mvn	r2, #0
   43b00:	add	r3, pc, r3
   43b04:	mov	r1, r0
   43b08:	mov	r0, r9
   43b0c:	bl	2d728 <fputs@plt+0x1c614>
   43b10:	add	sp, sp, #28
   43b14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43b18:	andeq	r0, r5, r0, ror pc
   43b1c:			; <UNDEFINED> instruction: 0xfffd28e4
   43b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43b24:	mov	r9, r0
   43b28:	sub	sp, sp, #20
   43b2c:	ldr	r0, [r2]
   43b30:	mov	r4, r2
   43b34:	bl	3263c <fputs@plt+0x21528>
   43b38:	mov	r8, r0
   43b3c:	ldr	r0, [r4, #4]
   43b40:	bl	3263c <fputs@plt+0x21528>
   43b44:	mov	fp, r0
   43b48:	mov	r0, r9
   43b4c:	bl	2aa4c <fputs@plt+0x19938>
   43b50:	cmp	r8, #0
   43b54:	beq	43bb8 <fputs@plt+0x32aa4>
   43b58:	mov	r6, r8
   43b5c:	mov	sl, r0
   43b60:	ldrb	r3, [r6]
   43b64:	mov	r7, #0
   43b68:	add	r5, sp, #12
   43b6c:	cmp	r3, #0
   43b70:	beq	43bb8 <fputs@plt+0x32aa4>
   43b74:	mov	r0, r7
   43b78:	mov	r4, r6
   43b7c:	add	r4, r4, r0
   43b80:	mov	r0, r4
   43b84:	mov	r1, r5
   43b88:	bl	1a4f4 <fputs@plt+0x93e0>
   43b8c:	ldr	r3, [sp, #12]
   43b90:	cmp	r3, #160	; 0xa0
   43b94:	beq	43b7c <fputs@plt+0x32a68>
   43b98:	cmp	r3, #22
   43b9c:	cmpne	r3, #125	; 0x7d
   43ba0:	beq	43bc0 <fputs@plt+0x32aac>
   43ba4:	mov	r6, r4
   43ba8:	mov	r7, r0
   43bac:	ldrb	r3, [r6]
   43bb0:	cmp	r3, #0
   43bb4:	bne	43b74 <fputs@plt+0x32a60>
   43bb8:	add	sp, sp, #20
   43bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43bc0:	ldr	r1, [pc, #60]	; 43c04 <fputs@plt+0x32af0>
   43bc4:	add	r7, r6, r7
   43bc8:	sub	r2, r6, r8
   43bcc:	mov	r3, r8
   43bd0:	str	r7, [sp, #4]
   43bd4:	str	fp, [sp]
   43bd8:	mov	r0, sl
   43bdc:	add	r1, pc, r1
   43be0:	bl	42ec4 <fputs@plt+0x31db0>
   43be4:	ldr	r3, [pc, #28]	; 43c08 <fputs@plt+0x32af4>
   43be8:	mvn	r2, #0
   43bec:	add	r3, pc, r3
   43bf0:	mov	r1, r0
   43bf4:	mov	r0, r9
   43bf8:	bl	2d728 <fputs@plt+0x1c614>
   43bfc:	add	sp, sp, #20
   43c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43c04:	andeq	r0, r5, r4, lsl #29
   43c08:			; <UNDEFINED> instruction: 0xfffd27f8
   43c0c:	push	{r4, r5, r6, lr}
   43c10:	sub	sp, sp, #8
   43c14:	mov	r4, r0
   43c18:	ldr	ip, [sp, #24]
   43c1c:	ldr	r5, [r0, #8]
   43c20:	cmp	ip, #0
   43c24:	ldr	r0, [r0]
   43c28:	bne	43ca0 <fputs@plt+0x32b8c>
   43c2c:	ldr	ip, [pc, #160]	; 43cd4 <fputs@plt+0x32bc0>
   43c30:	cmp	r1, #117	; 0x75
   43c34:	add	ip, pc, ip
   43c38:	beq	43cb0 <fputs@plt+0x32b9c>
   43c3c:	cmp	r1, #118	; 0x76
   43c40:	beq	43cc8 <fputs@plt+0x32bb4>
   43c44:	cmp	r1, #116	; 0x74
   43c48:	beq	43cbc <fputs@plt+0x32ba8>
   43c4c:	ldr	r1, [pc, #132]	; 43cd8 <fputs@plt+0x32bc4>
   43c50:	add	r1, pc, r1
   43c54:	str	r1, [sp, #4]
   43c58:	ldr	r1, [pc, #124]	; 43cdc <fputs@plt+0x32bc8>
   43c5c:	str	ip, [sp]
   43c60:	add	r1, pc, r1
   43c64:	bl	42ec4 <fputs@plt+0x31db0>
   43c68:	mov	r3, #0
   43c6c:	ldr	r2, [r4, #468]	; 0x1d4
   43c70:	mov	r1, #161	; 0xa1
   43c74:	str	r3, [sp]
   43c78:	mov	r6, r0
   43c7c:	mov	r0, r5
   43c80:	bl	2e760 <fputs@plt+0x1d64c>
   43c84:	mov	r2, r6
   43c88:	mvn	r3, #0
   43c8c:	mov	r1, r0
   43c90:	mov	r0, r5
   43c94:	add	sp, sp, #8
   43c98:	pop	{r4, r5, r6, lr}
   43c9c:	b	24588 <fputs@plt+0x13474>
   43ca0:	ldr	ip, [pc, #56]	; 43ce0 <fputs@plt+0x32bcc>
   43ca4:	cmp	r1, #117	; 0x75
   43ca8:	add	ip, pc, ip
   43cac:	bne	43c3c <fputs@plt+0x32b28>
   43cb0:	ldr	r1, [pc, #44]	; 43ce4 <fputs@plt+0x32bd0>
   43cb4:	add	r1, pc, r1
   43cb8:	b	43c54 <fputs@plt+0x32b40>
   43cbc:	ldr	r1, [pc, #36]	; 43ce8 <fputs@plt+0x32bd4>
   43cc0:	add	r1, pc, r1
   43cc4:	b	43c54 <fputs@plt+0x32b40>
   43cc8:	ldr	r1, [pc, #28]	; 43cec <fputs@plt+0x32bd8>
   43ccc:	add	r1, pc, r1
   43cd0:	b	43c54 <fputs@plt+0x32b40>
   43cd4:	andeq	fp, r4, r0, lsr #20
   43cd8:	andeq	r0, r5, ip, lsl r8
   43cdc:	andeq	r0, r5, ip, lsr #28
   43ce0:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   43ce4:			; <UNDEFINED> instruction: 0x000507b0
   43ce8:	andeq	r0, r5, ip, lsl #15
   43cec:	andeq	r0, r5, ip, lsl #15
   43cf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43cf4:	sub	sp, sp, #20
   43cf8:	subs	r5, r1, #0
   43cfc:	mov	r1, #0
   43d00:	str	r1, [sp, #12]
   43d04:	beq	43f40 <fputs@plt+0x32e2c>
   43d08:	ldrb	r4, [r5]
   43d0c:	mov	r6, r0
   43d10:	mov	r9, r2
   43d14:	cmp	r4, #159	; 0x9f
   43d18:	cmpne	r4, #156	; 0x9c
   43d1c:	mov	r8, r3
   43d20:	bne	43d38 <fputs@plt+0x32c24>
   43d24:	ldr	r5, [r5, #12]
   43d28:	ldrb	r4, [r5]
   43d2c:	cmp	r4, #159	; 0x9f
   43d30:	cmpne	r4, #156	; 0x9c
   43d34:	beq	43d24 <fputs@plt+0x32c10>
   43d38:	cmp	r4, #157	; 0x9d
   43d3c:	ldrbeq	r4, [r5, #38]	; 0x26
   43d40:	cmp	r4, #38	; 0x26
   43d44:	beq	43edc <fputs@plt+0x32dc8>
   43d48:	ldr	fp, [pc, #932]	; 440f4 <fputs@plt+0x32fe0>
   43d4c:	cmp	r4, #155	; 0x9b
   43d50:	add	fp, pc, fp
   43d54:	mov	r7, #1
   43d58:	beq	43e4c <fputs@plt+0x32d38>
   43d5c:	cmp	r4, #133	; 0x85
   43d60:	cmpne	r4, #97	; 0x61
   43d64:	moveq	sl, #1
   43d68:	movne	sl, #0
   43d6c:	beq	43dac <fputs@plt+0x32c98>
   43d70:	cmp	r4, #132	; 0x84
   43d74:	beq	43dac <fputs@plt+0x32c98>
   43d78:	cmp	r4, #155	; 0x9b
   43d7c:	beq	440ec <fputs@plt+0x32fd8>
   43d80:	cmp	r4, #101	; 0x65
   43d84:	beq	44070 <fputs@plt+0x32f5c>
   43d88:	cmp	r4, #134	; 0x86
   43d8c:	movne	r0, sl
   43d90:	movne	r5, r0
   43d94:	beq	43fe0 <fputs@plt+0x32ecc>
   43d98:	ldr	r3, [sp, #56]	; 0x38
   43d9c:	str	r0, [r3]
   43da0:	mov	r0, r5
   43da4:	add	sp, sp, #20
   43da8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43dac:	mov	r2, #40	; 0x28
   43db0:	mov	r3, #0
   43db4:	mov	r0, r6
   43db8:	bl	25490 <fputs@plt+0x1437c>
   43dbc:	cmp	r0, #0
   43dc0:	beq	43fa0 <fputs@plt+0x32e8c>
   43dc4:	ldr	r3, [r5, #4]
   43dc8:	mov	sl, #1
   43dcc:	tst	r3, #1024	; 0x400
   43dd0:	str	r6, [r0, #32]
   43dd4:	str	r0, [sp, #12]
   43dd8:	strh	sl, [r0, #8]
   43ddc:	beq	43f54 <fputs@plt+0x32e40>
   43de0:	ldr	r2, [r5, #8]
   43de4:	mov	r3, #4
   43de8:	strh	r3, [r0, #8]
   43dec:	smull	r2, r3, r2, r7
   43df0:	strd	r2, [r0]
   43df4:	sub	r4, r4, #132	; 0x84
   43df8:	cmp	r4, #1
   43dfc:	cmpls	r8, #65	; 0x41
   43e00:	beq	440a8 <fputs@plt+0x32f94>
   43e04:	mov	r1, r8
   43e08:	mov	r2, #1
   43e0c:	bl	34718 <fputs@plt+0x23604>
   43e10:	ldr	r0, [sp, #12]
   43e14:	ldrh	r3, [r0, #8]
   43e18:	tst	r3, #12
   43e1c:	bicne	r3, r3, #2
   43e20:	strhne	r3, [r0, #8]
   43e24:	cmp	r9, #1
   43e28:	beq	43ed4 <fputs@plt+0x32dc0>
   43e2c:	ldrh	r3, [r0, #8]
   43e30:	ands	r5, r3, #2
   43e34:	beq	43d98 <fputs@plt+0x32c84>
   43e38:	mov	r1, r9
   43e3c:	bl	2e27c <fputs@plt+0x1d168>
   43e40:	mov	r5, r0
   43e44:	ldr	r0, [sp, #12]
   43e48:	b	43d98 <fputs@plt+0x32c84>
   43e4c:	ldr	r5, [r5, #12]
   43e50:	ldr	fp, [pc, #672]	; 440f8 <fputs@plt+0x32fe4>
   43e54:	mvn	r7, #0
   43e58:	ldrb	r4, [r5]
   43e5c:	add	fp, pc, fp
   43e60:	add	r3, r4, #124	; 0x7c
   43e64:	uxtb	r3, r3
   43e68:	cmp	r3, #1
   43e6c:	bls	43d5c <fputs@plt+0x32c48>
   43e70:	add	r3, sp, #12
   43e74:	mov	r1, r5
   43e78:	str	r3, [sp]
   43e7c:	mov	r0, r6
   43e80:	mov	r3, r8
   43e84:	mov	r2, r9
   43e88:	bl	43cf0 <fputs@plt+0x32bdc>
   43e8c:	subs	r5, r0, #0
   43e90:	ldr	r0, [sp, #12]
   43e94:	bne	43ed4 <fputs@plt+0x32dc0>
   43e98:	cmp	r0, #0
   43e9c:	beq	43d98 <fputs@plt+0x32c84>
   43ea0:	bl	1f878 <fputs@plt+0xe764>
   43ea4:	ldr	r0, [sp, #12]
   43ea8:	ldrh	r1, [r0, #8]
   43eac:	tst	r1, #8
   43eb0:	beq	440b0 <fputs@plt+0x32f9c>
   43eb4:	vldr	d7, [r0]
   43eb8:	vneg.f64	d7, d7
   43ebc:	vstr	d7, [r0]
   43ec0:	mov	r2, r9
   43ec4:	mov	r1, r8
   43ec8:	bl	34718 <fputs@plt+0x23604>
   43ecc:	ldr	r0, [sp, #12]
   43ed0:	b	43d98 <fputs@plt+0x32c84>
   43ed4:	mov	r5, #0
   43ed8:	b	43d98 <fputs@plt+0x32c84>
   43edc:	mov	r1, #0
   43ee0:	ldr	r0, [r5, #8]
   43ee4:	bl	18fb4 <fputs@plt+0x7ea0>
   43ee8:	ldr	r3, [sp, #56]	; 0x38
   43eec:	ldr	r1, [r5, #12]
   43ef0:	mov	r2, r9
   43ef4:	str	r3, [sp]
   43ef8:	mov	r4, r0
   43efc:	mov	r3, r4
   43f00:	mov	r0, r6
   43f04:	bl	43cf0 <fputs@plt+0x32bdc>
   43f08:	ldr	r3, [sp, #56]	; 0x38
   43f0c:	mov	r5, r0
   43f10:	ldr	r0, [r3]
   43f14:	cmp	r0, #0
   43f18:	beq	43da0 <fputs@plt+0x32c8c>
   43f1c:	mov	r1, r4
   43f20:	mov	r2, #1
   43f24:	bl	34764 <fputs@plt+0x23650>
   43f28:	ldr	r3, [sp, #56]	; 0x38
   43f2c:	mov	r1, r8
   43f30:	mov	r2, #1
   43f34:	ldr	r0, [r3]
   43f38:	bl	34718 <fputs@plt+0x23604>
   43f3c:	b	43da0 <fputs@plt+0x32c8c>
   43f40:	ldr	r3, [sp, #56]	; 0x38
   43f44:	mov	r0, r5
   43f48:	str	r5, [r3]
   43f4c:	add	sp, sp, #20
   43f50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43f54:	ldr	r1, [pc, #416]	; 440fc <fputs@plt+0x32fe8>
   43f58:	ldr	r3, [r5, #8]
   43f5c:	add	r1, pc, r1
   43f60:	mov	r2, fp
   43f64:	mov	r0, r6
   43f68:	bl	42ec4 <fputs@plt+0x31db0>
   43f6c:	subs	r1, r0, #0
   43f70:	beq	43fa8 <fputs@plt+0x32e94>
   43f74:	ldr	r0, [sp, #12]
   43f78:	cmp	r0, #0
   43f7c:	beq	43df4 <fputs@plt+0x32ce0>
   43f80:	ldr	r2, [pc, #376]	; 44100 <fputs@plt+0x32fec>
   43f84:	mov	r3, sl
   43f88:	add	r2, pc, r2
   43f8c:	str	r2, [sp]
   43f90:	mvn	r2, #0
   43f94:	bl	2cd48 <fputs@plt+0x1bc34>
   43f98:	ldr	r0, [sp, #12]
   43f9c:	b	43df4 <fputs@plt+0x32ce0>
   43fa0:	mov	r3, #0
   43fa4:	str	r3, [sp, #12]
   43fa8:	ldr	r3, [r6, #68]	; 0x44
   43fac:	bic	r3, r3, #-16777216	; 0xff000000
   43fb0:	bic	r3, r3, #255	; 0xff
   43fb4:	cmp	r3, #0
   43fb8:	beq	4409c <fputs@plt+0x32f88>
   43fbc:	mov	r0, r6
   43fc0:	mov	r1, #0
   43fc4:	bl	1d100 <fputs@plt+0xbfec>
   43fc8:	ldr	r0, [sp, #12]
   43fcc:	bl	22548 <fputs@plt+0x11434>
   43fd0:	mov	r5, #7
   43fd4:	mov	r0, r5
   43fd8:	add	sp, sp, #20
   43fdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43fe0:	mov	r2, #40	; 0x28
   43fe4:	mov	r3, #0
   43fe8:	mov	r0, r6
   43fec:	bl	25490 <fputs@plt+0x1437c>
   43ff0:	subs	r8, r0, #0
   43ff4:	beq	43fa0 <fputs@plt+0x32e8c>
   43ff8:	mov	r3, #1
   43ffc:	str	r6, [r8, #32]
   44000:	strh	r3, [r8, #8]
   44004:	ldr	r4, [r5, #8]
   44008:	str	r8, [sp, #12]
   4400c:	adds	r4, r4, #2
   44010:	beq	44064 <fputs@plt+0x32f50>
   44014:	mov	r0, r4
   44018:	bl	10f58 <strlen@plt>
   4401c:	bic	r2, r0, #-1073741824	; 0xc0000000
   44020:	sub	r2, r2, #1
   44024:	add	r5, r2, r2, lsr #31
   44028:	asr	r5, r5, #1
   4402c:	mov	r1, r4
   44030:	mov	r0, r6
   44034:	bl	2473c <fputs@plt+0x13628>
   44038:	ldr	r3, [pc, #196]	; 44104 <fputs@plt+0x32ff0>
   4403c:	mov	r2, r5
   44040:	add	r3, pc, r3
   44044:	str	r3, [sp]
   44048:	mov	r3, #0
   4404c:	mov	r5, r3
   44050:	mov	r1, r0
   44054:	mov	r0, r8
   44058:	bl	2cd48 <fputs@plt+0x1bc34>
   4405c:	ldr	r0, [sp, #12]
   44060:	b	43d98 <fputs@plt+0x32c84>
   44064:	mov	r5, r4
   44068:	mvn	r2, #0
   4406c:	b	4402c <fputs@plt+0x32f18>
   44070:	mov	r2, #40	; 0x28
   44074:	mov	r3, #0
   44078:	mov	r0, r6
   4407c:	bl	25490 <fputs@plt+0x1437c>
   44080:	cmp	r0, #0
   44084:	beq	43fa0 <fputs@plt+0x32e8c>
   44088:	mov	r3, #1
   4408c:	str	r6, [r0, #32]
   44090:	mov	r5, sl
   44094:	strh	r3, [r0, #8]
   44098:	b	43d98 <fputs@plt+0x32c84>
   4409c:	mov	r0, r6
   440a0:	bl	1d7c4 <fputs@plt+0xc6b0>
   440a4:	b	43fbc <fputs@plt+0x32ea8>
   440a8:	bl	220ac <fputs@plt+0x10f98>
   440ac:	b	43e10 <fputs@plt+0x32cfc>
   440b0:	ldrd	r2, [r0]
   440b4:	cmp	r3, #-2147483648	; 0x80000000
   440b8:	cmpeq	r2, #0
   440bc:	beq	440d0 <fputs@plt+0x32fbc>
   440c0:	rsbs	r2, r2, #0
   440c4:	rsc	r3, r3, #0
   440c8:	strd	r2, [r0]
   440cc:	b	43ec0 <fputs@plt+0x32dac>
   440d0:	ldr	fp, [pc, #48]	; 44108 <fputs@plt+0x32ff4>
   440d4:	mov	sl, #0
   440d8:	and	r3, r1, #15872	; 0x3e00
   440dc:	orr	r3, r3, #8
   440e0:	strh	r3, [r0, #8]
   440e4:	strd	sl, [r0]
   440e8:	b	43ec0 <fputs@plt+0x32dac>
   440ec:	ldr	r5, [r5, #12]
   440f0:	b	43e70 <fputs@plt+0x32d5c>
   440f4:	andeq	fp, r4, r4, lsl #18
   440f8:	andeq	r0, r5, ip, ror ip
   440fc:	strdeq	r0, [r5], -ip
   44100:			; <UNDEFINED> instruction: 0xfffd245c
   44104:			; <UNDEFINED> instruction: 0xfffd23a4
   44108:	mvnmi	r0, #0
   4410c:	push	{r4, r5, r6, r7, r8, lr}
   44110:	mov	r5, r1
   44114:	ldr	r1, [r1]
   44118:	lsl	r4, r2, #4
   4411c:	add	r1, r1, r4
   44120:	sub	sp, sp, #16
   44124:	ldrb	r8, [r1, #13]
   44128:	mov	r6, r0
   4412c:	ldr	r0, [r0]
   44130:	add	ip, sp, #16
   44134:	mov	lr, #0
   44138:	ldrb	r2, [r0, #66]	; 0x42
   4413c:	ldr	r1, [r1, #4]
   44140:	str	lr, [ip, #-4]!
   44144:	mov	r7, r3
   44148:	str	ip, [sp]
   4414c:	mov	r3, r8
   44150:	bl	43cf0 <fputs@plt+0x32bdc>
   44154:	ldr	r2, [sp, #12]
   44158:	cmp	r2, #0
   4415c:	beq	44170 <fputs@plt+0x3305c>
   44160:	mvn	r3, #7
   44164:	mvn	r1, #0
   44168:	mov	r0, r6
   4416c:	bl	24588 <fputs@plt+0x13474>
   44170:	ldr	r2, [r5]
   44174:	add	r2, r2, r4
   44178:	ldrb	r3, [r2, #13]
   4417c:	cmp	r3, #69	; 0x45
   44180:	beq	4418c <fputs@plt+0x33078>
   44184:	add	sp, sp, #16
   44188:	pop	{r4, r5, r6, r7, r8, pc}
   4418c:	mov	r3, #0
   44190:	mov	r2, r7
   44194:	mov	r0, r6
   44198:	str	r3, [sp]
   4419c:	mov	r1, #39	; 0x27
   441a0:	bl	2e760 <fputs@plt+0x1d64c>
   441a4:	add	sp, sp, #16
   441a8:	pop	{r4, r5, r6, r7, r8, pc}
   441ac:	push	{r4, r5, r6, r7, r8, lr}
   441b0:	sub	sp, sp, #8
   441b4:	subs	r5, r3, #0
   441b8:	ldr	r7, [sp, #32]
   441bc:	blt	442c8 <fputs@plt+0x331b4>
   441c0:	ldrsh	r3, [r1, #32]
   441c4:	mov	r6, r0
   441c8:	mov	r4, r1
   441cc:	cmp	r5, r3
   441d0:	beq	442a8 <fputs@plt+0x33194>
   441d4:	ldrb	r3, [r1, #42]	; 0x2a
   441d8:	mov	r8, r2
   441dc:	tst	r3, #16
   441e0:	moveq	r1, #47	; 0x2f
   441e4:	movne	r1, #153	; 0x99
   441e8:	tst	r3, #32
   441ec:	beq	44238 <fputs@plt+0x33124>
   441f0:	ldr	ip, [r4, #8]
   441f4:	cmp	ip, #0
   441f8:	beq	4422c <fputs@plt+0x33118>
   441fc:	ldrb	r3, [ip, #55]	; 0x37
   44200:	and	r3, r3, #3
   44204:	cmp	r3, #2
   44208:	bne	44220 <fputs@plt+0x3310c>
   4420c:	b	44260 <fputs@plt+0x3314c>
   44210:	ldrb	lr, [ip, #55]	; 0x37
   44214:	and	lr, lr, #3
   44218:	cmp	lr, #2
   4421c:	beq	44260 <fputs@plt+0x3314c>
   44220:	ldr	ip, [ip, #20]
   44224:	cmp	ip, #0
   44228:	bne	44210 <fputs@plt+0x330fc>
   4422c:	mov	r3, #0
   44230:	ldr	r3, [r3, #4]
   44234:	udf	#0
   44238:	mov	r3, r5
   4423c:	str	r7, [sp]
   44240:	mov	r2, r8
   44244:	mov	r0, r6
   44248:	bl	2e760 <fputs@plt+0x1d64c>
   4424c:	ldr	r3, [r4, #12]
   44250:	cmp	r3, #0
   44254:	beq	442e4 <fputs@plt+0x331d0>
   44258:	add	sp, sp, #8
   4425c:	pop	{r4, r5, r6, r7, r8, pc}
   44260:	ldrh	r0, [ip, #52]	; 0x34
   44264:	ldr	r3, [ip, #4]
   44268:	sxth	lr, r5
   4426c:	cmp	r0, #0
   44270:	beq	442a0 <fputs@plt+0x3318c>
   44274:	ldrsh	r2, [r3]
   44278:	cmp	r2, lr
   4427c:	movne	ip, #0
   44280:	bne	44294 <fputs@plt+0x33180>
   44284:	b	44300 <fputs@plt+0x331ec>
   44288:	ldrsh	r2, [r3, #2]!
   4428c:	cmp	r2, lr
   44290:	beq	442c0 <fputs@plt+0x331ac>
   44294:	add	ip, ip, #1
   44298:	cmp	ip, r0
   4429c:	bne	44288 <fputs@plt+0x33174>
   442a0:	mvn	r3, #0
   442a4:	b	4423c <fputs@plt+0x33128>
   442a8:	mov	r3, #0
   442ac:	str	r3, [sp]
   442b0:	mov	r1, #103	; 0x67
   442b4:	mov	r3, r7
   442b8:	bl	2e760 <fputs@plt+0x1d64c>
   442bc:	b	4424c <fputs@plt+0x33138>
   442c0:	sxth	r3, ip
   442c4:	b	4423c <fputs@plt+0x33128>
   442c8:	mov	r1, #0
   442cc:	str	r1, [sp, #32]
   442d0:	mov	r3, r7
   442d4:	mov	r1, #103	; 0x67
   442d8:	add	sp, sp, #8
   442dc:	pop	{r4, r5, r6, r7, r8, lr}
   442e0:	b	2e760 <fputs@plt+0x1d64c>
   442e4:	mov	r3, r7
   442e8:	mov	r2, r5
   442ec:	add	r1, r4, #4
   442f0:	mov	r0, r6
   442f4:	add	sp, sp, #8
   442f8:	pop	{r4, r5, r6, r7, r8, lr}
   442fc:	b	4410c <fputs@plt+0x32ff8>
   44300:	mov	r3, #0
   44304:	b	4423c <fputs@plt+0x33128>
   44308:	push	{r4, r5, r6, r7, r8, r9, lr}
   4430c:	sub	sp, sp, #12
   44310:	add	r9, r0, #124	; 0x7c
   44314:	ldrb	r8, [sp, #44]	; 0x2c
   44318:	ldr	r7, [r0, #8]
   4431c:	ldr	r6, [sp, #40]	; 0x28
   44320:	mov	ip, r9
   44324:	add	r5, r0, #324	; 0x144
   44328:	b	44338 <fputs@plt+0x33224>
   4432c:	add	ip, ip, #20
   44330:	cmp	ip, r5
   44334:	beq	44390 <fputs@plt+0x3327c>
   44338:	ldr	lr, [ip, #12]
   4433c:	cmp	lr, #0
   44340:	ble	4432c <fputs@plt+0x33218>
   44344:	ldr	r4, [ip]
   44348:	cmp	r4, r3
   4434c:	bne	4432c <fputs@plt+0x33218>
   44350:	ldrsh	r4, [ip, #4]
   44354:	cmp	r4, r2
   44358:	bne	4432c <fputs@plt+0x33218>
   4435c:	ldr	r3, [r0, #112]	; 0x70
   44360:	mov	r2, #0
   44364:	add	r1, r3, #1
   44368:	str	r1, [r0, #112]	; 0x70
   4436c:	str	r3, [ip, #16]
   44370:	ldr	r3, [r9, #12]
   44374:	add	r9, r9, #20
   44378:	cmp	lr, r3
   4437c:	strbeq	r2, [r9, #-14]
   44380:	cmp	r9, r5
   44384:	bne	44370 <fputs@plt+0x3325c>
   44388:	mov	r6, lr
   4438c:	b	443dc <fputs@plt+0x332c8>
   44390:	mov	r4, r3
   44394:	mov	r5, r2
   44398:	mov	r3, r2
   4439c:	mov	r9, r0
   443a0:	str	r6, [sp]
   443a4:	mov	r2, r4
   443a8:	mov	r0, r7
   443ac:	bl	441ac <fputs@plt+0x33098>
   443b0:	cmp	r8, #0
   443b4:	bne	443e8 <fputs@plt+0x332d4>
   443b8:	ldr	r3, [r9]
   443bc:	ldrh	r3, [r3, #64]	; 0x40
   443c0:	tst	r3, #2
   443c4:	bne	443dc <fputs@plt+0x332c8>
   443c8:	mov	r2, r5
   443cc:	mov	r1, r4
   443d0:	mov	r0, r9
   443d4:	mov	r3, r6
   443d8:	bl	1ffa0 <fputs@plt+0xee8c>
   443dc:	mov	r0, r6
   443e0:	add	sp, sp, #12
   443e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   443e8:	ldr	r3, [r7]
   443ec:	ldrb	r3, [r3, #69]	; 0x45
   443f0:	cmp	r3, #0
   443f4:	bne	443dc <fputs@plt+0x332c8>
   443f8:	mov	r0, r7
   443fc:	mov	r1, r8
   44400:	bl	1f968 <fputs@plt+0xe854>
   44404:	mov	r0, r6
   44408:	add	sp, sp, #12
   4440c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44410:	push	{r4, r5, r6, lr}
   44414:	sub	sp, sp, #8
   44418:	mov	r5, #0
   4441c:	ldr	r4, [sp, #24]
   44420:	mov	r6, r0
   44424:	stm	sp, {r4, r5}
   44428:	bl	44308 <fputs@plt+0x331f4>
   4442c:	cmp	r4, r0
   44430:	beq	44454 <fputs@plt+0x33340>
   44434:	mov	r2, r0
   44438:	mov	r3, r4
   4443c:	ldr	r0, [r6, #8]
   44440:	mov	r1, #31
   44444:	str	r5, [sp, #24]
   44448:	add	sp, sp, #8
   4444c:	pop	{r4, r5, r6, lr}
   44450:	b	2e760 <fputs@plt+0x1d64c>
   44454:	add	sp, sp, #8
   44458:	pop	{r4, r5, r6, pc}
   4445c:	push	{r1, r2, r3}
   44460:	push	{lr}		; (str lr, [sp, #-4]!)
   44464:	sub	sp, sp, #8
   44468:	add	r3, sp, #16
   4446c:	mov	r2, r3
   44470:	ldr	r1, [sp, #12]
   44474:	str	r3, [sp, #4]
   44478:	bl	30c18 <fputs@plt+0x1fb04>
   4447c:	add	sp, sp, #8
   44480:	pop	{lr}		; (ldr lr, [sp], #4)
   44484:	add	sp, sp, #12
   44488:	bx	lr
   4448c:	push	{r4, r5, r6, r7, r8, lr}
   44490:	mov	r4, r1
   44494:	sub	sp, sp, #40	; 0x28
   44498:	mov	r5, r2
   4449c:	mov	r8, r0
   444a0:	bl	2aa4c <fputs@plt+0x19938>
   444a4:	cmp	r4, #0
   444a8:	ble	44534 <fputs@plt+0x33420>
   444ac:	mov	r7, r0
   444b0:	ldr	r0, [r5]
   444b4:	bl	3263c <fputs@plt+0x21528>
   444b8:	subs	r1, r0, #0
   444bc:	beq	44534 <fputs@plt+0x33420>
   444c0:	ldr	lr, [r7, #92]	; 0x5c
   444c4:	add	r6, sp, #12
   444c8:	mov	r3, #0
   444cc:	mov	ip, #2
   444d0:	mov	r2, sp
   444d4:	sub	r4, r4, #1
   444d8:	mov	r0, r6
   444dc:	add	r5, r5, #4
   444e0:	str	r3, [sp, #4]
   444e4:	str	r3, [sp, #16]
   444e8:	str	r3, [sp, #20]
   444ec:	str	r3, [sp, #24]
   444f0:	str	r3, [sp, #28]
   444f4:	strb	r3, [sp, #36]	; 0x24
   444f8:	str	r4, [sp]
   444fc:	str	lr, [sp, #32]
   44500:	strb	ip, [sp, #37]	; 0x25
   44504:	str	r5, [sp, #8]
   44508:	str	r7, [sp, #12]
   4450c:	bl	4445c <fputs@plt+0x33348>
   44510:	mov	r0, r6
   44514:	ldr	r4, [sp, #24]
   44518:	bl	25400 <fputs@plt+0x142ec>
   4451c:	ldr	r3, [pc, #24]	; 4453c <fputs@plt+0x33428>
   44520:	mov	r2, r4
   44524:	add	r3, pc, r3
   44528:	mov	r1, r0
   4452c:	mov	r0, r8
   44530:	bl	2d728 <fputs@plt+0x1c614>
   44534:	add	sp, sp, #40	; 0x28
   44538:	pop	{r4, r5, r6, r7, r8, pc}
   4453c:			; <UNDEFINED> instruction: 0xfffd1ec0
   44540:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44544:	mov	r5, r2
   44548:	ldr	r4, [r2, #40]	; 0x28
   4454c:	sub	sp, sp, #52	; 0x34
   44550:	mov	fp, r0
   44554:	ldr	r0, [r0]
   44558:	mov	r3, #0
   4455c:	mov	r2, #200	; 0xc8
   44560:	cmp	r4, #0
   44564:	str	r1, [sp, #12]
   44568:	str	r0, [sp, #20]
   4456c:	ldr	r7, [r5, #12]
   44570:	str	r3, [sp, #24]
   44574:	str	r3, [sp, #28]
   44578:	str	r3, [sp, #32]
   4457c:	str	r3, [sp, #36]	; 0x24
   44580:	strb	r3, [sp, #44]	; 0x2c
   44584:	strb	r3, [sp, #45]	; 0x2d
   44588:	str	r2, [sp, #40]	; 0x28
   4458c:	beq	445ec <fputs@plt+0x334d8>
   44590:	ldr	r1, [pc, #216]	; 44670 <fputs@plt+0x3355c>
   44594:	add	r6, sp, #20
   44598:	mov	r0, r6
   4459c:	ldr	r2, [r5]
   445a0:	add	r1, pc, r1
   445a4:	bl	4445c <fputs@plt+0x33348>
   445a8:	mov	r0, r6
   445ac:	bl	25400 <fputs@plt+0x142ec>
   445b0:	ldrb	r3, [r5, #55]	; 0x37
   445b4:	mov	lr, #2
   445b8:	mvn	ip, #0
   445bc:	ldr	r4, [pc, #176]	; 44674 <fputs@plt+0x33560>
   445c0:	and	r3, r3, #3
   445c4:	cmp	r3, lr
   445c8:	ldr	r1, [pc, #168]	; 44678 <fputs@plt+0x33564>
   445cc:	ldr	r2, [sp, #12]
   445d0:	moveq	r1, r4
   445d4:	stm	sp, {ip, lr}
   445d8:	mov	r3, r0
   445dc:	mov	r0, fp
   445e0:	bl	2e8c4 <fputs@plt+0x1d7b0>
   445e4:	add	sp, sp, #52	; 0x34
   445e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   445ec:	ldrh	r3, [r5, #50]	; 0x32
   445f0:	cmp	r3, #0
   445f4:	addeq	r6, sp, #20
   445f8:	beq	445a8 <fputs@plt+0x33494>
   445fc:	ldr	r2, [r5, #4]
   44600:	ldr	r3, [r7, #4]
   44604:	ldr	sl, [pc, #112]	; 4467c <fputs@plt+0x33568>
   44608:	ldrsh	r2, [r2]
   4460c:	ldr	r9, [pc, #108]	; 44680 <fputs@plt+0x3356c>
   44610:	add	r6, sp, #20
   44614:	add	sl, pc, sl
   44618:	add	r9, pc, r9
   4461c:	ldr	r8, [r3, r2, lsl #4]
   44620:	b	44638 <fputs@plt+0x33524>
   44624:	ldr	lr, [r5, #4]
   44628:	ldr	r3, [r7, #4]
   4462c:	ldrsh	ip, [lr, ip]
   44630:	ldr	r8, [r3, ip, lsl #4]
   44634:	bl	30aac <fputs@plt+0x1f998>
   44638:	mov	r3, r8
   4463c:	ldr	r2, [r7]
   44640:	mov	r1, sl
   44644:	mov	r0, r6
   44648:	bl	4445c <fputs@plt+0x33348>
   4464c:	ldrh	r3, [r5, #50]	; 0x32
   44650:	add	r4, r4, #1
   44654:	mov	r2, #2
   44658:	cmp	r3, r4
   4465c:	mov	r1, r9
   44660:	mov	r0, r6
   44664:	lsl	ip, r4, #1
   44668:	bgt	44624 <fputs@plt+0x33510>
   4466c:	b	445a8 <fputs@plt+0x33494>
   44670:	andeq	r0, r5, ip, lsr r5
   44674:	andeq	r0, r0, r3, lsl r6
   44678:	andeq	r0, r0, r3, lsl r8
   4467c:	andeq	pc, r4, r4, ror ip	; <UNPREDICTABLE>
   44680:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   44684:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44688:	sub	sp, sp, #164	; 0xa4
   4468c:	ldr	r6, [r3]
   44690:	ldrh	r7, [sp, #208]	; 0xd0
   44694:	ldr	fp, [r6, #36]	; 0x24
   44698:	tst	fp, #8192	; 0x2000
   4469c:	bne	448b8 <fputs@plt+0x337a4>
   446a0:	tst	r7, #64	; 0x40
   446a4:	bne	448b8 <fputs@plt+0x337a4>
   446a8:	ands	r3, fp, #48	; 0x30
   446ac:	ldr	r3, [r0, #468]	; 0x1d4
   446b0:	ldrb	r8, [r2]
   446b4:	ldr	r9, [r0, #8]
   446b8:	ldr	r2, [r0]
   446bc:	str	r3, [sp, #8]
   446c0:	beq	4491c <fputs@plt+0x33808>
   446c4:	str	r2, [sp, #32]
   446c8:	add	r2, sp, #60	; 0x3c
   446cc:	str	r2, [sp, #36]	; 0x24
   446d0:	str	r2, [sp, #40]	; 0x28
   446d4:	ldr	r2, [pc, #1128]	; 44b44 <fputs@plt+0x33a30>
   446d8:	ldr	ip, [pc, #1128]	; 44b48 <fputs@plt+0x33a34>
   446dc:	mov	r7, #1
   446e0:	add	r2, pc, r2
   446e4:	mov	r0, #0
   446e8:	str	ip, [sp, #52]	; 0x34
   446ec:	mov	ip, #100	; 0x64
   446f0:	str	r0, [sp, #44]	; 0x2c
   446f4:	strb	r0, [sp, #56]	; 0x38
   446f8:	strb	r0, [sp, #57]	; 0x39
   446fc:	str	ip, [sp, #48]	; 0x30
   44700:	add	r5, sp, #32
   44704:	mov	r4, r1
   44708:	mov	r0, r5
   4470c:	mov	r1, r2
   44710:	lsl	sl, r8, #3
   44714:	bl	30ae4 <fputs@plt+0x1f9d0>
   44718:	add	r2, sl, r8
   4471c:	add	r2, r4, r2, lsl #3
   44720:	ldr	r1, [r2, #28]
   44724:	cmp	r1, #0
   44728:	beq	449c4 <fputs@plt+0x338b0>
   4472c:	ldr	r1, [pc, #1048]	; 44b4c <fputs@plt+0x33a38>
   44730:	ldrb	r2, [r2, #48]	; 0x30
   44734:	add	r1, pc, r1
   44738:	mov	r0, r5
   4473c:	bl	4445c <fputs@plt+0x33348>
   44740:	add	r2, sl, r8
   44744:	add	r2, r4, r2, lsl #3
   44748:	ldr	r2, [r2, #20]
   4474c:	cmp	r2, #0
   44750:	beq	44764 <fputs@plt+0x33650>
   44754:	ldr	r1, [pc, #1012]	; 44b50 <fputs@plt+0x33a3c>
   44758:	mov	r0, r5
   4475c:	add	r1, pc, r1
   44760:	bl	4445c <fputs@plt+0x33348>
   44764:	tst	fp, #1280	; 0x500
   44768:	bne	448c8 <fputs@plt+0x337b4>
   4476c:	add	r8, sl, r8
   44770:	ldr	sl, [r6, #28]
   44774:	add	r4, r4, r8, lsl #3
   44778:	ldr	r2, [r4, #24]
   4477c:	ldrb	r2, [r2, #42]	; 0x2a
   44780:	tst	r2, #32
   44784:	beq	44798 <fputs@plt+0x33684>
   44788:	ldrb	r2, [sl, #55]	; 0x37
   4478c:	and	r2, r2, #3
   44790:	cmp	r2, #2
   44794:	beq	44af4 <fputs@plt+0x339e0>
   44798:	ldr	r4, [pc, #948]	; 44b54 <fputs@plt+0x33a40>
   4479c:	tst	fp, #131072	; 0x20000
   447a0:	add	r4, pc, r4
   447a4:	bne	447b8 <fputs@plt+0x336a4>
   447a8:	ldr	r4, [pc, #936]	; 44b58 <fputs@plt+0x33a44>
   447ac:	tst	fp, #16384	; 0x4000
   447b0:	add	r4, pc, r4
   447b4:	beq	449dc <fputs@plt+0x338c8>
   447b8:	ldr	r1, [pc, #924]	; 44b5c <fputs@plt+0x33a48>
   447bc:	mov	r2, #7
   447c0:	add	r1, pc, r1
   447c4:	mov	r0, r5
   447c8:	bl	30aac <fputs@plt+0x1f998>
   447cc:	ldr	r2, [sl]
   447d0:	mov	r1, r4
   447d4:	mov	r0, r5
   447d8:	bl	4445c <fputs@plt+0x33348>
   447dc:	ldrh	r8, [r6, #24]
   447e0:	ldr	r7, [r6, #28]
   447e4:	cmp	r8, #0
   447e8:	bne	44a10 <fputs@plt+0x338fc>
   447ec:	ldr	r3, [r6, #36]	; 0x24
   447f0:	tst	r3, #48	; 0x30
   447f4:	beq	44978 <fputs@plt+0x33864>
   447f8:	ldr	r1, [pc, #864]	; 44b60 <fputs@plt+0x33a4c>
   447fc:	mov	r2, #2
   44800:	add	r1, pc, r1
   44804:	mov	r0, r5
   44808:	bl	30aac <fputs@plt+0x1f998>
   4480c:	ldr	r3, [r6, #36]	; 0x24
   44810:	tst	r3, #32
   44814:	moveq	r1, r8
   44818:	beq	44860 <fputs@plt+0x3374c>
   4481c:	ldr	r2, [r7, #4]
   44820:	lsl	r3, r8, #1
   44824:	ldrsh	r3, [r2, r3]
   44828:	cmn	r3, #2
   4482c:	beq	44b14 <fputs@plt+0x33a00>
   44830:	cmn	r3, #1
   44834:	beq	44b20 <fputs@plt+0x33a0c>
   44838:	ldr	r2, [r7, #12]
   4483c:	ldr	r2, [r2, #4]
   44840:	ldr	r2, [r2, r3, lsl #4]
   44844:	ldr	r3, [pc, #792]	; 44b64 <fputs@plt+0x33a50>
   44848:	mov	r1, r8
   4484c:	add	r3, pc, r3
   44850:	mov	r0, r5
   44854:	bl	30b24 <fputs@plt+0x1fa10>
   44858:	ldr	r3, [r6, #36]	; 0x24
   4485c:	add	r1, r8, #1
   44860:	tst	r3, #16
   44864:	beq	448a0 <fputs@plt+0x3378c>
   44868:	ldr	r3, [r7, #4]
   4486c:	lsl	r8, r8, #1
   44870:	ldrsh	r3, [r3, r8]
   44874:	cmn	r3, #2
   44878:	beq	44b08 <fputs@plt+0x339f4>
   4487c:	cmn	r3, #1
   44880:	beq	44b2c <fputs@plt+0x33a18>
   44884:	ldr	r2, [r7, #12]
   44888:	ldr	r2, [r2, #4]
   4488c:	ldr	r2, [r2, r3, lsl #4]
   44890:	ldr	r3, [pc, #720]	; 44b68 <fputs@plt+0x33a54>
   44894:	mov	r0, r5
   44898:	add	r3, pc, r3
   4489c:	bl	30b24 <fputs@plt+0x1fa10>
   448a0:	ldr	r1, [pc, #708]	; 44b6c <fputs@plt+0x33a58>
   448a4:	mov	r2, #1
   448a8:	add	r1, pc, r1
   448ac:	mov	r0, r5
   448b0:	bl	30aac <fputs@plt+0x1f998>
   448b4:	b	44978 <fputs@plt+0x33864>
   448b8:	mov	r4, #0
   448bc:	mov	r0, r4
   448c0:	add	sp, sp, #164	; 0xa4
   448c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   448c8:	tst	fp, #256	; 0x100
   448cc:	beq	44970 <fputs@plt+0x3385c>
   448d0:	tst	fp, #15
   448d4:	beq	44970 <fputs@plt+0x3385c>
   448d8:	ldr	r2, [pc, #656]	; 44b70 <fputs@plt+0x33a5c>
   448dc:	tst	fp, #5
   448e0:	add	r2, pc, r2
   448e4:	bne	44908 <fputs@plt+0x337f4>
   448e8:	ands	r3, fp, #48	; 0x30
   448ec:	cmp	r3, #48	; 0x30
   448f0:	beq	44b38 <fputs@plt+0x33a24>
   448f4:	ldr	r2, [pc, #632]	; 44b74 <fputs@plt+0x33a60>
   448f8:	tst	fp, #32
   448fc:	add	r2, pc, r2
   44900:	ldreq	r2, [pc, #624]	; 44b78 <fputs@plt+0x33a64>
   44904:	addeq	r2, pc, r2
   44908:	ldr	r1, [pc, #620]	; 44b7c <fputs@plt+0x33a68>
   4490c:	mov	r0, r5
   44910:	add	r1, pc, r1
   44914:	bl	4445c <fputs@plt+0x33348>
   44918:	b	44978 <fputs@plt+0x33864>
   4491c:	tst	fp, #1024	; 0x400
   44920:	bne	44930 <fputs@plt+0x3381c>
   44924:	ldrh	r0, [r6, #24]
   44928:	cmp	r0, #0
   4492c:	bne	446c4 <fputs@plt+0x335b0>
   44930:	ands	r7, r7, #3
   44934:	bne	446c4 <fputs@plt+0x335b0>
   44938:	ldr	r0, [pc, #520]	; 44b48 <fputs@plt+0x33a34>
   4493c:	str	r2, [sp, #32]
   44940:	add	r2, sp, #60	; 0x3c
   44944:	str	r2, [sp, #36]	; 0x24
   44948:	str	r2, [sp, #40]	; 0x28
   4494c:	ldr	r2, [pc, #556]	; 44b80 <fputs@plt+0x33a6c>
   44950:	str	r0, [sp, #52]	; 0x34
   44954:	mov	r0, #100	; 0x64
   44958:	str	r7, [sp, #44]	; 0x2c
   4495c:	strb	r7, [sp, #56]	; 0x38
   44960:	strb	r7, [sp, #57]	; 0x39
   44964:	str	r0, [sp, #48]	; 0x30
   44968:	add	r2, pc, r2
   4496c:	b	44700 <fputs@plt+0x335ec>
   44970:	tst	fp, #1024	; 0x400
   44974:	bne	449f4 <fputs@plt+0x338e0>
   44978:	mov	r0, r5
   4497c:	bl	25400 <fputs@plt+0x142ec>
   44980:	ldr	r3, [sp, #204]	; 0xcc
   44984:	ldr	r2, [sp, #8]
   44988:	str	r3, [sp]
   4498c:	mov	r1, #161	; 0xa1
   44990:	ldr	r3, [sp, #200]	; 0xc8
   44994:	mov	r5, r0
   44998:	mov	r0, r9
   4499c:	bl	2e760 <fputs@plt+0x1d64c>
   449a0:	mov	r2, r5
   449a4:	mvn	r3, #0
   449a8:	mov	r4, r0
   449ac:	mov	r1, r4
   449b0:	mov	r0, r9
   449b4:	bl	24588 <fputs@plt+0x13474>
   449b8:	mov	r0, r4
   449bc:	add	sp, sp, #164	; 0xa4
   449c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   449c4:	ldr	r1, [pc, #440]	; 44b84 <fputs@plt+0x33a70>
   449c8:	ldr	r2, [r2, #16]
   449cc:	add	r1, pc, r1
   449d0:	mov	r0, r5
   449d4:	bl	4445c <fputs@plt+0x33348>
   449d8:	b	44740 <fputs@plt+0x3362c>
   449dc:	ldr	r4, [pc, #420]	; 44b88 <fputs@plt+0x33a74>
   449e0:	tst	fp, #64	; 0x40
   449e4:	add	r4, pc, r4
   449e8:	ldreq	r4, [pc, #412]	; 44b8c <fputs@plt+0x33a78>
   449ec:	addeq	r4, pc, r4
   449f0:	b	447b8 <fputs@plt+0x336a4>
   449f4:	ldr	r1, [pc, #404]	; 44b90 <fputs@plt+0x33a7c>
   449f8:	ldr	r3, [r6, #32]
   449fc:	ldr	r2, [r6, #24]
   44a00:	add	r1, pc, r1
   44a04:	mov	r0, r5
   44a08:	bl	4445c <fputs@plt+0x33348>
   44a0c:	b	44978 <fputs@plt+0x33864>
   44a10:	ldr	r1, [pc, #380]	; 44b94 <fputs@plt+0x33a80>
   44a14:	mov	r2, #2
   44a18:	add	r1, pc, r1
   44a1c:	mov	r0, r5
   44a20:	ldrh	fp, [r6, #42]	; 0x2a
   44a24:	bl	30aac <fputs@plt+0x1f998>
   44a28:	ldr	r3, [pc, #360]	; 44b98 <fputs@plt+0x33a84>
   44a2c:	ldr	sl, [pc, #360]	; 44b9c <fputs@plt+0x33a88>
   44a30:	add	r3, pc, r3
   44a34:	str	r3, [sp, #16]
   44a38:	ldr	r3, [pc, #352]	; 44ba0 <fputs@plt+0x33a8c>
   44a3c:	str	r6, [sp, #28]
   44a40:	add	r3, pc, r3
   44a44:	str	r3, [sp, #20]
   44a48:	ldr	r3, [pc, #340]	; 44ba4 <fputs@plt+0x33a90>
   44a4c:	add	sl, pc, sl
   44a50:	add	r3, pc, r3
   44a54:	str	r3, [sp, #12]
   44a58:	ldr	r3, [pc, #328]	; 44ba8 <fputs@plt+0x33a94>
   44a5c:	mov	r4, #0
   44a60:	add	r3, pc, r3
   44a64:	str	r9, [sp, #24]
   44a68:	mov	r6, r3
   44a6c:	b	44a94 <fputs@plt+0x33980>
   44a70:	cmp	fp, r4
   44a74:	movgt	r1, sl
   44a78:	movle	r1, r6
   44a7c:	mov	r2, r9
   44a80:	add	r4, r4, #1
   44a84:	mov	r0, r5
   44a88:	bl	4445c <fputs@plt+0x33348>
   44a8c:	cmp	r8, r4
   44a90:	beq	44ae8 <fputs@plt+0x339d4>
   44a94:	ldr	r1, [r7, #4]
   44a98:	lsl	r2, r4, #1
   44a9c:	ldrsh	r2, [r1, r2]
   44aa0:	cmn	r2, #2
   44aa4:	beq	44ad8 <fputs@plt+0x339c4>
   44aa8:	cmn	r2, #1
   44aac:	beq	44ae0 <fputs@plt+0x339cc>
   44ab0:	ldr	r1, [r7, #12]
   44ab4:	ldr	r1, [r1, #4]
   44ab8:	ldr	r9, [r1, r2, lsl #4]
   44abc:	cmp	r4, #0
   44ac0:	beq	44a70 <fputs@plt+0x3395c>
   44ac4:	mov	r2, #5
   44ac8:	ldr	r1, [sp, #12]
   44acc:	mov	r0, r5
   44ad0:	bl	30aac <fputs@plt+0x1f998>
   44ad4:	b	44a70 <fputs@plt+0x3395c>
   44ad8:	ldr	r9, [sp, #16]
   44adc:	b	44abc <fputs@plt+0x339a8>
   44ae0:	ldr	r9, [sp, #20]
   44ae4:	b	44abc <fputs@plt+0x339a8>
   44ae8:	ldr	r9, [sp, #24]
   44aec:	ldr	r6, [sp, #28]
   44af0:	b	4480c <fputs@plt+0x336f8>
   44af4:	cmp	r7, #0
   44af8:	beq	44978 <fputs@plt+0x33864>
   44afc:	ldr	r4, [pc, #168]	; 44bac <fputs@plt+0x33a98>
   44b00:	add	r4, pc, r4
   44b04:	b	447b8 <fputs@plt+0x336a4>
   44b08:	ldr	r2, [pc, #160]	; 44bb0 <fputs@plt+0x33a9c>
   44b0c:	add	r2, pc, r2
   44b10:	b	44890 <fputs@plt+0x3377c>
   44b14:	ldr	r2, [pc, #152]	; 44bb4 <fputs@plt+0x33aa0>
   44b18:	add	r2, pc, r2
   44b1c:	b	44844 <fputs@plt+0x33730>
   44b20:	ldr	r2, [pc, #144]	; 44bb8 <fputs@plt+0x33aa4>
   44b24:	add	r2, pc, r2
   44b28:	b	44844 <fputs@plt+0x33730>
   44b2c:	ldr	r2, [pc, #136]	; 44bbc <fputs@plt+0x33aa8>
   44b30:	add	r2, pc, r2
   44b34:	b	44890 <fputs@plt+0x3377c>
   44b38:	ldr	r2, [pc, #128]	; 44bc0 <fputs@plt+0x33aac>
   44b3c:	add	r2, pc, r2
   44b40:	b	44908 <fputs@plt+0x337f4>
   44b44:	andeq	r0, r5, ip, lsl #8
   44b48:	blcc	fe6f7350 <fputs@plt+0xfe6e623c>
   44b4c:	andeq	r0, r5, r8, ror #25
   44b50:	andeq	r0, r5, r0, lsr r4
   44b54:	andeq	r0, r5, r8, asr #7
   44b58:	muleq	r5, ip, r3
   44b5c:	andeq	r0, r5, ip, lsl r4
   44b60:	muleq	r5, r4, r3
   44b64:	ldrdeq	r0, [r5], -ip
   44b68:	andeq	r0, r5, ip, lsl #5
   44b6c:	andeq	sl, r4, r8, asr pc
   44b70:	andeq	r0, r5, r4, lsr r2
   44b74:	andeq	r0, r5, ip, lsr #4
   44b78:	andeq	r0, r5, r0, lsr #4
   44b7c:	andeq	r0, r5, r8, lsl #5
   44b80:	andeq	r0, r5, ip, lsl #3
   44b84:			; <UNDEFINED> instruction: 0x0004acb8
   44b88:	andeq	r0, r5, r4, asr r1
   44b8c:	andeq	r0, r5, r0, asr #2
   44b90:	andeq	r0, r5, r0, asr #3
   44b94:	andeq	r0, r5, ip, ror r1
   44b98:	andeq	r0, r5, ip, asr #1
   44b9c:	andeq	r0, r5, r0, asr #1
   44ba0:	andeq	r2, r5, ip, lsl #26
   44ba4:	ldrdeq	pc, [r4], -r8
   44ba8:	andeq	r0, r5, r4, lsr #1
   44bac:	muleq	r5, r0, r7
   44bb0:	strdeq	pc, [r4], -r0
   44bb4:	andeq	pc, r4, r4, ror #31
   44bb8:	andeq	r2, r5, r8, lsr #24
   44bbc:	andeq	r2, r5, ip, lsl ip
   44bc0:	ldrdeq	pc, [r4], -ip
   44bc4:	push	{r1, r2, r3}
   44bc8:	ldr	r3, [r0, #16]
   44bcc:	push	{r4, r5, lr}
   44bd0:	cmp	r3, #0
   44bd4:	sub	sp, sp, #8
   44bd8:	bne	44bec <fputs@plt+0x33ad8>
   44bdc:	add	sp, sp, #8
   44be0:	pop	{r4, r5, lr}
   44be4:	add	sp, sp, #12
   44be8:	bx	lr
   44bec:	ldr	r2, [r0, #20]
   44bf0:	ldr	r1, [r0, #52]	; 0x34
   44bf4:	sub	r3, r3, #1
   44bf8:	add	r2, r2, #1
   44bfc:	cmp	r1, #0
   44c00:	add	r1, sp, #24
   44c04:	mov	r4, r0
   44c08:	add	r5, r0, #40	; 0x28
   44c0c:	str	r3, [r0, #16]
   44c10:	str	r2, [r0, #20]
   44c14:	str	r1, [sp, #4]
   44c18:	bne	44c64 <fputs@plt+0x33b50>
   44c1c:	ldr	r1, [r4, #28]
   44c20:	cmp	r1, #0
   44c24:	beq	44c38 <fputs@plt+0x33b24>
   44c28:	ldr	r3, [r4, #36]	; 0x24
   44c2c:	ldr	r2, [r4, #32]
   44c30:	mov	r0, r5
   44c34:	bl	4445c <fputs@plt+0x33348>
   44c38:	mov	r0, r5
   44c3c:	ldr	r2, [sp, #4]
   44c40:	ldr	r1, [sp, #20]
   44c44:	bl	30c18 <fputs@plt+0x1fb04>
   44c48:	ldrb	r3, [r4, #64]	; 0x40
   44c4c:	cmp	r3, #1
   44c50:	streq	r3, [r4, #24]
   44c54:	add	sp, sp, #8
   44c58:	pop	{r4, r5, lr}
   44c5c:	add	sp, sp, #12
   44c60:	bx	lr
   44c64:	ldr	r1, [pc, #16]	; 44c7c <fputs@plt+0x33b68>
   44c68:	mov	r0, r5
   44c6c:	mov	r2, #1
   44c70:	add	r1, pc, r1
   44c74:	bl	30aac <fputs@plt+0x1f998>
   44c78:	b	44c1c <fputs@plt+0x33b08>
   44c7c:	andeq	sl, r4, r8, lsl #13
   44c80:	subs	r2, r1, #0
   44c84:	beq	44cc4 <fputs@plt+0x33bb0>
   44c88:	ldr	r1, [r0, #12]
   44c8c:	push	{r4, lr}
   44c90:	cmp	r2, r1
   44c94:	bhi	44cd0 <fputs@plt+0x33bbc>
   44c98:	ldr	lr, [r0, #8]
   44c9c:	and	r3, r2, #7
   44ca0:	mov	r4, #1
   44ca4:	ldrb	r1, [lr, r2, lsr #3]
   44ca8:	lsl	r3, r4, r3
   44cac:	ands	ip, r1, r3
   44cb0:	orreq	r3, r1, r3
   44cb4:	strbeq	r3, [lr, r2, lsr #3]
   44cb8:	bne	44ce8 <fputs@plt+0x33bd4>
   44cbc:	mov	r0, ip
   44cc0:	pop	{r4, pc}
   44cc4:	mov	ip, #1
   44cc8:	mov	r0, ip
   44ccc:	bx	lr
   44cd0:	ldr	r1, [pc, #40]	; 44d00 <fputs@plt+0x33bec>
   44cd4:	add	r1, pc, r1
   44cd8:	bl	44bc4 <fputs@plt+0x33ab0>
   44cdc:	mov	ip, #1
   44ce0:	mov	r0, ip
   44ce4:	pop	{r4, pc}
   44ce8:	ldr	r1, [pc, #20]	; 44d04 <fputs@plt+0x33bf0>
   44cec:	add	r1, pc, r1
   44cf0:	bl	44bc4 <fputs@plt+0x33ab0>
   44cf4:	mov	ip, r4
   44cf8:	mov	r0, ip
   44cfc:	pop	{r4, pc}
   44d00:	andeq	pc, r4, r0, lsl pc	; <UNPREDICTABLE>
   44d04:	andeq	pc, r4, r0, lsl pc	; <UNPREDICTABLE>
   44d08:	ldr	r3, [r0, #24]
   44d0c:	push	{r4, r5, r6, r7, r8, lr}
   44d10:	cmp	r3, r1
   44d14:	sub	sp, sp, #8
   44d18:	mov	r6, r0
   44d1c:	mov	r4, r1
   44d20:	mov	r7, r2
   44d24:	ble	44d4c <fputs@plt+0x33c38>
   44d28:	ldr	r5, [r0, #32]
   44d2c:	ldr	r3, [r5, r4, lsl #2]
   44d30:	add	r5, r5, r4, lsl #2
   44d34:	cmp	r3, #0
   44d38:	movne	r0, #0
   44d3c:	beq	44d94 <fputs@plt+0x33c80>
   44d40:	str	r3, [r7]
   44d44:	add	sp, sp, #8
   44d48:	pop	{r4, r5, r6, r7, r8, pc}
   44d4c:	add	r8, r1, #1
   44d50:	ldr	r0, [r0, #32]
   44d54:	lsl	r2, r8, #2
   44d58:	asr	r3, r2, #31
   44d5c:	bl	2c664 <fputs@plt+0x1b550>
   44d60:	subs	r5, r0, #0
   44d64:	streq	r5, [r7]
   44d68:	moveq	r0, #7
   44d6c:	beq	44d44 <fputs@plt+0x33c30>
   44d70:	ldr	r0, [r6, #24]
   44d74:	mov	r1, #0
   44d78:	sub	r2, r8, r0
   44d7c:	add	r0, r5, r0, lsl #2
   44d80:	lsl	r2, r2, #2
   44d84:	bl	10ee0 <memset@plt>
   44d88:	str	r5, [r6, #32]
   44d8c:	str	r8, [r6, #24]
   44d90:	b	44d2c <fputs@plt+0x33c18>
   44d94:	ldrb	r3, [r6, #43]	; 0x2b
   44d98:	cmp	r3, #2
   44d9c:	beq	44dec <fputs@plt+0x33cd8>
   44da0:	ldr	r2, [r6, #4]
   44da4:	ldrb	r3, [r6, #44]	; 0x2c
   44da8:	mov	r0, r2
   44dac:	ldr	r1, [r2]
   44db0:	mov	r2, #32768	; 0x8000
   44db4:	str	r5, [sp]
   44db8:	ldr	r5, [r1, #52]	; 0x34
   44dbc:	mov	r1, r4
   44dc0:	blx	r5
   44dc4:	cmp	r0, #8
   44dc8:	moveq	r0, #0
   44dcc:	ldrbeq	r3, [r6, #46]	; 0x2e
   44dd0:	ldrne	r3, [r6, #32]
   44dd4:	ldreq	r2, [r6, #32]
   44dd8:	orreq	r3, r3, #2
   44ddc:	strbeq	r3, [r6, #46]	; 0x2e
   44de0:	ldrne	r3, [r3, r4, lsl #2]
   44de4:	ldreq	r3, [r2, r4, lsl #2]
   44de8:	b	44d40 <fputs@plt+0x33c2c>
   44dec:	mov	r0, #32768	; 0x8000
   44df0:	mov	r1, #0
   44df4:	bl	27078 <fputs@plt+0x15f64>
   44df8:	ldr	r3, [r6, #32]
   44dfc:	str	r0, [r5]
   44e00:	ldr	r3, [r3, r4, lsl #2]
   44e04:	cmp	r3, #0
   44e08:	moveq	r0, #7
   44e0c:	movne	r0, #0
   44e10:	b	44d40 <fputs@plt+0x33c2c>
   44e14:	push	{r4, r5, r6, lr}
   44e18:	sub	sp, sp, #8
   44e1c:	mov	r5, r2
   44e20:	add	r2, sp, #4
   44e24:	mov	r6, r3
   44e28:	mov	r4, r1
   44e2c:	bl	44d08 <fputs@plt+0x33bf4>
   44e30:	cmp	r0, #0
   44e34:	bne	44e68 <fputs@plt+0x33d54>
   44e38:	ldr	r2, [sp, #4]
   44e3c:	cmp	r4, #0
   44e40:	add	r3, r2, #16384	; 0x4000
   44e44:	addeq	r2, r2, #136	; 0x88
   44e48:	sub	r2, r2, #4
   44e4c:	str	r2, [r6]
   44e50:	str	r3, [r5]
   44e54:	ldr	r3, [sp, #24]
   44e58:	lslne	r4, r4, #12
   44e5c:	moveq	r4, r0
   44e60:	subne	r4, r4, #34	; 0x22
   44e64:	str	r4, [r3]
   44e68:	add	sp, sp, #8
   44e6c:	pop	{r4, r5, r6, pc}
   44e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44e74:	sub	sp, sp, #60	; 0x3c
   44e78:	ldr	r4, [r0, #68]	; 0x44
   44e7c:	cmp	r4, #0
   44e80:	beq	44fd8 <fputs@plt+0x33ec4>
   44e84:	ldrsh	r3, [r0, #40]	; 0x28
   44e88:	cmp	r3, #0
   44e8c:	beq	44fd8 <fputs@plt+0x33ec4>
   44e90:	ldr	r3, [r0, #100]	; 0x64
   44e94:	str	r2, [sp, #36]	; 0x24
   44e98:	add	r3, r3, #33	; 0x21
   44e9c:	add	r2, r4, #33	; 0x21
   44ea0:	lsr	r3, r3, #12
   44ea4:	lsr	r2, r2, #12
   44ea8:	cmp	r2, r3
   44eac:	mov	r7, r1
   44eb0:	mov	r6, r0
   44eb4:	str	r3, [sp, #32]
   44eb8:	blt	45004 <fputs@plt+0x33ef0>
   44ebc:	add	r3, r1, r1, lsl #1
   44ec0:	ldr	r5, [pc, #324]	; 4500c <fputs@plt+0x33ef8>
   44ec4:	rsb	r3, r1, r3, lsl #7
   44ec8:	and	r3, r3, r5
   44ecc:	str	r3, [sp, #28]
   44ed0:	lsl	r3, r3, #1
   44ed4:	str	r3, [sp, #24]
   44ed8:	add	r3, sp, #48	; 0x30
   44edc:	str	r3, [sp, #16]
   44ee0:	mov	fp, r2
   44ee4:	add	r3, sp, #44	; 0x2c
   44ee8:	str	r3, [sp, #12]
   44eec:	add	r3, sp, #52	; 0x34
   44ef0:	str	r3, [sp, #20]
   44ef4:	ldr	r3, [sp, #20]
   44ef8:	ldr	r2, [sp, #12]
   44efc:	str	r3, [sp]
   44f00:	mov	r1, fp
   44f04:	ldr	r3, [sp, #16]
   44f08:	mov	r0, r6
   44f0c:	bl	44e14 <fputs@plt+0x33d00>
   44f10:	cmp	r0, #0
   44f14:	bne	44fe0 <fputs@plt+0x33ecc>
   44f18:	ldr	r8, [sp, #44]	; 0x2c
   44f1c:	ldr	r3, [sp, #24]
   44f20:	add	lr, r8, r3
   44f24:	ldrh	r3, [r8, r3]
   44f28:	uxth	r3, r3
   44f2c:	cmp	r3, #0
   44f30:	beq	44ff8 <fputs@plt+0x33ee4>
   44f34:	ldr	r9, [sp, #52]	; 0x34
   44f38:	ldr	sl, [sp, #48]	; 0x30
   44f3c:	ldr	r1, [pc, #204]	; 45010 <fputs@plt+0x33efc>
   44f40:	ldr	r3, [sp, #28]
   44f44:	str	fp, [sp, #8]
   44f48:	ldrh	r2, [lr]
   44f4c:	add	r3, r3, #1
   44f50:	and	r3, r3, r5
   44f54:	add	r2, r2, r9
   44f58:	cmp	r4, r2
   44f5c:	lsl	ip, r3, #1
   44f60:	bcc	44f84 <fputs@plt+0x33e70>
   44f64:	ldr	fp, [r6, #100]	; 0x64
   44f68:	cmp	r2, fp
   44f6c:	bcc	44f84 <fputs@plt+0x33e70>
   44f70:	ldrh	lr, [lr]
   44f74:	uxth	lr, lr
   44f78:	ldr	lr, [sl, lr, lsl #2]
   44f7c:	cmp	r7, lr
   44f80:	moveq	r0, r2
   44f84:	subs	r1, r1, #1
   44f88:	beq	44fe8 <fputs@plt+0x33ed4>
   44f8c:	ldrh	r2, [r8, ip]
   44f90:	add	lr, r8, ip
   44f94:	cmp	r2, #0
   44f98:	bne	44f48 <fputs@plt+0x33e34>
   44f9c:	ldr	fp, [sp, #8]
   44fa0:	clz	r3, r0
   44fa4:	lsr	r3, r3, #5
   44fa8:	ldr	r2, [sp, #32]
   44fac:	sub	fp, fp, #1
   44fb0:	cmp	fp, r2
   44fb4:	movlt	r3, #0
   44fb8:	andge	r3, r3, #1
   44fbc:	cmp	r3, #0
   44fc0:	bne	44ef4 <fputs@plt+0x33de0>
   44fc4:	mov	sl, r0
   44fc8:	ldr	r3, [sp, #36]	; 0x24
   44fcc:	mov	r0, #0
   44fd0:	str	sl, [r3]
   44fd4:	b	44fe0 <fputs@plt+0x33ecc>
   44fd8:	mov	r0, #0
   44fdc:	str	r0, [r2]
   44fe0:	add	sp, sp, #60	; 0x3c
   44fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44fe8:	ldr	r0, [pc, #36]	; 45014 <fputs@plt+0x33f00>
   44fec:	bl	35a00 <fputs@plt+0x248ec>
   44ff0:	add	sp, sp, #60	; 0x3c
   44ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ff8:	mov	r0, r3
   44ffc:	mov	r3, #1
   45000:	b	44fa8 <fputs@plt+0x33e94>
   45004:	mov	sl, #0
   45008:	b	44fc8 <fputs@plt+0x33eb4>
   4500c:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   45010:	andeq	r2, r0, r1
   45014:	andeq	sp, r0, r3, lsr #5
   45018:	ldr	r2, [r0, #68]	; 0x44
   4501c:	push	{r4, r5, lr}
   45020:	mov	r4, #0
   45024:	sub	sp, sp, #28
   45028:	cmp	r2, r4
   4502c:	str	r4, [sp, #12]
   45030:	str	r4, [sp, #16]
   45034:	str	r4, [sp, #20]
   45038:	bne	45044 <fputs@plt+0x33f30>
   4503c:	add	sp, sp, #28
   45040:	pop	{r4, r5, pc}
   45044:	add	r2, r2, #33	; 0x21
   45048:	mov	r5, r0
   4504c:	add	r3, sp, #20
   45050:	lsr	r1, r2, #12
   45054:	str	r3, [sp]
   45058:	add	r2, sp, #12
   4505c:	add	r3, sp, #16
   45060:	bl	44e14 <fputs@plt+0x33d00>
   45064:	ldr	r3, [sp, #20]
   45068:	ldr	r2, [sp, #12]
   4506c:	ldr	r0, [r5, #68]	; 0x44
   45070:	mov	lr, r4
   45074:	sub	r0, r0, r3
   45078:	add	ip, r2, #16384	; 0x4000
   4507c:	mov	r3, r2
   45080:	ldrh	r1, [r3]
   45084:	add	r3, r3, #2
   45088:	cmp	r0, r1
   4508c:	strhlt	lr, [r3, #-2]
   45090:	cmp	ip, r3
   45094:	bne	45080 <fputs@plt+0x33f6c>
   45098:	ldr	r3, [sp, #16]
   4509c:	add	r0, r0, #1
   450a0:	mov	r1, #0
   450a4:	add	r0, r3, r0, lsl #2
   450a8:	sub	r2, r2, r0
   450ac:	bl	10ee0 <memset@plt>
   450b0:	add	sp, sp, #28
   450b4:	pop	{r4, r5, pc}
   450b8:	push	{r4, r5, r6, r7, r8, lr}
   450bc:	mov	r4, r1
   450c0:	sub	sp, sp, #24
   450c4:	add	r1, r1, #33	; 0x21
   450c8:	add	r3, sp, #12
   450cc:	mov	ip, #0
   450d0:	str	r3, [sp]
   450d4:	mov	r5, r2
   450d8:	lsr	r1, r1, #12
   450dc:	add	r3, sp, #16
   450e0:	add	r2, sp, #20
   450e4:	str	ip, [sp, #12]
   450e8:	str	ip, [sp, #16]
   450ec:	str	ip, [sp, #20]
   450f0:	mov	r8, r0
   450f4:	bl	44e14 <fputs@plt+0x33d00>
   450f8:	subs	r6, r0, #0
   450fc:	bne	4518c <fputs@plt+0x34078>
   45100:	ldr	r3, [sp, #12]
   45104:	ldr	r7, [sp, #16]
   45108:	sub	r4, r4, r3
   4510c:	cmp	r4, #1
   45110:	beq	451bc <fputs@plt+0x340a8>
   45114:	ldr	r3, [r7, r4, lsl #2]
   45118:	cmp	r3, #0
   4511c:	bne	451b0 <fputs@plt+0x3409c>
   45120:	add	r3, r5, r5, lsl #1
   45124:	ldr	ip, [pc, #172]	; 451d8 <fputs@plt+0x340c4>
   45128:	rsb	r3, r5, r3, lsl #7
   4512c:	and	r3, r3, ip
   45130:	ldr	r0, [sp, #20]
   45134:	lsl	r2, r3, #1
   45138:	add	lr, r0, r2
   4513c:	ldrh	r2, [r0, r2]
   45140:	cmp	r2, #0
   45144:	beq	4517c <fputs@plt+0x34068>
   45148:	cmp	r4, #0
   4514c:	beq	45198 <fputs@plt+0x34084>
   45150:	mov	r1, r4
   45154:	b	45160 <fputs@plt+0x3404c>
   45158:	subs	r1, r1, #1
   4515c:	beq	45198 <fputs@plt+0x34084>
   45160:	add	r3, r3, #1
   45164:	and	r3, r3, ip
   45168:	lsl	r2, r3, #1
   4516c:	add	lr, r0, r2
   45170:	ldrh	r2, [r0, r2]
   45174:	cmp	r2, #0
   45178:	bne	45158 <fputs@plt+0x34044>
   4517c:	ldr	r2, [sp, #16]
   45180:	uxth	r3, r4
   45184:	str	r5, [r2, r4, lsl #2]
   45188:	strh	r3, [lr]
   4518c:	mov	r0, r6
   45190:	add	sp, sp, #24
   45194:	pop	{r4, r5, r6, r7, r8, pc}
   45198:	ldr	r0, [pc, #60]	; 451dc <fputs@plt+0x340c8>
   4519c:	bl	35a00 <fputs@plt+0x248ec>
   451a0:	mov	r6, r0
   451a4:	mov	r0, r6
   451a8:	add	sp, sp, #24
   451ac:	pop	{r4, r5, r6, r7, r8, pc}
   451b0:	mov	r0, r8
   451b4:	bl	45018 <fputs@plt+0x33f04>
   451b8:	b	45120 <fputs@plt+0x3400c>
   451bc:	ldr	r2, [sp, #20]
   451c0:	add	r0, r7, #4
   451c4:	add	r2, r2, #16384	; 0x4000
   451c8:	sub	r2, r2, r0
   451cc:	mov	r1, r6
   451d0:	bl	10ee0 <memset@plt>
   451d4:	b	45114 <fputs@plt+0x34000>
   451d8:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   451dc:	andeq	ip, r0, pc, lsr #25
   451e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   451e4:	sub	sp, sp, #140	; 0x8c
   451e8:	add	r6, sp, #92	; 0x5c
   451ec:	mov	r5, r1
   451f0:	mov	r2, r6
   451f4:	mov	r1, #0
   451f8:	mov	r4, r0
   451fc:	bl	44d08 <fputs@plt+0x33bf4>
   45200:	subs	r7, r0, #0
   45204:	bne	45244 <fputs@plt+0x34130>
   45208:	ldr	r3, [sp, #92]	; 0x5c
   4520c:	cmp	r3, #0
   45210:	beq	45250 <fputs@plt+0x3413c>
   45214:	mov	r1, r5
   45218:	mov	r0, r4
   4521c:	bl	1eb60 <fputs@plt+0xda4c>
   45220:	cmp	r0, #0
   45224:	bne	45250 <fputs@plt+0x3413c>
   45228:	ldr	r2, [r4, #52]	; 0x34
   4522c:	ldr	r3, [pc, #1324]	; 45760 <fputs@plt+0x3464c>
   45230:	cmp	r2, r3
   45234:	beq	45244 <fputs@plt+0x34130>
   45238:	ldr	r0, [pc, #1316]	; 45764 <fputs@plt+0x34650>
   4523c:	bl	359b8 <fputs@plt+0x248a4>
   45240:	mov	r7, r0
   45244:	mov	r0, r7
   45248:	add	sp, sp, #140	; 0x8c
   4524c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45250:	ldrb	r3, [r4, #46]	; 0x2e
   45254:	ldrb	r1, [r4, #43]	; 0x2b
   45258:	tst	r3, #2
   4525c:	bne	452b4 <fputs@plt+0x341a0>
   45260:	cmp	r1, #0
   45264:	beq	452cc <fputs@plt+0x341b8>
   45268:	mov	r8, #1
   4526c:	mov	r2, r6
   45270:	strb	r8, [r4, #44]	; 0x2c
   45274:	mov	r1, #0
   45278:	mov	r0, r4
   4527c:	bl	44d08 <fputs@plt+0x33bf4>
   45280:	subs	r6, r0, #0
   45284:	beq	45310 <fputs@plt+0x341fc>
   45288:	ldrb	r1, [r4, #43]	; 0x2b
   4528c:	mov	r3, #0
   45290:	strb	r3, [r4, #44]	; 0x2c
   45294:	cmp	r1, r3
   45298:	movne	r7, r6
   4529c:	bne	45244 <fputs@plt+0x34130>
   452a0:	ldr	r0, [r4, #4]
   452a4:	mov	r2, #1
   452a8:	mov	r7, r6
   452ac:	bl	1edb0 <fputs@plt+0xdc9c>
   452b0:	b	45244 <fputs@plt+0x34130>
   452b4:	cmp	r1, #0
   452b8:	beq	452e4 <fputs@plt+0x341d0>
   452bc:	mov	r7, #264	; 0x108
   452c0:	mov	r0, r7
   452c4:	add	sp, sp, #140	; 0x8c
   452c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   452cc:	mov	r2, #1
   452d0:	ldr	r0, [r4, #4]
   452d4:	bl	1ed20 <fputs@plt+0xdc0c>
   452d8:	cmp	r0, #0
   452dc:	bne	45240 <fputs@plt+0x3412c>
   452e0:	b	45268 <fputs@plt+0x34154>
   452e4:	ldr	r0, [r4, #4]
   452e8:	bl	1ece0 <fputs@plt+0xdbcc>
   452ec:	subs	r7, r0, #0
   452f0:	bne	45244 <fputs@plt+0x34130>
   452f4:	ldrb	r3, [r4, #43]	; 0x2b
   452f8:	ldr	r0, [r4, #4]
   452fc:	cmp	r3, #0
   45300:	bne	452bc <fputs@plt+0x341a8>
   45304:	mov	r1, r7
   45308:	bl	1ed00 <fputs@plt+0xdbec>
   4530c:	b	452bc <fputs@plt+0x341a8>
   45310:	mov	r1, r5
   45314:	mov	r0, r4
   45318:	bl	1eb60 <fputs@plt+0xda4c>
   4531c:	cmp	r0, #0
   45320:	bne	45344 <fputs@plt+0x34230>
   45324:	ldrb	r1, [r4, #43]	; 0x2b
   45328:	strb	r0, [r4, #44]	; 0x2c
   4532c:	ldr	r0, [r4, #4]
   45330:	cmp	r1, #0
   45334:	bne	45228 <fputs@plt+0x34114>
   45338:	mov	r2, r8
   4533c:	bl	1edb0 <fputs@plt+0xdc9c>
   45340:	b	45228 <fputs@plt+0x34114>
   45344:	ldrb	r2, [r4, #45]	; 0x2d
   45348:	ldrb	r3, [r4, #43]	; 0x2b
   4534c:	add	r9, r2, #1
   45350:	cmp	r3, #0
   45354:	rsb	r3, r9, #8
   45358:	str	r3, [sp, #20]
   4535c:	beq	4543c <fputs@plt+0x34328>
   45360:	mov	r2, #48	; 0x30
   45364:	mov	r1, #0
   45368:	add	r0, r4, #52	; 0x34
   4536c:	bl	10ee0 <memset@plt>
   45370:	ldr	r3, [r4, #8]
   45374:	add	r1, sp, #96	; 0x60
   45378:	mov	r0, r3
   4537c:	ldr	r3, [r3]
   45380:	ldr	r3, [r3, #24]
   45384:	blx	r3
   45388:	subs	r6, r0, #0
   4538c:	bne	45414 <fputs@plt+0x34300>
   45390:	ldrd	r2, [sp, #96]	; 0x60
   45394:	cmp	r2, #33	; 0x21
   45398:	sbcs	r3, r3, #0
   4539c:	movlt	r8, r6
   453a0:	strlt	r6, [sp, #16]
   453a4:	bge	45458 <fputs@plt+0x34344>
   453a8:	ldr	r3, [sp, #16]
   453ac:	mov	r0, r4
   453b0:	str	r3, [r4, #76]	; 0x4c
   453b4:	str	r8, [r4, #80]	; 0x50
   453b8:	bl	1ea14 <fputs@plt+0xd900>
   453bc:	ldr	r3, [r4, #32]
   453c0:	ldr	r2, [r4, #68]	; 0x44
   453c4:	mov	r0, #0
   453c8:	ldr	r3, [r3]
   453cc:	mvn	r1, #0
   453d0:	cmp	r2, r0
   453d4:	str	r0, [r3, #96]	; 0x60
   453d8:	str	r2, [r3, #128]	; 0x80
   453dc:	str	r0, [r3, #100]	; 0x64
   453e0:	str	r1, [r3, #104]	; 0x68
   453e4:	str	r1, [r3, #108]	; 0x6c
   453e8:	str	r1, [r3, #112]	; 0x70
   453ec:	str	r1, [r3, #116]	; 0x74
   453f0:	strne	r2, [r3, #104]	; 0x68
   453f4:	ldr	r3, [r4, #72]	; 0x48
   453f8:	cmp	r3, #0
   453fc:	beq	45414 <fputs@plt+0x34300>
   45400:	ldr	r1, [pc, #864]	; 45768 <fputs@plt+0x34654>
   45404:	ldr	r3, [r4, #108]	; 0x6c
   45408:	add	r1, pc, r1
   4540c:	ldr	r0, [pc, #856]	; 4576c <fputs@plt+0x34658>
   45410:	bl	355cc <fputs@plt+0x244b8>
   45414:	ldrb	r3, [r4, #43]	; 0x2b
   45418:	cmp	r3, #0
   4541c:	bne	45430 <fputs@plt+0x3431c>
   45420:	ldr	r2, [sp, #20]
   45424:	mov	r1, r9
   45428:	ldr	r0, [r4, #4]
   4542c:	bl	1edb0 <fputs@plt+0xdc9c>
   45430:	mov	r3, #1
   45434:	str	r3, [r5]
   45438:	b	45288 <fputs@plt+0x34174>
   4543c:	rsb	r2, r9, #8
   45440:	mov	r1, r9
   45444:	ldr	r0, [r4, #4]
   45448:	bl	1ed20 <fputs@plt+0xdc0c>
   4544c:	subs	r6, r0, #0
   45450:	bne	45430 <fputs@plt+0x3431c>
   45454:	b	45360 <fputs@plt+0x3424c>
   45458:	ldr	r0, [r4, #8]
   4545c:	mov	r2, #0
   45460:	mov	r3, #0
   45464:	ldr	ip, [r0]
   45468:	add	r7, sp, #104	; 0x68
   4546c:	strd	r2, [sp]
   45470:	mov	r1, r7
   45474:	ldr	r3, [ip, #8]
   45478:	mov	r2, #32
   4547c:	blx	r3
   45480:	subs	sl, r0, #0
   45484:	bne	454b8 <fputs@plt+0x343a4>
   45488:	ldr	r3, [sp, #104]	; 0x68
   4548c:	ldr	r2, [pc, #732]	; 45770 <fputs@plt+0x3465c>
   45490:	rev	r3, r3
   45494:	bic	r1, r3, #1
   45498:	ldr	r8, [sp, #112]	; 0x70
   4549c:	cmp	r1, r2
   454a0:	rev	r8, r8
   454a4:	beq	454c0 <fputs@plt+0x343ac>
   454a8:	mov	r8, #0
   454ac:	str	r8, [sp, #16]
   454b0:	cmp	sl, #0
   454b4:	beq	453a8 <fputs@plt+0x34294>
   454b8:	mov	r6, sl
   454bc:	b	45414 <fputs@plt+0x34300>
   454c0:	sub	r2, r8, #1
   454c4:	ands	r2, r2, r8
   454c8:	str	r2, [sp, #36]	; 0x24
   454cc:	bne	454a8 <fputs@plt+0x34394>
   454d0:	sub	r2, r8, #512	; 0x200
   454d4:	cmp	r2, #65024	; 0xfe00
   454d8:	bhi	454a8 <fputs@plt+0x34394>
   454dc:	add	ip, r7, #16
   454e0:	ldr	r2, [sp, #116]	; 0x74
   454e4:	ldm	ip!, {r0, r1}
   454e8:	uxtb	r3, r3
   454ec:	and	ip, r3, #1
   454f0:	strb	ip, [r4, #65]	; 0x41
   454f4:	mvn	r3, r3
   454f8:	add	ip, r4, #76	; 0x4c
   454fc:	rev	r2, r2
   45500:	str	r0, [r4, #84]	; 0x54
   45504:	str	r2, [r4, #112]	; 0x70
   45508:	str	r1, [r4, #88]	; 0x58
   4550c:	add	lr, r4, #84	; 0x54
   45510:	str	r8, [r4, #36]	; 0x24
   45514:	and	r0, r3, #1
   45518:	mov	r2, #24
   4551c:	mov	r3, sl
   45520:	str	ip, [sp]
   45524:	mov	r1, r7
   45528:	str	lr, [sp, #40]	; 0x28
   4552c:	str	ip, [sp, #44]	; 0x2c
   45530:	bl	18058 <fputs@plt+0x6f44>
   45534:	ldr	r3, [sp, #128]	; 0x80
   45538:	ldr	r2, [r4, #76]	; 0x4c
   4553c:	rev	r3, r3
   45540:	cmp	r2, r3
   45544:	bne	454a8 <fputs@plt+0x34394>
   45548:	ldr	r3, [sp, #132]	; 0x84
   4554c:	ldr	r2, [r4, #80]	; 0x50
   45550:	rev	r3, r3
   45554:	cmp	r2, r3
   45558:	bne	454a8 <fputs@plt+0x34394>
   4555c:	ldr	r2, [sp, #108]	; 0x6c
   45560:	ldr	r3, [pc, #524]	; 45774 <fputs@plt+0x34660>
   45564:	cmp	r2, r3
   45568:	beq	4557c <fputs@plt+0x34468>
   4556c:	ldr	r0, [pc, #516]	; 45778 <fputs@plt+0x34664>
   45570:	bl	359b8 <fputs@plt+0x248a4>
   45574:	mov	sl, r0
   45578:	b	454a8 <fputs@plt+0x34394>
   4557c:	add	r1, r8, #24
   45580:	mov	r2, r1
   45584:	asr	r3, r1, #31
   45588:	str	r1, [sp, #56]	; 0x38
   4558c:	mov	r0, r1
   45590:	mov	r1, r3
   45594:	strd	r2, [sp, #48]	; 0x30
   45598:	bl	2c600 <fputs@plt+0x1b4ec>
   4559c:	subs	r7, r0, #0
   455a0:	beq	4568c <fputs@plt+0x34578>
   455a4:	bic	r3, r8, #255	; 0xff
   455a8:	orr	r3, r3, r8, asr #16
   455ac:	mov	r2, #32
   455b0:	uxth	r3, r3
   455b4:	str	r3, [sp, #80]	; 0x50
   455b8:	add	r3, r7, #24
   455bc:	str	r3, [sp, #60]	; 0x3c
   455c0:	ldr	r3, [sp, #36]	; 0x24
   455c4:	mov	r8, #0
   455c8:	str	r3, [sp, #32]
   455cc:	mov	r3, #0
   455d0:	str	r8, [sp, #16]
   455d4:	strd	r2, [sp, #24]
   455d8:	add	r3, r7, #8
   455dc:	str	r3, [sp, #84]	; 0x54
   455e0:	str	r9, [sp, #12]
   455e4:	str	r8, [sp, #8]
   455e8:	ldrd	r8, [sp, #96]	; 0x60
   455ec:	ldrd	sl, [sp, #24]
   455f0:	ldr	r3, [sp, #32]
   455f4:	strd	r8, [sp, #72]	; 0x48
   455f8:	ldrd	r8, [sp, #48]	; 0x30
   455fc:	add	r3, r3, #1
   45600:	str	r3, [sp, #32]
   45604:	adds	sl, sl, r8
   45608:	adc	fp, fp, r9
   4560c:	ldrd	r8, [sp, #72]	; 0x48
   45610:	ldr	r2, [sp, #56]	; 0x38
   45614:	mov	r1, r7
   45618:	cmp	r8, sl
   4561c:	sbcs	r3, r9, fp
   45620:	strd	sl, [sp, #64]	; 0x40
   45624:	blt	45674 <fputs@plt+0x34560>
   45628:	ldr	r3, [r4, #8]
   4562c:	ldrd	sl, [sp, #24]
   45630:	mov	r0, r3
   45634:	ldr	r3, [r3]
   45638:	strd	sl, [sp]
   4563c:	ldr	r3, [r3, #8]
   45640:	blx	r3
   45644:	mov	r2, #8
   45648:	ldr	r1, [sp, #84]	; 0x54
   4564c:	subs	sl, r0, #0
   45650:	ldr	r0, [sp, #40]	; 0x28
   45654:	bne	45754 <fputs@plt+0x34640>
   45658:	bl	10e44 <memcmp@plt>
   4565c:	cmp	r0, #0
   45660:	bne	45674 <fputs@plt+0x34560>
   45664:	ldr	fp, [r7]
   45668:	rev	fp, fp
   4566c:	cmp	fp, #0
   45670:	bne	45694 <fputs@plt+0x34580>
   45674:	ldr	r9, [sp, #12]
   45678:	ldr	r8, [sp, #8]
   4567c:	ldr	sl, [sp, #36]	; 0x24
   45680:	mov	r0, r7
   45684:	bl	1cd68 <fputs@plt+0xbc54>
   45688:	b	454b0 <fputs@plt+0x3439c>
   4568c:	mov	sl, #7
   45690:	b	454b8 <fputs@plt+0x343a4>
   45694:	ldr	r8, [sp, #44]	; 0x2c
   45698:	ldrb	sl, [r4, #65]	; 0x41
   4569c:	clz	sl, sl
   456a0:	lsr	sl, sl, #5
   456a4:	mov	r3, r8
   456a8:	mov	r0, sl
   456ac:	mov	r2, #8
   456b0:	mov	r1, r7
   456b4:	str	r8, [sp]
   456b8:	bl	18058 <fputs@plt+0x6f44>
   456bc:	mov	r3, r8
   456c0:	str	r8, [sp]
   456c4:	mov	r0, sl
   456c8:	ldr	r2, [r4, #36]	; 0x24
   456cc:	ldr	r1, [sp, #60]	; 0x3c
   456d0:	bl	18058 <fputs@plt+0x6f44>
   456d4:	ldr	r3, [r7, #16]
   456d8:	ldr	r2, [r4, #76]	; 0x4c
   456dc:	rev	r3, r3
   456e0:	cmp	r2, r3
   456e4:	bne	45674 <fputs@plt+0x34560>
   456e8:	ldr	r3, [r7, #20]
   456ec:	ldr	r2, [r4, #80]	; 0x50
   456f0:	rev	r3, r3
   456f4:	cmp	r2, r3
   456f8:	bne	45674 <fputs@plt+0x34560>
   456fc:	ldr	r8, [sp, #32]
   45700:	ldr	r3, [r7, #4]
   45704:	mov	r2, fp
   45708:	mov	r1, r8
   4570c:	mov	r0, r4
   45710:	rev	fp, r3
   45714:	bl	450b8 <fputs@plt+0x33fa4>
   45718:	ldrd	r2, [sp, #64]	; 0x40
   4571c:	strd	r2, [sp, #24]
   45720:	subs	sl, r0, #0
   45724:	bne	45754 <fputs@plt+0x34640>
   45728:	cmp	fp, #0
   4572c:	beq	455e8 <fputs@plt+0x344d4>
   45730:	ldr	r3, [r4, #80]	; 0x50
   45734:	ldr	r2, [r4, #76]	; 0x4c
   45738:	str	r3, [sp, #8]
   4573c:	ldrh	r3, [sp, #80]	; 0x50
   45740:	str	r2, [sp, #16]
   45744:	str	r8, [r4, #68]	; 0x44
   45748:	str	fp, [r4, #72]	; 0x48
   4574c:	strh	r3, [r4, #66]	; 0x42
   45750:	b	455e8 <fputs@plt+0x344d4>
   45754:	ldr	r9, [sp, #12]
   45758:	ldr	r8, [sp, #8]
   4575c:	b	45680 <fputs@plt+0x3456c>
   45760:	eoreq	lr, sp, r8, lsl r2
   45764:	andeq	sp, r0, r4, ror #1
   45768:	andeq	pc, r4, r0, lsl r8	; <UNPREDICTABLE>
   4576c:	andeq	r0, r0, fp, lsl r1
   45770:	ldrbcc	r0, [pc, -r2, lsl #13]!
   45774:	stmiane	r2!, {r8, sl, fp, sp}^
   45778:	andeq	ip, r0, r2, lsr sp
   4577c:	cmp	r3, #5
   45780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45784:	mov	r6, r0
   45788:	sub	sp, sp, #12
   4578c:	mov	r5, r1
   45790:	mov	r4, r2
   45794:	ble	457d8 <fputs@plt+0x346c4>
   45798:	cmp	r3, #100	; 0x64
   4579c:	movgt	r8, #15
   457a0:	ble	457b0 <fputs@plt+0x3469c>
   457a4:	mov	r0, r8
   457a8:	add	sp, sp, #12
   457ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   457b0:	cmp	r3, #9
   457b4:	subgt	r1, r3, #9
   457b8:	movle	r1, #1
   457bc:	mulgt	r1, r1, r1
   457c0:	addgt	r3, r1, r1, lsl #2
   457c4:	rsbgt	r1, r1, r3, lsl #3
   457c8:	ldr	r3, [r0]
   457cc:	mov	r0, r3
   457d0:	ldr	r3, [r3, #60]	; 0x3c
   457d4:	blx	r3
   457d8:	cmp	r4, #0
   457dc:	beq	458d4 <fputs@plt+0x347c0>
   457e0:	ldr	r3, [r6, #32]
   457e4:	ldr	sl, [r6, #68]	; 0x44
   457e8:	mov	r8, #0
   457ec:	ldr	r9, [r3]
   457f0:	mov	r5, #0
   457f4:	mov	r4, r5
   457f8:	mov	r3, #1
   457fc:	add	r2, r9, r3, lsl #2
   45800:	ldr	r2, [r2, #100]	; 0x64
   45804:	cmp	r2, r4
   45808:	movcc	r1, #0
   4580c:	movcs	r1, #1
   45810:	cmp	r2, sl
   45814:	movhi	r1, #0
   45818:	cmp	r1, #0
   4581c:	movne	r7, r3
   45820:	add	r3, r3, #1
   45824:	moveq	r7, r5
   45828:	movne	r4, r2
   4582c:	cmp	r3, #5
   45830:	mov	r5, r7
   45834:	bne	457fc <fputs@plt+0x346e8>
   45838:	ldrb	r3, [r6, #46]	; 0x2e
   4583c:	tst	r3, #2
   45840:	bne	458b4 <fputs@plt+0x347a0>
   45844:	clz	r3, r7
   45848:	lsr	r3, r3, #5
   4584c:	cmp	sl, r4
   45850:	orrhi	r3, r3, #1
   45854:	cmp	r3, #0
   45858:	beq	45948 <fputs@plt+0x34834>
   4585c:	mov	fp, #1
   45860:	ldrb	r0, [r6, #43]	; 0x2b
   45864:	add	r3, fp, #3
   45868:	mov	r2, #1
   4586c:	cmp	r0, #0
   45870:	mov	r1, r3
   45874:	ldr	r0, [r6, #4]
   45878:	bne	45af0 <fputs@plt+0x349dc>
   4587c:	str	r3, [sp, #4]
   45880:	bl	1ed20 <fputs@plt+0xdc0c>
   45884:	ldr	r3, [sp, #4]
   45888:	subs	r8, r0, #0
   4588c:	beq	45aec <fputs@plt+0x349d8>
   45890:	cmp	r8, #5
   45894:	add	fp, fp, #1
   45898:	bne	457a4 <fputs@plt+0x34690>
   4589c:	cmp	fp, #5
   458a0:	bne	45860 <fputs@plt+0x3474c>
   458a4:	cmp	r7, #0
   458a8:	beq	45998 <fputs@plt+0x34884>
   458ac:	add	r3, r7, #3
   458b0:	b	4594c <fputs@plt+0x34838>
   458b4:	cmp	r7, #0
   458b8:	bne	45948 <fputs@plt+0x34834>
   458bc:	cmp	r8, #5
   458c0:	beq	45998 <fputs@plt+0x34884>
   458c4:	mov	r8, #520	; 0x208
   458c8:	mov	r0, r8
   458cc:	add	sp, sp, #12
   458d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   458d4:	mov	r1, r5
   458d8:	mov	r0, r6
   458dc:	bl	451e0 <fputs@plt+0x340cc>
   458e0:	cmp	r0, #5
   458e4:	mov	r8, r0
   458e8:	beq	45a18 <fputs@plt+0x34904>
   458ec:	cmp	r0, #0
   458f0:	bne	457a4 <fputs@plt+0x34690>
   458f4:	ldr	r3, [r6, #32]
   458f8:	ldr	sl, [r6, #68]	; 0x44
   458fc:	ldr	r9, [r3]
   45900:	ldr	r3, [r9, #96]	; 0x60
   45904:	cmp	r3, sl
   45908:	bne	457f0 <fputs@plt+0x346dc>
   4590c:	ldrb	r3, [r6, #43]	; 0x2b
   45910:	ldr	r0, [r6, #4]
   45914:	cmp	r3, #0
   45918:	beq	45a90 <fputs@plt+0x3497c>
   4591c:	cmp	r3, #2
   45920:	beq	45a6c <fputs@plt+0x34958>
   45924:	bl	1ea08 <fputs@plt+0xd8f4>
   45928:	cmp	r4, #0
   4592c:	beq	45ab0 <fputs@plt+0x3499c>
   45930:	cmp	r4, #5
   45934:	movne	r8, r4
   45938:	bne	457a4 <fputs@plt+0x34690>
   4593c:	ldr	sl, [r6, #68]	; 0x44
   45940:	mov	r8, r4
   45944:	b	457f0 <fputs@plt+0x346dc>
   45948:	add	r3, r5, #3
   4594c:	ldrb	r2, [r6, #43]	; 0x2b
   45950:	ldr	r0, [r6, #4]
   45954:	cmp	r2, #0
   45958:	beq	459a8 <fputs@plt+0x34894>
   4595c:	ldr	r1, [r9, #96]	; 0x60
   45960:	cmp	r2, #2
   45964:	add	r2, r1, #1
   45968:	str	r2, [r6, #100]	; 0x64
   4596c:	beq	459dc <fputs@plt+0x348c8>
   45970:	add	r9, r9, r5, lsl #2
   45974:	str	r3, [sp, #4]
   45978:	bl	1ea08 <fputs@plt+0xd8f4>
   4597c:	ldr	r2, [r9, #100]	; 0x64
   45980:	ldr	r3, [sp, #4]
   45984:	cmp	r2, r4
   45988:	beq	459ec <fputs@plt+0x348d8>
   4598c:	ldrb	r2, [r6, #43]	; 0x2b
   45990:	cmp	r2, #0
   45994:	beq	45a58 <fputs@plt+0x34944>
   45998:	mvn	r8, #0
   4599c:	mov	r0, r8
   459a0:	add	sp, sp, #12
   459a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   459a8:	mov	r1, r3
   459ac:	str	r3, [sp, #4]
   459b0:	bl	1ece0 <fputs@plt+0xdbcc>
   459b4:	ldr	r3, [sp, #4]
   459b8:	subs	r8, r0, #0
   459bc:	ldreq	r0, [r6, #4]
   459c0:	ldrbeq	r2, [r6, #43]	; 0x2b
   459c4:	beq	4595c <fputs@plt+0x34848>
   459c8:	cmp	r8, #5
   459cc:	beq	45998 <fputs@plt+0x34884>
   459d0:	mov	r0, r8
   459d4:	add	sp, sp, #12
   459d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   459dc:	add	r9, r9, r5, lsl #2
   459e0:	ldr	r2, [r9, #100]	; 0x64
   459e4:	cmp	r4, r2
   459e8:	bne	45998 <fputs@plt+0x34884>
   459ec:	ldr	r0, [r6, #32]
   459f0:	mov	r2, #48	; 0x30
   459f4:	add	r1, r6, #52	; 0x34
   459f8:	ldr	r0, [r0]
   459fc:	str	r3, [sp, #4]
   45a00:	bl	10e44 <memcmp@plt>
   45a04:	ldr	r3, [sp, #4]
   45a08:	subs	r8, r0, #0
   45a0c:	bne	4598c <fputs@plt+0x34878>
   45a10:	strh	r5, [r6, #40]	; 0x28
   45a14:	b	457a4 <fputs@plt+0x34690>
   45a18:	ldr	r3, [r6, #32]
   45a1c:	ldr	r3, [r3]
   45a20:	cmp	r3, #0
   45a24:	beq	45998 <fputs@plt+0x34884>
   45a28:	ldrb	r3, [r6, #43]	; 0x2b
   45a2c:	cmp	r3, #0
   45a30:	bne	45998 <fputs@plt+0x34884>
   45a34:	mov	r1, #2
   45a38:	ldr	r0, [r6, #4]
   45a3c:	bl	1ece0 <fputs@plt+0xdbcc>
   45a40:	subs	r8, r0, #0
   45a44:	beq	45b2c <fputs@plt+0x34a18>
   45a48:	ldr	r3, [pc, #248]	; 45b48 <fputs@plt+0x34a34>
   45a4c:	cmp	r8, #5
   45a50:	moveq	r8, r3
   45a54:	b	457a4 <fputs@plt+0x34690>
   45a58:	mov	r1, r3
   45a5c:	ldr	r0, [r6, #4]
   45a60:	bl	1ed00 <fputs@plt+0xdbec>
   45a64:	mvn	r8, #0
   45a68:	b	457a4 <fputs@plt+0x34690>
   45a6c:	mov	r0, r9
   45a70:	mov	r2, #48	; 0x30
   45a74:	add	r1, r6, #52	; 0x34
   45a78:	bl	10e44 <memcmp@plt>
   45a7c:	cmp	r0, #0
   45a80:	bne	45998 <fputs@plt+0x34884>
   45a84:	mov	r3, #0
   45a88:	strh	r3, [r6, #40]	; 0x28
   45a8c:	b	457a4 <fputs@plt+0x34690>
   45a90:	mov	r1, #3
   45a94:	bl	1ece0 <fputs@plt+0xdbcc>
   45a98:	ldrb	r3, [r6, #43]	; 0x2b
   45a9c:	cmp	r3, #2
   45aa0:	mov	r4, r0
   45aa4:	beq	45928 <fputs@plt+0x34814>
   45aa8:	ldr	r0, [r6, #4]
   45aac:	b	45924 <fputs@plt+0x34810>
   45ab0:	ldr	r3, [r6, #32]
   45ab4:	mov	r2, #48	; 0x30
   45ab8:	add	r1, r6, #52	; 0x34
   45abc:	ldr	r0, [r3]
   45ac0:	bl	10e44 <memcmp@plt>
   45ac4:	cmp	r0, #0
   45ac8:	beq	45a84 <fputs@plt+0x34970>
   45acc:	ldrb	r3, [r6, #43]	; 0x2b
   45ad0:	ldr	r0, [r6, #4]
   45ad4:	cmp	r3, #0
   45ad8:	bne	45998 <fputs@plt+0x34884>
   45adc:	mov	r1, #3
   45ae0:	bl	1ed00 <fputs@plt+0xdbec>
   45ae4:	mvn	r8, #0
   45ae8:	b	457a4 <fputs@plt+0x34690>
   45aec:	ldr	r0, [r6, #4]
   45af0:	add	r2, r9, fp, lsl #2
   45af4:	str	sl, [r2, #100]	; 0x64
   45af8:	ldrb	r2, [r6, #43]	; 0x2b
   45afc:	cmp	r2, #0
   45b00:	movne	r4, sl
   45b04:	movne	r5, fp
   45b08:	bne	4595c <fputs@plt+0x34848>
   45b0c:	mov	r1, r3
   45b10:	mov	r2, #1
   45b14:	str	r3, [sp, #4]
   45b18:	mov	r4, sl
   45b1c:	bl	1edb0 <fputs@plt+0xdc9c>
   45b20:	mov	r5, fp
   45b24:	ldr	r3, [sp, #4]
   45b28:	b	4594c <fputs@plt+0x34838>
   45b2c:	ldrb	r3, [r6, #43]	; 0x2b
   45b30:	ldr	r0, [r6, #4]
   45b34:	cmp	r3, #0
   45b38:	bne	45998 <fputs@plt+0x34884>
   45b3c:	mov	r1, #2
   45b40:	bl	1ed00 <fputs@plt+0xdbec>
   45b44:	b	45998 <fputs@plt+0x34884>
   45b48:	andeq	r0, r0, r5, lsl #2
   45b4c:	push	{r4, r5, r6, lr}
   45b50:	ldr	r5, [r0, #416]	; 0x1a0
   45b54:	cmp	r5, #0
   45b58:	moveq	r5, r0
   45b5c:	ldr	lr, [r5, #456]	; 0x1c8
   45b60:	ldr	r0, [r5, #524]	; 0x20c
   45b64:	cmp	lr, #0
   45b68:	ble	45b9c <fputs@plt+0x34a88>
   45b6c:	ldr	r3, [r0]
   45b70:	cmp	r1, r3
   45b74:	movne	r2, r0
   45b78:	movne	r3, #0
   45b7c:	bne	45b90 <fputs@plt+0x34a7c>
   45b80:	b	45bf4 <fputs@plt+0x34ae0>
   45b84:	ldr	ip, [r2, #4]!
   45b88:	cmp	ip, r1
   45b8c:	beq	45bd0 <fputs@plt+0x34abc>
   45b90:	add	r3, r3, #1
   45b94:	cmp	r3, lr
   45b98:	bne	45b84 <fputs@plt+0x34a70>
   45b9c:	add	r2, lr, #1
   45ba0:	mov	r4, r1
   45ba4:	lsl	r2, r2, #2
   45ba8:	asr	r3, r2, #31
   45bac:	bl	2c664 <fputs@plt+0x1b550>
   45bb0:	cmp	r0, #0
   45bb4:	beq	45bd4 <fputs@plt+0x34ac0>
   45bb8:	ldr	r3, [r5, #456]	; 0x1c8
   45bbc:	str	r0, [r5, #524]	; 0x20c
   45bc0:	add	r2, r3, #1
   45bc4:	str	r2, [r5, #456]	; 0x1c8
   45bc8:	str	r4, [r0, r3, lsl #2]
   45bcc:	pop	{r4, r5, r6, pc}
   45bd0:	pop	{r4, r5, r6, pc}
   45bd4:	ldr	r0, [r5]
   45bd8:	ldr	r3, [r0, #68]	; 0x44
   45bdc:	bic	r3, r3, #-16777216	; 0xff000000
   45be0:	bic	r3, r3, #255	; 0xff
   45be4:	cmp	r3, #0
   45be8:	popne	{r4, r5, r6, pc}
   45bec:	pop	{r4, r5, r6, lr}
   45bf0:	b	1d7c4 <fputs@plt+0xc6b0>
   45bf4:	pop	{r4, r5, r6, pc}
   45bf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45bfc:	sub	sp, sp, #68	; 0x44
   45c00:	mov	r4, r2
   45c04:	str	r0, [sp, #24]
   45c08:	ldr	r0, [r2]
   45c0c:	bl	3263c <fputs@plt+0x21528>
   45c10:	ldr	r3, [pc, #584]	; 45e60 <fputs@plt+0x34d4c>
   45c14:	add	r3, pc, r3
   45c18:	str	r3, [sp, #44]	; 0x2c
   45c1c:	subs	sl, r0, #0
   45c20:	beq	45e18 <fputs@plt+0x34d04>
   45c24:	ldr	r0, [r4]
   45c28:	bl	325a0 <fputs@plt+0x2148c>
   45c2c:	str	r0, [sp, #28]
   45c30:	ldr	r0, [r4, #4]
   45c34:	bl	3263c <fputs@plt+0x21528>
   45c38:	subs	fp, r0, #0
   45c3c:	beq	45e18 <fputs@plt+0x34d04>
   45c40:	ldrb	r3, [fp]
   45c44:	cmp	r3, #0
   45c48:	beq	45e04 <fputs@plt+0x34cf0>
   45c4c:	ldr	r0, [r4, #4]
   45c50:	bl	325a0 <fputs@plt+0x2148c>
   45c54:	mov	r7, r0
   45c58:	ldr	r0, [r4, #8]
   45c5c:	bl	3263c <fputs@plt+0x21528>
   45c60:	subs	r3, r0, #0
   45c64:	str	r3, [sp, #56]	; 0x38
   45c68:	beq	45e18 <fputs@plt+0x34d04>
   45c6c:	ldr	r0, [r4, #8]
   45c70:	bl	325a0 <fputs@plt+0x2148c>
   45c74:	ldr	r6, [sp, #28]
   45c78:	add	r3, r6, #1
   45c7c:	mov	r2, r3
   45c80:	asr	r5, r3, #31
   45c84:	mov	r3, r5
   45c88:	strd	r2, [sp, #16]
   45c8c:	str	r0, [sp, #40]	; 0x28
   45c90:	ldr	r0, [sp, #24]
   45c94:	bl	2d5d0 <fputs@plt+0x1c4bc>
   45c98:	subs	r8, r0, #0
   45c9c:	beq	45e18 <fputs@plt+0x34d04>
   45ca0:	subs	r9, r6, r7
   45ca4:	bmi	45e4c <fputs@plt+0x34d38>
   45ca8:	ldr	r3, [sp, #40]	; 0x28
   45cac:	mov	r5, #0
   45cb0:	sub	r3, r3, r7
   45cb4:	mov	r0, r3
   45cb8:	asr	r1, r3, #31
   45cbc:	sub	r3, r7, #1
   45cc0:	mov	r4, r5
   45cc4:	strd	r0, [sp, #48]	; 0x30
   45cc8:	str	r3, [sp, #60]	; 0x3c
   45ccc:	str	r8, [sp, #4]
   45cd0:	str	r7, [sp, #12]
   45cd4:	str	r9, [sp, #8]
   45cd8:	b	45cf8 <fputs@plt+0x34be4>
   45cdc:	ldr	r3, [sp, #4]
   45ce0:	add	r4, r4, #1
   45ce4:	strb	r6, [r3, r5]
   45ce8:	ldr	r3, [sp, #8]
   45cec:	add	r5, r5, #1
   45cf0:	cmp	r3, r4
   45cf4:	blt	45db4 <fputs@plt+0x34ca0>
   45cf8:	ldrb	r6, [sl, r4]
   45cfc:	ldrb	r3, [fp]
   45d00:	add	r0, sl, r4
   45d04:	cmp	r3, r6
   45d08:	bne	45cdc <fputs@plt+0x34bc8>
   45d0c:	ldr	r2, [sp, #12]
   45d10:	mov	r1, fp
   45d14:	bl	10e44 <memcmp@plt>
   45d18:	cmp	r0, #0
   45d1c:	bne	45cdc <fputs@plt+0x34bc8>
   45d20:	ldr	r0, [sp, #24]
   45d24:	bl	2aa4c <fputs@plt+0x19938>
   45d28:	ldrd	r6, [sp, #16]
   45d2c:	ldrd	r2, [sp, #48]	; 0x30
   45d30:	ldr	r1, [sp, #60]	; 0x3c
   45d34:	adds	r2, r2, r6
   45d38:	adc	r3, r3, r7
   45d3c:	mov	r7, r3
   45d40:	mov	r6, r2
   45d44:	add	r4, r4, r1
   45d48:	strd	r6, [sp, #16]
   45d4c:	subs	r6, r2, #1
   45d50:	sbc	r7, r7, #0
   45d54:	asr	r3, r2, #31
   45d58:	strd	r6, [sp, #32]
   45d5c:	ldr	r6, [r0, #92]	; 0x5c
   45d60:	ldr	r0, [sp, #4]
   45d64:	mov	r8, r6
   45d68:	asr	r9, r6, #31
   45d6c:	ldrd	r6, [sp, #32]
   45d70:	cmp	r8, r6
   45d74:	sbcs	r1, r9, r7
   45d78:	blt	45e20 <fputs@plt+0x34d0c>
   45d7c:	bl	2c664 <fputs@plt+0x1b550>
   45d80:	ldr	r3, [sp, #40]	; 0x28
   45d84:	ldr	r1, [sp, #56]	; 0x38
   45d88:	mov	r2, r3
   45d8c:	subs	r6, r0, #0
   45d90:	add	r0, r6, r5
   45d94:	add	r5, r5, r3
   45d98:	beq	45e3c <fputs@plt+0x34d28>
   45d9c:	bl	10f7c <memcpy@plt>
   45da0:	ldr	r3, [sp, #8]
   45da4:	add	r4, r4, #1
   45da8:	cmp	r3, r4
   45dac:	str	r6, [sp, #4]
   45db0:	bge	45cf8 <fputs@plt+0x34be4>
   45db4:	ldr	r8, [sp, #4]
   45db8:	mov	r0, r5
   45dbc:	mov	r1, r4
   45dc0:	ldr	r3, [sp, #28]
   45dc4:	add	r1, sl, r1
   45dc8:	sub	r4, r3, r4
   45dcc:	mov	r2, r4
   45dd0:	add	r0, r8, r0
   45dd4:	bl	10f7c <memcpy@plt>
   45dd8:	add	r2, r4, r5
   45ddc:	mov	r1, #0
   45de0:	strb	r1, [r8, r2]
   45de4:	ldr	r3, [pc, #120]	; 45e64 <fputs@plt+0x34d50>
   45de8:	ldr	r1, [sp, #44]	; 0x2c
   45dec:	ldr	r0, [sp, #24]
   45df0:	ldr	r3, [r1, r3]
   45df4:	mov	r1, r8
   45df8:	add	sp, sp, #68	; 0x44
   45dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e00:	b	2d728 <fputs@plt+0x1c614>
   45e04:	ldr	r1, [r4]
   45e08:	ldr	r0, [sp, #24]
   45e0c:	add	sp, sp, #68	; 0x44
   45e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e14:	b	2e488 <fputs@plt+0x1d374>
   45e18:	add	sp, sp, #68	; 0x44
   45e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45e20:	mov	r8, r0
   45e24:	ldr	r0, [sp, #24]
   45e28:	bl	2d55c <fputs@plt+0x1c448>
   45e2c:	mov	r0, r8
   45e30:	add	sp, sp, #68	; 0x44
   45e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e38:	b	1cd68 <fputs@plt+0xbc54>
   45e3c:	ldr	r0, [sp, #24]
   45e40:	ldr	r8, [sp, #4]
   45e44:	bl	2a9d8 <fputs@plt+0x198c4>
   45e48:	b	45e2c <fputs@plt+0x34d18>
   45e4c:	mov	r1, #0
   45e50:	mov	r0, r1
   45e54:	mov	r5, r1
   45e58:	mov	r4, r1
   45e5c:	b	45dc0 <fputs@plt+0x34cac>
   45e60:	andeq	r4, r6, r4, ror #7
   45e64:	andeq	r0, r0, r4, lsr #2
   45e68:	push	{r4, r5, r6, r7, r8, lr}
   45e6c:	mov	r4, r0
   45e70:	mov	r5, r1
   45e74:	bl	2bd58 <fputs@plt+0x1ac44>
   45e78:	cmp	r0, #0
   45e7c:	bne	45ef4 <fputs@plt+0x34de0>
   45e80:	ldr	r3, [pc, #120]	; 45f00 <fputs@plt+0x34dec>
   45e84:	cmp	r4, #0
   45e88:	add	r3, pc, r3
   45e8c:	sbcs	r2, r5, #0
   45e90:	ldrd	r6, [r3, #224]	; 0xe0
   45e94:	blt	45ee8 <fputs@plt+0x34dd4>
   45e98:	ldr	r0, [r3, #248]	; 0xf8
   45e9c:	mov	r1, #0
   45ea0:	cmp	r0, r4
   45ea4:	sbcs	r2, r1, r5
   45ea8:	movge	r2, #1
   45eac:	movlt	r2, #0
   45eb0:	cmp	r4, #1
   45eb4:	sbcs	r1, r5, #0
   45eb8:	movlt	r2, #0
   45ebc:	andge	r2, r2, #1
   45ec0:	strd	r4, [r3, #224]	; 0xe0
   45ec4:	str	r2, [r3, #244]	; 0xf4
   45ec8:	bl	35748 <fputs@plt+0x24634>
   45ecc:	subs	r0, r0, r4
   45ed0:	sbc	r1, r1, r5
   45ed4:	cmp	r0, #1
   45ed8:	sbcs	r3, r1, #0
   45edc:	blt	45ee8 <fputs@plt+0x34dd4>
   45ee0:	bic	r0, r0, #-2147483648	; 0x80000000
   45ee4:	bl	232d0 <fputs@plt+0x121bc>
   45ee8:	mov	r0, r6
   45eec:	mov	r1, r7
   45ef0:	pop	{r4, r5, r6, r7, r8, pc}
   45ef4:	mvn	r6, #0
   45ef8:	mvn	r7, #0
   45efc:	b	45ee8 <fputs@plt+0x34dd4>
   45f00:	andeq	r8, r6, r0, asr #19
   45f04:	bic	r0, r0, r0, asr #31
   45f08:	asr	r1, r0, #31
   45f0c:	b	45e68 <fputs@plt+0x34d54>
   45f10:	push	{r4, r5, lr}
   45f14:	sub	sp, sp, #108	; 0x6c
   45f18:	mov	r4, r0
   45f1c:	mov	r5, r1
   45f20:	bl	2bd58 <fputs@plt+0x1ac44>
   45f24:	subs	r3, r0, #0
   45f28:	movne	r0, #0
   45f2c:	bne	45f78 <fputs@plt+0x34e64>
   45f30:	ldr	lr, [pc, #72]	; 45f80 <fputs@plt+0x34e6c>
   45f34:	mov	r1, r4
   45f38:	add	r4, sp, #4
   45f3c:	mov	r0, r4
   45f40:	mov	ip, #70	; 0x46
   45f44:	str	r3, [sp, #4]
   45f48:	str	r3, [sp, #16]
   45f4c:	strb	r3, [sp, #28]
   45f50:	strb	r3, [sp, #29]
   45f54:	mov	r2, r5
   45f58:	add	r3, sp, #32
   45f5c:	str	lr, [sp, #24]
   45f60:	str	r3, [sp, #8]
   45f64:	str	r3, [sp, #12]
   45f68:	str	ip, [sp, #20]
   45f6c:	bl	30c18 <fputs@plt+0x1fb04>
   45f70:	mov	r0, r4
   45f74:	bl	25400 <fputs@plt+0x142ec>
   45f78:	add	sp, sp, #108	; 0x6c
   45f7c:	pop	{r4, r5, pc}
   45f80:	blcc	fe6f8788 <fputs@plt+0xfe6e7674>
   45f84:	push	{r0, r1, r2, r3}
   45f88:	push	{lr}		; (str lr, [sp, #-4]!)
   45f8c:	sub	sp, sp, #12
   45f90:	bl	2bd58 <fputs@plt+0x1ac44>
   45f94:	cmp	r0, #0
   45f98:	movne	r0, #0
   45f9c:	bne	45fb4 <fputs@plt+0x34ea0>
   45fa0:	add	r3, sp, #20
   45fa4:	mov	r1, r3
   45fa8:	ldr	r0, [sp, #16]
   45fac:	str	r3, [sp, #4]
   45fb0:	bl	45f10 <fputs@plt+0x34dfc>
   45fb4:	add	sp, sp, #12
   45fb8:	pop	{lr}		; (ldr lr, [sp], #4)
   45fbc:	add	sp, sp, #16
   45fc0:	bx	lr
   45fc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45fc8:	sub	sp, sp, #52	; 0x34
   45fcc:	subs	r6, r1, #0
   45fd0:	mov	fp, r2
   45fd4:	stmib	sp, {r0, r3}
   45fd8:	ldr	r7, [r2]
   45fdc:	beq	46200 <fputs@plt+0x350ec>
   45fe0:	mov	r0, r6
   45fe4:	bl	10f58 <strlen@plt>
   45fe8:	tst	r7, #64	; 0x40
   45fec:	bic	r8, r0, #-1073741824	; 0xc0000000
   45ff0:	addne	r4, r8, #2
   45ff4:	asrne	r5, r4, #31
   45ff8:	bne	46018 <fputs@plt+0x34f04>
   45ffc:	ldr	r3, [pc, #1672]	; 4668c <fputs@plt+0x35578>
   46000:	add	r4, r8, #2
   46004:	add	r3, pc, r3
   46008:	asr	r5, r4, #31
   4600c:	ldr	r3, [r3, #12]
   46010:	cmp	r3, #0
   46014:	beq	4620c <fputs@plt+0x350f8>
   46018:	cmp	r8, #4
   4601c:	ble	4620c <fputs@plt+0x350f8>
   46020:	ldr	r1, [pc, #1640]	; 46690 <fputs@plt+0x3557c>
   46024:	mov	r2, #5
   46028:	add	r1, pc, r1
   4602c:	mov	r0, r6
   46030:	bl	10e44 <memcmp@plt>
   46034:	subs	r3, r0, #0
   46038:	str	r3, [sp, #16]
   4603c:	bne	4620c <fputs@plt+0x350f8>
   46040:	add	r8, r6, r8
   46044:	mov	r2, r6
   46048:	ldrb	r3, [r2], #1
   4604c:	sub	r3, r3, #38	; 0x26
   46050:	clz	r3, r3
   46054:	lsr	r3, r3, #5
   46058:	adds	r4, r4, r3
   4605c:	adc	r5, r5, #0
   46060:	cmp	r2, r8
   46064:	bne	46048 <fputs@plt+0x34f34>
   46068:	mov	r0, r4
   4606c:	mov	r1, r5
   46070:	bl	2c600 <fputs@plt+0x1b4ec>
   46074:	subs	r9, r0, #0
   46078:	beq	46274 <fputs@plt+0x35160>
   4607c:	ldrb	r3, [r6, #5]
   46080:	orr	r7, r7, #64	; 0x40
   46084:	cmp	r3, #47	; 0x2f
   46088:	beq	465b0 <fputs@plt+0x3549c>
   4608c:	mov	r4, #5
   46090:	ldr	r2, [pc, #1532]	; 46694 <fputs@plt+0x35580>
   46094:	ldr	r0, [sp, #16]
   46098:	add	r2, pc, r2
   4609c:	mov	ip, r0
   460a0:	mov	sl, #0
   460a4:	str	r2, [sp, #20]
   460a8:	str	r7, [sp, #12]
   460ac:	b	460e0 <fputs@plt+0x34fcc>
   460b0:	cmp	r0, #1
   460b4:	beq	46298 <fputs@plt+0x35184>
   460b8:	cmp	r0, #0
   460bc:	cmpeq	r3, #63	; 0x3f
   460c0:	bne	46284 <fputs@plt+0x35170>
   460c4:	mov	r4, ip
   460c8:	mov	r0, #1
   460cc:	mov	r3, sl
   460d0:	strb	r3, [r9, r4]
   460d4:	ldrb	r3, [lr]
   460d8:	add	ip, ip, #1
   460dc:	mov	r4, r1
   460e0:	cmp	r3, #0
   460e4:	cmpne	r3, #35	; 0x23
   460e8:	movne	r2, #1
   460ec:	moveq	r2, #0
   460f0:	beq	4630c <fputs@plt+0x351f8>
   460f4:	cmp	r3, #37	; 0x25
   460f8:	add	r1, r4, #1
   460fc:	addne	r2, r6, r1
   46100:	movne	lr, r2
   46104:	bne	460b0 <fputs@plt+0x34f9c>
   46108:	ldrb	r5, [r6, r1]
   4610c:	ldr	r7, [sp, #20]
   46110:	add	lr, r6, r1
   46114:	add	r8, r7, r5
   46118:	mov	r2, lr
   4611c:	ldrb	r8, [r8, #64]	; 0x40
   46120:	tst	r8, #8
   46124:	beq	460b0 <fputs@plt+0x34f9c>
   46128:	ldrb	r8, [lr, #1]
   4612c:	add	r8, r7, r8
   46130:	ldrb	r8, [r8, #64]	; 0x40
   46134:	tst	r8, #8
   46138:	beq	460b0 <fputs@plt+0x34f9c>
   4613c:	add	r3, r6, r4
   46140:	add	r1, r4, #3
   46144:	ldrb	r2, [r3, #2]
   46148:	asr	r3, r5, #6
   4614c:	and	r4, r3, #1
   46150:	asr	lr, r2, #6
   46154:	and	lr, lr, #1
   46158:	add	r3, r5, r4, lsl #3
   4615c:	add	r2, r2, lr, lsl #3
   46160:	add	r3, r3, r4
   46164:	add	r2, r2, lr
   46168:	and	r3, r3, #15
   4616c:	and	r2, r2, #15
   46170:	adds	r2, r2, r3, lsl #4
   46174:	bne	46548 <fputs@plt+0x35434>
   46178:	ldrb	r3, [r6, r1]
   4617c:	cmp	r3, #0
   46180:	cmpne	r3, #35	; 0x23
   46184:	beq	46644 <fputs@plt+0x35530>
   46188:	adds	r5, r0, #0
   4618c:	movne	r5, #1
   46190:	cmp	r0, #0
   46194:	cmpeq	r3, #63	; 0x3f
   46198:	moveq	r4, r1
   4619c:	moveq	r0, sl
   461a0:	moveq	r3, #63	; 0x3f
   461a4:	beq	460e0 <fputs@plt+0x34fcc>
   461a8:	ldr	r7, [sp, #12]
   461ac:	add	lr, r6, r1
   461b0:	cmp	r0, #1
   461b4:	beq	4656c <fputs@plt+0x35458>
   461b8:	cmp	r3, #38	; 0x26
   461bc:	cmpeq	r0, #2
   461c0:	beq	4664c <fputs@plt+0x35538>
   461c4:	ldrb	r3, [lr, #1]!
   461c8:	add	r1, r1, #1
   461cc:	cmp	r3, #35	; 0x23
   461d0:	cmpne	r3, #0
   461d4:	beq	46640 <fputs@plt+0x3552c>
   461d8:	cmp	r3, #63	; 0x3f
   461dc:	moveq	r4, r5
   461e0:	orrne	r4, r5, #1
   461e4:	cmp	r4, #0
   461e8:	bne	461b0 <fputs@plt+0x3509c>
   461ec:	str	r7, [sp, #12]
   461f0:	mov	r4, r1
   461f4:	mov	r0, r2
   461f8:	mov	r3, #63	; 0x3f
   461fc:	b	460e0 <fputs@plt+0x34fcc>
   46200:	mov	r4, #2
   46204:	mov	r5, #0
   46208:	mov	r8, r6
   4620c:	mov	r0, r4
   46210:	mov	r1, r5
   46214:	bl	2c600 <fputs@plt+0x1b4ec>
   46218:	subs	r9, r0, #0
   4621c:	beq	46274 <fputs@plt+0x35160>
   46220:	mov	r2, r8
   46224:	mov	r1, r6
   46228:	bl	10f7c <memcpy@plt>
   4622c:	bic	r7, r7, #64	; 0x40
   46230:	mov	r3, r9
   46234:	mov	r2, #0
   46238:	strb	r2, [r3, r8]!
   4623c:	strb	r2, [r3, #1]
   46240:	ldr	r0, [sp, #4]
   46244:	bl	2c1e4 <fputs@plt+0x1b0d0>
   46248:	ldr	r3, [sp, #8]
   4624c:	cmp	r0, #0
   46250:	str	r0, [r3]
   46254:	movne	r4, #0
   46258:	beq	46620 <fputs@plt+0x3550c>
   4625c:	ldr	r3, [sp, #88]	; 0x58
   46260:	str	r7, [fp]
   46264:	mov	r0, r4
   46268:	str	r9, [r3]
   4626c:	add	sp, sp, #52	; 0x34
   46270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46274:	mov	r4, #7
   46278:	mov	r0, r4
   4627c:	add	sp, sp, #52	; 0x34
   46280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46284:	cmp	r0, #2
   46288:	cmpeq	r3, #38	; 0x26
   4628c:	beq	460c4 <fputs@plt+0x34fb0>
   46290:	mov	r4, ip
   46294:	b	460d0 <fputs@plt+0x34fbc>
   46298:	cmp	r3, #61	; 0x3d
   4629c:	cmpne	r3, #38	; 0x26
   462a0:	bne	46290 <fputs@plt+0x3517c>
   462a4:	add	r5, r9, ip
   462a8:	mov	r4, ip
   462ac:	ldrb	r5, [r5, #-1]
   462b0:	cmp	r5, #0
   462b4:	bne	46520 <fputs@plt+0x3540c>
   462b8:	ldrb	r3, [r2]
   462bc:	cmp	r3, #35	; 0x23
   462c0:	cmpne	r3, #0
   462c4:	beq	46644 <fputs@plt+0x35530>
   462c8:	ldrb	lr, [r2, #-1]
   462cc:	mov	r4, r1
   462d0:	cmp	lr, #38	; 0x26
   462d4:	beq	460e0 <fputs@plt+0x34fcc>
   462d8:	ldr	r7, [sp, #12]
   462dc:	b	462f0 <fputs@plt+0x351dc>
   462e0:	ldrb	r1, [r2]
   462e4:	add	r2, r2, #1
   462e8:	cmp	r1, #38	; 0x26
   462ec:	beq	46304 <fputs@plt+0x351f0>
   462f0:	ldrb	r3, [r2, #1]
   462f4:	add	r4, r4, #1
   462f8:	cmp	r3, #0
   462fc:	cmpne	r3, #35	; 0x23
   46300:	bne	462e0 <fputs@plt+0x351cc>
   46304:	str	r7, [sp, #12]
   46308:	b	460e0 <fputs@plt+0x34fcc>
   4630c:	cmp	r0, #1
   46310:	strbeq	r2, [r9, ip]
   46314:	mov	r3, r9
   46318:	addeq	ip, ip, #1
   4631c:	mov	r2, #0
   46320:	strb	r2, [r3, ip]!
   46324:	mov	r0, r9
   46328:	strb	r2, [r3, #1]
   4632c:	bl	10f58 <strlen@plt>
   46330:	ldr	r7, [sp, #12]
   46334:	bic	r3, r0, #-1073741824	; 0xc0000000
   46338:	add	r3, r3, #1
   4633c:	add	r4, r9, r3
   46340:	ldrb	r3, [r9, r3]
   46344:	cmp	r3, #0
   46348:	beq	46240 <fputs@plt+0x3512c>
   4634c:	ldr	r1, [pc, #836]	; 46698 <fputs@plt+0x35584>
   46350:	ldr	r3, [pc, #836]	; 4669c <fputs@plt+0x35588>
   46354:	add	r1, pc, r1
   46358:	str	r1, [sp, #20]
   4635c:	ldr	r1, [pc, #828]	; 466a0 <fputs@plt+0x3558c>
   46360:	add	r3, pc, r3
   46364:	add	r1, pc, r1
   46368:	str	r1, [sp, #28]
   4636c:	ldr	r1, [pc, #816]	; 466a4 <fputs@plt+0x35590>
   46370:	ldr	r2, [pc, #816]	; 466a8 <fputs@plt+0x35594>
   46374:	add	r1, pc, r1
   46378:	add	r3, r3, #2288	; 0x8f0
   4637c:	str	r1, [sp, #40]	; 0x28
   46380:	ldr	r1, [pc, #804]	; 466ac <fputs@plt+0x35598>
   46384:	add	r3, r3, #8
   46388:	add	r2, pc, r2
   4638c:	add	r1, pc, r1
   46390:	str	r3, [sp, #36]	; 0x24
   46394:	add	r3, r2, #2256	; 0x8d0
   46398:	str	r1, [sp, #24]
   4639c:	str	r3, [sp, #44]	; 0x2c
   463a0:	str	r9, [sp, #12]
   463a4:	b	463cc <fputs@plt+0x352b8>
   463a8:	cmp	r8, #5
   463ac:	beq	464e8 <fputs@plt+0x353d4>
   463b0:	cmp	r8, #4
   463b4:	beq	4641c <fputs@plt+0x35308>
   463b8:	add	r5, r5, #1
   463bc:	add	r4, r6, r5
   463c0:	ldrb	r3, [r6, r5]
   463c4:	cmp	r3, #0
   463c8:	beq	46540 <fputs@plt+0x3542c>
   463cc:	mov	r0, r4
   463d0:	bl	10f58 <strlen@plt>
   463d4:	bic	r8, r0, #-1073741824	; 0xc0000000
   463d8:	add	r6, r8, #1
   463dc:	adds	r6, r4, r6
   463e0:	beq	46518 <fputs@plt+0x35404>
   463e4:	mov	r0, r6
   463e8:	bl	10f58 <strlen@plt>
   463ec:	bic	r5, r0, #-1073741824	; 0xc0000000
   463f0:	cmp	r8, #3
   463f4:	bne	463a8 <fputs@plt+0x35294>
   463f8:	mov	r2, r8
   463fc:	mov	r1, r4
   46400:	ldr	r0, [sp, #24]
   46404:	bl	10e44 <memcmp@plt>
   46408:	ldr	r3, [sp, #4]
   4640c:	cmp	r0, #0
   46410:	moveq	r3, r6
   46414:	str	r3, [sp, #4]
   46418:	b	463b8 <fputs@plt+0x352a4>
   4641c:	mov	r1, r4
   46420:	mov	r2, #4
   46424:	ldr	r0, [sp, #28]
   46428:	bl	10e44 <memcmp@plt>
   4642c:	cmp	r0, #0
   46430:	bne	463b8 <fputs@plt+0x352a4>
   46434:	ldr	r4, [sp, #44]	; 0x2c
   46438:	ldr	r3, [sp, #40]	; 0x28
   4643c:	and	sl, r7, #135	; 0x87
   46440:	mov	r8, #135	; 0x87
   46444:	str	r3, [sp, #32]
   46448:	ldr	r9, [r4]
   4644c:	cmp	r9, #0
   46450:	bne	46464 <fputs@plt+0x35350>
   46454:	b	464b4 <fputs@plt+0x353a0>
   46458:	ldr	r9, [r4, #8]!
   4645c:	cmp	r9, #0
   46460:	beq	464b4 <fputs@plt+0x353a0>
   46464:	mov	r0, r9
   46468:	bl	10f58 <strlen@plt>
   4646c:	bic	r0, r0, #-1073741824	; 0xc0000000
   46470:	cmp	r5, r0
   46474:	bne	46458 <fputs@plt+0x35344>
   46478:	mov	r1, r9
   4647c:	mov	r2, r5
   46480:	mov	r0, r6
   46484:	bl	10e44 <memcmp@plt>
   46488:	cmp	r0, #0
   4648c:	bne	46458 <fputs@plt+0x35344>
   46490:	ldr	r3, [r4, #4]
   46494:	cmp	r3, #0
   46498:	beq	464b4 <fputs@plt+0x353a0>
   4649c:	bic	r2, r3, #128	; 0x80
   464a0:	cmp	r2, sl
   464a4:	bgt	46588 <fputs@plt+0x35474>
   464a8:	bic	r7, r7, r8
   464ac:	orr	r7, r3, r7
   464b0:	b	463b8 <fputs@plt+0x352a4>
   464b4:	ldr	r0, [pc, #500]	; 466b0 <fputs@plt+0x3559c>
   464b8:	mov	r2, r6
   464bc:	ldr	r1, [sp, #32]
   464c0:	add	r0, pc, r0
   464c4:	ldr	r9, [sp, #12]
   464c8:	bl	45f84 <fputs@plt+0x34e70>
   464cc:	ldr	r3, [sp, #92]	; 0x5c
   464d0:	mov	r4, #1
   464d4:	str	r0, [r3]
   464d8:	mov	r0, r9
   464dc:	bl	1cd68 <fputs@plt+0xbc54>
   464e0:	mov	r9, #0
   464e4:	b	4625c <fputs@plt+0x35148>
   464e8:	mov	r1, r4
   464ec:	mov	r2, #5
   464f0:	ldr	r0, [sp, #20]
   464f4:	bl	10e44 <memcmp@plt>
   464f8:	cmp	r0, #0
   464fc:	bne	463b8 <fputs@plt+0x352a4>
   46500:	ldr	r3, [sp, #20]
   46504:	mov	sl, #393216	; 0x60000
   46508:	mov	r8, sl
   4650c:	str	r3, [sp, #32]
   46510:	ldr	r4, [sp, #36]	; 0x24
   46514:	b	46448 <fputs@plt+0x35334>
   46518:	ldr	r5, [sp, #16]
   4651c:	b	463f0 <fputs@plt+0x352dc>
   46520:	cmp	r3, #38	; 0x26
   46524:	movne	r0, #2
   46528:	movne	r3, sl
   4652c:	addeq	ip, ip, #1
   46530:	strbeq	sl, [r9, r4]
   46534:	moveq	r3, #0
   46538:	moveq	r4, ip
   4653c:	b	460d0 <fputs@plt+0x34fbc>
   46540:	ldr	r9, [sp, #12]
   46544:	b	46240 <fputs@plt+0x3512c>
   46548:	uxtb	r3, r2
   4654c:	mov	r4, ip
   46550:	add	lr, r6, r1
   46554:	b	460d0 <fputs@plt+0x34fbc>
   46558:	ldrb	r3, [lr, #1]!
   4655c:	add	r1, r1, #1
   46560:	cmp	r3, #35	; 0x23
   46564:	cmpne	r3, #0
   46568:	beq	46640 <fputs@plt+0x3552c>
   4656c:	cmp	r3, #61	; 0x3d
   46570:	cmpne	r3, #38	; 0x26
   46574:	bne	46558 <fputs@plt+0x35444>
   46578:	str	r7, [sp, #12]
   4657c:	ldrb	r3, [r6, r1]
   46580:	mov	r4, r1
   46584:	b	460e0 <fputs@plt+0x34fcc>
   46588:	ldr	r0, [pc, #292]	; 466b4 <fputs@plt+0x355a0>
   4658c:	mov	r2, r6
   46590:	ldr	r1, [sp, #32]
   46594:	add	r0, pc, r0
   46598:	ldr	r9, [sp, #12]
   4659c:	bl	45f84 <fputs@plt+0x34e70>
   465a0:	ldr	r3, [sp, #92]	; 0x5c
   465a4:	mov	r4, #3
   465a8:	str	r0, [r3]
   465ac:	b	464d8 <fputs@plt+0x353c4>
   465b0:	ldrb	r2, [r6, #6]
   465b4:	cmp	r2, #47	; 0x2f
   465b8:	bne	4608c <fputs@plt+0x34f78>
   465bc:	ldrb	r3, [r6, #7]
   465c0:	cmp	r3, #47	; 0x2f
   465c4:	cmpne	r3, #0
   465c8:	beq	46684 <fputs@plt+0x35570>
   465cc:	add	r8, r6, #7
   465d0:	mov	r2, r8
   465d4:	mov	r5, #7
   465d8:	b	465e0 <fputs@plt+0x354cc>
   465dc:	mov	r5, r4
   465e0:	ldrb	r3, [r2, #1]!
   465e4:	add	r4, r5, #1
   465e8:	cmp	r3, #0
   465ec:	cmpne	r3, #47	; 0x2f
   465f0:	bne	465dc <fputs@plt+0x354c8>
   465f4:	cmp	r4, #16
   465f8:	bne	46660 <fputs@plt+0x3554c>
   465fc:	ldr	r0, [pc, #180]	; 466b8 <fputs@plt+0x355a4>
   46600:	mov	r2, #9
   46604:	mov	r1, r8
   46608:	add	r0, pc, r0
   4660c:	bl	10e44 <memcmp@plt>
   46610:	cmp	r0, #0
   46614:	bne	46660 <fputs@plt+0x3554c>
   46618:	ldrb	r3, [r6, #16]
   4661c:	b	46090 <fputs@plt+0x34f7c>
   46620:	ldr	r0, [pc, #148]	; 466bc <fputs@plt+0x355a8>
   46624:	ldr	r1, [sp, #4]
   46628:	add	r0, pc, r0
   4662c:	bl	45f84 <fputs@plt+0x34e70>
   46630:	ldr	r3, [sp, #92]	; 0x5c
   46634:	mov	r4, #1
   46638:	str	r0, [r3]
   4663c:	b	464d8 <fputs@plt+0x353c4>
   46640:	str	r7, [sp, #12]
   46644:	mov	r4, r1
   46648:	b	460e0 <fputs@plt+0x34fcc>
   4664c:	str	r7, [sp, #12]
   46650:	ldrb	r3, [r6, r1]
   46654:	mov	r4, r1
   46658:	mov	r0, #2
   4665c:	b	460e0 <fputs@plt+0x34fcc>
   46660:	ldr	r0, [pc, #88]	; 466c0 <fputs@plt+0x355ac>
   46664:	mov	r2, r8
   46668:	sub	r1, r5, #6
   4666c:	add	r0, pc, r0
   46670:	bl	45f84 <fputs@plt+0x34e70>
   46674:	ldr	r3, [sp, #92]	; 0x5c
   46678:	mov	r4, #1
   4667c:	str	r0, [r3]
   46680:	b	464d8 <fputs@plt+0x353c4>
   46684:	mov	r4, #7
   46688:	b	46090 <fputs@plt+0x34f7c>
   4668c:	andeq	r4, r6, r4, ror r1
   46690:	andeq	lr, r4, r8, lsr #24
   46694:	andeq	sl, r4, r8, lsr #22
   46698:	strdeq	lr, [r4], -r4
   4669c:	strheq	r4, [r6], -r8
   466a0:	ldrdeq	pc, [r4], -ip
   466a4:	andeq	lr, r4, ip, asr #17
   466a8:	muleq	r6, r0, r0
   466ac:	strdeq	lr, [r4], -r4
   466b0:	andeq	lr, r4, r4, asr #15
   466b4:	andeq	lr, r4, r4, lsl #14
   466b8:	andeq	lr, r4, r0, asr r6
   466bc:	andeq	lr, r4, r8, lsl #13
   466c0:	strdeq	lr, [r4], -r8
   466c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   466c8:	mov	r8, r3
   466cc:	ldr	r5, [r0, #12]
   466d0:	adds	r3, r2, #0
   466d4:	movne	r3, #1
   466d8:	cmp	r5, #0
   466dc:	movne	r3, #0
   466e0:	cmp	r3, #0
   466e4:	ldr	r3, [r0, #20]
   466e8:	mov	r6, r2
   466ec:	mov	r7, r1
   466f0:	lslne	r2, r1, #1
   466f4:	moveq	r2, r1
   466f8:	ldr	r1, [r0, #8]
   466fc:	add	r3, r2, r3
   46700:	cmp	r3, r1
   46704:	mov	r4, r0
   46708:	bhi	4680c <fputs@plt+0x356f8>
   4670c:	cmp	r5, #0
   46710:	beq	467a8 <fputs@plt+0x35694>
   46714:	ldr	r3, [r4, #16]
   46718:	cmp	r7, r3
   4671c:	bne	46844 <fputs@plt+0x35730>
   46720:	cmp	r6, #0
   46724:	beq	4679c <fputs@plt+0x35688>
   46728:	cmp	r7, #0
   4672c:	ble	46794 <fputs@plt+0x35680>
   46730:	mov	r8, #0
   46734:	ldr	r5, [r6]
   46738:	add	r8, r8, #1
   4673c:	subs	r0, r5, #0
   46740:	beq	46770 <fputs@plt+0x3565c>
   46744:	bl	10f58 <strlen@plt>
   46748:	bic	r0, r0, #-1073741824	; 0xc0000000
   4674c:	add	r5, r0, #1
   46750:	mov	r0, r5
   46754:	asr	r1, r5, #31
   46758:	bl	2c600 <fputs@plt+0x1b4ec>
   4675c:	mov	r2, r5
   46760:	subs	r5, r0, #0
   46764:	beq	467f8 <fputs@plt+0x356e4>
   46768:	ldr	r1, [r6]
   4676c:	bl	10f7c <memcpy@plt>
   46770:	ldr	r3, [r4, #20]
   46774:	ldr	r2, [r4]
   46778:	add	r1, r3, #1
   4677c:	cmp	r7, r8
   46780:	str	r1, [r4, #20]
   46784:	add	r6, r6, #4
   46788:	str	r5, [r2, r3, lsl #2]
   4678c:	bgt	46734 <fputs@plt+0x35620>
   46790:	ldr	r5, [r4, #12]
   46794:	add	r5, r5, #1
   46798:	str	r5, [r4, #12]
   4679c:	mov	r3, #0
   467a0:	mov	r0, r3
   467a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   467a8:	cmp	r7, #0
   467ac:	str	r7, [r4, #16]
   467b0:	ble	4686c <fputs@plt+0x35758>
   467b4:	ldr	r9, [pc, #188]	; 46878 <fputs@plt+0x35764>
   467b8:	sub	r8, r8, #4
   467bc:	add	r9, pc, r9
   467c0:	b	467e0 <fputs@plt+0x356cc>
   467c4:	ldr	r2, [r4, #20]
   467c8:	ldr	r3, [r4]
   467cc:	add	r1, r2, #1
   467d0:	cmp	r7, r5
   467d4:	str	r1, [r4, #20]
   467d8:	str	r0, [r3, r2, lsl #2]
   467dc:	beq	46838 <fputs@plt+0x35724>
   467e0:	ldr	r1, [r8, #4]!
   467e4:	mov	r0, r9
   467e8:	bl	45f84 <fputs@plt+0x34e70>
   467ec:	add	r5, r5, #1
   467f0:	cmp	r0, #0
   467f4:	bne	467c4 <fputs@plt+0x356b0>
   467f8:	mov	r3, #7
   467fc:	str	r3, [r4, #24]
   46800:	mov	r3, #1
   46804:	mov	r0, r3
   46808:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4680c:	add	r2, r2, r1, lsl #1
   46810:	str	r2, [r0, #8]
   46814:	mov	r3, #0
   46818:	lsl	r2, r2, #2
   4681c:	ldr	r0, [r0]
   46820:	bl	2c664 <fputs@plt+0x1b550>
   46824:	cmp	r0, #0
   46828:	beq	467f8 <fputs@plt+0x356e4>
   4682c:	ldr	r5, [r4, #12]
   46830:	str	r0, [r4]
   46834:	b	4670c <fputs@plt+0x355f8>
   46838:	cmp	r6, #0
   4683c:	bne	46730 <fputs@plt+0x3561c>
   46840:	b	4679c <fputs@plt+0x35688>
   46844:	ldr	r0, [r4, #4]
   46848:	bl	1cd68 <fputs@plt+0xbc54>
   4684c:	ldr	r0, [pc, #40]	; 4687c <fputs@plt+0x35768>
   46850:	add	r0, pc, r0
   46854:	bl	45f84 <fputs@plt+0x34e70>
   46858:	mov	r3, #1
   4685c:	str	r3, [r4, #24]
   46860:	str	r0, [r4, #4]
   46864:	mov	r0, r3
   46868:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4686c:	cmp	r6, #0
   46870:	bne	46794 <fputs@plt+0x35680>
   46874:	b	4679c <fputs@plt+0x35688>
   46878:	andeq	sp, r4, r4, lsl #13
   4687c:	andeq	lr, r4, r0, ror r4
   46880:	cmp	r1, #2
   46884:	push	{r4, r5, r6, lr}
   46888:	mov	r5, r0
   4688c:	sub	sp, sp, #8
   46890:	mov	r4, r2
   46894:	beq	468b0 <fputs@plt+0x3579c>
   46898:	ldr	r0, [r4]
   4689c:	bl	2a898 <fputs@plt+0x19784>
   468a0:	cmp	r0, #5
   468a4:	bne	46904 <fputs@plt+0x357f0>
   468a8:	add	sp, sp, #8
   468ac:	pop	{r4, r5, r6, pc}
   468b0:	ldr	r0, [r2, #4]
   468b4:	bl	2a898 <fputs@plt+0x19784>
   468b8:	cmp	r0, #5
   468bc:	beq	468a8 <fputs@plt+0x35794>
   468c0:	ldr	r0, [r4, #4]
   468c4:	bl	2a848 <fputs@plt+0x19734>
   468c8:	cmp	r0, #30
   468cc:	mov	r6, r0
   468d0:	bgt	469e0 <fputs@plt+0x358cc>
   468d4:	cmp	r0, #0
   468d8:	blt	46898 <fputs@plt+0x35784>
   468dc:	ldr	r0, [r4]
   468e0:	bl	2a898 <fputs@plt+0x19784>
   468e4:	cmp	r0, #5
   468e8:	beq	468a8 <fputs@plt+0x35794>
   468ec:	ldr	r0, [r4]
   468f0:	bl	2a844 <fputs@plt+0x19730>
   468f4:	cmp	r6, #0
   468f8:	vstr	d0, [sp]
   468fc:	bne	4695c <fputs@plt+0x35848>
   46900:	b	46910 <fputs@plt+0x357fc>
   46904:	ldr	r0, [r4]
   46908:	bl	2a844 <fputs@plt+0x19730>
   4690c:	vstr	d0, [sp]
   46910:	vcmpe.f64	d0, #0.0
   46914:	vmrs	APSR_nzcv, fpscr
   46918:	blt	4694c <fputs@plt+0x35838>
   4691c:	vldr	d7, [pc, #236]	; 46a10 <fputs@plt+0x358fc>
   46920:	vcmpe.f64	d0, d7
   46924:	vmrs	APSR_nzcv, fpscr
   46928:	bpl	4694c <fputs@plt+0x35838>
   4692c:	vldr	d7, [pc, #228]	; 46a18 <fputs@plt+0x35904>
   46930:	vadd.f64	d7, d0, d7
   46934:	vmov	r0, r1, d7
   46938:	bl	8ec30 <fputs@plt+0x7db1c>
   4693c:	bl	8eab0 <fputs@plt+0x7d99c>
   46940:	vmov	d0, r0, r1
   46944:	strd	r0, [sp]
   46948:	b	4699c <fputs@plt+0x35888>
   4694c:	vcmpe.f64	d0, #0.0
   46950:	vmrs	APSR_nzcv, fpscr
   46954:	bmi	469ac <fputs@plt+0x35898>
   46958:	mov	r6, #0
   4695c:	ldr	r0, [pc, #196]	; 46a28 <fputs@plt+0x35914>
   46960:	mov	r1, r6
   46964:	vmov	r2, r3, d0
   46968:	add	r0, pc, r0
   4696c:	bl	45f84 <fputs@plt+0x34e70>
   46970:	subs	r4, r0, #0
   46974:	beq	46a04 <fputs@plt+0x358f0>
   46978:	bl	10f58 <strlen@plt>
   4697c:	mov	r3, #1
   46980:	mov	r1, sp
   46984:	bic	r2, r0, #-1073741824	; 0xc0000000
   46988:	mov	r0, r4
   4698c:	bl	1654c <fputs@plt+0x5438>
   46990:	mov	r0, r4
   46994:	bl	1cd68 <fputs@plt+0xbc54>
   46998:	vldr	d0, [sp]
   4699c:	mov	r0, r5
   469a0:	bl	2a8bc <fputs@plt+0x197a8>
   469a4:	add	sp, sp, #8
   469a8:	pop	{r4, r5, r6, pc}
   469ac:	vldr	d7, [pc, #108]	; 46a20 <fputs@plt+0x3590c>
   469b0:	vcmpe.f64	d0, d7
   469b4:	vmrs	APSR_nzcv, fpscr
   469b8:	ble	46958 <fputs@plt+0x35844>
   469bc:	vldr	d7, [pc, #84]	; 46a18 <fputs@plt+0x35904>
   469c0:	vsub.f64	d7, d7, d0
   469c4:	vmov	r0, r1, d7
   469c8:	bl	8ec30 <fputs@plt+0x7db1c>
   469cc:	bl	8eab0 <fputs@plt+0x7d99c>
   469d0:	vmov	d7, r0, r1
   469d4:	vneg.f64	d0, d7
   469d8:	vstr	d0, [sp]
   469dc:	b	4699c <fputs@plt+0x35888>
   469e0:	ldr	r0, [r4]
   469e4:	bl	2a898 <fputs@plt+0x19784>
   469e8:	cmp	r0, #5
   469ec:	beq	468a8 <fputs@plt+0x35794>
   469f0:	ldr	r0, [r4]
   469f4:	bl	2a844 <fputs@plt+0x19730>
   469f8:	mov	r6, #30
   469fc:	vstr	d0, [sp]
   46a00:	b	4695c <fputs@plt+0x35848>
   46a04:	mov	r0, r5
   46a08:	bl	2a9d8 <fputs@plt+0x198c4>
   46a0c:	b	468a8 <fputs@plt+0x35794>
   46a10:	andeq	r0, r0, r0
   46a14:	mvnmi	r0, #0
   46a18:	andeq	r0, r0, r0
   46a1c:	svccc	0x00e00000
   46a20:	andeq	r0, r0, r0
   46a24:	mvngt	r0, #0
   46a28:	muleq	r4, ip, r3
   46a2c:	push	{r4, r5, r6, lr}
   46a30:	mov	r5, r0
   46a34:	ldr	r0, [pc, #44]	; 46a68 <fputs@plt+0x35954>
   46a38:	ldr	r3, [r5, #4]
   46a3c:	add	r0, pc, r0
   46a40:	ldr	r1, [r3, #20]
   46a44:	bl	45f84 <fputs@plt+0x34e70>
   46a48:	mvn	r2, #0
   46a4c:	mov	r4, r0
   46a50:	mov	r1, r0
   46a54:	mov	r0, r5
   46a58:	bl	2d140 <fputs@plt+0x1c02c>
   46a5c:	mov	r0, r4
   46a60:	pop	{r4, r5, r6, lr}
   46a64:	b	1cd68 <fputs@plt+0xbc54>
   46a68:	ldrdeq	lr, [r4], -r0
   46a6c:	push	{r4, r5, r6, r7, r8, lr}
   46a70:	sub	sp, sp, #256	; 0x100
   46a74:	mov	r5, r0
   46a78:	mov	r6, r1
   46a7c:	bl	2bd58 <fputs@plt+0x1ac44>
   46a80:	subs	r4, r0, #0
   46a84:	bne	46b20 <fputs@plt+0x35a0c>
   46a88:	cmp	r6, #0
   46a8c:	cmpne	r5, #0
   46a90:	ble	46b28 <fputs@plt+0x35a14>
   46a94:	ldr	r7, [pc, #300]	; 46bc8 <fputs@plt+0x35ab4>
   46a98:	add	r7, pc, r7
   46a9c:	ldrb	r3, [r7, #352]	; 0x160
   46aa0:	cmp	r3, #0
   46aa4:	beq	46b3c <fputs@plt+0x35a28>
   46aa8:	ldrb	r2, [r7, #354]	; 0x162
   46aac:	ldr	r3, [pc, #280]	; 46bcc <fputs@plt+0x35ab8>
   46ab0:	add	r4, r6, r5
   46ab4:	add	r3, pc, r3
   46ab8:	mov	lr, r3
   46abc:	ldrb	r7, [r3, #353]	; 0x161
   46ac0:	add	r7, r7, #1
   46ac4:	uxtb	r7, r7
   46ac8:	mov	r1, r7
   46acc:	add	ip, lr, r1
   46ad0:	add	r1, r1, #1
   46ad4:	ldrb	r0, [ip, #355]	; 0x163
   46ad8:	uxtb	r1, r1
   46adc:	add	r3, r0, r2
   46ae0:	uxtb	r2, r3
   46ae4:	add	r3, lr, r2
   46ae8:	ldrb	r8, [r3, #355]	; 0x163
   46aec:	strb	r8, [ip, #355]	; 0x163
   46af0:	strb	r0, [r3, #355]	; 0x163
   46af4:	ldrb	r3, [ip, #355]	; 0x163
   46af8:	add	r0, r0, r3
   46afc:	uxtab	r0, lr, r0
   46b00:	ldrb	r3, [r0, #355]	; 0x163
   46b04:	strb	r3, [r6], #1
   46b08:	cmp	r6, r4
   46b0c:	bne	46acc <fputs@plt+0x359b8>
   46b10:	sub	r5, r5, #1
   46b14:	add	r5, r7, r5
   46b18:	strb	r5, [lr, #353]	; 0x161
   46b1c:	strb	r2, [lr, #354]	; 0x162
   46b20:	add	sp, sp, #256	; 0x100
   46b24:	pop	{r4, r5, r6, r7, r8, pc}
   46b28:	ldr	r3, [pc, #160]	; 46bd0 <fputs@plt+0x35abc>
   46b2c:	add	r3, pc, r3
   46b30:	strb	r4, [r3, #352]	; 0x160
   46b34:	add	sp, sp, #256	; 0x100
   46b38:	pop	{r4, r5, r6, r7, r8, pc}
   46b3c:	strb	r4, [r7, #354]	; 0x162
   46b40:	strb	r4, [r7, #353]	; 0x161
   46b44:	bl	2c1e4 <fputs@plt+0x1b0d0>
   46b48:	mov	r1, #256	; 0x100
   46b4c:	mov	r2, sp
   46b50:	mov	r8, sp
   46b54:	ldr	r3, [r0, #56]	; 0x38
   46b58:	blx	r3
   46b5c:	add	r1, r7, #352	; 0x160
   46b60:	add	r1, r1, #2
   46b64:	mov	r3, r1
   46b68:	strb	r4, [r3, #1]!
   46b6c:	add	r4, r4, #1
   46b70:	cmp	r4, #256	; 0x100
   46b74:	bne	46b68 <fputs@plt+0x35a54>
   46b78:	ldr	r4, [pc, #84]	; 46bd4 <fputs@plt+0x35ac0>
   46b7c:	sub	ip, r8, #1
   46b80:	add	r4, pc, r4
   46b84:	add	r7, r4, #608	; 0x260
   46b88:	ldrb	r2, [r4, #354]	; 0x162
   46b8c:	add	r7, r7, #2
   46b90:	ldrb	r0, [r1, #1]
   46b94:	ldrb	r3, [ip, #1]!
   46b98:	add	r3, r0, r3
   46b9c:	add	r3, r2, r3
   46ba0:	uxtb	r2, r3
   46ba4:	add	r3, r4, r2
   46ba8:	ldrb	lr, [r3, #355]	; 0x163
   46bac:	strb	r0, [r3, #355]	; 0x163
   46bb0:	strb	lr, [r1, #1]!
   46bb4:	cmp	r7, r1
   46bb8:	bne	46b90 <fputs@plt+0x35a7c>
   46bbc:	mov	r3, #1
   46bc0:	strb	r3, [r4, #352]	; 0x160
   46bc4:	b	46aac <fputs@plt+0x35998>
   46bc8:			; <UNDEFINED> instruction: 0x00067db0
   46bcc:	muleq	r6, r4, sp
   46bd0:	andeq	r7, r6, ip, lsl sp
   46bd4:	andeq	r7, r6, r8, asr #25
   46bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46bdc:	sub	sp, sp, #132	; 0x84
   46be0:	ldr	r3, [pc, #380]	; 46d64 <fputs@plt+0x35c50>
   46be4:	ldr	r5, [pc, #380]	; 46d68 <fputs@plt+0x35c54>
   46be8:	ldr	r2, [pc, #380]	; 46d6c <fputs@plt+0x35c58>
   46bec:	add	r3, pc, r3
   46bf0:	add	r5, pc, r5
   46bf4:	str	r0, [sp, #16]
   46bf8:	ldr	r0, [r5, #2320]	; 0x910
   46bfc:	ldr	r2, [r3, r2]
   46c00:	cmp	r0, #0
   46c04:	mov	r8, r1
   46c08:	ldr	r4, [r2]
   46c0c:	beq	46d3c <fputs@plt+0x35c28>
   46c10:	ldr	r5, [pc, #344]	; 46d70 <fputs@plt+0x35c5c>
   46c14:	add	r5, pc, r5
   46c18:	ldr	r3, [r5, #2324]	; 0x914
   46c1c:	cmp	r3, #0
   46c20:	beq	46d50 <fputs@plt+0x35c3c>
   46c24:	ldr	r6, [pc, #328]	; 46d74 <fputs@plt+0x35c60>
   46c28:	ldr	fp, [pc, #328]	; 46d78 <fputs@plt+0x35c64>
   46c2c:	add	r6, pc, r6
   46c30:	add	r6, r6, #2320	; 0x910
   46c34:	sub	r5, r6, #4
   46c38:	add	fp, pc, fp
   46c3c:	add	r6, r6, #20
   46c40:	add	r9, sp, #24
   46c44:	mov	r7, #7
   46c48:	subs	r0, r4, #0
   46c4c:	mov	r1, r9
   46c50:	beq	46c74 <fputs@plt+0x35b60>
   46c54:	ldr	r3, [fp, #52]	; 0x34
   46c58:	blx	r3
   46c5c:	cmp	r0, #0
   46c60:	bne	46c74 <fputs@plt+0x35b60>
   46c64:	ldr	r3, [sp, #40]	; 0x28
   46c68:	and	r3, r3, #61440	; 0xf000
   46c6c:	cmp	r3, #16384	; 0x4000
   46c70:	beq	46d14 <fputs@plt+0x35c00>
   46c74:	ldr	r4, [r5, #4]!
   46c78:	cmp	r5, r6
   46c7c:	bne	46c48 <fputs@plt+0x35b34>
   46c80:	ldr	r3, [sp, #16]
   46c84:	ldr	fp, [pc, #240]	; 46d7c <fputs@plt+0x35c68>
   46c88:	sub	r7, r3, #2
   46c8c:	ldr	r3, [pc, #236]	; 46d80 <fputs@plt+0x35c6c>
   46c90:	add	fp, pc, fp
   46c94:	add	r3, pc, r3
   46c98:	str	r3, [sp, #20]
   46c9c:	add	r7, r8, r7
   46ca0:	mov	r6, #12
   46ca4:	mov	r5, #0
   46ca8:	b	46cbc <fputs@plt+0x35ba8>
   46cac:	ldr	r2, [fp, #28]
   46cb0:	blx	r2
   46cb4:	cmp	r0, #0
   46cb8:	bne	46d30 <fputs@plt+0x35c1c>
   46cbc:	mov	r1, r9
   46cc0:	mov	r0, #8
   46cc4:	bl	46a6c <fputs@plt+0x35958>
   46cc8:	ldrd	r2, [sp, #24]
   46ccc:	strb	r5, [r7]
   46cd0:	mov	r1, r8
   46cd4:	strd	r2, [sp]
   46cd8:	str	r5, [sp, #8]
   46cdc:	mov	r3, r4
   46ce0:	ldr	r2, [sp, #20]
   46ce4:	ldr	r0, [sp, #16]
   46ce8:	bl	32340 <fputs@plt+0x2122c>
   46cec:	ldrb	sl, [r7]
   46cf0:	mov	r1, r5
   46cf4:	mov	r0, r8
   46cf8:	cmp	sl, #0
   46cfc:	bne	46d08 <fputs@plt+0x35bf4>
   46d00:	subs	r6, r6, #1
   46d04:	bne	46cac <fputs@plt+0x35b98>
   46d08:	mov	r0, #1
   46d0c:	add	sp, sp, #132	; 0x84
   46d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46d14:	ldr	r3, [fp, #28]
   46d18:	mov	r1, r7
   46d1c:	mov	r0, r4
   46d20:	blx	r3
   46d24:	cmp	r0, #0
   46d28:	bne	46c74 <fputs@plt+0x35b60>
   46d2c:	b	46c80 <fputs@plt+0x35b6c>
   46d30:	mov	r0, sl
   46d34:	add	sp, sp, #132	; 0x84
   46d38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46d3c:	ldr	r0, [pc, #64]	; 46d84 <fputs@plt+0x35c70>
   46d40:	add	r0, pc, r0
   46d44:	bl	10ea4 <getenv@plt>
   46d48:	str	r0, [r5, #2320]	; 0x910
   46d4c:	b	46c10 <fputs@plt+0x35afc>
   46d50:	ldr	r0, [pc, #48]	; 46d88 <fputs@plt+0x35c74>
   46d54:	add	r0, pc, r0
   46d58:	bl	10ea4 <getenv@plt>
   46d5c:	str	r0, [r5, #2324]	; 0x914
   46d60:	b	46c24 <fputs@plt+0x35b10>
   46d64:	andeq	r3, r6, ip, lsl #8
   46d68:	andeq	r3, r6, r8, lsr #16
   46d6c:	andeq	r0, r0, r8, lsr #2
   46d70:	andeq	r3, r6, r4, lsl #16
   46d74:	andeq	r3, r6, ip, ror #15
   46d78:	muleq	r6, r0, r6
   46d7c:	andeq	r3, r6, r8, lsr r6
   46d80:	andeq	lr, r4, r4, asr #1
   46d84:	andeq	lr, r4, r0
   46d88:	strdeq	sp, [r4], -ip
   46d8c:	sub	r1, r1, #1
   46d90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46d94:	mov	r4, r0
   46d98:	sub	sp, sp, #148	; 0x94
   46d9c:	mov	r5, r2
   46da0:	cmp	r1, #19
   46da4:	addls	pc, pc, r1, lsl #2
   46da8:	b	47158 <fputs@plt+0x36044>
   46dac:	b	46e1c <fputs@plt+0x35d08>
   46db0:	b	47158 <fputs@plt+0x36044>
   46db4:	b	47158 <fputs@plt+0x36044>
   46db8:	b	46e2c <fputs@plt+0x35d18>
   46dbc:	b	46e3c <fputs@plt+0x35d28>
   46dc0:	b	46f98 <fputs@plt+0x35e84>
   46dc4:	b	47158 <fputs@plt+0x36044>
   46dc8:	b	47158 <fputs@plt+0x36044>
   46dcc:	b	47158 <fputs@plt+0x36044>
   46dd0:	b	46fa8 <fputs@plt+0x35e94>
   46dd4:	b	47158 <fputs@plt+0x36044>
   46dd8:	b	46fcc <fputs@plt+0x35eb8>
   46ddc:	b	46fec <fputs@plt+0x35ed8>
   46de0:	b	47158 <fputs@plt+0x36044>
   46de4:	b	47158 <fputs@plt+0x36044>
   46de8:	b	47010 <fputs@plt+0x35efc>
   46dec:	b	47158 <fputs@plt+0x36044>
   46df0:	b	4704c <fputs@plt+0x35f38>
   46df4:	b	47158 <fputs@plt+0x36044>
   46df8:	b	46dfc <fputs@plt+0x35ce8>
   46dfc:	add	r1, r0, #32
   46e00:	add	r0, r0, #8
   46e04:	bl	1daa4 <fputs@plt+0xc990>
   46e08:	mov	r3, #0
   46e0c:	str	r0, [r5]
   46e10:	mov	r0, r3
   46e14:	add	sp, sp, #148	; 0x94
   46e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46e1c:	ldrb	r2, [r0, #16]
   46e20:	mov	r3, #0
   46e24:	str	r2, [r5]
   46e28:	b	46e10 <fputs@plt+0x35cfc>
   46e2c:	ldr	r2, [r0, #20]
   46e30:	mov	r3, #0
   46e34:	str	r2, [r5]
   46e38:	b	46e10 <fputs@plt+0x35cfc>
   46e3c:	ldr	r3, [r0, #40]	; 0x28
   46e40:	ldrd	r0, [r2]
   46e44:	cmp	r3, #0
   46e48:	mov	r8, r0
   46e4c:	mov	r9, r1
   46e50:	strd	r8, [sp, #32]
   46e54:	ble	47108 <fputs@plt+0x35ff4>
   46e58:	ldr	r3, [pc, #876]	; 471cc <fputs@plt+0x360b8>
   46e5c:	add	r1, sp, #40	; 0x28
   46e60:	add	r3, pc, r3
   46e64:	ldr	r0, [r4, #12]
   46e68:	ldr	r3, [r3, #64]	; 0x40
   46e6c:	blx	r3
   46e70:	cmp	r0, #0
   46e74:	ldrne	r3, [pc, #852]	; 471d0 <fputs@plt+0x360bc>
   46e78:	bne	46e10 <fputs@plt+0x35cfc>
   46e7c:	ldr	r5, [r4, #40]	; 0x28
   46e80:	adds	r0, r8, r5
   46e84:	asr	r7, r5, #31
   46e88:	adc	r1, r9, r7
   46e8c:	subs	r0, r0, #1
   46e90:	sbc	r1, r1, #0
   46e94:	mov	r2, r5
   46e98:	mov	r3, r7
   46e9c:	bl	8eb10 <fputs@plt+0x7d9fc>
   46ea0:	ldrd	r2, [sp, #88]	; 0x58
   46ea4:	mul	ip, r0, r7
   46ea8:	umull	r8, r9, r0, r5
   46eac:	mla	r1, r5, r1, ip
   46eb0:	cmp	r2, r8
   46eb4:	add	r9, r1, r9
   46eb8:	sbcs	r1, r3, r9
   46ebc:	bge	47108 <fputs@plt+0x35ff4>
   46ec0:	ldr	r5, [sp, #96]	; 0x60
   46ec4:	mov	r1, r3
   46ec8:	mov	r6, r5
   46ecc:	asr	r3, r5, #31
   46ed0:	mov	r7, r3
   46ed4:	mov	r0, r2
   46ed8:	mov	r2, r5
   46edc:	strd	r6, [sp, #16]
   46ee0:	bl	8eb10 <fputs@plt+0x7d9fc>
   46ee4:	adds	r2, r5, r8
   46ee8:	adc	r3, r7, r9
   46eec:	subs	sl, r2, #1
   46ef0:	sbc	fp, r3, #0
   46ef4:	strd	sl, [sp, #24]
   46ef8:	adds	r0, r0, #1
   46efc:	adc	r1, r1, #0
   46f00:	mul	r3, r0, r7
   46f04:	umull	r6, r7, r0, r5
   46f08:	mla	r5, r5, r1, r3
   46f0c:	subs	r6, r6, #1
   46f10:	add	r7, r5, r7
   46f14:	sbc	r7, r7, #0
   46f18:	cmp	r6, sl
   46f1c:	sbcs	r3, r7, fp
   46f20:	bge	47108 <fputs@plt+0x35ff4>
   46f24:	ldr	fp, [pc, #680]	; 471d4 <fputs@plt+0x360c0>
   46f28:	add	sl, r4, #20
   46f2c:	add	fp, pc, fp
   46f30:	mov	r5, #1
   46f34:	b	46f5c <fputs@plt+0x35e48>
   46f38:	ldrd	r2, [sp, #16]
   46f3c:	adds	r2, r2, r6
   46f40:	adc	r3, r3, r7
   46f44:	mov	r6, r2
   46f48:	mov	r7, r3
   46f4c:	ldrd	r2, [sp, #24]
   46f50:	cmp	r6, r2
   46f54:	sbcs	r3, r7, r3
   46f58:	bge	47108 <fputs@plt+0x35ff4>
   46f5c:	cmp	r6, r8
   46f60:	sbcs	r3, r7, r9
   46f64:	blt	46f70 <fputs@plt+0x35e5c>
   46f68:	subs	r6, r8, #1
   46f6c:	sbc	r7, r9, #0
   46f70:	ldr	r0, [r4, #12]
   46f74:	mov	r2, r6
   46f78:	stmib	sp, {r5, sl}
   46f7c:	str	fp, [sp]
   46f80:	mov	r3, r7
   46f84:	bl	21d50 <fputs@plt+0x10c3c>
   46f88:	cmp	r0, #1
   46f8c:	beq	46f38 <fputs@plt+0x35e24>
   46f90:	ldr	r3, [pc, #576]	; 471d8 <fputs@plt+0x360c4>
   46f94:	b	46e10 <fputs@plt+0x35cfc>
   46f98:	ldr	r2, [r2]
   46f9c:	mov	r3, #0
   46fa0:	str	r2, [r0, #40]	; 0x28
   46fa4:	b	46e10 <fputs@plt+0x35cfc>
   46fa8:	ldr	r3, [r2]
   46fac:	ldrh	r2, [r0, #18]
   46fb0:	cmp	r3, #0
   46fb4:	blt	47174 <fputs@plt+0x36060>
   46fb8:	biceq	r2, r2, #4
   46fbc:	orrne	r2, r2, #4
   46fc0:	movne	r3, #0
   46fc4:	strh	r2, [r0, #18]
   46fc8:	b	46e10 <fputs@plt+0x35cfc>
   46fcc:	ldr	r3, [r0, #4]
   46fd0:	ldr	r0, [pc, #516]	; 471dc <fputs@plt+0x360c8>
   46fd4:	ldr	r1, [r3, #16]
   46fd8:	add	r0, pc, r0
   46fdc:	bl	45f84 <fputs@plt+0x34e70>
   46fe0:	mov	r3, #0
   46fe4:	str	r0, [r5]
   46fe8:	b	46e10 <fputs@plt+0x35cfc>
   46fec:	ldr	r3, [r2]
   46ff0:	ldrh	r2, [r0, #18]
   46ff4:	cmp	r3, #0
   46ff8:	blt	47160 <fputs@plt+0x3604c>
   46ffc:	biceq	r2, r2, #16
   47000:	orrne	r2, r2, #16
   47004:	movne	r3, #0
   47008:	strh	r2, [r0, #18]
   4700c:	b	46e10 <fputs@plt+0x35cfc>
   47010:	ldr	r3, [r0, #4]
   47014:	ldr	r0, [r3, #8]
   47018:	asr	r1, r0, #31
   4701c:	bl	2c600 <fputs@plt+0x1b4ec>
   47020:	subs	r6, r0, #0
   47024:	beq	4703c <fputs@plt+0x35f28>
   47028:	ldr	r3, [r4, #4]
   4702c:	mov	r1, r6
   47030:	ldr	r0, [r3, #8]
   47034:	bl	46bd8 <fputs@plt+0x35ac4>
   47038:	str	r6, [r5]
   4703c:	mov	r3, #0
   47040:	mov	r0, r3
   47044:	add	sp, sp, #148	; 0x94
   47048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4704c:	ldr	r3, [pc, #396]	; 471e0 <fputs@plt+0x360cc>
   47050:	ldrd	r6, [r2]
   47054:	add	r3, pc, r3
   47058:	ldrd	r0, [r3, #184]	; 0xb8
   4705c:	cmp	r6, r0
   47060:	sbcs	r3, r7, r1
   47064:	movlt	r0, r6
   47068:	ldrd	r2, [r4, #64]	; 0x40
   4706c:	movlt	r1, r7
   47070:	cmp	r0, #0
   47074:	sbcs	ip, r1, #0
   47078:	strd	r2, [r5]
   4707c:	blt	4703c <fputs@plt+0x35f28>
   47080:	ldrd	r2, [r4, #64]	; 0x40
   47084:	cmp	r3, r1
   47088:	cmpeq	r2, r0
   4708c:	beq	4703c <fputs@plt+0x35f28>
   47090:	ldr	r5, [r4, #44]	; 0x2c
   47094:	cmp	r5, #0
   47098:	bne	4703c <fputs@plt+0x35f28>
   4709c:	ldrd	r2, [r4, #48]	; 0x30
   470a0:	strd	r0, [r4, #64]	; 0x40
   470a4:	cmp	r2, #1
   470a8:	sbcs	r3, r3, #0
   470ac:	blt	4703c <fputs@plt+0x35f28>
   470b0:	ldr	r0, [r4, #72]	; 0x48
   470b4:	cmp	r0, #0
   470b8:	beq	470f0 <fputs@plt+0x35fdc>
   470bc:	ldr	r3, [pc, #288]	; 471e4 <fputs@plt+0x360d0>
   470c0:	ldr	r1, [r4, #56]	; 0x38
   470c4:	add	r3, pc, r3
   470c8:	ldr	r3, [r3, #280]	; 0x118
   470cc:	blx	r3
   470d0:	ldr	r1, [r4, #44]	; 0x2c
   470d4:	mov	r2, #0
   470d8:	mov	r3, #0
   470dc:	cmp	r1, #0
   470e0:	str	r5, [r4, #72]	; 0x48
   470e4:	strd	r2, [r4, #48]	; 0x30
   470e8:	strd	r2, [r4, #56]	; 0x38
   470ec:	bgt	4703c <fputs@plt+0x35f28>
   470f0:	mvn	r3, #0
   470f4:	mov	r0, r4
   470f8:	mvn	r2, #0
   470fc:	bl	37638 <fputs@plt+0x26524>
   47100:	mov	r3, r0
   47104:	b	46e10 <fputs@plt+0x35cfc>
   47108:	ldrd	r2, [r4, #64]	; 0x40
   4710c:	cmp	r2, #1
   47110:	sbcs	r3, r3, #0
   47114:	blt	4703c <fputs@plt+0x35f28>
   47118:	ldrd	r2, [r4, #48]	; 0x30
   4711c:	ldrd	r0, [sp, #32]
   47120:	cmp	r2, r0
   47124:	sbcs	r3, r3, r1
   47128:	bge	4703c <fputs@plt+0x35f28>
   4712c:	ldr	r3, [r4, #40]	; 0x28
   47130:	cmp	r3, #0
   47134:	ble	47188 <fputs@plt+0x36074>
   47138:	ldr	r3, [r4, #44]	; 0x2c
   4713c:	cmp	r3, #0
   47140:	bgt	4703c <fputs@plt+0x35f28>
   47144:	ldrd	r2, [sp, #32]
   47148:	mov	r0, r4
   4714c:	bl	37638 <fputs@plt+0x26524>
   47150:	mov	r3, r0
   47154:	b	46e10 <fputs@plt+0x35cfc>
   47158:	mov	r3, #12
   4715c:	b	46e10 <fputs@plt+0x35cfc>
   47160:	lsr	r2, r2, #4
   47164:	and	r2, r2, #1
   47168:	mov	r3, #0
   4716c:	str	r2, [r5]
   47170:	b	46e10 <fputs@plt+0x35cfc>
   47174:	lsr	r2, r2, #2
   47178:	and	r2, r2, #1
   4717c:	mov	r3, #0
   47180:	str	r2, [r5]
   47184:	b	46e10 <fputs@plt+0x35cfc>
   47188:	mov	r2, r0
   4718c:	mov	r3, r1
   47190:	ldr	r0, [r4, #12]
   47194:	bl	1bf98 <fputs@plt+0xae84>
   47198:	cmp	r0, #0
   4719c:	beq	47138 <fputs@plt+0x36024>
   471a0:	bl	11108 <__errno_location@plt>
   471a4:	ldr	r1, [pc, #60]	; 471e8 <fputs@plt+0x360d4>
   471a8:	ldr	r3, [pc, #60]	; 471ec <fputs@plt+0x360d8>
   471ac:	ldr	r2, [r4, #32]
   471b0:	add	r1, pc, r1
   471b4:	ldr	ip, [r0]
   471b8:	ldr	r0, [pc, #48]	; 471f0 <fputs@plt+0x360dc>
   471bc:	str	ip, [r4, #20]
   471c0:	bl	374d8 <fputs@plt+0x263c4>
   471c4:	mov	r3, r0
   471c8:	b	46e10 <fputs@plt+0x35cfc>
   471cc:	andeq	r3, r6, r8, ror #8
   471d0:	andeq	r0, r0, sl, lsl #14
   471d4:	andeq	r8, r4, r8, lsr #14
   471d8:	andeq	r0, r0, sl, lsl #6
   471dc:	andeq	ip, r4, r8, ror #28
   471e0:	andeq	r3, r6, r4, lsr #2
   471e4:	andeq	r3, r6, r4, lsl #4
   471e8:	ldrdeq	ip, [r4], -r8
   471ec:	andeq	r7, r0, sl, lsl #20
   471f0:	andeq	r0, r0, sl, lsl #12
   471f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   471f8:	mov	r4, r0
   471fc:	ldr	r5, [r0, #160]	; 0xa0
   47200:	ldr	r6, [r0, #156]	; 0x9c
   47204:	ldr	lr, [r0, #104]	; 0x68
   47208:	cmp	r5, r6
   4720c:	movcs	r5, r6
   47210:	cmp	lr, #0
   47214:	sub	sp, sp, #12
   47218:	ldr	sl, [r0, #208]	; 0xd0
   4721c:	ble	4739c <fputs@plt+0x36288>
   47220:	ldr	ip, [r0, #100]	; 0x64
   47224:	add	lr, lr, lr, lsl #1
   47228:	ldrd	r0, [r0, #80]	; 0x50
   4722c:	add	lr, ip, lr, lsl #4
   47230:	ldrd	r2, [ip, #8]
   47234:	orrs	r3, r2, r3
   47238:	strdeq	r0, [ip, #8]
   4723c:	add	ip, ip, #48	; 0x30
   47240:	cmp	ip, lr
   47244:	bne	47230 <fputs@plt+0x3611c>
   47248:	orrs	r3, r0, r1
   4724c:	beq	47274 <fputs@plt+0x36160>
   47250:	subs	r0, r0, #1
   47254:	sbc	r1, r1, #0
   47258:	mov	r2, r6
   4725c:	mov	r3, #0
   47260:	bl	8eb10 <fputs@plt+0x7d9fc>
   47264:	adds	r2, r0, #1
   47268:	adc	r3, r1, #0
   4726c:	umull	r0, r1, r2, r6
   47270:	mla	r1, r6, r3, r1
   47274:	ldrb	r3, [r4, #7]
   47278:	strd	r0, [r4, #80]	; 0x50
   4727c:	strd	r0, [r4, #88]	; 0x58
   47280:	cmp	r3, #0
   47284:	bne	472b0 <fputs@plt+0x3619c>
   47288:	ldrb	r3, [r4, #5]
   4728c:	cmp	r3, #4
   47290:	beq	472b0 <fputs@plt+0x3619c>
   47294:	ldr	r3, [r4, #64]	; 0x40
   47298:	mov	r0, r3
   4729c:	ldr	r3, [r3]
   472a0:	ldr	r3, [r3, #48]	; 0x30
   472a4:	blx	r3
   472a8:	ands	r0, r0, #512	; 0x200
   472ac:	beq	4738c <fputs@plt+0x36278>
   472b0:	ldr	r3, [pc, #236]	; 473a4 <fputs@plt+0x36290>
   472b4:	mvn	r2, #0
   472b8:	add	r3, pc, r3
   472bc:	add	r3, r3, #2176	; 0x880
   472c0:	add	r3, r3, #4
   472c4:	str	r2, [sl, #8]
   472c8:	ldm	r3!, {r0, r1}
   472cc:	str	r0, [sl]
   472d0:	str	r1, [sl, #4]
   472d4:	add	r1, r4, #52	; 0x34
   472d8:	mov	r0, #4
   472dc:	bl	46a6c <fputs@plt+0x35958>
   472e0:	ldr	r3, [r4, #52]	; 0x34
   472e4:	mov	r1, #0
   472e8:	rev	r3, r3
   472ec:	str	r3, [sl, #12]
   472f0:	ldr	r3, [r4, #32]
   472f4:	sub	r2, r5, #28
   472f8:	rev	r3, r3
   472fc:	str	r3, [sl, #16]
   47300:	ldr	r3, [r4, #156]	; 0x9c
   47304:	add	r0, sl, #28
   47308:	rev	r3, r3
   4730c:	str	r3, [sl, #20]
   47310:	ldr	r3, [r4, #160]	; 0xa0
   47314:	mov	fp, r1
   47318:	rev	r3, r3
   4731c:	str	r3, [sl, #24]
   47320:	bl	10ee0 <memset@plt>
   47324:	mov	r8, r5
   47328:	mov	r9, #0
   4732c:	ldr	r3, [r4, #156]	; 0x9c
   47330:	mov	r2, r5
   47334:	cmp	r3, fp
   47338:	mov	r1, sl
   4733c:	bls	47380 <fputs@plt+0x3626c>
   47340:	ldr	r3, [r4, #68]	; 0x44
   47344:	ldrd	r6, [r4, #80]	; 0x50
   47348:	mov	r0, r3
   4734c:	ldr	r3, [r3]
   47350:	strd	r6, [sp]
   47354:	add	fp, fp, r5
   47358:	ldr	r3, [r3, #12]
   4735c:	blx	r3
   47360:	ldrd	r2, [r4, #80]	; 0x50
   47364:	adds	r2, r2, r8
   47368:	adc	r3, r3, r9
   4736c:	strd	r2, [r4, #80]	; 0x50
   47370:	cmp	r0, #0
   47374:	beq	4732c <fputs@plt+0x36218>
   47378:	add	sp, sp, #12
   4737c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47380:	mov	r0, #0
   47384:	add	sp, sp, #12
   47388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4738c:	str	r0, [sl]
   47390:	str	r0, [sl, #4]
   47394:	str	r0, [sl, #8]
   47398:	b	472d4 <fputs@plt+0x361c0>
   4739c:	ldrd	r0, [r0, #80]	; 0x50
   473a0:	b	47248 <fputs@plt+0x36134>
   473a4:	andeq	r9, r4, r8, lsl #18
   473a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   473ac:	mov	r4, r0
   473b0:	ldr	r5, [r0, #16]
   473b4:	sub	sp, sp, #20
   473b8:	ldrb	r3, [r5, #17]
   473bc:	cmp	r3, #2
   473c0:	beq	47464 <fputs@plt+0x36350>
   473c4:	mov	r0, r4
   473c8:	bl	17b1c <fputs@plt+0x6a08>
   473cc:	ldr	r0, [r5, #60]	; 0x3c
   473d0:	cmp	r0, #0
   473d4:	beq	47420 <fputs@plt+0x3630c>
   473d8:	ldr	r6, [r4, #20]
   473dc:	mov	r1, r6
   473e0:	bl	17798 <fputs@plt+0x6684>
   473e4:	cmp	r0, #0
   473e8:	bne	47420 <fputs@plt+0x3630c>
   473ec:	ldr	r3, [r5, #32]
   473f0:	cmp	r6, r3
   473f4:	bls	47410 <fputs@plt+0x362fc>
   473f8:	ldrb	r3, [r5, #17]
   473fc:	cmp	r3, #4
   47400:	beq	47420 <fputs@plt+0x3630c>
   47404:	ldrh	r3, [r4, #24]
   47408:	orr	r3, r3, #8
   4740c:	b	47424 <fputs@plt+0x36310>
   47410:	mov	r0, r4
   47414:	bl	27ca4 <fputs@plt+0x16b90>
   47418:	subs	r6, r0, #0
   4741c:	bne	47458 <fputs@plt+0x36344>
   47420:	ldrh	r3, [r4, #24]
   47424:	ldr	r2, [r5, #104]	; 0x68
   47428:	orr	r3, r3, #4
   4742c:	cmp	r2, #0
   47430:	strh	r3, [r4, #24]
   47434:	movle	r6, #0
   47438:	ble	47448 <fputs@plt+0x36334>
   4743c:	mov	r0, r4
   47440:	bl	27ab0 <fputs@plt+0x1699c>
   47444:	mov	r6, r0
   47448:	ldr	r3, [r4, #20]
   4744c:	ldr	r2, [r5, #28]
   47450:	cmp	r2, r3
   47454:	strcc	r3, [r5, #28]
   47458:	mov	r0, r6
   4745c:	add	sp, sp, #20
   47460:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47464:	ldr	r6, [r5, #44]	; 0x2c
   47468:	cmp	r6, #0
   4746c:	bne	47458 <fputs@plt+0x36344>
   47470:	ldr	r3, [r5, #216]	; 0xd8
   47474:	cmp	r3, #0
   47478:	beq	47488 <fputs@plt+0x36374>
   4747c:	mov	r3, #3
   47480:	strb	r3, [r5, #17]
   47484:	b	473c4 <fputs@plt+0x362b0>
   47488:	ldrb	r3, [r5, #5]
   4748c:	cmp	r3, #2
   47490:	beq	4747c <fputs@plt+0x36368>
   47494:	mov	r0, #512	; 0x200
   47498:	mov	r1, #0
   4749c:	ldr	r9, [r5]
   474a0:	ldr	r8, [r5, #28]
   474a4:	bl	27078 <fputs@plt+0x15f64>
   474a8:	cmp	r0, #0
   474ac:	beq	47508 <fputs@plt+0x363f4>
   474b0:	ldr	r7, [r5, #68]	; 0x44
   474b4:	str	r8, [r0]
   474b8:	str	r0, [r5, #60]	; 0x3c
   474bc:	ldr	r8, [r7]
   474c0:	cmp	r8, #0
   474c4:	beq	47514 <fputs@plt+0x36400>
   474c8:	mov	r0, #0
   474cc:	mov	r1, #0
   474d0:	mov	r3, #0
   474d4:	strd	r0, [r5, #80]	; 0x50
   474d8:	strd	r0, [r5, #88]	; 0x58
   474dc:	str	r3, [r5, #48]	; 0x30
   474e0:	strb	r3, [r5, #20]
   474e4:	mov	r0, r5
   474e8:	bl	471f4 <fputs@plt+0x360e0>
   474ec:	subs	r6, r0, #0
   474f0:	beq	4747c <fputs@plt+0x36368>
   474f4:	ldr	r0, [r5, #60]	; 0x3c
   474f8:	bl	1ce64 <fputs@plt+0xbd50>
   474fc:	mov	r3, #0
   47500:	str	r3, [r5, #60]	; 0x3c
   47504:	b	47458 <fputs@plt+0x36344>
   47508:	str	r6, [r5, #60]	; 0x3c
   4750c:	mov	r6, #7
   47510:	b	47458 <fputs@plt+0x36344>
   47514:	ldrb	r3, [r5, #5]
   47518:	cmp	r3, #4
   4751c:	beq	475b4 <fputs@plt+0x364a0>
   47520:	ldrb	r3, [r5, #13]
   47524:	cmp	r3, #0
   47528:	beq	47558 <fputs@plt+0x36444>
   4752c:	ldr	r3, [pc, #188]	; 475f0 <fputs@plt+0x364dc>
   47530:	mov	r2, #0
   47534:	str	r2, [sp]
   47538:	mov	r0, r9
   4753c:	ldr	r6, [r9, #24]
   47540:	ldr	r2, [r5, #68]	; 0x44
   47544:	ldr	r1, [r5, #180]	; 0xb4
   47548:	blx	r6
   4754c:	subs	r6, r0, #0
   47550:	bne	474f4 <fputs@plt+0x363e0>
   47554:	b	474c8 <fputs@plt+0x363b4>
   47558:	ldr	r3, [r5, #28]
   4755c:	str	r6, [sp, #12]
   47560:	cmp	r3, #0
   47564:	bne	47570 <fputs@plt+0x3645c>
   47568:	ldr	r3, [pc, #132]	; 475f4 <fputs@plt+0x364e0>
   4756c:	b	47530 <fputs@plt+0x3641c>
   47570:	ldr	r3, [r5, #64]	; 0x40
   47574:	add	r2, sp, #12
   47578:	mov	r0, r3
   4757c:	ldr	r3, [r3]
   47580:	mov	r1, #20
   47584:	ldr	r3, [r3, #40]	; 0x28
   47588:	blx	r3
   4758c:	cmp	r0, #12
   47590:	mov	r6, r0
   47594:	beq	47568 <fputs@plt+0x36454>
   47598:	cmp	r0, #0
   4759c:	bne	474f4 <fputs@plt+0x363e0>
   475a0:	ldr	r3, [sp, #12]
   475a4:	cmp	r3, #0
   475a8:	ldrne	r6, [pc, #72]	; 475f8 <fputs@plt+0x364e4>
   475ac:	bne	474f4 <fputs@plt+0x363e0>
   475b0:	b	47568 <fputs@plt+0x36454>
   475b4:	mov	r2, #72	; 0x48
   475b8:	mov	r1, r8
   475bc:	mov	r0, r7
   475c0:	bl	10ee0 <memset@plt>
   475c4:	ldr	r3, [pc, #48]	; 475fc <fputs@plt+0x364e8>
   475c8:	mov	r1, #1020	; 0x3fc
   475cc:	add	r3, pc, r3
   475d0:	mvn	r2, #0
   475d4:	add	r3, r3, #228	; 0xe4
   475d8:	str	r8, [r7, #56]	; 0x38
   475dc:	str	r8, [r7, #64]	; 0x40
   475e0:	str	r8, [r7, #60]	; 0x3c
   475e4:	str	r3, [r7]
   475e8:	stmib	r7, {r1, r2}
   475ec:	b	474c8 <fputs@plt+0x363b4>
   475f0:	andeq	r1, r0, lr
   475f4:	andeq	r0, r0, r6, lsl #16
   475f8:	andeq	r0, r0, r8, lsl #8
   475fc:	andeq	r2, r6, ip, rrx
   47600:	ldr	r3, [r0, #16]
   47604:	mov	r1, r0
   47608:	ldr	r2, [r3, #44]	; 0x2c
   4760c:	cmp	r2, #0
   47610:	bne	47654 <fputs@plt+0x36540>
   47614:	ldrh	r2, [r0, #24]
   47618:	tst	r2, #4
   4761c:	bne	47638 <fputs@plt+0x36524>
   47620:	ldr	r0, [r3, #156]	; 0x9c
   47624:	ldr	r2, [r3, #160]	; 0xa0
   47628:	cmp	r0, r2
   4762c:	bhi	4765c <fputs@plt+0x36548>
   47630:	mov	r0, r1
   47634:	b	473a8 <fputs@plt+0x36294>
   47638:	ldr	ip, [r3, #28]
   4763c:	ldr	r2, [r0, #20]
   47640:	cmp	ip, r2
   47644:	bcc	47620 <fputs@plt+0x3650c>
   47648:	ldr	r2, [r3, #104]	; 0x68
   4764c:	cmp	r2, #0
   47650:	bne	47668 <fputs@plt+0x36554>
   47654:	mov	r0, r2
   47658:	bx	lr
   4765c:	add	r1, r1, #20
   47660:	mov	r0, r3
   47664:	b	4a5b4 <fputs@plt+0x394a0>
   47668:	b	27ab0 <fputs@plt+0x1699c>
   4766c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47670:	sub	sp, sp, #52	; 0x34
   47674:	ldr	lr, [r0]
   47678:	ldr	ip, [r1]
   4767c:	ldr	lr, [lr, #4]
   47680:	ldr	ip, [ip, #4]
   47684:	ldr	r7, [lr, #32]
   47688:	ldr	ip, [ip, #32]
   4768c:	ldr	lr, [lr]
   47690:	cmp	ip, r7
   47694:	str	lr, [sp, #12]
   47698:	beq	476ac <fputs@plt+0x36598>
   4769c:	ldrb	lr, [lr, #16]
   476a0:	cmp	lr, #0
   476a4:	movne	r7, #8
   476a8:	bne	47878 <fputs@plt+0x36764>
   476ac:	umull	r4, r5, r2, ip
   476b0:	mov	fp, r5
   476b4:	asr	r5, ip, #31
   476b8:	mov	sl, r4
   476bc:	mla	r2, r2, r5, fp
   476c0:	strd	sl, [sp]
   476c4:	str	r2, [sp, #4]
   476c8:	ldrd	sl, [sp]
   476cc:	mov	r9, r5
   476d0:	mov	r8, ip
   476d4:	subs	r4, sl, ip
   476d8:	mov	lr, r5
   476dc:	sbc	r5, fp, r9
   476e0:	cmp	r4, sl
   476e4:	sbcs	r2, r5, fp
   476e8:	strd	r8, [sp, #16]
   476ec:	movge	r7, #0
   476f0:	bge	47878 <fputs@plt+0x36764>
   476f4:	cmp	ip, r7
   476f8:	str	r3, [sp, #32]
   476fc:	ldr	r9, [pc, #384]	; 47884 <fputs@plt+0x36770>
   47700:	movlt	r3, ip
   47704:	movge	r3, r7
   47708:	str	r3, [sp, #28]
   4770c:	add	r3, sp, #44	; 0x2c
   47710:	str	r1, [sp, #36]	; 0x24
   47714:	mov	r8, r0
   47718:	add	r9, pc, r9
   4771c:	mov	sl, r7
   47720:	asr	fp, r7, #31
   47724:	mov	r6, #0
   47728:	str	r3, [sp, #24]
   4772c:	b	4777c <fputs@plt+0x36668>
   47730:	mov	r3, r6
   47734:	ldr	r0, [sp, #44]	; 0x2c
   47738:	cmp	r0, #0
   4773c:	beq	4774c <fputs@plt+0x36638>
   47740:	str	r3, [sp, #8]
   47744:	bl	4a50c <fputs@plt+0x393f8>
   47748:	ldr	r3, [sp, #8]
   4774c:	ldrd	r0, [sp]
   47750:	adds	r4, r4, sl
   47754:	adc	r5, r5, fp
   47758:	cmp	r4, r0
   4775c:	sbcs	r2, r5, r1
   47760:	movge	r3, #0
   47764:	andlt	r3, r3, #1
   47768:	cmp	r3, #0
   4776c:	beq	47878 <fputs@plt+0x36764>
   47770:	ldr	r3, [r8]
   47774:	ldr	r3, [r3, #4]
   47778:	ldr	r7, [r3, #32]
   4777c:	mov	r3, fp
   47780:	mov	r2, sl
   47784:	mov	r0, r4
   47788:	mov	r1, r5
   4778c:	str	r6, [sp, #44]	; 0x2c
   47790:	bl	8eb10 <fputs@plt+0x7d9fc>
   47794:	mov	r1, r7
   47798:	add	r7, r0, #1
   4779c:	ldr	r0, [r9, #272]	; 0x110
   477a0:	bl	8e30c <fputs@plt+0x7d1f8>
   477a4:	add	r0, r0, #1
   477a8:	cmp	r7, r0
   477ac:	moveq	r3, #1
   477b0:	moveq	r7, r6
   477b4:	beq	4774c <fputs@plt+0x36638>
   477b8:	mov	r1, r7
   477bc:	mov	r3, r6
   477c0:	ldr	r2, [sp, #24]
   477c4:	ldr	r0, [sp, #12]
   477c8:	bl	49f74 <fputs@plt+0x38e60>
   477cc:	subs	r7, r0, #0
   477d0:	bne	47730 <fputs@plt+0x3661c>
   477d4:	ldr	r0, [sp, #44]	; 0x2c
   477d8:	bl	47600 <fputs@plt+0x364ec>
   477dc:	subs	r7, r0, #0
   477e0:	bne	47730 <fputs@plt+0x3661c>
   477e4:	mov	r2, sl
   477e8:	mov	r3, fp
   477ec:	mov	r0, r4
   477f0:	mov	r1, r5
   477f4:	bl	8eb10 <fputs@plt+0x7d9fc>
   477f8:	ldr	r3, [sp, #44]	; 0x2c
   477fc:	mov	r0, r4
   47800:	mov	r1, r5
   47804:	ldr	r3, [r3, #4]
   47808:	add	r3, r3, r2
   4780c:	str	r3, [sp, #8]
   47810:	ldrd	r2, [sp, #16]
   47814:	bl	8eb10 <fputs@plt+0x7d9fc>
   47818:	ldr	ip, [sp, #32]
   4781c:	ldr	r0, [sp, #8]
   47820:	add	r1, ip, r2
   47824:	ldr	r2, [sp, #28]
   47828:	bl	10f7c <memcpy@plt>
   4782c:	ldr	r2, [sp, #44]	; 0x2c
   47830:	ldr	r0, [sp, #88]	; 0x58
   47834:	orr	r3, r4, r5
   47838:	ldr	r2, [r2, #8]
   4783c:	cmp	r0, #0
   47840:	cmpeq	r3, #0
   47844:	movne	r3, #0
   47848:	moveq	r3, #1
   4784c:	strb	r7, [r2]
   47850:	movne	r3, #1
   47854:	bne	47734 <fputs@plt+0x36620>
   47858:	ldr	r2, [sp, #36]	; 0x24
   4785c:	ldr	r1, [sp, #8]
   47860:	ldr	r2, [r2]
   47864:	ldr	r2, [r2, #4]
   47868:	ldr	r2, [r2, #44]	; 0x2c
   4786c:	rev	r2, r2
   47870:	str	r2, [r1, #28]
   47874:	b	47734 <fputs@plt+0x36620>
   47878:	mov	r0, r7
   4787c:	add	sp, sp, #52	; 0x34
   47880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47884:	andeq	r2, r6, r0, ror #20
   47888:	push	{r4, r5, r6, r7, lr}
   4788c:	mov	r4, r0
   47890:	sub	sp, sp, #12
   47894:	mov	r5, r1
   47898:	mov	r7, r2
   4789c:	mov	r6, #1
   478a0:	b	478b0 <fputs@plt+0x3679c>
   478a4:	ldr	r4, [r4, #44]	; 0x2c
   478a8:	cmp	r4, #0
   478ac:	beq	478fc <fputs@plt+0x367e8>
   478b0:	ldr	r3, [r4, #28]
   478b4:	sub	r2, r3, #5
   478b8:	cmp	r3, #0
   478bc:	cmpne	r2, #1
   478c0:	bhi	478a4 <fputs@plt+0x36790>
   478c4:	ldr	r3, [r4, #16]
   478c8:	cmp	r3, r5
   478cc:	bls	478a4 <fputs@plt+0x36790>
   478d0:	add	r1, r4, #24
   478d4:	add	r0, r4, #4
   478d8:	str	r6, [sp]
   478dc:	mov	r3, r7
   478e0:	mov	r2, r5
   478e4:	bl	4766c <fputs@plt+0x36558>
   478e8:	cmp	r0, #0
   478ec:	strne	r0, [r4, #28]
   478f0:	ldr	r4, [r4, #44]	; 0x2c
   478f4:	cmp	r4, #0
   478f8:	bne	478b0 <fputs@plt+0x3679c>
   478fc:	add	sp, sp, #12
   47900:	pop	{r4, r5, r6, r7, pc}
   47904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47908:	sub	sp, sp, #140	; 0x8c
   4790c:	cmp	r3, #0
   47910:	str	r1, [sp, #76]	; 0x4c
   47914:	moveq	r4, r1
   47918:	str	r3, [sp, #56]	; 0x38
   4791c:	mov	fp, r0
   47920:	str	r2, [sp, #52]	; 0x34
   47924:	moveq	r1, #1
   47928:	beq	47964 <fputs@plt+0x36850>
   4792c:	subs	r4, r1, #0
   47930:	beq	48034 <fputs@plt+0x36f20>
   47934:	ldr	r0, [sp, #52]	; 0x34
   47938:	add	r2, sp, #76	; 0x4c
   4793c:	mov	r1, #0
   47940:	ldr	r3, [r4, #20]
   47944:	cmp	r3, r0
   47948:	addls	r2, r4, #12
   4794c:	ldr	r4, [r4, #12]
   47950:	addls	r1, r1, #1
   47954:	cmp	r4, #0
   47958:	str	r4, [r2]
   4795c:	bne	47940 <fputs@plt+0x3682c>
   47960:	ldr	r4, [sp, #76]	; 0x4c
   47964:	ldr	r3, [fp, #200]	; 0xc8
   47968:	ldr	r2, [r4, #20]
   4796c:	add	r1, r3, r1
   47970:	cmp	r2, #1
   47974:	str	r1, [fp, #200]	; 0xc8
   47978:	beq	47e38 <fputs@plt+0x36d24>
   4797c:	ldr	r5, [fp, #216]	; 0xd8
   47980:	ldr	r1, [fp, #160]	; 0xa0
   47984:	mov	r2, #48	; 0x30
   47988:	ldr	r3, [r5, #32]
   4798c:	str	r1, [sp, #36]	; 0x24
   47990:	add	r0, r5, #52	; 0x34
   47994:	ldr	r6, [r3]
   47998:	mov	r1, r6
   4799c:	bl	10e44 <memcmp@plt>
   479a0:	ldrb	r3, [fp, #11]
   479a4:	str	r3, [sp, #48]	; 0x30
   479a8:	ldrsh	r3, [r5, #40]	; 0x28
   479ac:	subs	r8, r0, #0
   479b0:	ldrne	r8, [r6, #16]
   479b4:	addne	r8, r8, #1
   479b8:	cmp	r3, #0
   479bc:	bne	47a30 <fputs@plt+0x3691c>
   479c0:	ldr	r3, [r6, #96]	; 0x60
   479c4:	cmp	r3, #0
   479c8:	bne	47e6c <fputs@plt+0x36d58>
   479cc:	ldrb	r3, [r5, #43]	; 0x2b
   479d0:	ldr	r0, [r5, #4]
   479d4:	add	r9, sp, #104	; 0x68
   479d8:	cmp	r3, #0
   479dc:	bne	479e8 <fputs@plt+0x368d4>
   479e0:	mov	r1, #3
   479e4:	bl	1ed00 <fputs@plt+0xdbec>
   479e8:	mov	r7, #0
   479ec:	mov	sl, #1
   479f0:	mvn	r3, #0
   479f4:	strh	r3, [r5, #40]	; 0x28
   479f8:	add	r7, r7, #1
   479fc:	mov	r3, r7
   47a00:	mov	r2, sl
   47a04:	mov	r1, r9
   47a08:	mov	r0, r5
   47a0c:	bl	4577c <fputs@plt+0x34668>
   47a10:	cmn	r0, #1
   47a14:	beq	479f8 <fputs@plt+0x368e4>
   47a18:	cmp	r0, #0
   47a1c:	mov	r6, r0
   47a20:	beq	47a30 <fputs@plt+0x3691c>
   47a24:	mov	r0, r6
   47a28:	add	sp, sp, #140	; 0x8c
   47a2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47a30:	ldr	sl, [r5, #68]	; 0x44
   47a34:	cmp	sl, #0
   47a38:	beq	47b64 <fputs@plt+0x36a50>
   47a3c:	ldr	r0, [sp, #36]	; 0x24
   47a40:	str	r4, [sp, #60]	; 0x3c
   47a44:	add	r1, r0, #24
   47a48:	mov	r6, r1
   47a4c:	asr	r3, r1, #31
   47a50:	mov	r7, r3
   47a54:	umull	r2, r3, sl, r1
   47a58:	strd	r6, [sp, #24]
   47a5c:	mla	r3, sl, r7, r3
   47a60:	mov	r6, #0
   47a64:	mov	ip, r6
   47a68:	adds	r6, r2, #32
   47a6c:	adc	r7, r3, #0
   47a70:	str	r1, [sp, #68]	; 0x44
   47a74:	mov	r3, #0
   47a78:	ldr	r1, [r5, #8]
   47a7c:	mov	r2, #0
   47a80:	strd	r6, [sp, #16]
   47a84:	mov	r9, ip
   47a88:	mov	r6, ip
   47a8c:	ldr	ip, [sp, #48]	; 0x30
   47a90:	str	r1, [sp, #84]	; 0x54
   47a94:	strd	r2, [sp, #88]	; 0x58
   47a98:	add	r1, sp, #80	; 0x50
   47a9c:	add	r3, sp, #104	; 0x68
   47aa0:	mov	r7, r4
   47aa4:	str	r5, [sp, #80]	; 0x50
   47aa8:	str	ip, [sp, #96]	; 0x60
   47aac:	str	r0, [sp, #100]	; 0x64
   47ab0:	str	r3, [sp, #40]	; 0x28
   47ab4:	str	sl, [sp, #8]
   47ab8:	str	fp, [sp, #64]	; 0x40
   47abc:	ldr	r4, [sp, #56]	; 0x38
   47ac0:	str	r1, [sp, #32]
   47ac4:	b	47b40 <fputs@plt+0x36a2c>
   47ac8:	ldr	r2, [r7, #12]
   47acc:	clz	r3, r4
   47ad0:	lsr	r3, r3, #5
   47ad4:	cmp	r2, #0
   47ad8:	orrne	r3, r3, #1
   47adc:	cmp	r3, #0
   47ae0:	bne	47bdc <fputs@plt+0x36ac8>
   47ae4:	ldr	r3, [sp, #8]
   47ae8:	add	r3, r3, #1
   47aec:	str	r3, [sp, #8]
   47af0:	ldr	r3, [sp, #52]	; 0x34
   47af4:	ldrd	sl, [sp, #16]
   47af8:	ldr	r2, [r7, #20]
   47afc:	ldr	r1, [r7, #4]
   47b00:	ldr	r0, [sp, #32]
   47b04:	strd	sl, [sp]
   47b08:	bl	2203c <fputs@plt+0x10f28>
   47b0c:	cmp	r0, #0
   47b10:	bne	47d84 <fputs@plt+0x36c70>
   47b14:	ldrh	r3, [r7, #24]
   47b18:	ldrd	r0, [sp, #24]
   47b1c:	mov	r6, r7
   47b20:	orr	r3, r3, #128	; 0x80
   47b24:	adds	r0, r0, sl
   47b28:	strh	r3, [r7, #24]
   47b2c:	ldr	r7, [r7, #12]
   47b30:	adc	r1, r1, fp
   47b34:	cmp	r7, #0
   47b38:	strd	r0, [sp, #16]
   47b3c:	beq	47c70 <fputs@plt+0x36b5c>
   47b40:	cmp	r8, #0
   47b44:	bne	47ac8 <fputs@plt+0x369b4>
   47b48:	ldr	r3, [sp, #8]
   47b4c:	cmp	r4, #0
   47b50:	add	r3, r3, #1
   47b54:	str	r3, [sp, #8]
   47b58:	bne	47d94 <fputs@plt+0x36c80>
   47b5c:	mov	r3, r9
   47b60:	b	47af4 <fputs@plt+0x369e0>
   47b64:	ldr	r2, [sp, #36]	; 0x24
   47b68:	ldr	r3, [pc, #1980]	; 4832c <fputs@plt+0x37218>
   47b6c:	ldr	ip, [pc, #1980]	; 48330 <fputs@plt+0x3721c>
   47b70:	rev	r2, r2
   47b74:	str	ip, [sp, #104]	; 0x68
   47b78:	str	r3, [sp, #108]	; 0x6c
   47b7c:	str	r2, [sp, #112]	; 0x70
   47b80:	ldr	r3, [r5, #112]	; 0x70
   47b84:	add	r7, r5, #84	; 0x54
   47b88:	cmp	r3, #0
   47b8c:	rev	r3, r3
   47b90:	str	r3, [sp, #116]	; 0x74
   47b94:	beq	47ebc <fputs@plt+0x36da8>
   47b98:	ldr	r6, [pc, #1940]	; 48334 <fputs@plt+0x37220>
   47b9c:	ldr	r1, [r7, #4]
   47ba0:	ldr	r0, [r7]
   47ba4:	add	r7, sp, #120	; 0x78
   47ba8:	add	lr, sp, #112	; 0x70
   47bac:	stmia	r7!, {r0, r1}
   47bb0:	add	r9, sp, #104	; 0x68
   47bb4:	add	r1, sp, #128	; 0x80
   47bb8:	add	ip, ip, r2
   47bbc:	add	ip, r6, ip
   47bc0:	add	lr, lr, #8
   47bc4:	add	r3, ip, r3
   47bc8:	cmp	lr, r1
   47bcc:	add	r6, r6, r3
   47bd0:	bcs	47da4 <fputs@plt+0x36c90>
   47bd4:	ldm	lr, {r2, r3}
   47bd8:	b	47bb8 <fputs@plt+0x36aa4>
   47bdc:	str	r9, [sp, #104]	; 0x68
   47be0:	ldr	r2, [sp, #40]	; 0x28
   47be4:	ldr	r1, [r7, #20]
   47be8:	mov	r0, r5
   47bec:	bl	44e70 <fputs@plt+0x33d5c>
   47bf0:	ldr	r1, [sp, #104]	; 0x68
   47bf4:	cmp	r8, r1
   47bf8:	bhi	47b48 <fputs@plt+0x36a34>
   47bfc:	ldrd	sl, [sp, #24]
   47c00:	sub	ip, r1, #1
   47c04:	ldr	lr, [r5, #104]	; 0x68
   47c08:	umull	r2, r3, ip, sl
   47c0c:	clz	r0, lr
   47c10:	mla	r3, ip, fp, r3
   47c14:	ldr	ip, [r5, #8]
   47c18:	lsr	r0, r0, #5
   47c1c:	cmp	r1, lr
   47c20:	orrcc	r0, r0, #1
   47c24:	adds	r2, r2, #56	; 0x38
   47c28:	adc	r3, r3, #0
   47c2c:	cmp	r0, #0
   47c30:	mov	r0, ip
   47c34:	ldr	ip, [ip]
   47c38:	strne	r1, [r5, #104]	; 0x68
   47c3c:	ldr	r1, [r7, #4]
   47c40:	strd	r2, [sp]
   47c44:	ldr	r2, [sp, #36]	; 0x24
   47c48:	ldr	r3, [ip, #12]
   47c4c:	blx	r3
   47c50:	cmp	r0, #0
   47c54:	bne	47d84 <fputs@plt+0x36c70>
   47c58:	ldrh	r3, [r7, #24]
   47c5c:	bic	r3, r3, #128	; 0x80
   47c60:	strh	r3, [r7, #24]
   47c64:	ldr	r7, [r7, #12]
   47c68:	cmp	r7, #0
   47c6c:	bne	47b40 <fputs@plt+0x36a2c>
   47c70:	ldr	r3, [sp, #56]	; 0x38
   47c74:	ldr	r4, [sp, #60]	; 0x3c
   47c78:	cmp	r3, #0
   47c7c:	ldr	sl, [sp, #8]
   47c80:	str	r6, [sp, #32]
   47c84:	ldr	fp, [sp, #64]	; 0x40
   47c88:	beq	47ee0 <fputs@plt+0x36dcc>
   47c8c:	ldr	r3, [r5, #104]	; 0x68
   47c90:	cmp	r3, #0
   47c94:	bne	48110 <fputs@plt+0x36ffc>
   47c98:	ldr	r3, [sp, #48]	; 0x30
   47c9c:	tst	r3, #32
   47ca0:	beq	48060 <fputs@plt+0x36f4c>
   47ca4:	ldrb	r3, [r5, #49]	; 0x31
   47ca8:	cmp	r3, #0
   47cac:	beq	482cc <fputs@plt+0x371b8>
   47cb0:	ldr	r0, [r5, #8]
   47cb4:	ldr	r3, [r0]
   47cb8:	ldr	r3, [r3, #44]	; 0x2c
   47cbc:	cmp	r3, #0
   47cc0:	beq	48300 <fputs@plt+0x371ec>
   47cc4:	blx	r3
   47cc8:	cmp	r0, #31
   47ccc:	movle	r6, #512	; 0x200
   47cd0:	movle	r7, #0
   47cd4:	bgt	4830c <fputs@plt+0x371f8>
   47cd8:	ldrd	r8, [sp, #16]
   47cdc:	mov	r2, r6
   47ce0:	mov	r3, r7
   47ce4:	adds	r0, r8, r6
   47ce8:	adc	r1, r9, r7
   47cec:	subs	r0, r0, #1
   47cf0:	sbc	r1, r1, #0
   47cf4:	bl	8eb10 <fputs@plt+0x7d9fc>
   47cf8:	mul	ip, r0, r7
   47cfc:	umull	r2, r3, r0, r6
   47d00:	mla	r1, r1, r6, ip
   47d04:	cmp	r8, r2
   47d08:	add	r3, r1, r3
   47d0c:	mov	r1, r9
   47d10:	sbcs	r1, r1, r3
   47d14:	strd	r2, [sp, #88]	; 0x58
   47d18:	bge	48060 <fputs@plt+0x36f4c>
   47d1c:	str	r5, [sp, #8]
   47d20:	str	r4, [sp, #40]	; 0x28
   47d24:	str	sl, [sp, #48]	; 0x30
   47d28:	ldrd	r4, [sp, #16]
   47d2c:	mov	r9, #0
   47d30:	str	fp, [sp, #16]
   47d34:	add	r7, sp, #80	; 0x50
   47d38:	ldr	r8, [sp, #32]
   47d3c:	ldrd	sl, [sp, #24]
   47d40:	ldr	r6, [sp, #52]	; 0x34
   47d44:	b	47d60 <fputs@plt+0x36c4c>
   47d48:	ldrd	r2, [sp, #88]	; 0x58
   47d4c:	adds	r4, r4, sl
   47d50:	adc	r5, r5, fp
   47d54:	cmp	r4, r2
   47d58:	sbcs	r3, r5, r3
   47d5c:	bge	482a8 <fputs@plt+0x37194>
   47d60:	ldr	r2, [r8, #20]
   47d64:	ldr	r1, [r8, #4]
   47d68:	mov	r3, r6
   47d6c:	strd	r4, [sp]
   47d70:	mov	r0, r7
   47d74:	bl	2203c <fputs@plt+0x10f28>
   47d78:	add	r9, r9, #1
   47d7c:	cmp	r0, #0
   47d80:	beq	47d48 <fputs@plt+0x36c34>
   47d84:	mov	r6, r0
   47d88:	mov	r0, r6
   47d8c:	add	sp, sp, #140	; 0x8c
   47d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47d94:	ldr	r3, [r7, #12]
   47d98:	cmp	r3, #0
   47d9c:	bne	47b5c <fputs@plt+0x36a48>
   47da0:	b	47af0 <fputs@plt+0x369dc>
   47da4:	rev	r2, ip
   47da8:	rev	r3, r6
   47dac:	str	r2, [sp, #128]	; 0x80
   47db0:	str	r3, [sp, #132]	; 0x84
   47db4:	ldr	r0, [r5, #8]
   47db8:	mov	r2, #0
   47dbc:	mov	r3, #1
   47dc0:	strb	r2, [r5, #65]	; 0x41
   47dc4:	strb	r3, [r5, #47]	; 0x2f
   47dc8:	ldr	lr, [r0]
   47dcc:	mov	r2, #0
   47dd0:	mov	r3, #0
   47dd4:	ldr	r7, [sp, #36]	; 0x24
   47dd8:	str	r6, [r5, #80]	; 0x50
   47ddc:	str	r7, [r5, #36]	; 0x24
   47de0:	str	ip, [r5, #76]	; 0x4c
   47de4:	mov	r1, r9
   47de8:	strd	r2, [sp]
   47dec:	mov	r2, #32
   47df0:	ldr	r3, [lr, #12]
   47df4:	blx	r3
   47df8:	subs	r6, r0, #0
   47dfc:	bne	47a24 <fputs@plt+0x36910>
   47e00:	ldrb	r3, [r5, #48]	; 0x30
   47e04:	ldr	r2, [sp, #48]	; 0x30
   47e08:	cmp	r3, #0
   47e0c:	cmpne	r2, #0
   47e10:	beq	47a3c <fputs@plt+0x36928>
   47e14:	ldr	r3, [r5, #8]
   47e18:	and	r1, r2, #19
   47e1c:	mov	r0, r3
   47e20:	ldr	r3, [r3]
   47e24:	ldr	r3, [r3, #20]
   47e28:	blx	r3
   47e2c:	subs	r6, r0, #0
   47e30:	beq	47a3c <fputs@plt+0x36928>
   47e34:	b	47a24 <fputs@plt+0x36910>
   47e38:	ldr	r3, [r4, #16]
   47e3c:	ldr	r1, [r4, #4]
   47e40:	ldr	r2, [pc, #1264]	; 48338 <fputs@plt+0x37224>
   47e44:	ldr	r3, [r3, #112]	; 0x70
   47e48:	rev	r3, r3
   47e4c:	add	r3, r3, #1
   47e50:	rev	r3, r3
   47e54:	str	r3, [r1, #24]
   47e58:	ldr	r1, [r4, #4]
   47e5c:	str	r3, [r1, #92]	; 0x5c
   47e60:	ldr	r3, [r4, #4]
   47e64:	str	r2, [r3, #96]	; 0x60
   47e68:	b	4797c <fputs@plt+0x36868>
   47e6c:	add	r9, sp, #104	; 0x68
   47e70:	mov	r1, r9
   47e74:	mov	r0, #4
   47e78:	bl	46a6c <fputs@plt+0x35958>
   47e7c:	ldrb	r3, [r5, #43]	; 0x2b
   47e80:	cmp	r3, #0
   47e84:	beq	48008 <fputs@plt+0x36ef4>
   47e88:	mov	r0, r5
   47e8c:	ldr	r1, [sp, #104]	; 0x68
   47e90:	bl	1eb04 <fputs@plt+0xd9f0>
   47e94:	ldrb	r3, [r5, #43]	; 0x2b
   47e98:	ldr	r0, [r5, #4]
   47e9c:	cmp	r3, #0
   47ea0:	bne	479e8 <fputs@plt+0x368d4>
   47ea4:	mov	r2, #4
   47ea8:	mov	r1, r2
   47eac:	bl	1edb0 <fputs@plt+0xdc9c>
   47eb0:	ldr	r0, [r5, #4]
   47eb4:	ldrb	r3, [r5, #43]	; 0x2b
   47eb8:	b	479d8 <fputs@plt+0x368c4>
   47ebc:	mov	r1, r7
   47ec0:	mov	r0, #8
   47ec4:	bl	46a6c <fputs@plt+0x35958>
   47ec8:	ldr	ip, [sp, #104]	; 0x68
   47ecc:	ldr	r6, [sp, #108]	; 0x6c
   47ed0:	ldr	r2, [sp, #112]	; 0x70
   47ed4:	ldr	r3, [sp, #116]	; 0x74
   47ed8:	add	r6, ip, r6
   47edc:	b	47b9c <fputs@plt+0x36a88>
   47ee0:	ldr	r3, [sp, #56]	; 0x38
   47ee4:	ldr	r8, [r5, #68]	; 0x44
   47ee8:	mov	r9, r3
   47eec:	str	r3, [sp, #16]
   47ef0:	mov	r7, r4
   47ef4:	mov	r3, #1
   47ef8:	mov	sl, #0
   47efc:	b	47f18 <fputs@plt+0x36e04>
   47f00:	ldr	r7, [r7, #12]
   47f04:	cmp	r7, #0
   47f08:	moveq	r1, #0
   47f0c:	andne	r1, r2, #1
   47f10:	cmp	r1, #0
   47f14:	beq	47f54 <fputs@plt+0x36e40>
   47f18:	ldrh	r1, [r7, #24]
   47f1c:	mov	r2, r3
   47f20:	mov	r0, sl
   47f24:	tst	r1, #128	; 0x80
   47f28:	beq	47f00 <fputs@plt+0x36dec>
   47f2c:	add	r8, r8, #1
   47f30:	ldr	r2, [r7, #20]
   47f34:	mov	r1, r8
   47f38:	mov	r0, r5
   47f3c:	str	r3, [sp, #8]
   47f40:	bl	450b8 <fputs@plt+0x33fa4>
   47f44:	ldr	r3, [sp, #8]
   47f48:	clz	r2, r0
   47f4c:	lsr	r2, r2, #5
   47f50:	b	47f00 <fputs@plt+0x36dec>
   47f54:	mov	r7, r2
   47f58:	mov	r6, r0
   47f5c:	ldr	r3, [sp, #16]
   47f60:	tst	r3, r7
   47f64:	beq	47fa0 <fputs@plt+0x36e8c>
   47f68:	ldr	r6, [sp, #32]
   47f6c:	add	r8, r8, #1
   47f70:	mov	r1, r8
   47f74:	ldr	r2, [r6, #20]
   47f78:	mov	r0, r5
   47f7c:	bl	450b8 <fputs@plt+0x33fa4>
   47f80:	sub	r9, r9, #1
   47f84:	cmp	r9, #0
   47f88:	clz	r3, r0
   47f8c:	lsr	r3, r3, #5
   47f90:	movle	r3, #0
   47f94:	cmp	r3, #0
   47f98:	bne	47f6c <fputs@plt+0x36e58>
   47f9c:	mov	r6, r0
   47fa0:	cmp	r6, #0
   47fa4:	bne	47a24 <fputs@plt+0x36910>
   47fa8:	ldr	r2, [sp, #36]	; 0x24
   47fac:	ldr	r1, [sp, #56]	; 0x38
   47fb0:	bic	r3, r2, #255	; 0xff
   47fb4:	orr	r3, r3, r2, asr #16
   47fb8:	cmp	r1, #0
   47fbc:	str	r8, [r5, #68]	; 0x44
   47fc0:	strh	r3, [r5, #66]	; 0x42
   47fc4:	bne	4803c <fputs@plt+0x36f28>
   47fc8:	ldr	r3, [fp, #96]	; 0x60
   47fcc:	cmp	r3, #0
   47fd0:	bne	47fdc <fputs@plt+0x36ec8>
   47fd4:	b	47a24 <fputs@plt+0x36910>
   47fd8:	ldr	r3, [fp, #96]	; 0x60
   47fdc:	subs	r0, r3, #0
   47fe0:	beq	47ff0 <fputs@plt+0x36edc>
   47fe4:	ldr	r2, [r4, #4]
   47fe8:	ldr	r1, [r4, #20]
   47fec:	bl	47888 <fputs@plt+0x36774>
   47ff0:	ldr	r4, [r4, #12]
   47ff4:	cmp	r4, #0
   47ff8:	bne	47fd8 <fputs@plt+0x36ec4>
   47ffc:	mov	r0, r6
   48000:	add	sp, sp, #140	; 0x8c
   48004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48008:	mov	r2, #4
   4800c:	mov	r1, r2
   48010:	ldr	r0, [r5, #4]
   48014:	bl	1ed20 <fputs@plt+0xdc0c>
   48018:	subs	r6, r0, #0
   4801c:	beq	47e88 <fputs@plt+0x36d74>
   48020:	cmp	r6, #5
   48024:	bne	47a24 <fputs@plt+0x36910>
   48028:	ldrb	r3, [r5, #43]	; 0x2b
   4802c:	ldr	r0, [r5, #4]
   48030:	b	479d8 <fputs@plt+0x368c4>
   48034:	mov	r1, r4
   48038:	b	47964 <fputs@plt+0x36850>
   4803c:	ldr	r3, [r5, #60]	; 0x3c
   48040:	ldr	r2, [sp, #52]	; 0x34
   48044:	add	r3, r3, #1
   48048:	str	r2, [r5, #72]	; 0x48
   4804c:	str	r3, [r5, #60]	; 0x3c
   48050:	mov	r0, r5
   48054:	bl	1ea14 <fputs@plt+0xd900>
   48058:	str	r8, [r5, #12]
   4805c:	b	47fc8 <fputs@plt+0x36eb4>
   48060:	mov	r6, #0
   48064:	mov	r3, #1
   48068:	mov	r9, r6
   4806c:	mov	r7, r3
   48070:	str	r6, [sp, #16]
   48074:	ldrb	r3, [r5, #47]	; 0x2f
   48078:	cmp	r3, #0
   4807c:	beq	48100 <fputs@plt+0x36fec>
   48080:	ldrd	r2, [r5, #16]
   48084:	cmp	r2, #0
   48088:	strd	r2, [sp, #40]	; 0x28
   4808c:	sbcs	r3, r3, #0
   48090:	blt	48100 <fputs@plt+0x36fec>
   48094:	ldr	r3, [sp, #68]	; 0x44
   48098:	add	ip, r9, sl
   4809c:	ldr	r1, [sp, #28]
   480a0:	umull	r2, r3, ip, r3
   480a4:	strd	r2, [sp, #8]
   480a8:	ldr	r3, [sp, #12]
   480ac:	mla	r3, ip, r1, r3
   480b0:	str	r3, [sp, #12]
   480b4:	ldrd	r2, [sp, #8]
   480b8:	adds	r2, r2, #31
   480bc:	adc	r3, r3, #0
   480c0:	mov	r0, r2
   480c4:	mov	r1, r3
   480c8:	ldrd	r2, [sp, #40]	; 0x28
   480cc:	cmp	r0, r2
   480d0:	sbcs	r1, r1, r3
   480d4:	blt	480e8 <fputs@plt+0x36fd4>
   480d8:	ldrd	r2, [sp, #8]
   480dc:	adds	r2, r2, #32
   480e0:	adc	r3, r3, #0
   480e4:	strd	r2, [sp, #40]	; 0x28
   480e8:	ldrd	r2, [sp, #40]	; 0x28
   480ec:	add	r1, r5, #108	; 0x6c
   480f0:	add	r0, r5, #8
   480f4:	bl	386d0 <fputs@plt+0x275bc>
   480f8:	mov	r3, #0
   480fc:	strb	r3, [r5, #47]	; 0x2f
   48100:	cmp	r7, #0
   48104:	ldr	r8, [r5, #68]	; 0x44
   48108:	bne	47ef0 <fputs@plt+0x36ddc>
   4810c:	b	47f5c <fputs@plt+0x36e48>
   48110:	ldr	r3, [r5, #36]	; 0x24
   48114:	add	r6, r3, #24
   48118:	mov	r0, r6
   4811c:	str	r6, [sp, #8]
   48120:	bl	2c320 <fputs@plt+0x1b20c>
   48124:	subs	r7, r0, #0
   48128:	moveq	r6, #7
   4812c:	beq	47a24 <fputs@plt+0x36910>
   48130:	ldr	ip, [r5, #104]	; 0x68
   48134:	cmp	ip, #1
   48138:	beq	48320 <fputs@plt+0x3720c>
   4813c:	sub	ip, ip, #2
   48140:	asr	r1, r6, #31
   48144:	umull	r8, r9, ip, r6
   48148:	mla	r9, ip, r1, r9
   4814c:	adds	r8, r8, #48	; 0x30
   48150:	adc	r9, r9, #0
   48154:	ldr	r3, [r5, #8]
   48158:	mov	r2, #8
   4815c:	mov	r0, r3
   48160:	ldr	r3, [r3]
   48164:	mov	r1, r7
   48168:	strd	r8, [sp]
   4816c:	ldr	r3, [r3, #8]
   48170:	blx	r3
   48174:	ldr	r3, [r7]
   48178:	ldr	r2, [r5, #104]	; 0x68
   4817c:	rev	r3, r3
   48180:	str	r3, [r5, #76]	; 0x4c
   48184:	ldr	r3, [r7, #4]
   48188:	mov	r1, r2
   4818c:	rev	r3, r3
   48190:	mov	r2, #0
   48194:	str	r3, [r5, #80]	; 0x50
   48198:	str	r2, [r5, #104]	; 0x68
   4819c:	cmp	sl, r1
   481a0:	cmpcs	r0, #0
   481a4:	mov	r6, r0
   481a8:	bne	48294 <fputs@plt+0x37180>
   481ac:	ldr	r6, [sp, #8]
   481b0:	add	r0, r7, #24
   481b4:	str	sl, [sp, #40]	; 0x28
   481b8:	asr	r3, r6, #31
   481bc:	str	fp, [sp, #72]	; 0x48
   481c0:	mov	sl, r1
   481c4:	mov	r8, r6
   481c8:	mov	r9, r3
   481cc:	mov	fp, r5
   481d0:	str	r0, [sp, #60]	; 0x3c
   481d4:	add	r0, sp, #104	; 0x68
   481d8:	str	r0, [sp, #8]
   481dc:	str	r4, [sp, #64]	; 0x40
   481e0:	sub	r2, sl, #1
   481e4:	ldr	r0, [fp, #8]
   481e8:	umull	r4, r5, r2, r8
   481ec:	ldr	r3, [r0]
   481f0:	mla	r5, r2, r9, r5
   481f4:	adds	r4, r4, #32
   481f8:	adc	r5, r5, #0
   481fc:	mov	r2, r6
   48200:	strd	r4, [sp]
   48204:	mov	r1, r7
   48208:	ldr	r3, [r3, #8]
   4820c:	blx	r3
   48210:	cmp	r0, #0
   48214:	beq	48228 <fputs@plt+0x37114>
   48218:	mov	r6, r0
   4821c:	mov	r0, r7
   48220:	bl	1cd68 <fputs@plt+0xbc54>
   48224:	b	47a24 <fputs@plt+0x36910>
   48228:	ldr	r1, [r7]
   4822c:	ldr	r2, [r7, #4]
   48230:	ldr	r3, [sp, #8]
   48234:	rev	r1, r1
   48238:	rev	r2, r2
   4823c:	str	r3, [sp]
   48240:	mov	r0, fp
   48244:	ldr	r3, [sp, #60]	; 0x3c
   48248:	bl	21f80 <fputs@plt+0x10e6c>
   4824c:	ldr	r3, [fp, #8]
   48250:	mov	r2, #24
   48254:	mov	r0, r3
   48258:	ldr	r3, [r3]
   4825c:	ldr	r1, [sp, #8]
   48260:	strd	r4, [sp]
   48264:	ldr	r3, [r3, #12]
   48268:	blx	r3
   4826c:	ldr	r3, [sp, #40]	; 0x28
   48270:	add	sl, sl, #1
   48274:	cmp	r3, sl
   48278:	cmpcs	r0, #0
   4827c:	beq	481e0 <fputs@plt+0x370cc>
   48280:	mov	r5, fp
   48284:	ldr	r4, [sp, #64]	; 0x40
   48288:	ldr	fp, [sp, #72]	; 0x48
   4828c:	mov	sl, r3
   48290:	mov	r6, r0
   48294:	mov	r0, r7
   48298:	bl	1cd68 <fputs@plt+0xbc54>
   4829c:	cmp	r6, #0
   482a0:	beq	47c98 <fputs@plt+0x36b84>
   482a4:	b	47a24 <fputs@plt+0x36910>
   482a8:	mov	r3, #1
   482ac:	ldr	fp, [sp, #16]
   482b0:	ldr	r5, [sp, #8]
   482b4:	ldr	r4, [sp, #40]	; 0x28
   482b8:	ldr	sl, [sp, #48]	; 0x30
   482bc:	mov	r6, r0
   482c0:	str	r3, [sp, #16]
   482c4:	mov	r7, r3
   482c8:	b	48074 <fputs@plt+0x36f60>
   482cc:	ldr	r0, [sp, #84]	; 0x54
   482d0:	str	r3, [sp, #16]
   482d4:	mov	r9, r3
   482d8:	ldr	r3, [r0]
   482dc:	ldr	r2, [sp, #48]	; 0x30
   482e0:	ldr	r3, [r3, #20]
   482e4:	and	r1, r2, #19
   482e8:	blx	r3
   482ec:	clz	r3, r0
   482f0:	lsr	r3, r3, #5
   482f4:	mov	r6, r0
   482f8:	mov	r7, r3
   482fc:	b	48074 <fputs@plt+0x36f60>
   48300:	mov	r6, #4096	; 0x1000
   48304:	mov	r7, #0
   48308:	b	47cd8 <fputs@plt+0x36bc4>
   4830c:	cmp	r0, #65536	; 0x10000
   48310:	movge	r0, #65536	; 0x10000
   48314:	mov	r6, r0
   48318:	asr	r7, r0, #31
   4831c:	b	47cd8 <fputs@plt+0x36bc4>
   48320:	mov	r8, #24
   48324:	mov	r9, #0
   48328:	b	48154 <fputs@plt+0x37040>
   4832c:	stmiane	r2!, {r8, sl, fp, sp}^
   48330:	andhi	r7, r6, #55, 30	; 0xdc
   48334:	bls	ffa73418 <fputs@plt+0xffa62304>
   48338:	rscsge	r2, r5, r0, lsl #26
   4833c:	ldr	ip, [r0, #72]	; 0x48
   48340:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48344:	cmp	r3, #0
   48348:	ldr	sl, [r0, #68]	; 0x44
   4834c:	moveq	sl, ip
   48350:	mov	r4, r0
   48354:	mov	r5, r1
   48358:	ldrd	r0, [r1]
   4835c:	sub	sp, sp, #36	; 0x24
   48360:	ldr	ip, [sl]
   48364:	add	r6, sp, #28
   48368:	strd	r0, [sp]
   4836c:	mov	r7, r3
   48370:	ldr	r3, [r4, #208]	; 0xd0
   48374:	mov	fp, r2
   48378:	mov	r0, sl
   4837c:	ldr	r8, [ip, #8]
   48380:	mov	r1, r6
   48384:	mov	r2, #4
   48388:	str	r3, [sp, #16]
   4838c:	blx	r8
   48390:	subs	r3, r0, #0
   48394:	str	r3, [sp, #12]
   48398:	bne	48414 <fputs@plt+0x37300>
   4839c:	ldrd	r0, [r5]
   483a0:	ldr	r3, [sl]
   483a4:	ldr	ip, [sp, #28]
   483a8:	adds	r8, r0, #4
   483ac:	adc	r9, r1, #0
   483b0:	ldr	r2, [r4, #160]	; 0xa0
   483b4:	rev	ip, ip
   483b8:	strd	r8, [sp]
   483bc:	ldr	r1, [sp, #16]
   483c0:	ldr	r3, [r3, #8]
   483c4:	mov	r0, sl
   483c8:	str	ip, [sp, #20]
   483cc:	blx	r3
   483d0:	subs	r3, r0, #0
   483d4:	str	r3, [sp, #12]
   483d8:	bne	48414 <fputs@plt+0x37300>
   483dc:	ldr	r1, [r4, #160]	; 0xa0
   483e0:	ldrd	r2, [r5]
   483e4:	add	r0, r1, #4
   483e8:	add	r0, r0, r7, lsl #2
   483ec:	adds	r8, r2, r0
   483f0:	adc	r9, r3, r0, asr #31
   483f4:	ldr	ip, [sp, #20]
   483f8:	mov	r2, r8
   483fc:	mov	r3, r9
   48400:	cmp	ip, #0
   48404:	strd	r2, [r5]
   48408:	bne	48420 <fputs@plt+0x3730c>
   4840c:	mov	r3, #101	; 0x65
   48410:	str	r3, [sp, #12]
   48414:	ldr	r0, [sp, #12]
   48418:	add	sp, sp, #36	; 0x24
   4841c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48420:	ldr	r0, [pc, #816]	; 48758 <fputs@plt+0x37644>
   48424:	add	r0, pc, r0
   48428:	ldr	r0, [r0, #272]	; 0x110
   4842c:	bl	8e518 <fputs@plt+0x7d404>
   48430:	ldr	r3, [sp, #20]
   48434:	add	r0, r0, #1
   48438:	cmp	r0, r3
   4843c:	beq	4840c <fputs@plt+0x372f8>
   48440:	ldr	r1, [r4, #28]
   48444:	cmp	r1, r3
   48448:	bcc	48414 <fputs@plt+0x37300>
   4844c:	cmp	fp, #0
   48450:	beq	48580 <fputs@plt+0x3746c>
   48454:	mov	r1, r3
   48458:	mov	r0, fp
   4845c:	bl	17798 <fputs@plt+0x6684>
   48460:	cmp	r0, #0
   48464:	bne	48414 <fputs@plt+0x37300>
   48468:	cmp	r7, #0
   4846c:	bne	48588 <fputs@plt+0x37474>
   48470:	mov	r0, fp
   48474:	ldr	r1, [sp, #20]
   48478:	bl	2781c <fputs@plt+0x16708>
   4847c:	cmp	r0, #0
   48480:	bne	485d4 <fputs@plt+0x374c0>
   48484:	ldr	r3, [sp, #20]
   48488:	cmp	r3, #1
   4848c:	beq	48648 <fputs@plt+0x37534>
   48490:	ldr	r3, [r4, #216]	; 0xd8
   48494:	cmp	r3, #0
   48498:	beq	48724 <fputs@plt+0x37610>
   4849c:	mov	r3, #0
   484a0:	cmp	r7, #0
   484a4:	str	r3, [sp, #28]
   484a8:	beq	485dc <fputs@plt+0x374c8>
   484ac:	ldrb	r3, [r4, #7]
   484b0:	cmp	r3, #0
   484b4:	movne	r2, #1
   484b8:	bne	484d4 <fputs@plt+0x373c0>
   484bc:	ldrd	r2, [r5]
   484c0:	ldrd	r0, [r4, #88]	; 0x58
   484c4:	cmp	r0, r2
   484c8:	sbcs	r3, r1, r3
   484cc:	movge	r2, #1
   484d0:	movlt	r2, #0
   484d4:	ldr	ip, [r4, #64]	; 0x40
   484d8:	ldr	r3, [ip]
   484dc:	cmp	r3, #0
   484e0:	beq	48640 <fputs@plt+0x3752c>
   484e4:	ldrb	r1, [r4, #17]
   484e8:	sub	r1, r1, #1
   484ec:	cmp	r1, #2
   484f0:	movls	r2, #0
   484f4:	andhi	r2, r2, #1
   484f8:	cmp	r2, #0
   484fc:	bne	486a4 <fputs@plt+0x37590>
   48500:	ldr	r3, [sp, #28]
   48504:	cmp	r7, #0
   48508:	cmpeq	r3, #0
   4850c:	beq	485f0 <fputs@plt+0x374dc>
   48510:	cmp	r3, #0
   48514:	beq	48414 <fputs@plt+0x37300>
   48518:	ldr	r6, [r3, #4]
   4851c:	ldr	r1, [sp, #16]
   48520:	ldr	r2, [r4, #160]	; 0xa0
   48524:	mov	r0, r6
   48528:	bl	10f7c <memcpy@plt>
   4852c:	ldr	r3, [r4, #204]	; 0xcc
   48530:	ldr	r0, [sp, #28]
   48534:	blx	r3
   48538:	cmp	r7, #0
   4853c:	beq	48568 <fputs@plt+0x37454>
   48540:	ldr	r3, [sp, #72]	; 0x48
   48544:	cmp	r3, #0
   48548:	beq	48560 <fputs@plt+0x3744c>
   4854c:	ldrd	r0, [r5]
   48550:	ldrd	r2, [r4, #88]	; 0x58
   48554:	cmp	r2, r0
   48558:	sbcs	r3, r3, r1
   4855c:	blt	48568 <fputs@plt+0x37454>
   48560:	ldr	r0, [sp, #28]
   48564:	bl	1e1b4 <fputs@plt+0xd0a0>
   48568:	ldr	r3, [sp, #20]
   4856c:	cmp	r3, #1
   48570:	beq	48700 <fputs@plt+0x375ec>
   48574:	ldr	r0, [sp, #28]
   48578:	bl	17a54 <fputs@plt+0x6940>
   4857c:	b	48414 <fputs@plt+0x37300>
   48580:	cmp	r7, #0
   48584:	beq	48484 <fputs@plt+0x37370>
   48588:	subs	r2, r8, #4
   4858c:	ldr	r1, [sl]
   48590:	sbc	r3, r9, #0
   48594:	mov	r0, sl
   48598:	strd	r2, [sp]
   4859c:	mov	r2, #4
   485a0:	ldr	r3, [r1, #8]
   485a4:	mov	r1, r6
   485a8:	blx	r3
   485ac:	cmp	r0, #0
   485b0:	bne	485d4 <fputs@plt+0x374c0>
   485b4:	ldr	r2, [sp, #72]	; 0x48
   485b8:	ldr	r3, [sp, #28]
   485bc:	cmp	r2, #0
   485c0:	rev	r0, r3
   485c4:	beq	48660 <fputs@plt+0x3754c>
   485c8:	cmp	fp, #0
   485cc:	bne	48470 <fputs@plt+0x3735c>
   485d0:	b	48484 <fputs@plt+0x37370>
   485d4:	str	r0, [sp, #12]
   485d8:	b	48414 <fputs@plt+0x37300>
   485dc:	ldr	ip, [r4, #64]	; 0x40
   485e0:	ldr	r3, [ip]
   485e4:	cmp	r3, #0
   485e8:	movne	r2, #1
   485ec:	bne	484e4 <fputs@plt+0x373d0>
   485f0:	ldrb	r1, [r4, #21]
   485f4:	mov	r3, #1
   485f8:	mov	r2, r6
   485fc:	orr	r1, r1, #2
   48600:	strb	r1, [r4, #21]
   48604:	mov	r0, r4
   48608:	ldr	r1, [sp, #20]
   4860c:	bl	49f74 <fputs@plt+0x38e60>
   48610:	ldrb	r3, [r4, #21]
   48614:	bic	r3, r3, #2
   48618:	strb	r3, [r4, #21]
   4861c:	subs	r3, r0, #0
   48620:	str	r3, [sp, #12]
   48624:	bne	48414 <fputs@plt+0x37300>
   48628:	ldr	r3, [sp, #28]
   4862c:	mov	r0, r3
   48630:	ldrh	r2, [r3, #24]
   48634:	bic	r2, r2, #16
   48638:	strh	r2, [r3, #24]
   4863c:	bl	17b1c <fputs@plt+0x6a08>
   48640:	ldr	r3, [sp, #28]
   48644:	b	48510 <fputs@plt+0x373fc>
   48648:	ldr	r3, [sp, #16]
   4864c:	ldrsh	r2, [r4, #150]	; 0x96
   48650:	ldrb	r3, [r3, #20]
   48654:	cmp	r2, r3
   48658:	strhne	r3, [r4, #150]	; 0x96
   4865c:	b	48490 <fputs@plt+0x3737c>
   48660:	ldr	r3, [r4, #160]	; 0xa0
   48664:	ldr	r2, [r4, #52]	; 0x34
   48668:	sub	r3, r3, #200	; 0xc8
   4866c:	cmp	r3, #0
   48670:	ble	48698 <fputs@plt+0x37584>
   48674:	ldr	r9, [sp, #16]
   48678:	ldr	r8, [sp, #12]
   4867c:	ldrb	r1, [r9, r3]
   48680:	sub	r3, r3, #200	; 0xc8
   48684:	cmp	r3, #0
   48688:	add	r2, r2, r1
   4868c:	bgt	4867c <fputs@plt+0x37568>
   48690:	str	r9, [sp, #16]
   48694:	str	r8, [sp, #12]
   48698:	cmp	r0, r2
   4869c:	bne	4840c <fputs@plt+0x372f8>
   486a0:	b	485c8 <fputs@plt+0x374b4>
   486a4:	ldr	r6, [sp, #20]
   486a8:	ldr	r2, [r4, #160]	; 0xa0
   486ac:	sub	lr, r6, #1
   486b0:	mov	r0, ip
   486b4:	umull	sl, fp, lr, r2
   486b8:	asr	r1, r2, #31
   486bc:	mla	fp, lr, r1, fp
   486c0:	ldr	r1, [sp, #16]
   486c4:	strd	sl, [sp]
   486c8:	ldr	r3, [r3, #12]
   486cc:	blx	r3
   486d0:	ldr	r3, [r4, #36]	; 0x24
   486d4:	cmp	r3, r6
   486d8:	strcc	r6, [r4, #36]	; 0x24
   486dc:	str	r0, [sp, #12]
   486e0:	ldr	r0, [r4, #96]	; 0x60
   486e4:	cmp	r0, #0
   486e8:	beq	48640 <fputs@plt+0x3752c>
   486ec:	ldr	r2, [sp, #16]
   486f0:	ldr	r1, [sp, #20]
   486f4:	bl	47888 <fputs@plt+0x36774>
   486f8:	ldr	r3, [sp, #28]
   486fc:	b	48510 <fputs@plt+0x373fc>
   48700:	ldr	ip, [r6, #24]!
   48704:	ldr	r0, [r6, #4]
   48708:	ldr	r1, [r6, #8]
   4870c:	ldr	r2, [r6, #12]
   48710:	str	ip, [r4, #112]	; 0x70
   48714:	str	r0, [r4, #116]	; 0x74
   48718:	str	r1, [r4, #120]	; 0x78
   4871c:	str	r2, [r4, #124]	; 0x7c
   48720:	b	48574 <fputs@plt+0x37460>
   48724:	ldr	r1, [sp, #20]
   48728:	add	r0, r4, #212	; 0xd4
   4872c:	bl	21054 <fputs@plt+0xff40>
   48730:	cmp	r7, #0
   48734:	str	r0, [sp, #28]
   48738:	bne	484ac <fputs@plt+0x37398>
   4873c:	cmp	r0, #0
   48740:	beq	485dc <fputs@plt+0x374c8>
   48744:	ldrh	r2, [r0, #24]
   48748:	lsr	r2, r2, #3
   4874c:	eor	r2, r2, #1
   48750:	and	r2, r2, #1
   48754:	b	484d4 <fputs@plt+0x373c0>
   48758:	andeq	r1, r6, r4, asr sp
   4875c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48760:	mov	r8, r0
   48764:	ldr	r0, [r0, #68]	; 0x44
   48768:	sub	sp, sp, #76	; 0x4c
   4876c:	mov	r5, #0
   48770:	ldr	r3, [r0]
   48774:	mov	r2, #1
   48778:	str	r1, [sp, #16]
   4877c:	str	r5, [sp, #44]	; 0x2c
   48780:	ldr	r3, [r3, #24]
   48784:	str	r2, [sp, #48]	; 0x30
   48788:	add	r1, sp, #56	; 0x38
   4878c:	ldr	r6, [r8]
   48790:	blx	r3
   48794:	subs	r9, r0, #0
   48798:	movne	r6, r5
   4879c:	beq	487dc <fputs@plt+0x376c8>
   487a0:	ldrb	r3, [r8, #13]
   487a4:	strb	r3, [r8, #19]
   487a8:	cmp	r5, #0
   487ac:	beq	487c8 <fputs@plt+0x376b4>
   487b0:	ldr	r1, [pc, #1556]	; 48dcc <fputs@plt+0x37cb8>
   487b4:	mov	r2, r6
   487b8:	ldr	r3, [r8, #180]	; 0xb4
   487bc:	add	r1, pc, r1
   487c0:	ldr	r0, [pc, #1544]	; 48dd0 <fputs@plt+0x37cbc>
   487c4:	bl	355cc <fputs@plt+0x244b8>
   487c8:	mov	r0, r8
   487cc:	bl	1e85c <fputs@plt+0xd748>
   487d0:	mov	r0, r9
   487d4:	add	sp, sp, #76	; 0x4c
   487d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   487dc:	ldr	r3, [r8]
   487e0:	ldr	r7, [r8, #208]	; 0xd0
   487e4:	ldr	r0, [r8, #68]	; 0x44
   487e8:	ldr	r2, [r3, #8]
   487ec:	mov	r1, r7
   487f0:	add	r2, r2, #1
   487f4:	bl	1c4f8 <fputs@plt+0xb3e4>
   487f8:	subs	r4, r0, #0
   487fc:	bne	48910 <fputs@plt+0x377fc>
   48800:	ldrb	r3, [r7]
   48804:	cmp	r3, r5
   48808:	bne	48cec <fputs@plt+0x37bd8>
   4880c:	ldr	r6, [sp, #48]	; 0x30
   48810:	cmp	r6, #0
   48814:	bne	48934 <fputs@plt+0x37820>
   48818:	mov	r5, r6
   4881c:	ldrb	r2, [r8, #13]
   48820:	ldr	r3, [r8]
   48824:	ldr	r4, [r8, #208]	; 0xd0
   48828:	strb	r2, [r8, #19]
   4882c:	ldr	r2, [r3, #8]
   48830:	mov	r1, r4
   48834:	add	r2, r2, #1
   48838:	ldr	r0, [r8, #68]	; 0x44
   4883c:	bl	1c4f8 <fputs@plt+0xb3e4>
   48840:	subs	r9, r0, #0
   48844:	bne	487a8 <fputs@plt+0x37694>
   48848:	ldrb	r3, [r8, #17]
   4884c:	sub	r3, r3, #1
   48850:	cmp	r3, #2
   48854:	bhi	4891c <fputs@plt+0x37808>
   48858:	ldrb	r1, [r4]
   4885c:	mov	r2, #0
   48860:	mov	r0, r8
   48864:	subs	r1, r1, r2
   48868:	movne	r1, #1
   4886c:	bl	1f050 <fputs@plt+0xdf3c>
   48870:	subs	r9, r0, #0
   48874:	bne	487a8 <fputs@plt+0x37694>
   48878:	ldrb	r3, [r4]
   4887c:	cmp	r3, #0
   48880:	beq	487a8 <fputs@plt+0x37694>
   48884:	ldr	r9, [sp, #48]	; 0x30
   48888:	cmp	r9, #0
   4888c:	beq	487a8 <fputs@plt+0x37694>
   48890:	ldr	r7, [r8]
   48894:	ldr	r0, [r7, #4]
   48898:	lsl	r0, r0, #1
   4889c:	asr	r1, r0, #31
   488a0:	bl	27078 <fputs@plt+0x15f64>
   488a4:	subs	fp, r0, #0
   488a8:	beq	48d40 <fputs@plt+0x37c2c>
   488ac:	ldr	r3, [r7, #4]
   488b0:	mov	sl, #0
   488b4:	str	r3, [sp, #16]
   488b8:	str	sl, [sp]
   488bc:	ldr	r3, [pc, #1296]	; 48dd4 <fputs@plt+0x37cc0>
   488c0:	ldr	r9, [r7, #24]
   488c4:	mov	r2, fp
   488c8:	mov	r1, r4
   488cc:	mov	r0, r7
   488d0:	blx	r9
   488d4:	subs	r9, r0, #0
   488d8:	beq	48b10 <fputs@plt+0x379fc>
   488dc:	mov	r0, sl
   488e0:	bl	1cd68 <fputs@plt+0xbc54>
   488e4:	ldr	r3, [fp]
   488e8:	cmp	r3, #0
   488ec:	beq	48904 <fputs@plt+0x377f0>
   488f0:	ldr	r3, [r3, #4]
   488f4:	mov	r0, fp
   488f8:	blx	r3
   488fc:	mov	r3, #0
   48900:	str	r3, [fp]
   48904:	mov	r0, fp
   48908:	bl	1cd68 <fputs@plt+0xbc54>
   4890c:	b	487a8 <fputs@plt+0x37694>
   48910:	mov	r6, r9
   48914:	mov	r9, r4
   48918:	b	487a0 <fputs@plt+0x3768c>
   4891c:	mov	r1, r9
   48920:	mov	r0, r8
   48924:	bl	1e928 <fputs@plt+0xd814>
   48928:	subs	r9, r0, #0
   4892c:	bne	487a8 <fputs@plt+0x37694>
   48930:	b	48858 <fputs@plt+0x37744>
   48934:	mov	r1, #0
   48938:	mov	r0, #0
   4893c:	mov	r5, r8
   48940:	ldrd	r2, [sp, #56]	; 0x38
   48944:	strd	r0, [r5, #80]!	; 0x50
   48948:	ldr	r1, [sp, #16]
   4894c:	mov	fp, #0
   48950:	str	r1, [sp, #20]
   48954:	mov	sl, #1
   48958:	add	r1, sp, #44	; 0x2c
   4895c:	str	r1, [sp, #36]	; 0x24
   48960:	add	r1, sp, #40	; 0x28
   48964:	str	r1, [sp, #32]
   48968:	ldr	r1, [sp, #36]	; 0x24
   4896c:	mov	r0, r8
   48970:	str	r1, [sp, #4]
   48974:	ldr	r1, [sp, #32]
   48978:	str	r1, [sp]
   4897c:	ldr	r1, [sp, #16]
   48980:	bl	28050 <fputs@plt+0x16f3c>
   48984:	subs	r9, r0, #0
   48988:	bne	48cc8 <fputs@plt+0x37bb4>
   4898c:	ldr	r0, [sp, #40]	; 0x28
   48990:	ldr	r3, [r8, #156]	; 0x9c
   48994:	cmn	r0, #1
   48998:	beq	48a80 <fputs@plt+0x3796c>
   4899c:	mov	r6, r3
   489a0:	mov	r7, #0
   489a4:	strd	r6, [sp, #8]
   489a8:	ldr	r3, [sp, #16]
   489ac:	cmp	r0, #0
   489b0:	cmpeq	r3, #0
   489b4:	bne	48a68 <fputs@plt+0x37954>
   489b8:	ldrd	r2, [r8, #88]	; 0x58
   489bc:	ldrd	r6, [sp, #8]
   489c0:	ldrd	r0, [r8, #80]	; 0x50
   489c4:	adds	r6, r6, r2
   489c8:	adc	r7, r7, r3
   489cc:	cmp	r7, r1
   489d0:	cmpeq	r6, r0
   489d4:	strd	r0, [sp, #24]
   489d8:	beq	48ad8 <fputs@plt+0x379c4>
   489dc:	ldrd	r2, [sp, #24]
   489e0:	ldrd	r0, [sp, #8]
   489e4:	cmp	r3, r1
   489e8:	cmpeq	r2, r0
   489ec:	beq	48ab8 <fputs@plt+0x379a4>
   489f0:	ldr	r3, [sp, #40]	; 0x28
   489f4:	cmp	r3, #0
   489f8:	beq	48b08 <fputs@plt+0x379f4>
   489fc:	ldr	r3, [sp, #20]
   48a00:	cmp	r3, #0
   48a04:	beq	48a10 <fputs@plt+0x378fc>
   48a08:	mov	r0, r8
   48a0c:	bl	1e2fc <fputs@plt+0xd1e8>
   48a10:	mov	r6, r4
   48a14:	b	48a2c <fputs@plt+0x37918>
   48a18:	add	r6, r6, #1
   48a1c:	ldr	r3, [sp, #40]	; 0x28
   48a20:	sub	r2, r6, r4
   48a24:	cmp	r2, r3
   48a28:	bcs	48a74 <fputs@plt+0x37960>
   48a2c:	str	fp, [sp]
   48a30:	mov	r3, sl
   48a34:	mov	r2, #0
   48a38:	mov	r1, r5
   48a3c:	mov	r0, r8
   48a40:	bl	4833c <fputs@plt+0x37228>
   48a44:	cmp	r0, #0
   48a48:	beq	48a18 <fputs@plt+0x37904>
   48a4c:	cmp	r0, #101	; 0x65
   48a50:	bne	48d18 <fputs@plt+0x37c04>
   48a54:	ldrd	r2, [sp, #56]	; 0x38
   48a58:	mov	r4, r6
   48a5c:	strd	r2, [r8, #80]	; 0x50
   48a60:	str	r9, [sp, #20]
   48a64:	b	48968 <fputs@plt+0x37854>
   48a68:	ldrd	r2, [r8, #80]	; 0x50
   48a6c:	strd	r2, [sp, #24]
   48a70:	b	489dc <fputs@plt+0x378c8>
   48a74:	ldrd	r2, [sp, #56]	; 0x38
   48a78:	mov	r4, r6
   48a7c:	b	48a60 <fputs@plt+0x3794c>
   48a80:	ldrd	r0, [sp, #56]	; 0x38
   48a84:	mov	r6, r3
   48a88:	mov	r7, #0
   48a8c:	ldr	r2, [r8, #160]	; 0xa0
   48a90:	strd	r6, [sp, #8]
   48a94:	add	r2, r2, #8
   48a98:	subs	r6, r0, r3
   48a9c:	sbc	r7, r1, r7
   48aa0:	mov	r0, r6
   48aa4:	mov	r1, r7
   48aa8:	asr	r3, r2, #31
   48aac:	bl	8eb10 <fputs@plt+0x7d9fc>
   48ab0:	str	r0, [sp, #40]	; 0x28
   48ab4:	b	489a8 <fputs@plt+0x37894>
   48ab8:	ldr	r1, [sp, #44]	; 0x2c
   48abc:	mov	r0, r8
   48ac0:	bl	1b230 <fputs@plt+0xa11c>
   48ac4:	cmp	r0, #0
   48ac8:	bne	48d4c <fputs@plt+0x37c38>
   48acc:	ldr	r3, [sp, #44]	; 0x2c
   48ad0:	str	r3, [r8, #28]
   48ad4:	b	489f0 <fputs@plt+0x378dc>
   48ad8:	ldrd	r0, [sp, #56]	; 0x38
   48adc:	ldrd	r6, [sp, #24]
   48ae0:	ldr	r2, [r8, #160]	; 0xa0
   48ae4:	subs	r6, r0, r6
   48ae8:	add	r2, r2, #8
   48aec:	sbc	r7, r1, r7
   48af0:	asr	r3, r2, #31
   48af4:	mov	r0, r6
   48af8:	mov	r1, r7
   48afc:	bl	8eb10 <fputs@plt+0x7d9fc>
   48b00:	str	r0, [sp, #40]	; 0x28
   48b04:	b	489dc <fputs@plt+0x378c8>
   48b08:	ldrd	r2, [sp, #56]	; 0x38
   48b0c:	b	48968 <fputs@plt+0x37854>
   48b10:	ldr	r3, [fp]
   48b14:	add	r1, sp, #64	; 0x40
   48b18:	mov	r0, fp
   48b1c:	ldr	r3, [r3, #24]
   48b20:	blx	r3
   48b24:	subs	r9, r0, #0
   48b28:	bne	488dc <fputs@plt+0x377c8>
   48b2c:	ldrd	r2, [sp, #64]	; 0x40
   48b30:	ldr	r1, [r7, #8]
   48b34:	add	r1, r1, #1
   48b38:	adds	r2, r2, r1
   48b3c:	adc	r3, r3, r1, asr #31
   48b40:	adds	r0, r2, #1
   48b44:	str	r1, [sp, #32]
   48b48:	adc	r1, r3, #0
   48b4c:	bl	232d8 <fputs@plt+0x121c4>
   48b50:	subs	sl, r0, #0
   48b54:	moveq	r9, #7
   48b58:	beq	488dc <fputs@plt+0x377c8>
   48b5c:	ldr	r3, [fp]
   48b60:	mov	r0, #0
   48b64:	mov	r1, #0
   48b68:	ldr	r2, [sp, #64]	; 0x40
   48b6c:	strd	r0, [sp]
   48b70:	mov	r1, sl
   48b74:	ldr	r3, [r3, #8]
   48b78:	mov	r0, fp
   48b7c:	str	r2, [sp, #8]
   48b80:	blx	r3
   48b84:	subs	r9, r0, #0
   48b88:	bne	488dc <fputs@plt+0x377c8>
   48b8c:	ldr	r3, [sp, #64]	; 0x40
   48b90:	strb	r9, [sl, r3]
   48b94:	ldrd	r2, [sp, #64]	; 0x40
   48b98:	cmp	r2, #1
   48b9c:	sbcs	r3, r3, #0
   48ba0:	blt	48d90 <fputs@plt+0x37c7c>
   48ba4:	ldr	r2, [sp, #8]
   48ba8:	str	r9, [sp, #24]
   48bac:	add	r3, r2, #1
   48bb0:	add	r3, sl, r3
   48bb4:	str	r3, [sp, #20]
   48bb8:	ldr	r3, [sp, #16]
   48bbc:	add	r2, sp, #52	; 0x34
   48bc0:	add	r3, fp, r3
   48bc4:	str	r5, [sp, #16]
   48bc8:	str	r6, [sp, #8]
   48bcc:	str	r2, [sp, #36]	; 0x24
   48bd0:	mov	r5, r3
   48bd4:	mov	r6, sl
   48bd8:	b	48c10 <fputs@plt+0x37afc>
   48bdc:	cmp	r6, #0
   48be0:	beq	48d80 <fputs@plt+0x37c6c>
   48be4:	mov	r0, r6
   48be8:	bl	10f58 <strlen@plt>
   48bec:	bic	r3, r0, #-1073741824	; 0xc0000000
   48bf0:	add	r3, r3, #1
   48bf4:	add	r6, r6, r3
   48bf8:	ldrd	r2, [sp, #64]	; 0x40
   48bfc:	sub	r0, r6, sl
   48c00:	cmp	r0, r2
   48c04:	asr	r1, r0, #31
   48c08:	sbcs	r3, r1, r3
   48c0c:	bge	48d88 <fputs@plt+0x37c74>
   48c10:	ldr	r9, [r7, #32]
   48c14:	ldr	r3, [sp, #36]	; 0x24
   48c18:	ldr	r2, [sp, #24]
   48c1c:	mov	r1, r6
   48c20:	mov	r0, r7
   48c24:	blx	r9
   48c28:	subs	r9, r0, #0
   48c2c:	bne	48cbc <fputs@plt+0x37ba8>
   48c30:	ldr	r3, [sp, #52]	; 0x34
   48c34:	cmp	r3, #0
   48c38:	beq	48bdc <fputs@plt+0x37ac8>
   48c3c:	str	r9, [sp]
   48c40:	ldr	r3, [pc, #400]	; 48dd8 <fputs@plt+0x37cc4>
   48c44:	ldr	r9, [r7, #24]
   48c48:	mov	r2, r5
   48c4c:	mov	r1, r6
   48c50:	mov	r0, r7
   48c54:	blx	r9
   48c58:	subs	r9, r0, #0
   48c5c:	bne	48cbc <fputs@plt+0x37ba8>
   48c60:	ldr	r2, [sp, #32]
   48c64:	ldr	r1, [sp, #20]
   48c68:	mov	r0, r5
   48c6c:	bl	1c4f8 <fputs@plt+0xb3e4>
   48c70:	ldr	r3, [r5]
   48c74:	cmp	r3, #0
   48c78:	mov	r9, r0
   48c7c:	beq	48c94 <fputs@plt+0x37b80>
   48c80:	ldr	r3, [r3, #4]
   48c84:	mov	r0, r5
   48c88:	blx	r3
   48c8c:	ldr	r3, [sp, #24]
   48c90:	str	r3, [r5]
   48c94:	cmp	r9, #0
   48c98:	bne	48cbc <fputs@plt+0x37ba8>
   48c9c:	ldr	r0, [sp, #20]
   48ca0:	ldrb	r3, [r0]
   48ca4:	cmp	r3, #0
   48ca8:	beq	48bdc <fputs@plt+0x37ac8>
   48cac:	mov	r1, r4
   48cb0:	bl	110f0 <strcmp@plt>
   48cb4:	subs	r9, r0, #0
   48cb8:	bne	48bdc <fputs@plt+0x37ac8>
   48cbc:	ldr	r5, [sp, #16]
   48cc0:	ldr	r6, [sp, #8]
   48cc4:	b	488dc <fputs@plt+0x377c8>
   48cc8:	ldr	r3, [sp, #16]
   48ccc:	mov	r6, r4
   48cd0:	cmp	r3, #0
   48cd4:	cmpne	r4, #0
   48cd8:	movne	r5, #1
   48cdc:	moveq	r5, #0
   48ce0:	cmp	r9, #101	; 0x65
   48ce4:	bne	487a0 <fputs@plt+0x3768c>
   48ce8:	b	4881c <fputs@plt+0x37708>
   48cec:	mov	r2, r9
   48cf0:	mov	r1, r7
   48cf4:	ldr	r5, [r6, #32]
   48cf8:	mov	r0, r6
   48cfc:	add	r3, sp, #48	; 0x30
   48d00:	blx	r5
   48d04:	subs	r9, r0, #0
   48d08:	beq	4880c <fputs@plt+0x376f8>
   48d0c:	mov	r6, r4
   48d10:	mov	r5, r4
   48d14:	b	487a0 <fputs@plt+0x3768c>
   48d18:	ldr	r3, [pc, #188]	; 48ddc <fputs@plt+0x37cc8>
   48d1c:	cmp	r0, r3
   48d20:	ldr	r3, [sp, #16]
   48d24:	beq	48d6c <fputs@plt+0x37c58>
   48d28:	cmp	r3, #0
   48d2c:	cmpne	r6, #0
   48d30:	movne	r5, #1
   48d34:	moveq	r5, #0
   48d38:	mov	r9, r0
   48d3c:	b	487a0 <fputs@plt+0x3768c>
   48d40:	bl	1cd68 <fputs@plt+0xbc54>
   48d44:	mov	r9, #7
   48d48:	b	487a8 <fputs@plt+0x37694>
   48d4c:	ldr	r3, [sp, #16]
   48d50:	mov	r6, r4
   48d54:	cmp	r3, #0
   48d58:	cmpne	r4, #0
   48d5c:	movne	r5, #1
   48d60:	moveq	r5, #0
   48d64:	mov	r9, r0
   48d68:	b	487a0 <fputs@plt+0x3768c>
   48d6c:	cmp	r6, #0
   48d70:	cmpne	r3, #0
   48d74:	movne	r5, #1
   48d78:	moveq	r5, #0
   48d7c:	b	4881c <fputs@plt+0x37708>
   48d80:	mov	r3, #1
   48d84:	b	48bf4 <fputs@plt+0x37ae0>
   48d88:	ldr	r5, [sp, #16]
   48d8c:	ldr	r6, [sp, #8]
   48d90:	ldr	r3, [fp]
   48d94:	cmp	r3, #0
   48d98:	beq	48db0 <fputs@plt+0x37c9c>
   48d9c:	ldr	r3, [r3, #4]
   48da0:	mov	r0, fp
   48da4:	blx	r3
   48da8:	mov	r3, #0
   48dac:	str	r3, [fp]
   48db0:	mov	r1, r4
   48db4:	ldr	r3, [r7, #28]
   48db8:	mov	r0, r7
   48dbc:	mov	r2, #0
   48dc0:	blx	r3
   48dc4:	mov	r9, r0
   48dc8:	b	488dc <fputs@plt+0x377c8>
   48dcc:			; <UNDEFINED> instruction: 0x0004c5b0
   48dd0:	andeq	r0, r0, fp, lsl r2
   48dd4:	andeq	r4, r0, r1
   48dd8:	andeq	r0, r0, r1, lsl #16
   48ddc:	andeq	r0, r0, sl, lsl #4
   48de0:	push	{r4, r5, r6, r7, r8, r9, lr}
   48de4:	sub	sp, sp, #44	; 0x2c
   48de8:	ldrb	r3, [r0, #16]
   48dec:	cmp	r3, #0
   48df0:	beq	48e00 <fputs@plt+0x37cec>
   48df4:	ldr	r5, [r0, #44]	; 0x2c
   48df8:	cmp	r5, #0
   48dfc:	bne	48eb4 <fputs@plt+0x37da0>
   48e00:	mov	r6, r0
   48e04:	ldr	r0, [r0, #216]	; 0xd8
   48e08:	cmp	r0, #0
   48e0c:	beq	48ef4 <fputs@plt+0x37de0>
   48e10:	add	r7, sp, #40	; 0x28
   48e14:	mov	r4, #0
   48e18:	str	r4, [r7, #-16]!
   48e1c:	bl	1ee68 <fputs@plt+0xdd54>
   48e20:	ldr	r9, [r6, #216]	; 0xd8
   48e24:	mov	r8, r4
   48e28:	add	r4, r4, #1
   48e2c:	mov	r3, r4
   48e30:	mov	r2, r8
   48e34:	mov	r1, r7
   48e38:	mov	r0, r9
   48e3c:	bl	4577c <fputs@plt+0x34668>
   48e40:	cmn	r0, #1
   48e44:	mov	r5, r0
   48e48:	beq	48e28 <fputs@plt+0x37d14>
   48e4c:	cmp	r0, #0
   48e50:	bne	48e60 <fputs@plt+0x37d4c>
   48e54:	ldr	r3, [sp, #24]
   48e58:	cmp	r3, #0
   48e5c:	beq	48e98 <fputs@plt+0x37d84>
   48e60:	mov	r0, r6
   48e64:	bl	1e2fc <fputs@plt+0xd1e8>
   48e68:	ldrb	r3, [r6, #23]
   48e6c:	cmp	r3, #0
   48e70:	beq	48e98 <fputs@plt+0x37d84>
   48e74:	ldr	r3, [r6, #64]	; 0x40
   48e78:	mov	ip, #0
   48e7c:	mov	r0, r3
   48e80:	ldr	r1, [r3]
   48e84:	mov	r2, #0
   48e88:	str	ip, [sp]
   48e8c:	mov	r3, #0
   48e90:	ldr	r1, [r1, #72]	; 0x48
   48e94:	blx	r1
   48e98:	ldrb	r3, [r6, #17]
   48e9c:	cmp	r3, #0
   48ea0:	bne	48ed0 <fputs@plt+0x37dbc>
   48ea4:	cmp	r5, #0
   48ea8:	beq	48ec0 <fputs@plt+0x37dac>
   48eac:	mov	r0, r6
   48eb0:	bl	1eeb8 <fputs@plt+0xdda4>
   48eb4:	mov	r0, r5
   48eb8:	add	sp, sp, #44	; 0x2c
   48ebc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   48ec0:	add	r1, r6, #28
   48ec4:	mov	r0, r6
   48ec8:	bl	17e48 <fputs@plt+0x6d34>
   48ecc:	mov	r5, r0
   48ed0:	cmp	r5, #0
   48ed4:	bne	48eac <fputs@plt+0x37d98>
   48ed8:	mov	r3, #1
   48edc:	mov	r5, #0
   48ee0:	mov	r0, r5
   48ee4:	strb	r3, [r6, #17]
   48ee8:	strb	r3, [r6, #24]
   48eec:	add	sp, sp, #44	; 0x2c
   48ef0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   48ef4:	ldrb	r3, [r6, #17]
   48ef8:	cmp	r3, #0
   48efc:	bne	48ed8 <fputs@plt+0x37dc4>
   48f00:	mov	r1, #1
   48f04:	mov	r0, r6
   48f08:	bl	1e7f0 <fputs@plt+0xd6dc>
   48f0c:	subs	r5, r0, #0
   48f10:	bne	48eac <fputs@plt+0x37d98>
   48f14:	ldrb	r3, [r6, #18]
   48f18:	cmp	r3, #1
   48f1c:	bls	48f84 <fputs@plt+0x37e70>
   48f20:	ldrb	r3, [r6, #15]
   48f24:	cmp	r3, #0
   48f28:	bne	48f7c <fputs@plt+0x37e68>
   48f2c:	ldrb	r3, [r6, #18]
   48f30:	cmp	r3, #5
   48f34:	cmpne	r3, #3
   48f38:	ble	49050 <fputs@plt+0x37f3c>
   48f3c:	ldr	r3, [r6, #68]	; 0x44
   48f40:	ldr	r8, [r3]
   48f44:	cmp	r8, #0
   48f48:	beq	4928c <fputs@plt+0x38178>
   48f4c:	mov	r0, r6
   48f50:	bl	1e8d4 <fputs@plt+0xd7c0>
   48f54:	subs	r7, r0, #0
   48f58:	movne	r5, r7
   48f5c:	beq	49268 <fputs@plt+0x38154>
   48f60:	uxtb	r3, r5
   48f64:	cmp	r3, #10
   48f68:	cmpne	r3, #13
   48f6c:	moveq	r3, #6
   48f70:	streq	r5, [r6, #44]	; 0x2c
   48f74:	strbeq	r3, [r6, #17]
   48f78:	b	48eac <fputs@plt+0x37d98>
   48f7c:	mov	r5, #776	; 0x308
   48f80:	b	48eac <fputs@plt+0x37d98>
   48f84:	ldr	r3, [r6, #68]	; 0x44
   48f88:	mov	r2, #1
   48f8c:	str	r2, [sp, #12]
   48f90:	ldr	r8, [r3]
   48f94:	ldr	r4, [r6]
   48f98:	cmp	r8, #0
   48f9c:	beq	49238 <fputs@plt+0x38124>
   48fa0:	ldr	r0, [r6, #64]	; 0x40
   48fa4:	add	r1, sp, #40	; 0x28
   48fa8:	mov	r2, #0
   48fac:	ldr	r3, [r0]
   48fb0:	str	r2, [r1, #-24]!	; 0xffffffe8
   48fb4:	ldr	r3, [r3, #36]	; 0x24
   48fb8:	blx	r3
   48fbc:	cmp	r0, #0
   48fc0:	bne	49064 <fputs@plt+0x37f50>
   48fc4:	ldr	r3, [sp, #16]
   48fc8:	cmp	r3, #0
   48fcc:	beq	491a8 <fputs@plt+0x38094>
   48fd0:	ldrb	r3, [r6, #13]
   48fd4:	cmp	r3, #0
   48fd8:	bne	49040 <fputs@plt+0x37f2c>
   48fdc:	ldrb	r2, [r6, #24]
   48fe0:	cmp	r2, #0
   48fe4:	addeq	r7, sp, #24
   48fe8:	bne	4906c <fputs@plt+0x37f58>
   48fec:	mov	r1, r7
   48ff0:	mov	r0, r6
   48ff4:	bl	17e48 <fputs@plt+0x6d34>
   48ff8:	subs	r5, r0, #0
   48ffc:	bne	49040 <fputs@plt+0x37f2c>
   49000:	ldr	r3, [sp, #24]
   49004:	cmp	r3, #0
   49008:	bne	490d4 <fputs@plt+0x37fc0>
   4900c:	ldr	r3, [r6]
   49010:	mov	r2, r5
   49014:	mov	r0, r3
   49018:	ldr	r1, [r6, #220]	; 0xdc
   4901c:	ldr	r3, [r3, #28]
   49020:	blx	r3
   49024:	ldr	r3, [pc, #1220]	; 494f0 <fputs@plt+0x383dc>
   49028:	cmp	r0, r3
   4902c:	beq	49118 <fputs@plt+0x38004>
   49030:	cmp	r0, #0
   49034:	str	r5, [sp, #20]
   49038:	beq	4911c <fputs@plt+0x38008>
   4903c:	mov	r5, r0
   49040:	ldr	r0, [r6, #216]	; 0xd8
   49044:	cmp	r0, #0
   49048:	beq	48e98 <fputs@plt+0x37d84>
   4904c:	b	48e10 <fputs@plt+0x37cfc>
   49050:	mov	r1, #4
   49054:	mov	r0, r6
   49058:	bl	1e788 <fputs@plt+0xd674>
   4905c:	cmp	r0, #0
   49060:	beq	48f3c <fputs@plt+0x37e28>
   49064:	mov	r5, r0
   49068:	b	48eac <fputs@plt+0x37d98>
   4906c:	add	r1, sp, #40	; 0x28
   49070:	mov	r0, r6
   49074:	str	r3, [r1, #-20]!	; 0xffffffec
   49078:	bl	17e48 <fputs@plt+0x6d34>
   4907c:	subs	r3, r0, #0
   49080:	bne	490cc <fputs@plt+0x37fb8>
   49084:	ldr	r3, [sp, #20]
   49088:	cmp	r3, #0
   4908c:	beq	49130 <fputs@plt+0x3801c>
   49090:	ldr	r0, [r6, #64]	; 0x40
   49094:	mov	r8, #24
   49098:	mov	r9, #0
   4909c:	ldr	r3, [r0]
   490a0:	add	r7, sp, #24
   490a4:	strd	r8, [sp]
   490a8:	mov	r2, #16
   490ac:	ldr	r3, [r3, #8]
   490b0:	mov	r1, r7
   490b4:	blx	r3
   490b8:	ldr	r2, [pc, #1076]	; 494f4 <fputs@plt+0x383e0>
   490bc:	cmp	r0, #0
   490c0:	cmpne	r0, r2
   490c4:	mov	r3, r0
   490c8:	beq	49144 <fputs@plt+0x38030>
   490cc:	mov	r5, r3
   490d0:	b	48eac <fputs@plt+0x37d98>
   490d4:	ldr	r2, [r6]
   490d8:	add	r3, sp, #20
   490dc:	mov	r0, r2
   490e0:	ldr	r4, [r2, #32]
   490e4:	ldr	r1, [r6, #220]	; 0xdc
   490e8:	mov	r2, r5
   490ec:	blx	r4
   490f0:	cmp	r0, #0
   490f4:	bne	4903c <fputs@plt+0x37f28>
   490f8:	ldr	r3, [sp, #20]
   490fc:	cmp	r3, #0
   49100:	beq	4911c <fputs@plt+0x38008>
   49104:	mov	r1, r5
   49108:	mov	r0, r6
   4910c:	bl	11268 <fputs@plt+0x154>
   49110:	mov	r5, r0
   49114:	b	49040 <fputs@plt+0x37f2c>
   49118:	str	r5, [sp, #20]
   4911c:	ldrb	r3, [r6, #5]
   49120:	cmp	r3, #5
   49124:	moveq	r3, #0
   49128:	strbeq	r3, [r6, #5]
   4912c:	b	49040 <fputs@plt+0x37f2c>
   49130:	add	r7, sp, #24
   49134:	str	r3, [sp, #24]
   49138:	str	r3, [sp, #28]
   4913c:	str	r3, [sp, #32]
   49140:	str	r3, [sp, #36]	; 0x24
   49144:	mov	r2, #16
   49148:	mov	r1, r7
   4914c:	add	r0, r6, #112	; 0x70
   49150:	bl	10e44 <memcmp@plt>
   49154:	cmp	r0, #0
   49158:	bne	4916c <fputs@plt+0x38058>
   4915c:	ldrb	r3, [r6, #13]
   49160:	cmp	r3, #0
   49164:	bne	49040 <fputs@plt+0x37f2c>
   49168:	b	48fec <fputs@plt+0x37ed8>
   4916c:	mov	r0, r6
   49170:	bl	1e2fc <fputs@plt+0xd1e8>
   49174:	ldrb	r3, [r6, #23]
   49178:	cmp	r3, #0
   4917c:	beq	4915c <fputs@plt+0x38048>
   49180:	ldr	r3, [r6, #64]	; 0x40
   49184:	mov	r2, #0
   49188:	mov	r0, r3
   4918c:	ldr	r1, [r3]
   49190:	str	r2, [sp]
   49194:	mov	r3, #0
   49198:	mov	r2, #0
   4919c:	ldr	r1, [r1, #72]	; 0x48
   491a0:	blx	r1
   491a4:	b	4915c <fputs@plt+0x38048>
   491a8:	add	r1, sp, #20
   491ac:	mov	r0, r6
   491b0:	bl	17e48 <fputs@plt+0x6d34>
   491b4:	subs	r9, r0, #0
   491b8:	bne	49230 <fputs@plt+0x3811c>
   491bc:	ldr	r3, [sp, #20]
   491c0:	cmp	r3, #0
   491c4:	bne	494a4 <fputs@plt+0x38390>
   491c8:	cmp	r8, #0
   491cc:	beq	493f0 <fputs@plt+0x382dc>
   491d0:	ldr	r0, [r6, #68]	; 0x44
   491d4:	add	r7, sp, #40	; 0x28
   491d8:	mov	r3, #0
   491dc:	strb	r3, [r7, #-16]!
   491e0:	ldr	ip, [r0]
   491e4:	mov	r2, #0
   491e8:	mov	r3, #0
   491ec:	mov	r1, r7
   491f0:	strd	r2, [sp]
   491f4:	mov	r2, #1
   491f8:	ldr	r3, [ip, #8]
   491fc:	blx	r3
   49200:	ldr	r3, [pc, #748]	; 494f4 <fputs@plt+0x383e0>
   49204:	cmp	r0, r3
   49208:	mov	r4, r0
   4920c:	beq	493e8 <fputs@plt+0x382d4>
   49210:	cmp	r8, #0
   49214:	beq	493c0 <fputs@plt+0x382ac>
   49218:	ldrb	r3, [sp, #24]
   4921c:	mov	r9, r4
   49220:	adds	r3, r3, #0
   49224:	movne	r3, #1
   49228:	cmp	r9, #0
   4922c:	beq	49314 <fputs@plt+0x38200>
   49230:	mov	r5, r9
   49234:	b	48eac <fputs@plt+0x37d98>
   49238:	ldr	r7, [r4, #32]
   4923c:	add	r3, sp, #12
   49240:	mov	r2, r8
   49244:	ldr	r1, [r6, #180]	; 0xb4
   49248:	mov	r0, r4
   4924c:	blx	r7
   49250:	cmp	r0, #0
   49254:	bne	49064 <fputs@plt+0x37f50>
   49258:	ldr	r3, [sp, #12]
   4925c:	cmp	r3, #0
   49260:	beq	48fd0 <fputs@plt+0x37ebc>
   49264:	b	48fa0 <fputs@plt+0x37e8c>
   49268:	mov	r1, #1
   4926c:	mov	r0, r6
   49270:	bl	4875c <fputs@plt+0x37648>
   49274:	strb	r7, [r6, #17]
   49278:	mov	r4, r0
   4927c:	cmp	r4, #0
   49280:	beq	48fd0 <fputs@plt+0x37ebc>
   49284:	mov	r5, r4
   49288:	b	48f60 <fputs@plt+0x37e4c>
   4928c:	ldr	r9, [r6]
   49290:	add	r3, sp, #20
   49294:	mov	r0, r9
   49298:	ldr	r4, [r9, #32]
   4929c:	mov	r2, r8
   492a0:	ldr	r1, [r6, #180]	; 0xb4
   492a4:	blx	r4
   492a8:	subs	r4, r0, #0
   492ac:	bne	492bc <fputs@plt+0x381a8>
   492b0:	ldr	r4, [sp, #20]
   492b4:	cmp	r4, #0
   492b8:	bne	49320 <fputs@plt+0x3820c>
   492bc:	ldr	r7, [r6, #68]	; 0x44
   492c0:	ldr	r3, [r7]
   492c4:	cmp	r3, #0
   492c8:	bne	48f4c <fputs@plt+0x37e38>
   492cc:	ldrb	r3, [r6, #4]
   492d0:	cmp	r3, #0
   492d4:	bne	4927c <fputs@plt+0x38168>
   492d8:	ldr	r0, [r6, #64]	; 0x40
   492dc:	ldr	r3, [r0]
   492e0:	cmp	r3, #0
   492e4:	beq	4927c <fputs@plt+0x38168>
   492e8:	ldrb	r2, [r6, #14]
   492ec:	cmp	r2, #0
   492f0:	bne	49300 <fputs@plt+0x381ec>
   492f4:	ldr	r3, [r3, #32]
   492f8:	mov	r1, #1
   492fc:	blx	r3
   49300:	ldrb	r3, [r6, #18]
   49304:	cmp	r3, #5
   49308:	movne	r3, #1
   4930c:	strbne	r3, [r6, #18]
   49310:	b	4927c <fputs@plt+0x38168>
   49314:	cmp	r3, #0
   49318:	beq	48fd0 <fputs@plt+0x37ebc>
   4931c:	b	48f20 <fputs@plt+0x37e0c>
   49320:	add	r7, sp, #40	; 0x28
   49324:	mov	r0, r9
   49328:	str	r8, [r7, #-16]!
   4932c:	ldr	r3, [pc, #452]	; 494f8 <fputs@plt+0x383e4>
   49330:	str	r7, [sp]
   49334:	ldr	r4, [r9, #24]
   49338:	ldr	r2, [r6, #68]	; 0x44
   4933c:	ldr	r1, [r6, #180]	; 0xb4
   49340:	blx	r4
   49344:	subs	r4, r0, #0
   49348:	bne	492bc <fputs@plt+0x381a8>
   4934c:	ldr	r4, [sp, #24]
   49350:	ands	r4, r4, #1
   49354:	beq	492bc <fputs@plt+0x381a8>
   49358:	ldr	r0, [pc, #412]	; 494fc <fputs@plt+0x383e8>
   4935c:	bl	359b8 <fputs@plt+0x248a4>
   49360:	ldr	r7, [r6, #68]	; 0x44
   49364:	ldr	r3, [r7]
   49368:	cmp	r3, #0
   4936c:	mov	r4, r0
   49370:	beq	492c0 <fputs@plt+0x381ac>
   49374:	ldr	r3, [r3, #4]
   49378:	mov	r0, r7
   4937c:	blx	r3
   49380:	str	r8, [r7]
   49384:	b	492bc <fputs@plt+0x381a8>
   49388:	ldr	r0, [r6, #68]	; 0x44
   4938c:	strb	r8, [sp, #24]
   49390:	mov	r2, #0
   49394:	ldr	ip, [r0]
   49398:	mov	r3, #0
   4939c:	mov	r1, r7
   493a0:	strd	r2, [sp]
   493a4:	mov	r2, #1
   493a8:	ldr	r3, [ip, #8]
   493ac:	blx	r3
   493b0:	ldr	r4, [pc, #316]	; 494f4 <fputs@plt+0x383e0>
   493b4:	cmp	r0, r4
   493b8:	movne	r4, r0
   493bc:	moveq	r4, #0
   493c0:	ldr	r7, [r6, #68]	; 0x44
   493c4:	ldr	r3, [r7]
   493c8:	cmp	r3, #0
   493cc:	beq	49218 <fputs@plt+0x38104>
   493d0:	ldr	r3, [r3, #4]
   493d4:	mov	r0, r7
   493d8:	blx	r3
   493dc:	mov	r3, #0
   493e0:	str	r3, [r7]
   493e4:	b	49218 <fputs@plt+0x38104>
   493e8:	mov	r4, r9
   493ec:	b	49218 <fputs@plt+0x38104>
   493f0:	ldr	r3, [pc, #264]	; 49500 <fputs@plt+0x383ec>
   493f4:	add	r3, pc, r3
   493f8:	ldr	r3, [r3, #328]	; 0x148
   493fc:	cmp	r3, #0
   49400:	beq	49408 <fputs@plt+0x382f4>
   49404:	blx	r3
   49408:	ldrb	r3, [r6, #18]
   4940c:	cmp	r3, #5
   49410:	cmpne	r3, #1
   49414:	ble	4948c <fputs@plt+0x38378>
   49418:	ldr	r3, [r4, #28]
   4941c:	mov	r0, r4
   49420:	mov	r2, #0
   49424:	ldr	r1, [r6, #180]	; 0xb4
   49428:	blx	r3
   4942c:	ldrb	r3, [r6, #4]
   49430:	cmp	r3, #0
   49434:	bne	49470 <fputs@plt+0x3835c>
   49438:	ldr	r0, [r6, #64]	; 0x40
   4943c:	ldr	r3, [r0]
   49440:	cmp	r3, #0
   49444:	beq	49470 <fputs@plt+0x3835c>
   49448:	ldrb	r2, [r6, #14]
   4944c:	cmp	r2, #0
   49450:	bne	49460 <fputs@plt+0x3834c>
   49454:	ldr	r3, [r3, #32]
   49458:	mov	r1, #1
   4945c:	blx	r3
   49460:	ldrb	r3, [r6, #18]
   49464:	cmp	r3, #5
   49468:	movne	r3, #1
   4946c:	strbne	r3, [r6, #18]
   49470:	ldr	r3, [pc, #140]	; 49504 <fputs@plt+0x383f0>
   49474:	add	r3, pc, r3
   49478:	ldr	r3, [r3, #332]	; 0x14c
   4947c:	cmp	r3, #0
   49480:	beq	48fd0 <fputs@plt+0x37ebc>
   49484:	blx	r3
   49488:	b	48fd0 <fputs@plt+0x37ebc>
   4948c:	mov	r1, #2
   49490:	mov	r0, r6
   49494:	bl	1e788 <fputs@plt+0xd674>
   49498:	cmp	r0, #0
   4949c:	bne	49470 <fputs@plt+0x3835c>
   494a0:	b	49418 <fputs@plt+0x38304>
   494a4:	cmp	r8, #0
   494a8:	bne	491d0 <fputs@plt+0x380bc>
   494ac:	ldr	r2, [pc, #84]	; 49508 <fputs@plt+0x383f4>
   494b0:	add	r7, sp, #40	; 0x28
   494b4:	mov	r3, r2
   494b8:	str	r2, [r7, #-16]!
   494bc:	mov	r0, r4
   494c0:	str	r7, [sp]
   494c4:	ldr	r2, [r6, #68]	; 0x44
   494c8:	ldr	r4, [r4, #24]
   494cc:	ldr	r1, [r6, #180]	; 0xb4
   494d0:	blx	r4
   494d4:	cmp	r0, #0
   494d8:	beq	49388 <fputs@plt+0x38274>
   494dc:	cmp	r0, #14
   494e0:	beq	48f20 <fputs@plt+0x37e0c>
   494e4:	mov	r3, r9
   494e8:	mov	r9, r0
   494ec:	b	49228 <fputs@plt+0x38114>
   494f0:	andeq	r1, r0, sl, lsl #14
   494f4:	andeq	r0, r0, sl, lsl #4
   494f8:	andeq	r0, r0, r2, lsl #16
   494fc:	andeq	fp, r0, r7, asr #31
   49500:	andeq	r5, r6, r4, asr r4
   49504:	ldrdeq	r5, [r6], -r4
   49508:	andeq	r0, r0, r1, lsl #16
   4950c:	ldrb	r2, [r0, #16]
   49510:	ldrb	r3, [r0, #5]
   49514:	cmp	r2, #0
   49518:	beq	49528 <fputs@plt+0x38414>
   4951c:	sub	r2, r1, #2
   49520:	bics	r2, r2, #2
   49524:	bne	4958c <fputs@plt+0x38478>
   49528:	cmp	r1, r3
   4952c:	beq	49690 <fputs@plt+0x3857c>
   49530:	push	{r4, r5, r6, lr}
   49534:	mov	r4, r0
   49538:	ldrb	r2, [r0, #4]
   4953c:	uxtb	r0, r1
   49540:	strb	r0, [r4, #5]
   49544:	cmp	r2, #0
   49548:	bne	49558 <fputs@plt+0x38444>
   4954c:	and	r3, r3, #5
   49550:	cmp	r3, #1
   49554:	beq	49594 <fputs@plt+0x38480>
   49558:	cmp	r1, #2
   4955c:	popne	{r4, r5, r6, pc}
   49560:	ldr	r5, [r4, #68]	; 0x44
   49564:	ldr	r3, [r5]
   49568:	cmp	r3, #0
   4956c:	beq	49600 <fputs@plt+0x384ec>
   49570:	ldr	r3, [r3, #4]
   49574:	mov	r0, r5
   49578:	blx	r3
   4957c:	mov	r3, #0
   49580:	str	r3, [r5]
   49584:	ldrb	r0, [r4, #5]
   49588:	pop	{r4, r5, r6, pc}
   4958c:	mov	r0, r3
   49590:	bx	lr
   49594:	ands	r6, r1, #1
   49598:	bne	49558 <fputs@plt+0x38444>
   4959c:	ldr	r5, [r4, #68]	; 0x44
   495a0:	ldr	r3, [r5]
   495a4:	cmp	r3, #0
   495a8:	beq	495bc <fputs@plt+0x384a8>
   495ac:	ldr	r3, [r3, #4]
   495b0:	mov	r0, r5
   495b4:	blx	r3
   495b8:	str	r6, [r5]
   495bc:	ldrb	r3, [r4, #18]
   495c0:	cmp	r3, #1
   495c4:	bhi	49608 <fputs@plt+0x384f4>
   495c8:	ldrb	r5, [r4, #17]
   495cc:	cmp	r5, #0
   495d0:	beq	49644 <fputs@plt+0x38530>
   495d4:	cmp	r5, #1
   495d8:	bne	49628 <fputs@plt+0x38514>
   495dc:	mov	r1, #2
   495e0:	mov	r0, r4
   495e4:	bl	1e788 <fputs@plt+0xd674>
   495e8:	cmp	r0, #0
   495ec:	beq	49698 <fputs@plt+0x38584>
   495f0:	cmp	r5, #0
   495f4:	beq	49684 <fputs@plt+0x38570>
   495f8:	ldrb	r0, [r4, #5]
   495fc:	pop	{r4, r5, r6, pc}
   49600:	mov	r0, r1
   49604:	pop	{r4, r5, r6, pc}
   49608:	ldr	r3, [r4]
   4960c:	mov	r2, #0
   49610:	mov	r0, r3
   49614:	ldr	r1, [r4, #180]	; 0xb4
   49618:	ldr	r3, [r3, #28]
   4961c:	blx	r3
   49620:	ldrb	r0, [r4, #5]
   49624:	pop	{r4, r5, r6, pc}
   49628:	ldr	r3, [r4]
   4962c:	mov	r2, #0
   49630:	mov	r0, r3
   49634:	ldr	r1, [r4, #180]	; 0xb4
   49638:	ldr	r3, [r3, #28]
   4963c:	blx	r3
   49640:	b	495f8 <fputs@plt+0x384e4>
   49644:	mov	r0, r4
   49648:	bl	48de0 <fputs@plt+0x37ccc>
   4964c:	ldrb	r3, [r4, #17]
   49650:	cmp	r3, #1
   49654:	bne	495e8 <fputs@plt+0x384d4>
   49658:	ldrb	r2, [r4, #18]
   4965c:	cmp	r2, #5
   49660:	cmpne	r2, #1
   49664:	movle	r2, #1
   49668:	movgt	r2, #0
   4966c:	ble	495dc <fputs@plt+0x384c8>
   49670:	ldr	r3, [r4]
   49674:	ldr	r1, [r4, #180]	; 0xb4
   49678:	mov	r0, r3
   4967c:	ldr	r3, [r3, #28]
   49680:	blx	r3
   49684:	mov	r0, r4
   49688:	bl	1eeb8 <fputs@plt+0xdda4>
   4968c:	b	495f8 <fputs@plt+0x384e4>
   49690:	mov	r0, r1
   49694:	bx	lr
   49698:	ldr	r3, [r4]
   4969c:	mov	r2, r0
   496a0:	ldr	r1, [r4, #180]	; 0xb4
   496a4:	mov	r0, r3
   496a8:	ldr	r3, [r3, #28]
   496ac:	blx	r3
   496b0:	cmp	r5, #1
   496b4:	bne	495f0 <fputs@plt+0x384dc>
   496b8:	ldr	r0, [r4, #64]	; 0x40
   496bc:	ldr	r3, [r0]
   496c0:	cmp	r3, #0
   496c4:	beq	495f8 <fputs@plt+0x384e4>
   496c8:	ldrb	r2, [r4, #14]
   496cc:	cmp	r2, #0
   496d0:	beq	496f0 <fputs@plt+0x385dc>
   496d4:	ldrb	r3, [r4, #18]
   496d8:	cmp	r3, #5
   496dc:	beq	495f8 <fputs@plt+0x384e4>
   496e0:	mov	r3, #1
   496e4:	strb	r3, [r4, #18]
   496e8:	ldrb	r0, [r4, #5]
   496ec:	pop	{r4, r5, r6, pc}
   496f0:	ldr	r3, [r3, #32]
   496f4:	mov	r1, r5
   496f8:	blx	r3
   496fc:	b	496d4 <fputs@plt+0x385c0>
   49700:	ldr	r3, [r0, #44]	; 0x2c
   49704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49708:	sub	sp, sp, #60	; 0x3c
   4970c:	cmp	r3, #0
   49710:	str	r3, [sp, #24]
   49714:	bne	49990 <fputs@plt+0x3887c>
   49718:	ldr	r3, [r0, #104]	; 0x68
   4971c:	cmp	r3, r2
   49720:	ble	49990 <fputs@plt+0x3887c>
   49724:	cmp	r1, #1
   49728:	moveq	r6, r2
   4972c:	addne	r6, r2, #1
   49730:	cmp	r3, r6
   49734:	addgt	r5, r6, r6, lsl #1
   49738:	mov	r7, r1
   4973c:	mov	r4, r0
   49740:	movgt	r8, r6
   49744:	lslgt	r5, r5, #4
   49748:	ble	49770 <fputs@plt+0x3865c>
   4974c:	ldr	r3, [r4, #100]	; 0x64
   49750:	add	r8, r8, #1
   49754:	add	r3, r3, r5
   49758:	add	r5, r5, #48	; 0x30
   4975c:	ldr	r0, [r3, #16]
   49760:	bl	1ce64 <fputs@plt+0xbd50>
   49764:	ldr	r3, [r4, #104]	; 0x68
   49768:	cmp	r3, r8
   4976c:	bgt	4974c <fputs@plt+0x38638>
   49770:	cmp	r7, #1
   49774:	str	r6, [r4, #104]	; 0x68
   49778:	beq	49aa4 <fputs@plt+0x38990>
   4977c:	ldr	r5, [r4, #216]	; 0xd8
   49780:	cmp	r5, #0
   49784:	beq	49b84 <fputs@plt+0x38a70>
   49788:	cmp	r6, #0
   4978c:	beq	49ae8 <fputs@plt+0x389d4>
   49790:	add	r3, r6, r6, lsl #1
   49794:	ldr	r2, [r4, #100]	; 0x64
   49798:	lsl	r3, r3, #4
   4979c:	sub	r3, r3, #48	; 0x30
   497a0:	adds	r3, r2, r3
   497a4:	str	r3, [sp, #36]	; 0x24
   497a8:	beq	49ae8 <fputs@plt+0x389d4>
   497ac:	ldr	r6, [sp, #36]	; 0x24
   497b0:	mov	r0, #512	; 0x200
   497b4:	mov	r1, #0
   497b8:	ldr	r5, [r6, #20]
   497bc:	bl	27078 <fputs@plt+0x15f64>
   497c0:	subs	r7, r0, #0
   497c4:	beq	49bdc <fputs@plt+0x38ac8>
   497c8:	str	r5, [r7]
   497cc:	ldr	ip, [r4, #216]	; 0xd8
   497d0:	ldrb	r2, [r4, #13]
   497d4:	ldr	r3, [r6, #20]
   497d8:	cmp	ip, #0
   497dc:	strb	r2, [r4, #19]
   497e0:	str	r3, [r4, #28]
   497e4:	ldrd	r8, [r4, #80]	; 0x50
   497e8:	beq	49be8 <fputs@plt+0x38ad4>
   497ec:	mov	r2, #0
   497f0:	mov	r3, #0
   497f4:	cmp	r8, #1
   497f8:	sbcs	r1, r9, #0
   497fc:	strd	r2, [r4, #80]	; 0x50
   49800:	blt	49dac <fputs@plt+0x38c98>
   49804:	add	r3, sp, #48	; 0x30
   49808:	add	fp, r4, #80	; 0x50
   4980c:	str	r3, [sp, #32]
   49810:	add	r3, sp, #44	; 0x2c
   49814:	str	r3, [sp, #28]
   49818:	mov	sl, #1
   4981c:	mov	r3, fp
   49820:	mov	fp, r7
   49824:	str	r3, [sp, #20]
   49828:	ldr	r3, [sp, #32]
   4982c:	mov	r1, #0
   49830:	str	r3, [sp, #4]
   49834:	ldr	r3, [sp, #28]
   49838:	mov	r2, r8
   4983c:	str	r3, [sp]
   49840:	mov	r0, r4
   49844:	mov	r3, r9
   49848:	str	r1, [sp, #44]	; 0x2c
   4984c:	bl	28050 <fputs@plt+0x16f3c>
   49850:	ldr	r3, [sp, #44]	; 0x2c
   49854:	cmp	r3, #0
   49858:	mov	r5, r0
   4985c:	bne	499d8 <fputs@plt+0x388c4>
   49860:	ldrd	r2, [r4, #88]	; 0x58
   49864:	ldr	r1, [r4, #156]	; 0x9c
   49868:	ldrd	r6, [r4, #80]	; 0x50
   4986c:	adds	r2, r2, r1
   49870:	adc	r3, r3, #0
   49874:	cmp	r3, r7
   49878:	cmpeq	r2, r6
   4987c:	strd	r6, [sp, #8]
   49880:	beq	49a74 <fputs@plt+0x38960>
   49884:	cmp	r0, #0
   49888:	beq	499a8 <fputs@plt+0x38894>
   4988c:	ldr	r3, [sp, #36]	; 0x24
   49890:	mov	r7, fp
   49894:	cmp	r3, #0
   49898:	beq	49a5c <fputs@plt+0x38948>
   4989c:	ldr	r3, [sp, #36]	; 0x24
   498a0:	ldr	r2, [r4, #160]	; 0xa0
   498a4:	ldr	ip, [r4, #216]	; 0xd8
   498a8:	ldr	r6, [r3, #24]
   498ac:	add	r2, r2, #4
   498b0:	cmp	ip, #0
   498b4:	asr	r1, r2, #31
   498b8:	umull	r2, r3, r2, r6
   498bc:	mla	r3, r6, r1, r3
   498c0:	strd	r2, [sp, #48]	; 0x30
   498c4:	beq	49b78 <fputs@plt+0x38a64>
   498c8:	ldr	r3, [sp, #36]	; 0x24
   498cc:	ldr	r2, [r3, #40]	; 0x28
   498d0:	ldr	r3, [ip, #112]	; 0x70
   498d4:	cmp	r2, r3
   498d8:	movne	r3, #0
   498dc:	ldrne	r1, [sp, #36]	; 0x24
   498e0:	ldreq	r3, [sp, #36]	; 0x24
   498e4:	movne	r2, r1
   498e8:	strne	r3, [r2, #28]
   498ec:	ldrne	r2, [ip, #112]	; 0x70
   498f0:	ldreq	r3, [r3, #28]
   498f4:	strne	r2, [r1, #40]	; 0x28
   498f8:	ldr	r2, [ip, #68]	; 0x44
   498fc:	cmp	r3, r2
   49900:	bcs	49928 <fputs@plt+0x38814>
   49904:	ldr	r5, [sp, #36]	; 0x24
   49908:	str	r3, [ip, #68]	; 0x44
   4990c:	mov	r0, ip
   49910:	ldr	r3, [r5, #32]
   49914:	str	r3, [ip, #76]	; 0x4c
   49918:	ldr	r3, [r5, #36]	; 0x24
   4991c:	str	r3, [ip, #80]	; 0x50
   49920:	bl	45018 <fputs@plt+0x33f04>
   49924:	ldr	r6, [r5, #24]
   49928:	ldr	r3, [r4, #56]	; 0x38
   4992c:	cmp	r3, r6
   49930:	addhi	r3, sp, #48	; 0x30
   49934:	movhi	fp, #1
   49938:	movhi	sl, #0
   4993c:	movhi	r5, r3
   49940:	bhi	49954 <fputs@plt+0x38840>
   49944:	b	49ae0 <fputs@plt+0x389cc>
   49948:	ldr	r3, [r4, #56]	; 0x38
   4994c:	cmp	r6, r3
   49950:	bcs	49ae0 <fputs@plt+0x389cc>
   49954:	str	fp, [sp]
   49958:	mov	r3, sl
   4995c:	mov	r2, r7
   49960:	mov	r1, r5
   49964:	mov	r0, r4
   49968:	bl	4833c <fputs@plt+0x37228>
   4996c:	add	r6, r6, #1
   49970:	cmp	r0, #0
   49974:	beq	49948 <fputs@plt+0x38834>
   49978:	mov	r5, r0
   4997c:	mov	r0, r7
   49980:	bl	1ce64 <fputs@plt+0xbd50>
   49984:	cmp	r5, #0
   49988:	bne	49a64 <fputs@plt+0x38950>
   4998c:	strd	r8, [r4, #80]	; 0x50
   49990:	ldr	r0, [sp, #24]
   49994:	add	sp, sp, #60	; 0x3c
   49998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4999c:	ldrd	r2, [r4, #80]	; 0x50
   499a0:	str	r7, [sp, #20]
   499a4:	strd	r2, [sp, #8]
   499a8:	ldrd	r2, [sp, #8]
   499ac:	cmp	r2, r8
   499b0:	sbcs	r3, r3, r9
   499b4:	blt	49828 <fputs@plt+0x38714>
   499b8:	ldr	r3, [sp, #36]	; 0x24
   499bc:	mov	r7, fp
   499c0:	cmp	r3, #0
   499c4:	ldrne	r5, [sp, #24]
   499c8:	bne	4989c <fputs@plt+0x38788>
   499cc:	mov	r0, r7
   499d0:	bl	1ce64 <fputs@plt+0xbd50>
   499d4:	b	4998c <fputs@plt+0x38878>
   499d8:	cmp	r0, #0
   499dc:	bne	4988c <fputs@plt+0x38778>
   499e0:	ldrd	r2, [r4, #80]	; 0x50
   499e4:	mov	r6, r2
   499e8:	mov	r7, r3
   499ec:	mov	r3, r7
   499f0:	cmp	r6, r8
   499f4:	sbcs	r3, r3, r9
   499f8:	bge	499b8 <fputs@plt+0x388a4>
   499fc:	mov	r6, #0
   49a00:	ldr	r7, [sp, #20]
   49a04:	b	49a24 <fputs@plt+0x38910>
   49a08:	ldr	r3, [sp, #44]	; 0x2c
   49a0c:	cmp	r6, r3
   49a10:	bcs	4999c <fputs@plt+0x38888>
   49a14:	ldrd	r2, [r4, #80]	; 0x50
   49a18:	cmp	r2, r8
   49a1c:	sbcs	r3, r3, r9
   49a20:	bge	499b8 <fputs@plt+0x388a4>
   49a24:	str	sl, [sp]
   49a28:	mov	r3, #1
   49a2c:	mov	r2, fp
   49a30:	mov	r1, r7
   49a34:	mov	r0, r4
   49a38:	bl	4833c <fputs@plt+0x37228>
   49a3c:	add	r6, r6, #1
   49a40:	cmp	r0, #0
   49a44:	beq	49a08 <fputs@plt+0x388f4>
   49a48:	ldr	r3, [sp, #36]	; 0x24
   49a4c:	mov	r7, fp
   49a50:	cmp	r3, #0
   49a54:	mov	r5, r0
   49a58:	bne	4989c <fputs@plt+0x38788>
   49a5c:	mov	r0, r7
   49a60:	bl	1ce64 <fputs@plt+0xbd50>
   49a64:	str	r5, [sp, #24]
   49a68:	ldr	r0, [sp, #24]
   49a6c:	add	sp, sp, #60	; 0x3c
   49a70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a74:	ldr	r2, [r4, #160]	; 0xa0
   49a78:	subs	r0, r8, r6
   49a7c:	add	r2, r2, #8
   49a80:	sbc	r1, r9, r7
   49a84:	asr	r3, r2, #31
   49a88:	bl	8eb10 <fputs@plt+0x7d9fc>
   49a8c:	cmp	r5, #0
   49a90:	str	r0, [sp, #44]	; 0x2c
   49a94:	bne	4988c <fputs@plt+0x38778>
   49a98:	cmp	r0, #0
   49a9c:	bne	499ec <fputs@plt+0x388d8>
   49aa0:	b	499a8 <fputs@plt+0x38894>
   49aa4:	cmp	r6, #0
   49aa8:	bne	49990 <fputs@plt+0x3887c>
   49aac:	ldr	r0, [r4, #72]	; 0x48
   49ab0:	ldr	r2, [r0]
   49ab4:	cmp	r2, #0
   49ab8:	beq	49990 <fputs@plt+0x3887c>
   49abc:	ldr	r3, [pc, #840]	; 49e0c <fputs@plt+0x38cf8>
   49ac0:	add	r3, pc, r3
   49ac4:	add	r3, r3, #228	; 0xe4
   49ac8:	cmp	r2, r3
   49acc:	beq	49dd0 <fputs@plt+0x38cbc>
   49ad0:	mov	r3, #0
   49ad4:	str	r6, [sp, #24]
   49ad8:	str	r3, [r4, #56]	; 0x38
   49adc:	b	49990 <fputs@plt+0x3887c>
   49ae0:	ldr	r5, [sp, #24]
   49ae4:	b	4997c <fputs@plt+0x38868>
   49ae8:	ldrb	r2, [r4, #13]
   49aec:	ldr	r3, [r4, #32]
   49af0:	strb	r2, [r4, #19]
   49af4:	str	r3, [r4, #28]
   49af8:	ldrb	r3, [r5, #44]	; 0x2c
   49afc:	cmp	r3, #0
   49b00:	moveq	sl, #1
   49b04:	bne	49ce0 <fputs@plt+0x38bcc>
   49b08:	ldr	r3, [r4, #212]	; 0xd4
   49b0c:	ldr	r0, [r3]
   49b10:	cmp	r0, #0
   49b14:	movne	r2, r0
   49b18:	beq	49b2c <fputs@plt+0x38a18>
   49b1c:	ldr	r3, [r2, #32]
   49b20:	str	r3, [r2, #12]
   49b24:	subs	r2, r3, #0
   49b28:	bne	49b1c <fputs@plt+0x38a08>
   49b2c:	bl	1b150 <fputs@plt+0xa03c>
   49b30:	cmp	r0, #0
   49b34:	moveq	sl, #0
   49b38:	andne	sl, sl, #1
   49b3c:	cmp	sl, #0
   49b40:	mov	r5, r0
   49b44:	beq	49990 <fputs@plt+0x3887c>
   49b48:	ldr	r1, [r5, #20]
   49b4c:	mov	r0, r4
   49b50:	ldr	r5, [r5, #12]
   49b54:	bl	4a7c0 <fputs@plt+0x396ac>
   49b58:	adds	r3, r5, #0
   49b5c:	movne	r3, #1
   49b60:	cmp	r0, #0
   49b64:	movne	r3, #0
   49b68:	cmp	r3, #0
   49b6c:	bne	49b48 <fputs@plt+0x38a34>
   49b70:	str	r0, [sp, #24]
   49b74:	b	49990 <fputs@plt+0x3887c>
   49b78:	cmp	r5, #0
   49b7c:	beq	49928 <fputs@plt+0x38814>
   49b80:	b	4997c <fputs@plt+0x38868>
   49b84:	ldr	r3, [r4, #68]	; 0x44
   49b88:	ldr	r3, [r3]
   49b8c:	cmp	r3, #0
   49b90:	beq	49990 <fputs@plt+0x3887c>
   49b94:	cmp	r6, #0
   49b98:	bne	49de4 <fputs@plt+0x38cd0>
   49b9c:	ldrd	r8, [r4, #80]	; 0x50
   49ba0:	ldrb	r2, [r4, #13]
   49ba4:	ldr	r3, [r4, #32]
   49ba8:	cmp	r8, #1
   49bac:	sbcs	r1, r9, #0
   49bb0:	strb	r2, [r4, #19]
   49bb4:	str	r3, [r4, #28]
   49bb8:	mov	r2, #0
   49bbc:	mov	r3, #0
   49bc0:	movge	r7, #0
   49bc4:	strd	r2, [r4, #80]	; 0x50
   49bc8:	strge	r7, [sp, #36]	; 0x24
   49bcc:	bge	49804 <fputs@plt+0x386f0>
   49bd0:	mov	r0, #0
   49bd4:	bl	1ce64 <fputs@plt+0xbd50>
   49bd8:	b	4998c <fputs@plt+0x38878>
   49bdc:	mov	r3, #7
   49be0:	str	r3, [sp, #24]
   49be4:	b	49990 <fputs@plt+0x3887c>
   49be8:	ldr	r3, [sp, #36]	; 0x24
   49bec:	mov	r6, r4
   49bf0:	mov	r5, r7
   49bf4:	ldrd	r2, [r3, #8]
   49bf8:	strd	r8, [sp, #8]
   49bfc:	mov	r1, r3
   49c00:	orrs	r3, r2, r3
   49c04:	ldr	r3, [sp, #36]	; 0x24
   49c08:	mov	r0, r2
   49c0c:	moveq	r1, r9
   49c10:	ldrd	sl, [r3]
   49c14:	moveq	r0, r8
   49c18:	mov	r7, r1
   49c1c:	strd	sl, [r6, #80]!	; 0x50
   49c20:	mov	r9, r6
   49c24:	mov	r6, r0
   49c28:	b	49c44 <fputs@plt+0x38b30>
   49c2c:	mov	ip, #1
   49c30:	str	ip, [sp]
   49c34:	bl	4833c <fputs@plt+0x37228>
   49c38:	cmp	r0, #0
   49c3c:	bne	49ca4 <fputs@plt+0x38b90>
   49c40:	ldrd	sl, [r4, #80]	; 0x50
   49c44:	cmp	sl, r6
   49c48:	sbcs	ip, fp, r7
   49c4c:	mov	r3, #1
   49c50:	mov	r2, r5
   49c54:	mov	r1, r9
   49c58:	mov	r0, r4
   49c5c:	blt	49c2c <fputs@plt+0x38b18>
   49c60:	ldrd	r8, [sp, #8]
   49c64:	mov	r7, r5
   49c68:	cmp	sl, r8
   49c6c:	sbcs	r3, fp, r9
   49c70:	blt	49804 <fputs@plt+0x386f0>
   49c74:	ldr	r3, [sp, #36]	; 0x24
   49c78:	ldr	r2, [r4, #160]	; 0xa0
   49c7c:	ldr	ip, [r4, #216]	; 0xd8
   49c80:	ldr	r6, [r3, #24]
   49c84:	add	r2, r2, #4
   49c88:	cmp	ip, #0
   49c8c:	asr	r1, r2, #31
   49c90:	umull	r2, r3, r2, r6
   49c94:	mla	r3, r6, r1, r3
   49c98:	strd	r2, [sp, #48]	; 0x30
   49c9c:	bne	498c8 <fputs@plt+0x387b4>
   49ca0:	b	49928 <fputs@plt+0x38814>
   49ca4:	ldr	r3, [sp, #36]	; 0x24
   49ca8:	ldr	r2, [r4, #160]	; 0xa0
   49cac:	ldr	ip, [r4, #216]	; 0xd8
   49cb0:	ldr	r6, [r3, #24]
   49cb4:	add	r2, r2, #4
   49cb8:	cmp	ip, #0
   49cbc:	asr	r1, r2, #31
   49cc0:	umull	r2, r3, r2, r6
   49cc4:	ldrd	r8, [sp, #8]
   49cc8:	mla	r3, r6, r1, r3
   49ccc:	mov	r7, r5
   49cd0:	mov	r5, r0
   49cd4:	strd	r2, [sp, #48]	; 0x30
   49cd8:	bne	498c8 <fputs@plt+0x387b4>
   49cdc:	b	4997c <fputs@plt+0x38868>
   49ce0:	ldr	r1, [r5, #32]
   49ce4:	ldr	r9, [r5, #68]	; 0x44
   49ce8:	add	r2, r5, #52	; 0x34
   49cec:	ldr	r3, [r1]
   49cf0:	add	r0, r3, #48	; 0x30
   49cf4:	ldr	r7, [r3]
   49cf8:	ldr	r6, [r3, #4]
   49cfc:	ldr	lr, [r3, #8]
   49d00:	ldr	ip, [r3, #12]
   49d04:	add	r3, r3, #16
   49d08:	cmp	r3, r0
   49d0c:	str	r7, [r2]
   49d10:	str	r6, [r2, #4]
   49d14:	str	lr, [r2, #8]
   49d18:	str	ip, [r2, #12]
   49d1c:	add	r2, r2, #16
   49d20:	bne	49cf4 <fputs@plt+0x38be0>
   49d24:	ldr	r3, [r5, #68]	; 0x44
   49d28:	add	r6, r3, #1
   49d2c:	cmp	r9, r6
   49d30:	bcc	49e04 <fputs@plt+0x38cf0>
   49d34:	add	r3, r3, #34	; 0x22
   49d38:	ldr	r7, [pc, #208]	; 49e10 <fputs@plt+0x38cfc>
   49d3c:	lsl	r8, r3, #2
   49d40:	b	49d48 <fputs@plt+0x38c34>
   49d44:	ldr	r1, [r5, #32]
   49d48:	add	r2, r6, #33	; 0x21
   49d4c:	sub	r3, r6, #4048	; 0xfd0
   49d50:	lsrs	r2, r2, #12
   49d54:	sub	r3, r3, #15
   49d58:	and	r3, r3, r7
   49d5c:	ldrne	r2, [r1, r2, lsl #2]
   49d60:	ldreq	r3, [r1]
   49d64:	mov	r0, r4
   49d68:	ldrne	r1, [r2, r3, lsl #2]
   49d6c:	ldreq	r1, [r3, r8]
   49d70:	bl	4a7c0 <fputs@plt+0x396ac>
   49d74:	add	r6, r6, #1
   49d78:	add	r8, r8, #4
   49d7c:	cmp	r9, r6
   49d80:	cmpcs	r0, #0
   49d84:	clz	sl, r0
   49d88:	lsr	sl, sl, #5
   49d8c:	beq	49d44 <fputs@plt+0x38c30>
   49d90:	ldr	r3, [r5, #68]	; 0x44
   49d94:	str	r0, [sp, #24]
   49d98:	cmp	r9, r3
   49d9c:	beq	49b08 <fputs@plt+0x389f4>
   49da0:	mov	r0, r5
   49da4:	bl	45018 <fputs@plt+0x33f04>
   49da8:	b	49b08 <fputs@plt+0x389f4>
   49dac:	ldr	r3, [sp, #36]	; 0x24
   49db0:	ldr	r2, [r4, #160]	; 0xa0
   49db4:	ldr	r6, [r3, #24]
   49db8:	add	r2, r2, #4
   49dbc:	asr	r1, r2, #31
   49dc0:	umull	r2, r3, r2, r6
   49dc4:	mla	r3, r6, r1, r3
   49dc8:	strd	r2, [sp, #48]	; 0x30
   49dcc:	b	498c8 <fputs@plt+0x387b4>
   49dd0:	mov	r2, #0
   49dd4:	mov	r3, #0
   49dd8:	bl	1fb00 <fputs@plt+0xe9ec>
   49ddc:	mov	r6, r0
   49de0:	b	49ad0 <fputs@plt+0x389bc>
   49de4:	add	r3, r6, r6, lsl #1
   49de8:	ldr	r2, [r4, #100]	; 0x64
   49dec:	lsl	r3, r3, #4
   49df0:	sub	r3, r3, #48	; 0x30
   49df4:	adds	r3, r2, r3
   49df8:	str	r3, [sp, #36]	; 0x24
   49dfc:	bne	497ac <fputs@plt+0x38698>
   49e00:	b	49b9c <fputs@plt+0x38a88>
   49e04:	mov	sl, #1
   49e08:	b	49d98 <fputs@plt+0x38c84>
   49e0c:	andeq	pc, r5, r8, ror fp	; <UNPREDICTABLE>
   49e10:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   49e14:	push	{r4, r5, r6, lr}
   49e18:	mov	r4, r0
   49e1c:	ldrb	r6, [r0, #17]
   49e20:	cmp	r6, #6
   49e24:	ldreq	r5, [r0, #44]	; 0x2c
   49e28:	beq	49e84 <fputs@plt+0x38d70>
   49e2c:	cmp	r6, #1
   49e30:	movls	r5, #0
   49e34:	bls	49e84 <fputs@plt+0x38d70>
   49e38:	ldr	r2, [r0, #216]	; 0xd8
   49e3c:	cmp	r2, #0
   49e40:	beq	49e8c <fputs@plt+0x38d78>
   49e44:	mvn	r2, #0
   49e48:	mov	r1, #2
   49e4c:	bl	49700 <fputs@plt+0x385ec>
   49e50:	mov	r2, #0
   49e54:	ldrb	r1, [r4, #20]
   49e58:	mov	r5, r0
   49e5c:	mov	r0, r4
   49e60:	bl	1f050 <fputs@plt+0xdf3c>
   49e64:	cmp	r5, #0
   49e68:	moveq	r5, r0
   49e6c:	uxtb	r3, r5
   49e70:	cmp	r3, #10
   49e74:	cmpne	r3, #13
   49e78:	moveq	r3, #6
   49e7c:	streq	r5, [r4, #44]	; 0x2c
   49e80:	strbeq	r3, [r4, #17]
   49e84:	mov	r0, r5
   49e88:	pop	{r4, r5, r6, pc}
   49e8c:	ldr	r3, [r0, #68]	; 0x44
   49e90:	ldr	r1, [r3]
   49e94:	cmp	r6, #2
   49e98:	cmpne	r1, #0
   49e9c:	moveq	r1, #1
   49ea0:	movne	r1, #0
   49ea4:	bne	49ee4 <fputs@plt+0x38dd0>
   49ea8:	mov	r1, r2
   49eac:	bl	1f050 <fputs@plt+0xdf3c>
   49eb0:	cmp	r6, #2
   49eb4:	ldrb	r3, [r4, #16]
   49eb8:	clz	r3, r3
   49ebc:	lsr	r3, r3, #5
   49ec0:	moveq	r3, #0
   49ec4:	cmp	r3, #0
   49ec8:	mov	r5, r0
   49ecc:	beq	49e6c <fputs@plt+0x38d58>
   49ed0:	mov	r2, #4
   49ed4:	mov	r3, #6
   49ed8:	str	r2, [r4, #44]	; 0x2c
   49edc:	strb	r3, [r4, #17]
   49ee0:	b	49e84 <fputs@plt+0x38d70>
   49ee4:	bl	4875c <fputs@plt+0x37648>
   49ee8:	mov	r5, r0
   49eec:	b	49e6c <fputs@plt+0x38d58>
   49ef0:	push	{r4, lr}
   49ef4:	mov	r4, r0
   49ef8:	ldrb	r3, [r0, #17]
   49efc:	cmp	r3, #6
   49f00:	cmpne	r3, #0
   49f04:	beq	49f48 <fputs@plt+0x38e34>
   49f08:	cmp	r3, #1
   49f0c:	bls	49f54 <fputs@plt+0x38e40>
   49f10:	ldr	r3, [pc, #84]	; 49f6c <fputs@plt+0x38e58>
   49f14:	add	r3, pc, r3
   49f18:	ldr	r3, [r3, #328]	; 0x148
   49f1c:	cmp	r3, #0
   49f20:	beq	49f28 <fputs@plt+0x38e14>
   49f24:	blx	r3
   49f28:	mov	r0, r4
   49f2c:	bl	49e14 <fputs@plt+0x38d00>
   49f30:	ldr	r3, [pc, #56]	; 49f70 <fputs@plt+0x38e5c>
   49f34:	add	r3, pc, r3
   49f38:	ldr	r3, [r3, #332]	; 0x14c
   49f3c:	cmp	r3, #0
   49f40:	beq	49f48 <fputs@plt+0x38e34>
   49f44:	blx	r3
   49f48:	mov	r0, r4
   49f4c:	pop	{r4, lr}
   49f50:	b	1eeb8 <fputs@plt+0xdda4>
   49f54:	ldrb	r2, [r0, #4]
   49f58:	cmp	r2, #0
   49f5c:	bne	49f48 <fputs@plt+0x38e34>
   49f60:	mov	r1, r2
   49f64:	bl	1f050 <fputs@plt+0xdf3c>
   49f68:	b	49f48 <fputs@plt+0x38e34>
   49f6c:	andeq	r4, r6, r4, lsr r9
   49f70:	andeq	r4, r6, r4, lsl r9
   49f74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49f78:	sub	sp, sp, #20
   49f7c:	mov	r5, r1
   49f80:	cmp	r1, #1
   49f84:	mov	r1, #0
   49f88:	mov	r4, r0
   49f8c:	mov	r8, r2
   49f90:	mov	r7, r3
   49f94:	str	r1, [sp, #8]
   49f98:	bls	4a128 <fputs@plt+0x39014>
   49f9c:	ldrb	r3, [r0, #23]
   49fa0:	cmp	r3, r1
   49fa4:	beq	4a0fc <fputs@plt+0x38fe8>
   49fa8:	ldrb	r3, [r0, #17]
   49fac:	cmp	r3, #1
   49fb0:	beq	49fbc <fputs@plt+0x38ea8>
   49fb4:	tst	r7, #2
   49fb8:	beq	4a0fc <fputs@plt+0x38fe8>
   49fbc:	ldr	r6, [r4, #44]	; 0x2c
   49fc0:	cmp	r6, #0
   49fc4:	bne	4a108 <fputs@plt+0x38ff4>
   49fc8:	ldr	r0, [r4, #216]	; 0xd8
   49fcc:	cmp	r0, #0
   49fd0:	beq	4a220 <fputs@plt+0x3910c>
   49fd4:	add	r2, sp, #8
   49fd8:	mov	r1, r5
   49fdc:	bl	44e70 <fputs@plt+0x33d5c>
   49fe0:	subs	r6, r0, #0
   49fe4:	bne	4a108 <fputs@plt+0x38ff4>
   49fe8:	ldr	r3, [sp, #8]
   49fec:	cmp	r3, #0
   49ff0:	beq	4a220 <fputs@plt+0x3910c>
   49ff4:	mov	r6, #1
   49ff8:	ldr	r3, [r4, #212]	; 0xd4
   49ffc:	ldr	r9, [pc, #1152]	; 4a484 <fputs@plt+0x39370>
   4a000:	mov	r1, r5
   4a004:	ldrb	r2, [r3, #33]	; 0x21
   4a008:	add	r9, pc, r9
   4a00c:	ldr	r0, [r3, #44]	; 0x2c
   4a010:	and	r2, r2, #3
   4a014:	ldr	r3, [r9, #136]	; 0x88
   4a018:	blx	r3
   4a01c:	subs	r2, r0, #0
   4a020:	beq	4a2c8 <fputs@plt+0x391b4>
   4a024:	mov	r1, r5
   4a028:	ldr	r0, [r4, #212]	; 0xd4
   4a02c:	bl	1b110 <fputs@plt+0x9ffc>
   4a030:	mvn	r3, r7
   4a034:	and	r7, r7, #1
   4a038:	ldr	r2, [r0, #16]
   4a03c:	mov	r9, r0
   4a040:	cmp	r2, #0
   4a044:	moveq	r3, #0
   4a048:	andne	r3, r3, #1
   4a04c:	cmp	r3, #0
   4a050:	str	r0, [r8]
   4a054:	bne	4a164 <fputs@plt+0x39050>
   4a058:	cmp	r5, #0
   4a05c:	str	r4, [r0, #16]
   4a060:	blt	4a1fc <fputs@plt+0x390e8>
   4a064:	ldr	r3, [pc, #1052]	; 4a488 <fputs@plt+0x39374>
   4a068:	ldr	sl, [r4, #160]	; 0xa0
   4a06c:	add	r3, pc, r3
   4a070:	mov	r1, sl
   4a074:	ldr	r0, [r3, #272]	; 0x110
   4a078:	bl	8e518 <fputs@plt+0x7d404>
   4a07c:	add	r0, r0, #1
   4a080:	cmp	r5, r0
   4a084:	beq	4a1fc <fputs@plt+0x390e8>
   4a088:	ldrb	r3, [r4, #16]
   4a08c:	cmp	r3, #0
   4a090:	bne	4a180 <fputs@plt+0x3906c>
   4a094:	ldr	r3, [r4, #28]
   4a098:	cmp	r5, r3
   4a09c:	movls	r3, r7
   4a0a0:	orrhi	r3, r7, #1
   4a0a4:	cmp	r3, #0
   4a0a8:	bne	4a180 <fputs@plt+0x3906c>
   4a0ac:	ldr	r3, [r4, #64]	; 0x40
   4a0b0:	ldr	r3, [r3]
   4a0b4:	cmp	r3, #0
   4a0b8:	beq	4a180 <fputs@plt+0x3906c>
   4a0bc:	ldr	r0, [r4, #216]	; 0xd8
   4a0c0:	eor	r3, r6, #1
   4a0c4:	cmp	r0, #0
   4a0c8:	moveq	r3, #0
   4a0cc:	andne	r3, r3, #1
   4a0d0:	cmp	r3, #0
   4a0d4:	bne	4a400 <fputs@plt+0x392ec>
   4a0d8:	ldr	r3, [r4, #196]	; 0xc4
   4a0dc:	ldr	r1, [sp, #8]
   4a0e0:	add	r3, r3, #1
   4a0e4:	str	r3, [r4, #196]	; 0xc4
   4a0e8:	mov	r0, r9
   4a0ec:	bl	1b5c4 <fputs@plt+0xa4b0>
   4a0f0:	subs	r6, r0, #0
   4a0f4:	bne	4a208 <fputs@plt+0x390f4>
   4a0f8:	b	4a11c <fputs@plt+0x39008>
   4a0fc:	ldr	r6, [r4, #44]	; 0x2c
   4a100:	cmp	r6, #0
   4a104:	beq	49ff8 <fputs@plt+0x38ee4>
   4a108:	ldr	r3, [r4, #128]	; 0x80
   4a10c:	cmp	r3, #0
   4a110:	beq	4a148 <fputs@plt+0x39034>
   4a114:	mov	r3, #0
   4a118:	str	r3, [r8]
   4a11c:	mov	r0, r6
   4a120:	add	sp, sp, #20
   4a124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a128:	cmp	r5, #0
   4a12c:	bne	4a0fc <fputs@plt+0x38fe8>
   4a130:	ldr	r0, [pc, #852]	; 4a48c <fputs@plt+0x39378>
   4a134:	bl	35a00 <fputs@plt+0x248ec>
   4a138:	mov	r6, r0
   4a13c:	mov	r0, r6
   4a140:	add	sp, sp, #20
   4a144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a148:	ldr	r3, [r4, #212]	; 0xd4
   4a14c:	ldr	r3, [r3, #12]
   4a150:	cmp	r3, #0
   4a154:	bne	4a114 <fputs@plt+0x39000>
   4a158:	mov	r0, r4
   4a15c:	bl	49ef0 <fputs@plt+0x38ddc>
   4a160:	b	4a114 <fputs@plt+0x39000>
   4a164:	ldr	r3, [r4, #192]	; 0xc0
   4a168:	mov	r6, #0
   4a16c:	add	r3, r3, #1
   4a170:	mov	r0, r6
   4a174:	str	r3, [r4, #192]	; 0xc0
   4a178:	add	sp, sp, #20
   4a17c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a180:	ldr	r3, [r4, #164]	; 0xa4
   4a184:	cmp	r5, r3
   4a188:	bhi	4a2c0 <fputs@plt+0x391ac>
   4a18c:	cmp	r7, #0
   4a190:	beq	4a1e4 <fputs@plt+0x390d0>
   4a194:	ldr	r3, [pc, #756]	; 4a490 <fputs@plt+0x3937c>
   4a198:	add	r3, pc, r3
   4a19c:	ldr	r3, [r3, #328]	; 0x148
   4a1a0:	cmp	r3, #0
   4a1a4:	beq	4a1ac <fputs@plt+0x39098>
   4a1a8:	blx	r3
   4a1ac:	ldr	r3, [r4, #32]
   4a1b0:	cmp	r5, r3
   4a1b4:	bls	4a3e0 <fputs@plt+0x392cc>
   4a1b8:	mov	r2, r5
   4a1bc:	add	r1, r4, #104	; 0x68
   4a1c0:	add	r0, r4, #100	; 0x64
   4a1c4:	bl	27a34 <fputs@plt+0x16920>
   4a1c8:	ldr	r3, [pc, #708]	; 4a494 <fputs@plt+0x39380>
   4a1cc:	add	r3, pc, r3
   4a1d0:	ldr	r3, [r3, #332]	; 0x14c
   4a1d4:	cmp	r3, #0
   4a1d8:	beq	4a1e0 <fputs@plt+0x390cc>
   4a1dc:	blx	r3
   4a1e0:	ldr	sl, [r4, #160]	; 0xa0
   4a1e4:	mov	r2, sl
   4a1e8:	ldr	r0, [r9, #4]
   4a1ec:	mov	r1, #0
   4a1f0:	bl	10ee0 <memset@plt>
   4a1f4:	mov	r6, #0
   4a1f8:	b	4a11c <fputs@plt+0x39008>
   4a1fc:	ldr	r0, [pc, #660]	; 4a498 <fputs@plt+0x39384>
   4a200:	bl	35a00 <fputs@plt+0x248ec>
   4a204:	mov	r6, r0
   4a208:	mov	r0, r9
   4a20c:	bl	17acc <fputs@plt+0x69b8>
   4a210:	ldr	r3, [r4, #128]	; 0x80
   4a214:	cmp	r3, #0
   4a218:	bne	4a114 <fputs@plt+0x39000>
   4a21c:	b	4a148 <fputs@plt+0x39034>
   4a220:	ldr	r1, [r4, #160]	; 0xa0
   4a224:	ldr	r0, [r4, #64]	; 0x40
   4a228:	sub	r9, r5, #1
   4a22c:	asr	fp, r1, #31
   4a230:	umull	r2, r3, r1, r9
   4a234:	ldr	ip, [r0]
   4a238:	str	r1, [sp]
   4a23c:	add	r1, sp, #16
   4a240:	mov	lr, #0
   4a244:	str	lr, [r1, #-4]!
   4a248:	mla	r3, r9, fp, r3
   4a24c:	str	r1, [sp, #4]
   4a250:	ldr	r1, [ip, #68]	; 0x44
   4a254:	blx	r1
   4a258:	subs	r6, r0, #0
   4a25c:	bne	4a108 <fputs@plt+0x38ff4>
   4a260:	ldr	sl, [sp, #12]
   4a264:	cmp	sl, #0
   4a268:	beq	49ff4 <fputs@plt+0x38ee0>
   4a26c:	ldrb	r3, [r4, #17]
   4a270:	cmp	r3, #1
   4a274:	bhi	4a3a0 <fputs@plt+0x3928c>
   4a278:	ldr	r7, [r4, #144]	; 0x90
   4a27c:	cmp	r7, #0
   4a280:	beq	4a418 <fputs@plt+0x39304>
   4a284:	ldr	r2, [r7, #12]
   4a288:	mov	r3, #0
   4a28c:	str	r2, [r4, #144]	; 0x90
   4a290:	mov	r1, r3
   4a294:	str	r3, [r7, #12]
   4a298:	ldrh	r2, [r4, #148]	; 0x94
   4a29c:	ldr	r0, [r7, #8]
   4a2a0:	bl	10ee0 <memset@plt>
   4a2a4:	ldr	r3, [r4, #128]	; 0x80
   4a2a8:	str	r5, [r7, #20]
   4a2ac:	add	r3, r3, #1
   4a2b0:	str	sl, [r7, #4]
   4a2b4:	str	r3, [r4, #128]	; 0x80
   4a2b8:	str	r7, [r8]
   4a2bc:	b	4a11c <fputs@plt+0x39008>
   4a2c0:	mov	r6, #13
   4a2c4:	b	4a208 <fputs@plt+0x390f4>
   4a2c8:	ldr	sl, [r4, #212]	; 0xd4
   4a2cc:	ldrb	r3, [sl, #33]	; 0x21
   4a2d0:	cmp	r3, #2
   4a2d4:	beq	4a398 <fputs@plt+0x39284>
   4a2d8:	ldr	r3, [r9, #132]	; 0x84
   4a2dc:	ldr	r0, [sl, #44]	; 0x2c
   4a2e0:	blx	r3
   4a2e4:	ldr	r3, [sl, #20]
   4a2e8:	cmp	r0, r3
   4a2ec:	ble	4a36c <fputs@plt+0x39258>
   4a2f0:	ldr	r1, [sl, #8]
   4a2f4:	cmp	r1, #0
   4a2f8:	beq	4a320 <fputs@plt+0x3920c>
   4a2fc:	ldrsh	r3, [r1, #26]
   4a300:	cmp	r3, #0
   4a304:	bne	4a314 <fputs@plt+0x39200>
   4a308:	ldrh	r3, [r1, #24]
   4a30c:	tst	r3, #8
   4a310:	beq	4a3f8 <fputs@plt+0x392e4>
   4a314:	ldr	r1, [r1, #36]	; 0x24
   4a318:	cmp	r1, #0
   4a31c:	bne	4a2fc <fputs@plt+0x391e8>
   4a320:	ldr	r1, [sl, #4]
   4a324:	mov	r3, #0
   4a328:	cmp	r1, r3
   4a32c:	str	r3, [sl, #8]
   4a330:	bne	4a344 <fputs@plt+0x39230>
   4a334:	b	4a36c <fputs@plt+0x39258>
   4a338:	ldr	r1, [r1, #36]	; 0x24
   4a33c:	cmp	r1, #0
   4a340:	beq	4a36c <fputs@plt+0x39258>
   4a344:	ldrsh	r3, [r1, #26]
   4a348:	cmp	r3, #0
   4a34c:	bne	4a338 <fputs@plt+0x39224>
   4a350:	ldr	r3, [sl, #36]	; 0x24
   4a354:	ldr	r0, [sl, #40]	; 0x28
   4a358:	blx	r3
   4a35c:	cmp	r0, #0
   4a360:	cmpne	r0, #5
   4a364:	mov	r3, r0
   4a368:	bne	4a3f0 <fputs@plt+0x392dc>
   4a36c:	ldr	r3, [pc, #296]	; 4a49c <fputs@plt+0x39388>
   4a370:	mov	r2, #2
   4a374:	add	r3, pc, r3
   4a378:	ldr	r0, [sl, #44]	; 0x2c
   4a37c:	ldr	r3, [r3, #136]	; 0x88
   4a380:	mov	r1, r5
   4a384:	blx	r3
   4a388:	subs	r2, r0, #0
   4a38c:	bne	4a024 <fputs@plt+0x38f10>
   4a390:	mov	r6, #7
   4a394:	b	4a108 <fputs@plt+0x38ff4>
   4a398:	str	r2, [r8]
   4a39c:	b	4a390 <fputs@plt+0x3927c>
   4a3a0:	mov	r1, r5
   4a3a4:	add	r0, r4, #212	; 0xd4
   4a3a8:	bl	21054 <fputs@plt+0xff40>
   4a3ac:	subs	r7, r0, #0
   4a3b0:	beq	4a47c <fputs@plt+0x39368>
   4a3b4:	ldr	r2, [r4, #160]	; 0xa0
   4a3b8:	ldr	r0, [r4, #64]	; 0x40
   4a3bc:	ldr	ip, [sp, #12]
   4a3c0:	asr	r5, r2, #31
   4a3c4:	umull	r2, r3, r2, r9
   4a3c8:	ldr	r1, [r0]
   4a3cc:	mla	r3, r9, r5, r3
   4a3d0:	str	ip, [sp]
   4a3d4:	ldr	r1, [r1, #72]	; 0x48
   4a3d8:	blx	r1
   4a3dc:	b	4a2b8 <fputs@plt+0x391a4>
   4a3e0:	mov	r1, r5
   4a3e4:	ldr	r0, [r4, #60]	; 0x3c
   4a3e8:	bl	2781c <fputs@plt+0x16708>
   4a3ec:	b	4a1b8 <fputs@plt+0x390a4>
   4a3f0:	mov	r6, r3
   4a3f4:	b	4a108 <fputs@plt+0x38ff4>
   4a3f8:	str	r1, [sl, #8]
   4a3fc:	b	4a350 <fputs@plt+0x3923c>
   4a400:	mov	r1, r5
   4a404:	add	r2, sp, #8
   4a408:	bl	44e70 <fputs@plt+0x33d5c>
   4a40c:	subs	r6, r0, #0
   4a410:	bne	4a208 <fputs@plt+0x390f4>
   4a414:	b	4a0d8 <fputs@plt+0x38fc4>
   4a418:	ldrh	r0, [r4, #148]	; 0x94
   4a41c:	mov	r1, r7
   4a420:	add	r0, r0, #40	; 0x28
   4a424:	bl	27078 <fputs@plt+0x15f64>
   4a428:	subs	r7, r0, #0
   4a42c:	beq	4a450 <fputs@plt+0x3933c>
   4a430:	add	r3, r7, #40	; 0x28
   4a434:	mov	r2, #64	; 0x40
   4a438:	str	r3, [r7, #8]
   4a43c:	mov	r3, #1
   4a440:	str	r4, [r7, #16]
   4a444:	strh	r2, [r7, #24]
   4a448:	strh	r3, [r7, #26]
   4a44c:	b	4a2a4 <fputs@plt+0x39190>
   4a450:	ldr	r2, [r4, #160]	; 0xa0
   4a454:	ldr	r0, [r4, #64]	; 0x40
   4a458:	mov	r6, #7
   4a45c:	asr	r7, r2, #31
   4a460:	umull	r2, r3, r2, r9
   4a464:	ldr	r1, [r0]
   4a468:	mla	r3, r9, r7, r3
   4a46c:	str	sl, [sp]
   4a470:	ldr	r1, [r1, #72]	; 0x48
   4a474:	blx	r1
   4a478:	b	4a108 <fputs@plt+0x38ff4>
   4a47c:	ldr	sl, [sp, #12]
   4a480:	b	4a278 <fputs@plt+0x39164>
   4a484:	andeq	r0, r6, r0, ror r1
   4a488:	andeq	r0, r6, ip, lsl #2
   4a48c:	andeq	ip, r0, r4, lsr #1
   4a490:			; <UNDEFINED> instruction: 0x000646b0
   4a494:	andeq	r4, r6, ip, ror r6
   4a498:	strdeq	ip, [r0], -sp
   4a49c:	andeq	pc, r5, r4, lsl #28
   4a4a0:	push	{r4, r5, r6, lr}
   4a4a4:	sub	sp, sp, #8
   4a4a8:	mov	r5, r0
   4a4ac:	mov	r6, r2
   4a4b0:	ldr	r0, [r0]
   4a4b4:	add	r2, sp, #4
   4a4b8:	mov	r4, r1
   4a4bc:	bl	49f74 <fputs@plt+0x38e60>
   4a4c0:	cmp	r0, #0
   4a4c4:	bne	4a504 <fputs@plt+0x393f0>
   4a4c8:	ldr	r2, [sp, #4]
   4a4cc:	ldr	r3, [r2, #8]
   4a4d0:	ldr	r1, [r3, #84]	; 0x54
   4a4d4:	cmp	r4, r1
   4a4d8:	beq	4a500 <fputs@plt+0x393ec>
   4a4dc:	ldr	ip, [r2, #4]
   4a4e0:	cmp	r4, #1
   4a4e4:	moveq	r1, #100	; 0x64
   4a4e8:	movne	r1, #0
   4a4ec:	str	ip, [r3, #56]	; 0x38
   4a4f0:	str	r2, [r3, #72]	; 0x48
   4a4f4:	str	r5, [r3, #52]	; 0x34
   4a4f8:	str	r4, [r3, #84]	; 0x54
   4a4fc:	strb	r1, [r3, #5]
   4a500:	str	r3, [r6]
   4a504:	add	sp, sp, #8
   4a508:	pop	{r4, r5, r6, pc}
   4a50c:	ldrh	r3, [r0, #24]
   4a510:	push	{r4, r5, r6, r7, lr}
   4a514:	sub	sp, sp, #12
   4a518:	tst	r3, #64	; 0x40
   4a51c:	ldr	r4, [r0, #16]
   4a520:	beq	4a584 <fputs@plt+0x39470>
   4a524:	ldr	ip, [r0, #20]
   4a528:	ldr	r2, [r4, #160]	; 0xa0
   4a52c:	sub	ip, ip, #1
   4a530:	mov	r1, r0
   4a534:	asr	r7, r2, #31
   4a538:	umull	r2, r3, ip, r2
   4a53c:	ldr	r0, [r4, #64]	; 0x40
   4a540:	ldr	lr, [r4, #128]	; 0x80
   4a544:	mla	r3, ip, r7, r3
   4a548:	ldr	r5, [r0]
   4a54c:	sub	ip, lr, #1
   4a550:	ldr	r6, [r4, #144]	; 0x90
   4a554:	str	ip, [r4, #128]	; 0x80
   4a558:	ldr	ip, [r1, #4]
   4a55c:	str	r6, [r1, #12]
   4a560:	str	r1, [r4, #144]	; 0x90
   4a564:	str	ip, [sp]
   4a568:	ldr	r1, [r5, #72]	; 0x48
   4a56c:	blx	r1
   4a570:	ldr	r3, [r4, #128]	; 0x80
   4a574:	cmp	r3, #0
   4a578:	beq	4a594 <fputs@plt+0x39480>
   4a57c:	add	sp, sp, #12
   4a580:	pop	{r4, r5, r6, r7, pc}
   4a584:	bl	17a54 <fputs@plt+0x6940>
   4a588:	ldr	r3, [r4, #128]	; 0x80
   4a58c:	cmp	r3, #0
   4a590:	bne	4a57c <fputs@plt+0x39468>
   4a594:	ldr	r3, [r4, #212]	; 0xd4
   4a598:	ldr	r3, [r3, #12]
   4a59c:	cmp	r3, #0
   4a5a0:	bne	4a57c <fputs@plt+0x39468>
   4a5a4:	mov	r0, r4
   4a5a8:	add	sp, sp, #12
   4a5ac:	pop	{r4, r5, r6, r7, lr}
   4a5b0:	b	49ef0 <fputs@plt+0x38ddc>
   4a5b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a5b8:	mov	r6, r0
   4a5bc:	mov	sl, r1
   4a5c0:	ldr	r0, [r0, #156]	; 0x9c
   4a5c4:	ldr	r1, [r6, #160]	; 0xa0
   4a5c8:	sub	sp, sp, #28
   4a5cc:	bl	8e30c <fputs@plt+0x7d1f8>
   4a5d0:	ldrb	r2, [r6, #21]
   4a5d4:	ldr	r1, [r6, #28]
   4a5d8:	orr	r2, r2, #4
   4a5dc:	strb	r2, [r6, #21]
   4a5e0:	ldr	r3, [sl]
   4a5e4:	sub	r4, r3, #1
   4a5e8:	cmp	r3, r1
   4a5ec:	rsb	ip, r0, #0
   4a5f0:	and	r4, r4, ip
   4a5f4:	add	r4, r4, #1
   4a5f8:	bls	4a750 <fputs@plt+0x3963c>
   4a5fc:	add	r7, r3, #1
   4a600:	sub	r7, r7, r4
   4a604:	cmp	r7, #0
   4a608:	ble	4a76c <fputs@plt+0x39658>
   4a60c:	mov	r2, #0
   4a610:	mov	r5, r2
   4a614:	mov	r9, r2
   4a618:	str	r2, [sp, #4]
   4a61c:	ldr	fp, [pc, #408]	; 4a7bc <fputs@plt+0x396a8>
   4a620:	add	r2, sp, #20
   4a624:	add	r8, r5, r4
   4a628:	str	r2, [sp, #8]
   4a62c:	cmp	r8, r3
   4a630:	add	r2, r6, #212	; 0xd4
   4a634:	add	fp, pc, fp
   4a638:	str	r2, [sp, #12]
   4a63c:	beq	4a6c0 <fputs@plt+0x395ac>
   4a640:	ldr	r0, [r6, #60]	; 0x3c
   4a644:	cmp	r0, #0
   4a648:	beq	4a6c0 <fputs@plt+0x395ac>
   4a64c:	mov	r1, r8
   4a650:	bl	17798 <fputs@plt+0x6684>
   4a654:	cmp	r0, #0
   4a658:	beq	4a6c0 <fputs@plt+0x395ac>
   4a65c:	mov	r1, r8
   4a660:	ldr	r0, [sp, #12]
   4a664:	bl	21054 <fputs@plt+0xff40>
   4a668:	cmp	r0, #0
   4a66c:	mov	r3, r0
   4a670:	str	r0, [sp, #20]
   4a674:	beq	4a70c <fputs@plt+0x395f8>
   4a678:	ldrh	r3, [r3, #24]
   4a67c:	mov	r8, r9
   4a680:	tst	r3, #8
   4a684:	ldr	r3, [sp, #4]
   4a688:	movne	r3, #1
   4a68c:	str	r3, [sp, #4]
   4a690:	bl	4a50c <fputs@plt+0x393f8>
   4a694:	mov	r3, #1
   4a698:	add	r5, r5, #1
   4a69c:	cmp	r5, r7
   4a6a0:	movge	r2, #0
   4a6a4:	andlt	r2, r3, #1
   4a6a8:	cmp	r2, #0
   4a6ac:	beq	4a774 <fputs@plt+0x39660>
   4a6b0:	ldr	r3, [sl]
   4a6b4:	add	r8, r5, r4
   4a6b8:	cmp	r8, r3
   4a6bc:	bne	4a640 <fputs@plt+0x3952c>
   4a6c0:	ldr	r1, [r6, #160]	; 0xa0
   4a6c4:	ldr	r0, [fp, #272]	; 0x110
   4a6c8:	bl	8e518 <fputs@plt+0x7d404>
   4a6cc:	add	r0, r0, #1
   4a6d0:	cmp	r0, r8
   4a6d4:	beq	4a70c <fputs@plt+0x395f8>
   4a6d8:	mov	r1, r8
   4a6dc:	mov	r3, r9
   4a6e0:	ldr	r2, [sp, #8]
   4a6e4:	mov	r0, r6
   4a6e8:	bl	49f74 <fputs@plt+0x38e60>
   4a6ec:	subs	r8, r0, #0
   4a6f0:	beq	4a718 <fputs@plt+0x39604>
   4a6f4:	ldrb	r2, [r6, #21]
   4a6f8:	bic	r2, r2, #4
   4a6fc:	mov	r0, r8
   4a700:	strb	r2, [r6, #21]
   4a704:	add	sp, sp, #28
   4a708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a70c:	mov	r3, #1
   4a710:	mov	r8, r9
   4a714:	b	4a698 <fputs@plt+0x39584>
   4a718:	ldr	r0, [sp, #20]
   4a71c:	bl	473a8 <fputs@plt+0x36294>
   4a720:	ldr	r3, [sp, #20]
   4a724:	mov	r8, r0
   4a728:	mov	r0, r3
   4a72c:	ldrh	r3, [r3, #24]
   4a730:	tst	r3, #8
   4a734:	ldr	r3, [sp, #4]
   4a738:	movne	r3, #1
   4a73c:	str	r3, [sp, #4]
   4a740:	bl	4a50c <fputs@plt+0x393f8>
   4a744:	clz	r3, r8
   4a748:	lsr	r3, r3, #5
   4a74c:	b	4a698 <fputs@plt+0x39584>
   4a750:	sub	ip, r0, #1
   4a754:	add	ip, ip, r4
   4a758:	cmp	r1, ip
   4a75c:	addcc	r7, r1, #1
   4a760:	subcc	r7, r7, r4
   4a764:	movcs	r7, r0
   4a768:	b	4a604 <fputs@plt+0x394f0>
   4a76c:	mov	r8, #0
   4a770:	b	4a6f8 <fputs@plt+0x395e4>
   4a774:	ldr	r2, [sp, #4]
   4a778:	tst	r2, r3
   4a77c:	addne	r7, r7, r4
   4a780:	addne	r5, r6, #212	; 0xd4
   4a784:	beq	4a6f4 <fputs@plt+0x395e0>
   4a788:	mov	r1, r4
   4a78c:	mov	r0, r5
   4a790:	bl	21054 <fputs@plt+0xff40>
   4a794:	add	r4, r4, #1
   4a798:	subs	r2, r0, #0
   4a79c:	beq	4a7b0 <fputs@plt+0x3969c>
   4a7a0:	ldrh	r3, [r2, #24]
   4a7a4:	orr	r3, r3, #8
   4a7a8:	strh	r3, [r2, #24]
   4a7ac:	bl	4a50c <fputs@plt+0x393f8>
   4a7b0:	cmp	r4, r7
   4a7b4:	bne	4a788 <fputs@plt+0x39674>
   4a7b8:	b	4a6f4 <fputs@plt+0x395e0>
   4a7bc:	andeq	pc, r5, r4, asr #22
   4a7c0:	push	{r4, r5, r6, lr}
   4a7c4:	mov	r4, r0
   4a7c8:	sub	sp, sp, #8
   4a7cc:	add	r0, r0, #212	; 0xd4
   4a7d0:	bl	21054 <fputs@plt+0xff40>
   4a7d4:	subs	r5, r0, #0
   4a7d8:	moveq	r6, r5
   4a7dc:	beq	4a814 <fputs@plt+0x39700>
   4a7e0:	ldrsh	r3, [r5, #26]
   4a7e4:	cmp	r3, #1
   4a7e8:	beq	4a840 <fputs@plt+0x3972c>
   4a7ec:	add	r2, sp, #8
   4a7f0:	mov	r3, #0
   4a7f4:	str	r3, [r2, #-4]!
   4a7f8:	ldr	r1, [r5, #20]
   4a7fc:	ldr	r0, [r4, #216]	; 0xd8
   4a800:	bl	44e70 <fputs@plt+0x33d5c>
   4a804:	subs	r6, r0, #0
   4a808:	beq	4a84c <fputs@plt+0x39738>
   4a80c:	mov	r0, r5
   4a810:	bl	4a50c <fputs@plt+0x393f8>
   4a814:	ldr	r3, [r4, #96]	; 0x60
   4a818:	cmp	r3, #0
   4a81c:	beq	4a834 <fputs@plt+0x39720>
   4a820:	mov	r2, #1
   4a824:	str	r2, [r3, #16]
   4a828:	ldr	r3, [r3, #44]	; 0x2c
   4a82c:	cmp	r3, #0
   4a830:	bne	4a824 <fputs@plt+0x39710>
   4a834:	mov	r0, r6
   4a838:	add	sp, sp, #8
   4a83c:	pop	{r4, r5, r6, pc}
   4a840:	bl	17acc <fputs@plt+0x69b8>
   4a844:	mov	r6, #0
   4a848:	b	4a814 <fputs@plt+0x39700>
   4a84c:	ldr	r1, [sp, #4]
   4a850:	mov	r0, r5
   4a854:	bl	1b5c4 <fputs@plt+0xa4b0>
   4a858:	subs	r6, r0, #0
   4a85c:	bne	4a80c <fputs@plt+0x396f8>
   4a860:	ldr	r3, [r4, #204]	; 0xcc
   4a864:	mov	r0, r5
   4a868:	blx	r3
   4a86c:	b	4a80c <fputs@plt+0x396f8>
   4a870:	cmp	r1, #1
   4a874:	push	{r4, r5, r6, r7, r8, r9, lr}
   4a878:	mov	r5, r1
   4a87c:	sub	sp, sp, #12
   4a880:	mov	r6, r0
   4a884:	mov	r7, r2
   4a888:	mov	r8, r3
   4a88c:	movls	r9, #0
   4a890:	bls	4a8dc <fputs@plt+0x397c8>
   4a894:	ldr	r3, [pc, #228]	; 4a980 <fputs@plt+0x3986c>
   4a898:	ldr	r4, [r0, #36]	; 0x24
   4a89c:	sub	r0, r1, #2
   4a8a0:	umull	r3, r4, r3, r4
   4a8a4:	lsr	r4, r4, #2
   4a8a8:	add	r4, r4, #1
   4a8ac:	mov	r1, r4
   4a8b0:	bl	8e30c <fputs@plt+0x7d1f8>
   4a8b4:	ldr	r3, [pc, #200]	; 4a984 <fputs@plt+0x39870>
   4a8b8:	ldr	r1, [r6, #32]
   4a8bc:	add	r3, pc, r3
   4a8c0:	mul	r4, r4, r0
   4a8c4:	ldr	r0, [r3, #272]	; 0x110
   4a8c8:	bl	8e30c <fputs@plt+0x7d1f8>
   4a8cc:	add	r9, r4, #2
   4a8d0:	add	r0, r0, #1
   4a8d4:	cmp	r9, r0
   4a8d8:	addeq	r9, r4, #3
   4a8dc:	ldr	r0, [r6]
   4a8e0:	mov	r3, #0
   4a8e4:	add	r2, sp, #4
   4a8e8:	mov	r1, r9
   4a8ec:	bl	49f74 <fputs@plt+0x38e60>
   4a8f0:	subs	r4, r0, #0
   4a8f4:	bne	4a940 <fputs@plt+0x3982c>
   4a8f8:	sub	r5, r5, r9
   4a8fc:	ldr	r0, [sp, #4]
   4a900:	add	r5, r5, r5, lsl #2
   4a904:	subs	r2, r5, #5
   4a908:	bmi	4a964 <fputs@plt+0x39850>
   4a90c:	ldr	r3, [r0, #4]
   4a910:	cmp	r8, #0
   4a914:	addne	r5, r3, r5
   4a918:	ldrb	r2, [r3, r2]
   4a91c:	strb	r2, [r7]
   4a920:	ldrne	r3, [r5, #-4]
   4a924:	revne	r3, r3
   4a928:	strne	r3, [r8]
   4a92c:	bl	4a50c <fputs@plt+0x393f8>
   4a930:	ldrb	r3, [r7]
   4a934:	sub	r3, r3, #1
   4a938:	cmp	r3, #4
   4a93c:	bhi	4a94c <fputs@plt+0x39838>
   4a940:	mov	r0, r4
   4a944:	add	sp, sp, #12
   4a948:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4a94c:	ldr	r0, [pc, #52]	; 4a988 <fputs@plt+0x39874>
   4a950:	bl	35a00 <fputs@plt+0x248ec>
   4a954:	mov	r4, r0
   4a958:	mov	r0, r4
   4a95c:	add	sp, sp, #12
   4a960:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4a964:	bl	4a50c <fputs@plt+0x393f8>
   4a968:	ldr	r0, [pc, #28]	; 4a98c <fputs@plt+0x39878>
   4a96c:	bl	35a00 <fputs@plt+0x248ec>
   4a970:	mov	r4, r0
   4a974:	mov	r0, r4
   4a978:	add	sp, sp, #12
   4a97c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4a980:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4a984:			; <UNDEFINED> instruction: 0x0005f8bc
   4a988:	ldrdeq	sp, [r0], -lr
   4a98c:	ldrdeq	sp, [r0], -r6
   4a990:	push	{r4, r5, r6, r7, lr}
   4a994:	sub	sp, sp, #28
   4a998:	mov	r4, r0
   4a99c:	mov	r6, r2
   4a9a0:	mov	r7, r3
   4a9a4:	ldr	r0, [r0]
   4a9a8:	add	r3, sp, #20
   4a9ac:	add	r2, sp, #19
   4a9b0:	mov	r5, r1
   4a9b4:	bl	4a870 <fputs@plt+0x3975c>
   4a9b8:	cmp	r0, #0
   4a9bc:	beq	4a9f0 <fputs@plt+0x398dc>
   4a9c0:	ldr	r3, [pc, #112]	; 4aa38 <fputs@plt+0x39924>
   4a9c4:	ldr	r1, [pc, #112]	; 4aa3c <fputs@plt+0x39928>
   4a9c8:	cmp	r0, r3
   4a9cc:	cmpne	r0, #7
   4a9d0:	moveq	r3, #1
   4a9d4:	streq	r3, [r4, #24]
   4a9d8:	mov	r2, r5
   4a9dc:	mov	r0, r4
   4a9e0:	add	r1, pc, r1
   4a9e4:	bl	44bc4 <fputs@plt+0x33ab0>
   4a9e8:	add	sp, sp, #28
   4a9ec:	pop	{r4, r5, r6, r7, pc}
   4a9f0:	ldrb	r3, [sp, #19]
   4a9f4:	ldr	r2, [sp, #20]
   4a9f8:	cmp	r3, r6
   4a9fc:	beq	4aa2c <fputs@plt+0x39918>
   4aa00:	ldr	r1, [pc, #56]	; 4aa40 <fputs@plt+0x3992c>
   4aa04:	str	r2, [sp, #8]
   4aa08:	str	r3, [sp, #4]
   4aa0c:	str	r7, [sp]
   4aa10:	mov	r3, r6
   4aa14:	mov	r2, r5
   4aa18:	mov	r0, r4
   4aa1c:	add	r1, pc, r1
   4aa20:	bl	44bc4 <fputs@plt+0x33ab0>
   4aa24:	add	sp, sp, #28
   4aa28:	pop	{r4, r5, r6, r7, pc}
   4aa2c:	cmp	r2, r7
   4aa30:	bne	4aa00 <fputs@plt+0x398ec>
   4aa34:	b	4a9e8 <fputs@plt+0x398d4>
   4aa38:	andeq	r0, r0, sl, lsl #24
   4aa3c:	andeq	sl, r4, r8, lsr #7
   4aa40:	andeq	sl, r4, ip, lsl #7
   4aa44:	cmp	r3, #0
   4aa48:	ble	4aca0 <fputs@plt+0x39b8c>
   4aa4c:	ldr	ip, [r0, #16]
   4aa50:	cmp	ip, #0
   4aa54:	bxeq	lr
   4aa58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4aa5c:	sub	sp, sp, #44	; 0x2c
   4aa60:	cmp	r2, #0
   4aa64:	str	r2, [sp, #28]
   4aa68:	str	r1, [sp, #16]
   4aa6c:	mov	r5, r0
   4aa70:	str	r3, [sp, #24]
   4aa74:	ble	4aca4 <fputs@plt+0x39b90>
   4aa78:	sub	fp, r3, #1
   4aa7c:	mov	r7, r3
   4aa80:	add	r3, sp, #36	; 0x24
   4aa84:	str	r3, [sp, #12]
   4aa88:	ldr	r3, [pc, #540]	; 4acac <fputs@plt+0x39b98>
   4aa8c:	mov	r4, r2
   4aa90:	mov	sl, #0
   4aa94:	add	r3, pc, r3
   4aa98:	str	r3, [sp, #20]
   4aa9c:	mov	r1, r4
   4aaa0:	mov	r0, r5
   4aaa4:	bl	44c80 <fputs@plt+0x33b6c>
   4aaa8:	cmp	r0, #0
   4aaac:	bne	4ac38 <fputs@plt+0x39b24>
   4aab0:	mov	r3, sl
   4aab4:	ldr	r2, [sp, #12]
   4aab8:	mov	r1, r4
   4aabc:	ldr	r0, [r5, #4]
   4aac0:	bl	49f74 <fputs@plt+0x38e60>
   4aac4:	subs	r6, r0, #0
   4aac8:	bne	4ac84 <fputs@plt+0x39b70>
   4aacc:	ldr	r3, [sp, #16]
   4aad0:	ldr	r0, [sp, #36]	; 0x24
   4aad4:	cmp	r3, #0
   4aad8:	ldr	r3, [r5]
   4aadc:	ldr	r9, [r0, #4]
   4aae0:	beq	4ab74 <fputs@plt+0x39a60>
   4aae4:	ldrb	r2, [r3, #17]
   4aae8:	ldr	r8, [r9, #4]
   4aaec:	cmp	r2, #0
   4aaf0:	rev	r8, r8
   4aaf4:	bne	4ac68 <fputs@plt+0x39b54>
   4aaf8:	ldr	r2, [r3, #36]	; 0x24
   4aafc:	cmp	r2, #0
   4ab00:	add	r1, r2, #3
   4ab04:	movlt	r2, r1
   4ab08:	asr	r2, r2, #2
   4ab0c:	sub	r2, r2, #1
   4ab10:	cmp	r8, r2
   4ab14:	bge	4ac50 <fputs@plt+0x39b3c>
   4ab18:	cmp	r8, #0
   4ab1c:	ble	4abfc <fputs@plt+0x39ae8>
   4ab20:	add	r7, r9, #8
   4ab24:	b	4ab44 <fputs@plt+0x39a30>
   4ab28:	mov	r1, r4
   4ab2c:	mov	r0, r5
   4ab30:	bl	44c80 <fputs@plt+0x33b6c>
   4ab34:	cmp	r8, r6
   4ab38:	add	r7, r7, #4
   4ab3c:	beq	4abfc <fputs@plt+0x39ae8>
   4ab40:	ldr	r3, [r5]
   4ab44:	ldrb	r3, [r3, #17]
   4ab48:	ldr	r4, [r7]
   4ab4c:	add	r6, r6, #1
   4ab50:	cmp	r3, #0
   4ab54:	rev	r4, r4
   4ab58:	beq	4ab28 <fputs@plt+0x39a14>
   4ab5c:	mov	r3, sl
   4ab60:	mov	r2, #2
   4ab64:	mov	r1, r4
   4ab68:	mov	r0, r5
   4ab6c:	bl	4a990 <fputs@plt+0x3987c>
   4ab70:	b	4ab28 <fputs@plt+0x39a14>
   4ab74:	ldrb	r3, [r3, #17]
   4ab78:	cmp	r3, #0
   4ab7c:	cmpne	fp, #0
   4ab80:	ble	4ac40 <fputs@plt+0x39b2c>
   4ab84:	ldr	r1, [r9]
   4ab88:	mov	r3, r4
   4ab8c:	mov	r0, r5
   4ab90:	rev	r1, r1
   4ab94:	mov	r2, #4
   4ab98:	bl	4a990 <fputs@plt+0x3987c>
   4ab9c:	ldr	r0, [sp, #36]	; 0x24
   4aba0:	ldr	r4, [r9]
   4aba4:	cmp	r0, #0
   4aba8:	rev	r4, r4
   4abac:	bne	4ac48 <fputs@plt+0x39b34>
   4abb0:	mov	r7, fp
   4abb4:	cmp	r7, #0
   4abb8:	sub	fp, r7, #1
   4abbc:	ble	4ac38 <fputs@plt+0x39b24>
   4abc0:	ldr	r3, [r5, #16]
   4abc4:	cmp	r3, #0
   4abc8:	beq	4ac38 <fputs@plt+0x39b24>
   4abcc:	cmp	r4, #0
   4abd0:	bgt	4aa9c <fputs@plt+0x39988>
   4abd4:	ldr	r3, [sp, #28]
   4abd8:	ldr	r1, [pc, #208]	; 4acb0 <fputs@plt+0x39b9c>
   4abdc:	str	r3, [sp]
   4abe0:	mov	r2, r7
   4abe4:	ldr	r3, [sp, #24]
   4abe8:	mov	r0, r5
   4abec:	add	r1, pc, r1
   4abf0:	bl	44bc4 <fputs@plt+0x33ab0>
   4abf4:	add	sp, sp, #44	; 0x2c
   4abf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4abfc:	sub	r7, fp, r8
   4ac00:	ldr	r0, [sp, #36]	; 0x24
   4ac04:	ldr	r4, [r9]
   4ac08:	cmp	r0, #0
   4ac0c:	rev	r4, r4
   4ac10:	beq	4ac18 <fputs@plt+0x39b04>
   4ac14:	bl	4a50c <fputs@plt+0x393f8>
   4ac18:	adds	r3, r4, #0
   4ac1c:	movne	r3, #1
   4ac20:	cmp	r3, r7
   4ac24:	ble	4abb4 <fputs@plt+0x39aa0>
   4ac28:	ldr	r1, [pc, #132]	; 4acb4 <fputs@plt+0x39ba0>
   4ac2c:	mov	r0, r5
   4ac30:	add	r1, pc, r1
   4ac34:	bl	44bc4 <fputs@plt+0x33ab0>
   4ac38:	add	sp, sp, #44	; 0x2c
   4ac3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ac40:	ldr	r4, [r9]
   4ac44:	rev	r4, r4
   4ac48:	bl	4a50c <fputs@plt+0x393f8>
   4ac4c:	b	4abb0 <fputs@plt+0x39a9c>
   4ac50:	mov	r2, r4
   4ac54:	ldr	r1, [sp, #20]
   4ac58:	mov	r0, r5
   4ac5c:	sub	r7, r7, #2
   4ac60:	bl	44bc4 <fputs@plt+0x33ab0>
   4ac64:	b	4ac00 <fputs@plt+0x39aec>
   4ac68:	mov	r3, sl
   4ac6c:	mov	r2, #2
   4ac70:	mov	r1, r4
   4ac74:	mov	r0, r5
   4ac78:	bl	4a990 <fputs@plt+0x3987c>
   4ac7c:	ldr	r3, [r5]
   4ac80:	b	4aaf8 <fputs@plt+0x399e4>
   4ac84:	ldr	r1, [pc, #44]	; 4acb8 <fputs@plt+0x39ba4>
   4ac88:	mov	r2, r4
   4ac8c:	mov	r0, r5
   4ac90:	add	r1, pc, r1
   4ac94:	bl	44bc4 <fputs@plt+0x33ab0>
   4ac98:	add	sp, sp, #44	; 0x2c
   4ac9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aca0:	bx	lr
   4aca4:	ldr	r7, [sp, #24]
   4aca8:	b	4abd4 <fputs@plt+0x39ac0>
   4acac:	andeq	sl, r4, r0, lsr #7
   4acb0:	strdeq	sl, [r4], -r4
   4acb4:	andeq	sl, r4, ip, lsr #4
   4acb8:	andeq	sl, r4, ip, lsl #3
   4acbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4acc0:	mov	r7, r0
   4acc4:	ldrb	r0, [r0, #17]
   4acc8:	mov	r5, #0
   4accc:	sub	sp, sp, #28
   4acd0:	cmp	r0, r5
   4acd4:	mov	r9, r1
   4acd8:	mov	r8, r2
   4acdc:	mov	sl, r3
   4ace0:	str	r5, [sp, #16]
   4ace4:	beq	4ad38 <fputs@plt+0x39c24>
   4ace8:	ldr	r3, [pc, #384]	; 4ae70 <fputs@plt+0x39d5c>
   4acec:	ldr	r1, [r7, #32]
   4acf0:	add	r3, pc, r3
   4acf4:	add	r4, r9, #1
   4acf8:	ldr	r0, [r3, #272]	; 0x110
   4acfc:	bl	8e30c <fputs@plt+0x7d1f8>
   4ad00:	ldr	fp, [pc, #364]	; 4ae74 <fputs@plt+0x39d60>
   4ad04:	add	r6, r0, #1
   4ad08:	b	4ad10 <fputs@plt+0x39bfc>
   4ad0c:	add	r4, r4, #1
   4ad10:	cmp	r4, #1
   4ad14:	mov	r3, r5
   4ad18:	bhi	4ae38 <fputs@plt+0x39d24>
   4ad1c:	cmp	r4, r3
   4ad20:	beq	4ad0c <fputs@plt+0x39bf8>
   4ad24:	cmp	r4, r6
   4ad28:	beq	4ad0c <fputs@plt+0x39bf8>
   4ad2c:	ldr	r3, [r7, #44]	; 0x2c
   4ad30:	cmp	r4, r3
   4ad34:	bls	4ad94 <fputs@plt+0x39c80>
   4ad38:	cmp	r8, #0
   4ad3c:	beq	4add0 <fputs@plt+0x39cbc>
   4ad40:	mov	r1, r9
   4ad44:	mov	r0, r7
   4ad48:	mov	r3, #0
   4ad4c:	add	r2, sp, #16
   4ad50:	bl	4a4a0 <fputs@plt+0x3938c>
   4ad54:	subs	r5, r0, #0
   4ad58:	bne	4ae08 <fputs@plt+0x39cf4>
   4ad5c:	ldr	r3, [sp, #16]
   4ad60:	cmp	r8, #0
   4ad64:	ldr	r2, [r3, #56]	; 0x38
   4ad68:	ldr	r2, [r2]
   4ad6c:	rev	r2, r2
   4ad70:	str	r2, [sl]
   4ad74:	beq	4ae30 <fputs@plt+0x39d1c>
   4ad78:	mov	r5, #0
   4ad7c:	str	r3, [r8]
   4ad80:	cmp	r5, #101	; 0x65
   4ad84:	moveq	r5, #0
   4ad88:	mov	r0, r5
   4ad8c:	add	sp, sp, #28
   4ad90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ad94:	add	r3, sp, #20
   4ad98:	add	r2, sp, #15
   4ad9c:	mov	r1, r4
   4ada0:	mov	r0, r7
   4ada4:	bl	4a870 <fputs@plt+0x3975c>
   4ada8:	subs	r5, r0, #0
   4adac:	bne	4ae18 <fputs@plt+0x39d04>
   4adb0:	ldrb	r3, [sp, #15]
   4adb4:	cmp	r3, #4
   4adb8:	bne	4ad38 <fputs@plt+0x39c24>
   4adbc:	ldr	r3, [sp, #20]
   4adc0:	cmp	r9, r3
   4adc4:	bne	4ad38 <fputs@plt+0x39c24>
   4adc8:	mov	r5, #101	; 0x65
   4adcc:	b	4ae1c <fputs@plt+0x39d08>
   4add0:	mov	r3, #2
   4add4:	mov	r1, r9
   4add8:	mov	r0, r7
   4addc:	add	r2, sp, #16
   4ade0:	bl	4a4a0 <fputs@plt+0x3938c>
   4ade4:	subs	r5, r0, #0
   4ade8:	strne	r8, [sl]
   4adec:	ldrne	r3, [sp, #16]
   4adf0:	beq	4ad5c <fputs@plt+0x39c48>
   4adf4:	cmp	r3, #0
   4adf8:	beq	4ad80 <fputs@plt+0x39c6c>
   4adfc:	ldr	r0, [r3, #72]	; 0x48
   4ae00:	bl	4a50c <fputs@plt+0x393f8>
   4ae04:	b	4ad80 <fputs@plt+0x39c6c>
   4ae08:	mov	r3, #0
   4ae0c:	str	r3, [sl]
   4ae10:	ldr	r3, [sp, #16]
   4ae14:	b	4ad7c <fputs@plt+0x39c68>
   4ae18:	mov	r4, #0
   4ae1c:	cmp	r8, #0
   4ae20:	str	r4, [sl]
   4ae24:	ldr	r3, [sp, #16]
   4ae28:	bne	4ad7c <fputs@plt+0x39c68>
   4ae2c:	b	4adf4 <fputs@plt+0x39ce0>
   4ae30:	mov	r5, r8
   4ae34:	b	4adfc <fputs@plt+0x39ce8>
   4ae38:	ldr	r3, [r7, #36]	; 0x24
   4ae3c:	sub	r0, r4, #2
   4ae40:	umull	r2, r3, fp, r3
   4ae44:	lsr	r3, r3, #2
   4ae48:	add	r3, r3, #1
   4ae4c:	mov	r1, r3
   4ae50:	str	r3, [sp, #4]
   4ae54:	bl	8e30c <fputs@plt+0x7d1f8>
   4ae58:	ldr	r3, [sp, #4]
   4ae5c:	mul	r0, r3, r0
   4ae60:	add	r3, r0, #2
   4ae64:	cmp	r3, r6
   4ae68:	addeq	r3, r0, #3
   4ae6c:	b	4ad1c <fputs@plt+0x39c08>
   4ae70:	andeq	pc, r5, r8, lsl #9
   4ae74:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4ae78:	push	{r4, r5, r6, r7, r8, lr}
   4ae7c:	mov	r6, r0
   4ae80:	ldrsb	r3, [r0, #68]	; 0x44
   4ae84:	cmp	r3, #0
   4ae88:	movge	r4, #0
   4ae8c:	movge	r7, r4
   4ae90:	addge	r5, r0, #116	; 0x74
   4ae94:	blt	4aec0 <fputs@plt+0x39dac>
   4ae98:	ldr	r3, [r5, #4]
   4ae9c:	add	r4, r4, #1
   4aea0:	cmp	r3, #0
   4aea4:	beq	4aeb0 <fputs@plt+0x39d9c>
   4aea8:	ldr	r0, [r3, #72]	; 0x48
   4aeac:	bl	4a50c <fputs@plt+0x393f8>
   4aeb0:	str	r7, [r5, #4]!
   4aeb4:	ldrsb	r3, [r6, #68]	; 0x44
   4aeb8:	cmp	r3, r4
   4aebc:	bge	4ae98 <fputs@plt+0x39d84>
   4aec0:	mvn	r3, #0
   4aec4:	strb	r3, [r6, #68]	; 0x44
   4aec8:	pop	{r4, r5, r6, r7, r8, pc}
   4aecc:	push	{r4, r5, r6, lr}
   4aed0:	mov	r4, r2
   4aed4:	bl	4a4a0 <fputs@plt+0x3938c>
   4aed8:	subs	r5, r0, #0
   4aedc:	bne	4af08 <fputs@plt+0x39df4>
   4aee0:	ldr	r3, [r4]
   4aee4:	ldr	r0, [r3, #72]	; 0x48
   4aee8:	ldrsh	r2, [r0, #26]
   4aeec:	cmp	r2, #1
   4aef0:	ble	4af18 <fputs@plt+0x39e04>
   4aef4:	bl	4a50c <fputs@plt+0x393f8>
   4aef8:	str	r5, [r4]
   4aefc:	ldr	r0, [pc, #28]	; 4af20 <fputs@plt+0x39e0c>
   4af00:	pop	{r4, r5, r6, lr}
   4af04:	b	35a00 <fputs@plt+0x248ec>
   4af08:	mov	r3, #0
   4af0c:	str	r3, [r4]
   4af10:	mov	r0, r5
   4af14:	pop	{r4, r5, r6, pc}
   4af18:	strb	r5, [r3]
   4af1c:	b	4af10 <fputs@plt+0x39dfc>
   4af20:	andeq	lr, r0, r7, lsl #4
   4af24:	push	{r4, r5, r6, r7, r8, lr}
   4af28:	mov	r5, r0
   4af2c:	ldr	r0, [r0, #44]	; 0x2c
   4af30:	sub	sp, sp, #8
   4af34:	cmp	r1, r0
   4af38:	mov	r4, r3
   4af3c:	bls	4af6c <fputs@plt+0x39e58>
   4af40:	ldr	r0, [pc, #264]	; 4b050 <fputs@plt+0x39f3c>
   4af44:	bl	35a00 <fputs@plt+0x248ec>
   4af48:	mov	r7, r0
   4af4c:	cmp	r4, #0
   4af50:	beq	4af60 <fputs@plt+0x39e4c>
   4af54:	ldrb	r3, [r4, #68]	; 0x44
   4af58:	sub	r3, r3, #1
   4af5c:	strb	r3, [r4, #68]	; 0x44
   4af60:	mov	r0, r7
   4af64:	add	sp, sp, #8
   4af68:	pop	{r4, r5, r6, r7, r8, pc}
   4af6c:	mov	r8, r2
   4af70:	ldr	r3, [sp, #32]
   4af74:	add	r2, sp, #4
   4af78:	ldr	r0, [r5]
   4af7c:	mov	r6, r1
   4af80:	bl	49f74 <fputs@plt+0x38e60>
   4af84:	subs	r7, r0, #0
   4af88:	bne	4af4c <fputs@plt+0x39e38>
   4af8c:	ldr	r3, [sp, #4]
   4af90:	ldr	r0, [r3, #8]
   4af94:	str	r0, [r8]
   4af98:	ldrb	r1, [r0]
   4af9c:	cmp	r1, #0
   4afa0:	beq	4aff0 <fputs@plt+0x39edc>
   4afa4:	cmp	r4, #0
   4afa8:	beq	4af60 <fputs@plt+0x39e4c>
   4afac:	ldr	r3, [r8]
   4afb0:	ldrh	r2, [r3, #18]
   4afb4:	cmp	r2, #0
   4afb8:	beq	4afcc <fputs@plt+0x39eb8>
   4afbc:	ldrb	r2, [r3, #2]
   4afc0:	ldrb	r3, [r4, #69]	; 0x45
   4afc4:	cmp	r2, r3
   4afc8:	beq	4af60 <fputs@plt+0x39e4c>
   4afcc:	ldr	r0, [pc, #128]	; 4b054 <fputs@plt+0x39f40>
   4afd0:	bl	35a00 <fputs@plt+0x248ec>
   4afd4:	ldr	r3, [r8]
   4afd8:	cmp	r3, #0
   4afdc:	mov	r7, r0
   4afe0:	beq	4af54 <fputs@plt+0x39e40>
   4afe4:	ldr	r0, [r3, #72]	; 0x48
   4afe8:	bl	4a50c <fputs@plt+0x393f8>
   4afec:	b	4af54 <fputs@plt+0x39e40>
   4aff0:	ldr	r2, [r3, #8]
   4aff4:	ldr	r1, [r2, #84]	; 0x54
   4aff8:	cmp	r6, r1
   4affc:	beq	4b024 <fputs@plt+0x39f10>
   4b000:	ldr	ip, [r3, #4]
   4b004:	cmp	r6, #1
   4b008:	movne	r1, r7
   4b00c:	moveq	r1, #100	; 0x64
   4b010:	str	ip, [r2, #56]	; 0x38
   4b014:	str	r3, [r2, #72]	; 0x48
   4b018:	str	r5, [r2, #52]	; 0x34
   4b01c:	str	r6, [r2, #84]	; 0x54
   4b020:	strb	r1, [r2, #5]
   4b024:	bl	35c0c <fputs@plt+0x24af8>
   4b028:	subs	r5, r0, #0
   4b02c:	beq	4afa4 <fputs@plt+0x39e90>
   4b030:	ldr	r3, [r8]
   4b034:	cmp	r3, #0
   4b038:	moveq	r7, r5
   4b03c:	beq	4af4c <fputs@plt+0x39e38>
   4b040:	ldr	r0, [r3, #72]	; 0x48
   4b044:	bl	4a50c <fputs@plt+0x393f8>
   4b048:	mov	r7, r5
   4b04c:	b	4af4c <fputs@plt+0x39e38>
   4b050:			; <UNDEFINED> instruction: 0x0000e1bf
   4b054:	ldrdeq	lr, [r0], -r5
   4b058:	ldrsb	r2, [r0, #68]	; 0x44
   4b05c:	cmp	r2, #18
   4b060:	bgt	4b0bc <fputs@plt+0x39fa8>
   4b064:	add	r2, r2, #1
   4b068:	push	{lr}		; (str lr, [sp, #-4]!)
   4b06c:	sxtb	r2, r2
   4b070:	mov	r3, r0
   4b074:	add	ip, r2, #40	; 0x28
   4b078:	ldrb	r0, [r0, #64]	; 0x40
   4b07c:	lsl	ip, ip, #1
   4b080:	mov	lr, #0
   4b084:	bic	r0, r0, #6
   4b088:	strb	r2, [r3, #68]	; 0x44
   4b08c:	strb	r0, [r3, #64]	; 0x40
   4b090:	strh	lr, [r3, #34]	; 0x22
   4b094:	ldr	r0, [r3, #4]
   4b098:	strh	lr, [r3, ip]
   4b09c:	ldrb	ip, [r3, #65]	; 0x41
   4b0a0:	sub	sp, sp, #12
   4b0a4:	add	r2, r2, #30
   4b0a8:	str	ip, [sp]
   4b0ac:	add	r2, r3, r2, lsl #2
   4b0b0:	bl	4af24 <fputs@plt+0x39e10>
   4b0b4:	add	sp, sp, #12
   4b0b8:	pop	{pc}		; (ldr pc, [sp], #4)
   4b0bc:	ldr	r0, [pc]	; 4b0c4 <fputs@plt+0x39fb0>
   4b0c0:	b	35a00 <fputs@plt+0x248ec>
   4b0c4:	muleq	r0, fp, ip
   4b0c8:	push	{r4, lr}
   4b0cc:	mov	r4, r0
   4b0d0:	b	4b0fc <fputs@plt+0x39fe8>
   4b0d4:	ldrb	r1, [r3, #5]
   4b0d8:	ldr	r2, [r3, #56]	; 0x38
   4b0dc:	ldrh	lr, [r3, #18]
   4b0e0:	add	r3, r2, r1
   4b0e4:	ldr	r1, [r3, #8]
   4b0e8:	strh	lr, [ip, #80]	; 0x50
   4b0ec:	rev	r1, r1
   4b0f0:	bl	4b058 <fputs@plt+0x39f44>
   4b0f4:	cmp	r0, #0
   4b0f8:	popne	{r4, pc}
   4b0fc:	ldrsb	r2, [r4, #68]	; 0x44
   4b100:	mov	r0, r4
   4b104:	add	r3, r2, #30
   4b108:	add	ip, r4, r2, lsl #1
   4b10c:	ldr	r3, [r4, r3, lsl #2]
   4b110:	ldrb	r1, [r3, #4]
   4b114:	cmp	r1, #0
   4b118:	beq	4b0d4 <fputs@plt+0x39fc0>
   4b11c:	ldrh	r3, [r3, #18]
   4b120:	mov	r4, ip
   4b124:	mov	r0, #0
   4b128:	sub	r3, r3, #1
   4b12c:	strh	r3, [ip, #80]	; 0x50
   4b130:	pop	{r4, pc}
   4b134:	push	{r4, lr}
   4b138:	mov	r4, r0
   4b13c:	b	4b174 <fputs@plt+0x3a060>
   4b140:	ldrh	r1, [r3, #80]	; 0x50
   4b144:	ldr	lr, [r2, #64]	; 0x40
   4b148:	ldrh	r3, [r2, #20]
   4b14c:	ldr	ip, [r2, #56]	; 0x38
   4b150:	lsl	r2, r1, #1
   4b154:	ldrh	r2, [lr, r2]
   4b158:	rev16	r2, r2
   4b15c:	and	r3, r3, r2
   4b160:	ldr	r1, [ip, r3]
   4b164:	rev	r1, r1
   4b168:	bl	4b058 <fputs@plt+0x39f44>
   4b16c:	cmp	r0, #0
   4b170:	popne	{r4, pc}
   4b174:	ldrsb	r3, [r4, #68]	; 0x44
   4b178:	mov	r0, r4
   4b17c:	add	r2, r3, #30
   4b180:	add	r3, r4, r3, lsl #1
   4b184:	ldr	r2, [r4, r2, lsl #2]
   4b188:	ldrb	r1, [r2, #4]
   4b18c:	cmp	r1, #0
   4b190:	beq	4b140 <fputs@plt+0x3a02c>
   4b194:	mov	r0, #0
   4b198:	pop	{r4, pc}
   4b19c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b1a0:	sub	sp, sp, #148	; 0x94
   4b1a4:	mov	r3, #0
   4b1a8:	subs	ip, r1, #0
   4b1ac:	str	r3, [sp, #116]	; 0x74
   4b1b0:	bne	4b1c4 <fputs@plt+0x3a0b0>
   4b1b4:	mov	r4, #0
   4b1b8:	mov	r0, r4
   4b1bc:	add	sp, sp, #148	; 0x94
   4b1c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b1c4:	ldr	r3, [r0, #28]
   4b1c8:	ldr	sl, [r0]
   4b1cc:	str	r3, [sp, #28]
   4b1d0:	ldr	r3, [r0, #32]
   4b1d4:	mov	r7, r0
   4b1d8:	str	r3, [sp, #32]
   4b1dc:	ldr	r3, [sl, #36]	; 0x24
   4b1e0:	str	r2, [sp, #40]	; 0x28
   4b1e4:	str	r3, [sp, #16]
   4b1e8:	ldr	r3, [r0, #36]	; 0x24
   4b1ec:	str	ip, [sp, #20]
   4b1f0:	str	r3, [sp, #36]	; 0x24
   4b1f4:	bl	44c80 <fputs@plt+0x33b6c>
   4b1f8:	subs	r4, r0, #0
   4b1fc:	bne	4b1b4 <fputs@plt+0x3a0a0>
   4b200:	ldr	r3, [pc, #1744]	; 4b8d8 <fputs@plt+0x3a7c4>
   4b204:	ldr	r1, [sp, #20]
   4b208:	add	r3, pc, r3
   4b20c:	str	r3, [r7, #28]
   4b210:	add	r2, sp, #116	; 0x74
   4b214:	str	r1, [r7, #32]
   4b218:	mov	r3, r4
   4b21c:	mov	r0, sl
   4b220:	bl	4a4a0 <fputs@plt+0x3938c>
   4b224:	subs	r2, r0, #0
   4b228:	beq	4b2b0 <fputs@plt+0x3a19c>
   4b22c:	ldr	r1, [pc, #1704]	; 4b8dc <fputs@plt+0x3a7c8>
   4b230:	mov	r0, r7
   4b234:	add	r1, pc, r1
   4b238:	bl	44bc4 <fputs@plt+0x33ab0>
   4b23c:	ldr	r3, [sp, #116]	; 0x74
   4b240:	cmp	r3, #0
   4b244:	bne	4b2a4 <fputs@plt+0x3a190>
   4b248:	ldr	r3, [sp, #28]
   4b24c:	mov	r0, r4
   4b250:	str	r3, [r7, #28]
   4b254:	ldr	r3, [sp, #32]
   4b258:	str	r3, [r7, #32]
   4b25c:	ldr	r3, [sp, #36]	; 0x24
   4b260:	str	r3, [r7, #36]	; 0x24
   4b264:	add	sp, sp, #148	; 0x94
   4b268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b26c:	ldr	r1, [sp, #24]
   4b270:	ldrd	r2, [sp, #184]	; 0xb8
   4b274:	ldr	r0, [sp, #40]	; 0x28
   4b278:	cmp	r1, #0
   4b27c:	mov	r1, #0
   4b280:	strd	r2, [r0]
   4b284:	ldr	r6, [sp, #72]	; 0x48
   4b288:	str	r1, [r7, #28]
   4b28c:	bne	4b5fc <fputs@plt+0x3a4e8>
   4b290:	ldr	r2, [sp, #44]	; 0x2c
   4b294:	ldr	r3, [sp, #116]	; 0x74
   4b298:	add	r4, r2, #1
   4b29c:	ldrb	r2, [sp, #56]	; 0x38
   4b2a0:	strb	r2, [r3]
   4b2a4:	ldr	r0, [r3, #72]	; 0x48
   4b2a8:	bl	4a50c <fputs@plt+0x393f8>
   4b2ac:	b	4b248 <fputs@plt+0x3a134>
   4b2b0:	ldr	r3, [sp, #116]	; 0x74
   4b2b4:	mov	r0, r3
   4b2b8:	ldrb	r2, [r3]
   4b2bc:	strb	r4, [r3]
   4b2c0:	str	r2, [sp, #56]	; 0x38
   4b2c4:	bl	35c0c <fputs@plt+0x24af8>
   4b2c8:	subs	fp, r0, #0
   4b2cc:	bne	4b7e4 <fputs@plt+0x3a6d0>
   4b2d0:	ldr	r3, [sp, #116]	; 0x74
   4b2d4:	ldr	r2, [pc, #1540]	; 4b8e0 <fputs@plt+0x3a7cc>
   4b2d8:	ldrb	r5, [r3, #5]
   4b2dc:	ldr	r1, [r3, #56]	; 0x38
   4b2e0:	add	r2, pc, r2
   4b2e4:	str	r2, [r7, #28]
   4b2e8:	add	r2, r1, r5
   4b2ec:	mov	lr, r2
   4b2f0:	str	r2, [sp, #96]	; 0x60
   4b2f4:	ldrb	ip, [lr, #5]
   4b2f8:	ldrb	r2, [r3, #4]
   4b2fc:	ldrb	r0, [lr, #3]
   4b300:	ldrb	r3, [lr, #6]
   4b304:	mov	r4, r1
   4b308:	str	r1, [sp, #48]	; 0x30
   4b30c:	ldrb	r1, [lr, #4]
   4b310:	orr	r3, r3, ip, lsl #8
   4b314:	sub	r3, r3, #1
   4b318:	orr	r1, r1, r0, lsl #8
   4b31c:	sub	r1, r1, #1
   4b320:	add	r5, r5, #12
   4b324:	sub	r5, r5, r2, lsl #2
   4b328:	uxth	r3, r3
   4b32c:	add	r3, r3, #1
   4b330:	add	r5, r5, r1, lsl #1
   4b334:	str	r3, [sp, #68]	; 0x44
   4b338:	cmp	r2, #0
   4b33c:	add	r3, r4, r5
   4b340:	str	r1, [sp, #76]	; 0x4c
   4b344:	str	r3, [sp, #80]	; 0x50
   4b348:	beq	4b590 <fputs@plt+0x3a47c>
   4b34c:	ldr	r6, [r7, #68]	; 0x44
   4b350:	mov	r3, #1
   4b354:	str	r3, [sp, #60]	; 0x3c
   4b358:	mvn	r3, #0
   4b35c:	str	r3, [sp, #44]	; 0x2c
   4b360:	str	fp, [r6]
   4b364:	ldr	r3, [sp, #76]	; 0x4c
   4b368:	ldr	r1, [r7, #16]
   4b36c:	cmn	r3, #1
   4b370:	beq	4b8c0 <fputs@plt+0x3a7ac>
   4b374:	cmp	r1, #0
   4b378:	beq	4b8c0 <fputs@plt+0x3a7ac>
   4b37c:	ldr	r1, [pc, #1376]	; 4b8e4 <fputs@plt+0x3a7d0>
   4b380:	mov	r8, r3
   4b384:	add	r1, pc, r1
   4b388:	str	r1, [sp, #104]	; 0x68
   4b38c:	ldr	r1, [pc, #1364]	; 4b8e8 <fputs@plt+0x3a7d4>
   4b390:	mov	r3, #1
   4b394:	add	r1, pc, r1
   4b398:	str	r3, [sp, #24]
   4b39c:	ldr	r3, [sp, #16]
   4b3a0:	ldr	r2, [pc, #1348]	; 4b8ec <fputs@plt+0x3a7d8>
   4b3a4:	str	r1, [sp, #108]	; 0x6c
   4b3a8:	ldr	r1, [pc, #1344]	; 4b8f0 <fputs@plt+0x3a7dc>
   4b3ac:	sub	r5, r3, #4
   4b3b0:	add	r3, sp, #120	; 0x78
   4b3b4:	add	r2, pc, r2
   4b3b8:	add	r1, pc, r1
   4b3bc:	str	r3, [sp, #52]	; 0x34
   4b3c0:	add	r3, sp, #184	; 0xb8
   4b3c4:	str	r6, [sp, #72]	; 0x48
   4b3c8:	str	sl, [sp, #64]	; 0x40
   4b3cc:	str	r1, [sp, #100]	; 0x64
   4b3d0:	ldr	r9, [sp, #80]	; 0x50
   4b3d4:	str	r3, [sp, #84]	; 0x54
   4b3d8:	ldr	r6, [sp, #68]	; 0x44
   4b3dc:	str	r5, [sp, #12]
   4b3e0:	mov	sl, r2
   4b3e4:	b	4b41c <fputs@plt+0x3a308>
   4b3e8:	ldr	r3, [sp, #12]
   4b3ec:	mov	r2, r4
   4b3f0:	str	r3, [sp]
   4b3f4:	mov	r1, sl
   4b3f8:	mov	r3, r6
   4b3fc:	mov	r0, r7
   4b400:	bl	44bc4 <fputs@plt+0x33ab0>
   4b404:	str	fp, [sp, #24]
   4b408:	subs	r8, r8, #1
   4b40c:	bcc	4b26c <fputs@plt+0x3a158>
   4b410:	ldr	r3, [r7, #16]
   4b414:	cmp	r3, #0
   4b418:	beq	4b26c <fputs@plt+0x3a158>
   4b41c:	ldrh	r4, [r9], #-2
   4b420:	str	r8, [r7, #36]	; 0x24
   4b424:	rev16	r4, r4
   4b428:	uxth	r4, r4
   4b42c:	cmp	r6, r4
   4b430:	bhi	4b3e8 <fputs@plt+0x3a2d4>
   4b434:	ldr	r3, [sp, #12]
   4b438:	cmp	r4, r3
   4b43c:	bhi	4b3e8 <fputs@plt+0x3a2d4>
   4b440:	ldr	r3, [sp, #116]	; 0x74
   4b444:	ldr	r2, [sp, #48]	; 0x30
   4b448:	mov	r0, r3
   4b44c:	add	r2, r2, r4
   4b450:	ldr	r3, [r3, #80]	; 0x50
   4b454:	mov	r1, r2
   4b458:	mov	r5, r2
   4b45c:	ldr	r2, [sp, #52]	; 0x34
   4b460:	blx	r3
   4b464:	ldrh	r3, [sp, #138]	; 0x8a
   4b468:	ldr	r2, [sp, #16]
   4b46c:	add	r3, r3, r4
   4b470:	cmp	r2, r3
   4b474:	bcc	4b5cc <fputs@plt+0x3a4b8>
   4b478:	ldr	r3, [sp, #116]	; 0x74
   4b47c:	ldrb	r3, [r3, #2]
   4b480:	cmp	r3, #0
   4b484:	beq	4b4b8 <fputs@plt+0x3a3a4>
   4b488:	ldr	r3, [sp, #60]	; 0x3c
   4b48c:	ldrd	r0, [sp, #120]	; 0x78
   4b490:	cmp	r3, #0
   4b494:	ldrd	r2, [sp, #184]	; 0xb8
   4b498:	beq	4b800 <fputs@plt+0x3a6ec>
   4b49c:	cmp	r2, r0
   4b4a0:	sbcs	r3, r3, r1
   4b4a4:	movlt	r3, #1
   4b4a8:	movge	r3, #0
   4b4ac:	cmp	r3, #0
   4b4b0:	bne	4b844 <fputs@plt+0x3a730>
   4b4b4:	strd	r0, [sp, #184]	; 0xb8
   4b4b8:	ldrh	r0, [sp, #136]	; 0x88
   4b4bc:	ldr	r3, [sp, #132]	; 0x84
   4b4c0:	cmp	r3, r0
   4b4c4:	bls	4b51c <fputs@plt+0x3a408>
   4b4c8:	sub	r3, r3, #5
   4b4cc:	sub	r0, r3, r0
   4b4d0:	ldr	r3, [sp, #16]
   4b4d4:	ldr	r1, [sp, #12]
   4b4d8:	add	r0, r0, r3
   4b4dc:	bl	8e30c <fputs@plt+0x7d1f8>
   4b4e0:	ldrh	r3, [sp, #138]	; 0x8a
   4b4e4:	ldr	r2, [sp, #64]	; 0x40
   4b4e8:	add	r3, r5, r3
   4b4ec:	ldrb	r2, [r2, #17]
   4b4f0:	ldr	r3, [r3, #-4]
   4b4f4:	cmp	r2, #0
   4b4f8:	rev	r3, r3
   4b4fc:	str	r3, [sp, #88]	; 0x58
   4b500:	str	r0, [sp, #92]	; 0x5c
   4b504:	bne	4b82c <fputs@plt+0x3a718>
   4b508:	ldr	r3, [sp, #92]	; 0x5c
   4b50c:	ldr	r2, [sp, #88]	; 0x58
   4b510:	mov	r1, #0
   4b514:	mov	r0, r7
   4b518:	bl	4aa44 <fputs@plt+0x39930>
   4b51c:	ldr	r3, [sp, #116]	; 0x74
   4b520:	ldrb	r3, [r3, #4]
   4b524:	cmp	r3, #0
   4b528:	bne	4b5dc <fputs@plt+0x3a4c8>
   4b52c:	ldr	r3, [sp, #64]	; 0x40
   4b530:	ldr	r4, [r5]
   4b534:	ldrb	r3, [r3, #17]
   4b538:	rev	r4, r4
   4b53c:	cmp	r3, #0
   4b540:	bne	4b814 <fputs@plt+0x3a700>
   4b544:	mov	r1, r4
   4b548:	ldrd	r4, [sp, #184]	; 0xb8
   4b54c:	ldr	r2, [sp, #84]	; 0x54
   4b550:	mov	r0, r7
   4b554:	strd	r4, [sp]
   4b558:	bl	4b19c <fputs@plt+0x3a088>
   4b55c:	ldr	r2, [sp, #44]	; 0x2c
   4b560:	cmp	r0, r2
   4b564:	mov	r3, r0
   4b568:	streq	fp, [sp, #60]	; 0x3c
   4b56c:	beq	4b588 <fputs@plt+0x3a474>
   4b570:	str	r0, [sp, #44]	; 0x2c
   4b574:	ldr	r1, [sp, #104]	; 0x68
   4b578:	mov	r0, r7
   4b57c:	bl	44bc4 <fputs@plt+0x33ab0>
   4b580:	ldr	r3, [sp, #44]	; 0x2c
   4b584:	str	fp, [sp, #60]	; 0x3c
   4b588:	str	r3, [sp, #44]	; 0x2c
   4b58c:	b	4b408 <fputs@plt+0x3a2f4>
   4b590:	ldrb	r3, [sl, #17]
   4b594:	ldr	r4, [lr, #8]
   4b598:	cmp	r3, #0
   4b59c:	rev	r4, r4
   4b5a0:	bne	4b89c <fputs@plt+0x3a788>
   4b5a4:	add	r2, sp, #180	; 0xb4
   4b5a8:	mov	r1, r4
   4b5ac:	ldrd	r4, [r2, #4]!
   4b5b0:	mov	r0, r7
   4b5b4:	mov	r6, #0
   4b5b8:	strd	r4, [sp]
   4b5bc:	bl	4b19c <fputs@plt+0x3a088>
   4b5c0:	str	fp, [sp, #60]	; 0x3c
   4b5c4:	str	r0, [sp, #44]	; 0x2c
   4b5c8:	b	4b364 <fputs@plt+0x3a250>
   4b5cc:	ldr	r1, [sp, #100]	; 0x64
   4b5d0:	mov	r0, r7
   4b5d4:	bl	44bc4 <fputs@plt+0x33ab0>
   4b5d8:	b	4b404 <fputs@plt+0x3a2f0>
   4b5dc:	ldrh	r1, [sp, #138]	; 0x8a
   4b5e0:	ldr	r0, [sp, #72]	; 0x48
   4b5e4:	sub	r1, r1, #1
   4b5e8:	add	r1, r1, r4
   4b5ec:	orr	r1, r1, r4, lsl #16
   4b5f0:	bl	18574 <fputs@plt+0x7460>
   4b5f4:	ldr	r3, [sp, #44]	; 0x2c
   4b5f8:	b	4b588 <fputs@plt+0x3a474>
   4b5fc:	ldr	r1, [r7, #16]
   4b600:	cmp	r1, #0
   4b604:	ble	4b7d4 <fputs@plt+0x3a6c0>
   4b608:	ldr	r0, [sp, #116]	; 0x74
   4b60c:	ldrb	r3, [r0, #4]
   4b610:	cmp	r3, #0
   4b614:	bne	4b678 <fputs@plt+0x3a564>
   4b618:	ldr	r6, [r7, #68]	; 0x44
   4b61c:	ldr	r2, [sp, #76]	; 0x4c
   4b620:	cmn	r2, #1
   4b624:	str	r3, [r6]
   4b628:	beq	4b678 <fputs@plt+0x3a564>
   4b62c:	ldr	r5, [sp, #80]	; 0x50
   4b630:	ldr	r8, [sp, #48]	; 0x30
   4b634:	mov	r9, r2
   4b638:	b	4b640 <fputs@plt+0x3a52c>
   4b63c:	ldr	r0, [sp, #116]	; 0x74
   4b640:	ldrh	r4, [r5], #-2
   4b644:	ldr	r3, [r0, #76]	; 0x4c
   4b648:	sub	r9, r9, #1
   4b64c:	rev16	r4, r4
   4b650:	uxth	r4, r4
   4b654:	add	r1, r8, r4
   4b658:	blx	r3
   4b65c:	add	r1, r0, r4
   4b660:	sub	r1, r1, #1
   4b664:	orr	r1, r1, r4, lsl #16
   4b668:	mov	r0, r6
   4b66c:	bl	18574 <fputs@plt+0x7460>
   4b670:	cmn	r9, #1
   4b674:	bne	4b63c <fputs@plt+0x3a528>
   4b678:	ldr	r2, [sp, #96]	; 0x60
   4b67c:	ldrb	r3, [r2, #1]
   4b680:	ldrb	r4, [r2, #2]
   4b684:	orrs	r4, r4, r3, lsl #8
   4b688:	ldrne	r5, [sp, #48]	; 0x30
   4b68c:	beq	4b6c4 <fputs@plt+0x3a5b0>
   4b690:	add	r8, r5, r4
   4b694:	mov	r0, r6
   4b698:	ldrb	r3, [r8, #2]
   4b69c:	ldrb	r1, [r8, #3]
   4b6a0:	orr	r1, r1, r3, lsl #8
   4b6a4:	add	r1, r1, r4
   4b6a8:	sub	r1, r1, #1
   4b6ac:	orr	r1, r1, r4, lsl #16
   4b6b0:	bl	18574 <fputs@plt+0x7460>
   4b6b4:	ldrb	r3, [r5, r4]
   4b6b8:	ldrb	r4, [r8, #1]
   4b6bc:	orrs	r4, r4, r3, lsl #8
   4b6c0:	bne	4b690 <fputs@plt+0x3a57c>
   4b6c4:	ldr	lr, [r6]
   4b6c8:	ldr	r3, [sp, #68]	; 0x44
   4b6cc:	cmp	lr, #0
   4b6d0:	sub	sl, r3, #1
   4b6d4:	movne	r9, sl
   4b6d8:	beq	4b894 <fputs@plt+0x3a780>
   4b6dc:	ldr	r3, [r6, lr, lsl #2]
   4b6e0:	ldr	sl, [r6, #4]
   4b6e4:	str	r3, [r6, #4]
   4b6e8:	mvn	r3, #0
   4b6ec:	str	r3, [r6, lr, lsl #2]
   4b6f0:	ldr	lr, [r6]
   4b6f4:	add	lr, lr, r3
   4b6f8:	cmp	lr, #1
   4b6fc:	str	lr, [r6]
   4b700:	bls	4b768 <fputs@plt+0x3a654>
   4b704:	ldr	r5, [r6, #4]
   4b708:	mov	r8, #1
   4b70c:	mov	r3, #2
   4b710:	b	4b72c <fputs@plt+0x3a618>
   4b714:	str	r0, [r6, r8, lsl #2]
   4b718:	str	r5, [r2]
   4b71c:	ldr	lr, [r6]
   4b720:	mov	r8, ip
   4b724:	cmp	r3, lr
   4b728:	bhi	4b768 <fputs@plt+0x3a654>
   4b72c:	lsl	r2, r3, #2
   4b730:	add	r1, r2, #4
   4b734:	ldr	r0, [r6, r3, lsl #2]
   4b738:	ldr	r4, [r6, r1]
   4b73c:	mov	ip, r3
   4b740:	cmp	r0, r4
   4b744:	add	r3, r3, #1
   4b748:	movhi	ip, r3
   4b74c:	add	r1, r6, r1
   4b750:	movhi	r0, r4
   4b754:	add	r2, r6, r2
   4b758:	movhi	r2, r1
   4b75c:	cmp	r5, r0
   4b760:	lsl	r3, ip, #1
   4b764:	bcs	4b714 <fputs@plt+0x3a600>
   4b768:	uxth	r9, r9
   4b76c:	lsr	r2, sl, #16
   4b770:	cmp	r9, r2
   4b774:	bcs	4b860 <fputs@plt+0x3a74c>
   4b778:	sub	r2, r2, #1
   4b77c:	add	fp, r2, fp
   4b780:	sub	fp, fp, r9
   4b784:	cmp	lr, #0
   4b788:	mov	r3, fp
   4b78c:	mov	r9, sl
   4b790:	bne	4b6dc <fputs@plt+0x3a5c8>
   4b794:	ldr	r2, [sp, #16]
   4b798:	uxth	r9, sl
   4b79c:	sub	r2, r2, #1
   4b7a0:	add	r3, r2, r3
   4b7a4:	sub	r9, r3, r9
   4b7a8:	ldr	r3, [sp, #96]	; 0x60
   4b7ac:	ldrb	r3, [r3, #7]
   4b7b0:	cmp	r3, r9
   4b7b4:	beq	4b7d4 <fputs@plt+0x3a6c0>
   4b7b8:	ldr	r2, [sp, #20]
   4b7bc:	ldr	r1, [pc, #304]	; 4b8f4 <fputs@plt+0x3a7e0>
   4b7c0:	str	r2, [sp]
   4b7c4:	add	r1, pc, r1
   4b7c8:	mov	r2, r9
   4b7cc:	mov	r0, r7
   4b7d0:	bl	44bc4 <fputs@plt+0x33ab0>
   4b7d4:	ldr	r3, [sp, #44]	; 0x2c
   4b7d8:	add	r4, r3, #1
   4b7dc:	ldr	r3, [sp, #116]	; 0x74
   4b7e0:	b	4b240 <fputs@plt+0x3a12c>
   4b7e4:	ldr	r1, [pc, #268]	; 4b8f8 <fputs@plt+0x3a7e4>
   4b7e8:	mov	r2, fp
   4b7ec:	add	r1, pc, r1
   4b7f0:	mov	r0, r7
   4b7f4:	bl	44bc4 <fputs@plt+0x33ab0>
   4b7f8:	ldr	r3, [sp, #116]	; 0x74
   4b7fc:	b	4b240 <fputs@plt+0x3a12c>
   4b800:	cmp	r0, r2
   4b804:	sbcs	r3, r1, r3
   4b808:	movge	r3, #1
   4b80c:	movlt	r3, #0
   4b810:	b	4b4ac <fputs@plt+0x3a398>
   4b814:	ldr	r3, [sp, #20]
   4b818:	mov	r2, #5
   4b81c:	mov	r1, r4
   4b820:	mov	r0, r7
   4b824:	bl	4a990 <fputs@plt+0x3987c>
   4b828:	b	4b544 <fputs@plt+0x3a430>
   4b82c:	ldr	r3, [sp, #20]
   4b830:	mov	r2, #3
   4b834:	ldr	r1, [sp, #88]	; 0x58
   4b838:	mov	r0, r7
   4b83c:	bl	4a990 <fputs@plt+0x3987c>
   4b840:	b	4b508 <fputs@plt+0x3a3f4>
   4b844:	mov	r2, r0
   4b848:	mov	r3, r1
   4b84c:	mov	r0, r7
   4b850:	ldr	r1, [sp, #108]	; 0x6c
   4b854:	bl	44bc4 <fputs@plt+0x33ab0>
   4b858:	ldrd	r0, [sp, #120]	; 0x78
   4b85c:	b	4b4b4 <fputs@plt+0x3a3a0>
   4b860:	ldr	r1, [pc, #148]	; 4b8fc <fputs@plt+0x3a7e8>
   4b864:	ldr	r3, [sp, #20]
   4b868:	add	r1, pc, r1
   4b86c:	mov	r0, r7
   4b870:	bl	44bc4 <fputs@plt+0x33ab0>
   4b874:	ldr	r3, [r6]
   4b878:	cmp	r3, #0
   4b87c:	bne	4b7d4 <fputs@plt+0x3a6c0>
   4b880:	ldr	r3, [sp, #16]
   4b884:	sub	r3, r3, #1
   4b888:	add	r3, r3, fp
   4b88c:	sub	r9, r3, r9
   4b890:	b	4b7a8 <fputs@plt+0x3a694>
   4b894:	mov	r3, lr
   4b898:	b	4b794 <fputs@plt+0x3a680>
   4b89c:	ldr	r2, [pc, #92]	; 4b900 <fputs@plt+0x3a7ec>
   4b8a0:	ldr	r3, [sp, #20]
   4b8a4:	add	r2, pc, r2
   4b8a8:	str	r2, [r7, #28]
   4b8ac:	mov	r1, r4
   4b8b0:	mov	r2, #5
   4b8b4:	mov	r0, r7
   4b8b8:	bl	4a990 <fputs@plt+0x3987c>
   4b8bc:	b	4b5a4 <fputs@plt+0x3a490>
   4b8c0:	ldrd	r2, [sp, #184]	; 0xb8
   4b8c4:	ldr	ip, [sp, #40]	; 0x28
   4b8c8:	mov	r0, #0
   4b8cc:	strd	r2, [ip]
   4b8d0:	str	r0, [r7, #28]
   4b8d4:	b	4b600 <fputs@plt+0x3a4ec>
   4b8d8:	andeq	r9, r4, ip, ror ip
   4b8dc:	andeq	r9, r4, ip, asr ip
   4b8e0:	andeq	r9, r4, r0, lsl #24
   4b8e4:	andeq	r9, r4, r4, ror #23
   4b8e8:			; <UNDEFINED> instruction: 0x00049bbc
   4b8ec:	andeq	r9, r4, r4, ror #22
   4b8f0:	andeq	r9, r4, r0, lsl #23
   4b8f4:	andeq	r9, r4, r8, ror #15
   4b8f8:	andeq	r9, r4, ip, asr #13
   4b8fc:	andeq	r9, r4, ip, lsl r7
   4b900:	andeq	r9, r4, r8, asr r6
   4b904:	ldr	r2, [r0]
   4b908:	mov	r3, r0
   4b90c:	cmp	r2, #0
   4b910:	bxeq	lr
   4b914:	mov	r1, #0
   4b918:	ldr	r0, [r2, #72]	; 0x48
   4b91c:	str	r1, [r3]
   4b920:	b	4a50c <fputs@plt+0x393f8>
   4b924:	push	{r4, r5, r6, lr}
   4b928:	mov	r2, #0
   4b92c:	ldm	r0, {r1, r5}
   4b930:	mov	r4, r0
   4b934:	strb	r2, [r5, #19]
   4b938:	ldrb	r3, [r0, #8]
   4b93c:	cmp	r3, r2
   4b940:	beq	4b9bc <fputs@plt+0x3a8a8>
   4b944:	ldr	r3, [r1, #156]	; 0x9c
   4b948:	cmp	r3, #1
   4b94c:	ble	4b968 <fputs@plt+0x3a854>
   4b950:	ldr	r3, [r5, #76]	; 0x4c
   4b954:	cmp	r0, r3
   4b958:	beq	4ba00 <fputs@plt+0x3a8ec>
   4b95c:	mov	r3, #1
   4b960:	strb	r3, [r4, #8]
   4b964:	pop	{r4, r5, r6, pc}
   4b968:	ldr	r0, [r5, #72]	; 0x48
   4b96c:	add	r6, r5, #72	; 0x48
   4b970:	cmp	r0, #0
   4b974:	beq	4b994 <fputs@plt+0x3a880>
   4b978:	ldr	r3, [r0]
   4b97c:	cmp	r4, r3
   4b980:	beq	4b9dc <fputs@plt+0x3a8c8>
   4b984:	add	r6, r0, #12
   4b988:	ldr	r0, [r0, #12]
   4b98c:	cmp	r0, #0
   4b990:	bne	4b978 <fputs@plt+0x3a864>
   4b994:	ldr	r3, [r5, #76]	; 0x4c
   4b998:	cmp	r4, r3
   4b99c:	beq	4ba4c <fputs@plt+0x3a938>
   4b9a0:	ldr	r3, [r5, #40]	; 0x28
   4b9a4:	cmp	r3, #2
   4b9a8:	beq	4ba34 <fputs@plt+0x3a920>
   4b9ac:	sub	r3, r3, #1
   4b9b0:	cmp	r3, #0
   4b9b4:	str	r3, [r5, #40]	; 0x28
   4b9b8:	strbeq	r3, [r5, #20]
   4b9bc:	mov	r3, #0
   4b9c0:	strb	r3, [r4, #8]
   4b9c4:	ldrb	r3, [r5, #20]
   4b9c8:	cmp	r3, #0
   4b9cc:	popne	{r4, r5, r6, pc}
   4b9d0:	add	r0, r5, #12
   4b9d4:	pop	{r4, r5, r6, lr}
   4b9d8:	b	4b904 <fputs@plt+0x3a7f0>
   4b9dc:	ldr	r2, [r0, #4]
   4b9e0:	ldr	r3, [r0, #12]
   4b9e4:	cmp	r2, #1
   4b9e8:	str	r3, [r6]
   4b9ec:	moveq	r0, r3
   4b9f0:	beq	4b970 <fputs@plt+0x3a85c>
   4b9f4:	bl	1cd68 <fputs@plt+0xbc54>
   4b9f8:	ldr	r0, [r6]
   4b9fc:	b	4b970 <fputs@plt+0x3a85c>
   4ba00:	ldrh	r1, [r5, #22]
   4ba04:	ldr	r3, [r5, #72]	; 0x48
   4ba08:	str	r2, [r5, #76]	; 0x4c
   4ba0c:	cmp	r3, #0
   4ba10:	bic	r2, r1, #96	; 0x60
   4ba14:	strh	r2, [r5, #22]
   4ba18:	beq	4b95c <fputs@plt+0x3a848>
   4ba1c:	mov	r2, #1
   4ba20:	strb	r2, [r3, #8]
   4ba24:	ldr	r3, [r3, #12]
   4ba28:	cmp	r3, #0
   4ba2c:	bne	4ba20 <fputs@plt+0x3a90c>
   4ba30:	b	4b95c <fputs@plt+0x3a848>
   4ba34:	ldrh	r3, [r5, #22]
   4ba38:	mov	r2, #1
   4ba3c:	str	r2, [r5, #40]	; 0x28
   4ba40:	bic	r3, r3, #64	; 0x40
   4ba44:	strh	r3, [r5, #22]
   4ba48:	b	4b9bc <fputs@plt+0x3a8a8>
   4ba4c:	ldrh	r2, [r5, #22]
   4ba50:	str	r0, [r5, #76]	; 0x4c
   4ba54:	ldr	r3, [r5, #40]	; 0x28
   4ba58:	bic	r2, r2, #96	; 0x60
   4ba5c:	strh	r2, [r5, #22]
   4ba60:	b	4b9ac <fputs@plt+0x3a898>
   4ba64:	ldrb	r3, [r0, #8]
   4ba68:	cmp	r3, #0
   4ba6c:	beq	4ba9c <fputs@plt+0x3a988>
   4ba70:	push	{r4, r5, r6, r7, r8, lr}
   4ba74:	cmp	r3, #2
   4ba78:	ldm	r0, {r2, r6}
   4ba7c:	mov	r5, r1
   4ba80:	mov	r4, r0
   4ba84:	str	r2, [r6, #4]
   4ba88:	beq	4baa4 <fputs@plt+0x3a990>
   4ba8c:	mov	r0, r4
   4ba90:	bl	4b924 <fputs@plt+0x3a810>
   4ba94:	mov	r0, #0
   4ba98:	pop	{r4, r5, r6, r7, r8, pc}
   4ba9c:	mov	r0, r3
   4baa0:	bx	lr
   4baa4:	ldr	r7, [r6]
   4baa8:	ldr	r0, [r7, #44]	; 0x2c
   4baac:	cmp	r0, #0
   4bab0:	bne	4bb00 <fputs@plt+0x3a9ec>
   4bab4:	ldrb	r3, [r7, #17]
   4bab8:	cmp	r3, #2
   4babc:	bne	4bacc <fputs@plt+0x3a9b8>
   4bac0:	ldrb	r3, [r7, #4]
   4bac4:	cmp	r3, #0
   4bac8:	bne	4bb40 <fputs@plt+0x3aa2c>
   4bacc:	ldr	r3, [r7, #108]	; 0x6c
   4bad0:	mov	r2, #1
   4bad4:	add	r3, r3, r2
   4bad8:	str	r3, [r7, #108]	; 0x6c
   4badc:	ldrb	r1, [r7, #20]
   4bae0:	mov	r0, r7
   4bae4:	bl	1f050 <fputs@plt+0xdf3c>
   4bae8:	uxtb	r3, r0
   4baec:	cmp	r3, #10
   4baf0:	cmpne	r3, #13
   4baf4:	moveq	r3, #6
   4baf8:	streq	r0, [r7, #44]	; 0x2c
   4bafc:	strbeq	r3, [r7, #17]
   4bb00:	adds	r3, r0, #0
   4bb04:	movne	r3, #1
   4bb08:	cmp	r5, #0
   4bb0c:	movne	r3, #0
   4bb10:	cmp	r3, #0
   4bb14:	popne	{r4, r5, r6, r7, r8, pc}
   4bb18:	ldr	r3, [r4, #20]
   4bb1c:	mov	r2, #1
   4bb20:	sub	r3, r3, #1
   4bb24:	str	r3, [r4, #20]
   4bb28:	ldr	r0, [r6, #60]	; 0x3c
   4bb2c:	strb	r2, [r6, #20]
   4bb30:	bl	1ce64 <fputs@plt+0xbd50>
   4bb34:	mov	r3, #0
   4bb38:	str	r3, [r6, #60]	; 0x3c
   4bb3c:	b	4ba8c <fputs@plt+0x3a978>
   4bb40:	ldrb	r3, [r7, #5]
   4bb44:	cmp	r3, #1
   4bb48:	strbeq	r3, [r7, #17]
   4bb4c:	bne	4bacc <fputs@plt+0x3a9b8>
   4bb50:	b	4bb18 <fputs@plt+0x3aa04>
   4bb54:	ldr	r3, [r0]
   4bb58:	cmp	r3, #0
   4bb5c:	beq	4bc18 <fputs@plt+0x3ab04>
   4bb60:	ldr	r2, [r3, #4]
   4bb64:	ldr	r3, [r3]
   4bb68:	push	{r4, r5, r6, r7, r8, lr}
   4bb6c:	mov	r6, r0
   4bb70:	ldr	r7, [r0, #4]
   4bb74:	str	r3, [r2, #4]
   4bb78:	ldr	r0, [r0, #48]	; 0x30
   4bb7c:	bl	1cd68 <fputs@plt+0xbc54>
   4bb80:	mov	r3, #0
   4bb84:	str	r3, [r6, #48]	; 0x30
   4bb88:	strb	r3, [r6, #66]	; 0x42
   4bb8c:	ldr	r2, [r7, #8]
   4bb90:	cmp	r6, r2
   4bb94:	bne	4bba4 <fputs@plt+0x3aa90>
   4bb98:	b	4bc20 <fputs@plt+0x3ab0c>
   4bb9c:	subs	r2, r3, #0
   4bba0:	beq	4bbb8 <fputs@plt+0x3aaa4>
   4bba4:	ldr	r3, [r2, #8]
   4bba8:	cmp	r6, r3
   4bbac:	bne	4bb9c <fputs@plt+0x3aa88>
   4bbb0:	ldr	r3, [r6, #8]
   4bbb4:	str	r3, [r2, #8]
   4bbb8:	ldrsb	r2, [r6, #68]	; 0x44
   4bbbc:	cmp	r2, #0
   4bbc0:	addge	r5, r6, #116	; 0x74
   4bbc4:	movge	r4, #0
   4bbc8:	blt	4bbf0 <fputs@plt+0x3aadc>
   4bbcc:	ldr	r3, [r5, #4]!
   4bbd0:	add	r4, r4, #1
   4bbd4:	cmp	r3, #0
   4bbd8:	beq	4bbe8 <fputs@plt+0x3aad4>
   4bbdc:	ldr	r0, [r3, #72]	; 0x48
   4bbe0:	bl	4a50c <fputs@plt+0x393f8>
   4bbe4:	ldrsb	r2, [r6, #68]	; 0x44
   4bbe8:	cmp	r2, r4
   4bbec:	bge	4bbcc <fputs@plt+0x3aab8>
   4bbf0:	ldrb	r3, [r7, #20]
   4bbf4:	cmp	r3, #0
   4bbf8:	beq	4bc0c <fputs@plt+0x3aaf8>
   4bbfc:	ldr	r0, [r6, #12]
   4bc00:	bl	1cd68 <fputs@plt+0xbc54>
   4bc04:	mov	r0, #0
   4bc08:	pop	{r4, r5, r6, r7, r8, pc}
   4bc0c:	add	r0, r7, #12
   4bc10:	bl	4b904 <fputs@plt+0x3a7f0>
   4bc14:	b	4bbfc <fputs@plt+0x3aae8>
   4bc18:	mov	r0, #0
   4bc1c:	bx	lr
   4bc20:	ldr	r3, [r6, #8]
   4bc24:	str	r3, [r7, #8]
   4bc28:	b	4bbb8 <fputs@plt+0x3aaa4>
   4bc2c:	push	{r4, lr}
   4bc30:	mov	r4, r0
   4bc34:	ldrb	r3, [r0, #66]	; 0x42
   4bc38:	sub	sp, sp, #8
   4bc3c:	cmp	r3, #2
   4bc40:	bls	4bc60 <fputs@plt+0x3ab4c>
   4bc44:	cmp	r3, #4
   4bc48:	beq	4bd34 <fputs@plt+0x3ac20>
   4bc4c:	ldr	r0, [r0, #48]	; 0x30
   4bc50:	bl	1cd68 <fputs@plt+0xbc54>
   4bc54:	mov	r3, #0
   4bc58:	str	r3, [r4, #48]	; 0x30
   4bc5c:	strb	r3, [r4, #66]	; 0x42
   4bc60:	ldrsb	r3, [r4, #68]	; 0x44
   4bc64:	cmp	r3, #0
   4bc68:	blt	4bccc <fputs@plt+0x3abb8>
   4bc6c:	beq	4bc94 <fputs@plt+0x3ab80>
   4bc70:	add	r2, r3, #30
   4bc74:	sub	r3, r3, #1
   4bc78:	strb	r3, [r4, #68]	; 0x44
   4bc7c:	ldr	r3, [r4, r2, lsl #2]
   4bc80:	ldr	r0, [r3, #72]	; 0x48
   4bc84:	bl	4a50c <fputs@plt+0x393f8>
   4bc88:	ldrsb	r3, [r4, #68]	; 0x44
   4bc8c:	cmp	r3, #0
   4bc90:	bne	4bc70 <fputs@plt+0x3ab5c>
   4bc94:	ldr	r2, [r4, #120]	; 0x78
   4bc98:	ldrb	r3, [r2]
   4bc9c:	cmp	r3, #0
   4bca0:	beq	4bcbc <fputs@plt+0x3aba8>
   4bca4:	ldrb	r1, [r2, #2]
   4bca8:	ldr	r3, [r4, #72]	; 0x48
   4bcac:	clz	r3, r3
   4bcb0:	lsr	r3, r3, #5
   4bcb4:	cmp	r3, r1
   4bcb8:	beq	4bce8 <fputs@plt+0x3abd4>
   4bcbc:	ldr	r0, [pc, #228]	; 4bda8 <fputs@plt+0x3ac94>
   4bcc0:	add	sp, sp, #8
   4bcc4:	pop	{r4, lr}
   4bcc8:	b	35a00 <fputs@plt+0x248ec>
   4bccc:	ldr	r1, [r4, #52]	; 0x34
   4bcd0:	cmp	r1, #0
   4bcd4:	bne	4bd40 <fputs@plt+0x3ac2c>
   4bcd8:	mov	r0, #0
   4bcdc:	strb	r0, [r4, #66]	; 0x42
   4bce0:	add	sp, sp, #8
   4bce4:	pop	{r4, pc}
   4bce8:	ldrb	r3, [r4, #64]	; 0x40
   4bcec:	mov	r0, #0
   4bcf0:	strh	r0, [r4, #80]	; 0x50
   4bcf4:	bic	r3, r3, #14
   4bcf8:	strb	r3, [r4, #64]	; 0x40
   4bcfc:	ldrh	r3, [r2, #18]
   4bd00:	strh	r0, [r4, #34]	; 0x22
   4bd04:	cmp	r3, r0
   4bd08:	movne	r3, #1
   4bd0c:	strbne	r3, [r4, #66]	; 0x42
   4bd10:	bne	4bd38 <fputs@plt+0x3ac24>
   4bd14:	ldrb	r3, [r2, #4]
   4bd18:	cmp	r3, #0
   4bd1c:	bne	4bcd8 <fputs@plt+0x3abc4>
   4bd20:	ldr	r3, [r2, #84]	; 0x54
   4bd24:	cmp	r3, #1
   4bd28:	beq	4bd80 <fputs@plt+0x3ac6c>
   4bd2c:	ldr	r0, [pc, #120]	; 4bdac <fputs@plt+0x3ac98>
   4bd30:	b	4bcc0 <fputs@plt+0x3abac>
   4bd34:	ldr	r0, [r0, #60]	; 0x3c
   4bd38:	add	sp, sp, #8
   4bd3c:	pop	{r4, pc}
   4bd40:	ldr	r3, [r4]
   4bd44:	ldrb	r2, [r4, #65]	; 0x41
   4bd48:	ldr	r0, [r3, #4]
   4bd4c:	mov	r3, #0
   4bd50:	str	r2, [sp]
   4bd54:	add	r2, r4, #120	; 0x78
   4bd58:	bl	4af24 <fputs@plt+0x39e10>
   4bd5c:	cmp	r0, #0
   4bd60:	movne	r3, #0
   4bd64:	strbne	r3, [r4, #66]	; 0x42
   4bd68:	bne	4bd38 <fputs@plt+0x3ac24>
   4bd6c:	ldr	r2, [r4, #120]	; 0x78
   4bd70:	strb	r0, [r4, #68]	; 0x44
   4bd74:	ldrb	r3, [r2, #2]
   4bd78:	strb	r3, [r4, #69]	; 0x45
   4bd7c:	b	4bc98 <fputs@plt+0x3ab84>
   4bd80:	ldrb	r1, [r2, #5]
   4bd84:	ldr	r2, [r2, #56]	; 0x38
   4bd88:	mov	r0, r4
   4bd8c:	add	r2, r2, r1
   4bd90:	ldr	r1, [r2, #8]
   4bd94:	strb	r3, [r4, #66]	; 0x42
   4bd98:	rev	r1, r1
   4bd9c:	add	sp, sp, #8
   4bda0:	pop	{r4, lr}
   4bda4:	b	4b058 <fputs@plt+0x39f44>
   4bda8:	andeq	lr, r0, sl, lsl sp
   4bdac:	andeq	lr, r0, r5, lsr #26
   4bdb0:	ldrb	r3, [r0, #66]	; 0x42
   4bdb4:	cmp	r3, #1
   4bdb8:	beq	4bdec <fputs@plt+0x3acd8>
   4bdbc:	push	{r4, r5, r6, lr}
   4bdc0:	mov	r5, r1
   4bdc4:	mov	r4, r0
   4bdc8:	bl	4bc2c <fputs@plt+0x3ab18>
   4bdcc:	cmp	r0, #0
   4bdd0:	popne	{r4, r5, r6, pc}
   4bdd4:	ldrb	r3, [r4, #66]	; 0x42
   4bdd8:	cmp	r3, #0
   4bddc:	bne	4be00 <fputs@plt+0x3acec>
   4bde0:	mov	r3, #1
   4bde4:	str	r3, [r5]
   4bde8:	pop	{r4, r5, r6, pc}
   4bdec:	ldrb	r3, [r0, #64]	; 0x40
   4bdf0:	tst	r3, #8
   4bdf4:	beq	4bdbc <fputs@plt+0x3aca8>
   4bdf8:	mov	r0, #0
   4bdfc:	bx	lr
   4be00:	str	r0, [r5]
   4be04:	mov	r0, r4
   4be08:	bl	4b0c8 <fputs@plt+0x39fb4>
   4be0c:	ldrb	r3, [r4, #64]	; 0x40
   4be10:	cmp	r0, #0
   4be14:	orreq	r3, r3, #8
   4be18:	bicne	r3, r3, #8
   4be1c:	strb	r3, [r4, #64]	; 0x40
   4be20:	pop	{r4, r5, r6, pc}
   4be24:	ldr	r2, [r0, #64]	; 0x40
   4be28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4be2c:	mov	r4, r1
   4be30:	ldr	r1, [r2]
   4be34:	sub	sp, sp, #20
   4be38:	cmp	r1, #0
   4be3c:	mov	r5, r0
   4be40:	beq	4bf5c <fputs@plt+0x3ae48>
   4be44:	ldr	r2, [r5, #40]	; 0x28
   4be48:	ldr	r3, [r5, #28]
   4be4c:	cmp	r2, r3
   4be50:	bcc	4bf18 <fputs@plt+0x3ae04>
   4be54:	cmp	r4, #0
   4be58:	beq	4c020 <fputs@plt+0x3af0c>
   4be5c:	mov	r8, #1
   4be60:	mov	r7, #0
   4be64:	b	4bf00 <fputs@plt+0x3adec>
   4be68:	ldrh	r3, [r4, #24]
   4be6c:	tst	r3, #32
   4be70:	bne	4bf0c <fputs@plt+0x3adf8>
   4be74:	ldr	r2, [r5, #160]	; 0xa0
   4be78:	sub	r3, r6, #1
   4be7c:	cmp	r6, #1
   4be80:	umull	sl, fp, r3, r2
   4be84:	asr	r1, r2, #31
   4be88:	mla	fp, r3, r1, fp
   4be8c:	beq	4bf90 <fputs@plt+0x3ae7c>
   4be90:	ldr	r0, [r5, #64]	; 0x40
   4be94:	ldr	r1, [r4, #4]
   4be98:	ldr	r3, [r0]
   4be9c:	strd	sl, [sp]
   4bea0:	ldr	r3, [r3, #12]
   4bea4:	blx	r3
   4bea8:	mov	sl, r0
   4beac:	ldr	r3, [r5, #36]	; 0x24
   4beb0:	ldr	r0, [r5, #96]	; 0x60
   4beb4:	cmp	r6, r3
   4beb8:	ldr	r3, [r5, #200]	; 0xc8
   4bebc:	strhi	r6, [r5, #36]	; 0x24
   4bec0:	add	r3, r3, #1
   4bec4:	cmp	r0, #0
   4bec8:	str	r3, [r5, #200]	; 0xc8
   4becc:	beq	4bedc <fputs@plt+0x3adc8>
   4bed0:	mov	r1, r6
   4bed4:	ldr	r2, [r4, #4]
   4bed8:	bl	47888 <fputs@plt+0x36774>
   4bedc:	clz	r3, sl
   4bee0:	lsr	r3, r3, #5
   4bee4:	ldr	r4, [r4, #12]
   4bee8:	cmp	r4, #0
   4beec:	moveq	r3, #0
   4bef0:	andne	r3, r3, #1
   4bef4:	cmp	r3, #0
   4bef8:	beq	4bf84 <fputs@plt+0x3ae70>
   4befc:	ldr	r3, [r5, #28]
   4bf00:	ldr	r6, [r4, #20]
   4bf04:	cmp	r6, r3
   4bf08:	bls	4be68 <fputs@plt+0x3ad54>
   4bf0c:	mov	r3, r8
   4bf10:	mov	sl, r7
   4bf14:	b	4bee4 <fputs@plt+0x3add0>
   4bf18:	ldr	r1, [r4, #12]
   4bf1c:	cmp	r1, #0
   4bf20:	beq	4c010 <fputs@plt+0x3aefc>
   4bf24:	ldr	r6, [r5, #160]	; 0xa0
   4bf28:	ldr	r0, [r5, #64]	; 0x40
   4bf2c:	add	r2, sp, #16
   4bf30:	asr	r9, r6, #31
   4bf34:	umull	r6, r7, r6, r3
   4bf38:	mla	r7, r3, r9, r7
   4bf3c:	ldr	r3, [r0]
   4bf40:	mov	r1, #5
   4bf44:	strd	r6, [r2, #-8]!
   4bf48:	ldr	r3, [r3, #40]	; 0x28
   4bf4c:	blx	r3
   4bf50:	ldr	r3, [r5, #28]
   4bf54:	str	r3, [r5, #40]	; 0x28
   4bf58:	b	4be5c <fputs@plt+0x3ad48>
   4bf5c:	ldr	ip, [r0, #152]	; 0x98
   4bf60:	ldr	r3, [pc, #192]	; 4c028 <fputs@plt+0x3af14>
   4bf64:	ldr	r0, [r0]
   4bf68:	and	r3, r3, ip
   4bf6c:	str	r1, [sp]
   4bf70:	orr	r3, r3, #30
   4bf74:	ldr	r6, [r0, #24]
   4bf78:	blx	r6
   4bf7c:	subs	sl, r0, #0
   4bf80:	beq	4be44 <fputs@plt+0x3ad30>
   4bf84:	mov	r0, sl
   4bf88:	add	sp, sp, #20
   4bf8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bf90:	ldr	r3, [r4, #16]
   4bf94:	ldr	r2, [r4, #4]
   4bf98:	ldr	r3, [r3, #112]	; 0x70
   4bf9c:	rev	r3, r3
   4bfa0:	add	r3, r3, #1
   4bfa4:	rev	r3, r3
   4bfa8:	str	r3, [r2, #24]
   4bfac:	ldr	r2, [r4, #4]
   4bfb0:	str	r3, [r2, #92]	; 0x5c
   4bfb4:	ldr	r3, [r4, #4]
   4bfb8:	ldr	r2, [pc, #108]	; 4c02c <fputs@plt+0x3af18>
   4bfbc:	str	r2, [r3, #96]	; 0x60
   4bfc0:	ldr	r3, [r5, #64]	; 0x40
   4bfc4:	ldr	r9, [r4, #4]
   4bfc8:	mov	r0, r3
   4bfcc:	ldr	r3, [r3]
   4bfd0:	ldr	r2, [r5, #160]	; 0xa0
   4bfd4:	mov	r1, r9
   4bfd8:	strd	sl, [sp]
   4bfdc:	ldr	r3, [r3, #12]
   4bfe0:	blx	r3
   4bfe4:	mov	fp, r9
   4bfe8:	ldr	ip, [fp, #24]!
   4bfec:	ldr	r1, [fp, #8]
   4bff0:	ldr	r2, [fp, #12]
   4bff4:	mov	sl, r0
   4bff8:	ldr	r0, [fp, #4]
   4bffc:	str	ip, [r5, #112]	; 0x70
   4c000:	str	r0, [r5, #116]	; 0x74
   4c004:	str	r1, [r5, #120]	; 0x78
   4c008:	str	r2, [r5, #124]	; 0x7c
   4c00c:	b	4beac <fputs@plt+0x3ad98>
   4c010:	ldr	r1, [r4, #20]
   4c014:	cmp	r2, r1
   4c018:	bcs	4be5c <fputs@plt+0x3ad48>
   4c01c:	b	4bf24 <fputs@plt+0x3ae10>
   4c020:	mov	sl, r4
   4c024:	b	4bf84 <fputs@plt+0x3ae70>
   4c028:	andeq	r7, r8, pc, ror pc
   4c02c:	rscsge	r2, r5, r0, lsl #26
   4c030:	push	{r4, r5, r6, r7, r8, lr}
   4c034:	mov	r5, r0
   4c038:	ldr	r6, [r0, #12]
   4c03c:	ldr	r0, [r6, #72]	; 0x48
   4c040:	ldr	r4, [r6, #56]	; 0x38
   4c044:	bl	47600 <fputs@plt+0x364ec>
   4c048:	subs	r7, r0, #0
   4c04c:	bne	4c0f8 <fputs@plt+0x3afe4>
   4c050:	ldr	ip, [pc, #168]	; 4c100 <fputs@plt+0x3afec>
   4c054:	mov	r8, #1
   4c058:	add	ip, pc, ip
   4c05c:	ldm	ip!, {r0, r1, r2, r3}
   4c060:	mov	ip, #64	; 0x40
   4c064:	str	r0, [r4]
   4c068:	str	r2, [r4, #8]
   4c06c:	str	r1, [r4, #4]
   4c070:	str	r3, [r4, #12]
   4c074:	ldr	r3, [r5, #32]
   4c078:	mov	r2, #32
   4c07c:	add	r0, r4, #24
   4c080:	lsr	r3, r3, #8
   4c084:	strb	r3, [r4, #16]
   4c088:	ldrh	r3, [r5, #34]	; 0x22
   4c08c:	strb	r8, [r4, #18]
   4c090:	strb	r8, [r4, #19]
   4c094:	strb	r3, [r4, #17]
   4c098:	ldr	r1, [r5, #36]	; 0x24
   4c09c:	ldr	r3, [r5, #32]
   4c0a0:	strb	ip, [r4, #21]
   4c0a4:	sub	r3, r3, r1
   4c0a8:	strb	r3, [r4, #20]
   4c0ac:	strb	r2, [r4, #22]
   4c0b0:	strb	r2, [r4, #23]
   4c0b4:	mov	r1, r7
   4c0b8:	mov	r2, #76	; 0x4c
   4c0bc:	bl	10ee0 <memset@plt>
   4c0c0:	mov	r0, r6
   4c0c4:	mov	r1, #13
   4c0c8:	bl	35b34 <fputs@plt+0x24a20>
   4c0cc:	ldrh	r2, [r5, #22]
   4c0d0:	ldrb	r3, [r5, #17]
   4c0d4:	orr	r2, r2, #2
   4c0d8:	rev	r3, r3
   4c0dc:	strh	r2, [r5, #22]
   4c0e0:	str	r3, [r4, #52]	; 0x34
   4c0e4:	ldrb	r3, [r5, #18]
   4c0e8:	rev	r3, r3
   4c0ec:	str	r3, [r4, #64]	; 0x40
   4c0f0:	str	r8, [r5, #44]	; 0x2c
   4c0f4:	strb	r8, [r4, #31]
   4c0f8:	mov	r0, r7
   4c0fc:	pop	{r4, r5, r6, r7, r8, pc}
   4c100:	andeq	r8, r4, r8, lsl #31
   4c104:	push	{r4, r5, r6, lr}
   4c108:	mov	r5, r2
   4c10c:	ldm	r0, {r3, r4}
   4c110:	ldr	r0, [r4]
   4c114:	str	r3, [r4, #4]
   4c118:	bl	49700 <fputs@plt+0x385ec>
   4c11c:	cmp	r0, #0
   4c120:	popne	{r4, r5, r6, pc}
   4c124:	cmp	r5, #0
   4c128:	blt	4c150 <fputs@plt+0x3b03c>
   4c12c:	ldr	r3, [r4, #44]	; 0x2c
   4c130:	cmp	r3, #0
   4c134:	beq	4c160 <fputs@plt+0x3b04c>
   4c138:	ldr	r3, [r4, #12]
   4c13c:	ldr	r3, [r3, #56]	; 0x38
   4c140:	ldr	r3, [r3, #28]
   4c144:	rev	r3, r3
   4c148:	str	r3, [r4, #44]	; 0x2c
   4c14c:	pop	{r4, r5, r6, pc}
   4c150:	ldrh	r3, [r4, #22]
   4c154:	tst	r3, #8
   4c158:	strne	r0, [r4, #44]	; 0x2c
   4c15c:	beq	4c12c <fputs@plt+0x3b018>
   4c160:	mov	r0, r4
   4c164:	bl	4c030 <fputs@plt+0x3af1c>
   4c168:	b	4c138 <fputs@plt+0x3b024>
   4c16c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c170:	ldr	r7, [r0]
   4c174:	ldr	r5, [r7, #436]	; 0x1b4
   4c178:	cmp	r5, #0
   4c17c:	beq	4c250 <fputs@plt+0x3b13c>
   4c180:	ldr	sl, [r0, #104]	; 0x68
   4c184:	cmp	sl, #0
   4c188:	moveq	r5, sl
   4c18c:	beq	4c250 <fputs@plt+0x3b13c>
   4c190:	mov	r8, r1
   4c194:	ldr	r1, [r7, #20]
   4c198:	mov	r9, r0
   4c19c:	cmp	r1, #0
   4c1a0:	sub	sl, sl, #1
   4c1a4:	ble	4c29c <fputs@plt+0x3b188>
   4c1a8:	mov	r4, #0
   4c1ac:	mov	r5, r4
   4c1b0:	mov	fp, r4
   4c1b4:	b	4c1e0 <fputs@plt+0x3b0cc>
   4c1b8:	ldrb	r3, [r6, #8]
   4c1bc:	cmp	r3, #2
   4c1c0:	beq	4c284 <fputs@plt+0x3b170>
   4c1c4:	ldr	r1, [r7, #20]
   4c1c8:	mov	r0, fp
   4c1cc:	cmp	r5, #0
   4c1d0:	moveq	r5, r0
   4c1d4:	add	r4, r4, #1
   4c1d8:	cmp	r1, r4
   4c1dc:	ble	4c258 <fputs@plt+0x3b144>
   4c1e0:	ldr	r3, [r7, #16]
   4c1e4:	add	r3, r3, r4, lsl #4
   4c1e8:	ldr	r6, [r3, #4]
   4c1ec:	cmp	r6, #0
   4c1f0:	beq	4c1d4 <fputs@plt+0x3b0c0>
   4c1f4:	cmp	r8, #2
   4c1f8:	bne	4c1b8 <fputs@plt+0x3b0a4>
   4c1fc:	ldrb	r3, [r6, #8]
   4c200:	cmp	r3, #2
   4c204:	bne	4c1c8 <fputs@plt+0x3b0b4>
   4c208:	mov	r2, sl
   4c20c:	mov	r1, #2
   4c210:	mov	r0, r6
   4c214:	bl	4c104 <fputs@plt+0x3aff0>
   4c218:	cmp	r0, #0
   4c21c:	beq	4c1b8 <fputs@plt+0x3b0a4>
   4c220:	b	4c294 <fputs@plt+0x3b180>
   4c224:	mov	r2, sl
   4c228:	mov	r1, r8
   4c22c:	mov	r0, r7
   4c230:	bl	19d44 <fputs@plt+0x8c30>
   4c234:	subs	r5, r0, #0
   4c238:	beq	4c2b4 <fputs@plt+0x3b1a0>
   4c23c:	ldrd	r0, [r9, #152]	; 0x98
   4c240:	ldrd	r2, [r9, #160]	; 0xa0
   4c244:	add	r7, r7, #448	; 0x1c0
   4c248:	strd	r0, [r7, #-8]
   4c24c:	strd	r2, [r7]
   4c250:	mov	r0, r5
   4c254:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c258:	ldr	r3, [r7, #436]	; 0x1b4
   4c25c:	mov	r2, #0
   4c260:	sub	r3, r3, #1
   4c264:	cmp	r5, #0
   4c268:	str	r3, [r7, #436]	; 0x1b4
   4c26c:	str	r2, [r9, #104]	; 0x68
   4c270:	beq	4c2ac <fputs@plt+0x3b198>
   4c274:	cmp	r8, #2
   4c278:	beq	4c23c <fputs@plt+0x3b128>
   4c27c:	mov	r0, r5
   4c280:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c284:	mov	r0, r6
   4c288:	mov	r2, sl
   4c28c:	mov	r1, #1
   4c290:	bl	4c104 <fputs@plt+0x3aff0>
   4c294:	ldr	r1, [r7, #20]
   4c298:	b	4c1cc <fputs@plt+0x3b0b8>
   4c29c:	sub	r5, r5, #1
   4c2a0:	mov	r3, #0
   4c2a4:	str	r5, [r7, #436]	; 0x1b4
   4c2a8:	str	r3, [r0, #104]	; 0x68
   4c2ac:	cmp	r8, #2
   4c2b0:	beq	4c224 <fputs@plt+0x3b110>
   4c2b4:	mov	r2, sl
   4c2b8:	mov	r1, #1
   4c2bc:	mov	r0, r7
   4c2c0:	bl	19d44 <fputs@plt+0x8c30>
   4c2c4:	cmp	r8, #2
   4c2c8:	mov	r5, r0
   4c2cc:	bne	4c27c <fputs@plt+0x3b168>
   4c2d0:	b	4c23c <fputs@plt+0x3b128>
   4c2d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c2d8:	mov	r6, r1
   4c2dc:	ldm	r0, {r3, r5}
   4c2e0:	sub	sp, sp, #28
   4c2e4:	str	r3, [r5, #4]
   4c2e8:	ldrb	r2, [r0, #8]
   4c2ec:	cmp	r2, #2
   4c2f0:	beq	4c4f4 <fputs@plt+0x3b3e0>
   4c2f4:	cmp	r1, #0
   4c2f8:	cmpeq	r2, #1
   4c2fc:	bne	4c310 <fputs@plt+0x3b1fc>
   4c300:	mov	fp, #0
   4c304:	mov	r0, fp
   4c308:	add	sp, sp, #28
   4c30c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c310:	ldrh	r3, [r5, #22]
   4c314:	mov	r4, r0
   4c318:	tst	r3, #1
   4c31c:	bne	4c374 <fputs@plt+0x3b260>
   4c320:	cmp	r1, #0
   4c324:	beq	4c38c <fputs@plt+0x3b278>
   4c328:	ldrb	r2, [r5, #20]
   4c32c:	cmp	r2, #2
   4c330:	beq	4c394 <fputs@plt+0x3b280>
   4c334:	tst	r3, #64	; 0x40
   4c338:	bne	4c394 <fputs@plt+0x3b280>
   4c33c:	cmp	r1, #1
   4c340:	ble	4c3a8 <fputs@plt+0x3b294>
   4c344:	ldr	r3, [r5, #72]	; 0x48
   4c348:	cmp	r3, #0
   4c34c:	bne	4c360 <fputs@plt+0x3b24c>
   4c350:	b	4c3a8 <fputs@plt+0x3b294>
   4c354:	ldr	r3, [r3, #12]
   4c358:	cmp	r3, #0
   4c35c:	beq	4c3a8 <fputs@plt+0x3b294>
   4c360:	ldr	r2, [r3]
   4c364:	cmp	r4, r2
   4c368:	beq	4c354 <fputs@plt+0x3b240>
   4c36c:	ldr	r3, [r2]
   4c370:	b	4c39c <fputs@plt+0x3b288>
   4c374:	cmp	r1, #0
   4c378:	beq	4c38c <fputs@plt+0x3b278>
   4c37c:	mov	fp, #8
   4c380:	mov	r0, fp
   4c384:	add	sp, sp, #28
   4c388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c38c:	tst	r3, #64	; 0x40
   4c390:	beq	4c3a8 <fputs@plt+0x3b294>
   4c394:	ldr	r3, [r5, #76]	; 0x4c
   4c398:	ldr	r3, [r3]
   4c39c:	cmp	r3, #0
   4c3a0:	ldrne	fp, [pc, #1748]	; 4ca7c <fputs@plt+0x3b968>
   4c3a4:	bne	4c304 <fputs@plt+0x3b1f0>
   4c3a8:	mov	r2, #1
   4c3ac:	mov	r1, r2
   4c3b0:	mov	r0, r4
   4c3b4:	bl	181e4 <fputs@plt+0x70d0>
   4c3b8:	subs	fp, r0, #0
   4c3bc:	bne	4c304 <fputs@plt+0x3b1f0>
   4c3c0:	ldrh	r2, [r5, #22]
   4c3c4:	ldr	r1, [r5, #44]	; 0x2c
   4c3c8:	ldr	r3, [pc, #1712]	; 4ca80 <fputs@plt+0x3b96c>
   4c3cc:	bic	r2, r2, #8
   4c3d0:	cmp	r1, #0
   4c3d4:	uxth	r2, r2
   4c3d8:	strh	r2, [r5, #22]
   4c3dc:	orreq	r2, r2, #8
   4c3e0:	strheq	r2, [r5, #22]
   4c3e4:	ldr	r2, [pc, #1688]	; 4ca84 <fputs@plt+0x3b970>
   4c3e8:	add	r3, pc, r3
   4c3ec:	add	r2, pc, r2
   4c3f0:	add	r2, r2, #3056	; 0xbf0
   4c3f4:	add	sl, sp, #20
   4c3f8:	str	r3, [sp, #4]
   4c3fc:	add	r3, r2, #8
   4c400:	str	r3, [sp]
   4c404:	ldr	r3, [r5, #12]
   4c408:	cmp	r3, #0
   4c40c:	beq	4c528 <fputs@plt+0x3b414>
   4c410:	cmp	r6, #0
   4c414:	clz	r3, fp
   4c418:	lsr	r3, r3, #5
   4c41c:	moveq	r3, #0
   4c420:	cmp	r3, #0
   4c424:	bne	4c6f8 <fputs@plt+0x3b5e4>
   4c428:	cmp	fp, #0
   4c42c:	bne	4c53c <fputs@plt+0x3b428>
   4c430:	ldrb	r3, [r4, #8]
   4c434:	cmp	r3, #0
   4c438:	bne	4c46c <fputs@plt+0x3b358>
   4c43c:	ldr	r3, [r5, #40]	; 0x28
   4c440:	add	r3, r3, #1
   4c444:	str	r3, [r5, #40]	; 0x28
   4c448:	ldrb	r3, [r4, #9]
   4c44c:	cmp	r3, #0
   4c450:	beq	4c46c <fputs@plt+0x3b358>
   4c454:	mov	r3, #1
   4c458:	strb	r3, [r4, #40]	; 0x28
   4c45c:	ldr	r2, [r5, #72]	; 0x48
   4c460:	add	r3, r4, #32
   4c464:	str	r2, [r4, #44]	; 0x2c
   4c468:	str	r3, [r5, #72]	; 0x48
   4c46c:	cmp	r6, #0
   4c470:	bne	4c844 <fputs@plt+0x3b730>
   4c474:	mov	r3, #1
   4c478:	strb	r3, [r4, #8]
   4c47c:	ldrb	r2, [r5, #20]
   4c480:	cmp	r2, #0
   4c484:	bne	4c300 <fputs@plt+0x3b1ec>
   4c488:	cmp	r6, #0
   4c48c:	strb	r3, [r5, #20]
   4c490:	beq	4c300 <fputs@plt+0x3b1ec>
   4c494:	ldrh	r3, [r5, #22]
   4c498:	cmp	r6, #1
   4c49c:	ldr	r6, [r5, #12]
   4c4a0:	bic	r3, r3, #32
   4c4a4:	str	r4, [r5, #76]	; 0x4c
   4c4a8:	uxth	r3, r3
   4c4ac:	orrgt	r3, r3, #32
   4c4b0:	strh	r3, [r5, #22]
   4c4b4:	ldr	r3, [r6, #56]	; 0x38
   4c4b8:	ldr	r2, [r5, #44]	; 0x2c
   4c4bc:	ldr	r3, [r3, #28]
   4c4c0:	rev	r3, r3
   4c4c4:	cmp	r2, r3
   4c4c8:	beq	4c4ec <fputs@plt+0x3b3d8>
   4c4cc:	ldr	r0, [r6, #72]	; 0x48
   4c4d0:	bl	47600 <fputs@plt+0x364ec>
   4c4d4:	subs	fp, r0, #0
   4c4d8:	bne	4c304 <fputs@plt+0x3b1f0>
   4c4dc:	ldr	r3, [r5, #44]	; 0x2c
   4c4e0:	ldr	r2, [r6, #56]	; 0x38
   4c4e4:	rev	r3, r3
   4c4e8:	str	r3, [r2, #28]
   4c4ec:	ldr	r3, [r4]
   4c4f0:	b	4c4fc <fputs@plt+0x3b3e8>
   4c4f4:	cmp	r1, #0
   4c4f8:	beq	4c300 <fputs@plt+0x3b1ec>
   4c4fc:	ldr	r0, [r5]
   4c500:	ldr	r1, [r3, #432]	; 0x1b0
   4c504:	ldr	r3, [r0, #104]	; 0x68
   4c508:	cmp	r1, r3
   4c50c:	ble	4c300 <fputs@plt+0x3b1ec>
   4c510:	ldrb	r3, [r0, #6]
   4c514:	cmp	r3, #0
   4c518:	beq	4c300 <fputs@plt+0x3b1ec>
   4c51c:	bl	291ec <fputs@plt+0x180d8>
   4c520:	mov	fp, r0
   4c524:	b	4c304 <fputs@plt+0x3b1f0>
   4c528:	ldr	r0, [r5]
   4c52c:	bl	48de0 <fputs@plt+0x37ccc>
   4c530:	subs	r3, r0, #0
   4c534:	beq	4c578 <fputs@plt+0x3b464>
   4c538:	mov	fp, r3
   4c53c:	ldrb	r3, [r5, #20]
   4c540:	uxtb	r7, fp
   4c544:	cmp	r3, #0
   4c548:	beq	4ca5c <fputs@plt+0x3b948>
   4c54c:	cmp	r7, #5
   4c550:	bne	4c304 <fputs@plt+0x3b1f0>
   4c554:	ldrb	r3, [r5, #20]
   4c558:	cmp	r3, #0
   4c55c:	bne	4c304 <fputs@plt+0x3b1f0>
   4c560:	ldr	r0, [r5, #4]
   4c564:	add	r0, r0, #380	; 0x17c
   4c568:	bl	1ae20 <fputs@plt+0x9d0c>
   4c56c:	cmp	r0, #0
   4c570:	bne	4c404 <fputs@plt+0x3b2f0>
   4c574:	b	4c304 <fputs@plt+0x3b1f0>
   4c578:	add	r2, sp, #16
   4c57c:	mov	r1, #1
   4c580:	mov	r0, r5
   4c584:	bl	4a4a0 <fputs@plt+0x3938c>
   4c588:	subs	r3, r0, #0
   4c58c:	bne	4c538 <fputs@plt+0x3b424>
   4c590:	ldr	r3, [sp, #16]
   4c594:	ldr	r2, [r5]
   4c598:	mov	r9, r3
   4c59c:	ldr	r7, [r3, #56]	; 0x38
   4c5a0:	ldr	fp, [r2, #28]
   4c5a4:	str	r2, [sp, #8]
   4c5a8:	ldr	r8, [r7, #28]
   4c5ac:	rev	r8, r8
   4c5b0:	cmp	r8, #0
   4c5b4:	moveq	r8, fp
   4c5b8:	beq	4c5dc <fputs@plt+0x3b4c8>
   4c5bc:	mov	r2, #4
   4c5c0:	add	r1, r7, #92	; 0x5c
   4c5c4:	add	r0, r7, #24
   4c5c8:	str	r3, [sp, #12]
   4c5cc:	bl	10e44 <memcmp@plt>
   4c5d0:	ldr	r3, [sp, #12]
   4c5d4:	cmp	r0, #0
   4c5d8:	movne	r8, fp
   4c5dc:	cmp	r8, #0
   4c5e0:	ble	4c928 <fputs@plt+0x3b814>
   4c5e4:	mov	r2, #16
   4c5e8:	ldr	r1, [sp]
   4c5ec:	mov	r0, r7
   4c5f0:	bl	10e44 <memcmp@plt>
   4c5f4:	cmp	r0, #0
   4c5f8:	bne	4c8b4 <fputs@plt+0x3b7a0>
   4c5fc:	ldrb	r3, [r7, #18]
   4c600:	cmp	r3, #2
   4c604:	ldrhhi	r3, [r5, #22]
   4c608:	orrhi	r3, r3, #1
   4c60c:	strhhi	r3, [r5, #22]
   4c610:	ldrb	r3, [r7, #19]
   4c614:	cmp	r3, #2
   4c618:	bhi	4c8b4 <fputs@plt+0x3b7a0>
   4c61c:	beq	4ca14 <fputs@plt+0x3b900>
   4c620:	mov	r2, #3
   4c624:	ldr	r1, [sp, #4]
   4c628:	add	r0, r7, #21
   4c62c:	bl	10e44 <memcmp@plt>
   4c630:	cmp	r0, #0
   4c634:	bne	4c9b8 <fputs@plt+0x3b8a4>
   4c638:	ldrb	r3, [r7, #17]
   4c63c:	ldrb	r2, [r7, #16]
   4c640:	lsl	r3, r3, #16
   4c644:	orr	r3, r3, r2, lsl #8
   4c648:	sub	r2, r3, #1
   4c64c:	tst	r2, r3
   4c650:	bne	4c9b8 <fputs@plt+0x3b8a4>
   4c654:	sub	r2, r3, #256	; 0x100
   4c658:	ldr	r1, [pc, #1064]	; 4ca88 <fputs@plt+0x3b974>
   4c65c:	sub	r2, r2, #1
   4c660:	cmp	r2, r1
   4c664:	bhi	4c9b8 <fputs@plt+0x3b8a4>
   4c668:	ldr	r2, [r5, #32]
   4c66c:	ldrb	r9, [r7, #20]
   4c670:	cmp	r3, r2
   4c674:	sub	r2, r3, r9
   4c678:	beq	4c8d4 <fputs@plt+0x3b7c0>
   4c67c:	ldr	r1, [sp, #16]
   4c680:	cmp	r1, #0
   4c684:	beq	4c6a0 <fputs@plt+0x3b58c>
   4c688:	ldr	r0, [r1, #72]	; 0x48
   4c68c:	str	r2, [sp, #12]
   4c690:	str	r3, [sp, #8]
   4c694:	bl	4a50c <fputs@plt+0x393f8>
   4c698:	ldr	r2, [sp, #12]
   4c69c:	ldr	r3, [sp, #8]
   4c6a0:	ldr	r0, [r5, #80]	; 0x50
   4c6a4:	str	r2, [r5, #36]	; 0x24
   4c6a8:	cmp	r0, #0
   4c6ac:	str	r3, [r5, #32]
   4c6b0:	beq	4c6c8 <fputs@plt+0x3b5b4>
   4c6b4:	sub	r0, r0, #4
   4c6b8:	str	r0, [r5, #80]	; 0x50
   4c6bc:	bl	1e334 <fputs@plt+0xd220>
   4c6c0:	mov	r3, #0
   4c6c4:	str	r3, [r5, #80]	; 0x50
   4c6c8:	mov	r2, r9
   4c6cc:	add	r1, r5, #32
   4c6d0:	ldr	r0, [r5]
   4c6d4:	bl	27ef0 <fputs@plt+0x16ddc>
   4c6d8:	mov	r3, r0
   4c6dc:	cmp	r3, #0
   4c6e0:	bne	4c538 <fputs@plt+0x3b424>
   4c6e4:	ldr	r3, [r5, #12]
   4c6e8:	cmp	r3, #0
   4c6ec:	beq	4c528 <fputs@plt+0x3b414>
   4c6f0:	cmp	r6, #0
   4c6f4:	beq	4c430 <fputs@plt+0x3b31c>
   4c6f8:	ldrh	r3, [r5, #22]
   4c6fc:	tst	r3, #1
   4c700:	beq	4c71c <fputs@plt+0x3b608>
   4c704:	ldrb	r3, [r5, #20]
   4c708:	cmp	r3, #0
   4c70c:	bne	4c37c <fputs@plt+0x3b268>
   4c710:	add	r0, r5, #12
   4c714:	bl	4b904 <fputs@plt+0x3a7f0>
   4c718:	b	4c37c <fputs@plt+0x3b268>
   4c71c:	ldr	r7, [r5]
   4c720:	ldr	fp, [r7, #44]	; 0x2c
   4c724:	cmp	fp, #0
   4c728:	bne	4c53c <fputs@plt+0x3b428>
   4c72c:	ldr	r3, [r4]
   4c730:	ldrb	r2, [r7, #17]
   4c734:	ldrb	r3, [r3, #68]	; 0x44
   4c738:	cmp	r2, #1
   4c73c:	sub	r3, r3, #2
   4c740:	clz	r3, r3
   4c744:	lsr	r3, r3, #5
   4c748:	strb	r3, [r7, #22]
   4c74c:	beq	4c76c <fputs@plt+0x3b658>
   4c750:	ldr	r3, [r5, #44]	; 0x2c
   4c754:	cmp	r3, #0
   4c758:	bne	4c430 <fputs@plt+0x3b31c>
   4c75c:	mov	r0, r5
   4c760:	bl	4c030 <fputs@plt+0x3af1c>
   4c764:	mov	fp, r0
   4c768:	b	4c428 <fputs@plt+0x3b314>
   4c76c:	ldr	r8, [r7, #216]	; 0xd8
   4c770:	cmp	r8, #0
   4c774:	beq	4c85c <fputs@plt+0x3b748>
   4c778:	ldrb	r3, [r7, #4]
   4c77c:	cmp	r3, #0
   4c780:	beq	4c7c8 <fputs@plt+0x3b6b4>
   4c784:	ldrb	r3, [r8, #43]	; 0x2b
   4c788:	cmp	r3, #0
   4c78c:	bne	4c7c8 <fputs@plt+0x3b6b4>
   4c790:	ldrb	r3, [r7, #18]
   4c794:	cmp	r3, #5
   4c798:	cmpne	r3, #3
   4c79c:	ble	4c99c <fputs@plt+0x3b888>
   4c7a0:	ldrb	r3, [r8, #43]	; 0x2b
   4c7a4:	cmp	r3, #0
   4c7a8:	bne	4c7bc <fputs@plt+0x3b6a8>
   4c7ac:	ldrsh	r1, [r8, #40]	; 0x28
   4c7b0:	ldr	r0, [r8, #4]
   4c7b4:	add	r1, r1, #3
   4c7b8:	bl	1ed00 <fputs@plt+0xdbec>
   4c7bc:	mov	r3, #1
   4c7c0:	strb	r3, [r8, #43]	; 0x2b
   4c7c4:	ldr	r8, [r7, #216]	; 0xd8
   4c7c8:	ldrb	r3, [r8, #46]	; 0x2e
   4c7cc:	cmp	r3, #0
   4c7d0:	bne	4c704 <fputs@plt+0x3b5f0>
   4c7d4:	ldrb	r1, [r8, #43]	; 0x2b
   4c7d8:	cmp	r1, #0
   4c7dc:	beq	4c9cc <fputs@plt+0x3b8b8>
   4c7e0:	ldr	r3, [r8, #32]
   4c7e4:	mov	r9, #1
   4c7e8:	strb	r9, [r8, #44]	; 0x2c
   4c7ec:	mov	r2, #48	; 0x30
   4c7f0:	ldr	r1, [r3]
   4c7f4:	add	r0, r8, #52	; 0x34
   4c7f8:	bl	10e44 <memcmp@plt>
   4c7fc:	cmp	r0, #0
   4c800:	beq	4c88c <fputs@plt+0x3b778>
   4c804:	ldrb	r1, [r8, #43]	; 0x2b
   4c808:	cmp	r1, #0
   4c80c:	bne	4c81c <fputs@plt+0x3b708>
   4c810:	mov	r2, r9
   4c814:	ldr	r0, [r8, #4]
   4c818:	bl	1edb0 <fputs@plt+0xdc9c>
   4c81c:	mov	r3, #0
   4c820:	strb	r3, [r8, #44]	; 0x2c
   4c824:	ldrb	r3, [r5, #20]
   4c828:	cmp	r3, #0
   4c82c:	ldrne	fp, [pc, #600]	; 4ca8c <fputs@plt+0x3b978>
   4c830:	bne	4c554 <fputs@plt+0x3b440>
   4c834:	add	r0, r5, #12
   4c838:	bl	4b904 <fputs@plt+0x3a7f0>
   4c83c:	ldr	fp, [pc, #584]	; 4ca8c <fputs@plt+0x3b978>
   4c840:	b	4c554 <fputs@plt+0x3b440>
   4c844:	mov	r3, #2
   4c848:	strb	r3, [r4, #8]
   4c84c:	ldrb	r2, [r5, #20]
   4c850:	cmp	r2, #1
   4c854:	bls	4c488 <fputs@plt+0x3b374>
   4c858:	b	4c494 <fputs@plt+0x3b380>
   4c85c:	ldrb	r3, [r7, #18]
   4c860:	cmp	r3, #5
   4c864:	cmpne	r3, #1
   4c868:	ble	4c9e4 <fputs@plt+0x3b8d0>
   4c86c:	cmp	r6, #1
   4c870:	ble	4c88c <fputs@plt+0x3b778>
   4c874:	mov	r1, #4
   4c878:	mov	r0, r7
   4c87c:	bl	1e7f0 <fputs@plt+0xd6dc>
   4c880:	mov	fp, r0
   4c884:	cmp	fp, #0
   4c888:	bne	4c53c <fputs@plt+0x3b428>
   4c88c:	ldr	r3, [r7, #28]
   4c890:	mov	r0, #0
   4c894:	mov	r1, #0
   4c898:	str	r3, [r7, #40]	; 0x28
   4c89c:	str	r3, [r7, #36]	; 0x24
   4c8a0:	str	r3, [r7, #32]
   4c8a4:	mov	r3, #2
   4c8a8:	strd	r0, [r7, #80]	; 0x50
   4c8ac:	strb	r3, [r7, #17]
   4c8b0:	b	4c750 <fputs@plt+0x3b63c>
   4c8b4:	mov	r3, #26
   4c8b8:	ldr	r0, [r9, #72]	; 0x48
   4c8bc:	str	r3, [sp, #8]
   4c8c0:	bl	4a50c <fputs@plt+0x393f8>
   4c8c4:	ldr	r3, [sp, #8]
   4c8c8:	mov	r2, #0
   4c8cc:	str	r2, [r5, #12]
   4c8d0:	b	4c6dc <fputs@plt+0x3b5c8>
   4c8d4:	ldr	r3, [r5, #4]
   4c8d8:	ldrh	r3, [r3, #26]
   4c8dc:	eor	r3, r3, #1
   4c8e0:	cmp	fp, r8
   4c8e4:	movge	fp, #0
   4c8e8:	andlt	fp, r3, #1
   4c8ec:	cmp	fp, #0
   4c8f0:	bne	4ca68 <fputs@plt+0x3b954>
   4c8f4:	ldr	r3, [pc, #404]	; 4ca90 <fputs@plt+0x3b97c>
   4c8f8:	cmp	r2, r3
   4c8fc:	bls	4c9b8 <fputs@plt+0x3b8a4>
   4c900:	str	r2, [r5, #36]	; 0x24
   4c904:	ldr	r2, [r7, #52]	; 0x34
   4c908:	ldr	r3, [sp, #16]
   4c90c:	adds	r2, r2, #0
   4c910:	movne	r2, #1
   4c914:	strb	r2, [r5, #17]
   4c918:	ldr	r2, [r7, #64]	; 0x40
   4c91c:	adds	r2, r2, #0
   4c920:	movne	r2, #1
   4c924:	strb	r2, [r5, #18]
   4c928:	ldr	r9, [r5, #36]	; 0x24
   4c92c:	mov	r1, #255	; 0xff
   4c930:	add	r0, r9, #67108864	; 0x4000000
   4c934:	sub	r0, r0, #12
   4c938:	str	r3, [sp, #8]
   4c93c:	lsl	r0, r0, #6
   4c940:	bl	8e30c <fputs@plt+0x7d1f8>
   4c944:	add	r2, r9, #134217728	; 0x8000000
   4c948:	sub	r2, r2, #12
   4c94c:	mov	r1, #255	; 0xff
   4c950:	sub	r9, r9, #35	; 0x23
   4c954:	sub	r7, r0, #23
   4c958:	lsl	r0, r2, #5
   4c95c:	uxth	r7, r7
   4c960:	strh	r7, [r5, #24]
   4c964:	bl	8e30c <fputs@plt+0x7d1f8>
   4c968:	cmp	r7, #127	; 0x7f
   4c96c:	ldr	r3, [sp, #8]
   4c970:	strh	r9, [r5, #28]
   4c974:	strbls	r7, [r5, #21]
   4c978:	str	r3, [r5, #12]
   4c97c:	str	r8, [r5, #44]	; 0x2c
   4c980:	sub	r2, r0, #23
   4c984:	uxth	r2, r2
   4c988:	strh	r2, [r5, #26]
   4c98c:	strh	r2, [r5, #30]
   4c990:	movhi	r2, #127	; 0x7f
   4c994:	strbhi	r2, [r5, #21]
   4c998:	b	4c6e4 <fputs@plt+0x3b5d0>
   4c99c:	mov	r1, #4
   4c9a0:	mov	r0, r7
   4c9a4:	bl	1e788 <fputs@plt+0xd674>
   4c9a8:	subs	fp, r0, #0
   4c9ac:	bne	4c53c <fputs@plt+0x3b428>
   4c9b0:	ldr	r8, [r7, #216]	; 0xd8
   4c9b4:	b	4c7a0 <fputs@plt+0x3b68c>
   4c9b8:	ldr	r9, [sp, #16]
   4c9bc:	mov	r3, #26
   4c9c0:	cmp	r9, #0
   4c9c4:	beq	4c8c8 <fputs@plt+0x3b7b4>
   4c9c8:	b	4c8b8 <fputs@plt+0x3b7a4>
   4c9cc:	mov	r2, #1
   4c9d0:	ldr	r0, [r8, #4]
   4c9d4:	bl	1ed20 <fputs@plt+0xdc0c>
   4c9d8:	subs	fp, r0, #0
   4c9dc:	beq	4c7e0 <fputs@plt+0x3b6cc>
   4c9e0:	b	4c53c <fputs@plt+0x3b428>
   4c9e4:	mov	r1, #2
   4c9e8:	mov	r0, r7
   4c9ec:	bl	1e788 <fputs@plt+0xd674>
   4c9f0:	cmp	r6, #1
   4c9f4:	movle	r3, #0
   4c9f8:	movgt	r3, #1
   4c9fc:	cmp	r0, #0
   4ca00:	movne	r3, #0
   4ca04:	cmp	r3, #0
   4ca08:	mov	fp, r0
   4ca0c:	beq	4c884 <fputs@plt+0x3b770>
   4ca10:	b	4c874 <fputs@plt+0x3b760>
   4ca14:	ldrh	r3, [r5, #22]
   4ca18:	ands	r3, r3, #16
   4ca1c:	bne	4c620 <fputs@plt+0x3b50c>
   4ca20:	ldr	r0, [sp, #8]
   4ca24:	mov	r1, sl
   4ca28:	str	r3, [sp, #20]
   4ca2c:	bl	11268 <fputs@plt+0x154>
   4ca30:	subs	r3, r0, #0
   4ca34:	bne	4ca74 <fputs@plt+0x3b960>
   4ca38:	ldr	r3, [sp, #20]
   4ca3c:	cmp	r3, #0
   4ca40:	bne	4c620 <fputs@plt+0x3b50c>
   4ca44:	ldr	r3, [sp, #16]
   4ca48:	cmp	r3, #0
   4ca4c:	beq	4c6e4 <fputs@plt+0x3b5d0>
   4ca50:	ldr	r0, [r3, #72]	; 0x48
   4ca54:	bl	4a50c <fputs@plt+0x393f8>
   4ca58:	b	4c6e4 <fputs@plt+0x3b5d0>
   4ca5c:	add	r0, r5, #12
   4ca60:	bl	4b904 <fputs@plt+0x3a7f0>
   4ca64:	b	4c54c <fputs@plt+0x3b438>
   4ca68:	ldr	r0, [pc, #36]	; 4ca94 <fputs@plt+0x3b980>
   4ca6c:	bl	35a00 <fputs@plt+0x248ec>
   4ca70:	mov	r3, r0
   4ca74:	ldr	r9, [sp, #16]
   4ca78:	b	4c9c0 <fputs@plt+0x3b8ac>
   4ca7c:	andeq	r0, r0, r6, lsl #2
   4ca80:	andeq	r8, r4, r8, lsl #24
   4ca84:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   4ca88:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4ca8c:	andeq	r0, r0, r5, lsl #4
   4ca90:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4ca94:	andeq	lr, r0, r1, ror r5
   4ca98:	push	{r4, r5, r6, r7, r8, lr}
   4ca9c:	mov	r5, r1
   4caa0:	ldm	r0, {r1, r4}
   4caa4:	mov	r6, r2
   4caa8:	ldr	r3, [r4, #12]
   4caac:	str	r1, [r4, #4]
   4cab0:	ldr	r0, [r3, #72]	; 0x48
   4cab4:	ldr	r7, [r3, #56]	; 0x38
   4cab8:	bl	47600 <fputs@plt+0x364ec>
   4cabc:	cmp	r0, #0
   4cac0:	popne	{r4, r5, r6, r7, r8, pc}
   4cac4:	add	r3, r5, #9
   4cac8:	cmp	r5, #7
   4cacc:	rev	r2, r6
   4cad0:	str	r2, [r7, r3, lsl #2]
   4cad4:	strbeq	r6, [r4, #18]
   4cad8:	pop	{r4, r5, r6, r7, r8, pc}
   4cadc:	push	{r4, r5, r6, r7, r8, lr}
   4cae0:	cmp	r1, #1
   4cae4:	ldr	r4, [r0, #4]
   4cae8:	mov	r5, r1
   4caec:	mov	r1, #0
   4caf0:	ldrh	r3, [r4, #22]
   4caf4:	mov	r6, r0
   4caf8:	bic	r3, r3, #16
   4cafc:	uxth	r3, r3
   4cb00:	orreq	r3, r3, #16
   4cb04:	strh	r3, [r4, #22]
   4cb08:	bl	4c2d4 <fputs@plt+0x3b1c0>
   4cb0c:	cmp	r0, #0
   4cb10:	bne	4cb40 <fputs@plt+0x3ba2c>
   4cb14:	ldr	r3, [r4, #12]
   4cb18:	uxtb	r5, r5
   4cb1c:	ldr	r7, [r3, #56]	; 0x38
   4cb20:	ldrb	r3, [r7, #18]
   4cb24:	cmp	r3, r5
   4cb28:	beq	4cb50 <fputs@plt+0x3ba3c>
   4cb2c:	mov	r0, r6
   4cb30:	mov	r1, #2
   4cb34:	bl	4c2d4 <fputs@plt+0x3b1c0>
   4cb38:	cmp	r0, #0
   4cb3c:	beq	4cb60 <fputs@plt+0x3ba4c>
   4cb40:	ldrh	r3, [r4, #22]
   4cb44:	bic	r3, r3, #16
   4cb48:	strh	r3, [r4, #22]
   4cb4c:	pop	{r4, r5, r6, r7, r8, pc}
   4cb50:	ldrb	r3, [r7, #19]
   4cb54:	cmp	r3, r5
   4cb58:	bne	4cb2c <fputs@plt+0x3ba18>
   4cb5c:	b	4cb40 <fputs@plt+0x3ba2c>
   4cb60:	ldr	r3, [r4, #12]
   4cb64:	ldr	r0, [r3, #72]	; 0x48
   4cb68:	bl	47600 <fputs@plt+0x364ec>
   4cb6c:	cmp	r0, #0
   4cb70:	strbeq	r5, [r7, #18]
   4cb74:	strbeq	r5, [r7, #19]
   4cb78:	b	4cb40 <fputs@plt+0x3ba2c>
   4cb7c:	ldr	ip, [r0, #12]
   4cb80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cb84:	sub	sp, sp, #44	; 0x2c
   4cb88:	mov	r9, r3
   4cb8c:	str	r1, [sp, #8]
   4cb90:	ldr	r1, [ip, #56]	; 0x38
   4cb94:	ldr	lr, [r0, #44]	; 0x2c
   4cb98:	mov	sl, #0
   4cb9c:	ldr	r3, [r1, #36]	; 0x24
   4cba0:	str	ip, [sp, #16]
   4cba4:	rev	r3, r3
   4cba8:	str	r3, [sp]
   4cbac:	cmp	r3, lr
   4cbb0:	ldrb	r3, [sp, #80]	; 0x50
   4cbb4:	str	lr, [sp, #20]
   4cbb8:	str	r2, [sp, #12]
   4cbbc:	str	sl, [sp, #32]
   4cbc0:	str	r3, [sp, #4]
   4cbc4:	bcs	4d1a4 <fputs@plt+0x3c090>
   4cbc8:	ldr	r3, [sp]
   4cbcc:	mov	fp, r0
   4cbd0:	cmp	r3, #0
   4cbd4:	beq	4d074 <fputs@plt+0x3bf60>
   4cbd8:	ldr	r3, [sp, #4]
   4cbdc:	cmp	r3, #1
   4cbe0:	beq	4d1bc <fputs@plt+0x3c0a8>
   4cbe4:	ldr	r3, [sp, #4]
   4cbe8:	sub	sl, r3, #2
   4cbec:	clz	sl, sl
   4cbf0:	lsr	sl, sl, #5
   4cbf4:	ldr	r4, [sp, #16]
   4cbf8:	ldr	r0, [r4, #72]	; 0x48
   4cbfc:	bl	47600 <fputs@plt+0x364ec>
   4cc00:	subs	r8, r0, #0
   4cc04:	bne	4cd78 <fputs@plt+0x3bc64>
   4cc08:	add	r1, sp, #40	; 0x28
   4cc0c:	ldr	r3, [sp]
   4cc10:	ldr	r2, [r4, #56]	; 0x38
   4cc14:	mov	r6, r8
   4cc18:	ldr	r8, [sp, #20]
   4cc1c:	sub	r3, r3, #1
   4cc20:	ldr	r7, [r1, #-8]!
   4cc24:	rev	r3, r3
   4cc28:	str	r3, [r2, #36]	; 0x24
   4cc2c:	str	r1, [sp, #24]
   4cc30:	cmp	r7, #0
   4cc34:	ldreq	r3, [sp, #16]
   4cc38:	ldrne	r3, [r7, #56]	; 0x38
   4cc3c:	ldreq	r3, [r3, #56]	; 0x38
   4cc40:	ldrne	r5, [r3]
   4cc44:	ldreq	r5, [r3, #32]
   4cc48:	rev	r5, r5
   4cc4c:	cmp	r5, r8
   4cc50:	bhi	4cc64 <fputs@plt+0x3bb50>
   4cc54:	ldr	r3, [sp]
   4cc58:	cmp	r6, r3
   4cc5c:	add	r6, r6, #1
   4cc60:	bls	4ce48 <fputs@plt+0x3bd34>
   4cc64:	ldr	r0, [pc, #1836]	; 4d398 <fputs@plt+0x3c284>
   4cc68:	bl	35a00 <fputs@plt+0x248ec>
   4cc6c:	mov	r3, r0
   4cc70:	cmp	r3, #0
   4cc74:	bne	4d264 <fputs@plt+0x3c150>
   4cc78:	ldr	r1, [sp, #32]
   4cc7c:	eor	ip, sl, #1
   4cc80:	ldr	r2, [r1, #56]	; 0x38
   4cc84:	ldr	r4, [r2, #4]
   4cc88:	rev	r4, r4
   4cc8c:	cmp	r4, #0
   4cc90:	movne	r0, #0
   4cc94:	andeq	r0, ip, #1
   4cc98:	cmp	r0, #0
   4cc9c:	bne	4cdf0 <fputs@plt+0x3bcdc>
   4cca0:	ldr	r0, [fp, #36]	; 0x24
   4cca4:	lsr	r0, r0, #2
   4cca8:	sub	r0, r0, #2
   4ccac:	cmp	r4, r0
   4ccb0:	bhi	4d1f4 <fputs@plt+0x3c0e0>
   4ccb4:	cmp	sl, #0
   4ccb8:	beq	4cd84 <fputs@plt+0x3bc70>
   4ccbc:	cmp	r5, r9
   4ccc0:	beq	4cce4 <fputs@plt+0x3bbd0>
   4ccc4:	ldr	lr, [sp, #4]
   4ccc8:	movcc	r0, #1
   4cccc:	movcs	r0, #0
   4ccd0:	cmp	lr, #2
   4ccd4:	movne	r0, #0
   4ccd8:	andeq	r0, r0, #1
   4ccdc:	cmp	r0, #0
   4cce0:	beq	4cd84 <fputs@plt+0x3bc70>
   4cce4:	ldr	r3, [sp, #12]
   4cce8:	ldr	r0, [r1, #72]	; 0x48
   4ccec:	str	r5, [r3]
   4ccf0:	ldr	r3, [sp, #8]
   4ccf4:	str	r1, [r3]
   4ccf8:	bl	47600 <fputs@plt+0x364ec>
   4ccfc:	subs	r8, r0, #0
   4cd00:	bne	4d200 <fputs@plt+0x3c0ec>
   4cd04:	cmp	r4, #0
   4cd08:	bne	4cfb4 <fputs@plt+0x3bea0>
   4cd0c:	cmp	r7, #0
   4cd10:	beq	4d2ac <fputs@plt+0x3c198>
   4cd14:	ldr	r0, [r7, #72]	; 0x48
   4cd18:	bl	47600 <fputs@plt+0x364ec>
   4cd1c:	cmp	r0, #0
   4cd20:	bne	4d298 <fputs@plt+0x3c184>
   4cd24:	ldr	r2, [sp, #32]
   4cd28:	ldr	r3, [r7, #56]	; 0x38
   4cd2c:	ldr	r2, [r2, #56]	; 0x38
   4cd30:	ldr	r2, [r2]
   4cd34:	str	r2, [r3]
   4cd38:	mov	r3, #0
   4cd3c:	str	r3, [sp, #32]
   4cd40:	cmp	r7, #0
   4cd44:	beq	4cd50 <fputs@plt+0x3bc3c>
   4cd48:	ldr	r0, [r7, #72]	; 0x48
   4cd4c:	bl	4a50c <fputs@plt+0x393f8>
   4cd50:	ldr	r1, [sp, #32]
   4cd54:	cmp	r1, #0
   4cd58:	movne	r7, #0
   4cd5c:	beq	4cd78 <fputs@plt+0x3bc64>
   4cd60:	ldr	r0, [r1, #72]	; 0x48
   4cd64:	bl	4a50c <fputs@plt+0x393f8>
   4cd68:	cmp	r7, #0
   4cd6c:	beq	4cd78 <fputs@plt+0x3bc64>
   4cd70:	ldr	r0, [r7, #72]	; 0x48
   4cd74:	bl	4a50c <fputs@plt+0x393f8>
   4cd78:	mov	r0, r8
   4cd7c:	add	sp, sp, #44	; 0x2c
   4cd80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cd84:	cmp	r4, #0
   4cd88:	beq	4ce30 <fputs@plt+0x3bd1c>
   4cd8c:	cmp	r9, #0
   4cd90:	bne	4cf28 <fputs@plt+0x3be14>
   4cd94:	ldr	r3, [r2, #8]
   4cd98:	add	sl, r2, #8
   4cd9c:	rev	r3, r3
   4cda0:	mov	r5, r9
   4cda4:	cmp	r8, r3
   4cda8:	bcc	4d2e8 <fputs@plt+0x3c1d4>
   4cdac:	cmp	r9, r3
   4cdb0:	orreq	ip, ip, #1
   4cdb4:	cmp	ip, #0
   4cdb8:	bne	4ce64 <fputs@plt+0x3bd50>
   4cdbc:	ldr	ip, [sp, #4]
   4cdc0:	cmp	r9, r3
   4cdc4:	movls	r0, #0
   4cdc8:	movhi	r0, #1
   4cdcc:	cmp	ip, #2
   4cdd0:	movne	r0, #0
   4cdd4:	cmp	r0, #0
   4cdd8:	bne	4ce64 <fputs@plt+0x3bd50>
   4cddc:	cmp	r7, #0
   4cde0:	bne	4d388 <fputs@plt+0x3c274>
   4cde4:	mov	r7, r1
   4cde8:	mov	sl, #1
   4cdec:	b	4cc30 <fputs@plt+0x3bb1c>
   4cdf0:	ldr	r0, [r1, #72]	; 0x48
   4cdf4:	bl	47600 <fputs@plt+0x364ec>
   4cdf8:	subs	r8, r0, #0
   4cdfc:	bne	4d200 <fputs@plt+0x3c0ec>
   4ce00:	ldr	r1, [sp, #32]
   4ce04:	ldr	r2, [sp, #12]
   4ce08:	ldr	r3, [sp, #16]
   4ce0c:	ldr	r3, [r3, #56]	; 0x38
   4ce10:	str	r5, [r2]
   4ce14:	ldr	r2, [r1, #56]	; 0x38
   4ce18:	ldr	r2, [r2]
   4ce1c:	str	r8, [sp, #32]
   4ce20:	str	r2, [r3, #32]
   4ce24:	ldr	r3, [sp, #8]
   4ce28:	str	r1, [r3]
   4ce2c:	b	4cd40 <fputs@plt+0x3bc2c>
   4ce30:	cmp	r7, #0
   4ce34:	bne	4d18c <fputs@plt+0x3c078>
   4ce38:	cmp	sl, #0
   4ce3c:	bne	4cde4 <fputs@plt+0x3bcd0>
   4ce40:	mov	r8, r3
   4ce44:	b	4cd54 <fputs@plt+0x3bc40>
   4ce48:	mov	r3, #0
   4ce4c:	ldr	r2, [sp, #24]
   4ce50:	mov	r1, r5
   4ce54:	mov	r0, fp
   4ce58:	bl	4aecc <fputs@plt+0x39db8>
   4ce5c:	mov	r3, r0
   4ce60:	b	4cc70 <fputs@plt+0x3bb5c>
   4ce64:	str	r2, [sp]
   4ce68:	ldr	r2, [sp, #12]
   4ce6c:	ldr	r0, [r1, #72]	; 0x48
   4ce70:	str	r3, [r2]
   4ce74:	bl	47600 <fputs@plt+0x364ec>
   4ce78:	subs	r8, r0, #0
   4ce7c:	bne	4d200 <fputs@plt+0x3c0ec>
   4ce80:	sub	r3, r4, #1
   4ce84:	cmp	r5, r3
   4ce88:	ldr	r2, [sp]
   4ce8c:	addcc	r4, r4, #1
   4ce90:	rev	r3, r3
   4ce94:	ldrcc	r1, [r2, r4, lsl #2]
   4ce98:	strcc	r1, [sl]
   4ce9c:	str	r3, [r2, #4]
   4cea0:	ldr	r0, [fp, #60]	; 0x3c
   4cea4:	ldr	r3, [sp, #12]
   4cea8:	cmp	r0, #0
   4ceac:	ldr	r4, [r3]
   4ceb0:	beq	4d290 <fputs@plt+0x3c17c>
   4ceb4:	ldr	r3, [r0]
   4ceb8:	cmp	r4, r3
   4cebc:	bhi	4ced0 <fputs@plt+0x3bdbc>
   4cec0:	mov	r1, r4
   4cec4:	bl	17798 <fputs@plt+0x6684>
   4cec8:	clz	r8, r0
   4cecc:	lsr	r8, r8, #5
   4ced0:	mov	r1, r4
   4ced4:	ldr	r4, [sp, #8]
   4ced8:	mov	r3, r8
   4cedc:	mov	r0, fp
   4cee0:	mov	r2, r4
   4cee4:	bl	4aecc <fputs@plt+0x39db8>
   4cee8:	subs	r8, r0, #0
   4ceec:	bne	4cd40 <fputs@plt+0x3bc2c>
   4cef0:	ldr	r3, [r4]
   4cef4:	ldr	r0, [r3, #72]	; 0x48
   4cef8:	bl	47600 <fputs@plt+0x364ec>
   4cefc:	subs	r8, r0, #0
   4cf00:	beq	4cd40 <fputs@plt+0x3bc2c>
   4cf04:	ldr	r3, [r4]
   4cf08:	cmp	r3, #0
   4cf0c:	beq	4cf18 <fputs@plt+0x3be04>
   4cf10:	ldr	r0, [r3, #72]	; 0x48
   4cf14:	bl	4a50c <fputs@plt+0x393f8>
   4cf18:	ldr	r2, [sp, #8]
   4cf1c:	mov	r3, #0
   4cf20:	str	r3, [r2]
   4cf24:	b	4cd40 <fputs@plt+0x3bc2c>
   4cf28:	ldr	r3, [sp, #4]
   4cf2c:	cmp	r3, #2
   4cf30:	beq	4d210 <fputs@plt+0x3c0fc>
   4cf34:	ldr	r3, [r2, #8]
   4cf38:	rev	lr, r3
   4cf3c:	subs	lr, lr, r9
   4cf40:	bmi	4d254 <fputs@plt+0x3c140>
   4cf44:	cmp	r4, #1
   4cf48:	addne	sl, r2, #12
   4cf4c:	movne	r0, #1
   4cf50:	movne	r5, #0
   4cf54:	bne	4cf74 <fputs@plt+0x3be60>
   4cf58:	b	4d2d8 <fputs@plt+0x3c1c4>
   4cf5c:	cmp	r3, lr
   4cf60:	movlt	r5, r0
   4cf64:	add	r0, r0, #1
   4cf68:	movlt	lr, r3
   4cf6c:	cmp	r4, r0
   4cf70:	beq	4cfa0 <fputs@plt+0x3be8c>
   4cf74:	ldr	r3, [sl]
   4cf78:	add	sl, sl, #4
   4cf7c:	rev	r3, r3
   4cf80:	subs	r3, r3, r9
   4cf84:	bpl	4cf5c <fputs@plt+0x3be48>
   4cf88:	cmp	r3, #-2147483648	; 0x80000000
   4cf8c:	rsb	r3, r3, #0
   4cf90:	bne	4cf5c <fputs@plt+0x3be48>
   4cf94:	add	r0, r0, #1
   4cf98:	cmp	r4, r0
   4cf9c:	bne	4cf74 <fputs@plt+0x3be60>
   4cfa0:	add	sl, r5, #2
   4cfa4:	add	sl, r2, sl, lsl #2
   4cfa8:	ldr	r3, [sl]
   4cfac:	rev	r3, r3
   4cfb0:	b	4cda4 <fputs@plt+0x3bc90>
   4cfb4:	ldr	r3, [sp, #32]
   4cfb8:	ldr	r3, [r3, #56]	; 0x38
   4cfbc:	ldr	r6, [r3, #8]
   4cfc0:	ldr	r3, [sp, #20]
   4cfc4:	rev	r1, r6
   4cfc8:	cmp	r1, r3
   4cfcc:	bhi	4d378 <fputs@plt+0x3c264>
   4cfd0:	mov	r0, fp
   4cfd4:	mov	r3, r8
   4cfd8:	add	r2, sp, #36	; 0x24
   4cfdc:	bl	4aecc <fputs@plt+0x39db8>
   4cfe0:	subs	r5, r0, #0
   4cfe4:	bne	4d288 <fputs@plt+0x3c174>
   4cfe8:	ldr	r3, [sp, #36]	; 0x24
   4cfec:	ldr	r0, [r3, #72]	; 0x48
   4cff0:	bl	47600 <fputs@plt+0x364ec>
   4cff4:	subs	r5, r0, #0
   4cff8:	bne	4d274 <fputs@plt+0x3c160>
   4cffc:	ldr	r2, [sp, #32]
   4d000:	ldr	r1, [sp, #36]	; 0x24
   4d004:	sub	r3, r4, #1
   4d008:	ldr	r2, [r2, #56]	; 0x38
   4d00c:	ldr	r1, [r1, #56]	; 0x38
   4d010:	rev	r3, r3
   4d014:	ldr	r0, [r2]
   4d018:	sub	r2, r4, #-1073741823	; 0xc0000001
   4d01c:	str	r0, [r1]
   4d020:	ldr	r5, [sp, #36]	; 0x24
   4d024:	ldr	r1, [sp, #32]
   4d028:	lsl	r2, r2, #2
   4d02c:	ldr	r0, [r5, #56]	; 0x38
   4d030:	str	r3, [r0, #4]
   4d034:	ldr	r0, [r5, #56]	; 0x38
   4d038:	ldr	r1, [r1, #56]	; 0x38
   4d03c:	add	r0, r0, #8
   4d040:	add	r1, r1, #12
   4d044:	bl	10f7c <memcpy@plt>
   4d048:	ldr	r0, [r5, #72]	; 0x48
   4d04c:	bl	4a50c <fputs@plt+0x393f8>
   4d050:	cmp	r7, #0
   4d054:	beq	4d2c8 <fputs@plt+0x3c1b4>
   4d058:	ldr	r0, [r7, #72]	; 0x48
   4d05c:	bl	47600 <fputs@plt+0x364ec>
   4d060:	subs	r5, r0, #0
   4d064:	bne	4d288 <fputs@plt+0x3c174>
   4d068:	ldr	r3, [r7, #56]	; 0x38
   4d06c:	str	r6, [r3]
   4d070:	b	4cd38 <fputs@plt+0x3bc24>
   4d074:	ldr	r3, [sp, #16]
   4d078:	ldrb	r5, [fp, #19]
   4d07c:	ldr	r0, [r3, #72]	; 0x48
   4d080:	bl	47600 <fputs@plt+0x364ec>
   4d084:	subs	r8, r0, #0
   4d088:	bne	4cd78 <fputs@plt+0x3bc64>
   4d08c:	ldr	r3, [pc, #776]	; 4d39c <fputs@plt+0x3c288>
   4d090:	ldr	r6, [fp, #44]	; 0x2c
   4d094:	add	r3, pc, r3
   4d098:	add	r4, r6, #1
   4d09c:	str	r4, [fp, #44]	; 0x2c
   4d0a0:	ldr	r0, [r3, #272]	; 0x110
   4d0a4:	ldr	r1, [fp, #32]
   4d0a8:	bl	8e30c <fputs@plt+0x7d1f8>
   4d0ac:	ldrb	r3, [fp, #17]
   4d0b0:	clz	r5, r5
   4d0b4:	lsr	r5, r5, #5
   4d0b8:	add	r7, r0, #1
   4d0bc:	cmp	r4, r7
   4d0c0:	addeq	r4, r6, #2
   4d0c4:	streq	r4, [fp, #44]	; 0x2c
   4d0c8:	cmp	r3, #0
   4d0cc:	beq	4d114 <fputs@plt+0x3c000>
   4d0d0:	cmp	r4, #1
   4d0d4:	movls	r1, #0
   4d0d8:	bls	4d10c <fputs@plt+0x3bff8>
   4d0dc:	ldr	r3, [pc, #700]	; 4d3a0 <fputs@plt+0x3c28c>
   4d0e0:	ldr	r6, [fp, #36]	; 0x24
   4d0e4:	sub	r0, r4, #2
   4d0e8:	umull	r3, r6, r3, r6
   4d0ec:	lsr	r6, r6, #2
   4d0f0:	add	r6, r6, #1
   4d0f4:	mov	r1, r6
   4d0f8:	bl	8e30c <fputs@plt+0x7d1f8>
   4d0fc:	mul	r0, r6, r0
   4d100:	add	r1, r0, #2
   4d104:	cmp	r7, r1
   4d108:	addeq	r1, r0, #3
   4d10c:	cmp	r1, r4
   4d110:	beq	4d2f8 <fputs@plt+0x3c1e4>
   4d114:	ldr	r2, [fp, #12]
   4d118:	rev	r4, r4
   4d11c:	ldr	ip, [sp, #12]
   4d120:	ldr	r1, [r2, #56]	; 0x38
   4d124:	mov	r3, r5
   4d128:	mov	r0, fp
   4d12c:	str	r4, [r1, #28]
   4d130:	ldr	r1, [fp, #44]	; 0x2c
   4d134:	ldr	r2, [sp, #8]
   4d138:	str	r1, [ip]
   4d13c:	bl	4aecc <fputs@plt+0x39db8>
   4d140:	subs	r8, r0, #0
   4d144:	bne	4cd78 <fputs@plt+0x3bc64>
   4d148:	ldr	r3, [sp, #8]
   4d14c:	ldr	r3, [r3]
   4d150:	ldr	r0, [r3, #72]	; 0x48
   4d154:	bl	47600 <fputs@plt+0x364ec>
   4d158:	subs	r8, r0, #0
   4d15c:	beq	4cd50 <fputs@plt+0x3bc3c>
   4d160:	ldr	r3, [sp, #8]
   4d164:	ldr	r3, [r3]
   4d168:	cmp	r3, #0
   4d16c:	beq	4d178 <fputs@plt+0x3c064>
   4d170:	ldr	r0, [r3, #72]	; 0x48
   4d174:	bl	4a50c <fputs@plt+0x393f8>
   4d178:	ldr	r2, [sp, #8]
   4d17c:	mov	r3, #0
   4d180:	ldr	r1, [sp, #32]
   4d184:	str	r3, [r2]
   4d188:	b	4cd54 <fputs@plt+0x3bc40>
   4d18c:	ldr	r0, [r7, #72]	; 0x48
   4d190:	str	r3, [sp, #28]
   4d194:	bl	4a50c <fputs@plt+0x393f8>
   4d198:	ldr	r1, [sp, #32]
   4d19c:	ldr	r3, [sp, #28]
   4d1a0:	b	4ce38 <fputs@plt+0x3bd24>
   4d1a4:	ldr	r0, [pc, #504]	; 4d3a4 <fputs@plt+0x3c290>
   4d1a8:	bl	35a00 <fputs@plt+0x248ec>
   4d1ac:	mov	r8, r0
   4d1b0:	mov	r0, r8
   4d1b4:	add	sp, sp, #44	; 0x2c
   4d1b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d1bc:	ldr	r3, [sp, #20]
   4d1c0:	cmp	r9, r3
   4d1c4:	bhi	4cbf4 <fputs@plt+0x3bae0>
   4d1c8:	mov	r3, sl
   4d1cc:	add	r2, sp, #36	; 0x24
   4d1d0:	mov	r1, r9
   4d1d4:	bl	4a870 <fputs@plt+0x3975c>
   4d1d8:	subs	r8, r0, #0
   4d1dc:	bne	4cd78 <fputs@plt+0x3bc64>
   4d1e0:	ldrb	sl, [sp, #36]	; 0x24
   4d1e4:	sub	sl, sl, #2
   4d1e8:	clz	sl, sl
   4d1ec:	lsr	sl, sl, #5
   4d1f0:	b	4cbf4 <fputs@plt+0x3bae0>
   4d1f4:	ldr	r0, [pc, #428]	; 4d3a8 <fputs@plt+0x3c294>
   4d1f8:	bl	35a00 <fputs@plt+0x248ec>
   4d1fc:	mov	r8, r0
   4d200:	ldr	r1, [sp, #32]
   4d204:	cmp	r1, #0
   4d208:	bne	4cd60 <fputs@plt+0x3bc4c>
   4d20c:	b	4cd68 <fputs@plt+0x3bc54>
   4d210:	add	lr, r2, #8
   4d214:	mov	r0, lr
   4d218:	mov	r5, #0
   4d21c:	mov	sl, r0
   4d220:	add	r0, r0, #4
   4d224:	ldr	r3, [sl]
   4d228:	rev	r3, r3
   4d22c:	cmp	r9, r3
   4d230:	bcs	4cda4 <fputs@plt+0x3bc90>
   4d234:	add	r5, r5, #1
   4d238:	cmp	r4, r5
   4d23c:	bne	4d21c <fputs@plt+0x3c108>
   4d240:	ldr	r3, [r2, #8]
   4d244:	mov	sl, lr
   4d248:	rev	r3, r3
   4d24c:	mov	r5, #0
   4d250:	b	4cda4 <fputs@plt+0x3bc90>
   4d254:	cmp	lr, #-2147483648	; 0x80000000
   4d258:	rsbne	lr, lr, #0
   4d25c:	mvneq	lr, #-2147483648	; 0x80000000
   4d260:	b	4cf44 <fputs@plt+0x3be30>
   4d264:	mov	r8, r3
   4d268:	mov	r3, #0
   4d26c:	str	r3, [sp, #32]
   4d270:	b	4cd68 <fputs@plt+0x3bc54>
   4d274:	ldr	r3, [sp, #36]	; 0x24
   4d278:	cmp	r3, #0
   4d27c:	beq	4d288 <fputs@plt+0x3c174>
   4d280:	ldr	r0, [r3, #72]	; 0x48
   4d284:	bl	4a50c <fputs@plt+0x393f8>
   4d288:	mov	r8, r5
   4d28c:	b	4d200 <fputs@plt+0x3c0ec>
   4d290:	mov	r8, #1
   4d294:	b	4ced0 <fputs@plt+0x3bdbc>
   4d298:	ldr	r1, [sp, #32]
   4d29c:	mov	r8, r0
   4d2a0:	cmp	r1, #0
   4d2a4:	beq	4cd70 <fputs@plt+0x3bc5c>
   4d2a8:	b	4cd60 <fputs@plt+0x3bc4c>
   4d2ac:	ldr	r2, [sp, #32]
   4d2b0:	ldr	r3, [sp, #16]
   4d2b4:	ldr	r2, [r2, #56]	; 0x38
   4d2b8:	ldr	r3, [r3, #56]	; 0x38
   4d2bc:	ldr	r2, [r2]
   4d2c0:	str	r2, [r3, #32]
   4d2c4:	b	4cd38 <fputs@plt+0x3bc24>
   4d2c8:	ldr	r3, [sp, #16]
   4d2cc:	ldr	r3, [r3, #56]	; 0x38
   4d2d0:	str	r6, [r3, #32]
   4d2d4:	b	4cd38 <fputs@plt+0x3bc24>
   4d2d8:	rev	r3, r3
   4d2dc:	add	sl, r2, #8
   4d2e0:	mov	r5, #0
   4d2e4:	b	4cda4 <fputs@plt+0x3bc90>
   4d2e8:	ldr	r0, [pc, #188]	; 4d3ac <fputs@plt+0x3c298>
   4d2ec:	bl	35a00 <fputs@plt+0x248ec>
   4d2f0:	mov	r8, r0
   4d2f4:	b	4d200 <fputs@plt+0x3c0ec>
   4d2f8:	add	r2, sp, #40	; 0x28
   4d2fc:	mov	r3, #0
   4d300:	str	r3, [r2, #-4]!
   4d304:	mov	r0, fp
   4d308:	mov	r3, r5
   4d30c:	bl	4aecc <fputs@plt+0x39db8>
   4d310:	subs	r8, r0, #0
   4d314:	bne	4cd78 <fputs@plt+0x3bc64>
   4d318:	ldr	r3, [sp, #36]	; 0x24
   4d31c:	ldr	r0, [r3, #72]	; 0x48
   4d320:	bl	47600 <fputs@plt+0x364ec>
   4d324:	ldr	r3, [sp, #36]	; 0x24
   4d328:	cmp	r3, #0
   4d32c:	mov	r8, r0
   4d330:	beq	4d33c <fputs@plt+0x3c228>
   4d334:	ldr	r0, [r3, #72]	; 0x48
   4d338:	bl	4a50c <fputs@plt+0x393f8>
   4d33c:	cmp	r8, #0
   4d340:	bne	4cd78 <fputs@plt+0x3bc64>
   4d344:	ldr	r3, [pc, #100]	; 4d3b0 <fputs@plt+0x3c29c>
   4d348:	ldr	r6, [fp, #44]	; 0x2c
   4d34c:	add	r3, pc, r3
   4d350:	add	r4, r6, #1
   4d354:	str	r4, [fp, #44]	; 0x2c
   4d358:	ldr	r0, [r3, #272]	; 0x110
   4d35c:	ldr	r1, [fp, #32]
   4d360:	bl	8e30c <fputs@plt+0x7d1f8>
   4d364:	add	r0, r0, #1
   4d368:	cmp	r4, r0
   4d36c:	addeq	r4, r6, #2
   4d370:	streq	r4, [fp, #44]	; 0x2c
   4d374:	b	4d114 <fputs@plt+0x3c000>
   4d378:	ldr	r0, [pc, #52]	; 4d3b4 <fputs@plt+0x3c2a0>
   4d37c:	bl	35a00 <fputs@plt+0x248ec>
   4d380:	mov	r5, r0
   4d384:	b	4d288 <fputs@plt+0x3c174>
   4d388:	ldr	r0, [r7, #72]	; 0x48
   4d38c:	bl	4a50c <fputs@plt+0x393f8>
   4d390:	ldr	r7, [sp, #32]
   4d394:	b	4cde8 <fputs@plt+0x3bcd4>
   4d398:	andeq	lr, r0, r2, ror #31
   4d39c:	andeq	sp, r5, r4, ror #1
   4d3a0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4d3a4:	andeq	lr, r0, sl, lsr #31
   4d3a8:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   4d3ac:	andeq	pc, r0, r2, rrx
   4d3b0:	andeq	ip, r5, ip, lsr #28
   4d3b4:	andeq	pc, r0, r1, lsr #32
   4d3b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4d3bc:	sub	sp, sp, #8
   4d3c0:	ldr	r6, [sp, #40]	; 0x28
   4d3c4:	ldr	ip, [r6]
   4d3c8:	cmp	ip, #0
   4d3cc:	bne	4d4c8 <fputs@plt+0x3c3b4>
   4d3d0:	cmp	r1, #0
   4d3d4:	mov	r7, r3
   4d3d8:	mov	r8, r2
   4d3dc:	mov	r4, r1
   4d3e0:	mov	r9, r0
   4d3e4:	beq	4d4d0 <fputs@plt+0x3c3bc>
   4d3e8:	cmp	r1, #1
   4d3ec:	movls	sl, ip
   4d3f0:	bls	4d43c <fputs@plt+0x3c328>
   4d3f4:	ldr	r3, [pc, #252]	; 4d4f8 <fputs@plt+0x3c3e4>
   4d3f8:	ldr	r5, [r0, #36]	; 0x24
   4d3fc:	sub	r0, r1, #2
   4d400:	umull	r3, r5, r3, r5
   4d404:	lsr	r5, r5, #2
   4d408:	add	r5, r5, #1
   4d40c:	mov	r1, r5
   4d410:	bl	8e30c <fputs@plt+0x7d1f8>
   4d414:	ldr	r3, [pc, #224]	; 4d4fc <fputs@plt+0x3c3e8>
   4d418:	ldr	r1, [r9, #32]
   4d41c:	add	r3, pc, r3
   4d420:	mul	r5, r5, r0
   4d424:	ldr	r0, [r3, #272]	; 0x110
   4d428:	bl	8e30c <fputs@plt+0x7d1f8>
   4d42c:	add	sl, r5, #2
   4d430:	add	r0, r0, #1
   4d434:	cmp	sl, r0
   4d438:	addeq	sl, r5, #3
   4d43c:	ldr	r0, [r9]
   4d440:	mov	r3, #0
   4d444:	add	r2, sp, #4
   4d448:	mov	r1, sl
   4d44c:	bl	49f74 <fputs@plt+0x38e60>
   4d450:	cmp	r0, #0
   4d454:	strne	r0, [r6]
   4d458:	bne	4d4c8 <fputs@plt+0x3c3b4>
   4d45c:	sub	r4, r4, sl
   4d460:	add	r4, r4, r4, lsl #2
   4d464:	subs	r9, r4, #5
   4d468:	bmi	4d4e4 <fputs@plt+0x3c3d0>
   4d46c:	ldr	r3, [sp, #4]
   4d470:	ldr	r5, [r3, #4]
   4d474:	ldrb	r2, [r5, r9]
   4d478:	cmp	r2, r8
   4d47c:	bne	4d494 <fputs@plt+0x3c380>
   4d480:	add	r2, r5, r4
   4d484:	ldr	r2, [r2, #-4]
   4d488:	rev	r2, r2
   4d48c:	cmp	r7, r2
   4d490:	beq	4d4c0 <fputs@plt+0x3c3ac>
   4d494:	mov	r0, r3
   4d498:	bl	47600 <fputs@plt+0x364ec>
   4d49c:	cmp	r0, #0
   4d4a0:	addeq	r4, r5, r4
   4d4a4:	reveq	r7, r7
   4d4a8:	str	r0, [r6]
   4d4ac:	strbeq	r8, [r5, r9]
   4d4b0:	streq	r7, [r4, #-4]
   4d4b4:	ldr	r3, [sp, #4]
   4d4b8:	cmp	r3, #0
   4d4bc:	beq	4d4c8 <fputs@plt+0x3c3b4>
   4d4c0:	mov	r0, r3
   4d4c4:	bl	4a50c <fputs@plt+0x393f8>
   4d4c8:	add	sp, sp, #8
   4d4cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d4d0:	ldr	r0, [pc, #40]	; 4d500 <fputs@plt+0x3c3ec>
   4d4d4:	bl	35a00 <fputs@plt+0x248ec>
   4d4d8:	str	r0, [r6]
   4d4dc:	add	sp, sp, #8
   4d4e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d4e4:	ldr	r0, [pc, #24]	; 4d504 <fputs@plt+0x3c3f0>
   4d4e8:	bl	35a00 <fputs@plt+0x248ec>
   4d4ec:	ldr	r3, [sp, #4]
   4d4f0:	str	r0, [r6]
   4d4f4:	b	4d4b8 <fputs@plt+0x3c3a4>
   4d4f8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4d4fc:	andeq	ip, r5, ip, asr sp
   4d500:	muleq	r0, lr, sp
   4d504:	andeq	sp, r0, r9, lsr #27
   4d508:	push	{r4, r5, r6, lr}
   4d50c:	sub	sp, sp, #32
   4d510:	ldr	r3, [r0, #80]	; 0x50
   4d514:	mov	r6, r2
   4d518:	add	r2, sp, #8
   4d51c:	mov	r4, r0
   4d520:	mov	r5, r1
   4d524:	blx	r3
   4d528:	ldrh	r2, [sp, #24]
   4d52c:	ldr	r3, [sp, #20]
   4d530:	cmp	r2, r3
   4d534:	bcs	4d55c <fputs@plt+0x3c448>
   4d538:	ldrh	r2, [sp, #26]
   4d53c:	ldr	r3, [r4, #84]	; 0x54
   4d540:	ldr	r0, [r4, #52]	; 0x34
   4d544:	add	r5, r5, r2
   4d548:	str	r6, [sp]
   4d54c:	ldr	r1, [r5, #-4]
   4d550:	mov	r2, #3
   4d554:	rev	r1, r1
   4d558:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4d55c:	add	sp, sp, #32
   4d560:	pop	{r4, r5, r6, pc}
   4d564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d568:	sub	sp, sp, #20
   4d56c:	ldrb	sl, [r0]
   4d570:	mov	r4, r0
   4d574:	ldr	r8, [r0, #52]	; 0x34
   4d578:	cmp	sl, #0
   4d57c:	movne	r3, #0
   4d580:	ldr	r9, [r0, #84]	; 0x54
   4d584:	strne	r3, [sp, #12]
   4d588:	beq	4d674 <fputs@plt+0x3c560>
   4d58c:	ldrh	r6, [r4, #18]
   4d590:	cmp	r6, #0
   4d594:	lslne	r6, r6, #1
   4d598:	movne	r5, #0
   4d59c:	addne	r7, sp, #12
   4d5a0:	bne	4d5bc <fputs@plt+0x3c4a8>
   4d5a4:	b	4d628 <fputs@plt+0x3c514>
   4d5a8:	ldrb	r2, [r4, #4]
   4d5ac:	cmp	r2, #0
   4d5b0:	beq	4d604 <fputs@plt+0x3c4f0>
   4d5b4:	cmp	r6, r5
   4d5b8:	beq	4d628 <fputs@plt+0x3c514>
   4d5bc:	ldr	r2, [r4, #64]	; 0x40
   4d5c0:	ldrh	r3, [r4, #20]
   4d5c4:	ldr	r0, [sp, #12]
   4d5c8:	ldrh	r2, [r2, r5]
   4d5cc:	ldr	r1, [r4, #56]	; 0x38
   4d5d0:	cmp	r0, #0
   4d5d4:	rev16	r2, r2
   4d5d8:	and	r3, r3, r2
   4d5dc:	add	r5, r5, #2
   4d5e0:	add	fp, r1, r3
   4d5e4:	bne	4d5a8 <fputs@plt+0x3c494>
   4d5e8:	mov	r2, r7
   4d5ec:	mov	r1, fp
   4d5f0:	mov	r0, r4
   4d5f4:	bl	4d508 <fputs@plt+0x3c3f4>
   4d5f8:	ldrb	r2, [r4, #4]
   4d5fc:	cmp	r2, #0
   4d600:	bne	4d5b4 <fputs@plt+0x3c4a0>
   4d604:	ldr	r1, [fp]
   4d608:	mov	r3, r9
   4d60c:	rev	r1, r1
   4d610:	str	r7, [sp]
   4d614:	mov	r2, #5
   4d618:	mov	r0, r8
   4d61c:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4d620:	cmp	r6, r5
   4d624:	bne	4d5bc <fputs@plt+0x3c4a8>
   4d628:	ldrb	r3, [r4, #4]
   4d62c:	cmp	r3, #0
   4d630:	beq	4d644 <fputs@plt+0x3c530>
   4d634:	ldr	r0, [sp, #12]
   4d638:	strb	sl, [r4]
   4d63c:	add	sp, sp, #20
   4d640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d644:	ldrb	r3, [r4, #5]
   4d648:	ldr	r2, [r4, #56]	; 0x38
   4d64c:	mov	r0, r8
   4d650:	add	r2, r2, r3
   4d654:	mov	r3, r9
   4d658:	ldr	r1, [r2, #8]
   4d65c:	add	r2, sp, #12
   4d660:	str	r2, [sp]
   4d664:	rev	r1, r1
   4d668:	mov	r2, #5
   4d66c:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4d670:	b	4d634 <fputs@plt+0x3c520>
   4d674:	bl	35c0c <fputs@plt+0x24af8>
   4d678:	cmp	r0, #0
   4d67c:	str	r0, [sp, #12]
   4d680:	beq	4d58c <fputs@plt+0x3c478>
   4d684:	strb	sl, [r4]
   4d688:	add	sp, sp, #20
   4d68c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d690:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4d694:	mov	r6, r1
   4d698:	ldrb	r4, [r0, #5]
   4d69c:	ldr	r1, [r0, #56]	; 0x38
   4d6a0:	ldr	r9, [r0, #52]	; 0x34
   4d6a4:	add	r4, r1, r4
   4d6a8:	mov	r5, r0
   4d6ac:	ldrb	ip, [r4, #5]
   4d6b0:	ldrb	r0, [r4, #6]
   4d6b4:	ldr	r7, [r6, #84]	; 0x54
   4d6b8:	ldr	r8, [r6, #56]	; 0x38
   4d6bc:	ldr	r3, [r9, #36]	; 0x24
   4d6c0:	orr	r0, r0, ip, lsl #8
   4d6c4:	cmp	r7, #1
   4d6c8:	add	r1, r1, r0
   4d6cc:	mov	sl, r2
   4d6d0:	sub	r2, r3, r0
   4d6d4:	add	r0, r8, r0
   4d6d8:	moveq	r7, #100	; 0x64
   4d6dc:	movne	r7, #0
   4d6e0:	bl	10f7c <memcpy@plt>
   4d6e4:	ldrh	r2, [r5, #18]
   4d6e8:	ldrh	r3, [r5, #14]
   4d6ec:	mov	r1, r4
   4d6f0:	add	r0, r8, r7
   4d6f4:	add	r2, r3, r2, lsl #1
   4d6f8:	bl	10f7c <memcpy@plt>
   4d6fc:	mov	r3, #0
   4d700:	strb	r3, [r6]
   4d704:	mov	r0, r6
   4d708:	bl	35c0c <fputs@plt+0x24af8>
   4d70c:	cmp	r0, #0
   4d710:	bne	4d728 <fputs@plt+0x3c614>
   4d714:	ldrb	r3, [r9, #17]
   4d718:	cmp	r3, #0
   4d71c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d720:	mov	r0, r6
   4d724:	bl	4d564 <fputs@plt+0x3c450>
   4d728:	str	r0, [sl]
   4d72c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d730:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d734:	mov	sl, r3
   4d738:	ldr	r5, [r0]
   4d73c:	sub	sp, sp, #60	; 0x3c
   4d740:	mov	r7, r0
   4d744:	ldrb	r3, [r5, #16]
   4d748:	mov	r6, r1
   4d74c:	mov	r8, r2
   4d750:	cmp	r3, #0
   4d754:	ldr	r3, [r1, #84]	; 0x54
   4d758:	ldr	fp, [r1, #72]	; 0x48
   4d75c:	str	r3, [sp, #12]
   4d760:	bne	4d8e8 <fputs@plt+0x3c7d4>
   4d764:	ldrh	r2, [fp, #24]
   4d768:	tst	r2, #2
   4d76c:	bne	4d904 <fputs@plt+0x3c7f0>
   4d770:	ldr	r3, [sp, #100]	; 0x64
   4d774:	clz	r4, r3
   4d778:	lsr	r4, r4, #5
   4d77c:	ands	r4, r4, r2, lsr #3
   4d780:	bic	r2, r2, #8
   4d784:	strh	r2, [fp, #24]
   4d788:	ldr	r1, [sp, #96]	; 0x60
   4d78c:	add	r0, r5, #212	; 0xd4
   4d790:	ldrne	r4, [fp, #20]
   4d794:	bl	21054 <fputs@plt+0xff40>
   4d798:	subs	r9, r0, #0
   4d79c:	beq	4d7cc <fputs@plt+0x3c6b8>
   4d7a0:	ldrh	r2, [r9, #24]
   4d7a4:	ldrh	r1, [fp, #24]
   4d7a8:	and	r2, r2, #8
   4d7ac:	orr	r2, r2, r1
   4d7b0:	strh	r2, [fp, #24]
   4d7b4:	ldrb	r2, [r5, #16]
   4d7b8:	cmp	r2, #0
   4d7bc:	beq	4d864 <fputs@plt+0x3c750>
   4d7c0:	ldr	r1, [r5, #28]
   4d7c4:	add	r1, r1, #1
   4d7c8:	bl	17b50 <fputs@plt+0x6a3c>
   4d7cc:	ldr	r3, [fp, #20]
   4d7d0:	ldr	r1, [sp, #96]	; 0x60
   4d7d4:	mov	r0, fp
   4d7d8:	str	r3, [sp, #16]
   4d7dc:	bl	17b50 <fputs@plt+0x6a3c>
   4d7e0:	mov	r0, fp
   4d7e4:	bl	17b1c <fputs@plt+0x6a08>
   4d7e8:	ldrb	r3, [r5, #16]
   4d7ec:	cmp	r3, #0
   4d7f0:	bne	4d91c <fputs@plt+0x3c808>
   4d7f4:	cmp	r4, #0
   4d7f8:	bne	4d86c <fputs@plt+0x3c758>
   4d7fc:	and	r3, r8, #251	; 0xfb
   4d800:	ldr	r2, [sp, #96]	; 0x60
   4d804:	cmp	r3, #1
   4d808:	mov	r3, #0
   4d80c:	str	r2, [r6, #84]	; 0x54
   4d810:	str	r3, [sp, #28]
   4d814:	beq	4d934 <fputs@plt+0x3c820>
   4d818:	ldr	r3, [r6, #56]	; 0x38
   4d81c:	ldr	r1, [r3]
   4d820:	rev	r1, r1
   4d824:	cmp	r1, #0
   4d828:	bne	4d950 <fputs@plt+0x3c83c>
   4d82c:	cmp	r8, #1
   4d830:	beq	4d8d8 <fputs@plt+0x3c7c4>
   4d834:	mov	r3, #0
   4d838:	add	r2, sp, #24
   4d83c:	mov	r1, sl
   4d840:	mov	r0, r7
   4d844:	bl	4a4a0 <fputs@plt+0x3938c>
   4d848:	cmp	r0, #0
   4d84c:	mov	r9, r0
   4d850:	str	r0, [sp, #28]
   4d854:	beq	4d8a8 <fputs@plt+0x3c794>
   4d858:	mov	r0, r9
   4d85c:	add	sp, sp, #60	; 0x3c
   4d860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d864:	bl	17acc <fputs@plt+0x69b8>
   4d868:	b	4d7cc <fputs@plt+0x3c6b8>
   4d86c:	mov	r3, #0
   4d870:	add	r2, sp, #32
   4d874:	mov	r1, r4
   4d878:	mov	r0, r5
   4d87c:	bl	49f74 <fputs@plt+0x38e60>
   4d880:	subs	r9, r0, #0
   4d884:	beq	4d978 <fputs@plt+0x3c864>
   4d888:	ldr	r3, [r5, #32]
   4d88c:	cmp	r4, r3
   4d890:	bhi	4d858 <fputs@plt+0x3c744>
   4d894:	mov	r1, r4
   4d898:	ldr	r2, [r5, #208]	; 0xd0
   4d89c:	ldr	r0, [r5, #60]	; 0x3c
   4d8a0:	bl	1b7d4 <fputs@plt+0xa6c0>
   4d8a4:	b	4d858 <fputs@plt+0x3c744>
   4d8a8:	ldr	r3, [sp, #24]
   4d8ac:	ldr	r0, [r3, #72]	; 0x48
   4d8b0:	bl	47600 <fputs@plt+0x364ec>
   4d8b4:	cmp	r0, #0
   4d8b8:	mov	r9, r0
   4d8bc:	str	r0, [sp, #28]
   4d8c0:	beq	4d99c <fputs@plt+0x3c888>
   4d8c4:	ldr	r3, [sp, #24]
   4d8c8:	cmp	r3, #0
   4d8cc:	beq	4d858 <fputs@plt+0x3c744>
   4d8d0:	ldr	r0, [r3, #72]	; 0x48
   4d8d4:	bl	4a50c <fputs@plt+0x393f8>
   4d8d8:	ldr	r9, [sp, #28]
   4d8dc:	mov	r0, r9
   4d8e0:	add	sp, sp, #60	; 0x3c
   4d8e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d8e8:	mov	r0, fp
   4d8ec:	bl	47600 <fputs@plt+0x364ec>
   4d8f0:	subs	r9, r0, #0
   4d8f4:	bne	4d858 <fputs@plt+0x3c744>
   4d8f8:	ldrh	r2, [fp, #24]
   4d8fc:	tst	r2, #2
   4d900:	beq	4d770 <fputs@plt+0x3c65c>
   4d904:	mov	r0, fp
   4d908:	bl	27ab0 <fputs@plt+0x1699c>
   4d90c:	subs	r9, r0, #0
   4d910:	bne	4d858 <fputs@plt+0x3c744>
   4d914:	ldrh	r2, [fp, #24]
   4d918:	b	4d770 <fputs@plt+0x3c65c>
   4d91c:	mov	r0, r9
   4d920:	ldr	r1, [sp, #16]
   4d924:	bl	17b50 <fputs@plt+0x6a3c>
   4d928:	mov	r0, r9
   4d92c:	bl	4a50c <fputs@plt+0x393f8>
   4d930:	b	4d7f4 <fputs@plt+0x3c6e0>
   4d934:	mov	r0, r6
   4d938:	bl	4d564 <fputs@plt+0x3c450>
   4d93c:	cmp	r0, #0
   4d940:	mov	r9, r0
   4d944:	str	r0, [sp, #28]
   4d948:	beq	4d82c <fputs@plt+0x3c718>
   4d94c:	b	4d858 <fputs@plt+0x3c744>
   4d950:	add	r3, sp, #28
   4d954:	str	r3, [sp]
   4d958:	mov	r2, #4
   4d95c:	ldr	r3, [sp, #96]	; 0x60
   4d960:	mov	r0, r7
   4d964:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4d968:	ldr	r9, [sp, #28]
   4d96c:	cmp	r9, #0
   4d970:	beq	4d82c <fputs@plt+0x3c718>
   4d974:	b	4d858 <fputs@plt+0x3c744>
   4d978:	ldr	r3, [sp, #32]
   4d97c:	mov	r0, r3
   4d980:	ldrh	r2, [r3, #24]
   4d984:	orr	r2, r2, #8
   4d988:	strh	r2, [r3, #24]
   4d98c:	bl	17b1c <fputs@plt+0x6a08>
   4d990:	ldr	r0, [sp, #32]
   4d994:	bl	4a50c <fputs@plt+0x393f8>
   4d998:	b	4d7fc <fputs@plt+0x3c6e8>
   4d99c:	cmp	r8, #4
   4d9a0:	ldr	r5, [sp, #24]
   4d9a4:	beq	4dadc <fputs@plt+0x3c9c8>
   4d9a8:	ldrb	fp, [r5]
   4d9ac:	cmp	fp, #0
   4d9b0:	beq	4db50 <fputs@plt+0x3ca3c>
   4d9b4:	ldrh	r6, [r5, #18]
   4d9b8:	cmp	r6, #0
   4d9bc:	beq	4db18 <fputs@plt+0x3ca04>
   4d9c0:	add	r3, sp, #32
   4d9c4:	str	fp, [sp, #20]
   4d9c8:	str	r3, [sp, #16]
   4d9cc:	ldr	fp, [sp, #12]
   4d9d0:	b	4d9f0 <fputs@plt+0x3c8dc>
   4d9d4:	ldr	r3, [r4]
   4d9d8:	rev	r3, r3
   4d9dc:	cmp	fp, r3
   4d9e0:	beq	4db78 <fputs@plt+0x3ca64>
   4d9e4:	add	r9, r9, #1
   4d9e8:	cmp	r6, r9
   4d9ec:	beq	4db14 <fputs@plt+0x3ca00>
   4d9f0:	ldr	r2, [r5, #64]	; 0x40
   4d9f4:	lsl	r3, r9, #1
   4d9f8:	cmp	r8, #3
   4d9fc:	ldrh	r4, [r2, r3]
   4da00:	ldrh	r3, [r5, #20]
   4da04:	ldr	r2, [r5, #56]	; 0x38
   4da08:	rev16	r4, r4
   4da0c:	and	r3, r3, r4
   4da10:	add	r4, r2, r3
   4da14:	bne	4d9d4 <fputs@plt+0x3c8c0>
   4da18:	ldr	r3, [r5, #80]	; 0x50
   4da1c:	ldr	r2, [sp, #16]
   4da20:	mov	r1, r4
   4da24:	mov	r0, r5
   4da28:	blx	r3
   4da2c:	ldrh	r2, [sp, #48]	; 0x30
   4da30:	ldr	r3, [sp, #44]	; 0x2c
   4da34:	cmp	r2, r3
   4da38:	bcs	4d9e4 <fputs@plt+0x3c8d0>
   4da3c:	ldrh	r3, [sp, #50]	; 0x32
   4da40:	ldrh	r1, [r5, #20]
   4da44:	ldr	r2, [r5, #56]	; 0x38
   4da48:	sub	r0, r3, #4
   4da4c:	sub	r3, r3, #1
   4da50:	add	r0, r4, r0
   4da54:	add	r2, r2, r1
   4da58:	add	r4, r4, r3
   4da5c:	cmp	r4, r2
   4da60:	bhi	4d9e4 <fputs@plt+0x3c8d0>
   4da64:	ldr	r3, [r0]
   4da68:	rev	r3, r3
   4da6c:	cmp	fp, r3
   4da70:	bne	4d9e4 <fputs@plt+0x3c8d0>
   4da74:	ldr	r3, [sp, #96]	; 0x60
   4da78:	cmp	r6, r9
   4da7c:	rev	r3, r3
   4da80:	ldr	fp, [sp, #20]
   4da84:	str	r3, [r0]
   4da88:	beq	4db40 <fputs@plt+0x3ca2c>
   4da8c:	strb	fp, [r5]
   4da90:	ldr	r3, [sp, #24]
   4da94:	mov	r2, #0
   4da98:	cmp	r3, r2
   4da9c:	str	r2, [sp, #28]
   4daa0:	beq	4dab8 <fputs@plt+0x3c9a4>
   4daa4:	ldr	r0, [r3, #72]	; 0x48
   4daa8:	bl	4a50c <fputs@plt+0x393f8>
   4daac:	ldr	r9, [sp, #28]
   4dab0:	cmp	r9, #0
   4dab4:	bne	4d858 <fputs@plt+0x3c744>
   4dab8:	add	r1, sp, #28
   4dabc:	str	r1, [sp]
   4dac0:	mov	r3, sl
   4dac4:	mov	r2, r8
   4dac8:	mov	r0, r7
   4dacc:	ldr	r1, [sp, #96]	; 0x60
   4dad0:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4dad4:	ldr	r9, [sp, #28]
   4dad8:	b	4d858 <fputs@plt+0x3c744>
   4dadc:	ldr	r2, [r5, #56]	; 0x38
   4dae0:	ldr	r1, [sp, #12]
   4dae4:	ldr	r3, [r2]
   4dae8:	rev	r3, r3
   4daec:	cmp	r1, r3
   4daf0:	beq	4db94 <fputs@plt+0x3ca80>
   4daf4:	ldr	r0, [pc, #184]	; 4dbb4 <fputs@plt+0x3caa0>
   4daf8:	bl	35a00 <fputs@plt+0x248ec>
   4dafc:	mov	r9, r0
   4db00:	ldr	r3, [sp, #24]
   4db04:	str	r9, [sp, #28]
   4db08:	cmp	r3, #0
   4db0c:	bne	4daa4 <fputs@plt+0x3c990>
   4db10:	b	4dab0 <fputs@plt+0x3c99c>
   4db14:	ldr	fp, [sp, #20]
   4db18:	cmp	r8, #5
   4db1c:	bne	4db40 <fputs@plt+0x3ca2c>
   4db20:	ldrb	r3, [r5, #5]
   4db24:	ldr	r1, [r5, #56]	; 0x38
   4db28:	ldr	r0, [sp, #12]
   4db2c:	add	r3, r3, #8
   4db30:	ldr	r2, [r1, r3]
   4db34:	rev	r2, r2
   4db38:	cmp	r0, r2
   4db3c:	beq	4dba4 <fputs@plt+0x3ca90>
   4db40:	ldr	r0, [pc, #112]	; 4dbb8 <fputs@plt+0x3caa4>
   4db44:	bl	35a00 <fputs@plt+0x248ec>
   4db48:	mov	r9, r0
   4db4c:	b	4db00 <fputs@plt+0x3c9ec>
   4db50:	mov	r0, r5
   4db54:	bl	35c0c <fputs@plt+0x24af8>
   4db58:	cmp	r0, #0
   4db5c:	beq	4d9b4 <fputs@plt+0x3c8a0>
   4db60:	ldr	r3, [sp, #24]
   4db64:	str	r0, [sp, #28]
   4db68:	cmp	r3, #0
   4db6c:	bne	4daa4 <fputs@plt+0x3c990>
   4db70:	mov	r9, r0
   4db74:	b	4d858 <fputs@plt+0x3c744>
   4db78:	ldr	r3, [sp, #96]	; 0x60
   4db7c:	cmp	r6, r9
   4db80:	rev	r3, r3
   4db84:	ldr	fp, [sp, #20]
   4db88:	str	r3, [r4]
   4db8c:	bne	4da8c <fputs@plt+0x3c978>
   4db90:	b	4db18 <fputs@plt+0x3ca04>
   4db94:	ldr	r3, [sp, #96]	; 0x60
   4db98:	rev	r3, r3
   4db9c:	str	r3, [r2]
   4dba0:	b	4da90 <fputs@plt+0x3c97c>
   4dba4:	ldr	r2, [sp, #96]	; 0x60
   4dba8:	rev	r2, r2
   4dbac:	str	r2, [r1, r3]
   4dbb0:	b	4da8c <fputs@plt+0x3c978>
   4dbb4:	strdeq	lr, [r0], -r7
   4dbb8:	andeq	lr, r0, fp, lsl r7
   4dbbc:	cmp	r2, #1
   4dbc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dbc4:	mov	r7, r3
   4dbc8:	sub	sp, sp, #44	; 0x2c
   4dbcc:	mov	r4, r2
   4dbd0:	mov	r5, r0
   4dbd4:	mov	r8, r1
   4dbd8:	movls	r3, #0
   4dbdc:	bls	4dc28 <fputs@plt+0x3cb14>
   4dbe0:	ldr	r3, [pc, #664]	; 4de80 <fputs@plt+0x3cd6c>
   4dbe4:	ldr	r6, [r0, #36]	; 0x24
   4dbe8:	sub	r0, r2, #2
   4dbec:	umull	r3, r6, r3, r6
   4dbf0:	lsr	r6, r6, #2
   4dbf4:	add	r6, r6, #1
   4dbf8:	mov	r1, r6
   4dbfc:	bl	8e30c <fputs@plt+0x7d1f8>
   4dc00:	ldr	r3, [pc, #636]	; 4de84 <fputs@plt+0x3cd70>
   4dc04:	ldr	r1, [r5, #32]
   4dc08:	add	r3, pc, r3
   4dc0c:	mul	r6, r6, r0
   4dc10:	ldr	r0, [r3, #272]	; 0x110
   4dc14:	bl	8e30c <fputs@plt+0x7d1f8>
   4dc18:	add	r3, r6, #2
   4dc1c:	add	r0, r0, #1
   4dc20:	cmp	r3, r0
   4dc24:	addeq	r3, r6, #3
   4dc28:	cmp	r4, r3
   4dc2c:	beq	4dcfc <fputs@plt+0x3cbe8>
   4dc30:	ldr	r3, [pc, #592]	; 4de88 <fputs@plt+0x3cd74>
   4dc34:	ldr	r1, [r5, #32]
   4dc38:	add	r3, pc, r3
   4dc3c:	ldr	r0, [r3, #272]	; 0x110
   4dc40:	bl	8e30c <fputs@plt+0x7d1f8>
   4dc44:	add	r0, r0, #1
   4dc48:	cmp	r4, r0
   4dc4c:	beq	4dcfc <fputs@plt+0x3cbe8>
   4dc50:	ldr	r3, [r5, #12]
   4dc54:	ldr	r3, [r3, #56]	; 0x38
   4dc58:	ldr	r3, [r3, #36]	; 0x24
   4dc5c:	cmp	r3, #0
   4dc60:	moveq	r3, #101	; 0x65
   4dc64:	bne	4dc74 <fputs@plt+0x3cb60>
   4dc68:	mov	r0, r3
   4dc6c:	add	sp, sp, #44	; 0x2c
   4dc70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dc74:	add	r3, sp, #24
   4dc78:	add	r2, sp, #23
   4dc7c:	mov	r1, r4
   4dc80:	mov	r0, r5
   4dc84:	bl	4a870 <fputs@plt+0x3975c>
   4dc88:	subs	r3, r0, #0
   4dc8c:	bne	4dc68 <fputs@plt+0x3cb54>
   4dc90:	ldrb	r2, [sp, #23]
   4dc94:	cmp	r2, #1
   4dc98:	beq	4de70 <fputs@plt+0x3cd5c>
   4dc9c:	cmp	r2, #2
   4dca0:	bne	4dd94 <fputs@plt+0x3cc80>
   4dca4:	cmp	r7, #0
   4dca8:	beq	4de34 <fputs@plt+0x3cd20>
   4dcac:	mov	r3, #0
   4dcb0:	mov	r0, r3
   4dcb4:	add	sp, sp, #44	; 0x2c
   4dcb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dcbc:	ldrb	r2, [sp, #23]
   4dcc0:	ldr	r3, [sp, #24]
   4dcc4:	stm	sp, {r0, r7}
   4dcc8:	ldr	r1, [sp, #32]
   4dccc:	mov	r0, r5
   4dcd0:	bl	4d730 <fputs@plt+0x3c61c>
   4dcd4:	ldr	r2, [sp, #32]
   4dcd8:	cmp	r2, #0
   4dcdc:	mov	r3, r0
   4dce0:	beq	4dcf4 <fputs@plt+0x3cbe0>
   4dce4:	str	r0, [sp, #12]
   4dce8:	ldr	r0, [r2, #72]	; 0x48
   4dcec:	bl	4a50c <fputs@plt+0x393f8>
   4dcf0:	ldr	r3, [sp, #12]
   4dcf4:	cmp	r3, #0
   4dcf8:	bne	4dc68 <fputs@plt+0x3cb54>
   4dcfc:	cmp	r7, #0
   4dd00:	bne	4dcac <fputs@plt+0x3cb98>
   4dd04:	ldr	r3, [pc, #384]	; 4de8c <fputs@plt+0x3cd78>
   4dd08:	ldr	r1, [r5, #32]
   4dd0c:	add	r3, pc, r3
   4dd10:	ldr	r6, [pc, #360]	; 4de80 <fputs@plt+0x3cd6c>
   4dd14:	ldr	r0, [r3, #272]	; 0x110
   4dd18:	bl	8e30c <fputs@plt+0x7d1f8>
   4dd1c:	mov	r8, #0
   4dd20:	add	sl, r0, #1
   4dd24:	sub	r9, r4, #1
   4dd28:	cmp	r9, sl
   4dd2c:	sub	r0, r4, #3
   4dd30:	beq	4dd8c <fputs@plt+0x3cc78>
   4dd34:	cmp	r9, #1
   4dd38:	movls	r4, r8
   4dd3c:	bls	4dd68 <fputs@plt+0x3cc54>
   4dd40:	ldr	r4, [r5, #36]	; 0x24
   4dd44:	umull	r3, r4, r6, r4
   4dd48:	lsr	r4, r4, #2
   4dd4c:	add	r4, r4, #1
   4dd50:	mov	r1, r4
   4dd54:	bl	8e30c <fputs@plt+0x7d1f8>
   4dd58:	mul	r0, r4, r0
   4dd5c:	add	r4, r0, #2
   4dd60:	cmp	r4, sl
   4dd64:	addeq	r4, r0, #3
   4dd68:	cmp	r9, r4
   4dd6c:	beq	4dd24 <fputs@plt+0x3cc10>
   4dd70:	mov	r2, #1
   4dd74:	mov	r3, r7
   4dd78:	mov	r0, r3
   4dd7c:	str	r9, [r5, #44]	; 0x2c
   4dd80:	strb	r2, [r5, #19]
   4dd84:	add	sp, sp, #44	; 0x2c
   4dd88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dd8c:	mov	r4, sl
   4dd90:	b	4dd24 <fputs@plt+0x3cc10>
   4dd94:	add	r2, sp, #32
   4dd98:	mov	r1, r4
   4dd9c:	mov	r0, r5
   4dda0:	bl	4a4a0 <fputs@plt+0x3938c>
   4dda4:	subs	r3, r0, #0
   4dda8:	bne	4dc68 <fputs@plt+0x3cb54>
   4ddac:	cmp	r7, #0
   4ddb0:	movne	r6, r3
   4ddb4:	movne	fp, r6
   4ddb8:	moveq	r6, r8
   4ddbc:	moveq	fp, #2
   4ddc0:	add	sl, sp, #36	; 0x24
   4ddc4:	add	r9, sp, #28
   4ddc8:	b	4ddf4 <fputs@plt+0x3cce0>
   4ddcc:	ldr	r3, [sp, #36]	; 0x24
   4ddd0:	cmp	r3, #0
   4ddd4:	beq	4dde0 <fputs@plt+0x3cccc>
   4ddd8:	ldr	r0, [r3, #72]	; 0x48
   4dddc:	bl	4a50c <fputs@plt+0x393f8>
   4dde0:	cmp	r7, #0
   4dde4:	ldr	r0, [sp, #28]
   4dde8:	beq	4dcbc <fputs@plt+0x3cba8>
   4ddec:	cmp	r8, r0
   4ddf0:	bcs	4dcbc <fputs@plt+0x3cba8>
   4ddf4:	mov	r3, r6
   4ddf8:	str	fp, [sp]
   4ddfc:	mov	r2, r9
   4de00:	mov	r1, sl
   4de04:	mov	r0, r5
   4de08:	bl	4cb7c <fputs@plt+0x3ba68>
   4de0c:	subs	r3, r0, #0
   4de10:	beq	4ddcc <fputs@plt+0x3ccb8>
   4de14:	ldr	r2, [sp, #32]
   4de18:	cmp	r2, #0
   4de1c:	beq	4dc68 <fputs@plt+0x3cb54>
   4de20:	ldr	r0, [r2, #72]	; 0x48
   4de24:	str	r3, [sp, #12]
   4de28:	bl	4a50c <fputs@plt+0x393f8>
   4de2c:	ldr	r3, [sp, #12]
   4de30:	b	4dc68 <fputs@plt+0x3cb54>
   4de34:	mov	r3, #1
   4de38:	str	r3, [sp]
   4de3c:	add	r2, sp, #32
   4de40:	mov	r3, r4
   4de44:	add	r1, sp, #36	; 0x24
   4de48:	mov	r0, r5
   4de4c:	bl	4cb7c <fputs@plt+0x3ba68>
   4de50:	subs	r3, r0, #0
   4de54:	bne	4dc68 <fputs@plt+0x3cb54>
   4de58:	ldr	r3, [sp, #36]	; 0x24
   4de5c:	cmp	r3, #0
   4de60:	beq	4dd04 <fputs@plt+0x3cbf0>
   4de64:	ldr	r0, [r3, #72]	; 0x48
   4de68:	bl	4a50c <fputs@plt+0x393f8>
   4de6c:	b	4dd04 <fputs@plt+0x3cbf0>
   4de70:	ldr	r0, [pc, #24]	; 4de90 <fputs@plt+0x3cd7c>
   4de74:	bl	35a00 <fputs@plt+0x248ec>
   4de78:	mov	r3, r0
   4de7c:	b	4dc68 <fputs@plt+0x3cb54>
   4de80:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4de84:	andeq	ip, r5, r0, ror r5
   4de88:	andeq	ip, r5, r0, asr #10
   4de8c:	andeq	ip, r5, ip, ror #8
   4de90:	andeq	lr, r0, r1, lsr #15
   4de94:	push	{r4, r5, r6, r7, r8, lr}
   4de98:	sub	sp, sp, #24
   4de9c:	mov	r3, #0
   4dea0:	cmp	r2, #1
   4dea4:	ldr	r5, [r0, #12]
   4dea8:	str	r3, [sp, #12]
   4deac:	bls	4e0f4 <fputs@plt+0x3cfe0>
   4deb0:	cmp	r1, #0
   4deb4:	mov	r6, r2
   4deb8:	mov	r4, r0
   4debc:	beq	4e12c <fputs@plt+0x3d018>
   4dec0:	ldr	r2, [r1, #72]	; 0x48
   4dec4:	str	r1, [sp, #16]
   4dec8:	ldr	r0, [r2, #28]
   4decc:	ldrh	r1, [r2, #26]
   4ded0:	ldr	r3, [r0, #12]
   4ded4:	add	r1, r1, #1
   4ded8:	add	r3, r3, #1
   4dedc:	strh	r1, [r2, #26]
   4dee0:	str	r3, [r0, #12]
   4dee4:	ldr	r0, [r5, #72]	; 0x48
   4dee8:	bl	47600 <fputs@plt+0x364ec>
   4deec:	cmp	r0, #0
   4def0:	str	r0, [sp, #20]
   4def4:	beq	4df34 <fputs@plt+0x3ce20>
   4def8:	ldr	r3, [sp, #16]
   4defc:	cmp	r3, #0
   4df00:	beq	4df14 <fputs@plt+0x3ce00>
   4df04:	mov	r2, #0
   4df08:	strb	r2, [r3]
   4df0c:	ldr	r0, [r3, #72]	; 0x48
   4df10:	bl	4a50c <fputs@plt+0x393f8>
   4df14:	ldr	r3, [sp, #12]
   4df18:	cmp	r3, #0
   4df1c:	beq	4df28 <fputs@plt+0x3ce14>
   4df20:	ldr	r0, [r3, #72]	; 0x48
   4df24:	bl	4a50c <fputs@plt+0x393f8>
   4df28:	ldr	r0, [sp, #20]
   4df2c:	add	sp, sp, #24
   4df30:	pop	{r4, r5, r6, r7, r8, pc}
   4df34:	ldr	r2, [r5, #56]	; 0x38
   4df38:	ldr	r7, [r2, #36]	; 0x24
   4df3c:	rev	r7, r7
   4df40:	add	r3, r7, #1
   4df44:	rev	r3, r3
   4df48:	str	r3, [r2, #36]	; 0x24
   4df4c:	ldrh	r3, [r4, #22]
   4df50:	tst	r3, #4
   4df54:	beq	4df90 <fputs@plt+0x3ce7c>
   4df58:	ldr	r3, [sp, #16]
   4df5c:	cmp	r3, #0
   4df60:	beq	4e13c <fputs@plt+0x3d028>
   4df64:	ldr	r0, [r3, #72]	; 0x48
   4df68:	bl	47600 <fputs@plt+0x364ec>
   4df6c:	ldr	r3, [sp, #16]
   4df70:	cmp	r0, #0
   4df74:	str	r0, [sp, #20]
   4df78:	bne	4defc <fputs@plt+0x3cde8>
   4df7c:	ldr	r2, [r3, #52]	; 0x34
   4df80:	mov	r1, r0
   4df84:	ldr	r0, [r3, #56]	; 0x38
   4df88:	ldr	r2, [r2, #32]
   4df8c:	bl	10ee0 <memset@plt>
   4df90:	ldrb	r3, [r4, #17]
   4df94:	cmp	r3, #0
   4df98:	bne	4e100 <fputs@plt+0x3cfec>
   4df9c:	cmp	r7, #0
   4dfa0:	bne	4dff0 <fputs@plt+0x3cedc>
   4dfa4:	ldr	r3, [sp, #16]
   4dfa8:	cmp	r3, #0
   4dfac:	beq	4e160 <fputs@plt+0x3d04c>
   4dfb0:	ldr	r0, [r3, #72]	; 0x48
   4dfb4:	bl	47600 <fputs@plt+0x364ec>
   4dfb8:	ldr	r3, [sp, #16]
   4dfbc:	cmp	r0, #0
   4dfc0:	str	r0, [sp, #20]
   4dfc4:	bne	4defc <fputs@plt+0x3cde8>
   4dfc8:	ldr	r3, [r3, #56]	; 0x38
   4dfcc:	rev	r7, r7
   4dfd0:	rev	r6, r6
   4dfd4:	str	r7, [r3]
   4dfd8:	ldr	r3, [sp, #16]
   4dfdc:	ldr	r2, [r3, #56]	; 0x38
   4dfe0:	str	r0, [r2, #4]
   4dfe4:	ldr	r2, [r5, #56]	; 0x38
   4dfe8:	str	r6, [r2, #32]
   4dfec:	b	4df04 <fputs@plt+0x3cdf0>
   4dff0:	ldr	r1, [r5, #56]	; 0x38
   4dff4:	mov	r3, #0
   4dff8:	add	r2, sp, #12
   4dffc:	ldr	r7, [r1, #32]
   4e000:	mov	r0, r4
   4e004:	rev	r7, r7
   4e008:	mov	r1, r7
   4e00c:	bl	4a4a0 <fputs@plt+0x3938c>
   4e010:	cmp	r0, #0
   4e014:	str	r0, [sp, #20]
   4e018:	bne	4def8 <fputs@plt+0x3cde4>
   4e01c:	ldr	r2, [sp, #12]
   4e020:	ldr	r3, [r4, #36]	; 0x24
   4e024:	ldr	r0, [r2, #56]	; 0x38
   4e028:	lsr	r3, r3, #2
   4e02c:	sub	r1, r3, #2
   4e030:	ldr	r8, [r0, #4]
   4e034:	rev	r8, r8
   4e038:	cmp	r1, r8
   4e03c:	bcc	4e184 <fputs@plt+0x3d070>
   4e040:	sub	r3, r3, #8
   4e044:	cmp	r3, r8
   4e048:	bls	4dfa4 <fputs@plt+0x3ce90>
   4e04c:	ldr	r0, [r2, #72]	; 0x48
   4e050:	bl	47600 <fputs@plt+0x364ec>
   4e054:	cmp	r0, #0
   4e058:	mov	r5, r0
   4e05c:	str	r0, [sp, #20]
   4e060:	bne	4def8 <fputs@plt+0x3cde4>
   4e064:	ldr	r1, [sp, #12]
   4e068:	add	r2, r8, #1
   4e06c:	rev	r2, r2
   4e070:	ldr	r0, [r1, #56]	; 0x38
   4e074:	add	r8, r8, #2
   4e078:	rev	r3, r6
   4e07c:	str	r2, [r0, #4]
   4e080:	ldr	r2, [r1, #56]	; 0x38
   4e084:	str	r3, [r2, r8, lsl #2]
   4e088:	ldr	r3, [sp, #16]
   4e08c:	cmp	r3, #0
   4e090:	beq	4e0c8 <fputs@plt+0x3cfb4>
   4e094:	ldrh	r2, [r4, #22]
   4e098:	tst	r2, #4
   4e09c:	bne	4e0c8 <fputs@plt+0x3cfb4>
   4e0a0:	ldr	r2, [r3, #72]	; 0x48
   4e0a4:	ldrh	r3, [r2, #24]
   4e0a8:	tst	r3, #2
   4e0ac:	beq	4e0c8 <fputs@plt+0x3cfb4>
   4e0b0:	ldr	r1, [r2, #16]
   4e0b4:	ldr	r1, [r1, #104]	; 0x68
   4e0b8:	cmp	r1, #0
   4e0bc:	biceq	r3, r3, #4
   4e0c0:	orreq	r3, r3, #32
   4e0c4:	strheq	r3, [r2, #24]
   4e0c8:	ldr	r0, [r4, #60]	; 0x3c
   4e0cc:	cmp	r0, #0
   4e0d0:	beq	4e198 <fputs@plt+0x3d084>
   4e0d4:	ldr	r3, [r0]
   4e0d8:	cmp	r6, r3
   4e0dc:	bhi	4e0ec <fputs@plt+0x3cfd8>
   4e0e0:	mov	r1, r6
   4e0e4:	bl	2781c <fputs@plt+0x16708>
   4e0e8:	mov	r5, r0
   4e0ec:	str	r5, [sp, #20]
   4e0f0:	b	4def8 <fputs@plt+0x3cde4>
   4e0f4:	ldr	r0, [pc, #200]	; 4e1c4 <fputs@plt+0x3d0b0>
   4e0f8:	bl	35a00 <fputs@plt+0x248ec>
   4e0fc:	b	4df2c <fputs@plt+0x3ce18>
   4e100:	add	r3, sp, #20
   4e104:	str	r3, [sp]
   4e108:	mov	r2, #2
   4e10c:	mov	r3, #0
   4e110:	mov	r1, r6
   4e114:	mov	r0, r4
   4e118:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4e11c:	ldr	r3, [sp, #20]
   4e120:	cmp	r3, #0
   4e124:	beq	4df9c <fputs@plt+0x3ce88>
   4e128:	b	4def8 <fputs@plt+0x3cde4>
   4e12c:	mov	r1, r2
   4e130:	bl	21098 <fputs@plt+0xff84>
   4e134:	str	r0, [sp, #16]
   4e138:	b	4dee4 <fputs@plt+0x3cdd0>
   4e13c:	add	r2, sp, #16
   4e140:	mov	r1, r6
   4e144:	mov	r0, r4
   4e148:	bl	4a4a0 <fputs@plt+0x3938c>
   4e14c:	ldr	r3, [sp, #16]
   4e150:	cmp	r0, #0
   4e154:	str	r0, [sp, #20]
   4e158:	bne	4defc <fputs@plt+0x3cde8>
   4e15c:	b	4df64 <fputs@plt+0x3ce50>
   4e160:	mov	r0, r4
   4e164:	add	r2, sp, #16
   4e168:	mov	r1, r6
   4e16c:	bl	4a4a0 <fputs@plt+0x3938c>
   4e170:	ldr	r3, [sp, #16]
   4e174:	cmp	r0, #0
   4e178:	str	r0, [sp, #20]
   4e17c:	bne	4defc <fputs@plt+0x3cde8>
   4e180:	b	4dfb0 <fputs@plt+0x3ce9c>
   4e184:	ldr	r0, [pc, #60]	; 4e1c8 <fputs@plt+0x3d0b4>
   4e188:	bl	35a00 <fputs@plt+0x248ec>
   4e18c:	ldr	r3, [sp, #16]
   4e190:	str	r0, [sp, #20]
   4e194:	b	4defc <fputs@plt+0x3cde8>
   4e198:	mov	r0, #512	; 0x200
   4e19c:	mov	r1, #0
   4e1a0:	ldr	r7, [r4, #44]	; 0x2c
   4e1a4:	bl	27078 <fputs@plt+0x15f64>
   4e1a8:	cmp	r0, #0
   4e1ac:	strne	r7, [r0]
   4e1b0:	strne	r0, [r4, #60]	; 0x3c
   4e1b4:	bne	4e0d4 <fputs@plt+0x3cfc0>
   4e1b8:	str	r0, [r4, #60]	; 0x3c
   4e1bc:	mov	r5, #7
   4e1c0:	b	4e0ec <fputs@plt+0x3cfd8>
   4e1c4:	andeq	pc, r0, r0, ror #1
   4e1c8:	andeq	pc, r0, r5, lsl r1	; <UNPREDICTABLE>
   4e1cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4e1d0:	sub	sp, sp, #32
   4e1d4:	ldr	r3, [r0, #80]	; 0x50
   4e1d8:	mov	r6, r2
   4e1dc:	add	r2, sp, #8
   4e1e0:	mov	r4, r0
   4e1e4:	ldr	r7, [r0, #52]	; 0x34
   4e1e8:	mov	r5, r1
   4e1ec:	blx	r3
   4e1f0:	ldrh	r0, [sp, #24]
   4e1f4:	ldrh	r1, [sp, #26]
   4e1f8:	ldr	r3, [sp, #20]
   4e1fc:	cmp	r0, r3
   4e200:	strh	r1, [r6]
   4e204:	beq	4e334 <fputs@plt+0x3d220>
   4e208:	ldrh	lr, [r4, #20]
   4e20c:	ldr	ip, [r4, #56]	; 0x38
   4e210:	sub	r2, r1, #1
   4e214:	add	ip, ip, lr
   4e218:	add	r2, r5, r2
   4e21c:	cmp	r2, ip
   4e220:	bhi	4e37c <fputs@plt+0x3d268>
   4e224:	add	r5, r5, r1
   4e228:	ldr	r1, [r7, #36]	; 0x24
   4e22c:	sub	r3, r3, #1
   4e230:	sub	r0, r3, r0
   4e234:	sub	r1, r1, #4
   4e238:	add	r0, r0, r1
   4e23c:	bl	8e30c <fputs@plt+0x7d1f8>
   4e240:	ldr	r5, [r5, #-4]
   4e244:	rev	r5, r5
   4e248:	cmp	r0, #0
   4e24c:	sub	r6, r0, #1
   4e250:	beq	4e334 <fputs@plt+0x3d220>
   4e254:	mov	r3, #0
   4e258:	cmp	r5, #1
   4e25c:	str	r3, [sp]
   4e260:	str	r3, [sp, #4]
   4e264:	bls	4e364 <fputs@plt+0x3d250>
   4e268:	ldr	r3, [r7, #44]	; 0x2c
   4e26c:	cmp	r5, r3
   4e270:	movls	sl, sp
   4e274:	ldrls	r9, [pc, #280]	; 4e394 <fputs@plt+0x3d280>
   4e278:	addls	r8, sp, #4
   4e27c:	bls	4e2e0 <fputs@plt+0x3d1cc>
   4e280:	b	4e364 <fputs@plt+0x3d250>
   4e284:	mov	r0, r9
   4e288:	bl	35a00 <fputs@plt+0x248ec>
   4e28c:	mov	r4, r0
   4e290:	ldr	r3, [sp, #4]
   4e294:	cmp	r3, #0
   4e298:	beq	4e2ac <fputs@plt+0x3d198>
   4e29c:	ldr	r0, [r3, #72]	; 0x48
   4e2a0:	cmp	r0, #0
   4e2a4:	beq	4e2ac <fputs@plt+0x3d198>
   4e2a8:	bl	4a50c <fputs@plt+0x393f8>
   4e2ac:	cmp	r4, #0
   4e2b0:	bne	4e338 <fputs@plt+0x3d224>
   4e2b4:	cmp	r6, #0
   4e2b8:	ldr	r5, [sp]
   4e2bc:	beq	4e334 <fputs@plt+0x3d220>
   4e2c0:	cmp	r5, #1
   4e2c4:	str	r4, [sp]
   4e2c8:	str	r4, [sp, #4]
   4e2cc:	bls	4e364 <fputs@plt+0x3d250>
   4e2d0:	ldr	r3, [r7, #44]	; 0x2c
   4e2d4:	sub	r6, r6, #1
   4e2d8:	cmp	r5, r3
   4e2dc:	bhi	4e364 <fputs@plt+0x3d250>
   4e2e0:	cmp	r6, #0
   4e2e4:	beq	4e304 <fputs@plt+0x3d1f0>
   4e2e8:	mov	r3, sl
   4e2ec:	mov	r2, r8
   4e2f0:	mov	r1, r5
   4e2f4:	mov	r0, r7
   4e2f8:	bl	4acbc <fputs@plt+0x39ba8>
   4e2fc:	subs	r4, r0, #0
   4e300:	bne	4e338 <fputs@plt+0x3d224>
   4e304:	ldr	r1, [sp, #4]
   4e308:	cmp	r1, #0
   4e30c:	beq	4e344 <fputs@plt+0x3d230>
   4e310:	ldr	r3, [r1, #72]	; 0x48
   4e314:	ldrsh	r3, [r3, #26]
   4e318:	cmp	r3, #1
   4e31c:	bne	4e284 <fputs@plt+0x3d170>
   4e320:	mov	r2, r5
   4e324:	mov	r0, r7
   4e328:	bl	4de94 <fputs@plt+0x3cd80>
   4e32c:	mov	r4, r0
   4e330:	b	4e290 <fputs@plt+0x3d17c>
   4e334:	mov	r4, #0
   4e338:	mov	r0, r4
   4e33c:	add	sp, sp, #32
   4e340:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4e344:	mov	r1, r5
   4e348:	mov	r0, r7
   4e34c:	bl	21098 <fputs@plt+0xff84>
   4e350:	cmp	r0, #0
   4e354:	mov	r1, r0
   4e358:	str	r0, [sp, #4]
   4e35c:	bne	4e310 <fputs@plt+0x3d1fc>
   4e360:	b	4e320 <fputs@plt+0x3d20c>
   4e364:	ldr	r0, [pc, #44]	; 4e398 <fputs@plt+0x3d284>
   4e368:	bl	35a00 <fputs@plt+0x248ec>
   4e36c:	mov	r4, r0
   4e370:	mov	r0, r4
   4e374:	add	sp, sp, #32
   4e378:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4e37c:	ldr	r0, [pc, #24]	; 4e39c <fputs@plt+0x3d288>
   4e380:	bl	35a00 <fputs@plt+0x248ec>
   4e384:	mov	r4, r0
   4e388:	mov	r0, r4
   4e38c:	add	sp, sp, #32
   4e390:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4e394:	muleq	r0, r6, r1
   4e398:	andeq	pc, r0, r2, lsl #3
   4e39c:	andeq	pc, r0, r2, ror r1	; <UNPREDICTABLE>
   4e3a0:	push	{r4, lr}
   4e3a4:	mov	r4, r1
   4e3a8:	ldr	r2, [r0, #84]	; 0x54
   4e3ac:	mov	r1, r0
   4e3b0:	ldr	r0, [r0, #52]	; 0x34
   4e3b4:	bl	4de94 <fputs@plt+0x3cd80>
   4e3b8:	str	r0, [r4]
   4e3bc:	pop	{r4, pc}
   4e3c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e3c4:	sub	sp, sp, #20
   4e3c8:	ldr	r8, [sp, #64]	; 0x40
   4e3cc:	ldr	r9, [sp, #56]	; 0x38
   4e3d0:	ldr	ip, [r8]
   4e3d4:	cmp	ip, #0
   4e3d8:	bne	4e440 <fputs@plt+0x3d32c>
   4e3dc:	mov	r5, r3
   4e3e0:	ldrb	r3, [r0, #1]
   4e3e4:	mov	r7, r2
   4e3e8:	mov	r6, r1
   4e3ec:	cmp	r3, #0
   4e3f0:	mov	r4, r0
   4e3f4:	beq	4e448 <fputs@plt+0x3d334>
   4e3f8:	cmp	r9, #0
   4e3fc:	moveq	r9, r7
   4e400:	beq	4e414 <fputs@plt+0x3d300>
   4e404:	mov	r2, r5
   4e408:	mov	r1, r7
   4e40c:	mov	r0, r9
   4e410:	bl	10f7c <memcpy@plt>
   4e414:	ldr	r3, [sp, #60]	; 0x3c
   4e418:	cmp	r3, #0
   4e41c:	revne	r3, r3
   4e420:	strne	r3, [r9]
   4e424:	ldrb	r3, [r4, #1]
   4e428:	add	r2, r3, #8
   4e42c:	add	r3, r3, #1
   4e430:	add	r1, r4, r2, lsl #1
   4e434:	strb	r3, [r4, #1]
   4e438:	str	r9, [r4, r2, lsl #2]
   4e43c:	strh	r6, [r1, #6]
   4e440:	add	sp, sp, #20
   4e444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e448:	ldrh	r3, [r0, #16]
   4e44c:	add	r2, r5, #1
   4e450:	cmp	r2, r3
   4e454:	bge	4e3f8 <fputs@plt+0x3d2e4>
   4e458:	ldr	r0, [r0, #72]	; 0x48
   4e45c:	bl	47600 <fputs@plt+0x364ec>
   4e460:	cmp	r0, #0
   4e464:	strne	r0, [r8]
   4e468:	bne	4e440 <fputs@plt+0x3d32c>
   4e46c:	ldrb	r3, [r4, #5]
   4e470:	ldr	fp, [r4, #56]	; 0x38
   4e474:	str	r0, [sp, #12]
   4e478:	add	r2, r3, #5
   4e47c:	add	r1, r3, #6
   4e480:	mov	r0, r1
   4e484:	str	r2, [sp]
   4e488:	str	r1, [sp, #4]
   4e48c:	ldrb	r1, [fp, r2]
   4e490:	ldrh	r2, [r4, #18]
   4e494:	ldrb	r9, [fp, r0]
   4e498:	ldrh	sl, [r4, #14]
   4e49c:	orr	r9, r9, r1, lsl #8
   4e4a0:	add	sl, sl, r2, lsl #1
   4e4a4:	cmp	sl, r9
   4e4a8:	ble	4e4e4 <fputs@plt+0x3d3d0>
   4e4ac:	cmp	r9, #0
   4e4b0:	bne	4e4c4 <fputs@plt+0x3d3b0>
   4e4b4:	ldr	r2, [r4, #52]	; 0x34
   4e4b8:	ldr	r9, [r2, #36]	; 0x24
   4e4bc:	cmp	r9, #65536	; 0x10000
   4e4c0:	beq	4e4e4 <fputs@plt+0x3d3d0>
   4e4c4:	ldr	r0, [pc, #444]	; 4e688 <fputs@plt+0x3d574>
   4e4c8:	bl	35a00 <fputs@plt+0x248ec>
   4e4cc:	subs	r3, r0, #0
   4e4d0:	moveq	sl, r3
   4e4d4:	moveq	r9, r3
   4e4d8:	beq	4e530 <fputs@plt+0x3d41c>
   4e4dc:	str	r3, [r8]
   4e4e0:	b	4e440 <fputs@plt+0x3d32c>
   4e4e4:	add	r3, fp, r3
   4e4e8:	ldrb	r2, [r3, #2]
   4e4ec:	cmp	r2, #0
   4e4f0:	bne	4e604 <fputs@plt+0x3d4f0>
   4e4f4:	ldrb	r3, [r3, #1]
   4e4f8:	cmp	r3, #0
   4e4fc:	bne	4e604 <fputs@plt+0x3d4f0>
   4e500:	add	r3, sl, #2
   4e504:	add	r3, r3, r5
   4e508:	cmp	r9, r3
   4e50c:	blt	4e63c <fputs@plt+0x3d528>
   4e510:	sub	r3, r9, r5
   4e514:	ldr	r2, [sp]
   4e518:	asr	r9, r3, #8
   4e51c:	uxtb	sl, r3
   4e520:	uxtb	r9, r9
   4e524:	strb	r9, [fp, r2]
   4e528:	ldr	r2, [sp, #4]
   4e52c:	strb	sl, [fp, r2]
   4e530:	ldrh	r0, [r4, #16]
   4e534:	mov	r2, r5
   4e538:	mov	r1, r7
   4e53c:	sub	r0, r0, r5
   4e540:	sub	r0, r0, #2
   4e544:	strh	r0, [r4, #16]
   4e548:	add	r0, fp, r3
   4e54c:	str	r3, [sp]
   4e550:	bl	10f7c <memcpy@plt>
   4e554:	ldr	r3, [sp, #60]	; 0x3c
   4e558:	cmp	r3, #0
   4e55c:	revne	r2, r3
   4e560:	ldrne	r3, [sp]
   4e564:	strne	r2, [fp, r3]
   4e568:	ldrh	r2, [r4, #18]
   4e56c:	ldr	r3, [r4, #64]	; 0x40
   4e570:	sub	r2, r2, r6
   4e574:	add	r5, r3, r6, lsl #1
   4e578:	lsl	r2, r2, #1
   4e57c:	mov	r1, r5
   4e580:	add	r0, r5, #2
   4e584:	str	r3, [sp]
   4e588:	bl	11054 <memmove@plt>
   4e58c:	ldr	r3, [sp]
   4e590:	strb	r9, [r3, r6, lsl #1]
   4e594:	strb	sl, [r5, #1]
   4e598:	ldrb	r2, [r4, #5]
   4e59c:	ldrh	r3, [r4, #18]
   4e5a0:	add	r2, r2, #4
   4e5a4:	add	r3, r3, #1
   4e5a8:	strh	r3, [r4, #18]
   4e5ac:	ldrb	r3, [fp, r2]
   4e5b0:	add	r3, r3, #1
   4e5b4:	uxtb	r3, r3
   4e5b8:	cmp	r3, #0
   4e5bc:	strb	r3, [fp, r2]
   4e5c0:	ldrbeq	r3, [r4, #5]
   4e5c4:	addeq	r3, r3, #3
   4e5c8:	ldrbeq	r2, [fp, r3]
   4e5cc:	addeq	r2, r2, #1
   4e5d0:	strbeq	r2, [fp, r3]
   4e5d4:	ldr	r3, [r4, #52]	; 0x34
   4e5d8:	ldrb	r3, [r3, #17]
   4e5dc:	cmp	r3, #0
   4e5e0:	beq	4e440 <fputs@plt+0x3d32c>
   4e5e4:	ldr	r3, [r8]
   4e5e8:	cmp	r3, #0
   4e5ec:	bne	4e440 <fputs@plt+0x3d32c>
   4e5f0:	mov	r2, r8
   4e5f4:	mov	r1, r7
   4e5f8:	mov	r0, r4
   4e5fc:	bl	4d508 <fputs@plt+0x3c3f4>
   4e600:	b	4e440 <fputs@plt+0x3d32c>
   4e604:	add	r3, sl, #1
   4e608:	cmp	r3, r9
   4e60c:	bge	4e500 <fputs@plt+0x3d3ec>
   4e610:	add	r2, sp, #12
   4e614:	mov	r1, r5
   4e618:	mov	r0, r4
   4e61c:	bl	36260 <fputs@plt+0x2514c>
   4e620:	subs	r3, r0, #0
   4e624:	beq	4e678 <fputs@plt+0x3d564>
   4e628:	sub	r3, r3, fp
   4e62c:	asr	r9, r3, #8
   4e630:	uxtb	sl, r3
   4e634:	uxtb	r9, r9
   4e638:	b	4e530 <fputs@plt+0x3d41c>
   4e63c:	mov	r0, r4
   4e640:	bl	36390 <fputs@plt+0x2527c>
   4e644:	cmp	r0, #0
   4e648:	mov	r3, r0
   4e64c:	str	r0, [sp, #12]
   4e650:	bne	4e4dc <fputs@plt+0x3d3c8>
   4e654:	ldr	r3, [sp]
   4e658:	ldr	r2, [sp, #4]
   4e65c:	ldrb	r3, [fp, r3]
   4e660:	ldrb	r9, [fp, r2]
   4e664:	orr	r9, r9, r3, lsl #8
   4e668:	sub	r9, r9, #1
   4e66c:	uxth	r9, r9
   4e670:	add	r9, r9, #1
   4e674:	b	4e510 <fputs@plt+0x3d3fc>
   4e678:	ldr	r3, [sp, #12]
   4e67c:	cmp	r3, #0
   4e680:	beq	4e500 <fputs@plt+0x3d3ec>
   4e684:	b	4e4dc <fputs@plt+0x3d3c8>
   4e688:	ldrdeq	sp, [r0], -ip
   4e68c:	ldr	r3, [r0, #4]
   4e690:	ldr	r2, [pc, #4000]	; 4f638 <fputs@plt+0x3e524>
   4e694:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e698:	sub	sp, sp, #364	; 0x16c
   4e69c:	ldr	r3, [r3, #36]	; 0x24
   4e6a0:	ldrsb	r1, [r0, #68]	; 0x44
   4e6a4:	mov	ip, #0
   4e6a8:	lsl	r3, r3, #1
   4e6ac:	str	r1, [sp, #40]	; 0x28
   4e6b0:	umull	r2, r3, r2, r3
   4e6b4:	str	r0, [sp, #44]	; 0x2c
   4e6b8:	add	r1, r1, #30
   4e6bc:	lsr	r3, r3, #1
   4e6c0:	ldr	r1, [r0, r1, lsl #2]
   4e6c4:	str	ip, [sp, #68]	; 0x44
   4e6c8:	str	r1, [sp, #28]
   4e6cc:	str	r3, [sp, #76]	; 0x4c
   4e6d0:	ldr	r2, [sp, #40]	; 0x28
   4e6d4:	cmp	r2, #0
   4e6d8:	bne	4e760 <fputs@plt+0x3d64c>
   4e6dc:	ldr	r1, [sp, #28]
   4e6e0:	ldrb	r3, [r1, #1]
   4e6e4:	cmp	r3, #0
   4e6e8:	beq	4f40c <fputs@plt+0x3e2f8>
   4e6ec:	ldr	r0, [r1, #72]	; 0x48
   4e6f0:	ldr	r4, [r1, #52]	; 0x34
   4e6f4:	str	r2, [sp, #316]	; 0x13c
   4e6f8:	str	r2, [sp, #336]	; 0x150
   4e6fc:	bl	47600 <fputs@plt+0x364ec>
   4e700:	cmp	r0, #0
   4e704:	str	r0, [sp, #296]	; 0x128
   4e708:	beq	4eac0 <fputs@plt+0x3d9ac>
   4e70c:	ldr	r1, [sp, #316]	; 0x13c
   4e710:	ldr	r4, [sp, #44]	; 0x2c
   4e714:	mov	r3, #0
   4e718:	cmp	r1, #0
   4e71c:	str	r3, [r4, #124]	; 0x7c
   4e720:	beq	4ec9c <fputs@plt+0x3db88>
   4e724:	ldr	r0, [r1, #72]	; 0x48
   4e728:	bl	4a50c <fputs@plt+0x393f8>
   4e72c:	ldr	r3, [sp, #296]	; 0x128
   4e730:	cmp	r3, #0
   4e734:	str	r3, [sp, #48]	; 0x30
   4e738:	bne	4eaa0 <fputs@plt+0x3d98c>
   4e73c:	ldr	r3, [r4, #124]	; 0x7c
   4e740:	str	r3, [sp, #28]
   4e744:	ldr	r1, [sp, #44]	; 0x2c
   4e748:	mov	r2, #1
   4e74c:	mov	r3, #0
   4e750:	str	r2, [sp, #40]	; 0x28
   4e754:	strb	r2, [r1, #68]	; 0x44
   4e758:	strh	r3, [r1, #80]	; 0x50
   4e75c:	strh	r3, [r1, #82]	; 0x52
   4e760:	ldr	r2, [sp, #28]
   4e764:	ldrb	r3, [r2, #1]
   4e768:	cmp	r3, #0
   4e76c:	bne	4e780 <fputs@plt+0x3d66c>
   4e770:	ldrh	r2, [r2, #16]
   4e774:	ldr	r1, [sp, #76]	; 0x4c
   4e778:	cmp	r1, r2
   4e77c:	bge	4f418 <fputs@plt+0x3e304>
   4e780:	ldr	r3, [sp, #40]	; 0x28
   4e784:	ldr	r1, [sp, #44]	; 0x2c
   4e788:	add	r2, r3, #29
   4e78c:	add	r3, r1, r3, lsl #1
   4e790:	ldr	fp, [r1, r2, lsl #2]
   4e794:	ldrh	r4, [r3, #78]	; 0x4e
   4e798:	ldr	r0, [fp, #72]	; 0x48
   4e79c:	bl	47600 <fputs@plt+0x364ec>
   4e7a0:	subs	r3, r0, #0
   4e7a4:	str	r3, [sp, #48]	; 0x30
   4e7a8:	bne	4ea7c <fputs@plt+0x3d968>
   4e7ac:	ldr	r2, [sp, #28]
   4e7b0:	ldrb	r3, [r2, #3]
   4e7b4:	cmp	r3, #0
   4e7b8:	beq	4e7cc <fputs@plt+0x3d6b8>
   4e7bc:	ldrb	r5, [r2, #1]
   4e7c0:	mov	r3, r2
   4e7c4:	cmp	r5, #1
   4e7c8:	beq	4f1b0 <fputs@plt+0x3e09c>
   4e7cc:	ldr	r5, [sp, #44]	; 0x2c
   4e7d0:	ldr	r3, [r5, #4]
   4e7d4:	ldr	r0, [r3, #32]
   4e7d8:	bl	27e00 <fputs@plt+0x16cec>
   4e7dc:	mov	r3, #0
   4e7e0:	strb	r3, [sp, #148]	; 0x94
   4e7e4:	str	r3, [sp, #136]	; 0x88
   4e7e8:	str	r3, [sp, #144]	; 0x90
   4e7ec:	str	r3, [sp, #200]	; 0xc8
   4e7f0:	str	r3, [sp, #208]	; 0xd0
   4e7f4:	ldrb	r3, [r5, #67]	; 0x43
   4e7f8:	subs	r2, r0, #0
   4e7fc:	str	r2, [sp, #36]	; 0x24
   4e800:	beq	4f18c <fputs@plt+0x3e078>
   4e804:	ldrb	r1, [fp, #1]
   4e808:	ldrh	r2, [fp, #18]
   4e80c:	and	r3, r3, #1
   4e810:	str	r3, [sp, #92]	; 0x5c
   4e814:	add	r3, r1, r2
   4e818:	cmp	r3, #1
   4e81c:	str	r3, [sp, #64]	; 0x40
   4e820:	ble	4f374 <fputs@plt+0x3e260>
   4e824:	cmp	r4, #0
   4e828:	beq	4f180 <fputs@plt+0x3e06c>
   4e82c:	cmp	r4, r3
   4e830:	subeq	r4, r4, #2
   4e834:	ldreq	r3, [sp, #92]	; 0x5c
   4e838:	subne	r3, r4, #1
   4e83c:	addeq	r3, r4, r3
   4e840:	str	r3, [sp, #32]
   4e844:	ldr	r3, [sp, #92]	; 0x5c
   4e848:	rsb	r3, r3, #2
   4e84c:	str	r3, [sp, #64]	; 0x40
   4e850:	ldr	r0, [sp, #64]	; 0x40
   4e854:	ldr	ip, [sp, #32]
   4e858:	add	r3, r0, ip
   4e85c:	sub	r3, r3, r1
   4e860:	cmp	r2, r3
   4e864:	add	r2, r0, #1
   4e868:	str	r2, [sp, #60]	; 0x3c
   4e86c:	beq	4f198 <fputs@plt+0x3e084>
   4e870:	ldr	r1, [fp, #64]	; 0x40
   4e874:	lsl	r3, r3, #1
   4e878:	ldrh	r2, [fp, #20]
   4e87c:	ldrh	r3, [r1, r3]
   4e880:	ldr	r1, [fp, #56]	; 0x38
   4e884:	rev16	r3, r3
   4e888:	and	r3, r3, r2
   4e88c:	add	r3, r1, r3
   4e890:	str	r3, [sp, #80]	; 0x50
   4e894:	ldr	r3, [sp, #80]	; 0x50
   4e898:	ldr	r5, [sp, #64]	; 0x40
   4e89c:	add	r2, sp, #152	; 0x98
   4e8a0:	ldr	r1, [r3]
   4e8a4:	lsl	r3, r5, #2
   4e8a8:	add	r0, sp, #276	; 0x114
   4e8ac:	add	ip, sp, #172	; 0xac
   4e8b0:	add	r6, r2, r3
   4e8b4:	str	r2, [sp, #84]	; 0x54
   4e8b8:	ldr	r2, [sp, #48]	; 0x30
   4e8bc:	str	r3, [sp, #100]	; 0x64
   4e8c0:	add	r9, r0, r3
   4e8c4:	add	r7, ip, r3
   4e8c8:	str	r3, [sp, #20]
   4e8cc:	ldr	r3, [fp, #52]	; 0x34
   4e8d0:	rev	r1, r1
   4e8d4:	str	r2, [sp, #16]
   4e8d8:	add	r2, sp, #136	; 0x88
   4e8dc:	str	r0, [sp, #72]	; 0x48
   4e8e0:	str	ip, [sp, #52]	; 0x34
   4e8e4:	str	r1, [sp, #140]	; 0x8c
   4e8e8:	str	r3, [sp, #88]	; 0x58
   4e8ec:	str	r2, [sp, #56]	; 0x38
   4e8f0:	mov	sl, r3
   4e8f4:	b	4e910 <fputs@plt+0x3d7fc>
   4e8f8:	ldr	r3, [sp, #20]
   4e8fc:	ldr	r1, [sp, #140]	; 0x8c
   4e900:	sub	r6, r6, #4
   4e904:	sub	r9, r9, #4
   4e908:	sub	r3, r3, #4
   4e90c:	str	r3, [sp, #20]
   4e910:	mov	r3, #0
   4e914:	str	r3, [sp]
   4e918:	mov	r2, r7
   4e91c:	mov	r0, sl
   4e920:	bl	4af24 <fputs@plt+0x39e10>
   4e924:	cmp	r0, #0
   4e928:	str	r0, [sp, #136]	; 0x88
   4e92c:	bne	4eba0 <fputs@plt+0x3da8c>
   4e930:	ldr	r1, [r7], #-4
   4e934:	sub	r5, r5, #1
   4e938:	cmn	r5, #1
   4e93c:	ldrh	r3, [r1, #18]
   4e940:	ldrb	r1, [r1, #1]
   4e944:	add	r3, r3, #1
   4e948:	add	r3, r3, r1
   4e94c:	ldr	r1, [sp, #16]
   4e950:	add	r3, r1, r3
   4e954:	str	r3, [sp, #16]
   4e958:	beq	4ecb4 <fputs@plt+0x3dba0>
   4e95c:	ldrh	r3, [fp, #22]
   4e960:	ldr	r1, [sp, #32]
   4e964:	str	r0, [sp, #24]
   4e968:	add	r8, r5, r1
   4e96c:	cmp	r3, r8
   4e970:	ldrb	r3, [fp, #1]
   4e974:	bne	4e980 <fputs@plt+0x3d86c>
   4e978:	cmp	r3, #0
   4e97c:	bne	4ea4c <fputs@plt+0x3d938>
   4e980:	sub	r3, r8, r3
   4e984:	ldr	r0, [fp, #64]	; 0x40
   4e988:	lsl	r3, r3, #1
   4e98c:	ldrh	r1, [fp, #20]
   4e990:	ldrh	r4, [r0, r3]
   4e994:	ldr	r0, [fp, #56]	; 0x38
   4e998:	ldr	r3, [fp, #76]	; 0x4c
   4e99c:	rev16	r4, r4
   4e9a0:	and	r1, r1, r4
   4e9a4:	add	r4, r0, r1
   4e9a8:	mov	r1, r4
   4e9ac:	ldr	r0, [r4]
   4e9b0:	str	r4, [r6, #-4]
   4e9b4:	rev	r0, r0
   4e9b8:	str	r0, [sp, #140]	; 0x8c
   4e9bc:	mov	r0, fp
   4e9c0:	blx	r3
   4e9c4:	ldrh	r1, [sl, #22]
   4e9c8:	tst	r1, #4
   4e9cc:	mov	r3, r0
   4e9d0:	str	r0, [r9, #-4]
   4e9d4:	beq	4ea24 <fputs@plt+0x3d910>
   4e9d8:	ldr	r0, [fp, #56]	; 0x38
   4e9dc:	ldr	r1, [sl, #36]	; 0x24
   4e9e0:	sub	r0, r4, r0
   4e9e4:	add	ip, r3, r0
   4e9e8:	cmp	ip, r1
   4e9ec:	ldr	r2, [sp, #24]
   4e9f0:	bgt	4f3a0 <fputs@plt+0x3e28c>
   4e9f4:	ldr	r2, [sp, #36]	; 0x24
   4e9f8:	mov	r1, r4
   4e9fc:	add	r0, r2, r0
   4ea00:	mov	r2, r3
   4ea04:	str	r3, [sp, #24]
   4ea08:	bl	10f7c <memcpy@plt>
   4ea0c:	ldr	r2, [fp, #56]	; 0x38
   4ea10:	ldr	r3, [sp, #24]
   4ea14:	sub	r4, r4, r2
   4ea18:	ldr	r2, [sp, #36]	; 0x24
   4ea1c:	add	r4, r2, r4
   4ea20:	str	r4, [r6, #-4]
   4ea24:	ldr	r2, [sp, #136]	; 0x88
   4ea28:	cmp	r2, #0
   4ea2c:	bne	4e8f8 <fputs@plt+0x3d7e4>
   4ea30:	ldrb	r1, [fp, #1]
   4ea34:	mov	r2, r3
   4ea38:	mov	r0, fp
   4ea3c:	ldr	r3, [sp, #56]	; 0x38
   4ea40:	sub	r1, r8, r1
   4ea44:	bl	36134 <fputs@plt+0x25020>
   4ea48:	b	4e8f8 <fputs@plt+0x3d7e4>
   4ea4c:	ldr	r1, [fp, #32]
   4ea50:	ldr	r3, [fp, #76]	; 0x4c
   4ea54:	str	r1, [r6, #-4]
   4ea58:	ldr	r0, [r1]
   4ea5c:	rev	r0, r0
   4ea60:	str	r0, [sp, #140]	; 0x8c
   4ea64:	mov	r0, fp
   4ea68:	blx	r3
   4ea6c:	ldr	r2, [sp, #24]
   4ea70:	strb	r2, [fp, #1]
   4ea74:	str	r0, [r9, #-4]
   4ea78:	b	4e8f8 <fputs@plt+0x3d7e4>
   4ea7c:	ldr	r2, [sp, #28]
   4ea80:	mov	r3, #0
   4ea84:	strb	r3, [r2, #1]
   4ea88:	ldr	r0, [r2, #72]	; 0x48
   4ea8c:	bl	4a50c <fputs@plt+0x393f8>
   4ea90:	ldr	r2, [sp, #44]	; 0x2c
   4ea94:	ldrb	r3, [r2, #68]	; 0x44
   4ea98:	sub	r3, r3, #1
   4ea9c:	strb	r3, [r2, #68]	; 0x44
   4eaa0:	ldr	r3, [sp, #68]	; 0x44
   4eaa4:	cmp	r3, #0
   4eaa8:	beq	4eab4 <fputs@plt+0x3d9a0>
   4eaac:	mov	r0, r3
   4eab0:	bl	1e334 <fputs@plt+0xd220>
   4eab4:	ldr	r0, [sp, #48]	; 0x30
   4eab8:	add	sp, sp, #364	; 0x16c
   4eabc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4eac0:	ldr	r3, [sp, #28]
   4eac4:	ldr	r1, [sp, #40]	; 0x28
   4eac8:	add	r2, sp, #336	; 0x150
   4eacc:	ldr	r3, [r3, #84]	; 0x54
   4ead0:	mov	r0, r4
   4ead4:	str	r1, [sp]
   4ead8:	add	r1, sp, #316	; 0x13c
   4eadc:	bl	4cb7c <fputs@plt+0x3ba68>
   4eae0:	ldr	r1, [sp, #316]	; 0x13c
   4eae4:	cmp	r0, #0
   4eae8:	str	r0, [sp, #296]	; 0x128
   4eaec:	beq	4f380 <fputs@plt+0x3e26c>
   4eaf0:	ldrb	r3, [r4, #17]
   4eaf4:	cmp	r3, #0
   4eaf8:	addne	r5, sp, #296	; 0x128
   4eafc:	beq	4e710 <fputs@plt+0x3d5fc>
   4eb00:	ldr	r3, [sp, #28]
   4eb04:	ldr	r1, [sp, #336]	; 0x150
   4eb08:	mov	r0, r4
   4eb0c:	ldr	r3, [r3, #84]	; 0x54
   4eb10:	mov	r2, #5
   4eb14:	str	r5, [sp]
   4eb18:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4eb1c:	ldr	r3, [sp, #296]	; 0x128
   4eb20:	cmp	r3, #0
   4eb24:	bne	4e70c <fputs@plt+0x3d5f8>
   4eb28:	ldr	r5, [sp, #28]
   4eb2c:	ldr	r4, [sp, #316]	; 0x13c
   4eb30:	add	r1, r5, #22
   4eb34:	ldrb	r2, [r5, #1]
   4eb38:	add	r0, r4, #22
   4eb3c:	lsl	r2, r2, #1
   4eb40:	bl	10f7c <memcpy@plt>
   4eb44:	ldrb	r2, [r5, #1]
   4eb48:	add	r1, r5, #32
   4eb4c:	add	r0, r4, #32
   4eb50:	lsl	r2, r2, #2
   4eb54:	bl	10f7c <memcpy@plt>
   4eb58:	ldrb	r2, [r5, #1]
   4eb5c:	ldr	r3, [r4, #56]	; 0x38
   4eb60:	mov	r0, r5
   4eb64:	strb	r2, [r4, #1]
   4eb68:	ldrb	r1, [r3]
   4eb6c:	and	r1, r1, #247	; 0xf7
   4eb70:	bl	35b34 <fputs@plt+0x24a20>
   4eb74:	ldrb	r1, [r5, #5]
   4eb78:	ldr	r3, [r5, #56]	; 0x38
   4eb7c:	ldr	r2, [sp, #336]	; 0x150
   4eb80:	add	r3, r3, r1
   4eb84:	rev	r2, r2
   4eb88:	str	r2, [r3, #8]
   4eb8c:	ldr	r2, [sp, #44]	; 0x2c
   4eb90:	ldr	r3, [sp, #316]	; 0x13c
   4eb94:	str	r3, [sp, #28]
   4eb98:	str	r3, [r2, #124]	; 0x7c
   4eb9c:	b	4e744 <fputs@plt+0x3d630>
   4eba0:	add	r2, r5, #1
   4eba4:	mov	r1, #0
   4eba8:	lsl	r2, r2, #2
   4ebac:	ldr	r0, [sp, #52]	; 0x34
   4ebb0:	bl	10ee0 <memset@plt>
   4ebb4:	ldr	sl, [sp, #48]	; 0x30
   4ebb8:	ldr	r3, [sp, #208]	; 0xd0
   4ebbc:	mov	r0, r3
   4ebc0:	bl	1cc28 <fputs@plt+0xbb14>
   4ebc4:	ldr	r4, [sp, #48]	; 0x30
   4ebc8:	ldr	r5, [sp, #60]	; 0x3c
   4ebcc:	ldr	r6, [sp, #52]	; 0x34
   4ebd0:	ldr	r3, [r6, r4, lsl #2]
   4ebd4:	add	r4, r4, #1
   4ebd8:	cmp	r3, #0
   4ebdc:	beq	4ebe8 <fputs@plt+0x3dad4>
   4ebe0:	ldr	r0, [r3, #72]	; 0x48
   4ebe4:	bl	4a50c <fputs@plt+0x393f8>
   4ebe8:	cmp	r5, r4
   4ebec:	bgt	4ebd0 <fputs@plt+0x3dabc>
   4ebf0:	cmp	sl, #0
   4ebf4:	ble	4ec20 <fputs@plt+0x3db0c>
   4ebf8:	ldr	r5, [sp, #48]	; 0x30
   4ebfc:	add	r4, sp, #216	; 0xd8
   4ec00:	ldr	r3, [r4, r5, lsl #2]
   4ec04:	add	r5, r5, #1
   4ec08:	cmp	r3, #0
   4ec0c:	beq	4ec18 <fputs@plt+0x3db04>
   4ec10:	ldr	r0, [r3, #72]	; 0x48
   4ec14:	bl	4a50c <fputs@plt+0x393f8>
   4ec18:	cmp	r5, sl
   4ec1c:	bne	4ec00 <fputs@plt+0x3daec>
   4ec20:	ldr	r3, [sp, #136]	; 0x88
   4ec24:	str	r3, [sp, #48]	; 0x30
   4ec28:	ldr	r3, [sp, #68]	; 0x44
   4ec2c:	cmp	r3, #0
   4ec30:	beq	4eca8 <fputs@plt+0x3db94>
   4ec34:	mov	r0, r3
   4ec38:	bl	1e334 <fputs@plt+0xd220>
   4ec3c:	ldr	r3, [sp, #36]	; 0x24
   4ec40:	str	r3, [sp, #68]	; 0x44
   4ec44:	ldr	r2, [sp, #28]
   4ec48:	mov	r3, #0
   4ec4c:	strb	r3, [r2, #1]
   4ec50:	ldr	r0, [r2, #72]	; 0x48
   4ec54:	bl	4a50c <fputs@plt+0x393f8>
   4ec58:	ldr	r2, [sp, #44]	; 0x2c
   4ec5c:	ldr	r1, [sp, #48]	; 0x30
   4ec60:	ldrb	r3, [r2, #68]	; 0x44
   4ec64:	cmp	r1, #0
   4ec68:	sub	r3, r3, #1
   4ec6c:	sxtb	r3, r3
   4ec70:	mov	r1, r3
   4ec74:	str	r3, [sp, #40]	; 0x28
   4ec78:	mov	r3, r2
   4ec7c:	strb	r1, [r3, #68]	; 0x44
   4ec80:	bne	4eaa0 <fputs@plt+0x3d98c>
   4ec84:	ldr	r3, [sp, #40]	; 0x28
   4ec88:	ldr	r2, [sp, #44]	; 0x2c
   4ec8c:	add	r3, r3, #30
   4ec90:	ldr	r3, [r2, r3, lsl #2]
   4ec94:	str	r3, [sp, #28]
   4ec98:	b	4e6d0 <fputs@plt+0x3d5bc>
   4ec9c:	ldr	r3, [sp, #296]	; 0x128
   4eca0:	str	r3, [sp, #48]	; 0x30
   4eca4:	b	4eaa0 <fputs@plt+0x3d98c>
   4eca8:	ldr	r3, [sp, #36]	; 0x24
   4ecac:	str	r3, [sp, #68]	; 0x44
   4ecb0:	b	4ec44 <fputs@plt+0x3db30>
   4ecb4:	ldr	r3, [sp, #16]
   4ecb8:	mov	sl, r0
   4ecbc:	add	r4, r3, #3
   4ecc0:	bic	r4, r4, #3
   4ecc4:	ldr	r3, [sp, #88]	; 0x58
   4ecc8:	lsl	r5, r4, #1
   4eccc:	add	r0, r5, r4
   4ecd0:	ldr	r3, [r3, #32]
   4ecd4:	add	r0, r3, r0, lsl #1
   4ecd8:	bl	288b0 <fputs@plt+0x1779c>
   4ecdc:	cmp	r0, #0
   4ece0:	moveq	r3, #7
   4ece4:	streq	r3, [sp, #136]	; 0x88
   4ece8:	str	r0, [sp, #208]	; 0xd0
   4ecec:	moveq	r3, sl
   4ecf0:	beq	4ebbc <fputs@plt+0x3daa8>
   4ecf4:	ldr	r7, [sp, #172]	; 0xac
   4ecf8:	add	r0, r0, r4, lsl #2
   4ecfc:	str	r0, [sp, #212]	; 0xd4
   4ed00:	str	r7, [sp, #204]	; 0xcc
   4ed04:	ldrb	r3, [r7, #3]
   4ed08:	ldrb	r2, [r7, #4]
   4ed0c:	str	fp, [sp, #104]	; 0x68
   4ed10:	mov	r1, r3
   4ed14:	str	r3, [sp, #96]	; 0x60
   4ed18:	ldr	fp, [sp, #64]	; 0x40
   4ed1c:	add	r3, r0, r5
   4ed20:	lsl	r2, r2, #2
   4ed24:	str	r3, [sp, #56]	; 0x38
   4ed28:	mov	r9, sl
   4ed2c:	mov	r8, sl
   4ed30:	str	sl, [sp, #20]
   4ed34:	mov	r3, r7
   4ed38:	mov	sl, r1
   4ed3c:	str	r2, [sp, #24]
   4ed40:	add	r2, sp, #256	; 0x100
   4ed44:	str	r2, [sp, #16]
   4ed48:	ldr	r4, [r7, #56]	; 0x38
   4ed4c:	ldr	r3, [r3, #56]	; 0x38
   4ed50:	ldrh	r6, [r7, #14]
   4ed54:	ldrb	r1, [r4]
   4ed58:	ldrb	r3, [r3]
   4ed5c:	add	r6, r4, r6
   4ed60:	ldrh	ip, [r7, #18]
   4ed64:	cmp	r1, r3
   4ed68:	ldrh	r5, [r7, #20]
   4ed6c:	bne	4f3c8 <fputs@plt+0x3e2b4>
   4ed70:	ldrb	r2, [r7, #1]
   4ed74:	ldr	r0, [sp, #200]	; 0xc8
   4ed78:	ldr	r3, [sp, #212]	; 0xd4
   4ed7c:	add	r2, r2, ip
   4ed80:	add	r0, r3, r0, lsl #1
   4ed84:	lsl	r2, r2, #1
   4ed88:	mov	r1, #0
   4ed8c:	bl	10ee0 <memset@plt>
   4ed90:	ldrb	r3, [r7, #1]
   4ed94:	cmp	r3, #0
   4ed98:	bne	4ee38 <fputs@plt+0x3dd24>
   4ed9c:	ldr	r1, [sp, #200]	; 0xc8
   4eda0:	ldrh	r3, [r7, #18]
   4eda4:	ldrh	ip, [r7, #14]
   4eda8:	add	ip, ip, r3, lsl #1
   4edac:	add	ip, r4, ip
   4edb0:	cmp	ip, r6
   4edb4:	bls	4edf4 <fputs@plt+0x3dce0>
   4edb8:	ldr	r0, [sp, #208]	; 0xd0
   4edbc:	mov	r2, r6
   4edc0:	add	r0, r0, r1, lsl #2
   4edc4:	ldrh	r3, [r2], #2
   4edc8:	rev16	r3, r3
   4edcc:	and	r3, r3, r5
   4edd0:	add	r3, r4, r3
   4edd4:	cmp	ip, r2
   4edd8:	str	r3, [r0], #4
   4eddc:	bhi	4edc4 <fputs@plt+0x3dcb0>
   4ede0:	mvn	r6, r6
   4ede4:	add	ip, r6, ip
   4ede8:	add	r1, r1, #1
   4edec:	add	r1, r1, ip, lsr #1
   4edf0:	str	r1, [sp, #200]	; 0xc8
   4edf4:	clz	r4, sl
   4edf8:	lsr	r4, r4, #5
   4edfc:	cmp	fp, r8
   4ee00:	movle	r3, #0
   4ee04:	andgt	r3, r4, #1
   4ee08:	cmp	r3, #0
   4ee0c:	ldr	r3, [sp, #16]
   4ee10:	str	r1, [r3, r8, lsl #2]
   4ee14:	bne	4eebc <fputs@plt+0x3dda8>
   4ee18:	cmp	fp, r8
   4ee1c:	beq	4ef80 <fputs@plt+0x3de6c>
   4ee20:	ldr	r3, [sp, #52]	; 0x34
   4ee24:	add	r2, r3, r8, lsl #2
   4ee28:	ldr	r3, [sp, #172]	; 0xac
   4ee2c:	ldr	r7, [r2, #4]
   4ee30:	add	r8, r8, #1
   4ee34:	b	4ed48 <fputs@plt+0x3dc34>
   4ee38:	ldrh	lr, [r7, #22]
   4ee3c:	ldr	r1, [sp, #200]	; 0xc8
   4ee40:	ldr	ip, [sp, #208]	; 0xd0
   4ee44:	cmp	lr, #0
   4ee48:	beq	4ee88 <fputs@plt+0x3dd74>
   4ee4c:	mov	r2, r6
   4ee50:	add	r0, ip, r1, lsl #2
   4ee54:	add	r6, r6, lr, lsl #1
   4ee58:	ldrh	r3, [r2], #2
   4ee5c:	rev16	r3, r3
   4ee60:	and	r3, r3, r5
   4ee64:	add	r3, r4, r3
   4ee68:	cmp	r6, r2
   4ee6c:	str	r3, [r0], #4
   4ee70:	bne	4ee58 <fputs@plt+0x3dd44>
   4ee74:	add	r1, lr, r1
   4ee78:	str	r1, [sp, #200]	; 0xc8
   4ee7c:	ldrb	r3, [r7, #1]
   4ee80:	cmp	r3, #0
   4ee84:	beq	4eda0 <fputs@plt+0x3dc8c>
   4ee88:	ldr	r3, [sp, #20]
   4ee8c:	add	ip, ip, r1, lsl #2
   4ee90:	add	lr, r1, #1
   4ee94:	add	r2, r7, #32
   4ee98:	ldr	r0, [r2], #4
   4ee9c:	add	r1, lr, r3
   4eea0:	str	r0, [ip], #4
   4eea4:	ldrb	r0, [r7, #1]
   4eea8:	add	r3, r3, #1
   4eeac:	cmp	r3, r0
   4eeb0:	blt	4ee98 <fputs@plt+0x3dd84>
   4eeb4:	str	r1, [sp, #200]	; 0xc8
   4eeb8:	b	4eda0 <fputs@plt+0x3dc8c>
   4eebc:	ldr	r3, [sp, #72]	; 0x48
   4eec0:	ldr	r0, [sp, #212]	; 0xd4
   4eec4:	lsl	r1, r1, #1
   4eec8:	ldr	r2, [r3, r8, lsl #2]
   4eecc:	ldr	ip, [sp, #56]	; 0x38
   4eed0:	strh	r2, [r0, r1]
   4eed4:	ldr	r1, [sp, #84]	; 0x54
   4eed8:	add	r5, ip, r9
   4eedc:	uxth	r3, r2
   4eee0:	mov	r2, r3
   4eee4:	ldr	r1, [r1, r8, lsl #2]
   4eee8:	mov	r0, r5
   4eeec:	add	r9, r9, r3
   4eef0:	bl	10f7c <memcpy@plt>
   4eef4:	ldr	r3, [sp, #200]	; 0xc8
   4eef8:	ldr	r0, [sp, #212]	; 0xd4
   4eefc:	ldr	r6, [sp, #24]
   4ef00:	lsl	r1, r3, #1
   4ef04:	ldr	ip, [sp, #208]	; 0xd0
   4ef08:	ldrh	r2, [r0, r1]
   4ef0c:	add	lr, r5, r6
   4ef10:	str	lr, [ip, r3, lsl #2]
   4ef14:	sub	r2, r2, r6
   4ef18:	mov	ip, r6
   4ef1c:	uxth	r2, r2
   4ef20:	strh	r2, [r0, r1]
   4ef24:	ldrb	r1, [r7, #4]
   4ef28:	cmp	r1, #0
   4ef2c:	beq	4f160 <fputs@plt+0x3e04c>
   4ef30:	cmp	r2, #3
   4ef34:	ldrls	r3, [sp, #56]	; 0x38
   4ef38:	addls	ip, r3, r9
   4ef3c:	bhi	4ef70 <fputs@plt+0x3de5c>
   4ef40:	mov	r3, #0
   4ef44:	strb	r3, [ip], #1
   4ef48:	ldr	r3, [sp, #200]	; 0xc8
   4ef4c:	ldr	r0, [sp, #212]	; 0xd4
   4ef50:	add	r9, r9, #1
   4ef54:	lsl	r1, r3, #1
   4ef58:	ldrh	r2, [r0, r1]
   4ef5c:	add	r2, r2, #1
   4ef60:	uxth	r2, r2
   4ef64:	cmp	r2, #3
   4ef68:	strh	r2, [r0, r1]
   4ef6c:	bls	4ef40 <fputs@plt+0x3de2c>
   4ef70:	add	r3, r3, #1
   4ef74:	str	r3, [sp, #200]	; 0xc8
   4ef78:	cmp	fp, r8
   4ef7c:	bne	4ee20 <fputs@plt+0x3dd0c>
   4ef80:	ldr	r3, [sp, #88]	; 0x58
   4ef84:	ldr	fp, [sp, #104]	; 0x68
   4ef88:	ldr	r2, [sp, #24]
   4ef8c:	ldr	sl, [sp, #20]
   4ef90:	ldr	r3, [r3, #36]	; 0x24
   4ef94:	sub	r2, r2, #12
   4ef98:	str	fp, [sp, #64]	; 0x40
   4ef9c:	ldr	r8, [sp, #72]	; 0x48
   4efa0:	ldr	fp, [sp, #16]
   4efa4:	add	r3, r2, r3
   4efa8:	mov	r9, r4
   4efac:	mov	r7, sl
   4efb0:	str	r3, [sp, #20]
   4efb4:	add	r3, sp, #236	; 0xec
   4efb8:	str	r3, [sp, #56]	; 0x38
   4efbc:	str	r4, [sp, #84]	; 0x54
   4efc0:	ldr	r3, [sp, #52]	; 0x34
   4efc4:	ldr	r5, [r3, r7, lsl #2]
   4efc8:	ldr	r3, [sp, #20]
   4efcc:	ldrh	r4, [r5, #16]
   4efd0:	sub	r4, r3, r4
   4efd4:	cmp	r4, #0
   4efd8:	str	r4, [r8, r7, lsl #2]
   4efdc:	blt	4f3f8 <fputs@plt+0x3e2e4>
   4efe0:	ldrb	r3, [r5, #1]
   4efe4:	cmp	r3, #0
   4efe8:	addne	r9, r5, #32
   4efec:	movne	r6, sl
   4eff0:	beq	4f020 <fputs@plt+0x3df0c>
   4eff4:	ldr	r3, [r5, #76]	; 0x4c
   4eff8:	ldr	r1, [r9], #4
   4effc:	mov	r0, r5
   4f000:	blx	r3
   4f004:	add	r6, r6, #1
   4f008:	add	r0, r0, #2
   4f00c:	add	r4, r4, r0
   4f010:	str	r4, [r8, r7, lsl #2]
   4f014:	ldrb	r3, [r5, #1]
   4f018:	cmp	r6, r3
   4f01c:	blt	4eff4 <fputs@plt+0x3dee0>
   4f020:	ldr	r2, [sp, #56]	; 0x38
   4f024:	ldr	r3, [fp, r7, lsl #2]
   4f028:	str	r3, [r2, r7, lsl #2]
   4f02c:	ldr	r3, [sp, #60]	; 0x3c
   4f030:	add	r7, r7, #1
   4f034:	cmp	r3, r7
   4f038:	bgt	4efc0 <fputs@plt+0x3deac>
   4f03c:	ldr	fp, [sp, #64]	; 0x40
   4f040:	ldr	r3, [sp, #60]	; 0x3c
   4f044:	ldr	r2, [sp, #56]	; 0x38
   4f048:	str	r3, [sp, #108]	; 0x6c
   4f04c:	str	fp, [sp, #116]	; 0x74
   4f050:	mov	r3, #1
   4f054:	ldr	r4, [sp, #72]	; 0x48
   4f058:	ldr	fp, [sp, #20]
   4f05c:	ldr	r9, [sp, #84]	; 0x54
   4f060:	str	sl, [sp, #104]	; 0x68
   4f064:	str	sl, [sp, #84]	; 0x54
   4f068:	mov	r7, r2
   4f06c:	mov	sl, r3
   4f070:	add	r1, sp, #200	; 0xc8
   4f074:	str	r1, [sp, #64]	; 0x40
   4f078:	str	r9, [sp, #120]	; 0x78
   4f07c:	ldr	r2, [r4]
   4f080:	cmp	fp, r2
   4f084:	ldrge	r5, [r7]
   4f088:	bge	4f44c <fputs@plt+0x3e338>
   4f08c:	ldr	r3, [sp, #104]	; 0x68
   4f090:	add	r2, r3, #2
   4f094:	mov	r3, fp
   4f098:	mov	fp, sl
   4f09c:	ldr	sl, [sp, #108]	; 0x6c
   4f0a0:	b	4f100 <fputs@plt+0x3dfec>
   4f0a4:	ldr	r6, [r4]
   4f0a8:	ldr	r1, [sp, #96]	; 0x60
   4f0ac:	add	r0, r0, #2
   4f0b0:	sub	r6, r6, r0
   4f0b4:	cmp	r1, #0
   4f0b8:	str	r6, [r4]
   4f0bc:	bne	4f0e8 <fputs@plt+0x3dfd4>
   4f0c0:	ldr	r1, [sp, #200]	; 0xc8
   4f0c4:	cmp	r8, r1
   4f0c8:	movge	r0, #0
   4f0cc:	bge	4f0e8 <fputs@plt+0x3dfd4>
   4f0d0:	ldr	r1, [sp, #212]	; 0xd4
   4f0d4:	add	r9, r1, r9
   4f0d8:	ldrh	r0, [r9, #2]
   4f0dc:	cmp	r0, #0
   4f0e0:	beq	4f420 <fputs@plt+0x3e30c>
   4f0e4:	add	r0, r0, #2
   4f0e8:	ldr	r1, [r4, #4]
   4f0ec:	cmp	r3, r6
   4f0f0:	add	r0, r1, r0
   4f0f4:	str	r5, [r7]
   4f0f8:	str	r0, [r4, #4]
   4f0fc:	bge	4f440 <fputs@plt+0x3e32c>
   4f100:	cmp	sl, fp
   4f104:	bgt	4f124 <fputs@plt+0x3e010>
   4f108:	cmp	r2, #6
   4f10c:	mov	sl, r2
   4f110:	beq	4f3e0 <fputs@plt+0x3e2cc>
   4f114:	ldr	r1, [sp, #200]	; 0xc8
   4f118:	mov	r0, #0
   4f11c:	str	r0, [r4, #4]
   4f120:	str	r1, [r7, #4]
   4f124:	ldr	r8, [r7]
   4f128:	ldr	r1, [sp, #212]	; 0xd4
   4f12c:	sub	r5, r8, #1
   4f130:	lsl	r9, r5, #1
   4f134:	ldrh	r0, [r1, r9]
   4f138:	cmp	r0, #0
   4f13c:	bne	4f0a4 <fputs@plt+0x3df90>
   4f140:	mov	r1, r5
   4f144:	ldr	r0, [sp, #64]	; 0x40
   4f148:	str	r2, [sp, #112]	; 0x70
   4f14c:	str	r3, [sp, #108]	; 0x6c
   4f150:	bl	18538 <fputs@plt+0x7424>
   4f154:	ldr	r2, [sp, #112]	; 0x70
   4f158:	ldr	r3, [sp, #108]	; 0x6c
   4f15c:	b	4f0a4 <fputs@plt+0x3df90>
   4f160:	ldr	r3, [r7, #56]	; 0x38
   4f164:	ldr	r2, [sp, #24]
   4f168:	ldr	r3, [r3, #8]
   4f16c:	str	r3, [r5, r2]
   4f170:	ldr	r3, [sp, #200]	; 0xc8
   4f174:	add	r3, r3, #1
   4f178:	str	r3, [sp, #200]	; 0xc8
   4f17c:	b	4ef78 <fputs@plt+0x3de64>
   4f180:	ldr	r3, [sp, #48]	; 0x30
   4f184:	str	r3, [sp, #32]
   4f188:	b	4e844 <fputs@plt+0x3d730>
   4f18c:	mov	r3, #7
   4f190:	str	r3, [sp, #48]	; 0x30
   4f194:	b	4ec28 <fputs@plt+0x3db14>
   4f198:	ldrb	r3, [fp, #5]
   4f19c:	ldr	r2, [fp, #56]	; 0x38
   4f1a0:	add	r3, r3, #8
   4f1a4:	add	r3, r2, r3
   4f1a8:	str	r3, [sp, #80]	; 0x50
   4f1ac:	b	4e894 <fputs@plt+0x3d780>
   4f1b0:	ldrh	r2, [r2, #22]
   4f1b4:	ldrh	r3, [r3, #18]
   4f1b8:	cmp	r3, r2
   4f1bc:	bne	4e7cc <fputs@plt+0x3d6b8>
   4f1c0:	ldr	r2, [fp, #84]	; 0x54
   4f1c4:	cmp	r2, #1
   4f1c8:	beq	4e7cc <fputs@plt+0x3d6b8>
   4f1cc:	ldrh	r2, [fp, #18]
   4f1d0:	cmp	r4, r2
   4f1d4:	bne	4e7cc <fputs@plt+0x3d6b8>
   4f1d8:	cmp	r3, #0
   4f1dc:	beq	4f868 <fputs@plt+0x3e754>
   4f1e0:	ldr	r3, [sp, #28]
   4f1e4:	ldr	r2, [sp, #48]	; 0x30
   4f1e8:	add	r1, sp, #276	; 0x114
   4f1ec:	ldr	r4, [r3, #52]	; 0x34
   4f1f0:	mov	r3, r2
   4f1f4:	str	r2, [sp]
   4f1f8:	mov	r0, r4
   4f1fc:	add	r2, sp, #316	; 0x13c
   4f200:	bl	4cb7c <fputs@plt+0x3ba68>
   4f204:	cmp	r0, #0
   4f208:	str	r0, [sp, #48]	; 0x30
   4f20c:	str	r0, [sp, #296]	; 0x128
   4f210:	bne	4ec44 <fputs@plt+0x3db30>
   4f214:	ldr	r0, [sp, #28]
   4f218:	ldr	r1, [r0, #32]
   4f21c:	ldr	r3, [r0, #76]	; 0x4c
   4f220:	str	r1, [sp, #336]	; 0x150
   4f224:	blx	r3
   4f228:	add	r3, sp, #256	; 0x100
   4f22c:	mov	r1, #13
   4f230:	strh	r0, [r3]
   4f234:	ldr	r0, [sp, #276]	; 0x114
   4f238:	bl	35b34 <fputs@plt+0x24a20>
   4f23c:	mov	r1, r5
   4f240:	add	r3, sp, #256	; 0x100
   4f244:	add	r2, sp, #336	; 0x150
   4f248:	ldr	r0, [sp, #276]	; 0x114
   4f24c:	bl	36610 <fputs@plt+0x254fc>
   4f250:	cmp	r0, #0
   4f254:	str	r0, [sp, #48]	; 0x30
   4f258:	str	r0, [sp, #296]	; 0x128
   4f25c:	bne	4ec44 <fputs@plt+0x3db30>
   4f260:	ldr	r2, [sp, #276]	; 0x114
   4f264:	add	r3, sp, #256	; 0x100
   4f268:	ldrh	r1, [r3]
   4f26c:	ldrh	r0, [r2, #14]
   4f270:	mvn	r3, #1
   4f274:	sub	r3, r3, r1
   4f278:	ldr	r1, [r4, #36]	; 0x24
   4f27c:	sub	r3, r3, r0
   4f280:	add	r3, r3, r1
   4f284:	strh	r3, [r2, #16]
   4f288:	ldrb	r3, [r4, #17]
   4f28c:	cmp	r3, #0
   4f290:	addeq	r5, sp, #296	; 0x128
   4f294:	bne	4fb28 <fputs@plt+0x3ea14>
   4f298:	ldr	r0, [sp, #28]
   4f29c:	ldrh	r3, [r0, #18]
   4f2a0:	ldr	r1, [r0, #64]	; 0x40
   4f2a4:	ldrh	r2, [r0, #20]
   4f2a8:	add	r1, r1, r3, lsl #1
   4f2ac:	ldr	r3, [r0, #56]	; 0x38
   4f2b0:	ldrh	r1, [r1, #-2]
   4f2b4:	rev16	r1, r1
   4f2b8:	and	r2, r2, r1
   4f2bc:	add	r3, r3, r2
   4f2c0:	add	r2, r3, #9
   4f2c4:	b	4f2cc <fputs@plt+0x3e1b8>
   4f2c8:	mov	r3, r0
   4f2cc:	add	r0, r3, #1
   4f2d0:	str	r0, [sp, #336]	; 0x150
   4f2d4:	ldrb	ip, [r0, #-1]
   4f2d8:	cmp	r2, r0
   4f2dc:	movls	r1, #0
   4f2e0:	movhi	r1, #1
   4f2e4:	ands	r1, r1, ip, lsr #7
   4f2e8:	bne	4f2c8 <fputs@plt+0x3e1b4>
   4f2ec:	add	r3, r3, #10
   4f2f0:	add	ip, sp, #188	; 0xbc
   4f2f4:	add	r0, r0, #1
   4f2f8:	str	r0, [sp, #336]	; 0x150
   4f2fc:	ldrb	r1, [r0, #-1]
   4f300:	cmp	r3, r0
   4f304:	movls	r2, #0
   4f308:	movhi	r2, #1
   4f30c:	ands	r2, r2, r1, lsr #7
   4f310:	strb	r1, [ip], #1
   4f314:	bne	4f2f4 <fputs@plt+0x3e1e0>
   4f318:	ldr	r3, [sp, #28]
   4f31c:	ldrh	r1, [fp, #18]
   4f320:	str	r5, [sp, #8]
   4f324:	ldr	r3, [r3, #84]	; 0x54
   4f328:	mov	r0, fp
   4f32c:	stm	sp, {r2, r3}
   4f330:	add	r2, sp, #184	; 0xb8
   4f334:	sub	r3, ip, r2
   4f338:	bl	4e3c0 <fputs@plt+0x3d2ac>
   4f33c:	ldrb	r1, [fp, #5]
   4f340:	ldr	r3, [fp, #56]	; 0x38
   4f344:	ldr	r2, [sp, #316]	; 0x13c
   4f348:	add	r3, r3, r1
   4f34c:	rev	r2, r2
   4f350:	str	r2, [r3, #8]
   4f354:	ldr	r3, [sp, #276]	; 0x114
   4f358:	cmp	r3, #0
   4f35c:	beq	4f368 <fputs@plt+0x3e254>
   4f360:	ldr	r0, [r3, #72]	; 0x48
   4f364:	bl	4a50c <fputs@plt+0x393f8>
   4f368:	ldr	r3, [sp, #296]	; 0x128
   4f36c:	str	r3, [sp, #48]	; 0x30
   4f370:	b	4ec44 <fputs@plt+0x3db30>
   4f374:	ldr	r3, [sp, #48]	; 0x30
   4f378:	str	r3, [sp, #32]
   4f37c:	b	4e850 <fputs@plt+0x3d73c>
   4f380:	add	r5, sp, #296	; 0x128
   4f384:	mov	r2, r5
   4f388:	ldr	r0, [sp, #28]
   4f38c:	bl	4d690 <fputs@plt+0x3c57c>
   4f390:	ldrb	r3, [r4, #17]
   4f394:	cmp	r3, #0
   4f398:	beq	4eb1c <fputs@plt+0x3da08>
   4f39c:	b	4eb00 <fputs@plt+0x3d9ec>
   4f3a0:	ldr	r0, [pc, #660]	; 4f63c <fputs@plt+0x3e528>
   4f3a4:	mov	sl, r2
   4f3a8:	bl	35a00 <fputs@plt+0x248ec>
   4f3ac:	ldr	r2, [sp, #20]
   4f3b0:	mov	r1, #0
   4f3b4:	str	r0, [sp, #136]	; 0x88
   4f3b8:	ldr	r0, [sp, #52]	; 0x34
   4f3bc:	bl	10ee0 <memset@plt>
   4f3c0:	ldr	r3, [sp, #208]	; 0xd0
   4f3c4:	b	4ebbc <fputs@plt+0x3daa8>
   4f3c8:	ldr	r0, [pc, #624]	; 4f640 <fputs@plt+0x3e52c>
   4f3cc:	ldr	sl, [sp, #20]
   4f3d0:	bl	35a00 <fputs@plt+0x248ec>
   4f3d4:	ldr	r3, [sp, #208]	; 0xd0
   4f3d8:	str	r0, [sp, #136]	; 0x88
   4f3dc:	b	4ebbc <fputs@plt+0x3daa8>
   4f3e0:	ldr	r0, [pc, #604]	; 4f644 <fputs@plt+0x3e530>
   4f3e4:	ldr	sl, [sp, #84]	; 0x54
   4f3e8:	bl	35a00 <fputs@plt+0x248ec>
   4f3ec:	ldr	r3, [sp, #208]	; 0xd0
   4f3f0:	str	r0, [sp, #136]	; 0x88
   4f3f4:	b	4ebbc <fputs@plt+0x3daa8>
   4f3f8:	ldr	r0, [pc, #584]	; 4f648 <fputs@plt+0x3e534>
   4f3fc:	bl	35a00 <fputs@plt+0x248ec>
   4f400:	ldr	r3, [sp, #208]	; 0xd0
   4f404:	str	r0, [sp, #136]	; 0x88
   4f408:	b	4ebbc <fputs@plt+0x3daa8>
   4f40c:	ldr	r3, [sp, #40]	; 0x28
   4f410:	str	r3, [sp, #48]	; 0x30
   4f414:	b	4eaa0 <fputs@plt+0x3d98c>
   4f418:	str	r3, [sp, #48]	; 0x30
   4f41c:	b	4eaa0 <fputs@plt+0x3d98c>
   4f420:	mov	r1, r8
   4f424:	ldr	r0, [sp, #64]	; 0x40
   4f428:	str	r2, [sp, #112]	; 0x70
   4f42c:	str	r3, [sp, #108]	; 0x6c
   4f430:	bl	18538 <fputs@plt+0x7424>
   4f434:	ldr	r2, [sp, #112]	; 0x70
   4f438:	ldr	r3, [sp, #108]	; 0x6c
   4f43c:	b	4f0e4 <fputs@plt+0x3dfd0>
   4f440:	str	sl, [sp, #108]	; 0x6c
   4f444:	mov	sl, fp
   4f448:	mov	fp, r3
   4f44c:	ldr	ip, [sp, #200]	; 0xc8
   4f450:	cmp	ip, r5
   4f454:	ble	4fb90 <fputs@plt+0x3ea7c>
   4f458:	ldr	r9, [sp, #96]	; 0x60
   4f45c:	lsl	r6, r5, #1
   4f460:	ldr	r1, [sp, #212]	; 0xd4
   4f464:	mov	r8, sl
   4f468:	ldrh	r0, [r1, r6]
   4f46c:	cmp	r0, #0
   4f470:	beq	4f4e8 <fputs@plt+0x3e3d4>
   4f474:	ldr	r1, [r4]
   4f478:	add	r0, r0, #2
   4f47c:	add	r1, r0, r1
   4f480:	cmp	fp, r1
   4f484:	blt	4f65c <fputs@plt+0x3e548>
   4f488:	add	r5, r5, #1
   4f48c:	cmp	r9, #0
   4f490:	str	r5, [r7]
   4f494:	str	r1, [r4]
   4f498:	bne	4f4bc <fputs@plt+0x3e3a8>
   4f49c:	cmp	r5, ip
   4f4a0:	bge	4f4fc <fputs@plt+0x3e3e8>
   4f4a4:	ldr	r1, [sp, #212]	; 0xd4
   4f4a8:	add	r1, r1, r6
   4f4ac:	ldrh	r0, [r1, #2]
   4f4b0:	cmp	r0, #0
   4f4b4:	beq	4f624 <fputs@plt+0x3e510>
   4f4b8:	add	r0, r0, #2
   4f4bc:	ldr	r1, [r4, #4]
   4f4c0:	cmp	r5, ip
   4f4c4:	sub	r0, r1, r0
   4f4c8:	add	r6, r6, #2
   4f4cc:	str	r0, [r4, #4]
   4f4d0:	blt	4f460 <fputs@plt+0x3e34c>
   4f4d4:	ldr	sl, [sp, #84]	; 0x54
   4f4d8:	ldr	fp, [sp, #116]	; 0x74
   4f4dc:	ldr	r9, [sp, #120]	; 0x78
   4f4e0:	str	r8, [sp, #84]	; 0x54
   4f4e4:	b	4f510 <fputs@plt+0x3e3fc>
   4f4e8:	mov	r1, r5
   4f4ec:	ldr	r0, [sp, #64]	; 0x40
   4f4f0:	bl	18538 <fputs@plt+0x7424>
   4f4f4:	ldr	ip, [sp, #200]	; 0xc8
   4f4f8:	b	4f474 <fputs@plt+0x3e360>
   4f4fc:	ldr	fp, [sp, #116]	; 0x74
   4f500:	ldr	r9, [sp, #120]	; 0x78
   4f504:	mov	r3, sl
   4f508:	ldr	sl, [sp, #84]	; 0x54
   4f50c:	str	r3, [sp, #84]	; 0x54
   4f510:	ldr	r3, [sp, #84]	; 0x54
   4f514:	subs	r3, r3, #1
   4f518:	beq	4f73c <fputs@plt+0x3e628>
   4f51c:	ldr	r2, [sp, #84]	; 0x54
   4f520:	add	r1, sp, #360	; 0x168
   4f524:	add	r1, r1, r3, lsl #2
   4f528:	sub	r2, r2, #-1073741822	; 0xc0000002
   4f52c:	ldr	r6, [r1, #-84]	; 0xffffffac
   4f530:	lsl	r0, r2, #2
   4f534:	ldr	r1, [sp, #72]	; 0x48
   4f538:	add	r2, r0, #4
   4f53c:	add	r2, r1, r2
   4f540:	str	r2, [sp, #72]	; 0x48
   4f544:	ldr	r2, [sp, #56]	; 0x38
   4f548:	str	fp, [sp, #112]	; 0x70
   4f54c:	add	r2, r2, r0
   4f550:	ldr	fp, [sp, #92]	; 0x5c
   4f554:	str	r9, [sp, #116]	; 0x74
   4f558:	mov	r9, r2
   4f55c:	str	r3, [sp, #104]	; 0x68
   4f560:	add	r3, sp, #200	; 0xc8
   4f564:	str	r3, [sp, #64]	; 0x40
   4f568:	str	sl, [sp, #108]	; 0x6c
   4f56c:	ldr	r7, [r9]
   4f570:	ldr	r3, [sp, #96]	; 0x60
   4f574:	ldr	r0, [sp, #212]	; 0xd4
   4f578:	sub	sl, r7, r3
   4f57c:	ldr	r3, [sp, #72]	; 0x48
   4f580:	lsl	r5, sl, #1
   4f584:	sub	r4, r7, #1
   4f588:	ldrh	r1, [r0, r5]
   4f58c:	ldr	r8, [r3, #-4]
   4f590:	cmp	r1, #0
   4f594:	beq	4f714 <fputs@plt+0x3e600>
   4f598:	sub	r3, r7, sl
   4f59c:	lsl	r3, r3, #1
   4f5a0:	sub	sl, r3, #2
   4f5a4:	b	4f5d8 <fputs@plt+0x3e4c4>
   4f5a8:	ldr	r0, [sp, #212]	; 0xd4
   4f5ac:	ldrh	r2, [r0, r7]
   4f5b0:	ldrh	r3, [r0, r5]
   4f5b4:	add	r2, r2, #2
   4f5b8:	sub	r8, r8, r2
   4f5bc:	add	r3, r3, #2
   4f5c0:	subs	r2, r4, #1
   4f5c4:	add	r6, r6, r3
   4f5c8:	str	r4, [r9]
   4f5cc:	sub	r5, r5, #2
   4f5d0:	bmi	4f708 <fputs@plt+0x3e5f4>
   4f5d4:	mov	r4, r2
   4f5d8:	add	r7, sl, r5
   4f5dc:	ldrh	r2, [r0, r7]
   4f5e0:	cmp	r2, #0
   4f5e4:	beq	4f6b4 <fputs@plt+0x3e5a0>
   4f5e8:	cmp	r6, #0
   4f5ec:	beq	4f5a8 <fputs@plt+0x3e494>
   4f5f0:	cmp	fp, #0
   4f5f4:	bne	4f6c4 <fputs@plt+0x3e5b0>
   4f5f8:	ldr	r0, [sp, #212]	; 0xd4
   4f5fc:	ldrh	r2, [r0, r7]
   4f600:	ldrh	r3, [r0, r5]
   4f604:	add	r2, r2, #2
   4f608:	add	r1, r6, r3
   4f60c:	sub	r2, r8, r2
   4f610:	add	r1, r1, #1
   4f614:	cmp	r1, r2
   4f618:	bge	4f6c4 <fputs@plt+0x3e5b0>
   4f61c:	mov	r8, r2
   4f620:	b	4f5bc <fputs@plt+0x3e4a8>
   4f624:	mov	r1, r5
   4f628:	ldr	r0, [sp, #64]	; 0x40
   4f62c:	bl	18538 <fputs@plt+0x7424>
   4f630:	ldr	ip, [sp, #200]	; 0xc8
   4f634:	b	4f4b8 <fputs@plt+0x3e3a4>
   4f638:	bge	feafa0ec <fputs@plt+0xfeae8fd8>
   4f63c:	andeq	pc, r0, r4, asr #11
   4f640:	andeq	pc, r0, r7, lsl #12
   4f644:	andeq	pc, r0, r5, ror r6	; <UNPREDICTABLE>
   4f648:	andeq	pc, r0, r9, ror #12
   4f64c:	andeq	pc, r0, r1, ror r4	; <UNPREDICTABLE>
   4f650:	andeq	pc, r0, sl, lsl #14
   4f654:	muleq	r0, r6, r6
   4f658:	andeq	pc, r0, r0, asr #13
   4f65c:	cmp	ip, r5
   4f660:	ble	4fb90 <fputs@plt+0x3ea7c>
   4f664:	ldr	r3, [sp, #104]	; 0x68
   4f668:	cmp	r3, #0
   4f66c:	moveq	r2, #0
   4f670:	ldrne	r2, [r7, #-4]
   4f674:	cmp	r2, r5
   4f678:	bge	4fb78 <fputs@plt+0x3ea64>
   4f67c:	ldr	r3, [sp, #104]	; 0x68
   4f680:	ldr	r2, [sp, #108]	; 0x6c
   4f684:	add	r3, r3, #1
   4f688:	cmp	r3, r2
   4f68c:	str	r3, [sp, #104]	; 0x68
   4f690:	add	sl, sl, #1
   4f694:	add	r4, r4, #4
   4f698:	add	r7, r7, #4
   4f69c:	blt	4f07c <fputs@plt+0x3df68>
   4f6a0:	ldr	sl, [sp, #84]	; 0x54
   4f6a4:	ldr	fp, [sp, #116]	; 0x74
   4f6a8:	ldr	r9, [sp, #120]	; 0x78
   4f6ac:	str	r2, [sp, #84]	; 0x54
   4f6b0:	b	4f510 <fputs@plt+0x3e3fc>
   4f6b4:	mov	r1, r4
   4f6b8:	ldr	r0, [sp, #64]	; 0x40
   4f6bc:	bl	18538 <fputs@plt+0x7424>
   4f6c0:	b	4f5e8 <fputs@plt+0x3e4d4>
   4f6c4:	ldr	r4, [r9]
   4f6c8:	mov	r3, r6
   4f6cc:	mov	r6, r8
   4f6d0:	ldr	r2, [sp, #104]	; 0x68
   4f6d4:	cmp	r2, #1
   4f6d8:	ldr	r2, [sp, #72]	; 0x48
   4f6dc:	str	r3, [r2]
   4f6e0:	str	r8, [r2, #-4]!
   4f6e4:	str	r2, [sp, #72]	; 0x48
   4f6e8:	beq	4f728 <fputs@plt+0x3e614>
   4f6ec:	ldr	r3, [r9, #-4]!
   4f6f0:	cmp	r3, r4
   4f6f4:	bge	4fbac <fputs@plt+0x3ea98>
   4f6f8:	ldr	r3, [sp, #104]	; 0x68
   4f6fc:	sub	r3, r3, #1
   4f700:	str	r3, [sp, #104]	; 0x68
   4f704:	b	4f56c <fputs@plt+0x3e458>
   4f708:	mov	r3, r6
   4f70c:	mov	r6, r8
   4f710:	b	4f6d0 <fputs@plt+0x3e5bc>
   4f714:	mov	r1, sl
   4f718:	ldr	r0, [sp, #64]	; 0x40
   4f71c:	bl	18538 <fputs@plt+0x7424>
   4f720:	ldr	r0, [sp, #212]	; 0xd4
   4f724:	b	4f598 <fputs@plt+0x3e484>
   4f728:	cmp	r4, #0
   4f72c:	ldr	fp, [sp, #112]	; 0x70
   4f730:	ldr	sl, [sp, #108]	; 0x6c
   4f734:	ldr	r9, [sp, #116]	; 0x74
   4f738:	ble	4fbb0 <fputs@plt+0x3ea9c>
   4f73c:	ldr	r3, [sp, #172]	; 0xac
   4f740:	mov	r4, #0
   4f744:	mov	r6, r4
   4f748:	ldr	r3, [r3, #56]	; 0x38
   4f74c:	mov	r5, #1
   4f750:	add	r7, sp, #140	; 0x8c
   4f754:	ldrb	r3, [r3]
   4f758:	add	r8, sp, #336	; 0x150
   4f75c:	str	r3, [sp, #108]	; 0x6c
   4f760:	add	r3, sp, #216	; 0xd8
   4f764:	str	r3, [sp, #72]	; 0x48
   4f768:	add	r3, sp, #136	; 0x88
   4f76c:	str	r3, [sp, #112]	; 0x70
   4f770:	b	4f7f0 <fputs@plt+0x3e6dc>
   4f774:	ldr	r2, [sp, #92]	; 0x5c
   4f778:	mov	r3, #1
   4f77c:	cmp	r2, #0
   4f780:	mov	r1, r8
   4f784:	ldreq	r3, [sp, #140]	; 0x8c
   4f788:	str	r6, [sp]
   4f78c:	mov	r2, r7
   4f790:	ldr	r0, [sp, #88]	; 0x58
   4f794:	bl	4cb7c <fputs@plt+0x3ba68>
   4f798:	ldr	r1, [sp, #108]	; 0x6c
   4f79c:	cmp	r0, #0
   4f7a0:	str	r0, [sp, #136]	; 0x88
   4f7a4:	bne	4fb20 <fputs@plt+0x3ea0c>
   4f7a8:	ldr	r0, [sp, #336]	; 0x150
   4f7ac:	bl	35b34 <fputs@plt+0x24a20>
   4f7b0:	ldr	r1, [sp, #16]
   4f7b4:	ldr	r2, [sp, #200]	; 0xc8
   4f7b8:	ldr	r3, [sp, #336]	; 0x150
   4f7bc:	str	r2, [r1, r4, lsl #2]
   4f7c0:	ldr	r2, [sp, #88]	; 0x58
   4f7c4:	ldr	r1, [sp, #72]	; 0x48
   4f7c8:	str	r5, [sp, #64]	; 0x40
   4f7cc:	ldrb	r2, [r2, #17]
   4f7d0:	str	r3, [r1, r4, lsl #2]
   4f7d4:	cmp	r2, #0
   4f7d8:	bne	4f83c <fputs@plt+0x3e728>
   4f7dc:	ldr	r2, [sp, #84]	; 0x54
   4f7e0:	add	r4, r4, #1
   4f7e4:	cmp	r5, r2
   4f7e8:	add	r5, r5, #1
   4f7ec:	bge	4f878 <fputs@plt+0x3e764>
   4f7f0:	ldr	r3, [sp, #60]	; 0x3c
   4f7f4:	str	r4, [sp, #104]	; 0x68
   4f7f8:	cmp	r3, r4
   4f7fc:	ble	4f774 <fputs@plt+0x3e660>
   4f800:	ldr	r2, [sp, #52]	; 0x34
   4f804:	ldr	r3, [r2, r4, lsl #2]
   4f808:	str	r6, [r2, r4, lsl #2]
   4f80c:	ldr	r2, [sp, #72]	; 0x48
   4f810:	ldr	r0, [r3, #72]	; 0x48
   4f814:	str	r3, [sp, #336]	; 0x150
   4f818:	str	r3, [r2, r4, lsl #2]
   4f81c:	bl	47600 <fputs@plt+0x364ec>
   4f820:	str	r5, [sp, #64]	; 0x40
   4f824:	cmp	r0, #0
   4f828:	str	r0, [sp, #136]	; 0x88
   4f82c:	beq	4f7dc <fputs@plt+0x3e6c8>
   4f830:	ldr	sl, [sp, #64]	; 0x40
   4f834:	ldr	r3, [sp, #208]	; 0xd0
   4f838:	b	4ebbc <fputs@plt+0x3daa8>
   4f83c:	ldr	r2, [sp, #112]	; 0x70
   4f840:	ldr	r1, [r3, #84]	; 0x54
   4f844:	ldr	r0, [sp, #88]	; 0x58
   4f848:	ldr	r3, [fp, #84]	; 0x54
   4f84c:	str	r2, [sp]
   4f850:	mov	r2, #5
   4f854:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4f858:	ldr	r3, [sp, #136]	; 0x88
   4f85c:	cmp	r3, #0
   4f860:	beq	4f7dc <fputs@plt+0x3e6c8>
   4f864:	b	4f830 <fputs@plt+0x3e71c>
   4f868:	ldr	r0, [pc, #-548]	; 4f64c <fputs@plt+0x3e538>
   4f86c:	bl	35a00 <fputs@plt+0x248ec>
   4f870:	str	r0, [sp, #48]	; 0x30
   4f874:	b	4ec44 <fputs@plt+0x3db30>
   4f878:	ldr	r5, [sp, #216]	; 0xd8
   4f87c:	ldr	r6, [sp, #72]	; 0x48
   4f880:	add	ip, sp, #162	; 0xa2
   4f884:	ldr	r1, [r5, #72]	; 0x48
   4f888:	ldr	r2, [r5, #84]	; 0x54
   4f88c:	mov	r3, sl
   4f890:	ldrh	r1, [r1, #24]
   4f894:	add	r0, sp, #296	; 0x128
   4f898:	add	r4, sp, #316	; 0x13c
   4f89c:	str	r2, [sp, #296]	; 0x128
   4f8a0:	str	r2, [sp, #316]	; 0x13c
   4f8a4:	strh	r1, [sp, #160]	; 0xa0
   4f8a8:	ldr	r2, [sp, #64]	; 0x40
   4f8ac:	add	r3, r3, #1
   4f8b0:	cmp	r3, r2
   4f8b4:	beq	4f914 <fputs@plt+0x3e800>
   4f8b8:	ldr	r2, [r6, r3, lsl #2]
   4f8bc:	ldr	r1, [r2, #84]	; 0x54
   4f8c0:	ldr	r2, [r2, #72]	; 0x48
   4f8c4:	str	r1, [r0, r3, lsl #2]
   4f8c8:	ldr	lr, [sp, #296]	; 0x128
   4f8cc:	ldrh	r2, [r2, #24]
   4f8d0:	cmp	r1, lr
   4f8d4:	str	r1, [r4, r3, lsl #2]
   4f8d8:	strh	r2, [ip], #2
   4f8dc:	beq	4f8fc <fputs@plt+0x3e7e8>
   4f8e0:	mov	r2, sl
   4f8e4:	add	r2, r2, #1
   4f8e8:	cmp	r2, r3
   4f8ec:	beq	4f8a8 <fputs@plt+0x3e794>
   4f8f0:	ldr	lr, [r0, r2, lsl #2]
   4f8f4:	cmp	r1, lr
   4f8f8:	bne	4f8e4 <fputs@plt+0x3e7d0>
   4f8fc:	ldr	r0, [pc, #-692]	; 4f650 <fputs@plt+0x3e53c>
   4f900:	bl	35a00 <fputs@plt+0x248ec>
   4f904:	ldr	sl, [sp, #64]	; 0x40
   4f908:	ldr	r3, [sp, #208]	; 0xd0
   4f90c:	str	r0, [sp, #136]	; 0x88
   4f910:	b	4ebbc <fputs@plt+0x3daa8>
   4f914:	mov	r7, sl
   4f918:	mvn	r8, #0
   4f91c:	mov	r6, sl
   4f920:	add	r3, sp, #316	; 0x13c
   4f924:	str	r3, [sp, #16]
   4f928:	ldr	r3, [sp, #64]	; 0x40
   4f92c:	ldr	r1, [sp, #316]	; 0x13c
   4f930:	cmp	r3, #1
   4f934:	movne	r4, r6
   4f938:	movne	r2, #1
   4f93c:	beq	4fbc4 <fputs@plt+0x3eab0>
   4f940:	ldr	r3, [sp, #16]
   4f944:	ldr	r3, [r3, r2, lsl #2]
   4f948:	cmp	r3, r1
   4f94c:	movcc	r1, r3
   4f950:	ldr	r3, [sp, #64]	; 0x40
   4f954:	movcc	r4, r2
   4f958:	add	r2, r2, #1
   4f95c:	cmp	r2, r3
   4f960:	bne	4f940 <fputs@plt+0x3e82c>
   4f964:	add	r3, sp, #360	; 0x168
   4f968:	add	r2, r3, r4, lsl #2
   4f96c:	cmp	r4, r7
   4f970:	str	r1, [sp, #140]	; 0x8c
   4f974:	str	r8, [r2, #-44]	; 0xffffffd4
   4f978:	beq	4f9d4 <fputs@plt+0x3e8c0>
   4f97c:	ble	4f9a8 <fputs@plt+0x3e894>
   4f980:	ldr	r3, [sp, #88]	; 0x58
   4f984:	ldr	r2, [r2, #-144]	; 0xffffff70
   4f988:	ldr	r1, [r3, #44]	; 0x2c
   4f98c:	ldr	r0, [r2, #72]	; 0x48
   4f990:	mov	r3, #0
   4f994:	add	r1, r1, #1
   4f998:	add	r1, r1, r4
   4f99c:	strh	r3, [r0, #24]
   4f9a0:	bl	17b50 <fputs@plt+0x6a3c>
   4f9a4:	ldr	r1, [sp, #140]	; 0x8c
   4f9a8:	ldr	r3, [sp, #72]	; 0x48
   4f9ac:	ldr	sl, [r3, r7, lsl #2]
   4f9b0:	add	r3, sp, #360	; 0x168
   4f9b4:	add	r4, r3, r4, lsl #1
   4f9b8:	ldr	r2, [sl, #72]	; 0x48
   4f9bc:	ldrh	ip, [r4, #-200]	; 0xffffff38
   4f9c0:	mov	r0, r2
   4f9c4:	strh	ip, [r2, #24]
   4f9c8:	bl	17b50 <fputs@plt+0x6a3c>
   4f9cc:	ldr	r2, [sp, #140]	; 0x8c
   4f9d0:	str	r2, [sl, #84]	; 0x54
   4f9d4:	ldr	r3, [sp, #64]	; 0x40
   4f9d8:	add	r7, r7, #1
   4f9dc:	cmp	r7, r3
   4f9e0:	bne	4f928 <fputs@plt+0x3e814>
   4f9e4:	ldr	r1, [sp, #104]	; 0x68
   4f9e8:	add	r2, sp, #360	; 0x168
   4f9ec:	ldr	r3, [sp, #108]	; 0x6c
   4f9f0:	add	r2, r2, r1, lsl #2
   4f9f4:	ldr	r0, [sp, #60]	; 0x3c
   4f9f8:	ldr	r2, [r2, #-144]	; 0xffffff70
   4f9fc:	lsr	r3, r3, #3
   4fa00:	ldr	ip, [sp, #64]	; 0x40
   4fa04:	ldr	r1, [r2, #84]	; 0x54
   4fa08:	eor	r3, r3, #1
   4fa0c:	cmp	r0, ip
   4fa10:	moveq	r3, #0
   4fa14:	andne	r3, r3, #1
   4fa18:	cmp	r3, #0
   4fa1c:	rev	r3, r1
   4fa20:	ldr	r1, [sp, #80]	; 0x50
   4fa24:	mov	sl, r6
   4fa28:	str	r3, [r1]
   4fa2c:	beq	4fa58 <fputs@plt+0x3e944>
   4fa30:	cmp	r0, ip
   4fa34:	ldr	r1, [sp, #100]	; 0x64
   4fa38:	addlt	r3, sp, #212	; 0xd4
   4fa3c:	addge	r3, sp, #168	; 0xa8
   4fa40:	add	r3, r3, r1
   4fa44:	ldr	r2, [r2, #56]	; 0x38
   4fa48:	ldr	r3, [r3, #4]
   4fa4c:	ldr	r3, [r3, #56]	; 0x38
   4fa50:	ldr	r3, [r3, #8]
   4fa54:	str	r3, [r2, #8]
   4fa58:	ldr	r3, [sp, #88]	; 0x58
   4fa5c:	ldrb	r3, [r3, #17]
   4fa60:	cmp	r3, #0
   4fa64:	bne	501b8 <fputs@plt+0x3f0a4>
   4fa68:	ldr	r3, [sp, #104]	; 0x68
   4fa6c:	cmp	r3, #0
   4fa70:	beq	4fc14 <fputs@plt+0x3eb00>
   4fa74:	mov	r8, sl
   4fa78:	mov	r6, sl
   4fa7c:	add	r7, sp, #136	; 0x88
   4fa80:	add	r3, sp, #336	; 0x150
   4fa84:	str	r3, [sp, #16]
   4fa88:	ldr	r3, [sp, #56]	; 0x38
   4fa8c:	ldr	ip, [sp, #212]	; 0xd4
   4fa90:	ldrb	r0, [r5, #4]
   4fa94:	ldr	r2, [r3, r6, lsl #2]
   4fa98:	ldr	r3, [sp, #208]	; 0xd0
   4fa9c:	ldr	lr, [sp, #36]	; 0x24
   4faa0:	lsl	r1, r2, #1
   4faa4:	cmp	r0, #0
   4faa8:	ldrh	r1, [ip, r1]
   4faac:	ldr	ip, [sp, #24]
   4fab0:	lsl	r0, r2, #2
   4fab4:	add	ip, r1, ip
   4fab8:	ldr	r2, [r3, r2, lsl #2]
   4fabc:	add	r4, lr, r8
   4fac0:	bne	4fbdc <fputs@plt+0x3eac8>
   4fac4:	ldr	r3, [r5, #56]	; 0x38
   4fac8:	ldr	r1, [r2]
   4facc:	str	r1, [r3, #8]
   4fad0:	str	r7, [sp, #8]
   4fad4:	ldr	r1, [sp, #32]
   4fad8:	ldr	r3, [r5, #84]	; 0x54
   4fadc:	add	r1, r1, r6
   4fae0:	str	r3, [sp, #4]
   4fae4:	str	r4, [sp]
   4fae8:	mov	r3, ip
   4faec:	mov	r0, fp
   4faf0:	add	r8, r8, ip
   4faf4:	bl	4e3c0 <fputs@plt+0x3d2ac>
   4faf8:	ldr	r3, [sp, #136]	; 0x88
   4fafc:	cmp	r3, #0
   4fb00:	bne	4f830 <fputs@plt+0x3e71c>
   4fb04:	ldr	r3, [sp, #104]	; 0x68
   4fb08:	add	r6, r6, #1
   4fb0c:	cmp	r6, r3
   4fb10:	beq	4fc14 <fputs@plt+0x3eb00>
   4fb14:	ldr	r3, [sp, #72]	; 0x48
   4fb18:	ldr	r5, [r3, r6, lsl #2]
   4fb1c:	b	4fa88 <fputs@plt+0x3e974>
   4fb20:	str	r4, [sp, #64]	; 0x40
   4fb24:	b	4f830 <fputs@plt+0x3e71c>
   4fb28:	add	r5, sp, #296	; 0x128
   4fb2c:	ldr	r3, [fp, #84]	; 0x54
   4fb30:	mov	r0, r4
   4fb34:	mov	r2, #5
   4fb38:	ldr	r1, [sp, #316]	; 0x13c
   4fb3c:	str	r5, [sp]
   4fb40:	bl	4d3b8 <fputs@plt+0x3c2a4>
   4fb44:	ldr	r0, [sp, #276]	; 0x114
   4fb48:	add	r3, sp, #256	; 0x100
   4fb4c:	ldrh	r2, [r0, #12]
   4fb50:	ldrh	r3, [r3]
   4fb54:	cmp	r2, r3
   4fb58:	bcs	4f298 <fputs@plt+0x3e184>
   4fb5c:	ldr	r3, [sp, #296]	; 0x128
   4fb60:	ldr	r1, [sp, #336]	; 0x150
   4fb64:	cmp	r3, #0
   4fb68:	bne	4f298 <fputs@plt+0x3e184>
   4fb6c:	mov	r2, r5
   4fb70:	bl	4d508 <fputs@plt+0x3c3f4>
   4fb74:	b	4f298 <fputs@plt+0x3e184>
   4fb78:	ldr	r0, [pc, #-1324]	; 4f654 <fputs@plt+0x3e540>
   4fb7c:	ldr	sl, [sp, #84]	; 0x54
   4fb80:	bl	35a00 <fputs@plt+0x248ec>
   4fb84:	ldr	r3, [sp, #208]	; 0xd0
   4fb88:	str	r0, [sp, #136]	; 0x88
   4fb8c:	b	4ebbc <fputs@plt+0x3daa8>
   4fb90:	ldr	r3, [sp, #104]	; 0x68
   4fb94:	ldr	sl, [sp, #84]	; 0x54
   4fb98:	add	r3, r3, #1
   4fb9c:	ldr	fp, [sp, #116]	; 0x74
   4fba0:	ldr	r9, [sp, #120]	; 0x78
   4fba4:	str	r3, [sp, #84]	; 0x54
   4fba8:	b	4f510 <fputs@plt+0x3e3fc>
   4fbac:	ldr	sl, [sp, #108]	; 0x6c
   4fbb0:	ldr	r0, [pc, #-1376]	; 4f658 <fputs@plt+0x3e544>
   4fbb4:	bl	35a00 <fputs@plt+0x248ec>
   4fbb8:	ldr	r3, [sp, #208]	; 0xd0
   4fbbc:	str	r0, [sp, #136]	; 0x88
   4fbc0:	b	4ebbc <fputs@plt+0x3daa8>
   4fbc4:	cmp	r7, #0
   4fbc8:	str	r1, [sp, #140]	; 0x8c
   4fbcc:	str	r8, [sp, #316]	; 0x13c
   4fbd0:	movne	r4, r6
   4fbd4:	bne	4f9a8 <fputs@plt+0x3e894>
   4fbd8:	b	4f9d4 <fputs@plt+0x3e8c0>
   4fbdc:	ldr	lr, [sp, #96]	; 0x60
   4fbe0:	cmp	lr, #0
   4fbe4:	bne	50364 <fputs@plt+0x3f250>
   4fbe8:	cmp	r1, #4
   4fbec:	sub	r2, r2, #4
   4fbf0:	bne	4fad0 <fputs@plt+0x3e9bc>
   4fbf4:	mov	r1, r2
   4fbf8:	ldr	r3, [fp, #76]	; 0x4c
   4fbfc:	mov	r0, fp
   4fc00:	str	r2, [sp, #80]	; 0x50
   4fc04:	blx	r3
   4fc08:	ldr	r2, [sp, #80]	; 0x50
   4fc0c:	mov	ip, r0
   4fc10:	b	4fad0 <fputs@plt+0x3e9bc>
   4fc14:	ldr	r3, [sp, #64]	; 0x40
   4fc18:	add	r2, sp, #336	; 0x150
   4fc1c:	rsb	r3, r3, #1
   4fc20:	str	r2, [sp, #80]	; 0x50
   4fc24:	add	r2, sp, #200	; 0xc8
   4fc28:	str	r2, [sp, #84]	; 0x54
   4fc2c:	str	r9, [sp, #104]	; 0x68
   4fc30:	add	r2, sp, #208	; 0xd0
   4fc34:	mov	r9, r3
   4fc38:	str	r2, [sp, #96]	; 0x60
   4fc3c:	add	r2, sp, #212	; 0xd4
   4fc40:	str	r2, [sp, #100]	; 0x64
   4fc44:	str	fp, [sp, #124]	; 0x7c
   4fc48:	str	sl, [sp, #128]	; 0x80
   4fc4c:	eor	r2, r9, r9, asr #31
   4fc50:	sub	r2, r2, r9, asr #31
   4fc54:	add	r3, sp, #360	; 0x168
   4fc58:	add	r3, r3, r2
   4fc5c:	str	r3, [sp, #120]	; 0x78
   4fc60:	ldrb	r3, [r3, #-216]	; 0xffffff28
   4fc64:	cmp	r3, #0
   4fc68:	bne	4ff9c <fputs@plt+0x3ee88>
   4fc6c:	cmp	r9, #0
   4fc70:	blt	500ec <fputs@plt+0x3efd8>
   4fc74:	beq	4fe70 <fputs@plt+0x3ed5c>
   4fc78:	sub	r3, r2, #1
   4fc7c:	add	r1, sp, #360	; 0x168
   4fc80:	lsl	r3, r3, #2
   4fc84:	add	r1, r1, r3
   4fc88:	ldr	r5, [r1, #-124]	; 0xffffff84
   4fc8c:	ldr	r1, [sp, #60]	; 0x3c
   4fc90:	cmp	r1, r2
   4fc94:	addgt	r1, sp, #360	; 0x168
   4fc98:	addgt	r3, r1, r3
   4fc9c:	ldrle	r8, [sp, #200]	; 0xc8
   4fca0:	ldrgt	r8, [r3, #-104]	; 0xffffff98
   4fca4:	ldrgt	r3, [sp, #104]	; 0x68
   4fca8:	addgt	r8, r3, r8
   4fcac:	lsl	r3, r2, #2
   4fcb0:	add	r2, sp, #360	; 0x168
   4fcb4:	str	r3, [sp, #56]	; 0x38
   4fcb8:	add	r3, r2, r3
   4fcbc:	ldr	r2, [sp, #104]	; 0x68
   4fcc0:	ldr	r6, [r3, #-124]	; 0xffffff84
   4fcc4:	add	r5, r5, r2
   4fcc8:	sub	r6, r6, r5
   4fccc:	ldr	r2, [sp, #56]	; 0x38
   4fcd0:	add	r3, sp, #360	; 0x168
   4fcd4:	add	r3, r3, r2
   4fcd8:	cmp	r8, r5
   4fcdc:	ldr	r4, [r3, #-144]	; 0xffffff70
   4fce0:	add	r3, r5, r6
   4fce4:	str	r3, [sp, #116]	; 0x74
   4fce8:	ldr	r3, [r4, #64]	; 0x40
   4fcec:	ldrh	r7, [r4, #18]
   4fcf0:	add	r3, r3, r6, lsl #1
   4fcf4:	ldrb	fp, [r4, #1]
   4fcf8:	str	r3, [sp, #16]
   4fcfc:	ldrb	r3, [r4, #5]
   4fd00:	add	r2, r8, r7
   4fd04:	add	fp, r2, fp
   4fd08:	ldr	sl, [r4, #56]	; 0x38
   4fd0c:	str	r3, [sp, #92]	; 0x5c
   4fd10:	bge	4fd50 <fputs@plt+0x3ec3c>
   4fd14:	ldr	r3, [sp, #100]	; 0x64
   4fd18:	sub	r2, r5, r8
   4fd1c:	str	r3, [sp]
   4fd20:	mov	r1, r8
   4fd24:	ldr	r3, [sp, #96]	; 0x60
   4fd28:	mov	r0, r4
   4fd2c:	bl	1180c <fputs@plt+0x6f8>
   4fd30:	lsl	r2, r7, #1
   4fd34:	mov	r3, r0
   4fd38:	ldr	r0, [r4, #64]	; 0x40
   4fd3c:	str	r3, [sp, #32]
   4fd40:	add	r1, r0, r3, lsl #1
   4fd44:	bl	11054 <memmove@plt>
   4fd48:	ldr	r3, [sp, #32]
   4fd4c:	sub	r7, r7, r3
   4fd50:	add	r3, r5, r6
   4fd54:	cmp	fp, r3
   4fd58:	ble	4fd7c <fputs@plt+0x3ec68>
   4fd5c:	ldr	r3, [sp, #100]	; 0x64
   4fd60:	add	r1, r5, r6
   4fd64:	str	r3, [sp]
   4fd68:	sub	r2, fp, r1
   4fd6c:	ldr	r3, [sp, #96]	; 0x60
   4fd70:	mov	r0, r4
   4fd74:	bl	1180c <fputs@plt+0x6f8>
   4fd78:	sub	r7, r7, r0
   4fd7c:	ldr	r2, [sp, #92]	; 0x5c
   4fd80:	add	r3, r2, #5
   4fd84:	add	r2, r2, #6
   4fd88:	mov	r1, r2
   4fd8c:	str	r2, [sp, #112]	; 0x70
   4fd90:	ldrb	r2, [sl, r3]
   4fd94:	str	r3, [sp, #108]	; 0x6c
   4fd98:	ldrb	r3, [sl, r1]
   4fd9c:	orr	r3, r3, r2, lsl #8
   4fda0:	sub	r3, r3, #1
   4fda4:	ldr	r2, [sp, #16]
   4fda8:	uxth	r3, r3
   4fdac:	add	r3, r3, #1
   4fdb0:	add	r3, sl, r3
   4fdb4:	cmp	r2, r3
   4fdb8:	str	r3, [sp, #336]	; 0x150
   4fdbc:	bhi	4febc <fputs@plt+0x3eda8>
   4fdc0:	cmp	r8, r5
   4fdc4:	bgt	50160 <fputs@plt+0x3f04c>
   4fdc8:	ldrb	r2, [r4, #1]
   4fdcc:	cmp	r2, #0
   4fdd0:	beq	4fe88 <fputs@plt+0x3ed74>
   4fdd4:	ldr	r3, [sp, #128]	; 0x80
   4fdd8:	str	r3, [sp, #32]
   4fddc:	b	4fdec <fputs@plt+0x3ecd8>
   4fde0:	ldr	r3, [sp, #32]
   4fde4:	cmp	r3, r2
   4fde8:	bge	4fe88 <fputs@plt+0x3ed74>
   4fdec:	ldr	r1, [sp, #32]
   4fdf0:	add	r3, r4, r1, lsl #1
   4fdf4:	ldrh	fp, [r3, #22]
   4fdf8:	add	r3, r1, #1
   4fdfc:	str	r3, [sp, #32]
   4fe00:	add	fp, fp, r8
   4fe04:	sub	r3, fp, r5
   4fe08:	cmp	r3, #0
   4fe0c:	cmpge	r6, r3
   4fe10:	ble	4fde0 <fputs@plt+0x3eccc>
   4fe14:	ldr	r1, [r4, #64]	; 0x40
   4fe18:	sub	r2, r7, r3
   4fe1c:	add	r3, r1, r3, lsl #1
   4fe20:	mov	r1, r3
   4fe24:	lsl	r2, r2, #1
   4fe28:	add	r0, r3, #2
   4fe2c:	str	r3, [sp, #132]	; 0x84
   4fe30:	bl	11054 <memmove@plt>
   4fe34:	ldr	r2, [sp, #84]	; 0x54
   4fe38:	ldr	r3, [sp, #132]	; 0x84
   4fe3c:	str	r2, [sp, #8]
   4fe40:	mov	r2, #1
   4fe44:	str	r2, [sp, #4]
   4fe48:	str	fp, [sp]
   4fe4c:	ldr	r2, [sp, #80]	; 0x50
   4fe50:	ldr	r1, [sp, #16]
   4fe54:	mov	r0, r4
   4fe58:	bl	11920 <fputs@plt+0x80c>
   4fe5c:	add	r7, r7, #1
   4fe60:	cmp	r0, #0
   4fe64:	bne	4febc <fputs@plt+0x3eda8>
   4fe68:	ldrb	r2, [r4, #1]
   4fe6c:	b	4fde0 <fputs@plt+0x3eccc>
   4fe70:	lsl	r3, r2, #2
   4fe74:	str	r3, [sp, #56]	; 0x38
   4fe78:	ldr	r6, [sp, #236]	; 0xec
   4fe7c:	mov	r8, r9
   4fe80:	mov	r5, r9
   4fe84:	b	4fccc <fputs@plt+0x3ebb8>
   4fe88:	ldr	ip, [sp, #84]	; 0x54
   4fe8c:	ldr	r3, [r4, #64]	; 0x40
   4fe90:	sub	r0, r6, r7
   4fe94:	add	r2, r5, r7
   4fe98:	stmib	sp, {r0, ip}
   4fe9c:	str	r2, [sp]
   4fea0:	ldr	r1, [sp, #16]
   4fea4:	add	r3, r3, r7, lsl #1
   4fea8:	ldr	r2, [sp, #80]	; 0x50
   4feac:	mov	r0, r4
   4feb0:	bl	11920 <fputs@plt+0x80c>
   4feb4:	cmp	r0, #0
   4feb8:	beq	50110 <fputs@plt+0x3effc>
   4febc:	cmp	r6, #0
   4fec0:	ble	4ff44 <fputs@plt+0x3ee30>
   4fec4:	ldr	r3, [sp, #116]	; 0x74
   4fec8:	lsl	fp, r5, #2
   4fecc:	lsl	r8, r5, #1
   4fed0:	lsl	r2, r3, #1
   4fed4:	ldr	r7, [sp, #212]	; 0xd4
   4fed8:	mov	r5, r8
   4fedc:	mov	sl, fp
   4fee0:	str	fp, [sp, #16]
   4fee4:	mov	fp, r8
   4fee8:	mov	r8, r6
   4feec:	mov	r6, r4
   4fef0:	mov	r4, r2
   4fef4:	ldrh	r3, [r7, r5]
   4fef8:	cmp	r3, #0
   4fefc:	bne	4ff20 <fputs@plt+0x3ee0c>
   4ff00:	ldr	r3, [sp, #204]	; 0xcc
   4ff04:	ldr	r1, [sp, #208]	; 0xd0
   4ff08:	mov	r0, r3
   4ff0c:	ldr	r3, [r3, #76]	; 0x4c
   4ff10:	ldr	r1, [r1, sl]
   4ff14:	blx	r3
   4ff18:	strh	r0, [r7, r5]
   4ff1c:	ldr	r7, [sp, #212]	; 0xd4
   4ff20:	add	r5, r5, #2
   4ff24:	cmp	r5, r4
   4ff28:	add	sl, sl, #4
   4ff2c:	bne	4fef4 <fputs@plt+0x3ede0>
   4ff30:	mov	r4, r6
   4ff34:	mov	r6, r8
   4ff38:	mov	r8, fp
   4ff3c:	ldr	fp, [sp, #16]
   4ff40:	b	4ff50 <fputs@plt+0x3ee3c>
   4ff44:	ldr	r7, [sp, #212]	; 0xd4
   4ff48:	lsl	r8, r5, #1
   4ff4c:	lsl	fp, r5, #2
   4ff50:	ldr	r2, [sp, #208]	; 0xd0
   4ff54:	add	r3, r7, r8
   4ff58:	mov	r1, r6
   4ff5c:	add	r2, r2, fp
   4ff60:	mov	r0, r4
   4ff64:	bl	36610 <fputs@plt+0x254fc>
   4ff68:	cmp	r0, #0
   4ff6c:	str	r0, [sp, #136]	; 0x88
   4ff70:	bne	4f830 <fputs@plt+0x3e71c>
   4ff74:	ldr	r2, [sp, #56]	; 0x38
   4ff78:	add	r3, sp, #360	; 0x168
   4ff7c:	add	r3, r3, r2
   4ff80:	ldr	r2, [sp, #120]	; 0x78
   4ff84:	mov	r1, #1
   4ff88:	ldr	r3, [r3, #-84]	; 0xffffffac
   4ff8c:	strb	r1, [r2, #-216]	; 0xffffff28
   4ff90:	ldr	r2, [sp, #20]
   4ff94:	sub	r3, r2, r3
   4ff98:	strh	r3, [r4, #16]
   4ff9c:	ldr	r3, [sp, #64]	; 0x40
   4ffa0:	add	r9, r9, #1
   4ffa4:	cmp	r9, r3
   4ffa8:	bne	4fc4c <fputs@plt+0x3eb38>
   4ffac:	ldr	r3, [sp, #40]	; 0x28
   4ffb0:	ldr	fp, [sp, #124]	; 0x7c
   4ffb4:	cmp	r3, #1
   4ffb8:	bne	4ffdc <fputs@plt+0x3eec8>
   4ffbc:	ldrh	r3, [fp, #18]
   4ffc0:	cmp	r3, #0
   4ffc4:	bne	4ffdc <fputs@plt+0x3eec8>
   4ffc8:	ldr	r4, [sp, #216]	; 0xd8
   4ffcc:	ldrb	r2, [fp, #5]
   4ffd0:	ldrh	r3, [r4, #16]
   4ffd4:	cmp	r2, r3
   4ffd8:	bls	50044 <fputs@plt+0x3ef30>
   4ffdc:	ldr	r3, [sp, #88]	; 0x58
   4ffe0:	ldr	r2, [sp, #24]
   4ffe4:	ldrb	r1, [r3, #17]
   4ffe8:	adds	r3, r1, #0
   4ffec:	movne	r3, #1
   4fff0:	cmp	r2, #0
   4fff4:	movne	r3, #0
   4fff8:	cmp	r3, #0
   4fffc:	beq	50058 <fputs@plt+0x3ef44>
   50000:	ldr	r3, [sp, #64]	; 0x40
   50004:	ldr	r4, [sp, #72]	; 0x48
   50008:	add	r7, sp, #136	; 0x88
   5000c:	add	r5, r4, r3, lsl #2
   50010:	mov	r6, #5
   50014:	ldr	r3, [r4], #4
   50018:	mov	r2, r6
   5001c:	ldr	r0, [sp, #88]	; 0x58
   50020:	ldr	r1, [r3, #56]	; 0x38
   50024:	ldr	r3, [r3, #84]	; 0x54
   50028:	ldr	r1, [r1, #8]
   5002c:	str	r7, [sp]
   50030:	rev	r1, r1
   50034:	bl	4d3b8 <fputs@plt+0x3c2a4>
   50038:	cmp	r5, r4
   5003c:	bne	50014 <fputs@plt+0x3ef00>
   50040:	b	50058 <fputs@plt+0x3ef44>
   50044:	mov	r0, r4
   50048:	bl	36390 <fputs@plt+0x2527c>
   5004c:	cmp	r0, #0
   50050:	str	r0, [sp, #136]	; 0x88
   50054:	beq	500bc <fputs@plt+0x3efa8>
   50058:	ldr	r3, [sp, #60]	; 0x3c
   5005c:	ldr	r2, [sp, #64]	; 0x40
   50060:	cmp	r3, r2
   50064:	ble	500b0 <fputs@plt+0x3ef9c>
   50068:	ldr	r3, [sp, #64]	; 0x40
   5006c:	ldr	r2, [sp, #52]	; 0x34
   50070:	mov	r4, r3
   50074:	add	r5, r2, r3, lsl #2
   50078:	add	r6, sp, #136	; 0x88
   5007c:	ldr	r3, [sp, #136]	; 0x88
   50080:	add	r4, r4, #1
   50084:	cmp	r3, #0
   50088:	ldr	r0, [r5], #4
   5008c:	bne	50098 <fputs@plt+0x3ef84>
   50090:	mov	r1, r6
   50094:	bl	4e3a0 <fputs@plt+0x3d28c>
   50098:	ldr	r3, [sp, #60]	; 0x3c
   5009c:	cmp	r3, r4
   500a0:	bgt	5007c <fputs@plt+0x3ef68>
   500a4:	ldr	r3, [sp, #208]	; 0xd0
   500a8:	ldr	sl, [sp, #64]	; 0x40
   500ac:	b	4ebbc <fputs@plt+0x3daa8>
   500b0:	mov	sl, r2
   500b4:	ldr	r3, [sp, #208]	; 0xd0
   500b8:	b	4ebbc <fputs@plt+0x3daa8>
   500bc:	add	r7, sp, #136	; 0x88
   500c0:	mov	r1, fp
   500c4:	mov	r2, r7
   500c8:	mov	r0, r4
   500cc:	bl	4d690 <fputs@plt+0x3c57c>
   500d0:	ldr	r3, [sp, #136]	; 0x88
   500d4:	cmp	r3, #0
   500d8:	bne	50058 <fputs@plt+0x3ef44>
   500dc:	mov	r1, r7
   500e0:	mov	r0, r4
   500e4:	bl	4e3a0 <fputs@plt+0x3d28c>
   500e8:	b	50058 <fputs@plt+0x3ef44>
   500ec:	sub	r3, r2, #1
   500f0:	add	r1, sp, #360	; 0x168
   500f4:	lsl	r3, r3, #2
   500f8:	add	r1, r1, r3
   500fc:	ldr	r5, [r1, #-124]	; 0xffffff84
   50100:	ldr	r1, [r1, #-104]	; 0xffffff98
   50104:	cmp	r1, r5
   50108:	bge	4fc8c <fputs@plt+0x3eb78>
   5010c:	b	4ff9c <fputs@plt+0x3ee88>
   50110:	ldr	r3, [sp, #92]	; 0x5c
   50114:	uxth	r6, r6
   50118:	add	r3, sl, r3
   5011c:	lsr	r2, r6, #8
   50120:	strb	r0, [r4, #1]
   50124:	strh	r6, [r4, #18]
   50128:	strb	r2, [r3, #3]
   5012c:	ldrh	r2, [r4, #18]
   50130:	strb	r2, [r3, #4]
   50134:	ldr	r3, [sp, #336]	; 0x150
   50138:	ldr	r2, [sp, #108]	; 0x6c
   5013c:	sub	r3, r3, sl
   50140:	asr	r3, r3, #8
   50144:	strb	r3, [sl, r2]
   50148:	ldr	r3, [sp, #336]	; 0x150
   5014c:	ldr	r2, [sp, #112]	; 0x70
   50150:	sub	r3, r3, sl
   50154:	strb	r3, [sl, r2]
   50158:	str	r0, [sp, #136]	; 0x88
   5015c:	b	4ff74 <fputs@plt+0x3ee60>
   50160:	sub	fp, r8, r5
   50164:	cmp	fp, r6
   50168:	movge	fp, r6
   5016c:	ldr	r3, [r4, #64]	; 0x40
   50170:	lsl	r2, r7, #1
   50174:	mov	r1, r3
   50178:	add	r0, r3, fp, lsl #1
   5017c:	str	r3, [sp, #32]
   50180:	bl	11054 <memmove@plt>
   50184:	ldr	r2, [sp, #84]	; 0x54
   50188:	str	fp, [sp, #4]
   5018c:	str	r2, [sp, #8]
   50190:	ldr	r3, [sp, #32]
   50194:	str	r5, [sp]
   50198:	ldr	r2, [sp, #80]	; 0x50
   5019c:	ldr	r1, [sp, #16]
   501a0:	mov	r0, r4
   501a4:	bl	11920 <fputs@plt+0x80c>
   501a8:	cmp	r0, #0
   501ac:	bne	4febc <fputs@plt+0x3eda8>
   501b0:	add	r7, r7, fp
   501b4:	b	4fdc8 <fputs@plt+0x3ecb4>
   501b8:	ldrh	r3, [r5, #18]
   501bc:	ldrb	r2, [r5, #1]
   501c0:	ldr	r0, [sp, #200]	; 0xc8
   501c4:	ldr	r1, [r5, #56]	; 0x38
   501c8:	add	r3, r3, r2
   501cc:	str	r3, [sp, #16]
   501d0:	ldr	r3, [sp, #88]	; 0x58
   501d4:	cmp	r0, #0
   501d8:	str	r1, [sp, #80]	; 0x50
   501dc:	ldr	r3, [r3, #36]	; 0x24
   501e0:	str	r3, [sp, #108]	; 0x6c
   501e4:	ble	4fa68 <fputs@plt+0x3e954>
   501e8:	mov	r3, #0
   501ec:	str	r3, [sp, #92]	; 0x5c
   501f0:	mov	r7, r5
   501f4:	add	r3, sp, #136	; 0x88
   501f8:	mov	r8, sl
   501fc:	mov	r6, sl
   50200:	str	r3, [sp, #100]	; 0x64
   50204:	add	r3, sp, #200	; 0xc8
   50208:	str	sl, [sp, #84]	; 0x54
   5020c:	str	r3, [sp, #112]	; 0x70
   50210:	ldr	r3, [sp, #208]	; 0xd0
   50214:	ldr	r2, [sp, #16]
   50218:	cmp	r6, r2
   5021c:	ldr	r4, [r3, r6, lsl #2]
   50220:	bne	50264 <fputs@plt+0x3f150>
   50224:	ldr	r3, [sp, #64]	; 0x40
   50228:	add	r8, r8, #1
   5022c:	cmp	r8, r3
   50230:	add	r3, sp, #360	; 0x168
   50234:	add	r3, r3, r8, lsl #2
   50238:	ldrlt	r2, [r3, #-144]	; 0xffffff70
   5023c:	ldrge	r2, [r3, #-188]	; 0xffffff44
   50240:	ldrh	r3, [r2, #18]
   50244:	ldrb	r1, [r2, #1]
   50248:	ldr	r2, [r2, #56]	; 0x38
   5024c:	add	r3, r3, r1
   50250:	str	r2, [sp, #80]	; 0x50
   50254:	ldr	r2, [sp, #16]
   50258:	add	r3, r3, r9
   5025c:	add	r3, r2, r3
   50260:	str	r3, [sp, #16]
   50264:	ldr	r2, [sp, #92]	; 0x5c
   50268:	add	r3, sp, #360	; 0x168
   5026c:	add	r3, r3, r2
   50270:	ldr	r3, [r3, #-124]	; 0xffffff84
   50274:	cmp	r3, r6
   50278:	beq	50334 <fputs@plt+0x3f220>
   5027c:	ldr	r3, [sp, #64]	; 0x40
   50280:	cmp	r8, r3
   50284:	bge	502a0 <fputs@plt+0x3f18c>
   50288:	add	r3, sp, #360	; 0x168
   5028c:	add	r3, r3, r8, lsl #2
   50290:	ldr	r2, [r7, #84]	; 0x54
   50294:	ldr	r3, [r3, #-64]	; 0xffffffc0
   50298:	cmp	r2, r3
   5029c:	beq	503ac <fputs@plt+0x3f298>
   502a0:	ldr	r3, [sp, #24]
   502a4:	cmp	r3, #0
   502a8:	bne	502cc <fputs@plt+0x3f1b8>
   502ac:	ldr	r1, [r4]
   502b0:	ldr	r2, [sp, #100]	; 0x64
   502b4:	ldr	r3, [r7, #84]	; 0x54
   502b8:	rev	r1, r1
   502bc:	str	r2, [sp]
   502c0:	ldr	r0, [sp, #88]	; 0x58
   502c4:	mov	r2, #5
   502c8:	bl	4d3b8 <fputs@plt+0x3c2a4>
   502cc:	ldr	r2, [sp, #212]	; 0xd4
   502d0:	lsl	r3, r6, #1
   502d4:	ldrh	r0, [r2, r3]
   502d8:	cmp	r0, #0
   502dc:	bne	502ec <fputs@plt+0x3f1d8>
   502e0:	mov	r1, r6
   502e4:	ldr	r0, [sp, #112]	; 0x70
   502e8:	bl	18538 <fputs@plt+0x7424>
   502ec:	ldrh	r3, [r7, #12]
   502f0:	cmp	r3, r0
   502f4:	bcs	50314 <fputs@plt+0x3f200>
   502f8:	ldr	r3, [sp, #136]	; 0x88
   502fc:	cmp	r3, #0
   50300:	bne	4f830 <fputs@plt+0x3e71c>
   50304:	mov	r1, r4
   50308:	ldr	r2, [sp, #100]	; 0x64
   5030c:	mov	r0, r7
   50310:	bl	4d508 <fputs@plt+0x3c3f4>
   50314:	ldr	r3, [sp, #136]	; 0x88
   50318:	cmp	r3, #0
   5031c:	bne	4f830 <fputs@plt+0x3e71c>
   50320:	ldr	r0, [sp, #200]	; 0xc8
   50324:	add	r6, r6, #1
   50328:	cmp	r6, r0
   5032c:	blt	50210 <fputs@plt+0x3f0fc>
   50330:	b	4fa68 <fputs@plt+0x3e954>
   50334:	ldr	r3, [sp, #84]	; 0x54
   50338:	ldr	r2, [sp, #96]	; 0x60
   5033c:	add	r3, r3, #1
   50340:	str	r3, [sp, #84]	; 0x54
   50344:	cmp	r2, #0
   50348:	lsl	r3, r3, #2
   5034c:	add	r2, sp, #360	; 0x168
   50350:	str	r3, [sp, #92]	; 0x5c
   50354:	add	r3, r2, r3
   50358:	ldr	r7, [r3, #-144]	; 0xffffff70
   5035c:	beq	50324 <fputs@plt+0x3f210>
   50360:	b	5027c <fputs@plt+0x3f168>
   50364:	add	r3, r3, r0
   50368:	ldr	r2, [sp, #16]
   5036c:	ldr	r1, [r3, #-4]
   50370:	mov	r0, r5
   50374:	ldr	r3, [r5, #80]	; 0x50
   50378:	blx	r3
   5037c:	ldr	r3, [sp, #340]	; 0x154
   50380:	ldr	r1, [sp, #336]	; 0x150
   50384:	cmp	r3, #0
   50388:	cmpeq	r1, #127	; 0x7f
   5038c:	mov	r2, r1
   50390:	add	r0, r4, #4
   50394:	bhi	503cc <fputs@plt+0x3f2b8>
   50398:	mov	ip, #5
   5039c:	strb	r1, [r4, #4]
   503a0:	mov	r2, r4
   503a4:	mov	r4, #0
   503a8:	b	4fad0 <fputs@plt+0x3e9bc>
   503ac:	ldr	r3, [sp, #80]	; 0x50
   503b0:	cmp	r3, r4
   503b4:	bhi	502a0 <fputs@plt+0x3f18c>
   503b8:	ldr	r2, [sp, #108]	; 0x6c
   503bc:	add	r3, r3, r2
   503c0:	cmp	r4, r3
   503c4:	bcc	50324 <fputs@plt+0x3f210>
   503c8:	b	502a0 <fputs@plt+0x3f18c>
   503cc:	bl	1d818 <fputs@plt+0xc704>
   503d0:	add	ip, r0, #4
   503d4:	b	503a0 <fputs@plt+0x3f28c>
   503d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   503dc:	mov	sl, r2
   503e0:	ldr	r2, [r0, #44]	; 0x2c
   503e4:	sub	sp, sp, #28
   503e8:	cmp	r1, r2
   503ec:	bhi	504f0 <fputs@plt+0x3f3dc>
   503f0:	mov	r7, r3
   503f4:	mov	r3, #0
   503f8:	str	r3, [sp]
   503fc:	add	r2, sp, #16
   50400:	mov	r6, r0
   50404:	bl	4af24 <fputs@plt+0x39e10>
   50408:	cmp	r0, #0
   5040c:	mov	r4, r0
   50410:	str	r0, [sp, #20]
   50414:	bne	504e4 <fputs@plt+0x3f3d0>
   50418:	ldr	ip, [sp, #16]
   5041c:	ldrb	r3, [ip, #8]
   50420:	cmp	r3, #0
   50424:	bne	5054c <fputs@plt+0x3f438>
   50428:	ldrh	r3, [ip, #18]
   5042c:	mov	r8, #1
   50430:	strb	r8, [ip, #8]
   50434:	cmp	r3, #0
   50438:	ldrb	fp, [ip, #5]
   5043c:	beq	50508 <fputs@plt+0x3f3f4>
   50440:	add	r9, sp, #14
   50444:	b	50458 <fputs@plt+0x3f344>
   50448:	ldr	ip, [sp, #16]
   5044c:	ldrh	r3, [ip, #18]
   50450:	cmp	r3, r4
   50454:	ble	50508 <fputs@plt+0x3f3f4>
   50458:	ldr	r2, [ip, #64]	; 0x40
   5045c:	lsl	r3, r4, #1
   50460:	ldrh	r5, [ip, #20]
   50464:	ldrh	r1, [r2, r3]
   50468:	ldrb	lr, [ip, #4]
   5046c:	mov	r3, r7
   50470:	rev16	r1, r1
   50474:	and	r1, r1, r5
   50478:	ldr	r5, [ip, #56]	; 0x38
   5047c:	cmp	lr, #0
   50480:	mov	r2, r8
   50484:	mov	r0, r6
   50488:	add	r5, r5, r1
   5048c:	bne	504ac <fputs@plt+0x3f398>
   50490:	ldr	r1, [r5]
   50494:	rev	r1, r1
   50498:	bl	503d8 <fputs@plt+0x3f2c4>
   5049c:	ldr	ip, [sp, #16]
   504a0:	cmp	r0, #0
   504a4:	str	r0, [sp, #20]
   504a8:	bne	504d0 <fputs@plt+0x3f3bc>
   504ac:	mov	r1, r5
   504b0:	mov	r0, ip
   504b4:	mov	r2, r9
   504b8:	bl	4e1cc <fputs@plt+0x3d0b8>
   504bc:	add	r4, r4, #1
   504c0:	cmp	r0, #0
   504c4:	str	r0, [sp, #20]
   504c8:	beq	50448 <fputs@plt+0x3f334>
   504cc:	ldr	ip, [sp, #16]
   504d0:	mov	r3, #0
   504d4:	strb	r3, [ip, #8]
   504d8:	ldr	r0, [ip, #72]	; 0x48
   504dc:	bl	4a50c <fputs@plt+0x393f8>
   504e0:	ldr	r4, [sp, #20]
   504e4:	mov	r0, r4
   504e8:	add	sp, sp, #28
   504ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   504f0:	ldr	r0, [pc, #208]	; 505c8 <fputs@plt+0x3f4b4>
   504f4:	bl	35a00 <fputs@plt+0x248ec>
   504f8:	mov	r4, r0
   504fc:	mov	r0, r4
   50500:	add	sp, sp, #28
   50504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50508:	ldrb	r2, [ip, #4]
   5050c:	cmp	r2, #0
   50510:	beq	50560 <fputs@plt+0x3f44c>
   50514:	cmp	r7, #0
   50518:	ldrne	r2, [r7]
   5051c:	addne	r3, r2, r3
   50520:	strne	r3, [r7]
   50524:	cmp	sl, #0
   50528:	beq	50598 <fputs@plt+0x3f484>
   5052c:	ldr	r3, [sp, #20]
   50530:	cmp	r3, #0
   50534:	bne	504d0 <fputs@plt+0x3f3bc>
   50538:	mov	r0, ip
   5053c:	add	r1, sp, #20
   50540:	bl	4e3a0 <fputs@plt+0x3d28c>
   50544:	ldr	ip, [sp, #16]
   50548:	b	504d0 <fputs@plt+0x3f3bc>
   5054c:	ldr	r0, [pc, #120]	; 505cc <fputs@plt+0x3f4b8>
   50550:	bl	35a00 <fputs@plt+0x248ec>
   50554:	ldr	ip, [sp, #16]
   50558:	str	r0, [sp, #20]
   5055c:	b	504d0 <fputs@plt+0x3f3bc>
   50560:	ldr	r2, [ip, #56]	; 0x38
   50564:	mov	r3, r7
   50568:	add	r2, r2, fp
   5056c:	mov	r0, r6
   50570:	ldr	r1, [r2, #8]
   50574:	mov	r2, #1
   50578:	rev	r1, r1
   5057c:	bl	503d8 <fputs@plt+0x3f2c4>
   50580:	cmp	r0, #0
   50584:	str	r0, [sp, #20]
   50588:	bne	504cc <fputs@plt+0x3f3b8>
   5058c:	cmp	sl, #0
   50590:	ldr	ip, [sp, #16]
   50594:	bne	50538 <fputs@plt+0x3f424>
   50598:	ldr	r0, [ip, #72]	; 0x48
   5059c:	bl	47600 <fputs@plt+0x364ec>
   505a0:	cmp	r0, #0
   505a4:	str	r0, [sp, #20]
   505a8:	bne	504cc <fputs@plt+0x3f3b8>
   505ac:	ldr	r3, [sp, #16]
   505b0:	mov	r0, r3
   505b4:	ldr	r3, [r3, #56]	; 0x38
   505b8:	ldrb	r1, [r3, fp]
   505bc:	orr	r1, r1, #8
   505c0:	bl	35b34 <fputs@plt+0x24a20>
   505c4:	b	504cc <fputs@plt+0x3f3b8>
   505c8:	strdeq	pc, [r0], -r9
   505cc:	strdeq	pc, [r0], -lr
   505d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   505d4:	mov	r4, r1
   505d8:	ldrsb	r1, [r0, #68]	; 0x44
   505dc:	ldr	ip, [r0, #4]
   505e0:	mov	r5, r0
   505e4:	add	r1, r1, #30
   505e8:	sub	sp, sp, #44	; 0x2c
   505ec:	ldr	r9, [r0, r1, lsl #2]
   505f0:	mov	r8, ip
   505f4:	mov	r7, r2
   505f8:	str	ip, [sp, #8]
   505fc:	str	r3, [sp, #4]
   50600:	bl	1c490 <fputs@plt+0xb37c>
   50604:	ldrh	r1, [r5, #32]
   50608:	ldr	r0, [r9, #56]	; 0x38
   5060c:	ldr	r6, [r5, #24]
   50610:	ldr	r2, [r8, #36]	; 0x24
   50614:	sub	r0, r6, r0
   50618:	sub	r2, r2, r1
   5061c:	cmp	r0, r2
   50620:	bhi	50800 <fputs@plt+0x3f6ec>
   50624:	cmp	r1, r4
   50628:	bhi	507b0 <fputs@plt+0x3f69c>
   5062c:	adds	r8, r7, #0
   50630:	sub	r4, r4, r1
   50634:	movne	r8, #1
   50638:	mov	r3, #1
   5063c:	mov	sl, #0
   50640:	ands	r3, r3, r8
   50644:	str	r3, [sp, #12]
   50648:	beq	507a4 <fputs@plt+0x3f690>
   5064c:	ldr	r3, [sp, #8]
   50650:	ldrh	r2, [r5, #32]
   50654:	ldr	r8, [r3, #36]	; 0x24
   50658:	ldr	r3, [sp, #80]	; 0x50
   5065c:	sub	r8, r8, #4
   50660:	cmp	r3, #2
   50664:	ldr	r3, [r6, r2]
   50668:	rev	r3, r3
   5066c:	str	r3, [sp, #32]
   50670:	beq	509d8 <fputs@plt+0x3f8c4>
   50674:	ldrb	sl, [r5, #64]	; 0x40
   50678:	ands	r6, sl, #4
   5067c:	beq	50850 <fputs@plt+0x3f73c>
   50680:	mov	r1, r8
   50684:	mov	r0, r4
   50688:	bl	8e30c <fputs@plt+0x7d1f8>
   5068c:	ldr	r3, [r5, #12]
   50690:	ldr	fp, [r3, r0, lsl #2]
   50694:	mov	r6, r0
   50698:	cmp	fp, #0
   5069c:	bne	50a08 <fputs@plt+0x3f8f4>
   506a0:	ldr	r9, [sp, #12]
   506a4:	mov	sl, fp
   506a8:	cmp	r9, #0
   506ac:	beq	507a4 <fputs@plt+0x3f690>
   506b0:	ldr	fp, [sp, #32]
   506b4:	cmp	fp, #0
   506b8:	beq	50988 <fputs@plt+0x3f874>
   506bc:	ldrb	sl, [r5, #64]	; 0x40
   506c0:	mov	r6, #0
   506c4:	ldr	r3, [sp, #80]	; 0x50
   506c8:	lsl	r6, r6, #2
   506cc:	and	r3, r3, #1
   506d0:	str	r3, [sp, #16]
   506d4:	add	r3, sp, #36	; 0x24
   506d8:	str	r3, [sp, #20]
   506dc:	add	r3, sp, #32
   506e0:	str	r3, [sp, #24]
   506e4:	b	50730 <fputs@plt+0x3f61c>
   506e8:	ldr	r3, [r5, #12]
   506ec:	add	r3, r3, r6
   506f0:	ldr	r3, [r3, #4]
   506f4:	cmp	r3, #0
   506f8:	beq	50964 <fputs@plt+0x3f850>
   506fc:	ldr	r2, [sp, #12]
   50700:	mov	sl, #0
   50704:	str	r3, [sp, #32]
   50708:	adds	r9, r7, #0
   5070c:	movne	r9, #1
   50710:	tst	r2, r9
   50714:	sub	r4, r4, r8
   50718:	beq	507a4 <fputs@plt+0x3f690>
   5071c:	ldr	fp, [sp, #32]
   50720:	add	r6, r6, #4
   50724:	cmp	fp, #0
   50728:	beq	50988 <fputs@plt+0x3f874>
   5072c:	ldrb	sl, [r5, #64]	; 0x40
   50730:	tst	sl, #4
   50734:	ldrne	r3, [r5, #12]
   50738:	strne	fp, [r3, r6]
   5073c:	cmp	r4, r8
   50740:	bcs	506e8 <fputs@plt+0x3f5d4>
   50744:	add	r3, r4, r7
   50748:	cmp	r8, r3
   5074c:	bcs	50954 <fputs@plt+0x3f840>
   50750:	sub	fp, r8, r4
   50754:	subs	r7, r7, fp
   50758:	movne	r9, #1
   5075c:	moveq	r9, #0
   50760:	ldr	r3, [sp, #16]
   50764:	ldr	r1, [sp, #32]
   50768:	cmp	r3, #0
   5076c:	ldr	r3, [sp, #8]
   50770:	ldr	r0, [r3]
   50774:	bne	508e8 <fputs@plt+0x3f7d4>
   50778:	mov	r3, #2
   5077c:	ldr	r2, [sp, #20]
   50780:	bl	49f74 <fputs@plt+0x38e60>
   50784:	subs	sl, r0, #0
   50788:	beq	509a0 <fputs@plt+0x3f88c>
   5078c:	mov	r2, #0
   50790:	ldr	r3, [sp, #4]
   50794:	tst	r2, r9
   50798:	add	r3, r3, fp
   5079c:	str	r3, [sp, #4]
   507a0:	bne	5071c <fputs@plt+0x3f608>
   507a4:	mov	r0, sl
   507a8:	add	sp, sp, #44	; 0x2c
   507ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   507b0:	add	r2, r4, r7
   507b4:	cmp	r1, r2
   507b8:	bcc	50818 <fputs@plt+0x3f704>
   507bc:	ldr	r3, [sp, #80]	; 0x50
   507c0:	mov	fp, r7
   507c4:	ands	sl, r3, #1
   507c8:	mov	r7, #0
   507cc:	mov	r8, r7
   507d0:	add	r4, r6, r4
   507d4:	beq	50838 <fputs@plt+0x3f724>
   507d8:	ldr	r0, [r9, #72]	; 0x48
   507dc:	bl	47600 <fputs@plt+0x364ec>
   507e0:	subs	sl, r0, #0
   507e4:	movne	r3, #0
   507e8:	beq	50a20 <fputs@plt+0x3f90c>
   507ec:	ldr	r2, [sp, #4]
   507f0:	mov	r4, #0
   507f4:	add	r2, r2, fp
   507f8:	str	r2, [sp, #4]
   507fc:	b	50640 <fputs@plt+0x3f52c>
   50800:	ldr	r0, [pc, #612]	; 50a6c <fputs@plt+0x3f958>
   50804:	bl	35a00 <fputs@plt+0x248ec>
   50808:	mov	sl, r0
   5080c:	mov	r0, sl
   50810:	add	sp, sp, #44	; 0x2c
   50814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50818:	sub	fp, r1, r4
   5081c:	ldr	r3, [sp, #80]	; 0x50
   50820:	subs	r7, r7, fp
   50824:	movne	r8, #1
   50828:	moveq	r8, #0
   5082c:	ands	sl, r3, #1
   50830:	add	r4, r6, r4
   50834:	bne	507d8 <fputs@plt+0x3f6c4>
   50838:	mov	r1, r4
   5083c:	mov	r2, fp
   50840:	ldr	r0, [sp, #4]
   50844:	bl	10f7c <memcpy@plt>
   50848:	mov	r3, #1
   5084c:	b	507ec <fputs@plt+0x3f6d8>
   50850:	ldr	r0, [r5, #28]
   50854:	mov	r1, r8
   50858:	sub	r0, r0, #1
   5085c:	add	r0, r0, r8
   50860:	sub	r0, r0, r2
   50864:	bl	8e30c <fputs@plt+0x7d1f8>
   50868:	ldr	r3, [r5, #56]	; 0x38
   5086c:	cmp	r0, r3
   50870:	mov	sl, r0
   50874:	ldrle	r0, [r5, #12]
   50878:	bgt	50a38 <fputs@plt+0x3f924>
   5087c:	lsl	r2, sl, #2
   50880:	mov	r1, #0
   50884:	bl	10ee0 <memset@plt>
   50888:	ldrb	r2, [r5, #64]	; 0x40
   5088c:	ldr	r9, [sp, #12]
   50890:	mov	sl, #0
   50894:	orr	r2, r2, #4
   50898:	strb	r2, [r5, #64]	; 0x40
   5089c:	tst	r2, #4
   508a0:	beq	506a8 <fputs@plt+0x3f594>
   508a4:	mov	r1, r8
   508a8:	mov	r0, r4
   508ac:	bl	8e30c <fputs@plt+0x7d1f8>
   508b0:	ldr	r2, [r5, #12]
   508b4:	ldr	fp, [r2, r0, lsl #2]
   508b8:	mov	r6, r0
   508bc:	cmp	fp, #0
   508c0:	beq	506a8 <fputs@plt+0x3f594>
   508c4:	mov	r0, r4
   508c8:	mov	r1, r8
   508cc:	str	fp, [sp, #32]
   508d0:	bl	8e4f8 <fputs@plt+0x7d3e4>
   508d4:	cmp	r9, #0
   508d8:	mov	r4, r1
   508dc:	beq	507a4 <fputs@plt+0x3f690>
   508e0:	ldrb	sl, [r5, #64]	; 0x40
   508e4:	b	506c4 <fputs@plt+0x3f5b0>
   508e8:	mov	r3, #0
   508ec:	ldr	r2, [sp, #20]
   508f0:	bl	49f74 <fputs@plt+0x38e60>
   508f4:	subs	sl, r0, #0
   508f8:	bne	5078c <fputs@plt+0x3f678>
   508fc:	ldr	r3, [sp, #36]	; 0x24
   50900:	mov	r0, r3
   50904:	ldr	r2, [r3, #4]
   50908:	str	r2, [sp, #28]
   5090c:	ldr	r3, [r2]
   50910:	rev	r3, r3
   50914:	str	r3, [sp, #32]
   50918:	bl	47600 <fputs@plt+0x364ec>
   5091c:	ldr	r2, [sp, #28]
   50920:	subs	sl, r0, #0
   50924:	beq	509e8 <fputs@plt+0x3f8d4>
   50928:	ldr	r3, [sp, #36]	; 0x24
   5092c:	mov	r2, #0
   50930:	cmp	r3, #0
   50934:	moveq	r4, r3
   50938:	beq	50790 <fputs@plt+0x3f67c>
   5093c:	mov	r0, r3
   50940:	str	r2, [sp, #28]
   50944:	mov	r4, #0
   50948:	bl	4a50c <fputs@plt+0x393f8>
   5094c:	ldr	r2, [sp, #28]
   50950:	b	50790 <fputs@plt+0x3f67c>
   50954:	mov	fp, r7
   50958:	mov	r7, #0
   5095c:	mov	r9, r7
   50960:	b	50760 <fputs@plt+0x3f64c>
   50964:	mov	r2, #0
   50968:	ldr	r3, [sp, #24]
   5096c:	ldr	r1, [sp, #32]
   50970:	ldr	r0, [sp, #8]
   50974:	bl	4acbc <fputs@plt+0x39ba8>
   50978:	clz	r2, r0
   5097c:	mov	sl, r0
   50980:	lsr	r2, r2, #5
   50984:	b	50708 <fputs@plt+0x3f5f4>
   50988:	ldr	r0, [pc, #224]	; 50a70 <fputs@plt+0x3f95c>
   5098c:	bl	35a00 <fputs@plt+0x248ec>
   50990:	mov	sl, r0
   50994:	mov	r0, sl
   50998:	add	sp, sp, #44	; 0x2c
   5099c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   509a0:	ldr	r3, [sp, #36]	; 0x24
   509a4:	add	r1, r4, #4
   509a8:	mov	r2, fp
   509ac:	ldr	ip, [r3, #4]
   509b0:	ldr	r0, [sp, #4]
   509b4:	add	r1, ip, r1
   509b8:	ldr	ip, [ip]
   509bc:	str	r3, [sp, #28]
   509c0:	rev	ip, ip
   509c4:	str	ip, [sp, #32]
   509c8:	bl	10f7c <memcpy@plt>
   509cc:	ldr	r2, [sp, #12]
   509d0:	ldr	r3, [sp, #28]
   509d4:	b	5093c <fputs@plt+0x3f828>
   509d8:	ldrb	r2, [r5, #64]	; 0x40
   509dc:	ldr	r9, [sp, #12]
   509e0:	mov	sl, #0
   509e4:	b	5089c <fputs@plt+0x3f788>
   509e8:	add	r0, r4, #4
   509ec:	add	r0, r2, r0
   509f0:	ldr	r1, [sp, #4]
   509f4:	mov	r2, fp
   509f8:	bl	10f7c <memcpy@plt>
   509fc:	ldr	r3, [sp, #36]	; 0x24
   50a00:	ldr	r2, [sp, #12]
   50a04:	b	50930 <fputs@plt+0x3f81c>
   50a08:	mov	r0, r4
   50a0c:	mov	r1, r8
   50a10:	str	fp, [sp, #32]
   50a14:	bl	8e4f8 <fputs@plt+0x7d3e4>
   50a18:	mov	r4, r1
   50a1c:	b	506c4 <fputs@plt+0x3f5b0>
   50a20:	mov	r0, r4
   50a24:	mov	r2, fp
   50a28:	ldr	r1, [sp, #4]
   50a2c:	bl	10f7c <memcpy@plt>
   50a30:	mov	r3, #1
   50a34:	b	507ec <fputs@plt+0x3f6d8>
   50a38:	mov	r3, r6
   50a3c:	lsl	r2, sl, #3
   50a40:	ldr	r0, [r5, #12]
   50a44:	bl	29024 <fputs@plt+0x17f10>
   50a48:	cmp	r0, #0
   50a4c:	lslne	r3, sl, #1
   50a50:	strne	r0, [r5, #12]
   50a54:	strne	r3, [r5, #56]	; 0x38
   50a58:	bne	5087c <fputs@plt+0x3f768>
   50a5c:	mov	r9, r0
   50a60:	ldrb	r2, [r5, #64]	; 0x40
   50a64:	mov	sl, #7
   50a68:	b	5089c <fputs@plt+0x3f788>
   50a6c:	andeq	lr, r0, sl, ror fp
   50a70:	andeq	lr, r0, r7, lsl ip
   50a74:	push	{r4, r5, r6, lr}
   50a78:	mov	r4, r0
   50a7c:	sub	sp, sp, #8
   50a80:	bl	1c490 <fputs@plt+0xb37c>
   50a84:	ldrb	r5, [r4, #69]	; 0x45
   50a88:	ldrd	r0, [r4, #16]
   50a8c:	cmp	r5, #0
   50a90:	strd	r0, [r4, #40]	; 0x28
   50a94:	movne	r5, #0
   50a98:	beq	50aa8 <fputs@plt+0x3f994>
   50a9c:	mov	r0, r5
   50aa0:	add	sp, sp, #8
   50aa4:	pop	{r4, r5, r6, pc}
   50aa8:	bl	232d8 <fputs@plt+0x121c4>
   50aac:	subs	r6, r0, #0
   50ab0:	moveq	r5, #7
   50ab4:	beq	50a9c <fputs@plt+0x3f988>
   50ab8:	ldr	r2, [r4, #40]	; 0x28
   50abc:	mov	r1, r5
   50ac0:	str	r5, [sp]
   50ac4:	mov	r3, r6
   50ac8:	mov	r0, r4
   50acc:	bl	505d0 <fputs@plt+0x3f4bc>
   50ad0:	subs	r5, r0, #0
   50ad4:	streq	r6, [r4, #48]	; 0x30
   50ad8:	beq	50a9c <fputs@plt+0x3f988>
   50adc:	mov	r0, r6
   50ae0:	bl	1cd68 <fputs@plt+0xbc54>
   50ae4:	b	50a9c <fputs@plt+0x3f988>
   50ae8:	push	{r4, r5, r6, lr}
   50aec:	mov	r4, r0
   50af0:	ldrb	r3, [r0, #66]	; 0x42
   50af4:	cmp	r3, #2
   50af8:	moveq	r3, #1
   50afc:	movne	r3, #0
   50b00:	strbeq	r3, [r0, #66]	; 0x42
   50b04:	strne	r3, [r0, #60]	; 0x3c
   50b08:	bl	50a74 <fputs@plt+0x3f960>
   50b0c:	subs	r5, r0, #0
   50b10:	bne	50b24 <fputs@plt+0x3fa10>
   50b14:	mov	r0, r4
   50b18:	bl	4ae78 <fputs@plt+0x39d64>
   50b1c:	mov	r3, #3
   50b20:	strb	r3, [r4, #66]	; 0x42
   50b24:	ldrb	r3, [r4, #64]	; 0x40
   50b28:	mov	r0, r5
   50b2c:	bic	r3, r3, #14
   50b30:	strb	r3, [r4, #64]	; 0x40
   50b34:	pop	{r4, r5, r6, pc}
   50b38:	push	{r4, r5, r6, lr}
   50b3c:	mov	r4, r0
   50b40:	mov	r5, r1
   50b44:	mov	r6, r2
   50b48:	b	50b64 <fputs@plt+0x3fa50>
   50b4c:	ldr	r3, [r4, #52]	; 0x34
   50b50:	cmp	r5, r3
   50b54:	beq	50b78 <fputs@plt+0x3fa64>
   50b58:	ldr	r4, [r4, #8]
   50b5c:	cmp	r4, #0
   50b60:	beq	50b98 <fputs@plt+0x3fa84>
   50b64:	cmp	r4, r6
   50b68:	beq	50b58 <fputs@plt+0x3fa44>
   50b6c:	cmp	r5, #0
   50b70:	mov	r0, r4
   50b74:	bne	50b4c <fputs@plt+0x3fa38>
   50b78:	ldrb	r3, [r4, #66]	; 0x42
   50b7c:	sub	r3, r3, #1
   50b80:	cmp	r3, #1
   50b84:	bls	50ba0 <fputs@plt+0x3fa8c>
   50b88:	bl	4ae78 <fputs@plt+0x39d64>
   50b8c:	ldr	r4, [r4, #8]
   50b90:	cmp	r4, #0
   50b94:	bne	50b64 <fputs@plt+0x3fa50>
   50b98:	mov	r0, r4
   50b9c:	pop	{r4, r5, r6, pc}
   50ba0:	mov	r0, r4
   50ba4:	bl	50ae8 <fputs@plt+0x3f9d4>
   50ba8:	cmp	r0, #0
   50bac:	beq	50b58 <fputs@plt+0x3fa44>
   50bb0:	pop	{r4, r5, r6, pc}
   50bb4:	cmp	r0, #0
   50bb8:	beq	50be4 <fputs@plt+0x3fad0>
   50bbc:	cmp	r2, r0
   50bc0:	beq	50bd8 <fputs@plt+0x3fac4>
   50bc4:	cmp	r1, #0
   50bc8:	beq	50c00 <fputs@plt+0x3faec>
   50bcc:	ldr	r3, [r0, #52]	; 0x34
   50bd0:	cmp	r1, r3
   50bd4:	beq	50c00 <fputs@plt+0x3faec>
   50bd8:	ldr	r0, [r0, #8]
   50bdc:	cmp	r0, #0
   50be0:	bne	50bbc <fputs@plt+0x3faa8>
   50be4:	cmp	r2, #0
   50be8:	beq	50c04 <fputs@plt+0x3faf0>
   50bec:	ldrb	r3, [r2, #64]	; 0x40
   50bf0:	mov	r0, #0
   50bf4:	bic	r3, r3, #32
   50bf8:	strb	r3, [r2, #64]	; 0x40
   50bfc:	bx	lr
   50c00:	b	50b38 <fputs@plt+0x3fa24>
   50c04:	mov	r0, r2
   50c08:	bx	lr
   50c0c:	push	{r4, r5, r6, r7, r8, lr}
   50c10:	mov	r4, r0
   50c14:	ldm	r0, {r3, r5}
   50c18:	mov	r6, r2
   50c1c:	mov	r2, #0
   50c20:	str	r3, [r5, #4]
   50c24:	ldr	r0, [r5, #8]
   50c28:	mov	r7, r1
   50c2c:	bl	50bb4 <fputs@plt+0x3faa0>
   50c30:	subs	r2, r0, #0
   50c34:	popne	{r4, r5, r6, r7, r8, pc}
   50c38:	ldrb	r3, [r4, #11]
   50c3c:	cmp	r3, #0
   50c40:	bne	50c5c <fputs@plt+0x3fb48>
   50c44:	mov	r3, r6
   50c48:	mov	r1, r7
   50c4c:	mov	r0, r5
   50c50:	mov	r2, #0
   50c54:	pop	{r4, r5, r6, r7, r8, lr}
   50c58:	b	503d8 <fputs@plt+0x3f2c4>
   50c5c:	ldr	r3, [r4, #4]
   50c60:	strb	r2, [r4, #11]
   50c64:	ldr	r3, [r3, #8]
   50c68:	cmp	r3, #0
   50c6c:	beq	50c44 <fputs@plt+0x3fb30>
   50c70:	mov	r1, r2
   50c74:	mov	r0, #1
   50c78:	ldrb	r2, [r3, #64]	; 0x40
   50c7c:	tst	r2, #16
   50c80:	strbne	r0, [r4, #11]
   50c84:	strbne	r1, [r3, #66]	; 0x42
   50c88:	ldr	r3, [r3, #8]
   50c8c:	cmp	r3, #0
   50c90:	bne	50c78 <fputs@plt+0x3fb64>
   50c94:	b	50c44 <fputs@plt+0x3fb30>
   50c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50c9c:	sub	sp, sp, #60	; 0x3c
   50ca0:	ldr	r5, [r0, #4]
   50ca4:	str	r0, [sp, #12]
   50ca8:	str	r1, [sp, #16]
   50cac:	ldrb	r3, [r5, #17]
   50cb0:	str	r2, [sp, #20]
   50cb4:	cmp	r3, #0
   50cb8:	beq	50e10 <fputs@plt+0x3fcfc>
   50cbc:	ldr	r3, [r5, #8]
   50cc0:	cmp	r3, #0
   50cc4:	beq	50ce0 <fputs@plt+0x3fbcc>
   50cc8:	ldrb	r2, [r3, #64]	; 0x40
   50ccc:	bic	r2, r2, #4
   50cd0:	strb	r2, [r3, #64]	; 0x40
   50cd4:	ldr	r3, [r3, #8]
   50cd8:	cmp	r3, #0
   50cdc:	bne	50cc8 <fputs@plt+0x3fbb4>
   50ce0:	ldr	r3, [sp, #12]
   50ce4:	ldr	r2, [r5, #12]
   50ce8:	mov	r6, #0
   50cec:	ldr	r1, [r3]
   50cf0:	ldr	r3, [pc, #760]	; 50ff0 <fputs@plt+0x3fedc>
   50cf4:	ldr	r2, [r2, #56]	; 0x38
   50cf8:	add	r3, pc, r3
   50cfc:	str	r1, [r5, #4]
   50d00:	ldr	r0, [r3, #272]	; 0x110
   50d04:	ldr	r3, [r2, #52]	; 0x34
   50d08:	ldr	r1, [r5, #32]
   50d0c:	rev	r3, r3
   50d10:	add	fp, r3, #1
   50d14:	str	fp, [sp, #36]	; 0x24
   50d18:	bl	8e30c <fputs@plt+0x7d1f8>
   50d1c:	mov	r7, #1
   50d20:	mov	r9, r6
   50d24:	ldr	r8, [pc, #712]	; 50ff4 <fputs@plt+0x3fee0>
   50d28:	add	sl, r0, r7
   50d2c:	b	50d38 <fputs@plt+0x3fc24>
   50d30:	add	fp, fp, #1
   50d34:	mov	r6, r7
   50d38:	cmp	fp, #1
   50d3c:	sub	r0, fp, #2
   50d40:	movls	r3, r9
   50d44:	bls	50d70 <fputs@plt+0x3fc5c>
   50d48:	ldr	r4, [r5, #36]	; 0x24
   50d4c:	umull	r3, r4, r8, r4
   50d50:	lsr	r4, r4, #2
   50d54:	add	r4, r4, #1
   50d58:	mov	r1, r4
   50d5c:	bl	8e30c <fputs@plt+0x7d1f8>
   50d60:	mul	r0, r4, r0
   50d64:	add	r3, r0, #2
   50d68:	cmp	r3, sl
   50d6c:	addeq	r3, r0, #3
   50d70:	cmp	r3, fp
   50d74:	beq	50d30 <fputs@plt+0x3fc1c>
   50d78:	cmp	fp, sl
   50d7c:	beq	50d30 <fputs@plt+0x3fc1c>
   50d80:	mov	r2, #1
   50d84:	cmp	r6, #0
   50d88:	mov	r3, fp
   50d8c:	str	r2, [sp]
   50d90:	add	r1, sp, #48	; 0x30
   50d94:	add	r2, sp, #44	; 0x2c
   50d98:	mov	r0, r5
   50d9c:	strne	fp, [sp, #36]	; 0x24
   50da0:	bl	4cb7c <fputs@plt+0x3ba68>
   50da4:	cmp	r0, #0
   50da8:	mov	r3, r0
   50dac:	str	r0, [sp, #40]	; 0x28
   50db0:	bne	50e04 <fputs@plt+0x3fcf0>
   50db4:	ldr	r1, [sp, #44]	; 0x2c
   50db8:	ldr	r2, [sp, #36]	; 0x24
   50dbc:	cmp	r1, r2
   50dc0:	beq	50e80 <fputs@plt+0x3fd6c>
   50dc4:	mov	r2, r0
   50dc8:	mov	r1, r0
   50dcc:	ldr	r0, [r5, #8]
   50dd0:	strb	r3, [sp, #31]
   50dd4:	str	r3, [sp, #52]	; 0x34
   50dd8:	bl	50bb4 <fputs@plt+0x3faa0>
   50ddc:	ldr	r2, [sp, #48]	; 0x30
   50de0:	cmp	r2, #0
   50de4:	mov	r3, r0
   50de8:	str	r0, [sp, #40]	; 0x28
   50dec:	beq	50dfc <fputs@plt+0x3fce8>
   50df0:	ldr	r0, [r2, #72]	; 0x48
   50df4:	bl	4a50c <fputs@plt+0x393f8>
   50df8:	ldr	r3, [sp, #40]	; 0x28
   50dfc:	cmp	r3, #0
   50e00:	beq	50ed0 <fputs@plt+0x3fdbc>
   50e04:	mov	r0, r3
   50e08:	add	sp, sp, #60	; 0x3c
   50e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50e10:	str	r3, [sp]
   50e14:	mov	r0, r5
   50e18:	mov	r3, #1
   50e1c:	add	r2, sp, #36	; 0x24
   50e20:	add	r1, sp, #32
   50e24:	bl	4cb7c <fputs@plt+0x3ba68>
   50e28:	cmp	r0, #0
   50e2c:	mov	r3, r0
   50e30:	str	r0, [sp, #40]	; 0x28
   50e34:	bne	50e04 <fputs@plt+0x3fcf0>
   50e38:	ldr	r3, [sp, #20]
   50e3c:	ldr	r0, [sp, #32]
   50e40:	tst	r3, #1
   50e44:	moveq	r1, #10
   50e48:	movne	r1, #13
   50e4c:	bl	35b34 <fputs@plt+0x24a20>
   50e50:	ldr	r3, [sp, #32]
   50e54:	ldr	r0, [r3, #72]	; 0x48
   50e58:	cmp	r0, #0
   50e5c:	beq	50e64 <fputs@plt+0x3fd50>
   50e60:	bl	4a50c <fputs@plt+0x393f8>
   50e64:	ldr	r1, [sp, #16]
   50e68:	ldr	r2, [sp, #36]	; 0x24
   50e6c:	mov	r3, #0
   50e70:	mov	r0, r3
   50e74:	str	r2, [r1]
   50e78:	add	sp, sp, #60	; 0x3c
   50e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50e80:	ldr	r3, [sp, #48]	; 0x30
   50e84:	str	r3, [sp, #32]
   50e88:	add	r3, sp, #40	; 0x28
   50e8c:	str	r3, [sp]
   50e90:	mov	r0, r5
   50e94:	mov	r3, #0
   50e98:	mov	r2, #1
   50e9c:	bl	4d3b8 <fputs@plt+0x3c2a4>
   50ea0:	ldr	r3, [sp, #40]	; 0x28
   50ea4:	cmp	r3, #0
   50ea8:	beq	50fb8 <fputs@plt+0x3fea4>
   50eac:	ldr	r2, [sp, #32]
   50eb0:	cmp	r2, #0
   50eb4:	beq	50e04 <fputs@plt+0x3fcf0>
   50eb8:	ldr	r0, [r2, #72]	; 0x48
   50ebc:	bl	4a50c <fputs@plt+0x393f8>
   50ec0:	ldr	r3, [sp, #40]	; 0x28
   50ec4:	mov	r0, r3
   50ec8:	add	sp, sp, #60	; 0x3c
   50ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50ed0:	add	r4, sp, #32
   50ed4:	mov	r2, r4
   50ed8:	ldr	r1, [sp, #36]	; 0x24
   50edc:	mov	r0, r5
   50ee0:	bl	4a4a0 <fputs@plt+0x3938c>
   50ee4:	cmp	r0, #0
   50ee8:	mov	r3, r0
   50eec:	str	r0, [sp, #40]	; 0x28
   50ef0:	bne	50e04 <fputs@plt+0x3fcf0>
   50ef4:	add	r3, sp, #52	; 0x34
   50ef8:	add	r2, sp, #31
   50efc:	ldr	r1, [sp, #36]	; 0x24
   50f00:	mov	r0, r5
   50f04:	bl	4a870 <fputs@plt+0x3975c>
   50f08:	ldrb	r2, [sp, #31]
   50f0c:	sub	r2, r2, #1
   50f10:	cmp	r2, #1
   50f14:	mov	r3, r0
   50f18:	str	r0, [sp, #40]	; 0x28
   50f1c:	bls	50fdc <fputs@plt+0x3fec8>
   50f20:	cmp	r3, #0
   50f24:	bne	50eac <fputs@plt+0x3fd98>
   50f28:	ldr	r0, [sp, #44]	; 0x2c
   50f2c:	ldr	ip, [sp, #52]	; 0x34
   50f30:	ldrb	r2, [sp, #31]
   50f34:	str	r3, [sp, #4]
   50f38:	str	r0, [sp]
   50f3c:	mov	r3, ip
   50f40:	ldr	r1, [sp, #32]
   50f44:	mov	r0, r5
   50f48:	bl	4d730 <fputs@plt+0x3c61c>
   50f4c:	ldr	r2, [sp, #32]
   50f50:	cmp	r2, #0
   50f54:	mov	r3, r0
   50f58:	str	r0, [sp, #40]	; 0x28
   50f5c:	beq	50f6c <fputs@plt+0x3fe58>
   50f60:	ldr	r0, [r2, #72]	; 0x48
   50f64:	bl	4a50c <fputs@plt+0x393f8>
   50f68:	ldr	r3, [sp, #40]	; 0x28
   50f6c:	cmp	r3, #0
   50f70:	bne	50e04 <fputs@plt+0x3fcf0>
   50f74:	mov	r2, r4
   50f78:	ldr	r1, [sp, #36]	; 0x24
   50f7c:	mov	r0, r5
   50f80:	bl	4a4a0 <fputs@plt+0x3938c>
   50f84:	cmp	r0, #0
   50f88:	mov	r3, r0
   50f8c:	str	r0, [sp, #40]	; 0x28
   50f90:	bne	50e04 <fputs@plt+0x3fcf0>
   50f94:	ldr	r3, [sp, #32]
   50f98:	ldr	r0, [r3, #72]	; 0x48
   50f9c:	bl	47600 <fputs@plt+0x364ec>
   50fa0:	cmp	r0, #0
   50fa4:	mov	r3, r0
   50fa8:	str	r0, [sp, #40]	; 0x28
   50fac:	bne	50eac <fputs@plt+0x3fd98>
   50fb0:	ldr	r1, [sp, #36]	; 0x24
   50fb4:	b	50e88 <fputs@plt+0x3fd74>
   50fb8:	ldr	r0, [sp, #12]
   50fbc:	ldr	r2, [sp, #36]	; 0x24
   50fc0:	mov	r1, #4
   50fc4:	bl	4ca98 <fputs@plt+0x3b984>
   50fc8:	cmp	r0, #0
   50fcc:	mov	r3, r0
   50fd0:	str	r0, [sp, #40]	; 0x28
   50fd4:	beq	50e38 <fputs@plt+0x3fd24>
   50fd8:	b	50eac <fputs@plt+0x3fd98>
   50fdc:	ldr	r0, [pc, #20]	; 50ff8 <fputs@plt+0x3fee4>
   50fe0:	bl	35a00 <fputs@plt+0x248ec>
   50fe4:	mov	r3, r0
   50fe8:	str	r0, [sp, #40]	; 0x28
   50fec:	b	50f20 <fputs@plt+0x3fe0c>
   50ff0:	andeq	r9, r5, r0, lsl #9
   50ff4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   50ff8:	muleq	r0, pc, sl	; <UNPREDICTABLE>
   50ffc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51000:	subs	fp, r0, #0
   51004:	beq	51098 <fputs@plt+0x3ff84>
   51008:	ldm	fp, {r0, r3}
   5100c:	ldr	r6, [r3, #8]
   51010:	str	r0, [r3, #4]
   51014:	cmp	r6, #0
   51018:	beq	51098 <fputs@plt+0x3ff84>
   5101c:	mov	r8, r2
   51020:	mov	r9, r1
   51024:	mov	r7, #0
   51028:	mov	sl, #4
   5102c:	cmp	r8, #0
   51030:	beq	510a4 <fputs@plt+0x3ff90>
   51034:	ldrb	r2, [r6, #64]	; 0x40
   51038:	ands	r4, r2, #1
   5103c:	bne	510a4 <fputs@plt+0x3ff90>
   51040:	ldrb	r3, [r6, #66]	; 0x42
   51044:	sub	r3, r3, #1
   51048:	cmp	r3, #1
   5104c:	bls	510bc <fputs@plt+0x3ffa8>
   51050:	ldrsb	r3, [r6, #68]	; 0x44
   51054:	cmp	r3, #0
   51058:	addge	r5, r6, #116	; 0x74
   5105c:	movge	r4, #0
   51060:	blt	5108c <fputs@plt+0x3ff78>
   51064:	ldr	r3, [r5, #4]
   51068:	add	r4, r4, #1
   5106c:	cmp	r3, #0
   51070:	beq	5107c <fputs@plt+0x3ff68>
   51074:	ldr	r0, [r3, #72]	; 0x48
   51078:	bl	4a50c <fputs@plt+0x393f8>
   5107c:	str	r7, [r5, #4]!
   51080:	ldrsb	r3, [r6, #68]	; 0x44
   51084:	cmp	r3, r4
   51088:	bge	51064 <fputs@plt+0x3ff50>
   5108c:	ldr	r6, [r6, #8]
   51090:	cmp	r6, #0
   51094:	bne	5102c <fputs@plt+0x3ff18>
   51098:	mov	r5, #0
   5109c:	mov	r0, r5
   510a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   510a4:	ldr	r0, [r6, #48]	; 0x30
   510a8:	bl	1cd68 <fputs@plt+0xbc54>
   510ac:	str	r7, [r6, #48]	; 0x30
   510b0:	strb	sl, [r6, #66]	; 0x42
   510b4:	str	r9, [r6, #60]	; 0x3c
   510b8:	b	51050 <fputs@plt+0x3ff3c>
   510bc:	mov	r0, r6
   510c0:	bl	50ae8 <fputs@plt+0x3f9d4>
   510c4:	subs	r5, r0, #0
   510c8:	beq	51050 <fputs@plt+0x3ff3c>
   510cc:	mov	r2, r4
   510d0:	mov	r0, fp
   510d4:	mov	r1, r5
   510d8:	bl	50ffc <fputs@plt+0x3fee8>
   510dc:	b	5109c <fputs@plt+0x3ff88>
   510e0:	push	{r4, r5, r6, r7, lr}
   510e4:	subs	r7, r1, #0
   510e8:	ldm	r0, {r3, r6}
   510ec:	sub	sp, sp, #12
   510f0:	mov	r4, r0
   510f4:	str	r3, [r6, #4]
   510f8:	movne	r5, #0
   510fc:	beq	51134 <fputs@plt+0x40020>
   51100:	mov	r1, r7
   51104:	mov	r0, r4
   51108:	bl	50ffc <fputs@plt+0x3fee8>
   5110c:	cmp	r0, #0
   51110:	movne	r5, r0
   51114:	ldrb	r3, [r4, #8]
   51118:	cmp	r3, #2
   5111c:	beq	51154 <fputs@plt+0x40040>
   51120:	mov	r0, r4
   51124:	bl	4b924 <fputs@plt+0x3a810>
   51128:	mov	r0, r5
   5112c:	add	sp, sp, #12
   51130:	pop	{r4, r5, r6, r7, pc}
   51134:	mov	r2, r7
   51138:	ldr	r0, [r6, #8]
   5113c:	bl	50bb4 <fputs@plt+0x3faa0>
   51140:	subs	r5, r0, #0
   51144:	beq	51114 <fputs@plt+0x40000>
   51148:	mov	r2, r7
   5114c:	mov	r7, r5
   51150:	b	51100 <fputs@plt+0x3ffec>
   51154:	ldr	r0, [r6]
   51158:	bl	49e14 <fputs@plt+0x38d00>
   5115c:	mov	r3, #0
   51160:	add	r2, sp, #4
   51164:	mov	r1, #1
   51168:	cmp	r0, r3
   5116c:	movne	r5, r0
   51170:	mov	r0, r6
   51174:	bl	4a4a0 <fputs@plt+0x3938c>
   51178:	cmp	r0, #0
   5117c:	bne	511a8 <fputs@plt+0x40094>
   51180:	ldr	r2, [sp, #4]
   51184:	ldr	r3, [r2, #56]	; 0x38
   51188:	ldr	r0, [r2, #72]	; 0x48
   5118c:	ldr	r3, [r3, #28]
   51190:	rev	r3, r3
   51194:	cmp	r3, #0
   51198:	ldreq	r3, [r6]
   5119c:	ldreq	r3, [r3, #28]
   511a0:	str	r3, [r6, #44]	; 0x2c
   511a4:	bl	4a50c <fputs@plt+0x393f8>
   511a8:	mov	r3, #1
   511ac:	strb	r3, [r6, #20]
   511b0:	ldr	r0, [r6, #60]	; 0x3c
   511b4:	bl	1ce64 <fputs@plt+0xbd50>
   511b8:	mov	r3, #0
   511bc:	str	r3, [r6, #60]	; 0x3c
   511c0:	b	51120 <fputs@plt+0x4000c>
   511c4:	ldr	r3, [pc, #384]	; 5134c <fputs@plt+0x40238>
   511c8:	push	{r4, r5, r6, r7, r8, lr}
   511cc:	add	r3, pc, r3
   511d0:	mov	r5, r0
   511d4:	ldr	r3, [r3, #328]	; 0x148
   511d8:	mov	r6, r1
   511dc:	cmp	r3, #0
   511e0:	beq	511e8 <fputs@plt+0x400d4>
   511e4:	blx	r3
   511e8:	ldr	ip, [r5, #20]
   511ec:	cmp	ip, #0
   511f0:	ble	51344 <fputs@plt+0x40230>
   511f4:	ldr	r4, [r5, #16]
   511f8:	mov	r1, r4
   511fc:	mov	r3, r4
   51200:	add	lr, r4, ip, lsl #4
   51204:	ldr	r2, [r3, #4]
   51208:	add	r3, r3, #16
   5120c:	cmp	r2, #0
   51210:	ldrne	r0, [r2, #4]
   51214:	ldrne	r2, [r2]
   51218:	strne	r2, [r0, #4]
   5121c:	cmp	lr, r3
   51220:	bne	51204 <fputs@plt+0x400f0>
   51224:	ldr	r8, [r5, #24]
   51228:	ands	r8, r8, #2
   5122c:	ldrbne	r8, [r5, #149]	; 0x95
   51230:	movne	r1, r4
   51234:	clzne	r8, r8
   51238:	lsrne	r8, r8, #5
   5123c:	mov	r7, #0
   51240:	eor	r8, r8, #1
   51244:	mov	r4, r7
   51248:	b	51250 <fputs@plt+0x4013c>
   5124c:	ldr	r1, [r5, #16]
   51250:	add	r3, r1, r4, lsl #4
   51254:	mov	r2, r8
   51258:	ldr	r3, [r3, #4]
   5125c:	mov	r1, r6
   51260:	subs	r0, r3, #0
   51264:	add	r4, r4, #1
   51268:	beq	51280 <fputs@plt+0x4016c>
   5126c:	ldrb	r3, [r3, #8]
   51270:	cmp	r3, #2
   51274:	moveq	r7, #1
   51278:	bl	510e0 <fputs@plt+0x3ffcc>
   5127c:	ldr	ip, [r5, #20]
   51280:	cmp	ip, r4
   51284:	bgt	5124c <fputs@plt+0x40138>
   51288:	mov	r1, #68	; 0x44
   5128c:	mov	r0, r5
   51290:	bl	1d554 <fputs@plt+0xc440>
   51294:	ldr	r3, [pc, #180]	; 51350 <fputs@plt+0x4023c>
   51298:	add	r3, pc, r3
   5129c:	ldr	r3, [r3, #332]	; 0x14c
   512a0:	cmp	r3, #0
   512a4:	beq	512ac <fputs@plt+0x40198>
   512a8:	blx	r3
   512ac:	ldr	r3, [r5, #24]
   512b0:	tst	r3, #2
   512b4:	beq	512c4 <fputs@plt+0x401b0>
   512b8:	ldrb	r2, [r5, #149]	; 0x95
   512bc:	cmp	r2, #0
   512c0:	beq	51310 <fputs@plt+0x401fc>
   512c4:	ldr	lr, [r5, #208]	; 0xd0
   512c8:	add	r2, r5, #448	; 0x1c0
   512cc:	mov	r0, #0
   512d0:	mov	r1, #0
   512d4:	cmp	lr, #0
   512d8:	bic	r3, r3, #16777216	; 0x1000000
   512dc:	strd	r0, [r2, #-8]
   512e0:	strd	r0, [r2]
   512e4:	str	r3, [r5, #24]
   512e8:	popeq	{r4, r5, r6, r7, r8, pc}
   512ec:	cmp	r7, #0
   512f0:	bne	51300 <fputs@plt+0x401ec>
   512f4:	ldrb	r3, [r5, #67]	; 0x43
   512f8:	cmp	r3, #0
   512fc:	popne	{r4, r5, r6, r7, r8, pc}
   51300:	ldr	r0, [r5, #204]	; 0xcc
   51304:	mov	r3, lr
   51308:	pop	{r4, r5, r6, r7, r8, lr}
   5130c:	bx	r3
   51310:	ldr	r3, [r5, #4]
   51314:	cmp	r3, #0
   51318:	beq	51334 <fputs@plt+0x40220>
   5131c:	ldrb	r2, [r3, #87]	; 0x57
   51320:	orr	r2, r2, #1
   51324:	strb	r2, [r3, #87]	; 0x57
   51328:	ldr	r3, [r3, #52]	; 0x34
   5132c:	cmp	r3, #0
   51330:	bne	5131c <fputs@plt+0x40208>
   51334:	mov	r0, r5
   51338:	bl	242c0 <fputs@plt+0x131ac>
   5133c:	ldr	r3, [r5, #24]
   51340:	b	512c4 <fputs@plt+0x401b0>
   51344:	mov	r7, #0
   51348:	b	51288 <fputs@plt+0x40174>
   5134c:	andeq	sp, r5, ip, ror r6
   51350:			; <UNDEFINED> instruction: 0x0005d5b0
   51354:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51358:	mov	r4, r2
   5135c:	ldrb	ip, [r0, #66]	; 0x42
   51360:	sub	sp, sp, #52	; 0x34
   51364:	mov	r5, r3
   51368:	cmp	ip, #1
   5136c:	beq	515c4 <fputs@plt+0x404b0>
   51370:	cmp	r1, #0
   51374:	moveq	fp, r1
   51378:	beq	513f4 <fputs@plt+0x402e0>
   5137c:	ldr	r2, [r1]
   51380:	ldrh	r3, [r2, #6]
   51384:	ldrh	ip, [r2, #8]
   51388:	add	r3, r3, ip
   5138c:	cmp	r3, #13
   51390:	bgt	513e4 <fputs@plt+0x402d0>
   51394:	ldr	ip, [r2, #16]
   51398:	ldr	r3, [r1, #4]
   5139c:	ldr	fp, [pc, #1176]	; 5183c <fputs@plt+0x40728>
   513a0:	ldrb	ip, [ip]
   513a4:	ldrh	r3, [r3, #8]
   513a8:	add	fp, pc, fp
   513ac:	cmp	ip, #0
   513b0:	movne	lr, #1
   513b4:	mvnne	ip, #0
   513b8:	mvneq	lr, #0
   513bc:	moveq	ip, #1
   513c0:	tst	r3, #4
   513c4:	strb	lr, [r1, #12]
   513c8:	strb	ip, [r1, #13]
   513cc:	bne	513ec <fputs@plt+0x402d8>
   513d0:	tst	r3, #25
   513d4:	bne	513e4 <fputs@plt+0x402d0>
   513d8:	ldr	r3, [r2, #20]
   513dc:	cmp	r3, #0
   513e0:	beq	517b8 <fputs@plt+0x406a4>
   513e4:	ldr	fp, [pc, #1108]	; 51840 <fputs@plt+0x4072c>
   513e8:	add	fp, pc, fp
   513ec:	mov	r3, #0
   513f0:	strb	r3, [r1, #11]
   513f4:	strd	r4, [sp, #24]
   513f8:	str	r1, [sp, #12]
   513fc:	mov	r6, r0
   51400:	bl	4bc2c <fputs@plt+0x3ab18>
   51404:	subs	r3, r0, #0
   51408:	str	r3, [sp, #20]
   5140c:	bne	515b8 <fputs@plt+0x404a4>
   51410:	ldrb	r3, [r6, #66]	; 0x42
   51414:	cmp	r3, #0
   51418:	beq	51604 <fputs@plt+0x404f0>
   5141c:	ldr	r3, [sp, #88]	; 0x58
   51420:	rsb	r3, r3, #1
   51424:	str	r3, [sp, #32]
   51428:	add	r3, sp, #40	; 0x28
   5142c:	str	r3, [sp, #36]	; 0x24
   51430:	add	r3, r6, #16
   51434:	str	r3, [sp, #16]
   51438:	ldrsb	r3, [r6, #68]	; 0x44
   5143c:	cmp	fp, #0
   51440:	ldr	r9, [sp, #20]
   51444:	add	r2, r3, #30
   51448:	add	r3, r6, r3, lsl #1
   5144c:	ldr	r4, [r6, r2, lsl #2]
   51450:	ldr	r2, [sp, #32]
   51454:	ldrh	r7, [r4, #18]
   51458:	sub	r7, r7, #1
   5145c:	asr	r5, r7, r2
   51460:	strh	r5, [r3, #80]	; 0x50
   51464:	bne	51538 <fputs@plt+0x40424>
   51468:	b	5169c <fputs@plt+0x40588>
   5146c:	ldrb	r3, [r1, #1]
   51470:	tst	r3, #128	; 0x80
   51474:	bne	51490 <fputs@plt+0x4037c>
   51478:	lsl	r0, r0, #7
   5147c:	ldrh	r2, [r4, #10]
   51480:	and	r0, r0, #16256	; 0x3f80
   51484:	add	r0, r3, r0
   51488:	cmp	r0, r2
   5148c:	ble	51624 <fputs@plt+0x40510>
   51490:	ldrb	r0, [r4, #6]
   51494:	ldr	r3, [r4, #80]	; 0x50
   51498:	ldr	r2, [sp, #16]
   5149c:	sub	r1, r1, r0
   514a0:	mov	r0, r4
   514a4:	blx	r3
   514a8:	ldr	r8, [r6, #16]
   514ac:	cmp	r8, #1
   514b0:	ble	51734 <fputs@plt+0x40620>
   514b4:	add	r0, r8, #18
   514b8:	asr	r1, r0, #31
   514bc:	bl	232d8 <fputs@plt+0x121c4>
   514c0:	subs	sl, r0, #0
   514c4:	beq	51744 <fputs@plt+0x40630>
   514c8:	ldrsb	ip, [r6, #68]	; 0x44
   514cc:	mov	r3, sl
   514d0:	mov	r2, r8
   514d4:	mov	r1, #0
   514d8:	add	ip, r6, ip, lsl #1
   514dc:	mov	r0, r6
   514e0:	strh	r5, [ip, #80]	; 0x50
   514e4:	mov	ip, #2
   514e8:	str	ip, [sp]
   514ec:	bl	505d0 <fputs@plt+0x3f4bc>
   514f0:	cmp	r0, #0
   514f4:	bne	51750 <fputs@plt+0x4063c>
   514f8:	mov	r0, r8
   514fc:	ldr	r2, [sp, #12]
   51500:	mov	r1, sl
   51504:	blx	fp
   51508:	mov	r8, r0
   5150c:	mov	r0, sl
   51510:	bl	1cd68 <fputs@plt+0xbc54>
   51514:	cmp	r8, #0
   51518:	addlt	r9, r5, #1
   5151c:	blt	51528 <fputs@plt+0x40414>
   51520:	beq	5157c <fputs@plt+0x40468>
   51524:	sub	r7, r5, #1
   51528:	cmp	r9, r7
   5152c:	bgt	51644 <fputs@plt+0x40530>
   51530:	add	r5, r9, r7
   51534:	asr	r5, r5, #1
   51538:	ldr	r1, [r4, #64]	; 0x40
   5153c:	lsl	r2, r5, #1
   51540:	ldrh	r3, [r4, #20]
   51544:	ldrh	r2, [r1, r2]
   51548:	ldr	r0, [r4, #68]	; 0x44
   5154c:	ldrb	ip, [r4, #7]
   51550:	rev16	r2, r2
   51554:	and	r3, r3, r2
   51558:	add	r1, r0, r3
   5155c:	ldrb	r0, [r0, r3]
   51560:	cmp	r0, ip
   51564:	bgt	5146c <fputs@plt+0x40358>
   51568:	add	r1, r1, #1
   5156c:	ldr	r2, [sp, #12]
   51570:	blx	fp
   51574:	mov	r8, r0
   51578:	b	51514 <fputs@plt+0x40400>
   5157c:	ldr	r3, [sp, #92]	; 0x5c
   51580:	str	r8, [r3]
   51584:	ldrsb	r3, [r6, #68]	; 0x44
   51588:	add	r3, r6, r3, lsl #1
   5158c:	strh	r5, [r3, #80]	; 0x50
   51590:	ldr	r3, [sp, #12]
   51594:	ldrb	r3, [r3, #11]
   51598:	cmp	r3, #0
   5159c:	movne	r8, #11
   515a0:	str	r8, [sp, #20]
   515a4:	ldrb	r3, [r6, #64]	; 0x40
   515a8:	mov	r2, #0
   515ac:	strh	r2, [r6, #34]	; 0x22
   515b0:	bic	r3, r3, #6
   515b4:	strb	r3, [r6, #64]	; 0x40
   515b8:	ldr	r0, [sp, #20]
   515bc:	add	sp, sp, #52	; 0x34
   515c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   515c4:	ldrb	r3, [r0, #64]	; 0x40
   515c8:	tst	r3, #2
   515cc:	beq	51370 <fputs@plt+0x4025c>
   515d0:	ldrb	r2, [r0, #69]	; 0x45
   515d4:	cmp	r2, #0
   515d8:	beq	51370 <fputs@plt+0x4025c>
   515dc:	ldrd	r6, [r0, #16]
   515e0:	cmp	r7, r5
   515e4:	cmpeq	r6, r4
   515e8:	beq	517c4 <fputs@plt+0x406b0>
   515ec:	cmp	r6, r4
   515f0:	sbcs	r2, r7, r5
   515f4:	movlt	r2, #1
   515f8:	movge	r2, #0
   515fc:	ands	r3, r2, r3, lsr #3
   51600:	beq	51370 <fputs@plt+0x4025c>
   51604:	ldr	r2, [sp, #92]	; 0x5c
   51608:	mvn	r3, #0
   5160c:	str	r3, [r2]
   51610:	mov	r3, #0
   51614:	str	r3, [sp, #20]
   51618:	ldr	r0, [sp, #20]
   5161c:	add	sp, sp, #52	; 0x34
   51620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51624:	add	r1, r1, #2
   51628:	ldr	r2, [sp, #12]
   5162c:	blx	fp
   51630:	mov	r8, r0
   51634:	b	51514 <fputs@plt+0x40400>
   51638:	mov	fp, r6
   5163c:	mvn	r8, #0
   51640:	mov	r6, r7
   51644:	ldrb	r3, [r4, #4]
   51648:	cmp	r3, #0
   5164c:	bne	517d8 <fputs@plt+0x406c4>
   51650:	ldrsb	r1, [r6, #68]	; 0x44
   51654:	uxth	r2, r9
   51658:	add	r3, r1, #40	; 0x28
   5165c:	ldrh	r1, [r4, #18]
   51660:	cmp	r9, r1
   51664:	blt	51790 <fputs@plt+0x4067c>
   51668:	ldrb	r0, [r4, #5]
   5166c:	ldr	r1, [r4, #56]	; 0x38
   51670:	add	r1, r1, r0
   51674:	ldr	r1, [r1, #8]
   51678:	rev	r1, r1
   5167c:	lsl	r3, r3, #1
   51680:	mov	r0, r6
   51684:	strh	r2, [r6, r3]
   51688:	bl	4b058 <fputs@plt+0x39f44>
   5168c:	cmp	r0, #0
   51690:	beq	51438 <fputs@plt+0x40324>
   51694:	str	r0, [sp, #20]
   51698:	b	515a4 <fputs@plt+0x40490>
   5169c:	mov	r8, r7
   516a0:	mov	r7, r6
   516a4:	mov	r6, fp
   516a8:	ldrd	sl, [sp, #24]
   516ac:	ldr	r1, [r4, #64]	; 0x40
   516b0:	lsl	r2, r5, #1
   516b4:	ldrh	r3, [r4, #20]
   516b8:	ldrh	r2, [r1, r2]
   516bc:	ldrb	r1, [r4, #3]
   516c0:	ldr	r0, [r4, #68]	; 0x44
   516c4:	rev16	r2, r2
   516c8:	and	r3, r3, r2
   516cc:	cmp	r1, #0
   516d0:	add	r0, r0, r3
   516d4:	bne	516e8 <fputs@plt+0x405d4>
   516d8:	b	516f4 <fputs@plt+0x405e0>
   516dc:	ldr	r3, [r4, #60]	; 0x3c
   516e0:	cmp	r0, r3
   516e4:	bcs	51724 <fputs@plt+0x40610>
   516e8:	ldrsb	r3, [r0], #1
   516ec:	cmp	r3, #0
   516f0:	blt	516dc <fputs@plt+0x405c8>
   516f4:	ldr	r1, [sp, #36]	; 0x24
   516f8:	bl	17348 <fputs@plt+0x6234>
   516fc:	ldrd	r2, [sp, #40]	; 0x28
   51700:	cmp	r2, sl
   51704:	sbcs	r1, r3, fp
   51708:	bge	51768 <fputs@plt+0x40654>
   5170c:	add	r9, r5, #1
   51710:	cmp	r8, r9
   51714:	blt	51638 <fputs@plt+0x40524>
   51718:	add	r5, r9, r8
   5171c:	asr	r5, r5, #1
   51720:	b	516ac <fputs@plt+0x40598>
   51724:	ldr	r0, [pc, #280]	; 51844 <fputs@plt+0x40730>
   51728:	bl	35a00 <fputs@plt+0x248ec>
   5172c:	str	r0, [sp, #20]
   51730:	b	515b8 <fputs@plt+0x404a4>
   51734:	ldr	r0, [pc, #268]	; 51848 <fputs@plt+0x40734>
   51738:	bl	35a00 <fputs@plt+0x248ec>
   5173c:	str	r0, [sp, #20]
   51740:	b	515a4 <fputs@plt+0x40490>
   51744:	mov	r3, #7
   51748:	str	r3, [sp, #20]
   5174c:	b	515a4 <fputs@plt+0x40490>
   51750:	str	r0, [sp, #12]
   51754:	mov	r0, sl
   51758:	bl	1cd68 <fputs@plt+0xbc54>
   5175c:	ldr	r3, [sp, #12]
   51760:	str	r3, [sp, #20]
   51764:	b	515a4 <fputs@plt+0x40490>
   51768:	cmp	sl, r2
   5176c:	sbcs	r1, fp, r3
   51770:	bge	517f0 <fputs@plt+0x406dc>
   51774:	sub	r8, r5, #1
   51778:	cmp	r9, r8
   5177c:	ble	51718 <fputs@plt+0x40604>
   51780:	mov	fp, r6
   51784:	mov	r8, #1
   51788:	mov	r6, r7
   5178c:	b	51644 <fputs@plt+0x40530>
   51790:	ldr	r0, [r4, #64]	; 0x40
   51794:	lsl	r9, r9, #1
   51798:	ldrh	r1, [r4, #20]
   5179c:	ldrh	r0, [r0, r9]
   517a0:	ldr	ip, [r4, #56]	; 0x38
   517a4:	rev16	r0, r0
   517a8:	and	r1, r1, r0
   517ac:	ldr	r1, [ip, r1]
   517b0:	rev	r1, r1
   517b4:	b	5167c <fputs@plt+0x40568>
   517b8:	ldr	fp, [pc, #140]	; 5184c <fputs@plt+0x40738>
   517bc:	add	fp, pc, fp
   517c0:	b	513ec <fputs@plt+0x402d8>
   517c4:	ldr	r2, [sp, #92]	; 0x5c
   517c8:	mov	r3, #0
   517cc:	str	r3, [sp, #20]
   517d0:	str	r3, [r2]
   517d4:	b	515b8 <fputs@plt+0x404a4>
   517d8:	ldrsb	r3, [r6, #68]	; 0x44
   517dc:	add	r3, r6, r3, lsl #1
   517e0:	strh	r5, [r3, #80]	; 0x50
   517e4:	ldr	r3, [sp, #92]	; 0x5c
   517e8:	str	r8, [r3]
   517ec:	b	515a4 <fputs@plt+0x40490>
   517f0:	ldrsb	r1, [r7, #68]	; 0x44
   517f4:	ldrb	r0, [r7, #64]	; 0x40
   517f8:	strd	r2, [r7, #16]
   517fc:	add	r3, r1, #40	; 0x28
   51800:	orr	r1, r0, #2
   51804:	lsl	r0, r3, #1
   51808:	uxth	r2, r5
   5180c:	strb	r1, [r7, #64]	; 0x40
   51810:	strh	r2, [r7, r0]
   51814:	ldrb	r1, [r4, #4]
   51818:	mov	fp, r6
   5181c:	mov	r6, r7
   51820:	cmp	r1, #0
   51824:	moveq	r9, r5
   51828:	beq	5165c <fputs@plt+0x40548>
   5182c:	ldr	r2, [sp, #92]	; 0x5c
   51830:	mov	r3, #0
   51834:	str	r3, [r2]
   51838:	b	515a4 <fputs@plt+0x40490>
   5183c:			; <UNDEFINED> instruction: 0xfffe5a74
   51840:			; <UNDEFINED> instruction: 0xfffe59c4
   51844:	andeq	lr, r0, r4, lsl lr
   51848:	andeq	lr, r0, sp, asr lr
   5184c:			; <UNDEFINED> instruction: 0xfffe5af0
   51850:	push	{r4, r5, r6, r7, r8, lr}
   51854:	sub	sp, sp, #216	; 0xd8
   51858:	subs	r7, r1, #0
   5185c:	mov	r1, #0
   51860:	mov	r4, r0
   51864:	mov	r6, r2
   51868:	mov	r8, r3
   5186c:	str	r1, [sp, #12]
   51870:	beq	51908 <fputs@plt+0x407f4>
   51874:	add	r3, sp, #12
   51878:	mov	r2, #200	; 0xc8
   5187c:	add	r1, sp, #16
   51880:	ldr	r0, [r0, #72]	; 0x48
   51884:	bl	26e88 <fputs@plt+0x15d74>
   51888:	subs	r5, r0, #0
   5188c:	moveq	r5, #7
   51890:	beq	518fc <fputs@plt+0x407e8>
   51894:	ldr	r0, [r4, #72]	; 0x48
   51898:	mov	r3, r7
   5189c:	add	r1, r0, #12
   518a0:	str	r5, [sp]
   518a4:	add	r0, r0, #4
   518a8:	mov	r2, r6
   518ac:	bl	2131c <fputs@plt+0x10208>
   518b0:	ldrh	r3, [r5, #8]
   518b4:	cmp	r3, #0
   518b8:	beq	51910 <fputs@plt+0x407fc>
   518bc:	ldr	r3, [sp, #244]	; 0xf4
   518c0:	mov	r1, r5
   518c4:	str	r3, [sp, #4]
   518c8:	ldr	r3, [sp, #240]	; 0xf0
   518cc:	mov	r2, r6
   518d0:	str	r3, [sp]
   518d4:	mov	r0, r4
   518d8:	mov	r3, r8
   518dc:	bl	51354 <fputs@plt+0x40240>
   518e0:	ldr	r1, [sp, #12]
   518e4:	cmp	r1, #0
   518e8:	mov	r5, r0
   518ec:	beq	518fc <fputs@plt+0x407e8>
   518f0:	ldr	r3, [r4, #72]	; 0x48
   518f4:	ldr	r0, [r3, #12]
   518f8:	bl	1d100 <fputs@plt+0xbfec>
   518fc:	mov	r0, r5
   51900:	add	sp, sp, #216	; 0xd8
   51904:	pop	{r4, r5, r6, r7, r8, pc}
   51908:	mov	r5, r7
   5190c:	b	518bc <fputs@plt+0x407a8>
   51910:	ldr	r3, [r4, #72]	; 0x48
   51914:	ldr	r1, [sp, #12]
   51918:	ldr	r0, [r3, #12]
   5191c:	bl	1d100 <fputs@plt+0xbfec>
   51920:	ldr	r0, [pc, #8]	; 51930 <fputs@plt+0x4081c>
   51924:	bl	35a00 <fputs@plt+0x248ec>
   51928:	mov	r5, r0
   5192c:	b	518fc <fputs@plt+0x407e8>
   51930:	strdeq	sp, [r0], -fp
   51934:	push	{r4, r5, lr}
   51938:	sub	sp, sp, #20
   5193c:	mov	ip, #0
   51940:	strb	ip, [r0, #66]	; 0x42
   51944:	ldrd	r2, [r0, #40]	; 0x28
   51948:	ldr	r1, [r0, #48]	; 0x30
   5194c:	str	ip, [sp]
   51950:	add	ip, sp, #12
   51954:	str	ip, [sp, #4]
   51958:	mov	r4, r0
   5195c:	bl	51850 <fputs@plt+0x4073c>
   51960:	subs	r5, r0, #0
   51964:	beq	51974 <fputs@plt+0x40860>
   51968:	mov	r0, r5
   5196c:	add	sp, sp, #20
   51970:	pop	{r4, r5, pc}
   51974:	ldr	r0, [r4, #48]	; 0x30
   51978:	bl	1cd68 <fputs@plt+0xbc54>
   5197c:	ldr	r3, [r4, #60]	; 0x3c
   51980:	ldr	r2, [sp, #12]
   51984:	str	r5, [r4, #48]	; 0x30
   51988:	orr	r3, r3, r2
   5198c:	cmp	r3, #0
   51990:	str	r3, [r4, #60]	; 0x3c
   51994:	beq	51968 <fputs@plt+0x40854>
   51998:	ldrb	r3, [r4, #66]	; 0x42
   5199c:	mov	r0, r5
   519a0:	cmp	r3, #1
   519a4:	moveq	r3, #2
   519a8:	strbeq	r3, [r4, #66]	; 0x42
   519ac:	add	sp, sp, #20
   519b0:	pop	{r4, r5, pc}
   519b4:	push	{r4, r5, r6, lr}
   519b8:	mov	r4, r0
   519bc:	ldrb	r3, [r0, #66]	; 0x42
   519c0:	mov	r5, r1
   519c4:	cmp	r3, #1
   519c8:	beq	519fc <fputs@plt+0x408e8>
   519cc:	cmp	r3, #2
   519d0:	bhi	51ab0 <fputs@plt+0x4099c>
   519d4:	cmp	r3, #0
   519d8:	beq	51b38 <fputs@plt+0x40a24>
   519dc:	ldr	r3, [r4, #60]	; 0x3c
   519e0:	cmp	r3, #0
   519e4:	beq	519fc <fputs@plt+0x408e8>
   519e8:	mov	r3, #1
   519ec:	strb	r3, [r4, #66]	; 0x42
   519f0:	mov	r3, #0
   519f4:	str	r3, [r4, #60]	; 0x3c
   519f8:	blt	51aa8 <fputs@plt+0x40994>
   519fc:	ldrsb	r3, [r4, #68]	; 0x44
   51a00:	add	r2, r3, #30
   51a04:	ldr	r1, [r4, r2, lsl #2]
   51a08:	ldrb	r2, [r1, #4]
   51a0c:	cmp	r2, #0
   51a10:	beq	51adc <fputs@plt+0x409c8>
   51a14:	add	r0, r3, #40	; 0x28
   51a18:	lsl	r2, r0, #1
   51a1c:	ldrh	r2, [r4, r2]
   51a20:	cmp	r2, #0
   51a24:	bne	51a84 <fputs@plt+0x40970>
   51a28:	cmp	r3, #0
   51a2c:	beq	51b24 <fputs@plt+0x40a10>
   51a30:	mov	r6, r2
   51a34:	b	51a44 <fputs@plt+0x40930>
   51a38:	cmp	r3, #0
   51a3c:	beq	51b24 <fputs@plt+0x40a10>
   51a40:	ldr	r1, [r4, r1, lsl #2]
   51a44:	ldrb	r2, [r4, #64]	; 0x40
   51a48:	sub	r3, r3, #1
   51a4c:	strb	r3, [r4, #68]	; 0x44
   51a50:	bic	r3, r2, #6
   51a54:	strb	r3, [r4, #64]	; 0x40
   51a58:	strh	r6, [r4, #34]	; 0x22
   51a5c:	ldr	r0, [r1, #72]	; 0x48
   51a60:	bl	4a50c <fputs@plt+0x393f8>
   51a64:	ldrsb	r3, [r4, #68]	; 0x44
   51a68:	add	r0, r3, #40	; 0x28
   51a6c:	add	r1, r3, #30
   51a70:	lsl	r2, r0, #1
   51a74:	ldrh	r2, [r4, r2]
   51a78:	cmp	r2, #0
   51a7c:	beq	51a38 <fputs@plt+0x40924>
   51a80:	ldr	r1, [r4, r1, lsl #2]
   51a84:	lsl	r0, r0, #1
   51a88:	sub	r2, r2, #1
   51a8c:	strh	r2, [r4, r0]
   51a90:	ldrb	r0, [r1, #2]
   51a94:	cmp	r0, #0
   51a98:	popeq	{r4, r5, r6, pc}
   51a9c:	ldrb	r3, [r1, #4]
   51aa0:	cmp	r3, #0
   51aa4:	beq	51b48 <fputs@plt+0x40a34>
   51aa8:	mov	r0, #0
   51aac:	pop	{r4, r5, r6, pc}
   51ab0:	cmp	r3, #4
   51ab4:	beq	51acc <fputs@plt+0x409b8>
   51ab8:	bl	51934 <fputs@plt+0x40820>
   51abc:	cmp	r0, #0
   51ac0:	popne	{r4, r5, r6, pc}
   51ac4:	ldrb	r3, [r4, #66]	; 0x42
   51ac8:	b	519d4 <fputs@plt+0x408c0>
   51acc:	ldr	r0, [r0, #60]	; 0x3c
   51ad0:	cmp	r0, #0
   51ad4:	popne	{r4, r5, r6, pc}
   51ad8:	b	519fc <fputs@plt+0x408e8>
   51adc:	add	r3, r4, r3, lsl #1
   51ae0:	ldr	ip, [r1, #64]	; 0x40
   51ae4:	ldrh	r2, [r3, #80]	; 0x50
   51ae8:	ldrh	r3, [r1, #20]
   51aec:	ldr	r1, [r1, #56]	; 0x38
   51af0:	mov	r0, r4
   51af4:	lsl	r2, r2, #1
   51af8:	ldrh	r2, [ip, r2]
   51afc:	rev16	r2, r2
   51b00:	and	r3, r3, r2
   51b04:	ldr	r1, [r1, r3]
   51b08:	rev	r1, r1
   51b0c:	bl	4b058 <fputs@plt+0x39f44>
   51b10:	cmp	r0, #0
   51b14:	popne	{r4, r5, r6, pc}
   51b18:	mov	r0, r4
   51b1c:	pop	{r4, r5, r6, lr}
   51b20:	b	4b0c8 <fputs@plt+0x39fb4>
   51b24:	mov	r0, #0
   51b28:	mov	r3, #1
   51b2c:	strb	r0, [r4, #66]	; 0x42
   51b30:	str	r3, [r5]
   51b34:	pop	{r4, r5, r6, pc}
   51b38:	mov	r2, #1
   51b3c:	mov	r0, r3
   51b40:	str	r2, [r5]
   51b44:	pop	{r4, r5, r6, pc}
   51b48:	mov	r1, r5
   51b4c:	mov	r0, r4
   51b50:	pop	{r4, r5, r6, lr}
   51b54:	b	51b58 <fputs@plt+0x40a44>
   51b58:	mov	r2, #0
   51b5c:	str	r2, [r1]
   51b60:	ldrb	r3, [r0, #64]	; 0x40
   51b64:	ldrb	ip, [r0, #66]	; 0x42
   51b68:	strh	r2, [r0, #34]	; 0x22
   51b6c:	bic	r3, r3, #14
   51b70:	cmp	ip, #1
   51b74:	strb	r3, [r0, #64]	; 0x40
   51b78:	bne	51bc0 <fputs@plt+0x40aac>
   51b7c:	push	{lr}		; (str lr, [sp, #-4]!)
   51b80:	ldrsb	r3, [r0, #68]	; 0x44
   51b84:	add	lr, r0, r3, lsl #1
   51b88:	ldrh	ip, [lr, #80]	; 0x50
   51b8c:	cmp	ip, r2
   51b90:	beq	51bb8 <fputs@plt+0x40aa4>
   51b94:	add	r3, r3, #30
   51b98:	ldr	r3, [r0, r3, lsl #2]
   51b9c:	ldrb	r3, [r3, #4]
   51ba0:	cmp	r3, r2
   51ba4:	beq	51bb8 <fputs@plt+0x40aa4>
   51ba8:	sub	ip, ip, #1
   51bac:	strh	ip, [lr, #80]	; 0x50
   51bb0:	mov	r0, r2
   51bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   51bb8:	pop	{lr}		; (ldr lr, [sp], #4)
   51bbc:	b	519b4 <fputs@plt+0x408a0>
   51bc0:	b	519b4 <fputs@plt+0x408a0>
   51bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51bc8:	sub	sp, sp, #52	; 0x34
   51bcc:	ldrsb	r8, [r0, #68]	; 0x44
   51bd0:	and	r3, r1, #2
   51bd4:	str	r3, [sp, #16]
   51bd8:	ldr	fp, [r0]
   51bdc:	sxth	r6, r8
   51be0:	mov	r4, r0
   51be4:	add	r3, r0, r6, lsl #1
   51be8:	add	r6, r0, r6, lsl #2
   51bec:	ldrh	r9, [r3, #80]	; 0x50
   51bf0:	ldr	r5, [r6, #120]	; 0x78
   51bf4:	str	r3, [sp, #20]
   51bf8:	ldr	sl, [fp, #4]
   51bfc:	ldr	r1, [r5, #64]	; 0x40
   51c00:	lsl	r2, r9, #1
   51c04:	ldrh	r3, [r5, #20]
   51c08:	ldrh	r1, [r1, r2]
   51c0c:	ldrb	r2, [r5, #4]
   51c10:	ldr	r7, [r5, #56]	; 0x38
   51c14:	rev16	r1, r1
   51c18:	and	r3, r3, r1
   51c1c:	cmp	r2, #0
   51c20:	add	r7, r7, r3
   51c24:	beq	51cbc <fputs@plt+0x40ba8>
   51c28:	ldrb	r3, [r4, #64]	; 0x40
   51c2c:	tst	r3, #32
   51c30:	bne	51ce0 <fputs@plt+0x40bcc>
   51c34:	ldr	r1, [r4, #72]	; 0x48
   51c38:	cmp	r1, #0
   51c3c:	beq	51d08 <fputs@plt+0x40bf4>
   51c40:	ldr	r3, [sp, #16]
   51c44:	cmp	r3, #0
   51c48:	beq	51c9c <fputs@plt+0x40b88>
   51c4c:	ldrb	r3, [r5, #4]
   51c50:	cmp	r3, #0
   51c54:	beq	51c88 <fputs@plt+0x40b74>
   51c58:	mov	r1, r7
   51c5c:	mov	r0, r5
   51c60:	bl	182b8 <fputs@plt+0x71a4>
   51c64:	ldr	r2, [sl, #36]	; 0x24
   51c68:	ldr	r1, [pc, #764]	; 51f6c <fputs@plt+0x40e58>
   51c6c:	ldrh	r3, [r5, #16]
   51c70:	lsl	r2, r2, #1
   51c74:	umull	r1, r2, r1, r2
   51c78:	add	r0, r3, r0
   51c7c:	add	r0, r0, #1
   51c80:	cmp	r0, r2, lsr #1
   51c84:	blt	51ef0 <fputs@plt+0x40ddc>
   51c88:	mov	r0, r4
   51c8c:	bl	50a74 <fputs@plt+0x3f960>
   51c90:	cmp	r0, #0
   51c94:	str	r0, [sp, #40]	; 0x28
   51c98:	bne	51cb4 <fputs@plt+0x40ba0>
   51c9c:	mov	fp, #0
   51ca0:	ldr	r0, [r5, #72]	; 0x48
   51ca4:	bl	47600 <fputs@plt+0x364ec>
   51ca8:	cmp	r0, #0
   51cac:	str	r0, [sp, #40]	; 0x28
   51cb0:	beq	51d78 <fputs@plt+0x40c64>
   51cb4:	add	sp, sp, #52	; 0x34
   51cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51cbc:	add	r1, sp, #48	; 0x30
   51cc0:	str	r2, [r1, #-4]!
   51cc4:	bl	51b58 <fputs@plt+0x40a44>
   51cc8:	cmp	r0, #0
   51ccc:	str	r0, [sp, #40]	; 0x28
   51cd0:	bne	51cb4 <fputs@plt+0x40ba0>
   51cd4:	ldrb	r3, [r4, #64]	; 0x40
   51cd8:	tst	r3, #32
   51cdc:	beq	51c34 <fputs@plt+0x40b20>
   51ce0:	mov	r2, r4
   51ce4:	ldr	r1, [r4, #52]	; 0x34
   51ce8:	ldr	r0, [sl, #8]
   51cec:	bl	50bb4 <fputs@plt+0x3faa0>
   51cf0:	cmp	r0, #0
   51cf4:	str	r0, [sp, #40]	; 0x28
   51cf8:	bne	51cb4 <fputs@plt+0x40ba0>
   51cfc:	ldr	r1, [r4, #72]	; 0x48
   51d00:	cmp	r1, #0
   51d04:	bne	51c40 <fputs@plt+0x40b2c>
   51d08:	ldrb	r3, [fp, #11]
   51d0c:	cmp	r3, #0
   51d10:	beq	51c40 <fputs@plt+0x40b2c>
   51d14:	ldr	r0, [fp, #4]
   51d18:	ldrd	r2, [r4, #16]
   51d1c:	strb	r1, [fp, #11]
   51d20:	ldr	r0, [r0, #8]
   51d24:	strd	r2, [sp, #24]
   51d28:	cmp	r0, #0
   51d2c:	beq	51c40 <fputs@plt+0x40b2c>
   51d30:	mov	ip, #1
   51d34:	mov	lr, r5
   51d38:	str	r4, [sp, #32]
   51d3c:	ldrb	r3, [r0, #64]	; 0x40
   51d40:	tst	r3, #16
   51d44:	beq	51d60 <fputs@plt+0x40c4c>
   51d48:	strb	ip, [fp, #11]
   51d4c:	ldrd	r4, [sp, #24]
   51d50:	ldrd	r2, [r0, #16]
   51d54:	cmp	r5, r3
   51d58:	cmpeq	r4, r2
   51d5c:	strbeq	r1, [r0, #66]	; 0x42
   51d60:	ldr	r0, [r0, #8]
   51d64:	cmp	r0, #0
   51d68:	bne	51d3c <fputs@plt+0x40c28>
   51d6c:	mov	r5, lr
   51d70:	ldr	r4, [sp, #32]
   51d74:	b	51c40 <fputs@plt+0x40b2c>
   51d78:	mov	r1, r7
   51d7c:	add	r2, sp, #44	; 0x2c
   51d80:	mov	r0, r5
   51d84:	bl	4e1cc <fputs@plt+0x3d0b8>
   51d88:	cmp	r0, #0
   51d8c:	str	r0, [sp, #40]	; 0x28
   51d90:	bne	51cb4 <fputs@plt+0x40ba0>
   51d94:	add	r3, sp, #40	; 0x28
   51d98:	mov	r0, r5
   51d9c:	ldrh	r2, [sp, #44]	; 0x2c
   51da0:	mov	r1, r9
   51da4:	str	r3, [sp, #24]
   51da8:	bl	36134 <fputs@plt+0x25020>
   51dac:	ldr	r0, [sp, #40]	; 0x28
   51db0:	cmp	r0, #0
   51db4:	bne	51cb4 <fputs@plt+0x40ba0>
   51db8:	ldrb	r3, [r5, #4]
   51dbc:	cmp	r3, #0
   51dc0:	bne	51e90 <fputs@plt+0x40d7c>
   51dc4:	ldrsb	r3, [r4, #68]	; 0x44
   51dc8:	add	r3, r3, #30
   51dcc:	ldr	r7, [r4, r3, lsl #2]
   51dd0:	ldrh	r1, [r7, #18]
   51dd4:	ldr	r3, [r7, #64]	; 0x40
   51dd8:	ldrh	r2, [r7, #20]
   51ddc:	ldr	r0, [r7, #56]	; 0x38
   51de0:	add	r3, r3, r1, lsl #1
   51de4:	add	r1, r0, #4
   51de8:	ldrh	r3, [r3, #-2]
   51dec:	rev16	r3, r3
   51df0:	and	r2, r2, r3
   51df4:	add	r2, r0, r2
   51df8:	cmp	r2, r1
   51dfc:	bcc	51f34 <fputs@plt+0x40e20>
   51e00:	ldr	r3, [r6, #124]	; 0x7c
   51e04:	mov	r1, r2
   51e08:	ldr	r6, [r7, #76]	; 0x4c
   51e0c:	ldr	r3, [r3, #84]	; 0x54
   51e10:	mov	r0, r7
   51e14:	str	r2, [sp, #36]	; 0x24
   51e18:	str	r3, [sp, #32]
   51e1c:	blx	r6
   51e20:	ldr	sl, [sl, #80]	; 0x50
   51e24:	mov	r6, r0
   51e28:	ldr	r0, [r7, #72]	; 0x48
   51e2c:	bl	47600 <fputs@plt+0x364ec>
   51e30:	ldr	r3, [sp, #32]
   51e34:	ldr	r2, [sp, #36]	; 0x24
   51e38:	str	r3, [sp, #4]
   51e3c:	ldr	r3, [sp, #24]
   51e40:	str	sl, [sp]
   51e44:	str	r3, [sp, #8]
   51e48:	sub	r2, r2, #4
   51e4c:	add	r3, r6, #4
   51e50:	mov	r1, r9
   51e54:	str	r0, [sp, #40]	; 0x28
   51e58:	mov	r0, r5
   51e5c:	bl	4e3c0 <fputs@plt+0x3d2ac>
   51e60:	ldr	r0, [sp, #40]	; 0x28
   51e64:	cmp	r0, #0
   51e68:	bne	51cb4 <fputs@plt+0x40ba0>
   51e6c:	ldrh	r1, [r7, #18]
   51e70:	mov	r0, r7
   51e74:	ldr	r3, [sp, #24]
   51e78:	mov	r2, r6
   51e7c:	sub	r1, r1, #1
   51e80:	bl	36134 <fputs@plt+0x25020>
   51e84:	ldr	r0, [sp, #40]	; 0x28
   51e88:	cmp	r0, #0
   51e8c:	bne	51cb4 <fputs@plt+0x40ba0>
   51e90:	mov	r0, r4
   51e94:	bl	4e68c <fputs@plt+0x3d578>
   51e98:	cmp	r0, #0
   51e9c:	str	r0, [sp, #40]	; 0x28
   51ea0:	bne	51cb4 <fputs@plt+0x40ba0>
   51ea4:	ldrsb	r3, [r4, #68]	; 0x44
   51ea8:	cmp	r8, r3
   51eac:	blt	51f08 <fputs@plt+0x40df4>
   51eb0:	cmp	fp, #0
   51eb4:	beq	51f50 <fputs@plt+0x40e3c>
   51eb8:	mov	r3, #2
   51ebc:	strb	r3, [r4, #66]	; 0x42
   51ec0:	ldrh	r3, [r5, #18]
   51ec4:	cmp	r9, r3
   51ec8:	mvnge	r2, #0
   51ecc:	strge	r2, [r4, #60]	; 0x3c
   51ed0:	ldrge	r2, [sp, #20]
   51ed4:	subge	r3, r3, #1
   51ed8:	movlt	r3, #1
   51edc:	ldrge	r0, [sp, #40]	; 0x28
   51ee0:	strhge	r3, [r2, #80]	; 0x50
   51ee4:	strlt	r3, [r4, #60]	; 0x3c
   51ee8:	ldrlt	r0, [sp, #40]	; 0x28
   51eec:	b	51cb4 <fputs@plt+0x40ba0>
   51ef0:	mov	fp, #1
   51ef4:	b	51ca0 <fputs@plt+0x40b8c>
   51ef8:	strb	r3, [r4, #68]	; 0x44
   51efc:	ldr	r2, [r4, r1, lsl #2]
   51f00:	cmp	r2, #0
   51f04:	bne	51f40 <fputs@plt+0x40e2c>
   51f08:	sub	r2, r3, #1
   51f0c:	cmp	r8, r3
   51f10:	add	r1, r3, #30
   51f14:	sxtb	r3, r2
   51f18:	blt	51ef8 <fputs@plt+0x40de4>
   51f1c:	mov	r0, r4
   51f20:	bl	4e68c <fputs@plt+0x3d578>
   51f24:	cmp	r0, #0
   51f28:	str	r0, [sp, #40]	; 0x28
   51f2c:	beq	51eb0 <fputs@plt+0x40d9c>
   51f30:	b	51cb4 <fputs@plt+0x40ba0>
   51f34:	ldr	r0, [pc, #52]	; 51f70 <fputs@plt+0x40e5c>
   51f38:	bl	35a00 <fputs@plt+0x248ec>
   51f3c:	b	51cb4 <fputs@plt+0x40ba0>
   51f40:	ldr	r0, [r2, #72]	; 0x48
   51f44:	bl	4a50c <fputs@plt+0x393f8>
   51f48:	ldrsb	r3, [r4, #68]	; 0x44
   51f4c:	b	51f08 <fputs@plt+0x40df4>
   51f50:	mov	r0, r4
   51f54:	bl	4bc2c <fputs@plt+0x3ab18>
   51f58:	ldr	r3, [sp, #16]
   51f5c:	cmp	r3, #0
   51f60:	movne	r3, #3
   51f64:	strbne	r3, [r4, #66]	; 0x42
   51f68:	b	51cb4 <fputs@plt+0x40ba0>
   51f6c:	bge	feafca20 <fputs@plt+0xfeaeb90c>
   51f70:	andeq	pc, r0, ip, lsl #20
   51f74:	push	{r4, r5, r6, lr}
   51f78:	mov	r4, r0
   51f7c:	ldrb	r3, [r0, #66]	; 0x42
   51f80:	mov	r5, r1
   51f84:	cmp	r3, #1
   51f88:	beq	51fe4 <fputs@plt+0x40ed0>
   51f8c:	cmp	r3, #2
   51f90:	bhi	51fc0 <fputs@plt+0x40eac>
   51f94:	cmp	r3, #0
   51f98:	beq	520d4 <fputs@plt+0x40fc0>
   51f9c:	ldr	r3, [r4, #60]	; 0x3c
   51fa0:	cmp	r3, #0
   51fa4:	beq	51fe4 <fputs@plt+0x40ed0>
   51fa8:	mov	r3, #1
   51fac:	strb	r3, [r4, #66]	; 0x42
   51fb0:	ble	51fdc <fputs@plt+0x40ec8>
   51fb4:	mov	r0, #0
   51fb8:	str	r0, [r4, #60]	; 0x3c
   51fbc:	pop	{r4, r5, r6, pc}
   51fc0:	cmp	r3, #4
   51fc4:	beq	520c4 <fputs@plt+0x40fb0>
   51fc8:	bl	51934 <fputs@plt+0x40820>
   51fcc:	cmp	r0, #0
   51fd0:	popne	{r4, r5, r6, pc}
   51fd4:	ldrb	r3, [r4, #66]	; 0x42
   51fd8:	b	51f94 <fputs@plt+0x40e80>
   51fdc:	mov	r3, #0
   51fe0:	str	r3, [r4, #60]	; 0x3c
   51fe4:	ldrsb	r3, [r4, #68]	; 0x44
   51fe8:	add	r2, r3, #30
   51fec:	add	ip, r4, r3, lsl #1
   51ff0:	ldr	r0, [r4, r2, lsl #2]
   51ff4:	ldrh	r1, [ip, #80]	; 0x50
   51ff8:	ldrh	lr, [r0, #18]
   51ffc:	add	r1, r1, #1
   52000:	uxth	r1, r1
   52004:	cmp	r1, lr
   52008:	strh	r1, [ip, #80]	; 0x50
   5200c:	blt	520b0 <fputs@plt+0x40f9c>
   52010:	ldrb	r1, [r0, #4]
   52014:	cmp	r1, #0
   52018:	movne	r6, #0
   5201c:	bne	52090 <fputs@plt+0x40f7c>
   52020:	ldrb	r2, [r0, #5]
   52024:	ldr	r3, [r0, #56]	; 0x38
   52028:	mov	r0, r4
   5202c:	add	r3, r3, r2
   52030:	ldr	r1, [r3, #8]
   52034:	rev	r1, r1
   52038:	bl	4b058 <fputs@plt+0x39f44>
   5203c:	cmp	r0, #0
   52040:	popne	{r4, r5, r6, pc}
   52044:	mov	r0, r4
   52048:	pop	{r4, r5, r6, lr}
   5204c:	b	4b134 <fputs@plt+0x3a020>
   52050:	ldrb	r3, [r4, #64]	; 0x40
   52054:	strb	r1, [r4, #68]	; 0x44
   52058:	strh	r6, [r4, #34]	; 0x22
   5205c:	bic	r3, r3, #6
   52060:	strb	r3, [r4, #64]	; 0x40
   52064:	ldr	r3, [r4, r2, lsl #2]
   52068:	ldr	r0, [r3, #72]	; 0x48
   5206c:	bl	4a50c <fputs@plt+0x393f8>
   52070:	ldrsb	r3, [r4, #68]	; 0x44
   52074:	add	r2, r3, #30
   52078:	add	r0, r4, r3, lsl #1
   5207c:	ldr	r1, [r4, r2, lsl #2]
   52080:	ldrh	ip, [r0, #80]	; 0x50
   52084:	ldrh	r0, [r1, #18]
   52088:	cmp	ip, r0
   5208c:	bcc	520e4 <fputs@plt+0x40fd0>
   52090:	cmp	r3, #0
   52094:	sub	r1, r3, #1
   52098:	bne	52050 <fputs@plt+0x40f3c>
   5209c:	mov	r2, #1
   520a0:	str	r2, [r5]
   520a4:	mov	r0, r3
   520a8:	strb	r3, [r4, #66]	; 0x42
   520ac:	pop	{r4, r5, r6, pc}
   520b0:	ldrb	r3, [r0, #4]
   520b4:	cmp	r3, #0
   520b8:	beq	52044 <fputs@plt+0x40f30>
   520bc:	mov	r0, #0
   520c0:	pop	{r4, r5, r6, pc}
   520c4:	ldr	r0, [r0, #60]	; 0x3c
   520c8:	cmp	r0, #0
   520cc:	popne	{r4, r5, r6, pc}
   520d0:	b	51fe4 <fputs@plt+0x40ed0>
   520d4:	mov	r2, #1
   520d8:	mov	r0, r3
   520dc:	str	r2, [r5]
   520e0:	pop	{r4, r5, r6, pc}
   520e4:	ldrb	r3, [r1, #2]
   520e8:	cmp	r3, #0
   520ec:	beq	520bc <fputs@plt+0x40fa8>
   520f0:	mov	r1, r5
   520f4:	mov	r0, r4
   520f8:	pop	{r4, r5, r6, lr}
   520fc:	b	52100 <fputs@plt+0x40fec>
   52100:	push	{r4, r5, lr}
   52104:	mov	ip, #0
   52108:	ldrb	r2, [r0, #64]	; 0x40
   5210c:	strh	ip, [r0, #34]	; 0x22
   52110:	bic	r2, r2, #6
   52114:	strb	r2, [r0, #64]	; 0x40
   52118:	str	ip, [r1]
   5211c:	ldrb	r2, [r0, #66]	; 0x42
   52120:	cmp	r2, #1
   52124:	bne	5216c <fputs@plt+0x41058>
   52128:	ldrsb	r2, [r0, #68]	; 0x44
   5212c:	add	lr, r2, #30
   52130:	add	r2, r0, r2, lsl #1
   52134:	ldr	lr, [r0, lr, lsl #2]
   52138:	ldrh	r4, [r2, #80]	; 0x50
   5213c:	ldrh	r5, [lr, #18]
   52140:	add	r3, r4, #1
   52144:	uxth	r3, r3
   52148:	cmp	r5, r3
   5214c:	strh	r3, [r2, #80]	; 0x50
   52150:	bls	52168 <fputs@plt+0x41054>
   52154:	ldrb	r3, [lr, #4]
   52158:	cmp	r3, #0
   5215c:	beq	52174 <fputs@plt+0x41060>
   52160:	mov	r0, ip
   52164:	pop	{r4, r5, pc}
   52168:	strh	r4, [r2, #80]	; 0x50
   5216c:	pop	{r4, r5, lr}
   52170:	b	51f74 <fputs@plt+0x40e60>
   52174:	pop	{r4, r5, lr}
   52178:	b	4b134 <fputs@plt+0x3a020>
   5217c:	push	{r4, r5, r6, lr}
   52180:	mov	r4, r0
   52184:	ldr	r5, [r0, #16]
   52188:	ldrb	r3, [r5, #66]	; 0x42
   5218c:	cmp	r3, #2
   52190:	bls	521b0 <fputs@plt+0x4109c>
   52194:	cmp	r3, #4
   52198:	beq	521d0 <fputs@plt+0x410bc>
   5219c:	mov	r0, r5
   521a0:	bl	51934 <fputs@plt+0x40820>
   521a4:	cmp	r0, #0
   521a8:	bne	521bc <fputs@plt+0x410a8>
   521ac:	ldrb	r3, [r5, #66]	; 0x42
   521b0:	cmp	r3, #1
   521b4:	beq	521d8 <fputs@plt+0x410c4>
   521b8:	mov	r0, #0
   521bc:	mov	r2, #0
   521c0:	mov	r3, #1
   521c4:	str	r2, [r4, #56]	; 0x38
   521c8:	strb	r3, [r4, #2]
   521cc:	pop	{r4, r5, r6, pc}
   521d0:	ldr	r0, [r5, #60]	; 0x3c
   521d4:	b	521a4 <fputs@plt+0x41090>
   521d8:	mov	r3, #0
   521dc:	mov	r0, r3
   521e0:	str	r3, [r4, #56]	; 0x38
   521e4:	pop	{r4, r5, r6, pc}
   521e8:	push	{r4, lr}
   521ec:	sub	sp, sp, #16
   521f0:	mov	r1, #0
   521f4:	add	ip, sp, #12
   521f8:	ldrd	r2, [r0, #40]	; 0x28
   521fc:	mov	r4, r0
   52200:	ldr	r0, [r0, #16]
   52204:	stm	sp, {r1, ip}
   52208:	bl	51354 <fputs@plt+0x40240>
   5220c:	cmp	r0, #0
   52210:	bne	52228 <fputs@plt+0x41114>
   52214:	ldr	r0, [sp, #12]
   52218:	cmp	r0, #0
   5221c:	strbeq	r0, [r4, #3]
   52220:	streq	r0, [r4, #56]	; 0x38
   52224:	bne	52230 <fputs@plt+0x4111c>
   52228:	add	sp, sp, #16
   5222c:	pop	{r4, pc}
   52230:	ldr	r0, [pc, #8]	; 52240 <fputs@plt+0x4112c>
   52234:	bl	35a00 <fputs@plt+0x248ec>
   52238:	add	sp, sp, #16
   5223c:	pop	{r4, pc}
   52240:	andeq	r1, r1, r7, ror #10
   52244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52248:	sub	sp, sp, #92	; 0x5c
   5224c:	ldrb	lr, [r0, #66]	; 0x42
   52250:	ldr	ip, [sp, #144]	; 0x90
   52254:	ldr	r5, [sp, #132]	; 0x84
   52258:	cmp	lr, #4
   5225c:	str	ip, [sp, #72]	; 0x48
   52260:	ldreq	r0, [r0, #60]	; 0x3c
   52264:	beq	52614 <fputs@plt+0x41500>
   52268:	mov	r9, r3
   5226c:	ldrb	r3, [r0, #64]	; 0x40
   52270:	ldr	r7, [r0]
   52274:	mov	r8, r2
   52278:	tst	r3, #32
   5227c:	mov	r4, r1
   52280:	str	r0, [sp, #40]	; 0x28
   52284:	ldr	r6, [r7, #4]
   52288:	bne	5267c <fputs@plt+0x41568>
   5228c:	ldr	r3, [sp, #40]	; 0x28
   52290:	ldr	r3, [r3, #72]	; 0x48
   52294:	cmp	r3, #0
   52298:	beq	526ac <fputs@plt+0x41598>
   5229c:	ldr	r3, [sp, #72]	; 0x48
   522a0:	cmp	r3, #0
   522a4:	beq	52778 <fputs@plt+0x41664>
   522a8:	ldr	r1, [sp, #40]	; 0x28
   522ac:	mov	r2, #0
   522b0:	ldr	r0, [r6, #80]	; 0x50
   522b4:	ldrsb	r3, [r1, #68]	; 0x44
   522b8:	str	r2, [sp, #80]	; 0x50
   522bc:	str	r0, [sp, #44]	; 0x2c
   522c0:	add	r3, r3, #30
   522c4:	ldr	r3, [r1, r3, lsl #2]
   522c8:	ldr	r1, [sp, #136]	; 0x88
   522cc:	str	r3, [sp, #52]	; 0x34
   522d0:	ldr	r7, [r3, #52]	; 0x34
   522d4:	str	r2, [sp, #84]	; 0x54
   522d8:	mov	r2, r3
   522dc:	ldrb	r3, [r3, #3]
   522e0:	add	r6, r5, r1
   522e4:	ldrb	sl, [r2, #6]
   522e8:	cmp	r3, #0
   522ec:	beq	5231c <fputs@plt+0x41208>
   522f0:	cmp	r6, #127	; 0x7f
   522f4:	strbls	r6, [r0, sl]
   522f8:	movls	r0, #1
   522fc:	bls	52318 <fputs@plt+0x41204>
   52300:	ldr	r1, [sp, #44]	; 0x2c
   52304:	mov	r2, r6
   52308:	asr	r3, r6, #31
   5230c:	add	r0, r1, sl
   52310:	bl	1d818 <fputs@plt+0xc704>
   52314:	uxtb	r0, r0
   52318:	add	sl, sl, r0
   5231c:	cmp	r9, #0
   52320:	ldr	r3, [sp, #44]	; 0x2c
   52324:	cmpeq	r8, #127	; 0x7f
   52328:	add	r0, r3, sl
   5232c:	bhi	52768 <fputs@plt+0x41654>
   52330:	mov	r0, #1
   52334:	strb	r8, [r3, sl]
   52338:	ldr	r3, [sp, #52]	; 0x34
   5233c:	add	sl, sl, r0
   52340:	ldrb	r2, [r3, #2]
   52344:	cmp	r2, #0
   52348:	movne	r3, #0
   5234c:	strne	r3, [sp, #36]	; 0x24
   52350:	ldr	r3, [sp, #52]	; 0x34
   52354:	moveq	r9, r4
   52358:	moveq	r6, r8
   5235c:	ldrh	r4, [r3, #10]
   52360:	streq	r5, [sp, #36]	; 0x24
   52364:	ldrne	r9, [sp, #128]	; 0x80
   52368:	moveq	r5, r8
   5236c:	cmp	r4, r6
   52370:	blt	52638 <fputs@plt+0x41524>
   52374:	add	r3, sl, r6
   52378:	cmp	r3, #4
   5237c:	movlt	r3, #4
   52380:	str	r3, [sp, #60]	; 0x3c
   52384:	mov	fp, r6
   52388:	ldr	r3, [sp, #44]	; 0x2c
   5238c:	str	r3, [sp, #20]
   52390:	ldr	r3, [sp, #44]	; 0x2c
   52394:	cmp	r6, #0
   52398:	add	r3, r3, sl
   5239c:	ble	525a0 <fputs@plt+0x4148c>
   523a0:	mov	r2, #0
   523a4:	str	r2, [sp, #16]
   523a8:	ldr	r2, [pc, #1332]	; 528e4 <fputs@plt+0x417d0>
   523ac:	ldr	r8, [pc, #1332]	; 528e8 <fputs@plt+0x417d4>
   523b0:	add	r2, pc, r2
   523b4:	str	r2, [sp, #48]	; 0x30
   523b8:	add	r2, sp, #84	; 0x54
   523bc:	str	r2, [sp, #28]
   523c0:	mov	sl, r3
   523c4:	add	r2, sp, #80	; 0x50
   523c8:	str	r2, [sp, #32]
   523cc:	add	r2, sp, #76	; 0x4c
   523d0:	str	r2, [sp, #56]	; 0x38
   523d4:	cmp	fp, #0
   523d8:	bne	5253c <fputs@plt+0x41428>
   523dc:	ldrb	r3, [r7, #17]
   523e0:	ldr	r2, [sp, #84]	; 0x54
   523e4:	cmp	r3, #0
   523e8:	mov	r4, r2
   523ec:	str	r2, [sp, #24]
   523f0:	beq	5261c <fputs@plt+0x41508>
   523f4:	ldr	r3, [sp, #48]	; 0x30
   523f8:	ldr	r1, [r7, #32]
   523fc:	ldr	r0, [r3, #272]	; 0x110
   52400:	bl	8e30c <fputs@plt+0x7d1f8>
   52404:	mov	r1, r4
   52408:	add	fp, r0, #1
   5240c:	add	sl, r1, #1
   52410:	cmp	sl, #1
   52414:	sub	r0, r1, #1
   52418:	movls	r1, #0
   5241c:	bls	52448 <fputs@plt+0x41334>
   52420:	ldr	r4, [r7, #36]	; 0x24
   52424:	umull	r3, r4, r8, r4
   52428:	lsr	r4, r4, #2
   5242c:	add	r4, r4, #1
   52430:	mov	r1, r4
   52434:	bl	8e30c <fputs@plt+0x7d1f8>
   52438:	mul	r0, r4, r0
   5243c:	add	r1, r0, #2
   52440:	cmp	r1, fp
   52444:	addeq	r1, r0, #3
   52448:	cmp	sl, r1
   5244c:	beq	5240c <fputs@plt+0x412f8>
   52450:	cmp	sl, fp
   52454:	mov	r1, fp
   52458:	beq	5240c <fputs@plt+0x412f8>
   5245c:	str	sl, [sp, #84]	; 0x54
   52460:	mov	r3, #0
   52464:	str	r3, [sp]
   52468:	ldr	r2, [sp, #28]
   5246c:	mov	r3, sl
   52470:	ldr	r1, [sp, #32]
   52474:	mov	r0, r7
   52478:	bl	4cb7c <fputs@plt+0x3ba68>
   5247c:	ldrb	r3, [r7, #17]
   52480:	adds	r3, r3, #0
   52484:	movne	r3, #1
   52488:	cmp	r0, #0
   5248c:	movne	r3, #0
   52490:	cmp	r3, #0
   52494:	str	r0, [sp, #76]	; 0x4c
   52498:	beq	524e4 <fputs@plt+0x413d0>
   5249c:	ldr	r3, [sp, #56]	; 0x38
   524a0:	ldr	r1, [sp, #84]	; 0x54
   524a4:	str	r3, [sp]
   524a8:	ldr	r3, [sp, #24]
   524ac:	mov	r0, r7
   524b0:	cmp	r3, #0
   524b4:	moveq	r2, #3
   524b8:	movne	r2, #4
   524bc:	bl	4d3b8 <fputs@plt+0x3c2a4>
   524c0:	ldr	r3, [sp, #76]	; 0x4c
   524c4:	cmp	r3, #0
   524c8:	beq	524ec <fputs@plt+0x413d8>
   524cc:	ldr	r3, [sp, #80]	; 0x50
   524d0:	cmp	r3, #0
   524d4:	beq	52738 <fputs@plt+0x41624>
   524d8:	ldr	r0, [r3, #72]	; 0x48
   524dc:	bl	4a50c <fputs@plt+0x393f8>
   524e0:	ldr	r0, [sp, #76]	; 0x4c
   524e4:	cmp	r0, #0
   524e8:	bne	52738 <fputs@plt+0x41624>
   524ec:	ldr	r3, [sp, #84]	; 0x54
   524f0:	ldr	r2, [sp, #16]
   524f4:	ldr	r1, [sp, #20]
   524f8:	rev	r3, r3
   524fc:	cmp	r2, #0
   52500:	str	r3, [r1]
   52504:	beq	52510 <fputs@plt+0x413fc>
   52508:	ldr	r0, [r2, #72]	; 0x48
   5250c:	bl	4a50c <fputs@plt+0x393f8>
   52510:	ldr	r3, [sp, #80]	; 0x50
   52514:	mov	r2, #0
   52518:	str	r3, [sp, #16]
   5251c:	ldr	r3, [r3, #56]	; 0x38
   52520:	str	r3, [sp, #20]
   52524:	str	r2, [r3]
   52528:	ldr	r3, [sp, #80]	; 0x50
   5252c:	ldr	fp, [r7, #36]	; 0x24
   52530:	ldr	r3, [r3, #56]	; 0x38
   52534:	sub	fp, fp, #4
   52538:	add	sl, r3, #4
   5253c:	cmp	fp, r6
   52540:	movlt	r4, fp
   52544:	movge	r4, r6
   52548:	cmp	r5, #0
   5254c:	ble	52624 <fputs@plt+0x41510>
   52550:	cmp	r4, r5
   52554:	movge	r4, r5
   52558:	mov	r2, r4
   5255c:	mov	r1, r9
   52560:	mov	r0, sl
   52564:	bl	10f7c <memcpy@plt>
   52568:	subs	r5, r5, r4
   5256c:	sub	r6, r6, r4
   52570:	addne	r9, r9, r4
   52574:	ldreq	r5, [sp, #36]	; 0x24
   52578:	ldreq	r9, [sp, #128]	; 0x80
   5257c:	cmp	r6, #0
   52580:	add	sl, sl, r4
   52584:	sub	fp, fp, r4
   52588:	bgt	523d4 <fputs@plt+0x412c0>
   5258c:	ldr	r3, [sp, #16]
   52590:	cmp	r3, #0
   52594:	beq	525a0 <fputs@plt+0x4148c>
   52598:	ldr	r0, [r3, #72]	; 0x48
   5259c:	bl	4a50c <fputs@plt+0x393f8>
   525a0:	mov	r3, #0
   525a4:	str	r3, [sp, #68]	; 0x44
   525a8:	ldr	r1, [sp, #40]	; 0x28
   525ac:	ldr	r2, [sp, #72]	; 0x48
   525b0:	ldrsb	r3, [r1, #68]	; 0x44
   525b4:	cmp	r2, #0
   525b8:	add	r3, r1, r3, lsl #1
   525bc:	ldrh	r4, [r3, #80]	; 0x50
   525c0:	beq	527d4 <fputs@plt+0x416c0>
   525c4:	blt	527ac <fputs@plt+0x41698>
   525c8:	add	r5, sp, #68	; 0x44
   525cc:	mov	r1, r4
   525d0:	ldr	r4, [sp, #52]	; 0x34
   525d4:	mov	r6, #0
   525d8:	ldr	r3, [sp, #60]	; 0x3c
   525dc:	mov	r0, r4
   525e0:	str	r5, [sp, #8]
   525e4:	ldr	r2, [sp, #44]	; 0x2c
   525e8:	str	r6, [sp, #4]
   525ec:	str	r6, [sp]
   525f0:	bl	4e3c0 <fputs@plt+0x3d2ac>
   525f4:	ldr	r0, [sp, #68]	; 0x44
   525f8:	ldr	r3, [sp, #40]	; 0x28
   525fc:	cmp	r0, r6
   52600:	strh	r6, [r3, #34]	; 0x22
   52604:	bne	52614 <fputs@plt+0x41500>
   52608:	ldrb	r3, [r4, #1]
   5260c:	cmp	r3, r6
   52610:	bne	52868 <fputs@plt+0x41754>
   52614:	add	sp, sp, #92	; 0x5c
   52618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5261c:	ldr	sl, [sp, #24]
   52620:	b	52460 <fputs@plt+0x4134c>
   52624:	mov	r2, r4
   52628:	mov	r1, #0
   5262c:	mov	r0, sl
   52630:	bl	10ee0 <memset@plt>
   52634:	b	52568 <fputs@plt+0x41454>
   52638:	ldr	r2, [sp, #52]	; 0x34
   5263c:	ldr	r3, [r2, #52]	; 0x34
   52640:	ldrh	fp, [r2, #12]
   52644:	ldr	r1, [r3, #36]	; 0x24
   52648:	sub	r0, r6, fp
   5264c:	sub	r1, r1, #4
   52650:	bl	8e4f8 <fputs@plt+0x7d3e4>
   52654:	add	r1, r1, fp
   52658:	cmp	r4, r1
   5265c:	movge	fp, r1
   52660:	add	r3, sl, fp
   52664:	add	r2, r3, #4
   52668:	str	r2, [sp, #60]	; 0x3c
   5266c:	ldr	r2, [sp, #44]	; 0x2c
   52670:	add	r3, r2, r3
   52674:	str	r3, [sp, #20]
   52678:	b	52390 <fputs@plt+0x4127c>
   5267c:	ldr	r3, [sp, #40]	; 0x28
   52680:	ldr	r0, [r6, #8]
   52684:	mov	r2, r3
   52688:	ldr	r1, [r3, #52]	; 0x34
   5268c:	bl	50bb4 <fputs@plt+0x3faa0>
   52690:	cmp	r0, #0
   52694:	str	r0, [sp, #68]	; 0x44
   52698:	bne	52614 <fputs@plt+0x41500>
   5269c:	ldr	r3, [sp, #40]	; 0x28
   526a0:	ldr	r3, [r3, #72]	; 0x48
   526a4:	cmp	r3, #0
   526a8:	bne	5229c <fputs@plt+0x41188>
   526ac:	ldrb	r2, [r7, #11]
   526b0:	cmp	r2, #0
   526b4:	bne	52898 <fputs@plt+0x41784>
   526b8:	ldr	r3, [sp, #40]	; 0x28
   526bc:	cmp	r8, #1
   526c0:	ldrb	r2, [r3, #64]	; 0x40
   526c4:	sbcs	r3, r9, #0
   526c8:	movge	r3, #1
   526cc:	movlt	r3, #0
   526d0:	ands	r3, r3, r2, lsr #1
   526d4:	beq	526fc <fputs@plt+0x415e8>
   526d8:	ldr	r3, [sp, #40]	; 0x28
   526dc:	subs	r0, r8, #1
   526e0:	sbc	r1, r9, #0
   526e4:	ldrd	r2, [r3, #16]
   526e8:	cmp	r3, r1
   526ec:	cmpeq	r2, r0
   526f0:	mvneq	r3, #0
   526f4:	streq	r3, [sp, #72]	; 0x48
   526f8:	beq	522a8 <fputs@plt+0x41194>
   526fc:	ldr	r1, [sp, #72]	; 0x48
   52700:	cmp	r1, #0
   52704:	bne	522a8 <fputs@plt+0x41194>
   52708:	ldr	r3, [sp, #140]	; 0x8c
   5270c:	mov	r2, r8
   52710:	str	r3, [sp]
   52714:	add	r3, sp, #72	; 0x48
   52718:	str	r3, [sp, #4]
   5271c:	ldr	r0, [sp, #40]	; 0x28
   52720:	mov	r3, r9
   52724:	bl	51354 <fputs@plt+0x40240>
   52728:	cmp	r0, #0
   5272c:	str	r0, [sp, #68]	; 0x44
   52730:	beq	522a8 <fputs@plt+0x41194>
   52734:	b	52614 <fputs@plt+0x41500>
   52738:	ldr	r3, [sp, #16]
   5273c:	cmp	r3, #0
   52740:	beq	52860 <fputs@plt+0x4174c>
   52744:	ldr	r3, [sp, #16]
   52748:	ldr	r0, [r3, #72]	; 0x48
   5274c:	bl	4a50c <fputs@plt+0x393f8>
   52750:	ldr	r0, [sp, #76]	; 0x4c
   52754:	cmp	r0, #0
   52758:	str	r0, [sp, #68]	; 0x44
   5275c:	beq	525a8 <fputs@plt+0x41494>
   52760:	add	sp, sp, #92	; 0x5c
   52764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52768:	mov	r2, r8
   5276c:	mov	r3, r9
   52770:	bl	1d818 <fputs@plt+0xc704>
   52774:	b	52338 <fputs@plt+0x41224>
   52778:	ldr	r3, [sp, #140]	; 0x8c
   5277c:	mov	r2, r8
   52780:	str	r3, [sp]
   52784:	add	r3, sp, #72	; 0x48
   52788:	str	r3, [sp, #4]
   5278c:	mov	r1, r4
   52790:	mov	r3, r9
   52794:	ldr	r0, [sp, #40]	; 0x28
   52798:	bl	51850 <fputs@plt+0x4073c>
   5279c:	cmp	r0, #0
   527a0:	str	r0, [sp, #68]	; 0x44
   527a4:	beq	522a8 <fputs@plt+0x41194>
   527a8:	b	52614 <fputs@plt+0x41500>
   527ac:	ldr	r2, [sp, #52]	; 0x34
   527b0:	ldrh	r2, [r2, #18]
   527b4:	cmp	r2, #0
   527b8:	beq	525c8 <fputs@plt+0x414b4>
   527bc:	add	r2, r4, #1
   527c0:	add	r5, sp, #68	; 0x44
   527c4:	uxth	r2, r2
   527c8:	mov	r4, r2
   527cc:	strh	r2, [r3, #80]	; 0x50
   527d0:	b	525cc <fputs@plt+0x414b8>
   527d4:	ldr	r5, [sp, #52]	; 0x34
   527d8:	ldr	r0, [r5, #72]	; 0x48
   527dc:	bl	47600 <fputs@plt+0x364ec>
   527e0:	cmp	r0, #0
   527e4:	str	r0, [sp, #68]	; 0x44
   527e8:	bne	52614 <fputs@plt+0x41500>
   527ec:	ldr	r1, [r5, #64]	; 0x40
   527f0:	lsl	r2, r4, #1
   527f4:	ldrb	r0, [r5, #4]
   527f8:	ldrh	r2, [r1, r2]
   527fc:	ldrh	r3, [r5, #20]
   52800:	ldr	r1, [r5, #56]	; 0x38
   52804:	rev16	r2, r2
   52808:	and	r3, r3, r2
   5280c:	cmp	r0, #0
   52810:	add	r1, r1, r3
   52814:	ldreq	r2, [sp, #44]	; 0x2c
   52818:	ldreq	r3, [r1]
   5281c:	ldr	r0, [sp, #52]	; 0x34
   52820:	streq	r3, [r2]
   52824:	add	r2, sp, #84	; 0x54
   52828:	bl	4e1cc <fputs@plt+0x3d0b8>
   5282c:	cmp	r0, #0
   52830:	str	r0, [sp, #68]	; 0x44
   52834:	bne	52614 <fputs@plt+0x41500>
   52838:	add	r5, sp, #68	; 0x44
   5283c:	ldr	r0, [sp, #52]	; 0x34
   52840:	mov	r3, r5
   52844:	ldrh	r2, [sp, #84]	; 0x54
   52848:	mov	r1, r4
   5284c:	bl	36134 <fputs@plt+0x25020>
   52850:	ldr	r0, [sp, #68]	; 0x44
   52854:	cmp	r0, #0
   52858:	beq	525cc <fputs@plt+0x414b8>
   5285c:	b	52614 <fputs@plt+0x41500>
   52860:	ldr	r0, [sp, #76]	; 0x4c
   52864:	b	52614 <fputs@plt+0x41500>
   52868:	ldr	r4, [sp, #40]	; 0x28
   5286c:	mov	r0, r4
   52870:	ldrb	r3, [r4, #64]	; 0x40
   52874:	bic	r3, r3, #2
   52878:	strb	r3, [r4, #64]	; 0x40
   5287c:	bl	4e68c <fputs@plt+0x3d578>
   52880:	ldrsb	r3, [r4, #68]	; 0x44
   52884:	add	r3, r3, #30
   52888:	ldr	r3, [r4, r3, lsl #2]
   5288c:	strb	r6, [r3, #1]
   52890:	strb	r6, [r4, #66]	; 0x42
   52894:	b	52614 <fputs@plt+0x41500>
   52898:	ldr	r2, [r7, #4]
   5289c:	strb	r3, [r7, #11]
   528a0:	ldr	r0, [r2, #8]
   528a4:	cmp	r0, #0
   528a8:	beq	526b8 <fputs@plt+0x415a4>
   528ac:	mov	r1, r3
   528b0:	mov	ip, #1
   528b4:	ldrb	r3, [r0, #64]	; 0x40
   528b8:	tst	r3, #16
   528bc:	beq	528d4 <fputs@plt+0x417c0>
   528c0:	strb	ip, [r7, #11]
   528c4:	ldrd	r2, [r0, #16]
   528c8:	cmp	r9, r3
   528cc:	cmpeq	r8, r2
   528d0:	strbeq	r1, [r0, #66]	; 0x42
   528d4:	ldr	r0, [r0, #8]
   528d8:	cmp	r0, #0
   528dc:	bne	528b4 <fputs@plt+0x417a0>
   528e0:	b	526b8 <fputs@plt+0x415a4>
   528e4:	andeq	r7, r5, r8, asr #27
   528e8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   528ec:	push	{r4, r5, r6, r7, lr}
   528f0:	sub	sp, sp, #12
   528f4:	ldrb	lr, [r0, #66]	; 0x42
   528f8:	cmp	lr, #0
   528fc:	moveq	r0, #4
   52900:	bne	5290c <fputs@plt+0x417f8>
   52904:	add	sp, sp, #12
   52908:	pop	{r4, r5, r6, r7, pc}
   5290c:	cmp	lr, #2
   52910:	mov	r4, r0
   52914:	mov	r7, r3
   52918:	mov	r6, r2
   5291c:	mov	r5, r1
   52920:	bls	52938 <fputs@plt+0x41824>
   52924:	cmp	lr, #4
   52928:	bne	5295c <fputs@plt+0x41848>
   5292c:	ldr	r0, [r0, #60]	; 0x3c
   52930:	cmp	r0, #0
   52934:	bne	52904 <fputs@plt+0x417f0>
   52938:	mov	ip, #0
   5293c:	mov	r3, r7
   52940:	mov	r2, r6
   52944:	mov	r1, r5
   52948:	mov	r0, r4
   5294c:	str	ip, [sp]
   52950:	bl	505d0 <fputs@plt+0x3f4bc>
   52954:	add	sp, sp, #12
   52958:	pop	{r4, r5, r6, r7, pc}
   5295c:	bl	51934 <fputs@plt+0x40820>
   52960:	b	52930 <fputs@plt+0x4181c>
   52964:	push	{r4, r5, r6, r7, r8, r9, lr}
   52968:	sub	sp, sp, #12
   5296c:	mov	r5, r2
   52970:	ldr	r4, [sp, #40]	; 0x28
   52974:	add	r2, r2, #2
   52978:	mov	ip, #1
   5297c:	ldr	lr, [r4, #24]
   52980:	mov	r7, r0
   52984:	cmp	r2, lr
   52988:	mov	r8, r1
   5298c:	mov	r9, r3
   52990:	strh	ip, [r4, #8]
   52994:	bgt	52a48 <fputs@plt+0x41934>
   52998:	ldr	r3, [r4, #20]
   5299c:	str	r3, [r4, #16]
   529a0:	cmp	r9, #0
   529a4:	bne	529f8 <fputs@plt+0x418e4>
   529a8:	mov	r1, r8
   529ac:	mov	r0, r7
   529b0:	mov	r2, r5
   529b4:	bl	528ec <fputs@plt+0x417d8>
   529b8:	mov	r6, r0
   529bc:	cmp	r6, #0
   529c0:	beq	52a1c <fputs@plt+0x41908>
   529c4:	ldrh	r2, [r4, #8]
   529c8:	ldr	r3, [pc, #156]	; 52a6c <fputs@plt+0x41958>
   529cc:	and	r3, r3, r2
   529d0:	cmp	r3, #0
   529d4:	bne	529e4 <fputs@plt+0x418d0>
   529d8:	ldr	r3, [r4, #24]
   529dc:	cmp	r3, #0
   529e0:	beq	529ec <fputs@plt+0x418d8>
   529e4:	mov	r0, r4
   529e8:	bl	22434 <fputs@plt+0x11320>
   529ec:	mov	r0, r6
   529f0:	add	sp, sp, #12
   529f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   529f8:	mov	ip, #0
   529fc:	mov	r1, r8
   52a00:	mov	r0, r7
   52a04:	str	ip, [sp]
   52a08:	mov	r2, r5
   52a0c:	bl	505d0 <fputs@plt+0x3f4bc>
   52a10:	mov	r6, r0
   52a14:	cmp	r6, #0
   52a18:	bne	529c4 <fputs@plt+0x418b0>
   52a1c:	ldr	r3, [r4, #16]
   52a20:	mov	r2, #528	; 0x210
   52a24:	mov	r0, r6
   52a28:	strb	r6, [r3, r5]
   52a2c:	ldr	r3, [r4, #16]
   52a30:	add	r3, r3, r5
   52a34:	strb	r6, [r3, #1]
   52a38:	str	r5, [r4, #12]
   52a3c:	strh	r2, [r4, #8]
   52a40:	add	sp, sp, #12
   52a44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   52a48:	mov	r1, r2
   52a4c:	mov	r0, r4
   52a50:	bl	2c940 <fputs@plt+0x1b82c>
   52a54:	subs	r6, r0, #0
   52a58:	ldreq	r3, [r4, #16]
   52a5c:	beq	529a0 <fputs@plt+0x4188c>
   52a60:	mov	r0, r6
   52a64:	add	sp, sp, #12
   52a68:	pop	{r4, r5, r6, r7, r8, r9, pc}
   52a6c:	andeq	r2, r0, r0, ror #8
   52a70:	push	{r4, r5, r6, r7, lr}
   52a74:	ldrsb	r5, [r0, #68]	; 0x44
   52a78:	ldr	r7, [r0, #24]
   52a7c:	ldrh	r6, [r0, #32]
   52a80:	add	r5, r5, #30
   52a84:	mov	r4, r7
   52a88:	ldr	ip, [r0, r5, lsl #2]
   52a8c:	add	r5, r1, r2
   52a90:	ldr	lr, [sp, #20]
   52a94:	ldr	ip, [ip, #60]	; 0x3c
   52a98:	sub	ip, ip, r7
   52a9c:	cmp	ip, r6
   52aa0:	movcs	ip, r6
   52aa4:	cmp	r5, ip
   52aa8:	bhi	52ac8 <fputs@plt+0x419b4>
   52aac:	ldr	r3, [pc, #32]	; 52ad4 <fputs@plt+0x419c0>
   52ab0:	add	r1, r7, r1
   52ab4:	str	r1, [lr, #16]
   52ab8:	str	r2, [lr, #12]
   52abc:	strh	r3, [lr, #8]
   52ac0:	mov	r0, #0
   52ac4:	pop	{r4, r5, r6, r7, pc}
   52ac8:	str	lr, [sp, #20]
   52acc:	pop	{r4, r5, r6, r7, lr}
   52ad0:	b	52964 <fputs@plt+0x41850>
   52ad4:	andeq	r1, r0, r0, lsl r0
   52ad8:	push	{r4, r5, r6, r7, r8, lr}
   52adc:	mov	r5, r0
   52ae0:	ldrb	r4, [r0, #66]	; 0x42
   52ae4:	sub	sp, sp, #8
   52ae8:	mov	r6, r1
   52aec:	cmp	r4, #2
   52af0:	mov	r7, r2
   52af4:	mov	r8, r3
   52af8:	bls	52b14 <fputs@plt+0x41a00>
   52afc:	cmp	r4, #4
   52b00:	beq	52b28 <fputs@plt+0x41a14>
   52b04:	bl	51934 <fputs@plt+0x40820>
   52b08:	cmp	r0, #0
   52b0c:	bne	52b20 <fputs@plt+0x41a0c>
   52b10:	ldrb	r4, [r5, #66]	; 0x42
   52b14:	cmp	r4, #1
   52b18:	movne	r0, #4
   52b1c:	beq	52b30 <fputs@plt+0x41a1c>
   52b20:	add	sp, sp, #8
   52b24:	pop	{r4, r5, r6, r7, r8, pc}
   52b28:	ldr	r0, [r0, #60]	; 0x3c
   52b2c:	b	52b08 <fputs@plt+0x419f4>
   52b30:	ldr	r3, [r5, #4]
   52b34:	mov	r2, r5
   52b38:	ldr	r1, [r5, #52]	; 0x34
   52b3c:	ldr	r0, [r3, #8]
   52b40:	bl	50bb4 <fputs@plt+0x3faa0>
   52b44:	ldrb	r3, [r5, #64]	; 0x40
   52b48:	tst	r3, #1
   52b4c:	moveq	r0, #8
   52b50:	beq	52b20 <fputs@plt+0x41a0c>
   52b54:	str	r4, [sp]
   52b58:	mov	r3, r8
   52b5c:	mov	r2, r7
   52b60:	mov	r1, r6
   52b64:	mov	r0, r5
   52b68:	bl	505d0 <fputs@plt+0x3f4bc>
   52b6c:	b	52b20 <fputs@plt+0x41a0c>
   52b70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52b74:	sub	sp, sp, #44	; 0x2c
   52b78:	ldr	r5, [r0, #44]	; 0x2c
   52b7c:	cmp	r5, #0
   52b80:	bne	52d18 <fputs@plt+0x41c04>
   52b84:	ldr	r3, [r0, #216]	; 0xd8
   52b88:	mov	r4, r0
   52b8c:	cmp	r3, #0
   52b90:	mov	r6, r1
   52b94:	beq	52d24 <fputs@plt+0x41c10>
   52b98:	ldrb	r3, [r4, #7]
   52b9c:	cmp	r3, #0
   52ba0:	bne	52ce0 <fputs@plt+0x41bcc>
   52ba4:	ldr	r3, [r4, #68]	; 0x44
   52ba8:	ldr	r3, [r3]
   52bac:	cmp	r3, #0
   52bb0:	beq	52cd8 <fputs@plt+0x41bc4>
   52bb4:	ldrb	r3, [r4, #5]
   52bb8:	cmp	r3, #4
   52bbc:	beq	52cd8 <fputs@plt+0x41bc4>
   52bc0:	ldr	r3, [r4, #64]	; 0x40
   52bc4:	mov	r0, r3
   52bc8:	ldr	r3, [r3]
   52bcc:	ldr	r3, [r3, #48]	; 0x30
   52bd0:	blx	r3
   52bd4:	ands	r9, r0, #512	; 0x200
   52bd8:	mov	r7, r0
   52bdc:	bne	52cd0 <fputs@plt+0x41bbc>
   52be0:	ldr	r3, [pc, #648]	; 52e70 <fputs@plt+0x41d5c>
   52be4:	ldrd	r0, [r4, #80]	; 0x50
   52be8:	add	r3, pc, r3
   52bec:	add	r3, r3, #2176	; 0x880
   52bf0:	mov	sl, r0
   52bf4:	mov	fp, r1
   52bf8:	ldmib	r3, {r0, r1}
   52bfc:	ldr	r3, [r4, #48]	; 0x30
   52c00:	add	r8, sp, #28
   52c04:	rev	r3, r3
   52c08:	orrs	r2, sl, fp
   52c0c:	stm	r8, {r0, r1}
   52c10:	strd	sl, [sp, #8]
   52c14:	str	r3, [sp, #36]	; 0x24
   52c18:	beq	52c50 <fputs@plt+0x41b3c>
   52c1c:	ldrd	r0, [sp, #8]
   52c20:	ldr	sl, [r4, #156]	; 0x9c
   52c24:	mov	r3, r9
   52c28:	subs	r0, r0, #1
   52c2c:	sbc	r1, r1, #0
   52c30:	mov	r2, sl
   52c34:	bl	8eb10 <fputs@plt+0x7d9fc>
   52c38:	adds	r0, r0, #1
   52c3c:	adc	r1, r1, #0
   52c40:	umull	r2, r3, r0, sl
   52c44:	strd	r2, [sp, #8]
   52c48:	mla	r3, sl, r1, r3
   52c4c:	str	r3, [sp, #12]
   52c50:	ldr	r3, [r4, #68]	; 0x44
   52c54:	add	sl, sp, #20
   52c58:	mov	r0, r3
   52c5c:	ldr	ip, [r3]
   52c60:	ldrd	r2, [sp, #8]
   52c64:	mov	r1, sl
   52c68:	strd	r2, [sp]
   52c6c:	mov	r2, #8
   52c70:	ldr	r3, [ip, #8]
   52c74:	blx	r3
   52c78:	cmp	r0, #0
   52c7c:	beq	52dd8 <fputs@plt+0x41cc4>
   52c80:	ldr	r3, [pc, #492]	; 52e74 <fputs@plt+0x41d60>
   52c84:	cmp	r0, #0
   52c88:	cmpne	r0, r3
   52c8c:	bne	52d34 <fputs@plt+0x41c20>
   52c90:	ldrb	r3, [r4, #8]
   52c94:	cmp	r3, #0
   52c98:	beq	52d3c <fputs@plt+0x41c28>
   52c9c:	tst	r7, #1024	; 0x400
   52ca0:	beq	52e24 <fputs@plt+0x41d10>
   52ca4:	ldr	r0, [r4, #68]	; 0x44
   52ca8:	ldrd	r2, [r4, #88]	; 0x58
   52cac:	mov	r1, r8
   52cb0:	ldr	ip, [r0]
   52cb4:	strd	r2, [sp]
   52cb8:	mov	r2, #12
   52cbc:	ldr	r3, [ip, #12]
   52cc0:	blx	r3
   52cc4:	cmp	r0, #0
   52cc8:	beq	52d9c <fputs@plt+0x41c88>
   52ccc:	b	52d34 <fputs@plt+0x41c20>
   52cd0:	tst	r0, #1024	; 0x400
   52cd4:	beq	52d6c <fputs@plt+0x41c58>
   52cd8:	ldrd	r2, [r4, #80]	; 0x50
   52cdc:	strd	r2, [r4, #88]	; 0x58
   52ce0:	ldr	r1, [r4, #212]	; 0xd4
   52ce4:	ldr	r3, [r1]
   52ce8:	cmp	r3, #0
   52cec:	beq	52d08 <fputs@plt+0x41bf4>
   52cf0:	ldrh	r2, [r3, #24]
   52cf4:	bic	r2, r2, #8
   52cf8:	strh	r2, [r3, #24]
   52cfc:	ldr	r3, [r3, #32]
   52d00:	cmp	r3, #0
   52d04:	bne	52cf0 <fputs@plt+0x41bdc>
   52d08:	ldr	r2, [r1, #4]
   52d0c:	mov	r3, #4
   52d10:	str	r2, [r1, #8]
   52d14:	strb	r3, [r4, #17]
   52d18:	mov	r0, r5
   52d1c:	add	sp, sp, #44	; 0x2c
   52d20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52d24:	mov	r1, #4
   52d28:	bl	1e7f0 <fputs@plt+0xd6dc>
   52d2c:	cmp	r0, #0
   52d30:	beq	52b98 <fputs@plt+0x41a84>
   52d34:	mov	r5, r0
   52d38:	b	52d18 <fputs@plt+0x41c04>
   52d3c:	ldr	r0, [r4, #68]	; 0x44
   52d40:	ldrd	r2, [r4, #88]	; 0x58
   52d44:	mov	r1, r8
   52d48:	ldr	ip, [r0]
   52d4c:	strd	r2, [sp]
   52d50:	mov	r2, #12
   52d54:	ldr	r3, [ip, #12]
   52d58:	blx	r3
   52d5c:	cmp	r0, #0
   52d60:	bne	52d34 <fputs@plt+0x41c20>
   52d64:	tst	r7, #1024	; 0x400
   52d68:	bne	52d9c <fputs@plt+0x41c88>
   52d6c:	ldr	r2, [r4, #68]	; 0x44
   52d70:	ldrb	r3, [r4, #12]
   52d74:	mov	r0, r2
   52d78:	ldr	r2, [r2]
   52d7c:	cmp	r3, #3
   52d80:	movne	r1, r5
   52d84:	moveq	r1, #16
   52d88:	orr	r1, r3, r1
   52d8c:	ldr	r3, [r2, #20]
   52d90:	blx	r3
   52d94:	cmp	r0, #0
   52d98:	bne	52d34 <fputs@plt+0x41c20>
   52d9c:	adds	r6, r6, #0
   52da0:	movne	r6, #1
   52da4:	ldrd	r2, [r4, #80]	; 0x50
   52da8:	cmp	r9, #0
   52dac:	movne	r6, #0
   52db0:	cmp	r6, #0
   52db4:	strd	r2, [r4, #88]	; 0x58
   52db8:	beq	52ce0 <fputs@plt+0x41bcc>
   52dbc:	mov	r3, #0
   52dc0:	str	r3, [r4, #48]	; 0x30
   52dc4:	mov	r0, r4
   52dc8:	bl	471f4 <fputs@plt+0x360e0>
   52dcc:	cmp	r0, #0
   52dd0:	beq	52ce0 <fputs@plt+0x41bcc>
   52dd4:	b	52d34 <fputs@plt+0x41c20>
   52dd8:	ldr	fp, [pc, #152]	; 52e78 <fputs@plt+0x41d64>
   52ddc:	mov	r0, sl
   52de0:	add	fp, pc, fp
   52de4:	add	r1, fp, #2176	; 0x880
   52de8:	add	r1, r1, #4
   52dec:	mov	r2, #8
   52df0:	bl	10e44 <memcmp@plt>
   52df4:	cmp	r0, #0
   52df8:	bne	52c90 <fputs@plt+0x41b7c>
   52dfc:	ldr	r0, [r4, #68]	; 0x44
   52e00:	add	r1, fp, #3072	; 0xc00
   52e04:	ldrd	sl, [sp, #8]
   52e08:	ldr	r3, [r0]
   52e0c:	add	r1, r1, #8
   52e10:	strd	sl, [sp]
   52e14:	mov	r2, #1
   52e18:	ldr	r3, [r3, #12]
   52e1c:	blx	r3
   52e20:	b	52c80 <fputs@plt+0x41b6c>
   52e24:	ldr	r3, [r4, #68]	; 0x44
   52e28:	ldrb	r1, [r4, #12]
   52e2c:	mov	r0, r3
   52e30:	ldr	r3, [r3]
   52e34:	ldr	r3, [r3, #20]
   52e38:	blx	r3
   52e3c:	cmp	r0, #0
   52e40:	bne	52d34 <fputs@plt+0x41c20>
   52e44:	ldr	r0, [r4, #68]	; 0x44
   52e48:	ldrd	r2, [r4, #88]	; 0x58
   52e4c:	mov	r1, r8
   52e50:	ldr	ip, [r0]
   52e54:	strd	r2, [sp]
   52e58:	mov	r2, #12
   52e5c:	ldr	r3, [ip, #12]
   52e60:	blx	r3
   52e64:	cmp	r0, #0
   52e68:	beq	52d6c <fputs@plt+0x41c58>
   52e6c:	b	52d34 <fputs@plt+0x41c20>
   52e70:	ldrdeq	sp, [r3], -r8
   52e74:	andeq	r0, r0, sl, lsl #4
   52e78:	andeq	sp, r3, r0, ror #27
   52e7c:	push	{r4, r5, r6, lr}
   52e80:	ldr	r4, [r0, #44]	; 0x2c
   52e84:	cmp	r4, #0
   52e88:	movne	r4, #0
   52e8c:	bne	52edc <fputs@plt+0x41dc8>
   52e90:	ldrb	r3, [r0, #21]
   52e94:	mov	r5, r1
   52e98:	mov	r6, r0
   52e9c:	cmp	r3, #0
   52ea0:	bne	52ee4 <fputs@plt+0x41dd0>
   52ea4:	ldr	r2, [r0, #216]	; 0xd8
   52ea8:	str	r3, [r1, #12]
   52eac:	cmp	r2, #0
   52eb0:	beq	52f3c <fputs@plt+0x41e28>
   52eb4:	mov	r0, r5
   52eb8:	bl	27ab0 <fputs@plt+0x1699c>
   52ebc:	subs	r4, r0, #0
   52ec0:	beq	52f60 <fputs@plt+0x41e4c>
   52ec4:	uxtb	r3, r4
   52ec8:	cmp	r3, #10
   52ecc:	cmpne	r3, #13
   52ed0:	moveq	r3, #6
   52ed4:	streq	r4, [r6, #44]	; 0x2c
   52ed8:	strbeq	r3, [r6, #17]
   52edc:	mov	r0, r4
   52ee0:	pop	{r4, r5, r6, pc}
   52ee4:	tst	r3, #3
   52ee8:	bne	52edc <fputs@plt+0x41dc8>
   52eec:	ldrh	r3, [r1, #24]
   52ef0:	ands	r3, r3, #8
   52ef4:	bne	52edc <fputs@plt+0x41dc8>
   52ef8:	ldr	r2, [r0, #216]	; 0xd8
   52efc:	str	r3, [r1, #12]
   52f00:	cmp	r2, #0
   52f04:	bne	52eb4 <fputs@plt+0x41da0>
   52f08:	ldrb	r3, [r6, #17]
   52f0c:	cmp	r3, #3
   52f10:	beq	52f48 <fputs@plt+0x41e34>
   52f14:	mov	r1, r5
   52f18:	mov	r0, r6
   52f1c:	bl	4be24 <fputs@plt+0x3ad10>
   52f20:	mov	r4, r0
   52f24:	cmp	r4, #0
   52f28:	bne	52ec4 <fputs@plt+0x41db0>
   52f2c:	mov	r0, r5
   52f30:	bl	1e1b4 <fputs@plt+0xd0a0>
   52f34:	mov	r0, r4
   52f38:	pop	{r4, r5, r6, pc}
   52f3c:	ldrh	r3, [r1, #24]
   52f40:	tst	r3, #8
   52f44:	beq	52f08 <fputs@plt+0x41df4>
   52f48:	mov	r1, #1
   52f4c:	mov	r0, r6
   52f50:	bl	52b70 <fputs@plt+0x41a5c>
   52f54:	subs	r4, r0, #0
   52f58:	bne	52ec4 <fputs@plt+0x41db0>
   52f5c:	b	52f14 <fputs@plt+0x41e00>
   52f60:	mov	r3, r4
   52f64:	mov	r2, r4
   52f68:	mov	r1, r5
   52f6c:	mov	r0, r6
   52f70:	bl	47904 <fputs@plt+0x367f0>
   52f74:	mov	r4, r0
   52f78:	b	52f24 <fputs@plt+0x41e10>
   52f7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52f80:	mov	r4, r0
   52f84:	ldrb	r3, [r0, #16]
   52f88:	sub	sp, sp, #36	; 0x24
   52f8c:	cmp	r3, #0
   52f90:	beq	52fd0 <fputs@plt+0x41ebc>
   52f94:	ldr	r3, [r0, #96]	; 0x60
   52f98:	cmp	r3, #0
   52f9c:	movne	r2, #1
   52fa0:	beq	52fb4 <fputs@plt+0x41ea0>
   52fa4:	str	r2, [r3, #16]
   52fa8:	ldr	r3, [r3, #44]	; 0x2c
   52fac:	cmp	r3, #0
   52fb0:	bne	52fa4 <fputs@plt+0x41e90>
   52fb4:	ldr	r3, [r4, #216]	; 0xd8
   52fb8:	cmp	r3, #0
   52fbc:	movne	r9, #0
   52fc0:	beq	53070 <fputs@plt+0x41f5c>
   52fc4:	mov	r0, r9
   52fc8:	add	sp, sp, #36	; 0x24
   52fcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52fd0:	ldr	r3, [r0, #216]	; 0xd8
   52fd4:	cmp	r3, #0
   52fd8:	beq	53088 <fputs@plt+0x41f74>
   52fdc:	ldr	r3, [r0, #212]	; 0xd4
   52fe0:	ldr	r0, [r3]
   52fe4:	cmp	r0, #0
   52fe8:	movne	r2, r0
   52fec:	beq	53000 <fputs@plt+0x41eec>
   52ff0:	ldr	r3, [r2, #32]
   52ff4:	str	r3, [r2, #12]
   52ff8:	subs	r2, r3, #0
   52ffc:	bne	52ff0 <fputs@plt+0x41edc>
   53000:	bl	1b150 <fputs@plt+0xa03c>
   53004:	mov	r5, #0
   53008:	str	r5, [sp, #24]
   5300c:	subs	r1, r0, #0
   53010:	beq	53384 <fputs@plt+0x42270>
   53014:	mov	r3, #1
   53018:	ldr	r2, [r4, #28]
   5301c:	mov	r0, r4
   53020:	bl	47904 <fputs@plt+0x367f0>
   53024:	mov	r9, r0
   53028:	ldr	r0, [sp, #24]
   5302c:	cmp	r0, #0
   53030:	beq	53038 <fputs@plt+0x41f24>
   53034:	bl	4a50c <fputs@plt+0x393f8>
   53038:	cmp	r9, #0
   5303c:	bne	52fc4 <fputs@plt+0x41eb0>
   53040:	ldr	r5, [r4, #212]	; 0xd4
   53044:	ldr	r0, [r5]
   53048:	cmp	r0, #0
   5304c:	beq	52fb4 <fputs@plt+0x41ea0>
   53050:	bl	1e1b4 <fputs@plt+0xd0a0>
   53054:	ldr	r0, [r5]
   53058:	cmp	r0, #0
   5305c:	bne	53050 <fputs@plt+0x41f3c>
   53060:	ldr	r3, [r4, #216]	; 0xd8
   53064:	cmp	r3, #0
   53068:	movne	r9, #0
   5306c:	bne	52fc4 <fputs@plt+0x41eb0>
   53070:	mov	r2, #5
   53074:	mov	r9, r3
   53078:	mov	r0, r9
   5307c:	strb	r2, [r4, #17]
   53080:	add	sp, sp, #36	; 0x24
   53084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53088:	ldrb	r3, [r0, #19]
   5308c:	mov	r5, r1
   53090:	mov	r6, r2
   53094:	cmp	r3, #0
   53098:	bne	530a8 <fputs@plt+0x41f94>
   5309c:	ldr	r2, [r0, #28]
   530a0:	cmp	r2, #0
   530a4:	bne	533a4 <fputs@plt+0x42290>
   530a8:	cmp	r5, #0
   530ac:	beq	532e4 <fputs@plt+0x421d0>
   530b0:	ldrb	r3, [r4, #5]
   530b4:	cmp	r3, #4
   530b8:	beq	532e4 <fputs@plt+0x421d0>
   530bc:	ldr	r9, [r4, #68]	; 0x44
   530c0:	ldr	r3, [r9]
   530c4:	cmp	r3, #0
   530c8:	beq	532e4 <fputs@plt+0x421d0>
   530cc:	mov	r3, #1
   530d0:	strb	r3, [r4, #20]
   530d4:	ldrb	r3, [r5]
   530d8:	cmp	r3, #0
   530dc:	beq	53444 <fputs@plt+0x42330>
   530e0:	mov	r7, #0
   530e4:	mov	sl, r7
   530e8:	mov	r2, r5
   530ec:	add	sl, sl, r3
   530f0:	ldrb	r3, [r2, #1]!
   530f4:	add	r7, r7, #1
   530f8:	cmp	r3, #0
   530fc:	bne	530ec <fputs@plt+0x41fd8>
   53100:	str	r7, [sp, #20]
   53104:	ldrb	r3, [r4, #8]
   53108:	cmp	r3, #0
   5310c:	ldrd	r2, [r4, #80]	; 0x50
   53110:	strd	r2, [sp, #8]
   53114:	beq	53160 <fputs@plt+0x4204c>
   53118:	orrs	r1, r2, r3
   5311c:	beq	53158 <fputs@plt+0x42044>
   53120:	subs	r2, r2, #1
   53124:	ldr	fp, [r4, #156]	; 0x9c
   53128:	sbc	r3, r3, #0
   5312c:	mov	r0, r2
   53130:	mov	r1, r3
   53134:	mov	r2, fp
   53138:	mov	r3, #0
   5313c:	bl	8eb10 <fputs@plt+0x7d9fc>
   53140:	adds	r0, r0, #1
   53144:	adc	r1, r1, #0
   53148:	umull	r2, r3, r0, fp
   5314c:	strd	r2, [sp, #8]
   53150:	mla	r3, fp, r1, r3
   53154:	str	r3, [sp, #12]
   53158:	ldrd	r2, [sp, #8]
   5315c:	strd	r2, [r4, #80]	; 0x50
   53160:	ldr	r3, [pc, #804]	; 5348c <fputs@plt+0x42378>
   53164:	ldr	r1, [r4, #160]	; 0xa0
   53168:	add	r3, pc, r3
   5316c:	add	fp, sp, #32
   53170:	ldr	r0, [r3, #272]	; 0x110
   53174:	bl	8e518 <fputs@plt+0x7d404>
   53178:	mov	r2, #4
   5317c:	add	r3, r0, #1
   53180:	rev	r3, r3
   53184:	str	r3, [fp, #-8]!
   53188:	mov	r0, r9
   5318c:	ldr	r3, [r9]
   53190:	ldrd	r8, [sp, #8]
   53194:	mov	r1, fp
   53198:	strd	r8, [sp]
   5319c:	ldr	r3, [r3, #12]
   531a0:	blx	r3
   531a4:	subs	r9, r0, #0
   531a8:	bne	52fc4 <fputs@plt+0x41eb0>
   531ac:	ldrd	r0, [sp, #8]
   531b0:	ldr	r3, [r4, #68]	; 0x44
   531b4:	mov	r2, r7
   531b8:	adds	r0, r0, #4
   531bc:	adc	r1, r1, #0
   531c0:	mov	r8, r0
   531c4:	mov	r0, r3
   531c8:	ldr	r3, [r3]
   531cc:	mov	r9, r1
   531d0:	mov	r1, r5
   531d4:	strd	r8, [sp]
   531d8:	ldr	r3, [r3, #12]
   531dc:	strd	r8, [sp, #8]
   531e0:	blx	r3
   531e4:	subs	r9, r0, #0
   531e8:	bne	52fc4 <fputs@plt+0x41eb0>
   531ec:	ldr	r3, [sp, #20]
   531f0:	ldr	r0, [r4, #68]	; 0x44
   531f4:	rev	r8, r3
   531f8:	str	r8, [sp, #24]
   531fc:	ldrd	r8, [sp, #8]
   53200:	ldr	r3, [r0]
   53204:	mov	r2, #4
   53208:	adds	r8, r8, r7
   5320c:	adc	r9, r9, r7, asr #31
   53210:	mov	r1, fp
   53214:	strd	r8, [sp]
   53218:	ldr	r3, [r3, #12]
   5321c:	strd	r8, [sp, #8]
   53220:	blx	r3
   53224:	subs	r9, r0, #0
   53228:	bne	52fc4 <fputs@plt+0x41eb0>
   5322c:	ldr	r0, [r4, #68]	; 0x44
   53230:	ldrd	r2, [sp, #8]
   53234:	rev	sl, sl
   53238:	str	sl, [sp, #24]
   5323c:	adds	r2, r2, #4
   53240:	ldr	r1, [r0]
   53244:	adc	r3, r3, #0
   53248:	strd	r2, [sp]
   5324c:	mov	r2, #4
   53250:	ldr	r3, [r1, #12]
   53254:	mov	r1, fp
   53258:	blx	r3
   5325c:	subs	r9, r0, #0
   53260:	bne	52fc4 <fputs@plt+0x41eb0>
   53264:	ldr	r0, [r4, #68]	; 0x44
   53268:	ldrd	r8, [sp, #8]
   5326c:	ldr	r1, [pc, #540]	; 53490 <fputs@plt+0x4237c>
   53270:	ldr	r3, [r0]
   53274:	adds	r8, r8, #8
   53278:	adc	r9, r9, #0
   5327c:	add	r1, pc, r1
   53280:	add	r1, r1, #2176	; 0x880
   53284:	strd	r8, [sp]
   53288:	add	r1, r1, #4
   5328c:	ldr	r3, [r3, #12]
   53290:	mov	r2, #8
   53294:	blx	r3
   53298:	subs	r9, r0, #0
   5329c:	bne	52fc4 <fputs@plt+0x41eb0>
   532a0:	ldrd	r2, [r4, #80]	; 0x50
   532a4:	ldr	r0, [r4, #68]	; 0x44
   532a8:	add	r7, r7, #20
   532ac:	adds	r2, r2, r7
   532b0:	ldr	ip, [r0]
   532b4:	adc	r3, r3, r7, asr #31
   532b8:	mov	r1, fp
   532bc:	strd	r2, [r4, #80]	; 0x50
   532c0:	ldr	r3, [ip, #24]
   532c4:	blx	r3
   532c8:	subs	r9, r0, #0
   532cc:	bne	52fc4 <fputs@plt+0x41eb0>
   532d0:	ldrd	r2, [r4, #80]	; 0x50
   532d4:	ldrd	r0, [sp, #24]
   532d8:	cmp	r2, r0
   532dc:	sbcs	r1, r3, r1
   532e0:	blt	53424 <fputs@plt+0x42310>
   532e4:	mov	r1, #0
   532e8:	mov	r0, r4
   532ec:	bl	52b70 <fputs@plt+0x41a5c>
   532f0:	subs	r9, r0, #0
   532f4:	bne	52fc4 <fputs@plt+0x41eb0>
   532f8:	ldr	r3, [r4, #212]	; 0xd4
   532fc:	ldr	r0, [r3]
   53300:	cmp	r0, #0
   53304:	movne	r2, r0
   53308:	beq	5331c <fputs@plt+0x42208>
   5330c:	ldr	r3, [r2, #32]
   53310:	str	r3, [r2, #12]
   53314:	subs	r2, r3, #0
   53318:	bne	5330c <fputs@plt+0x421f8>
   5331c:	bl	1b150 <fputs@plt+0xa03c>
   53320:	mov	r1, r0
   53324:	mov	r0, r4
   53328:	bl	4be24 <fputs@plt+0x3ad10>
   5332c:	subs	r9, r0, #0
   53330:	bne	52fc4 <fputs@plt+0x41eb0>
   53334:	ldr	r7, [r4, #212]	; 0xd4
   53338:	ldr	r0, [r7]
   5333c:	cmp	r0, #0
   53340:	beq	53354 <fputs@plt+0x42240>
   53344:	bl	1e1b4 <fputs@plt+0xd0a0>
   53348:	ldr	r0, [r7]
   5334c:	cmp	r0, #0
   53350:	bne	53344 <fputs@plt+0x42230>
   53354:	ldr	r7, [r4, #28]
   53358:	ldr	r3, [r4, #36]	; 0x24
   5335c:	cmp	r7, r3
   53360:	bhi	53454 <fputs@plt+0x42340>
   53364:	cmp	r6, #0
   53368:	bne	52fb4 <fputs@plt+0x41ea0>
   5336c:	mov	r1, r5
   53370:	mov	r0, r4
   53374:	bl	1e928 <fputs@plt+0xd814>
   53378:	subs	r9, r0, #0
   5337c:	bne	52fc4 <fputs@plt+0x41eb0>
   53380:	b	52fb4 <fputs@plt+0x41ea0>
   53384:	mov	r3, r1
   53388:	add	r2, sp, #24
   5338c:	mov	r1, #1
   53390:	mov	r0, r4
   53394:	bl	49f74 <fputs@plt+0x38e60>
   53398:	ldr	r1, [sp, #24]
   5339c:	str	r5, [r1, #12]
   533a0:	b	53014 <fputs@plt+0x41f00>
   533a4:	add	r2, sp, #24
   533a8:	mov	r1, #1
   533ac:	bl	49f74 <fputs@plt+0x38e60>
   533b0:	subs	r9, r0, #0
   533b4:	beq	533cc <fputs@plt+0x422b8>
   533b8:	ldr	r0, [sp, #24]
   533bc:	cmp	r0, #0
   533c0:	beq	52fc4 <fputs@plt+0x41eb0>
   533c4:	bl	4a50c <fputs@plt+0x393f8>
   533c8:	b	52fc4 <fputs@plt+0x41eb0>
   533cc:	ldr	r0, [sp, #24]
   533d0:	bl	47600 <fputs@plt+0x364ec>
   533d4:	subs	r9, r0, #0
   533d8:	bne	533b8 <fputs@plt+0x422a4>
   533dc:	ldr	r2, [sp, #24]
   533e0:	mov	r1, #1
   533e4:	ldr	ip, [pc, #168]	; 53494 <fputs@plt+0x42380>
   533e8:	ldr	r3, [r2, #16]
   533ec:	ldr	r0, [r2, #4]
   533f0:	ldr	r3, [r3, #112]	; 0x70
   533f4:	rev	r3, r3
   533f8:	add	r3, r3, r1
   533fc:	rev	r3, r3
   53400:	str	r3, [r0, #24]
   53404:	ldr	lr, [r2, #4]
   53408:	mov	r0, r2
   5340c:	str	r3, [lr, #92]	; 0x5c
   53410:	ldr	r3, [r2, #4]
   53414:	str	ip, [r3, #96]	; 0x60
   53418:	strb	r1, [r4, #19]
   5341c:	bl	4a50c <fputs@plt+0x393f8>
   53420:	b	530a8 <fputs@plt+0x41f94>
   53424:	ldr	r1, [r4, #68]	; 0x44
   53428:	mov	r0, r1
   5342c:	ldr	r1, [r1]
   53430:	ldr	r1, [r1, #16]
   53434:	blx	r1
   53438:	subs	r9, r0, #0
   5343c:	bne	52fc4 <fputs@plt+0x41eb0>
   53440:	b	532e4 <fputs@plt+0x421d0>
   53444:	mov	sl, r3
   53448:	str	r3, [sp, #20]
   5344c:	mov	r7, r3
   53450:	b	53104 <fputs@plt+0x41ff0>
   53454:	ldr	r3, [pc, #60]	; 53498 <fputs@plt+0x42384>
   53458:	ldr	r1, [r4, #160]	; 0xa0
   5345c:	add	r3, pc, r3
   53460:	ldr	r0, [r3, #272]	; 0x110
   53464:	bl	8e518 <fputs@plt+0x7d404>
   53468:	add	r1, r0, #1
   5346c:	cmp	r1, r7
   53470:	movne	r1, r7
   53474:	subeq	r1, r7, #1
   53478:	mov	r0, r4
   5347c:	bl	1b230 <fputs@plt+0xa11c>
   53480:	subs	r9, r0, #0
   53484:	bne	52fc4 <fputs@plt+0x41eb0>
   53488:	b	53364 <fputs@plt+0x42250>
   5348c:	andeq	r7, r5, r0, lsl r0
   53490:	andeq	sp, r3, r4, asr #18
   53494:	rscsge	r2, r5, r0, lsl #26
   53498:	andeq	r6, r5, ip, lsl sp
   5349c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   534a0:	mov	r7, r1
   534a4:	ldm	r0, {r2, r4}
   534a8:	sub	sp, sp, #8
   534ac:	ldrb	r3, [r4, #17]
   534b0:	str	r2, [r4, #4]
   534b4:	cmp	r3, #0
   534b8:	bne	53510 <fputs@plt+0x423fc>
   534bc:	ldr	r6, [r4]
   534c0:	ldrb	r3, [r4, #19]
   534c4:	cmp	r3, #0
   534c8:	bne	534f0 <fputs@plt+0x423dc>
   534cc:	ldr	r2, [r6, #44]	; 0x2c
   534d0:	cmp	r2, #0
   534d4:	bne	534e4 <fputs@plt+0x423d0>
   534d8:	ldrb	r3, [r6, #17]
   534dc:	cmp	r3, #2
   534e0:	bhi	534fc <fputs@plt+0x423e8>
   534e4:	mov	r0, r2
   534e8:	add	sp, sp, #8
   534ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   534f0:	ldr	r8, [r4, #44]	; 0x2c
   534f4:	str	r8, [r6, #28]
   534f8:	b	534cc <fputs@plt+0x423b8>
   534fc:	mov	r1, r7
   53500:	mov	r0, r6
   53504:	add	sp, sp, #8
   53508:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   5350c:	b	52f7c <fputs@plt+0x41e68>
   53510:	ldr	r3, [r4, #8]
   53514:	ldr	r6, [r4]
   53518:	cmp	r3, #0
   5351c:	beq	53538 <fputs@plt+0x42424>
   53520:	ldrb	r2, [r3, #64]	; 0x40
   53524:	bic	r2, r2, #4
   53528:	strb	r2, [r3, #64]	; 0x40
   5352c:	ldr	r3, [r3, #8]
   53530:	cmp	r3, #0
   53534:	bne	53520 <fputs@plt+0x4240c>
   53538:	ldrb	r3, [r4, #18]
   5353c:	cmp	r3, #0
   53540:	bne	534c0 <fputs@plt+0x423ac>
   53544:	ldr	r5, [r4, #44]	; 0x2c
   53548:	cmp	r5, #1
   5354c:	bls	53598 <fputs@plt+0x42484>
   53550:	ldr	r3, [pc, #456]	; 53720 <fputs@plt+0x4260c>
   53554:	ldr	r8, [r4, #36]	; 0x24
   53558:	sub	r0, r5, #2
   5355c:	umull	r3, r8, r3, r8
   53560:	lsr	r8, r8, #2
   53564:	add	r8, r8, #1
   53568:	mov	r1, r8
   5356c:	bl	8e30c <fputs@plt+0x7d1f8>
   53570:	ldr	r3, [pc, #428]	; 53724 <fputs@plt+0x42610>
   53574:	ldr	r1, [r4, #32]
   53578:	add	r3, pc, r3
   5357c:	mul	r8, r8, r0
   53580:	ldr	r0, [r3, #272]	; 0x110
   53584:	bl	8e30c <fputs@plt+0x7d1f8>
   53588:	add	r3, r8, #2
   5358c:	add	r0, r0, #1
   53590:	cmp	r3, r0
   53594:	addeq	r3, r8, #3
   53598:	cmp	r5, r3
   5359c:	beq	53648 <fputs@plt+0x42534>
   535a0:	ldr	r3, [pc, #384]	; 53728 <fputs@plt+0x42614>
   535a4:	ldr	r1, [r4, #32]
   535a8:	add	r3, pc, r3
   535ac:	ldr	r0, [r3, #272]	; 0x110
   535b0:	bl	8e30c <fputs@plt+0x7d1f8>
   535b4:	add	r0, r0, #1
   535b8:	cmp	r5, r0
   535bc:	beq	53648 <fputs@plt+0x42534>
   535c0:	ldr	r9, [r4, #12]
   535c4:	mov	r1, r5
   535c8:	mov	r0, r4
   535cc:	ldr	r3, [r9, #56]	; 0x38
   535d0:	ldr	sl, [r3, #36]	; 0x24
   535d4:	rev	sl, sl
   535d8:	mov	r2, sl
   535dc:	bl	18424 <fputs@plt+0x7310>
   535e0:	cmp	r5, r0
   535e4:	mov	r8, r0
   535e8:	bcc	53708 <fputs@plt+0x425f4>
   535ec:	bhi	5368c <fputs@plt+0x42578>
   535f0:	cmp	sl, #0
   535f4:	beq	534bc <fputs@plt+0x423a8>
   535f8:	ldr	r0, [r9, #72]	; 0x48
   535fc:	bl	47600 <fputs@plt+0x364ec>
   53600:	ldr	r1, [r4, #12]
   53604:	mov	r2, #0
   53608:	rev	r3, r8
   5360c:	ldr	ip, [r1, #56]	; 0x38
   53610:	mov	r1, #1
   53614:	str	r2, [ip, #32]
   53618:	ldr	ip, [r4, #12]
   5361c:	ldr	ip, [ip, #56]	; 0x38
   53620:	str	r2, [ip, #36]	; 0x24
   53624:	ldr	r2, [r4, #12]
   53628:	ldr	r2, [r2, #56]	; 0x38
   5362c:	str	r3, [r2, #28]
   53630:	str	r8, [r4, #44]	; 0x2c
   53634:	strb	r1, [r4, #19]
   53638:	subs	r2, r0, #0
   5363c:	bne	53678 <fputs@plt+0x42564>
   53640:	ldr	r6, [r4]
   53644:	b	534f4 <fputs@plt+0x423e0>
   53648:	ldr	r0, [pc, #220]	; 5372c <fputs@plt+0x42618>
   5364c:	bl	35a00 <fputs@plt+0x248ec>
   53650:	mov	r2, r0
   53654:	cmp	r2, #0
   53658:	bne	534e4 <fputs@plt+0x423d0>
   5365c:	b	534bc <fputs@plt+0x423a8>
   53660:	adds	sl, sl, #0
   53664:	movne	sl, #1
   53668:	cmp	r2, #101	; 0x65
   5366c:	movne	sl, #0
   53670:	cmp	sl, #0
   53674:	bne	53718 <fputs@plt+0x42604>
   53678:	mov	r0, r6
   5367c:	str	r2, [sp, #4]
   53680:	bl	49e14 <fputs@plt+0x38d00>
   53684:	ldr	r2, [sp, #4]
   53688:	b	534e4 <fputs@plt+0x423d0>
   5368c:	mov	r2, #0
   53690:	mov	r1, r2
   53694:	ldr	r0, [r4, #8]
   53698:	bl	50bb4 <fputs@plt+0x3faa0>
   5369c:	subs	r2, r0, #0
   536a0:	moveq	r9, #1
   536a4:	bne	53660 <fputs@plt+0x4254c>
   536a8:	mov	r2, r5
   536ac:	mov	r3, r9
   536b0:	mov	r1, r8
   536b4:	mov	r0, r4
   536b8:	bl	4dbbc <fputs@plt+0x3caa8>
   536bc:	sub	r5, r5, #1
   536c0:	clz	r3, r0
   536c4:	lsr	r3, r3, #5
   536c8:	cmp	r8, r5
   536cc:	movcs	r2, #0
   536d0:	andcc	r2, r3, #1
   536d4:	cmp	r2, #0
   536d8:	mov	r2, r0
   536dc:	bne	536a8 <fputs@plt+0x42594>
   536e0:	cmp	r0, #101	; 0x65
   536e4:	orreq	r3, r3, #1
   536e8:	cmp	sl, #0
   536ec:	moveq	sl, #0
   536f0:	andne	sl, r3, #1
   536f4:	cmp	sl, #0
   536f8:	bne	53718 <fputs@plt+0x42604>
   536fc:	cmp	r0, #0
   53700:	bne	53678 <fputs@plt+0x42564>
   53704:	b	534bc <fputs@plt+0x423a8>
   53708:	ldr	r0, [pc, #32]	; 53730 <fputs@plt+0x4261c>
   5370c:	bl	35a00 <fputs@plt+0x248ec>
   53710:	mov	r2, r0
   53714:	b	53654 <fputs@plt+0x42540>
   53718:	ldr	r9, [r4, #12]
   5371c:	b	535f8 <fputs@plt+0x424e4>
   53720:	stclgt	12, cr12, [ip], {205}	; 0xcd
   53724:	andeq	r6, r5, r0, lsl #24
   53728:	ldrdeq	r6, [r5], -r0
   5372c:	andeq	lr, r0, r4, asr #16
   53730:	andeq	lr, r0, r9, asr #16
   53734:	ldm	r0, {r2, r3}
   53738:	push	{r4, lr}
   5373c:	mov	r4, r0
   53740:	str	r2, [r3, #4]
   53744:	ldrb	r3, [r0, #8]
   53748:	cmp	r3, #2
   5374c:	beq	53760 <fputs@plt+0x4264c>
   53750:	mov	r0, r4
   53754:	mov	r1, #0
   53758:	pop	{r4, lr}
   5375c:	b	4ba64 <fputs@plt+0x3a950>
   53760:	mov	r1, #0
   53764:	bl	5349c <fputs@plt+0x42388>
   53768:	cmp	r0, #0
   5376c:	beq	53750 <fputs@plt+0x4263c>
   53770:	pop	{r4, pc}
   53774:	ldr	r2, [r0, #24]
   53778:	ldr	r3, [r0, #28]
   5377c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53780:	sub	r4, r3, #5
   53784:	ldr	ip, [r2, #4]
   53788:	ldr	lr, [r2]
   5378c:	cmp	r3, #0
   53790:	cmpne	r4, #1
   53794:	sub	sp, sp, #76	; 0x4c
   53798:	str	lr, [ip, #4]
   5379c:	bls	537ac <fputs@plt+0x42698>
   537a0:	mov	r0, r3
   537a4:	add	sp, sp, #76	; 0x4c
   537a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   537ac:	mov	r5, r0
   537b0:	ldr	r0, [r0, #4]
   537b4:	ldr	r3, [r5]
   537b8:	mov	r7, r1
   537bc:	ldr	lr, [r0, #4]
   537c0:	ldr	r1, [ip]
   537c4:	cmp	r3, #0
   537c8:	ldr	r3, [lr]
   537cc:	str	r1, [sp, #12]
   537d0:	str	r3, [sp, #40]	; 0x28
   537d4:	beq	537e4 <fputs@plt+0x426d0>
   537d8:	ldrb	r3, [ip, #20]
   537dc:	cmp	r3, #2
   537e0:	beq	538a8 <fputs@plt+0x42794>
   537e4:	ldr	r3, [r5, #12]
   537e8:	cmp	r3, #0
   537ec:	beq	53bbc <fputs@plt+0x42aa8>
   537f0:	ldrb	r1, [r2, #8]
   537f4:	cmp	r1, #0
   537f8:	beq	53b88 <fputs@plt+0x42a74>
   537fc:	ldr	lr, [r0, #4]
   53800:	ldr	ip, [r2, #4]
   53804:	mov	r1, #1
   53808:	ldr	r0, [lr]
   5380c:	mov	r3, #0
   53810:	str	r3, [sp, #36]	; 0x24
   53814:	ldrb	r0, [r0, #5]
   53818:	ldr	r4, [ip, #32]
   5381c:	ldr	r6, [lr, #32]
   53820:	sub	r0, r0, #5
   53824:	clz	r0, r0
   53828:	lsr	r0, r0, #5
   5382c:	ands	r1, r0, r1
   53830:	str	r1, [sp, #48]	; 0x30
   53834:	str	r4, [sp, #44]	; 0x2c
   53838:	str	r6, [sp, #56]	; 0x38
   5383c:	mov	r1, r4
   53840:	beq	53b80 <fputs@plt+0x42a6c>
   53844:	cmp	r6, r4
   53848:	mov	lr, r4
   5384c:	beq	53c00 <fputs@plt+0x42aec>
   53850:	cmp	r7, #0
   53854:	movne	r3, #8
   53858:	beq	53f58 <fputs@plt+0x42e44>
   5385c:	ldr	r2, [sp, #36]	; 0x24
   53860:	cmp	r2, #0
   53864:	beq	5388c <fputs@plt+0x42778>
   53868:	ldr	r2, [r5, #24]
   5386c:	mov	r0, r2
   53870:	ldrb	r2, [r2, #8]
   53874:	cmp	r2, #2
   53878:	beq	53d14 <fputs@plt+0x42c00>
   5387c:	mov	r1, #0
   53880:	str	r3, [sp, #12]
   53884:	bl	4ba64 <fputs@plt+0x3a950>
   53888:	ldr	r3, [sp, #12]
   5388c:	ldr	r2, [pc, #1796]	; 53f98 <fputs@plt+0x42e84>
   53890:	cmp	r3, r2
   53894:	moveq	r3, #7
   53898:	mov	r0, r3
   5389c:	str	r3, [r5, #28]
   538a0:	add	sp, sp, #76	; 0x4c
   538a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   538a8:	ldr	r2, [sp, #40]	; 0x28
   538ac:	mov	r3, #5
   538b0:	ldrb	r2, [r2, #5]
   538b4:	ldr	r1, [ip, #32]
   538b8:	ldr	r0, [lr, #32]
   538bc:	sub	r2, r2, #5
   538c0:	clz	r2, r2
   538c4:	lsr	r2, r2, #5
   538c8:	str	r2, [sp, #48]	; 0x30
   538cc:	mov	r2, #0
   538d0:	str	r0, [sp, #56]	; 0x38
   538d4:	str	r1, [sp, #44]	; 0x2c
   538d8:	str	r2, [sp, #36]	; 0x24
   538dc:	ldr	r8, [ip, #44]	; 0x2c
   538e0:	cmp	r7, #0
   538e4:	str	r8, [sp, #60]	; 0x3c
   538e8:	lsr	sl, r7, #31
   538ec:	beq	53b1c <fputs@plt+0x42a08>
   538f0:	ldr	r4, [r5, #16]
   538f4:	cmp	r8, r4
   538f8:	bcc	53b1c <fputs@plt+0x42a08>
   538fc:	cmp	r3, #0
   53900:	bne	539e0 <fputs@plt+0x428cc>
   53904:	add	r3, r5, #24
   53908:	ldr	r9, [pc, #1676]	; 53f9c <fputs@plt+0x42e88>
   5390c:	str	r3, [sp, #16]
   53910:	add	r3, r5, #4
   53914:	add	r9, pc, r9
   53918:	mov	r6, #0
   5391c:	add	fp, sp, #64	; 0x40
   53920:	str	r3, [sp, #32]
   53924:	b	53968 <fputs@plt+0x42854>
   53928:	ldr	r4, [r5, #16]
   5392c:	add	r6, r6, #1
   53930:	cmp	r7, r6
   53934:	movle	r2, sl
   53938:	orrgt	r2, sl, #1
   5393c:	add	r4, r4, #1
   53940:	cmp	r2, #0
   53944:	str	r4, [r5, #16]
   53948:	beq	53b1c <fputs@plt+0x42a08>
   5394c:	cmp	r8, r4
   53950:	bcc	53b1c <fputs@plt+0x42a08>
   53954:	cmp	r3, #0
   53958:	bne	539e0 <fputs@plt+0x428cc>
   5395c:	ldr	r3, [r5, #24]
   53960:	ldr	r3, [r3, #4]
   53964:	ldr	r1, [r3, #32]
   53968:	ldr	r0, [r9, #272]	; 0x110
   5396c:	bl	8e30c <fputs@plt+0x7d1f8>
   53970:	add	r0, r0, #1
   53974:	cmp	r4, r0
   53978:	moveq	r3, #0
   5397c:	beq	5392c <fputs@plt+0x42818>
   53980:	mov	r3, #2
   53984:	mov	r2, fp
   53988:	mov	r1, r4
   5398c:	ldr	r0, [sp, #12]
   53990:	bl	49f74 <fputs@plt+0x38e60>
   53994:	subs	r3, r0, #0
   53998:	bne	53928 <fputs@plt+0x42814>
   5399c:	ldr	r0, [sp, #64]	; 0x40
   539a0:	mov	r2, r4
   539a4:	ldr	r1, [sp, #16]
   539a8:	ldr	r0, [r0, #4]
   539ac:	str	r3, [sp]
   539b0:	mov	r3, r0
   539b4:	ldr	r0, [sp, #32]
   539b8:	bl	4766c <fputs@plt+0x36558>
   539bc:	mov	r3, r0
   539c0:	ldr	r0, [sp, #64]	; 0x40
   539c4:	cmp	r0, #0
   539c8:	beq	53928 <fputs@plt+0x42814>
   539cc:	str	r3, [sp, #24]
   539d0:	bl	4a50c <fputs@plt+0x393f8>
   539d4:	ldr	r4, [r5, #16]
   539d8:	ldr	r3, [sp, #24]
   539dc:	b	5392c <fputs@plt+0x42818>
   539e0:	cmp	r3, #101	; 0x65
   539e4:	bne	5385c <fputs@plt+0x42748>
   539e8:	cmp	r8, #0
   539ec:	beq	53c24 <fputs@plt+0x42b10>
   539f0:	ldr	r2, [r5, #8]
   539f4:	mov	r1, #1
   539f8:	add	r2, r2, r1
   539fc:	ldr	r0, [r5, #4]
   53a00:	bl	4ca98 <fputs@plt+0x3b984>
   53a04:	subs	r3, r0, #0
   53a08:	bne	5385c <fputs@plt+0x42748>
   53a0c:	ldr	r0, [r5]
   53a10:	cmp	r0, #0
   53a14:	beq	53a1c <fputs@plt+0x42908>
   53a18:	bl	242c0 <fputs@plt+0x131ac>
   53a1c:	ldr	r3, [sp, #48]	; 0x30
   53a20:	cmp	r3, #0
   53a24:	bne	53f28 <fputs@plt+0x42e14>
   53a28:	ldr	r3, [sp, #44]	; 0x2c
   53a2c:	ldr	r2, [sp, #56]	; 0x38
   53a30:	cmp	r3, r2
   53a34:	bge	53c70 <fputs@plt+0x42b5c>
   53a38:	ldr	r6, [sp, #44]	; 0x2c
   53a3c:	ldr	r0, [sp, #56]	; 0x38
   53a40:	mov	r1, r6
   53a44:	bl	8e518 <fputs@plt+0x7d404>
   53a48:	ldr	r7, [sp, #60]	; 0x3c
   53a4c:	mov	r1, r0
   53a50:	add	r0, r0, r7
   53a54:	sub	r0, r0, #1
   53a58:	bl	8e518 <fputs@plt+0x7d404>
   53a5c:	ldr	r2, [r5, #4]
   53a60:	asr	r1, r6, #31
   53a64:	ldr	r3, [pc, #1332]	; 53fa0 <fputs@plt+0x42e8c>
   53a68:	ldr	r2, [r2, #4]
   53a6c:	add	r3, pc, r3
   53a70:	ldr	fp, [r2, #32]
   53a74:	ldr	sl, [r3, #272]	; 0x110
   53a78:	mov	r4, r0
   53a7c:	mov	r0, r6
   53a80:	strd	r0, [sp, #24]
   53a84:	smull	r0, r1, r6, r7
   53a88:	strd	r0, [sp, #48]	; 0x30
   53a8c:	mov	r0, sl
   53a90:	mov	r1, fp
   53a94:	bl	8e30c <fputs@plt+0x7d1f8>
   53a98:	ldr	r3, [sp, #40]	; 0x28
   53a9c:	ldr	r9, [r3, #28]
   53aa0:	ldr	r3, [r3, #64]	; 0x40
   53aa4:	str	r3, [sp, #32]
   53aa8:	add	r3, r0, #1
   53aac:	cmp	r3, r4
   53ab0:	moveq	r4, r0
   53ab4:	cmp	r4, r9
   53ab8:	bhi	53d2c <fputs@plt+0x42c18>
   53abc:	ldr	r8, [pc, #1248]	; 53fa4 <fputs@plt+0x42e90>
   53ac0:	add	r7, sp, #64	; 0x40
   53ac4:	add	r8, pc, r8
   53ac8:	mov	r0, sl
   53acc:	mov	sl, r8
   53ad0:	mov	r8, r7
   53ad4:	ldr	r7, [sp, #40]	; 0x28
   53ad8:	add	r4, r4, #1
   53adc:	mov	r6, #0
   53ae0:	mov	r1, fp
   53ae4:	bl	8e30c <fputs@plt+0x7d1f8>
   53ae8:	sub	ip, r4, #1
   53aec:	mov	r3, r6
   53af0:	mov	r2, r8
   53af4:	mov	r1, ip
   53af8:	add	lr, r0, #1
   53afc:	cmp	ip, lr
   53b00:	mov	r0, r7
   53b04:	beq	53cf4 <fputs@plt+0x42be0>
   53b08:	bl	49f74 <fputs@plt+0x38e60>
   53b0c:	subs	fp, r0, #0
   53b10:	beq	53cd0 <fputs@plt+0x42bbc>
   53b14:	mov	r3, fp
   53b18:	b	5385c <fputs@plt+0x42748>
   53b1c:	cmp	r3, #0
   53b20:	bne	539e0 <fputs@plt+0x428cc>
   53b24:	ldr	r4, [r5, #16]
   53b28:	rsb	r3, r4, #1
   53b2c:	add	r3, r3, r8
   53b30:	cmp	r4, r8
   53b34:	str	r3, [r5, #32]
   53b38:	str	r8, [r5, #36]	; 0x24
   53b3c:	bhi	539e8 <fputs@plt+0x428d4>
   53b40:	ldr	r3, [r5, #40]	; 0x28
   53b44:	cmp	r3, #0
   53b48:	bne	53b6c <fputs@plt+0x42a58>
   53b4c:	ldr	r2, [r5, #24]
   53b50:	mov	r1, #1
   53b54:	ldr	r3, [r2, #4]
   53b58:	ldr	r3, [r3]
   53b5c:	ldr	r2, [r3, #96]	; 0x60
   53b60:	str	r2, [r5, #44]	; 0x2c
   53b64:	str	r5, [r3, #96]	; 0x60
   53b68:	str	r1, [r5, #40]	; 0x28
   53b6c:	ldr	r3, [sp, #36]	; 0x24
   53b70:	cmp	r3, #0
   53b74:	beq	53898 <fputs@plt+0x42784>
   53b78:	mov	r3, #0
   53b7c:	b	53868 <fputs@plt+0x42754>
   53b80:	str	r0, [sp, #48]	; 0x30
   53b84:	b	538dc <fputs@plt+0x427c8>
   53b88:	mov	r0, r2
   53b8c:	bl	4c2d4 <fputs@plt+0x3b1c0>
   53b90:	ldr	r1, [r5, #4]
   53b94:	ldr	r2, [r5, #24]
   53b98:	ldr	lr, [r1, #4]
   53b9c:	ldr	ip, [r2, #4]
   53ba0:	mov	r3, r0
   53ba4:	mov	r0, #1
   53ba8:	str	r0, [sp, #36]	; 0x24
   53bac:	clz	r1, r3
   53bb0:	ldr	r0, [lr]
   53bb4:	lsr	r1, r1, #5
   53bb8:	b	53814 <fputs@plt+0x42700>
   53bbc:	mov	r1, #2
   53bc0:	bl	4c2d4 <fputs@plt+0x3b1c0>
   53bc4:	subs	r3, r0, #0
   53bc8:	bne	53c58 <fputs@plt+0x42b44>
   53bcc:	ldr	r0, [r5, #4]
   53bd0:	mov	r3, #1
   53bd4:	str	r3, [r5, #12]
   53bd8:	ldr	r3, [r0, #4]
   53bdc:	ldr	ip, [r0]
   53be0:	ldr	r2, [r5, #24]
   53be4:	ldr	r1, [r3, #12]
   53be8:	str	ip, [r3, #4]
   53bec:	ldr	r3, [r1, #56]	; 0x38
   53bf0:	ldr	r3, [r3, #40]	; 0x28
   53bf4:	rev	r3, r3
   53bf8:	str	r3, [r5, #8]
   53bfc:	b	537f0 <fputs@plt+0x426dc>
   53c00:	ldr	r8, [ip, #44]	; 0x2c
   53c04:	cmp	r7, #0
   53c08:	str	r8, [sp, #60]	; 0x3c
   53c0c:	lsr	sl, r7, #31
   53c10:	beq	53b24 <fputs@plt+0x42a10>
   53c14:	ldr	r4, [r5, #16]
   53c18:	cmp	r8, r4
   53c1c:	bcs	53904 <fputs@plt+0x427f0>
   53c20:	b	53b28 <fputs@plt+0x42a14>
   53c24:	ldr	r2, [r5, #4]
   53c28:	ldm	r2, {r2, r3}
   53c2c:	mov	r0, r3
   53c30:	str	r2, [r3, #4]
   53c34:	str	r8, [r3, #44]	; 0x2c
   53c38:	bl	4c030 <fputs@plt+0x3af1c>
   53c3c:	cmp	r0, #101	; 0x65
   53c40:	cmpne	r0, #0
   53c44:	mov	r3, r0
   53c48:	bne	5385c <fputs@plt+0x42748>
   53c4c:	mov	r3, #1
   53c50:	str	r3, [sp, #60]	; 0x3c
   53c54:	b	539f0 <fputs@plt+0x428dc>
   53c58:	ldr	r1, [r5, #4]
   53c5c:	ldr	r2, [r5, #24]
   53c60:	ldr	lr, [r1, #4]
   53c64:	ldr	ip, [r2, #4]
   53c68:	ldr	r2, [lr]
   53c6c:	b	538b0 <fputs@plt+0x4279c>
   53c70:	ldr	r1, [sp, #56]	; 0x38
   53c74:	ldr	r0, [sp, #44]	; 0x2c
   53c78:	bl	8e518 <fputs@plt+0x7d404>
   53c7c:	ldr	r2, [sp, #40]	; 0x28
   53c80:	ldr	r1, [sp, #60]	; 0x3c
   53c84:	ldr	r3, [r2, #44]	; 0x2c
   53c88:	cmp	r3, #0
   53c8c:	mul	r0, r1, r0
   53c90:	str	r0, [r2, #28]
   53c94:	bne	5385c <fputs@plt+0x42748>
   53c98:	ldr	r2, [sp, #40]	; 0x28
   53c9c:	ldrb	r2, [r2, #17]
   53ca0:	cmp	r2, #2
   53ca4:	bhi	53f40 <fputs@plt+0x42e2c>
   53ca8:	mov	r1, #0
   53cac:	ldr	r0, [r5, #4]
   53cb0:	bl	4ba64 <fputs@plt+0x3a950>
   53cb4:	subs	r3, r0, #0
   53cb8:	bne	5385c <fputs@plt+0x42748>
   53cbc:	ldr	r3, [sp, #36]	; 0x24
   53cc0:	cmp	r3, #0
   53cc4:	mov	r3, #101	; 0x65
   53cc8:	bne	53868 <fputs@plt+0x42754>
   53ccc:	b	53898 <fputs@plt+0x42784>
   53cd0:	ldr	r0, [sp, #64]	; 0x40
   53cd4:	bl	47600 <fputs@plt+0x364ec>
   53cd8:	ldr	r3, [sp, #64]	; 0x40
   53cdc:	mov	fp, r0
   53ce0:	subs	r0, r3, #0
   53ce4:	beq	53cec <fputs@plt+0x42bd8>
   53ce8:	bl	4a50c <fputs@plt+0x393f8>
   53cec:	cmp	fp, #0
   53cf0:	bne	53b14 <fputs@plt+0x42a00>
   53cf4:	cmp	r9, r4
   53cf8:	add	r4, r4, #1
   53cfc:	bcc	53d2c <fputs@plt+0x42c18>
   53d00:	ldr	r3, [r5, #4]
   53d04:	ldr	r0, [sl, #272]	; 0x110
   53d08:	ldr	r3, [r3, #4]
   53d0c:	ldr	r1, [r3, #32]
   53d10:	b	53ae4 <fputs@plt+0x429d0>
   53d14:	mov	r1, #0
   53d18:	str	r3, [sp, #12]
   53d1c:	bl	5349c <fputs@plt+0x42388>
   53d20:	ldr	r0, [r5, #24]
   53d24:	ldr	r3, [sp, #12]
   53d28:	b	5387c <fputs@plt+0x42768>
   53d2c:	ldr	r2, [sp, #40]	; 0x28
   53d30:	ldr	r3, [r2, #44]	; 0x2c
   53d34:	cmp	r3, #0
   53d38:	bne	5385c <fputs@plt+0x42748>
   53d3c:	ldrb	r2, [r2, #17]
   53d40:	cmp	r2, #2
   53d44:	bhi	53e60 <fputs@plt+0x42d4c>
   53d48:	ldr	r3, [pc, #600]	; 53fa8 <fputs@plt+0x42e94>
   53d4c:	ldr	r2, [sp, #56]	; 0x38
   53d50:	add	r3, pc, r3
   53d54:	ldrd	r0, [sp, #48]	; 0x30
   53d58:	ldr	r3, [r3, #272]	; 0x110
   53d5c:	add	sl, r3, r2
   53d60:	cmp	r0, sl
   53d64:	asr	fp, sl, #31
   53d68:	sbcs	r2, r1, fp
   53d6c:	ldr	r2, [sp, #44]	; 0x2c
   53d70:	movlt	sl, r0
   53d74:	add	r3, r3, r2
   53d78:	movlt	fp, r1
   53d7c:	asr	r9, r3, #31
   53d80:	cmp	r3, sl
   53d84:	mov	r8, r3
   53d88:	sbcs	r3, r9, fp
   53d8c:	bge	53edc <fputs@plt+0x42dc8>
   53d90:	add	r6, sp, #64	; 0x40
   53d94:	strd	sl, [sp, #16]
   53d98:	mov	r4, #0
   53d9c:	mov	sl, r5
   53da0:	mov	r5, r6
   53da4:	ldrd	r6, [sp, #24]
   53da8:	b	53dec <fputs@plt+0x42cd8>
   53dac:	ldr	r0, [sp, #64]	; 0x40
   53db0:	cmp	r0, #0
   53db4:	beq	53e54 <fputs@plt+0x42d40>
   53db8:	bl	4a50c <fputs@plt+0x393f8>
   53dbc:	ldrd	r2, [sp, #16]
   53dc0:	adds	r8, r8, r6
   53dc4:	adc	r9, r9, r7
   53dc8:	cmp	r8, r2
   53dcc:	sbcs	r3, r9, r3
   53dd0:	movlt	r2, #1
   53dd4:	movge	r2, #0
   53dd8:	cmp	fp, #0
   53ddc:	movne	r2, #0
   53de0:	andeq	r2, r2, #1
   53de4:	cmp	r2, #0
   53de8:	beq	53f8c <fputs@plt+0x42e78>
   53dec:	mov	r2, r6
   53df0:	mov	r3, r7
   53df4:	mov	r0, r8
   53df8:	mov	r1, r9
   53dfc:	str	r4, [sp, #64]	; 0x40
   53e00:	bl	8eb10 <fputs@plt+0x7d9fc>
   53e04:	mov	r3, #0
   53e08:	mov	r2, r5
   53e0c:	add	r1, r0, #1
   53e10:	ldr	r0, [sp, #12]
   53e14:	bl	49f74 <fputs@plt+0x38e60>
   53e18:	subs	fp, r0, #0
   53e1c:	bne	53dac <fputs@plt+0x42c98>
   53e20:	ldr	r0, [sp, #32]
   53e24:	ldr	r1, [sp, #64]	; 0x40
   53e28:	ldr	r2, [sp, #44]	; 0x2c
   53e2c:	ldr	r3, [r0]
   53e30:	ldr	r1, [r1, #4]
   53e34:	strd	r8, [sp]
   53e38:	ldr	r3, [r3, #12]
   53e3c:	blx	r3
   53e40:	mov	fp, r0
   53e44:	ldr	r0, [sp, #64]	; 0x40
   53e48:	cmp	r0, #0
   53e4c:	beq	53dbc <fputs@plt+0x42ca8>
   53e50:	b	53db8 <fputs@plt+0x42ca4>
   53e54:	mov	r3, fp
   53e58:	mov	r5, sl
   53e5c:	b	5385c <fputs@plt+0x42748>
   53e60:	mov	r1, r3
   53e64:	mov	r2, #1
   53e68:	ldr	r0, [sp, #40]	; 0x28
   53e6c:	bl	52f7c <fputs@plt+0x41e68>
   53e70:	ldr	r2, [pc, #308]	; 53fac <fputs@plt+0x42e98>
   53e74:	ldr	r1, [sp, #56]	; 0x38
   53e78:	add	r2, pc, r2
   53e7c:	ldr	r2, [r2, #272]	; 0x110
   53e80:	add	sl, r1, r2
   53e84:	asr	fp, sl, #31
   53e88:	mov	r3, r0
   53e8c:	ldrd	r0, [sp, #48]	; 0x30
   53e90:	cmp	r0, sl
   53e94:	sbcs	ip, r1, fp
   53e98:	movlt	fp, r1
   53e9c:	ldr	r1, [sp, #44]	; 0x2c
   53ea0:	movlt	sl, r0
   53ea4:	add	r2, r1, r2
   53ea8:	cmp	r2, sl
   53eac:	asr	r9, r2, #31
   53eb0:	mov	r8, r2
   53eb4:	sbcs	r2, r9, fp
   53eb8:	movlt	r2, #1
   53ebc:	movge	r2, #0
   53ec0:	cmp	r3, #0
   53ec4:	movne	r2, #0
   53ec8:	andeq	r2, r2, #1
   53ecc:	cmp	r2, #0
   53ed0:	bne	53d90 <fputs@plt+0x42c7c>
   53ed4:	cmp	r3, #0
   53ed8:	bne	5385c <fputs@plt+0x42748>
   53edc:	ldr	r0, [sp, #32]
   53ee0:	add	r1, sp, #64	; 0x40
   53ee4:	ldr	r3, [r0]
   53ee8:	ldr	r3, [r3, #24]
   53eec:	blx	r3
   53ef0:	subs	r3, r0, #0
   53ef4:	bne	5385c <fputs@plt+0x42748>
   53ef8:	ldrd	r2, [sp, #64]	; 0x40
   53efc:	ldrd	r0, [sp, #48]	; 0x30
   53f00:	cmp	r0, r2
   53f04:	sbcs	r3, r1, r3
   53f08:	blt	53f6c <fputs@plt+0x42e58>
   53f0c:	ldr	r0, [sp, #40]	; 0x28
   53f10:	mov	r1, #0
   53f14:	bl	1e928 <fputs@plt+0xd814>
   53f18:	mov	r3, r0
   53f1c:	cmp	r3, #0
   53f20:	beq	53ca8 <fputs@plt+0x42b94>
   53f24:	b	5385c <fputs@plt+0x42748>
   53f28:	mov	r1, #2
   53f2c:	ldr	r0, [r5, #4]
   53f30:	bl	4cadc <fputs@plt+0x3b9c8>
   53f34:	subs	r3, r0, #0
   53f38:	beq	53a28 <fputs@plt+0x42914>
   53f3c:	b	5385c <fputs@plt+0x42748>
   53f40:	mov	r2, r3
   53f44:	mov	r1, r3
   53f48:	ldr	r0, [sp, #40]	; 0x28
   53f4c:	bl	52f7c <fputs@plt+0x41e68>
   53f50:	mov	r3, r0
   53f54:	b	53f1c <fputs@plt+0x42e08>
   53f58:	ldr	r3, [sp, #36]	; 0x24
   53f5c:	cmp	r3, #0
   53f60:	mov	r3, #8
   53f64:	bne	5386c <fputs@plt+0x42758>
   53f68:	b	53898 <fputs@plt+0x42784>
   53f6c:	ldr	r0, [sp, #32]
   53f70:	ldrd	r2, [sp, #48]	; 0x30
   53f74:	ldr	r1, [r0]
   53f78:	ldr	r1, [r1, #16]
   53f7c:	blx	r1
   53f80:	subs	r3, r0, #0
   53f84:	beq	53f0c <fputs@plt+0x42df8>
   53f88:	b	5385c <fputs@plt+0x42748>
   53f8c:	mov	r3, fp
   53f90:	mov	r5, sl
   53f94:	b	53ed4 <fputs@plt+0x42dc0>
   53f98:	andeq	r0, r0, sl, lsl #24
   53f9c:	andeq	r6, r5, r4, ror #16
   53fa0:	andeq	r6, r5, ip, lsl #14
   53fa4:			; <UNDEFINED> instruction: 0x000566b4
   53fa8:	andeq	r6, r5, r8, lsr #8
   53fac:	andeq	r6, r5, r0, lsl #6
   53fb0:	mov	ip, r0
   53fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53fb8:	sub	sp, sp, #236	; 0xec
   53fbc:	ldrb	ip, [ip, #46]	; 0x2e
   53fc0:	str	r0, [sp, #12]
   53fc4:	mov	r0, #0
   53fc8:	cmp	ip, r0
   53fcc:	str	r3, [sp, #32]
   53fd0:	movne	r3, #8
   53fd4:	str	r1, [sp, #24]
   53fd8:	str	r2, [sp, #28]
   53fdc:	str	r0, [sp, #100]	; 0x64
   53fe0:	strne	r3, [sp, #16]
   53fe4:	beq	53ff4 <fputs@plt+0x42ee0>
   53fe8:	ldr	r0, [sp, #16]
   53fec:	add	sp, sp, #236	; 0xec
   53ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53ff4:	ldr	r3, [sp, #12]
   53ff8:	ldrb	r3, [r3, #43]	; 0x2b
   53ffc:	cmp	r3, r0
   54000:	beq	540b8 <fputs@plt+0x42fa4>
   54004:	ldr	r3, [sp, #24]
   54008:	mov	r4, #1
   5400c:	cmp	r3, #0
   54010:	ldr	r3, [sp, #12]
   54014:	strb	r4, [r3, #45]	; 0x2d
   54018:	bne	5406c <fputs@plt+0x42f58>
   5401c:	str	r4, [sp, #36]	; 0x24
   54020:	add	r1, sp, #100	; 0x64
   54024:	ldr	r0, [sp, #12]
   54028:	bl	451e0 <fputs@plt+0x340cc>
   5402c:	ldr	r3, [sp, #100]	; 0x64
   54030:	cmp	r3, #0
   54034:	str	r0, [sp, #16]
   54038:	beq	540dc <fputs@plt+0x42fc8>
   5403c:	ldr	r3, [sp, #12]
   54040:	ldr	r0, [r3, #4]
   54044:	ldr	r1, [r0]
   54048:	ldr	r3, [r1]
   5404c:	cmp	r3, #2
   54050:	bgt	5446c <fputs@plt+0x43358>
   54054:	ldr	r3, [sp, #16]
   54058:	cmp	r3, #0
   5405c:	movne	r3, #1
   54060:	strne	r3, [sp, #36]	; 0x24
   54064:	beq	540f0 <fputs@plt+0x42fdc>
   54068:	b	541a4 <fputs@plt+0x43090>
   5406c:	ldr	r5, [sp, #12]
   54070:	mov	r3, #0
   54074:	str	r4, [sp]
   54078:	ldr	r2, [sp, #32]
   5407c:	ldr	r1, [sp, #28]
   54080:	mov	r0, r5
   54084:	bl	1ed3c <fputs@plt+0xdc28>
   54088:	subs	r3, r0, #0
   5408c:	str	r3, [sp, #16]
   54090:	beq	54464 <fputs@plt+0x43350>
   54094:	ldr	r3, [sp, #16]
   54098:	cmp	r3, #5
   5409c:	strne	r4, [sp, #36]	; 0x24
   540a0:	bne	54198 <fputs@plt+0x43084>
   540a4:	mov	r3, #0
   540a8:	str	r3, [sp, #28]
   540ac:	str	r3, [sp, #36]	; 0x24
   540b0:	str	r3, [sp, #24]
   540b4:	b	54020 <fputs@plt+0x42f0c>
   540b8:	ldr	r3, [sp, #12]
   540bc:	mov	r2, #1
   540c0:	mov	r1, r2
   540c4:	ldr	r0, [r3, #4]
   540c8:	bl	1ed20 <fputs@plt+0xdc0c>
   540cc:	subs	r3, r0, #0
   540d0:	str	r3, [sp, #16]
   540d4:	bne	53fe8 <fputs@plt+0x42ed4>
   540d8:	b	54004 <fputs@plt+0x42ef0>
   540dc:	ldr	r3, [sp, #16]
   540e0:	cmp	r3, #0
   540e4:	movne	r3, #1
   540e8:	strne	r3, [sp, #36]	; 0x24
   540ec:	bne	541b8 <fputs@plt+0x430a4>
   540f0:	ldr	r2, [sp, #12]
   540f4:	ldr	r3, [r2, #68]	; 0x44
   540f8:	cmp	r3, #0
   540fc:	str	r3, [sp, #52]	; 0x34
   54100:	beq	545b0 <fputs@plt+0x4349c>
   54104:	ldrh	r3, [r2, #66]	; 0x42
   54108:	and	r2, r3, #65024	; 0xfe00
   5410c:	lsl	r3, r3, #16
   54110:	and	r3, r3, #65536	; 0x10000
   54114:	orr	r3, r3, r2
   54118:	ldr	r2, [sp, #276]	; 0x114
   5411c:	cmp	r2, r3
   54120:	beq	54228 <fputs@plt+0x43114>
   54124:	ldr	r0, [pc, #2768]	; 54bfc <fputs@plt+0x43ae8>
   54128:	bl	35a00 <fputs@plt+0x248ec>
   5412c:	ldr	r3, [sp, #36]	; 0x24
   54130:	cmp	r0, #0
   54134:	sub	r4, r0, #5
   54138:	orrne	r3, r3, #1
   5413c:	clz	r4, r4
   54140:	lsr	r4, r4, #5
   54144:	orreq	r4, r4, #1
   54148:	uxtb	r3, r3
   5414c:	str	r0, [sp, #16]
   54150:	str	r3, [sp, #36]	; 0x24
   54154:	cmp	r4, #0
   54158:	beq	54198 <fputs@plt+0x43084>
   5415c:	ldr	r3, [sp, #284]	; 0x11c
   54160:	cmp	r3, #0
   54164:	ldrne	r3, [sp, #12]
   54168:	ldrne	r2, [sp, #284]	; 0x11c
   5416c:	ldrne	r3, [r3, #68]	; 0x44
   54170:	strne	r3, [r2]
   54174:	ldr	r3, [sp, #288]	; 0x120
   54178:	cmp	r3, #0
   5417c:	beq	54198 <fputs@plt+0x43084>
   54180:	ldr	r3, [sp, #12]
   54184:	ldr	r2, [sp, #288]	; 0x120
   54188:	ldr	r3, [r3, #32]
   5418c:	ldr	r3, [r3]
   54190:	ldr	r3, [r3, #96]	; 0x60
   54194:	str	r3, [r2]
   54198:	ldr	r3, [sp, #100]	; 0x64
   5419c:	cmp	r3, #0
   541a0:	beq	541b8 <fputs@plt+0x430a4>
   541a4:	ldr	r3, [sp, #12]
   541a8:	mov	r2, #48	; 0x30
   541ac:	mov	r1, #0
   541b0:	add	r0, r3, #52	; 0x34
   541b4:	bl	10ee0 <memset@plt>
   541b8:	ldr	r3, [sp, #12]
   541bc:	ldrb	r3, [r3, #44]	; 0x2c
   541c0:	cmp	r3, #0
   541c4:	bne	54204 <fputs@plt+0x430f0>
   541c8:	ldr	r3, [sp, #12]
   541cc:	ldrb	r3, [r3, #43]	; 0x2b
   541d0:	cmp	r3, #0
   541d4:	beq	54210 <fputs@plt+0x430fc>
   541d8:	ldr	r1, [sp, #36]	; 0x24
   541dc:	mov	r3, #0
   541e0:	ldr	r2, [sp, #16]
   541e4:	cmp	r1, r3
   541e8:	moveq	r2, #5
   541ec:	str	r2, [sp, #16]
   541f0:	ldr	r2, [sp, #12]
   541f4:	ldr	r0, [sp, #16]
   541f8:	strb	r3, [r2, #45]	; 0x2d
   541fc:	add	sp, sp, #236	; 0xec
   54200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54204:	ldr	r0, [sp, #12]
   54208:	bl	1ee30 <fputs@plt+0xdd1c>
   5420c:	b	541c8 <fputs@plt+0x430b4>
   54210:	ldr	r3, [sp, #12]
   54214:	mov	r2, #1
   54218:	mov	r1, r2
   5421c:	ldr	r0, [r3, #4]
   54220:	bl	1edb0 <fputs@plt+0xdc9c>
   54224:	b	541d8 <fputs@plt+0x430c4>
   54228:	ldr	r3, [sp, #12]
   5422c:	ldr	r2, [sp, #52]	; 0x34
   54230:	ldr	r3, [r3, #32]
   54234:	ldr	r3, [r3]
   54238:	str	r3, [sp, #92]	; 0x5c
   5423c:	ldr	r3, [r3, #96]	; 0x60
   54240:	cmp	r2, r3
   54244:	bls	54608 <fputs@plt+0x434f4>
   54248:	add	r4, r2, #33	; 0x21
   5424c:	add	r5, r2, #14
   54250:	lsr	r4, r4, #12
   54254:	mov	r6, r2
   54258:	add	r3, r4, r4, lsl #2
   5425c:	add	r5, r5, r3, lsl #1
   54260:	lsl	r5, r5, #1
   54264:	mov	r0, r5
   54268:	asr	r1, r5, #31
   5426c:	bl	2c600 <fputs@plt+0x1b4ec>
   54270:	subs	r3, r0, #0
   54274:	mov	r7, r3
   54278:	str	r3, [sp, #48]	; 0x30
   5427c:	beq	54760 <fputs@plt+0x4364c>
   54280:	mov	r2, r5
   54284:	mov	r1, #0
   54288:	bl	10ee0 <memset@plt>
   5428c:	cmp	r6, #4096	; 0x1000
   54290:	movcc	r0, r6
   54294:	movcs	r0, #4096	; 0x1000
   54298:	add	r3, r4, #1
   5429c:	mov	r2, r3
   542a0:	str	r2, [r7, #4]
   542a4:	mov	r1, #0
   542a8:	str	r3, [sp, #68]	; 0x44
   542ac:	lsl	r0, r0, #1
   542b0:	bl	2c600 <fputs@plt+0x1b4ec>
   542b4:	subs	r9, r0, #0
   542b8:	beq	54abc <fputs@plt+0x439a8>
   542bc:	mov	r3, #0
   542c0:	str	r3, [sp, #44]	; 0x2c
   542c4:	add	r3, sp, #112	; 0x70
   542c8:	str	r3, [sp, #88]	; 0x58
   542cc:	add	r8, sp, #128	; 0x80
   542d0:	add	r3, sp, #104	; 0x68
   542d4:	add	sl, sp, #120	; 0x78
   542d8:	add	fp, sp, #116	; 0x74
   542dc:	str	r3, [sp, #80]	; 0x50
   542e0:	add	r3, sp, #108	; 0x6c
   542e4:	str	r7, [sp, #72]	; 0x48
   542e8:	str	r3, [sp, #84]	; 0x54
   542ec:	ldr	r3, [sp, #84]	; 0x54
   542f0:	ldr	r4, [sp, #44]	; 0x2c
   542f4:	str	r3, [sp]
   542f8:	ldr	r2, [sp, #80]	; 0x50
   542fc:	ldr	r3, [sp, #88]	; 0x58
   54300:	mov	r1, r4
   54304:	ldr	r0, [sp, #12]
   54308:	bl	44e14 <fputs@plt+0x33d00>
   5430c:	subs	r3, r0, #0
   54310:	str	r3, [sp, #16]
   54314:	bne	5449c <fputs@plt+0x43388>
   54318:	ldr	r2, [sp, #68]	; 0x44
   5431c:	add	r3, r4, #1
   54320:	cmp	r2, r3
   54324:	ldr	r7, [sp, #112]	; 0x70
   54328:	str	r3, [sp, #44]	; 0x2c
   5432c:	ldrne	r3, [sp, #104]	; 0x68
   54330:	add	r7, r7, #4
   54334:	ldreq	r2, [sp, #108]	; 0x6c
   54338:	ldreq	r3, [sp, #52]	; 0x34
   5433c:	subne	r3, r3, r7
   54340:	ldr	r0, [sp, #48]	; 0x30
   54344:	subeq	r3, r3, r2
   54348:	asrne	r3, r3, #2
   5434c:	str	r3, [sp, #56]	; 0x38
   54350:	ldr	r3, [r0, #4]
   54354:	ldrne	r2, [sp, #108]	; 0x6c
   54358:	ldr	ip, [sp, #56]	; 0x38
   5435c:	add	r3, r3, r3, lsl #2
   54360:	add	r1, r2, #1
   54364:	lsl	r3, r3, #2
   54368:	add	r3, r3, #8
   5436c:	add	r3, r3, r2, lsl #1
   54370:	add	r3, r0, r3
   54374:	cmp	ip, #0
   54378:	str	r7, [sp, #112]	; 0x70
   5437c:	str	r1, [sp, #108]	; 0x6c
   54380:	str	r3, [sp, #64]	; 0x40
   54384:	ble	5479c <fputs@plt+0x43688>
   54388:	ldr	r2, [sp, #16]
   5438c:	sub	r3, r3, #2
   54390:	mov	r1, ip
   54394:	strh	r2, [r3, #2]!
   54398:	add	r2, r2, #1
   5439c:	cmp	r2, r1
   543a0:	bne	54394 <fputs@plt+0x43280>
   543a4:	str	r2, [sp, #40]	; 0x28
   543a8:	mov	r1, #0
   543ac:	mov	r2, #104	; 0x68
   543b0:	mov	r0, r8
   543b4:	bl	10ee0 <memset@plt>
   543b8:	ldr	r3, [sp, #64]	; 0x40
   543bc:	ldr	r6, [sp, #16]
   543c0:	add	r2, r3, #2
   543c4:	mov	r1, r3
   543c8:	mov	r4, #0
   543cc:	str	r2, [sp, #20]
   543d0:	mov	r2, #1
   543d4:	str	r2, [sp, #116]	; 0x74
   543d8:	str	r3, [sp, #120]	; 0x78
   543dc:	ldr	r3, [sp, #40]	; 0x28
   543e0:	add	r6, r6, #1
   543e4:	cmp	r3, r6
   543e8:	add	r3, sp, #232	; 0xe8
   543ec:	add	r3, r3, r4, lsl #3
   543f0:	str	r1, [r3, #-100]	; 0xffffff9c
   543f4:	str	r2, [r3, #-104]	; 0xffffff98
   543f8:	beq	544c8 <fputs@plt+0x433b4>
   543fc:	mov	r3, #1
   54400:	str	r3, [sp, #116]	; 0x74
   54404:	ldr	r3, [sp, #20]
   54408:	ands	r4, r6, #1
   5440c:	str	r3, [sp, #120]	; 0x78
   54410:	beq	5444c <fputs@plt+0x43338>
   54414:	mov	r5, r8
   54418:	mov	r4, #0
   5441c:	ldr	r2, [r8, r4, lsl #3]
   54420:	add	r4, r4, #1
   54424:	ldr	r1, [r5, #4]
   54428:	mov	r3, sl
   5442c:	str	r9, [sp, #4]
   54430:	str	fp, [sp]
   54434:	mov	r0, r7
   54438:	bl	1b6e4 <fputs@plt+0xa5d0>
   5443c:	asr	r3, r6, r4
   54440:	tst	r3, #1
   54444:	add	r5, r5, #8
   54448:	bne	5441c <fputs@plt+0x43308>
   5444c:	ldr	r3, [sp, #20]
   54450:	ldr	r1, [sp, #120]	; 0x78
   54454:	add	r3, r3, #2
   54458:	ldr	r2, [sp, #116]	; 0x74
   5445c:	str	r3, [sp, #20]
   54460:	b	543dc <fputs@plt+0x432c8>
   54464:	strb	r4, [r5, #44]	; 0x2c
   54468:	b	5401c <fputs@plt+0x42f08>
   5446c:	mov	r3, #0
   54470:	str	r3, [sp]
   54474:	mov	r2, #0
   54478:	mov	r3, #0
   5447c:	ldr	r1, [r1, #72]	; 0x48
   54480:	blx	r1
   54484:	ldr	r3, [sp, #16]
   54488:	cmp	r3, #0
   5448c:	movne	r3, #1
   54490:	strne	r3, [sp, #36]	; 0x24
   54494:	beq	540f0 <fputs@plt+0x42fdc>
   54498:	b	54198 <fputs@plt+0x43084>
   5449c:	mov	r0, r9
   544a0:	bl	1cd68 <fputs@plt+0xbc54>
   544a4:	ldr	r3, [sp, #16]
   544a8:	sub	r4, r3, #5
   544ac:	clz	r4, r4
   544b0:	lsr	r4, r4, #5
   544b4:	ldr	r0, [sp, #48]	; 0x30
   544b8:	bl	1cd68 <fputs@plt+0xbc54>
   544bc:	mov	r3, #1
   544c0:	str	r3, [sp, #36]	; 0x24
   544c4:	b	54154 <fputs@plt+0x43040>
   544c8:	add	r4, r4, #1
   544cc:	cmp	r4, #12
   544d0:	bhi	5451c <fputs@plt+0x43408>
   544d4:	add	r5, r8, r4, lsl #3
   544d8:	ldr	r6, [sp, #56]	; 0x38
   544dc:	b	544ec <fputs@plt+0x433d8>
   544e0:	cmp	r4, #13
   544e4:	add	r5, r5, #8
   544e8:	beq	5451c <fputs@plt+0x43408>
   544ec:	asr	r3, r6, r4
   544f0:	tst	r3, #1
   544f4:	add	r4, r4, #1
   544f8:	beq	544e0 <fputs@plt+0x433cc>
   544fc:	ldr	r2, [r5]
   54500:	ldr	r1, [r5, #4]
   54504:	mov	r3, sl
   54508:	str	r9, [sp, #4]
   5450c:	str	fp, [sp]
   54510:	mov	r0, r7
   54514:	bl	1b6e4 <fputs@plt+0xa5d0>
   54518:	b	544e0 <fputs@plt+0x433cc>
   5451c:	ldr	r0, [sp, #68]	; 0x44
   54520:	ldr	ip, [sp, #44]	; 0x2c
   54524:	ldr	r2, [sp, #108]	; 0x6c
   54528:	cmp	r0, ip
   5452c:	ldr	r0, [sp, #72]	; 0x48
   54530:	ldr	r3, [sp, #112]	; 0x70
   54534:	ldr	r1, [sp, #116]	; 0x74
   54538:	str	r2, [r0, #24]
   5453c:	ldr	r2, [sp, #64]	; 0x40
   54540:	str	r3, [r0, #16]
   54544:	add	r3, r0, #20
   54548:	str	r1, [r0, #20]
   5454c:	str	r2, [r0, #12]
   54550:	str	r3, [sp, #72]	; 0x48
   54554:	bgt	542ec <fputs@plt+0x431d8>
   54558:	mov	r0, r9
   5455c:	bl	1cd68 <fputs@plt+0xbc54>
   54560:	ldr	r3, [sp, #12]
   54564:	ldr	r9, [sp, #16]
   54568:	mov	r7, #2
   5456c:	ldr	r2, [r3, #68]	; 0x44
   54570:	ldr	r3, [r3, #72]	; 0x48
   54574:	mov	fp, #1
   54578:	str	r3, [sp, #44]	; 0x2c
   5457c:	mov	r3, r9
   54580:	ldr	r9, [sp, #92]	; 0x5c
   54584:	mov	sl, r2
   54588:	str	r8, [sp, #40]	; 0x28
   5458c:	sub	r6, r7, #1
   54590:	add	r5, r9, r6, lsl #2
   54594:	ldr	r4, [r5, #100]	; 0x64
   54598:	cmp	r4, sl
   5459c:	bcc	546cc <fputs@plt+0x435b8>
   545a0:	cmp	r7, #5
   545a4:	beq	54730 <fputs@plt+0x4361c>
   545a8:	add	r7, r7, #1
   545ac:	b	5458c <fputs@plt+0x43478>
   545b0:	ldr	r3, [sp, #12]
   545b4:	ldr	r1, [sp, #24]
   545b8:	ldr	r3, [r3, #32]
   545bc:	cmp	r1, #0
   545c0:	ldr	r3, [r3]
   545c4:	ldr	r2, [r3, #96]	; 0x60
   545c8:	bne	54638 <fputs@plt+0x43524>
   545cc:	mov	r3, #1
   545d0:	str	r1, [sp, #48]	; 0x30
   545d4:	ldr	r1, [sp, #24]
   545d8:	ldr	r2, [sp, #36]	; 0x24
   545dc:	cmp	r1, #5
   545e0:	movne	r4, r3
   545e4:	orreq	r4, r3, #1
   545e8:	cmp	r1, #0
   545ec:	orrne	r2, r2, #1
   545f0:	str	r1, [sp, #16]
   545f4:	uxtb	r3, r2
   545f8:	str	r3, [sp, #36]	; 0x24
   545fc:	ldr	r0, [sp, #48]	; 0x30
   54600:	bl	1cd68 <fputs@plt+0xbc54>
   54604:	b	54154 <fputs@plt+0x43040>
   54608:	mov	r3, #0
   5460c:	str	r3, [sp, #48]	; 0x30
   54610:	mov	r9, r3
   54614:	mov	r3, #1
   54618:	ldr	r2, [sp, #24]
   5461c:	cmp	r2, #0
   54620:	moveq	r4, #0
   54624:	andne	r4, r3, #1
   54628:	cmp	r4, #0
   5462c:	bne	546a4 <fputs@plt+0x43590>
   54630:	str	r9, [sp, #24]
   54634:	b	545d4 <fputs@plt+0x434c0>
   54638:	ldr	r3, [r3, #96]	; 0x60
   5463c:	ldr	r3, [sp, #52]	; 0x34
   54640:	str	r3, [sp, #48]	; 0x30
   54644:	ldr	r3, [sp, #24]
   54648:	cmp	r3, #1
   5464c:	ble	54774 <fputs@plt+0x43660>
   54650:	add	r1, sp, #128	; 0x80
   54654:	mov	r0, #4
   54658:	bl	46a6c <fputs@plt+0x35958>
   5465c:	mov	r3, #4
   54660:	str	r3, [sp]
   54664:	ldr	r2, [sp, #32]
   54668:	ldr	r1, [sp, #28]
   5466c:	ldr	r0, [sp, #12]
   54670:	bl	1ed3c <fputs@plt+0xdc28>
   54674:	subs	r3, r0, #0
   54678:	str	r3, [sp, #16]
   5467c:	beq	54a14 <fputs@plt+0x43900>
   54680:	sub	r4, r3, #5
   54684:	mov	r5, #1
   54688:	clz	r4, r4
   5468c:	lsr	r4, r4, #5
   54690:	ldr	r3, [sp, #36]	; 0x24
   54694:	orr	r5, r3, r5
   54698:	uxtb	r3, r5
   5469c:	str	r3, [sp, #36]	; 0x24
   546a0:	b	545fc <fputs@plt+0x434e8>
   546a4:	ldr	r3, [sp, #92]	; 0x5c
   546a8:	ldr	r2, [r3, #96]	; 0x60
   546ac:	ldr	r3, [sp, #12]
   546b0:	ldr	r3, [r3, #68]	; 0x44
   546b4:	cmp	r2, r3
   546b8:	movcc	r3, #5
   546bc:	strcc	r4, [sp, #36]	; 0x24
   546c0:	strcc	r3, [sp, #16]
   546c4:	bcc	545fc <fputs@plt+0x434e8>
   546c8:	b	54644 <fputs@plt+0x43530>
   546cc:	add	r8, r7, #2
   546d0:	mov	r3, r8
   546d4:	str	fp, [sp]
   546d8:	ldr	r2, [sp, #32]
   546dc:	ldr	r1, [sp, #28]
   546e0:	ldr	r0, [sp, #12]
   546e4:	bl	1ed3c <fputs@plt+0xdc28>
   546e8:	subs	r3, r0, #0
   546ec:	bne	54784 <fputs@plt+0x43670>
   546f0:	cmp	r6, #1
   546f4:	beq	54bd8 <fputs@plt+0x43ac4>
   546f8:	ldr	r2, [sp, #12]
   546fc:	mvn	r1, #0
   54700:	str	r1, [r5, #100]	; 0x64
   54704:	ldrb	r2, [r2, #43]	; 0x2b
   54708:	cmp	r2, #0
   5470c:	bne	545a0 <fputs@plt+0x4348c>
   54710:	ldr	r2, [sp, #12]
   54714:	ldr	r0, [r2, #4]
   54718:	mov	r1, r8
   5471c:	mov	r2, fp
   54720:	str	r3, [sp, #20]
   54724:	bl	1edb0 <fputs@plt+0xdc9c>
   54728:	ldr	r3, [sp, #20]
   5472c:	b	545a0 <fputs@plt+0x4348c>
   54730:	mov	r9, r3
   54734:	ldr	r3, [sp, #92]	; 0x5c
   54738:	str	sl, [sp, #20]
   5473c:	ldr	r8, [sp, #40]	; 0x28
   54740:	ldr	r3, [r3, #96]	; 0x60
   54744:	cmp	r3, sl
   54748:	bcc	547bc <fputs@plt+0x436a8>
   5474c:	cmp	r9, #5
   54750:	beq	54ab0 <fputs@plt+0x4399c>
   54754:	clz	r3, r9
   54758:	lsr	r3, r3, #5
   5475c:	b	54618 <fputs@plt+0x43504>
   54760:	mov	r3, #1
   54764:	str	r3, [sp, #36]	; 0x24
   54768:	mov	r3, #7
   5476c:	str	r3, [sp, #16]
   54770:	b	54198 <fputs@plt+0x43084>
   54774:	mov	r3, #0
   54778:	mov	r4, #1
   5477c:	str	r3, [sp, #16]
   54780:	b	545fc <fputs@plt+0x434e8>
   54784:	cmp	r3, #5
   54788:	bne	54b50 <fputs@plt+0x43a3c>
   5478c:	mov	r2, #0
   54790:	mov	sl, r4
   54794:	str	r2, [sp, #28]
   54798:	b	545a0 <fputs@plt+0x4348c>
   5479c:	mov	r1, #0
   547a0:	mov	r2, #104	; 0x68
   547a4:	mov	r0, r8
   547a8:	str	r1, [sp, #116]	; 0x74
   547ac:	str	r1, [sp, #120]	; 0x78
   547b0:	mov	r4, #1
   547b4:	bl	10ee0 <memset@plt>
   547b8:	b	544d4 <fputs@plt+0x433c0>
   547bc:	mov	r3, #1
   547c0:	str	r3, [sp]
   547c4:	ldr	r2, [sp, #32]
   547c8:	mov	r3, #3
   547cc:	ldr	r1, [sp, #28]
   547d0:	ldr	r0, [sp, #12]
   547d4:	bl	1ed3c <fputs@plt+0xdc28>
   547d8:	subs	r9, r0, #0
   547dc:	bne	5474c <fputs@plt+0x43638>
   547e0:	ldr	r3, [sp, #272]	; 0x110
   547e4:	cmp	r3, #0
   547e8:	ldr	r3, [sp, #92]	; 0x5c
   547ec:	ldr	r2, [r3, #96]	; 0x60
   547f0:	str	r2, [sp, #52]	; 0x34
   547f4:	ldr	r2, [sp, #20]
   547f8:	str	r2, [r3, #128]	; 0x80
   547fc:	bne	54b28 <fputs@plt+0x43a14>
   54800:	ldr	ip, [sp, #44]	; 0x2c
   54804:	ldr	r2, [sp, #276]	; 0x114
   54808:	ldr	r4, [sp, #276]	; 0x114
   5480c:	ldr	r1, [sp, #12]
   54810:	umull	r2, r3, ip, r2
   54814:	ldr	r1, [r1, #4]
   54818:	asr	r5, r4, #31
   5481c:	mov	r0, r1
   54820:	mla	r3, ip, r5, r3
   54824:	ldr	r1, [r1]
   54828:	strd	r4, [sp, #56]	; 0x38
   5482c:	strd	r2, [sp, #128]	; 0x80
   54830:	ldr	r3, [r1, #24]
   54834:	add	r1, sp, #120	; 0x78
   54838:	blx	r3
   5483c:	subs	r3, r0, #0
   54840:	str	r3, [sp, #64]	; 0x40
   54844:	bne	54ad0 <fputs@plt+0x439bc>
   54848:	ldrd	r0, [sp, #120]	; 0x78
   5484c:	ldrd	r2, [sp, #128]	; 0x80
   54850:	cmp	r0, r2
   54854:	sbcs	r3, r1, r3
   54858:	bge	5487c <fputs@plt+0x43768>
   5485c:	ldr	r3, [sp, #12]
   54860:	mov	r2, r8
   54864:	mov	r1, #5
   54868:	ldr	r3, [r3, #4]
   5486c:	mov	r0, r3
   54870:	ldr	r3, [r3]
   54874:	ldr	r3, [r3, #40]	; 0x28
   54878:	blx	r3
   5487c:	ldr	r1, [sp, #48]	; 0x30
   54880:	ldr	r3, [sp, #276]	; 0x114
   54884:	mov	sl, #0
   54888:	add	r3, r3, #24
   5488c:	ldr	r9, [r1, #4]
   54890:	mov	r0, r3
   54894:	str	r3, [sp, #68]	; 0x44
   54898:	ldr	r4, [r1]
   5489c:	sub	r3, r9, #1
   548a0:	str	r3, [sp, #40]	; 0x28
   548a4:	mov	r2, r0
   548a8:	asr	r3, r0, #31
   548ac:	mov	r5, r1
   548b0:	strd	r2, [sp, #72]	; 0x48
   548b4:	ldr	r3, [sp, #40]	; 0x28
   548b8:	cmp	r3, #0
   548bc:	mov	r8, r3
   548c0:	blt	54a50 <fputs@plt+0x4393c>
   548c4:	add	ip, r9, r9, lsl #2
   548c8:	mvn	fp, #0
   548cc:	add	ip, r5, ip, lsl #2
   548d0:	ldr	r3, [ip, #-12]
   548d4:	ldr	lr, [ip]
   548d8:	cmp	lr, r3
   548dc:	ble	54928 <fputs@plt+0x43814>
   548e0:	ldr	r7, [ip, #-8]
   548e4:	lsl	r2, r3, #1
   548e8:	ldr	r6, [ip, #-4]
   548ec:	ldrh	r0, [r7, r2]
   548f0:	ldr	r1, [r6, r0, lsl #2]
   548f4:	cmp	r4, r1
   548f8:	addcs	r2, r2, #2
   548fc:	bcs	54918 <fputs@plt+0x43804>
   54900:	b	54a00 <fputs@plt+0x438ec>
   54904:	ldrh	r0, [r7, r2]
   54908:	add	r2, r2, #2
   5490c:	ldr	r1, [r6, r0, lsl #2]
   54910:	cmp	r4, r1
   54914:	bcc	54a00 <fputs@plt+0x438ec>
   54918:	add	r3, r3, #1
   5491c:	cmp	lr, r3
   54920:	str	r3, [ip, #-12]
   54924:	bgt	54904 <fputs@plt+0x437f0>
   54928:	sub	r8, r8, #1
   5492c:	cmn	r8, #1
   54930:	sub	ip, ip, #20
   54934:	bne	548d0 <fputs@plt+0x437bc>
   54938:	cmn	fp, #1
   5493c:	mov	r4, fp
   54940:	str	fp, [r5]
   54944:	beq	54a5c <fputs@plt+0x43948>
   54948:	ldr	r3, [sp, #52]	; 0x34
   5494c:	ldr	r2, [sp, #20]
   54950:	cmp	r3, sl
   54954:	movcc	r3, #0
   54958:	movcs	r3, #1
   5495c:	cmp	r2, sl
   54960:	orrcc	r3, r3, #1
   54964:	ldr	r2, [sp, #44]	; 0x2c
   54968:	cmp	r2, r4
   5496c:	orrcc	r3, r3, #1
   54970:	cmp	r3, #0
   54974:	bne	548b4 <fputs@plt+0x437a0>
   54978:	ldr	r3, [sp, #68]	; 0x44
   5497c:	sub	r1, sl, #1
   54980:	ldr	r8, [sp, #12]
   54984:	umull	r6, r7, r1, r3
   54988:	ldr	r3, [sp, #76]	; 0x4c
   5498c:	ldr	r0, [r8, #8]
   54990:	adds	r6, r6, #56	; 0x38
   54994:	mla	r7, r1, r3, r7
   54998:	ldr	ip, [r0]
   5499c:	adc	r7, r7, #0
   549a0:	ldr	r2, [sp, #276]	; 0x114
   549a4:	strd	r6, [sp]
   549a8:	ldr	r1, [sp, #280]	; 0x118
   549ac:	ldr	r3, [ip, #8]
   549b0:	blx	r3
   549b4:	cmp	r0, #0
   549b8:	bne	54bf4 <fputs@plt+0x43ae0>
   549bc:	ldr	r0, [r8, #4]
   549c0:	ldrd	r8, [sp, #56]	; 0x38
   549c4:	sub	r4, r4, #1
   549c8:	ldr	r3, [r0]
   549cc:	umull	r6, r7, r4, r8
   549d0:	ldr	r2, [sp, #276]	; 0x114
   549d4:	mla	r7, r4, r9, r7
   549d8:	ldr	r1, [sp, #280]	; 0x118
   549dc:	strd	r6, [sp]
   549e0:	ldr	r3, [r3, #12]
   549e4:	blx	r3
   549e8:	cmp	r0, #0
   549ec:	bne	54bf4 <fputs@plt+0x43ae0>
   549f0:	ldm	r5, {r4, r9}
   549f4:	sub	r3, r9, #1
   549f8:	str	r3, [sp, #40]	; 0x28
   549fc:	b	548b4 <fputs@plt+0x437a0>
   54a00:	cmp	fp, r1
   54a04:	ldrhi	sl, [ip, #4]
   54a08:	movhi	fp, r1
   54a0c:	addhi	sl, r0, sl
   54a10:	b	54928 <fputs@plt+0x43814>
   54a14:	ldr	r3, [sp, #24]
   54a18:	cmp	r3, #3
   54a1c:	beq	54ad8 <fputs@plt+0x439c4>
   54a20:	ldr	r5, [sp, #16]
   54a24:	mov	r4, #1
   54a28:	ldr	r3, [sp, #12]
   54a2c:	ldrb	r3, [r3, #43]	; 0x2b
   54a30:	cmp	r3, #0
   54a34:	bne	54690 <fputs@plt+0x4357c>
   54a38:	ldr	r3, [sp, #12]
   54a3c:	mov	r2, #4
   54a40:	mov	r1, r2
   54a44:	ldr	r0, [r3, #4]
   54a48:	bl	1edb0 <fputs@plt+0xdc9c>
   54a4c:	b	54690 <fputs@plt+0x4357c>
   54a50:	ldr	r2, [sp, #48]	; 0x30
   54a54:	mvn	r3, #0
   54a58:	str	r3, [r2]
   54a5c:	ldr	r3, [sp, #12]
   54a60:	ldr	r2, [sp, #20]
   54a64:	ldr	r3, [r3, #32]
   54a68:	ldr	r3, [r3]
   54a6c:	ldr	r3, [r3, #16]
   54a70:	cmp	r3, r2
   54a74:	beq	54b64 <fputs@plt+0x43a50>
   54a78:	ldr	r3, [sp, #92]	; 0x5c
   54a7c:	ldr	r9, [sp, #64]	; 0x40
   54a80:	ldr	r2, [sp, #20]
   54a84:	str	r2, [r3, #96]	; 0x60
   54a88:	ldr	r3, [sp, #12]
   54a8c:	ldrb	r3, [r3, #43]	; 0x2b
   54a90:	cmp	r3, #0
   54a94:	bne	5474c <fputs@plt+0x43638>
   54a98:	ldr	r3, [sp, #12]
   54a9c:	mov	r2, #1
   54aa0:	mov	r1, #3
   54aa4:	ldr	r0, [r3, #4]
   54aa8:	bl	1edb0 <fputs@plt+0xdc9c>
   54aac:	b	5474c <fputs@plt+0x43638>
   54ab0:	ldr	r9, [sp, #16]
   54ab4:	mov	r3, #1
   54ab8:	b	54618 <fputs@plt+0x43504>
   54abc:	bl	1cd68 <fputs@plt+0xbc54>
   54ac0:	mov	r3, #7
   54ac4:	mov	r4, r9
   54ac8:	str	r3, [sp, #16]
   54acc:	b	544b4 <fputs@plt+0x433a0>
   54ad0:	ldr	r9, [sp, #64]	; 0x40
   54ad4:	b	54a88 <fputs@plt+0x43974>
   54ad8:	ldr	r4, [sp, #12]
   54adc:	ldr	r1, [sp, #128]	; 0x80
   54ae0:	mov	r0, r4
   54ae4:	bl	1eb04 <fputs@plt+0xd9f0>
   54ae8:	ldr	r1, [r4, #8]
   54aec:	mov	r2, #0
   54af0:	mov	r0, r1
   54af4:	ldr	r1, [r1]
   54af8:	mov	r3, #0
   54afc:	ldr	r1, [r1, #16]
   54b00:	blx	r1
   54b04:	cmp	r0, #0
   54b08:	sub	r4, r0, #5
   54b0c:	clz	r4, r4
   54b10:	lsr	r4, r4, #5
   54b14:	str	r0, [sp, #16]
   54b18:	orreq	r4, r4, #1
   54b1c:	movne	r5, #1
   54b20:	moveq	r5, #0
   54b24:	b	54a28 <fputs@plt+0x43914>
   54b28:	ldr	r3, [sp, #12]
   54b2c:	ldr	r1, [sp, #272]	; 0x110
   54b30:	ldr	r3, [r3, #8]
   54b34:	mov	r0, r3
   54b38:	ldr	r3, [r3]
   54b3c:	ldr	r3, [r3, #20]
   54b40:	blx	r3
   54b44:	subs	r9, r0, #0
   54b48:	bne	54a88 <fputs@plt+0x43974>
   54b4c:	b	54800 <fputs@plt+0x436ec>
   54b50:	str	r3, [sp, #16]
   54b54:	mov	r3, #1
   54b58:	str	r3, [sp, #36]	; 0x24
   54b5c:	mov	r4, #0
   54b60:	b	545fc <fputs@plt+0x434e8>
   54b64:	ldr	r3, [sp, #12]
   54b68:	ldr	ip, [sp, #60]	; 0x3c
   54b6c:	ldr	r1, [r3, #72]	; 0x48
   54b70:	ldr	r0, [r3, #4]
   54b74:	ldr	r3, [sp, #276]	; 0x114
   54b78:	umull	r2, r3, r1, r3
   54b7c:	mla	r3, r1, ip, r3
   54b80:	ldr	r1, [r0]
   54b84:	ldr	r1, [r1, #16]
   54b88:	blx	r1
   54b8c:	ldr	r2, [sp, #272]	; 0x110
   54b90:	cmp	r2, #0
   54b94:	clz	r3, r0
   54b98:	lsr	r3, r3, #5
   54b9c:	moveq	r3, #0
   54ba0:	cmp	r3, #0
   54ba4:	mov	r9, r0
   54ba8:	beq	54bcc <fputs@plt+0x43ab8>
   54bac:	ldr	r3, [sp, #12]
   54bb0:	mov	r1, r2
   54bb4:	ldr	r3, [r3, #4]
   54bb8:	mov	r0, r3
   54bbc:	ldr	r3, [r3]
   54bc0:	ldr	r3, [r3, #20]
   54bc4:	blx	r3
   54bc8:	mov	r9, r0
   54bcc:	cmp	r9, #0
   54bd0:	bne	54a88 <fputs@plt+0x43974>
   54bd4:	b	54a78 <fputs@plt+0x43964>
   54bd8:	ldr	r1, [sp, #12]
   54bdc:	str	sl, [r9, #104]	; 0x68
   54be0:	ldrb	r2, [r1, #43]	; 0x2b
   54be4:	ldr	r0, [r1, #4]
   54be8:	cmp	r2, #0
   54bec:	bne	545a8 <fputs@plt+0x43494>
   54bf0:	b	54718 <fputs@plt+0x43604>
   54bf4:	mov	r9, r0
   54bf8:	b	54a88 <fputs@plt+0x43974>
   54bfc:	andeq	sp, r0, pc, asr r5
   54c00:	push	{r4, r5, r6, r7, r8, lr}
   54c04:	subs	r4, r0, #0
   54c08:	sub	sp, sp, #32
   54c0c:	moveq	r5, r4
   54c10:	beq	54d10 <fputs@plt+0x43bfc>
   54c14:	ldr	ip, [r4, #4]
   54c18:	mov	r7, r3
   54c1c:	mov	r6, r1
   54c20:	ldr	r3, [ip]
   54c24:	mov	r1, #4
   54c28:	mov	r0, ip
   54c2c:	ldr	r3, [r3, #28]
   54c30:	mov	r8, r2
   54c34:	blx	r3
   54c38:	subs	r5, r0, #0
   54c3c:	bne	54c7c <fputs@plt+0x43b68>
   54c40:	ldrb	r3, [r4, #43]	; 0x2b
   54c44:	mov	r0, r4
   54c48:	cmp	r3, #0
   54c4c:	moveq	r3, #1
   54c50:	strbeq	r3, [r4, #43]	; 0x2b
   54c54:	mov	r3, #0
   54c58:	str	r7, [sp, #8]
   54c5c:	stm	sp, {r6, r8}
   54c60:	str	r3, [sp, #16]
   54c64:	str	r3, [sp, #12]
   54c68:	mov	r2, r3
   54c6c:	mov	r1, r3
   54c70:	bl	53fb0 <fputs@plt+0x42e9c>
   54c74:	subs	r5, r0, #0
   54c78:	beq	54d1c <fputs@plt+0x43c08>
   54c7c:	mov	r1, #0
   54c80:	mov	r0, r4
   54c84:	bl	1edcc <fputs@plt+0xdcb8>
   54c88:	ldr	r6, [r4, #8]
   54c8c:	ldr	r3, [r6]
   54c90:	cmp	r3, #0
   54c94:	movne	r7, #0
   54c98:	beq	54d00 <fputs@plt+0x43bec>
   54c9c:	ldr	r3, [r3, #4]
   54ca0:	mov	r0, r6
   54ca4:	blx	r3
   54ca8:	mov	r3, #0
   54cac:	cmp	r7, #0
   54cb0:	str	r3, [r6]
   54cb4:	beq	54d00 <fputs@plt+0x43bec>
   54cb8:	ldr	r3, [pc, #244]	; 54db4 <fputs@plt+0x43ca0>
   54cbc:	add	r3, pc, r3
   54cc0:	ldr	r3, [r3, #328]	; 0x148
   54cc4:	cmp	r3, #0
   54cc8:	beq	54cd0 <fputs@plt+0x43bbc>
   54ccc:	blx	r3
   54cd0:	ldr	r3, [r4]
   54cd4:	mov	r2, #0
   54cd8:	mov	r0, r3
   54cdc:	ldr	r1, [r4, #108]	; 0x6c
   54ce0:	ldr	r3, [r3, #28]
   54ce4:	blx	r3
   54ce8:	ldr	r3, [pc, #200]	; 54db8 <fputs@plt+0x43ca4>
   54cec:	add	r3, pc, r3
   54cf0:	ldr	r3, [r3, #332]	; 0x14c
   54cf4:	cmp	r3, #0
   54cf8:	beq	54d00 <fputs@plt+0x43bec>
   54cfc:	blx	r3
   54d00:	ldr	r0, [r4, #32]
   54d04:	bl	1cd68 <fputs@plt+0xbc54>
   54d08:	mov	r0, r4
   54d0c:	bl	1cd68 <fputs@plt+0xbc54>
   54d10:	mov	r0, r5
   54d14:	add	sp, sp, #32
   54d18:	pop	{r4, r5, r6, r7, r8, pc}
   54d1c:	ldr	r0, [r4, #4]
   54d20:	add	r2, sp, #32
   54d24:	mvn	r1, #0
   54d28:	ldr	r3, [r0]
   54d2c:	str	r1, [r2, #-4]!
   54d30:	mov	r1, #10
   54d34:	ldr	r3, [r3, #40]	; 0x28
   54d38:	blx	r3
   54d3c:	ldr	r3, [sp, #28]
   54d40:	cmp	r3, #1
   54d44:	beq	54d6c <fputs@plt+0x43c58>
   54d48:	mov	r1, #1
   54d4c:	mov	r0, r4
   54d50:	bl	1edcc <fputs@plt+0xdcb8>
   54d54:	ldr	r6, [r4, #8]
   54d58:	ldr	r3, [r6]
   54d5c:	cmp	r3, #0
   54d60:	movne	r7, #1
   54d64:	bne	54c9c <fputs@plt+0x43b88>
   54d68:	b	54cb8 <fputs@plt+0x43ba4>
   54d6c:	ldrd	r2, [r4, #16]
   54d70:	cmp	r2, #0
   54d74:	sbcs	r3, r3, #0
   54d78:	blt	54d90 <fputs@plt+0x43c7c>
   54d7c:	mov	r2, #0
   54d80:	mov	r3, #0
   54d84:	add	r1, r4, #108	; 0x6c
   54d88:	add	r0, r4, #8
   54d8c:	bl	386d0 <fputs@plt+0x275bc>
   54d90:	mov	r1, #0
   54d94:	mov	r0, r4
   54d98:	bl	1edcc <fputs@plt+0xdcb8>
   54d9c:	ldr	r6, [r4, #8]
   54da0:	ldr	r3, [r6]
   54da4:	cmp	r3, #0
   54da8:	movne	r7, r5
   54dac:	bne	54c9c <fputs@plt+0x43b88>
   54db0:	b	54d00 <fputs@plt+0x43bec>
   54db4:	andeq	r9, r5, ip, lsl #23
   54db8:	andeq	r9, r5, ip, asr fp
   54dbc:	ldr	r3, [pc, #320]	; 54f04 <fputs@plt+0x43df0>
   54dc0:	push	{r4, r5, r6, lr}
   54dc4:	add	r3, pc, r3
   54dc8:	mov	r5, r0
   54dcc:	ldr	r3, [r3, #328]	; 0x148
   54dd0:	ldr	r6, [r0, #208]	; 0xd0
   54dd4:	cmp	r3, #0
   54dd8:	beq	54de0 <fputs@plt+0x43ccc>
   54ddc:	blx	r3
   54de0:	ldr	r0, [r5, #144]	; 0x90
   54de4:	cmp	r0, #0
   54de8:	beq	54dfc <fputs@plt+0x43ce8>
   54dec:	ldr	r4, [r0, #12]
   54df0:	bl	1cd68 <fputs@plt+0xbc54>
   54df4:	subs	r0, r4, #0
   54df8:	bne	54dec <fputs@plt+0x43cd8>
   54dfc:	mov	r4, #0
   54e00:	mov	r3, r6
   54e04:	ldr	r2, [r5, #160]	; 0xa0
   54e08:	ldrb	r1, [r5, #10]
   54e0c:	strb	r4, [r5, #4]
   54e10:	ldr	r0, [r5, #216]	; 0xd8
   54e14:	bl	54c00 <fputs@plt+0x43aec>
   54e18:	str	r4, [r5, #216]	; 0xd8
   54e1c:	mov	r0, r5
   54e20:	bl	1e2fc <fputs@plt+0xd1e8>
   54e24:	ldrb	r3, [r5, #16]
   54e28:	cmp	r3, r4
   54e2c:	bne	54ef8 <fputs@plt+0x43de4>
   54e30:	ldr	r3, [r5, #68]	; 0x44
   54e34:	ldr	r3, [r3]
   54e38:	cmp	r3, #0
   54e3c:	beq	54e60 <fputs@plt+0x43d4c>
   54e40:	mov	r0, r5
   54e44:	bl	1e8d4 <fputs@plt+0xd7c0>
   54e48:	uxtb	r3, r0
   54e4c:	cmp	r3, #10
   54e50:	cmpne	r3, #13
   54e54:	moveq	r3, #6
   54e58:	streq	r0, [r5, #44]	; 0x2c
   54e5c:	strbeq	r3, [r5, #17]
   54e60:	mov	r0, r5
   54e64:	bl	49ef0 <fputs@plt+0x38ddc>
   54e68:	ldr	r3, [pc, #152]	; 54f08 <fputs@plt+0x43df4>
   54e6c:	add	r3, pc, r3
   54e70:	ldr	r3, [r3, #332]	; 0x14c
   54e74:	cmp	r3, #0
   54e78:	beq	54e80 <fputs@plt+0x43d6c>
   54e7c:	blx	r3
   54e80:	ldr	r4, [r5, #68]	; 0x44
   54e84:	ldr	r3, [r4]
   54e88:	cmp	r3, #0
   54e8c:	beq	54ea4 <fputs@plt+0x43d90>
   54e90:	ldr	r3, [r3, #4]
   54e94:	mov	r0, r4
   54e98:	blx	r3
   54e9c:	mov	r3, #0
   54ea0:	str	r3, [r4]
   54ea4:	ldr	r4, [r5, #64]	; 0x40
   54ea8:	ldr	r3, [r4]
   54eac:	cmp	r3, #0
   54eb0:	beq	54ec8 <fputs@plt+0x43db4>
   54eb4:	ldr	r3, [r3, #4]
   54eb8:	mov	r0, r4
   54ebc:	blx	r3
   54ec0:	mov	r3, #0
   54ec4:	str	r3, [r4]
   54ec8:	mov	r0, r6
   54ecc:	bl	1e334 <fputs@plt+0xd220>
   54ed0:	ldr	r3, [pc, #52]	; 54f0c <fputs@plt+0x43df8>
   54ed4:	ldr	r2, [r5, #212]	; 0xd4
   54ed8:	add	r3, pc, r3
   54edc:	ldr	r0, [r2, #44]	; 0x2c
   54ee0:	ldr	r3, [r3, #152]	; 0x98
   54ee4:	blx	r3
   54ee8:	mov	r0, r5
   54eec:	bl	1cd68 <fputs@plt+0xbc54>
   54ef0:	mov	r0, #0
   54ef4:	pop	{r4, r5, r6, pc}
   54ef8:	mov	r0, r5
   54efc:	bl	1eeb8 <fputs@plt+0xdda4>
   54f00:	b	54e68 <fputs@plt+0x43d54>
   54f04:	andeq	r9, r5, r4, lsl #21
   54f08:	ldrdeq	r9, [r5], -ip
   54f0c:	andeq	r5, r5, r0, lsr #5
   54f10:	push	{r4, r5, r6, lr}
   54f14:	mov	r5, r0
   54f18:	ldm	r0, {r3, r6}
   54f1c:	ldr	r0, [r6, #8]
   54f20:	str	r3, [r6, #4]
   54f24:	cmp	r0, #0
   54f28:	beq	54f44 <fputs@plt+0x43e30>
   54f2c:	ldr	r3, [r0]
   54f30:	ldr	r4, [r0, #8]
   54f34:	cmp	r5, r3
   54f38:	beq	54fa0 <fputs@plt+0x43e8c>
   54f3c:	subs	r0, r4, #0
   54f40:	bne	54f2c <fputs@plt+0x43e18>
   54f44:	mov	r2, #0
   54f48:	mov	r1, r2
   54f4c:	mov	r0, r5
   54f50:	bl	510e0 <fputs@plt+0x3ffcc>
   54f54:	ldrb	r3, [r5, #9]
   54f58:	cmp	r3, #0
   54f5c:	beq	54fb0 <fputs@plt+0x43e9c>
   54f60:	ldr	r3, [r6, #64]	; 0x40
   54f64:	sub	r3, r3, #1
   54f68:	cmp	r3, #0
   54f6c:	str	r3, [r6, #64]	; 0x40
   54f70:	ble	55010 <fputs@plt+0x43efc>
   54f74:	ldr	r3, [r5, #28]
   54f78:	cmp	r3, #0
   54f7c:	ldrne	r2, [r5, #24]
   54f80:	strne	r2, [r3, #24]
   54f84:	ldr	r2, [r5, #24]
   54f88:	cmp	r2, #0
   54f8c:	strne	r3, [r2, #28]
   54f90:	mov	r0, r5
   54f94:	bl	1cd68 <fputs@plt+0xbc54>
   54f98:	mov	r0, #0
   54f9c:	pop	{r4, r5, r6, pc}
   54fa0:	bl	4bb54 <fputs@plt+0x3aa40>
   54fa4:	b	54f3c <fputs@plt+0x43e28>
   54fa8:	ldr	r2, [r6, #68]	; 0x44
   54fac:	str	r2, [r3, #612]	; 0x264
   54fb0:	ldr	r0, [r6]
   54fb4:	bl	54dbc <fputs@plt+0x43ca8>
   54fb8:	ldr	r3, [r6, #52]	; 0x34
   54fbc:	cmp	r3, #0
   54fc0:	beq	54fd4 <fputs@plt+0x43ec0>
   54fc4:	ldr	r0, [r6, #48]	; 0x30
   54fc8:	cmp	r0, #0
   54fcc:	beq	54fe4 <fputs@plt+0x43ed0>
   54fd0:	blx	r3
   54fd4:	ldr	r0, [r6, #48]	; 0x30
   54fd8:	cmp	r0, #0
   54fdc:	beq	54fe4 <fputs@plt+0x43ed0>
   54fe0:	bl	1cd68 <fputs@plt+0xbc54>
   54fe4:	ldr	r0, [r6, #80]	; 0x50
   54fe8:	cmp	r0, #0
   54fec:	beq	55004 <fputs@plt+0x43ef0>
   54ff0:	sub	r0, r0, #4
   54ff4:	str	r0, [r6, #80]	; 0x50
   54ff8:	bl	1e334 <fputs@plt+0xd220>
   54ffc:	mov	r3, #0
   55000:	str	r3, [r6, #80]	; 0x50
   55004:	mov	r0, r6
   55008:	bl	1cd68 <fputs@plt+0xbc54>
   5500c:	b	54f74 <fputs@plt+0x43e60>
   55010:	ldr	r3, [pc, #80]	; 55068 <fputs@plt+0x43f54>
   55014:	add	r3, pc, r3
   55018:	ldr	r2, [r3, #612]	; 0x264
   5501c:	cmp	r6, r2
   55020:	beq	54fa8 <fputs@plt+0x43e94>
   55024:	cmp	r2, #0
   55028:	beq	54fb0 <fputs@plt+0x43e9c>
   5502c:	ldr	r3, [r2, #68]	; 0x44
   55030:	cmp	r6, r3
   55034:	moveq	r3, r2
   55038:	bne	55050 <fputs@plt+0x43f3c>
   5503c:	b	5505c <fputs@plt+0x43f48>
   55040:	ldr	r2, [r3, #68]	; 0x44
   55044:	cmp	r6, r2
   55048:	beq	5505c <fputs@plt+0x43f48>
   5504c:	mov	r3, r2
   55050:	cmp	r3, #0
   55054:	bne	55040 <fputs@plt+0x43f2c>
   55058:	b	54fb0 <fputs@plt+0x43e9c>
   5505c:	ldr	r2, [r6, #68]	; 0x44
   55060:	str	r2, [r3, #68]	; 0x44
   55064:	b	54fb0 <fputs@plt+0x43e9c>
   55068:	andeq	r9, r5, r4, lsr r8
   5506c:	ldr	r3, [pc, #560]	; 552a4 <fputs@plt+0x44190>
   55070:	ldr	r2, [r0, #80]	; 0x50
   55074:	cmp	r2, r3
   55078:	bxne	lr
   5507c:	ldr	r3, [r0, #4]
   55080:	push	{r4, r5, r6, r7, r8, lr}
   55084:	cmp	r3, #0
   55088:	mov	r5, r0
   5508c:	popne	{r4, r5, r6, r7, r8, pc}
   55090:	bl	20b84 <fputs@plt+0xfa70>
   55094:	subs	r4, r0, #0
   55098:	popne	{r4, r5, r6, r7, r8, pc}
   5509c:	mov	r1, r4
   550a0:	mov	r0, r5
   550a4:	bl	511c4 <fputs@plt+0x400b0>
   550a8:	ldr	r1, [r5, #424]	; 0x1a8
   550ac:	cmp	r1, #0
   550b0:	beq	550d0 <fputs@plt+0x43fbc>
   550b4:	ldr	r3, [r1, #24]
   550b8:	mov	r0, r5
   550bc:	str	r3, [r5, #424]	; 0x1a8
   550c0:	bl	1d100 <fputs@plt+0xbfec>
   550c4:	ldr	r1, [r5, #424]	; 0x1a8
   550c8:	cmp	r1, #0
   550cc:	bne	550b4 <fputs@plt+0x43fa0>
   550d0:	ldr	r1, [r5, #20]
   550d4:	mov	r7, #0
   550d8:	cmp	r1, r7
   550dc:	str	r7, [r5, #432]	; 0x1b0
   550e0:	str	r7, [r5, #436]	; 0x1b4
   550e4:	strb	r7, [r5, #75]	; 0x4b
   550e8:	ldrgt	r2, [r5, #16]
   550ec:	ble	5529c <fputs@plt+0x44188>
   550f0:	add	r6, r2, r4, lsl #4
   550f4:	ldr	r3, [r6, #4]
   550f8:	subs	r0, r3, #0
   550fc:	beq	55118 <fputs@plt+0x44004>
   55100:	bl	54f10 <fputs@plt+0x43dfc>
   55104:	cmp	r4, #1
   55108:	ldr	r2, [r5, #16]
   5510c:	ldr	r1, [r5, #20]
   55110:	str	r7, [r6, #4]
   55114:	strne	r7, [r6, #12]
   55118:	add	r4, r4, #1
   5511c:	cmp	r4, r1
   55120:	blt	550f0 <fputs@plt+0x43fdc>
   55124:	ldr	r0, [r2, #28]
   55128:	cmp	r0, #0
   5512c:	beq	55134 <fputs@plt+0x44020>
   55130:	bl	241d4 <fputs@plt+0x130c0>
   55134:	mov	r0, r5
   55138:	bl	1d448 <fputs@plt+0xc334>
   5513c:	mov	r0, r5
   55140:	bl	210f8 <fputs@plt+0xffe4>
   55144:	ldr	r7, [r5, #356]	; 0x164
   55148:	cmp	r7, #0
   5514c:	beq	55184 <fputs@plt+0x44070>
   55150:	ldr	r4, [r7, #8]
   55154:	ldr	r1, [r4, #24]
   55158:	mov	r0, r5
   5515c:	bl	20b44 <fputs@plt+0xfa30>
   55160:	ldr	r6, [r4, #8]
   55164:	mov	r1, r4
   55168:	mov	r0, r5
   5516c:	bl	1d100 <fputs@plt+0xbfec>
   55170:	subs	r4, r6, #0
   55174:	bne	55154 <fputs@plt+0x44040>
   55178:	ldr	r7, [r7]
   5517c:	cmp	r7, #0
   55180:	bne	55150 <fputs@plt+0x4403c>
   55184:	add	r0, r5, #348	; 0x15c
   55188:	bl	1ce18 <fputs@plt+0xbd04>
   5518c:	ldr	r6, [r5, #372]	; 0x174
   55190:	cmp	r6, #0
   55194:	beq	551dc <fputs@plt+0x440c8>
   55198:	ldr	r7, [r6, #8]
   5519c:	mov	r4, r7
   551a0:	add	r8, r7, #60	; 0x3c
   551a4:	ldr	r3, [r4, #16]
   551a8:	cmp	r3, #0
   551ac:	beq	551b8 <fputs@plt+0x440a4>
   551b0:	ldr	r0, [r4, #8]
   551b4:	blx	r3
   551b8:	add	r4, r4, #20
   551bc:	cmp	r4, r8
   551c0:	bne	551a4 <fputs@plt+0x44090>
   551c4:	mov	r1, r7
   551c8:	mov	r0, r5
   551cc:	bl	1d100 <fputs@plt+0xbfec>
   551d0:	ldr	r6, [r6]
   551d4:	cmp	r6, #0
   551d8:	bne	55198 <fputs@plt+0x44084>
   551dc:	add	r0, r5, #364	; 0x16c
   551e0:	bl	1ce18 <fputs@plt+0xbd04>
   551e4:	ldr	r6, [r5, #328]	; 0x148
   551e8:	cmp	r6, #0
   551ec:	beq	5522c <fputs@plt+0x44118>
   551f0:	ldr	r4, [r6, #8]
   551f4:	ldr	r3, [r4, #12]
   551f8:	cmp	r3, #0
   551fc:	beq	55208 <fputs@plt+0x440f4>
   55200:	ldr	r0, [r4, #8]
   55204:	blx	r3
   55208:	add	r1, r4, #16
   5520c:	mov	r0, r5
   55210:	bl	23c40 <fputs@plt+0x12b2c>
   55214:	mov	r1, r4
   55218:	mov	r0, r5
   5521c:	bl	1d100 <fputs@plt+0xbfec>
   55220:	ldr	r6, [r6]
   55224:	cmp	r6, #0
   55228:	bne	551f0 <fputs@plt+0x440dc>
   5522c:	add	r0, r5, #320	; 0x140
   55230:	bl	1ce18 <fputs@plt+0xbd04>
   55234:	ldr	r0, [r5, #240]	; 0xf0
   55238:	mov	r1, #0
   5523c:	cmp	r0, r1
   55240:	str	r1, [r5, #52]	; 0x34
   55244:	beq	55254 <fputs@plt+0x44140>
   55248:	mov	r0, r5
   5524c:	bl	22a20 <fputs@plt+0x1190c>
   55250:	ldr	r0, [r5, #240]	; 0xf0
   55254:	bl	22548 <fputs@plt+0x11434>
   55258:	ldr	r2, [r5, #16]
   5525c:	ldr	r3, [pc, #68]	; 552a8 <fputs@plt+0x44194>
   55260:	mov	r0, r5
   55264:	ldr	r1, [r2, #28]
   55268:	str	r3, [r5, #80]	; 0x50
   5526c:	bl	1d100 <fputs@plt+0xbfec>
   55270:	ldrb	r2, [r5, #262]	; 0x106
   55274:	ldr	r3, [pc, #48]	; 552ac <fputs@plt+0x44198>
   55278:	cmp	r2, #0
   5527c:	str	r3, [r5, #80]	; 0x50
   55280:	bne	55290 <fputs@plt+0x4417c>
   55284:	mov	r0, r5
   55288:	pop	{r4, r5, r6, r7, r8, lr}
   5528c:	b	1cd68 <fputs@plt+0xbc54>
   55290:	ldr	r0, [r5, #288]	; 0x120
   55294:	bl	1cd68 <fputs@plt+0xbc54>
   55298:	b	55284 <fputs@plt+0x44170>
   5529c:	ldr	r2, [r5, #16]
   552a0:	b	55124 <fputs@plt+0x44010>
   552a4:	strbvs	pc, [pc], #3199	; 552ac <fputs@plt+0x44198>	; <UNPREDICTABLE>
   552a8:	ldrlt	r7, [r5, #-2352]!	; 0xfffff6d0
   552ac:	svcls	0x003c2d33
   552b0:	push	{r4, r5, r6, lr}
   552b4:	subs	r4, r0, #0
   552b8:	beq	553bc <fputs@plt+0x442a8>
   552bc:	ldr	r3, [r4, #24]
   552c0:	ldr	ip, [r4]
   552c4:	ldr	r6, [r4, #20]
   552c8:	ldr	r1, [r3, #4]
   552cc:	ldr	r2, [r3]
   552d0:	cmp	ip, #0
   552d4:	str	r2, [r1, #4]
   552d8:	ldrne	r2, [r3, #16]
   552dc:	subne	r2, r2, #1
   552e0:	strne	r2, [r3, #16]
   552e4:	ldr	r3, [r4, #40]	; 0x28
   552e8:	cmp	r3, #0
   552ec:	beq	55320 <fputs@plt+0x4420c>
   552f0:	ldr	r3, [r1]
   552f4:	ldr	r2, [r3, #96]	; 0x60
   552f8:	cmp	r4, r2
   552fc:	bne	55308 <fputs@plt+0x441f4>
   55300:	b	553c8 <fputs@plt+0x442b4>
   55304:	mov	r2, r3
   55308:	ldr	r3, [r2, #44]	; 0x2c
   5530c:	cmp	r4, r3
   55310:	bne	55304 <fputs@plt+0x441f0>
   55314:	add	r2, r2, #44	; 0x2c
   55318:	ldr	r3, [r4, #44]	; 0x2c
   5531c:	str	r3, [r2]
   55320:	mov	r2, #0
   55324:	mov	r1, r2
   55328:	ldr	r0, [r4, #4]
   5532c:	bl	510e0 <fputs@plt+0x3ffcc>
   55330:	ldr	r5, [r4, #28]
   55334:	ldr	r0, [r4]
   55338:	cmp	r5, #101	; 0x65
   5533c:	beq	55398 <fputs@plt+0x44284>
   55340:	cmp	r0, #0
   55344:	beq	55388 <fputs@plt+0x44274>
   55348:	cmp	r5, #0
   5534c:	str	r5, [r0, #52]	; 0x34
   55350:	bne	55364 <fputs@plt+0x44250>
   55354:	ldr	r5, [r0, #240]	; 0xf0
   55358:	cmp	r5, #0
   5535c:	beq	55370 <fputs@plt+0x4425c>
   55360:	mov	r5, #0
   55364:	mov	r1, r5
   55368:	bl	22a20 <fputs@plt+0x1190c>
   5536c:	ldr	r0, [r4]
   55370:	bl	5506c <fputs@plt+0x43f58>
   55374:	ldr	r3, [r4]
   55378:	cmp	r3, #0
   5537c:	beq	55388 <fputs@plt+0x44274>
   55380:	mov	r0, r4
   55384:	bl	1cd68 <fputs@plt+0xbc54>
   55388:	mov	r0, r6
   5538c:	bl	5506c <fputs@plt+0x43f58>
   55390:	mov	r0, r5
   55394:	pop	{r4, r5, r6, pc}
   55398:	cmp	r0, #0
   5539c:	moveq	r5, r0
   553a0:	beq	55388 <fputs@plt+0x44274>
   553a4:	ldr	r5, [r0, #240]	; 0xf0
   553a8:	mov	r3, #0
   553ac:	cmp	r5, #0
   553b0:	str	r3, [r0, #52]	; 0x34
   553b4:	bne	55360 <fputs@plt+0x4424c>
   553b8:	b	55370 <fputs@plt+0x4425c>
   553bc:	mov	r5, r4
   553c0:	mov	r0, r5
   553c4:	pop	{r4, r5, r6, pc}
   553c8:	add	r2, r3, #96	; 0x60
   553cc:	b	55318 <fputs@plt+0x44204>
   553d0:	push	{r4, r5, r6, r7, r8, lr}
   553d4:	subs	r4, r0, #0
   553d8:	beq	5544c <fputs@plt+0x44338>
   553dc:	ldr	r3, [pc, #556]	; 55610 <fputs@plt+0x444fc>
   553e0:	ldr	r2, [r4, #80]	; 0x50
   553e4:	ldr	r0, [pc, #552]	; 55614 <fputs@plt+0x44500>
   553e8:	mov	r6, r1
   553ec:	cmp	r2, r3
   553f0:	cmpne	r2, r0
   553f4:	ldr	r1, [pc, #540]	; 55618 <fputs@plt+0x44504>
   553f8:	movne	r3, #1
   553fc:	moveq	r3, #0
   55400:	cmp	r2, r1
   55404:	moveq	r3, #0
   55408:	andne	r3, r3, #1
   5540c:	cmp	r3, #0
   55410:	beq	55454 <fputs@plt+0x44340>
   55414:	bl	387d4 <fputs@plt+0x276c0>
   55418:	cmp	r0, #0
   5541c:	bne	55454 <fputs@plt+0x44340>
   55420:	ldr	r0, [pc, #500]	; 5561c <fputs@plt+0x44508>
   55424:	pop	{r4, r5, r6, r7, r8, lr}
   55428:	b	3566c <fputs@plt+0x24558>
   5542c:	mov	r0, r4
   55430:	bl	20b84 <fputs@plt+0xfa70>
   55434:	cmp	r0, #0
   55438:	bne	555c8 <fputs@plt+0x444b4>
   5543c:	ldr	r3, [pc, #476]	; 55620 <fputs@plt+0x4450c>
   55440:	mov	r0, r4
   55444:	str	r3, [r4, #80]	; 0x50
   55448:	bl	5506c <fputs@plt+0x43f58>
   5544c:	mov	r0, #0
   55450:	pop	{r4, r5, r6, r7, r8, pc}
   55454:	ldr	r0, [r4, #20]
   55458:	cmp	r0, #0
   5545c:	ble	55540 <fputs@plt+0x4442c>
   55460:	ldr	r3, [r4, #16]
   55464:	mov	r2, r3
   55468:	add	lr, r3, r0, lsl #4
   5546c:	ldr	r1, [r2, #4]
   55470:	add	r2, r2, #16
   55474:	cmp	r1, #0
   55478:	ldmne	r1, {r1, ip}
   5547c:	strne	r1, [ip, #4]
   55480:	cmp	lr, r2
   55484:	bne	5546c <fputs@plt+0x44358>
   55488:	mov	r7, #0
   5548c:	add	r3, r3, r7, lsl #4
   55490:	ldr	r3, [r3, #12]
   55494:	cmp	r3, #0
   55498:	beq	55500 <fputs@plt+0x443ec>
   5549c:	ldr	r5, [r3, #16]
   554a0:	cmp	r5, #0
   554a4:	beq	55500 <fputs@plt+0x443ec>
   554a8:	ldr	r2, [r5, #8]
   554ac:	ldrb	r3, [r2, #42]	; 0x2a
   554b0:	tst	r3, #16
   554b4:	beq	554f0 <fputs@plt+0x443dc>
   554b8:	ldr	r3, [r2, #56]	; 0x38
   554bc:	cmp	r3, #0
   554c0:	beq	554f0 <fputs@plt+0x443dc>
   554c4:	ldr	r1, [r3]
   554c8:	cmp	r4, r1
   554cc:	bne	554e4 <fputs@plt+0x443d0>
   554d0:	b	55534 <fputs@plt+0x44420>
   554d4:	ldr	r2, [r0]
   554d8:	cmp	r4, r2
   554dc:	beq	55514 <fputs@plt+0x44400>
   554e0:	mov	r3, r0
   554e4:	ldr	r0, [r3, #24]
   554e8:	cmp	r0, #0
   554ec:	bne	554d4 <fputs@plt+0x443c0>
   554f0:	ldr	r5, [r5]
   554f4:	cmp	r5, #0
   554f8:	bne	554a8 <fputs@plt+0x44394>
   554fc:	ldr	r0, [r4, #20]
   55500:	add	r7, r7, #1
   55504:	cmp	r7, r0
   55508:	bge	55540 <fputs@plt+0x4442c>
   5550c:	ldr	r3, [r4, #16]
   55510:	b	5548c <fputs@plt+0x44378>
   55514:	add	r2, r3, #24
   55518:	ldr	r3, [r0, #24]
   5551c:	str	r3, [r2]
   55520:	bl	1d400 <fputs@plt+0xc2ec>
   55524:	ldr	r5, [r5]
   55528:	cmp	r5, #0
   5552c:	bne	554a8 <fputs@plt+0x44394>
   55530:	b	554fc <fputs@plt+0x443e8>
   55534:	add	r2, r2, #56	; 0x38
   55538:	mov	r0, r3
   5553c:	b	55518 <fputs@plt+0x44404>
   55540:	ldr	r5, [r4, #328]	; 0x148
   55544:	cmp	r5, #0
   55548:	beq	555a0 <fputs@plt+0x4448c>
   5554c:	ldr	r3, [r5, #8]
   55550:	ldr	r2, [r3, #16]
   55554:	cmp	r2, #0
   55558:	beq	55594 <fputs@plt+0x44480>
   5555c:	ldr	r3, [r2, #56]	; 0x38
   55560:	cmp	r3, #0
   55564:	beq	55594 <fputs@plt+0x44480>
   55568:	ldr	r1, [r3]
   5556c:	cmp	r4, r1
   55570:	bne	55588 <fputs@plt+0x44474>
   55574:	b	55604 <fputs@plt+0x444f0>
   55578:	ldr	r2, [r0]
   5557c:	cmp	r4, r2
   55580:	beq	555e4 <fputs@plt+0x444d0>
   55584:	mov	r3, r0
   55588:	ldr	r0, [r3, #24]
   5558c:	cmp	r0, #0
   55590:	bne	55578 <fputs@plt+0x44464>
   55594:	ldr	r5, [r5]
   55598:	cmp	r5, #0
   5559c:	bne	5554c <fputs@plt+0x44438>
   555a0:	mov	r0, r4
   555a4:	bl	1d448 <fputs@plt+0xc334>
   555a8:	mov	r1, #68	; 0x44
   555ac:	mov	r0, r4
   555b0:	bl	1d554 <fputs@plt+0xc440>
   555b4:	cmp	r6, #0
   555b8:	bne	5543c <fputs@plt+0x44328>
   555bc:	ldr	r3, [r4, #4]
   555c0:	cmp	r3, #0
   555c4:	beq	5542c <fputs@plt+0x44318>
   555c8:	ldr	r2, [pc, #84]	; 55624 <fputs@plt+0x44510>
   555cc:	mov	r0, r4
   555d0:	add	r2, pc, r2
   555d4:	mov	r1, #5
   555d8:	bl	3909c <fputs@plt+0x27f88>
   555dc:	mov	r0, #5
   555e0:	pop	{r4, r5, r6, r7, r8, pc}
   555e4:	add	r2, r3, #24
   555e8:	ldr	r3, [r0, #24]
   555ec:	str	r3, [r2]
   555f0:	bl	1d400 <fputs@plt+0xc2ec>
   555f4:	ldr	r5, [r5]
   555f8:	cmp	r5, #0
   555fc:	bne	5554c <fputs@plt+0x44438>
   55600:	b	555a0 <fputs@plt+0x4448c>
   55604:	add	r2, r2, #56	; 0x38
   55608:	mov	r0, r3
   5560c:	b	555e8 <fputs@plt+0x444d4>
   55610:	blmi	1e1a058 <fputs@plt+0x1e08f44>
   55614:	mlage	r9, r7, r6, sl
   55618:			; <UNDEFINED> instruction: 0xf03b7906
   5561c:	andeq	r0, r2, r2, asr ip
   55620:	strbvs	pc, [pc], #3199	; 55628 <fputs@plt+0x44514>	; <UNPREDICTABLE>
   55624:	andeq	pc, r3, r4, lsr #20
   55628:	push	{r4, r5, r6, lr}
   5562c:	subs	r4, r1, #0
   55630:	popeq	{r4, r5, r6, pc}
   55634:	ldrb	r3, [r4]
   55638:	cmp	r3, #1
   5563c:	beq	55664 <fputs@plt+0x44550>
   55640:	bcc	55650 <fputs@plt+0x4453c>
   55644:	cmp	r3, #2
   55648:	beq	556a0 <fputs@plt+0x4458c>
   5564c:	pop	{r4, r5, r6, pc}
   55650:	ldr	r0, [r4, #20]
   55654:	cmp	r0, #0
   55658:	beq	556c4 <fputs@plt+0x445b0>
   5565c:	pop	{r4, r5, r6, lr}
   55660:	b	54f10 <fputs@plt+0x43dfc>
   55664:	ldr	r5, [r4, #16]
   55668:	cmp	r5, #0
   5566c:	popeq	{r4, r5, r6, pc}
   55670:	ldr	r6, [r0]
   55674:	mov	r1, r5
   55678:	mov	r0, r6
   5567c:	bl	1d5e0 <fputs@plt+0xc4cc>
   55680:	ldr	r0, [r5, #40]	; 0x28
   55684:	bl	1cd68 <fputs@plt+0xbc54>
   55688:	mov	r1, r5
   5568c:	mov	r0, r6
   55690:	bl	1d100 <fputs@plt+0xbfec>
   55694:	mov	r3, #0
   55698:	str	r3, [r4, #16]
   5569c:	pop	{r4, r5, r6, pc}
   556a0:	ldr	r3, [r4, #16]
   556a4:	pop	{r4, r5, r6, lr}
   556a8:	mov	r0, r3
   556ac:	ldr	r3, [r3]
   556b0:	ldm	r3, {r1, r2}
   556b4:	sub	r2, r2, #1
   556b8:	str	r2, [r3, #4]
   556bc:	ldr	r3, [r1, #28]
   556c0:	bx	r3
   556c4:	ldr	r0, [r4, #16]
   556c8:	pop	{r4, r5, r6, lr}
   556cc:	b	4bb54 <fputs@plt+0x3aa40>
   556d0:	ldr	r2, [r0, #56]	; 0x38
   556d4:	cmp	r2, #0
   556d8:	bxeq	lr
   556dc:	ldr	ip, [r0, #36]	; 0x24
   556e0:	cmp	ip, #0
   556e4:	bxle	lr
   556e8:	push	{r4, r5, r6, lr}
   556ec:	mov	r4, #0
   556f0:	mov	r5, r0
   556f4:	mov	r6, r4
   556f8:	ldr	r3, [r2, r4, lsl #2]
   556fc:	mov	r0, r5
   55700:	subs	r1, r3, #0
   55704:	beq	55718 <fputs@plt+0x44604>
   55708:	bl	55628 <fputs@plt+0x44514>
   5570c:	ldr	r2, [r5, #56]	; 0x38
   55710:	ldr	ip, [r5, #36]	; 0x24
   55714:	str	r6, [r2, r4, lsl #2]
   55718:	add	r4, r4, #1
   5571c:	cmp	ip, r4
   55720:	bgt	556f8 <fputs@plt+0x445e4>
   55724:	pop	{r4, r5, r6, pc}
   55728:	push	{r4, r5, r6, r7, r8, lr}
   5572c:	mov	r4, r0
   55730:	ldr	r5, [r0]
   55734:	mov	r0, r5
   55738:	bl	556d0 <fputs@plt+0x445bc>
   5573c:	ldr	r2, [r4, #20]
   55740:	ldr	r0, [r4, #60]	; 0x3c
   55744:	ldr	r1, [r4, #8]
   55748:	ldrd	r6, [r4, #32]
   5574c:	str	r2, [r5, #200]	; 0xc8
   55750:	ldr	r2, [r4, #52]	; 0x34
   55754:	str	r0, [r5, #196]	; 0xc4
   55758:	ldr	r0, [r4, #16]
   5575c:	str	r1, [r5, #4]
   55760:	ldr	r1, [r4, #56]	; 0x38
   55764:	str	r2, [r5, #32]
   55768:	ldr	r2, [r4, #24]
   5576c:	ldr	r3, [r5]
   55770:	str	r0, [r5, #8]
   55774:	ldr	r0, [r4, #44]	; 0x2c
   55778:	str	r1, [r5, #28]
   5577c:	ldr	r1, [r4, #72]	; 0x48
   55780:	str	r2, [r5, #56]	; 0x38
   55784:	ldr	r2, [r4, #76]	; 0x4c
   55788:	str	r0, [r5, #36]	; 0x24
   5578c:	strd	r6, [r3, #32]
   55790:	mov	r0, r3
   55794:	str	r1, [r5, #92]	; 0x5c
   55798:	str	r2, [r3, #84]	; 0x54
   5579c:	add	r1, r5, #204	; 0xcc
   557a0:	mov	r3, #0
   557a4:	mvn	r2, #0
   557a8:	bl	1d30c <fputs@plt+0xc1f8>
   557ac:	ldr	r2, [r4, #40]	; 0x28
   557b0:	mov	r3, #0
   557b4:	str	r2, [r5, #204]	; 0xcc
   557b8:	ldr	r0, [r4, #48]	; 0x30
   557bc:	str	r3, [r4, #40]	; 0x28
   557c0:	pop	{r4, r5, r6, r7, r8, pc}
   557c4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   557c8:	subs	r7, r1, #0
   557cc:	mov	r9, r3
   557d0:	ldrgt	r3, [r0, #28]
   557d4:	ldrgt	r5, [r0, #8]
   557d8:	subgt	r3, r3, r7
   557dc:	ldrb	sl, [sp, #40]	; 0x28
   557e0:	addgt	r3, r3, r3, lsl #2
   557e4:	add	r6, r2, #11
   557e8:	addgt	r5, r5, r3, lsl #3
   557ec:	ldr	r3, [r0, #56]	; 0x38
   557f0:	ldrle	r5, [r0, #8]
   557f4:	cmp	sl, #0
   557f8:	ldr	r1, [r3, r7, lsl #2]
   557fc:	moveq	fp, #200	; 0xc8
   55800:	movne	fp, #0
   55804:	lsl	r6, r6, #3
   55808:	cmp	r1, #0
   5580c:	mov	r4, r0
   55810:	mov	r8, r2
   55814:	add	fp, fp, r6
   55818:	beq	5582c <fputs@plt+0x44718>
   5581c:	bl	55628 <fputs@plt+0x44514>
   55820:	ldr	r3, [r4, #56]	; 0x38
   55824:	mov	r2, #0
   55828:	str	r2, [r3, r7, lsl #2]
   5582c:	ldr	r2, [r5, #24]
   55830:	cmp	r2, fp
   55834:	blt	558a8 <fputs@plt+0x44794>
   55838:	ldrh	r2, [r5, #8]
   5583c:	ldr	r4, [r5, #20]
   55840:	and	r2, r2, #13
   55844:	strh	r2, [r5, #8]
   55848:	str	r4, [r5, #16]
   5584c:	str	r4, [r3, r7, lsl #2]
   55850:	mov	r2, #88	; 0x58
   55854:	mov	r1, #0
   55858:	mov	r0, r4
   5585c:	bl	10ee0 <memset@plt>
   55860:	add	r3, r8, #20
   55864:	cmp	sl, #0
   55868:	add	r3, r4, r3, lsl #2
   5586c:	strb	sl, [r4]
   55870:	strb	r9, [r4, #1]
   55874:	strh	r8, [r4, #12]
   55878:	str	r3, [r4, #76]	; 0x4c
   5587c:	beq	55888 <fputs@plt+0x44774>
   55880:	mov	r0, r4
   55884:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55888:	ldr	r0, [r5, #16]
   5588c:	mov	r1, sl
   55890:	add	r0, r0, r6
   55894:	str	r0, [r4, #16]
   55898:	mov	r2, #68	; 0x44
   5589c:	bl	10ee0 <memset@plt>
   558a0:	mov	r0, r4
   558a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   558a8:	mov	r1, fp
   558ac:	mov	r0, r5
   558b0:	bl	2c940 <fputs@plt+0x1b82c>
   558b4:	cmp	r0, #0
   558b8:	beq	558c4 <fputs@plt+0x447b0>
   558bc:	mov	r0, #0
   558c0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   558c4:	ldr	r3, [r4, #56]	; 0x38
   558c8:	ldr	r4, [r5, #16]
   558cc:	b	5584c <fputs@plt+0x44738>
   558d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   558d4:	sub	sp, sp, #140	; 0x8c
   558d8:	str	r0, [sp, #4]
   558dc:	ldr	r0, [r2]
   558e0:	bl	3263c <fputs@plt+0x21528>
   558e4:	mov	r8, r0
   558e8:	ldr	r0, [sp, #4]
   558ec:	bl	2aa4c <fputs@plt+0x19938>
   558f0:	cmp	r8, #0
   558f4:	mov	r9, r0
   558f8:	beq	55a40 <fputs@plt+0x4492c>
   558fc:	ldr	sl, [r9, #20]
   55900:	cmp	sl, #0
   55904:	ble	5599c <fputs@plt+0x44888>
   55908:	ldr	fp, [r9, #16]
   5590c:	ldr	r3, [pc, #368]	; 55a84 <fputs@plt+0x44970>
   55910:	ldr	r4, [pc, #368]	; 55a88 <fputs@plt+0x44974>
   55914:	add	r3, pc, r3
   55918:	add	r4, pc, r4
   5591c:	mov	r7, fp
   55920:	mov	r6, #0
   55924:	ldr	r0, [r7, #4]
   55928:	cmp	r0, #0
   5592c:	beq	5598c <fputs@plt+0x44878>
   55930:	ldr	ip, [fp, r6, lsl #4]
   55934:	ldrb	r2, [r8]
   55938:	ldrb	r1, [ip]
   5593c:	add	r2, r3, r2
   55940:	add	r5, r3, r1
   55944:	ldrb	lr, [r2, #336]	; 0x150
   55948:	ldrb	r2, [r5, #336]	; 0x150
   5594c:	cmp	lr, r2
   55950:	bne	5598c <fputs@plt+0x44878>
   55954:	cmp	r1, #0
   55958:	beq	559d0 <fputs@plt+0x448bc>
   5595c:	mov	lr, r8
   55960:	b	5596c <fputs@plt+0x44858>
   55964:	cmp	r1, #0
   55968:	beq	559d0 <fputs@plt+0x448bc>
   5596c:	ldrb	r1, [ip, #1]!
   55970:	ldrb	r2, [lr, #1]!
   55974:	add	r5, r4, r1
   55978:	add	r2, r4, r2
   5597c:	ldrb	r5, [r5, #336]	; 0x150
   55980:	ldrb	r2, [r2, #336]	; 0x150
   55984:	cmp	r5, r2
   55988:	beq	55964 <fputs@plt+0x44850>
   5598c:	add	r6, r6, #1
   55990:	cmp	r6, sl
   55994:	add	r7, r7, #16
   55998:	bne	55924 <fputs@plt+0x44810>
   5599c:	ldr	r2, [pc, #232]	; 55a8c <fputs@plt+0x44978>
   559a0:	add	r4, sp, #8
   559a4:	mov	r3, r8
   559a8:	mov	r1, r4
   559ac:	add	r2, pc, r2
   559b0:	mov	r0, #128	; 0x80
   559b4:	bl	32340 <fputs@plt+0x2122c>
   559b8:	mov	r1, r4
   559bc:	ldr	r0, [sp, #4]
   559c0:	mvn	r2, #0
   559c4:	bl	2d140 <fputs@plt+0x1c02c>
   559c8:	add	sp, sp, #140	; 0x8c
   559cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   559d0:	cmp	r6, sl
   559d4:	bge	5599c <fputs@plt+0x44888>
   559d8:	cmp	r6, #1
   559dc:	ble	55a4c <fputs@plt+0x44938>
   559e0:	ldrb	r3, [r9, #67]	; 0x43
   559e4:	cmp	r3, #0
   559e8:	beq	55a24 <fputs@plt+0x44910>
   559ec:	ldrb	r3, [r0, #8]
   559f0:	cmp	r3, #0
   559f4:	bne	55a04 <fputs@plt+0x448f0>
   559f8:	ldr	r4, [r0, #16]
   559fc:	cmp	r4, #0
   55a00:	beq	55a6c <fputs@plt+0x44958>
   55a04:	ldr	r2, [pc, #132]	; 55a90 <fputs@plt+0x4497c>
   55a08:	add	r4, sp, #8
   55a0c:	mov	r3, r8
   55a10:	mov	r1, r4
   55a14:	add	r2, pc, r2
   55a18:	mov	r0, #128	; 0x80
   55a1c:	bl	32340 <fputs@plt+0x2122c>
   55a20:	b	559b8 <fputs@plt+0x448a4>
   55a24:	ldr	r2, [pc, #104]	; 55a94 <fputs@plt+0x44980>
   55a28:	add	r4, sp, #8
   55a2c:	mov	r1, r4
   55a30:	add	r2, pc, r2
   55a34:	mov	r0, #128	; 0x80
   55a38:	bl	32340 <fputs@plt+0x2122c>
   55a3c:	b	559b8 <fputs@plt+0x448a4>
   55a40:	ldr	r8, [pc, #80]	; 55a98 <fputs@plt+0x44984>
   55a44:	add	r8, pc, r8
   55a48:	b	558fc <fputs@plt+0x447e8>
   55a4c:	ldr	r2, [pc, #72]	; 55a9c <fputs@plt+0x44988>
   55a50:	add	r4, sp, #8
   55a54:	mov	r3, r8
   55a58:	mov	r1, r4
   55a5c:	add	r2, pc, r2
   55a60:	mov	r0, #128	; 0x80
   55a64:	bl	32340 <fputs@plt+0x2122c>
   55a68:	b	559b8 <fputs@plt+0x448a4>
   55a6c:	bl	54f10 <fputs@plt+0x43dfc>
   55a70:	str	r4, [r7, #4]
   55a74:	str	r4, [r7, #12]
   55a78:	mov	r0, r9
   55a7c:	bl	210f8 <fputs@plt+0xffe4>
   55a80:	b	559c8 <fputs@plt+0x448b4>
   55a84:	andeq	fp, r3, ip, lsr #5
   55a88:	andeq	fp, r3, r8, lsr #5
   55a8c:	andeq	pc, r3, ip, asr #13
   55a90:	andeq	pc, r3, r4, asr #13
   55a94:	andeq	pc, r3, ip, ror r6	; <UNPREDICTABLE>
   55a98:	andeq	r9, r3, r0, lsl ip
   55a9c:	andeq	pc, r3, r4, lsr r6	; <UNPREDICTABLE>
   55aa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55aa4:	mov	r5, r1
   55aa8:	ldr	r1, [r0, #20]
   55aac:	sub	sp, sp, #28
   55ab0:	cmp	r1, #0
   55ab4:	ble	55bfc <fputs@plt+0x44ae8>
   55ab8:	mov	r4, #1
   55abc:	mov	r8, #0
   55ac0:	sub	r6, r5, #10
   55ac4:	mov	r7, r0
   55ac8:	clz	r6, r6
   55acc:	mov	sl, r2
   55ad0:	mov	fp, r4
   55ad4:	mov	r9, r8
   55ad8:	lsr	r6, r6, #5
   55adc:	sub	r0, r4, #1
   55ae0:	cmp	r0, r5
   55ae4:	movne	r0, r6
   55ae8:	orreq	r0, r6, #1
   55aec:	cmp	r0, #0
   55af0:	bne	55b04 <fputs@plt+0x449f0>
   55af4:	cmp	r4, r1
   55af8:	bge	55bbc <fputs@plt+0x44aa8>
   55afc:	add	r4, r4, #1
   55b00:	b	55adc <fputs@plt+0x449c8>
   55b04:	ldr	r2, [r7, #16]
   55b08:	add	r2, r2, r4, lsl #4
   55b0c:	ldr	r2, [r2, #-12]
   55b10:	cmp	r2, #0
   55b14:	beq	55bd0 <fputs@plt+0x44abc>
   55b18:	ldr	r0, [r2, #4]
   55b1c:	ldr	ip, [r2]
   55b20:	ldrb	r2, [r0, #20]
   55b24:	str	ip, [r0, #4]
   55b28:	cmp	r2, #0
   55b2c:	beq	55b3c <fputs@plt+0x44a28>
   55b30:	mov	r0, #6
   55b34:	add	sp, sp, #28
   55b38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55b3c:	ldr	ip, [r0]
   55b40:	ldr	r0, [ip, #216]	; 0xd8
   55b44:	cmp	r0, #0
   55b48:	beq	55bb4 <fputs@plt+0x44aa0>
   55b4c:	cmp	sl, #0
   55b50:	ldr	lr, [sp, #64]	; 0x40
   55b54:	ldr	r1, [ip, #188]	; 0xbc
   55b58:	ldrne	r2, [ip, #184]	; 0xb8
   55b5c:	str	lr, [sp, #16]
   55b60:	str	r3, [sp, #12]
   55b64:	ldr	r3, [ip, #208]	; 0xd0
   55b68:	moveq	r2, r9
   55b6c:	str	r3, [sp, #8]
   55b70:	ldr	r3, [ip, #160]	; 0xa0
   55b74:	str	r3, [sp, #4]
   55b78:	ldrb	ip, [ip, #10]
   55b7c:	mov	r3, r1
   55b80:	mov	r1, sl
   55b84:	str	ip, [sp]
   55b88:	bl	53fb0 <fputs@plt+0x42e9c>
   55b8c:	ldr	r1, [r7, #20]
   55b90:	cmp	r0, #5
   55b94:	beq	55be4 <fputs@plt+0x44ad0>
   55b98:	cmp	r1, r4
   55b9c:	ble	55c04 <fputs@plt+0x44af0>
   55ba0:	cmp	r0, #0
   55ba4:	bne	55b34 <fputs@plt+0x44a20>
   55ba8:	str	r9, [sp, #64]	; 0x40
   55bac:	mov	r3, r0
   55bb0:	b	55afc <fputs@plt+0x449e8>
   55bb4:	cmp	r4, r1
   55bb8:	blt	55ba8 <fputs@plt+0x44a94>
   55bbc:	eor	r8, r8, #1
   55bc0:	cmp	r8, #0
   55bc4:	moveq	r0, #5
   55bc8:	add	sp, sp, #28
   55bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55bd0:	cmp	r4, r1
   55bd4:	bge	55c14 <fputs@plt+0x44b00>
   55bd8:	str	r9, [sp, #64]	; 0x40
   55bdc:	mov	r3, r2
   55be0:	b	55afc <fputs@plt+0x449e8>
   55be4:	cmp	r1, r4
   55be8:	ble	55b34 <fputs@plt+0x44a20>
   55bec:	str	r9, [sp, #64]	; 0x40
   55bf0:	mov	r8, fp
   55bf4:	mov	r3, #0
   55bf8:	b	55afc <fputs@plt+0x449e8>
   55bfc:	mov	r0, #0
   55c00:	b	55b34 <fputs@plt+0x44a20>
   55c04:	eor	r8, r8, #1
   55c08:	cmp	r0, #0
   55c0c:	orrne	r8, r8, #1
   55c10:	b	55bc0 <fputs@plt+0x44aac>
   55c14:	eor	r8, r8, #1
   55c18:	mov	r0, r2
   55c1c:	b	55bc0 <fputs@plt+0x44aac>
   55c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55c24:	mov	r4, r0
   55c28:	ldr	r5, [r0]
   55c2c:	sub	sp, sp, #52	; 0x34
   55c30:	ldrb	r3, [r5, #69]	; 0x45
   55c34:	cmp	r3, #0
   55c38:	movne	r3, #7
   55c3c:	strne	r3, [r0, #80]	; 0x50
   55c40:	ldr	r0, [r0, #200]	; 0xc8
   55c44:	cmp	r0, #0
   55c48:	beq	55c58 <fputs@plt+0x44b44>
   55c4c:	ldr	r2, [r4, #196]	; 0xc4
   55c50:	mov	r1, #0
   55c54:	bl	10ee0 <memset@plt>
   55c58:	ldr	r0, [r4, #176]	; 0xb0
   55c5c:	cmp	r0, #0
   55c60:	bne	55c6c <fputs@plt+0x44b58>
   55c64:	b	55c84 <fputs@plt+0x44b70>
   55c68:	mov	r0, r6
   55c6c:	ldr	r6, [r0, #4]
   55c70:	cmp	r6, #0
   55c74:	bne	55c68 <fputs@plt+0x44b54>
   55c78:	bl	55728 <fputs@plt+0x44614>
   55c7c:	str	r6, [r4, #176]	; 0xb0
   55c80:	str	r6, [r4, #184]	; 0xb8
   55c84:	mov	r0, r4
   55c88:	bl	556d0 <fputs@plt+0x445bc>
   55c8c:	ldr	r0, [r4, #8]
   55c90:	cmp	r0, #0
   55c94:	beq	55ca4 <fputs@plt+0x44b90>
   55c98:	ldr	r1, [r4, #28]
   55c9c:	cmp	r1, #0
   55ca0:	bne	55df8 <fputs@plt+0x44ce4>
   55ca4:	ldr	r6, [r4, #180]	; 0xb4
   55ca8:	cmp	r6, #0
   55cac:	movne	sl, #0
   55cb0:	mvnne	r9, #0
   55cb4:	beq	55d4c <fputs@plt+0x44c38>
   55cb8:	ldr	r1, [r6, #64]	; 0x40
   55cbc:	ldr	r2, [r6, #68]	; 0x44
   55cc0:	ldr	r3, [r6, #4]
   55cc4:	add	r8, r1, r1, lsl #2
   55cc8:	cmp	r2, #0
   55ccc:	lsl	r8, r8, #3
   55cd0:	str	r3, [r4, #180]	; 0xb4
   55cd4:	add	fp, r6, #80	; 0x50
   55cd8:	ble	55d04 <fputs@plt+0x44bf0>
   55cdc:	add	r8, fp, r8
   55ce0:	mov	r7, #0
   55ce4:	ldr	r1, [r8], #4
   55ce8:	ldr	r0, [r6]
   55cec:	bl	55628 <fputs@plt+0x44514>
   55cf0:	ldr	r3, [r6, #68]	; 0x44
   55cf4:	add	r7, r7, #1
   55cf8:	cmp	r7, r3
   55cfc:	blt	55ce4 <fputs@plt+0x44bd0>
   55d00:	ldr	r1, [r6, #64]	; 0x40
   55d04:	cmp	fp, #0
   55d08:	cmpne	r1, #0
   55d0c:	beq	55d18 <fputs@plt+0x44c04>
   55d10:	mov	r0, fp
   55d14:	bl	22488 <fputs@plt+0x11374>
   55d18:	ldr	r1, [r6]
   55d1c:	mov	r3, sl
   55d20:	mov	r2, r9
   55d24:	ldr	r0, [r1]
   55d28:	add	r1, r6, #40	; 0x28
   55d2c:	bl	1d30c <fputs@plt+0xc1f8>
   55d30:	ldr	r3, [r6]
   55d34:	mov	r1, r6
   55d38:	ldr	r0, [r3]
   55d3c:	bl	1d100 <fputs@plt+0xbfec>
   55d40:	ldr	r6, [r4, #180]	; 0xb4
   55d44:	cmp	r6, #0
   55d48:	bne	55cb8 <fputs@plt+0x44ba4>
   55d4c:	ldr	r3, [r4, #204]	; 0xcc
   55d50:	cmp	r3, #0
   55d54:	beq	55d6c <fputs@plt+0x44c58>
   55d58:	mov	r3, #0
   55d5c:	mvn	r2, #0
   55d60:	add	r1, r4, #204	; 0xcc
   55d64:	ldr	r0, [r4]
   55d68:	bl	1d30c <fputs@plt+0xc1f8>
   55d6c:	ldr	r3, [pc, #2692]	; 567f8 <fputs@plt+0x456e4>
   55d70:	ldr	r2, [r4, #40]	; 0x28
   55d74:	cmp	r2, r3
   55d78:	beq	55d88 <fputs@plt+0x44c74>
   55d7c:	mov	r0, #0
   55d80:	add	sp, sp, #52	; 0x34
   55d84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55d88:	ldr	r3, [r4, #76]	; 0x4c
   55d8c:	cmp	r3, #0
   55d90:	blt	55dd0 <fputs@plt+0x44cbc>
   55d94:	ldrb	r3, [r4, #89]	; 0x59
   55d98:	tst	r3, #64	; 0x40
   55d9c:	bne	55e18 <fputs@plt+0x44d04>
   55da0:	ldr	r2, [r5, #152]	; 0x98
   55da4:	ands	r3, r3, #32
   55da8:	sub	r2, r2, #1
   55dac:	str	r2, [r5, #152]	; 0x98
   55db0:	bne	55dd0 <fputs@plt+0x44cbc>
   55db4:	ldr	r2, [r5, #160]	; 0xa0
   55db8:	sub	r2, r2, #1
   55dbc:	str	r2, [r5, #160]	; 0xa0
   55dc0:	cmp	r3, #0
   55dc4:	ldrne	r3, [r5, #156]	; 0x9c
   55dc8:	subne	r3, r3, #1
   55dcc:	strne	r3, [r5, #156]	; 0x9c
   55dd0:	ldr	r3, [pc, #2596]	; 567fc <fputs@plt+0x456e8>
   55dd4:	str	r3, [r4, #40]	; 0x28
   55dd8:	ldrb	r3, [r5, #69]	; 0x45
   55ddc:	cmp	r3, #0
   55de0:	beq	55e00 <fputs@plt+0x44cec>
   55de4:	mov	r3, #7
   55de8:	mov	r0, #0
   55dec:	str	r3, [r4, #80]	; 0x50
   55df0:	add	sp, sp, #52	; 0x34
   55df4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55df8:	bl	22488 <fputs@plt+0x11374>
   55dfc:	b	55ca4 <fputs@plt+0x44b90>
   55e00:	ldr	r3, [r4, #80]	; 0x50
   55e04:	cmp	r3, #5
   55e08:	bne	55d7c <fputs@plt+0x44c68>
   55e0c:	mov	r0, #5
   55e10:	add	sp, sp, #52	; 0x34
   55e14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55e18:	ldr	r1, [r4, #100]	; 0x64
   55e1c:	ldr	r0, [r4]
   55e20:	bl	1f980 <fputs@plt+0xe86c>
   55e24:	ldr	r1, [r4, #80]	; 0x50
   55e28:	uxtb	r2, r1
   55e2c:	cmp	r2, #13
   55e30:	bls	56020 <fputs@plt+0x44f0c>
   55e34:	mov	r6, #0
   55e38:	str	r6, [sp, #12]
   55e3c:	cmp	r1, #0
   55e40:	bne	55e74 <fputs@plt+0x44d60>
   55e44:	ldrd	r2, [r4, #144]	; 0x90
   55e48:	cmp	r2, #1
   55e4c:	sbcs	r3, r3, #0
   55e50:	blt	55e74 <fputs@plt+0x44d60>
   55e54:	ldr	r2, [pc, #2468]	; 56800 <fputs@plt+0x456ec>
   55e58:	ldr	r1, [pc, #2468]	; 56804 <fputs@plt+0x456f0>
   55e5c:	mov	r3, #2
   55e60:	str	r2, [r4, #80]	; 0x50
   55e64:	strb	r3, [r4, #86]	; 0x56
   55e68:	add	r1, pc, r1
   55e6c:	mov	r0, r4
   55e70:	bl	42e7c <fputs@plt+0x31d68>
   55e74:	ldr	r1, [r5, #316]	; 0x13c
   55e78:	cmp	r1, #0
   55e7c:	ble	55e8c <fputs@plt+0x44d78>
   55e80:	ldr	r3, [r5, #340]	; 0x154
   55e84:	cmp	r3, #0
   55e88:	beq	55f50 <fputs@plt+0x44e3c>
   55e8c:	ldrb	r3, [r5, #67]	; 0x43
   55e90:	cmp	r3, #0
   55e94:	beq	55f50 <fputs@plt+0x44e3c>
   55e98:	ldrb	r3, [r4, #89]	; 0x59
   55e9c:	ldr	r2, [r5, #160]	; 0xa0
   55ea0:	lsr	r3, r3, #5
   55ea4:	eor	r3, r3, #1
   55ea8:	and	r3, r3, #1
   55eac:	cmp	r2, r3
   55eb0:	bne	55f50 <fputs@plt+0x44e3c>
   55eb4:	ldr	r3, [r4, #80]	; 0x50
   55eb8:	cmp	r3, #0
   55ebc:	beq	56134 <fputs@plt+0x45020>
   55ec0:	ldrb	r3, [r4, #86]	; 0x56
   55ec4:	eor	r6, r6, #1
   55ec8:	cmp	r3, #3
   55ecc:	movne	r6, #0
   55ed0:	andeq	r6, r6, #1
   55ed4:	cmp	r6, #0
   55ed8:	bne	56134 <fputs@plt+0x45020>
   55edc:	mov	r1, r6
   55ee0:	mov	r0, r5
   55ee4:	bl	511c4 <fputs@plt+0x400b0>
   55ee8:	str	r6, [r4, #92]	; 0x5c
   55eec:	ldr	r3, [sp, #12]
   55ef0:	cmp	r3, #0
   55ef4:	mov	r3, #0
   55ef8:	str	r3, [r5, #436]	; 0x1b4
   55efc:	bne	55f80 <fputs@plt+0x44e6c>
   55f00:	ldrb	r3, [r4, #89]	; 0x59
   55f04:	tst	r3, #4
   55f08:	beq	55f28 <fputs@plt+0x44e14>
   55f0c:	ldr	r1, [r4, #92]	; 0x5c
   55f10:	ldr	r2, [r5, #88]	; 0x58
   55f14:	str	r1, [r5, #84]	; 0x54
   55f18:	add	r2, r2, r1
   55f1c:	str	r2, [r5, #88]	; 0x58
   55f20:	mov	r2, #0
   55f24:	str	r2, [r4, #92]	; 0x5c
   55f28:	ldr	r2, [r4, #76]	; 0x4c
   55f2c:	cmp	r2, #0
   55f30:	blt	55dd0 <fputs@plt+0x44cbc>
   55f34:	ldr	r2, [r5, #152]	; 0x98
   55f38:	tst	r3, #32
   55f3c:	sub	r2, r2, #1
   55f40:	and	r3, r3, #64	; 0x40
   55f44:	str	r2, [r5, #152]	; 0x98
   55f48:	bne	55dc0 <fputs@plt+0x44cac>
   55f4c:	b	55db4 <fputs@plt+0x44ca0>
   55f50:	ldr	r3, [sp, #12]
   55f54:	cmp	r3, #0
   55f58:	bne	55f80 <fputs@plt+0x44e6c>
   55f5c:	ldr	r3, [r4, #80]	; 0x50
   55f60:	cmp	r3, #0
   55f64:	beq	560d4 <fputs@plt+0x44fc0>
   55f68:	ldrb	r3, [r4, #86]	; 0x56
   55f6c:	cmp	r3, #3
   55f70:	beq	560d4 <fputs@plt+0x44fc0>
   55f74:	cmp	r3, #2
   55f78:	bne	560e0 <fputs@plt+0x44fcc>
   55f7c:	str	r3, [sp, #12]
   55f80:	ldr	r1, [sp, #12]
   55f84:	mov	r0, r4
   55f88:	bl	4c16c <fputs@plt+0x3b058>
   55f8c:	cmp	r0, #0
   55f90:	beq	55ffc <fputs@plt+0x44ee8>
   55f94:	ldr	r3, [r4, #80]	; 0x50
   55f98:	cmp	r3, #0
   55f9c:	beq	561a0 <fputs@plt+0x4508c>
   55fa0:	uxtb	r3, r3
   55fa4:	cmp	r3, #19
   55fa8:	beq	561a0 <fputs@plt+0x4508c>
   55fac:	mov	r1, #516	; 0x204
   55fb0:	mov	r0, r5
   55fb4:	bl	511c4 <fputs@plt+0x400b0>
   55fb8:	ldr	r1, [r5, #424]	; 0x1a8
   55fbc:	cmp	r1, #0
   55fc0:	beq	55fe0 <fputs@plt+0x44ecc>
   55fc4:	ldr	r3, [r1, #24]
   55fc8:	mov	r0, r5
   55fcc:	str	r3, [r5, #424]	; 0x1a8
   55fd0:	bl	1d100 <fputs@plt+0xbfec>
   55fd4:	ldr	r1, [r5, #424]	; 0x1a8
   55fd8:	cmp	r1, #0
   55fdc:	bne	55fc4 <fputs@plt+0x44eb0>
   55fe0:	mov	r3, #0
   55fe4:	mov	r2, #1
   55fe8:	str	r3, [r5, #432]	; 0x1b0
   55fec:	str	r3, [r5, #436]	; 0x1b4
   55ff0:	strb	r3, [r5, #75]	; 0x4b
   55ff4:	strb	r2, [r5, #67]	; 0x43
   55ff8:	str	r3, [r4, #92]	; 0x5c
   55ffc:	ldrb	r3, [r4, #89]	; 0x59
   56000:	tst	r3, #4
   56004:	beq	55f28 <fputs@plt+0x44e14>
   56008:	ldr	r2, [sp, #12]
   5600c:	cmp	r2, #2
   56010:	moveq	r2, #0
   56014:	streq	r2, [r5, #84]	; 0x54
   56018:	bne	55f0c <fputs@plt+0x44df8>
   5601c:	b	55f20 <fputs@plt+0x44e0c>
   56020:	mov	r3, #9856	; 0x2680
   56024:	mvn	r3, r3, lsr r2
   56028:	tst	r3, #1
   5602c:	bne	55e34 <fputs@plt+0x44d20>
   56030:	ldrb	r0, [r4, #89]	; 0x59
   56034:	lsr	r3, r0, #5
   56038:	eor	r3, r3, #1
   5603c:	and	r3, r3, #1
   56040:	cmp	r2, #9
   56044:	orrne	r3, r3, #1
   56048:	cmp	r3, #0
   5604c:	streq	r3, [sp, #12]
   56050:	moveq	r6, #1
   56054:	beq	55e74 <fputs@plt+0x44d60>
   56058:	cmp	r2, #13
   5605c:	cmpne	r2, #7
   56060:	bne	56078 <fputs@plt+0x44f64>
   56064:	tst	r0, #16
   56068:	movne	r3, #2
   5606c:	movne	r6, #1
   56070:	strne	r3, [sp, #12]
   56074:	bne	55e3c <fputs@plt+0x44d28>
   56078:	mov	r1, #516	; 0x204
   5607c:	mov	r0, r5
   56080:	bl	511c4 <fputs@plt+0x400b0>
   56084:	ldr	r1, [r5, #424]	; 0x1a8
   56088:	cmp	r1, #0
   5608c:	beq	560ac <fputs@plt+0x44f98>
   56090:	ldr	r3, [r1, #24]
   56094:	mov	r0, r5
   56098:	str	r3, [r5, #424]	; 0x1a8
   5609c:	bl	1d100 <fputs@plt+0xbfec>
   560a0:	ldr	r1, [r5, #424]	; 0x1a8
   560a4:	cmp	r1, #0
   560a8:	bne	56090 <fputs@plt+0x44f7c>
   560ac:	mov	r3, #0
   560b0:	mov	r6, #1
   560b4:	strb	r3, [r5, #75]	; 0x4b
   560b8:	strb	r6, [r5, #67]	; 0x43
   560bc:	str	r3, [r5, #432]	; 0x1b0
   560c0:	str	r3, [r5, #436]	; 0x1b4
   560c4:	str	r3, [sp, #12]
   560c8:	str	r3, [r4, #92]	; 0x5c
   560cc:	ldr	r1, [r4, #80]	; 0x50
   560d0:	b	55e3c <fputs@plt+0x44d28>
   560d4:	mov	r3, #1
   560d8:	str	r3, [sp, #12]
   560dc:	b	55f80 <fputs@plt+0x44e6c>
   560e0:	mov	r1, #516	; 0x204
   560e4:	mov	r0, r5
   560e8:	bl	511c4 <fputs@plt+0x400b0>
   560ec:	ldr	r1, [r5, #424]	; 0x1a8
   560f0:	cmp	r1, #0
   560f4:	beq	56114 <fputs@plt+0x45000>
   560f8:	ldr	r3, [r1, #24]
   560fc:	mov	r0, r5
   56100:	str	r3, [r5, #424]	; 0x1a8
   56104:	bl	1d100 <fputs@plt+0xbfec>
   56108:	ldr	r1, [r5, #424]	; 0x1a8
   5610c:	cmp	r1, #0
   56110:	bne	560f8 <fputs@plt+0x44fe4>
   56114:	mov	r3, #0
   56118:	mov	r2, #1
   5611c:	str	r3, [r5, #432]	; 0x1b0
   56120:	str	r3, [r5, #436]	; 0x1b4
   56124:	strb	r3, [r5, #75]	; 0x4b
   56128:	strb	r2, [r5, #67]	; 0x43
   5612c:	str	r3, [r4, #92]	; 0x5c
   56130:	b	55f00 <fputs@plt+0x44dec>
   56134:	ldr	r3, [r4]
   56138:	add	r3, r3, #448	; 0x1c0
   5613c:	ldrd	r6, [r3, #-8]
   56140:	ldrd	r2, [r3]
   56144:	adds	r2, r2, r6
   56148:	adc	r3, r3, r7
   5614c:	cmp	r2, #1
   56150:	sbcs	r3, r3, #0
   56154:	blt	561c4 <fputs@plt+0x450b0>
   56158:	ldr	r8, [pc, #1696]	; 56800 <fputs@plt+0x456ec>
   5615c:	ldr	r1, [pc, #1700]	; 56808 <fputs@plt+0x456f4>
   56160:	mov	r3, #2
   56164:	strb	r3, [r4, #86]	; 0x56
   56168:	str	r8, [r4, #80]	; 0x50
   5616c:	add	r1, pc, r1
   56170:	mov	r0, r4
   56174:	bl	42e7c <fputs@plt+0x31d68>
   56178:	ldrb	r3, [r4, #89]	; 0x59
   5617c:	tst	r3, #32
   56180:	bne	561bc <fputs@plt+0x450a8>
   56184:	str	r8, [r4, #80]	; 0x50
   56188:	mov	r1, #0
   5618c:	mov	r0, r5
   56190:	bl	511c4 <fputs@plt+0x400b0>
   56194:	mov	r3, #0
   56198:	str	r3, [r4, #92]	; 0x5c
   5619c:	b	55eec <fputs@plt+0x44dd8>
   561a0:	str	r0, [r4, #80]	; 0x50
   561a4:	ldr	r1, [r4, #44]	; 0x2c
   561a8:	mov	r0, r5
   561ac:	bl	1d100 <fputs@plt+0xbfec>
   561b0:	mov	r3, #0
   561b4:	str	r3, [r4, #44]	; 0x2c
   561b8:	b	55fac <fputs@plt+0x44e98>
   561bc:	mov	r0, #1
   561c0:	b	55d80 <fputs@plt+0x44c6c>
   561c4:	ldr	r6, [r5, #340]	; 0x154
   561c8:	mov	r3, #0
   561cc:	sub	sl, r6, #4
   561d0:	str	r3, [r5, #340]	; 0x154
   561d4:	mov	r7, #1
   561d8:	add	r9, r4, #44	; 0x2c
   561dc:	b	56224 <fputs@plt+0x45110>
   561e0:	ldr	r3, [sl, #4]!
   561e4:	ldr	fp, [r3, #8]
   561e8:	subs	r0, fp, #0
   561ec:	beq	56224 <fputs@plt+0x45110>
   561f0:	ldr	r3, [fp]
   561f4:	ldr	r3, [r3, #60]	; 0x3c
   561f8:	cmp	r3, #0
   561fc:	beq	56224 <fputs@plt+0x45110>
   56200:	blx	r3
   56204:	add	r2, fp, #8
   56208:	mov	r1, r9
   5620c:	mov	r8, r0
   56210:	mov	r0, r4
   56214:	bl	25f20 <fputs@plt+0x14e0c>
   56218:	cmp	r8, #0
   5621c:	bne	564b8 <fputs@plt+0x453a4>
   56220:	ldr	r1, [r5, #316]	; 0x13c
   56224:	sub	r3, r7, #1
   56228:	cmp	r1, r3
   5622c:	add	r7, r7, #1
   56230:	bgt	561e0 <fputs@plt+0x450cc>
   56234:	ldr	fp, [pc, #1488]	; 5680c <fputs@plt+0x456f8>
   56238:	mov	r2, #0
   5623c:	mov	r7, r2
   56240:	mov	r3, r2
   56244:	mov	r9, #1
   56248:	add	fp, pc, fp
   5624c:	mov	sl, #4
   56250:	str	r6, [r5, #340]	; 0x154
   56254:	ldr	lr, [r5, #20]
   56258:	mov	r6, r3
   5625c:	cmp	lr, r6
   56260:	lsl	ip, r3, #4
   56264:	ble	56298 <fputs@plt+0x45184>
   56268:	ldr	r3, [r5, #16]
   5626c:	add	r3, r3, ip
   56270:	ldr	r1, [r3, #4]
   56274:	cmp	r1, #0
   56278:	beq	56288 <fputs@plt+0x45174>
   5627c:	ldrb	r0, [r1, #8]
   56280:	cmp	r0, #2
   56284:	beq	563ec <fputs@plt+0x452d8>
   56288:	add	r6, r6, #1
   5628c:	cmp	lr, r6
   56290:	add	ip, ip, #16
   56294:	bgt	56268 <fputs@plt+0x45154>
   56298:	cmp	r2, #0
   5629c:	beq	562c0 <fputs@plt+0x451ac>
   562a0:	ldr	r3, [r5, #200]	; 0xc8
   562a4:	cmp	r3, #0
   562a8:	beq	562c0 <fputs@plt+0x451ac>
   562ac:	ldr	r0, [r5, #196]	; 0xc4
   562b0:	blx	r3
   562b4:	cmp	r0, #0
   562b8:	ldrne	r8, [pc, #1360]	; 56810 <fputs@plt+0x456fc>
   562bc:	bne	56184 <fputs@plt+0x45070>
   562c0:	ldr	r3, [r5, #16]
   562c4:	ldr	r3, [r3, #4]
   562c8:	ldr	r3, [r3, #4]
   562cc:	ldr	r3, [r3]
   562d0:	ldrb	r2, [r3, #16]
   562d4:	cmp	r2, #0
   562d8:	bne	566bc <fputs@plt+0x455a8>
   562dc:	ldr	r8, [r3, #176]	; 0xb0
   562e0:	cmp	r8, #0
   562e4:	beq	566bc <fputs@plt+0x455a8>
   562e8:	mov	r0, r8
   562ec:	bl	10f58 <strlen@plt>
   562f0:	bics	r3, r0, #-1073741824	; 0xc0000000
   562f4:	moveq	r6, #1
   562f8:	movne	r6, #0
   562fc:	cmp	r7, #1
   56300:	orrle	r6, r6, #1
   56304:	cmp	r6, #0
   56308:	bne	566bc <fputs@plt+0x455a8>
   5630c:	mov	r0, r8
   56310:	ldr	sl, [r5]
   56314:	str	r6, [sp, #36]	; 0x24
   56318:	bl	10f58 <strlen@plt>
   5631c:	ldr	r1, [pc, #1264]	; 56814 <fputs@plt+0x45700>
   56320:	mov	r2, r8
   56324:	add	r1, pc, r1
   56328:	bic	r7, r0, #-1073741824	; 0xc0000000
   5632c:	mov	r0, r5
   56330:	bl	42ec4 <fputs@plt+0x31db0>
   56334:	subs	r9, r0, #0
   56338:	beq	566b4 <fputs@plt+0x455a0>
   5633c:	add	r3, r9, r7
   56340:	str	r3, [sp, #16]
   56344:	add	r3, sp, #40	; 0x28
   56348:	str	r3, [sp, #24]
   5634c:	ldr	r3, [pc, #1220]	; 56818 <fputs@plt+0x45704>
   56350:	add	fp, sp, #44	; 0x2c
   56354:	add	r3, pc, r3
   56358:	str	r3, [sp, #20]
   5635c:	ldr	r3, [pc, #1208]	; 5681c <fputs@plt+0x45708>
   56360:	mov	r7, #13
   56364:	add	r3, pc, r3
   56368:	str	r3, [sp, #28]
   5636c:	mov	r1, fp
   56370:	mov	r0, #4
   56374:	bl	46a6c <fputs@plt+0x35958>
   56378:	ldr	r3, [sp, #44]	; 0x2c
   5637c:	ldr	r2, [sp, #20]
   56380:	ldr	r1, [sp, #16]
   56384:	uxtb	r0, r3
   56388:	str	r0, [sp]
   5638c:	lsr	r3, r3, #8
   56390:	mov	r0, r7
   56394:	bl	32340 <fputs@plt+0x2122c>
   56398:	ldr	r8, [sl, #32]
   5639c:	ldr	r3, [sp, #24]
   563a0:	mov	r2, #0
   563a4:	mov	r1, r9
   563a8:	mov	r0, sl
   563ac:	blx	r8
   563b0:	add	r6, r6, #1
   563b4:	cmp	r0, #0
   563b8:	bne	56768 <fputs@plt+0x45654>
   563bc:	ldr	r3, [sp, #40]	; 0x28
   563c0:	cmp	r3, #0
   563c4:	beq	564ec <fputs@plt+0x453d8>
   563c8:	cmp	r6, #100	; 0x64
   563cc:	bgt	564c0 <fputs@plt+0x453ac>
   563d0:	cmp	r6, #1
   563d4:	bne	5636c <fputs@plt+0x45258>
   563d8:	mov	r2, r9
   563dc:	ldr	r1, [sp, #28]
   563e0:	mov	r0, r7
   563e4:	bl	355cc <fputs@plt+0x244b8>
   563e8:	b	5636c <fputs@plt+0x45258>
   563ec:	ldm	r1, {r1, r2}
   563f0:	str	r1, [r2, #4]
   563f4:	ldrb	r3, [r3, #8]
   563f8:	ldr	r0, [r2]
   563fc:	cmp	r3, #1
   56400:	beq	56418 <fputs@plt+0x45304>
   56404:	ldrb	r3, [r0, #5]
   56408:	add	r3, fp, r3
   5640c:	ldrb	r3, [r3, #3084]	; 0xc0c
   56410:	cmp	r3, #0
   56414:	addne	r7, r7, #1
   56418:	ldr	r8, [r0, #44]	; 0x2c
   5641c:	cmp	r8, #0
   56420:	bne	56480 <fputs@plt+0x4536c>
   56424:	ldr	r3, [r0, #216]	; 0xd8
   56428:	cmp	r3, #0
   5642c:	beq	5649c <fputs@plt+0x45388>
   56430:	mov	r2, r9
   56434:	b	56288 <fputs@plt+0x45174>
   56438:	ldr	r3, [sp, #36]	; 0x24
   5643c:	mov	r1, #2
   56440:	mov	r0, r3
   56444:	ldr	r3, [r3]
   56448:	ldr	r3, [r3, #20]
   5644c:	blx	r3
   56450:	subs	r8, r0, #0
   56454:	beq	56578 <fputs@plt+0x45464>
   56458:	ldr	r0, [sp, #36]	; 0x24
   5645c:	bl	1cddc <fputs@plt+0xbcc8>
   56460:	ldr	r3, [sl, #28]
   56464:	mov	r2, r6
   56468:	mov	r0, sl
   5646c:	mov	r1, r9
   56470:	blx	r3
   56474:	mov	r1, r9
   56478:	mov	r0, r5
   5647c:	bl	1d100 <fputs@plt+0xbfec>
   56480:	cmp	r8, #5
   56484:	bne	56184 <fputs@plt+0x45070>
   56488:	ldrb	r3, [r4, #89]	; 0x59
   5648c:	tst	r3, #32
   56490:	bne	55e0c <fputs@plt+0x44cf8>
   56494:	mov	r8, #5
   56498:	b	56184 <fputs@plt+0x45070>
   5649c:	mov	r1, sl
   564a0:	bl	1e7f0 <fputs@plt+0xd6dc>
   564a4:	add	r3, r6, #1
   564a8:	mov	r2, r9
   564ac:	subs	r8, r0, #0
   564b0:	beq	56254 <fputs@plt+0x45140>
   564b4:	b	56480 <fputs@plt+0x4536c>
   564b8:	str	r6, [r5, #340]	; 0x154
   564bc:	b	56480 <fputs@plt+0x4536c>
   564c0:	ldr	r1, [pc, #856]	; 56820 <fputs@plt+0x4570c>
   564c4:	mov	r8, r0
   564c8:	mov	r2, r9
   564cc:	add	r1, pc, r1
   564d0:	mov	r0, #13
   564d4:	bl	355cc <fputs@plt+0x244b8>
   564d8:	mov	r2, r8
   564dc:	ldr	r3, [sl, #28]
   564e0:	mov	r1, r9
   564e4:	mov	r0, sl
   564e8:	blx	r3
   564ec:	mov	r3, #0
   564f0:	str	r3, [sp]
   564f4:	add	r2, sp, #36	; 0x24
   564f8:	ldr	r3, [pc, #804]	; 56824 <fputs@plt+0x45710>
   564fc:	mov	r1, r9
   56500:	mov	r0, sl
   56504:	bl	27200 <fputs@plt+0x160ec>
   56508:	subs	r8, r0, #0
   5650c:	bne	56474 <fputs@plt+0x45360>
   56510:	ldr	r2, [r5, #20]
   56514:	cmp	r2, #0
   56518:	movgt	fp, r8
   5651c:	movgt	r6, #0
   56520:	movgt	r7, #0
   56524:	movgt	r8, r4
   56528:	ble	5655c <fputs@plt+0x45448>
   5652c:	ldr	r3, [r5, #16]
   56530:	add	r3, r3, fp, lsl #4
   56534:	ldr	r3, [r3, #4]
   56538:	cmp	r3, #0
   5653c:	beq	5654c <fputs@plt+0x45438>
   56540:	ldrb	r1, [r3, #8]
   56544:	cmp	r1, #2
   56548:	beq	56770 <fputs@plt+0x4565c>
   5654c:	add	fp, fp, #1
   56550:	cmp	fp, r2
   56554:	blt	5652c <fputs@plt+0x45418>
   56558:	mov	r4, r8
   5655c:	ldr	r3, [sp, #36]	; 0x24
   56560:	mov	r0, r3
   56564:	ldr	r3, [r3]
   56568:	ldr	r3, [r3, #48]	; 0x30
   5656c:	blx	r3
   56570:	ands	r6, r0, #1024	; 0x400
   56574:	beq	56438 <fputs@plt+0x45324>
   56578:	ldr	r2, [r5, #20]
   5657c:	mov	r6, #0
   56580:	cmp	r2, r6
   56584:	ble	565c4 <fputs@plt+0x454b0>
   56588:	ldr	r3, [r5, #16]
   5658c:	add	r3, r3, r6, lsl #4
   56590:	add	r6, r6, #1
   56594:	ldr	r0, [r3, #4]
   56598:	cmp	r0, #0
   5659c:	beq	56580 <fputs@plt+0x4546c>
   565a0:	ldrb	r3, [r0, #8]
   565a4:	cmp	r3, #2
   565a8:	bne	56580 <fputs@plt+0x4546c>
   565ac:	mov	r1, r9
   565b0:	bl	5349c <fputs@plt+0x42388>
   565b4:	cmp	r0, #0
   565b8:	bne	56698 <fputs@plt+0x45584>
   565bc:	ldr	r2, [r5, #20]
   565c0:	b	56580 <fputs@plt+0x4546c>
   565c4:	ldr	r0, [sp, #36]	; 0x24
   565c8:	bl	1cddc <fputs@plt+0xbcc8>
   565cc:	ldr	r3, [sl, #28]
   565d0:	mov	r2, #1
   565d4:	mov	r1, r9
   565d8:	mov	r0, sl
   565dc:	blx	r3
   565e0:	mov	r1, r9
   565e4:	mov	r8, r0
   565e8:	mov	r0, r5
   565ec:	bl	1d100 <fputs@plt+0xbfec>
   565f0:	cmp	r8, #0
   565f4:	bne	56480 <fputs@plt+0x4536c>
   565f8:	ldr	r3, [pc, #552]	; 56828 <fputs@plt+0x45714>
   565fc:	add	r3, pc, r3
   56600:	ldr	r3, [r3, #328]	; 0x148
   56604:	cmp	r3, #0
   56608:	beq	56610 <fputs@plt+0x454fc>
   5660c:	blx	r3
   56610:	ldr	r2, [r5, #20]
   56614:	cmp	r2, #0
   56618:	movgt	r6, #1
   5661c:	ble	5664c <fputs@plt+0x45538>
   56620:	ldr	r3, [r5, #16]
   56624:	mov	r1, r6
   56628:	add	r3, r3, r8, lsl #4
   5662c:	add	r8, r8, #1
   56630:	ldr	r3, [r3, #4]
   56634:	subs	r0, r3, #0
   56638:	beq	56644 <fputs@plt+0x45530>
   5663c:	bl	4ba64 <fputs@plt+0x3a950>
   56640:	ldr	r2, [r5, #20]
   56644:	cmp	r8, r2
   56648:	blt	56620 <fputs@plt+0x4550c>
   5664c:	ldr	r3, [pc, #472]	; 5682c <fputs@plt+0x45718>
   56650:	add	r3, pc, r3
   56654:	ldr	r3, [r3, #332]	; 0x14c
   56658:	cmp	r3, #0
   5665c:	beq	56664 <fputs@plt+0x45550>
   56660:	blx	r3
   56664:	mov	r1, #64	; 0x40
   56668:	mov	r0, r5
   5666c:	bl	1d554 <fputs@plt+0xc440>
   56670:	ldr	r3, [r5, #24]
   56674:	add	r2, r5, #448	; 0x1c0
   56678:	mov	r0, #0
   5667c:	mov	r1, #0
   56680:	bic	r3, r3, #16777216	; 0x1000000
   56684:	bic	r3, r3, #2
   56688:	strd	r0, [r2, #-8]
   5668c:	strd	r0, [r2]
   56690:	str	r3, [r5, #24]
   56694:	b	55eec <fputs@plt+0x44dd8>
   56698:	mov	r8, r0
   5669c:	ldr	r0, [sp, #36]	; 0x24
   566a0:	bl	1cddc <fputs@plt+0xbcc8>
   566a4:	mov	r1, r9
   566a8:	mov	r0, r5
   566ac:	bl	1d100 <fputs@plt+0xbfec>
   566b0:	b	56480 <fputs@plt+0x4536c>
   566b4:	mov	r8, #7
   566b8:	b	56184 <fputs@plt+0x45070>
   566bc:	mov	r6, #0
   566c0:	ldr	r2, [r5, #20]
   566c4:	mov	r7, r6
   566c8:	cmp	r2, r6
   566cc:	ble	5670c <fputs@plt+0x455f8>
   566d0:	ldr	r3, [r5, #16]
   566d4:	add	r3, r3, r6, lsl #4
   566d8:	add	r6, r6, #1
   566dc:	ldr	r0, [r3, #4]
   566e0:	cmp	r0, #0
   566e4:	beq	566c8 <fputs@plt+0x455b4>
   566e8:	ldrb	r3, [r0, #8]
   566ec:	cmp	r3, #2
   566f0:	bne	566c8 <fputs@plt+0x455b4>
   566f4:	mov	r1, r7
   566f8:	bl	5349c <fputs@plt+0x42388>
   566fc:	cmp	r0, #0
   56700:	bne	56760 <fputs@plt+0x4564c>
   56704:	ldr	r2, [r5, #20]
   56708:	b	566c8 <fputs@plt+0x455b4>
   5670c:	mov	r6, #0
   56710:	mov	r7, r6
   56714:	b	56730 <fputs@plt+0x4561c>
   56718:	mov	r1, r7
   5671c:	bl	4ba64 <fputs@plt+0x3a950>
   56720:	add	r6, r6, #1
   56724:	cmp	r0, #0
   56728:	bne	56760 <fputs@plt+0x4564c>
   5672c:	ldr	r2, [r5, #20]
   56730:	cmp	r6, r2
   56734:	bge	56664 <fputs@plt+0x45550>
   56738:	ldr	r3, [r5, #16]
   5673c:	add	r3, r3, r6, lsl #4
   56740:	ldr	r0, [r3, #4]
   56744:	cmp	r0, #0
   56748:	bne	56718 <fputs@plt+0x45604>
   5674c:	add	r6, r6, #1
   56750:	cmp	r2, r6
   56754:	add	r3, r3, #16
   56758:	bne	56740 <fputs@plt+0x4562c>
   5675c:	b	56664 <fputs@plt+0x45550>
   56760:	mov	r8, r0
   56764:	b	56480 <fputs@plt+0x4536c>
   56768:	mov	r8, r0
   5676c:	b	56474 <fputs@plt+0x45360>
   56770:	ldr	r3, [r3, #4]
   56774:	ldr	r3, [r3]
   56778:	ldr	r4, [r3, #180]	; 0xb4
   5677c:	subs	r0, r4, #0
   56780:	beq	5654c <fputs@plt+0x45438>
   56784:	bl	10f58 <strlen@plt>
   56788:	ldr	ip, [sp, #36]	; 0x24
   5678c:	mov	r1, r4
   56790:	ldr	r2, [ip]
   56794:	strd	r6, [sp]
   56798:	ldr	r3, [r2, #12]
   5679c:	bic	r2, r0, #-1073741824	; 0xc0000000
   567a0:	add	r2, r2, #1
   567a4:	mov	r0, ip
   567a8:	blx	r3
   567ac:	str	r0, [sp, #16]
   567b0:	mov	r0, r4
   567b4:	bl	10f58 <strlen@plt>
   567b8:	ldr	r2, [sp, #16]
   567bc:	bic	r3, r0, #-1073741824	; 0xc0000000
   567c0:	add	r3, r3, #1
   567c4:	adds	r6, r6, r3
   567c8:	adc	r7, r7, r3, asr #31
   567cc:	cmp	r2, #0
   567d0:	ldreq	r2, [r5, #20]
   567d4:	beq	5654c <fputs@plt+0x45438>
   567d8:	ldr	r0, [sp, #36]	; 0x24
   567dc:	mov	r4, r8
   567e0:	mov	r8, r2
   567e4:	bl	1cddc <fputs@plt+0xbcc8>
   567e8:	ldr	r3, [sl, #28]
   567ec:	mov	r0, sl
   567f0:	mov	r2, #0
   567f4:	b	5646c <fputs@plt+0x45358>
   567f8:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   567fc:	orrspl	r2, ip, r3, ror r9
   56800:	andeq	r0, r0, r3, lsl r3
   56804:	andeq	pc, r3, r8, lsl #5
   56808:	andeq	lr, r3, r4, lsl #31
   5680c:	andeq	sl, r3, r8, ror r9
   56810:	andeq	r0, r0, r3, lsl r2
   56814:	andeq	lr, r3, ip, lsl lr
   56818:	ldrdeq	lr, [r3], -ip
   5681c:			; <UNDEFINED> instruction: 0x0003edbc
   56820:	andeq	lr, r3, r4, asr #24
   56824:	andeq	r4, r0, r6, lsl r0
   56828:	andeq	r8, r5, ip, asr #4
   5682c:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   56830:	push	{r4, r5, r6, r7, r8, lr}
   56834:	mov	r4, r0
   56838:	ldr	r5, [r0]
   5683c:	bl	55c20 <fputs@plt+0x44b0c>
   56840:	ldr	r3, [r4, #76]	; 0x4c
   56844:	cmp	r3, #0
   56848:	blt	568b8 <fputs@plt+0x457a4>
   5684c:	mov	r0, r4
   56850:	bl	2d03c <fputs@plt+0x1bf28>
   56854:	ldr	r1, [r4, #44]	; 0x2c
   56858:	mov	r0, r5
   5685c:	bl	1d100 <fputs@plt+0xbfec>
   56860:	ldrb	r3, [r4, #89]	; 0x59
   56864:	mov	r2, #0
   56868:	str	r2, [r4, #44]	; 0x2c
   5686c:	ands	r1, r3, #8
   56870:	ldrbne	r3, [r4, #87]	; 0x57
   56874:	movne	r1, r2
   56878:	orrne	r3, r3, #1
   5687c:	strbne	r3, [r4, #87]	; 0x57
   56880:	ldr	r0, [r4]
   56884:	bl	1d100 <fputs@plt+0xbfec>
   56888:	mov	r6, #0
   5688c:	ldr	r1, [r5, #56]	; 0x38
   56890:	ldr	r0, [r4, #80]	; 0x50
   56894:	mov	r7, #0
   56898:	ldr	r2, [pc, #108]	; 5690c <fputs@plt+0x457f8>
   5689c:	mov	r3, #0
   568a0:	and	r0, r0, r1
   568a4:	strd	r6, [r4, #136]	; 0x88
   568a8:	str	r2, [r4, #40]	; 0x28
   568ac:	str	r3, [r4, #44]	; 0x2c
   568b0:	str	r3, [r4, #20]
   568b4:	pop	{r4, r5, r6, r7, r8, pc}
   568b8:	ldr	r1, [r4, #80]	; 0x50
   568bc:	cmp	r1, #0
   568c0:	beq	56904 <fputs@plt+0x457f0>
   568c4:	ldrb	r3, [r4, #87]	; 0x57
   568c8:	tst	r3, #1
   568cc:	beq	56904 <fputs@plt+0x457f0>
   568d0:	ldr	r3, [r4, #44]	; 0x2c
   568d4:	cmp	r3, #0
   568d8:	moveq	r2, r3
   568dc:	ldrne	r2, [pc, #44]	; 56910 <fputs@plt+0x457fc>
   568e0:	addne	r2, pc, r2
   568e4:	mov	r0, r5
   568e8:	bl	3909c <fputs@plt+0x27f88>
   568ec:	ldr	r1, [r4, #44]	; 0x2c
   568f0:	mov	r0, r5
   568f4:	bl	1d100 <fputs@plt+0xbfec>
   568f8:	mov	r1, #0
   568fc:	str	r1, [r4, #44]	; 0x2c
   56900:	b	56880 <fputs@plt+0x4576c>
   56904:	ldr	r1, [r4, #44]	; 0x2c
   56908:	b	56880 <fputs@plt+0x4576c>
   5690c:	ldrtcs	lr, [ip], r5, lsr #21
   56910:	andeq	sp, r3, r0, ror #10
   56914:	push	{r4, r5, r6, lr}
   56918:	mov	r5, r0
   5691c:	ldr	r4, [pc, #48]	; 56954 <fputs@plt+0x45840>
   56920:	ldr	r2, [pc, #48]	; 56958 <fputs@plt+0x45844>
   56924:	ldr	r3, [r0, #40]	; 0x28
   56928:	cmp	r3, r4
   5692c:	cmpne	r3, r2
   56930:	moveq	r4, #1
   56934:	movne	r4, #0
   56938:	bne	56944 <fputs@plt+0x45830>
   5693c:	bl	56830 <fputs@plt+0x4571c>
   56940:	mov	r4, r0
   56944:	mov	r0, r5
   56948:	bl	22834 <fputs@plt+0x11720>
   5694c:	mov	r0, r4
   56950:	pop	{r4, r5, r6, pc}
   56954:	orrspl	r2, ip, r3, ror r9
   56958:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   5695c:	push	{r4, r5, r6, lr}
   56960:	subs	r4, r0, #0
   56964:	beq	569d0 <fputs@plt+0x458bc>
   56968:	ldr	r5, [r4]
   5696c:	cmp	r5, #0
   56970:	beq	569e8 <fputs@plt+0x458d4>
   56974:	ldrd	r2, [r4, #128]	; 0x80
   56978:	cmp	r2, #1
   5697c:	sbcs	r3, r3, #0
   56980:	blt	56994 <fputs@plt+0x45880>
   56984:	add	r2, r4, #168	; 0xa8
   56988:	add	r1, r4, #128	; 0x80
   5698c:	mov	r0, r5
   56990:	bl	1fa9c <fputs@plt+0xe988>
   56994:	mov	r0, r4
   56998:	bl	56914 <fputs@plt+0x45800>
   5699c:	ldr	r3, [pc, #96]	; 56a04 <fputs@plt+0x458f0>
   569a0:	ldrb	r2, [r5, #69]	; 0x45
   569a4:	sub	r3, r0, r3
   569a8:	clz	r3, r3
   569ac:	lsr	r3, r3, #5
   569b0:	cmp	r2, #0
   569b4:	orrne	r3, r3, #1
   569b8:	cmp	r3, #0
   569bc:	bne	569d8 <fputs@plt+0x458c4>
   569c0:	ldr	r4, [r5, #56]	; 0x38
   569c4:	and	r4, r4, r0
   569c8:	mov	r0, r5
   569cc:	bl	5506c <fputs@plt+0x43f58>
   569d0:	mov	r0, r4
   569d4:	pop	{r4, r5, r6, pc}
   569d8:	mov	r0, r5
   569dc:	bl	22a88 <fputs@plt+0x11974>
   569e0:	mov	r4, r0
   569e4:	b	569c8 <fputs@plt+0x458b4>
   569e8:	ldr	r1, [pc, #24]	; 56a08 <fputs@plt+0x458f4>
   569ec:	mov	r0, #21
   569f0:	add	r1, pc, r1
   569f4:	bl	355cc <fputs@plt+0x244b8>
   569f8:	ldr	r0, [pc, #12]	; 56a0c <fputs@plt+0x458f8>
   569fc:	pop	{r4, r5, r6, lr}
   56a00:	b	3566c <fputs@plt+0x24558>
   56a04:	andeq	r0, r0, sl, lsl #24
   56a08:	andeq	sp, r3, ip, lsl #12
   56a0c:	andeq	r1, r1, r7, lsr #23
   56a10:	push	{r4, r5, r6, lr}
   56a14:	subs	r4, r0, #0
   56a18:	moveq	r5, r4
   56a1c:	beq	56a3c <fputs@plt+0x45928>
   56a20:	ldr	r0, [r4, #20]
   56a24:	ldr	r6, [r4, #24]
   56a28:	bl	5695c <fputs@plt+0x45848>
   56a2c:	mov	r1, r4
   56a30:	mov	r5, r0
   56a34:	mov	r0, r6
   56a38:	bl	1d100 <fputs@plt+0xbfec>
   56a3c:	mov	r0, r5
   56a40:	pop	{r4, r5, r6, pc}
   56a44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   56a48:	subs	r8, r0, #0
   56a4c:	ldr	r9, [sp, #32]
   56a50:	beq	56b34 <fputs@plt+0x45a20>
   56a54:	mov	ip, r3
   56a58:	ldr	r7, [r8, #24]
   56a5c:	lsr	r6, ip, #31
   56a60:	orrs	r6, r6, r2, lsr #31
   56a64:	mov	r3, r1
   56a68:	beq	56aa4 <fputs@plt+0x45990>
   56a6c:	mov	r4, #1
   56a70:	mov	r6, #0
   56a74:	str	r4, [r7, #52]	; 0x34
   56a78:	mov	r1, r4
   56a7c:	mov	r0, r7
   56a80:	bl	22a20 <fputs@plt+0x1190c>
   56a84:	ldrb	r3, [r7, #69]	; 0x45
   56a88:	cmp	r3, #0
   56a8c:	orrne	r6, r6, #1
   56a90:	cmp	r6, #0
   56a94:	bne	56b20 <fputs@plt+0x45a0c>
   56a98:	ldr	r0, [r7, #56]	; 0x38
   56a9c:	and	r0, r0, r4
   56aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   56aa4:	ldr	r0, [r8, #4]
   56aa8:	adds	r4, r2, ip
   56aac:	asr	r5, r2, #31
   56ab0:	adc	r5, r5, ip, asr #31
   56ab4:	asr	r1, r0, #31
   56ab8:	cmp	r0, r4
   56abc:	sbcs	r1, r1, r5
   56ac0:	blt	56a6c <fputs@plt+0x45958>
   56ac4:	ldr	r5, [r8, #20]
   56ac8:	cmp	r5, #0
   56acc:	beq	56b2c <fputs@plt+0x45a18>
   56ad0:	ldr	r1, [r8, #16]
   56ad4:	mov	r0, r1
   56ad8:	ldr	lr, [r1]
   56adc:	ldr	r1, [r8, #8]
   56ae0:	ldr	r4, [lr, #4]
   56ae4:	ldr	lr, [lr]
   56ae8:	add	r1, ip, r1
   56aec:	str	lr, [r4, #4]
   56af0:	blx	r9
   56af4:	cmp	r0, #4
   56af8:	mov	r4, r0
   56afc:	beq	56b40 <fputs@plt+0x45a2c>
   56b00:	cmp	r0, #0
   56b04:	str	r0, [r5, #80]	; 0x50
   56b08:	str	r0, [r7, #52]	; 0x34
   56b0c:	bne	56b50 <fputs@plt+0x45a3c>
   56b10:	ldr	r3, [r7, #240]	; 0xf0
   56b14:	cmp	r3, #0
   56b18:	bne	56a78 <fputs@plt+0x45964>
   56b1c:	b	56a84 <fputs@plt+0x45970>
   56b20:	mov	r0, r7
   56b24:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   56b28:	b	22a88 <fputs@plt+0x11974>
   56b2c:	mov	r4, #4
   56b30:	b	56a70 <fputs@plt+0x4595c>
   56b34:	ldr	r0, [pc, #40]	; 56b64 <fputs@plt+0x45a50>
   56b38:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   56b3c:	b	3566c <fputs@plt+0x24558>
   56b40:	mov	r0, r5
   56b44:	bl	56914 <fputs@plt+0x45800>
   56b48:	str	r6, [r8, #20]
   56b4c:	b	56a70 <fputs@plt+0x4595c>
   56b50:	ldr	r6, [pc, #16]	; 56b68 <fputs@plt+0x45a54>
   56b54:	sub	r6, r0, r6
   56b58:	clz	r6, r6
   56b5c:	lsr	r6, r6, #5
   56b60:	b	56a78 <fputs@plt+0x45964>
   56b64:	andeq	r3, r1, r7, asr #30
   56b68:	andeq	r0, r0, sl, lsl #24
   56b6c:	ldr	ip, [pc, #24]	; 56b8c <fputs@plt+0x45a78>
   56b70:	push	{lr}		; (str lr, [sp, #-4]!)
   56b74:	sub	sp, sp, #12
   56b78:	add	ip, pc, ip
   56b7c:	str	ip, [sp]
   56b80:	bl	56a44 <fputs@plt+0x45930>
   56b84:	add	sp, sp, #12
   56b88:	pop	{pc}		; (ldr pc, [sp], #4)
   56b8c:			; <UNDEFINED> instruction: 0xffffbd6c
   56b90:	ldr	ip, [pc, #24]	; 56bb0 <fputs@plt+0x45a9c>
   56b94:	push	{lr}		; (str lr, [sp, #-4]!)
   56b98:	sub	sp, sp, #12
   56b9c:	add	ip, pc, ip
   56ba0:	str	ip, [sp]
   56ba4:	bl	56a44 <fputs@plt+0x45930>
   56ba8:	add	sp, sp, #12
   56bac:	pop	{pc}		; (ldr pc, [sp], #4)
   56bb0:			; <UNDEFINED> instruction: 0xffffbf34
   56bb4:	push	{r4, r5, r6, r7, r8, lr}
   56bb8:	subs	r4, r0, #0
   56bbc:	beq	56c68 <fputs@plt+0x45b54>
   56bc0:	ldrd	r2, [r4, #128]	; 0x80
   56bc4:	ldr	r5, [r4]
   56bc8:	cmp	r2, #1
   56bcc:	sbcs	r3, r3, #0
   56bd0:	blt	56be4 <fputs@plt+0x45ad0>
   56bd4:	add	r2, r4, #168	; 0xa8
   56bd8:	add	r1, r4, #128	; 0x80
   56bdc:	mov	r0, r5
   56be0:	bl	1fa9c <fputs@plt+0xe988>
   56be4:	mov	r0, r4
   56be8:	bl	56830 <fputs@plt+0x4571c>
   56bec:	ldr	r1, [pc, #124]	; 56c70 <fputs@plt+0x45b5c>
   56bf0:	mov	r6, #0
   56bf4:	mov	r7, #0
   56bf8:	mov	r3, #0
   56bfc:	mvn	r2, #0
   56c00:	str	r1, [r4, #40]	; 0x28
   56c04:	mov	ip, #2
   56c08:	mov	r1, #1
   56c0c:	str	r3, [r4, #80]	; 0x50
   56c10:	str	r3, [r4, #92]	; 0x5c
   56c14:	str	r3, [r4, #104]	; 0x68
   56c18:	strd	r6, [r4, #144]	; 0x90
   56c1c:	str	r2, [r4, #76]	; 0x4c
   56c20:	strb	r2, [r4, #88]	; 0x58
   56c24:	strb	ip, [r4, #86]	; 0x56
   56c28:	str	r1, [r4, #72]	; 0x48
   56c2c:	ldr	r3, [pc, #64]	; 56c74 <fputs@plt+0x45b60>
   56c30:	ldrb	r2, [r5, #69]	; 0x45
   56c34:	sub	r3, r0, r3
   56c38:	clz	r3, r3
   56c3c:	lsr	r3, r3, #5
   56c40:	cmp	r2, #0
   56c44:	orrne	r3, r3, #1
   56c48:	cmp	r3, #0
   56c4c:	bne	56c5c <fputs@plt+0x45b48>
   56c50:	ldr	r4, [r5, #56]	; 0x38
   56c54:	and	r0, r0, r4
   56c58:	pop	{r4, r5, r6, r7, r8, pc}
   56c5c:	mov	r0, r5
   56c60:	pop	{r4, r5, r6, r7, r8, lr}
   56c64:	b	22a88 <fputs@plt+0x11974>
   56c68:	mov	r0, r4
   56c6c:	pop	{r4, r5, r6, r7, r8, pc}
   56c70:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   56c74:	andeq	r0, r0, sl, lsl #24
   56c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56c7c:	sub	sp, sp, #76	; 0x4c
   56c80:	cmp	r1, #0
   56c84:	mov	ip, r1
   56c88:	str	r1, [sp, #24]
   56c8c:	mov	r1, #0
   56c90:	str	r2, [sp, #36]	; 0x24
   56c94:	str	r3, [sp, #40]	; 0x28
   56c98:	str	r1, [sp, #64]	; 0x40
   56c9c:	str	r1, [sp, #60]	; 0x3c
   56ca0:	str	r1, [sp, #56]	; 0x38
   56ca4:	str	r1, [sp, #68]	; 0x44
   56ca8:	mov	r5, r0
   56cac:	beq	56fa4 <fputs@plt+0x45e90>
   56cb0:	ldr	ip, [ip]
   56cb4:	mov	r6, r2
   56cb8:	mov	r7, r3
   56cbc:	lsl	r2, ip, #4
   56cc0:	mov	r3, r1
   56cc4:	mov	r4, ip
   56cc8:	str	ip, [sp, #28]
   56ccc:	bl	25490 <fputs@plt+0x1437c>
   56cd0:	mov	r2, r6
   56cd4:	mov	r1, r7
   56cd8:	cmp	r4, #0
   56cdc:	strh	r4, [r2]
   56ce0:	str	r0, [sp, #20]
   56ce4:	str	r0, [r1]
   56ce8:	ble	56fec <fputs@plt+0x45ed8>
   56cec:	ldrb	r3, [r5, #69]	; 0x45
   56cf0:	cmp	r3, #0
   56cf4:	bne	56fec <fputs@plt+0x45ed8>
   56cf8:	ldr	r1, [pc, #784]	; 57010 <fputs@plt+0x45efc>
   56cfc:	ldr	r9, [pc, #784]	; 57014 <fputs@plt+0x45f00>
   56d00:	add	r1, pc, r1
   56d04:	ldr	r4, [pc, #780]	; 57018 <fputs@plt+0x45f04>
   56d08:	ldr	r8, [pc, #780]	; 5701c <fputs@plt+0x45f08>
   56d0c:	str	r1, [sp, #44]	; 0x2c
   56d10:	ldr	r1, [pc, #776]	; 57020 <fputs@plt+0x45f0c>
   56d14:	add	r9, pc, r9
   56d18:	add	r4, pc, r4
   56d1c:	add	r8, pc, r8
   56d20:	mov	sl, r3
   56d24:	add	r7, sp, #56	; 0x38
   56d28:	add	r1, pc, r1
   56d2c:	str	r3, [sp, #12]
   56d30:	str	r1, [sp, #32]
   56d34:	str	r0, [sp, #16]
   56d38:	ldr	r3, [sp, #24]
   56d3c:	ldr	r2, [sp, #12]
   56d40:	ldr	r3, [r3, #4]
   56d44:	add	r1, r3, r2
   56d48:	ldr	r3, [r3, r2]
   56d4c:	b	56d70 <fputs@plt+0x45c5c>
   56d50:	ldr	r2, [r3, #4]
   56d54:	tst	r2, #4096	; 0x1000
   56d58:	beq	56d78 <fputs@plt+0x45c64>
   56d5c:	tst	r2, #262144	; 0x40000
   56d60:	ldrne	r3, [r3, #20]
   56d64:	ldreq	r3, [r3, #12]
   56d68:	ldrne	r3, [r3, #4]
   56d6c:	ldrne	r3, [r3]
   56d70:	cmp	r3, #0
   56d74:	bne	56d50 <fputs@plt+0x45c3c>
   56d78:	ldr	r2, [r1, #4]
   56d7c:	cmp	r2, #0
   56d80:	beq	56f08 <fputs@plt+0x45df4>
   56d84:	ldr	r1, [sp, #32]
   56d88:	mov	r0, r5
   56d8c:	bl	42ec4 <fputs@plt+0x31db0>
   56d90:	mov	r3, #0
   56d94:	str	r3, [sp, #48]	; 0x30
   56d98:	subs	fp, r0, #0
   56d9c:	addne	r3, sp, #48	; 0x30
   56da0:	addne	r6, sp, #52	; 0x34
   56da4:	strne	r3, [sp, #8]
   56da8:	beq	56e64 <fputs@plt+0x45d50>
   56dac:	mov	r2, r6
   56db0:	mov	r1, fp
   56db4:	mov	r0, r7
   56db8:	bl	175dc <fputs@plt+0x64c8>
   56dbc:	cmp	r0, #0
   56dc0:	beq	56f40 <fputs@plt+0x45e2c>
   56dc4:	ldr	r2, [r0, #8]
   56dc8:	cmp	r2, #0
   56dcc:	beq	56f40 <fputs@plt+0x45e2c>
   56dd0:	mov	r0, fp
   56dd4:	bl	10f58 <strlen@plt>
   56dd8:	bics	r2, r0, #-1073741824	; 0xc0000000
   56ddc:	beq	56e2c <fputs@plt+0x45d18>
   56de0:	subs	r1, r2, #1
   56de4:	beq	56e20 <fputs@plt+0x45d0c>
   56de8:	ldrb	ip, [fp, r1]
   56dec:	add	r0, r9, ip
   56df0:	ldrb	r0, [r0, #64]	; 0x40
   56df4:	tst	r0, #4
   56df8:	beq	56e24 <fputs@plt+0x45d10>
   56dfc:	add	lr, fp, r1
   56e00:	b	56e18 <fputs@plt+0x45d04>
   56e04:	ldrb	ip, [lr, #-1]!
   56e08:	add	r3, r4, ip
   56e0c:	ldrb	r3, [r3, #64]	; 0x40
   56e10:	tst	r3, #4
   56e14:	beq	56e24 <fputs@plt+0x45d10>
   56e18:	subs	r1, r1, #1
   56e1c:	bne	56e04 <fputs@plt+0x45cf0>
   56e20:	ldrb	ip, [fp]
   56e24:	cmp	ip, #58	; 0x3a
   56e28:	moveq	r2, r1
   56e2c:	ldr	ip, [sp, #48]	; 0x30
   56e30:	mov	r3, fp
   56e34:	add	ip, ip, #1
   56e38:	str	ip, [sp]
   56e3c:	mov	r1, r8
   56e40:	mov	r0, r5
   56e44:	str	ip, [sp, #48]	; 0x30
   56e48:	bl	42ec4 <fputs@plt+0x31db0>
   56e4c:	ldr	r2, [sp, #48]	; 0x30
   56e50:	cmp	r2, #3
   56e54:	mov	fp, r0
   56e58:	bhi	56f30 <fputs@plt+0x45e1c>
   56e5c:	cmp	fp, #0
   56e60:	bne	56dac <fputs@plt+0x45c98>
   56e64:	ldr	r2, [sp, #20]
   56e68:	mov	r3, #0
   56e6c:	str	r3, [r2, sl, lsl #4]
   56e70:	ldr	r3, [sp, #28]
   56e74:	add	sl, sl, #1
   56e78:	cmp	r3, sl
   56e7c:	ldr	r3, [sp, #16]
   56e80:	add	r3, r3, #16
   56e84:	str	r3, [sp, #16]
   56e88:	beq	56ea4 <fputs@plt+0x45d90>
   56e8c:	ldrb	r3, [r5, #69]	; 0x45
   56e90:	ldr	r2, [sp, #12]
   56e94:	cmp	r3, #0
   56e98:	add	r2, r2, #20
   56e9c:	str	r2, [sp, #12]
   56ea0:	beq	56d38 <fputs@plt+0x45c24>
   56ea4:	mov	r0, r7
   56ea8:	bl	1ce18 <fputs@plt+0xbd04>
   56eac:	ldrb	r3, [r5, #69]	; 0x45
   56eb0:	cmp	r3, #0
   56eb4:	beq	56fcc <fputs@plt+0x45eb8>
   56eb8:	ldr	r6, [sp, #20]
   56ebc:	mov	r4, #0
   56ec0:	ldr	r1, [r6, r4, lsl #4]
   56ec4:	mov	r0, r5
   56ec8:	add	r4, r4, #1
   56ecc:	bl	1d100 <fputs@plt+0xbfec>
   56ed0:	cmp	sl, r4
   56ed4:	bne	56ec0 <fputs@plt+0x45dac>
   56ed8:	mov	r0, r5
   56edc:	ldr	r1, [sp, #20]
   56ee0:	bl	1d100 <fputs@plt+0xbfec>
   56ee4:	ldr	r2, [sp, #40]	; 0x28
   56ee8:	mov	r3, #0
   56eec:	mov	r0, #7
   56ef0:	str	r3, [r2]
   56ef4:	ldr	r2, [sp, #36]	; 0x24
   56ef8:	strh	r3, [r2]
   56efc:	add	sp, sp, #76	; 0x4c
   56f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56f04:	ldr	r3, [r3, #16]
   56f08:	ldrb	r2, [r3]
   56f0c:	cmp	r2, #122	; 0x7a
   56f10:	beq	56f04 <fputs@plt+0x45df0>
   56f14:	cmp	r2, #152	; 0x98
   56f18:	beq	56f80 <fputs@plt+0x45e6c>
   56f1c:	cmp	r2, #27
   56f20:	ldreq	r2, [r3, #8]
   56f24:	beq	56d84 <fputs@plt+0x45c70>
   56f28:	ldr	r2, [r1, #8]
   56f2c:	b	56d84 <fputs@plt+0x45c70>
   56f30:	ldr	r1, [sp, #8]
   56f34:	mov	r0, #4
   56f38:	bl	46a6c <fputs@plt+0x35958>
   56f3c:	b	56e5c <fputs@plt+0x45d48>
   56f40:	ldr	r3, [sp, #20]
   56f44:	ldr	r6, [sp, #16]
   56f48:	mov	r1, fp
   56f4c:	str	fp, [r3, sl, lsl #4]
   56f50:	mov	r2, r6
   56f54:	mov	r0, r7
   56f58:	bl	2341c <fputs@plt+0x12308>
   56f5c:	cmp	r6, r0
   56f60:	bne	56e70 <fputs@plt+0x45d5c>
   56f64:	ldr	r3, [r5, #68]	; 0x44
   56f68:	ldr	r2, [pc, #180]	; 57024 <fputs@plt+0x45f10>
   56f6c:	tst	r3, r2
   56f70:	bne	56e70 <fputs@plt+0x45d5c>
   56f74:	mov	r0, r5
   56f78:	bl	1d7c4 <fputs@plt+0xc6b0>
   56f7c:	b	56e70 <fputs@plt+0x45d5c>
   56f80:	ldr	r2, [r3, #44]	; 0x2c
   56f84:	cmp	r2, #0
   56f88:	beq	56f28 <fputs@plt+0x45e14>
   56f8c:	ldrsh	r3, [r3, #32]
   56f90:	cmp	r3, #0
   56f94:	blt	56fd8 <fputs@plt+0x45ec4>
   56f98:	ldr	r2, [r2, #4]
   56f9c:	ldr	r2, [r2, r3, lsl #4]
   56fa0:	b	56d84 <fputs@plt+0x45c70>
   56fa4:	ldr	r2, [sp, #36]	; 0x24
   56fa8:	ldr	r3, [sp, #24]
   56fac:	add	r0, sp, #56	; 0x38
   56fb0:	strh	r3, [r2]
   56fb4:	ldr	r2, [sp, #40]	; 0x28
   56fb8:	str	r3, [r2]
   56fbc:	bl	1ce18 <fputs@plt+0xbd04>
   56fc0:	ldrb	r3, [r5, #69]	; 0x45
   56fc4:	cmp	r3, #0
   56fc8:	bne	57004 <fputs@plt+0x45ef0>
   56fcc:	mov	r0, #0
   56fd0:	add	sp, sp, #76	; 0x4c
   56fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56fd8:	ldrsh	r3, [r2, #32]
   56fdc:	cmp	r3, #0
   56fe0:	ldrlt	r2, [sp, #44]	; 0x2c
   56fe4:	blt	56d84 <fputs@plt+0x45c70>
   56fe8:	b	56f98 <fputs@plt+0x45e84>
   56fec:	add	r0, sp, #56	; 0x38
   56ff0:	bl	1ce18 <fputs@plt+0xbd04>
   56ff4:	ldrb	r3, [r5, #69]	; 0x45
   56ff8:	cmp	r3, #0
   56ffc:	bne	56ed8 <fputs@plt+0x45dc4>
   57000:	b	56fcc <fputs@plt+0x45eb8>
   57004:	ldr	r3, [sp, #24]
   57008:	str	r3, [sp, #20]
   5700c:	b	56ed8 <fputs@plt+0x45dc4>
   57010:	andeq	r0, r4, ip, asr #20
   57014:	andeq	r9, r3, ip, lsr #29
   57018:	andeq	r9, r3, r8, lsr #29
   5701c:	andeq	lr, r3, r4, lsr r4
   57020:	andeq	sp, r3, r8, lsl r1
   57024:	rscseq	pc, pc, r0, lsl #30
   57028:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5702c:	mov	r8, r0
   57030:	ldr	r7, [r0]
   57034:	mov	r2, #0
   57038:	mov	r5, r1
   5703c:	ldr	r6, [r7, #24]
   57040:	bic	r3, r6, #4
   57044:	orr	r3, r3, #64	; 0x40
   57048:	str	r3, [r7, #24]
   5704c:	bl	23010 <fputs@plt+0x11efc>
   57050:	ldr	r3, [r8, #68]	; 0x44
   57054:	cmp	r3, #0
   57058:	beq	57064 <fputs@plt+0x45f50>
   5705c:	b	570e8 <fputs@plt+0x45fd4>
   57060:	mov	r5, r4
   57064:	ldr	r4, [r5, #48]	; 0x30
   57068:	cmp	r4, #0
   5706c:	bne	57060 <fputs@plt+0x45f4c>
   57070:	str	r6, [r7, #24]
   57074:	mov	r2, #72	; 0x48
   57078:	mov	r3, #0
   5707c:	mov	r0, r7
   57080:	bl	25490 <fputs@plt+0x1437c>
   57084:	subs	r6, r0, #0
   57088:	beq	570e8 <fputs@plt+0x45fd4>
   5708c:	mov	r9, r5
   57090:	mov	r2, #1
   57094:	ldr	r1, [r9], #28
   57098:	mov	r3, #200	; 0xc8
   5709c:	strh	r2, [r6, #36]	; 0x24
   570a0:	strh	r3, [r6, #38]	; 0x26
   570a4:	add	r2, r6, #34	; 0x22
   570a8:	add	r3, r6, #4
   570ac:	str	r4, [r6]
   570b0:	ldr	r0, [r8]
   570b4:	bl	56c78 <fputs@plt+0x45b64>
   570b8:	mov	r3, r9
   570bc:	mov	r2, r5
   570c0:	mov	r1, r6
   570c4:	mov	r0, r8
   570c8:	bl	4109c <fputs@plt+0x2ff88>
   570cc:	mvn	r3, #0
   570d0:	strh	r3, [r6, #32]
   570d4:	ldrb	r3, [r7, #69]	; 0x45
   570d8:	cmp	r3, #0
   570dc:	bne	570f4 <fputs@plt+0x45fe0>
   570e0:	mov	r0, r6
   570e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   570e8:	mov	r6, #0
   570ec:	mov	r0, r6
   570f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   570f4:	mov	r1, r6
   570f8:	mov	r0, r7
   570fc:	bl	236d0 <fputs@plt+0x125bc>
   57100:	mov	r6, r4
   57104:	b	570e0 <fputs@plt+0x45fcc>
   57108:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5710c:	mov	r5, r1
   57110:	ldrb	r3, [r1, #42]	; 0x2a
   57114:	sub	sp, sp, #16
   57118:	mov	r7, r0
   5711c:	tst	r3, #16
   57120:	ldr	r4, [r0]
   57124:	beq	571cc <fputs@plt+0x460b8>
   57128:	ldr	r3, [r1, #56]	; 0x38
   5712c:	cmp	r3, #0
   57130:	bne	57144 <fputs@plt+0x46030>
   57134:	b	57160 <fputs@plt+0x4604c>
   57138:	ldr	r3, [r3, #24]
   5713c:	cmp	r3, #0
   57140:	beq	57160 <fputs@plt+0x4604c>
   57144:	ldr	r2, [r3]
   57148:	cmp	r4, r2
   5714c:	bne	57138 <fputs@plt+0x46024>
   57150:	mov	r6, #0
   57154:	mov	r0, r6
   57158:	add	sp, sp, #16
   5715c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   57160:	ldr	r3, [r5, #52]	; 0x34
   57164:	add	r6, sp, #12
   57168:	mov	r2, r6
   5716c:	ldr	r1, [r3]
   57170:	add	r0, r4, #320	; 0x140
   57174:	bl	175dc <fputs@plt+0x64c8>
   57178:	cmp	r0, #0
   5717c:	beq	57320 <fputs@plt+0x4620c>
   57180:	ldr	r2, [r0, #8]
   57184:	cmp	r2, #0
   57188:	beq	57320 <fputs@plt+0x4620c>
   5718c:	ldr	r3, [r2]
   57190:	mov	ip, #0
   57194:	mov	r1, r5
   57198:	ldr	r3, [r3, #8]
   5719c:	mov	r0, r4
   571a0:	str	r6, [sp]
   571a4:	str	ip, [sp, #12]
   571a8:	bl	42fbc <fputs@plt+0x31ea8>
   571ac:	cmp	r0, #0
   571b0:	bne	57230 <fputs@plt+0x4611c>
   571b4:	ldr	r1, [sp, #12]
   571b8:	mov	r0, r4
   571bc:	bl	1d100 <fputs@plt+0xbfec>
   571c0:	ldrb	r3, [r5, #42]	; 0x2a
   571c4:	tst	r3, #16
   571c8:	bne	57150 <fputs@plt+0x4603c>
   571cc:	ldrsh	r6, [r5, #34]	; 0x22
   571d0:	cmp	r6, #0
   571d4:	bgt	57150 <fputs@plt+0x4603c>
   571d8:	bne	57304 <fputs@plt+0x461f0>
   571dc:	ldr	r8, [r5, #24]
   571e0:	cmp	r8, #0
   571e4:	beq	57258 <fputs@plt+0x46144>
   571e8:	ldr	r3, [r4, #256]	; 0x100
   571ec:	ldr	r0, [r7]
   571f0:	add	r3, r3, #1
   571f4:	str	r3, [r4, #256]	; 0x100
   571f8:	mov	r1, r8
   571fc:	add	r3, r5, #4
   57200:	add	r2, r5, #34	; 0x22
   57204:	bl	56c78 <fputs@plt+0x45b64>
   57208:	ldr	r3, [r4, #256]	; 0x100
   5720c:	sub	r3, r3, #1
   57210:	str	r3, [r4, #256]	; 0x100
   57214:	ldr	r2, [r5, #64]	; 0x40
   57218:	mov	r0, r6
   5721c:	ldrh	r3, [r2, #78]	; 0x4e
   57220:	orr	r3, r3, #2
   57224:	strh	r3, [r2, #78]	; 0x4e
   57228:	add	sp, sp, #16
   5722c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   57230:	ldr	r1, [pc, #276]	; 5734c <fputs@plt+0x46238>
   57234:	mov	r0, r7
   57238:	ldr	r2, [sp, #12]
   5723c:	add	r1, pc, r1
   57240:	bl	39630 <fputs@plt+0x2851c>
   57244:	mov	r0, r4
   57248:	ldr	r1, [sp, #12]
   5724c:	bl	1d100 <fputs@plt+0xbfec>
   57250:	mov	r6, #1
   57254:	b	57154 <fputs@plt+0x46040>
   57258:	mov	r2, r8
   5725c:	ldr	r1, [r5, #12]
   57260:	mov	r0, r4
   57264:	bl	261d4 <fputs@plt+0x150c0>
   57268:	subs	r9, r0, #0
   5726c:	moveq	r6, #1
   57270:	beq	57214 <fputs@plt+0x46100>
   57274:	ldr	r1, [r9, #28]
   57278:	mov	r0, r7
   5727c:	ldr	r6, [r7, #72]	; 0x48
   57280:	bl	19490 <fputs@plt+0x837c>
   57284:	ldr	r3, [r4, #256]	; 0x100
   57288:	mvn	r2, #0
   5728c:	add	r3, r3, #1
   57290:	strh	r2, [r5, #34]	; 0x22
   57294:	ldr	sl, [r4, #296]	; 0x128
   57298:	str	r3, [r4, #256]	; 0x100
   5729c:	str	r8, [r4, #296]	; 0x128
   572a0:	mov	r1, r9
   572a4:	mov	r0, r7
   572a8:	bl	57028 <fputs@plt+0x45f14>
   572ac:	ldr	r3, [r4, #256]	; 0x100
   572b0:	str	sl, [r4, #296]	; 0x128
   572b4:	sub	r3, r3, #1
   572b8:	str	r3, [r4, #256]	; 0x100
   572bc:	str	r6, [r7, #72]	; 0x48
   572c0:	subs	r3, r0, #0
   572c4:	beq	57340 <fputs@plt+0x4622c>
   572c8:	ldrsh	r0, [r3, #34]	; 0x22
   572cc:	ldr	r2, [r3, #4]
   572d0:	mov	r1, r3
   572d4:	strh	r0, [r5, #34]	; 0x22
   572d8:	str	r2, [r5, #4]
   572dc:	mov	r0, r4
   572e0:	strh	r8, [r3, #34]	; 0x22
   572e4:	str	r8, [r3, #4]
   572e8:	mov	r6, r8
   572ec:	bl	236d0 <fputs@plt+0x125bc>
   572f0:	mov	r1, r9
   572f4:	mov	r0, r4
   572f8:	mov	r2, #1
   572fc:	bl	23944 <fputs@plt+0x12830>
   57300:	b	57214 <fputs@plt+0x46100>
   57304:	ldr	r1, [pc, #68]	; 57350 <fputs@plt+0x4623c>
   57308:	ldr	r2, [r5]
   5730c:	mov	r0, r7
   57310:	add	r1, pc, r1
   57314:	bl	39630 <fputs@plt+0x2851c>
   57318:	mov	r6, #1
   5731c:	b	57154 <fputs@plt+0x46040>
   57320:	ldr	r3, [r5, #52]	; 0x34
   57324:	ldr	r1, [pc, #40]	; 57354 <fputs@plt+0x46240>
   57328:	mov	r0, r7
   5732c:	add	r1, pc, r1
   57330:	ldr	r2, [r3]
   57334:	bl	39630 <fputs@plt+0x2851c>
   57338:	mov	r6, #1
   5733c:	b	57154 <fputs@plt+0x46040>
   57340:	mov	r6, #1
   57344:	strh	r3, [r5, #34]	; 0x22
   57348:	b	572f0 <fputs@plt+0x461dc>
   5734c:	andeq	ip, r3, r4, lsl #24
   57350:	andeq	sp, r3, ip, asr lr
   57354:	andeq	sp, r3, ip, lsr #28
   57358:	push	{r4, r5, r6, r7, r8, lr}
   5735c:	mov	r5, r0
   57360:	ldr	r0, [r2]
   57364:	bl	2a848 <fputs@plt+0x19734>
   57368:	ldr	r6, [pc, #76]	; 573bc <fputs@plt+0x462a8>
   5736c:	add	r6, pc, r6
   57370:	cmp	r0, #1
   57374:	movge	r4, r0
   57378:	movlt	r4, #1
   5737c:	mov	r2, r4
   57380:	asr	r3, r4, #31
   57384:	mov	r0, r5
   57388:	bl	2d5d0 <fputs@plt+0x1c4bc>
   5738c:	subs	r7, r0, #0
   57390:	popeq	{r4, r5, r6, r7, r8, pc}
   57394:	mov	r1, r7
   57398:	mov	r0, r4
   5739c:	bl	46a6c <fputs@plt+0x35958>
   573a0:	ldr	r3, [pc, #24]	; 573c0 <fputs@plt+0x462ac>
   573a4:	mov	r2, r4
   573a8:	mov	r1, r7
   573ac:	ldr	r3, [r6, r3]
   573b0:	mov	r0, r5
   573b4:	pop	{r4, r5, r6, r7, r8, lr}
   573b8:	b	2d670 <fputs@plt+0x1c55c>
   573bc:	andeq	r2, r5, ip, lsl #25
   573c0:	andeq	r0, r0, r4, lsr #2
   573c4:	push	{r4, lr}
   573c8:	sub	sp, sp, #8
   573cc:	mov	r1, sp
   573d0:	mov	r4, r0
   573d4:	mov	r0, #8
   573d8:	bl	46a6c <fputs@plt+0x35958>
   573dc:	ldrd	r2, [sp]
   573e0:	cmp	r2, #0
   573e4:	sbcs	r1, r3, #0
   573e8:	bge	573fc <fputs@plt+0x462e8>
   573ec:	rsbs	r2, r2, #0
   573f0:	bic	r3, r3, #-2147483648	; 0x80000000
   573f4:	rsc	r3, r3, #0
   573f8:	strd	r2, [sp]
   573fc:	mov	r0, r4
   57400:	bl	2a910 <fputs@plt+0x197fc>
   57404:	add	sp, sp, #8
   57408:	pop	{r4, pc}
   5740c:	push	{r4, r5, r6, lr}
   57410:	mov	r4, r0
   57414:	bl	2bd58 <fputs@plt+0x1ac44>
   57418:	subs	r5, r0, #0
   5741c:	bne	574ac <fputs@plt+0x46398>
   57420:	ldr	r3, [pc, #140]	; 574b4 <fputs@plt+0x463a0>
   57424:	add	r3, pc, r3
   57428:	ldr	lr, [r3, #336]	; 0x150
   5742c:	ldr	r0, [r3, #340]	; 0x154
   57430:	cmp	lr, #0
   57434:	moveq	r2, #4
   57438:	moveq	r3, r5
   5743c:	beq	57480 <fputs@plt+0x4636c>
   57440:	ldr	r3, [r0]
   57444:	cmp	r4, r3
   57448:	movne	r1, r0
   5744c:	movne	r2, r5
   57450:	bne	57468 <fputs@plt+0x46354>
   57454:	b	574ac <fputs@plt+0x46398>
   57458:	ldr	ip, [r1, #4]!
   5745c:	mov	r2, r3
   57460:	cmp	ip, r4
   57464:	beq	574ac <fputs@plt+0x46398>
   57468:	add	r3, r2, #1
   5746c:	cmp	r3, lr
   57470:	bne	57458 <fputs@plt+0x46344>
   57474:	add	r2, r2, #2
   57478:	mov	r3, #0
   5747c:	lsl	r2, r2, #2
   57480:	bl	2c664 <fputs@plt+0x1b550>
   57484:	cmp	r0, #0
   57488:	moveq	r5, #7
   5748c:	beq	574ac <fputs@plt+0x46398>
   57490:	ldr	r3, [pc, #32]	; 574b8 <fputs@plt+0x463a4>
   57494:	add	r3, pc, r3
   57498:	ldr	r2, [r3, #336]	; 0x150
   5749c:	str	r0, [r3, #340]	; 0x154
   574a0:	add	r1, r2, #1
   574a4:	str	r4, [r0, r2, lsl #2]
   574a8:	str	r1, [r3, #336]	; 0x150
   574ac:	mov	r0, r5
   574b0:	pop	{r4, r5, r6, pc}
   574b4:	andeq	r7, r5, r4, lsr #8
   574b8:			; <UNDEFINED> instruction: 0x000573b4
   574bc:	push	{r4, r5, r6, lr}
   574c0:	bl	2bd58 <fputs@plt+0x1ac44>
   574c4:	subs	r4, r0, #0
   574c8:	popne	{r4, r5, r6, pc}
   574cc:	ldr	r5, [pc, #20]	; 574e8 <fputs@plt+0x463d4>
   574d0:	add	r5, pc, r5
   574d4:	ldr	r0, [r5, #340]	; 0x154
   574d8:	bl	1cd68 <fputs@plt+0xbc54>
   574dc:	str	r4, [r5, #340]	; 0x154
   574e0:	str	r4, [r5, #336]	; 0x150
   574e4:	pop	{r4, r5, r6, pc}
   574e8:	andeq	r7, r5, r8, ror r3
   574ec:	push	{r4, r5, r6, lr}
   574f0:	ldr	r5, [pc, #236]	; 575e4 <fputs@plt+0x464d0>
   574f4:	ldr	r4, [pc, #236]	; 575e8 <fputs@plt+0x464d4>
   574f8:	add	r5, pc, r5
   574fc:	add	r4, pc, r4
   57500:	ldr	r3, [r5, #228]	; 0xe4
   57504:	cmp	r3, #0
   57508:	bne	57578 <fputs@plt+0x46464>
   5750c:	ldr	r3, [pc, #216]	; 575ec <fputs@plt+0x464d8>
   57510:	add	r3, pc, r3
   57514:	ldr	r2, [r3, #244]	; 0xf4
   57518:	cmp	r2, #0
   5751c:	beq	57544 <fputs@plt+0x46430>
   57520:	ldr	r2, [r3, #120]	; 0x78
   57524:	cmp	r2, #0
   57528:	beq	57534 <fputs@plt+0x46420>
   5752c:	ldr	r0, [r3, #112]	; 0x70
   57530:	blx	r2
   57534:	ldr	r3, [pc, #180]	; 575f0 <fputs@plt+0x464dc>
   57538:	mov	r2, #0
   5753c:	add	r3, pc, r3
   57540:	str	r2, [r3, #244]	; 0xf4
   57544:	ldr	r3, [pc, #168]	; 575f4 <fputs@plt+0x464e0>
   57548:	add	r3, pc, r3
   5754c:	ldr	r2, [r3, #240]	; 0xf0
   57550:	cmp	r2, #0
   57554:	bne	5758c <fputs@plt+0x46478>
   57558:	ldr	r3, [pc, #152]	; 575f8 <fputs@plt+0x464e4>
   5755c:	mov	r0, #0
   57560:	add	r3, pc, r3
   57564:	ldr	r2, [r3, #236]	; 0xec
   57568:	cmp	r2, #0
   5756c:	movne	r2, #0
   57570:	strne	r2, [r3, #236]	; 0xec
   57574:	pop	{r4, r5, r6, pc}
   57578:	bl	2a75c <fputs@plt+0x19648>
   5757c:	bl	574bc <fputs@plt+0x463a8>
   57580:	mov	r3, #0
   57584:	str	r3, [r5, #228]	; 0xe4
   57588:	b	5750c <fputs@plt+0x463f8>
   5758c:	ldr	r2, [r3, #64]	; 0x40
   57590:	cmp	r2, #0
   57594:	beq	575a0 <fputs@plt+0x4648c>
   57598:	ldr	r0, [r3, #68]	; 0x44
   5759c:	blx	r2
   575a0:	ldr	r0, [pc, #84]	; 575fc <fputs@plt+0x464e8>
   575a4:	mov	r2, #32
   575a8:	add	r0, pc, r0
   575ac:	mov	r1, #0
   575b0:	add	r0, r0, #216	; 0xd8
   575b4:	bl	10ee0 <memset@plt>
   575b8:	ldr	r2, [pc, #64]	; 57600 <fputs@plt+0x464ec>
   575bc:	ldr	r1, [pc, #64]	; 57604 <fputs@plt+0x464f0>
   575c0:	add	r2, pc, r2
   575c4:	mov	r3, #0
   575c8:	str	r3, [r2, #240]	; 0xf0
   575cc:	ldr	r2, [pc, #52]	; 57608 <fputs@plt+0x464f4>
   575d0:	ldr	r1, [r4, r1]
   575d4:	str	r3, [r1]
   575d8:	ldr	r2, [r4, r2]
   575dc:	str	r3, [r2]
   575e0:	b	57558 <fputs@plt+0x46444>
   575e4:	andeq	r2, r5, r0, lsl #25
   575e8:	strdeq	r2, [r5], -ip
   575ec:	andeq	r2, r5, r8, ror #24
   575f0:	andeq	r2, r5, ip, lsr ip
   575f4:	andeq	r2, r5, r0, lsr ip
   575f8:	andeq	r2, r5, r8, lsl ip
   575fc:	andeq	r7, r5, r0, lsr #5
   57600:			; <UNDEFINED> instruction: 0x00052bb8
   57604:	andeq	r0, r0, ip, asr #2
   57608:	andeq	r0, r0, r8, lsr #2
   5760c:	push	{r4, r5, r6, lr}
   57610:	sub	sp, sp, #8
   57614:	mov	r6, r0
   57618:	bl	2bd58 <fputs@plt+0x1ac44>
   5761c:	subs	r4, r0, #0
   57620:	beq	57630 <fputs@plt+0x4651c>
   57624:	mov	r0, r4
   57628:	add	sp, sp, #8
   5762c:	pop	{r4, r5, r6, pc}
   57630:	mov	r2, #40	; 0x28
   57634:	mov	r3, #0
   57638:	bl	25490 <fputs@plt+0x1437c>
   5763c:	subs	r5, r0, #0
   57640:	beq	57664 <fputs@plt+0x46550>
   57644:	mov	r3, #1
   57648:	strh	r3, [r5, #8]
   5764c:	str	r4, [r5, #32]
   57650:	mov	r1, r6
   57654:	mov	r3, #2
   57658:	str	r4, [sp]
   5765c:	mvn	r2, #0
   57660:	bl	2cd48 <fputs@plt+0x1bc34>
   57664:	mov	r1, #1
   57668:	mov	r0, r5
   5766c:	bl	325f8 <fputs@plt+0x214e4>
   57670:	cmp	r0, #0
   57674:	moveq	r4, #7
   57678:	beq	57684 <fputs@plt+0x46570>
   5767c:	bl	2b390 <fputs@plt+0x1a27c>
   57680:	uxtb	r4, r0
   57684:	mov	r0, r5
   57688:	bl	22548 <fputs@plt+0x11434>
   5768c:	mov	r0, r4
   57690:	add	sp, sp, #8
   57694:	pop	{r4, r5, r6, pc}
   57698:	ldr	r0, [r0, #12]
   5769c:	bx	lr
   576a0:	ldr	ip, [r0, #20]
   576a4:	cmp	ip, #0
   576a8:	ble	57730 <fputs@plt+0x4661c>
   576ac:	ldr	r3, [r0, #16]
   576b0:	push	{r4, r5, r6, lr}
   576b4:	mov	r2, r3
   576b8:	add	r4, r3, ip, lsl #4
   576bc:	ldr	r1, [r2, #4]
   576c0:	add	r2, r2, #16
   576c4:	cmp	r1, #0
   576c8:	ldmne	r1, {r1, lr}
   576cc:	strne	r1, [lr, #4]
   576d0:	cmp	r2, r4
   576d4:	bne	576bc <fputs@plt+0x465a8>
   576d8:	ldr	r6, [pc, #88]	; 57738 <fputs@plt+0x46624>
   576dc:	mov	r5, r0
   576e0:	add	r6, pc, r6
   576e4:	mov	r4, #0
   576e8:	b	576f0 <fputs@plt+0x465dc>
   576ec:	ldr	r3, [r5, #16]
   576f0:	add	r3, r3, r4, lsl #4
   576f4:	add	r4, r4, #1
   576f8:	ldr	r3, [r3, #4]
   576fc:	cmp	r3, #0
   57700:	beq	57720 <fputs@plt+0x4660c>
   57704:	ldr	r2, [r3, #4]
   57708:	ldr	r3, [r6, #156]	; 0x9c
   5770c:	ldr	r2, [r2]
   57710:	ldr	r2, [r2, #212]	; 0xd4
   57714:	ldr	r0, [r2, #44]	; 0x2c
   57718:	blx	r3
   5771c:	ldr	ip, [r5, #20]
   57720:	cmp	ip, r4
   57724:	bgt	576ec <fputs@plt+0x465d8>
   57728:	mov	r0, #0
   5772c:	pop	{r4, r5, r6, pc}
   57730:	mov	r0, #0
   57734:	bx	lr
   57738:	muleq	r5, r8, sl
   5773c:	ldr	ip, [r0, #20]
   57740:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57744:	cmp	ip, #0
   57748:	ble	57878 <fputs@plt+0x46764>
   5774c:	ldr	r3, [r0, #16]
   57750:	add	lr, r3, ip, lsl #4
   57754:	ldr	r2, [r3, #4]
   57758:	add	r3, r3, #16
   5775c:	cmp	r2, #0
   57760:	ldrne	r1, [r2, #4]
   57764:	ldrne	r2, [r2]
   57768:	strne	r2, [r1, #4]
   5776c:	cmp	lr, r3
   57770:	bne	57754 <fputs@plt+0x46640>
   57774:	mov	r5, #0
   57778:	mov	r8, r0
   5777c:	mov	r6, r5
   57780:	mov	r9, r5
   57784:	mov	r7, #1
   57788:	b	57790 <fputs@plt+0x4667c>
   5778c:	add	r5, r5, #1
   57790:	cmp	ip, r5
   57794:	ble	57858 <fputs@plt+0x46744>
   57798:	ldr	r3, [r8, #16]
   5779c:	add	r3, r3, r5, lsl #4
   577a0:	ldr	r3, [r3, #4]
   577a4:	cmp	r3, #0
   577a8:	beq	5778c <fputs@plt+0x46678>
   577ac:	ldrb	r2, [r3, #8]
   577b0:	cmp	r2, #2
   577b4:	bne	5778c <fputs@plt+0x46678>
   577b8:	ldr	r3, [r3, #4]
   577bc:	ldr	sl, [r3]
   577c0:	ldrb	r3, [sl, #16]
   577c4:	ldr	r4, [sl, #44]	; 0x2c
   577c8:	cmp	r3, #0
   577cc:	bne	57840 <fputs@plt+0x4672c>
   577d0:	ldr	r3, [sl, #212]	; 0xd4
   577d4:	ldr	r0, [r3]
   577d8:	cmp	r0, #0
   577dc:	movne	r2, r0
   577e0:	beq	577f4 <fputs@plt+0x466e0>
   577e4:	ldr	r3, [r2, #32]
   577e8:	str	r3, [r2, #12]
   577ec:	subs	r2, r3, #0
   577f0:	bne	577e4 <fputs@plt+0x466d0>
   577f4:	bl	1b150 <fputs@plt+0xa03c>
   577f8:	mov	r1, r0
   577fc:	b	57804 <fputs@plt+0x466f0>
   57800:	mov	r1, fp
   57804:	cmp	r1, #0
   57808:	clz	r3, r4
   5780c:	lsr	r3, r3, #5
   57810:	moveq	r3, #0
   57814:	cmp	r3, #0
   57818:	beq	57840 <fputs@plt+0x4672c>
   5781c:	ldrsh	r3, [r1, #26]
   57820:	mov	r4, r9
   57824:	ldr	fp, [r1, #12]
   57828:	cmp	r3, #0
   5782c:	bne	57800 <fputs@plt+0x466ec>
   57830:	mov	r0, sl
   57834:	bl	52e7c <fputs@plt+0x41d68>
   57838:	mov	r4, r0
   5783c:	b	57800 <fputs@plt+0x466ec>
   57840:	cmp	r4, #5
   57844:	beq	5786c <fputs@plt+0x46758>
   57848:	cmp	r4, #0
   5784c:	bne	57864 <fputs@plt+0x46750>
   57850:	ldr	ip, [r8, #20]
   57854:	b	5778c <fputs@plt+0x46678>
   57858:	cmp	r6, #1
   5785c:	movne	r4, r6
   57860:	moveq	r4, #5
   57864:	mov	r0, r4
   57868:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5786c:	ldr	ip, [r8, #20]
   57870:	mov	r6, r7
   57874:	b	5778c <fputs@plt+0x46678>
   57878:	mov	r4, #0
   5787c:	b	57864 <fputs@plt+0x46750>
   57880:	push	{r1, r2, r3}
   57884:	push	{lr}		; (str lr, [sp, #-4]!)
   57888:	sub	sp, sp, #8
   5788c:	ldr	r2, [pc, #320]	; 579d4 <fputs@plt+0x468c0>
   57890:	ldr	r3, [sp, #12]
   57894:	add	ip, sp, #16
   57898:	cmp	r3, r2
   5789c:	str	ip, [sp, #4]
   578a0:	mov	r2, r0
   578a4:	beq	578dc <fputs@plt+0x467c8>
   578a8:	ldr	r1, [pc, #296]	; 579d8 <fputs@plt+0x468c4>
   578ac:	cmp	r3, r1
   578b0:	beq	57908 <fputs@plt+0x467f4>
   578b4:	add	r1, r1, #1
   578b8:	cmp	r3, r1
   578bc:	beq	579a0 <fputs@plt+0x4688c>
   578c0:	cmp	r3, #1004	; 0x3ec
   578c4:	beq	579a8 <fputs@plt+0x46894>
   578c8:	mov	r0, #1
   578cc:	add	sp, sp, #8
   578d0:	pop	{lr}		; (ldr lr, [sp], #4)
   578d4:	add	sp, sp, #12
   578d8:	bx	lr
   578dc:	ldr	r2, [r0, #264]	; 0x108
   578e0:	add	r3, sp, #28
   578e4:	cmp	r2, #0
   578e8:	str	r3, [sp, #4]
   578ec:	ldr	r1, [sp, #16]
   578f0:	ldr	r2, [ip, #4]
   578f4:	movne	r0, #5
   578f8:	bne	578cc <fputs@plt+0x467b8>
   578fc:	ldr	r3, [ip, #8]
   57900:	bl	28e8c <fputs@plt+0x17d78>
   57904:	b	578cc <fputs@plt+0x467b8>
   57908:	mov	lr, #0
   5790c:	ldr	r3, [sp, #4]
   57910:	ldr	r0, [r2, #24]
   57914:	ldr	ip, [r3, #4]
   57918:	ldr	r1, [r3], #8
   5791c:	cmp	r1, #0
   57920:	str	r3, [sp, #4]
   57924:	ble	579b0 <fputs@plt+0x4689c>
   57928:	ldr	r3, [pc, #172]	; 579dc <fputs@plt+0x468c8>
   5792c:	add	r3, pc, r3
   57930:	add	r3, r3, lr, lsl #3
   57934:	ldr	r1, [r3, #3096]	; 0xc18
   57938:	orr	r1, r0, r1
   5793c:	str	r1, [r2, #24]
   57940:	cmp	r0, r1
   57944:	beq	5796c <fputs@plt+0x46858>
   57948:	ldr	r3, [r2, #4]
   5794c:	cmp	r3, #0
   57950:	beq	5796c <fputs@plt+0x46858>
   57954:	ldrb	r2, [r3, #87]	; 0x57
   57958:	orr	r2, r2, #1
   5795c:	strb	r2, [r3, #87]	; 0x57
   57960:	ldr	r3, [r3, #52]	; 0x34
   57964:	cmp	r3, #0
   57968:	bne	57954 <fputs@plt+0x46840>
   5796c:	cmp	ip, #0
   57970:	moveq	r0, ip
   57974:	beq	578cc <fputs@plt+0x467b8>
   57978:	ldr	r3, [pc, #96]	; 579e0 <fputs@plt+0x468cc>
   5797c:	mov	r0, #0
   57980:	add	r3, pc, r3
   57984:	add	r3, r3, lr, lsl #3
   57988:	ldr	r3, [r3, #3096]	; 0xc18
   5798c:	tst	r1, r3
   57990:	movne	r3, #1
   57994:	moveq	r3, r0
   57998:	str	r3, [ip]
   5799c:	b	578cc <fputs@plt+0x467b8>
   579a0:	mov	lr, #1
   579a4:	b	5790c <fputs@plt+0x467f8>
   579a8:	mov	lr, #2
   579ac:	b	5790c <fputs@plt+0x467f8>
   579b0:	movne	r1, r0
   579b4:	bne	5796c <fputs@plt+0x46858>
   579b8:	ldr	r3, [pc, #36]	; 579e4 <fputs@plt+0x468d0>
   579bc:	add	r3, pc, r3
   579c0:	add	r3, r3, lr, lsl #3
   579c4:	ldr	r1, [r3, #3096]	; 0xc18
   579c8:	bic	r1, r0, r1
   579cc:	str	r1, [r2, #24]
   579d0:	b	57940 <fputs@plt+0x4682c>
   579d4:	andeq	r0, r0, r9, ror #7
   579d8:	andeq	r0, r0, sl, ror #7
   579dc:	muleq	r3, r4, r2
   579e0:	andeq	r9, r3, r0, asr #4
   579e4:	andeq	r9, r3, r4, lsl #4
   579e8:	ldrd	r0, [r0, #32]
   579ec:	bx	lr
   579f0:	push	{r4, lr}
   579f4:	mov	r4, r0
   579f8:	bl	2aa4c <fputs@plt+0x19938>
   579fc:	bl	579e8 <fputs@plt+0x468d4>
   57a00:	mov	r2, r0
   57a04:	mov	r3, r1
   57a08:	mov	r0, r4
   57a0c:	pop	{r4, lr}
   57a10:	b	2a910 <fputs@plt+0x197fc>
   57a14:	ldr	r0, [r0, #84]	; 0x54
   57a18:	bx	lr
   57a1c:	push	{r4, lr}
   57a20:	mov	r4, r0
   57a24:	bl	2aa4c <fputs@plt+0x19938>
   57a28:	bl	57a14 <fputs@plt+0x46900>
   57a2c:	mov	r1, r0
   57a30:	mov	r0, r4
   57a34:	pop	{r4, lr}
   57a38:	b	2a8c4 <fputs@plt+0x197b0>
   57a3c:	ldr	r0, [r0, #88]	; 0x58
   57a40:	bx	lr
   57a44:	push	{r4, lr}
   57a48:	mov	r4, r0
   57a4c:	bl	2aa4c <fputs@plt+0x19938>
   57a50:	bl	57a3c <fputs@plt+0x46928>
   57a54:	mov	r1, r0
   57a58:	mov	r0, r4
   57a5c:	pop	{r4, lr}
   57a60:	b	2a8c4 <fputs@plt+0x197b0>
   57a64:	mov	r1, #0
   57a68:	b	553d0 <fputs@plt+0x442bc>
   57a6c:	mov	r1, #1
   57a70:	b	553d0 <fputs@plt+0x442bc>
   57a74:	mov	r3, r0
   57a78:	mov	r0, #0
   57a7c:	str	r1, [r3, #380]	; 0x17c
   57a80:	str	r2, [r3, #384]	; 0x180
   57a84:	str	r0, [r3, #388]	; 0x184
   57a88:	str	r0, [r3, #428]	; 0x1ac
   57a8c:	bx	lr
   57a90:	cmp	r1, #0
   57a94:	movle	r3, #0
   57a98:	strgt	r2, [r0, #304]	; 0x130
   57a9c:	strgt	r1, [r0, #312]	; 0x138
   57aa0:	strle	r3, [r0, #304]	; 0x130
   57aa4:	strle	r3, [r0, #312]	; 0x138
   57aa8:	str	r3, [r0, #308]	; 0x134
   57aac:	bx	lr
   57ab0:	push	{r4, r5, r6, lr}
   57ab4:	subs	r5, r1, #0
   57ab8:	ble	57adc <fputs@plt+0x469c8>
   57abc:	ldr	r1, [pc, #44]	; 57af0 <fputs@plt+0x469dc>
   57ac0:	mov	r4, r0
   57ac4:	mov	r2, r0
   57ac8:	add	r1, pc, r1
   57acc:	bl	57a74 <fputs@plt+0x46960>
   57ad0:	str	r5, [r4, #428]	; 0x1ac
   57ad4:	mov	r0, #0
   57ad8:	pop	{r4, r5, r6, pc}
   57adc:	mov	r2, #0
   57ae0:	mov	r1, r2
   57ae4:	bl	57a74 <fputs@plt+0x46960>
   57ae8:	mov	r0, #0
   57aec:	pop	{r4, r5, r6, pc}
   57af0:			; <UNDEFINED> instruction: 0xfffc9148
   57af4:	mov	r3, #1
   57af8:	str	r3, [r0, #248]	; 0xf8
   57afc:	bx	lr
   57b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57b04:	sub	sp, sp, #36	; 0x24
   57b08:	add	r7, sp, #72	; 0x48
   57b0c:	ldr	r6, [sp, #88]	; 0x58
   57b10:	mov	r5, r0
   57b14:	cmp	r6, #0
   57b18:	str	r1, [sp, #24]
   57b1c:	str	r2, [sp, #28]
   57b20:	ldm	r7, {r7, r9, sl}
   57b24:	ldr	r8, [sp, #84]	; 0x54
   57b28:	beq	57bec <fputs@plt+0x46ad8>
   57b2c:	mov	fp, r3
   57b30:	mov	r2, #12
   57b34:	mov	r3, #0
   57b38:	bl	25490 <fputs@plt+0x1437c>
   57b3c:	subs	r4, r0, #0
   57b40:	beq	57bac <fputs@plt+0x46a98>
   57b44:	stmib	r4, {r6, r7}
   57b48:	mov	r3, fp
   57b4c:	str	r8, [sp, #12]
   57b50:	str	r4, [sp, #16]
   57b54:	stm	sp, {r7, r9, sl}
   57b58:	mov	r0, r5
   57b5c:	ldr	r2, [sp, #28]
   57b60:	ldr	r1, [sp, #24]
   57b64:	bl	391c4 <fputs@plt+0x280b0>
   57b68:	ldr	r3, [r4]
   57b6c:	cmp	r3, #0
   57b70:	mov	r8, r0
   57b74:	beq	57bd4 <fputs@plt+0x46ac0>
   57b78:	ldr	r3, [pc, #132]	; 57c04 <fputs@plt+0x46af0>
   57b7c:	ldrb	r2, [r5, #69]	; 0x45
   57b80:	sub	r3, r8, r3
   57b84:	clz	r3, r3
   57b88:	lsr	r3, r3, #5
   57b8c:	cmp	r2, #0
   57b90:	orrne	r3, r3, #1
   57b94:	cmp	r3, #0
   57b98:	bne	57bc4 <fputs@plt+0x46ab0>
   57b9c:	ldr	r0, [r5, #56]	; 0x38
   57ba0:	and	r0, r0, r8
   57ba4:	add	sp, sp, #36	; 0x24
   57ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57bac:	mov	r0, r7
   57bb0:	blx	r6
   57bb4:	ldrb	r3, [r5, #69]	; 0x45
   57bb8:	cmp	r3, #0
   57bbc:	moveq	r8, #1
   57bc0:	beq	57b9c <fputs@plt+0x46a88>
   57bc4:	mov	r0, r5
   57bc8:	add	sp, sp, #36	; 0x24
   57bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57bd0:	b	22a88 <fputs@plt+0x11974>
   57bd4:	mov	r0, r7
   57bd8:	blx	r6
   57bdc:	mov	r1, r4
   57be0:	mov	r0, r5
   57be4:	bl	1d100 <fputs@plt+0xbfec>
   57be8:	b	57b78 <fputs@plt+0x46a64>
   57bec:	str	r8, [sp, #12]
   57bf0:	str	r6, [sp, #16]
   57bf4:	stm	sp, {r7, r9, sl}
   57bf8:	bl	391c4 <fputs@plt+0x280b0>
   57bfc:	mov	r8, r0
   57c00:	b	57b78 <fputs@plt+0x46a64>
   57c04:	andeq	r0, r0, sl, lsl #24
   57c08:	push	{r4, r5, lr}
   57c0c:	sub	sp, sp, #28
   57c10:	ldr	ip, [sp, #40]	; 0x28
   57c14:	ldr	r5, [sp, #44]	; 0x2c
   57c18:	ldr	r4, [sp, #48]	; 0x30
   57c1c:	ldr	lr, [sp, #52]	; 0x34
   57c20:	str	ip, [sp]
   57c24:	mov	ip, #0
   57c28:	str	r5, [sp, #4]
   57c2c:	str	r4, [sp, #8]
   57c30:	str	lr, [sp, #12]
   57c34:	str	ip, [sp, #16]
   57c38:	bl	57b00 <fputs@plt+0x469ec>
   57c3c:	add	sp, sp, #28
   57c40:	pop	{r4, r5, pc}
   57c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57c48:	sub	sp, sp, #28
   57c4c:	add	r7, sp, #68	; 0x44
   57c50:	mov	r6, r2
   57c54:	mvn	r2, #0
   57c58:	mov	r4, r0
   57c5c:	ldr	sl, [sp, #64]	; 0x40
   57c60:	ldm	r7, {r7, r8, r9}
   57c64:	mov	fp, r3
   57c68:	bl	2e298 <fputs@plt+0x1d184>
   57c6c:	mov	ip, #0
   57c70:	mov	r2, r6
   57c74:	mov	r3, fp
   57c78:	str	ip, [sp, #16]
   57c7c:	str	sl, [sp]
   57c80:	stmib	sp, {r7, r8, r9}
   57c84:	mov	r1, r0
   57c88:	mov	r5, r0
   57c8c:	mov	r0, r4
   57c90:	bl	391c4 <fputs@plt+0x280b0>
   57c94:	mov	r1, r5
   57c98:	mov	r6, r0
   57c9c:	mov	r0, r4
   57ca0:	bl	1d100 <fputs@plt+0xbfec>
   57ca4:	ldrb	r2, [r4, #69]	; 0x45
   57ca8:	ldr	r3, [pc, #56]	; 57ce8 <fputs@plt+0x46bd4>
   57cac:	sub	r3, r6, r3
   57cb0:	clz	r3, r3
   57cb4:	lsr	r3, r3, #5
   57cb8:	cmp	r2, #0
   57cbc:	orrne	r3, r3, #1
   57cc0:	cmp	r3, #0
   57cc4:	bne	57cd8 <fputs@plt+0x46bc4>
   57cc8:	ldr	r0, [r4, #56]	; 0x38
   57ccc:	and	r0, r0, r6
   57cd0:	add	sp, sp, #28
   57cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57cd8:	mov	r0, r4
   57cdc:	add	sp, sp, #28
   57ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57ce4:	b	22a88 <fputs@plt+0x11974>
   57ce8:	andeq	r0, r0, sl, lsl #24
   57cec:	push	{r4, r5, r6, lr}
   57cf0:	sub	sp, sp, #24
   57cf4:	mov	r3, #0
   57cf8:	str	r3, [sp]
   57cfc:	mov	r3, #1
   57d00:	mov	r4, r0
   57d04:	mov	r5, r1
   57d08:	mov	r6, r2
   57d0c:	bl	25638 <fputs@plt+0x14524>
   57d10:	cmp	r0, #0
   57d14:	beq	57d34 <fputs@plt+0x46c20>
   57d18:	ldrb	r0, [r4, #69]	; 0x45
   57d1c:	cmp	r0, #0
   57d20:	bne	57d88 <fputs@plt+0x46c74>
   57d24:	ldr	r3, [r4, #56]	; 0x38
   57d28:	and	r0, r0, r3
   57d2c:	add	sp, sp, #24
   57d30:	pop	{r4, r5, r6, pc}
   57d34:	ldr	r3, [pc, #92]	; 57d98 <fputs@plt+0x46c84>
   57d38:	str	r0, [sp, #16]
   57d3c:	add	r3, pc, r3
   57d40:	str	r0, [sp, #12]
   57d44:	str	r0, [sp, #8]
   57d48:	str	r0, [sp]
   57d4c:	mov	r2, r6
   57d50:	str	r3, [sp, #4]
   57d54:	mov	r1, r5
   57d58:	mov	r3, #1
   57d5c:	mov	r0, r4
   57d60:	bl	391c4 <fputs@plt+0x280b0>
   57d64:	ldr	r3, [pc, #48]	; 57d9c <fputs@plt+0x46c88>
   57d68:	ldrb	r2, [r4, #69]	; 0x45
   57d6c:	sub	r3, r0, r3
   57d70:	clz	r3, r3
   57d74:	lsr	r3, r3, #5
   57d78:	cmp	r2, #0
   57d7c:	orrne	r3, r3, #1
   57d80:	cmp	r3, #0
   57d84:	beq	57d24 <fputs@plt+0x46c10>
   57d88:	mov	r0, r4
   57d8c:	add	sp, sp, #24
   57d90:	pop	{r4, r5, r6, lr}
   57d94:	b	22a88 <fputs@plt+0x11974>
   57d98:			; <UNDEFINED> instruction: 0xfffeece8
   57d9c:	andeq	r0, r0, sl, lsl #24
   57da0:	mov	r3, r0
   57da4:	ldr	r0, [r0, #184]	; 0xb8
   57da8:	str	r1, [r3, #180]	; 0xb4
   57dac:	str	r2, [r3, #184]	; 0xb8
   57db0:	bx	lr
   57db4:	mov	r3, r0
   57db8:	ldr	r0, [r0, #192]	; 0xc0
   57dbc:	str	r1, [r3, #188]	; 0xbc
   57dc0:	str	r2, [r3, #192]	; 0xc0
   57dc4:	bx	lr
   57dc8:	mov	r3, r0
   57dcc:	ldr	r0, [r0, #196]	; 0xc4
   57dd0:	str	r1, [r3, #200]	; 0xc8
   57dd4:	str	r2, [r3, #196]	; 0xc4
   57dd8:	bx	lr
   57ddc:	mov	r3, r0
   57de0:	ldr	r0, [r0, #212]	; 0xd4
   57de4:	str	r1, [r3, #216]	; 0xd8
   57de8:	str	r2, [r3, #212]	; 0xd4
   57dec:	bx	lr
   57df0:	mov	r3, r0
   57df4:	ldr	r0, [r0, #204]	; 0xcc
   57df8:	str	r1, [r3, #208]	; 0xd0
   57dfc:	str	r2, [r3, #204]	; 0xcc
   57e00:	bx	lr
   57e04:	mov	r3, r0
   57e08:	ldr	r0, [r0, #224]	; 0xe0
   57e0c:	str	r1, [r3, #220]	; 0xdc
   57e10:	str	r2, [r3, #224]	; 0xe0
   57e14:	bx	lr
   57e18:	subs	r2, r1, #0
   57e1c:	push	{r4, lr}
   57e20:	ble	57e38 <fputs@plt+0x46d24>
   57e24:	ldr	r1, [pc, #32]	; 57e4c <fputs@plt+0x46d38>
   57e28:	add	r1, pc, r1
   57e2c:	bl	57e04 <fputs@plt+0x46cf0>
   57e30:	mov	r0, #0
   57e34:	pop	{r4, pc}
   57e38:	mov	r2, #0
   57e3c:	mov	r1, r2
   57e40:	bl	57e04 <fputs@plt+0x46cf0>
   57e44:	mov	r0, #0
   57e48:	pop	{r4, pc}
   57e4c:	andeq	r0, r0, r0, ror #2
   57e50:	push	{r4, r5, r6, r7, lr}
   57e54:	sub	sp, sp, #20
   57e58:	subs	r6, r3, #0
   57e5c:	ldr	r5, [sp, #40]	; 0x28
   57e60:	mvnne	ip, #0
   57e64:	strne	ip, [r6]
   57e68:	cmp	r5, #0
   57e6c:	mvnne	ip, #0
   57e70:	strne	ip, [r5]
   57e74:	cmp	r2, #3
   57e78:	movhi	r0, #21
   57e7c:	bls	57e88 <fputs@plt+0x46d74>
   57e80:	add	sp, sp, #20
   57e84:	pop	{r4, r5, r6, r7, pc}
   57e88:	cmp	r1, #0
   57e8c:	mov	r7, r1
   57e90:	mov	r4, r0
   57e94:	beq	57ea4 <fputs@plt+0x46d90>
   57e98:	ldrb	r3, [r1]
   57e9c:	cmp	r3, #0
   57ea0:	bne	57f1c <fputs@plt+0x46e08>
   57ea4:	mov	r1, #10
   57ea8:	mov	r0, #0
   57eac:	str	r5, [sp]
   57eb0:	mov	r3, r6
   57eb4:	str	r0, [r4, #388]	; 0x184
   57eb8:	mov	r0, r4
   57ebc:	bl	55aa0 <fputs@plt+0x4498c>
   57ec0:	cmp	r0, #0
   57ec4:	mov	r5, r0
   57ec8:	str	r0, [r4, #52]	; 0x34
   57ecc:	bne	57edc <fputs@plt+0x46dc8>
   57ed0:	ldr	r3, [r4, #240]	; 0xf0
   57ed4:	cmp	r3, #0
   57ed8:	beq	57f4c <fputs@plt+0x46e38>
   57edc:	mov	r1, r5
   57ee0:	mov	r0, r4
   57ee4:	bl	22a20 <fputs@plt+0x1190c>
   57ee8:	ldr	r3, [pc, #120]	; 57f68 <fputs@plt+0x46e54>
   57eec:	ldrb	r2, [r4, #69]	; 0x45
   57ef0:	sub	r3, r5, r3
   57ef4:	clz	r3, r3
   57ef8:	lsr	r3, r3, #5
   57efc:	cmp	r2, #0
   57f00:	orrne	r3, r3, #1
   57f04:	cmp	r3, #0
   57f08:	bne	57f58 <fputs@plt+0x46e44>
   57f0c:	ldr	r0, [r4, #56]	; 0x38
   57f10:	and	r0, r0, r5
   57f14:	add	sp, sp, #20
   57f18:	pop	{r4, r5, r6, r7, pc}
   57f1c:	str	r2, [sp, #12]
   57f20:	bl	18ef0 <fputs@plt+0x7ddc>
   57f24:	ldr	r2, [sp, #12]
   57f28:	subs	r1, r0, #0
   57f2c:	bge	57ea8 <fputs@plt+0x46d94>
   57f30:	ldr	r2, [pc, #52]	; 57f6c <fputs@plt+0x46e58>
   57f34:	mov	r3, r7
   57f38:	add	r2, pc, r2
   57f3c:	mov	r1, #1
   57f40:	mov	r0, r4
   57f44:	bl	3909c <fputs@plt+0x27f88>
   57f48:	mov	r5, #1
   57f4c:	ldrb	r3, [r4, #69]	; 0x45
   57f50:	cmp	r3, #0
   57f54:	beq	57f0c <fputs@plt+0x46df8>
   57f58:	mov	r0, r4
   57f5c:	add	sp, sp, #20
   57f60:	pop	{r4, r5, r6, r7, lr}
   57f64:	b	22a88 <fputs@plt+0x11974>
   57f68:	andeq	r0, r0, sl, lsl #24
   57f6c:	andeq	sp, r3, r4, asr r2
   57f70:	push	{lr}		; (str lr, [sp, #-4]!)
   57f74:	sub	sp, sp, #12
   57f78:	mov	r3, #0
   57f7c:	str	r3, [sp]
   57f80:	mov	r2, r3
   57f84:	bl	57e50 <fputs@plt+0x46d3c>
   57f88:	add	sp, sp, #12
   57f8c:	pop	{pc}		; (ldr pc, [sp], #4)
   57f90:	cmp	r0, r3
   57f94:	bgt	57fe8 <fputs@plt+0x46ed4>
   57f98:	ldr	r3, [pc, #80]	; 57ff0 <fputs@plt+0x46edc>
   57f9c:	push	{r4, r5, r6, lr}
   57fa0:	add	r3, pc, r3
   57fa4:	mov	r5, r2
   57fa8:	ldr	r3, [r3, #328]	; 0x148
   57fac:	mov	r4, r1
   57fb0:	cmp	r3, #0
   57fb4:	beq	57fbc <fputs@plt+0x46ea8>
   57fb8:	blx	r3
   57fbc:	mov	r1, r5
   57fc0:	mov	r0, r4
   57fc4:	bl	57f70 <fputs@plt+0x46e5c>
   57fc8:	ldr	r3, [pc, #36]	; 57ff4 <fputs@plt+0x46ee0>
   57fcc:	add	r3, pc, r3
   57fd0:	ldr	r3, [r3, #332]	; 0x14c
   57fd4:	cmp	r3, #0
   57fd8:	beq	57fe0 <fputs@plt+0x46ecc>
   57fdc:	blx	r3
   57fe0:	mov	r0, #0
   57fe4:	pop	{r4, r5, r6, pc}
   57fe8:	mov	r0, #0
   57fec:	bx	lr
   57ff0:	andeq	r6, r5, r8, lsr #17
   57ff4:	andeq	r6, r5, ip, ror r8
   57ff8:	push	{r4, lr}
   57ffc:	subs	r4, r0, #0
   58000:	beq	5806c <fputs@plt+0x46f58>
   58004:	ldr	r3, [pc, #156]	; 580a8 <fputs@plt+0x46f94>
   58008:	ldr	r2, [r4, #80]	; 0x50
   5800c:	ldr	r0, [pc, #152]	; 580ac <fputs@plt+0x46f98>
   58010:	ldr	r1, [pc, #152]	; 580b0 <fputs@plt+0x46f9c>
   58014:	cmp	r2, r3
   58018:	cmpne	r2, r0
   5801c:	movne	r3, #1
   58020:	moveq	r3, #0
   58024:	cmp	r2, r1
   58028:	moveq	r3, #0
   5802c:	andne	r3, r3, #1
   58030:	cmp	r3, #0
   58034:	beq	58060 <fputs@plt+0x46f4c>
   58038:	bl	387d4 <fputs@plt+0x276c0>
   5803c:	cmp	r0, #0
   58040:	bne	58060 <fputs@plt+0x46f4c>
   58044:	ldr	r0, [pc, #104]	; 580b4 <fputs@plt+0x46fa0>
   58048:	bl	3566c <fputs@plt+0x24558>
   5804c:	cmp	r0, #516	; 0x204
   58050:	bne	58094 <fputs@plt+0x46f80>
   58054:	ldr	r0, [pc, #92]	; 580b8 <fputs@plt+0x46fa4>
   58058:	add	r0, pc, r0
   5805c:	pop	{r4, pc}
   58060:	ldrb	r3, [r4, #69]	; 0x45
   58064:	cmp	r3, #0
   58068:	beq	58078 <fputs@plt+0x46f64>
   5806c:	ldr	r0, [pc, #72]	; 580bc <fputs@plt+0x46fa8>
   58070:	add	r0, pc, r0
   58074:	pop	{r4, pc}
   58078:	ldr	r0, [r4, #240]	; 0xf0
   5807c:	bl	3263c <fputs@plt+0x21528>
   58080:	cmp	r0, #0
   58084:	popne	{r4, pc}
   58088:	ldr	r0, [r4, #52]	; 0x34
   5808c:	cmp	r0, #516	; 0x204
   58090:	beq	5809c <fputs@plt+0x46f88>
   58094:	pop	{r4, lr}
   58098:	b	20bd0 <fputs@plt+0xfabc>
   5809c:	ldr	r0, [pc, #28]	; 580c0 <fputs@plt+0x46fac>
   580a0:	add	r0, pc, r0
   580a4:	pop	{r4, pc}
   580a8:	blmi	1e1caf0 <fputs@plt+0x1e0b9dc>
   580ac:	mlage	r9, r7, r6, sl
   580b0:			; <UNDEFINED> instruction: 0xf03b7906
   580b4:	strheq	r1, [r2], -r8
   580b8:	andeq	fp, r3, r0, lsl #23
   580bc:	andeq	ip, r3, r8, asr #13
   580c0:	andeq	fp, r3, r8, lsr fp
   580c4:	push	{r4, r5, r6, lr}
   580c8:	mov	r4, r1
   580cc:	mov	r5, r0
   580d0:	bl	57ff8 <fputs@plt+0x46ee4>
   580d4:	ldr	r1, [r4]
   580d8:	mov	r6, r0
   580dc:	mov	r0, r5
   580e0:	bl	1d100 <fputs@plt+0xbfec>
   580e4:	mov	r1, r6
   580e8:	mov	r0, r5
   580ec:	bl	25ecc <fputs@plt+0x14db8>
   580f0:	str	r0, [r4]
   580f4:	pop	{r4, r5, r6, pc}
   580f8:	push	{r4, lr}
   580fc:	subs	r4, r0, #0
   58100:	beq	58164 <fputs@plt+0x47050>
   58104:	ldr	r3, [pc, #220]	; 581e8 <fputs@plt+0x470d4>
   58108:	ldr	r2, [r4, #80]	; 0x50
   5810c:	ldr	r0, [pc, #216]	; 581ec <fputs@plt+0x470d8>
   58110:	ldr	r1, [pc, #216]	; 581f0 <fputs@plt+0x470dc>
   58114:	cmp	r2, r3
   58118:	cmpne	r2, r0
   5811c:	movne	r3, #1
   58120:	moveq	r3, #0
   58124:	cmp	r2, r1
   58128:	moveq	r3, #0
   5812c:	andne	r3, r3, #1
   58130:	cmp	r3, #0
   58134:	beq	58158 <fputs@plt+0x47044>
   58138:	bl	387d4 <fputs@plt+0x276c0>
   5813c:	cmp	r0, #0
   58140:	bne	58158 <fputs@plt+0x47044>
   58144:	ldr	r0, [pc, #168]	; 581f4 <fputs@plt+0x470e0>
   58148:	add	r0, pc, r0
   5814c:	add	r0, r0, #3136	; 0xc40
   58150:	add	r0, r0, #8
   58154:	pop	{r4, pc}
   58158:	ldrb	r3, [r4, #69]	; 0x45
   5815c:	cmp	r3, #0
   58160:	beq	58178 <fputs@plt+0x47064>
   58164:	ldr	r0, [pc, #140]	; 581f8 <fputs@plt+0x470e4>
   58168:	add	r0, pc, r0
   5816c:	add	r0, r0, #3104	; 0xc20
   58170:	add	r0, r0, #12
   58174:	pop	{r4, pc}
   58178:	ldr	r0, [r4, #240]	; 0xf0
   5817c:	bl	34230 <fputs@plt+0x2311c>
   58180:	cmp	r0, #0
   58184:	beq	581b4 <fputs@plt+0x470a0>
   58188:	ldrb	r3, [r4, #69]	; 0x45
   5818c:	cmp	r3, #0
   58190:	popeq	{r4, pc}
   58194:	ldr	r3, [r4, #164]	; 0xa4
   58198:	cmp	r3, #0
   5819c:	strbeq	r3, [r4, #69]	; 0x45
   581a0:	ldreq	r2, [r4, #256]	; 0x100
   581a4:	streq	r3, [r4, #248]	; 0xf8
   581a8:	subeq	r2, r2, #1
   581ac:	streq	r2, [r4, #256]	; 0x100
   581b0:	pop	{r4, pc}
   581b4:	ldr	r1, [r4, #52]	; 0x34
   581b8:	ldr	r2, [pc, #60]	; 581fc <fputs@plt+0x470e8>
   581bc:	cmp	r1, #516	; 0x204
   581c0:	add	r2, pc, r2
   581c4:	beq	581d4 <fputs@plt+0x470c0>
   581c8:	mov	r0, r1
   581cc:	bl	20bd0 <fputs@plt+0xfabc>
   581d0:	mov	r2, r0
   581d4:	mov	r0, r4
   581d8:	bl	3909c <fputs@plt+0x27f88>
   581dc:	ldr	r0, [r4, #240]	; 0xf0
   581e0:	bl	34230 <fputs@plt+0x2311c>
   581e4:	b	58188 <fputs@plt+0x47074>
   581e8:	blmi	1e1cc30 <fputs@plt+0x1e0bb1c>
   581ec:	mlage	r9, r7, r6, sl
   581f0:			; <UNDEFINED> instruction: 0xf03b7906
   581f4:	andeq	r8, r3, r8, ror sl
   581f8:	andeq	r8, r3, r8, asr sl
   581fc:	andeq	fp, r3, r8, lsl sl
   58200:	push	{r4, lr}
   58204:	subs	r4, r0, #0
   58208:	beq	58264 <fputs@plt+0x47150>
   5820c:	ldr	r3, [pc, #104]	; 5827c <fputs@plt+0x47168>
   58210:	ldr	r2, [r4, #80]	; 0x50
   58214:	ldr	r0, [pc, #100]	; 58280 <fputs@plt+0x4716c>
   58218:	ldr	r1, [pc, #100]	; 58284 <fputs@plt+0x47170>
   5821c:	cmp	r2, r3
   58220:	cmpne	r2, r0
   58224:	movne	r3, #1
   58228:	moveq	r3, #0
   5822c:	cmp	r2, r1
   58230:	moveq	r3, #0
   58234:	andne	r3, r3, #1
   58238:	cmp	r3, #0
   5823c:	beq	58258 <fputs@plt+0x47144>
   58240:	bl	387d4 <fputs@plt+0x276c0>
   58244:	cmp	r0, #0
   58248:	bne	58258 <fputs@plt+0x47144>
   5824c:	ldr	r0, [pc, #52]	; 58288 <fputs@plt+0x47174>
   58250:	pop	{r4, lr}
   58254:	b	3566c <fputs@plt+0x24558>
   58258:	ldrb	r3, [r4, #69]	; 0x45
   5825c:	cmp	r3, #0
   58260:	beq	5826c <fputs@plt+0x47158>
   58264:	mov	r0, #7
   58268:	pop	{r4, pc}
   5826c:	ldr	r0, [r4, #52]	; 0x34
   58270:	ldr	r3, [r4, #56]	; 0x38
   58274:	and	r0, r0, r3
   58278:	pop	{r4, pc}
   5827c:	blmi	1e1ccc4 <fputs@plt+0x1e0bbb0>
   58280:	mlage	r9, r7, r6, sl
   58284:			; <UNDEFINED> instruction: 0xf03b7906
   58288:	strdeq	r1, [r2], -sp
   5828c:	push	{r4, lr}
   58290:	subs	r4, r0, #0
   58294:	beq	582f0 <fputs@plt+0x471dc>
   58298:	ldr	r3, [pc, #96]	; 58300 <fputs@plt+0x471ec>
   5829c:	ldr	r2, [r4, #80]	; 0x50
   582a0:	ldr	r0, [pc, #92]	; 58304 <fputs@plt+0x471f0>
   582a4:	ldr	r1, [pc, #92]	; 58308 <fputs@plt+0x471f4>
   582a8:	cmp	r2, r3
   582ac:	cmpne	r2, r0
   582b0:	movne	r3, #1
   582b4:	moveq	r3, #0
   582b8:	cmp	r2, r1
   582bc:	moveq	r3, #0
   582c0:	andne	r3, r3, #1
   582c4:	cmp	r3, #0
   582c8:	beq	582e4 <fputs@plt+0x471d0>
   582cc:	bl	387d4 <fputs@plt+0x276c0>
   582d0:	cmp	r0, #0
   582d4:	bne	582e4 <fputs@plt+0x471d0>
   582d8:	ldr	r0, [pc, #44]	; 5830c <fputs@plt+0x471f8>
   582dc:	pop	{r4, lr}
   582e0:	b	3566c <fputs@plt+0x24558>
   582e4:	ldrb	r3, [r4, #69]	; 0x45
   582e8:	cmp	r3, #0
   582ec:	beq	582f8 <fputs@plt+0x471e4>
   582f0:	mov	r0, #7
   582f4:	pop	{r4, pc}
   582f8:	ldr	r0, [r4, #52]	; 0x34
   582fc:	pop	{r4, pc}
   58300:	blmi	1e1cd48 <fputs@plt+0x1e0bc34>
   58304:	mlage	r9, r7, r6, sl
   58308:			; <UNDEFINED> instruction: 0xf03b7906
   5830c:	andeq	r1, r2, r6, lsl #2
   58310:	cmp	r0, #0
   58314:	ldrne	r0, [r0, #60]	; 0x3c
   58318:	bx	lr
   5831c:	cmp	r0, #516	; 0x204
   58320:	beq	58328 <fputs@plt+0x47214>
   58324:	b	20bd0 <fputs@plt+0xfabc>
   58328:	ldr	r0, [pc, #4]	; 58334 <fputs@plt+0x47220>
   5832c:	add	r0, pc, r0
   58330:	bx	lr
   58334:	andeq	fp, r3, ip, lsr #17
   58338:	cmp	r1, #11
   5833c:	bhi	58374 <fputs@plt+0x47260>
   58340:	lsl	r1, r1, #2
   58344:	add	r3, r0, r1
   58348:	cmp	r2, #0
   5834c:	ldr	r0, [r3, #92]	; 0x5c
   58350:	bxlt	lr
   58354:	ldr	ip, [pc, #32]	; 5837c <fputs@plt+0x47268>
   58358:	add	ip, pc, ip
   5835c:	add	r1, ip, r1
   58360:	ldr	r1, [r1, #3224]	; 0xc98
   58364:	cmp	r1, r2
   58368:	movge	r1, r2
   5836c:	str	r1, [r3, #92]	; 0x5c
   58370:	bx	lr
   58374:	mvn	r0, #0
   58378:	bx	lr
   5837c:	andeq	r8, r3, r8, ror #16
   58380:	push	{r4, lr}
   58384:	sub	sp, sp, #8
   58388:	uxtb	r2, r2
   5838c:	ldr	lr, [sp, #16]
   58390:	ldr	ip, [sp, #20]
   58394:	str	lr, [sp]
   58398:	str	ip, [sp, #4]
   5839c:	mov	r4, r0
   583a0:	bl	39428 <fputs@plt+0x28314>
   583a4:	ldrb	r2, [r4, #69]	; 0x45
   583a8:	ldr	r3, [pc, #56]	; 583e8 <fputs@plt+0x472d4>
   583ac:	sub	r3, r0, r3
   583b0:	clz	r3, r3
   583b4:	lsr	r3, r3, #5
   583b8:	cmp	r2, #0
   583bc:	orrne	r3, r3, #1
   583c0:	cmp	r3, #0
   583c4:	bne	583d8 <fputs@plt+0x472c4>
   583c8:	ldr	r3, [r4, #56]	; 0x38
   583cc:	and	r0, r0, r3
   583d0:	add	sp, sp, #8
   583d4:	pop	{r4, pc}
   583d8:	mov	r0, r4
   583dc:	add	sp, sp, #8
   583e0:	pop	{r4, lr}
   583e4:	b	22a88 <fputs@plt+0x11974>
   583e8:	andeq	r0, r0, sl, lsl #24
   583ec:	push	{lr}		; (str lr, [sp, #-4]!)
   583f0:	sub	sp, sp, #12
   583f4:	mov	ip, #0
   583f8:	ldr	lr, [sp, #16]
   583fc:	str	ip, [sp, #4]
   58400:	str	lr, [sp]
   58404:	bl	58380 <fputs@plt+0x4726c>
   58408:	add	sp, sp, #12
   5840c:	pop	{pc}		; (ldr pc, [sp], #4)
   58410:	push	{r4, r5, r6, r7, r8, lr}
   58414:	sub	sp, sp, #8
   58418:	mov	r5, r2
   5841c:	mvn	r2, #0
   58420:	mov	r7, r3
   58424:	mov	r4, r0
   58428:	ldr	r8, [sp, #32]
   5842c:	bl	2e298 <fputs@plt+0x1d184>
   58430:	subs	r6, r0, #0
   58434:	beq	5849c <fputs@plt+0x47388>
   58438:	mov	r1, #0
   5843c:	uxtb	r2, r5
   58440:	mov	r3, r7
   58444:	str	r1, [sp, #4]
   58448:	str	r8, [sp]
   5844c:	mov	r1, r6
   58450:	mov	r0, r4
   58454:	bl	39428 <fputs@plt+0x28314>
   58458:	mov	r1, r6
   5845c:	mov	r5, r0
   58460:	mov	r0, r4
   58464:	bl	1d100 <fputs@plt+0xbfec>
   58468:	ldr	r3, [pc, #72]	; 584b8 <fputs@plt+0x473a4>
   5846c:	ldrb	r2, [r4, #69]	; 0x45
   58470:	sub	r3, r5, r3
   58474:	clz	r3, r3
   58478:	lsr	r3, r3, #5
   5847c:	cmp	r2, #0
   58480:	orrne	r3, r3, #1
   58484:	cmp	r3, #0
   58488:	bne	584a8 <fputs@plt+0x47394>
   5848c:	ldr	r0, [r4, #56]	; 0x38
   58490:	and	r0, r0, r5
   58494:	add	sp, sp, #8
   58498:	pop	{r4, r5, r6, r7, r8, pc}
   5849c:	ldrb	r5, [r4, #69]	; 0x45
   584a0:	cmp	r5, #0
   584a4:	beq	5848c <fputs@plt+0x47378>
   584a8:	mov	r0, r4
   584ac:	add	sp, sp, #8
   584b0:	pop	{r4, r5, r6, r7, r8, lr}
   584b4:	b	22a88 <fputs@plt+0x11974>
   584b8:	andeq	r0, r0, sl, lsl #24
   584bc:	mov	r3, r0
   584c0:	mov	r0, #0
   584c4:	str	r2, [r3, #228]	; 0xe4
   584c8:	str	r1, [r3, #236]	; 0xec
   584cc:	str	r0, [r3, #232]	; 0xe8
   584d0:	bx	lr
   584d4:	mov	r3, r0
   584d8:	mov	r0, #0
   584dc:	str	r2, [r3, #232]	; 0xe8
   584e0:	str	r1, [r3, #236]	; 0xec
   584e4:	str	r0, [r3, #228]	; 0xe4
   584e8:	bx	lr
   584ec:	mov	r0, #0
   584f0:	bx	lr
   584f4:	ldrb	r0, [r0, #67]	; 0x43
   584f8:	bx	lr
   584fc:	bx	lr
   58500:	push	{r4, lr}
   58504:	mov	r4, r0
   58508:	mov	r0, #0
   5850c:	bl	2c1e4 <fputs@plt+0x1b0d0>
   58510:	subs	r3, r0, #0
   58514:	beq	5853c <fputs@plt+0x47428>
   58518:	mov	r1, #1000	; 0x3e8
   5851c:	ldr	r3, [r3, #60]	; 0x3c
   58520:	mul	r1, r1, r4
   58524:	blx	r3
   58528:	ldr	r2, [pc, #20]	; 58544 <fputs@plt+0x47430>
   5852c:	asr	r3, r0, #31
   58530:	smull	r2, r0, r2, r0
   58534:	rsb	r0, r3, r0, asr #6
   58538:	pop	{r4, pc}
   5853c:	mov	r0, r3
   58540:	pop	{r4, pc}
   58544:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   58548:	cmp	r1, #0
   5854c:	mvnne	r3, #0
   58550:	moveq	r3, #255	; 0xff
   58554:	str	r3, [r0, #56]	; 0x38
   58558:	mov	r0, #0
   5855c:	bx	lr
   58560:	push	{r4, r5, r6, lr}
   58564:	mov	r4, r2
   58568:	mov	r5, r3
   5856c:	bl	1ae78 <fputs@plt+0x9d64>
   58570:	cmp	r0, #0
   58574:	beq	58600 <fputs@plt+0x474ec>
   58578:	ldm	r0, {r0, r2}
   5857c:	cmp	r4, #7
   58580:	ldr	r1, [r2]
   58584:	str	r0, [r2, #4]
   58588:	ldr	r0, [r1, #64]	; 0x40
   5858c:	beq	585e4 <fputs@plt+0x474d0>
   58590:	cmp	r4, #27
   58594:	beq	585f0 <fputs@plt+0x474dc>
   58598:	cmp	r4, #28
   5859c:	beq	585c0 <fputs@plt+0x474ac>
   585a0:	ldr	r3, [r0]
   585a4:	cmp	r3, #0
   585a8:	beq	585dc <fputs@plt+0x474c8>
   585ac:	mov	r2, r5
   585b0:	mov	r1, r4
   585b4:	ldr	r3, [r3, #40]	; 0x28
   585b8:	pop	{r4, r5, r6, lr}
   585bc:	bx	r3
   585c0:	ldr	r2, [r1, #216]	; 0xd8
   585c4:	ldr	r3, [r1, #68]	; 0x44
   585c8:	cmp	r2, #0
   585cc:	mov	r0, #0
   585d0:	ldrne	r3, [r2, #8]
   585d4:	str	r3, [r5]
   585d8:	pop	{r4, r5, r6, pc}
   585dc:	mov	r0, #12
   585e0:	pop	{r4, r5, r6, pc}
   585e4:	str	r0, [r5]
   585e8:	mov	r0, #0
   585ec:	pop	{r4, r5, r6, pc}
   585f0:	ldr	r3, [r1]
   585f4:	mov	r0, #0
   585f8:	str	r3, [r5]
   585fc:	pop	{r4, r5, r6, pc}
   58600:	mov	r0, #1
   58604:	pop	{r4, r5, r6, pc}
   58608:	push	{r0, r1, r2, r3}
   5860c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58610:	sub	sp, sp, #20
   58614:	add	r2, sp, #60	; 0x3c
   58618:	ldr	r3, [sp, #56]	; 0x38
   5861c:	str	r2, [sp, #8]
   58620:	sub	r3, r3, #5
   58624:	cmp	r3, #20
   58628:	addls	pc, pc, r3, lsl #2
   5862c:	b	5898c <fputs@plt+0x47878>
   58630:	b	586c8 <fputs@plt+0x475b4>
   58634:	b	586e8 <fputs@plt+0x475d4>
   58638:	b	58708 <fputs@plt+0x475f4>
   5863c:	b	5871c <fputs@plt+0x47608>
   58640:	b	5886c <fputs@plt+0x47758>
   58644:	b	588a0 <fputs@plt+0x4778c>
   58648:	b	588c4 <fputs@plt+0x477b0>
   5864c:	b	588ec <fputs@plt+0x477d8>
   58650:	b	588fc <fputs@plt+0x477e8>
   58654:	b	58908 <fputs@plt+0x477f4>
   58658:	b	5892c <fputs@plt+0x47818>
   5865c:	b	58940 <fputs@plt+0x4782c>
   58660:	b	58994 <fputs@plt+0x47880>
   58664:	b	589e0 <fputs@plt+0x478cc>
   58668:	b	5898c <fputs@plt+0x47878>
   5866c:	b	589c4 <fputs@plt+0x478b0>
   58670:	b	5898c <fputs@plt+0x47878>
   58674:	b	58684 <fputs@plt+0x47570>
   58678:	b	5869c <fputs@plt+0x47588>
   5867c:	b	586b4 <fputs@plt+0x475a0>
   58680:	b	589fc <fputs@plt+0x478e8>
   58684:	ldr	r4, [pc, #1232]	; 58b5c <fputs@plt+0x47a48>
   58688:	mov	r0, r4
   5868c:	add	sp, sp, #20
   58690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58694:	add	sp, sp, #16
   58698:	bx	lr
   5869c:	ldr	r3, [pc, #1212]	; 58b60 <fputs@plt+0x47a4c>
   586a0:	add	r3, pc, r3
   586a4:	ldr	r4, [r3, #228]	; 0xe4
   586a8:	clz	r4, r4
   586ac:	lsr	r4, r4, #5
   586b0:	b	58688 <fputs@plt+0x47574>
   586b4:	ldr	r3, [sp, #8]
   586b8:	mov	r4, #0
   586bc:	ldm	r3, {r2, r3}
   586c0:	str	r3, [r2, #140]	; 0x8c
   586c4:	b	58688 <fputs@plt+0x47574>
   586c8:	ldr	r0, [pc, #1172]	; 58b64 <fputs@plt+0x47a50>
   586cc:	ldr	r2, [pc, #1172]	; 58b68 <fputs@plt+0x47a54>
   586d0:	add	r0, pc, r0
   586d4:	add	r1, r0, #352	; 0x160
   586d8:	add	r0, r0, #616	; 0x268
   586dc:	bl	10f7c <memcpy@plt>
   586e0:	mov	r4, #0
   586e4:	b	58688 <fputs@plt+0x47574>
   586e8:	ldr	r0, [pc, #1148]	; 58b6c <fputs@plt+0x47a58>
   586ec:	ldr	r2, [pc, #1140]	; 58b68 <fputs@plt+0x47a54>
   586f0:	add	r0, pc, r0
   586f4:	add	r1, r0, #616	; 0x268
   586f8:	add	r0, r0, #352	; 0x160
   586fc:	bl	10f7c <memcpy@plt>
   58700:	mov	r4, #0
   58704:	b	58688 <fputs@plt+0x47574>
   58708:	mov	r1, #0
   5870c:	mov	r0, r1
   58710:	bl	46a6c <fputs@plt+0x35958>
   58714:	mov	r4, #0
   58718:	b	58688 <fputs@plt+0x47574>
   5871c:	ldr	r2, [sp, #8]
   58720:	mov	r0, #512	; 0x200
   58724:	mov	r1, #0
   58728:	ldr	fp, [r2, #4]
   5872c:	ldr	r9, [r2], #8
   58730:	str	r2, [sp, #8]
   58734:	bl	27078 <fputs@plt+0x15f64>
   58738:	subs	sl, r0, #0
   5873c:	beq	58a60 <fputs@plt+0x4794c>
   58740:	adds	r0, r9, #7
   58744:	addmi	r0, r9, #14
   58748:	str	r9, [sl]
   5874c:	asr	r0, r0, #3
   58750:	add	r0, r0, #1
   58754:	asr	r1, r0, #31
   58758:	bl	27078 <fputs@plt+0x15f64>
   5875c:	mov	r1, #0
   58760:	mov	r7, r0
   58764:	mov	r0, #512	; 0x200
   58768:	bl	2c600 <fputs@plt+0x1b4ec>
   5876c:	cmp	r7, #0
   58770:	cmpne	r0, #0
   58774:	str	r0, [sp, #4]
   58778:	moveq	r6, #1
   5877c:	movne	r6, #0
   58780:	beq	5884c <fputs@plt+0x47738>
   58784:	mov	r8, #1
   58788:	add	r3, sp, #12
   5878c:	str	r3, [sp]
   58790:	ldr	r5, [fp, r6, lsl #2]
   58794:	ldr	r1, [sp]
   58798:	cmp	r5, #0
   5879c:	mov	r0, #4
   587a0:	lsl	r2, r8, r5
   587a4:	lsl	r4, r6, #2
   587a8:	beq	58acc <fputs@plt+0x479b8>
   587ac:	cmp	r5, #5
   587b0:	bhi	58a94 <fputs@plt+0x47980>
   587b4:	tst	r2, #38	; 0x26
   587b8:	add	r3, r4, #8
   587bc:	add	ip, fp, r4
   587c0:	beq	58a94 <fputs@plt+0x47980>
   587c4:	ldr	r0, [fp, r3]
   587c8:	mov	r2, #4
   587cc:	sub	r1, r0, #1
   587d0:	str	r1, [sp, #12]
   587d4:	ldr	r1, [ip, #12]
   587d8:	add	r1, r1, r0
   587dc:	str	r1, [fp, r3]
   587e0:	add	r4, r4, #4
   587e4:	mov	r1, r9
   587e8:	ldr	r3, [fp, r4]
   587ec:	sub	r3, r3, #1
   587f0:	str	r3, [fp, r4]
   587f4:	ldr	r0, [sp, #12]
   587f8:	cmp	r3, #0
   587fc:	movgt	r2, #0
   58800:	bic	r0, r0, #-2147483648	; 0x80000000
   58804:	add	r6, r6, r2
   58808:	bl	8e738 <fputs@plt+0x7d624>
   5880c:	tst	r5, #1
   58810:	add	r3, r1, #1
   58814:	and	ip, r3, #7
   58818:	str	r1, [sp, #12]
   5881c:	beq	58aa0 <fputs@plt+0x4798c>
   58820:	ldrb	r2, [r7, r3, asr #3]
   58824:	cmp	r5, #5
   58828:	mov	r0, sl
   5882c:	orr	r2, r2, r8, lsl ip
   58830:	strb	r2, [r7, r3, asr #3]
   58834:	beq	58790 <fputs@plt+0x4767c>
   58838:	ldr	r1, [sp, #12]
   5883c:	add	r1, r1, #1
   58840:	bl	2781c <fputs@plt+0x16708>
   58844:	cmp	r0, #0
   58848:	beq	58790 <fputs@plt+0x4767c>
   5884c:	mvn	r4, #0
   58850:	ldr	r0, [sp, #4]
   58854:	bl	1cd68 <fputs@plt+0xbc54>
   58858:	mov	r0, r7
   5885c:	bl	1cd68 <fputs@plt+0xbc54>
   58860:	mov	r0, sl
   58864:	bl	1ce64 <fputs@plt+0xbd50>
   58868:	b	58688 <fputs@plt+0x47574>
   5886c:	ldr	r2, [sp, #8]
   58870:	ldr	r3, [pc, #760]	; 58b70 <fputs@plt+0x47a5c>
   58874:	add	r1, r2, #4
   58878:	ldr	r2, [r2]
   5887c:	add	r3, pc, r3
   58880:	cmp	r2, #0
   58884:	str	r1, [sp, #8]
   58888:	str	r2, [r3, #264]	; 0x108
   5888c:	beq	5898c <fputs@plt+0x47878>
   58890:	mov	r0, #0
   58894:	blx	r2
   58898:	mov	r4, r0
   5889c:	b	58688 <fputs@plt+0x47574>
   588a0:	ldr	r2, [sp, #8]
   588a4:	ldr	r3, [pc, #712]	; 58b74 <fputs@plt+0x47a60>
   588a8:	mov	r4, #0
   588ac:	add	r3, pc, r3
   588b0:	ldr	r1, [r2, #4]
   588b4:	ldr	r2, [r2]
   588b8:	str	r1, [r3, #332]	; 0x14c
   588bc:	str	r2, [r3, #328]	; 0x148
   588c0:	b	58688 <fputs@plt+0x47574>
   588c4:	ldr	r3, [sp, #8]
   588c8:	ldr	r2, [pc, #680]	; 58b78 <fputs@plt+0x47a64>
   588cc:	add	r1, r3, #4
   588d0:	ldr	r3, [r3]
   588d4:	add	r2, pc, r2
   588d8:	cmp	r3, #0
   588dc:	ldr	r4, [r2, #272]	; 0x110
   588e0:	str	r1, [sp, #8]
   588e4:	strne	r3, [r2, #272]	; 0x110
   588e8:	b	58688 <fputs@plt+0x47574>
   588ec:	mov	r3, #0
   588f0:	str	r3, [sp, #12]
   588f4:	ldr	r4, [sp, #12]
   588f8:	b	58688 <fputs@plt+0x47574>
   588fc:	ldr	r3, [sp, #8]
   58900:	ldr	r4, [r3]
   58904:	b	58688 <fputs@plt+0x47574>
   58908:	ldr	r2, [sp, #8]
   5890c:	mov	r3, #0
   58910:	mov	r1, r3
   58914:	ldm	r2, {r0, r2}
   58918:	mov	r4, r3
   5891c:	ldr	r0, [r0, #16]
   58920:	ldr	r0, [r0, #4]
   58924:	bl	282d8 <fputs@plt+0x171c4>
   58928:	b	58688 <fputs@plt+0x47574>
   5892c:	ldr	r3, [sp, #8]
   58930:	mov	r4, #0
   58934:	ldm	r3, {r2, r3}
   58938:	strh	r3, [r2, #64]	; 0x40
   5893c:	b	58688 <fputs@plt+0x47574>
   58940:	ldr	r3, [sp, #8]
   58944:	add	r2, r3, #4
   58948:	ldr	r4, [r3]
   5894c:	str	r2, [sp, #8]
   58950:	cmp	r4, #0
   58954:	moveq	r1, r4
   58958:	beq	58968 <fputs@plt+0x47854>
   5895c:	mov	r0, r4
   58960:	bl	10f58 <strlen@plt>
   58964:	bic	r1, r0, #-1073741824	; 0xc0000000
   58968:	add	r2, sp, #16
   5896c:	mov	r3, #27
   58970:	mov	r0, r4
   58974:	str	r3, [r2, #-4]!
   58978:	bl	1a264 <fputs@plt+0x9150>
   5897c:	ldr	r3, [sp, #12]
   58980:	cmp	r3, #27
   58984:	movne	r4, #124	; 0x7c
   58988:	bne	58688 <fputs@plt+0x47574>
   5898c:	mov	r4, #0
   58990:	b	58688 <fputs@plt+0x47574>
   58994:	ldr	r3, [sp, #8]
   58998:	add	r2, r3, #12
   5899c:	ldr	r0, [r3]
   589a0:	str	r2, [sp, #8]
   589a4:	cmp	r0, #0
   589a8:	ldr	r5, [r3, #4]
   589ac:	ldr	r4, [r3, #8]
   589b0:	bne	58a54 <fputs@plt+0x47940>
   589b4:	mov	r0, r4
   589b8:	bl	1cc28 <fputs@plt+0xbb14>
   589bc:	mov	r4, #0
   589c0:	b	58688 <fputs@plt+0x47574>
   589c4:	ldr	r2, [sp, #8]
   589c8:	ldr	r3, [pc, #428]	; 58b7c <fputs@plt+0x47a68>
   589cc:	mov	r4, #0
   589d0:	add	r3, pc, r3
   589d4:	ldr	r2, [r2]
   589d8:	str	r2, [r3, #24]
   589dc:	b	58688 <fputs@plt+0x47574>
   589e0:	ldr	r2, [sp, #8]
   589e4:	ldr	r3, [pc, #404]	; 58b80 <fputs@plt+0x47a6c>
   589e8:	mov	r4, #0
   589ec:	add	r3, pc, r3
   589f0:	ldr	r2, [r2]
   589f4:	str	r2, [r3, #268]	; 0x10c
   589f8:	b	58688 <fputs@plt+0x47574>
   589fc:	ldr	r5, [sp, #8]
   58a00:	ldr	r4, [r5]
   58a04:	ldr	r1, [r5, #4]
   58a08:	mov	r0, r4
   58a0c:	bl	18ef0 <fputs@plt+0x7ddc>
   58a10:	add	r3, r5, #16
   58a14:	str	r3, [sp, #8]
   58a18:	strb	r0, [r4, #148]	; 0x94
   58a1c:	ldrb	r3, [r5, #8]
   58a20:	strb	r3, [r4, #151]	; 0x97
   58a24:	strb	r3, [r4, #149]	; 0x95
   58a28:	ldr	r2, [r5, #12]
   58a2c:	clz	r3, r3
   58a30:	cmp	r2, #0
   58a34:	lsr	r3, r3, #5
   58a38:	movle	r3, #0
   58a3c:	cmp	r3, #0
   58a40:	str	r2, [r4, #144]	; 0x90
   58a44:	beq	5898c <fputs@plt+0x47878>
   58a48:	mov	r0, r4
   58a4c:	bl	242c0 <fputs@plt+0x131ac>
   58a50:	b	5898c <fputs@plt+0x47878>
   58a54:	bl	288b0 <fputs@plt+0x1779c>
   58a58:	str	r0, [r5]
   58a5c:	b	589b4 <fputs@plt+0x478a0>
   58a60:	adds	r0, r9, #7
   58a64:	addmi	r0, r9, #14
   58a68:	mvn	r4, #0
   58a6c:	asr	r0, r0, #3
   58a70:	add	r0, r0, #1
   58a74:	asr	r1, r0, #31
   58a78:	bl	27078 <fputs@plt+0x15f64>
   58a7c:	mov	r1, #0
   58a80:	mov	r7, r0
   58a84:	mov	r0, #512	; 0x200
   58a88:	bl	2c600 <fputs@plt+0x1b4ec>
   58a8c:	str	r0, [sp, #4]
   58a90:	b	58850 <fputs@plt+0x4773c>
   58a94:	bl	46a6c <fputs@plt+0x35958>
   58a98:	mov	r2, #2
   58a9c:	b	587e0 <fputs@plt+0x476cc>
   58aa0:	add	r1, r1, #1
   58aa4:	and	r0, r1, #7
   58aa8:	ldrb	r3, [r7, r1, asr #3]
   58aac:	ldr	r2, [sp, #4]
   58ab0:	bic	r3, r3, r8, lsl r0
   58ab4:	strb	r3, [r7, r1, asr #3]
   58ab8:	ldr	r1, [sp, #12]
   58abc:	mov	r0, sl
   58ac0:	add	r1, r1, #1
   58ac4:	bl	1b7d4 <fputs@plt+0xa6c0>
   58ac8:	b	58790 <fputs@plt+0x4767c>
   58acc:	add	r1, r9, #1
   58ad0:	mov	r0, sl
   58ad4:	bl	17798 <fputs@plt+0x6684>
   58ad8:	mov	r1, r5
   58adc:	mov	r5, #1
   58ae0:	mov	r6, r0
   58ae4:	mov	r0, sl
   58ae8:	bl	17798 <fputs@plt+0x6684>
   58aec:	ldr	r4, [sl]
   58af0:	str	r5, [sp, #12]
   58af4:	sub	r3, r4, r9
   58af8:	adds	r4, r0, #0
   58afc:	movne	r4, #1
   58b00:	cmp	r6, #0
   58b04:	addne	r4, r4, #1
   58b08:	cmp	r9, #0
   58b0c:	add	r4, r4, r3
   58b10:	bgt	58b28 <fputs@plt+0x47a14>
   58b14:	b	58850 <fputs@plt+0x4773c>
   58b18:	add	r5, r5, #1
   58b1c:	cmp	r9, r5
   58b20:	str	r5, [sp, #12]
   58b24:	blt	58850 <fputs@plt+0x4773c>
   58b28:	mov	r1, r5
   58b2c:	mov	r0, sl
   58b30:	bl	17798 <fputs@plt+0x6684>
   58b34:	ldrb	r3, [r7, r5, asr #3]
   58b38:	and	r2, r5, #7
   58b3c:	asr	r3, r3, r2
   58b40:	and	r3, r3, #1
   58b44:	adds	r0, r0, #0
   58b48:	movne	r0, #1
   58b4c:	cmp	r0, r3
   58b50:	beq	58b18 <fputs@plt+0x47a04>
   58b54:	mov	r4, r5
   58b58:	b	58850 <fputs@plt+0x4773c>
   58b5c:	andeq	lr, r1, r2, lsl r2
   58b60:	ldrdeq	r1, [r5], -r8
   58b64:	andeq	r6, r5, r8, ror r1
   58b68:	andeq	r0, r0, r3, lsl #2
   58b6c:	andeq	r6, r5, r8, asr r1
   58b70:	strdeq	r1, [r5], -ip
   58b74:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58b78:	andeq	r1, r5, r4, lsr #17
   58b7c:	andeq	r1, r5, r8, lsr #15
   58b80:	andeq	r1, r5, ip, lsl #15
   58b84:	cmp	r1, #0
   58b88:	cmpne	r0, #0
   58b8c:	push	{r4, r5, r6, r7, r8, lr}
   58b90:	beq	58c20 <fputs@plt+0x47b0c>
   58b94:	mov	r4, r0
   58b98:	mov	r5, r1
   58b9c:	bl	10f58 <strlen@plt>
   58ba0:	bic	r0, r0, #-1073741824	; 0xc0000000
   58ba4:	add	r0, r0, #1
   58ba8:	add	r7, r4, r0
   58bac:	ldrb	r4, [r4, r0]
   58bb0:	cmp	r4, #0
   58bb4:	beq	58c18 <fputs@plt+0x47b04>
   58bb8:	mov	r6, #1
   58bbc:	b	58be8 <fputs@plt+0x47ad4>
   58bc0:	cmp	r4, #0
   58bc4:	moveq	r0, r6
   58bc8:	beq	58bd8 <fputs@plt+0x47ac4>
   58bcc:	bl	10f58 <strlen@plt>
   58bd0:	bic	r0, r0, #-1073741824	; 0xc0000000
   58bd4:	add	r0, r0, #1
   58bd8:	add	r7, r4, r0
   58bdc:	ldrb	r4, [r4, r0]
   58be0:	cmp	r4, #0
   58be4:	beq	58c18 <fputs@plt+0x47b04>
   58be8:	mov	r1, r5
   58bec:	mov	r0, r7
   58bf0:	bl	110f0 <strcmp@plt>
   58bf4:	mov	r4, r0
   58bf8:	mov	r0, r7
   58bfc:	bl	10f58 <strlen@plt>
   58c00:	cmp	r4, #0
   58c04:	bic	r4, r0, #-1073741824	; 0xc0000000
   58c08:	add	r4, r4, #1
   58c0c:	add	r4, r7, r4
   58c10:	mov	r0, r4
   58c14:	bne	58bc0 <fputs@plt+0x47aac>
   58c18:	mov	r0, r4
   58c1c:	pop	{r4, r5, r6, r7, r8, pc}
   58c20:	mov	r4, #0
   58c24:	mov	r0, r4
   58c28:	pop	{r4, r5, r6, r7, r8, pc}
   58c2c:	push	{r4, lr}
   58c30:	mov	r4, r2
   58c34:	bl	58b84 <fputs@plt+0x47a70>
   58c38:	adds	r2, r4, #0
   58c3c:	movne	r2, #1
   58c40:	cmp	r0, #0
   58c44:	beq	58c5c <fputs@plt+0x47b48>
   58c48:	mov	r1, #1
   58c4c:	bl	2a628 <fputs@plt+0x19514>
   58c50:	adds	r0, r0, #0
   58c54:	movne	r0, #1
   58c58:	pop	{r4, pc}
   58c5c:	mov	r0, r2
   58c60:	pop	{r4, pc}
   58c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58c68:	sub	sp, sp, #1184	; 0x4a0
   58c6c:	sub	sp, sp, #4
   58c70:	mov	fp, r3
   58c74:	ands	sl, r3, #4
   58c78:	bic	r7, r3, #255	; 0xff
   58c7c:	and	r3, r3, #16
   58c80:	str	r3, [sp, #4]
   58c84:	and	r3, fp, #1
   58c88:	str	r3, [sp, #8]
   58c8c:	and	r3, fp, #2
   58c90:	mov	r9, r0
   58c94:	mov	r6, r1
   58c98:	mov	r4, r2
   58c9c:	and	r5, fp, #8
   58ca0:	str	r3, [sp]
   58ca4:	streq	sl, [sp, #12]
   58ca8:	beq	58cc8 <fputs@plt+0x47bb4>
   58cac:	cmp	r7, #2048	; 0x800
   58cb0:	cmpne	r7, #16384	; 0x4000
   58cb4:	moveq	r2, #1
   58cb8:	movne	r2, #0
   58cbc:	cmp	r7, #524288	; 0x80000
   58cc0:	orreq	r2, r2, #1
   58cc4:	str	r2, [sp, #12]
   58cc8:	bl	11060 <getpid@plt>
   58ccc:	ldr	r8, [pc, #1724]	; 59390 <fputs@plt+0x4827c>
   58cd0:	add	r8, pc, r8
   58cd4:	ldr	r2, [r8, #344]	; 0x158
   58cd8:	cmp	r0, r2
   58cdc:	beq	58cf4 <fputs@plt+0x47be0>
   58ce0:	bl	11060 <getpid@plt>
   58ce4:	mov	r1, #0
   58ce8:	str	r0, [r8, #344]	; 0x158
   58cec:	mov	r0, r1
   58cf0:	bl	46a6c <fputs@plt+0x35958>
   58cf4:	mov	r2, #80	; 0x50
   58cf8:	mov	r1, #0
   58cfc:	mov	r0, r4
   58d00:	bl	10ee0 <memset@plt>
   58d04:	cmp	r7, #256	; 0x100
   58d08:	beq	58f7c <fputs@plt+0x47e68>
   58d0c:	cmp	r6, #0
   58d10:	movne	r3, r6
   58d14:	mvnne	r8, #0
   58d18:	beq	591d0 <fputs@plt+0x480bc>
   58d1c:	cmp	sl, #0
   58d20:	ldr	r2, [sp, #4]
   58d24:	ldr	sl, [sp]
   58d28:	orrne	sl, sl, #64	; 0x40
   58d2c:	cmp	r2, #0
   58d30:	orrne	sl, sl, #32768	; 0x8000
   58d34:	orrne	sl, sl, #128	; 0x80
   58d38:	cmp	r8, #0
   58d3c:	blt	59068 <fputs@plt+0x47f54>
   58d40:	ldr	r2, [sp, #1224]	; 0x4c8
   58d44:	cmp	r2, #0
   58d48:	strne	fp, [r2]
   58d4c:	ldr	r2, [r4, #28]
   58d50:	cmp	r2, #0
   58d54:	stmne	r2, {r8, fp}
   58d58:	cmp	r5, #0
   58d5c:	bne	58e2c <fputs@plt+0x47d18>
   58d60:	ldr	r3, [sp, #8]
   58d64:	ldr	r1, [pc, #1576]	; 59394 <fputs@plt+0x48280>
   58d68:	cmp	r3, #0
   58d6c:	ldr	r3, [sp, #12]
   58d70:	orrne	r5, r5, #2
   58d74:	cmp	r7, #256	; 0x100
   58d78:	orrne	r5, r5, #128	; 0x80
   58d7c:	cmp	r3, #0
   58d80:	ldr	r3, [pc, #1552]	; 59398 <fputs@plt+0x48284>
   58d84:	orrne	r5, r5, #8
   58d88:	add	r3, pc, r3
   58d8c:	tst	fp, #64	; 0x40
   58d90:	ldrd	r2, [r3, #176]	; 0xb0
   58d94:	orrne	r5, r5, #64	; 0x40
   58d98:	ands	r0, r5, #64	; 0x40
   58d9c:	strd	r2, [r4, #64]	; 0x40
   58da0:	strh	r5, [r4, #18]
   58da4:	movne	r0, r6
   58da8:	mov	r2, #1
   58dac:	add	r1, pc, r1
   58db0:	str	r8, [r4, #12]
   58db4:	str	r9, [r4, #4]
   58db8:	str	r6, [r4, #32]
   58dbc:	bl	58c2c <fputs@plt+0x47b18>
   58dc0:	ldr	r1, [pc, #1492]	; 5939c <fputs@plt+0x48288>
   58dc4:	add	r1, pc, r1
   58dc8:	cmp	r0, #0
   58dcc:	ldr	r0, [r9, #16]
   58dd0:	ldrhne	r3, [r4, #18]
   58dd4:	orrne	r3, r3, #16
   58dd8:	strhne	r3, [r4, #18]
   58ddc:	bl	110f0 <strcmp@plt>
   58de0:	cmp	r0, #0
   58de4:	ldrheq	r3, [r4, #18]
   58de8:	orreq	r3, r3, #1
   58dec:	strheq	r3, [r4, #18]
   58df0:	ands	r5, r5, #128	; 0x80
   58df4:	beq	58e48 <fputs@plt+0x47d34>
   58df8:	ldr	r7, [pc, #1440]	; 593a0 <fputs@plt+0x4828c>
   58dfc:	add	r7, pc, r7
   58e00:	add	r7, r7, #76	; 0x4c
   58e04:	mov	r3, #0
   58e08:	str	r3, [r4, #20]
   58e0c:	str	r7, [r4]
   58e10:	mov	r0, r4
   58e14:	bl	38534 <fputs@plt+0x27420>
   58e18:	mov	r2, #0
   58e1c:	mov	r0, r2
   58e20:	add	sp, sp, #1184	; 0x4a0
   58e24:	add	sp, sp, #4
   58e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58e2c:	ldr	r2, [pc, #1392]	; 593a4 <fputs@plt+0x48290>
   58e30:	mov	r0, r3
   58e34:	add	r2, pc, r2
   58e38:	mov	r5, #32
   58e3c:	ldr	r2, [r2, #196]	; 0xc4
   58e40:	blx	r2
   58e44:	b	58d60 <fputs@plt+0x47c4c>
   58e48:	ldr	r3, [r9, #20]
   58e4c:	mov	r1, r4
   58e50:	mov	r0, r6
   58e54:	ldr	r3, [r3]
   58e58:	blx	r3
   58e5c:	ldr	r3, [pc, #1348]	; 593a8 <fputs@plt+0x48294>
   58e60:	add	r3, pc, r3
   58e64:	cmp	r0, r3
   58e68:	mov	r7, r0
   58e6c:	beq	58ec0 <fputs@plt+0x47dac>
   58e70:	add	r3, r3, #152	; 0x98
   58e74:	cmp	r0, r3
   58e78:	bne	58e04 <fputs@plt+0x47cf0>
   58e7c:	mov	r0, r6
   58e80:	bl	10f58 <strlen@plt>
   58e84:	add	sl, r0, #6
   58e88:	mov	r0, sl
   58e8c:	asr	r1, sl, #31
   58e90:	bl	2c600 <fputs@plt+0x1b4ec>
   58e94:	subs	r9, r0, #0
   58e98:	beq	58f40 <fputs@plt+0x47e2c>
   58e9c:	ldr	r2, [pc, #1288]	; 593ac <fputs@plt+0x48298>
   58ea0:	mov	r3, r6
   58ea4:	mov	r0, sl
   58ea8:	add	r2, pc, r2
   58eac:	mov	r1, r9
   58eb0:	bl	32340 <fputs@plt+0x2122c>
   58eb4:	str	r9, [r4, #24]
   58eb8:	str	r5, [r4, #20]
   58ebc:	b	58e0c <fputs@plt+0x47cf8>
   58ec0:	ldr	r3, [pc, #1256]	; 593b0 <fputs@plt+0x4829c>
   58ec4:	add	r5, sp, #144	; 0x90
   58ec8:	add	r3, pc, r3
   58ecc:	mov	r1, r5
   58ed0:	ldr	r3, [r3, #64]	; 0x40
   58ed4:	ldr	r0, [r4, #12]
   58ed8:	blx	r3
   58edc:	cmp	r0, #0
   58ee0:	beq	5925c <fputs@plt+0x48148>
   58ee4:	bl	11108 <__errno_location@plt>
   58ee8:	mov	r2, #10
   58eec:	ldr	r3, [r0]
   58ef0:	str	r3, [r4, #20]
   58ef4:	ldr	r3, [pc, #1208]	; 593b4 <fputs@plt+0x482a0>
   58ef8:	str	r2, [sp]
   58efc:	add	r3, pc, r3
   58f00:	mov	r0, r8
   58f04:	ldr	r3, [r3, #16]
   58f08:	blx	r3
   58f0c:	ldr	r2, [sp]
   58f10:	cmp	r0, #0
   58f14:	bne	591f4 <fputs@plt+0x480e0>
   58f18:	mov	r3, #0
   58f1c:	str	r3, [r4, #20]
   58f20:	ldr	r0, [r4, #28]
   58f24:	str	r2, [sp]
   58f28:	bl	1cd68 <fputs@plt+0xbc54>
   58f2c:	ldr	r2, [sp]
   58f30:	mov	r0, r2
   58f34:	add	sp, sp, #1184	; 0x4a0
   58f38:	add	sp, sp, #4
   58f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58f40:	ldr	r3, [pc, #1136]	; 593b8 <fputs@plt+0x482a4>
   58f44:	str	r9, [r4, #24]
   58f48:	add	r3, pc, r3
   58f4c:	str	r9, [r4, #20]
   58f50:	mov	r0, r8
   58f54:	ldr	r3, [r3, #16]
   58f58:	blx	r3
   58f5c:	cmp	r0, #0
   58f60:	moveq	r2, #7
   58f64:	beq	58f20 <fputs@plt+0x47e0c>
   58f68:	ldr	r1, [pc, #1100]	; 593bc <fputs@plt+0x482a8>
   58f6c:	mov	r0, r4
   58f70:	bl	37898 <fputs@plt+0x26784>
   58f74:	mov	r2, #7
   58f78:	b	58f20 <fputs@plt+0x47e0c>
   58f7c:	ldr	r2, [pc, #1084]	; 593c0 <fputs@plt+0x482ac>
   58f80:	add	r1, sp, #664	; 0x298
   58f84:	add	r2, pc, r2
   58f88:	mov	r0, r6
   58f8c:	ldr	r2, [r2, #52]	; 0x34
   58f90:	blx	r2
   58f94:	cmp	r0, #0
   58f98:	bne	59144 <fputs@plt+0x48030>
   58f9c:	ldr	r2, [pc, #1056]	; 593c4 <fputs@plt+0x482b0>
   58fa0:	add	r2, pc, r2
   58fa4:	ldr	r2, [r2, #348]	; 0x15c
   58fa8:	cmp	r2, #0
   58fac:	beq	59144 <fputs@plt+0x48030>
   58fb0:	add	r3, sp, #672	; 0x2a0
   58fb4:	mov	ip, r5
   58fb8:	ldrd	r0, [r3, #-8]
   58fbc:	mov	lr, r4
   58fc0:	strd	r0, [sp, #24]
   58fc4:	ldrd	r0, [r3, #88]	; 0x58
   58fc8:	mov	r3, r9
   58fcc:	strd	r0, [sp, #16]
   58fd0:	ldrd	r8, [sp, #16]
   58fd4:	ldrd	r0, [sp, #24]
   58fd8:	b	58fe8 <fputs@plt+0x47ed4>
   58fdc:	ldr	r2, [r2, #40]	; 0x28
   58fe0:	cmp	r2, #0
   58fe4:	beq	59138 <fputs@plt+0x48024>
   58fe8:	ldrd	r4, [r2]
   58fec:	cmp	r5, r1
   58ff0:	cmpeq	r4, r0
   58ff4:	bne	58fdc <fputs@plt+0x47ec8>
   58ff8:	ldrd	r4, [r2, #8]
   58ffc:	cmp	r5, r9
   59000:	cmpeq	r4, r8
   59004:	bne	58fdc <fputs@plt+0x47ec8>
   59008:	ldr	r1, [r2, #36]	; 0x24
   5900c:	mov	r5, ip
   59010:	cmp	r1, #0
   59014:	mov	r9, r3
   59018:	mov	r4, lr
   5901c:	beq	59144 <fputs@plt+0x48030>
   59020:	ldr	r0, [r1, #4]
   59024:	cmp	fp, r0
   59028:	bne	59034 <fputs@plt+0x47f20>
   5902c:	b	592d8 <fputs@plt+0x481c4>
   59030:	mov	r1, r0
   59034:	ldr	r0, [r1, #8]
   59038:	cmp	r0, #0
   5903c:	beq	59144 <fputs@plt+0x48030>
   59040:	ldr	r3, [r0, #4]
   59044:	cmp	fp, r3
   59048:	bne	59030 <fputs@plt+0x47f1c>
   5904c:	add	r2, r1, #8
   59050:	ldr	r1, [r0, #8]
   59054:	ldr	r8, [r0]
   59058:	str	r1, [r2]
   5905c:	str	r0, [r4, #28]
   59060:	mov	r3, r6
   59064:	b	58d1c <fputs@plt+0x47c08>
   59068:	ldr	r2, [pc, #856]	; 593c8 <fputs@plt+0x482b4>
   5906c:	and	r2, fp, r2
   59070:	cmp	r2, #0
   59074:	str	r2, [sp, #4]
   59078:	beq	59164 <fputs@plt+0x48050>
   5907c:	cmp	r3, #0
   59080:	beq	592cc <fputs@plt+0x481b8>
   59084:	mov	r0, r3
   59088:	str	r3, [sp, #16]
   5908c:	bl	10f58 <strlen@plt>
   59090:	ldr	r3, [sp, #16]
   59094:	bic	r0, r0, #-1073741824	; 0xc0000000
   59098:	sub	r8, r0, #1
   5909c:	mov	r2, r8
   590a0:	ldrb	r1, [r3, r2]
   590a4:	cmp	r1, #45	; 0x2d
   590a8:	beq	590c4 <fputs@plt+0x47fb0>
   590ac:	add	r1, r3, r8
   590b0:	ldrb	r0, [r1, #-1]!
   590b4:	sub	r8, r8, #1
   590b8:	mov	r2, r8
   590bc:	cmp	r0, #45	; 0x2d
   590c0:	bne	590b0 <fputs@plt+0x47f9c>
   590c4:	add	r1, sp, #144	; 0x90
   590c8:	str	r1, [sp, #16]
   590cc:	mov	r0, r1
   590d0:	mov	r1, r3
   590d4:	str	r3, [sp, #36]	; 0x24
   590d8:	bl	10f7c <memcpy@plt>
   590dc:	ldr	r2, [pc, #744]	; 593cc <fputs@plt+0x482b8>
   590e0:	add	r3, sp, #1184	; 0x4a0
   590e4:	add	r8, r3, r8
   590e8:	add	r2, pc, r2
   590ec:	mov	r1, #0
   590f0:	strb	r1, [r8, #-1040]	; 0xfffffbf0
   590f4:	ldr	r2, [r2, #52]	; 0x34
   590f8:	ldr	r0, [sp, #16]
   590fc:	add	r1, sp, #40	; 0x28
   59100:	blx	r2
   59104:	cmp	r0, #0
   59108:	ldrne	r2, [pc, #704]	; 593d0 <fputs@plt+0x482bc>
   5910c:	bne	58e1c <fputs@plt+0x47d08>
   59110:	ldr	r3, [sp, #64]	; 0x40
   59114:	ldr	r2, [sp, #56]	; 0x38
   59118:	str	r3, [sp, #24]
   5911c:	ldr	r3, [sp, #68]	; 0x44
   59120:	str	r3, [sp, #32]
   59124:	lsl	r3, r2, #23
   59128:	lsr	r3, r3, #23
   5912c:	str	r3, [sp, #16]
   59130:	ldr	r3, [sp, #36]	; 0x24
   59134:	b	59188 <fputs@plt+0x48074>
   59138:	mov	r5, ip
   5913c:	mov	r9, r3
   59140:	mov	r4, lr
   59144:	mov	r0, #12
   59148:	mov	r1, #0
   5914c:	bl	2c600 <fputs@plt+0x1b4ec>
   59150:	cmp	r0, #0
   59154:	moveq	r2, #7
   59158:	beq	58e1c <fputs@plt+0x47d08>
   5915c:	mvn	r8, #0
   59160:	b	5905c <fputs@plt+0x47f48>
   59164:	cmp	r5, #0
   59168:	streq	r5, [sp, #32]
   5916c:	ldrne	r2, [sp, #4]
   59170:	streq	r5, [sp, #24]
   59174:	strne	r2, [sp, #32]
   59178:	strne	r2, [sp, #24]
   5917c:	movne	r2, #384	; 0x180
   59180:	streq	r5, [sp, #16]
   59184:	strne	r2, [sp, #16]
   59188:	mov	r0, r3
   5918c:	ldr	r2, [sp, #16]
   59190:	orr	r1, sl, #131072	; 0x20000
   59194:	str	r3, [sp, #36]	; 0x24
   59198:	bl	373bc <fputs@plt+0x262a8>
   5919c:	ldr	r3, [sp, #36]	; 0x24
   591a0:	subs	r8, r0, #0
   591a4:	blt	5920c <fputs@plt+0x480f8>
   591a8:	ldr	r2, [sp, #4]
   591ac:	cmp	r2, #0
   591b0:	beq	58d40 <fputs@plt+0x47c2c>
   591b4:	ldr	r2, [sp, #32]
   591b8:	ldr	r1, [sp, #24]
   591bc:	mov	r0, r8
   591c0:	str	r3, [sp]
   591c4:	bl	1da58 <fputs@plt+0xc944>
   591c8:	ldr	r3, [sp]
   591cc:	b	58d40 <fputs@plt+0x47c2c>
   591d0:	add	r8, sp, #664	; 0x298
   591d4:	mov	r1, r8
   591d8:	ldr	r0, [r9, #8]
   591dc:	bl	46bd8 <fputs@plt+0x35ac4>
   591e0:	subs	r2, r0, #0
   591e4:	moveq	r3, r8
   591e8:	mvneq	r8, #0
   591ec:	beq	58d1c <fputs@plt+0x47c08>
   591f0:	b	58e1c <fputs@plt+0x47d08>
   591f4:	ldr	r1, [pc, #472]	; 593d4 <fputs@plt+0x482c0>
   591f8:	mov	r0, r4
   591fc:	str	r2, [sp]
   59200:	bl	37898 <fputs@plt+0x26784>
   59204:	ldr	r2, [sp]
   59208:	b	58f18 <fputs@plt+0x47e04>
   5920c:	str	r3, [sp, #8]
   59210:	bl	11108 <__errno_location@plt>
   59214:	ldr	r3, [sp]
   59218:	ldr	r2, [r0]
   5921c:	cmp	r2, #21
   59220:	cmpne	r3, #0
   59224:	ldr	r3, [sp, #8]
   59228:	bne	59350 <fputs@plt+0x4823c>
   5922c:	ldr	r0, [pc, #420]	; 593d8 <fputs@plt+0x482c4>
   59230:	str	r3, [sp]
   59234:	bl	359b8 <fputs@plt+0x248a4>
   59238:	ldr	r3, [sp]
   5923c:	ldr	r1, [pc, #408]	; 593dc <fputs@plt+0x482c8>
   59240:	mov	r2, r3
   59244:	add	r1, pc, r1
   59248:	ldr	r3, [pc, #392]	; 593d8 <fputs@plt+0x482c4>
   5924c:	bl	374d8 <fputs@plt+0x263c4>
   59250:	subs	r2, r0, #0
   59254:	beq	58e1c <fputs@plt+0x47d08>
   59258:	b	58f20 <fputs@plt+0x47e0c>
   5925c:	ldr	ip, [pc, #380]	; 593e0 <fputs@plt+0x482cc>
   59260:	ldrd	r2, [r5]
   59264:	add	ip, pc, ip
   59268:	ldrd	r0, [r5, #96]	; 0x60
   5926c:	ldr	r5, [ip, #348]	; 0x15c
   59270:	strd	r2, [sp, #40]	; 0x28
   59274:	cmp	r5, #0
   59278:	strd	r0, [sp, #48]	; 0x30
   5927c:	add	r6, sp, #40	; 0x28
   59280:	movne	r7, #16
   59284:	bne	59298 <fputs@plt+0x48184>
   59288:	b	592e4 <fputs@plt+0x481d0>
   5928c:	ldr	r5, [r5, #40]	; 0x28
   59290:	cmp	r5, #0
   59294:	beq	592e4 <fputs@plt+0x481d0>
   59298:	mov	r2, r7
   5929c:	mov	r1, r5
   592a0:	mov	r0, r6
   592a4:	bl	10e44 <memcmp@plt>
   592a8:	cmp	r0, #0
   592ac:	bne	5928c <fputs@plt+0x48178>
   592b0:	ldr	r3, [r5, #24]
   592b4:	add	r3, r3, #1
   592b8:	str	r3, [r5, #24]
   592bc:	ldr	r7, [pc, #288]	; 593e4 <fputs@plt+0x482d0>
   592c0:	str	r5, [r4, #8]
   592c4:	add	r7, pc, r7
   592c8:	b	58e04 <fputs@plt+0x47cf0>
   592cc:	mvn	r2, #0
   592d0:	mov	r8, r2
   592d4:	b	590a0 <fputs@plt+0x47f8c>
   592d8:	add	r2, r2, #36	; 0x24
   592dc:	mov	r0, r1
   592e0:	b	59050 <fputs@plt+0x47f3c>
   592e4:	mov	r0, #48	; 0x30
   592e8:	mov	r1, #0
   592ec:	bl	2c600 <fputs@plt+0x1b4ec>
   592f0:	subs	r5, r0, #0
   592f4:	beq	59388 <fputs@plt+0x48274>
   592f8:	mov	r2, #48	; 0x30
   592fc:	mov	r1, #0
   59300:	bl	10ee0 <memset@plt>
   59304:	ldm	r6!, {r0, r1, r2, r3}
   59308:	mov	lr, #1
   5930c:	ldr	ip, [pc, #212]	; 593e8 <fputs@plt+0x482d4>
   59310:	str	lr, [r5, #24]
   59314:	add	ip, pc, ip
   59318:	str	r3, [r5, #12]
   5931c:	ldr	r3, [pc, #200]	; 593ec <fputs@plt+0x482d8>
   59320:	ldr	ip, [ip, #348]	; 0x15c
   59324:	add	r3, pc, r3
   59328:	cmp	ip, #0
   5932c:	mov	lr, #0
   59330:	str	r0, [r5]
   59334:	str	r1, [r5, #4]
   59338:	str	r2, [r5, #8]
   5933c:	str	ip, [r5, #40]	; 0x28
   59340:	str	lr, [r5, #44]	; 0x2c
   59344:	str	r5, [r3, #348]	; 0x15c
   59348:	strne	r5, [ip, #44]	; 0x2c
   5934c:	b	592bc <fputs@plt+0x481a8>
   59350:	bic	r1, sl, #66	; 0x42
   59354:	bic	ip, fp, #6
   59358:	mov	r0, r3
   5935c:	orr	r1, r1, #131072	; 0x20000
   59360:	ldr	r2, [sp, #16]
   59364:	str	r3, [sp]
   59368:	orr	fp, ip, #1
   5936c:	bl	373bc <fputs@plt+0x262a8>
   59370:	ldr	r3, [sp]
   59374:	subs	r8, r0, #0
   59378:	blt	5922c <fputs@plt+0x48118>
   5937c:	mov	r2, #1
   59380:	str	r2, [sp, #8]
   59384:	b	591a8 <fputs@plt+0x48094>
   59388:	mov	r2, #7
   5938c:	b	58ef4 <fputs@plt+0x47de0>
   59390:	andeq	r5, r5, r8, ror fp
   59394:	andeq	ip, r3, r0, lsl #8
   59398:	strdeq	r1, [r5], -r0
   5939c:	strdeq	ip, [r3], -r0
   593a0:	andeq	r0, r5, ip, lsr r8
   593a4:	muleq	r5, r4, r4
   593a8:	ldrdeq	r0, [r5], -r8
   593ac:	andeq	ip, r3, r8, lsl r3
   593b0:	andeq	r1, r5, r0, lsl #8
   593b4:	andeq	r1, r5, ip, asr #7
   593b8:	andeq	r1, r5, r0, lsl #7
   593bc:	andeq	r8, r0, r2, lsl #1
   593c0:	andeq	r1, r5, r4, asr #6
   593c4:	andeq	r5, r5, r8, lsr #17
   593c8:	andeq	r0, r8, r0, lsl #16
   593cc:	andeq	r1, r5, r0, ror #3
   593d0:	andeq	r0, r0, sl, lsl #14
   593d4:	andeq	r8, r0, sp, lsr #32
   593d8:	strdeq	r8, [r0], -lr
   593dc:	andeq	fp, r3, r0, ror #30
   593e0:	andeq	r5, r5, r4, ror #11
   593e4:	andeq	r0, r5, r4, ror r3
   593e8:	andeq	r5, r5, r4, lsr r5
   593ec:	andeq	r5, r5, r4, lsr #10
   593f0:	ldr	ip, [pc, #1448]	; 599a0 <fputs@plt+0x4888c>
   593f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   593f8:	add	ip, pc, ip
   593fc:	sub	sp, sp, #156	; 0x9c
   59400:	mov	r8, r0
   59404:	str	r1, [sp, #20]
   59408:	ldr	r1, [ip, #304]	; 0x130
   5940c:	mov	r4, r2
   59410:	mov	r7, r3
   59414:	blx	r1
   59418:	ldr	r5, [r8, #36]	; 0x24
   5941c:	cmp	r0, #32768	; 0x8000
   59420:	asrge	r6, r0, #15
   59424:	movlt	r6, #1
   59428:	cmp	r5, #0
   5942c:	beq	59744 <fputs@plt+0x48630>
   59430:	ldr	r5, [r5]
   59434:	ldr	r3, [sp, #20]
   59438:	mov	r1, r6
   5943c:	add	r0, r3, r6
   59440:	bl	8e518 <fputs@plt+0x7d404>
   59444:	ldrh	r3, [r5, #20]
   59448:	mul	sl, r6, r0
   5944c:	cmp	sl, r3
   59450:	bgt	5949c <fputs@plt+0x48388>
   59454:	mov	r7, #1
   59458:	mov	sl, #0
   5945c:	ldr	r2, [sp, #20]
   59460:	cmp	r2, r3
   59464:	movge	r3, #0
   59468:	ldrlt	r3, [r5, #24]
   5946c:	ldrlt	r3, [r3, r2, lsl #2]
   59470:	ldr	r2, [sp, #192]	; 0xc0
   59474:	str	r3, [r2]
   59478:	ldrb	r3, [r5, #22]
   5947c:	cmp	r3, #0
   59480:	moveq	r7, #0
   59484:	andne	r7, r7, #1
   59488:	cmp	r7, #0
   5948c:	movne	sl, #8
   59490:	mov	r0, sl
   59494:	add	sp, sp, #156	; 0x9c
   59498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5949c:	ldr	r0, [r5, #12]
   594a0:	str	r4, [r5, #16]
   594a4:	cmp	r0, #0
   594a8:	blt	594e8 <fputs@plt+0x483d4>
   594ac:	ldr	r3, [pc, #1264]	; 599a4 <fputs@plt+0x48890>
   594b0:	add	r1, sp, #48	; 0x30
   594b4:	add	r3, pc, r3
   594b8:	ldr	r3, [r3, #64]	; 0x40
   594bc:	blx	r3
   594c0:	cmp	r0, #0
   594c4:	beq	595d8 <fputs@plt+0x484c4>
   594c8:	ldr	sl, [pc, #1240]	; 599a8 <fputs@plt+0x48894>
   594cc:	mov	r7, #0
   594d0:	ldrh	r3, [r5, #20]
   594d4:	b	5945c <fputs@plt+0x48348>
   594d8:	mov	r5, r6
   594dc:	ldr	sl, [sp, #24]
   594e0:	ldr	r6, [sp, #32]
   594e4:	ldr	r4, [sp, #36]	; 0x24
   594e8:	lsl	r1, sl, #2
   594ec:	ldr	r0, [r5, #24]
   594f0:	bl	2c630 <fputs@plt+0x1b51c>
   594f4:	subs	r7, r0, #0
   594f8:	beq	597b0 <fputs@plt+0x4869c>
   594fc:	ldrh	r0, [r5, #20]
   59500:	str	r7, [r5, #24]
   59504:	cmp	sl, r0
   59508:	mov	r3, r0
   5950c:	ble	59454 <fputs@plt+0x48340>
   59510:	asr	r3, r4, #31
   59514:	mov	r2, r4
   59518:	ldr	r9, [pc, #1164]	; 599ac <fputs@plt+0x48898>
   5951c:	strd	r2, [sp, #24]
   59520:	ldr	r3, [r5, #12]
   59524:	mul	fp, r6, r4
   59528:	cmp	r3, #0
   5952c:	add	r9, pc, r9
   59530:	mov	r8, #0
   59534:	blt	595b8 <fputs@plt+0x484a4>
   59538:	smull	r0, r1, r0, r4
   5953c:	ldrb	r2, [r5, #22]
   59540:	ldr	r7, [r9, #268]	; 0x10c
   59544:	strd	r0, [sp, #8]
   59548:	cmp	r2, #0
   5954c:	moveq	r2, #3
   59550:	movne	r2, #1
   59554:	str	r3, [sp]
   59558:	mov	r1, fp
   5955c:	mov	r3, #1
   59560:	mov	r0, r8
   59564:	blx	r7
   59568:	cmn	r0, #1
   5956c:	mov	r7, r0
   59570:	beq	5971c <fputs@plt+0x48608>
   59574:	ldrh	r3, [r5, #20]
   59578:	ldr	r2, [r5, #24]
   5957c:	add	r0, r6, r3
   59580:	add	r3, r2, r3, lsl #2
   59584:	add	r2, r2, r0, lsl #2
   59588:	str	r7, [r3], #4
   5958c:	cmp	r2, r3
   59590:	add	r7, r7, r4
   59594:	bne	59588 <fputs@plt+0x48474>
   59598:	uxth	r0, r0
   5959c:	cmp	sl, r0
   595a0:	strh	r0, [r5, #20]
   595a4:	mov	r3, r0
   595a8:	ble	59454 <fputs@plt+0x48340>
   595ac:	ldr	r3, [r5, #12]
   595b0:	cmp	r3, #0
   595b4:	bge	59538 <fputs@plt+0x48424>
   595b8:	ldrd	r0, [sp, #24]
   595bc:	bl	2c600 <fputs@plt+0x1b4ec>
   595c0:	subs	r7, r0, #0
   595c4:	beq	597b8 <fputs@plt+0x486a4>
   595c8:	mov	r2, r4
   595cc:	mov	r1, r8
   595d0:	bl	10ee0 <memset@plt>
   595d4:	b	59574 <fputs@plt+0x48460>
   595d8:	mul	r1, r4, sl
   595dc:	ldrd	r2, [sp, #96]	; 0x60
   595e0:	asr	r9, r1, #31
   595e4:	cmp	r2, r1
   595e8:	strd	r2, [sp, #24]
   595ec:	sbcs	r3, r3, r9
   595f0:	bge	594e8 <fputs@plt+0x483d4>
   595f4:	cmp	r7, #0
   595f8:	beq	597a4 <fputs@plt+0x48690>
   595fc:	ldr	r3, [sp, #28]
   59600:	ldr	r2, [pc, #936]	; 599b0 <fputs@plt+0x4889c>
   59604:	add	ip, r1, #4080	; 0xff0
   59608:	asr	r8, r3, #31
   5960c:	mov	r3, #0
   59610:	asr	r9, r8, #31
   59614:	and	r2, r2, r8
   59618:	and	r3, r3, r9
   5961c:	mov	r8, r2
   59620:	mov	r9, r3
   59624:	ldrd	r2, [sp, #24]
   59628:	adds	r2, r2, r8
   5962c:	adc	r3, r3, r9
   59630:	cmp	r1, #0
   59634:	addlt	r1, ip, #15
   59638:	lsr	r2, r2, #12
   5963c:	orr	r2, r2, r3, lsl #20
   59640:	asr	r3, r1, #12
   59644:	cmp	r2, r3
   59648:	bge	594e8 <fputs@plt+0x483d4>
   5964c:	add	r8, r2, #1
   59650:	mvn	r2, r2
   59654:	add	r1, r2, r3
   59658:	lsl	r8, r8, #12
   5965c:	ldr	r2, [pc, #844]	; 599b0 <fputs@plt+0x4889c>
   59660:	asr	r9, r8, #31
   59664:	adds	r2, r2, r8
   59668:	mov	ip, #4096	; 0x1000
   5966c:	mov	r3, #0
   59670:	adc	r3, r3, r9
   59674:	umlal	r2, r3, ip, r1
   59678:	ldr	r7, [pc, #820]	; 599b4 <fputs@plt+0x488a0>
   5967c:	subs	r8, r8, #1
   59680:	add	r1, sp, #44	; 0x2c
   59684:	str	sl, [sp, #24]
   59688:	str	r6, [sp, #32]
   5968c:	str	r4, [sp, #36]	; 0x24
   59690:	mov	r6, r5
   59694:	add	r7, pc, r7
   59698:	mov	fp, r0
   5969c:	sbc	r9, r9, #0
   596a0:	mov	r4, r2
   596a4:	mov	r5, r3
   596a8:	mov	sl, r1
   596ac:	b	596c4 <fputs@plt+0x485b0>
   596b0:	adds	r8, r8, #4096	; 0x1000
   596b4:	adc	r9, r9, #0
   596b8:	cmp	r5, r9
   596bc:	cmpeq	r4, r8
   596c0:	beq	594d8 <fputs@plt+0x483c4>
   596c4:	mov	r1, #1
   596c8:	ldr	r0, [r6, #12]
   596cc:	mov	r2, r8
   596d0:	mov	r3, r9
   596d4:	str	sl, [sp, #8]
   596d8:	str	r1, [sp, #4]
   596dc:	str	r7, [sp]
   596e0:	str	fp, [sp, #44]	; 0x2c
   596e4:	bl	21d50 <fputs@plt+0x10c3c>
   596e8:	cmp	r0, #1
   596ec:	beq	596b0 <fputs@plt+0x4859c>
   596f0:	ldr	r1, [pc, #704]	; 599b8 <fputs@plt+0x488a4>
   596f4:	ldr	r3, [pc, #704]	; 599bc <fputs@plt+0x488a8>
   596f8:	ldr	r2, [r6, #8]
   596fc:	add	r1, pc, r1
   59700:	ldr	r0, [pc, #672]	; 599a8 <fputs@plt+0x48894>
   59704:	bl	374d8 <fputs@plt+0x263c4>
   59708:	mov	r5, r6
   5970c:	clz	r7, r0
   59710:	mov	sl, r0
   59714:	lsr	r7, r7, #5
   59718:	b	594d0 <fputs@plt+0x483bc>
   5971c:	ldr	r1, [pc, #668]	; 599c0 <fputs@plt+0x488ac>
   59720:	ldr	r3, [pc, #668]	; 599c4 <fputs@plt+0x488b0>
   59724:	ldr	r2, [r5, #8]
   59728:	add	r1, pc, r1
   5972c:	ldr	r0, [pc, #660]	; 599c8 <fputs@plt+0x488b4>
   59730:	bl	374d8 <fputs@plt+0x263c4>
   59734:	clz	r7, r0
   59738:	mov	sl, r0
   5973c:	lsr	r7, r7, #5
   59740:	b	594d0 <fputs@plt+0x483bc>
   59744:	mov	r0, #16
   59748:	mov	r1, #0
   5974c:	bl	2c600 <fputs@plt+0x1b4ec>
   59750:	subs	r9, r0, #0
   59754:	moveq	sl, #7
   59758:	beq	59490 <fputs@plt+0x4837c>
   5975c:	str	r5, [r9]
   59760:	str	r5, [r9, #4]
   59764:	str	r5, [r9, #8]
   59768:	str	r5, [r9, #12]
   5976c:	ldr	r3, [r8, #8]
   59770:	str	r3, [sp, #24]
   59774:	ldr	r5, [r3, #28]
   59778:	cmp	r5, #0
   5977c:	beq	597c0 <fputs@plt+0x486ac>
   59780:	ldr	r3, [r5, #28]
   59784:	ldr	r2, [r5, #32]
   59788:	add	r3, r3, #1
   5978c:	str	r5, [r9]
   59790:	str	r3, [r5, #28]
   59794:	str	r9, [r8, #36]	; 0x24
   59798:	str	r2, [r9, #4]
   5979c:	str	r9, [r5, #32]
   597a0:	b	59434 <fputs@plt+0x48320>
   597a4:	mov	sl, r7
   597a8:	mov	r7, #1
   597ac:	b	594d0 <fputs@plt+0x483bc>
   597b0:	ldr	sl, [pc, #532]	; 599cc <fputs@plt+0x488b8>
   597b4:	b	594d0 <fputs@plt+0x483bc>
   597b8:	mov	sl, #7
   597bc:	b	594d0 <fputs@plt+0x483bc>
   597c0:	ldr	r3, [pc, #520]	; 599d0 <fputs@plt+0x488bc>
   597c4:	ldr	r2, [r8, #32]
   597c8:	add	r3, pc, r3
   597cc:	add	r1, sp, #48	; 0x30
   597d0:	ldr	r0, [r8, #12]
   597d4:	ldr	r3, [r3, #64]	; 0x40
   597d8:	mov	r5, r2
   597dc:	blx	r3
   597e0:	subs	fp, r0, #0
   597e4:	bne	5995c <fputs@plt+0x48848>
   597e8:	mov	r0, r5
   597ec:	str	r5, [sp, #32]
   597f0:	bl	10f58 <strlen@plt>
   597f4:	mov	r1, fp
   597f8:	mov	r3, r0
   597fc:	add	sl, r0, #42	; 0x2a
   59800:	add	ip, r3, #6
   59804:	mov	r0, sl
   59808:	str	ip, [sp, #36]	; 0x24
   5980c:	bl	2c600 <fputs@plt+0x1b4ec>
   59810:	subs	r5, r0, #0
   59814:	beq	59954 <fputs@plt+0x48840>
   59818:	mov	r2, sl
   5981c:	mov	r1, fp
   59820:	bl	10ee0 <memset@plt>
   59824:	ldr	r2, [pc, #424]	; 599d4 <fputs@plt+0x488c0>
   59828:	add	sl, r5, #36	; 0x24
   5982c:	ldr	r3, [sp, #32]
   59830:	mov	r1, sl
   59834:	add	r2, pc, r2
   59838:	ldr	r0, [sp, #36]	; 0x24
   5983c:	str	sl, [r5, #8]
   59840:	bl	32340 <fputs@plt+0x2122c>
   59844:	ldr	r3, [r8, #8]
   59848:	mvn	r1, #0
   5984c:	str	r1, [r5, #12]
   59850:	str	r5, [r3, #28]
   59854:	str	r3, [r5]
   59858:	ldr	r3, [sp, #24]
   5985c:	mov	r2, #8
   59860:	str	r2, [r5, #4]
   59864:	ldrb	r3, [r3, #21]
   59868:	cmp	r3, #0
   5986c:	bne	59780 <fputs@plt+0x4866c>
   59870:	ldr	r1, [pc, #352]	; 599d8 <fputs@plt+0x488c4>
   59874:	mov	r2, fp
   59878:	add	r1, pc, r1
   5987c:	ldr	r0, [r8, #32]
   59880:	bl	58c2c <fputs@plt+0x47b18>
   59884:	cmp	r0, #0
   59888:	movne	r3, #1
   5988c:	strbne	r3, [r5, #22]
   59890:	ldr	r2, [sp, #64]	; 0x40
   59894:	moveq	fp, #66	; 0x42
   59898:	mov	r1, fp
   5989c:	lsl	r2, r2, #23
   598a0:	mov	r0, sl
   598a4:	lsr	r2, r2, #23
   598a8:	bl	373bc <fputs@plt+0x262a8>
   598ac:	cmp	r0, #0
   598b0:	str	r0, [r5, #12]
   598b4:	blt	59910 <fputs@plt+0x487fc>
   598b8:	ldr	r2, [sp, #76]	; 0x4c
   598bc:	ldr	r1, [sp, #72]	; 0x48
   598c0:	bl	1da58 <fputs@plt+0xc944>
   598c4:	mov	r3, #1
   598c8:	mov	r1, r3
   598cc:	mov	r2, #128	; 0x80
   598d0:	ldr	r0, [r8, #8]
   598d4:	bl	20e38 <fputs@plt+0xfd24>
   598d8:	cmp	r0, #0
   598dc:	beq	59964 <fputs@plt+0x48850>
   598e0:	mov	r3, #1
   598e4:	mov	r2, #128	; 0x80
   598e8:	mov	r1, #0
   598ec:	ldr	r0, [r8, #8]
   598f0:	bl	20e38 <fputs@plt+0xfd24>
   598f4:	subs	sl, r0, #0
   598f8:	beq	59780 <fputs@plt+0x4866c>
   598fc:	mov	r0, r8
   59900:	bl	378bc <fputs@plt+0x267a8>
   59904:	mov	r0, r9
   59908:	bl	1cd68 <fputs@plt+0xbc54>
   5990c:	b	59490 <fputs@plt+0x4837c>
   59910:	ldr	r0, [pc, #196]	; 599dc <fputs@plt+0x488c8>
   59914:	bl	359b8 <fputs@plt+0x248a4>
   59918:	ldr	r1, [pc, #192]	; 599e0 <fputs@plt+0x488cc>
   5991c:	mov	r2, sl
   59920:	ldr	r3, [pc, #180]	; 599dc <fputs@plt+0x488c8>
   59924:	add	r1, pc, r1
   59928:	bl	374d8 <fputs@plt+0x263c4>
   5992c:	mov	sl, r0
   59930:	mov	r0, r8
   59934:	bl	378bc <fputs@plt+0x267a8>
   59938:	mov	r0, r9
   5993c:	bl	1cd68 <fputs@plt+0xbc54>
   59940:	cmp	sl, #0
   59944:	bne	59490 <fputs@plt+0x4837c>
   59948:	ldr	r3, [r8, #36]	; 0x24
   5994c:	ldr	r5, [r3]
   59950:	b	59434 <fputs@plt+0x48320>
   59954:	mov	sl, #7
   59958:	b	598fc <fputs@plt+0x487e8>
   5995c:	ldr	sl, [pc, #128]	; 599e4 <fputs@plt+0x488d0>
   59960:	b	598fc <fputs@plt+0x487e8>
   59964:	mov	r2, #0
   59968:	mov	r3, #0
   5996c:	ldr	r0, [r5, #12]
   59970:	bl	1bf98 <fputs@plt+0xae84>
   59974:	cmp	r0, #0
   59978:	beq	598e0 <fputs@plt+0x487cc>
   5997c:	ldr	r1, [pc, #100]	; 599e8 <fputs@plt+0x488d4>
   59980:	mov	r2, sl
   59984:	ldr	r3, [pc, #96]	; 599ec <fputs@plt+0x488d8>
   59988:	add	r1, pc, r1
   5998c:	ldr	r0, [pc, #92]	; 599f0 <fputs@plt+0x488dc>
   59990:	bl	374d8 <fputs@plt+0x263c4>
   59994:	subs	sl, r0, #0
   59998:	bne	598fc <fputs@plt+0x487e8>
   5999c:	b	598e0 <fputs@plt+0x487cc>
   599a0:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   599a4:	andeq	r0, r5, r4, lsl lr
   599a8:	andeq	r1, r0, sl, lsl #6
   599ac:	muleq	r5, ip, sp
   599b0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   599b4:	andeq	r5, r3, r0, asr #31
   599b8:	andeq	fp, r3, r4, ror #21
   599bc:	ldrdeq	r7, [r0], -r8
   599c0:	andeq	sl, r3, r4, lsr r7
   599c4:	strdeq	r7, [r0], -r3
   599c8:	andeq	r1, r0, sl, lsl #10
   599cc:	andeq	r0, r0, sl, lsl #24
   599d0:	andeq	r0, r5, r0, lsl #22
   599d4:	muleq	r3, r4, r9
   599d8:	andeq	fp, r3, r8, asr r9
   599dc:	andeq	r7, r0, r4, asr #24
   599e0:	andeq	fp, r3, r0, lsl #17
   599e4:	andeq	r0, r0, sl, lsl #14
   599e8:	andeq	sl, r3, r0, lsl #10
   599ec:	andeq	r7, r0, r4, asr ip
   599f0:	andeq	r1, r0, sl, lsl #4
   599f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   599f8:	sub	sp, sp, #164	; 0xa4
   599fc:	subs	r6, r1, #0
   59a00:	mov	r9, r0
   59a04:	mov	r7, r2
   59a08:	str	r3, [sp, #8]
   59a0c:	beq	59a74 <fputs@plt+0x48960>
   59a10:	ldr	r1, [pc, #3228]	; 5a6b4 <fputs@plt+0x495a0>
   59a14:	mov	r0, r6
   59a18:	add	r1, pc, r1
   59a1c:	bl	110f0 <strcmp@plt>
   59a20:	ldrb	r3, [r6]
   59a24:	clz	r5, r3
   59a28:	lsr	r5, r5, #5
   59a2c:	cmp	r0, #0
   59a30:	beq	59a84 <fputs@plt+0x48970>
   59a34:	cmp	r3, #0
   59a38:	movne	r5, #0
   59a3c:	beq	59a74 <fputs@plt+0x48960>
   59a40:	ldr	r3, [sp, #204]	; 0xcc
   59a44:	ands	sl, r3, #128	; 0x80
   59a48:	bne	59a84 <fputs@plt+0x48970>
   59a4c:	tst	r3, #256	; 0x100
   59a50:	beq	59aa0 <fputs@plt+0x4898c>
   59a54:	cmp	r5, #0
   59a58:	moveq	sl, r5
   59a5c:	beq	59aa0 <fputs@plt+0x4898c>
   59a60:	ldr	r3, [sp, #204]	; 0xcc
   59a64:	bic	r3, r3, #768	; 0x300
   59a68:	orr	r3, r3, #512	; 0x200
   59a6c:	str	r3, [sp, #204]	; 0xcc
   59a70:	b	59aa0 <fputs@plt+0x4898c>
   59a74:	ldrb	r3, [r7, #68]	; 0x44
   59a78:	mov	r5, #1
   59a7c:	cmp	r3, #2
   59a80:	bne	59a40 <fputs@plt+0x4892c>
   59a84:	ldr	r3, [sp, #204]	; 0xcc
   59a88:	mov	sl, #1
   59a8c:	tst	r3, #256	; 0x100
   59a90:	ldr	r3, [sp, #200]	; 0xc8
   59a94:	orr	r3, r3, #2
   59a98:	str	r3, [sp, #200]	; 0xc8
   59a9c:	bne	59a60 <fputs@plt+0x4894c>
   59aa0:	mov	r0, #48	; 0x30
   59aa4:	mov	r1, #0
   59aa8:	bl	27078 <fputs@plt+0x15f64>
   59aac:	subs	r4, r0, #0
   59ab0:	moveq	r5, #7
   59ab4:	beq	5a07c <fputs@plt+0x48f68>
   59ab8:	mov	r2, #0
   59abc:	mov	r3, #1
   59ac0:	cmp	r5, #0
   59ac4:	str	r7, [r4]
   59ac8:	str	r4, [r4, #32]
   59acc:	strb	r2, [r4, #8]
   59ad0:	str	r3, [r4, #36]	; 0x24
   59ad4:	bne	59aec <fputs@plt+0x489d8>
   59ad8:	cmp	sl, r2
   59adc:	beq	5a088 <fputs@plt+0x48f74>
   59ae0:	ldr	r3, [sp, #204]	; 0xcc
   59ae4:	tst	r3, #64	; 0x40
   59ae8:	bne	5a088 <fputs@plt+0x48f74>
   59aec:	mov	r0, #84	; 0x54
   59af0:	mov	r1, #0
   59af4:	bl	27078 <fputs@plt+0x15f64>
   59af8:	subs	r8, r0, #0
   59afc:	beq	5a1d8 <fputs@plt+0x490c4>
   59b00:	ldr	ip, [r9, #4]
   59b04:	ldr	r2, [sp, #200]	; 0xc8
   59b08:	cmp	ip, #72	; 0x48
   59b0c:	movge	r3, ip
   59b10:	movlt	r3, #72	; 0x48
   59b14:	add	r3, r3, #7
   59b18:	bic	r3, r3, #7
   59b1c:	str	r3, [sp, #24]
   59b20:	ldr	r3, [sp, #200]	; 0xc8
   59b24:	mov	r1, #4096	; 0x1000
   59b28:	mov	r5, #0
   59b2c:	mvn	r3, r3
   59b30:	ands	r2, r2, #2
   59b34:	str	r1, [sp, #56]	; 0x38
   59b38:	str	r3, [sp, #52]	; 0x34
   59b3c:	str	r5, [r8]
   59b40:	beq	5a324 <fputs@plt+0x49210>
   59b44:	cmp	r6, r5
   59b48:	beq	5a5a4 <fputs@plt+0x49490>
   59b4c:	ldrb	r3, [r6]
   59b50:	cmp	r3, r5
   59b54:	bne	5a548 <fputs@plt+0x49434>
   59b58:	mov	r5, r3
   59b5c:	mov	r2, r3
   59b60:	mov	r1, #1
   59b64:	str	r3, [sp, #36]	; 0x24
   59b68:	str	r3, [sp, #48]	; 0x30
   59b6c:	str	r3, [sp, #16]
   59b70:	str	r6, [sp, #32]
   59b74:	str	r1, [sp, #28]
   59b78:	str	r2, [sp, #44]	; 0x2c
   59b7c:	ldr	r2, [sp, #24]
   59b80:	add	r0, ip, #7
   59b84:	bic	r0, r0, #7
   59b88:	add	r1, r5, r2, lsl #1
   59b8c:	add	r1, r1, #288	; 0x120
   59b90:	add	r1, r1, #1
   59b94:	add	r1, r1, r3, lsl #1
   59b98:	add	r1, r1, r3
   59b9c:	add	r0, r1, r0
   59ba0:	mov	r1, #0
   59ba4:	str	r3, [sp, #40]	; 0x28
   59ba8:	bl	27078 <fputs@plt+0x15f64>
   59bac:	ldr	r2, [sp, #44]	; 0x2c
   59bb0:	subs	r3, r0, #0
   59bb4:	str	r3, [sp, #12]
   59bb8:	ldr	r3, [sp, #40]	; 0x28
   59bbc:	beq	5a588 <fputs@plt+0x49474>
   59bc0:	ldr	r1, [r9, #4]
   59bc4:	ldr	fp, [sp, #12]
   59bc8:	add	r1, r1, #7
   59bcc:	ldr	r0, [sp, #24]
   59bd0:	add	ip, fp, #272	; 0x110
   59bd4:	bic	r1, r1, #7
   59bd8:	add	r1, ip, r1
   59bdc:	add	lr, r1, r0
   59be0:	str	r1, [sp, #24]
   59be4:	ldr	r1, [sp, #16]
   59be8:	add	r0, lr, r0
   59bec:	cmp	r1, #0
   59bf0:	ldr	r1, [sp, #24]
   59bf4:	str	r0, [fp, #176]	; 0xb0
   59bf8:	str	r1, [fp, #72]	; 0x48
   59bfc:	add	r1, fp, #224	; 0xe0
   59c00:	str	lr, [fp, #68]	; 0x44
   59c04:	str	ip, [fp, #64]	; 0x40
   59c08:	str	r1, [fp, #212]	; 0xd4
   59c0c:	beq	59ccc <fputs@plt+0x48bb8>
   59c10:	ldr	ip, [sp, #36]	; 0x24
   59c14:	add	r2, r2, #1
   59c18:	add	r2, r2, ip
   59c1c:	add	r2, r0, r2
   59c20:	str	r2, [fp, #180]	; 0xb4
   59c24:	ldr	r1, [sp, #16]
   59c28:	mov	r2, r3
   59c2c:	str	r3, [sp, #24]
   59c30:	bl	10f7c <memcpy@plt>
   59c34:	ldr	ip, [sp, #36]	; 0x24
   59c38:	ldr	r3, [sp, #24]
   59c3c:	cmp	ip, #0
   59c40:	bne	5a524 <fputs@plt+0x49410>
   59c44:	ldr	fp, [sp, #12]
   59c48:	ldr	r5, [pc, #2664]	; 5a6b8 <fputs@plt+0x495a4>
   59c4c:	mov	r2, r3
   59c50:	add	r5, pc, r5
   59c54:	ldr	r1, [sp, #16]
   59c58:	ldr	r0, [fp, #180]	; 0xb4
   59c5c:	str	r3, [sp, #24]
   59c60:	bl	10f7c <memcpy@plt>
   59c64:	add	r2, r5, #3264	; 0xcc0
   59c68:	add	r2, r2, #8
   59c6c:	ldr	r3, [sp, #24]
   59c70:	ldm	r2!, {r0, r1}
   59c74:	ldr	lr, [fp, #180]	; 0xb4
   59c78:	ldrh	r2, [r2]
   59c7c:	add	ip, lr, r3
   59c80:	str	r0, [lr, r3]
   59c84:	str	r1, [ip, #4]
   59c88:	strh	r2, [ip, #8]
   59c8c:	ldr	r0, [fp, #180]	; 0xb4
   59c90:	add	r2, r3, #9
   59c94:	add	r0, r0, r2
   59c98:	ldr	r1, [sp, #16]
   59c9c:	mov	r2, r3
   59ca0:	str	r0, [fp, #220]	; 0xdc
   59ca4:	bl	10f7c <memcpy@plt>
   59ca8:	ldr	r2, [fp, #220]	; 0xdc
   59cac:	ldr	r3, [sp, #24]
   59cb0:	ldrb	ip, [r5, #3288]	; 0xcd8
   59cb4:	ldr	r0, [r5, #3284]	; 0xcd4
   59cb8:	add	r1, r2, r3
   59cbc:	str	r0, [r2, r3]
   59cc0:	strb	ip, [r1, #4]
   59cc4:	ldr	r0, [sp, #16]
   59cc8:	bl	1cd68 <fputs@plt+0xbc54>
   59ccc:	ldr	r3, [sp, #12]
   59cd0:	ldr	r2, [sp, #32]
   59cd4:	ldr	r1, [sp, #204]	; 0xcc
   59cd8:	cmp	r2, #0
   59cdc:	str	r9, [r3]
   59ce0:	str	r1, [r3, #152]	; 0x98
   59ce4:	beq	59cf4 <fputs@plt+0x48be0>
   59ce8:	ldrb	r3, [r2]
   59cec:	cmp	r3, #0
   59cf0:	bne	5a480 <fputs@plt+0x4936c>
   59cf4:	ldr	r3, [sp, #204]	; 0xcc
   59cf8:	mov	r2, #1
   59cfc:	ldr	r0, [sp, #12]
   59d00:	and	r3, r3, r2
   59d04:	str	r3, [sp, #16]
   59d08:	mov	r3, r2
   59d0c:	mov	r1, #4
   59d10:	strb	r2, [r0, #17]
   59d14:	strb	r2, [r0, #14]
   59d18:	strb	r1, [r0, #18]
   59d1c:	mvn	r2, #0
   59d20:	add	r1, sp, #56	; 0x38
   59d24:	ldr	r0, [sp, #12]
   59d28:	str	r3, [sp, #36]	; 0x24
   59d2c:	bl	27ef0 <fputs@plt+0x16ddc>
   59d30:	subs	r5, r0, #0
   59d34:	bne	5a208 <fputs@plt+0x490f4>
   59d38:	ldr	r3, [sp, #28]
   59d3c:	ldr	r2, [sp, #56]	; 0x38
   59d40:	cmp	r3, #0
   59d44:	eor	r3, r3, #1
   59d48:	str	r3, [sp, #32]
   59d4c:	str	r2, [sp, #24]
   59d50:	ldr	r3, [sp, #36]	; 0x24
   59d54:	movne	fp, r5
   59d58:	ldreq	fp, [pc, #2396]	; 5a6bc <fputs@plt+0x495a8>
   59d5c:	addeq	fp, pc, fp
   59d60:	str	r3, [sp, #36]	; 0x24
   59d64:	ldr	r3, [sp, #12]
   59d68:	mov	r2, #48	; 0x30
   59d6c:	mov	r1, #0
   59d70:	ldr	r9, [r3, #212]	; 0xd4
   59d74:	mov	r5, #2
   59d78:	mov	r0, r9
   59d7c:	bl	10ee0 <memset@plt>
   59d80:	ldrb	r1, [sp, #32]
   59d84:	ldr	r3, [sp, #12]
   59d88:	mov	r2, #1
   59d8c:	mov	ip, #88	; 0x58
   59d90:	mov	r0, #100	; 0x64
   59d94:	strb	r1, [r9, #32]
   59d98:	str	r3, [r9, #40]	; 0x28
   59d9c:	str	r0, [r9, #16]
   59da0:	str	r2, [r9, #24]
   59da4:	str	r2, [r9, #20]
   59da8:	str	fp, [r9, #36]	; 0x24
   59dac:	ldr	r1, [sp, #24]
   59db0:	str	ip, [r9, #28]
   59db4:	strb	r5, [r9, #33]	; 0x21
   59db8:	mov	r0, r9
   59dbc:	str	r2, [sp, #24]
   59dc0:	bl	1e104 <fputs@plt+0xcff0>
   59dc4:	ldr	r2, [sp, #24]
   59dc8:	ldr	r3, [sp, #36]	; 0x24
   59dcc:	subs	r9, r0, #0
   59dd0:	bne	5a204 <fputs@plt+0x490f0>
   59dd4:	ldr	ip, [sp, #12]
   59dd8:	cmp	r3, #0
   59ddc:	uxtb	r3, r3
   59de0:	strb	r3, [ip, #13]
   59de4:	strb	r3, [ip, #4]
   59de8:	strb	r3, [ip, #19]
   59dec:	strb	r3, [ip, #7]
   59df0:	ldrb	r3, [sp, #28]
   59df4:	ldr	r1, [sp, #52]	; 0x34
   59df8:	mvn	r0, #-1073741824	; 0xc0000000
   59dfc:	strb	r3, [ip, #16]
   59e00:	ldrb	r3, [sp, #16]
   59e04:	and	r1, r1, #1
   59e08:	strb	r1, [ip, #6]
   59e0c:	strb	r3, [ip, #15]
   59e10:	str	r0, [ip, #164]	; 0xa4
   59e14:	bne	59e30 <fputs@plt+0x48d1c>
   59e18:	mov	r3, #34	; 0x22
   59e1c:	strb	r2, [ip, #8]
   59e20:	strb	r9, [ip, #9]
   59e24:	strb	r5, [ip, #12]
   59e28:	strb	r5, [ip, #10]
   59e2c:	strb	r3, [ip, #11]
   59e30:	ldr	r5, [sp, #12]
   59e34:	mvn	r0, #0
   59e38:	mvn	r1, #0
   59e3c:	mov	r3, #88	; 0x58
   59e40:	strd	r0, [r5, #168]	; 0xa8
   59e44:	strh	r3, [r5, #148]	; 0x94
   59e48:	mov	r0, r5
   59e4c:	bl	1e85c <fputs@plt+0xd748>
   59e50:	ldr	r3, [sp, #200]	; 0xc8
   59e54:	tst	r3, #1
   59e58:	movne	r3, #2
   59e5c:	strbne	r3, [r5, #5]
   59e60:	bne	59e78 <fputs@plt+0x48d64>
   59e64:	ldr	r3, [sp, #28]
   59e68:	cmp	r3, #0
   59e6c:	movne	r3, #4
   59e70:	ldrne	r2, [sp, #12]
   59e74:	strbne	r3, [r2, #5]
   59e78:	ldrd	r2, [r7, #40]	; 0x28
   59e7c:	add	r5, sp, #60	; 0x3c
   59e80:	strd	r2, [sp, #16]
   59e84:	ldr	r2, [sp, #12]
   59e88:	ldr	r3, [pc, #2096]	; 5a6c0 <fputs@plt+0x495ac>
   59e8c:	mov	r0, r2
   59e90:	add	r3, pc, r3
   59e94:	str	r3, [r2, #204]	; 0xcc
   59e98:	str	r2, [r8]
   59e9c:	ldrd	r2, [sp, #16]
   59ea0:	strd	r2, [r0, #136]	; 0x88
   59ea4:	bl	17efc <fputs@plt+0x6de8>
   59ea8:	ldr	r3, [r8]
   59eac:	mov	r0, r5
   59eb0:	mov	r2, #100	; 0x64
   59eb4:	mov	r1, #0
   59eb8:	str	r3, [sp, #12]
   59ebc:	bl	10ee0 <memset@plt>
   59ec0:	ldr	r3, [sp, #12]
   59ec4:	ldr	r0, [r3, #64]	; 0x40
   59ec8:	ldr	ip, [r0]
   59ecc:	cmp	ip, #0
   59ed0:	beq	59f08 <fputs@plt+0x48df4>
   59ed4:	mov	r2, #0
   59ed8:	mov	r3, #0
   59edc:	mov	r1, r5
   59ee0:	strd	r2, [sp]
   59ee4:	mov	r2, #100	; 0x64
   59ee8:	ldr	r3, [ip, #8]
   59eec:	blx	r3
   59ef0:	ldr	r3, [pc, #1996]	; 5a6c4 <fputs@plt+0x495b0>
   59ef4:	cmp	r0, r3
   59ef8:	mov	r5, r0
   59efc:	beq	59f08 <fputs@plt+0x48df4>
   59f00:	cmp	r0, #0
   59f04:	bne	5a244 <fputs@plt+0x49130>
   59f08:	ldr	r0, [r8]
   59f0c:	ldrb	r3, [sp, #200]	; 0xc8
   59f10:	strb	r3, [r8, #16]
   59f14:	ldr	r1, [r0, #64]	; 0x40
   59f18:	ldr	r3, [pc, #1960]	; 5a6c8 <fputs@plt+0x495b4>
   59f1c:	str	r7, [r8, #4]
   59f20:	ldr	r2, [r1]
   59f24:	add	r3, pc, r3
   59f28:	cmp	r2, #0
   59f2c:	str	r8, [r0, #188]	; 0xbc
   59f30:	str	r3, [r0, #184]	; 0xb8
   59f34:	beq	59f50 <fputs@plt+0x48e3c>
   59f38:	ldr	r3, [r2, #40]	; 0x28
   59f3c:	add	r2, r0, #184	; 0xb8
   59f40:	mov	r0, r1
   59f44:	mov	r1, #15
   59f48:	blx	r3
   59f4c:	ldr	r0, [r8]
   59f50:	mov	r3, #0
   59f54:	str	r8, [r4, #4]
   59f58:	str	r3, [r8, #8]
   59f5c:	str	r3, [r8, #12]
   59f60:	ldrb	r3, [r0, #15]
   59f64:	cmp	r3, #0
   59f68:	ldrhne	r3, [r8, #22]
   59f6c:	orrne	r3, r3, #1
   59f70:	strhne	r3, [r8, #22]
   59f74:	ldrb	r3, [sp, #77]	; 0x4d
   59f78:	ldrb	r2, [sp, #76]	; 0x4c
   59f7c:	lsl	r3, r3, #16
   59f80:	orr	r3, r3, r2, lsl #8
   59f84:	sub	r2, r3, #512	; 0x200
   59f88:	cmp	r2, #65024	; 0xfe00
   59f8c:	str	r3, [r8, #32]
   59f90:	bhi	5a370 <fputs@plt+0x4925c>
   59f94:	sub	r2, r3, #1
   59f98:	tst	r2, r3
   59f9c:	bne	5a370 <fputs@plt+0x4925c>
   59fa0:	ldrh	r3, [r8, #22]
   59fa4:	ldrb	r6, [sp, #80]	; 0x50
   59fa8:	orr	r3, r3, #2
   59fac:	strh	r3, [r8, #22]
   59fb0:	ldr	r3, [sp, #112]	; 0x70
   59fb4:	mov	r9, r6
   59fb8:	adds	r3, r3, #0
   59fbc:	movne	r3, #1
   59fc0:	strb	r3, [r8, #17]
   59fc4:	ldr	r3, [sp, #124]	; 0x7c
   59fc8:	adds	r3, r3, #0
   59fcc:	movne	r3, #1
   59fd0:	strb	r3, [r8, #18]
   59fd4:	mov	r2, r9
   59fd8:	add	r1, r8, #32
   59fdc:	bl	27ef0 <fputs@plt+0x16ddc>
   59fe0:	subs	r5, r0, #0
   59fe4:	bne	5a244 <fputs@plt+0x49130>
   59fe8:	ldr	r3, [r8, #32]
   59fec:	sub	r6, r3, r6
   59ff0:	str	r6, [r8, #36]	; 0x24
   59ff4:	ldrb	r3, [r4, #9]
   59ff8:	cmp	r3, #0
   59ffc:	beq	5a058 <fputs@plt+0x48f44>
   5a000:	ldr	r3, [pc, #1732]	; 5a6cc <fputs@plt+0x495b8>
   5a004:	mov	r2, #1
   5a008:	add	r3, pc, r3
   5a00c:	str	r2, [r8, #64]	; 0x40
   5a010:	ldr	r2, [r3, #612]	; 0x264
   5a014:	str	r8, [r3, #612]	; 0x264
   5a018:	str	r2, [r8, #68]	; 0x44
   5a01c:	ldr	ip, [r7, #20]
   5a020:	cmp	ip, #0
   5a024:	ble	5a058 <fputs@plt+0x48f44>
   5a028:	ldr	r1, [r7, #16]
   5a02c:	mov	r2, #0
   5a030:	ldr	r3, [r1, #4]
   5a034:	add	r2, r2, #1
   5a038:	cmp	r3, #0
   5a03c:	beq	5a04c <fputs@plt+0x48f38>
   5a040:	ldrb	r0, [r3, #9]
   5a044:	cmp	r0, #0
   5a048:	bne	5a180 <fputs@plt+0x4906c>
   5a04c:	cmp	r2, ip
   5a050:	add	r1, r1, #16
   5a054:	bne	5a030 <fputs@plt+0x48f1c>
   5a058:	ldr	r1, [r4, #4]
   5a05c:	ldr	r3, [sp, #8]
   5a060:	str	r4, [r3]
   5a064:	ldr	r5, [r1, #48]	; 0x30
   5a068:	ldr	r3, [r4]
   5a06c:	cmp	r5, #0
   5a070:	str	r3, [r1, #4]
   5a074:	beq	5a2cc <fputs@plt+0x491b8>
   5a078:	mov	r5, #0
   5a07c:	mov	r0, r5
   5a080:	add	sp, sp, #164	; 0xa4
   5a084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a088:	ldr	r3, [sp, #204]	; 0xcc
   5a08c:	tst	r3, #131072	; 0x20000
   5a090:	beq	59aec <fputs@plt+0x489d8>
   5a094:	cmp	r6, #0
   5a098:	moveq	r2, #1
   5a09c:	beq	5a0b0 <fputs@plt+0x48f9c>
   5a0a0:	mov	r0, r6
   5a0a4:	bl	10f58 <strlen@plt>
   5a0a8:	bic	r2, r0, #-1073741824	; 0xc0000000
   5a0ac:	add	r2, r2, #1
   5a0b0:	ldr	r5, [r9, #8]
   5a0b4:	str	r2, [sp, #12]
   5a0b8:	add	r5, r5, #1
   5a0bc:	cmp	r5, r2
   5a0c0:	movlt	r0, r2
   5a0c4:	movge	r0, r5
   5a0c8:	asr	r1, r0, #31
   5a0cc:	bl	232d8 <fputs@plt+0x121c4>
   5a0d0:	mov	r3, #1
   5a0d4:	strb	r3, [r4, #9]
   5a0d8:	ldr	r2, [sp, #12]
   5a0dc:	subs	r8, r0, #0
   5a0e0:	beq	5a314 <fputs@plt+0x49200>
   5a0e4:	cmp	sl, #0
   5a0e8:	beq	5a144 <fputs@plt+0x49030>
   5a0ec:	mov	r1, r6
   5a0f0:	bl	10f7c <memcpy@plt>
   5a0f4:	ldr	r3, [pc, #1492]	; 5a6d0 <fputs@plt+0x495bc>
   5a0f8:	add	r3, pc, r3
   5a0fc:	ldr	r5, [r3, #612]	; 0x264
   5a100:	cmp	r5, #0
   5a104:	beq	5a138 <fputs@plt+0x49024>
   5a108:	ldr	fp, [r5]
   5a10c:	mov	r0, r8
   5a110:	ldr	r1, [fp, #176]	; 0xb0
   5a114:	bl	110f0 <strcmp@plt>
   5a118:	cmp	r0, #0
   5a11c:	bne	5a12c <fputs@plt+0x49018>
   5a120:	ldr	r3, [fp]
   5a124:	cmp	r9, r3
   5a128:	beq	5a268 <fputs@plt+0x49154>
   5a12c:	ldr	r5, [r5, #68]	; 0x44
   5a130:	cmp	r5, #0
   5a134:	bne	5a108 <fputs@plt+0x48ff4>
   5a138:	mov	r0, r8
   5a13c:	bl	1cd68 <fputs@plt+0xbc54>
   5a140:	b	59aec <fputs@plt+0x489d8>
   5a144:	strb	sl, [r8]
   5a148:	mov	r2, r5
   5a14c:	mov	r3, r8
   5a150:	ldr	r5, [r9, #36]	; 0x24
   5a154:	mov	r1, r6
   5a158:	mov	r0, r9
   5a15c:	blx	r5
   5a160:	subs	r5, r0, #0
   5a164:	beq	5a0f4 <fputs@plt+0x48fe0>
   5a168:	mov	r0, r8
   5a16c:	bl	1cd68 <fputs@plt+0xbc54>
   5a170:	mov	r0, r4
   5a174:	bl	1cd68 <fputs@plt+0xbc54>
   5a178:	b	5a07c <fputs@plt+0x48f68>
   5a17c:	mov	r3, r2
   5a180:	ldr	r2, [r3, #28]
   5a184:	cmp	r2, #0
   5a188:	bne	5a17c <fputs@plt+0x49068>
   5a18c:	ldr	r1, [r4, #4]
   5a190:	ldr	r0, [r3, #4]
   5a194:	cmp	r0, r1
   5a198:	bls	5a1bc <fputs@plt+0x490a8>
   5a19c:	str	r3, [r4, #24]
   5a1a0:	str	r2, [r4, #28]
   5a1a4:	str	r4, [r3, #28]
   5a1a8:	b	5a05c <fputs@plt+0x48f48>
   5a1ac:	ldr	r0, [r2, #4]
   5a1b0:	cmp	r1, r0
   5a1b4:	bls	5a258 <fputs@plt+0x49144>
   5a1b8:	mov	r3, r2
   5a1bc:	ldr	r2, [r3, #24]
   5a1c0:	cmp	r2, #0
   5a1c4:	bne	5a1ac <fputs@plt+0x49098>
   5a1c8:	str	r2, [r4, #24]
   5a1cc:	str	r3, [r4, #28]
   5a1d0:	str	r4, [r3, #24]
   5a1d4:	b	5a05c <fputs@plt+0x48f48>
   5a1d8:	mov	r5, #7
   5a1dc:	mov	r0, r8
   5a1e0:	bl	1cd68 <fputs@plt+0xbc54>
   5a1e4:	mov	r0, r4
   5a1e8:	bl	1cd68 <fputs@plt+0xbc54>
   5a1ec:	ldr	r2, [sp, #8]
   5a1f0:	mov	r3, #0
   5a1f4:	mov	r0, r5
   5a1f8:	str	r3, [r2]
   5a1fc:	add	sp, sp, #164	; 0xa4
   5a200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a204:	mov	r5, r9
   5a208:	ldr	r3, [sp, #12]
   5a20c:	ldr	r6, [r3, #64]	; 0x40
   5a210:	ldr	r3, [r6]
   5a214:	cmp	r3, #0
   5a218:	beq	5a230 <fputs@plt+0x4911c>
   5a21c:	ldr	r3, [r3, #4]
   5a220:	mov	r0, r6
   5a224:	blx	r3
   5a228:	mov	r3, #0
   5a22c:	str	r3, [r6]
   5a230:	ldr	r6, [sp, #12]
   5a234:	ldr	r0, [r6, #208]	; 0xd0
   5a238:	bl	1e334 <fputs@plt+0xd220>
   5a23c:	mov	r0, r6
   5a240:	bl	1cd68 <fputs@plt+0xbc54>
   5a244:	ldr	r0, [r8]
   5a248:	cmp	r0, #0
   5a24c:	beq	5a1dc <fputs@plt+0x490c8>
   5a250:	bl	54dbc <fputs@plt+0x43ca8>
   5a254:	b	5a1dc <fputs@plt+0x490c8>
   5a258:	str	r2, [r4, #24]
   5a25c:	str	r3, [r4, #28]
   5a260:	str	r4, [r2, #28]
   5a264:	b	5a1d0 <fputs@plt+0x490bc>
   5a268:	ldr	r1, [r7, #20]
   5a26c:	subs	r2, r1, #1
   5a270:	bmi	5a2a4 <fputs@plt+0x49190>
   5a274:	ldr	r3, [r7, #16]
   5a278:	add	r3, r3, r1, lsl #4
   5a27c:	ldr	r1, [r3, #-12]
   5a280:	sub	r2, r2, #1
   5a284:	cmp	r1, #0
   5a288:	beq	5a298 <fputs@plt+0x49184>
   5a28c:	ldr	r1, [r1, #4]
   5a290:	cmp	r1, r5
   5a294:	beq	5a358 <fputs@plt+0x49244>
   5a298:	cmn	r2, #1
   5a29c:	sub	r3, r3, #16
   5a2a0:	bne	5a27c <fputs@plt+0x49168>
   5a2a4:	ldr	r3, [r5, #64]	; 0x40
   5a2a8:	mov	r0, r8
   5a2ac:	add	r3, r3, #1
   5a2b0:	str	r5, [r4, #4]
   5a2b4:	str	r3, [r5, #64]	; 0x40
   5a2b8:	bl	1cd68 <fputs@plt+0xbc54>
   5a2bc:	ldrb	r3, [r4, #9]
   5a2c0:	cmp	r3, #0
   5a2c4:	bne	5a01c <fputs@plt+0x48f08>
   5a2c8:	b	5a058 <fputs@plt+0x48f44>
   5a2cc:	ldr	r3, [r1]
   5a2d0:	ldr	ip, [pc, #1020]	; 5a6d4 <fputs@plt+0x495c0>
   5a2d4:	mov	r0, #2048000	; 0x1f4000
   5a2d8:	ldr	r4, [r3, #212]	; 0xd4
   5a2dc:	mov	r1, #0
   5a2e0:	ldr	r3, [r4, #28]
   5a2e4:	ldr	r2, [r4, #24]
   5a2e8:	str	ip, [r4, #16]
   5a2ec:	add	r2, r2, r3
   5a2f0:	asr	r3, r2, #31
   5a2f4:	bl	8eb10 <fputs@plt+0x7d9fc>
   5a2f8:	ldr	r3, [pc, #984]	; 5a6d8 <fputs@plt+0x495c4>
   5a2fc:	add	r3, pc, r3
   5a300:	ldr	r3, [r3, #128]	; 0x80
   5a304:	mov	r1, r0
   5a308:	ldr	r0, [r4, #44]	; 0x2c
   5a30c:	blx	r3
   5a310:	b	5a07c <fputs@plt+0x48f68>
   5a314:	mov	r0, r4
   5a318:	bl	1cd68 <fputs@plt+0xbc54>
   5a31c:	mov	r5, #7
   5a320:	b	5a07c <fputs@plt+0x48f68>
   5a324:	cmp	r6, #0
   5a328:	beq	5a694 <fputs@plt+0x49580>
   5a32c:	ldrb	r3, [r6]
   5a330:	cmp	r3, #0
   5a334:	bne	5a39c <fputs@plt+0x49288>
   5a338:	str	r2, [sp, #28]
   5a33c:	str	r6, [sp, #32]
   5a340:	str	r2, [sp, #36]	; 0x24
   5a344:	mov	r5, r2
   5a348:	mov	r3, r2
   5a34c:	str	r2, [sp, #48]	; 0x30
   5a350:	str	r2, [sp, #16]
   5a354:	b	59b78 <fputs@plt+0x48a64>
   5a358:	mov	r0, r8
   5a35c:	bl	1cd68 <fputs@plt+0xbc54>
   5a360:	mov	r0, r4
   5a364:	bl	1cd68 <fputs@plt+0xbc54>
   5a368:	mov	r5, #19
   5a36c:	b	5a07c <fputs@plt+0x48f68>
   5a370:	eor	sl, sl, #1
   5a374:	cmp	r6, #0
   5a378:	moveq	r6, #0
   5a37c:	andne	r6, sl, #1
   5a380:	mov	r3, #0
   5a384:	cmp	r6, #0
   5a388:	str	r3, [r8, #32]
   5a38c:	strbne	r3, [r8, #17]
   5a390:	strbne	r3, [r8, #18]
   5a394:	movne	r6, r3
   5a398:	b	59fd4 <fputs@plt+0x48ec0>
   5a39c:	ldr	r5, [r9, #8]
   5a3a0:	str	r2, [sp, #16]
   5a3a4:	add	r5, r5, #1
   5a3a8:	lsl	r0, r5, #1
   5a3ac:	asr	r1, r0, #31
   5a3b0:	bl	232d8 <fputs@plt+0x121c4>
   5a3b4:	subs	r3, r0, #0
   5a3b8:	mov	fp, r3
   5a3bc:	str	r3, [sp, #12]
   5a3c0:	beq	5a478 <fputs@plt+0x49364>
   5a3c4:	ldr	r2, [sp, #16]
   5a3c8:	mov	r1, r6
   5a3cc:	strb	r2, [r3]
   5a3d0:	mov	r0, r9
   5a3d4:	mov	r2, r5
   5a3d8:	ldr	r5, [r9, #36]	; 0x24
   5a3dc:	blx	r5
   5a3e0:	str	r0, [sp, #28]
   5a3e4:	mov	r0, fp
   5a3e8:	bl	10f58 <strlen@plt>
   5a3ec:	mov	fp, r0
   5a3f0:	mov	r0, r6
   5a3f4:	bl	10f58 <strlen@plt>
   5a3f8:	bic	r3, r0, #-1073741824	; 0xc0000000
   5a3fc:	add	r3, r3, #1
   5a400:	add	r2, r6, r3
   5a404:	ldrb	r3, [r6, r3]
   5a408:	str	r2, [sp, #48]	; 0x30
   5a40c:	cmp	r3, #0
   5a410:	beq	5a68c <fputs@plt+0x49578>
   5a414:	mov	r5, r2
   5a418:	str	r4, [sp, #16]
   5a41c:	mov	r0, r5
   5a420:	bl	10f58 <strlen@plt>
   5a424:	bic	r4, r0, #-1073741824	; 0xc0000000
   5a428:	add	r4, r4, #1
   5a42c:	adds	r4, r5, r4
   5a430:	mov	r0, r4
   5a434:	moveq	r2, #1
   5a438:	beq	5a448 <fputs@plt+0x49334>
   5a43c:	bl	10f58 <strlen@plt>
   5a440:	bic	r2, r0, #-1073741824	; 0xc0000000
   5a444:	add	r2, r2, #1
   5a448:	add	r5, r4, r2
   5a44c:	ldrb	r2, [r4, r2]
   5a450:	cmp	r2, #0
   5a454:	bne	5a41c <fputs@plt+0x49308>
   5a458:	ldr	r4, [sp, #16]
   5a45c:	ldr	r3, [sp, #28]
   5a460:	cmp	r3, #0
   5a464:	beq	5a5cc <fputs@plt+0x494b8>
   5a468:	ldr	r0, [sp, #12]
   5a46c:	bl	1cd68 <fputs@plt+0xbc54>
   5a470:	ldr	r5, [sp, #28]
   5a474:	b	5a244 <fputs@plt+0x49130>
   5a478:	mov	r5, #7
   5a47c:	b	5a244 <fputs@plt+0x49130>
   5a480:	ldr	r3, [sp, #12]
   5a484:	add	r0, sp, #160	; 0xa0
   5a488:	mov	ip, #0
   5a48c:	ldr	r2, [r3, #64]	; 0x40
   5a490:	ldr	r1, [r3, #176]	; 0xb0
   5a494:	str	ip, [r0, #-100]!	; 0xffffff9c
   5a498:	ldr	r3, [pc, #572]	; 5a6dc <fputs@plt+0x495c8>
   5a49c:	str	r0, [sp]
   5a4a0:	ldr	r0, [sp, #204]	; 0xcc
   5a4a4:	ldr	r5, [r9, #24]
   5a4a8:	and	r3, r3, r0
   5a4ac:	mov	r0, r9
   5a4b0:	blx	r5
   5a4b4:	subs	r5, r0, #0
   5a4b8:	bne	5a208 <fputs@plt+0x490f4>
   5a4bc:	ldr	r3, [sp, #12]
   5a4c0:	ldr	r2, [sp, #60]	; 0x3c
   5a4c4:	ldr	r3, [r3, #64]	; 0x40
   5a4c8:	and	r2, r2, #1
   5a4cc:	mov	r0, r3
   5a4d0:	ldr	r3, [r3]
   5a4d4:	mov	r9, r2
   5a4d8:	str	r2, [sp, #16]
   5a4dc:	ldr	r3, [r3, #48]	; 0x30
   5a4e0:	blx	r3
   5a4e4:	cmp	r9, #0
   5a4e8:	mov	r5, r0
   5a4ec:	beq	5a660 <fputs@plt+0x4954c>
   5a4f0:	ldr	r1, [pc, #488]	; 5a6e0 <fputs@plt+0x495cc>
   5a4f4:	mov	r2, #0
   5a4f8:	add	r1, pc, r1
   5a4fc:	ldr	r0, [sp, #32]
   5a500:	bl	58c2c <fputs@plt+0x47b18>
   5a504:	ldr	r3, [sp, #12]
   5a508:	ands	r2, r5, #8192	; 0x2000
   5a50c:	strb	r0, [r3, #14]
   5a510:	beq	5a644 <fputs@plt+0x49530>
   5a514:	ldr	r3, [sp, #204]	; 0xcc
   5a518:	orr	r3, r3, #1
   5a51c:	str	r3, [sp, #204]	; 0xcc
   5a520:	b	59cf4 <fputs@plt+0x48be0>
   5a524:	ldr	r2, [sp, #12]
   5a528:	add	r0, r3, #1
   5a52c:	ldr	r1, [sp, #48]	; 0x30
   5a530:	ldr	ip, [r2, #176]	; 0xb0
   5a534:	mov	r2, r5
   5a538:	add	r0, ip, r0
   5a53c:	bl	10f7c <memcpy@plt>
   5a540:	ldr	r3, [sp, #24]
   5a544:	b	59c44 <fputs@plt+0x48b30>
   5a548:	mov	r1, r6
   5a54c:	mov	r0, r5
   5a550:	bl	25ecc <fputs@plt+0x14db8>
   5a554:	subs	r3, r0, #0
   5a558:	str	r3, [sp, #16]
   5a55c:	beq	5a478 <fputs@plt+0x49364>
   5a560:	bl	10f58 <strlen@plt>
   5a564:	mov	r3, #1
   5a568:	str	r3, [sp, #28]
   5a56c:	str	r5, [sp, #32]
   5a570:	str	r5, [sp, #36]	; 0x24
   5a574:	str	r5, [sp, #48]	; 0x30
   5a578:	ldr	ip, [r9, #4]
   5a57c:	bic	r2, r0, #-1073741824	; 0xc0000000
   5a580:	mov	r3, r2
   5a584:	b	59b78 <fputs@plt+0x48a64>
   5a588:	ldr	r3, [sp, #16]
   5a58c:	cmp	r3, #0
   5a590:	beq	5a478 <fputs@plt+0x49364>
   5a594:	mov	r0, r3
   5a598:	bl	1cd68 <fputs@plt+0xbc54>
   5a59c:	mov	r5, #7
   5a5a0:	b	5a244 <fputs@plt+0x49130>
   5a5a4:	mov	r2, #1
   5a5a8:	str	r2, [sp, #28]
   5a5ac:	str	r6, [sp, #32]
   5a5b0:	str	r6, [sp, #48]	; 0x30
   5a5b4:	mov	r5, r6
   5a5b8:	mov	r3, r6
   5a5bc:	str	r6, [sp, #36]	; 0x24
   5a5c0:	mov	r2, r6
   5a5c4:	str	r6, [sp, #16]
   5a5c8:	b	59b78 <fputs@plt+0x48a64>
   5a5cc:	ldr	r3, [r9, #8]
   5a5d0:	bic	r2, fp, #-1073741824	; 0xc0000000
   5a5d4:	add	r0, r2, #7
   5a5d8:	cmp	r0, r3
   5a5dc:	ldr	r3, [sp, #48]	; 0x30
   5a5e0:	add	r1, r5, #1
   5a5e4:	sub	r3, r1, r3
   5a5e8:	mov	r5, r3
   5a5ec:	str	r3, [sp, #36]	; 0x24
   5a5f0:	bge	5a60c <fputs@plt+0x494f8>
   5a5f4:	ldr	r3, [sp, #12]
   5a5f8:	ldr	ip, [r9, #4]
   5a5fc:	str	r3, [sp, #16]
   5a600:	str	r6, [sp, #32]
   5a604:	mov	r3, r2
   5a608:	b	59b78 <fputs@plt+0x48a64>
   5a60c:	ldr	r0, [pc, #208]	; 5a6e4 <fputs@plt+0x495d0>
   5a610:	str	r2, [sp, #32]
   5a614:	bl	359b8 <fputs@plt+0x248a4>
   5a618:	subs	r3, r0, #0
   5a61c:	str	r3, [sp, #28]
   5a620:	bne	5a468 <fputs@plt+0x49354>
   5a624:	ldr	r3, [sp, #12]
   5a628:	ldr	r2, [sp, #32]
   5a62c:	str	r3, [sp, #16]
   5a630:	ldr	ip, [r9, #4]
   5a634:	mov	r3, r2
   5a638:	ldr	r5, [sp, #36]	; 0x24
   5a63c:	str	r6, [sp, #32]
   5a640:	b	59b78 <fputs@plt+0x48a64>
   5a644:	ldr	r1, [pc, #156]	; 5a6e8 <fputs@plt+0x495d4>
   5a648:	ldr	r0, [sp, #32]
   5a64c:	add	r1, pc, r1
   5a650:	bl	58c2c <fputs@plt+0x47b18>
   5a654:	subs	r3, r0, #0
   5a658:	bne	5a514 <fputs@plt+0x49400>
   5a65c:	b	59d1c <fputs@plt+0x48c08>
   5a660:	ldr	r9, [sp, #12]
   5a664:	mov	r0, r9
   5a668:	bl	1e85c <fputs@plt+0xd748>
   5a66c:	ldr	r3, [r9, #156]	; 0x9c
   5a670:	ldr	r2, [sp, #56]	; 0x38
   5a674:	cmp	r3, r2
   5a678:	bls	5a4f0 <fputs@plt+0x493dc>
   5a67c:	cmp	r3, #8192	; 0x2000
   5a680:	movhi	r3, #8192	; 0x2000
   5a684:	str	r3, [sp, #56]	; 0x38
   5a688:	b	5a4f0 <fputs@plt+0x493dc>
   5a68c:	ldr	r5, [sp, #48]	; 0x30
   5a690:	b	5a45c <fputs@plt+0x49348>
   5a694:	str	r6, [sp, #28]
   5a698:	str	r6, [sp, #32]
   5a69c:	str	r6, [sp, #36]	; 0x24
   5a6a0:	str	r6, [sp, #48]	; 0x30
   5a6a4:	mov	r5, r6
   5a6a8:	mov	r3, r6
   5a6ac:	str	r6, [sp, #16]
   5a6b0:	b	59b78 <fputs@plt+0x48a64>
   5a6b4:	ldrdeq	fp, [r3], -r0
   5a6b8:	andeq	r6, r3, r0, ror pc
   5a6bc:			; <UNDEFINED> instruction: 0xffff9118
   5a6c0:			; <UNDEFINED> instruction: 0xfffdc00c
   5a6c4:	andeq	r0, r0, sl, lsl #4
   5a6c8:			; <UNDEFINED> instruction: 0xfffc0f40
   5a6cc:	andeq	r4, r5, r0, asr #16
   5a6d0:	andeq	r4, r5, r0, asr r7
   5a6d4:			; <UNDEFINED> instruction: 0xfffff830
   5a6d8:	andeq	pc, r4, ip, ror lr	; <UNPREDICTABLE>
   5a6dc:	andeq	r7, r8, pc, ror pc
   5a6e0:	strdeq	sl, [r3], -ip
   5a6e4:	andeq	fp, r0, fp, ror #27
   5a6e8:			; <UNDEFINED> instruction: 0x0003abb0
   5a6ec:	push	{r4, r5, r6, lr}
   5a6f0:	sub	sp, sp, #16
   5a6f4:	ldr	r6, [r0]
   5a6f8:	ldr	r3, [r6, #16]
   5a6fc:	ldr	r4, [r3, #20]
   5a700:	cmp	r4, #0
   5a704:	movne	r4, #0
   5a708:	beq	5a718 <fputs@plt+0x49604>
   5a70c:	mov	r0, r4
   5a710:	add	sp, sp, #16
   5a714:	pop	{r4, r5, r6, pc}
   5a718:	ldrb	r1, [r0, #453]	; 0x1c5
   5a71c:	cmp	r1, #0
   5a720:	bne	5a70c <fputs@plt+0x495f8>
   5a724:	ldr	r3, [pc, #128]	; 5a7ac <fputs@plt+0x49698>
   5a728:	mov	r5, r0
   5a72c:	mov	r2, r6
   5a730:	ldr	r0, [r6]
   5a734:	stm	sp, {r1, r3}
   5a738:	add	r3, sp, #12
   5a73c:	bl	599f4 <fputs@plt+0x488e0>
   5a740:	subs	r4, r0, #0
   5a744:	bne	5a788 <fputs@plt+0x49674>
   5a748:	ldr	r2, [r6, #16]
   5a74c:	ldr	r0, [sp, #12]
   5a750:	mov	r3, r4
   5a754:	str	r0, [r2, #20]
   5a758:	ldr	r1, [r6, #76]	; 0x4c
   5a75c:	mvn	r2, #0
   5a760:	bl	282d8 <fputs@plt+0x171c4>
   5a764:	cmp	r0, #7
   5a768:	bne	5a70c <fputs@plt+0x495f8>
   5a76c:	ldr	r3, [r6, #68]	; 0x44
   5a770:	bic	r3, r3, #-16777216	; 0xff000000
   5a774:	bic	r3, r3, #255	; 0xff
   5a778:	cmp	r3, #0
   5a77c:	beq	5a7a0 <fputs@plt+0x4968c>
   5a780:	mov	r4, #1
   5a784:	b	5a70c <fputs@plt+0x495f8>
   5a788:	ldr	r1, [pc, #32]	; 5a7b0 <fputs@plt+0x4969c>
   5a78c:	mov	r0, r5
   5a790:	add	r1, pc, r1
   5a794:	bl	39630 <fputs@plt+0x2851c>
   5a798:	str	r4, [r5, #12]
   5a79c:	b	5a780 <fputs@plt+0x4966c>
   5a7a0:	mov	r0, r6
   5a7a4:	bl	1d7c4 <fputs@plt+0xc6b0>
   5a7a8:	b	5a780 <fputs@plt+0x4966c>
   5a7ac:	andeq	r0, r0, lr, lsl r2
   5a7b0:	andeq	sl, r3, r8, ror sl
   5a7b4:	push	{r4, r5, r6, r7, r8, lr}
   5a7b8:	mov	r5, r1
   5a7bc:	mov	r7, r0
   5a7c0:	mov	r1, r2
   5a7c4:	mov	r0, r5
   5a7c8:	mov	r6, r2
   5a7cc:	bl	18ef0 <fputs@plt+0x7ddc>
   5a7d0:	cmp	r0, #1
   5a7d4:	mov	r4, r0
   5a7d8:	beq	5a7f4 <fputs@plt+0x496e0>
   5a7dc:	cmp	r0, #0
   5a7e0:	blt	5a89c <fputs@plt+0x49788>
   5a7e4:	ldr	r0, [r5, #16]
   5a7e8:	add	r0, r0, r4, lsl #4
   5a7ec:	ldr	r0, [r0, #4]
   5a7f0:	pop	{r4, r5, r6, r7, r8, pc}
   5a7f4:	mov	r2, #544	; 0x220
   5a7f8:	mov	r3, #0
   5a7fc:	mov	r0, r7
   5a800:	bl	25490 <fputs@plt+0x1437c>
   5a804:	subs	r6, r0, #0
   5a808:	beq	5a880 <fputs@plt+0x4976c>
   5a80c:	str	r5, [r6]
   5a810:	bl	5a6ec <fputs@plt+0x495d8>
   5a814:	cmp	r0, #0
   5a818:	bne	5a840 <fputs@plt+0x4972c>
   5a81c:	ldr	r1, [r6, #4]
   5a820:	mov	r0, r7
   5a824:	bl	1d100 <fputs@plt+0xbfec>
   5a828:	mov	r0, r6
   5a82c:	bl	23b28 <fputs@plt+0x12a14>
   5a830:	mov	r1, r6
   5a834:	mov	r0, r7
   5a838:	bl	1d100 <fputs@plt+0xbfec>
   5a83c:	b	5a7e4 <fputs@plt+0x496d0>
   5a840:	ldr	r2, [pc, #116]	; 5a8bc <fputs@plt+0x497a8>
   5a844:	ldr	r3, [r6, #4]
   5a848:	add	r2, pc, r2
   5a84c:	ldr	r1, [r6, #12]
   5a850:	mov	r0, r7
   5a854:	bl	3909c <fputs@plt+0x27f88>
   5a858:	ldr	r1, [r6, #4]
   5a85c:	mov	r0, r7
   5a860:	bl	1d100 <fputs@plt+0xbfec>
   5a864:	mov	r0, r6
   5a868:	bl	23b28 <fputs@plt+0x12a14>
   5a86c:	mov	r0, r7
   5a870:	mov	r1, r6
   5a874:	bl	1d100 <fputs@plt+0xbfec>
   5a878:	mov	r0, #0
   5a87c:	pop	{r4, r5, r6, r7, r8, pc}
   5a880:	ldr	r2, [pc, #56]	; 5a8c0 <fputs@plt+0x497ac>
   5a884:	mov	r0, r7
   5a888:	add	r2, pc, r2
   5a88c:	mov	r1, #7
   5a890:	bl	3909c <fputs@plt+0x27f88>
   5a894:	mov	r0, r6
   5a898:	pop	{r4, r5, r6, r7, r8, pc}
   5a89c:	ldr	r2, [pc, #32]	; 5a8c4 <fputs@plt+0x497b0>
   5a8a0:	mov	r0, r7
   5a8a4:	mov	r3, r6
   5a8a8:	add	r2, pc, r2
   5a8ac:	mov	r1, #1
   5a8b0:	bl	3909c <fputs@plt+0x27f88>
   5a8b4:	mov	r0, #0
   5a8b8:	pop	{r4, r5, r6, r7, r8, pc}
   5a8bc:	strdeq	r9, [r3], -r8
   5a8c0:			; <UNDEFINED> instruction: 0x00039eb0
   5a8c4:	andeq	sl, r3, r8, lsr #19
   5a8c8:	cmp	r2, r0
   5a8cc:	push	{r4, r5, r6, r7, r8, lr}
   5a8d0:	beq	5a9b8 <fputs@plt+0x498a4>
   5a8d4:	mov	r5, r0
   5a8d8:	mov	r7, r1
   5a8dc:	mov	r0, #48	; 0x30
   5a8e0:	mov	r1, #0
   5a8e4:	mov	r6, r2
   5a8e8:	mov	r8, r3
   5a8ec:	bl	27078 <fputs@plt+0x15f64>
   5a8f0:	subs	r4, r0, #0
   5a8f4:	beq	5a9d4 <fputs@plt+0x498c0>
   5a8f8:	mov	r2, r8
   5a8fc:	mov	r1, r6
   5a900:	mov	r0, r5
   5a904:	bl	5a7b4 <fputs@plt+0x496a0>
   5a908:	mov	r2, r7
   5a90c:	mov	r1, r5
   5a910:	mov	r7, #1
   5a914:	str	r0, [r4, #24]
   5a918:	mov	r0, r5
   5a91c:	bl	5a7b4 <fputs@plt+0x496a0>
   5a920:	ldr	r1, [r4, #24]
   5a924:	mov	ip, #0
   5a928:	str	r5, [r4]
   5a92c:	str	r6, [r4, #20]
   5a930:	str	r7, [r4, #16]
   5a934:	str	ip, [r4, #40]	; 0x28
   5a938:	cmp	r0, ip
   5a93c:	cmpne	r1, ip
   5a940:	moveq	r3, #1
   5a944:	movne	r3, #0
   5a948:	str	r0, [r4, #4]
   5a94c:	beq	5a9a4 <fputs@plt+0x49890>
   5a950:	ldr	r1, [r1, #4]
   5a954:	mvn	r2, #0
   5a958:	ldr	r1, [r1, #32]
   5a95c:	bl	282d8 <fputs@plt+0x171c4>
   5a960:	cmp	r0, #7
   5a964:	beq	5a9a4 <fputs@plt+0x49890>
   5a968:	ldr	r3, [r4, #4]
   5a96c:	ldrb	r3, [r3, #8]
   5a970:	cmp	r3, #0
   5a974:	bne	5a990 <fputs@plt+0x4987c>
   5a978:	ldr	r2, [r4, #24]
   5a97c:	ldr	r3, [r2, #16]
   5a980:	add	r3, r3, #1
   5a984:	str	r3, [r2, #16]
   5a988:	mov	r0, r4
   5a98c:	pop	{r4, r5, r6, r7, r8, pc}
   5a990:	ldr	r2, [pc, #80]	; 5a9e8 <fputs@plt+0x498d4>
   5a994:	mov	r1, r7
   5a998:	mov	r0, r5
   5a99c:	add	r2, pc, r2
   5a9a0:	bl	3909c <fputs@plt+0x27f88>
   5a9a4:	mov	r0, r4
   5a9a8:	mov	r4, #0
   5a9ac:	bl	1cd68 <fputs@plt+0xbc54>
   5a9b0:	mov	r0, r4
   5a9b4:	pop	{r4, r5, r6, r7, r8, pc}
   5a9b8:	ldr	r2, [pc, #44]	; 5a9ec <fputs@plt+0x498d8>
   5a9bc:	mov	r1, #1
   5a9c0:	add	r2, pc, r2
   5a9c4:	mov	r4, #0
   5a9c8:	bl	3909c <fputs@plt+0x27f88>
   5a9cc:	mov	r0, r4
   5a9d0:	pop	{r4, r5, r6, r7, r8, pc}
   5a9d4:	mov	r1, #7
   5a9d8:	str	r1, [r5, #52]	; 0x34
   5a9dc:	mov	r0, r5
   5a9e0:	bl	22a20 <fputs@plt+0x1190c>
   5a9e4:	b	5a988 <fputs@plt+0x49874>
   5a9e8:	strdeq	sl, [r3], -r0
   5a9ec:	andeq	sl, r3, r4, lsr #17
   5a9f0:	ldr	r3, [r0, #416]	; 0x1a0
   5a9f4:	mov	r2, #1
   5a9f8:	cmp	r3, #0
   5a9fc:	moveq	r3, r0
   5aa00:	lsl	r2, r2, r1
   5aa04:	ldr	r0, [r3, #340]	; 0x154
   5aa08:	tst	r0, r2
   5aa0c:	bxne	lr
   5aa10:	push	{lr}		; (str lr, [sp, #-4]!)
   5aa14:	orr	r2, r0, r2
   5aa18:	ldr	lr, [r3]
   5aa1c:	add	ip, r1, #86	; 0x56
   5aa20:	cmp	r1, #1
   5aa24:	ldr	r0, [lr, #16]
   5aa28:	str	r2, [r3, #340]	; 0x154
   5aa2c:	add	r1, r0, r1, lsl #4
   5aa30:	ldr	r2, [r1, #12]
   5aa34:	ldr	r2, [r2]
   5aa38:	str	r2, [r3, ip, lsl #2]
   5aa3c:	popne	{pc}		; (ldrne pc, [sp], #4)
   5aa40:	mov	r0, r3
   5aa44:	pop	{lr}		; (ldr lr, [sp], #4)
   5aa48:	b	5a6ec <fputs@plt+0x495d8>
   5aa4c:	push	{r4, r5, r6, lr}
   5aa50:	mov	r6, r1
   5aa54:	ldr	r4, [r0, #416]	; 0x1a0
   5aa58:	mov	r1, r2
   5aa5c:	cmp	r4, #0
   5aa60:	moveq	r4, r0
   5aa64:	mov	r5, r2
   5aa68:	bl	5a9f0 <fputs@plt+0x498dc>
   5aa6c:	ldr	r3, [r4, #336]	; 0x150
   5aa70:	ldrb	r1, [r4, #20]
   5aa74:	mov	r2, #1
   5aa78:	orr	r2, r3, r2, lsl r5
   5aa7c:	orr	r1, r1, r6
   5aa80:	str	r2, [r4, #336]	; 0x150
   5aa84:	strb	r1, [r4, #20]
   5aa88:	pop	{r4, r5, r6, pc}
   5aa8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5aa90:	ldr	r9, [r0]
   5aa94:	ldr	lr, [r9, #20]
   5aa98:	cmp	lr, #0
   5aa9c:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   5aaa0:	ldr	r8, [pc, #192]	; 5ab68 <fputs@plt+0x49a54>
   5aaa4:	ldr	r4, [pc, #192]	; 5ab6c <fputs@plt+0x49a58>
   5aaa8:	mov	r6, r1
   5aaac:	mov	r7, r0
   5aab0:	add	r8, pc, r8
   5aab4:	add	r4, pc, r4
   5aab8:	mov	r5, #0
   5aabc:	ldr	r2, [r9, #16]
   5aac0:	lsl	r3, r5, #4
   5aac4:	add	r1, r2, r3
   5aac8:	ldr	r1, [r1, #4]
   5aacc:	cmp	r1, #0
   5aad0:	beq	5ab38 <fputs@plt+0x49a24>
   5aad4:	cmp	r6, #0
   5aad8:	beq	5ab48 <fputs@plt+0x49a34>
   5aadc:	ldr	ip, [r2, r3]
   5aae0:	ldrb	r2, [r6]
   5aae4:	ldrb	r3, [ip]
   5aae8:	add	r1, r8, r2
   5aaec:	add	r3, r8, r3
   5aaf0:	ldrb	r1, [r1, #336]	; 0x150
   5aaf4:	ldrb	r3, [r3, #336]	; 0x150
   5aaf8:	cmp	r1, r3
   5aafc:	bne	5ab38 <fputs@plt+0x49a24>
   5ab00:	cmp	r2, #0
   5ab04:	beq	5ab48 <fputs@plt+0x49a34>
   5ab08:	mov	r1, r6
   5ab0c:	b	5ab18 <fputs@plt+0x49a04>
   5ab10:	cmp	r2, #0
   5ab14:	beq	5ab48 <fputs@plt+0x49a34>
   5ab18:	ldrb	r2, [r1, #1]!
   5ab1c:	ldrb	r3, [ip, #1]!
   5ab20:	add	r0, r4, r2
   5ab24:	add	r3, r4, r3
   5ab28:	ldrb	r0, [r0, #336]	; 0x150
   5ab2c:	ldrb	r3, [r3, #336]	; 0x150
   5ab30:	cmp	r0, r3
   5ab34:	beq	5ab10 <fputs@plt+0x499fc>
   5ab38:	add	r5, r5, #1
   5ab3c:	cmp	lr, r5
   5ab40:	bgt	5aabc <fputs@plt+0x499a8>
   5ab44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5ab48:	mov	r1, r5
   5ab4c:	mov	r0, r7
   5ab50:	bl	5a9f0 <fputs@plt+0x498dc>
   5ab54:	ldr	lr, [r9, #20]
   5ab58:	add	r5, r5, #1
   5ab5c:	cmp	lr, r5
   5ab60:	bgt	5aabc <fputs@plt+0x499a8>
   5ab64:	b	5ab44 <fputs@plt+0x49a30>
   5ab68:	andeq	r6, r3, r0, lsl r1
   5ab6c:	andeq	r6, r3, ip, lsl #2
   5ab70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ab74:	mov	r5, r1
   5ab78:	sub	sp, sp, #44	; 0x2c
   5ab7c:	ldr	r1, [r0, #72]	; 0x48
   5ab80:	ldr	r9, [r0, #8]
   5ab84:	str	r1, [sp, #12]
   5ab88:	cmp	r9, #0
   5ab8c:	add	r1, r1, #1
   5ab90:	mov	r4, r0
   5ab94:	mov	r7, r2
   5ab98:	str	r3, [sp, #20]
   5ab9c:	str	r1, [r0, #72]	; 0x48
   5aba0:	beq	5af70 <fputs@plt+0x49e5c>
   5aba4:	ldr	r3, [r4, #68]	; 0x44
   5aba8:	and	r2, r7, #4
   5abac:	cmp	r3, #0
   5abb0:	str	r2, [sp, #8]
   5abb4:	bne	5ae90 <fputs@plt+0x49d7c>
   5abb8:	ldr	r2, [r5, #4]
   5abbc:	tst	r2, #2048	; 0x800
   5abc0:	beq	5ae90 <fputs@plt+0x49d7c>
   5abc4:	tst	r2, #32
   5abc8:	bne	5ae90 <fputs@plt+0x49d7c>
   5abcc:	ldr	r2, [r5, #20]
   5abd0:	ldr	r1, [r2, #48]	; 0x30
   5abd4:	cmp	r1, #0
   5abd8:	bne	5ae90 <fputs@plt+0x49d7c>
   5abdc:	ldr	r1, [r2, #8]
   5abe0:	tst	r1, #9
   5abe4:	bne	5ae90 <fputs@plt+0x49d7c>
   5abe8:	ldr	r1, [r2, #56]	; 0x38
   5abec:	cmp	r1, #0
   5abf0:	bne	5ae90 <fputs@plt+0x49d7c>
   5abf4:	ldr	r1, [r2, #32]
   5abf8:	cmp	r1, #0
   5abfc:	bne	5ae90 <fputs@plt+0x49d7c>
   5ac00:	ldr	r1, [r2, #28]
   5ac04:	ldr	r0, [r1]
   5ac08:	cmp	r0, #1
   5ac0c:	bne	5ae90 <fputs@plt+0x49d7c>
   5ac10:	ldr	r0, [r1, #28]
   5ac14:	cmp	r0, #0
   5ac18:	bne	5ae90 <fputs@plt+0x49d7c>
   5ac1c:	ldr	sl, [r1, #24]
   5ac20:	ldrb	r1, [sl, #42]	; 0x2a
   5ac24:	tst	r1, #16
   5ac28:	bne	5ae90 <fputs@plt+0x49d7c>
   5ac2c:	ldr	r2, [r2]
   5ac30:	ldr	fp, [r2]
   5ac34:	cmp	fp, #1
   5ac38:	bne	5ae90 <fputs@plt+0x49d7c>
   5ac3c:	ldr	r2, [r2, #4]
   5ac40:	ldr	r2, [r2]
   5ac44:	str	r2, [sp, #24]
   5ac48:	ldrb	r2, [r2]
   5ac4c:	cmp	r2, #152	; 0x98
   5ac50:	bne	5ae90 <fputs@plt+0x49d7c>
   5ac54:	ldr	r1, [sl, #64]	; 0x40
   5ac58:	ldr	r2, [sp, #24]
   5ac5c:	cmp	r1, #0
   5ac60:	ldr	r8, [r4]
   5ac64:	ldrsh	r6, [r2, #32]
   5ac68:	beq	5b00c <fputs@plt+0x49ef8>
   5ac6c:	ldr	r0, [r8, #20]
   5ac70:	cmp	r0, #0
   5ac74:	ble	5b028 <fputs@plt+0x49f14>
   5ac78:	ldr	r2, [r8, #16]
   5ac7c:	ldr	ip, [r2, #12]
   5ac80:	cmp	r1, ip
   5ac84:	bne	5ac98 <fputs@plt+0x49b84>
   5ac88:	b	5b028 <fputs@plt+0x49f14>
   5ac8c:	ldr	ip, [r2, #12]
   5ac90:	cmp	r1, ip
   5ac94:	beq	5aca8 <fputs@plt+0x49b94>
   5ac98:	add	r3, r3, #1
   5ac9c:	cmp	r3, r0
   5aca0:	add	r2, r2, #16
   5aca4:	bne	5ac8c <fputs@plt+0x49b78>
   5aca8:	sxth	r3, r3
   5acac:	str	r3, [sp, #16]
   5acb0:	ldr	r1, [sp, #16]
   5acb4:	mov	r0, r4
   5acb8:	bl	5a9f0 <fputs@plt+0x498dc>
   5acbc:	ldr	r3, [sl]
   5acc0:	ldr	r2, [sl, #28]
   5acc4:	ldr	r1, [sp, #16]
   5acc8:	str	r3, [sp]
   5accc:	mov	r0, r4
   5acd0:	mov	r3, #0
   5acd4:	bl	2e554 <fputs@plt+0x1d440>
   5acd8:	cmp	r6, #0
   5acdc:	blt	5af98 <fputs@plt+0x49e84>
   5ace0:	ldr	r2, [sp, #24]
   5ace4:	ldr	r1, [r5, #12]
   5ace8:	mov	r0, r4
   5acec:	bl	3f568 <fputs@plt+0x2e454>
   5acf0:	ldr	r3, [sl, #4]
   5acf4:	lsl	r2, r6, #4
   5acf8:	add	r3, r3, r2
   5acfc:	str	r2, [sp, #28]
   5ad00:	ldrb	fp, [r3, #13]
   5ad04:	str	r0, [sp, #24]
   5ad08:	mov	r0, r5
   5ad0c:	bl	19310 <fputs@plt+0x81fc>
   5ad10:	cmp	r0, #65	; 0x41
   5ad14:	beq	5ae84 <fputs@plt+0x49d70>
   5ad18:	cmp	r0, #66	; 0x42
   5ad1c:	bne	5affc <fputs@plt+0x49ee8>
   5ad20:	sub	r3, fp, #66	; 0x42
   5ad24:	clz	r3, r3
   5ad28:	lsr	r3, r3, #5
   5ad2c:	ldr	fp, [sl, #8]
   5ad30:	cmp	fp, #0
   5ad34:	beq	5ae90 <fputs@plt+0x49d7c>
   5ad38:	cmp	r3, #0
   5ad3c:	beq	5ae90 <fputs@plt+0x49d7c>
   5ad40:	str	r9, [sp, #32]
   5ad44:	str	sl, [sp, #36]	; 0x24
   5ad48:	mov	r9, r8
   5ad4c:	ldr	sl, [sp, #24]
   5ad50:	b	5ad60 <fputs@plt+0x49c4c>
   5ad54:	ldr	fp, [fp, #20]
   5ad58:	cmp	fp, #0
   5ad5c:	beq	5ae90 <fputs@plt+0x49d7c>
   5ad60:	ldr	r2, [fp, #4]
   5ad64:	ldrsh	r2, [r2]
   5ad68:	cmp	r2, r6
   5ad6c:	bne	5ad54 <fputs@plt+0x49c40>
   5ad70:	ldr	r2, [fp, #32]
   5ad74:	ldrb	r8, [r9, #66]	; 0x42
   5ad78:	ldr	r1, [r2]
   5ad7c:	cmp	r1, #0
   5ad80:	beq	5af90 <fputs@plt+0x49e7c>
   5ad84:	mov	r2, #0
   5ad88:	mov	r0, r9
   5ad8c:	bl	25510 <fputs@plt+0x143fc>
   5ad90:	cmp	r0, #0
   5ad94:	movne	r3, #20
   5ad98:	mvnne	r2, #19
   5ad9c:	smlabbne	r8, r3, r8, r2
   5ada0:	addne	r0, r0, r8
   5ada4:	cmp	sl, r0
   5ada8:	bne	5ad54 <fputs@plt+0x49c40>
   5adac:	ldr	r3, [sp, #8]
   5adb0:	cmp	r3, #0
   5adb4:	beq	5add0 <fputs@plt+0x49cbc>
   5adb8:	ldrh	r2, [fp, #50]	; 0x32
   5adbc:	cmp	r2, #1
   5adc0:	bne	5ad54 <fputs@plt+0x49c40>
   5adc4:	ldrb	r2, [fp, #54]	; 0x36
   5adc8:	cmp	r2, #0
   5adcc:	beq	5ad54 <fputs@plt+0x49c40>
   5add0:	mov	r0, r4
   5add4:	ldr	r9, [sp, #32]
   5add8:	ldr	sl, [sp, #36]	; 0x24
   5addc:	bl	2ec48 <fputs@plt+0x1db34>
   5ade0:	ldr	r1, [sp, #16]
   5ade4:	ldr	r3, [fp, #44]	; 0x2c
   5ade8:	ldr	r2, [sp, #12]
   5adec:	str	r1, [sp]
   5adf0:	mov	r1, #54	; 0x36
   5adf4:	mov	r6, r0
   5adf8:	mov	r0, r9
   5adfc:	bl	2e760 <fputs@plt+0x1d64c>
   5ae00:	mov	r1, fp
   5ae04:	mov	r0, r4
   5ae08:	bl	3dfec <fputs@plt+0x2ced8>
   5ae0c:	ldr	r3, [fp, #28]
   5ae10:	ldr	r2, [sp, #20]
   5ae14:	ldrb	r3, [r3]
   5ae18:	cmp	r2, #0
   5ae1c:	add	r3, r3, #3
   5ae20:	beq	5ae3c <fputs@plt+0x49d28>
   5ae24:	ldr	r2, [sl, #4]
   5ae28:	ldr	r1, [sp, #28]
   5ae2c:	add	r2, r2, r1
   5ae30:	ldrb	r2, [r2, #12]
   5ae34:	cmp	r2, #0
   5ae38:	beq	5b040 <fputs@plt+0x49f2c>
   5ae3c:	ldr	r1, [r9, #32]
   5ae40:	ldr	r0, [r9]
   5ae44:	ldr	ip, [r9, #24]
   5ae48:	sub	r2, r1, #1
   5ae4c:	cmp	r6, #0
   5ae50:	str	r2, [ip, #96]	; 0x60
   5ae54:	ldrb	r0, [r0, #69]	; 0x45
   5ae58:	movlt	r6, r2
   5ae5c:	cmp	r0, #0
   5ae60:	bne	5b030 <fputs@plt+0x49f1c>
   5ae64:	add	r6, r6, r6, lsl #2
   5ae68:	ldr	r2, [r9, #4]
   5ae6c:	add	r6, r2, r6, lsl #2
   5ae70:	cmp	r3, #0
   5ae74:	str	r1, [r6, #8]
   5ae78:	beq	5ae90 <fputs@plt+0x49d7c>
   5ae7c:	mov	fp, r3
   5ae80:	b	5af5c <fputs@plt+0x49e48>
   5ae84:	ldr	fp, [sl, #8]
   5ae88:	cmp	fp, #0
   5ae8c:	bne	5ad40 <fputs@plt+0x49c2c>
   5ae90:	tst	r7, #1
   5ae94:	beq	5aea4 <fputs@plt+0x49d90>
   5ae98:	ldr	r3, [r5, #4]
   5ae9c:	ands	r3, r3, #2048	; 0x800
   5aea0:	beq	5af34 <fputs@plt+0x49e20>
   5aea4:	ldr	r3, [sp, #8]
   5aea8:	ldr	r6, [r4, #428]	; 0x1ac
   5aeac:	cmp	r3, #0
   5aeb0:	bne	5aef4 <fputs@plt+0x49de0>
   5aeb4:	ldr	r1, [sp, #20]
   5aeb8:	cmp	r1, #0
   5aebc:	beq	5af0c <fputs@plt+0x49df8>
   5aec0:	ldr	r2, [r4, #76]	; 0x4c
   5aec4:	ldr	r3, [sp, #8]
   5aec8:	mov	fp, #2
   5aecc:	add	r2, r2, #1
   5aed0:	str	r2, [r4, #76]	; 0x4c
   5aed4:	str	r2, [r1]
   5aed8:	mov	r1, r5
   5aedc:	mov	r0, r4
   5aee0:	bl	620c0 <fputs@plt+0x50fac>
   5aee4:	mov	r0, fp
   5aee8:	str	r6, [r4, #428]	; 0x1ac
   5aeec:	add	sp, sp, #44	; 0x2c
   5aef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5aef4:	ldr	r3, [r5, #12]
   5aef8:	mov	r2, #0
   5aefc:	str	r2, [r4, #428]	; 0x1ac
   5af00:	ldrsh	r3, [r3, #32]
   5af04:	cmp	r3, r2
   5af08:	blt	5af1c <fputs@plt+0x49e08>
   5af0c:	mov	r3, #0
   5af10:	mov	r2, r3
   5af14:	mov	fp, #2
   5af18:	b	5aed8 <fputs@plt+0x49dc4>
   5af1c:	ldr	r2, [r5, #4]
   5af20:	ands	r2, r2, #2048	; 0x800
   5af24:	moveq	r3, #1
   5af28:	moveq	fp, r3
   5af2c:	beq	5aed8 <fputs@plt+0x49dc4>
   5af30:	b	5af0c <fputs@plt+0x49df8>
   5af34:	ldr	r6, [r5, #12]
   5af38:	mov	r2, r3
   5af3c:	str	r3, [r5, #12]
   5af40:	mov	r1, #1
   5af44:	mov	r0, r5
   5af48:	bl	23188 <fputs@plt+0x12074>
   5af4c:	str	r6, [r5, #12]
   5af50:	cmp	r0, #0
   5af54:	bne	5af7c <fputs@plt+0x49e68>
   5af58:	mov	fp, #5
   5af5c:	ldr	r3, [sp, #12]
   5af60:	mov	r0, fp
   5af64:	str	r3, [r5, #28]
   5af68:	add	sp, sp, #44	; 0x2c
   5af6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5af70:	bl	2e7d4 <fputs@plt+0x1d6c0>
   5af74:	mov	r9, r0
   5af78:	b	5aba4 <fputs@plt+0x49a90>
   5af7c:	ldr	r3, [r5, #20]
   5af80:	ldr	r3, [r3]
   5af84:	cmp	r3, #2
   5af88:	ble	5af58 <fputs@plt+0x49e44>
   5af8c:	b	5aea4 <fputs@plt+0x49d90>
   5af90:	ldr	r0, [r9, #8]
   5af94:	b	5ad90 <fputs@plt+0x49c7c>
   5af98:	mov	r0, r4
   5af9c:	bl	2ec48 <fputs@plt+0x1db34>
   5afa0:	mov	r1, #54	; 0x36
   5afa4:	mov	r3, sl
   5afa8:	ldr	r2, [sp, #16]
   5afac:	str	r1, [sp]
   5afb0:	ldr	r1, [sp, #12]
   5afb4:	mov	r6, r0
   5afb8:	mov	r0, r4
   5afbc:	bl	3e010 <fputs@plt+0x2cefc>
   5afc0:	ldr	r2, [r9, #32]
   5afc4:	ldr	r1, [r9]
   5afc8:	ldr	r0, [r9, #24]
   5afcc:	sub	r3, r2, #1
   5afd0:	cmp	r6, #0
   5afd4:	str	r3, [r0, #96]	; 0x60
   5afd8:	ldrb	r1, [r1, #69]	; 0x45
   5afdc:	movlt	r6, r3
   5afe0:	cmp	r1, #0
   5afe4:	bne	5b018 <fputs@plt+0x49f04>
   5afe8:	add	r6, r6, r6, lsl #2
   5afec:	ldr	r3, [r9, #4]
   5aff0:	add	r6, r3, r6, lsl #2
   5aff4:	str	r2, [r6, #8]
   5aff8:	b	5af5c <fputs@plt+0x49e48>
   5affc:	cmp	fp, #66	; 0x42
   5b000:	movls	r3, #0
   5b004:	movhi	r3, #1
   5b008:	b	5ad2c <fputs@plt+0x49c18>
   5b00c:	ldr	r3, [pc, #92]	; 5b070 <fputs@plt+0x49f5c>
   5b010:	str	r3, [sp, #16]
   5b014:	b	5acb0 <fputs@plt+0x49b9c>
   5b018:	ldr	r6, [pc, #84]	; 5b074 <fputs@plt+0x49f60>
   5b01c:	add	r6, pc, r6
   5b020:	add	r6, r6, #4
   5b024:	b	5aff4 <fputs@plt+0x49ee0>
   5b028:	str	r3, [sp, #16]
   5b02c:	b	5acb0 <fputs@plt+0x49b9c>
   5b030:	ldr	r6, [pc, #64]	; 5b078 <fputs@plt+0x49f64>
   5b034:	add	r6, pc, r6
   5b038:	add	r6, r6, #4
   5b03c:	b	5ae70 <fputs@plt+0x49d5c>
   5b040:	ldr	r0, [r4, #76]	; 0x4c
   5b044:	str	r3, [sp, #16]
   5b048:	ldr	r3, [sp, #20]
   5b04c:	add	r0, r0, #1
   5b050:	str	r0, [r4, #76]	; 0x4c
   5b054:	mov	r2, r0
   5b058:	str	r0, [r3]
   5b05c:	ldr	r1, [sp, #12]
   5b060:	mov	r0, r9
   5b064:	bl	2ece0 <fputs@plt+0x1dbcc>
   5b068:	ldr	r3, [sp, #16]
   5b06c:	b	5ae3c <fputs@plt+0x49d28>
   5b070:			; <UNDEFINED> instruction: 0xffffbdc0
   5b074:	andeq	r3, r5, ip, lsr #16
   5b078:	andeq	r3, r5, r4, lsl r8
   5b07c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b080:	mov	r7, r1
   5b084:	ldr	r8, [r1]
   5b088:	sub	sp, sp, #12
   5b08c:	mov	r4, r2
   5b090:	ldrb	r1, [r8]
   5b094:	ldr	r5, [sp, #48]	; 0x30
   5b098:	cmp	r1, #73	; 0x49
   5b09c:	cmpne	r1, #79	; 0x4f
   5b0a0:	moveq	r2, #1
   5b0a4:	movne	r2, #0
   5b0a8:	beq	5b228 <fputs@plt+0x4a114>
   5b0ac:	cmp	r1, #76	; 0x4c
   5b0b0:	mov	fp, r0
   5b0b4:	ldr	r6, [r0, #8]
   5b0b8:	beq	5b248 <fputs@plt+0x4a134>
   5b0bc:	ldr	r9, [r4, #64]	; 0x40
   5b0c0:	ldr	r2, [r9, #36]	; 0x24
   5b0c4:	tst	r2, #1024	; 0x400
   5b0c8:	beq	5b1f0 <fputs@plt+0x4a0dc>
   5b0cc:	mov	r1, r8
   5b0d0:	mov	r3, #0
   5b0d4:	mov	r2, #4
   5b0d8:	mov	r0, fp
   5b0dc:	bl	5ab70 <fputs@plt+0x49a5c>
   5b0e0:	mov	r3, #0
   5b0e4:	ldr	r8, [r8, #28]
   5b0e8:	str	r3, [sp]
   5b0ec:	mov	r2, r8
   5b0f0:	cmp	r0, #4
   5b0f4:	clzeq	r5, r5
   5b0f8:	lsreq	r5, r5, #5
   5b0fc:	cmp	r5, r3
   5b100:	moveq	r1, #108	; 0x6c
   5b104:	movne	r1, #105	; 0x69
   5b108:	mov	sl, r0
   5b10c:	mov	r0, r6
   5b110:	bl	2e760 <fputs@plt+0x1d64c>
   5b114:	ldr	r3, [r9, #36]	; 0x24
   5b118:	orr	r3, r3, #2048	; 0x800
   5b11c:	str	r3, [r9, #36]	; 0x24
   5b120:	ldr	r3, [r4, #56]	; 0x38
   5b124:	cmp	r3, #0
   5b128:	beq	5b214 <fputs@plt+0x4a100>
   5b12c:	add	r3, r3, #1
   5b130:	str	r3, [r4, #56]	; 0x38
   5b134:	add	r2, r3, r3, lsl #1
   5b138:	mov	r9, #0
   5b13c:	lsl	r2, r2, #2
   5b140:	ldr	r0, [fp]
   5b144:	mov	r3, r9
   5b148:	ldr	r1, [r4, #60]	; 0x3c
   5b14c:	bl	2c7bc <fputs@plt+0x1b6a8>
   5b150:	cmp	r0, r9
   5b154:	str	r0, [r4, #60]	; 0x3c
   5b158:	beq	5b23c <fputs@plt+0x4a128>
   5b15c:	ldr	r3, [r4, #56]	; 0x38
   5b160:	cmp	sl, #1
   5b164:	moveq	r2, r8
   5b168:	add	r3, r3, r3, lsl #1
   5b16c:	moveq	r1, #103	; 0x67
   5b170:	lsl	r3, r3, #2
   5b174:	sub	r3, r3, #12
   5b178:	add	sl, r0, r3
   5b17c:	str	r8, [r0, r3]
   5b180:	ldrne	r3, [sp, #52]	; 0x34
   5b184:	ldreq	r3, [sp, #52]	; 0x34
   5b188:	strne	r3, [sp]
   5b18c:	movne	r2, r8
   5b190:	movne	r3, r9
   5b194:	movne	r1, #47	; 0x2f
   5b198:	streq	r9, [sp]
   5b19c:	mov	r0, r6
   5b1a0:	bl	2e760 <fputs@plt+0x1d64c>
   5b1a4:	cmp	r5, #0
   5b1a8:	moveq	r5, #5
   5b1ac:	movne	r5, #4
   5b1b0:	mov	r3, #0
   5b1b4:	strb	r5, [sl, #8]
   5b1b8:	ldr	r2, [sp, #52]	; 0x34
   5b1bc:	mov	r1, #76	; 0x4c
   5b1c0:	str	r0, [sl, #4]
   5b1c4:	mov	r0, r6
   5b1c8:	str	r3, [sp]
   5b1cc:	bl	2e760 <fputs@plt+0x1d64c>
   5b1d0:	ldr	r5, [sp, #52]	; 0x34
   5b1d4:	mov	r0, r4
   5b1d8:	mov	r2, r7
   5b1dc:	add	r1, r4, #72	; 0x48
   5b1e0:	bl	20558 <fputs@plt+0xf444>
   5b1e4:	mov	r0, r5
   5b1e8:	add	sp, sp, #12
   5b1ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b1f0:	ldr	r2, [r9, #28]
   5b1f4:	cmp	r2, #0
   5b1f8:	beq	5b0cc <fputs@plt+0x49fb8>
   5b1fc:	ldr	r2, [r2, #28]
   5b200:	ldrb	r3, [r2, r3]
   5b204:	cmp	r3, #0
   5b208:	clzne	r5, r5
   5b20c:	lsrne	r5, r5, #5
   5b210:	b	5b0cc <fputs@plt+0x49fb8>
   5b214:	ldr	r0, [r6, #24]
   5b218:	bl	2e640 <fputs@plt+0x1d52c>
   5b21c:	ldr	r3, [r4, #56]	; 0x38
   5b220:	str	r0, [r4, #16]
   5b224:	b	5b12c <fputs@plt+0x4a018>
   5b228:	ldr	r1, [r8, #16]
   5b22c:	ldr	r2, [sp, #52]	; 0x34
   5b230:	bl	626f8 <fputs@plt+0x515e4>
   5b234:	mov	r5, r0
   5b238:	b	5b1d4 <fputs@plt+0x4a0c0>
   5b23c:	ldr	r5, [sp, #52]	; 0x34
   5b240:	str	r0, [r4, #56]	; 0x38
   5b244:	b	5b1d4 <fputs@plt+0x4a0c0>
   5b248:	str	r2, [sp]
   5b24c:	mov	r0, r6
   5b250:	ldr	r3, [sp, #52]	; 0x34
   5b254:	mov	r1, #25
   5b258:	bl	2e760 <fputs@plt+0x1d64c>
   5b25c:	ldr	r5, [sp, #52]	; 0x34
   5b260:	b	5b1d4 <fputs@plt+0x4a0c0>
   5b264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b268:	sub	sp, sp, #156	; 0x9c
   5b26c:	mov	sl, r0
   5b270:	lsl	r0, r1, #2
   5b274:	str	r1, [sp, #16]
   5b278:	add	r1, r0, r1
   5b27c:	strd	r2, [sp, #48]	; 0x30
   5b280:	add	r1, sl, r1, lsl #4
   5b284:	ldr	r8, [sl, #4]
   5b288:	ldrb	r6, [r1, #780]	; 0x30c
   5b28c:	str	r0, [sp, #20]
   5b290:	mov	r0, sl
   5b294:	ldr	r5, [r1, #800]	; 0x320
   5b298:	lsl	r7, r6, #3
   5b29c:	add	r3, r7, r6
   5b2a0:	ldr	fp, [r0], #328	; 0x148
   5b2a4:	add	r3, r8, r3, lsl #3
   5b2a8:	str	r0, [sp, #68]	; 0x44
   5b2ac:	ldr	r3, [r3, #52]	; 0x34
   5b2b0:	ldr	r0, [sl, #68]	; 0x44
   5b2b4:	mov	r2, r3
   5b2b8:	str	r3, [sp, #28]
   5b2bc:	ldr	r3, [fp, #8]
   5b2c0:	cmp	r0, #0
   5b2c4:	str	r3, [sp, #24]
   5b2c8:	ldr	r3, [fp]
   5b2cc:	str	r3, [sp, #64]	; 0x40
   5b2d0:	ble	5b308 <fputs@plt+0x4a1f4>
   5b2d4:	ldr	r3, [sl, #72]	; 0x48
   5b2d8:	cmp	r2, r3
   5b2dc:	beq	5c6d4 <fputs@plt+0x4b5c0>
   5b2e0:	add	r2, sl, #72	; 0x48
   5b2e4:	mov	r3, #0
   5b2e8:	ldr	ip, [sp, #28]
   5b2ec:	b	5b2fc <fputs@plt+0x4a1e8>
   5b2f0:	ldr	r1, [r2, #4]!
   5b2f4:	cmp	ip, r1
   5b2f8:	beq	5b870 <fputs@plt+0x4a75c>
   5b2fc:	add	r3, r3, #1
   5b300:	cmp	r3, r0
   5b304:	bne	5b2f0 <fputs@plt+0x4a1dc>
   5b308:	mvn	r0, #0
   5b30c:	mvn	r1, #0
   5b310:	ldr	r2, [sp, #16]
   5b314:	ldr	r3, [sp, #20]
   5b318:	ldr	lr, [r5, #36]	; 0x24
   5b31c:	add	r3, r3, r2
   5b320:	ldr	r4, [sp, #24]
   5b324:	add	ip, sl, r3, lsl #4
   5b328:	ldrd	r2, [sp, #48]	; 0x30
   5b32c:	and	r2, r2, r0
   5b330:	and	r3, r3, r1
   5b334:	mov	r1, r3
   5b338:	mov	r0, r2
   5b33c:	add	r3, ip, #808	; 0x328
   5b340:	ands	r2, lr, #64	; 0x40
   5b344:	strd	r0, [r3]
   5b348:	ldr	r3, [sl, #24]
   5b34c:	ldr	r0, [r4, #24]
   5b350:	str	r3, [sp, #32]
   5b354:	ldr	r3, [sl, #28]
   5b358:	streq	r2, [sp, #40]	; 0x28
   5b35c:	str	r3, [sp, #36]	; 0x24
   5b360:	ldrhne	r3, [sl, #36]	; 0x24
   5b364:	lsrne	r3, r3, #5
   5b368:	eorne	r3, r3, #1
   5b36c:	andne	r3, r3, #1
   5b370:	strne	r3, [sp, #40]	; 0x28
   5b374:	bl	2e640 <fputs@plt+0x1d52c>
   5b378:	ldr	r3, [sp, #20]
   5b37c:	ldr	r2, [sp, #16]
   5b380:	add	r3, r3, r2
   5b384:	mov	r9, r0
   5b388:	ldr	r0, [r4, #24]
   5b38c:	add	r4, sl, r3, lsl #4
   5b390:	str	r9, [r4, #752]	; 0x2f0
   5b394:	str	r9, [r4, #748]	; 0x2ec
   5b398:	bl	2e640 <fputs@plt+0x1d52c>
   5b39c:	ldrb	r3, [r4, #780]	; 0x30c
   5b3a0:	cmp	r3, #0
   5b3a4:	str	r0, [sp, #56]	; 0x38
   5b3a8:	str	r0, [r4, #760]	; 0x2f8
   5b3ac:	beq	5b3c4 <fputs@plt+0x4a2b0>
   5b3b0:	add	r3, r7, r6
   5b3b4:	add	r3, r8, r3, lsl #3
   5b3b8:	ldrb	r3, [r3, #44]	; 0x2c
   5b3bc:	tst	r3, #8
   5b3c0:	bne	5bbdc <fputs@plt+0x4aac8>
   5b3c4:	add	r3, r7, r6
   5b3c8:	add	r3, r8, r3, lsl #3
   5b3cc:	ldrb	r0, [r3, #45]	; 0x2d
   5b3d0:	tst	r0, #16
   5b3d4:	bne	5b894 <fputs@plt+0x4a780>
   5b3d8:	ldr	r1, [sp, #16]
   5b3dc:	ldr	r3, [sp, #32]
   5b3e0:	ldr	ip, [sp, #36]	; 0x24
   5b3e4:	rsb	r2, r1, #32
   5b3e8:	lsr	r4, r3, r1
   5b3ec:	orr	r4, r4, ip, lsl r2
   5b3f0:	ldr	r2, [sp, #20]
   5b3f4:	sub	r3, r1, #32
   5b3f8:	add	r2, r2, r1
   5b3fc:	orr	r4, r4, ip, lsr r3
   5b400:	ldr	r1, [r5, #36]	; 0x24
   5b404:	add	r2, sl, r2, lsl #4
   5b408:	and	ip, r4, #1
   5b40c:	add	r2, r2, #736	; 0x2e0
   5b410:	ands	r3, r1, #1024	; 0x400
   5b414:	str	ip, [sp, #36]	; 0x24
   5b418:	str	r2, [sp, #32]
   5b41c:	beq	5b760 <fputs@plt+0x4a64c>
   5b420:	ldrh	r4, [r5, #40]	; 0x28
   5b424:	ldr	r3, [fp, #108]	; 0x6c
   5b428:	ldr	r2, [fp, #60]	; 0x3c
   5b42c:	add	r1, r4, #2
   5b430:	add	r3, r3, #1
   5b434:	cmp	r2, r1
   5b438:	str	r1, [sp, #72]	; 0x48
   5b43c:	str	r3, [fp, #108]	; 0x6c
   5b440:	bge	5bbc0 <fputs@plt+0x4aaac>
   5b444:	ldr	r3, [fp, #76]	; 0x4c
   5b448:	add	r2, r3, #1
   5b44c:	str	r2, [sp, #40]	; 0x28
   5b450:	ldr	r2, [sp, #72]	; 0x48
   5b454:	add	r3, r3, r2
   5b458:	str	r3, [fp, #76]	; 0x4c
   5b45c:	ldr	r3, [sp, #20]
   5b460:	ldr	r2, [sp, #16]
   5b464:	cmp	r4, #0
   5b468:	add	r7, r3, r2
   5b46c:	add	r7, sl, r7, lsl #4
   5b470:	ldr	r9, [r7, #748]	; 0x2ec
   5b474:	beq	5b4f8 <fputs@plt+0x4a3e4>
   5b478:	ldr	r3, [sp, #40]	; 0x28
   5b47c:	str	sl, [sp, #44]	; 0x2c
   5b480:	mov	r6, #0
   5b484:	add	r8, r3, #2
   5b488:	ldr	sl, [sp, #36]	; 0x24
   5b48c:	b	5b4b8 <fputs@plt+0x4a3a4>
   5b490:	str	r2, [sp, #4]
   5b494:	str	sl, [sp]
   5b498:	mov	r3, r6
   5b49c:	ldr	r2, [sp, #32]
   5b4a0:	mov	r0, fp
   5b4a4:	bl	5b07c <fputs@plt+0x49f68>
   5b4a8:	ldr	r9, [r7, #752]	; 0x2f0
   5b4ac:	add	r6, r6, #1
   5b4b0:	cmp	r4, r6
   5b4b4:	beq	5b4f4 <fputs@plt+0x4a3e0>
   5b4b8:	ldr	r3, [r5, #48]	; 0x30
   5b4bc:	add	r2, r8, r6
   5b4c0:	ldr	r1, [r3, r6, lsl #2]
   5b4c4:	cmp	r1, #0
   5b4c8:	beq	5b4ac <fputs@plt+0x4a398>
   5b4cc:	ldrh	r3, [r1, #18]
   5b4d0:	tst	r3, #1
   5b4d4:	bne	5b490 <fputs@plt+0x4a37c>
   5b4d8:	ldr	r3, [r1]
   5b4dc:	mov	r0, fp
   5b4e0:	add	r6, r6, #1
   5b4e4:	ldr	r1, [r3, #16]
   5b4e8:	bl	63848 <fputs@plt+0x52734>
   5b4ec:	cmp	r4, r6
   5b4f0:	bne	5b4b8 <fputs@plt+0x4a3a4>
   5b4f4:	ldr	sl, [sp, #44]	; 0x2c
   5b4f8:	ldr	r8, [sp, #40]	; 0x28
   5b4fc:	ldr	r6, [sp, #24]
   5b500:	mov	r7, #0
   5b504:	mov	r3, r8
   5b508:	ldr	r2, [r5, #24]
   5b50c:	mov	r1, #22
   5b510:	mov	r0, r6
   5b514:	str	r7, [sp]
   5b518:	bl	2e760 <fputs@plt+0x1d64c>
   5b51c:	add	r3, r8, #1
   5b520:	mov	r2, r4
   5b524:	mov	r1, #22
   5b528:	mov	r0, r6
   5b52c:	str	r7, [sp]
   5b530:	str	r8, [sp, #40]	; 0x28
   5b534:	str	r6, [sp, #24]
   5b538:	bl	2e760 <fputs@plt+0x1d64c>
   5b53c:	ldrb	r2, [r5, #28]
   5b540:	mov	r3, r9
   5b544:	ldr	r9, [sp, #24]
   5b548:	cmp	r2, r7
   5b54c:	ldr	r2, [sp, #40]	; 0x28
   5b550:	ldr	r6, [r5, #32]
   5b554:	mov	r1, #11
   5b558:	str	r2, [sp]
   5b55c:	mov	r0, r9
   5b560:	ldr	r2, [sp, #28]
   5b564:	mvneq	r8, #1
   5b568:	mvnne	r8, #10
   5b56c:	bl	2e760 <fputs@plt+0x1d64c>
   5b570:	mov	r3, r8
   5b574:	mov	r2, r6
   5b578:	sub	r4, r4, #1
   5b57c:	mov	r1, r0
   5b580:	mov	r0, r9
   5b584:	bl	24588 <fputs@plt+0x13474>
   5b588:	ldr	r2, [sp, #20]
   5b58c:	ldr	r1, [sp, #16]
   5b590:	strb	r7, [r5, #28]
   5b594:	add	r3, r2, r1
   5b598:	add	r2, sl, r3, lsl #4
   5b59c:	ldr	r3, [sp, #28]
   5b5a0:	ldr	r1, [r2, #792]	; 0x318
   5b5a4:	str	r3, [r2, #784]	; 0x310
   5b5a8:	ldrb	r3, [sl, #40]	; 0x28
   5b5ac:	str	r1, [sp, #44]	; 0x2c
   5b5b0:	cmp	r3, r7
   5b5b4:	moveq	r3, #154	; 0x9a
   5b5b8:	movne	r3, #160	; 0xa0
   5b5bc:	strb	r3, [r2, #781]	; 0x30d
   5b5c0:	ldr	r3, [r9, #32]
   5b5c4:	cmn	r4, #1
   5b5c8:	str	r3, [r2, #788]	; 0x314
   5b5cc:	beq	5b728 <fputs@plt+0x4a614>
   5b5d0:	ldr	r3, [pc, #3388]	; 5c314 <fputs@plt+0x4b200>
   5b5d4:	str	fp, [sp, #36]	; 0x24
   5b5d8:	str	sl, [sp, #80]	; 0x50
   5b5dc:	ldr	fp, [sp, #24]
   5b5e0:	ldr	sl, [sp, #64]	; 0x40
   5b5e4:	add	r3, pc, r3
   5b5e8:	lsl	r6, r4, #2
   5b5ec:	add	r3, r3, #4
   5b5f0:	str	r2, [sp, #60]	; 0x3c
   5b5f4:	str	r3, [sp, #76]	; 0x4c
   5b5f8:	ldr	r3, [r5, #48]	; 0x30
   5b5fc:	cmp	r4, #15
   5b600:	ldr	r8, [r3, r6]
   5b604:	ble	5d5a4 <fputs@plt+0x4c490>
   5b608:	ldrh	r3, [r8, #18]
   5b60c:	tst	r3, #1
   5b610:	beq	5b710 <fputs@plt+0x4a5fc>
   5b614:	ldrb	r3, [sl, #69]	; 0x45
   5b618:	cmp	r3, #0
   5b61c:	bne	5b684 <fputs@plt+0x4a570>
   5b620:	ldr	r3, [sp, #44]	; 0x2c
   5b624:	sub	r3, r3, #1
   5b628:	mov	r2, r3
   5b62c:	str	r3, [sp, #44]	; 0x2c
   5b630:	ldr	r3, [sp, #60]	; 0x3c
   5b634:	add	r2, r2, r2, lsl #1
   5b638:	ldr	r3, [r3, #796]	; 0x31c
   5b63c:	add	r3, r3, r2, lsl #2
   5b640:	ldr	r0, [r3, #4]
   5b644:	ldr	r3, [fp]
   5b648:	cmp	r0, #0
   5b64c:	ldrb	r3, [r3, #69]	; 0x45
   5b650:	ldrlt	r0, [fp, #32]
   5b654:	sublt	r0, r0, #1
   5b658:	cmp	r3, #0
   5b65c:	addeq	r3, r0, r0, lsl #2
   5b660:	ldreq	r0, [fp, #4]
   5b664:	ldrne	r0, [sp, #76]	; 0x4c
   5b668:	addeq	r0, r0, r3, lsl #2
   5b66c:	ldrb	r1, [r0]
   5b670:	ldmib	r0, {r2, r3}
   5b674:	ldr	r0, [r0, #12]
   5b678:	str	r0, [sp]
   5b67c:	mov	r0, fp
   5b680:	bl	2e760 <fputs@plt+0x1d64c>
   5b684:	mov	r3, #0
   5b688:	str	r7, [sp]
   5b68c:	mov	r2, r3
   5b690:	mov	r1, #79	; 0x4f
   5b694:	ldr	r0, [sp, #36]	; 0x24
   5b698:	bl	3bf0c <fputs@plt+0x2adf8>
   5b69c:	subs	r9, r0, #0
   5b6a0:	beq	5b710 <fputs@plt+0x4a5fc>
   5b6a4:	ldr	r1, [r8]
   5b6a8:	mov	r3, r7
   5b6ac:	add	r2, sp, #144	; 0x90
   5b6b0:	ldr	r0, [r1, #12]
   5b6b4:	mov	r1, #157	; 0x9d
   5b6b8:	str	r0, [r9, #12]
   5b6bc:	mov	r0, sl
   5b6c0:	str	r7, [sp, #144]	; 0x90
   5b6c4:	str	r7, [sp, #148]	; 0x94
   5b6c8:	bl	247e0 <fputs@plt+0x136cc>
   5b6cc:	cmp	r0, #0
   5b6d0:	str	r0, [r9, #16]
   5b6d4:	beq	5b700 <fputs@plt+0x4a5ec>
   5b6d8:	ldr	r3, [sp, #40]	; 0x28
   5b6dc:	ldr	r2, [sp, #60]	; 0x3c
   5b6e0:	add	r3, r3, #2
   5b6e4:	add	r3, r3, r4
   5b6e8:	str	r3, [r0, #28]
   5b6ec:	ldr	r2, [r2, #760]	; 0x2f8
   5b6f0:	mov	r3, r7
   5b6f4:	mov	r1, r9
   5b6f8:	ldr	r0, [sp, #36]	; 0x24
   5b6fc:	bl	649dc <fputs@plt+0x538c8>
   5b700:	str	r7, [r9, #12]
   5b704:	mov	r1, r9
   5b708:	mov	r0, sl
   5b70c:	bl	23a00 <fputs@plt+0x128ec>
   5b710:	sub	r4, r4, #1
   5b714:	cmn	r4, #1
   5b718:	sub	r6, r6, #4
   5b71c:	bne	5b5f8 <fputs@plt+0x4a4e4>
   5b720:	ldr	fp, [sp, #36]	; 0x24
   5b724:	ldr	sl, [sp, #80]	; 0x50
   5b728:	ldr	r4, [sp, #72]	; 0x48
   5b72c:	ldr	r1, [sp, #40]	; 0x28
   5b730:	mov	r2, r4
   5b734:	mov	r0, fp
   5b738:	bl	22234 <fputs@plt+0x11120>
   5b73c:	ldr	r3, [fp, #60]	; 0x3c
   5b740:	cmp	r4, r3
   5b744:	ldrgt	r3, [sp, #72]	; 0x48
   5b748:	strgt	r3, [fp, #60]	; 0x3c
   5b74c:	ldrgt	r3, [sp, #40]	; 0x28
   5b750:	strgt	r3, [fp, #64]	; 0x40
   5b754:	mov	r0, fp
   5b758:	bl	1ff24 <fputs@plt+0xee10>
   5b75c:	b	5b8f0 <fputs@plt+0x4a7dc>
   5b760:	tst	r1, #256	; 0x100
   5b764:	beq	5b830 <fputs@plt+0x4a71c>
   5b768:	tst	r1, #5
   5b76c:	beq	5b830 <fputs@plt+0x4a71c>
   5b770:	ldr	r2, [r5, #48]	; 0x30
   5b774:	ldr	r4, [fp, #76]	; 0x4c
   5b778:	ldr	r0, [sp, #36]	; 0x24
   5b77c:	add	r4, r4, #1
   5b780:	ldr	r1, [r2]
   5b784:	str	r4, [fp, #76]	; 0x4c
   5b788:	ldr	r2, [sp, #32]
   5b78c:	str	r0, [sp]
   5b790:	str	r4, [sp, #4]
   5b794:	mov	r0, fp
   5b798:	bl	5b07c <fputs@plt+0x49f68>
   5b79c:	cmp	r4, r0
   5b7a0:	cmpne	r4, #0
   5b7a4:	mov	r5, r0
   5b7a8:	bne	5c27c <fputs@plt+0x4b168>
   5b7ac:	ldr	r2, [sp, #16]
   5b7b0:	ldr	r3, [sp, #20]
   5b7b4:	ldr	r6, [sp, #24]
   5b7b8:	add	r3, r3, r2
   5b7bc:	mov	r0, #0
   5b7c0:	add	r3, sl, r3, lsl #4
   5b7c4:	mov	r2, r5
   5b7c8:	ldr	r4, [r3, #752]	; 0x2f0
   5b7cc:	mov	r1, #38	; 0x26
   5b7d0:	mov	r3, r4
   5b7d4:	str	r0, [sp]
   5b7d8:	mov	r0, r6
   5b7dc:	bl	2e760 <fputs@plt+0x1d64c>
   5b7e0:	mov	r3, r4
   5b7e4:	ldr	r2, [sp, #28]
   5b7e8:	mov	r1, #70	; 0x46
   5b7ec:	str	r5, [sp]
   5b7f0:	mov	r0, r6
   5b7f4:	bl	2e760 <fputs@plt+0x1d64c>
   5b7f8:	mov	r2, #1
   5b7fc:	mov	r1, r5
   5b800:	mov	r0, fp
   5b804:	bl	22234 <fputs@plt+0x11120>
   5b808:	ldr	r3, [fp]
   5b80c:	ldrh	r3, [r3, #64]	; 0x40
   5b810:	tst	r3, #2
   5b814:	bne	5b854 <fputs@plt+0x4a740>
   5b818:	mov	r3, r5
   5b81c:	mvn	r2, #0
   5b820:	ldr	r1, [sp, #28]
   5b824:	mov	r0, fp
   5b828:	bl	1ffa0 <fputs@plt+0xee8c>
   5b82c:	b	5b854 <fputs@plt+0x4a740>
   5b830:	ldr	r3, [pc, #2784]	; 5c318 <fputs@plt+0x4b204>
   5b834:	bics	r3, r3, r1
   5b838:	beq	5bd18 <fputs@plt+0x4ac04>
   5b83c:	ands	r4, r1, #512	; 0x200
   5b840:	bne	5bc0c <fputs@plt+0x4aaf8>
   5b844:	tst	r1, #8192	; 0x2000
   5b848:	bne	5c724 <fputs@plt+0x4b610>
   5b84c:	ands	r0, r0, #32
   5b850:	beq	5d044 <fputs@plt+0x4bf30>
   5b854:	ldr	r2, [sp, #16]
   5b858:	ldr	r3, [sp, #20]
   5b85c:	add	r3, r3, r2
   5b860:	mvn	r2, #95	; 0x5f
   5b864:	add	r3, sl, r3, lsl #4
   5b868:	strb	r2, [r3, #781]	; 0x30d
   5b86c:	b	5b8f0 <fputs@plt+0x4a7dc>
   5b870:	mov	r2, #1
   5b874:	sub	ip, r3, #32
   5b878:	lsl	r0, r2, r3
   5b87c:	lsl	r1, r2, ip
   5b880:	rsb	ip, r3, #32
   5b884:	mvn	r0, r0
   5b888:	orr	r1, r1, r2, lsr ip
   5b88c:	mvn	r1, r1
   5b890:	b	5b310 <fputs@plt+0x4a1fc>
   5b894:	ldr	r4, [r3, #36]	; 0x24
   5b898:	ldr	r5, [sp, #24]
   5b89c:	ldr	r3, [r3, #32]
   5b8a0:	mov	r2, r4
   5b8a4:	str	r3, [sp]
   5b8a8:	mov	r1, #16
   5b8ac:	mov	r3, #0
   5b8b0:	mov	r0, r5
   5b8b4:	bl	2e760 <fputs@plt+0x1d64c>
   5b8b8:	mov	r1, #0
   5b8bc:	mov	r2, r4
   5b8c0:	mov	r3, r9
   5b8c4:	str	r1, [sp]
   5b8c8:	mov	r0, r5
   5b8cc:	mov	r1, #18
   5b8d0:	bl	2e760 <fputs@plt+0x1d64c>
   5b8d4:	ldr	r2, [sp, #16]
   5b8d8:	ldr	r3, [sp, #20]
   5b8dc:	add	r3, r3, r2
   5b8e0:	mov	r2, #13
   5b8e4:	add	r3, sl, r3, lsl #4
   5b8e8:	strb	r2, [r3, #781]	; 0x30d
   5b8ec:	str	r0, [r3, #788]	; 0x314
   5b8f0:	ldr	r3, [sp, #20]
   5b8f4:	ldr	r2, [sp, #16]
   5b8f8:	ldr	r5, [sl, #340]	; 0x154
   5b8fc:	add	r3, r3, r2
   5b900:	cmp	r5, #0
   5b904:	addle	r3, sl, r3, lsl #4
   5b908:	ldr	r4, [sl, #348]	; 0x15c
   5b90c:	ldrle	lr, [r3, #736]	; 0x2e0
   5b910:	ble	5ba7c <fputs@plt+0x4a968>
   5b914:	ldr	r8, [pc, #2560]	; 5c31c <fputs@plt+0x4b208>
   5b918:	add	r3, sl, r3, lsl #4
   5b91c:	str	fp, [sp, #32]
   5b920:	ldr	fp, [sp, #24]
   5b924:	add	r8, pc, r8
   5b928:	add	r4, r4, #48	; 0x30
   5b92c:	mov	r7, r3
   5b930:	ldr	lr, [r3, #736]	; 0x2e0
   5b934:	add	r6, r3, #808	; 0x328
   5b938:	add	r3, r8, #4
   5b93c:	str	r3, [sp, #36]	; 0x24
   5b940:	ldrh	ip, [r4, #-28]	; 0xffffffe4
   5b944:	tst	ip, #6
   5b948:	bne	5ba08 <fputs@plt+0x4a8f4>
   5b94c:	ldrd	r0, [r4, #-8]
   5b950:	ldrd	r2, [r6]
   5b954:	and	r3, r3, r1
   5b958:	and	r2, r2, r0
   5b95c:	orrs	r3, r2, r3
   5b960:	movne	r3, #1
   5b964:	strbne	r3, [sl, #41]	; 0x29
   5b968:	bne	5ba08 <fputs@plt+0x4a8f4>
   5b96c:	cmp	lr, #0
   5b970:	ldr	r8, [r4, #-48]	; 0xffffffd0
   5b974:	beq	5b984 <fputs@plt+0x4a870>
   5b978:	ldr	r3, [r8, #4]
   5b97c:	tst	r3, #1
   5b980:	beq	5ba08 <fputs@plt+0x4a8f4>
   5b984:	tst	ip, #512	; 0x200
   5b988:	beq	5bba8 <fputs@plt+0x4aa94>
   5b98c:	mov	r3, #0
   5b990:	ldr	r2, [r7, #772]	; 0x304
   5b994:	mov	r1, #46	; 0x2e
   5b998:	str	r3, [sp]
   5b99c:	mov	r0, fp
   5b9a0:	bl	2e760 <fputs@plt+0x1d64c>
   5b9a4:	mov	r1, r8
   5b9a8:	mov	r3, #16
   5b9ac:	ldr	r2, [sp, #56]	; 0x38
   5b9b0:	mov	r9, r0
   5b9b4:	ldr	r0, [sp, #32]
   5b9b8:	bl	649dc <fputs@plt+0x538c8>
   5b9bc:	cmp	r9, #0
   5b9c0:	beq	5b9f8 <fputs@plt+0x4a8e4>
   5b9c4:	ldr	r3, [fp, #32]
   5b9c8:	ldr	r1, [fp, #24]
   5b9cc:	sub	r2, r3, #1
   5b9d0:	movlt	r9, r2
   5b9d4:	str	r2, [r1, #96]	; 0x60
   5b9d8:	ldr	r2, [fp]
   5b9dc:	ldrb	r2, [r2, #69]	; 0x45
   5b9e0:	cmp	r2, #0
   5b9e4:	addeq	r9, r9, r9, lsl #2
   5b9e8:	ldreq	r2, [fp, #4]
   5b9ec:	ldrne	r9, [sp, #36]	; 0x24
   5b9f0:	addeq	r9, r2, r9, lsl #2
   5b9f4:	str	r3, [r9, #8]
   5b9f8:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5b9fc:	ldr	lr, [r7, #736]	; 0x2e0
   5ba00:	orr	r3, r3, #4
   5ba04:	strh	r3, [r4, #-28]	; 0xffffffe4
   5ba08:	subs	r5, r5, #1
   5ba0c:	add	r4, r4, #48	; 0x30
   5ba10:	bne	5b940 <fputs@plt+0x4a82c>
   5ba14:	ldr	r5, [sl, #340]	; 0x154
   5ba18:	ldr	fp, [sp, #32]
   5ba1c:	cmp	r5, #0
   5ba20:	ldr	r4, [sl, #348]	; 0x15c
   5ba24:	ble	5ba7c <fputs@plt+0x4a968>
   5ba28:	ldr	r3, [sp, #20]
   5ba2c:	ldr	r2, [sp, #16]
   5ba30:	ldr	r9, [sp, #28]
   5ba34:	add	r6, r3, r2
   5ba38:	add	r4, r4, #48	; 0x30
   5ba3c:	add	r6, sl, r6, lsl #4
   5ba40:	mov	r7, #131	; 0x83
   5ba44:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5ba48:	tst	r3, #6
   5ba4c:	bne	5ba70 <fputs@plt+0x4a95c>
   5ba50:	ldrh	r3, [r4, #-30]	; 0xffffffe2
   5ba54:	tst	r3, #130	; 0x82
   5ba58:	beq	5ba70 <fputs@plt+0x4a95c>
   5ba5c:	tst	r3, #2048	; 0x800
   5ba60:	beq	5ba70 <fputs@plt+0x4a95c>
   5ba64:	ldr	r3, [r4, #-40]	; 0xffffffd8
   5ba68:	cmp	r9, r3
   5ba6c:	beq	5baa4 <fputs@plt+0x4a990>
   5ba70:	subs	r5, r5, #1
   5ba74:	add	r4, r4, #48	; 0x30
   5ba78:	bne	5ba44 <fputs@plt+0x4a930>
   5ba7c:	cmp	lr, #0
   5ba80:	ldr	r3, [sp, #20]
   5ba84:	ldr	r2, [sp, #16]
   5ba88:	bne	5baf0 <fputs@plt+0x4a9dc>
   5ba8c:	add	r3, r3, r2
   5ba90:	add	r3, sl, r3, lsl #4
   5ba94:	add	r3, r3, #808	; 0x328
   5ba98:	ldrd	r0, [r3]
   5ba9c:	add	sp, sp, #156	; 0x9c
   5baa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5baa4:	cmp	lr, #0
   5baa8:	bne	5ba70 <fputs@plt+0x4a95c>
   5baac:	ldrd	r0, [sp, #48]	; 0x30
   5bab0:	ldr	r3, [r4, #-48]	; 0xffffffd0
   5bab4:	ldr	r2, [r4, #-36]	; 0xffffffdc
   5bab8:	strd	r0, [sp]
   5babc:	str	lr, [sp, #12]
   5bac0:	mov	r1, r9
   5bac4:	str	r7, [sp, #8]
   5bac8:	ldr	r0, [sp, #68]	; 0x44
   5bacc:	mov	r8, r3
   5bad0:	bl	3faa8 <fputs@plt+0x2e994>
   5bad4:	subs	r1, r0, #0
   5bad8:	beq	5bae8 <fputs@plt+0x4a9d4>
   5badc:	ldrh	r3, [r1, #20]
   5bae0:	tst	r3, #4
   5bae4:	beq	5cfd0 <fputs@plt+0x4bebc>
   5bae8:	ldr	lr, [r6, #736]	; 0x2e0
   5baec:	b	5ba70 <fputs@plt+0x4a95c>
   5baf0:	ldr	r0, [sp, #24]
   5baf4:	add	r6, r3, r2
   5baf8:	mov	r5, #0
   5bafc:	ldr	r2, [r0, #32]
   5bb00:	add	r6, sl, r6, lsl #4
   5bb04:	mov	r1, #22
   5bb08:	ldr	r3, [r6, #736]	; 0x2e0
   5bb0c:	str	r2, [r6, #764]	; 0x2fc
   5bb10:	mov	r2, #1
   5bb14:	str	r5, [sp]
   5bb18:	bl	2e760 <fputs@plt+0x1d64c>
   5bb1c:	mov	r0, fp
   5bb20:	bl	221a4 <fputs@plt+0x11090>
   5bb24:	ldr	ip, [sl, #340]	; 0x154
   5bb28:	ldr	r4, [sl, #348]	; 0x15c
   5bb2c:	cmp	ip, r5
   5bb30:	add	r6, r6, #808	; 0x328
   5bb34:	ble	5cf8c <fputs@plt+0x4be78>
   5bb38:	add	r4, r4, #48	; 0x30
   5bb3c:	ldrd	r0, [r6]
   5bb40:	mov	r7, #16
   5bb44:	ldr	r8, [sp, #56]	; 0x38
   5bb48:	b	5bb5c <fputs@plt+0x4aa48>
   5bb4c:	add	r5, r5, #1
   5bb50:	cmp	ip, r5
   5bb54:	add	r4, r4, #48	; 0x30
   5bb58:	ble	5ba9c <fputs@plt+0x4a988>
   5bb5c:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5bb60:	tst	r3, #6
   5bb64:	bne	5bb4c <fputs@plt+0x4aa38>
   5bb68:	ldrd	r2, [r4, #-8]
   5bb6c:	and	r2, r2, r0
   5bb70:	and	r3, r3, r1
   5bb74:	orrs	r3, r2, r3
   5bb78:	bne	5bb4c <fputs@plt+0x4aa38>
   5bb7c:	mov	r3, r7
   5bb80:	ldr	r1, [r4, #-48]	; 0xffffffd0
   5bb84:	mov	r0, fp
   5bb88:	mov	r2, r8
   5bb8c:	bl	649dc <fputs@plt+0x538c8>
   5bb90:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5bb94:	ldrd	r0, [r6]
   5bb98:	ldr	ip, [sl, #340]	; 0x154
   5bb9c:	orr	r3, r3, #4
   5bba0:	strh	r3, [r4, #-28]	; 0xffffffe4
   5bba4:	b	5bb4c <fputs@plt+0x4aa38>
   5bba8:	mov	r1, r8
   5bbac:	mov	r3, #16
   5bbb0:	ldr	r2, [sp, #56]	; 0x38
   5bbb4:	ldr	r0, [sp, #32]
   5bbb8:	bl	649dc <fputs@plt+0x538c8>
   5bbbc:	b	5b9f8 <fputs@plt+0x4a8e4>
   5bbc0:	ldr	r3, [fp, #64]	; 0x40
   5bbc4:	sub	r2, r2, r1
   5bbc8:	str	r3, [sp, #40]	; 0x28
   5bbcc:	add	r3, r3, r1
   5bbd0:	str	r2, [fp, #60]	; 0x3c
   5bbd4:	str	r3, [fp, #64]	; 0x40
   5bbd8:	b	5b45c <fputs@plt+0x4a348>
   5bbdc:	ldr	r2, [fp, #76]	; 0x4c
   5bbe0:	mov	r1, #0
   5bbe4:	add	r2, r2, #1
   5bbe8:	str	r2, [fp, #76]	; 0x4c
   5bbec:	mov	r3, r2
   5bbf0:	str	r2, [r4, #736]	; 0x2e0
   5bbf4:	ldr	r0, [sp, #24]
   5bbf8:	mov	r2, r1
   5bbfc:	str	r1, [sp]
   5bc00:	mov	r1, #22
   5bc04:	bl	2e760 <fputs@plt+0x1d64c>
   5bc08:	b	5b3c4 <fputs@plt+0x4a2b0>
   5bc0c:	ldr	r2, [sp, #16]
   5bc10:	ldr	r3, [sp, #20]
   5bc14:	mov	r0, #0
   5bc18:	add	r3, r3, r2
   5bc1c:	ldrh	r2, [sl, #36]	; 0x24
   5bc20:	add	r3, sl, r3, lsl #4
   5bc24:	ldr	r3, [r3, #744]	; 0x2e8
   5bc28:	ands	r2, r2, #1
   5bc2c:	str	r3, [sp, #96]	; 0x60
   5bc30:	ldrh	r3, [r5, #24]
   5bc34:	strb	r0, [sp, #144]	; 0x90
   5bc38:	mov	ip, r3
   5bc3c:	str	r3, [sp, #72]	; 0x48
   5bc40:	ldr	r3, [r5, #28]
   5bc44:	mov	lr, r3
   5bc48:	str	r3, [sp, #100]	; 0x64
   5bc4c:	beq	5bc78 <fputs@plt+0x4ab64>
   5bc50:	ldrsb	r3, [sl, #38]	; 0x26
   5bc54:	cmp	r3, r0
   5bc58:	ble	5bc74 <fputs@plt+0x4ab60>
   5bc5c:	ldrh	r3, [lr, #50]	; 0x32
   5bc60:	cmp	r3, ip
   5bc64:	movhi	r3, #1
   5bc68:	strhi	r3, [sp, #104]	; 0x68
   5bc6c:	movhi	r2, r3
   5bc70:	bhi	5bc7c <fputs@plt+0x4ab68>
   5bc74:	mov	r2, r0
   5bc78:	str	r2, [sp, #104]	; 0x68
   5bc7c:	ands	r3, r1, #32
   5bc80:	ldr	ip, [sp, #72]	; 0x48
   5bc84:	streq	r3, [sp, #88]	; 0x58
   5bc88:	mov	r0, ip
   5bc8c:	ldrne	r0, [r5, #48]	; 0x30
   5bc90:	movne	r3, ip
   5bc94:	addne	r3, r3, #1
   5bc98:	ldrne	r0, [r0, ip, lsl #2]
   5bc9c:	movne	r2, #1
   5bca0:	strne	r0, [sp, #88]	; 0x58
   5bca4:	ldreq	r3, [sp, #72]	; 0x48
   5bca8:	ands	r1, r1, #16
   5bcac:	str	ip, [sp, #108]	; 0x6c
   5bcb0:	streq	r1, [sp, #92]	; 0x5c
   5bcb4:	beq	5bce0 <fputs@plt+0x4abcc>
   5bcb8:	ldr	r2, [r5, #48]	; 0x30
   5bcbc:	ldr	r3, [r2, r3, lsl #2]
   5bcc0:	str	r3, [sp, #92]	; 0x5c
   5bcc4:	ldrh	r3, [r3, #20]
   5bcc8:	tst	r3, #256	; 0x100
   5bccc:	bne	5c218 <fputs@plt+0x4b104>
   5bcd0:	ldr	r3, [sp, #88]	; 0x58
   5bcd4:	cmp	r3, #0
   5bcd8:	beq	5c28c <fputs@plt+0x4b178>
   5bcdc:	mov	r2, #1
   5bce0:	ldr	r1, [sp, #100]	; 0x64
   5bce4:	ldr	r0, [sp, #72]	; 0x48
   5bce8:	ldrh	r3, [r1, #50]	; 0x32
   5bcec:	cmp	r0, r3
   5bcf0:	bcc	5bee0 <fputs@plt+0x4adcc>
   5bcf4:	ldr	r3, [sp, #36]	; 0x24
   5bcf8:	movne	r3, #0
   5bcfc:	andeq	r3, r3, #1
   5bd00:	cmp	r3, #0
   5bd04:	beq	5d5e0 <fputs@plt+0x4c4cc>
   5bd08:	mov	r3, #0
   5bd0c:	str	r3, [sp, #124]	; 0x7c
   5bd10:	str	r3, [sp, #132]	; 0x84
   5bd14:	b	5bf20 <fputs@plt+0x4ae0c>
   5bd18:	ands	r6, r1, #32
   5bd1c:	movne	r3, #1
   5bd20:	ldrne	r2, [r5, #48]	; 0x30
   5bd24:	moveq	r3, r6
   5bd28:	ldrne	r6, [r2]
   5bd2c:	tst	r1, #16
   5bd30:	bne	5c1cc <fputs@plt+0x4b0b8>
   5bd34:	ldr	r3, [sp, #36]	; 0x24
   5bd38:	cmp	r3, #0
   5bd3c:	moveq	r5, r3
   5bd40:	bne	5c1f4 <fputs@plt+0x4b0e0>
   5bd44:	cmp	r6, #0
   5bd48:	moveq	r6, r5
   5bd4c:	moveq	r1, #108	; 0x6c
   5bd50:	beq	5c1f8 <fputs@plt+0x4b0e4>
   5bd54:	mov	r3, #65	; 0x41
   5bd58:	mov	r0, #66	; 0x42
   5bd5c:	mov	r1, #64	; 0x40
   5bd60:	mov	r2, #63	; 0x3f
   5bd64:	strb	r0, [sp, #144]	; 0x90
   5bd68:	strb	r2, [sp, #146]	; 0x92
   5bd6c:	strb	r3, [sp, #147]	; 0x93
   5bd70:	strb	r1, [sp, #145]	; 0x91
   5bd74:	ldr	r7, [r6]
   5bd78:	add	r2, sp, #140	; 0x8c
   5bd7c:	mov	r0, fp
   5bd80:	ldr	r1, [r7, #16]
   5bd84:	bl	642fc <fputs@plt+0x531e8>
   5bd88:	ldrb	r1, [r7]
   5bd8c:	add	r2, sp, #152	; 0x98
   5bd90:	mov	r3, r9
   5bd94:	add	r1, r2, r1
   5bd98:	ldr	r2, [sp, #28]
   5bd9c:	str	r0, [sp]
   5bda0:	mov	r4, r0
   5bda4:	ldrb	r1, [r1, #-88]	; 0xffffffa8
   5bda8:	ldr	r0, [sp, #24]
   5bdac:	bl	2e760 <fputs@plt+0x1d64c>
   5bdb0:	mov	r1, r4
   5bdb4:	mov	r2, #1
   5bdb8:	mov	r0, fp
   5bdbc:	bl	22234 <fputs@plt+0x11120>
   5bdc0:	ldr	r1, [sp, #140]	; 0x8c
   5bdc4:	cmp	r1, #0
   5bdc8:	bne	5d294 <fputs@plt+0x4c180>
   5bdcc:	ldr	r3, [sp, #32]
   5bdd0:	mov	r2, r6
   5bdd4:	add	r1, r3, #72	; 0x48
   5bdd8:	mov	r0, r3
   5bddc:	bl	20558 <fputs@plt+0xf444>
   5bde0:	cmp	r5, #0
   5bde4:	beq	5cf94 <fputs@plt+0x4be80>
   5bde8:	ldr	r4, [r5]
   5bdec:	ldr	r6, [fp, #76]	; 0x4c
   5bdf0:	mov	r0, fp
   5bdf4:	add	r6, r6, #1
   5bdf8:	str	r6, [fp, #76]	; 0x4c
   5bdfc:	mov	r2, r6
   5be00:	ldr	r1, [r4, #16]
   5be04:	bl	63848 <fputs@plt+0x52734>
   5be08:	ldrb	r3, [r4]
   5be0c:	and	r3, r3, #253	; 0xfd
   5be10:	cmp	r3, #80	; 0x50
   5be14:	ldr	r3, [sp, #36]	; 0x24
   5be18:	bne	5cdc8 <fputs@plt+0x4bcb4>
   5be1c:	cmp	r3, #0
   5be20:	moveq	r7, #83	; 0x53
   5be24:	beq	5cd84 <fputs@plt+0x4bc70>
   5be28:	mov	r7, #81	; 0x51
   5be2c:	ldr	r3, [sp, #32]
   5be30:	mov	r2, r5
   5be34:	add	r1, r3, #72	; 0x48
   5be38:	mov	r0, r3
   5be3c:	bl	20558 <fputs@plt+0xf444>
   5be40:	ldr	r2, [sp, #16]
   5be44:	ldr	r3, [sp, #20]
   5be48:	ldr	r0, [sp, #28]
   5be4c:	add	r3, r3, r2
   5be50:	ldr	r2, [sp, #24]
   5be54:	add	r3, sl, r3, lsl #4
   5be58:	ldr	r1, [r2, #32]
   5be5c:	mov	r2, #6
   5be60:	str	r0, [r3, #784]	; 0x310
   5be64:	str	r1, [r3, #788]	; 0x314
   5be68:	strb	r2, [r3, #781]	; 0x30d
   5be6c:	ldr	r4, [fp, #76]	; 0x4c
   5be70:	mov	r2, #0
   5be74:	add	r4, r4, #1
   5be78:	str	r4, [fp, #76]	; 0x4c
   5be7c:	mov	r3, r4
   5be80:	str	r2, [sp]
   5be84:	mov	r1, #103	; 0x67
   5be88:	ldr	r2, [sp, #28]
   5be8c:	ldr	r0, [sp, #24]
   5be90:	bl	2e760 <fputs@plt+0x1d64c>
   5be94:	ldr	r3, [fp]
   5be98:	ldrh	r3, [r3, #64]	; 0x40
   5be9c:	tst	r3, #2
   5bea0:	beq	5d460 <fputs@plt+0x4c34c>
   5bea4:	str	r4, [sp]
   5bea8:	ldr	r4, [sp, #24]
   5beac:	mov	r3, r9
   5beb0:	mov	r2, r6
   5beb4:	mov	r1, r7
   5beb8:	mov	r0, r4
   5bebc:	bl	2e760 <fputs@plt+0x1d64c>
   5bec0:	ldr	r3, [r4]
   5bec4:	ldrb	r3, [r3, #69]	; 0x45
   5bec8:	cmp	r3, #0
   5becc:	bne	5b8f0 <fputs@plt+0x4a7dc>
   5bed0:	mov	r1, #83	; 0x53
   5bed4:	ldr	r0, [sp, #24]
   5bed8:	bl	1f968 <fputs@plt+0xe854>
   5bedc:	b	5b8f0 <fputs@plt+0x4a7dc>
   5bee0:	ldr	r3, [r1, #28]
   5bee4:	ldr	r1, [sp, #36]	; 0x24
   5bee8:	ldrb	r3, [r3, r0]
   5beec:	clz	r3, r3
   5bef0:	lsr	r3, r3, #5
   5bef4:	cmp	r1, r3
   5bef8:	beq	5bd08 <fputs@plt+0x4abf4>
   5befc:	ldr	r3, [sp, #92]	; 0x5c
   5bf00:	ldr	r1, [sp, #104]	; 0x68
   5bf04:	ldr	r0, [sp, #88]	; 0x58
   5bf08:	str	r3, [sp, #88]	; 0x58
   5bf0c:	mov	r3, #0
   5bf10:	str	r1, [sp, #124]	; 0x7c
   5bf14:	str	r0, [sp, #92]	; 0x5c
   5bf18:	str	r1, [sp, #132]	; 0x84
   5bf1c:	str	r3, [sp, #104]	; 0x68
   5bf20:	ldr	r3, [sp, #20]
   5bf24:	ldr	r1, [sp, #16]
   5bf28:	ldr	r6, [fp]
   5bf2c:	add	r4, r3, r1
   5bf30:	ldr	r3, [fp, #76]	; 0x4c
   5bf34:	add	r4, sl, r4, lsl #4
   5bf38:	add	ip, r3, #1
   5bf3c:	ldr	r1, [r4, #800]	; 0x320
   5bf40:	str	ip, [sp, #84]	; 0x54
   5bf44:	mov	r8, ip
   5bf48:	ldrh	ip, [r1, #24]
   5bf4c:	str	r1, [sp, #112]	; 0x70
   5bf50:	mov	r0, r6
   5bf54:	mov	lr, ip
   5bf58:	add	r2, r2, lr
   5bf5c:	str	ip, [sp, #44]	; 0x2c
   5bf60:	mov	ip, r1
   5bf64:	add	r3, r3, r2
   5bf68:	ldrh	r7, [ip, #42]	; 0x2a
   5bf6c:	ldr	r1, [r1, #28]
   5bf70:	str	r3, [fp, #76]	; 0x4c
   5bf74:	ldr	r3, [fp, #8]
   5bf78:	str	r2, [sp, #76]	; 0x4c
   5bf7c:	str	r3, [sp, #80]	; 0x50
   5bf80:	bl	26f78 <fputs@plt+0x15e64>
   5bf84:	mov	r1, r0
   5bf88:	mov	r0, r6
   5bf8c:	bl	25ecc <fputs@plt+0x14db8>
   5bf90:	cmp	r7, #0
   5bf94:	moveq	r4, r7
   5bf98:	str	r0, [sp, #60]	; 0x3c
   5bf9c:	beq	5c0a8 <fputs@plt+0x4af94>
   5bfa0:	ldr	r3, [sp, #36]	; 0x24
   5bfa4:	ldr	r9, [r4, #744]	; 0x2e8
   5bfa8:	cmp	r3, #0
   5bfac:	beq	5ce08 <fputs@plt+0x4bcf4>
   5bfb0:	ldr	r6, [sp, #80]	; 0x50
   5bfb4:	mov	r4, #0
   5bfb8:	mov	r3, r4
   5bfbc:	mov	r2, r9
   5bfc0:	mov	r1, #105	; 0x69
   5bfc4:	mov	r0, r6
   5bfc8:	str	r4, [sp]
   5bfcc:	bl	2e760 <fputs@plt+0x1d64c>
   5bfd0:	mov	r1, #13
   5bfd4:	mov	r0, r6
   5bfd8:	str	r4, [sp]
   5bfdc:	mov	r3, r4
   5bfe0:	mov	r2, r4
   5bfe4:	bl	2e760 <fputs@plt+0x1d64c>
   5bfe8:	mov	r1, #63	; 0x3f
   5bfec:	mov	r6, r0
   5bff0:	mov	r3, #0
   5bff4:	mov	r2, r9
   5bff8:	str	r8, [sp]
   5bffc:	ldr	r0, [sp, #80]	; 0x50
   5c000:	bl	2e760 <fputs@plt+0x1d64c>
   5c004:	mvn	r3, #13
   5c008:	mov	r2, r7
   5c00c:	mov	r1, r0
   5c010:	mov	r4, r0
   5c014:	ldr	r0, [sp, #80]	; 0x50
   5c018:	bl	24588 <fputs@plt+0x13474>
   5c01c:	ldr	lr, [sp, #80]	; 0x50
   5c020:	ldr	r0, [sp, #16]
   5c024:	ldr	r3, [sp, #20]
   5c028:	ldr	r2, [lr, #32]
   5c02c:	add	r3, r3, r0
   5c030:	ldr	r1, [lr]
   5c034:	ldr	r0, [lr, #24]
   5c038:	add	r3, sl, r3, lsl #4
   5c03c:	sub	ip, r2, #1
   5c040:	str	r4, [r3, #756]	; 0x2f4
   5c044:	str	ip, [r0, #96]	; 0x60
   5c048:	ldrb	r3, [r1, #69]	; 0x45
   5c04c:	cmp	r6, #0
   5c050:	movlt	r6, ip
   5c054:	cmp	r3, #0
   5c058:	bne	5cdf8 <fputs@plt+0x4bce4>
   5c05c:	add	r6, r6, r6, lsl #2
   5c060:	ldr	r3, [lr, #4]
   5c064:	add	r3, r3, r6, lsl #2
   5c068:	str	fp, [sp, #116]	; 0x74
   5c06c:	ldr	fp, [sp, #80]	; 0x50
   5c070:	mov	r4, #0
   5c074:	mov	r6, #47	; 0x2f
   5c078:	str	r2, [r3, #8]
   5c07c:	add	r3, r8, r4
   5c080:	str	r3, [sp]
   5c084:	mov	r2, r9
   5c088:	mov	r3, r4
   5c08c:	mov	r1, r6
   5c090:	add	r4, r4, #1
   5c094:	mov	r0, fp
   5c098:	bl	2e760 <fputs@plt+0x1d64c>
   5c09c:	cmp	r7, r4
   5c0a0:	bne	5c07c <fputs@plt+0x4af68>
   5c0a4:	ldr	fp, [sp, #116]	; 0x74
   5c0a8:	ldr	r3, [sp, #44]	; 0x2c
   5c0ac:	cmp	r3, r4
   5c0b0:	ble	5c350 <fputs@plt+0x4b23c>
   5c0b4:	ldr	r3, [sp, #20]
   5c0b8:	ldr	r2, [sp, #16]
   5c0bc:	str	sl, [sp, #120]	; 0x78
   5c0c0:	add	r3, r3, r2
   5c0c4:	lsl	r8, r4, #2
   5c0c8:	add	r3, sl, r3, lsl #4
   5c0cc:	str	r3, [sp, #128]	; 0x80
   5c0d0:	ldr	r3, [sp, #60]	; 0x3c
   5c0d4:	str	r5, [sp, #116]	; 0x74
   5c0d8:	add	r9, r3, r4
   5c0dc:	ldr	r7, [sp, #84]	; 0x54
   5c0e0:	ldr	sl, [sp, #112]	; 0x70
   5c0e4:	b	5c16c <fputs@plt+0x4b058>
   5c0e8:	cmp	r7, #0
   5c0ec:	moveq	r7, r0
   5c0f0:	bne	5c300 <fputs@plt+0x4b1ec>
   5c0f4:	ldrh	r3, [r5, #18]
   5c0f8:	ldr	r2, [pc, #544]	; 5c320 <fputs@plt+0x4b20c>
   5c0fc:	tst	r3, r2
   5c100:	bne	5c154 <fputs@plt+0x4b040>
   5c104:	ldrh	r3, [r5, #20]
   5c108:	ldr	r2, [r5]
   5c10c:	ands	r1, r3, #2048	; 0x800
   5c110:	ldr	r5, [r2, #16]
   5c114:	beq	5c2d0 <fputs@plt+0x4b1bc>
   5c118:	ldr	r3, [sp, #60]	; 0x3c
   5c11c:	cmp	r3, #0
   5c120:	beq	5c154 <fputs@plt+0x4b040>
   5c124:	ldrb	r1, [r9]
   5c128:	mov	r0, r5
   5c12c:	bl	192cc <fputs@plt+0x81b8>
   5c130:	cmp	r0, #65	; 0x41
   5c134:	mov	r1, r0
   5c138:	strbeq	r1, [r9]
   5c13c:	ldrbne	r1, [r9]
   5c140:	mov	r0, r5
   5c144:	bl	18c04 <fputs@plt+0x7af0>
   5c148:	cmp	r0, #0
   5c14c:	movne	r3, #65	; 0x41
   5c150:	strbne	r3, [r9]
   5c154:	ldr	r3, [sp, #44]	; 0x2c
   5c158:	add	r4, r4, #1
   5c15c:	cmp	r3, r4
   5c160:	add	r8, r8, #4
   5c164:	add	r9, r9, #1
   5c168:	beq	5c344 <fputs@plt+0x4b230>
   5c16c:	ldr	r2, [sl, #48]	; 0x30
   5c170:	ldr	r1, [sp, #36]	; 0x24
   5c174:	add	r6, r7, r4
   5c178:	ldr	r5, [r2, r8]
   5c17c:	mov	r3, r4
   5c180:	ldr	r2, [sp, #32]
   5c184:	str	r1, [sp]
   5c188:	str	r6, [sp, #4]
   5c18c:	mov	r1, r5
   5c190:	mov	r0, fp
   5c194:	bl	5b07c <fputs@plt+0x49f68>
   5c198:	cmp	r6, r0
   5c19c:	mov	r2, r0
   5c1a0:	beq	5c0f4 <fputs@plt+0x4afe0>
   5c1a4:	ldr	r3, [sp, #76]	; 0x4c
   5c1a8:	cmp	r3, #1
   5c1ac:	beq	5c0e8 <fputs@plt+0x4afd4>
   5c1b0:	mov	r3, #0
   5c1b4:	str	r3, [sp]
   5c1b8:	mov	r1, #31
   5c1bc:	mov	r3, r6
   5c1c0:	ldr	r0, [sp, #80]	; 0x50
   5c1c4:	bl	2e760 <fputs@plt+0x1d64c>
   5c1c8:	b	5c0f4 <fputs@plt+0x4afe0>
   5c1cc:	ldr	r2, [r5, #48]	; 0x30
   5c1d0:	ldr	r1, [sp, #36]	; 0x24
   5c1d4:	cmp	r1, #0
   5c1d8:	ldr	r5, [r2, r3, lsl #2]
   5c1dc:	beq	5bd44 <fputs@plt+0x4ac30>
   5c1e0:	cmp	r5, #0
   5c1e4:	movne	r3, r6
   5c1e8:	movne	r6, r5
   5c1ec:	movne	r5, r3
   5c1f0:	bne	5bd54 <fputs@plt+0x4ac40>
   5c1f4:	mov	r1, #105	; 0x69
   5c1f8:	mov	r3, #0
   5c1fc:	str	r3, [sp]
   5c200:	ldr	r2, [sp, #28]
   5c204:	mov	r3, r9
   5c208:	ldr	r0, [sp, #24]
   5c20c:	bl	2e760 <fputs@plt+0x1d64c>
   5c210:	mov	r5, r6
   5c214:	b	5bde0 <fputs@plt+0x4accc>
   5c218:	ldr	r3, [sp, #20]
   5c21c:	ldr	r2, [sp, #16]
   5c220:	ldr	r1, [sp, #72]	; 0x48
   5c224:	add	r4, r3, r2
   5c228:	ldr	r2, [sp, #100]	; 0x64
   5c22c:	ldr	r3, [fp, #76]	; 0x4c
   5c230:	add	r4, sl, r4, lsl #4
   5c234:	ldr	r2, [r2, #28]
   5c238:	add	r3, r3, #1
   5c23c:	str	r3, [fp, #76]	; 0x4c
   5c240:	str	r3, [r4, #772]	; 0x304
   5c244:	ldrb	r2, [r2, r1]
   5c248:	ldr	r0, [sp, #36]	; 0x24
   5c24c:	ldr	r6, [sp, #24]
   5c250:	mov	r1, #0
   5c254:	cmp	r2, #1
   5c258:	eoreq	r0, r0, #1
   5c25c:	mov	r2, r0
   5c260:	str	r1, [sp]
   5c264:	mov	r0, r6
   5c268:	mov	r1, #22
   5c26c:	bl	2e760 <fputs@plt+0x1d64c>
   5c270:	ldr	r3, [r6, #32]
   5c274:	str	r3, [r4, #776]	; 0x308
   5c278:	b	5bcd0 <fputs@plt+0x4abbc>
   5c27c:	mov	r1, r4
   5c280:	mov	r0, fp
   5c284:	bl	200f0 <fputs@plt+0xefdc>
   5c288:	b	5b7ac <fputs@plt+0x4a698>
   5c28c:	ldr	r1, [sp, #100]	; 0x64
   5c290:	ldr	r3, [sp, #72]	; 0x48
   5c294:	ldr	r2, [r1, #4]
   5c298:	lsl	r3, r3, #1
   5c29c:	ldrsh	r2, [r2, r3]
   5c2a0:	cmp	r2, #0
   5c2a4:	blt	5bcdc <fputs@plt+0x4abc8>
   5c2a8:	ldr	r3, [r1, #12]
   5c2ac:	ldr	r3, [r3, #4]
   5c2b0:	add	r3, r3, r2, lsl #4
   5c2b4:	ldrb	r3, [r3, #12]
   5c2b8:	cmp	r3, #0
   5c2bc:	bne	5bcdc <fputs@plt+0x4abc8>
   5c2c0:	mov	r3, #1
   5c2c4:	str	r3, [sp, #104]	; 0x68
   5c2c8:	mov	r2, r3
   5c2cc:	b	5bce0 <fputs@plt+0x4abcc>
   5c2d0:	mov	r0, r5
   5c2d4:	bl	18b80 <fputs@plt+0x7a6c>
   5c2d8:	cmp	r0, #0
   5c2dc:	beq	5c118 <fputs@plt+0x4b004>
   5c2e0:	ldr	r3, [sp, #128]	; 0x80
   5c2e4:	add	r2, r7, r4
   5c2e8:	ldr	r0, [sp, #80]	; 0x50
   5c2ec:	ldr	r3, [r3, #748]	; 0x2ec
   5c2f0:	str	r1, [sp]
   5c2f4:	mov	r1, #76	; 0x4c
   5c2f8:	bl	2e760 <fputs@plt+0x1d64c>
   5c2fc:	b	5c118 <fputs@plt+0x4b004>
   5c300:	mov	r1, r7
   5c304:	mov	r0, fp
   5c308:	mov	r7, r2
   5c30c:	bl	200f0 <fputs@plt+0xefdc>
   5c310:	b	5c0f4 <fputs@plt+0x4afe0>
   5c314:	andeq	r3, r5, r4, ror #4
   5c318:	andeq	r0, r0, r2, lsl #2
   5c31c:	andeq	r2, r5, r4, lsr #30
   5c320:	andeq	r0, r0, r1, lsl #2
   5c324:	andeq	r4, r3, ip, lsr #14
   5c328:	andeq	r4, r3, r4, lsr r6
   5c32c:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   5c330:	andeq	r1, r5, r4, lsr #30
   5c334:	andeq	r1, r5, ip, asr #20
   5c338:	andeq	r3, r3, r8, ror #22
   5c33c:	strdeq	r1, [r0], -r0
   5c340:	andeq	r1, r5, r8, asr #10
   5c344:	ldr	r5, [sp, #116]	; 0x74
   5c348:	ldr	sl, [sp, #120]	; 0x78
   5c34c:	str	r7, [sp, #84]	; 0x54
   5c350:	ldr	r3, [sp, #60]	; 0x3c
   5c354:	cmp	r3, #0
   5c358:	ldrne	r2, [sp, #72]	; 0x48
   5c35c:	ldrbne	r3, [r3, r2]
   5c360:	ldr	r2, [sp, #16]
   5c364:	strbne	r3, [sp, #144]	; 0x90
   5c368:	ldr	r3, [sp, #20]
   5c36c:	add	r3, r3, r2
   5c370:	ldr	r2, [sp, #92]	; 0x5c
   5c374:	add	r3, sl, r3, lsl #4
   5c378:	cmp	r2, #0
   5c37c:	ldr	r7, [r3, #752]	; 0x2f0
   5c380:	beq	5d2a8 <fputs@plt+0x4c194>
   5c384:	ldrh	r3, [r2, #18]
   5c388:	tst	r3, #40	; 0x28
   5c38c:	ldr	r3, [sp, #88]	; 0x58
   5c390:	movne	r8, #1
   5c394:	moveq	r8, #0
   5c398:	cmp	r3, #0
   5c39c:	beq	5d2a0 <fputs@plt+0x4c18c>
   5c3a0:	ldr	r3, [sp, #88]	; 0x58
   5c3a4:	ldrh	r3, [r3, #18]
   5c3a8:	tst	r3, #40	; 0x28
   5c3ac:	movne	r9, #1
   5c3b0:	moveq	r9, #0
   5c3b4:	ldr	r3, [sp, #92]	; 0x5c
   5c3b8:	ldr	r2, [sp, #72]	; 0x48
   5c3bc:	ldr	r1, [sp, #84]	; 0x54
   5c3c0:	ldr	r3, [r3]
   5c3c4:	add	r6, r2, r1
   5c3c8:	mov	r2, r6
   5c3cc:	ldr	r4, [r3, #16]
   5c3d0:	mov	r0, fp
   5c3d4:	mov	r1, r4
   5c3d8:	bl	63848 <fputs@plt+0x52734>
   5c3dc:	ldr	r3, [sp, #92]	; 0x5c
   5c3e0:	ldrh	r3, [r3, #20]
   5c3e4:	tst	r3, #256	; 0x100
   5c3e8:	bne	5d14c <fputs@plt+0x4c038>
   5c3ec:	mov	r0, r4
   5c3f0:	bl	18b80 <fputs@plt+0x7a6c>
   5c3f4:	cmp	r0, #0
   5c3f8:	bne	5d190 <fputs@plt+0x4c07c>
   5c3fc:	ldr	r6, [sp, #60]	; 0x3c
   5c400:	cmp	r6, #0
   5c404:	beq	5c454 <fputs@plt+0x4b340>
   5c408:	ldr	r2, [sp, #72]	; 0x48
   5c40c:	mov	r0, r4
   5c410:	ldrb	r1, [r6, r2]
   5c414:	bl	192cc <fputs@plt+0x81b8>
   5c418:	cmp	r0, #65	; 0x41
   5c41c:	movne	r3, r6
   5c420:	ldrne	r2, [sp, #72]	; 0x48
   5c424:	ldreq	r3, [sp, #60]	; 0x3c
   5c428:	ldreq	r2, [sp, #72]	; 0x48
   5c42c:	mov	r1, r0
   5c430:	ldrbne	r1, [r3, r2]
   5c434:	strbeq	r1, [r3, r2]
   5c438:	mov	r0, r4
   5c43c:	bl	18c04 <fputs@plt+0x7af0>
   5c440:	cmp	r0, #0
   5c444:	movne	r3, #65	; 0x41
   5c448:	ldrne	r2, [sp, #60]	; 0x3c
   5c44c:	ldrne	r1, [sp, #72]	; 0x48
   5c450:	strbne	r3, [r2, r1]
   5c454:	ldr	r3, [sp, #72]	; 0x48
   5c458:	mov	r6, #1
   5c45c:	add	r4, r3, #1
   5c460:	ldr	r3, [sp, #124]	; 0x7c
   5c464:	ldr	r1, [sp, #84]	; 0x54
   5c468:	sub	r2, r4, r3
   5c46c:	mov	r0, fp
   5c470:	ldr	r3, [sp, #60]	; 0x3c
   5c474:	bl	2eb5c <fputs@plt+0x1da48>
   5c478:	ldrh	r3, [r5, #42]	; 0x2a
   5c47c:	cmp	r3, #0
   5c480:	beq	5c48c <fputs@plt+0x4b378>
   5c484:	cmp	r4, r3
   5c488:	beq	5c4c4 <fputs@plt+0x4b3b0>
   5c48c:	ldr	r3, [pc, #-368]	; 5c324 <fputs@plt+0x4b210>
   5c490:	ldr	r2, [sp, #36]	; 0x24
   5c494:	add	r3, pc, r3
   5c498:	add	r3, r3, r2
   5c49c:	add	r6, r3, r6, lsl #2
   5c4a0:	add	r8, r6, r8, lsl #1
   5c4a4:	ldr	r3, [sp, #84]	; 0x54
   5c4a8:	str	r4, [sp, #4]
   5c4ac:	str	r3, [sp]
   5c4b0:	ldrb	r1, [r8, #3292]	; 0xcdc
   5c4b4:	mov	r3, r7
   5c4b8:	ldr	r2, [sp, #96]	; 0x60
   5c4bc:	ldr	r0, [sp, #24]
   5c4c0:	bl	2e83c <fputs@plt+0x1d728>
   5c4c4:	ldr	r8, [sp, #88]	; 0x58
   5c4c8:	cmp	r8, #0
   5c4cc:	beq	5c6e0 <fputs@plt+0x4b5cc>
   5c4d0:	ldr	r3, [r8]
   5c4d4:	ldr	r2, [sp, #72]	; 0x48
   5c4d8:	ldr	r1, [sp, #84]	; 0x54
   5c4dc:	ldr	r4, [r3, #16]
   5c4e0:	add	r6, r2, r1
   5c4e4:	mov	r1, r6
   5c4e8:	mov	r2, #1
   5c4ec:	mov	r0, fp
   5c4f0:	bl	22234 <fputs@plt+0x11120>
   5c4f4:	mov	r2, r6
   5c4f8:	mov	r1, r4
   5c4fc:	mov	r0, fp
   5c500:	bl	63848 <fputs@plt+0x52734>
   5c504:	ldrh	r3, [r8, #20]
   5c508:	tst	r3, #256	; 0x100
   5c50c:	bne	5d1b0 <fputs@plt+0x4c09c>
   5c510:	mov	r0, r4
   5c514:	bl	18b80 <fputs@plt+0x7a6c>
   5c518:	cmp	r0, #0
   5c51c:	bne	5d12c <fputs@plt+0x4c018>
   5c520:	ldrb	r1, [sp, #144]	; 0x90
   5c524:	mov	r0, r4
   5c528:	bl	192cc <fputs@plt+0x81b8>
   5c52c:	cmp	r0, #65	; 0x41
   5c530:	beq	5c548 <fputs@plt+0x4b434>
   5c534:	mov	r0, r4
   5c538:	ldrb	r1, [sp, #144]	; 0x90
   5c53c:	bl	18c04 <fputs@plt+0x7af0>
   5c540:	cmp	r0, #0
   5c544:	beq	5d488 <fputs@plt+0x4c374>
   5c548:	ldr	r3, [sp, #72]	; 0x48
   5c54c:	add	r3, r3, #1
   5c550:	str	r3, [sp, #108]	; 0x6c
   5c554:	ldr	r1, [sp, #60]	; 0x3c
   5c558:	ldr	r0, [sp, #64]	; 0x40
   5c55c:	bl	1d100 <fputs@plt+0xbfec>
   5c560:	ldr	r2, [sp, #16]
   5c564:	ldr	r3, [sp, #20]
   5c568:	add	r3, r3, r2
   5c56c:	ldr	r2, [sp, #24]
   5c570:	add	r3, sl, r3, lsl #4
   5c574:	ldr	r2, [r2, #32]
   5c578:	str	r2, [r3, #788]	; 0x314
   5c57c:	ldr	r2, [sp, #108]	; 0x6c
   5c580:	ldr	r3, [pc, #-608]	; 5c328 <fputs@plt+0x4b214>
   5c584:	str	r2, [sp, #4]
   5c588:	ldr	r2, [sp, #36]	; 0x24
   5c58c:	add	r3, pc, r3
   5c590:	ldr	r0, [sp, #24]
   5c594:	add	r3, r3, r2, lsl #1
   5c598:	add	r9, r3, r9
   5c59c:	ldr	r3, [sp, #84]	; 0x54
   5c5a0:	ldrb	r1, [r9, #3300]	; 0xce4
   5c5a4:	str	r3, [sp]
   5c5a8:	ldr	r2, [sp, #96]	; 0x60
   5c5ac:	mov	r3, r7
   5c5b0:	bl	2e83c <fputs@plt+0x1d728>
   5c5b4:	ldr	r6, [sp, #32]
   5c5b8:	ldr	r2, [sp, #92]	; 0x5c
   5c5bc:	add	r4, r6, #72	; 0x48
   5c5c0:	mov	r1, r4
   5c5c4:	mov	r0, r6
   5c5c8:	bl	20558 <fputs@plt+0xf444>
   5c5cc:	mov	r1, r4
   5c5d0:	ldr	r2, [sp, #88]	; 0x58
   5c5d4:	mov	r0, r6
   5c5d8:	bl	20558 <fputs@plt+0xf444>
   5c5dc:	ldr	r1, [sp, #40]	; 0x28
   5c5e0:	cmp	r1, #0
   5c5e4:	bne	5c654 <fputs@plt+0x4b540>
   5c5e8:	ldr	r3, [sp, #100]	; 0x64
   5c5ec:	ldr	r3, [r3, #12]
   5c5f0:	ldrb	r2, [r3, #42]	; 0x2a
   5c5f4:	tst	r2, #32
   5c5f8:	bne	5ce4c <fputs@plt+0x4bd38>
   5c5fc:	ldrb	r3, [sl, #40]	; 0x28
   5c600:	cmp	r3, #0
   5c604:	beq	5d368 <fputs@plt+0x4c254>
   5c608:	ldr	r4, [fp, #76]	; 0x4c
   5c60c:	ldr	r2, [sp, #96]	; 0x60
   5c610:	add	r4, r4, #1
   5c614:	str	r4, [fp, #76]	; 0x4c
   5c618:	mov	r3, r4
   5c61c:	str	r1, [sp]
   5c620:	ldr	r0, [sp, #24]
   5c624:	mov	r1, #113	; 0x71
   5c628:	bl	2e760 <fputs@plt+0x1d64c>
   5c62c:	ldr	r3, [fp]
   5c630:	ldrh	r3, [r3, #64]	; 0x40
   5c634:	tst	r3, #2
   5c638:	beq	5d56c <fputs@plt+0x4c458>
   5c63c:	str	r4, [sp]
   5c640:	mov	r3, #0
   5c644:	ldr	r2, [sp, #28]
   5c648:	mov	r1, #70	; 0x46
   5c64c:	ldr	r0, [sp, #24]
   5c650:	bl	2e760 <fputs@plt+0x1d64c>
   5c654:	ldr	r1, [r5, #36]	; 0x24
   5c658:	tst	r1, #4096	; 0x1000
   5c65c:	beq	5c6ac <fputs@plt+0x4b598>
   5c660:	ldr	r2, [sp, #16]
   5c664:	ldr	r3, [sp, #20]
   5c668:	add	r3, r3, r2
   5c66c:	mvn	r2, #95	; 0x5f
   5c670:	add	r3, sl, r3, lsl #4
   5c674:	strb	r2, [r3, #781]	; 0x30d
   5c678:	ldr	r2, [sp, #16]
   5c67c:	ldr	r3, [sp, #20]
   5c680:	tst	r1, #15
   5c684:	add	r3, r3, r2
   5c688:	lsr	r2, r1, #16
   5c68c:	add	r3, sl, r3, lsl #4
   5c690:	and	r2, r2, #1
   5c694:	strb	r2, [r3, #782]	; 0x30e
   5c698:	ldr	r2, [sp, #96]	; 0x60
   5c69c:	str	r2, [r3, #784]	; 0x310
   5c6a0:	moveq	r2, #1
   5c6a4:	strbeq	r2, [r3, #783]	; 0x30f
   5c6a8:	b	5b8f0 <fputs@plt+0x4a7dc>
   5c6ac:	ldr	r3, [sp, #36]	; 0x24
   5c6b0:	ldr	r2, [sp, #16]
   5c6b4:	cmp	r3, #0
   5c6b8:	ldr	r3, [sp, #20]
   5c6bc:	add	r3, r3, r2
   5c6c0:	movne	r2, #6
   5c6c4:	add	r3, sl, r3, lsl #4
   5c6c8:	moveq	r2, #7
   5c6cc:	strb	r2, [r3, #781]	; 0x30d
   5c6d0:	b	5c678 <fputs@plt+0x4b564>
   5c6d4:	mvn	r0, #1
   5c6d8:	mvn	r1, #0
   5c6dc:	b	5b310 <fputs@plt+0x4a1fc>
   5c6e0:	ldr	r3, [sp, #104]	; 0x68
   5c6e4:	cmp	r3, #0
   5c6e8:	bne	5d4d0 <fputs@plt+0x4c3bc>
   5c6ec:	ldr	r1, [sp, #60]	; 0x3c
   5c6f0:	ldr	r0, [sp, #64]	; 0x40
   5c6f4:	bl	1d100 <fputs@plt+0xbfec>
   5c6f8:	ldr	r2, [sp, #16]
   5c6fc:	ldr	r3, [sp, #20]
   5c700:	ldr	r1, [sp, #72]	; 0x48
   5c704:	add	r3, r3, r2
   5c708:	ldr	r2, [sp, #24]
   5c70c:	add	r3, sl, r3, lsl #4
   5c710:	cmp	r1, #0
   5c714:	ldr	r2, [r2, #32]
   5c718:	str	r2, [r3, #788]	; 0x314
   5c71c:	beq	5c5b4 <fputs@plt+0x4b4a0>
   5c720:	b	5c57c <fputs@plt+0x4b468>
   5c724:	ldr	r3, [fp, #72]	; 0x48
   5c728:	ldr	r2, [fp, #76]	; 0x4c
   5c72c:	str	r3, [sp, #80]	; 0x50
   5c730:	add	r3, r3, #1
   5c734:	str	r3, [fp, #72]	; 0x48
   5c738:	ldr	r3, [sp, #24]
   5c73c:	add	r2, r2, #1
   5c740:	str	r2, [fp, #76]	; 0x4c
   5c744:	ldr	r0, [r3, #24]
   5c748:	mov	r9, r2
   5c74c:	str	r2, [sp, #100]	; 0x64
   5c750:	bl	2e640 <fputs@plt+0x1d52c>
   5c754:	ldr	r1, [r5, #48]	; 0x30
   5c758:	add	r3, r7, r6
   5c75c:	ldr	ip, [sp, #16]
   5c760:	ldr	r1, [r1]
   5c764:	add	r3, r8, r3, lsl #3
   5c768:	str	r1, [sp, #124]	; 0x7c
   5c76c:	ldr	r3, [r3, #24]
   5c770:	str	r3, [sp, #88]	; 0x58
   5c774:	str	r0, [sp, #104]	; 0x68
   5c778:	ldr	r0, [sp, #20]
   5c77c:	add	r2, r0, ip
   5c780:	mov	r0, r1
   5c784:	add	r2, sl, r2, lsl #4
   5c788:	mov	r1, #15
   5c78c:	ldr	r3, [r0, #12]
   5c790:	str	r9, [r2, #784]	; 0x310
   5c794:	strb	r1, [r2, #781]	; 0x30d
   5c798:	ldrb	r9, [sl, #43]	; 0x2b
   5c79c:	str	r3, [sp, #36]	; 0x24
   5c7a0:	cmp	r9, #1
   5c7a4:	bhi	5d1f4 <fputs@plt+0x4c0e0>
   5c7a8:	ldr	r3, [sl, #4]
   5c7ac:	str	r3, [sp, #72]	; 0x48
   5c7b0:	ldrh	r3, [sl, #36]	; 0x24
   5c7b4:	tst	r3, #8
   5c7b8:	bne	5d2ec <fputs@plt+0x4c1d8>
   5c7bc:	ldr	r3, [sp, #88]	; 0x58
   5c7c0:	ldrb	r1, [r3, #42]	; 0x2a
   5c7c4:	ands	r1, r1, #32
   5c7c8:	beq	5d53c <fputs@plt+0x4c428>
   5c7cc:	ldr	r3, [sp, #88]	; 0x58
   5c7d0:	ldr	r4, [r3, #8]
   5c7d4:	cmp	r4, #0
   5c7d8:	bne	5c7ec <fputs@plt+0x4b6d8>
   5c7dc:	b	5d4b0 <fputs@plt+0x4c39c>
   5c7e0:	ldr	r4, [r4, #20]
   5c7e4:	cmp	r4, #0
   5c7e8:	beq	5d4b0 <fputs@plt+0x4c39c>
   5c7ec:	ldrb	r3, [r4, #55]	; 0x37
   5c7f0:	and	r3, r3, #3
   5c7f4:	cmp	r3, #2
   5c7f8:	bne	5c7e0 <fputs@plt+0x4b6cc>
   5c7fc:	ldr	r3, [fp, #72]	; 0x48
   5c800:	mov	r1, #0
   5c804:	mov	r0, r3
   5c808:	add	r2, r0, #1
   5c80c:	str	r3, [sp, #108]	; 0x6c
   5c810:	ldrh	r3, [r4, #50]	; 0x32
   5c814:	str	r2, [fp, #72]	; 0x48
   5c818:	mov	r2, r0
   5c81c:	str	r1, [sp]
   5c820:	ldr	r0, [sp, #24]
   5c824:	mov	r1, #57	; 0x39
   5c828:	bl	2e760 <fputs@plt+0x1d64c>
   5c82c:	mov	r1, r4
   5c830:	mov	r0, fp
   5c834:	bl	3dfec <fputs@plt+0x2ced8>
   5c838:	ldr	r3, [fp, #76]	; 0x4c
   5c83c:	add	r3, r3, #1
   5c840:	str	r3, [sp, #116]	; 0x74
   5c844:	str	r3, [fp, #76]	; 0x4c
   5c848:	mov	r4, #0
   5c84c:	str	r4, [sp]
   5c850:	mov	r2, r4
   5c854:	ldr	r3, [sp, #100]	; 0x64
   5c858:	mov	r1, #22
   5c85c:	ldr	r0, [sp, #24]
   5c860:	bl	2e760 <fputs@plt+0x1d64c>
   5c864:	ldr	ip, [sl, #340]	; 0x154
   5c868:	cmp	ip, #1
   5c86c:	str	r0, [sp, #120]	; 0x78
   5c870:	ble	5d530 <fputs@plt+0x4c41c>
   5c874:	ldr	r7, [pc, #-1360]	; 5c32c <fputs@plt+0x4b218>
   5c878:	ldr	r9, [sp, #124]	; 0x7c
   5c87c:	mov	r5, r4
   5c880:	mov	r6, r4
   5c884:	mov	r8, r4
   5c888:	ldr	r3, [sl, #348]	; 0x15c
   5c88c:	add	r0, r3, r4
   5c890:	cmp	r9, r0
   5c894:	ldr	r1, [r3, r4]
   5c898:	beq	5c8c0 <fputs@plt+0x4b7ac>
   5c89c:	ldr	r3, [r1, #4]
   5c8a0:	tst	r3, #1
   5c8a4:	bne	5c8c0 <fputs@plt+0x4b7ac>
   5c8a8:	ldrh	r3, [r0, #20]
   5c8ac:	ands	r2, r3, #6
   5c8b0:	bne	5c8c0 <fputs@plt+0x4b7ac>
   5c8b4:	ldrh	r3, [r0, #18]
   5c8b8:	tst	r3, r7
   5c8bc:	bne	5d438 <fputs@plt+0x4c324>
   5c8c0:	add	r5, r5, #1
   5c8c4:	cmp	ip, r5
   5c8c8:	add	r4, r4, #48	; 0x30
   5c8cc:	bgt	5c888 <fputs@plt+0x4b774>
   5c8d0:	cmp	r6, #0
   5c8d4:	beq	5d530 <fputs@plt+0x4c41c>
   5c8d8:	mov	r2, #0
   5c8dc:	mov	r3, r6
   5c8e0:	str	r2, [sp]
   5c8e4:	mov	r1, #328	; 0x148
   5c8e8:	mov	r0, fp
   5c8ec:	bl	3bf0c <fputs@plt+0x2adf8>
   5c8f0:	str	r0, [sp, #76]	; 0x4c
   5c8f4:	ldr	r3, [sp, #36]	; 0x24
   5c8f8:	ldr	ip, [r3, #12]
   5c8fc:	cmp	ip, #0
   5c900:	ble	5d584 <fputs@plt+0x4c470>
   5c904:	ldr	r3, [sp, #20]
   5c908:	ldr	r1, [sp, #16]
   5c90c:	ldr	r2, [pc, #-1508]	; 5c330 <fputs@plt+0x4b21c>
   5c910:	add	r3, r3, r1
   5c914:	str	sl, [sp, #84]	; 0x54
   5c918:	add	r3, sl, r3, lsl #4
   5c91c:	ldr	r7, [sp, #28]
   5c920:	ldr	sl, [sp, #88]	; 0x58
   5c924:	add	r2, pc, r2
   5c928:	mov	r9, #0
   5c92c:	add	r2, r2, #4
   5c930:	str	r3, [sp, #132]	; 0x84
   5c934:	mov	r3, #240	; 0xf0
   5c938:	str	r2, [sp, #128]	; 0x80
   5c93c:	str	r9, [sp, #40]	; 0x28
   5c940:	str	r9, [sp, #60]	; 0x3c
   5c944:	str	r3, [sp, #44]	; 0x2c
   5c948:	ldr	r3, [sp, #36]	; 0x24
   5c94c:	add	r1, r9, r9, lsl #1
   5c950:	ldr	r2, [r3, #20]
   5c954:	add	r3, r2, r1, lsl #4
   5c958:	ldr	r0, [r3, #8]
   5c95c:	cmp	r7, r0
   5c960:	beq	5c970 <fputs@plt+0x4b85c>
   5c964:	ldrh	r3, [r3, #18]
   5c968:	tst	r3, #1024	; 0x400
   5c96c:	beq	5cbec <fputs@plt+0x4bad8>
   5c970:	ldr	r0, [sp, #76]	; 0x4c
   5c974:	ldr	r2, [r2, r1, lsl #4]
   5c978:	cmp	r0, #0
   5c97c:	beq	5c994 <fputs@plt+0x4b880>
   5c980:	ldr	r3, [r2, #4]
   5c984:	tst	r3, #1
   5c988:	moveq	r3, r0
   5c98c:	streq	r2, [r3, #12]
   5c990:	moveq	r2, r0
   5c994:	ldr	r3, [sp, #80]	; 0x50
   5c998:	mov	r4, #0
   5c99c:	str	r3, [sp, #8]
   5c9a0:	ldr	r3, [sp, #44]	; 0x2c
   5c9a4:	str	r4, [sp]
   5c9a8:	str	r3, [sp, #4]
   5c9ac:	ldr	r1, [sp, #72]	; 0x48
   5c9b0:	mov	r3, r4
   5c9b4:	mov	r0, fp
   5c9b8:	bl	5d6b0 <fputs@plt+0x4c59c>
   5c9bc:	subs	r8, r0, #0
   5c9c0:	beq	5cbe4 <fputs@plt+0x4bad0>
   5c9c4:	ldrb	r3, [fp, #453]	; 0x1c5
   5c9c8:	cmp	r3, #2
   5c9cc:	beq	5d100 <fputs@plt+0x4bfec>
   5c9d0:	ldr	r3, [sp, #84]	; 0x54
   5c9d4:	ldrh	r3, [r3, #36]	; 0x24
   5c9d8:	tst	r3, #8
   5c9dc:	bne	5cd64 <fputs@plt+0x4bc50>
   5c9e0:	ldr	r3, [sp, #36]	; 0x24
   5c9e4:	ldrb	r4, [sl, #42]	; 0x2a
   5c9e8:	ldr	r3, [r3, #12]
   5c9ec:	sub	r3, r3, #1
   5c9f0:	cmp	r3, r9
   5c9f4:	movne	r3, r9
   5c9f8:	mvneq	r3, #0
   5c9fc:	ands	r4, r4, #32
   5ca00:	str	r3, [sp, #88]	; 0x58
   5ca04:	beq	5d09c <fputs@plt+0x4bf88>
   5ca08:	ldr	r4, [sl, #8]
   5ca0c:	cmp	r4, #0
   5ca10:	bne	5ca24 <fputs@plt+0x4b910>
   5ca14:	b	5cd1c <fputs@plt+0x4bc08>
   5ca18:	ldr	r4, [r4, #20]
   5ca1c:	cmp	r4, #0
   5ca20:	beq	5cd1c <fputs@plt+0x4bc08>
   5ca24:	ldrb	r3, [r4, #55]	; 0x37
   5ca28:	and	r3, r3, #3
   5ca2c:	cmp	r3, #2
   5ca30:	bne	5ca18 <fputs@plt+0x4b904>
   5ca34:	ldrh	r3, [r4, #50]	; 0x32
   5ca38:	mov	r2, r3
   5ca3c:	str	r3, [sp, #92]	; 0x5c
   5ca40:	ldr	r3, [fp, #60]	; 0x3c
   5ca44:	cmp	r2, r3
   5ca48:	bgt	5cddc <fputs@plt+0x4bcc8>
   5ca4c:	ldr	r1, [fp, #64]	; 0x40
   5ca50:	sub	r3, r3, r2
   5ca54:	add	r2, r2, r1
   5ca58:	str	r1, [sp, #96]	; 0x60
   5ca5c:	str	r3, [fp, #60]	; 0x3c
   5ca60:	str	r2, [fp, #64]	; 0x40
   5ca64:	ldr	r3, [sp, #92]	; 0x5c
   5ca68:	cmp	r3, #0
   5ca6c:	beq	5cab4 <fputs@plt+0x4b9a0>
   5ca70:	lsl	r3, r3, #1
   5ca74:	ldr	r6, [sp, #96]	; 0x60
   5ca78:	str	r8, [sp, #112]	; 0x70
   5ca7c:	mov	r5, #0
   5ca80:	mov	r8, r3
   5ca84:	ldr	r2, [r4, #4]
   5ca88:	mov	r3, r7
   5ca8c:	mov	r1, sl
   5ca90:	ldrsh	r2, [r2, r5]
   5ca94:	mov	r0, fp
   5ca98:	str	r6, [sp]
   5ca9c:	add	r5, r5, #2
   5caa0:	bl	44410 <fputs@plt+0x332fc>
   5caa4:	cmp	r8, r5
   5caa8:	add	r6, r6, #1
   5caac:	bne	5ca84 <fputs@plt+0x4b970>
   5cab0:	ldr	r8, [sp, #112]	; 0x70
   5cab4:	ldr	r3, [sp, #88]	; 0x58
   5cab8:	cmp	r3, #0
   5cabc:	beq	5d604 <fputs@plt+0x4c4f0>
   5cac0:	ldr	r3, [sp, #96]	; 0x60
   5cac4:	ldr	r5, [sp, #24]
   5cac8:	str	r3, [sp]
   5cacc:	ldr	r2, [sp, #108]	; 0x6c
   5cad0:	mov	r3, #0
   5cad4:	mov	r1, #69	; 0x45
   5cad8:	mov	r0, r5
   5cadc:	bl	2e760 <fputs@plt+0x1d64c>
   5cae0:	mvn	r3, #13
   5cae4:	ldr	r2, [sp, #92]	; 0x5c
   5cae8:	mov	r1, r0
   5caec:	mov	r4, r0
   5caf0:	mov	r0, r5
   5caf4:	bl	24588 <fputs@plt+0x13474>
   5caf8:	ldr	r3, [sp, #88]	; 0x58
   5cafc:	cmp	r3, #0
   5cb00:	bge	5d30c <fputs@plt+0x4c1f8>
   5cb04:	ldr	r5, [sp, #92]	; 0x5c
   5cb08:	ldr	r6, [sp, #96]	; 0x60
   5cb0c:	mov	r2, r5
   5cb10:	mov	r1, r6
   5cb14:	mov	r0, fp
   5cb18:	bl	22234 <fputs@plt+0x11120>
   5cb1c:	ldr	r3, [fp, #60]	; 0x3c
   5cb20:	cmp	r5, r3
   5cb24:	movgt	r3, r6
   5cb28:	strgt	r5, [fp, #60]	; 0x3c
   5cb2c:	strgt	r3, [fp, #64]	; 0x40
   5cb30:	ldr	r5, [sp, #24]
   5cb34:	mov	r3, #0
   5cb38:	str	r3, [sp]
   5cb3c:	ldr	r2, [sp, #100]	; 0x64
   5cb40:	ldr	r3, [sp, #104]	; 0x68
   5cb44:	mov	r1, #14
   5cb48:	mov	r0, r5
   5cb4c:	bl	2e760 <fputs@plt+0x1d64c>
   5cb50:	cmp	r4, #0
   5cb54:	beq	5cb94 <fputs@plt+0x4ba80>
   5cb58:	ldr	r2, [r5, #32]
   5cb5c:	ldr	r1, [r5, #24]
   5cb60:	sub	r3, r2, #1
   5cb64:	movlt	r4, r3
   5cb68:	str	r3, [r1, #96]	; 0x60
   5cb6c:	ldr	r1, [sp, #24]
   5cb70:	ldr	r3, [r1]
   5cb74:	ldrb	r3, [r3, #69]	; 0x45
   5cb78:	cmp	r3, #0
   5cb7c:	moveq	r3, r1
   5cb80:	addeq	r4, r4, r4, lsl #2
   5cb84:	ldreq	r3, [r3, #4]
   5cb88:	ldrne	r3, [sp, #128]	; 0x80
   5cb8c:	addeq	r3, r3, r4, lsl #2
   5cb90:	str	r2, [r3, #8]
   5cb94:	ldr	r2, [r8, #800]	; 0x320
   5cb98:	ldrb	r1, [r8, #41]	; 0x29
   5cb9c:	ldr	r0, [sp, #40]	; 0x28
   5cba0:	ldr	r3, [r2, #36]	; 0x24
   5cba4:	cmp	r1, #0
   5cba8:	movne	r0, #1
   5cbac:	ands	r3, r3, #512	; 0x200
   5cbb0:	str	r0, [sp, #40]	; 0x28
   5cbb4:	beq	5cbd8 <fputs@plt+0x4bac4>
   5cbb8:	ldr	r3, [r2, #28]
   5cbbc:	cmp	r9, #0
   5cbc0:	streq	r3, [sp, #60]	; 0x3c
   5cbc4:	beq	5cd28 <fputs@plt+0x4bc14>
   5cbc8:	ldr	r2, [sp, #60]	; 0x3c
   5cbcc:	cmp	r3, r2
   5cbd0:	movne	r3, #0
   5cbd4:	beq	5cd28 <fputs@plt+0x4bc14>
   5cbd8:	str	r3, [sp, #60]	; 0x3c
   5cbdc:	mov	r0, r8
   5cbe0:	bl	2f46c <fputs@plt+0x1e358>
   5cbe4:	ldr	r3, [sp, #36]	; 0x24
   5cbe8:	ldr	ip, [r3, #12]
   5cbec:	add	r9, r9, #1
   5cbf0:	cmp	ip, r9
   5cbf4:	bgt	5c948 <fputs@plt+0x4b834>
   5cbf8:	ldr	r2, [sp, #16]
   5cbfc:	ldr	r3, [sp, #20]
   5cc00:	ldr	sl, [sp, #84]	; 0x54
   5cc04:	add	r3, r3, r2
   5cc08:	ldr	r2, [sp, #60]	; 0x3c
   5cc0c:	add	r3, sl, r3, lsl #4
   5cc10:	cmp	r2, #0
   5cc14:	str	r2, [r3, #792]	; 0x318
   5cc18:	ldrne	r2, [sp, #80]	; 0x50
   5cc1c:	strne	r2, [r3, #744]	; 0x2e8
   5cc20:	ldr	r2, [sp, #76]	; 0x4c
   5cc24:	cmp	r2, #0
   5cc28:	beq	5cc40 <fputs@plt+0x4bb2c>
   5cc2c:	mov	r3, #0
   5cc30:	str	r3, [r2, #12]
   5cc34:	mov	r1, r2
   5cc38:	ldr	r0, [sp, #64]	; 0x40
   5cc3c:	bl	23a00 <fputs@plt+0x128ec>
   5cc40:	ldr	r3, [sp, #120]	; 0x78
   5cc44:	ldr	r2, [sp, #24]
   5cc48:	cmp	r3, #0
   5cc4c:	ldr	r3, [sp, #24]
   5cc50:	ldr	r0, [r3, #32]
   5cc54:	sublt	r3, r0, #1
   5cc58:	strlt	r3, [sp, #120]	; 0x78
   5cc5c:	ldr	r3, [r2]
   5cc60:	ldrb	r3, [r3, #69]	; 0x45
   5cc64:	cmp	r3, #0
   5cc68:	bne	5d2fc <fputs@plt+0x4c1e8>
   5cc6c:	ldr	r3, [sp, #120]	; 0x78
   5cc70:	ldr	r2, [r2, #4]
   5cc74:	add	r3, r3, r3, lsl #2
   5cc78:	add	r2, r2, r3, lsl #2
   5cc7c:	ldr	r1, [sp, #16]
   5cc80:	ldr	r3, [sp, #20]
   5cc84:	ldr	r4, [sp, #24]
   5cc88:	add	r3, r3, r1
   5cc8c:	mov	r1, #0
   5cc90:	add	r3, sl, r3, lsl #4
   5cc94:	str	r0, [r2, #4]
   5cc98:	ldr	r3, [r3, #748]	; 0x2ec
   5cc9c:	mov	r2, r1
   5cca0:	str	r1, [sp]
   5cca4:	mov	r0, r4
   5cca8:	mov	r1, #13
   5ccac:	bl	2e760 <fputs@plt+0x1d64c>
   5ccb0:	ldr	r2, [r4, #24]
   5ccb4:	ldr	r3, [sp, #104]	; 0x68
   5ccb8:	mvn	r1, r3
   5ccbc:	ldr	r3, [r2, #120]	; 0x78
   5ccc0:	cmp	r3, #0
   5ccc4:	movne	r0, r4
   5ccc8:	ldrne	r0, [r0, #32]
   5cccc:	strne	r0, [r3, r1, lsl #2]
   5ccd0:	ldr	r3, [sp, #24]
   5ccd4:	ldr	r3, [r3, #32]
   5ccd8:	sub	r3, r3, #1
   5ccdc:	str	r3, [r2, #96]	; 0x60
   5cce0:	ldrb	r3, [sl, #43]	; 0x2b
   5cce4:	cmp	r3, #1
   5cce8:	bls	5ccf8 <fputs@plt+0x4bbe4>
   5ccec:	ldr	r1, [sp, #72]	; 0x48
   5ccf0:	ldr	r0, [sp, #64]	; 0x40
   5ccf4:	bl	1d100 <fputs@plt+0xbfec>
   5ccf8:	ldr	r3, [sp, #40]	; 0x28
   5ccfc:	cmp	r3, #0
   5cd00:	bne	5b8f0 <fputs@plt+0x4a7dc>
   5cd04:	ldr	r3, [sp, #32]
   5cd08:	ldr	r2, [sp, #124]	; 0x7c
   5cd0c:	add	r1, r3, #72	; 0x48
   5cd10:	mov	r0, r3
   5cd14:	bl	20558 <fputs@plt+0xf444>
   5cd18:	b	5b8f0 <fputs@plt+0x4a7dc>
   5cd1c:	mov	r3, #0
   5cd20:	ldrh	r3, [r3, #50]	; 0x32
   5cd24:	udf	#0
   5cd28:	ldrb	r3, [sl, #42]	; 0x2a
   5cd2c:	tst	r3, #32
   5cd30:	beq	5d0f4 <fputs@plt+0x4bfe0>
   5cd34:	ldr	r2, [sp, #60]	; 0x3c
   5cd38:	ldrb	r3, [r2, #55]	; 0x37
   5cd3c:	and	r3, r3, #3
   5cd40:	cmp	r3, #2
   5cd44:	mov	r3, r2
   5cd48:	moveq	r3, #0
   5cd4c:	ldr	r2, [pc, #-2584]	; 5c33c <fputs@plt+0x4b228>
   5cd50:	str	r3, [sp, #60]	; 0x3c
   5cd54:	ldr	r3, [sp, #44]	; 0x2c
   5cd58:	movne	r3, r2
   5cd5c:	str	r3, [sp, #44]	; 0x2c
   5cd60:	b	5cbdc <fputs@plt+0x4bac8>
   5cd64:	mov	r3, #0
   5cd68:	str	r3, [sp]
   5cd6c:	ldr	r2, [sp, #100]	; 0x64
   5cd70:	ldr	r3, [sp, #104]	; 0x68
   5cd74:	mov	r1, #14
   5cd78:	ldr	r0, [sp, #24]
   5cd7c:	bl	2e760 <fputs@plt+0x1d64c>
   5cd80:	b	5cb94 <fputs@plt+0x4ba80>
   5cd84:	ldr	r3, [sp, #32]
   5cd88:	mov	r2, r5
   5cd8c:	add	r1, r3, #72	; 0x48
   5cd90:	mov	r0, r3
   5cd94:	bl	20558 <fputs@plt+0xf444>
   5cd98:	ldr	r2, [sp, #16]
   5cd9c:	ldr	r3, [sp, #20]
   5cda0:	ldr	r0, [sp, #28]
   5cda4:	add	r3, r3, r2
   5cda8:	ldr	r2, [sp, #24]
   5cdac:	add	r3, sl, r3, lsl #4
   5cdb0:	ldr	r1, [r2, #32]
   5cdb4:	mov	r2, #7
   5cdb8:	str	r0, [r3, #784]	; 0x310
   5cdbc:	str	r1, [r3, #788]	; 0x314
   5cdc0:	strb	r2, [r3, #781]	; 0x30d
   5cdc4:	b	5be6c <fputs@plt+0x4ad58>
   5cdc8:	cmp	r3, #0
   5cdcc:	moveq	r7, #80	; 0x50
   5cdd0:	beq	5cd84 <fputs@plt+0x4bc70>
   5cdd4:	mov	r7, #82	; 0x52
   5cdd8:	b	5be2c <fputs@plt+0x4ad18>
   5cddc:	ldr	r3, [fp, #76]	; 0x4c
   5cde0:	add	r2, r3, #1
   5cde4:	str	r2, [sp, #96]	; 0x60
   5cde8:	ldr	r2, [sp, #92]	; 0x5c
   5cdec:	add	r3, r2, r3
   5cdf0:	str	r3, [fp, #76]	; 0x4c
   5cdf4:	b	5ca64 <fputs@plt+0x4b950>
   5cdf8:	ldr	r3, [pc, #-2764]	; 5c334 <fputs@plt+0x4b220>
   5cdfc:	add	r3, pc, r3
   5ce00:	add	r3, r3, #4
   5ce04:	b	5c068 <fputs@plt+0x4af54>
   5ce08:	ldr	r4, [sp, #36]	; 0x24
   5ce0c:	ldr	r6, [sp, #80]	; 0x50
   5ce10:	mov	r3, r4
   5ce14:	mov	r2, r9
   5ce18:	mov	r1, #108	; 0x6c
   5ce1c:	mov	r0, r6
   5ce20:	str	r4, [sp]
   5ce24:	bl	2e760 <fputs@plt+0x1d64c>
   5ce28:	mov	r1, #13
   5ce2c:	mov	r0, r6
   5ce30:	mov	r3, r4
   5ce34:	str	r4, [sp]
   5ce38:	mov	r2, r4
   5ce3c:	bl	2e760 <fputs@plt+0x1d64c>
   5ce40:	mov	r1, #66	; 0x42
   5ce44:	mov	r6, r0
   5ce48:	b	5bff0 <fputs@plt+0x4aedc>
   5ce4c:	ldr	r2, [sp, #28]
   5ce50:	ldr	r1, [sp, #96]	; 0x60
   5ce54:	cmp	r2, r1
   5ce58:	beq	5c654 <fputs@plt+0x4b540>
   5ce5c:	ldr	r4, [r3, #8]
   5ce60:	cmp	r4, #0
   5ce64:	bne	5ce78 <fputs@plt+0x4bd64>
   5ce68:	b	5cd1c <fputs@plt+0x4bc08>
   5ce6c:	ldr	r4, [r4, #20]
   5ce70:	cmp	r4, #0
   5ce74:	beq	5cd1c <fputs@plt+0x4bc08>
   5ce78:	ldrb	r3, [r4, #55]	; 0x37
   5ce7c:	and	r3, r3, #3
   5ce80:	cmp	r3, #2
   5ce84:	bne	5ce6c <fputs@plt+0x4bd58>
   5ce88:	ldrh	r3, [r4, #50]	; 0x32
   5ce8c:	ldr	r2, [fp, #60]	; 0x3c
   5ce90:	cmp	r3, r2
   5ce94:	suble	r2, r2, r3
   5ce98:	ldrgt	r2, [fp, #76]	; 0x4c
   5ce9c:	ldrle	r8, [fp, #64]	; 0x40
   5cea0:	addgt	r8, r2, #1
   5cea4:	addle	r1, r3, r8
   5cea8:	addgt	r2, r3, r2
   5ceac:	strle	r2, [fp, #60]	; 0x3c
   5ceb0:	strle	r1, [fp, #64]	; 0x40
   5ceb4:	strgt	r2, [fp, #76]	; 0x4c
   5ceb8:	cmp	r3, #0
   5cebc:	beq	5cf64 <fputs@plt+0x4be50>
   5cec0:	str	fp, [sp, #32]
   5cec4:	str	r5, [sp, #44]	; 0x2c
   5cec8:	str	sl, [sp, #60]	; 0x3c
   5cecc:	ldr	r6, [sp, #40]	; 0x28
   5ced0:	ldr	r5, [sp, #100]	; 0x64
   5ced4:	ldr	fp, [sp, #96]	; 0x60
   5ced8:	ldr	sl, [sp, #24]
   5cedc:	mvn	r9, #0
   5cee0:	mov	r7, #47	; 0x2f
   5cee4:	ldrh	r0, [r5, #52]	; 0x34
   5cee8:	ldr	r2, [r4, #4]
   5ceec:	lsl	r3, r6, #1
   5cef0:	cmp	r0, #0
   5cef4:	ldrsh	ip, [r2, r3]
   5cef8:	ldr	r2, [r5, #4]
   5cefc:	beq	5cf2c <fputs@plt+0x4be18>
   5cf00:	ldrsh	r3, [r2]
   5cf04:	cmp	r3, ip
   5cf08:	ldrne	r3, [sp, #40]	; 0x28
   5cf0c:	bne	5cf20 <fputs@plt+0x4be0c>
   5cf10:	b	5d4c8 <fputs@plt+0x4c3b4>
   5cf14:	ldrsh	r1, [r2, #2]!
   5cf18:	cmp	r1, ip
   5cf1c:	beq	5cf84 <fputs@plt+0x4be70>
   5cf20:	add	r3, r3, #1
   5cf24:	cmp	r0, r3
   5cf28:	bne	5cf14 <fputs@plt+0x4be00>
   5cf2c:	mov	r3, r9
   5cf30:	add	r2, r8, r6
   5cf34:	str	r2, [sp]
   5cf38:	mov	r1, r7
   5cf3c:	mov	r2, fp
   5cf40:	mov	r0, sl
   5cf44:	bl	2e760 <fputs@plt+0x1d64c>
   5cf48:	ldrh	r3, [r4, #50]	; 0x32
   5cf4c:	add	r6, r6, #1
   5cf50:	cmp	r3, r6
   5cf54:	bgt	5cee4 <fputs@plt+0x4bdd0>
   5cf58:	ldr	fp, [sp, #32]
   5cf5c:	ldr	r5, [sp, #44]	; 0x2c
   5cf60:	ldr	sl, [sp, #60]	; 0x3c
   5cf64:	str	r3, [sp, #4]
   5cf68:	str	r8, [sp]
   5cf6c:	ldr	r3, [sp, #56]	; 0x38
   5cf70:	ldr	r2, [sp, #28]
   5cf74:	mov	r1, #68	; 0x44
   5cf78:	ldr	r0, [sp, #24]
   5cf7c:	bl	2e83c <fputs@plt+0x1d728>
   5cf80:	b	5c654 <fputs@plt+0x4b540>
   5cf84:	sxth	r3, r3
   5cf88:	b	5cf30 <fputs@plt+0x4be1c>
   5cf8c:	ldrd	r0, [r6]
   5cf90:	b	5ba9c <fputs@plt+0x4a988>
   5cf94:	ldr	r3, [sp, #36]	; 0x24
   5cf98:	cmp	r3, #0
   5cf9c:	ldr	r3, [sp, #24]
   5cfa0:	ldr	r2, [r3, #32]
   5cfa4:	bne	5d5cc <fputs@plt+0x4c4b8>
   5cfa8:	ldr	r1, [sp, #16]
   5cfac:	ldr	r3, [sp, #20]
   5cfb0:	add	r3, r3, r1
   5cfb4:	mov	r1, #7
   5cfb8:	add	r3, sl, r3, lsl #4
   5cfbc:	ldr	r0, [sp, #28]
   5cfc0:	str	r2, [r3, #788]	; 0x314
   5cfc4:	str	r0, [r3, #784]	; 0x310
   5cfc8:	strb	r1, [r3, #781]	; 0x30d
   5cfcc:	b	5b8f0 <fputs@plt+0x4a7dc>
   5cfd0:	mov	r3, #0
   5cfd4:	mov	r2, #48	; 0x30
   5cfd8:	ldr	r0, [sp, #64]	; 0x40
   5cfdc:	str	r1, [sp, #32]
   5cfe0:	bl	253e0 <fputs@plt+0x142cc>
   5cfe4:	ldr	r1, [sp, #32]
   5cfe8:	subs	r3, r0, #0
   5cfec:	str	r3, [sp, #28]
   5cff0:	beq	5bae8 <fputs@plt+0x4a9d4>
   5cff4:	ldr	lr, [r1]
   5cff8:	ldr	ip, [sp, #28]
   5cffc:	ldm	lr!, {r0, r1, r2, r3}
   5d000:	stmia	ip!, {r0, r1, r2, r3}
   5d004:	ldm	lr!, {r0, r1, r2, r3}
   5d008:	ldr	r8, [r8, #12]
   5d00c:	stmia	ip!, {r0, r1, r2, r3}
   5d010:	ldm	lr, {r0, r1, r2, r3}
   5d014:	stm	ip, {r0, r1, r2, r3}
   5d018:	mov	r0, fp
   5d01c:	ldr	r1, [sp, #28]
   5d020:	mov	r3, #16
   5d024:	ldr	r2, [sp, #56]	; 0x38
   5d028:	str	r8, [r1, #12]
   5d02c:	mov	r8, r1
   5d030:	bl	649dc <fputs@plt+0x538c8>
   5d034:	mov	r1, r8
   5d038:	ldr	r0, [sp, #64]	; 0x40
   5d03c:	bl	1d100 <fputs@plt+0xbfec>
   5d040:	b	5bae8 <fputs@plt+0x4a9d4>
   5d044:	ldr	r2, [sp, #20]
   5d048:	ldr	r1, [sp, #16]
   5d04c:	ldr	r3, [pc, #-3356]	; 5c338 <fputs@plt+0x4b224>
   5d050:	add	r4, r2, r1
   5d054:	ldr	r2, [sp, #36]	; 0x24
   5d058:	add	r3, pc, r3
   5d05c:	add	r3, r3, r2
   5d060:	add	r4, sl, r4, lsl #4
   5d064:	ldrb	r2, [r3, #3304]	; 0xce8
   5d068:	ldrb	r1, [r3, #3308]	; 0xcec
   5d06c:	mov	r3, r9
   5d070:	strb	r2, [r4, #781]	; 0x30d
   5d074:	ldr	r2, [sp, #28]
   5d078:	str	r2, [r4, #784]	; 0x310
   5d07c:	str	r0, [sp]
   5d080:	ldr	r0, [sp, #24]
   5d084:	bl	2e760 <fputs@plt+0x1d64c>
   5d088:	mov	r3, #1
   5d08c:	strb	r3, [r4, #783]	; 0x30f
   5d090:	add	r0, r0, r3
   5d094:	str	r0, [r4, #788]	; 0x314
   5d098:	b	5b8f0 <fputs@plt+0x4a7dc>
   5d09c:	ldr	r3, [sp, #116]	; 0x74
   5d0a0:	str	r4, [sp, #4]
   5d0a4:	str	r3, [sp]
   5d0a8:	mov	r1, sl
   5d0ac:	mov	r3, r7
   5d0b0:	mvn	r2, #0
   5d0b4:	mov	r0, fp
   5d0b8:	bl	44308 <fputs@plt+0x331f4>
   5d0bc:	ldr	r5, [sp, #24]
   5d0c0:	mov	r3, r4
   5d0c4:	ldr	r2, [sp, #108]	; 0x6c
   5d0c8:	mov	r1, #131	; 0x83
   5d0cc:	str	r0, [sp]
   5d0d0:	mov	r0, r5
   5d0d4:	bl	2e760 <fputs@plt+0x1d64c>
   5d0d8:	ldr	r2, [sp, #88]	; 0x58
   5d0dc:	mvn	r3, #13
   5d0e0:	mov	r4, r0
   5d0e4:	mov	r1, r0
   5d0e8:	mov	r0, r5
   5d0ec:	bl	24588 <fputs@plt+0x13474>
   5d0f0:	b	5cb30 <fputs@plt+0x4ba1c>
   5d0f4:	ldr	r3, [pc, #-3520]	; 5c33c <fputs@plt+0x4b228>
   5d0f8:	str	r3, [sp, #44]	; 0x2c
   5d0fc:	b	5cbdc <fputs@plt+0x4bac8>
   5d100:	ldr	r3, [sp, #132]	; 0x84
   5d104:	str	r4, [sp, #8]
   5d108:	ldr	r1, [sp, #16]
   5d10c:	ldrb	r2, [r3, #780]	; 0x30c
   5d110:	mov	r0, fp
   5d114:	add	r3, r8, #800	; 0x320
   5d118:	stm	sp, {r1, r2}
   5d11c:	add	r2, r8, #780	; 0x30c
   5d120:	ldr	r1, [sp, #72]	; 0x48
   5d124:	bl	44684 <fputs@plt+0x33570>
   5d128:	b	5c9d0 <fputs@plt+0x4b8bc>
   5d12c:	mov	r3, #0
   5d130:	str	r3, [sp]
   5d134:	mov	r2, r6
   5d138:	mov	r3, r7
   5d13c:	mov	r1, #76	; 0x4c
   5d140:	ldr	r0, [sp, #24]
   5d144:	bl	2e760 <fputs@plt+0x1d64c>
   5d148:	b	5c520 <fputs@plt+0x4b40c>
   5d14c:	ldr	r2, [sp, #24]
   5d150:	ldr	r3, [r2]
   5d154:	ldrb	r3, [r3, #69]	; 0x45
   5d158:	cmp	r3, #0
   5d15c:	bne	5d4a0 <fputs@plt+0x4c38c>
   5d160:	mov	r3, r2
   5d164:	ldr	r2, [r2, #32]
   5d168:	ldr	r3, [r3, #4]
   5d16c:	sub	r2, r2, #1
   5d170:	add	r2, r2, r2, lsl #2
   5d174:	add	r3, r3, r2, lsl #2
   5d178:	ldr	r2, [sp, #32]
   5d17c:	ldr	r1, [r2, #36]	; 0x24
   5d180:	mov	r2, #1
   5d184:	str	r1, [r3, #12]
   5d188:	strb	r2, [r3, #3]
   5d18c:	b	5c3ec <fputs@plt+0x4b2d8>
   5d190:	mov	r3, #0
   5d194:	str	r3, [sp]
   5d198:	mov	r2, r6
   5d19c:	mov	r3, r7
   5d1a0:	mov	r1, #76	; 0x4c
   5d1a4:	ldr	r0, [sp, #24]
   5d1a8:	bl	2e760 <fputs@plt+0x1d64c>
   5d1ac:	b	5c3fc <fputs@plt+0x4b2e8>
   5d1b0:	ldr	r2, [sp, #24]
   5d1b4:	ldr	r3, [r2]
   5d1b8:	ldrb	r3, [r3, #69]	; 0x45
   5d1bc:	cmp	r3, #0
   5d1c0:	bne	5d478 <fputs@plt+0x4c364>
   5d1c4:	mov	r3, r2
   5d1c8:	ldr	r2, [r2, #32]
   5d1cc:	ldr	r3, [r3, #4]
   5d1d0:	sub	r2, r2, #1
   5d1d4:	add	r2, r2, r2, lsl #2
   5d1d8:	add	r3, r3, r2, lsl #2
   5d1dc:	ldr	r2, [sp, #32]
   5d1e0:	ldr	r1, [r2, #36]	; 0x24
   5d1e4:	mov	r2, #1
   5d1e8:	str	r1, [r3, #12]
   5d1ec:	strb	r2, [r3, #3]
   5d1f0:	b	5c510 <fputs@plt+0x4b3fc>
   5d1f4:	sub	r9, r9, ip
   5d1f8:	sub	r7, r9, #1
   5d1fc:	mov	r3, r4
   5d200:	add	r2, r7, r7, lsl #3
   5d204:	ldr	r0, [sp, #64]	; 0x40
   5d208:	lsl	r2, r2, #3
   5d20c:	add	r2, r2, #80	; 0x50
   5d210:	bl	253e0 <fputs@plt+0x142cc>
   5d214:	subs	r3, r0, #0
   5d218:	mov	r4, r3
   5d21c:	str	r3, [sp, #72]	; 0x48
   5d220:	beq	5d564 <fputs@plt+0x4c450>
   5d224:	mov	r5, #72	; 0x48
   5d228:	mov	r0, r3
   5d22c:	mla	r1, r5, r6, r8
   5d230:	uxtb	r3, r9
   5d234:	str	r3, [r4, #4]
   5d238:	add	r1, r1, #8
   5d23c:	str	r3, [r0], #8
   5d240:	mov	r2, r5
   5d244:	bl	10f7c <memcpy@plt>
   5d248:	ldr	r6, [sl, #4]
   5d24c:	cmp	r7, #0
   5d250:	add	r6, r6, #8
   5d254:	ble	5c7b0 <fputs@plt+0x4b69c>
   5d258:	ldr	r7, [sp, #32]
   5d25c:	add	r3, r4, #80	; 0x50
   5d260:	mov	r4, #1
   5d264:	ldrb	r1, [r7, #124]	; 0x7c
   5d268:	mov	r0, r3
   5d26c:	mov	r2, r5
   5d270:	add	r4, r4, #1
   5d274:	add	r1, r1, r1, lsl #3
   5d278:	add	r7, r7, #80	; 0x50
   5d27c:	add	r1, r6, r1, lsl #3
   5d280:	bl	10f7c <memcpy@plt>
   5d284:	cmp	r9, r4
   5d288:	add	r3, r0, #72	; 0x48
   5d28c:	bne	5d264 <fputs@plt+0x4c150>
   5d290:	b	5c7b0 <fputs@plt+0x4b69c>
   5d294:	mov	r0, fp
   5d298:	bl	200f0 <fputs@plt+0xefdc>
   5d29c:	b	5bdcc <fputs@plt+0x4acb8>
   5d2a0:	mov	r9, #1
   5d2a4:	b	5c3b4 <fputs@plt+0x4b2a0>
   5d2a8:	ldr	r3, [sp, #88]	; 0x58
   5d2ac:	cmp	r3, #0
   5d2b0:	beq	5d68c <fputs@plt+0x4c578>
   5d2b4:	ldr	r3, [sp, #88]	; 0x58
   5d2b8:	ldrh	r3, [r3, #18]
   5d2bc:	tst	r3, #40	; 0x28
   5d2c0:	ldr	r3, [sp, #72]	; 0x48
   5d2c4:	movne	r9, #1
   5d2c8:	moveq	r9, #0
   5d2cc:	adds	r6, r3, #0
   5d2d0:	movne	r6, #1
   5d2d4:	ldr	r3, [sp, #132]	; 0x84
   5d2d8:	cmp	r3, #0
   5d2dc:	bne	5d500 <fputs@plt+0x4c3ec>
   5d2e0:	ldr	r4, [sp, #72]	; 0x48
   5d2e4:	mov	r8, #1
   5d2e8:	b	5c460 <fputs@plt+0x4b34c>
   5d2ec:	mov	r3, #0
   5d2f0:	str	r3, [sp, #116]	; 0x74
   5d2f4:	str	r3, [sp, #108]	; 0x6c
   5d2f8:	b	5c848 <fputs@plt+0x4b734>
   5d2fc:	ldr	r2, [pc, #-4036]	; 5c340 <fputs@plt+0x4b22c>
   5d300:	add	r2, pc, r2
   5d304:	add	r2, r2, #4
   5d308:	b	5cc7c <fputs@plt+0x4bb68>
   5d30c:	ldr	r5, [sp, #24]
   5d310:	ldr	r6, [sp, #116]	; 0x74
   5d314:	ldr	r3, [sp, #92]	; 0x5c
   5d318:	ldr	r2, [sp, #96]	; 0x60
   5d31c:	mov	r1, #49	; 0x31
   5d320:	str	r6, [sp]
   5d324:	mov	r0, r5
   5d328:	bl	2e760 <fputs@plt+0x1d64c>
   5d32c:	mov	r3, #0
   5d330:	str	r3, [sp]
   5d334:	ldr	r2, [sp, #108]	; 0x6c
   5d338:	mov	r3, r6
   5d33c:	mov	r1, #110	; 0x6e
   5d340:	mov	r0, r5
   5d344:	bl	2e760 <fputs@plt+0x1d64c>
   5d348:	ldr	r3, [r5]
   5d34c:	ldrb	r3, [r3, #69]	; 0x45
   5d350:	cmp	r3, #0
   5d354:	bne	5cb04 <fputs@plt+0x4b9f0>
   5d358:	mov	r1, #16
   5d35c:	ldr	r0, [sp, #24]
   5d360:	bl	1f968 <fputs@plt+0xe854>
   5d364:	b	5cb04 <fputs@plt+0x4b9f0>
   5d368:	ldr	r4, [sl]
   5d36c:	ldr	r0, [sp, #28]
   5d370:	ldr	r3, [sp, #40]	; 0x28
   5d374:	ldr	r6, [r4, #8]
   5d378:	ldr	r2, [sp, #96]	; 0x60
   5d37c:	str	r0, [sp]
   5d380:	mov	r1, #112	; 0x70
   5d384:	mov	r0, r6
   5d388:	bl	2e760 <fputs@plt+0x1d64c>
   5d38c:	ldrh	r3, [sl, #36]	; 0x24
   5d390:	tst	r3, #32
   5d394:	beq	5c654 <fputs@plt+0x4b540>
   5d398:	ldr	r3, [r4, #416]	; 0x1a0
   5d39c:	cmp	r3, #0
   5d3a0:	moveq	r3, r4
   5d3a4:	ldr	r3, [r3, #336]	; 0x150
   5d3a8:	cmp	r3, #0
   5d3ac:	bne	5c654 <fputs@plt+0x4b540>
   5d3b0:	ldr	r8, [sp, #100]	; 0x64
   5d3b4:	ldr	r3, [sp, #40]	; 0x28
   5d3b8:	ldr	r0, [r4]
   5d3bc:	ldr	r7, [r8, #12]
   5d3c0:	ldrsh	r2, [r7, #34]	; 0x22
   5d3c4:	add	r2, r2, #1
   5d3c8:	lsl	r2, r2, #2
   5d3cc:	bl	25490 <fputs@plt+0x1437c>
   5d3d0:	subs	r2, r0, #0
   5d3d4:	beq	5c654 <fputs@plt+0x4b540>
   5d3d8:	ldrh	r0, [r8, #52]	; 0x34
   5d3dc:	ldrsh	r3, [r7, #34]	; 0x22
   5d3e0:	sub	r0, r0, #1
   5d3e4:	cmp	r0, #0
   5d3e8:	str	r3, [r2]
   5d3ec:	ble	5d424 <fputs@plt+0x4c310>
   5d3f0:	ldr	r3, [sp, #100]	; 0x64
   5d3f4:	ldr	r1, [r3, #4]
   5d3f8:	mov	r3, #1
   5d3fc:	sub	r1, r1, #2
   5d400:	ldrsh	ip, [r1, #2]!
   5d404:	cmp	ip, #0
   5d408:	addge	ip, ip, #1
   5d40c:	movlt	lr, r3
   5d410:	movge	lr, r3
   5d414:	strge	r3, [r2, ip, lsl #2]
   5d418:	cmp	r0, lr
   5d41c:	add	r3, r3, #1
   5d420:	bgt	5d400 <fputs@plt+0x4c2ec>
   5d424:	mov	r0, r6
   5d428:	mvn	r3, #14
   5d42c:	mvn	r1, #0
   5d430:	bl	24588 <fputs@plt+0x13474>
   5d434:	b	5c654 <fputs@plt+0x4b540>
   5d438:	mov	r3, r8
   5d43c:	ldr	r0, [sp, #64]	; 0x40
   5d440:	bl	263b8 <fputs@plt+0x152a4>
   5d444:	mov	r1, r6
   5d448:	mov	r2, r0
   5d44c:	ldr	r0, [sp, #64]	; 0x40
   5d450:	bl	2498c <fputs@plt+0x13878>
   5d454:	ldr	ip, [sl, #340]	; 0x154
   5d458:	mov	r6, r0
   5d45c:	b	5c8c0 <fputs@plt+0x4b7ac>
   5d460:	mov	r3, r4
   5d464:	mvn	r2, #0
   5d468:	ldr	r1, [sp, #28]
   5d46c:	mov	r0, fp
   5d470:	bl	1ffa0 <fputs@plt+0xee8c>
   5d474:	b	5bea4 <fputs@plt+0x4ad90>
   5d478:	ldr	r3, [pc, #552]	; 5d6a8 <fputs@plt+0x4c594>
   5d47c:	add	r3, pc, r3
   5d480:	add	r3, r3, #4
   5d484:	b	5d1dc <fputs@plt+0x4c0c8>
   5d488:	mov	r1, r6
   5d48c:	add	r3, sp, #144	; 0x90
   5d490:	mov	r2, #1
   5d494:	mov	r0, fp
   5d498:	bl	2eb5c <fputs@plt+0x1da48>
   5d49c:	b	5c548 <fputs@plt+0x4b434>
   5d4a0:	ldr	r3, [pc, #516]	; 5d6ac <fputs@plt+0x4c598>
   5d4a4:	add	r3, pc, r3
   5d4a8:	add	r3, r3, #4
   5d4ac:	b	5d178 <fputs@plt+0x4c064>
   5d4b0:	ldr	r3, [fp, #72]	; 0x48
   5d4b4:	mov	r2, #0
   5d4b8:	add	r3, r3, #1
   5d4bc:	str	r3, [fp, #72]	; 0x48
   5d4c0:	ldrh	r3, [r2, #50]	; 0x32
   5d4c4:	udf	#0
   5d4c8:	ldr	r3, [sp, #40]	; 0x28
   5d4cc:	b	5cf30 <fputs@plt+0x4be1c>
   5d4d0:	ldr	r9, [sp, #88]	; 0x58
   5d4d4:	ldr	ip, [sp, #72]	; 0x48
   5d4d8:	ldr	r2, [sp, #84]	; 0x54
   5d4dc:	str	r9, [sp]
   5d4e0:	add	r3, ip, r2
   5d4e4:	mov	r1, #25
   5d4e8:	add	ip, ip, #1
   5d4ec:	mov	r2, r9
   5d4f0:	ldr	r0, [sp, #24]
   5d4f4:	str	ip, [sp, #108]	; 0x6c
   5d4f8:	bl	2e760 <fputs@plt+0x1d64c>
   5d4fc:	b	5c554 <fputs@plt+0x4b440>
   5d500:	ldr	r4, [sp, #72]	; 0x48
   5d504:	ldr	r1, [sp, #84]	; 0x54
   5d508:	mov	r2, #0
   5d50c:	add	r3, r4, r1
   5d510:	str	r2, [sp]
   5d514:	mov	r1, #25
   5d518:	ldr	r0, [sp, #24]
   5d51c:	mov	r8, r2
   5d520:	add	r4, r4, #1
   5d524:	bl	2e760 <fputs@plt+0x1d64c>
   5d528:	mov	r6, #1
   5d52c:	b	5c460 <fputs@plt+0x4b34c>
   5d530:	mov	r3, #0
   5d534:	str	r3, [sp, #76]	; 0x4c
   5d538:	b	5c8f4 <fputs@plt+0x4b7e0>
   5d53c:	ldr	r3, [fp, #76]	; 0x4c
   5d540:	mov	r2, r1
   5d544:	add	r3, r3, #1
   5d548:	str	r3, [fp, #76]	; 0x4c
   5d54c:	ldr	r0, [sp, #24]
   5d550:	str	r1, [sp]
   5d554:	mov	r1, #25
   5d558:	str	r3, [sp, #108]	; 0x6c
   5d55c:	bl	2e760 <fputs@plt+0x1d64c>
   5d560:	b	5c838 <fputs@plt+0x4b724>
   5d564:	ldrd	r0, [sp, #48]	; 0x30
   5d568:	b	5ba9c <fputs@plt+0x4a988>
   5d56c:	mov	r3, r4
   5d570:	mvn	r2, #0
   5d574:	ldr	r1, [sp, #28]
   5d578:	mov	r0, fp
   5d57c:	bl	1ffa0 <fputs@plt+0xee8c>
   5d580:	b	5c63c <fputs@plt+0x4b528>
   5d584:	ldr	r2, [sp, #16]
   5d588:	ldr	r3, [sp, #20]
   5d58c:	add	r3, r3, r2
   5d590:	mov	r2, #0
   5d594:	add	r3, sl, r3, lsl #4
   5d598:	str	r2, [sp, #40]	; 0x28
   5d59c:	str	r2, [r3, #792]	; 0x318
   5d5a0:	b	5cc20 <fputs@plt+0x4bb0c>
   5d5a4:	ldrh	r3, [r5, #30]
   5d5a8:	asr	r3, r3, r4
   5d5ac:	tst	r3, #1
   5d5b0:	beq	5b608 <fputs@plt+0x4a4f4>
   5d5b4:	ldr	r3, [sp, #32]
   5d5b8:	mov	r2, r8
   5d5bc:	add	r1, r3, #72	; 0x48
   5d5c0:	mov	r0, r3
   5d5c4:	bl	20558 <fputs@plt+0xf444>
   5d5c8:	b	5b710 <fputs@plt+0x4a5fc>
   5d5cc:	ldr	r1, [sp, #16]
   5d5d0:	ldr	r3, [sp, #20]
   5d5d4:	add	r3, r3, r1
   5d5d8:	mov	r1, #6
   5d5dc:	b	5cfb8 <fputs@plt+0x4bea4>
   5d5e0:	ldr	r0, [sp, #104]	; 0x68
   5d5e4:	ldr	r1, [sp, #92]	; 0x5c
   5d5e8:	ldr	ip, [sp, #88]	; 0x58
   5d5ec:	str	r0, [sp, #124]	; 0x7c
   5d5f0:	str	ip, [sp, #92]	; 0x5c
   5d5f4:	str	r0, [sp, #132]	; 0x84
   5d5f8:	str	r1, [sp, #88]	; 0x58
   5d5fc:	str	r3, [sp, #104]	; 0x68
   5d600:	b	5bf20 <fputs@plt+0x4ae0c>
   5d604:	ldr	r4, [sp, #92]	; 0x5c
   5d608:	ldr	r3, [sp, #116]	; 0x74
   5d60c:	ldr	r5, [sp, #96]	; 0x60
   5d610:	ldr	r6, [sp, #24]
   5d614:	str	r3, [sp]
   5d618:	mov	r2, r5
   5d61c:	mov	r3, r4
   5d620:	mov	r1, #49	; 0x31
   5d624:	mov	r0, r6
   5d628:	bl	2e760 <fputs@plt+0x1d64c>
   5d62c:	ldr	r2, [sp, #88]	; 0x58
   5d630:	ldr	r3, [sp, #116]	; 0x74
   5d634:	str	r2, [sp]
   5d638:	mov	r1, #110	; 0x6e
   5d63c:	ldr	r2, [sp, #108]	; 0x6c
   5d640:	mov	r0, r6
   5d644:	bl	2e760 <fputs@plt+0x1d64c>
   5d648:	mov	r2, r4
   5d64c:	mov	r1, r5
   5d650:	mov	r0, fp
   5d654:	bl	22234 <fputs@plt+0x11120>
   5d658:	ldr	r3, [fp, #60]	; 0x3c
   5d65c:	cmp	r4, r3
   5d660:	ble	5d6a0 <fputs@plt+0x4c58c>
   5d664:	ldr	r2, [sp, #88]	; 0x58
   5d668:	str	r4, [fp, #60]	; 0x3c
   5d66c:	str	r5, [fp, #64]	; 0x40
   5d670:	ldr	r3, [sp, #104]	; 0x68
   5d674:	str	r2, [sp]
   5d678:	mov	r1, #14
   5d67c:	ldr	r2, [sp, #100]	; 0x64
   5d680:	mov	r0, r6
   5d684:	bl	2e760 <fputs@plt+0x1d64c>
   5d688:	b	5cb94 <fputs@plt+0x4ba80>
   5d68c:	ldr	r3, [sp, #72]	; 0x48
   5d690:	mov	r9, #1
   5d694:	adds	r6, r3, #0
   5d698:	movne	r6, #1
   5d69c:	b	5d2d4 <fputs@plt+0x4c1c0>
   5d6a0:	ldr	r3, [sp, #88]	; 0x58
   5d6a4:	b	5cd68 <fputs@plt+0x4bc54>
   5d6a8:	andeq	r1, r5, ip, asr #7
   5d6ac:	andeq	r1, r5, r4, lsr #7
   5d6b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d6b4:	sub	sp, sp, #220	; 0xdc
   5d6b8:	cmp	r3, #0
   5d6bc:	mov	fp, r0
   5d6c0:	mov	ip, r3
   5d6c4:	str	r3, [sp, #64]	; 0x40
   5d6c8:	mov	r3, #0
   5d6cc:	str	r3, [sp, #200]	; 0xc8
   5d6d0:	str	r3, [sp, #196]	; 0xc4
   5d6d4:	str	r3, [sp, #204]	; 0xcc
   5d6d8:	str	r3, [sp, #208]	; 0xd0
   5d6dc:	str	r3, [sp, #212]	; 0xd4
   5d6e0:	add	r3, sp, #260	; 0x104
   5d6e4:	mov	r5, r2
   5d6e8:	ldr	r2, [fp, #8]
   5d6ec:	ldrh	r3, [r3]
   5d6f0:	str	r2, [sp, #120]	; 0x78
   5d6f4:	ldr	r2, [fp]
   5d6f8:	add	r0, sp, #196	; 0xc4
   5d6fc:	str	r0, [sp, #84]	; 0x54
   5d700:	str	r1, [sp, #28]
   5d704:	str	r2, [sp, #56]	; 0x38
   5d708:	str	r3, [sp, #80]	; 0x50
   5d70c:	beq	5d724 <fputs@plt+0x4c610>
   5d710:	ldr	r3, [ip]
   5d714:	mov	r2, ip
   5d718:	cmp	r3, #63	; 0x3f
   5d71c:	movgt	r2, #0
   5d720:	str	r2, [sp, #64]	; 0x40
   5d724:	ldr	r3, [sp, #56]	; 0x38
   5d728:	ldr	r2, [sp, #64]	; 0x40
   5d72c:	ldrh	r3, [r3, #64]	; 0x40
   5d730:	str	r2, [sp, #204]	; 0xcc
   5d734:	tst	r3, #32
   5d738:	ldrne	r3, [sp, #80]	; 0x50
   5d73c:	bicne	r3, r3, #1024	; 0x400
   5d740:	uxthne	r3, r3
   5d744:	strne	r3, [sp, #80]	; 0x50
   5d748:	ldr	r3, [sp, #28]
   5d74c:	ldr	r3, [r3]
   5d750:	cmp	r3, #64	; 0x40
   5d754:	str	r3, [sp, #60]	; 0x3c
   5d758:	bgt	5e514 <fputs@plt+0x4d400>
   5d75c:	ldr	r3, [sp, #80]	; 0x50
   5d760:	ands	r3, r3, #64	; 0x40
   5d764:	str	r3, [sp, #112]	; 0x70
   5d768:	bne	5d7c4 <fputs@plt+0x4c6b0>
   5d76c:	ldr	r2, [sp, #60]	; 0x3c
   5d770:	sub	r2, r2, #1
   5d774:	add	r2, r2, r2, lsl #2
   5d778:	lsl	r6, r2, #4
   5d77c:	add	r6, r6, #816	; 0x330
   5d780:	add	r2, r6, #72	; 0x48
   5d784:	ldr	r4, [sp, #56]	; 0x38
   5d788:	mov	r0, r4
   5d78c:	bl	25490 <fputs@plt+0x1437c>
   5d790:	mov	r3, r4
   5d794:	ldrb	r4, [r4, #69]	; 0x45
   5d798:	cmp	r4, #0
   5d79c:	str	r0, [sp, #40]	; 0x28
   5d7a0:	beq	5d7dc <fputs@plt+0x4c6c8>
   5d7a4:	mov	r1, r0
   5d7a8:	mov	r0, r3
   5d7ac:	bl	1d100 <fputs@plt+0xbfec>
   5d7b0:	mov	r3, #0
   5d7b4:	str	r3, [sp, #40]	; 0x28
   5d7b8:	ldr	r0, [sp, #40]	; 0x28
   5d7bc:	add	sp, sp, #220	; 0xdc
   5d7c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d7c4:	mov	r1, #1
   5d7c8:	mov	r2, #888	; 0x378
   5d7cc:	mov	r3, #0
   5d7d0:	mov	r6, #816	; 0x330
   5d7d4:	str	r1, [sp, #60]	; 0x3c
   5d7d8:	b	5d784 <fputs@plt+0x4c670>
   5d7dc:	ldr	r7, [sp, #40]	; 0x28
   5d7e0:	ldrb	r1, [sp, #60]	; 0x3c
   5d7e4:	mvn	r3, #0
   5d7e8:	str	fp, [r7]
   5d7ec:	strb	r1, [r7, #43]	; 0x2b
   5d7f0:	ldr	r1, [sp, #28]
   5d7f4:	add	r6, r7, r6
   5d7f8:	str	r1, [r7, #4]
   5d7fc:	ldr	r1, [sp, #64]	; 0x40
   5d800:	str	r1, [r7, #8]
   5d804:	ldr	r1, [sp, #256]	; 0x100
   5d808:	str	r1, [r7, #12]
   5d80c:	ldr	r1, [sp, #120]	; 0x78
   5d810:	ldr	r0, [r1, #24]
   5d814:	str	r3, [r7, #64]	; 0x40
   5d818:	str	r3, [r7, #60]	; 0x3c
   5d81c:	bl	2e640 <fputs@plt+0x1d52c>
   5d820:	add	lr, sp, #264	; 0x108
   5d824:	ldrh	ip, [sp, #80]	; 0x50
   5d828:	ldr	r2, [fp, #428]	; 0x1ac
   5d82c:	ldrh	lr, [lr]
   5d830:	strh	ip, [r7, #36]	; 0x24
   5d834:	str	r2, [r7, #56]	; 0x38
   5d838:	add	r3, r6, #56	; 0x38
   5d83c:	add	r2, r7, #328	; 0x148
   5d840:	mov	ip, r7
   5d844:	strh	lr, [r7, #34]	; 0x22
   5d848:	str	r2, [sp, #32]
   5d84c:	mov	lr, r2
   5d850:	mov	r2, #8
   5d854:	mov	r1, r5
   5d858:	str	r6, [sp, #208]	; 0xd0
   5d85c:	str	r7, [sp, #196]	; 0xc4
   5d860:	str	lr, [sp, #200]	; 0xc8
   5d864:	str	r0, [r7, #48]	; 0x30
   5d868:	str	r0, [r7, #52]	; 0x34
   5d86c:	str	r3, [r6, #48]	; 0x30
   5d870:	mov	r0, #3
   5d874:	add	r3, r7, #352	; 0x160
   5d878:	strh	r0, [r6, #44]	; 0x2c
   5d87c:	strh	r4, [r6, #40]	; 0x28
   5d880:	str	r4, [r6, #36]	; 0x24
   5d884:	mov	r0, lr
   5d888:	str	r4, [r7, #68]	; 0x44
   5d88c:	str	r7, [ip, #328]	; 0x148
   5d890:	str	r2, [r7, #344]	; 0x158
   5d894:	str	r3, [r7, #348]	; 0x15c
   5d898:	mov	r2, #72	; 0x48
   5d89c:	str	r4, [r7, #332]	; 0x14c
   5d8a0:	str	r4, [r7, #340]	; 0x154
   5d8a4:	bl	24e10 <fputs@plt+0x13cfc>
   5d8a8:	ldr	r3, [sp, #200]	; 0xc8
   5d8ac:	ldr	r2, [r3, #12]
   5d8b0:	cmp	r2, #0
   5d8b4:	ble	5d93c <fputs@plt+0x4c828>
   5d8b8:	ldr	r9, [sp, #60]	; 0x3c
   5d8bc:	ldr	sl, [sp, #40]	; 0x28
   5d8c0:	mov	r5, r4
   5d8c4:	mov	r8, r4
   5d8c8:	mov	r6, #16
   5d8cc:	mov	r7, #2
   5d8d0:	cmp	r9, #0
   5d8d4:	beq	5d8f8 <fputs@plt+0x4c7e4>
   5d8d8:	ldr	r3, [r3, #20]
   5d8dc:	mov	r2, r8
   5d8e0:	mov	r1, r7
   5d8e4:	ldr	r0, [r3, r4]
   5d8e8:	bl	23188 <fputs@plt+0x12074>
   5d8ec:	ldr	r3, [sp, #200]	; 0xc8
   5d8f0:	cmp	r0, #0
   5d8f4:	beq	5d928 <fputs@plt+0x4c814>
   5d8f8:	ldr	r1, [r3, #20]
   5d8fc:	ldr	r2, [sl, #52]	; 0x34
   5d900:	mov	r3, r6
   5d904:	ldr	r1, [r1, r4]
   5d908:	mov	r0, fp
   5d90c:	bl	649dc <fputs@plt+0x538c8>
   5d910:	ldr	r3, [sp, #200]	; 0xc8
   5d914:	ldr	r2, [r3, #20]
   5d918:	add	r2, r2, r4
   5d91c:	ldrh	r1, [r2, #20]
   5d920:	orr	r1, r1, #4
   5d924:	strh	r1, [r2, #20]
   5d928:	ldr	r2, [r3, #12]
   5d92c:	add	r5, r5, #1
   5d930:	cmp	r2, r5
   5d934:	add	r4, r4, #48	; 0x30
   5d938:	bgt	5d8d0 <fputs@plt+0x4c7bc>
   5d93c:	ldr	r3, [sp, #60]	; 0x3c
   5d940:	cmp	r3, #0
   5d944:	bne	5d970 <fputs@plt+0x4c85c>
   5d948:	ldr	r3, [sp, #64]	; 0x40
   5d94c:	cmp	r3, #0
   5d950:	ldrne	r2, [sp, #40]	; 0x28
   5d954:	ldrne	r3, [r3]
   5d958:	strbne	r3, [r2, #38]	; 0x26
   5d95c:	ldr	r3, [sp, #80]	; 0x50
   5d960:	tst	r3, #1024	; 0x400
   5d964:	movne	r3, #1
   5d968:	ldrne	r2, [sp, #40]	; 0x28
   5d96c:	strbne	r3, [r2, #42]	; 0x2a
   5d970:	ldr	r3, [sp, #28]
   5d974:	ldr	r1, [r3]
   5d978:	cmp	r1, #0
   5d97c:	ble	5da6c <fputs@plt+0x4c958>
   5d980:	mov	r3, #0
   5d984:	ldr	r2, [pc, #3952]	; 5e8fc <fputs@plt+0x4d7e8>
   5d988:	ldr	sl, [sp, #28]
   5d98c:	mov	r8, r3
   5d990:	add	r2, pc, r2
   5d994:	str	r3, [sp, #48]	; 0x30
   5d998:	str	r2, [sp, #44]	; 0x2c
   5d99c:	ldr	lr, [sp, #40]	; 0x28
   5d9a0:	ldr	r3, [sp, #48]	; 0x30
   5d9a4:	ldr	r4, [sp, #28]
   5d9a8:	ldr	r2, [lr, #68]	; 0x44
   5d9ac:	add	r3, r3, r3, lsl #3
   5d9b0:	ldr	ip, [sl, #52]	; 0x34
   5d9b4:	add	r0, lr, r2, lsl #2
   5d9b8:	add	r3, r4, r3, lsl #3
   5d9bc:	add	r2, r2, #1
   5d9c0:	str	r2, [lr, #68]	; 0x44
   5d9c4:	str	ip, [r0, #72]	; 0x48
   5d9c8:	ldrb	r3, [r3, #45]	; 0x2d
   5d9cc:	tst	r3, #4
   5d9d0:	beq	5da54 <fputs@plt+0x4c940>
   5d9d4:	ldr	r9, [sl, #72]	; 0x48
   5d9d8:	ldr	r7, [sl, #24]
   5d9dc:	cmp	r9, #0
   5d9e0:	beq	5da54 <fputs@plt+0x4c940>
   5d9e4:	ldr	r3, [r9]
   5d9e8:	cmp	r3, #0
   5d9ec:	movgt	r5, #0
   5d9f0:	movgt	r4, r5
   5d9f4:	ble	5da54 <fputs@plt+0x4c940>
   5d9f8:	ldrsh	r1, [r7, #34]	; 0x22
   5d9fc:	cmp	r4, r1
   5da00:	bge	5da38 <fputs@plt+0x4c924>
   5da04:	ldr	r3, [r7, #4]
   5da08:	add	r3, r3, r4, lsl #4
   5da0c:	ldrb	r2, [r3, #15]
   5da10:	tst	r2, #2
   5da14:	beq	5da2c <fputs@plt+0x4c918>
   5da18:	b	5dc60 <fputs@plt+0x4cb4c>
   5da1c:	ldrb	r2, [r3, #31]
   5da20:	add	r3, r3, #16
   5da24:	tst	r2, #2
   5da28:	bne	5dc60 <fputs@plt+0x4cb4c>
   5da2c:	add	r4, r4, #1
   5da30:	cmp	r4, r1
   5da34:	bne	5da1c <fputs@plt+0x4c908>
   5da38:	mov	r3, r5
   5da3c:	ldr	r2, [r7]
   5da40:	ldr	r1, [sp, #44]	; 0x2c
   5da44:	mov	r0, fp
   5da48:	bl	39630 <fputs@plt+0x2851c>
   5da4c:	ldr	r3, [sp, #28]
   5da50:	ldr	r1, [r3]
   5da54:	ldr	r3, [sp, #48]	; 0x30
   5da58:	add	sl, sl, #72	; 0x48
   5da5c:	add	r3, r3, #1
   5da60:	cmp	r1, r3
   5da64:	str	r3, [sp, #48]	; 0x30
   5da68:	bgt	5d99c <fputs@plt+0x4c888>
   5da6c:	ldr	r3, [sp, #40]	; 0x28
   5da70:	ldr	r4, [r3, #340]	; 0x154
   5da74:	subs	r4, r4, #1
   5da78:	bmi	5daa0 <fputs@plt+0x4c98c>
   5da7c:	ldr	r5, [sp, #32]
   5da80:	ldr	r6, [sp, #28]
   5da84:	mov	r2, r4
   5da88:	mov	r1, r5
   5da8c:	sub	r4, r4, #1
   5da90:	mov	r0, r6
   5da94:	bl	65ae0 <fputs@plt+0x549cc>
   5da98:	cmn	r4, #1
   5da9c:	bne	5da84 <fputs@plt+0x4c970>
   5daa0:	ldr	r3, [sp, #56]	; 0x38
   5daa4:	ldrb	r3, [r3, #69]	; 0x45
   5daa8:	cmp	r3, #0
   5daac:	str	r3, [sp, #48]	; 0x30
   5dab0:	bne	5dc38 <fputs@plt+0x4cb24>
   5dab4:	ldr	r3, [sp, #80]	; 0x50
   5dab8:	ands	r3, r3, #1024	; 0x400
   5dabc:	str	r3, [sp, #124]	; 0x7c
   5dac0:	bne	5e4c4 <fputs@plt+0x4d3b0>
   5dac4:	ldr	r3, [sp, #60]	; 0x3c
   5dac8:	ldr	r6, [sp, #196]	; 0xc4
   5dacc:	cmp	r3, #1
   5dad0:	ldrne	r9, [r6, #4]
   5dad4:	beq	5e3d0 <fputs@plt+0x4d2bc>
   5dad8:	ldrb	r7, [r6, #43]	; 0x2b
   5dadc:	mov	r3, #72	; 0x48
   5dae0:	ldr	r2, [r6]
   5dae4:	ldr	sl, [sp, #208]	; 0xd0
   5dae8:	mla	r7, r3, r7, r9
   5daec:	add	r3, r9, #8
   5daf0:	add	r7, r7, #8
   5daf4:	ldr	r2, [r2]
   5daf8:	cmp	r7, r3
   5dafc:	add	r3, sl, #56	; 0x38
   5db00:	mov	r1, #3
   5db04:	str	r3, [sl, #48]	; 0x30
   5db08:	mov	r3, #0
   5db0c:	str	r2, [sp, #44]	; 0x2c
   5db10:	strh	r1, [sl, #44]	; 0x2c
   5db14:	strh	r3, [sl, #40]	; 0x28
   5db18:	str	r3, [sl, #36]	; 0x24
   5db1c:	bls	5dde8 <fputs@plt+0x4ccd4>
   5db20:	ldr	lr, [sp, #48]	; 0x30
   5db24:	add	r9, r9, #80	; 0x50
   5db28:	mov	r8, #1
   5db2c:	str	r3, [sp, #32]
   5db30:	str	r3, [sp, #64]	; 0x40
   5db34:	str	r3, [sp, #72]	; 0x48
   5db38:	str	r3, [sp, #88]	; 0x58
   5db3c:	str	r3, [sp, #92]	; 0x5c
   5db40:	str	sl, [sp, #16]
   5db44:	str	fp, [sp, #104]	; 0x68
   5db48:	ldr	r3, [sp, #16]
   5db4c:	ldrb	r2, [sp, #32]
   5db50:	strb	r2, [r3, #16]
   5db54:	ldr	r0, [r6, #68]	; 0x44
   5db58:	ldr	ip, [r9, #-28]	; 0xffffffe4
   5db5c:	cmp	r0, #0
   5db60:	ble	5db94 <fputs@plt+0x4ca80>
   5db64:	ldr	r3, [r6, #72]	; 0x48
   5db68:	cmp	ip, r3
   5db6c:	addne	r2, r6, #72	; 0x48
   5db70:	movne	r3, #0
   5db74:	bne	5db88 <fputs@plt+0x4ca74>
   5db78:	b	5e508 <fputs@plt+0x4d3f4>
   5db7c:	ldr	r1, [r2, #4]!
   5db80:	cmp	ip, r1
   5db84:	beq	5dd68 <fputs@plt+0x4cc54>
   5db88:	add	r3, r3, #1
   5db8c:	cmp	r0, r3
   5db90:	bne	5db7c <fputs@plt+0x4ca68>
   5db94:	mov	r3, #0
   5db98:	mov	r2, r3
   5db9c:	ldr	r1, [sp, #16]
   5dba0:	str	r3, [r1, #8]
   5dba4:	str	r2, [r1, #12]
   5dba8:	ldrb	r3, [r9, #-36]	; 0xffffffdc
   5dbac:	orr	lr, r3, lr
   5dbb0:	tst	lr, #10
   5dbb4:	str	r3, [sp, #48]	; 0x30
   5dbb8:	ldrdne	r2, [sp, #88]	; 0x58
   5dbbc:	strne	r2, [sp, #64]	; 0x40
   5dbc0:	strne	r3, [sp, #72]	; 0x48
   5dbc4:	ldr	r3, [r9, #-56]	; 0xffffffc8
   5dbc8:	ldrb	r3, [r3, #42]	; 0x2a
   5dbcc:	tst	r3, #16
   5dbd0:	beq	5e3a8 <fputs@plt+0x4d294>
   5dbd4:	cmp	r7, r9
   5dbd8:	bls	5e4fc <fputs@plt+0x4d3e8>
   5dbdc:	mov	lr, r9
   5dbe0:	mov	sl, #0
   5dbe4:	mov	fp, #0
   5dbe8:	orrs	r3, sl, fp
   5dbec:	bne	5dcf4 <fputs@plt+0x4cbe0>
   5dbf0:	ldrb	r3, [lr, #36]	; 0x24
   5dbf4:	tst	r3, #10
   5dbf8:	bne	5dcf4 <fputs@plt+0x4cbe0>
   5dbfc:	add	lr, lr, #72	; 0x48
   5dc00:	cmp	r7, lr
   5dc04:	bhi	5dbf0 <fputs@plt+0x4cadc>
   5dc08:	strd	sl, [sp]
   5dc0c:	ldr	r2, [sp, #64]	; 0x40
   5dc10:	ldr	r3, [sp, #72]	; 0x48
   5dc14:	ldr	r0, [sp, #84]	; 0x54
   5dc18:	bl	3ce08 <fputs@plt+0x2bcf4>
   5dc1c:	cmp	r0, #0
   5dc20:	beq	5dd80 <fputs@plt+0x4cc6c>
   5dc24:	ldr	sl, [sp, #16]
   5dc28:	ldr	r0, [sp, #44]	; 0x2c
   5dc2c:	mov	r1, sl
   5dc30:	ldr	fp, [sp, #104]	; 0x68
   5dc34:	bl	2095c <fputs@plt+0xf848>
   5dc38:	ldr	r1, [sp, #40]	; 0x28
   5dc3c:	ldr	r0, [sp, #56]	; 0x38
   5dc40:	ldr	r3, [r1, #56]	; 0x38
   5dc44:	str	r3, [fp, #428]	; 0x1ac
   5dc48:	bl	23dc0 <fputs@plt+0x12cac>
   5dc4c:	mov	r3, #0
   5dc50:	str	r3, [sp, #40]	; 0x28
   5dc54:	ldr	r0, [sp, #40]	; 0x28
   5dc58:	add	sp, sp, #220	; 0xdc
   5dc5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5dc60:	mov	r3, #0
   5dc64:	str	r8, [sp]
   5dc68:	mov	r2, r3
   5dc6c:	mov	r1, #152	; 0x98
   5dc70:	mov	r0, fp
   5dc74:	str	r4, [sp, #16]
   5dc78:	bl	3bf0c <fputs@plt+0x2adf8>
   5dc7c:	subs	r6, r0, #0
   5dc80:	beq	5da4c <fputs@plt+0x4c938>
   5dc84:	ldr	r2, [r9, #4]
   5dc88:	ldr	r3, [sl, #52]	; 0x34
   5dc8c:	add	r1, r5, r5, lsl #2
   5dc90:	ldr	r0, [fp]
   5dc94:	ldr	r1, [r2, r1, lsl #2]
   5dc98:	str	r3, [r6, #28]
   5dc9c:	ldrh	r3, [sp, #16]
   5dca0:	mov	r2, #0
   5dca4:	str	r7, [r6, #44]	; 0x2c
   5dca8:	strh	r3, [r6, #32]
   5dcac:	mov	r3, r8
   5dcb0:	bl	263b8 <fputs@plt+0x152a4>
   5dcb4:	mov	r2, r6
   5dcb8:	mov	r1, #79	; 0x4f
   5dcbc:	str	r8, [sp]
   5dcc0:	add	r5, r5, #1
   5dcc4:	add	r4, r4, #1
   5dcc8:	mov	r3, r0
   5dccc:	mov	r0, fp
   5dcd0:	bl	3bf0c <fputs@plt+0x2adf8>
   5dcd4:	mov	r2, #1
   5dcd8:	mov	r1, r0
   5dcdc:	ldr	r0, [sp, #32]
   5dce0:	bl	24c5c <fputs@plt+0x13b48>
   5dce4:	ldr	r3, [r9]
   5dce8:	cmp	r5, r3
   5dcec:	blt	5d9f8 <fputs@plt+0x4c8e4>
   5dcf0:	b	5da4c <fputs@plt+0x4c938>
   5dcf4:	cmp	r0, #0
   5dcf8:	ldr	ip, [lr, #44]	; 0x2c
   5dcfc:	ble	5dd30 <fputs@plt+0x4cc1c>
   5dd00:	ldr	r3, [r6, #72]	; 0x48
   5dd04:	cmp	ip, r3
   5dd08:	addne	r2, r6, #72	; 0x48
   5dd0c:	movne	r3, #0
   5dd10:	bne	5dd24 <fputs@plt+0x4cc10>
   5dd14:	b	5e3c4 <fputs@plt+0x4d2b0>
   5dd18:	ldr	r1, [r2, #4]!
   5dd1c:	cmp	ip, r1
   5dd20:	beq	5dd50 <fputs@plt+0x4cc3c>
   5dd24:	add	r3, r3, #1
   5dd28:	cmp	r0, r3
   5dd2c:	bne	5dd18 <fputs@plt+0x4cc04>
   5dd30:	mov	r4, #0
   5dd34:	mov	r5, #0
   5dd38:	add	lr, lr, #72	; 0x48
   5dd3c:	cmp	r7, lr
   5dd40:	orr	sl, sl, r4
   5dd44:	orr	fp, fp, r5
   5dd48:	bhi	5dbe8 <fputs@plt+0x4cad4>
   5dd4c:	b	5dc08 <fputs@plt+0x4caf4>
   5dd50:	sub	r2, r3, #32
   5dd54:	lsl	r4, r8, r3
   5dd58:	lsl	r5, r8, r2
   5dd5c:	rsb	r2, r3, #32
   5dd60:	orr	r5, r5, r8, lsr r2
   5dd64:	b	5dd38 <fputs@plt+0x4cc24>
   5dd68:	sub	r2, r3, #32
   5dd6c:	rsb	r1, r3, #32
   5dd70:	lsl	r2, r8, r2
   5dd74:	lsl	r3, r8, r3
   5dd78:	orr	r2, r2, r8, lsr r1
   5dd7c:	b	5db9c <fputs@plt+0x4ca88>
   5dd80:	strd	sl, [sp]
   5dd84:	ldr	r2, [sp, #64]	; 0x40
   5dd88:	ldr	r3, [sp, #72]	; 0x48
   5dd8c:	ldr	r0, [sp, #84]	; 0x54
   5dd90:	bl	40b4c <fputs@plt+0x2fa38>
   5dd94:	ldr	r3, [sp, #16]
   5dd98:	ldrd	sl, [sp, #88]	; 0x58
   5dd9c:	ldrd	r2, [r3, #8]
   5dda0:	orr	sl, sl, r2
   5dda4:	orr	fp, fp, r3
   5dda8:	strd	sl, [sp, #88]	; 0x58
   5ddac:	cmp	r0, #0
   5ddb0:	bne	5dc24 <fputs@plt+0x4cb10>
   5ddb4:	ldr	r3, [sp, #44]	; 0x2c
   5ddb8:	ldrb	r3, [r3, #69]	; 0x45
   5ddbc:	cmp	r3, #0
   5ddc0:	bne	5dde0 <fputs@plt+0x4cccc>
   5ddc4:	ldr	r3, [sp, #32]
   5ddc8:	cmp	r7, r9
   5ddcc:	add	r3, r3, #1
   5ddd0:	str	r3, [sp, #32]
   5ddd4:	add	r9, r9, #72	; 0x48
   5ddd8:	ldr	lr, [sp, #48]	; 0x30
   5dddc:	bhi	5db48 <fputs@plt+0x4ca34>
   5dde0:	ldr	sl, [sp, #16]
   5dde4:	ldr	fp, [sp, #104]	; 0x68
   5dde8:	mov	r1, sl
   5ddec:	ldr	r0, [sp, #44]	; 0x2c
   5ddf0:	bl	2095c <fputs@plt+0xf848>
   5ddf4:	mov	r1, #0
   5ddf8:	ldr	r0, [sp, #40]	; 0x28
   5ddfc:	bl	41fdc <fputs@plt+0x30ec8>
   5de00:	ldr	r3, [sp, #56]	; 0x38
   5de04:	ldrb	r3, [r3, #69]	; 0x45
   5de08:	cmp	r3, #0
   5de0c:	bne	5dc38 <fputs@plt+0x4cb24>
   5de10:	ldr	r3, [sp, #40]	; 0x28
   5de14:	ldr	r3, [r3, #8]
   5de18:	cmp	r3, #0
   5de1c:	beq	5e814 <fputs@plt+0x4d700>
   5de20:	ldr	r3, [sp, #40]	; 0x28
   5de24:	mov	r0, r3
   5de28:	ldrh	r1, [r3, #32]
   5de2c:	add	r1, r1, #1
   5de30:	sxth	r1, r1
   5de34:	bl	41fdc <fputs@plt+0x30ec8>
   5de38:	ldr	r3, [sp, #56]	; 0x38
   5de3c:	ldrb	r3, [r3, #69]	; 0x45
   5de40:	cmp	r3, #0
   5de44:	bne	5dc38 <fputs@plt+0x4cb24>
   5de48:	ldr	r3, [sp, #40]	; 0x28
   5de4c:	ldr	r3, [r3, #8]
   5de50:	cmp	r3, #0
   5de54:	beq	5e814 <fputs@plt+0x4d700>
   5de58:	ldr	r3, [fp, #68]	; 0x44
   5de5c:	cmp	r3, #0
   5de60:	str	r3, [sp, #16]
   5de64:	bne	5dc38 <fputs@plt+0x4cb24>
   5de68:	ldr	r3, [sp, #56]	; 0x38
   5de6c:	ldrb	r2, [r3, #69]	; 0x45
   5de70:	cmp	r2, #0
   5de74:	str	r2, [sp, #44]	; 0x2c
   5de78:	bne	5dc38 <fputs@plt+0x4cb24>
   5de7c:	ldr	r2, [sp, #40]	; 0x28
   5de80:	ldrb	r4, [r2, #43]	; 0x2b
   5de84:	ldr	r2, [sp, #256]	; 0x100
   5de88:	cmp	r2, #0
   5de8c:	cmpne	r4, #1
   5de90:	bls	5dfe0 <fputs@plt+0x4cecc>
   5de94:	ldrh	r3, [r3, #64]	; 0x40
   5de98:	tst	r3, #1024	; 0x400
   5de9c:	bne	5dfe0 <fputs@plt+0x4cecc>
   5dea0:	ldr	r3, [sp, #40]	; 0x28
   5dea4:	mov	r1, r2
   5dea8:	add	r5, r3, #68	; 0x44
   5deac:	mov	r0, r5
   5deb0:	bl	206fc <fputs@plt+0xf5e8>
   5deb4:	mov	r7, r1
   5deb8:	ldr	r1, [sp, #204]	; 0xcc
   5debc:	mov	r6, r0
   5dec0:	cmp	r1, #0
   5dec4:	beq	5ded8 <fputs@plt+0x4cdc4>
   5dec8:	mov	r0, r5
   5decc:	bl	206fc <fputs@plt+0xf5e8>
   5ded0:	orr	r6, r6, r0
   5ded4:	orr	r7, r7, r1
   5ded8:	sub	r3, r4, #1
   5dedc:	ldr	r1, [sp, #40]	; 0x28
   5dee0:	add	r2, r3, r3, lsl #2
   5dee4:	add	r2, r1, r2, lsl #4
   5dee8:	ldr	r9, [r1, #4]
   5deec:	ldr	r2, [r2, #800]	; 0x320
   5def0:	ldrb	r1, [r2, #16]
   5def4:	add	r1, r1, r1, lsl #3
   5def8:	add	r1, r9, r1, lsl #3
   5defc:	ldrb	r1, [r1, #44]	; 0x2c
   5df00:	tst	r1, #8
   5df04:	beq	5dfe0 <fputs@plt+0x4cecc>
   5df08:	uxtb	r3, r3
   5df0c:	ldr	r1, [sp, #40]	; 0x28
   5df10:	add	r3, r3, r3, lsl #2
   5df14:	ldr	r5, [sp, #200]	; 0xc8
   5df18:	ldr	sl, [sp, #60]	; 0x3c
   5df1c:	add	r8, r1, r3, lsl #4
   5df20:	ldr	r3, [sp, #124]	; 0x7c
   5df24:	cmp	r3, #0
   5df28:	bne	5df38 <fputs@plt+0x4ce24>
   5df2c:	ldr	r3, [r2, #36]	; 0x24
   5df30:	tst	r3, #4096	; 0x1000
   5df34:	beq	5dfdc <fputs@plt+0x4cec8>
   5df38:	ldrd	r0, [r2, #8]
   5df3c:	and	r2, r6, r0
   5df40:	and	r3, r7, r1
   5df44:	orrs	r3, r2, r3
   5df48:	bne	5dfdc <fputs@plt+0x4cec8>
   5df4c:	ldr	lr, [r5, #12]
   5df50:	ldr	ip, [r5, #20]
   5df54:	add	lr, lr, lr, lsl #1
   5df58:	add	lr, ip, lr, lsl #4
   5df5c:	cmp	ip, lr
   5df60:	bcc	5df74 <fputs@plt+0x4ce60>
   5df64:	b	5dfa0 <fputs@plt+0x4ce8c>
   5df68:	add	ip, ip, #48	; 0x30
   5df6c:	cmp	lr, ip
   5df70:	bls	5dfa0 <fputs@plt+0x4ce8c>
   5df74:	ldrd	r2, [ip, #40]	; 0x28
   5df78:	and	r2, r2, r0
   5df7c:	and	r3, r3, r1
   5df80:	orrs	r3, r2, r3
   5df84:	beq	5df68 <fputs@plt+0x4ce54>
   5df88:	ldr	r3, [ip]
   5df8c:	ldr	r3, [r3, #4]
   5df90:	tst	r3, #1
   5df94:	bne	5df68 <fputs@plt+0x4ce54>
   5df98:	cmp	lr, ip
   5df9c:	bhi	5dfdc <fputs@plt+0x4cec8>
   5dfa0:	sub	r4, r4, #1
   5dfa4:	ldr	r3, [sp, #40]	; 0x28
   5dfa8:	uxtb	r4, r4
   5dfac:	cmp	r4, #1
   5dfb0:	sub	sl, sl, #1
   5dfb4:	strb	r4, [r3, #43]	; 0x2b
   5dfb8:	beq	5dfdc <fputs@plt+0x4cec8>
   5dfbc:	ldr	r2, [r8, #720]	; 0x2d0
   5dfc0:	sub	r8, r8, #80	; 0x50
   5dfc4:	ldrb	r3, [r2, #16]
   5dfc8:	add	r3, r3, r3, lsl #3
   5dfcc:	add	r3, r9, r3, lsl #3
   5dfd0:	ldrb	r3, [r3, #44]	; 0x2c
   5dfd4:	tst	r3, #8
   5dfd8:	bne	5df20 <fputs@plt+0x4ce0c>
   5dfdc:	str	sl, [sp, #60]	; 0x3c
   5dfe0:	ldr	r0, [sp, #40]	; 0x28
   5dfe4:	ldr	ip, [sp, #80]	; 0x50
   5dfe8:	ldr	r2, [r0]
   5dfec:	ldrsh	r1, [r0, #32]
   5dff0:	tst	ip, #4
   5dff4:	ldr	r3, [r2, #428]	; 0x1ac
   5dff8:	add	r3, r3, r1
   5dffc:	str	r3, [r2, #428]	; 0x1ac
   5e000:	beq	5e02c <fputs@plt+0x4cf18>
   5e004:	ldr	r2, [r0, #800]	; 0x320
   5e008:	ldr	r3, [r2, #36]	; 0x24
   5e00c:	tst	r3, #4096	; 0x1000
   5e010:	bne	5f448 <fputs@plt+0x4e334>
   5e014:	tst	ip, #8192	; 0x2000
   5e018:	mov	r1, ip
   5e01c:	beq	5e02c <fputs@plt+0x4cf18>
   5e020:	tst	r3, #1024	; 0x400
   5e024:	moveq	r1, #2
   5e028:	beq	5f44c <fputs@plt+0x4e338>
   5e02c:	ldr	r3, [sp, #60]	; 0x3c
   5e030:	cmp	r3, #0
   5e034:	ldr	r3, [sp, #40]	; 0x28
   5e038:	add	sl, r3, #736	; 0x2e0
   5e03c:	ble	5f434 <fputs@plt+0x4e320>
   5e040:	ldr	r3, [sp, #16]
   5e044:	ldr	r5, [sp, #120]	; 0x78
   5e048:	str	r3, [sp, #72]	; 0x48
   5e04c:	ldr	r3, [sp, #80]	; 0x50
   5e050:	and	r2, r3, #16
   5e054:	and	r3, r3, #4096	; 0x1000
   5e058:	str	r2, [sp, #48]	; 0x30
   5e05c:	str	r3, [sp, #64]	; 0x40
   5e060:	ldrb	r8, [sl, #44]	; 0x2c
   5e064:	ldr	r2, [sp, #28]
   5e068:	lsl	r3, r8, #3
   5e06c:	str	r3, [sp, #32]
   5e070:	add	r3, r3, r8
   5e074:	add	r3, r2, r3, lsl #3
   5e078:	ldr	r6, [r3, #24]
   5e07c:	ldr	r2, [r6, #64]	; 0x40
   5e080:	cmp	r2, #0
   5e084:	beq	5f0b8 <fputs@plt+0x4dfa4>
   5e088:	ldr	r3, [sp, #56]	; 0x38
   5e08c:	ldr	r0, [r3, #20]
   5e090:	cmp	r0, #0
   5e094:	ble	5f12c <fputs@plt+0x4e018>
   5e098:	ldr	r3, [r3, #16]
   5e09c:	ldr	r1, [r3, #12]
   5e0a0:	cmp	r2, r1
   5e0a4:	ldrne	r4, [sp, #16]
   5e0a8:	bne	5e0c0 <fputs@plt+0x4cfac>
   5e0ac:	b	5f12c <fputs@plt+0x4e018>
   5e0b0:	add	r3, r3, #16
   5e0b4:	ldr	r1, [r3, #12]
   5e0b8:	cmp	r2, r1
   5e0bc:	beq	5e0cc <fputs@plt+0x4cfb8>
   5e0c0:	add	r4, r4, #1
   5e0c4:	cmp	r0, r4
   5e0c8:	bne	5e0b0 <fputs@plt+0x4cf9c>
   5e0cc:	ldrb	r2, [r6, #42]	; 0x2a
   5e0d0:	ldr	r7, [sl, #64]	; 0x40
   5e0d4:	tst	r2, #2
   5e0d8:	bne	5e858 <fputs@plt+0x4d744>
   5e0dc:	ldr	r3, [r6, #12]
   5e0e0:	cmp	r3, #0
   5e0e4:	ldr	r3, [r7, #36]	; 0x24
   5e0e8:	beq	5f1dc <fputs@plt+0x4e0c8>
   5e0ec:	tst	r3, #512	; 0x200
   5e0f0:	beq	5e134 <fputs@plt+0x4d020>
   5e0f4:	ldrb	r3, [r6, #42]	; 0x2a
   5e0f8:	ldr	r6, [r7, #28]
   5e0fc:	tst	r3, #32
   5e100:	beq	5e860 <fputs@plt+0x4d74c>
   5e104:	ldrb	r3, [r6, #55]	; 0x37
   5e108:	ldr	r2, [sp, #112]	; 0x70
   5e10c:	and	r3, r3, #3
   5e110:	cmp	r2, #0
   5e114:	sub	r3, r3, #2
   5e118:	clz	r3, r3
   5e11c:	lsr	r3, r3, #5
   5e120:	moveq	r3, #0
   5e124:	cmp	r3, #0
   5e128:	beq	5e860 <fputs@plt+0x4d74c>
   5e12c:	ldr	r3, [sl, #4]
   5e130:	str	r3, [sl, #8]
   5e134:	cmp	r4, #0
   5e138:	blt	5e148 <fputs@plt+0x4d034>
   5e13c:	mov	r1, r4
   5e140:	mov	r0, fp
   5e144:	bl	5a9f0 <fputs@plt+0x498dc>
   5e148:	ldr	r3, [sp, #72]	; 0x48
   5e14c:	ldr	r2, [sp, #60]	; 0x3c
   5e150:	add	r3, r3, #1
   5e154:	cmp	r2, r3
   5e158:	str	r3, [sp, #72]	; 0x48
   5e15c:	add	sl, sl, #80	; 0x50
   5e160:	bne	5e060 <fputs@plt+0x4cf4c>
   5e164:	ldr	r3, [sp, #120]	; 0x78
   5e168:	ldr	r2, [sp, #40]	; 0x28
   5e16c:	ldr	r3, [r3, #32]
   5e170:	str	r3, [r2, #44]	; 0x2c
   5e174:	ldr	r3, [sp, #56]	; 0x38
   5e178:	ldrb	r3, [r3, #69]	; 0x45
   5e17c:	cmp	r3, #0
   5e180:	str	r3, [sp, #160]	; 0xa0
   5e184:	bne	5dc38 <fputs@plt+0x4cb24>
   5e188:	ldr	r3, [pc, #1904]	; 5e900 <fputs@plt+0x4d7ec>
   5e18c:	ldr	r2, [pc, #1904]	; 5e904 <fputs@plt+0x4d7f0>
   5e190:	add	r3, pc, r3
   5e194:	add	r3, r3, #3024	; 0xbd0
   5e198:	add	r3, r3, #8
   5e19c:	str	r3, [sp, #184]	; 0xb8
   5e1a0:	ldr	r3, [sp, #40]	; 0x28
   5e1a4:	add	r2, pc, r2
   5e1a8:	add	r2, r2, #3024	; 0xbd0
   5e1ac:	add	sl, r3, #780	; 0x30c
   5e1b0:	ldr	r3, [sp, #16]
   5e1b4:	add	r2, r2, #8
   5e1b8:	str	r2, [sp, #172]	; 0xac
   5e1bc:	str	r3, [sp, #84]	; 0x54
   5e1c0:	mvn	r2, #0
   5e1c4:	mvn	r3, #0
   5e1c8:	strd	r2, [sp, #64]	; 0x40
   5e1cc:	b	5e228 <fputs@plt+0x4d114>
   5e1d0:	ldrb	r3, [fp, #453]	; 0x1c5
   5e1d4:	cmp	r3, #2
   5e1d8:	beq	5f264 <fputs@plt+0x4e150>
   5e1dc:	ldr	r3, [sp, #120]	; 0x78
   5e1e0:	ldr	ip, [sp, #84]	; 0x54
   5e1e4:	ldr	r5, [sp, #40]	; 0x28
   5e1e8:	ldr	r1, [r3, #32]
   5e1ec:	mov	r0, r5
   5e1f0:	ldrd	r2, [sp, #64]	; 0x40
   5e1f4:	str	r1, [sl, #-12]
   5e1f8:	mov	r1, ip
   5e1fc:	add	ip, ip, #1
   5e200:	mov	r4, ip
   5e204:	str	ip, [sp, #84]	; 0x54
   5e208:	bl	5b264 <fputs@plt+0x4a150>
   5e20c:	ldr	r2, [sp, #72]	; 0x48
   5e210:	ldr	r3, [sl, #-20]	; 0xffffffec
   5e214:	cmp	r2, r4
   5e218:	str	r3, [r5, #48]	; 0x30
   5e21c:	add	sl, sl, #80	; 0x50
   5e220:	strd	r0, [sp, #64]	; 0x40
   5e224:	beq	5d7b8 <fputs@plt+0x4c6a4>
   5e228:	ldr	r3, [sl, #20]
   5e22c:	ldr	r3, [r3, #36]	; 0x24
   5e230:	tst	r3, #16384	; 0x4000
   5e234:	beq	5e1d0 <fputs@plt+0x4d0bc>
   5e238:	ldrb	r3, [sl]
   5e23c:	ldr	r6, [sp, #28]
   5e240:	mov	r0, fp
   5e244:	mov	r5, r3
   5e248:	str	r3, [sp, #124]	; 0x7c
   5e24c:	mov	r3, #72	; 0x48
   5e250:	lsl	r2, r5, #3
   5e254:	mla	r3, r3, r5, r6
   5e258:	mov	r7, r2
   5e25c:	add	r3, r3, #8
   5e260:	str	r2, [sp, #128]	; 0x80
   5e264:	str	r3, [sp, #60]	; 0x3c
   5e268:	ldr	r4, [fp, #8]
   5e26c:	bl	2ec48 <fputs@plt+0x1db34>
   5e270:	add	r3, r7, r5
   5e274:	add	r3, r6, r3, lsl #3
   5e278:	ldr	r6, [sl, #20]
   5e27c:	str	r0, [sp, #132]	; 0x84
   5e280:	ldr	r0, [sp, #40]	; 0x28
   5e284:	ldr	r2, [r0, #340]	; 0x154
   5e288:	ldr	r5, [r0, #348]	; 0x15c
   5e28c:	add	r2, r2, r2, lsl #1
   5e290:	add	r2, r5, r2, lsl #4
   5e294:	str	r2, [sp, #88]	; 0x58
   5e298:	cmp	r5, r2
   5e29c:	ldr	r2, [r3, #24]
   5e2a0:	str	r2, [sp, #44]	; 0x2c
   5e2a4:	mov	r2, #0
   5e2a8:	str	r2, [sp, #32]
   5e2ac:	bcs	5f11c <fputs@plt+0x4e008>
   5e2b0:	ldr	r2, [pc, #1616]	; 5e908 <fputs@plt+0x4d7f4>
   5e2b4:	str	r3, [sp, #104]	; 0x68
   5e2b8:	add	r2, pc, r2
   5e2bc:	str	r2, [sp, #112]	; 0x70
   5e2c0:	mov	r3, #0
   5e2c4:	mov	r2, #0
   5e2c8:	ldr	r7, [sp, #16]
   5e2cc:	ldr	r9, [sp, #160]	; 0xa0
   5e2d0:	strd	r2, [sp, #48]	; 0x30
   5e2d4:	str	r4, [sp, #164]	; 0xa4
   5e2d8:	b	5e32c <fputs@plt+0x4d218>
   5e2dc:	ldr	r3, [sp, #60]	; 0x3c
   5e2e0:	ldr	r2, [r3, #44]	; 0x2c
   5e2e4:	ldr	r3, [r5, #8]
   5e2e8:	cmp	r2, r3
   5e2ec:	bne	5e31c <fputs@plt+0x4d208>
   5e2f0:	ldrh	r3, [r5, #18]
   5e2f4:	tst	r3, #130	; 0x82
   5e2f8:	beq	5e31c <fputs@plt+0x4d208>
   5e2fc:	ldrd	r2, [r5, #32]
   5e300:	ldrd	r0, [sp, #64]	; 0x40
   5e304:	and	r0, r0, r2
   5e308:	and	r1, r1, r3
   5e30c:	mov	r2, r0
   5e310:	mov	r3, r1
   5e314:	orrs	r3, r2, r3
   5e318:	beq	5efc0 <fputs@plt+0x4deac>
   5e31c:	ldr	r3, [sp, #88]	; 0x58
   5e320:	add	r5, r5, #48	; 0x30
   5e324:	cmp	r3, r5
   5e328:	bls	5e94c <fputs@plt+0x4d838>
   5e32c:	ldrd	r2, [r6]
   5e330:	orrs	r3, r2, r3
   5e334:	bne	5e2dc <fputs@plt+0x4d1c8>
   5e338:	ldrh	r3, [r5, #20]
   5e33c:	tst	r3, #2
   5e340:	bne	5e2dc <fputs@plt+0x4d1c8>
   5e344:	ldr	r3, [r5]
   5e348:	ldr	r4, [r3, #4]
   5e34c:	ands	r4, r4, #1
   5e350:	bne	5e2dc <fputs@plt+0x4d1c8>
   5e354:	ldr	r2, [sp, #104]	; 0x68
   5e358:	mov	r0, r3
   5e35c:	mov	r1, #3
   5e360:	ldr	r2, [r2, #52]	; 0x34
   5e364:	str	r3, [sp, #168]	; 0xa8
   5e368:	bl	23188 <fputs@plt+0x12074>
   5e36c:	ldr	r3, [sp, #168]	; 0xa8
   5e370:	cmp	r0, #0
   5e374:	beq	5e2dc <fputs@plt+0x4d1c8>
   5e378:	ldr	r8, [fp]
   5e37c:	mov	r1, r3
   5e380:	mov	r2, r4
   5e384:	mov	r3, #0
   5e388:	mov	r0, r8
   5e38c:	bl	263b8 <fputs@plt+0x152a4>
   5e390:	ldr	r1, [sp, #32]
   5e394:	mov	r2, r0
   5e398:	mov	r0, r8
   5e39c:	bl	2498c <fputs@plt+0x13878>
   5e3a0:	str	r0, [sp, #32]
   5e3a4:	b	5e2dc <fputs@plt+0x4d1c8>
   5e3a8:	ldr	r2, [sp, #64]	; 0x40
   5e3ac:	ldr	r3, [sp, #72]	; 0x48
   5e3b0:	ldr	r0, [sp, #84]	; 0x54
   5e3b4:	bl	4030c <fputs@plt+0x2f1f8>
   5e3b8:	mov	sl, #0
   5e3bc:	mov	fp, #0
   5e3c0:	b	5dc1c <fputs@plt+0x4cb08>
   5e3c4:	mov	r4, #1
   5e3c8:	mov	r5, #0
   5e3cc:	b	5dd38 <fputs@plt+0x4cc24>
   5e3d0:	ldrh	r3, [r6, #36]	; 0x24
   5e3d4:	ldr	r9, [r6, #4]
   5e3d8:	tst	r3, #32
   5e3dc:	bne	5dad8 <fputs@plt+0x4c9c4>
   5e3e0:	ldr	r4, [r9, #24]
   5e3e4:	ldrb	r3, [r4, #42]	; 0x2a
   5e3e8:	tst	r3, #16
   5e3ec:	bne	5dad8 <fputs@plt+0x4c9c4>
   5e3f0:	ldrb	r2, [r9, #45]	; 0x2d
   5e3f4:	ands	r2, r2, #2
   5e3f8:	bne	5dad8 <fputs@plt+0x4c9c4>
   5e3fc:	ldr	r5, [sp, #208]	; 0xd0
   5e400:	ldr	sl, [r9, #52]	; 0x34
   5e404:	add	r3, r6, #328	; 0x148
   5e408:	mov	r8, #0
   5e40c:	mov	ip, #130	; 0x82
   5e410:	str	r2, [r5, #36]	; 0x24
   5e414:	strh	r2, [r5, #42]	; 0x2a
   5e418:	mov	r0, r3
   5e41c:	str	r2, [sp, #12]
   5e420:	mov	r1, sl
   5e424:	str	ip, [sp, #8]
   5e428:	str	r8, [sp]
   5e42c:	str	r8, [sp, #4]
   5e430:	mvn	r2, #0
   5e434:	str	r3, [sp, #16]
   5e438:	str	r8, [sp, #32]
   5e43c:	bl	3faa8 <fputs@plt+0x2e994>
   5e440:	ldr	r3, [sp, #32]
   5e444:	cmp	r0, #0
   5e448:	beq	5f4e8 <fputs@plt+0x4e3d4>
   5e44c:	ldr	r2, [r5, #48]	; 0x30
   5e450:	ldr	r1, [pc, #1204]	; 5e90c <fputs@plt+0x4d7f8>
   5e454:	mov	r3, #33	; 0x21
   5e458:	str	r1, [r5, #36]	; 0x24
   5e45c:	str	r0, [r2]
   5e460:	ldr	r2, [sp, #60]	; 0x3c
   5e464:	strh	r3, [r5, #20]
   5e468:	strh	r2, [r5, #40]	; 0x28
   5e46c:	strh	r2, [r5, #24]
   5e470:	ldr	r1, [r6, #68]	; 0x44
   5e474:	mov	r3, #1
   5e478:	cmp	r1, #0
   5e47c:	strh	r3, [r5, #22]
   5e480:	str	r5, [r6, #800]	; 0x320
   5e484:	ble	5e4b8 <fputs@plt+0x4d3a4>
   5e488:	ldr	r2, [r6, #72]	; 0x48
   5e48c:	cmp	sl, r2
   5e490:	addne	r2, r6, #72	; 0x48
   5e494:	movne	r3, #0
   5e498:	bne	5e4ac <fputs@plt+0x4d398>
   5e49c:	b	5f4e0 <fputs@plt+0x4e3cc>
   5e4a0:	ldr	r0, [r2, #4]!
   5e4a4:	cmp	sl, r0
   5e4a8:	beq	5f490 <fputs@plt+0x4e37c>
   5e4ac:	add	r3, r3, #1
   5e4b0:	cmp	r1, r3
   5e4b4:	bne	5e4a0 <fputs@plt+0x4d38c>
   5e4b8:	mov	r3, #0
   5e4bc:	mov	r2, r3
   5e4c0:	b	5f4a8 <fputs@plt+0x4e394>
   5e4c4:	ldr	r3, [sp, #28]
   5e4c8:	ldr	r3, [r3]
   5e4cc:	cmp	r3, #1
   5e4d0:	beq	5e534 <fputs@plt+0x4d420>
   5e4d4:	ldr	r3, [sp, #64]	; 0x40
   5e4d8:	cmp	r3, #0
   5e4dc:	bne	5dac4 <fputs@plt+0x4c9b0>
   5e4e0:	ldr	r2, [sp, #40]	; 0x28
   5e4e4:	ldr	r1, [sp, #256]	; 0x100
   5e4e8:	ldrh	r3, [r2, #36]	; 0x24
   5e4ec:	str	r1, [r2, #8]
   5e4f0:	orr	r3, r3, #512	; 0x200
   5e4f4:	strh	r3, [r2, #36]	; 0x24
   5e4f8:	b	5dac4 <fputs@plt+0x4c9b0>
   5e4fc:	mov	sl, #0
   5e500:	mov	fp, #0
   5e504:	b	5dc08 <fputs@plt+0x4caf4>
   5e508:	mov	r3, r8
   5e50c:	mov	r2, #0
   5e510:	b	5db9c <fputs@plt+0x4ca88>
   5e514:	ldr	r1, [pc, #1012]	; 5e910 <fputs@plt+0x4d7fc>
   5e518:	mov	r0, fp
   5e51c:	mov	r2, #64	; 0x40
   5e520:	add	r1, pc, r1
   5e524:	bl	39630 <fputs@plt+0x2851c>
   5e528:	mov	r3, #0
   5e52c:	str	r3, [sp, #40]	; 0x28
   5e530:	b	5d7b8 <fputs@plt+0x4c6a4>
   5e534:	ldr	r3, [sp, #256]	; 0x100
   5e538:	ldr	ip, [r3]
   5e53c:	ldr	r3, [sp, #28]
   5e540:	cmp	ip, #0
   5e544:	ldr	r9, [r3, #52]	; 0x34
   5e548:	ldr	r4, [r3, #24]
   5e54c:	ble	5e5b8 <fputs@plt+0x4d4a4>
   5e550:	ldr	r3, [sp, #256]	; 0x100
   5e554:	ldr	r1, [sp, #48]	; 0x30
   5e558:	ldr	lr, [r3, #4]
   5e55c:	mov	r0, r1
   5e560:	ldr	r3, [lr, r0]
   5e564:	b	5e588 <fputs@plt+0x4d474>
   5e568:	ldr	r2, [r3, #4]
   5e56c:	tst	r2, #4096	; 0x1000
   5e570:	beq	5e59c <fputs@plt+0x4d488>
   5e574:	tst	r2, #262144	; 0x40000
   5e578:	ldrne	r3, [r3, #20]
   5e57c:	ldreq	r3, [r3, #12]
   5e580:	ldrne	r3, [r3, #4]
   5e584:	ldrne	r3, [r3]
   5e588:	cmp	r3, #0
   5e58c:	bne	5e568 <fputs@plt+0x4d454>
   5e590:	mov	r3, #0
   5e594:	ldrb	r3, [r3]
   5e598:	udf	#0
   5e59c:	ldrb	r2, [r3]
   5e5a0:	cmp	r2, #152	; 0x98
   5e5a4:	beq	5e7ac <fputs@plt+0x4d698>
   5e5a8:	add	r1, r1, #1
   5e5ac:	cmp	r1, ip
   5e5b0:	add	r0, r0, #20
   5e5b4:	bne	5e560 <fputs@plt+0x4d44c>
   5e5b8:	ldr	r6, [r4, #8]
   5e5bc:	cmp	r6, #0
   5e5c0:	beq	5e4d4 <fputs@plt+0x4d3c0>
   5e5c4:	ldr	r8, [pc, #840]	; 5e914 <fputs@plt+0x4d800>
   5e5c8:	ldr	r3, [pc, #840]	; 5e918 <fputs@plt+0x4d804>
   5e5cc:	add	r8, pc, r8
   5e5d0:	str	r8, [sp, #44]	; 0x2c
   5e5d4:	ldr	r7, [sp, #256]	; 0x100
   5e5d8:	ldr	r8, [sp, #32]
   5e5dc:	mov	sl, #2
   5e5e0:	add	r3, pc, r3
   5e5e4:	str	r3, [sp, #88]	; 0x58
   5e5e8:	str	fp, [sp, #16]
   5e5ec:	ldrb	r3, [r6, #54]	; 0x36
   5e5f0:	cmp	r3, #0
   5e5f4:	beq	5e6ec <fputs@plt+0x4d5d8>
   5e5f8:	ldrh	r3, [r6, #50]	; 0x32
   5e5fc:	cmp	r3, #0
   5e600:	beq	5e834 <fputs@plt+0x4d720>
   5e604:	mov	r5, #0
   5e608:	b	5e61c <fputs@plt+0x4d508>
   5e60c:	ldrh	r3, [r6, #50]	; 0x32
   5e610:	add	r5, r5, #1
   5e614:	cmp	r5, r3
   5e618:	bge	5e6e4 <fputs@plt+0x4d5d0>
   5e61c:	mvn	r2, #0
   5e620:	mvn	r3, #0
   5e624:	str	r6, [sp, #12]
   5e628:	strd	r2, [sp]
   5e62c:	str	sl, [sp, #8]
   5e630:	mov	r2, r5
   5e634:	mov	r1, r9
   5e638:	mov	r0, r8
   5e63c:	bl	3faa8 <fputs@plt+0x2e994>
   5e640:	cmp	r0, #0
   5e644:	bne	5e60c <fputs@plt+0x4d4f8>
   5e648:	ldr	r3, [r6, #32]
   5e64c:	ldr	ip, [r7]
   5e650:	cmp	ip, #0
   5e654:	ldr	r2, [r3, r5, lsl #2]
   5e658:	ble	5e800 <fputs@plt+0x4d6ec>
   5e65c:	mov	r3, r2
   5e660:	lsl	fp, r5, #1
   5e664:	mov	r2, r5
   5e668:	mov	r4, r0
   5e66c:	mov	r5, r3
   5e670:	ldr	r3, [r7, #4]
   5e674:	add	r1, r4, r4, lsl #2
   5e678:	ldr	r1, [r3, r1, lsl #2]
   5e67c:	cmp	r1, #0
   5e680:	beq	5e590 <fputs@plt+0x4d47c>
   5e684:	ldr	r0, [r1, #4]
   5e688:	mov	r3, r1
   5e68c:	tst	r0, #4096	; 0x1000
   5e690:	bne	5e6a4 <fputs@plt+0x4d590>
   5e694:	b	5e6c4 <fputs@plt+0x4d5b0>
   5e698:	ldr	r0, [r3, #4]
   5e69c:	tst	r0, #4096	; 0x1000
   5e6a0:	beq	5e6c4 <fputs@plt+0x4d5b0>
   5e6a4:	tst	r0, #262144	; 0x40000
   5e6a8:	ldrne	r3, [r3, #20]
   5e6ac:	ldreq	r3, [r3, #12]
   5e6b0:	ldrne	r3, [r3, #4]
   5e6b4:	ldrne	r3, [r3]
   5e6b8:	cmp	r3, #0
   5e6bc:	bne	5e698 <fputs@plt+0x4d584>
   5e6c0:	b	5e590 <fputs@plt+0x4d47c>
   5e6c4:	ldrb	r0, [r3]
   5e6c8:	cmp	r0, #152	; 0x98
   5e6cc:	beq	5e700 <fputs@plt+0x4d5ec>
   5e6d0:	add	r4, r4, #1
   5e6d4:	cmp	r4, ip
   5e6d8:	blt	5e670 <fputs@plt+0x4d55c>
   5e6dc:	ldrh	r3, [r6, #50]	; 0x32
   5e6e0:	mov	r5, r2
   5e6e4:	cmp	r5, r3
   5e6e8:	beq	5e834 <fputs@plt+0x4d720>
   5e6ec:	ldr	r6, [r6, #20]
   5e6f0:	cmp	r6, #0
   5e6f4:	bne	5e5ec <fputs@plt+0x4d4d8>
   5e6f8:	ldr	fp, [sp, #16]
   5e6fc:	b	5e4d4 <fputs@plt+0x4d3c0>
   5e700:	ldr	r0, [r6, #4]
   5e704:	ldrsh	lr, [r3, #32]
   5e708:	ldrsh	r0, [r0, fp]
   5e70c:	cmp	lr, r0
   5e710:	bne	5e6d0 <fputs@plt+0x4d5bc>
   5e714:	ldr	r3, [r3, #28]
   5e718:	cmp	r9, r3
   5e71c:	bne	5e6d0 <fputs@plt+0x4d5bc>
   5e720:	ldr	r0, [sp, #16]
   5e724:	str	r2, [sp, #32]
   5e728:	bl	3f3a4 <fputs@plt+0x2e290>
   5e72c:	ldr	r2, [sp, #32]
   5e730:	cmp	r0, #0
   5e734:	beq	5e7a4 <fputs@plt+0x4d690>
   5e738:	ldr	r3, [r0]
   5e73c:	ldrb	r1, [r5]
   5e740:	ldr	ip, [sp, #88]	; 0x58
   5e744:	ldrb	r0, [r3]
   5e748:	add	r1, ip, r1
   5e74c:	add	ip, ip, r0
   5e750:	ldrb	r1, [r1, #336]	; 0x150
   5e754:	ldrb	ip, [ip, #336]	; 0x150
   5e758:	cmp	ip, r1
   5e75c:	bne	5e7a4 <fputs@plt+0x4d690>
   5e760:	cmp	r0, #0
   5e764:	beq	5e7d4 <fputs@plt+0x4d6c0>
   5e768:	mov	r0, r5
   5e76c:	str	r4, [sp, #32]
   5e770:	b	5e77c <fputs@plt+0x4d668>
   5e774:	cmp	ip, #0
   5e778:	beq	5e7d4 <fputs@plt+0x4d6c0>
   5e77c:	ldrb	ip, [r3, #1]!
   5e780:	ldrb	r1, [r0, #1]!
   5e784:	ldr	lr, [sp, #44]	; 0x2c
   5e788:	add	r1, lr, r1
   5e78c:	add	r4, lr, ip
   5e790:	ldrb	r1, [r1, #336]	; 0x150
   5e794:	ldrb	lr, [r4, #336]	; 0x150
   5e798:	cmp	lr, r1
   5e79c:	beq	5e774 <fputs@plt+0x4d660>
   5e7a0:	ldr	r4, [sp, #32]
   5e7a4:	ldr	ip, [r7]
   5e7a8:	b	5e6d0 <fputs@plt+0x4d5bc>
   5e7ac:	ldr	r2, [r3, #28]
   5e7b0:	cmp	r9, r2
   5e7b4:	bne	5e5a8 <fputs@plt+0x4d494>
   5e7b8:	ldrsh	r3, [r3, #32]
   5e7bc:	cmp	r3, #0
   5e7c0:	bge	5e5a8 <fputs@plt+0x4d494>
   5e7c4:	ldr	r2, [sp, #40]	; 0x28
   5e7c8:	mov	r3, #1
   5e7cc:	strb	r3, [r2, #42]	; 0x2a
   5e7d0:	b	5dac4 <fputs@plt+0x4c9b0>
   5e7d4:	ldr	r3, [r6, #4]
   5e7d8:	mov	r5, r2
   5e7dc:	ldrsh	r3, [r3, fp]
   5e7e0:	cmp	r3, #0
   5e7e4:	blt	5e808 <fputs@plt+0x4d6f4>
   5e7e8:	ldr	r2, [r6, #12]
   5e7ec:	ldr	r2, [r2, #4]
   5e7f0:	add	r3, r2, r3, lsl #4
   5e7f4:	ldrb	r3, [r3, #12]
   5e7f8:	cmp	r3, #0
   5e7fc:	bne	5e60c <fputs@plt+0x4d4f8>
   5e800:	ldrh	r3, [r6, #50]	; 0x32
   5e804:	b	5e6e4 <fputs@plt+0x4d5d0>
   5e808:	cmn	r3, #1
   5e80c:	bne	5e800 <fputs@plt+0x4d6ec>
   5e810:	b	5e60c <fputs@plt+0x4d4f8>
   5e814:	ldr	r3, [sp, #56]	; 0x38
   5e818:	ldr	r3, [r3, #24]
   5e81c:	tst	r3, #131072	; 0x20000
   5e820:	ldrne	r1, [sp, #40]	; 0x28
   5e824:	mvnne	r2, #0
   5e828:	mvnne	r3, #0
   5e82c:	strdne	r2, [r1, #24]
   5e830:	b	5de58 <fputs@plt+0x4cd44>
   5e834:	ldr	fp, [sp, #16]
   5e838:	b	5e7c4 <fputs@plt+0x4d6b0>
   5e83c:	ldr	r3, [r6]
   5e840:	ldr	r2, [r6, #28]
   5e844:	mov	r1, r4
   5e848:	str	r3, [sp]
   5e84c:	mov	r0, fp
   5e850:	mov	r3, #0
   5e854:	bl	2e554 <fputs@plt+0x1d440>
   5e858:	ldr	r3, [r7, #36]	; 0x24
   5e85c:	b	5e0ec <fputs@plt+0x4cfd8>
   5e860:	ldr	r3, [sp, #40]	; 0x28
   5e864:	ldrb	r3, [r3, #40]	; 0x28
   5e868:	cmp	r3, #0
   5e86c:	bne	5f0c0 <fputs@plt+0x4dfac>
   5e870:	ldr	r3, [sp, #112]	; 0x70
   5e874:	ldr	r2, [sp, #264]	; 0x108
   5e878:	cmp	r3, #0
   5e87c:	cmpne	r2, #0
   5e880:	beq	5efac <fputs@plt+0x4de98>
   5e884:	ldr	r3, [sp, #64]	; 0x40
   5e888:	cmp	r3, #0
   5e88c:	moveq	r1, #54	; 0x36
   5e890:	movne	r1, #53	; 0x35
   5e894:	str	r2, [sl, #8]
   5e898:	mov	r0, r5
   5e89c:	ldr	r3, [r6, #44]	; 0x2c
   5e8a0:	str	r4, [sp]
   5e8a4:	bl	2e760 <fputs@plt+0x1d64c>
   5e8a8:	mov	r1, r6
   5e8ac:	mov	r0, fp
   5e8b0:	bl	3dfec <fputs@plt+0x2ced8>
   5e8b4:	ldr	r3, [r7, #36]	; 0x24
   5e8b8:	tst	r3, #15
   5e8bc:	beq	5e134 <fputs@plt+0x4d020>
   5e8c0:	ldr	r2, [pc, #84]	; 5e91c <fputs@plt+0x4d808>
   5e8c4:	tst	r3, r2
   5e8c8:	bne	5e134 <fputs@plt+0x4d020>
   5e8cc:	ldr	r3, [sp, #40]	; 0x28
   5e8d0:	ldrh	r3, [r3, #36]	; 0x24
   5e8d4:	tst	r3, #1
   5e8d8:	bne	5e134 <fputs@plt+0x4d020>
   5e8dc:	ldr	r3, [r5]
   5e8e0:	ldrb	r3, [r3, #69]	; 0x45
   5e8e4:	cmp	r3, #0
   5e8e8:	bne	5e134 <fputs@plt+0x4d020>
   5e8ec:	mov	r1, #2
   5e8f0:	mov	r0, r5
   5e8f4:	bl	1f968 <fputs@plt+0xe854>
   5e8f8:	b	5e134 <fputs@plt+0x4d020>
   5e8fc:	andeq	r7, r3, r0, ror #18
   5e900:	andeq	r2, r3, r0, lsr sl
   5e904:	andeq	r2, r3, ip, lsl sl
   5e908:	andeq	r7, r3, r0, lsl r0
   5e90c:	andeq	r1, r0, r1, lsl #2
   5e910:	andeq	r6, r3, ip, lsl #27
   5e914:	strdeq	r2, [r3], -r4
   5e918:	andeq	r2, r3, r0, ror #11
   5e91c:	andeq	r8, r0, r2
   5e920:	andeq	r4, r0, r1, asr #4
   5e924:	andeq	r6, r3, ip, ror r8
   5e928:	andeq	r2, r3, r0, asr #2
   5e92c:	ldrdeq	r1, [r3], -ip
   5e930:	andeq	pc, r4, ip, lsl r9	; <UNPREDICTABLE>
   5e934:			; <UNDEFINED> instruction: 0xfff0bdc0
   5e938:	andeq	pc, r4, r8, lsr r7	; <UNPREDICTABLE>
   5e93c:			; <UNDEFINED> instruction: 0x0004f6bc
   5e940:	muleq	r4, r0, r6
   5e944:	andeq	r1, r0, r1, lsl #4
   5e948:	andeq	r1, r0, r1, asr #4
   5e94c:	ldrd	r8, [sp, #48]	; 0x30
   5e950:	ldr	r4, [sp, #164]	; 0xa4
   5e954:	uxth	r2, r7
   5e958:	mvn	r9, r9
   5e95c:	mvn	r8, r8
   5e960:	orr	r9, r9, #-2147483648	; 0x80000000
   5e964:	ldr	r3, [sp, #128]	; 0x80
   5e968:	ldr	r1, [sp, #124]	; 0x7c
   5e96c:	strh	r2, [r6, #24]
   5e970:	add	r0, r3, r1
   5e974:	ldr	r3, [sp, #44]	; 0x2c
   5e978:	ldr	r1, [sp, #28]
   5e97c:	ldr	lr, [pc, #-100]	; 5e920 <fputs@plt+0x4d80c>
   5e980:	ldrsh	r3, [r3, #34]	; 0x22
   5e984:	add	r0, r1, r0, lsl #3
   5e988:	ldrd	r0, [r0, #64]	; 0x40
   5e98c:	cmp	r3, #63	; 0x3f
   5e990:	movlt	ip, r3
   5e994:	movge	ip, #63	; 0x3f
   5e998:	strd	r0, [sp, #48]	; 0x30
   5e99c:	cmp	ip, #0
   5e9a0:	and	r0, r0, r8
   5e9a4:	and	r1, r1, r9
   5e9a8:	str	ip, [sp, #104]	; 0x68
   5e9ac:	strh	r2, [r6, #40]	; 0x28
   5e9b0:	mov	r8, r0
   5e9b4:	mov	r9, r1
   5e9b8:	str	lr, [r6, #36]	; 0x24
   5e9bc:	ble	5ea08 <fputs@plt+0x4d8f4>
   5e9c0:	ldr	r2, [sp, #16]
   5e9c4:	mov	lr, r4
   5e9c8:	rsb	r4, r2, #32
   5e9cc:	lsr	r0, r8, r2
   5e9d0:	sub	ip, r2, #32
   5e9d4:	orr	r0, r0, r9, lsl r4
   5e9d8:	orr	r0, r0, r9, lsr ip
   5e9dc:	mov	r5, #0
   5e9e0:	and	r4, r0, #1
   5e9e4:	orrs	ip, r4, r5
   5e9e8:	ldr	ip, [sp, #104]	; 0x68
   5e9ec:	lsr	r1, r9, r2
   5e9f0:	add	r2, r2, #1
   5e9f4:	addne	r7, r7, #1
   5e9f8:	cmp	ip, r2
   5e9fc:	bne	5e9c8 <fputs@plt+0x4d8b4>
   5ea00:	mov	r4, lr
   5ea04:	strd	r0, [sp, #144]	; 0x90
   5ea08:	ldrd	r0, [sp, #48]	; 0x30
   5ea0c:	cmp	r0, #0
   5ea10:	sbcs	r2, r1, #0
   5ea14:	sublt	r3, r3, #63	; 0x3f
   5ea18:	addlt	r7, r7, r3
   5ea1c:	add	r3, r7, #1
   5ea20:	mov	r2, r3
   5ea24:	str	r3, [sp, #164]	; 0xa4
   5ea28:	sxth	r1, r2
   5ea2c:	add	r3, sp, #192	; 0xc0
   5ea30:	mov	r2, #0
   5ea34:	ldr	r0, [fp]
   5ea38:	bl	25c84 <fputs@plt+0x14b70>
   5ea3c:	subs	r3, r0, #0
   5ea40:	mov	r2, r3
   5ea44:	str	r3, [sp, #48]	; 0x30
   5ea48:	beq	5ef8c <fputs@plt+0x4de78>
   5ea4c:	str	r3, [r6, #28]
   5ea50:	ldr	r3, [sp, #40]	; 0x28
   5ea54:	ldr	r1, [sp, #88]	; 0x58
   5ea58:	ldr	r7, [r3, #348]	; 0x15c
   5ea5c:	ldr	r3, [pc, #-320]	; 5e924 <fputs@plt+0x4d810>
   5ea60:	cmp	r1, r7
   5ea64:	ldr	r1, [sp, #44]	; 0x2c
   5ea68:	add	r3, pc, r3
   5ea6c:	str	r1, [r2, #12]
   5ea70:	str	r3, [r2]
   5ea74:	bls	5f41c <fputs@plt+0x4e308>
   5ea78:	ldr	r3, [pc, #-344]	; 5e928 <fputs@plt+0x4d814>
   5ea7c:	ldr	r5, [sp, #16]
   5ea80:	add	r3, pc, r3
   5ea84:	add	r3, r3, #3024	; 0xbd0
   5ea88:	add	r3, r3, #8
   5ea8c:	str	r3, [sp, #168]	; 0xa8
   5ea90:	mov	r2, #0
   5ea94:	mov	r3, #0
   5ea98:	strd	r8, [sp, #176]	; 0xb0
   5ea9c:	str	sl, [sp, #188]	; 0xbc
   5eaa0:	mov	r9, r5
   5eaa4:	mov	sl, r6
   5eaa8:	strd	r2, [sp, #112]	; 0x70
   5eaac:	mov	r6, r4
   5eab0:	ldrd	r4, [sp, #136]	; 0x88
   5eab4:	b	5eac8 <fputs@plt+0x4d9b4>
   5eab8:	ldr	r3, [sp, #88]	; 0x58
   5eabc:	add	r7, r7, #48	; 0x30
   5eac0:	cmp	r3, r7
   5eac4:	bls	5ebb0 <fputs@plt+0x4da9c>
   5eac8:	ldr	r3, [sp, #60]	; 0x3c
   5eacc:	ldr	r2, [r7, #8]
   5ead0:	ldr	r1, [r3, #44]	; 0x2c
   5ead4:	cmp	r1, r2
   5ead8:	bne	5eab8 <fputs@plt+0x4d9a4>
   5eadc:	ldrh	r2, [r7, #18]
   5eae0:	tst	r2, #130	; 0x82
   5eae4:	beq	5eab8 <fputs@plt+0x4d9a4>
   5eae8:	ldrd	r0, [r7, #32]
   5eaec:	ldrd	r2, [sp, #64]	; 0x40
   5eaf0:	and	r3, r3, r1
   5eaf4:	and	r2, r2, r0
   5eaf8:	mov	r0, r2
   5eafc:	mov	r1, r3
   5eb00:	orrs	r3, r0, r1
   5eb04:	bne	5eab8 <fputs@plt+0x4d9a4>
   5eb08:	ldr	r3, [sp, #60]	; 0x3c
   5eb0c:	mov	r0, r7
   5eb10:	ldr	r1, [r3, #16]
   5eb14:	bl	2087c <fputs@plt+0xf768>
   5eb18:	cmp	r0, #0
   5eb1c:	beq	5eab8 <fputs@plt+0x4d9a4>
   5eb20:	ldr	r0, [r7, #12]
   5eb24:	cmp	r0, #63	; 0x3f
   5eb28:	suble	r2, r0, #32
   5eb2c:	movle	r3, #1
   5eb30:	movgt	r4, #0
   5eb34:	lslle	r5, r3, r2
   5eb38:	rsble	r2, r0, #32
   5eb3c:	lslle	r4, r3, r0
   5eb40:	orrle	r5, r5, r3, lsr r2
   5eb44:	ldrd	r2, [sp, #112]	; 0x70
   5eb48:	movgt	r5, #-2147483648	; 0x80000000
   5eb4c:	and	r2, r2, r4
   5eb50:	and	r3, r3, r5
   5eb54:	orrs	r3, r2, r3
   5eb58:	bne	5eab8 <fputs@plt+0x4d9a4>
   5eb5c:	ldr	r8, [sp, #48]	; 0x30
   5eb60:	ldr	r1, [r7]
   5eb64:	lsl	ip, r9, #1
   5eb68:	ldr	lr, [r8, #4]
   5eb6c:	ldr	r2, [r1, #16]
   5eb70:	ldr	r1, [r1, #12]
   5eb74:	strh	r0, [lr, ip]
   5eb78:	mov	r0, fp
   5eb7c:	bl	3f568 <fputs@plt+0x2e454>
   5eb80:	ldrd	r2, [sp, #112]	; 0x70
   5eb84:	ldr	ip, [r8, #32]
   5eb88:	lsl	r1, r9, #2
   5eb8c:	orr	r2, r2, r4
   5eb90:	orr	r3, r3, r5
   5eb94:	add	r9, r9, #1
   5eb98:	strd	r2, [sp, #112]	; 0x70
   5eb9c:	cmp	r0, #0
   5eba0:	ldrne	r2, [r0]
   5eba4:	ldreq	r2, [sp, #168]	; 0xa8
   5eba8:	str	r2, [ip, r1]
   5ebac:	b	5eab8 <fputs@plt+0x4d9a4>
   5ebb0:	strd	r4, [sp, #136]	; 0x88
   5ebb4:	mov	r5, r9
   5ebb8:	mov	r4, r6
   5ebbc:	ldrd	r8, [sp, #176]	; 0xb0
   5ebc0:	mov	r6, sl
   5ebc4:	ldr	sl, [sp, #188]	; 0xbc
   5ebc8:	lsl	lr, r5, #1
   5ebcc:	lsl	r2, r5, #2
   5ebd0:	ldr	r3, [sp, #104]	; 0x68
   5ebd4:	cmp	r3, #0
   5ebd8:	ble	5f408 <fputs@plt+0x4e2f4>
   5ebdc:	ldr	r0, [pc, #-696]	; 5e92c <fputs@plt+0x4d818>
   5ebe0:	ldr	r3, [sp, #48]	; 0x30
   5ebe4:	add	r0, pc, r0
   5ebe8:	add	r0, r0, #3024	; 0xbd0
   5ebec:	ldr	r1, [sp, #16]
   5ebf0:	ldr	ip, [r3, #4]
   5ebf4:	str	fp, [sp, #88]	; 0x58
   5ebf8:	ldr	r3, [r3, #32]
   5ebfc:	mov	fp, sl
   5ec00:	add	r0, r0, #8
   5ec04:	mov	sl, r6
   5ec08:	str	r3, [sp, #60]	; 0x3c
   5ec0c:	rsb	r6, r1, #32
   5ec10:	lsr	r2, r8, r1
   5ec14:	sub	lr, r1, #32
   5ec18:	orr	r2, r2, r9, lsl r6
   5ec1c:	orr	r2, r2, r9, lsr lr
   5ec20:	mov	r7, #0
   5ec24:	and	r6, r2, #1
   5ec28:	orrs	lr, r6, r7
   5ec2c:	lslne	lr, r5, #1
   5ec30:	lsr	r3, r9, r1
   5ec34:	strhne	r1, [ip, lr]
   5ec38:	ldrne	lr, [sp, #60]	; 0x3c
   5ec3c:	add	r1, r1, #1
   5ec40:	strne	r0, [lr, r5, lsl #2]
   5ec44:	ldr	lr, [sp, #104]	; 0x68
   5ec48:	addne	r5, r5, #1
   5ec4c:	cmp	lr, r1
   5ec50:	bne	5ec0c <fputs@plt+0x4daf8>
   5ec54:	mov	r6, sl
   5ec58:	mov	sl, fp
   5ec5c:	ldr	fp, [sp, #88]	; 0x58
   5ec60:	strd	r2, [sp, #152]	; 0x98
   5ec64:	lsl	lr, r5, #1
   5ec68:	lsl	r2, r5, #2
   5ec6c:	ldr	r1, [sp, #124]	; 0x7c
   5ec70:	ldr	r3, [sp, #128]	; 0x80
   5ec74:	add	r3, r3, r1
   5ec78:	ldr	r1, [sp, #28]
   5ec7c:	add	r3, r1, r3, lsl #3
   5ec80:	ldrd	r0, [r3, #64]	; 0x40
   5ec84:	cmp	r0, #0
   5ec88:	sbcs	r3, r1, #0
   5ec8c:	blt	5f3b8 <fputs@plt+0x4e2a4>
   5ec90:	mvn	r1, #0
   5ec94:	ldr	r0, [fp, #72]	; 0x48
   5ec98:	strh	r1, [ip, lr]
   5ec9c:	ldr	ip, [sp, #60]	; 0x3c
   5eca0:	ldr	lr, [sp, #172]	; 0xac
   5eca4:	add	r1, r0, #1
   5eca8:	mov	r7, #0
   5ecac:	str	lr, [ip, r2]
   5ecb0:	ldr	r3, [sp, #164]	; 0xa4
   5ecb4:	mov	r2, r0
   5ecb8:	str	r1, [fp, #72]	; 0x48
   5ecbc:	str	r0, [sl, #-36]	; 0xffffffdc
   5ecc0:	mov	r1, #56	; 0x38
   5ecc4:	mov	r0, r4
   5ecc8:	str	r7, [sp]
   5eccc:	bl	2e760 <fputs@plt+0x1d64c>
   5ecd0:	ldr	r1, [sp, #48]	; 0x30
   5ecd4:	mov	r0, fp
   5ecd8:	bl	3dfec <fputs@plt+0x2ced8>
   5ecdc:	ldr	r3, [fp, #108]	; 0x6c
   5ece0:	ldr	r2, [sp, #40]	; 0x28
   5ece4:	add	r3, r3, #1
   5ece8:	ldr	r2, [r2, #328]	; 0x148
   5ecec:	str	r3, [fp, #108]	; 0x6c
   5ecf0:	ldrb	r3, [sl]
   5ecf4:	ldr	r2, [r2, #4]
   5ecf8:	str	r3, [sp, #88]	; 0x58
   5ecfc:	lsl	r1, r3, #3
   5ed00:	add	r8, r1, r3
   5ed04:	str	r2, [sp, #60]	; 0x3c
   5ed08:	add	r8, r2, r8, lsl #3
   5ed0c:	str	r1, [sp, #104]	; 0x68
   5ed10:	ldrb	r1, [r8, #45]	; 0x2d
   5ed14:	ands	r1, r1, #16
   5ed18:	beq	5f390 <fputs@plt+0x4e27c>
   5ed1c:	ldr	r9, [r8, #36]	; 0x24
   5ed20:	mov	r3, r7
   5ed24:	mov	r2, r7
   5ed28:	str	r7, [sp]
   5ed2c:	mov	r1, #22
   5ed30:	mov	r0, r4
   5ed34:	bl	2e760 <fputs@plt+0x1d64c>
   5ed38:	ldr	r3, [r8, #32]
   5ed3c:	mov	r2, r9
   5ed40:	str	r3, [sp]
   5ed44:	mov	r1, #16
   5ed48:	mov	r3, r7
   5ed4c:	str	r0, [sp, #44]	; 0x2c
   5ed50:	mov	r0, r4
   5ed54:	bl	2e760 <fputs@plt+0x1d64c>
   5ed58:	str	r7, [sp]
   5ed5c:	mov	r3, r7
   5ed60:	mov	r2, r9
   5ed64:	mov	r1, #18
   5ed68:	mov	r0, r4
   5ed6c:	bl	2e760 <fputs@plt+0x1d64c>
   5ed70:	mov	r7, r0
   5ed74:	ldr	r8, [sp, #32]
   5ed78:	cmp	r8, #0
   5ed7c:	beq	5f1d4 <fputs@plt+0x4e0c0>
   5ed80:	ldr	r0, [r4, #24]
   5ed84:	bl	2e640 <fputs@plt+0x1d52c>
   5ed88:	mov	r3, #16
   5ed8c:	mov	r1, r8
   5ed90:	mov	r2, r0
   5ed94:	mov	r9, r0
   5ed98:	mov	r0, fp
   5ed9c:	bl	649dc <fputs@plt+0x538c8>
   5eda0:	ldr	r3, [r6, #36]	; 0x24
   5eda4:	orr	r3, r3, #131072	; 0x20000
   5eda8:	str	r3, [r6, #36]	; 0x24
   5edac:	ldrb	r3, [fp, #19]
   5edb0:	mov	r6, #0
   5edb4:	ldr	r1, [sp, #48]	; 0x30
   5edb8:	cmp	r3, #0
   5edbc:	subne	r3, r3, #1
   5edc0:	ldreq	r8, [fp, #76]	; 0x4c
   5edc4:	uxtbne	r3, r3
   5edc8:	strbne	r3, [fp, #19]
   5edcc:	addne	r3, fp, r3, lsl #2
   5edd0:	addeq	r8, r8, #1
   5edd4:	ldrne	r8, [r3, #28]
   5edd8:	streq	r8, [fp, #76]	; 0x4c
   5eddc:	ldr	r2, [sl, #-40]	; 0xffffffd8
   5ede0:	mov	r3, r8
   5ede4:	str	r6, [sp, #12]
   5ede8:	str	r6, [sp, #8]
   5edec:	str	r6, [sp, #4]
   5edf0:	str	r6, [sp]
   5edf4:	mov	r0, fp
   5edf8:	bl	650fc <fputs@plt+0x53fe8>
   5edfc:	ldr	r2, [sl, #-36]	; 0xffffffdc
   5ee00:	mov	r3, r8
   5ee04:	str	r6, [sp]
   5ee08:	mov	r1, #110	; 0x6e
   5ee0c:	str	r0, [sp, #48]	; 0x30
   5ee10:	mov	r0, r4
   5ee14:	bl	2e760 <fputs@plt+0x1d64c>
   5ee18:	ldr	r3, [r4]
   5ee1c:	ldrb	r3, [r3, #69]	; 0x45
   5ee20:	cmp	r3, r6
   5ee24:	beq	5f1c4 <fputs@plt+0x4e0b0>
   5ee28:	ldr	r3, [sp, #32]
   5ee2c:	cmp	r3, #0
   5ee30:	beq	5ee58 <fputs@plt+0x4dd44>
   5ee34:	ldr	r2, [r4, #24]
   5ee38:	ldr	r3, [r2, #120]	; 0x78
   5ee3c:	cmp	r3, #0
   5ee40:	mvnne	r9, r9
   5ee44:	ldrne	r1, [r4, #32]
   5ee48:	strne	r1, [r3, r9, lsl #2]
   5ee4c:	ldr	r3, [r4, #32]
   5ee50:	sub	r3, r3, #1
   5ee54:	str	r3, [r2, #96]	; 0x60
   5ee58:	ldr	r2, [sp, #88]	; 0x58
   5ee5c:	ldr	r3, [sp, #104]	; 0x68
   5ee60:	add	r3, r3, r2
   5ee64:	ldr	r2, [sp, #60]	; 0x3c
   5ee68:	add	r3, r2, r3, lsl #3
   5ee6c:	ldrb	r3, [r3, #45]	; 0x2d
   5ee70:	ands	r1, r3, #16
   5ee74:	beq	5f198 <fputs@plt+0x4e084>
   5ee78:	ldr	r3, [sp, #44]	; 0x2c
   5ee7c:	cmp	r3, #0
   5ee80:	ldr	r3, [sp, #48]	; 0x30
   5ee84:	add	lr, r5, r3
   5ee88:	ldrlt	r3, [r4, #32]
   5ee8c:	sublt	r3, r3, #1
   5ee90:	strlt	r3, [sp, #44]	; 0x2c
   5ee94:	ldr	r3, [r4]
   5ee98:	ldrb	r3, [r3, #69]	; 0x45
   5ee9c:	cmp	r3, #0
   5eea0:	bne	5f188 <fputs@plt+0x4e074>
   5eea4:	ldr	r3, [sp, #44]	; 0x2c
   5eea8:	ldr	r1, [r4, #4]
   5eeac:	add	r3, r3, r3, lsl #2
   5eeb0:	add	r1, r1, r3, lsl #2
   5eeb4:	ldr	r3, [sp, #104]	; 0x68
   5eeb8:	ldr	r2, [sp, #88]	; 0x58
   5eebc:	mov	r0, #1
   5eec0:	add	ip, r3, r2
   5eec4:	ldr	r3, [sp, #60]	; 0x3c
   5eec8:	ldr	r2, [sl, #-40]	; 0xffffffd8
   5eecc:	add	ip, r3, ip, lsl #3
   5eed0:	add	r5, ip, #40	; 0x28
   5eed4:	ldr	r3, [ip, #40]	; 0x28
   5eed8:	str	lr, [r1, #8]
   5eedc:	str	r0, [sp]
   5eee0:	mov	r1, r7
   5eee4:	mov	r0, r4
   5eee8:	bl	19f3c <fputs@plt+0x8e28>
   5eeec:	mov	r2, #0
   5eef0:	mov	r3, r7
   5eef4:	str	r2, [sp]
   5eef8:	mov	r1, #13
   5eefc:	mov	r0, r4
   5ef00:	bl	2e760 <fputs@plt+0x1d64c>
   5ef04:	ldrb	r3, [r5, #5]
   5ef08:	bic	r3, r3, #16
   5ef0c:	strb	r3, [r5, #5]
   5ef10:	ldr	r3, [r4]
   5ef14:	ldrb	r3, [r3, #69]	; 0x45
   5ef18:	cmp	r3, #0
   5ef1c:	beq	5f144 <fputs@plt+0x4e030>
   5ef20:	ldr	r3, [pc, #-1528]	; 5e930 <fputs@plt+0x4d81c>
   5ef24:	ldr	r2, [r4, #32]
   5ef28:	ldr	r1, [r4, #24]
   5ef2c:	add	r3, pc, r3
   5ef30:	add	r3, r3, #4
   5ef34:	sub	r0, r2, #1
   5ef38:	str	r0, [r1, #96]	; 0x60
   5ef3c:	cmp	r8, #0
   5ef40:	str	r2, [r3, #8]
   5ef44:	bne	5f134 <fputs@plt+0x4e020>
   5ef48:	mov	r0, fp
   5ef4c:	bl	1ff24 <fputs@plt+0xee10>
   5ef50:	ldr	r1, [r4, #32]
   5ef54:	ldr	r0, [r4, #24]
   5ef58:	ldr	r2, [r4]
   5ef5c:	sub	r3, r1, #1
   5ef60:	str	r3, [r0, #96]	; 0x60
   5ef64:	ldr	r0, [sp, #132]	; 0x84
   5ef68:	ldrb	r2, [r2, #69]	; 0x45
   5ef6c:	cmp	r0, #0
   5ef70:	movlt	r0, r3
   5ef74:	cmp	r2, #0
   5ef78:	bne	5f10c <fputs@plt+0x4dff8>
   5ef7c:	add	r3, r0, r0, lsl #2
   5ef80:	ldr	r2, [r4, #4]
   5ef84:	add	r3, r2, r3, lsl #2
   5ef88:	str	r1, [r3, #8]
   5ef8c:	ldr	r1, [sp, #32]
   5ef90:	ldr	r0, [fp]
   5ef94:	bl	23a00 <fputs@plt+0x128ec>
   5ef98:	ldr	r3, [sp, #56]	; 0x38
   5ef9c:	ldrb	r3, [r3, #69]	; 0x45
   5efa0:	cmp	r3, #0
   5efa4:	beq	5e1d0 <fputs@plt+0x4d0bc>
   5efa8:	b	5dc38 <fputs@plt+0x4cb24>
   5efac:	ldr	r2, [fp, #72]	; 0x48
   5efb0:	mov	r1, #54	; 0x36
   5efb4:	add	r3, r2, #1
   5efb8:	str	r3, [fp, #72]	; 0x48
   5efbc:	b	5e894 <fputs@plt+0x4d780>
   5efc0:	ldr	r3, [sp, #60]	; 0x3c
   5efc4:	mov	r0, r5
   5efc8:	ldr	r1, [r3, #16]
   5efcc:	bl	2087c <fputs@plt+0xf768>
   5efd0:	cmp	r0, #0
   5efd4:	beq	5e31c <fputs@plt+0x4d208>
   5efd8:	ldr	r3, [r5, #12]
   5efdc:	cmp	r3, #63	; 0x3f
   5efe0:	bgt	5f064 <fputs@plt+0x4df50>
   5efe4:	mov	r2, #1
   5efe8:	sub	r1, r3, #32
   5efec:	lsl	r1, r2, r1
   5eff0:	str	r1, [sp, #100]	; 0x64
   5eff4:	ldr	r0, [sp, #100]	; 0x64
   5eff8:	rsb	r1, r3, #32
   5effc:	orr	r1, r0, r2, lsr r1
   5f000:	lsl	r2, r2, r3
   5f004:	str	r1, [sp, #100]	; 0x64
   5f008:	str	r2, [sp, #96]	; 0x60
   5f00c:	cmp	r9, #0
   5f010:	beq	5f07c <fputs@plt+0x4df68>
   5f014:	ldrd	r2, [sp, #96]	; 0x60
   5f018:	ldrd	r0, [sp, #48]	; 0x30
   5f01c:	and	r2, r2, r0
   5f020:	and	r3, r3, r1
   5f024:	orrs	r3, r2, r3
   5f028:	bne	5f074 <fputs@plt+0x4df60>
   5f02c:	ldrh	r3, [r6, #44]	; 0x2c
   5f030:	add	r4, r7, #1
   5f034:	cmp	r4, r3
   5f038:	bgt	5f09c <fputs@plt+0x4df88>
   5f03c:	ldrd	r8, [sp, #48]	; 0x30
   5f040:	ldrd	r0, [sp, #96]	; 0x60
   5f044:	ldr	r3, [r6, #48]	; 0x30
   5f048:	orr	r1, r1, r9
   5f04c:	orr	r0, r0, r8
   5f050:	str	r5, [r3, r7, lsl #2]
   5f054:	strd	r0, [sp, #48]	; 0x30
   5f058:	mov	r9, #1
   5f05c:	mov	r7, r4
   5f060:	b	5e31c <fputs@plt+0x4d208>
   5f064:	mov	r0, #0
   5f068:	mov	r1, #-2147483648	; 0x80000000
   5f06c:	strd	r0, [sp, #96]	; 0x60
   5f070:	b	5f00c <fputs@plt+0x4def8>
   5f074:	mov	r9, #1
   5f078:	b	5e31c <fputs@plt+0x4d208>
   5f07c:	ldr	r2, [sp, #44]	; 0x2c
   5f080:	ldr	r1, [sp, #112]	; 0x70
   5f084:	ldr	r0, [r2, #4]
   5f088:	ldr	r2, [r2]
   5f08c:	ldr	r3, [r0, r3, lsl #4]
   5f090:	mov	r0, #284	; 0x11c
   5f094:	bl	355cc <fputs@plt+0x244b8>
   5f098:	b	5f014 <fputs@plt+0x4df00>
   5f09c:	mov	r2, r4
   5f0a0:	mov	r1, r6
   5f0a4:	ldr	r0, [fp]
   5f0a8:	bl	24ea0 <fputs@plt+0x13d8c>
   5f0ac:	cmp	r0, #0
   5f0b0:	beq	5f03c <fputs@plt+0x4df28>
   5f0b4:	b	5ef8c <fputs@plt+0x4de78>
   5f0b8:	ldr	r4, [pc, #-1932]	; 5e934 <fputs@plt+0x4d820>
   5f0bc:	b	5e0cc <fputs@plt+0x4cfb8>
   5f0c0:	ldr	r3, [sp, #32]
   5f0c4:	ldr	r2, [sp, #28]
   5f0c8:	add	r3, r3, r8
   5f0cc:	add	r3, r2, r3, lsl #3
   5f0d0:	ldr	r2, [sp, #264]	; 0x108
   5f0d4:	ldr	r3, [r3, #24]
   5f0d8:	ldr	r3, [r3, #8]
   5f0dc:	cmp	r6, r3
   5f0e0:	cmpne	r3, #0
   5f0e4:	beq	5f0fc <fputs@plt+0x4dfe8>
   5f0e8:	ldr	r3, [r3, #20]
   5f0ec:	add	r2, r2, #1
   5f0f0:	cmp	r3, #0
   5f0f4:	cmpne	r6, r3
   5f0f8:	bne	5f0e8 <fputs@plt+0x4dfd4>
   5f0fc:	ldr	r3, [sp, #40]	; 0x28
   5f100:	mov	r1, #55	; 0x37
   5f104:	str	r2, [r3, #64]	; 0x40
   5f108:	b	5e894 <fputs@plt+0x4d780>
   5f10c:	ldr	r3, [pc, #-2012]	; 5e938 <fputs@plt+0x4d824>
   5f110:	add	r3, pc, r3
   5f114:	add	r3, r3, #4
   5f118:	b	5ef88 <fputs@plt+0x4de74>
   5f11c:	ldr	r7, [sp, #16]
   5f120:	mvn	r8, #0
   5f124:	mvn	r9, #0
   5f128:	b	5e964 <fputs@plt+0x4d850>
   5f12c:	ldr	r4, [sp, #16]
   5f130:	b	5e0cc <fputs@plt+0x4cfb8>
   5f134:	mov	r1, r8
   5f138:	mov	r0, fp
   5f13c:	bl	200f0 <fputs@plt+0xefdc>
   5f140:	b	5ef48 <fputs@plt+0x4de34>
   5f144:	mov	r1, #3
   5f148:	mov	r0, r4
   5f14c:	bl	1f968 <fputs@plt+0xe854>
   5f150:	ldr	r3, [r4]
   5f154:	ldr	r2, [r4, #32]
   5f158:	ldr	r1, [r4, #24]
   5f15c:	ldrb	r0, [r3, #69]	; 0x45
   5f160:	cmp	r7, #0
   5f164:	sub	r3, r2, #1
   5f168:	movlt	r7, r3
   5f16c:	cmp	r0, #0
   5f170:	str	r3, [r1, #96]	; 0x60
   5f174:	bne	5f1b4 <fputs@plt+0x4e0a0>
   5f178:	add	r7, r7, r7, lsl #2
   5f17c:	ldr	r3, [r4, #4]
   5f180:	add	r3, r3, r7, lsl #2
   5f184:	b	5ef3c <fputs@plt+0x4de28>
   5f188:	ldr	r3, [pc, #-2132]	; 5e93c <fputs@plt+0x4d828>
   5f18c:	add	r3, pc, r3
   5f190:	add	r1, r3, #4
   5f194:	b	5eeb4 <fputs@plt+0x4dda0>
   5f198:	ldr	r2, [sl, #-40]	; 0xffffffd8
   5f19c:	add	r3, r7, #1
   5f1a0:	str	r1, [sp]
   5f1a4:	mov	r0, r4
   5f1a8:	mov	r1, #7
   5f1ac:	bl	2e760 <fputs@plt+0x1d64c>
   5f1b0:	b	5ef10 <fputs@plt+0x4ddfc>
   5f1b4:	ldr	r3, [pc, #-2172]	; 5e940 <fputs@plt+0x4d82c>
   5f1b8:	add	r3, pc, r3
   5f1bc:	add	r3, r3, #4
   5f1c0:	b	5ef3c <fputs@plt+0x4de28>
   5f1c4:	mov	r1, #16
   5f1c8:	mov	r0, r4
   5f1cc:	bl	1f968 <fputs@plt+0xe854>
   5f1d0:	b	5ee28 <fputs@plt+0x4dd14>
   5f1d4:	ldr	r9, [sp, #16]
   5f1d8:	b	5edac <fputs@plt+0x4dc98>
   5f1dc:	tst	r3, #1024	; 0x400
   5f1e0:	beq	5f290 <fputs@plt+0x4e17c>
   5f1e4:	ldr	r9, [r6, #56]	; 0x38
   5f1e8:	cmp	r9, #0
   5f1ec:	beq	5f220 <fputs@plt+0x4e10c>
   5f1f0:	ldr	r3, [r9]
   5f1f4:	ldr	r2, [sp, #56]	; 0x38
   5f1f8:	cmp	r3, r2
   5f1fc:	bne	5f214 <fputs@plt+0x4e100>
   5f200:	b	5f220 <fputs@plt+0x4e10c>
   5f204:	ldr	r3, [r9]
   5f208:	ldr	r2, [sp, #56]	; 0x38
   5f20c:	cmp	r2, r3
   5f210:	beq	5f220 <fputs@plt+0x4e10c>
   5f214:	ldr	r9, [r9, #24]
   5f218:	cmp	r9, #0
   5f21c:	bne	5f204 <fputs@plt+0x4e0f0>
   5f220:	ldr	r3, [sp, #32]
   5f224:	ldr	r1, [sp, #28]
   5f228:	add	r2, r3, r8
   5f22c:	mov	r3, #0
   5f230:	add	r2, r1, r2, lsl #3
   5f234:	mov	r0, r5
   5f238:	ldr	r2, [r2, #52]	; 0x34
   5f23c:	mov	r1, #152	; 0x98
   5f240:	str	r3, [sp]
   5f244:	bl	2e760 <fputs@plt+0x1d64c>
   5f248:	mvn	r3, #9
   5f24c:	mov	r2, r9
   5f250:	mov	r1, r0
   5f254:	mov	r0, r5
   5f258:	bl	24588 <fputs@plt+0x13474>
   5f25c:	ldr	r3, [r7, #36]	; 0x24
   5f260:	b	5e0ec <fputs@plt+0x4cfd8>
   5f264:	ldr	r3, [sp, #80]	; 0x50
   5f268:	ldr	r1, [sp, #84]	; 0x54
   5f26c:	str	r3, [sp, #8]
   5f270:	ldrb	r2, [sl]
   5f274:	add	r3, sl, #20
   5f278:	mov	r0, fp
   5f27c:	stm	sp, {r1, r2}
   5f280:	mov	r2, sl
   5f284:	ldr	r1, [sp, #28]
   5f288:	bl	44684 <fputs@plt+0x33570>
   5f28c:	b	5e1dc <fputs@plt+0x4d0c8>
   5f290:	tst	r2, #16
   5f294:	bne	5e0ec <fputs@plt+0x4cfd8>
   5f298:	tst	r3, #64	; 0x40
   5f29c:	bne	5e83c <fputs@plt+0x4d728>
   5f2a0:	ldr	r3, [sp, #48]	; 0x30
   5f2a4:	cmp	r3, #0
   5f2a8:	bne	5e83c <fputs@plt+0x4d728>
   5f2ac:	ldr	r3, [sp, #40]	; 0x28
   5f2b0:	mov	r0, fp
   5f2b4:	ldrb	r3, [r3, #40]	; 0x28
   5f2b8:	cmp	r3, #0
   5f2bc:	ldr	r3, [sp, #32]
   5f2c0:	ldrne	r1, [sp, #28]
   5f2c4:	add	r3, r3, r8
   5f2c8:	ldreq	r1, [sp, #28]
   5f2cc:	addne	r3, r1, r3, lsl #3
   5f2d0:	addeq	r3, r1, r3, lsl #3
   5f2d4:	ldrne	r1, [r3, #52]	; 0x34
   5f2d8:	ldrne	r3, [sp, #40]	; 0x28
   5f2dc:	moveq	r2, #54	; 0x36
   5f2e0:	movne	r2, #55	; 0x37
   5f2e4:	ldreq	r1, [r3, #52]	; 0x34
   5f2e8:	strne	r1, [r3, #60]	; 0x3c
   5f2ec:	str	r2, [sp]
   5f2f0:	mov	r3, r6
   5f2f4:	mov	r2, r4
   5f2f8:	bl	3e010 <fputs@plt+0x2cefc>
   5f2fc:	ldr	r3, [sp, #40]	; 0x28
   5f300:	ldrb	r3, [r3, #40]	; 0x28
   5f304:	cmp	r3, #0
   5f308:	bne	5f36c <fputs@plt+0x4e258>
   5f30c:	ldrsh	r3, [r6, #34]	; 0x22
   5f310:	cmp	r3, #63	; 0x3f
   5f314:	bgt	5f36c <fputs@plt+0x4e258>
   5f318:	ldrb	r3, [r6, #42]	; 0x2a
   5f31c:	tst	r3, #32
   5f320:	bne	5f36c <fputs@plt+0x4e258>
   5f324:	ldr	r3, [sp, #32]
   5f328:	ldr	r2, [sp, #28]
   5f32c:	add	r3, r3, r8
   5f330:	add	r3, r2, r3, lsl #3
   5f334:	ldrd	r0, [r3, #64]	; 0x40
   5f338:	orrs	r3, r0, r1
   5f33c:	beq	5f42c <fputs@plt+0x4e318>
   5f340:	ldr	r3, [sp, #16]
   5f344:	lsrs	r1, r1, #1
   5f348:	rrx	r0, r0
   5f34c:	orrs	r2, r0, r1
   5f350:	add	r3, r3, #1
   5f354:	bne	5f344 <fputs@plt+0x4e230>
   5f358:	mov	r2, r3
   5f35c:	mvn	r3, #13
   5f360:	mvn	r1, #0
   5f364:	mov	r0, r5
   5f368:	bl	24588 <fputs@plt+0x13474>
   5f36c:	ldr	r3, [r5]
   5f370:	ldrb	r3, [r3, #69]	; 0x45
   5f374:	cmp	r3, #0
   5f378:	bne	5e858 <fputs@plt+0x4d744>
   5f37c:	ldr	r1, [sp, #44]	; 0x2c
   5f380:	mov	r0, r5
   5f384:	bl	1f968 <fputs@plt+0xe854>
   5f388:	ldr	r3, [r7, #36]	; 0x24
   5f38c:	b	5e0ec <fputs@plt+0x4cfd8>
   5f390:	mov	r3, r1
   5f394:	ldr	r2, [sl, #-40]	; 0xffffffd8
   5f398:	mov	r0, r4
   5f39c:	str	r1, [sp]
   5f3a0:	mov	r1, #108	; 0x6c
   5f3a4:	bl	2e760 <fputs@plt+0x1d64c>
   5f3a8:	ldr	r3, [sp, #16]
   5f3ac:	str	r3, [sp, #44]	; 0x2c
   5f3b0:	mov	r7, r0
   5f3b4:	b	5ed74 <fputs@plt+0x4dc60>
   5f3b8:	ldr	r3, [sp, #44]	; 0x2c
   5f3bc:	ldrsh	r3, [r3, #34]	; 0x22
   5f3c0:	cmp	r3, #63	; 0x3f
   5f3c4:	ble	5ec90 <fputs@plt+0x4db7c>
   5f3c8:	ldr	r3, [sp, #60]	; 0x3c
   5f3cc:	add	r1, ip, r5, lsl #1
   5f3d0:	add	r2, r3, r5, lsl #2
   5f3d4:	mov	r3, #63	; 0x3f
   5f3d8:	ldr	r0, [sp, #44]	; 0x2c
   5f3dc:	strh	r3, [r1], #2
   5f3e0:	ldr	lr, [sp, #184]	; 0xb8
   5f3e4:	ldrsh	r0, [r0, #34]	; 0x22
   5f3e8:	add	r3, r3, #1
   5f3ec:	str	lr, [r2], #4
   5f3f0:	cmp	r3, r0
   5f3f4:	add	r5, r5, #1
   5f3f8:	blt	5f3d8 <fputs@plt+0x4e2c4>
   5f3fc:	lsl	lr, r5, #1
   5f400:	lsl	r2, r5, #2
   5f404:	b	5ec90 <fputs@plt+0x4db7c>
   5f408:	ldr	r3, [sp, #48]	; 0x30
   5f40c:	ldr	ip, [r3, #4]
   5f410:	ldr	r3, [r3, #32]
   5f414:	str	r3, [sp, #60]	; 0x3c
   5f418:	b	5ec6c <fputs@plt+0x4db58>
   5f41c:	mov	r2, #0
   5f420:	mov	lr, r2
   5f424:	ldr	r5, [sp, #16]
   5f428:	b	5ebd0 <fputs@plt+0x4dabc>
   5f42c:	mov	r2, #0
   5f430:	b	5f35c <fputs@plt+0x4e248>
   5f434:	ldr	r3, [sp, #120]	; 0x78
   5f438:	ldr	r2, [sp, #40]	; 0x28
   5f43c:	ldr	r3, [r3, #32]
   5f440:	str	r3, [r2, #44]	; 0x2c
   5f444:	b	5d7b8 <fputs@plt+0x4c6a4>
   5f448:	mov	r1, #1
   5f44c:	ldr	r0, [sp, #40]	; 0x28
   5f450:	strb	r1, [r0, #40]	; 0x28
   5f454:	ldr	r1, [sp, #28]
   5f458:	ldr	r1, [r1, #24]
   5f45c:	ldrb	r1, [r1, #42]	; 0x2a
   5f460:	tst	r1, #32
   5f464:	bne	5e02c <fputs@plt+0x4cf18>
   5f468:	tst	r3, #64	; 0x40
   5f46c:	beq	5e02c <fputs@plt+0x4cf18>
   5f470:	ldr	r1, [sp, #80]	; 0x50
   5f474:	bic	r3, r3, #64	; 0x40
   5f478:	tst	r1, #8192	; 0x2000
   5f47c:	ldr	r1, [sp, #44]	; 0x2c
   5f480:	movne	r1, #8
   5f484:	str	r1, [sp, #44]	; 0x2c
   5f488:	str	r3, [r2, #36]	; 0x24
   5f48c:	b	5e02c <fputs@plt+0x4cf18>
   5f490:	mov	r1, #1
   5f494:	sub	r2, r3, #32
   5f498:	rsb	r0, r3, #32
   5f49c:	lsl	r2, r1, r2
   5f4a0:	lsl	r3, r1, r3
   5f4a4:	orr	r2, r2, r1, lsr r0
   5f4a8:	ldr	r1, [r6, #8]
   5f4ac:	str	r3, [r5, #8]
   5f4b0:	cmp	r1, #0
   5f4b4:	mov	r3, #1
   5f4b8:	str	r2, [r5, #12]
   5f4bc:	strh	r3, [r6, #32]
   5f4c0:	ldrne	r3, [r1]
   5f4c4:	str	sl, [r6, #740]	; 0x2e4
   5f4c8:	strbne	r3, [r6, #38]	; 0x26
   5f4cc:	ldrh	r3, [r6, #36]	; 0x24
   5f4d0:	tst	r3, #1024	; 0x400
   5f4d4:	movne	r3, #1
   5f4d8:	strbne	r3, [r6, #42]	; 0x2a
   5f4dc:	b	5de48 <fputs@plt+0x4cd34>
   5f4e0:	mov	r2, #0
   5f4e4:	b	5f4a8 <fputs@plt+0x4e394>
   5f4e8:	ldr	r7, [r4, #8]
   5f4ec:	cmp	r7, #0
   5f4f0:	beq	5f678 <fputs@plt+0x4e564>
   5f4f4:	mov	r2, r3
   5f4f8:	str	r8, [sp, #32]
   5f4fc:	mov	r3, fp
   5f500:	mov	fp, r9
   5f504:	mov	r9, r6
   5f508:	mov	r6, r2
   5f50c:	b	5f51c <fputs@plt+0x4e408>
   5f510:	ldr	r7, [r7, #20]
   5f514:	cmp	r7, #0
   5f518:	beq	5f670 <fputs@plt+0x4e55c>
   5f51c:	ldrb	r2, [r7, #54]	; 0x36
   5f520:	cmp	r2, #0
   5f524:	beq	5f510 <fputs@plt+0x4e3fc>
   5f528:	ldr	r1, [r7, #36]	; 0x24
   5f52c:	cmp	r1, #0
   5f530:	bne	5f510 <fputs@plt+0x4e3fc>
   5f534:	ldrh	r8, [r7, #50]	; 0x32
   5f538:	cmp	r8, #3
   5f53c:	bhi	5f510 <fputs@plt+0x4e3fc>
   5f540:	ldrb	r2, [r7, #55]	; 0x37
   5f544:	tst	r2, #8
   5f548:	moveq	r4, #2
   5f54c:	movne	r4, #130	; 0x82
   5f550:	cmp	r8, #0
   5f554:	beq	5f6e0 <fputs@plt+0x4e5cc>
   5f558:	mov	r8, r1
   5f55c:	str	r3, [sp, #44]	; 0x2c
   5f560:	ldr	r3, [sp, #32]
   5f564:	str	r7, [sp, #12]
   5f568:	str	r4, [sp, #8]
   5f56c:	stm	sp, {r3, r6}
   5f570:	mov	r2, r8
   5f574:	mov	r1, sl
   5f578:	ldr	r0, [sp, #16]
   5f57c:	bl	3faa8 <fputs@plt+0x2e994>
   5f580:	ldr	r3, [sp, #44]	; 0x2c
   5f584:	cmp	r0, #0
   5f588:	beq	5f6d8 <fputs@plt+0x4e5c4>
   5f58c:	ldr	r1, [r5, #48]	; 0x30
   5f590:	ldrh	r2, [r7, #50]	; 0x32
   5f594:	str	r0, [r1, r8, lsl #2]
   5f598:	add	r8, r8, #1
   5f59c:	cmp	r8, r2
   5f5a0:	blt	5f55c <fputs@plt+0x4e448>
   5f5a4:	cmp	r8, r2
   5f5a8:	bne	5f510 <fputs@plt+0x4e3fc>
   5f5ac:	ldrb	r2, [r7, #55]	; 0x37
   5f5b0:	mov	r6, r9
   5f5b4:	mov	r9, fp
   5f5b8:	mov	fp, r3
   5f5bc:	ldr	r3, [pc, #-3200]	; 5e944 <fputs@plt+0x4d830>
   5f5c0:	ands	r2, r2, #32
   5f5c4:	str	r3, [r5, #36]	; 0x24
   5f5c8:	bne	5f6b4 <fputs@plt+0x4e5a0>
   5f5cc:	ldrh	lr, [r7, #52]	; 0x34
   5f5d0:	ldrd	r0, [r9, #64]	; 0x40
   5f5d4:	ldr	ip, [r7, #4]
   5f5d8:	cmp	lr, #0
   5f5dc:	strd	r0, [sp, #32]
   5f5e0:	beq	5f690 <fputs@plt+0x4e57c>
   5f5e4:	rsb	r3, lr, lr, lsl #31
   5f5e8:	lsl	lr, lr, #1
   5f5ec:	lsl	r9, r3, #1
   5f5f0:	mov	r0, #0
   5f5f4:	mov	r1, #0
   5f5f8:	add	r3, ip, lr
   5f5fc:	str	r2, [sp, #44]	; 0x2c
   5f600:	strd	r0, [sp, #16]
   5f604:	str	r5, [sp, #48]	; 0x30
   5f608:	sub	r3, r3, #2
   5f60c:	add	r2, r9, r3
   5f610:	ldrsh	r2, [r2, lr]
   5f614:	cmp	r2, #62	; 0x3e
   5f618:	bhi	5f654 <fputs@plt+0x4e540>
   5f61c:	sub	r0, r2, #32
   5f620:	mov	r1, #1
   5f624:	mov	r4, #1
   5f628:	lsl	r1, r1, r0
   5f62c:	rsb	r0, r2, #32
   5f630:	lsl	r2, r4, r2
   5f634:	orr	r1, r1, r4, lsr r0
   5f638:	str	r2, [sp, #72]	; 0x48
   5f63c:	str	r1, [sp, #76]	; 0x4c
   5f640:	ldrd	r4, [sp, #16]
   5f644:	ldrd	r0, [sp, #72]	; 0x48
   5f648:	orr	r0, r0, r4
   5f64c:	orr	r1, r1, r5
   5f650:	strd	r0, [sp, #16]
   5f654:	cmp	ip, r3
   5f658:	bne	5f608 <fputs@plt+0x4e4f4>
   5f65c:	ldrd	r2, [sp, #16]
   5f660:	ldr	r5, [sp, #48]	; 0x30
   5f664:	mvn	r2, r2
   5f668:	mvn	r3, r3
   5f66c:	b	5f698 <fputs@plt+0x4e584>
   5f670:	mov	r6, r9
   5f674:	mov	fp, r3
   5f678:	ldr	r3, [r5, #36]	; 0x24
   5f67c:	cmp	r3, #0
   5f680:	bne	5e470 <fputs@plt+0x4d35c>
   5f684:	ldr	r6, [sp, #196]	; 0xc4
   5f688:	ldr	r9, [r6, #4]
   5f68c:	b	5dad8 <fputs@plt+0x4c9c4>
   5f690:	mvn	r2, #0
   5f694:	mvn	r3, #0
   5f698:	ldrd	r0, [sp, #32]
   5f69c:	and	r0, r0, r2
   5f6a0:	and	r1, r1, r3
   5f6a4:	mov	r2, r0
   5f6a8:	mov	r3, r1
   5f6ac:	orrs	r3, r2, r3
   5f6b0:	bne	5f6bc <fputs@plt+0x4e5a8>
   5f6b4:	ldr	r3, [pc, #-3444]	; 5e948 <fputs@plt+0x4d834>
   5f6b8:	str	r3, [r5, #36]	; 0x24
   5f6bc:	uxth	r8, r8
   5f6c0:	mov	r3, #39	; 0x27
   5f6c4:	strh	r8, [r5, #40]	; 0x28
   5f6c8:	strh	r8, [r5, #24]
   5f6cc:	str	r7, [r5, #28]
   5f6d0:	strh	r3, [r5, #20]
   5f6d4:	b	5e470 <fputs@plt+0x4d35c>
   5f6d8:	ldrh	r2, [r7, #50]	; 0x32
   5f6dc:	b	5f5a4 <fputs@plt+0x4e490>
   5f6e0:	mov	r6, r9
   5f6e4:	mov	r9, fp
   5f6e8:	mov	fp, r3
   5f6ec:	b	5f5bc <fputs@plt+0x4e4a8>
   5f6f0:	ldr	r3, [r0, #472]	; 0x1d8
   5f6f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f6f8:	add	lr, r3, #1
   5f6fc:	subs	r6, r1, #0
   5f700:	ldr	r7, [r0, #468]	; 0x1d4
   5f704:	sub	sp, sp, #252	; 0xfc
   5f708:	str	lr, [r0, #472]	; 0x1d8
   5f70c:	ldr	r8, [r0]
   5f710:	str	r3, [r0, #468]	; 0x1d4
   5f714:	beq	5f734 <fputs@plt+0x4e620>
   5f718:	ldrb	r3, [r8, #69]	; 0x45
   5f71c:	cmp	r3, #0
   5f720:	bne	5f734 <fputs@plt+0x4e620>
   5f724:	ldr	r3, [r0, #68]	; 0x44
   5f728:	mov	sl, r0
   5f72c:	cmp	r3, #0
   5f730:	beq	5f744 <fputs@plt+0x4e630>
   5f734:	mov	r9, #1
   5f738:	mov	r0, r9
   5f73c:	add	sp, sp, #252	; 0xfc
   5f740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f744:	mov	r5, r2
   5f748:	str	r3, [sp]
   5f74c:	mov	r2, r3
   5f750:	mov	r1, #21
   5f754:	bl	39730 <fputs@plt+0x2861c>
   5f758:	subs	r4, r0, #0
   5f75c:	bne	5f734 <fputs@plt+0x4e620>
   5f760:	add	r3, sp, #200	; 0xc8
   5f764:	mov	r0, r3
   5f768:	mov	r2, #48	; 0x30
   5f76c:	mov	r1, r4
   5f770:	str	r3, [sp, #24]
   5f774:	bl	10ee0 <memset@plt>
   5f778:	ldrb	r3, [r5]
   5f77c:	cmp	r3, #8
   5f780:	bls	5fb10 <fputs@plt+0x4e9fc>
   5f784:	add	r3, sp, #136	; 0x88
   5f788:	mov	r4, r3
   5f78c:	mov	r2, #0
   5f790:	mov	r1, r6
   5f794:	mov	r0, sl
   5f798:	str	r3, [sp, #32]
   5f79c:	bl	23010 <fputs@plt+0x11efc>
   5f7a0:	mov	r0, r4
   5f7a4:	mov	r2, #32
   5f7a8:	mov	r1, #0
   5f7ac:	bl	10ee0 <memset@plt>
   5f7b0:	ldr	r9, [sl, #68]	; 0x44
   5f7b4:	ldr	r3, [r6, #44]	; 0x2c
   5f7b8:	cmp	r9, #0
   5f7bc:	str	r3, [sp, #136]	; 0x88
   5f7c0:	bne	5faec <fputs@plt+0x4e9d8>
   5f7c4:	ldrb	r3, [r8, #69]	; 0x45
   5f7c8:	cmp	r3, #0
   5f7cc:	str	r3, [sp, #40]	; 0x28
   5f7d0:	bne	5faec <fputs@plt+0x4e9d8>
   5f7d4:	ldr	r3, [r6]
   5f7d8:	ldr	r4, [r6, #8]
   5f7dc:	str	r3, [sp, #44]	; 0x2c
   5f7e0:	ldr	r2, [r3]
   5f7e4:	lsr	r3, r4, #3
   5f7e8:	and	r3, r3, #1
   5f7ec:	cmp	r2, #1
   5f7f0:	str	r3, [sp, #28]
   5f7f4:	ble	5f808 <fputs@plt+0x4e6f4>
   5f7f8:	ldrb	r3, [r5]
   5f7fc:	sub	r3, r3, #10
   5f800:	cmp	r3, #1
   5f804:	bls	5ff70 <fputs@plt+0x4ee5c>
   5f808:	ldr	r2, [r6, #48]	; 0x30
   5f80c:	ldr	fp, [r6, #28]
   5f810:	cmp	r2, #0
   5f814:	bne	5fc0c <fputs@plt+0x4eaf8>
   5f818:	ldr	r3, [fp]
   5f81c:	cmp	r3, #0
   5f820:	ble	60ba4 <fputs@plt+0x4fa90>
   5f824:	mov	r4, r9
   5f828:	str	r9, [sp, #44]	; 0x2c
   5f82c:	str	r7, [sp, #48]	; 0x30
   5f830:	str	r8, [sp, #36]	; 0x24
   5f834:	mov	r9, r5
   5f838:	b	5f880 <fputs@plt+0x4e76c>
   5f83c:	ldr	r3, [sp, #28]
   5f840:	cmp	r3, #0
   5f844:	bne	5f854 <fputs@plt+0x4e740>
   5f848:	ldr	r3, [fp]
   5f84c:	cmp	r3, #1
   5f850:	ble	5fb30 <fputs@plt+0x4ea1c>
   5f854:	ldrb	r3, [r9]
   5f858:	ldr	r2, [r6, #48]	; 0x30
   5f85c:	cmp	r3, #8
   5f860:	ldrhi	r3, [r6, #44]	; 0x2c
   5f864:	strhi	r3, [sp, #136]	; 0x88
   5f868:	cmp	r2, #0
   5f86c:	add	r4, r4, #1
   5f870:	bne	5fbfc <fputs@plt+0x4eae8>
   5f874:	ldr	r3, [fp]
   5f878:	cmp	r3, r4
   5f87c:	ble	5fc58 <fputs@plt+0x4eb44>
   5f880:	lsl	r0, r4, #3
   5f884:	add	r3, r0, r4
   5f888:	add	r3, fp, r3, lsl #3
   5f88c:	ldr	r1, [r3, #28]
   5f890:	ldr	r3, [r3, #24]
   5f894:	cmp	r1, #0
   5f898:	beq	5f868 <fputs@plt+0x4e754>
   5f89c:	ldr	ip, [r1]
   5f8a0:	ldrsh	r2, [r3, #34]	; 0x22
   5f8a4:	ldr	ip, [ip]
   5f8a8:	cmp	r2, ip
   5f8ac:	bne	5fc34 <fputs@plt+0x4eb20>
   5f8b0:	ldr	r5, [sl]
   5f8b4:	ldrh	r3, [r5, #64]	; 0x40
   5f8b8:	tst	r3, #1
   5f8bc:	bne	5f854 <fputs@plt+0x4e740>
   5f8c0:	ldr	r3, [r1, #8]
   5f8c4:	ands	r8, r3, #8
   5f8c8:	bne	5f83c <fputs@plt+0x4e728>
   5f8cc:	add	r0, r0, r4
   5f8d0:	add	r0, fp, r0, lsl #3
   5f8d4:	ldr	r7, [r0, #28]
   5f8d8:	ldr	r3, [r7, #56]	; 0x38
   5f8dc:	cmp	r3, #0
   5f8e0:	beq	5fbe4 <fputs@plt+0x4ead0>
   5f8e4:	ldr	r3, [r6, #56]	; 0x38
   5f8e8:	cmp	r3, #0
   5f8ec:	bne	5f854 <fputs@plt+0x4e740>
   5f8f0:	ldr	r3, [r7, #60]	; 0x3c
   5f8f4:	cmp	r3, #0
   5f8f8:	bne	5f854 <fputs@plt+0x4e740>
   5f8fc:	ldr	r3, [r6, #8]
   5f900:	tst	r3, #128	; 0x80
   5f904:	bne	5f854 <fputs@plt+0x4e740>
   5f908:	mov	r1, #1
   5f90c:	ldr	r2, [r7, #28]
   5f910:	ldr	r2, [r2]
   5f914:	cmp	r2, #0
   5f918:	beq	5f854 <fputs@plt+0x4e740>
   5f91c:	ldr	ip, [r7, #8]
   5f920:	tst	ip, #1
   5f924:	bne	5f854 <fputs@plt+0x4e740>
   5f928:	cmp	r1, #0
   5f92c:	beq	5f948 <fputs@plt+0x4e834>
   5f930:	ldr	r2, [fp]
   5f934:	ldr	r0, [sp, #28]
   5f938:	cmp	r2, #1
   5f93c:	orrgt	r0, r0, #1
   5f940:	tst	r0, #1
   5f944:	bne	5f854 <fputs@plt+0x4e740>
   5f948:	and	r0, r3, #1
   5f94c:	cmp	r8, #0
   5f950:	moveq	r2, #0
   5f954:	andne	r2, r0, #1
   5f958:	cmp	r2, #0
   5f95c:	bne	5f854 <fputs@plt+0x4e740>
   5f960:	ldr	r2, [r6, #44]	; 0x2c
   5f964:	cmp	r2, #0
   5f968:	beq	61c7c <fputs@plt+0x50b68>
   5f96c:	ldr	lr, [r7, #44]	; 0x2c
   5f970:	cmp	lr, #0
   5f974:	bne	5f854 <fputs@plt+0x4e740>
   5f978:	cmp	r1, #0
   5f97c:	beq	5f998 <fputs@plt+0x4e884>
   5f980:	ldr	r1, [r6, #32]
   5f984:	cmp	r1, #0
   5f988:	moveq	r1, r0
   5f98c:	orrne	r1, r0, #1
   5f990:	cmp	r1, #0
   5f994:	bne	5f854 <fputs@plt+0x4e740>
   5f998:	tst	ip, #12288	; 0x3000
   5f99c:	bne	5f854 <fputs@plt+0x4e740>
   5f9a0:	tst	r3, #8192	; 0x2000
   5f9a4:	beq	61eb0 <fputs@plt+0x50d9c>
   5f9a8:	ldr	r3, [r7, #48]	; 0x30
   5f9ac:	cmp	r3, #0
   5f9b0:	bne	5f854 <fputs@plt+0x4e740>
   5f9b4:	mov	r3, #72	; 0x48
   5f9b8:	mla	r3, r3, r4, fp
   5f9bc:	ldrb	r3, [r3, #44]	; 0x2c
   5f9c0:	tst	r3, #32
   5f9c4:	bne	5f854 <fputs@plt+0x4e740>
   5f9c8:	mov	r3, #72	; 0x48
   5f9cc:	mov	r0, sl
   5f9d0:	mla	r2, r3, r4, fp
   5f9d4:	ldr	r3, [sl, #496]	; 0x1f0
   5f9d8:	ldr	r1, [r2, #16]
   5f9dc:	ldr	r2, [r2, #52]	; 0x34
   5f9e0:	str	r3, [sp, #52]	; 0x34
   5f9e4:	mov	r3, #0
   5f9e8:	str	r3, [sp]
   5f9ec:	str	r2, [sp, #72]	; 0x48
   5f9f0:	str	r1, [sl, #496]	; 0x1f0
   5f9f4:	mov	r2, r3
   5f9f8:	mov	r1, #21
   5f9fc:	bl	39730 <fputs@plt+0x2861c>
   5fa00:	ldr	r3, [sp, #52]	; 0x34
   5fa04:	str	r9, [sp, #60]	; 0x3c
   5fa08:	str	r3, [sl, #496]	; 0x1f0
   5fa0c:	mov	r9, r4
   5fa10:	ldr	r3, [r7, #48]	; 0x30
   5fa14:	str	r8, [sp, #56]	; 0x38
   5fa18:	str	r3, [sp, #52]	; 0x34
   5fa1c:	ldr	r3, [sp, #52]	; 0x34
   5fa20:	mov	r2, #0
   5fa24:	cmp	r3, r2
   5fa28:	mov	r1, r6
   5fa2c:	mov	r0, r5
   5fa30:	beq	61c8c <fputs@plt+0x50b78>
   5fa34:	mov	r3, #0
   5fa38:	mov	ip, #0
   5fa3c:	str	r3, [r6, #28]
   5fa40:	ldr	r3, [r6, #44]	; 0x2c
   5fa44:	ldr	r8, [r6, #56]	; 0x38
   5fa48:	ldr	r4, [r6, #60]	; 0x3c
   5fa4c:	ldr	r7, [r6, #48]	; 0x30
   5fa50:	str	ip, [r6, #44]	; 0x2c
   5fa54:	str	ip, [r6, #56]	; 0x38
   5fa58:	str	ip, [r6, #60]	; 0x3c
   5fa5c:	str	ip, [r6, #48]	; 0x30
   5fa60:	str	r3, [sp, #64]	; 0x40
   5fa64:	bl	261d4 <fputs@plt+0x150c0>
   5fa68:	ldr	r3, [sp, #64]	; 0x40
   5fa6c:	str	r4, [r6, #60]	; 0x3c
   5fa70:	str	r3, [r6, #44]	; 0x2c
   5fa74:	mov	r3, #116	; 0x74
   5fa78:	str	r8, [r6, #56]	; 0x38
   5fa7c:	str	fp, [r6, #28]
   5fa80:	strb	r3, [r6, #4]
   5fa84:	cmp	r0, #0
   5fa88:	streq	r7, [r6, #48]	; 0x30
   5fa8c:	beq	5faa4 <fputs@plt+0x4e990>
   5fa90:	cmp	r7, #0
   5fa94:	str	r7, [r0, #48]	; 0x30
   5fa98:	strne	r0, [r7, #52]	; 0x34
   5fa9c:	str	r6, [r0, #52]	; 0x34
   5faa0:	str	r0, [r6, #48]	; 0x30
   5faa4:	ldrb	r2, [r5, #69]	; 0x45
   5faa8:	cmp	r2, #0
   5faac:	ldreq	r3, [sp, #52]	; 0x34
   5fab0:	ldreq	r3, [r3, #48]	; 0x30
   5fab4:	streq	r3, [sp, #52]	; 0x34
   5fab8:	beq	5fa1c <fputs@plt+0x4e908>
   5fabc:	ldr	r8, [sp, #56]	; 0x38
   5fac0:	ldr	r9, [sp, #60]	; 0x3c
   5fac4:	cmp	r8, #0
   5fac8:	bne	61a10 <fputs@plt+0x508fc>
   5facc:	ldr	r3, [sp, #36]	; 0x24
   5fad0:	ldr	fp, [r6, #28]
   5fad4:	mvn	r4, #0
   5fad8:	ldrb	r3, [r3, #69]	; 0x45
   5fadc:	cmp	r3, #0
   5fae0:	beq	5f854 <fputs@plt+0x4e740>
   5fae4:	ldr	r7, [sp, #48]	; 0x30
   5fae8:	ldr	r8, [sp, #36]	; 0x24
   5faec:	mov	r9, #1
   5faf0:	str	r7, [sl, #468]	; 0x1d4
   5faf4:	ldr	r1, [sp, #228]	; 0xe4
   5faf8:	mov	r0, r8
   5fafc:	bl	1d100 <fputs@plt+0xbfec>
   5fb00:	mov	r0, r8
   5fb04:	ldr	r1, [sp, #240]	; 0xf0
   5fb08:	bl	1d100 <fputs@plt+0xbfec>
   5fb0c:	b	5f738 <fputs@plt+0x4e624>
   5fb10:	ldr	r1, [r6, #44]	; 0x2c
   5fb14:	mov	r0, r8
   5fb18:	bl	23aac <fputs@plt+0x12998>
   5fb1c:	ldr	r3, [r6, #8]
   5fb20:	str	r4, [r6, #44]	; 0x2c
   5fb24:	bic	r3, r3, #1
   5fb28:	str	r3, [r6, #8]
   5fb2c:	b	5f784 <fputs@plt+0x4e670>
   5fb30:	ldr	r3, [r6, #32]
   5fb34:	cmp	r3, #0
   5fb38:	beq	5fb48 <fputs@plt+0x4ea34>
   5fb3c:	ldr	r3, [r3, #4]
   5fb40:	tst	r3, #2097152	; 0x200000
   5fb44:	bne	5f854 <fputs@plt+0x4e740>
   5fb48:	ldr	r3, [r6]
   5fb4c:	cmp	r3, #0
   5fb50:	beq	5fb94 <fputs@plt+0x4ea80>
   5fb54:	ldr	ip, [r3]
   5fb58:	cmp	ip, #0
   5fb5c:	ble	5fb94 <fputs@plt+0x4ea80>
   5fb60:	add	ip, ip, ip, lsl #2
   5fb64:	ldr	lr, [r3, #4]
   5fb68:	mov	r3, #0
   5fb6c:	lsl	ip, ip, #2
   5fb70:	mov	r2, r3
   5fb74:	ldr	r1, [lr, r3]
   5fb78:	add	r3, r3, #20
   5fb7c:	cmp	ip, r3
   5fb80:	ldr	r1, [r1, #4]
   5fb84:	orr	r2, r2, r1
   5fb88:	bne	5fb74 <fputs@plt+0x4ea60>
   5fb8c:	tst	r2, #2097152	; 0x200000
   5fb90:	bne	5f854 <fputs@plt+0x4e740>
   5fb94:	ldr	r3, [r6, #44]	; 0x2c
   5fb98:	cmp	r3, #0
   5fb9c:	beq	5f8cc <fputs@plt+0x4e7b8>
   5fba0:	ldr	ip, [r3]
   5fba4:	cmp	ip, #0
   5fba8:	ble	5f8cc <fputs@plt+0x4e7b8>
   5fbac:	add	ip, ip, ip, lsl #2
   5fbb0:	ldr	lr, [r3, #4]
   5fbb4:	mov	r3, #0
   5fbb8:	lsl	ip, ip, #2
   5fbbc:	mov	r2, r3
   5fbc0:	ldr	r1, [lr, r3]
   5fbc4:	add	r3, r3, #20
   5fbc8:	cmp	ip, r3
   5fbcc:	ldr	r1, [r1, #4]
   5fbd0:	orr	r2, r2, r1
   5fbd4:	bne	5fbc0 <fputs@plt+0x4eaac>
   5fbd8:	tst	r2, #2097152	; 0x200000
   5fbdc:	bne	5f854 <fputs@plt+0x4e740>
   5fbe0:	b	5f8cc <fputs@plt+0x4e7b8>
   5fbe4:	ldr	r3, [r7, #60]	; 0x3c
   5fbe8:	cmp	r3, #0
   5fbec:	bne	5f854 <fputs@plt+0x4e740>
   5fbf0:	ldr	r3, [r6, #8]
   5fbf4:	mov	r1, #0
   5fbf8:	b	5f90c <fputs@plt+0x4e7f8>
   5fbfc:	mov	r5, r9
   5fc00:	ldr	r7, [sp, #48]	; 0x30
   5fc04:	ldr	r8, [sp, #36]	; 0x24
   5fc08:	ldr	r9, [sp, #44]	; 0x2c
   5fc0c:	ldr	r3, [sl, #8]
   5fc10:	cmp	r3, #0
   5fc14:	beq	60bb4 <fputs@plt+0x4faa0>
   5fc18:	mov	r2, r5
   5fc1c:	mov	r1, r6
   5fc20:	mov	r0, sl
   5fc24:	bl	6761c <fputs@plt+0x56508>
   5fc28:	str	r7, [sl, #468]	; 0x1d4
   5fc2c:	mov	r9, r0
   5fc30:	b	5f738 <fputs@plt+0x4e624>
   5fc34:	ldr	r1, [pc, #4048]	; 60c0c <fputs@plt+0x4faf8>
   5fc38:	ldr	r3, [r3]
   5fc3c:	add	r1, pc, r1
   5fc40:	str	ip, [sp]
   5fc44:	mov	r0, sl
   5fc48:	ldr	r7, [sp, #48]	; 0x30
   5fc4c:	ldr	r8, [sp, #36]	; 0x24
   5fc50:	bl	39630 <fputs@plt+0x2851c>
   5fc54:	b	5faec <fputs@plt+0x4e9d8>
   5fc58:	ldr	r3, [sl, #8]
   5fc5c:	ldr	r8, [sp, #36]	; 0x24
   5fc60:	cmp	r3, #0
   5fc64:	mov	r5, r9
   5fc68:	ldr	r7, [sp, #48]	; 0x30
   5fc6c:	ldr	r9, [sp, #44]	; 0x2c
   5fc70:	str	r3, [sp, #36]	; 0x24
   5fc74:	beq	60bb4 <fputs@plt+0x4faa0>
   5fc78:	ldr	r0, [fp]
   5fc7c:	cmp	r0, #0
   5fc80:	ble	61c6c <fputs@plt+0x50b58>
   5fc84:	ldr	r1, [pc, #3972]	; 60c10 <fputs@plt+0x4fafc>
   5fc88:	ldr	r2, [pc, #3972]	; 60c14 <fputs@plt+0x4fb00>
   5fc8c:	ldr	r3, [pc, #3972]	; 60c18 <fputs@plt+0x4fb04>
   5fc90:	add	r1, pc, r1
   5fc94:	add	r2, pc, r2
   5fc98:	add	r3, pc, r3
   5fc9c:	add	r1, r1, #4
   5fca0:	add	r2, r2, #4
   5fca4:	add	r3, r3, #4
   5fca8:	str	r7, [sp, #64]	; 0x40
   5fcac:	str	r5, [sp, #76]	; 0x4c
   5fcb0:	str	r1, [sp, #52]	; 0x34
   5fcb4:	str	r2, [sp, #60]	; 0x3c
   5fcb8:	str	r3, [sp, #68]	; 0x44
   5fcbc:	mov	r4, fp
   5fcc0:	str	r8, [sp, #48]	; 0x30
   5fcc4:	ldr	r7, [sp, #36]	; 0x24
   5fcc8:	str	r9, [sp, #72]	; 0x48
   5fccc:	str	r6, [sp, #40]	; 0x28
   5fcd0:	mov	r5, r9
   5fcd4:	b	5fcfc <fputs@plt+0x4ebe8>
   5fcd8:	add	r2, r5, r5, lsl #3
   5fcdc:	add	r2, fp, r2, lsl #3
   5fce0:	ldrb	r2, [r2, #45]	; 0x2d
   5fce4:	ands	r1, r2, #16
   5fce8:	beq	5fea4 <fputs@plt+0x4ed90>
   5fcec:	add	r5, r5, #1
   5fcf0:	cmp	r0, r5
   5fcf4:	add	r4, r4, #72	; 0x48
   5fcf8:	ble	5ff8c <fputs@plt+0x4ee78>
   5fcfc:	ldr	r6, [r4, #28]
   5fd00:	cmp	r6, #0
   5fd04:	beq	5fcec <fputs@plt+0x4ebd8>
   5fd08:	ldr	r3, [r4, #32]
   5fd0c:	cmp	r3, #0
   5fd10:	bne	5fcd8 <fputs@plt+0x4ebc4>
   5fd14:	add	r8, sp, #248	; 0xf8
   5fd18:	ldr	r0, [sp, #40]	; 0x28
   5fd1c:	str	r3, [r8, #-80]!	; 0xffffffb0
   5fd20:	mov	r1, r8
   5fd24:	bl	188d4 <fputs@plt+0x77c0>
   5fd28:	ldrb	r1, [r4, #44]	; 0x2c
   5fd2c:	ldr	r3, [sl, #464]	; 0x1d0
   5fd30:	ldr	r2, [sp, #168]	; 0xa8
   5fd34:	tst	r1, #32
   5fd38:	add	r3, r3, r2
   5fd3c:	str	r3, [sl, #464]	; 0x1d0
   5fd40:	beq	5fec0 <fputs@plt+0x4edac>
   5fd44:	cmp	r5, #0
   5fd48:	bne	5fd84 <fputs@plt+0x4ec70>
   5fd4c:	ldr	r3, [fp]
   5fd50:	cmp	r3, #1
   5fd54:	beq	5fd64 <fputs@plt+0x4ec50>
   5fd58:	ldrb	r3, [fp, #116]	; 0x74
   5fd5c:	tst	r3, #10
   5fd60:	beq	5fd84 <fputs@plt+0x4ec70>
   5fd64:	ldr	r3, [sp, #40]	; 0x28
   5fd68:	ldr	r3, [r3, #8]
   5fd6c:	tst	r3, #2
   5fd70:	bne	5fd84 <fputs@plt+0x4ec70>
   5fd74:	ldr	r3, [sp, #48]	; 0x30
   5fd78:	ldrh	r3, [r3, #64]	; 0x40
   5fd7c:	ands	r9, r3, #256	; 0x100
   5fd80:	beq	60a98 <fputs@plt+0x4f984>
   5fd84:	ldr	r2, [sl, #76]	; 0x4c
   5fd88:	mov	r9, #0
   5fd8c:	add	r2, r2, #1
   5fd90:	str	r2, [sl, #76]	; 0x4c
   5fd94:	mov	r3, r2
   5fd98:	str	r2, [r4, #36]	; 0x24
   5fd9c:	mov	r1, #22
   5fda0:	mov	r2, r9
   5fda4:	str	r9, [sp]
   5fda8:	mov	r0, r7
   5fdac:	bl	2e760 <fputs@plt+0x1d64c>
   5fdb0:	add	r3, r5, r5, lsl #3
   5fdb4:	add	r3, fp, r3, lsl #3
   5fdb8:	add	r2, r0, #1
   5fdbc:	str	r0, [sp, #44]	; 0x2c
   5fdc0:	str	r2, [r4, #32]
   5fdc4:	ldrb	r3, [r3, #45]	; 0x2d
   5fdc8:	ands	r3, r3, #8
   5fdcc:	beq	5fedc <fputs@plt+0x4edc8>
   5fdd0:	ldr	r1, [r4, #52]	; 0x34
   5fdd4:	ldr	r3, [sl, #472]	; 0x1d8
   5fdd8:	str	r1, [sp, #172]	; 0xac
   5fddc:	mov	r1, #12
   5fde0:	strb	r1, [sp, #168]	; 0xa8
   5fde4:	mov	r2, r8
   5fde8:	strb	r9, [sp, #169]	; 0xa9
   5fdec:	str	r9, [sp, #176]	; 0xb0
   5fdf0:	str	r9, [sp, #180]	; 0xb4
   5fdf4:	mov	r1, r6
   5fdf8:	strb	r3, [r4, #48]	; 0x30
   5fdfc:	mov	r0, sl
   5fe00:	bl	5f6f0 <fputs@plt+0x4e5dc>
   5fe04:	ldrh	r2, [r6, #6]
   5fe08:	ldr	r3, [r4, #24]
   5fe0c:	strh	r2, [r3, #38]	; 0x26
   5fe10:	mov	r3, #0
   5fe14:	ldr	r2, [r4, #36]	; 0x24
   5fe18:	mov	r1, #15
   5fe1c:	str	r3, [sp]
   5fe20:	mov	r0, r7
   5fe24:	bl	2e760 <fputs@plt+0x1d64c>
   5fe28:	ldr	r3, [sp, #44]	; 0x2c
   5fe2c:	cmp	r3, #0
   5fe30:	ldrlt	r3, [r7, #32]
   5fe34:	sublt	r3, r3, #1
   5fe38:	strlt	r3, [sp, #44]	; 0x2c
   5fe3c:	ldr	r3, [r7]
   5fe40:	ldrb	r3, [r3, #69]	; 0x45
   5fe44:	cmp	r3, #0
   5fe48:	ldreq	r3, [sp, #44]	; 0x2c
   5fe4c:	ldreq	r2, [r7, #4]
   5fe50:	ldrne	r2, [sp, #52]	; 0x34
   5fe54:	addeq	r3, r3, r3, lsl #2
   5fe58:	addeq	r2, r2, r3, lsl #2
   5fe5c:	mov	r3, #0
   5fe60:	str	r0, [r2, #4]
   5fe64:	strb	r3, [sl, #19]
   5fe68:	str	r3, [sl, #60]	; 0x3c
   5fe6c:	ldr	r3, [sp, #48]	; 0x30
   5fe70:	ldrb	r3, [r3, #69]	; 0x45
   5fe74:	cmp	r3, #0
   5fe78:	bne	60b98 <fputs@plt+0x4fa84>
   5fe7c:	add	r1, sp, #248	; 0xf8
   5fe80:	ldr	r0, [sp, #40]	; 0x28
   5fe84:	str	r3, [r1, #-124]!	; 0xffffff84
   5fe88:	bl	188d4 <fputs@plt+0x77c0>
   5fe8c:	ldr	r3, [sl, #464]	; 0x1d0
   5fe90:	ldr	r2, [sp, #124]	; 0x7c
   5fe94:	ldr	r0, [fp]
   5fe98:	sub	r3, r3, r2
   5fe9c:	str	r3, [sl, #464]	; 0x1d0
   5fea0:	b	5fcec <fputs@plt+0x4ebd8>
   5fea4:	ldr	r2, [r4, #36]	; 0x24
   5fea8:	mov	r0, r7
   5feac:	str	r1, [sp]
   5feb0:	mov	r1, #14
   5feb4:	bl	2e760 <fputs@plt+0x1d64c>
   5feb8:	ldr	r0, [fp]
   5febc:	b	5fcec <fputs@plt+0x4ebd8>
   5fec0:	ldr	r2, [sp, #40]	; 0x28
   5fec4:	ldr	r3, [r4, #52]	; 0x34
   5fec8:	mov	r1, r6
   5fecc:	ldr	r2, [r2, #32]
   5fed0:	ldr	r0, [sp, #48]	; 0x30
   5fed4:	bl	26944 <fputs@plt+0x15830>
   5fed8:	b	5fd44 <fputs@plt+0x4ec30>
   5fedc:	mov	r0, sl
   5fee0:	str	r3, [sp, #56]	; 0x38
   5fee4:	bl	2ec48 <fputs@plt+0x1db34>
   5fee8:	ldr	r1, [r4, #52]	; 0x34
   5feec:	ldr	r3, [sp, #56]	; 0x38
   5fef0:	str	r1, [sp, #172]	; 0xac
   5fef4:	mov	r1, #12
   5fef8:	strb	r3, [sp, #169]	; 0xa9
   5fefc:	str	r3, [sp, #176]	; 0xb0
   5ff00:	str	r3, [sp, #180]	; 0xb4
   5ff04:	strb	r1, [sp, #168]	; 0xa8
   5ff08:	mov	r2, r8
   5ff0c:	mov	r1, r6
   5ff10:	mov	r9, r0
   5ff14:	ldr	r0, [sl, #472]	; 0x1d8
   5ff18:	strb	r0, [r4, #48]	; 0x30
   5ff1c:	mov	r0, sl
   5ff20:	bl	5f6f0 <fputs@plt+0x4e5dc>
   5ff24:	ldrh	r2, [r6, #6]
   5ff28:	ldr	r3, [r4, #24]
   5ff2c:	cmp	r9, #0
   5ff30:	strh	r2, [r3, #38]	; 0x26
   5ff34:	beq	5fe10 <fputs@plt+0x4ecfc>
   5ff38:	ldr	r3, [r7, #32]
   5ff3c:	ldr	r1, [r7, #24]
   5ff40:	sub	r2, r3, #1
   5ff44:	movlt	r9, r2
   5ff48:	str	r2, [r1, #96]	; 0x60
   5ff4c:	ldr	r2, [r7]
   5ff50:	ldrb	r2, [r2, #69]	; 0x45
   5ff54:	cmp	r2, #0
   5ff58:	addeq	r9, r9, r9, lsl #2
   5ff5c:	ldreq	r2, [r7, #4]
   5ff60:	ldrne	r9, [sp, #60]	; 0x3c
   5ff64:	addeq	r9, r2, r9, lsl #2
   5ff68:	str	r3, [r9, #8]
   5ff6c:	b	5fe10 <fputs@plt+0x4ecfc>
   5ff70:	ldr	r1, [pc, #3236]	; 60c1c <fputs@plt+0x4fb08>
   5ff74:	mov	r0, sl
   5ff78:	add	r1, pc, r1
   5ff7c:	bl	39630 <fputs@plt+0x2851c>
   5ff80:	mov	r9, #1
   5ff84:	str	r7, [sl, #468]	; 0x1d4
   5ff88:	b	5faf4 <fputs@plt+0x4e9e0>
   5ff8c:	ldr	r6, [sp, #40]	; 0x28
   5ff90:	ldr	r7, [sp, #64]	; 0x40
   5ff94:	ldr	r8, [sp, #48]	; 0x30
   5ff98:	ldr	r9, [sp, #72]	; 0x48
   5ff9c:	ldr	r5, [sp, #76]	; 0x4c
   5ffa0:	ldr	r4, [r6, #8]
   5ffa4:	ldr	r3, [r6]
   5ffa8:	str	r3, [sp, #44]	; 0x2c
   5ffac:	and	r3, r4, #9
   5ffb0:	cmp	r3, #1
   5ffb4:	and	r3, r4, #1
   5ffb8:	strb	r3, [sp, #124]	; 0x7c
   5ffbc:	ldr	r3, [r6, #32]
   5ffc0:	str	r3, [sp, #56]	; 0x38
   5ffc4:	ldr	r3, [r6, #36]	; 0x24
   5ffc8:	str	r3, [sp, #40]	; 0x28
   5ffcc:	ldr	r3, [r6, #40]	; 0x28
   5ffd0:	str	r3, [sp, #68]	; 0x44
   5ffd4:	beq	6129c <fputs@plt+0x50188>
   5ffd8:	ldr	r1, [sp, #136]	; 0x88
   5ffdc:	cmp	r1, #0
   5ffe0:	beq	60a8c <fputs@plt+0x4f978>
   5ffe4:	ldr	r4, [sp, #44]	; 0x2c
   5ffe8:	mov	r2, #0
   5ffec:	mov	r0, sl
   5fff0:	ldr	r3, [r4]
   5fff4:	bl	412b0 <fputs@plt+0x3019c>
   5fff8:	ldr	r3, [sp, #136]	; 0x88
   5fffc:	ldr	ip, [sl, #72]	; 0x48
   60000:	mov	r1, #0
   60004:	ldr	r3, [r3]
   60008:	add	r2, ip, #1
   6000c:	add	r3, r3, #1
   60010:	str	r0, [sp, #48]	; 0x30
   60014:	ldr	r0, [r4]
   60018:	str	r2, [sl, #72]	; 0x48
   6001c:	add	r3, r3, r0
   60020:	mov	r2, ip
   60024:	str	r1, [sp]
   60028:	ldr	r0, [sp, #36]	; 0x24
   6002c:	mov	r1, #57	; 0x39
   60030:	str	ip, [sp, #144]	; 0x90
   60034:	bl	2e760 <fputs@plt+0x1d64c>
   60038:	ldr	r2, [sp, #48]	; 0x30
   6003c:	mvn	r3, #5
   60040:	mov	r4, r0
   60044:	mov	r1, r0
   60048:	ldr	r0, [sp, #36]	; 0x24
   6004c:	bl	24588 <fputs@plt+0x13474>
   60050:	str	r4, [sp, #156]	; 0x9c
   60054:	ldrb	r3, [r5]
   60058:	cmp	r3, #12
   6005c:	beq	61278 <fputs@plt+0x50164>
   60060:	ldr	r3, [sp, #36]	; 0x24
   60064:	ldr	r0, [r3, #24]
   60068:	bl	2e640 <fputs@plt+0x1d52c>
   6006c:	ldr	r2, [r6, #12]
   60070:	mov	r3, #320	; 0x140
   60074:	cmp	r2, #0
   60078:	strh	r3, [r6, #6]
   6007c:	str	r0, [sp, #108]	; 0x6c
   60080:	beq	60a2c <fputs@plt+0x4f918>
   60084:	ldr	r3, [r6, #8]
   60088:	ands	r3, r3, #1
   6008c:	strbeq	r3, [sp, #125]	; 0x7d
   60090:	bne	609b0 <fputs@plt+0x4f89c>
   60094:	ldr	r3, [sp, #28]
   60098:	eor	r1, r3, #1
   6009c:	ldr	r3, [sp, #40]	; 0x28
   600a0:	cmp	r3, #0
   600a4:	movne	r1, #0
   600a8:	andeq	r1, r1, #1
   600ac:	cmp	r1, #0
   600b0:	beq	60550 <fputs@plt+0x4f43c>
   600b4:	ldrsh	r1, [r6, #6]
   600b8:	ldrb	r3, [sp, #124]	; 0x7c
   600bc:	ldr	r2, [sp, #56]	; 0x38
   600c0:	str	r1, [sp, #8]
   600c4:	ldr	r1, [r6, #8]
   600c8:	cmp	r3, #0
   600cc:	movne	r3, #1024	; 0x400
   600d0:	moveq	r3, #0
   600d4:	and	r1, r1, #16384	; 0x4000
   600d8:	orr	r3, r3, r1
   600dc:	str	r3, [sp, #4]
   600e0:	ldr	r1, [r6]
   600e4:	ldr	r3, [sp, #136]	; 0x88
   600e8:	str	r1, [sp]
   600ec:	mov	r0, sl
   600f0:	mov	r1, fp
   600f4:	bl	5d6b0 <fputs@plt+0x4c59c>
   600f8:	subs	r4, r0, #0
   600fc:	beq	5faec <fputs@plt+0x4e9d8>
   60100:	ldrsh	r3, [r4, #32]
   60104:	ldrsh	r2, [r6, #6]
   60108:	cmp	r2, r3
   6010c:	strhgt	r3, [r6, #6]
   60110:	ldrb	r3, [sp, #124]	; 0x7c
   60114:	cmp	r3, #0
   60118:	beq	60128 <fputs@plt+0x4f014>
   6011c:	ldrb	r3, [r4, #42]	; 0x2a
   60120:	cmp	r3, #0
   60124:	strbne	r3, [sp, #125]	; 0x7d
   60128:	ldr	r2, [sp, #136]	; 0x88
   6012c:	cmp	r2, #0
   60130:	beq	60cdc <fputs@plt+0x4fbc8>
   60134:	ldrsb	r3, [r4, #38]	; 0x26
   60138:	ldr	r2, [r2]
   6013c:	cmp	r2, r3
   60140:	str	r3, [sp, #140]	; 0x8c
   60144:	moveq	r3, #0
   60148:	streq	r3, [sp, #136]	; 0x88
   6014c:	beq	60cdc <fputs@plt+0x4fbc8>
   60150:	ldr	r3, [r4, #52]	; 0x34
   60154:	mov	r0, sl
   60158:	str	r3, [sp, #16]
   6015c:	ldr	r2, [r4, #48]	; 0x30
   60160:	mvn	r3, #0
   60164:	str	r2, [sp, #12]
   60168:	ldr	r2, [sp, #32]
   6016c:	str	r5, [sp, #8]
   60170:	str	r2, [sp]
   60174:	add	r2, sp, #124	; 0x7c
   60178:	str	r2, [sp, #4]
   6017c:	mov	r1, r6
   60180:	ldr	r2, [sp, #44]	; 0x2c
   60184:	bl	123b4 <fputs@plt+0x12a0>
   60188:	mov	r0, r4
   6018c:	bl	2f46c <fputs@plt+0x1e358>
   60190:	ldrb	r3, [sp, #125]	; 0x7d
   60194:	cmp	r3, #3
   60198:	beq	60cbc <fputs@plt+0x4fba8>
   6019c:	ldr	r3, [sp, #136]	; 0x88
   601a0:	cmp	r3, #0
   601a4:	beq	604ec <fputs@plt+0x4f3d8>
   601a8:	ldr	r3, [sp, #140]	; 0x8c
   601ac:	cmp	r3, #0
   601b0:	ble	61364 <fputs@plt+0x50250>
   601b4:	ldr	r1, [pc, #2660]	; 60c20 <fputs@plt+0x4fb0c>
   601b8:	add	r1, pc, r1
   601bc:	ldrb	r3, [sl, #453]	; 0x1c5
   601c0:	cmp	r3, #2
   601c4:	beq	61464 <fputs@plt+0x50350>
   601c8:	ldr	r3, [sp, #44]	; 0x2c
   601cc:	ldr	r4, [sl, #8]
   601d0:	ldr	r3, [r3]
   601d4:	ldr	r0, [r4, #24]
   601d8:	str	r3, [sp, #80]	; 0x50
   601dc:	ldr	r3, [sp, #160]	; 0xa0
   601e0:	str	r3, [sp, #52]	; 0x34
   601e4:	bl	2e640 <fputs@plt+0x1d52c>
   601e8:	ldr	r2, [sp, #136]	; 0x88
   601ec:	ldr	r3, [sp, #152]	; 0x98
   601f0:	str	r2, [sp, #40]	; 0x28
   601f4:	ldrb	r2, [r5]
   601f8:	cmp	r3, #0
   601fc:	str	r2, [sp, #64]	; 0x40
   60200:	ldr	r2, [r5, #4]
   60204:	str	r2, [sp, #56]	; 0x38
   60208:	str	r0, [sp, #60]	; 0x3c
   6020c:	beq	6026c <fputs@plt+0x4f158>
   60210:	mov	r2, #0
   60214:	str	r2, [sp]
   60218:	mov	r1, #14
   6021c:	ldr	r2, [sp, #148]	; 0x94
   60220:	mov	r0, r4
   60224:	bl	2e760 <fputs@plt+0x1d64c>
   60228:	mov	r3, #0
   6022c:	mov	r2, r3
   60230:	str	r3, [sp]
   60234:	mov	r1, #13
   60238:	ldr	r3, [sp, #52]	; 0x34
   6023c:	mov	r0, r4
   60240:	bl	2e760 <fputs@plt+0x1d64c>
   60244:	ldr	r2, [r4, #24]
   60248:	ldr	r1, [r2, #120]	; 0x78
   6024c:	cmp	r1, #0
   60250:	ldrne	r3, [sp, #152]	; 0x98
   60254:	ldrne	r0, [r4, #32]
   60258:	mvnne	r3, r3
   6025c:	strne	r0, [r1, r3, lsl #2]
   60260:	ldr	r3, [r4, #32]
   60264:	sub	r3, r3, #1
   60268:	str	r3, [r2, #96]	; 0x60
   6026c:	ldr	r3, [sp, #64]	; 0x40
   60270:	and	r3, r3, #251	; 0xfb
   60274:	cmp	r3, #9
   60278:	ldr	r3, [sp, #144]	; 0x90
   6027c:	str	r3, [sp, #28]
   60280:	bne	60bd8 <fputs@plt+0x4fac4>
   60284:	ldr	r3, [r5, #8]
   60288:	str	r9, [sp, #32]
   6028c:	str	r3, [sp, #24]
   60290:	ldr	r3, [sp, #80]	; 0x50
   60294:	str	r3, [sp, #48]	; 0x30
   60298:	ldr	r2, [sp, #40]	; 0x28
   6029c:	ldrb	r3, [sp, #164]	; 0xa4
   602a0:	ldr	r1, [sp, #140]	; 0x8c
   602a4:	ldr	r2, [r2]
   602a8:	ands	r3, r3, #1
   602ac:	sub	r2, r2, r1
   602b0:	str	r2, [sp, #68]	; 0x44
   602b4:	beq	60c64 <fputs@plt+0x4fb50>
   602b8:	ldr	r2, [sl, #72]	; 0x48
   602bc:	ldr	r3, [sl, #76]	; 0x4c
   602c0:	mov	r1, r2
   602c4:	str	r2, [sp, #40]	; 0x28
   602c8:	ldr	r2, [sp, #152]	; 0x98
   602cc:	add	r3, r3, #1
   602d0:	mov	r0, r3
   602d4:	str	r3, [sp, #72]	; 0x48
   602d8:	cmp	r2, #0
   602dc:	add	r3, r1, #1
   602e0:	str	r0, [sl, #76]	; 0x4c
   602e4:	str	r3, [sl, #72]	; 0x48
   602e8:	bne	612d4 <fputs@plt+0x501c0>
   602ec:	ldr	r3, [sp, #68]	; 0x44
   602f0:	ldr	r2, [sp, #48]	; 0x30
   602f4:	add	r3, r3, #1
   602f8:	add	r3, r3, r2
   602fc:	str	r3, [sp]
   60300:	ldr	r2, [sp, #40]	; 0x28
   60304:	ldr	r3, [sp, #72]	; 0x48
   60308:	mov	r1, #60	; 0x3c
   6030c:	mov	r0, r4
   60310:	bl	2e760 <fputs@plt+0x1d64c>
   60314:	mov	r3, #0
   60318:	str	r3, [sp]
   6031c:	mov	r1, #106	; 0x6a
   60320:	ldr	r3, [sp, #52]	; 0x34
   60324:	ldr	r2, [sp, #28]
   60328:	mov	r0, r4
   6032c:	bl	2e760 <fputs@plt+0x1d64c>
   60330:	ldr	r1, [r6, #16]
   60334:	cmp	r1, #0
   60338:	add	r3, r0, #1
   6033c:	str	r3, [sp, #76]	; 0x4c
   60340:	ble	60350 <fputs@plt+0x4f23c>
   60344:	ldr	r2, [sp, #60]	; 0x3c
   60348:	mov	r0, r4
   6034c:	bl	2ef40 <fputs@plt+0x1de2c>
   60350:	ldr	r3, [sp, #40]	; 0x28
   60354:	ldr	r2, [sp, #28]
   60358:	str	r3, [sp]
   6035c:	mov	r1, #100	; 0x64
   60360:	ldr	r3, [sp, #72]	; 0x48
   60364:	mov	r0, r4
   60368:	bl	2e760 <fputs@plt+0x1d64c>
   6036c:	mov	r3, r9
   60370:	ldr	r2, [sp, #48]	; 0x30
   60374:	cmp	r2, #0
   60378:	ble	603e4 <fputs@plt+0x4f2d0>
   6037c:	ldr	r2, [sp, #68]	; 0x44
   60380:	str	r5, [sp, #72]	; 0x48
   60384:	add	r3, r2, r3
   60388:	ldr	r2, [sp, #48]	; 0x30
   6038c:	mov	r6, r3
   60390:	add	r3, r2, r3
   60394:	ldr	r2, [sp, #24]
   60398:	ldr	r5, [sp, #40]	; 0x28
   6039c:	sub	r2, r2, r6
   603a0:	str	r7, [sp, #48]	; 0x30
   603a4:	str	r8, [sp, #68]	; 0x44
   603a8:	mov	r7, r3
   603ac:	mov	r8, r2
   603b0:	add	r3, r8, r6
   603b4:	str	r3, [sp]
   603b8:	mov	r2, r5
   603bc:	mov	r3, r6
   603c0:	mov	r1, #47	; 0x2f
   603c4:	add	r6, r6, #1
   603c8:	mov	r0, r4
   603cc:	bl	2e760 <fputs@plt+0x1d64c>
   603d0:	cmp	r7, r6
   603d4:	bne	603b0 <fputs@plt+0x4f29c>
   603d8:	ldr	r7, [sp, #48]	; 0x30
   603dc:	ldr	r8, [sp, #68]	; 0x44
   603e0:	ldr	r5, [sp, #72]	; 0x48
   603e4:	ldr	r3, [sp, #64]	; 0x40
   603e8:	cmp	r3, #11
   603ec:	beq	613c8 <fputs@plt+0x502b4>
   603f0:	cmp	r3, #12
   603f4:	beq	61370 <fputs@plt+0x5025c>
   603f8:	cmp	r3, #10
   603fc:	beq	6134c <fputs@plt+0x50238>
   60400:	ldr	r3, [sp, #64]	; 0x40
   60404:	cmp	r3, #9
   60408:	mov	r3, #0
   6040c:	str	r3, [sp]
   60410:	beq	61470 <fputs@plt+0x5035c>
   60414:	ldr	r2, [r5, #4]
   60418:	mov	r1, #18
   6041c:	mov	r0, r4
   60420:	bl	2e760 <fputs@plt+0x1d64c>
   60424:	ldr	r3, [sp, #32]
   60428:	cmp	r3, #0
   6042c:	beq	60448 <fputs@plt+0x4f334>
   60430:	ldr	r3, [sp, #24]
   60434:	cmp	r3, #0
   60438:	bne	617bc <fputs@plt+0x506a8>
   6043c:	ldr	r1, [sp, #32]
   60440:	mov	r0, sl
   60444:	bl	200f0 <fputs@plt+0xefdc>
   60448:	ldr	r1, [r4, #24]
   6044c:	ldr	r3, [sp, #60]	; 0x3c
   60450:	mvn	r2, r3
   60454:	ldr	r3, [r1, #120]	; 0x78
   60458:	cmp	r3, #0
   6045c:	ldrne	r0, [r4, #32]
   60460:	strne	r0, [r3, r2, lsl #2]
   60464:	ldrb	r3, [sp, #164]	; 0xa4
   60468:	ldr	r2, [r4, #32]
   6046c:	mov	r0, r4
   60470:	ands	r3, r3, #1
   60474:	sub	r2, r2, #1
   60478:	str	r2, [r1, #96]	; 0x60
   6047c:	movne	r1, #0
   60480:	ldrne	r2, [sp, #28]
   60484:	strne	r1, [sp]
   60488:	streq	r3, [sp]
   6048c:	ldreq	r2, [sp, #28]
   60490:	ldrne	r3, [sp, #76]	; 0x4c
   60494:	movne	r1, #3
   60498:	ldreq	r3, [sp, #76]	; 0x4c
   6049c:	moveq	r1, #7
   604a0:	bl	2e760 <fputs@plt+0x1d64c>
   604a4:	ldr	r2, [sp, #148]	; 0x94
   604a8:	cmp	r2, #0
   604ac:	beq	604c4 <fputs@plt+0x4f3b0>
   604b0:	mov	r3, #0
   604b4:	str	r3, [sp]
   604b8:	mov	r1, #15
   604bc:	mov	r0, r4
   604c0:	bl	2e760 <fputs@plt+0x1d64c>
   604c4:	ldr	r2, [r4, #24]
   604c8:	ldr	r3, [sp, #52]	; 0x34
   604cc:	mvn	r1, r3
   604d0:	ldr	r3, [r2, #120]	; 0x78
   604d4:	cmp	r3, #0
   604d8:	ldrne	r0, [r4, #32]
   604dc:	strne	r0, [r3, r1, lsl #2]
   604e0:	ldr	r3, [r4, #32]
   604e4:	sub	r3, r3, #1
   604e8:	str	r3, [r2, #96]	; 0x60
   604ec:	ldr	r0, [sp, #36]	; 0x24
   604f0:	ldr	r3, [sp, #108]	; 0x6c
   604f4:	ldr	r1, [r0, #24]
   604f8:	mvn	r2, r3
   604fc:	ldr	r3, [r1, #120]	; 0x78
   60500:	cmp	r3, #0
   60504:	ldrne	r0, [r0, #32]
   60508:	strne	r0, [r3, r2, lsl #2]
   6050c:	ldr	r3, [sp, #36]	; 0x24
   60510:	ldr	r2, [sl, #68]	; 0x44
   60514:	ldr	r3, [r3, #32]
   60518:	cmp	r2, #0
   6051c:	sub	r3, r3, #1
   60520:	str	r3, [r1, #96]	; 0x60
   60524:	movgt	r9, #1
   60528:	str	r7, [sl, #468]	; 0x1d4
   6052c:	bgt	5faf4 <fputs@plt+0x4e9e0>
   60530:	ldrb	r3, [r5]
   60534:	cmp	r3, #9
   60538:	bne	5faf4 <fputs@plt+0x4e9e0>
   6053c:	ldr	r2, [sp, #44]	; 0x2c
   60540:	mov	r1, fp
   60544:	mov	r0, sl
   60548:	bl	433fc <fputs@plt+0x322e8>
   6054c:	b	5faf4 <fputs@plt+0x4e9e0>
   60550:	ldr	r3, [sp, #40]	; 0x28
   60554:	cmp	r3, #0
   60558:	beq	61744 <fputs@plt+0x50630>
   6055c:	ldr	r2, [r6]
   60560:	ldr	r3, [r2]
   60564:	ldr	r2, [r2, #4]
   60568:	cmp	r3, #0
   6056c:	ble	60580 <fputs@plt+0x4f46c>
   60570:	subs	r3, r3, #1
   60574:	strh	r1, [r2, #18]
   60578:	add	r2, r2, #20
   6057c:	bne	60570 <fputs@plt+0x4f45c>
   60580:	ldr	r2, [sp, #40]	; 0x28
   60584:	ldr	r3, [r2]
   60588:	ldr	r2, [r2, #4]
   6058c:	cmp	r3, #0
   60590:	movgt	r1, #0
   60594:	ble	605a8 <fputs@plt+0x4f494>
   60598:	subs	r3, r3, #1
   6059c:	strh	r1, [r2, #18]
   605a0:	add	r2, r2, #20
   605a4:	bne	60598 <fputs@plt+0x4f484>
   605a8:	ldrsh	r3, [r6, #6]
   605ac:	ldr	r1, [sp, #136]	; 0x88
   605b0:	mvn	r2, #0
   605b4:	cmp	r3, #66	; 0x42
   605b8:	movgt	r3, #66	; 0x42
   605bc:	strhgt	r3, [r6, #6]
   605c0:	ldr	r0, [sp, #40]	; 0x28
   605c4:	bl	11178 <fputs@plt+0x64>
   605c8:	ldr	r1, [sp, #36]	; 0x24
   605cc:	add	r3, sp, #168	; 0xa8
   605d0:	mov	r4, r3
   605d4:	str	r3, [sp, #48]	; 0x30
   605d8:	clz	r2, r0
   605dc:	ldr	r0, [r1, #24]
   605e0:	str	r2, [sp, #28]
   605e4:	bl	2e640 <fputs@plt+0x1d52c>
   605e8:	mov	r2, #32
   605ec:	mov	r1, #0
   605f0:	str	r0, [sp, #52]	; 0x34
   605f4:	mov	r0, r4
   605f8:	bl	10ee0 <memset@plt>
   605fc:	ldr	r2, [sp, #28]
   60600:	ldr	r3, [sl, #76]	; 0x4c
   60604:	str	sl, [sp, #168]	; 0xa8
   60608:	add	r3, r3, #1
   6060c:	lsr	r2, r2, #5
   60610:	str	r3, [sp, #216]	; 0xd8
   60614:	ldr	r3, [sp, #40]	; 0x28
   60618:	str	r2, [sp, #28]
   6061c:	ldr	r2, [sp, #24]
   60620:	str	fp, [sp, #172]	; 0xac
   60624:	str	r2, [sp, #180]	; 0xb4
   60628:	ldr	r2, [r3]
   6062c:	ldr	r4, [sp, #48]	; 0x30
   60630:	ldr	r3, [sp, #40]	; 0x28
   60634:	ldr	r1, [sp, #44]	; 0x2c
   60638:	mov	r0, r4
   6063c:	str	r3, [sp, #224]	; 0xe0
   60640:	str	r2, [sp, #212]	; 0xd4
   60644:	bl	23250 <fputs@plt+0x1213c>
   60648:	ldr	r1, [sp, #136]	; 0x88
   6064c:	mov	r0, r4
   60650:	bl	23250 <fputs@plt+0x1213c>
   60654:	ldr	r3, [sp, #68]	; 0x44
   60658:	cmp	r3, #0
   6065c:	beq	6066c <fputs@plt+0x4f558>
   60660:	mov	r1, r3
   60664:	mov	r0, r4
   60668:	bl	231f4 <fputs@plt+0x120e0>
   6066c:	ldr	r2, [sp, #244]	; 0xf4
   60670:	ldr	r3, [sp, #232]	; 0xe8
   60674:	cmp	r2, #0
   60678:	str	r3, [sp, #236]	; 0xec
   6067c:	ble	606d4 <fputs@plt+0x4f5c0>
   60680:	ldrh	r3, [sp, #196]	; 0xc4
   60684:	ldr	r4, [sp, #48]	; 0x30
   60688:	str	r5, [sp, #60]	; 0x3c
   6068c:	mov	r5, r9
   60690:	ldr	r1, [sp, #240]	; 0xf0
   60694:	orr	r3, r3, #8
   60698:	strh	r3, [sp, #196]	; 0xc4
   6069c:	ldr	r3, [r1, r5, lsl #4]
   606a0:	mov	r0, r4
   606a4:	add	r5, r5, #1
   606a8:	ldr	r1, [r3, #20]
   606ac:	bl	23250 <fputs@plt+0x1213c>
   606b0:	ldrh	r3, [sp, #196]	; 0xc4
   606b4:	ldr	r1, [sp, #244]	; 0xf4
   606b8:	bic	r3, r3, #8
   606bc:	cmp	r1, r5
   606c0:	uxth	r3, r3
   606c4:	strh	r3, [sp, #196]	; 0xc4
   606c8:	bgt	60690 <fputs@plt+0x4f57c>
   606cc:	ldr	r5, [sp, #60]	; 0x3c
   606d0:	mov	r2, r1
   606d4:	ldrb	r4, [r8, #69]	; 0x45
   606d8:	ldr	r3, [sl, #76]	; 0x4c
   606dc:	cmp	r4, #0
   606e0:	str	r3, [sp, #220]	; 0xdc
   606e4:	bne	5faec <fputs@plt+0x4e9d8>
   606e8:	ldr	r1, [sp, #40]	; 0x28
   606ec:	cmp	r1, #0
   606f0:	beq	6149c <fputs@plt+0x50388>
   606f4:	ldr	ip, [sl, #72]	; 0x48
   606f8:	ldr	r3, [sp, #232]	; 0xe8
   606fc:	add	r2, ip, #1
   60700:	str	r2, [sl, #72]	; 0x48
   60704:	mov	r0, sl
   60708:	mov	r2, r4
   6070c:	str	ip, [sp, #204]	; 0xcc
   60710:	bl	412b0 <fputs@plt+0x3019c>
   60714:	str	r4, [sp]
   60718:	ldr	r3, [sp, #212]	; 0xd4
   6071c:	ldr	r2, [sp, #204]	; 0xcc
   60720:	mov	r1, #58	; 0x3a
   60724:	str	r0, [sp, #72]	; 0x48
   60728:	ldr	r0, [sp, #36]	; 0x24
   6072c:	bl	2e760 <fputs@plt+0x1d64c>
   60730:	ldr	r2, [sp, #72]	; 0x48
   60734:	mvn	r3, #5
   60738:	mov	r1, r0
   6073c:	str	r0, [sp, #116]	; 0x74
   60740:	ldr	r0, [sp, #36]	; 0x24
   60744:	bl	24588 <fputs@plt+0x13474>
   60748:	ldr	r3, [sl, #76]	; 0x4c
   6074c:	ldr	r2, [sp, #36]	; 0x24
   60750:	add	ip, r3, #3
   60754:	add	lr, r3, #2
   60758:	ldr	r0, [r2, #24]
   6075c:	str	ip, [sp, #64]	; 0x40
   60760:	str	ip, [sl, #76]	; 0x4c
   60764:	add	ip, r3, #1
   60768:	str	lr, [sp, #80]	; 0x50
   6076c:	str	ip, [sp, #76]	; 0x4c
   60770:	bl	2e640 <fputs@plt+0x1d52c>
   60774:	ldr	r3, [sl, #76]	; 0x4c
   60778:	ldr	r2, [sp, #36]	; 0x24
   6077c:	add	ip, r3, #1
   60780:	str	ip, [sp, #88]	; 0x58
   60784:	str	r0, [sp, #84]	; 0x54
   60788:	ldr	r0, [r2, #24]
   6078c:	str	ip, [sl, #76]	; 0x4c
   60790:	bl	2e640 <fputs@plt+0x1d52c>
   60794:	ldr	r1, [sp, #40]	; 0x28
   60798:	ldr	ip, [sl, #76]	; 0x4c
   6079c:	ldr	r3, [sp, #80]	; 0x50
   607a0:	ldr	r2, [r1]
   607a4:	str	r4, [sp]
   607a8:	add	lr, ip, r2
   607ac:	add	r2, r2, lr
   607b0:	str	lr, [sp, #112]	; 0x70
   607b4:	str	r2, [sl, #76]	; 0x4c
   607b8:	add	lr, ip, #1
   607bc:	mov	r2, r4
   607c0:	mov	r1, #22
   607c4:	str	lr, [sp, #96]	; 0x60
   607c8:	str	r0, [sp, #92]	; 0x5c
   607cc:	ldr	r0, [sp, #36]	; 0x24
   607d0:	bl	2e760 <fputs@plt+0x1d64c>
   607d4:	mov	r2, r4
   607d8:	str	r4, [sp]
   607dc:	ldr	r3, [sp, #76]	; 0x4c
   607e0:	mov	r1, #22
   607e4:	ldr	r0, [sp, #36]	; 0x24
   607e8:	bl	2e760 <fputs@plt+0x1d64c>
   607ec:	ldr	r1, [sp, #40]	; 0x28
   607f0:	ldr	lr, [sp, #96]	; 0x60
   607f4:	ldr	r0, [sp, #36]	; 0x24
   607f8:	ldr	r2, [r1]
   607fc:	mov	r3, lr
   60800:	add	r2, lr, r2
   60804:	sub	r2, r2, #1
   60808:	str	r2, [sp]
   6080c:	mov	r1, #25
   60810:	mov	r2, r4
   60814:	bl	2e760 <fputs@plt+0x1d64c>
   60818:	ldr	r3, [sp, #92]	; 0x5c
   6081c:	str	r4, [sp]
   60820:	ldr	r2, [sp, #88]	; 0x58
   60824:	mov	r1, #14
   60828:	ldr	r0, [sp, #36]	; 0x24
   6082c:	bl	2e760 <fputs@plt+0x1d64c>
   60830:	ldr	r2, [sp, #28]
   60834:	str	r4, [sp, #8]
   60838:	cmp	r2, #0
   6083c:	str	r4, [sp]
   60840:	ldr	r4, [sp, #40]	; 0x28
   60844:	moveq	r3, #256	; 0x100
   60848:	movne	r3, #2304	; 0x900
   6084c:	ldr	r2, [sp, #56]	; 0x38
   60850:	mov	r1, fp
   60854:	mov	r0, sl
   60858:	str	r3, [sp, #4]
   6085c:	mov	r3, r4
   60860:	bl	5d6b0 <fputs@plt+0x4c59c>
   60864:	subs	r3, r0, #0
   60868:	str	r3, [sp, #100]	; 0x64
   6086c:	beq	5faec <fputs@plt+0x4e9d8>
   60870:	ldrsb	r3, [r3, #38]	; 0x26
   60874:	ldr	r0, [r4]
   60878:	cmp	r0, r3
   6087c:	beq	6183c <fputs@plt+0x50728>
   60880:	ldrb	r3, [sp, #124]	; 0x7c
   60884:	cmp	r3, #0
   60888:	beq	61830 <fputs@plt+0x5071c>
   6088c:	ldr	r3, [r6, #8]
   60890:	tst	r3, #1
   60894:	bne	61824 <fputs@plt+0x50710>
   60898:	ldr	r1, [pc, #900]	; 60c24 <fputs@plt+0x4fb10>
   6089c:	add	r1, pc, r1
   608a0:	ldrb	r3, [sl, #453]	; 0x1c5
   608a4:	cmp	r3, #2
   608a8:	beq	618f8 <fputs@plt+0x507e4>
   608ac:	ldr	r2, [sp, #232]	; 0xe8
   608b0:	str	r0, [sp, #60]	; 0x3c
   608b4:	cmp	r2, #0
   608b8:	ble	61c08 <fputs@plt+0x50af4>
   608bc:	mov	r1, #24
   608c0:	ldr	r3, [sp, #228]	; 0xe4
   608c4:	mla	r2, r1, r2, r3
   608c8:	mov	r1, r0
   608cc:	ldr	r0, [r3, #12]
   608d0:	add	r3, r3, #24
   608d4:	cmp	r0, r1
   608d8:	addge	r1, r1, #1
   608dc:	cmp	r2, r3
   608e0:	bne	608cc <fputs@plt+0x4f7b8>
   608e4:	str	r1, [sp, #56]	; 0x38
   608e8:	ldr	r3, [sl, #60]	; 0x3c
   608ec:	ldr	r2, [sp, #56]	; 0x38
   608f0:	cmp	r2, r3
   608f4:	bgt	61448 <fputs@plt+0x50334>
   608f8:	ldr	r1, [sl, #64]	; 0x40
   608fc:	sub	r3, r3, r2
   60900:	add	r2, r2, r1
   60904:	str	r1, [sp, #48]	; 0x30
   60908:	str	r3, [sl, #60]	; 0x3c
   6090c:	str	r2, [sl, #64]	; 0x40
   60910:	mov	r4, #0
   60914:	mov	r0, sl
   60918:	bl	221a4 <fputs@plt+0x11090>
   6091c:	mov	r3, r4
   60920:	str	r4, [sp]
   60924:	ldr	r2, [sp, #48]	; 0x30
   60928:	ldr	r1, [sp, #40]	; 0x28
   6092c:	mov	r0, sl
   60930:	bl	63ccc <fputs@plt+0x52bb8>
   60934:	ldr	r3, [sp, #232]	; 0xe8
   60938:	cmp	r3, r4
   6093c:	strgt	r9, [sp, #104]	; 0x68
   60940:	bgt	60958 <fputs@plt+0x4f844>
   60944:	b	60d40 <fputs@plt+0x4fc2c>
   60948:	ldr	r2, [sp, #104]	; 0x68
   6094c:	add	r4, r4, #24
   60950:	cmp	r3, r2
   60954:	ble	60d40 <fputs@plt+0x4fc2c>
   60958:	ldr	r2, [sp, #104]	; 0x68
   6095c:	ldr	r1, [sp, #228]	; 0xe4
   60960:	add	r2, r2, #1
   60964:	str	r2, [sp, #104]	; 0x68
   60968:	add	r2, r1, r4
   6096c:	ldr	ip, [sp, #60]	; 0x3c
   60970:	ldr	r0, [r2, #12]
   60974:	cmp	r0, ip
   60978:	blt	60948 <fputs@plt+0x4f834>
   6097c:	ldr	r0, [sp, #48]	; 0x30
   60980:	add	r3, r0, ip
   60984:	str	r3, [sp]
   60988:	mov	r0, sl
   6098c:	ldr	r3, [r2, #4]
   60990:	ldr	r1, [r1, r4]
   60994:	ldr	r2, [r2, #8]
   60998:	bl	44410 <fputs@plt+0x332fc>
   6099c:	ldr	r2, [sp, #60]	; 0x3c
   609a0:	ldr	r3, [sp, #232]	; 0xe8
   609a4:	add	r2, r2, #1
   609a8:	str	r2, [sp, #60]	; 0x3c
   609ac:	b	60948 <fputs@plt+0x4f834>
   609b0:	ldr	r4, [sl, #72]	; 0x48
   609b4:	mov	r3, #0
   609b8:	add	r2, r4, #1
   609bc:	str	r2, [sl, #72]	; 0x48
   609c0:	ldr	r1, [r6]
   609c4:	mov	r2, r3
   609c8:	mov	r0, sl
   609cc:	str	r4, [sp, #128]	; 0x80
   609d0:	bl	412b0 <fputs@plt+0x3019c>
   609d4:	mov	r3, #0
   609d8:	mov	r2, r4
   609dc:	str	r3, [sp]
   609e0:	mov	r1, #57	; 0x39
   609e4:	str	r0, [sp, #48]	; 0x30
   609e8:	ldr	r0, [sp, #36]	; 0x24
   609ec:	bl	2e760 <fputs@plt+0x1d64c>
   609f0:	mvn	r3, #5
   609f4:	ldr	r2, [sp, #48]	; 0x30
   609f8:	mov	r4, r0
   609fc:	mov	r1, r0
   60a00:	ldr	r0, [sp, #36]	; 0x24
   60a04:	bl	24588 <fputs@plt+0x13474>
   60a08:	ldr	r3, [sp, #36]	; 0x24
   60a0c:	ldr	r3, [r3]
   60a10:	str	r4, [sp, #132]	; 0x84
   60a14:	ldrb	r3, [r3, #69]	; 0x45
   60a18:	cmp	r3, #0
   60a1c:	beq	61814 <fputs@plt+0x50700>
   60a20:	mov	r3, #3
   60a24:	strb	r3, [sp, #125]	; 0x7d
   60a28:	b	60094 <fputs@plt+0x4ef80>
   60a2c:	mov	r2, r0
   60a30:	mov	r1, r6
   60a34:	mov	r0, sl
   60a38:	bl	638cc <fputs@plt+0x527b8>
   60a3c:	ldr	r3, [r6, #12]
   60a40:	cmp	r3, #0
   60a44:	bne	60084 <fputs@plt+0x4ef70>
   60a48:	ldr	r3, [sp, #156]	; 0x9c
   60a4c:	cmp	r3, #0
   60a50:	blt	60084 <fputs@plt+0x4ef70>
   60a54:	ldr	r0, [sp, #36]	; 0x24
   60a58:	ldr	r2, [r0]
   60a5c:	ldrb	r2, [r2, #69]	; 0x45
   60a60:	cmp	r2, #0
   60a64:	bne	60cac <fputs@plt+0x4fb98>
   60a68:	mov	r1, #20
   60a6c:	ldr	r2, [r0, #4]
   60a70:	mla	r3, r1, r3, r2
   60a74:	mov	r2, #58	; 0x3a
   60a78:	strb	r2, [r3]
   60a7c:	ldrb	r3, [sp, #164]	; 0xa4
   60a80:	orr	r3, r3, #1
   60a84:	strb	r3, [sp, #164]	; 0xa4
   60a88:	b	60084 <fputs@plt+0x4ef70>
   60a8c:	mvn	r3, #0
   60a90:	str	r3, [sp, #156]	; 0x9c
   60a94:	b	60054 <fputs@plt+0x4ef40>
   60a98:	ldr	r2, [r7, #32]
   60a9c:	ldr	r3, [sl, #76]	; 0x4c
   60aa0:	add	r1, r2, #1
   60aa4:	add	r3, r3, #1
   60aa8:	str	r3, [sl, #76]	; 0x4c
   60aac:	str	r2, [sp, #56]	; 0x38
   60ab0:	str	r3, [fp, #36]	; 0x24
   60ab4:	mov	r2, r3
   60ab8:	str	r1, [sp, #44]	; 0x2c
   60abc:	mov	r3, r9
   60ac0:	str	r1, [sp]
   60ac4:	mov	r0, r7
   60ac8:	mov	r1, #16
   60acc:	bl	2e760 <fputs@plt+0x1d64c>
   60ad0:	ldr	r0, [fp, #36]	; 0x24
   60ad4:	ldr	r3, [sl, #472]	; 0x1d8
   60ad8:	ldr	ip, [sp, #44]	; 0x2c
   60adc:	mov	r1, #13
   60ae0:	str	ip, [fp, #32]
   60ae4:	mov	r2, r8
   60ae8:	str	r0, [sp, #172]	; 0xac
   60aec:	strb	r1, [sp, #168]	; 0xa8
   60af0:	strb	r9, [sp, #169]	; 0xa9
   60af4:	str	r9, [sp, #176]	; 0xb0
   60af8:	str	r9, [sp, #180]	; 0xb4
   60afc:	mov	r1, r6
   60b00:	strb	r3, [fp, #48]	; 0x30
   60b04:	mov	r0, sl
   60b08:	bl	5f6f0 <fputs@plt+0x4e5dc>
   60b0c:	ldrb	r2, [fp, #45]	; 0x2d
   60b10:	ldrh	r0, [r6, #6]
   60b14:	ldr	r1, [fp, #24]
   60b18:	orr	r2, r2, #16
   60b1c:	mov	r3, r9
   60b20:	strh	r0, [r1, #38]	; 0x26
   60b24:	strb	r2, [fp, #45]	; 0x2d
   60b28:	ldr	r2, [sp, #176]	; 0xb0
   60b2c:	mov	r1, #17
   60b30:	str	r2, [fp, #40]	; 0x28
   60b34:	str	r9, [sp]
   60b38:	ldr	r2, [fp, #36]	; 0x24
   60b3c:	mov	r0, r7
   60b40:	bl	2e760 <fputs@plt+0x1d64c>
   60b44:	ldr	r2, [r7, #24]
   60b48:	strb	r9, [r2, #19]
   60b4c:	ldr	r0, [r7]
   60b50:	ldr	r1, [r7, #32]
   60b54:	str	r9, [r2, #60]	; 0x3c
   60b58:	sub	r3, r1, #1
   60b5c:	str	r3, [r2, #96]	; 0x60
   60b60:	ldrb	r2, [r0, #69]	; 0x45
   60b64:	ldr	r0, [sp, #56]	; 0x38
   60b68:	cmp	r0, #0
   60b6c:	movge	r3, r0
   60b70:	cmp	r2, #0
   60b74:	moveq	r0, #20
   60b78:	ldreq	r2, [r7, #4]
   60b7c:	ldrne	r3, [sp, #68]	; 0x44
   60b80:	mlaeq	r3, r0, r3, r2
   60b84:	mov	r2, #0
   60b88:	str	r1, [r3, #8]
   60b8c:	strb	r2, [sl, #19]
   60b90:	str	r2, [sl, #60]	; 0x3c
   60b94:	b	5fe6c <fputs@plt+0x4ed58>
   60b98:	ldr	r7, [sp, #64]	; 0x40
   60b9c:	ldr	r8, [sp, #48]	; 0x30
   60ba0:	b	5faec <fputs@plt+0x4e9d8>
   60ba4:	ldr	r3, [sl, #8]
   60ba8:	cmp	r3, #0
   60bac:	str	r3, [sp, #36]	; 0x24
   60bb0:	bne	5ffac <fputs@plt+0x4ee98>
   60bb4:	mov	r0, sl
   60bb8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   60bbc:	subs	r3, r0, #0
   60bc0:	str	r3, [sp, #36]	; 0x24
   60bc4:	beq	5faec <fputs@plt+0x4e9d8>
   60bc8:	ldr	r3, [r6, #48]	; 0x30
   60bcc:	cmp	r3, #0
   60bd0:	beq	5fc78 <fputs@plt+0x4eb64>
   60bd4:	b	5fc18 <fputs@plt+0x4eb04>
   60bd8:	ldrb	r3, [sl, #19]
   60bdc:	cmp	r3, #0
   60be0:	bne	60cfc <fputs@plt+0x4fbe8>
   60be4:	ldr	r3, [sl, #76]	; 0x4c
   60be8:	add	r3, r3, #1
   60bec:	str	r3, [sp, #32]
   60bf0:	str	r3, [sl, #76]	; 0x4c
   60bf4:	add	r3, r3, #1
   60bf8:	str	r3, [sp, #24]
   60bfc:	str	r3, [sl, #76]	; 0x4c
   60c00:	mov	r3, #1
   60c04:	str	r3, [sp, #48]	; 0x30
   60c08:	b	60298 <fputs@plt+0x4f184>
   60c0c:	andeq	r5, r3, r4, ror r7
   60c10:			; <UNDEFINED> instruction: 0x0004ebb8
   60c14:			; <UNDEFINED> instruction: 0x0004ebb4
   60c18:			; <UNDEFINED> instruction: 0x0004ebb0
   60c1c:	strdeq	r5, [r3], -r0
   60c20:	andeq	r5, r3, ip, lsl #3
   60c24:	andeq	r4, r3, r8, ror sl
   60c28:	muleq	r4, r8, fp
   60c2c:	andeq	r4, r3, r4, asr #12
   60c30:	strdeq	r3, [r3], -r4
   60c34:	andeq	sp, r4, ip, lsl r4
   60c38:	andeq	sp, r4, r8, asr r0
   60c3c:	strdeq	r3, [r3], -r8
   60c40:	andeq	r3, r3, ip, ror #21
   60c44:	ldrdeq	sp, [r2], -r4
   60c48:	andeq	r3, r3, r4, asr #20
   60c4c:	andeq	r3, r3, r4, lsr #18
   60c50:			; <UNDEFINED> instruction: 0xfff0bdc0
   60c54:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   60c58:	andeq	r3, r3, r0, lsl #17
   60c5c:	andeq	lr, r2, r0, lsr #31
   60c60:	andeq	r3, r3, ip, asr #15
   60c64:	str	r3, [sp]
   60c68:	ldr	r2, [sp, #28]
   60c6c:	mov	r1, #107	; 0x6b
   60c70:	ldr	r3, [sp, #52]	; 0x34
   60c74:	mov	r0, r4
   60c78:	bl	2e760 <fputs@plt+0x1d64c>
   60c7c:	ldr	r1, [r6, #16]
   60c80:	cmp	r1, #0
   60c84:	add	r2, r0, #1
   60c88:	str	r2, [sp, #76]	; 0x4c
   60c8c:	ble	61438 <fputs@plt+0x50324>
   60c90:	ldr	r2, [sp, #60]	; 0x3c
   60c94:	mov	r0, r4
   60c98:	bl	2ef40 <fputs@plt+0x1de2c>
   60c9c:	ldr	r3, [sp, #28]
   60ca0:	str	r3, [sp, #40]	; 0x28
   60ca4:	mov	r3, #1
   60ca8:	b	60370 <fputs@plt+0x4f25c>
   60cac:	ldr	r3, [pc, #-140]	; 60c28 <fputs@plt+0x4fb14>
   60cb0:	add	r3, pc, r3
   60cb4:	add	r3, r3, #4
   60cb8:	b	60a74 <fputs@plt+0x4f960>
   60cbc:	ldrb	r3, [sl, #453]	; 0x1c5
   60cc0:	cmp	r3, #2
   60cc4:	bne	6019c <fputs@plt+0x4f088>
   60cc8:	ldr	r1, [pc, #-164]	; 60c2c <fputs@plt+0x4fb18>
   60ccc:	mov	r0, sl
   60cd0:	add	r1, pc, r1
   60cd4:	bl	11e1c <fputs@plt+0xd08>
   60cd8:	b	6019c <fputs@plt+0x4f088>
   60cdc:	ldr	r2, [sp, #156]	; 0x9c
   60ce0:	cmp	r2, #0
   60ce4:	blt	60150 <fputs@plt+0x4f03c>
   60ce8:	ldr	r3, [sp, #36]	; 0x24
   60cec:	add	r1, r3, #4
   60cf0:	ldr	r0, [r3]
   60cf4:	bl	22894 <fputs@plt+0x11780>
   60cf8:	b	60150 <fputs@plt+0x4f03c>
   60cfc:	sub	r2, r3, #1
   60d00:	uxtb	r2, r2
   60d04:	cmp	r2, #0
   60d08:	add	r1, sl, r2, lsl #2
   60d0c:	strb	r2, [sl, #19]
   60d10:	ldr	r2, [r1, #28]
   60d14:	str	r2, [sp, #32]
   60d18:	beq	618f0 <fputs@plt+0x507dc>
   60d1c:	sub	r3, r3, #2
   60d20:	mov	r2, #1
   60d24:	uxtb	r3, r3
   60d28:	strb	r3, [sl, #19]
   60d2c:	add	r3, sl, r3, lsl #2
   60d30:	str	r2, [sp, #48]	; 0x30
   60d34:	ldr	r3, [r3, #28]
   60d38:	str	r3, [sp, #24]
   60d3c:	b	60298 <fputs@plt+0x4f184>
   60d40:	ldrb	r3, [sl, #19]
   60d44:	cmp	r3, #0
   60d48:	bne	617fc <fputs@plt+0x506e8>
   60d4c:	ldr	r4, [sl, #76]	; 0x4c
   60d50:	add	r4, r4, #1
   60d54:	str	r4, [sl, #76]	; 0x4c
   60d58:	ldr	r3, [sp, #56]	; 0x38
   60d5c:	ldr	r2, [sp, #48]	; 0x30
   60d60:	mov	r1, #49	; 0x31
   60d64:	str	r4, [sp]
   60d68:	ldr	r0, [sp, #36]	; 0x24
   60d6c:	bl	2e760 <fputs@plt+0x1d64c>
   60d70:	mov	r3, #0
   60d74:	str	r3, [sp]
   60d78:	ldr	r2, [sp, #204]	; 0xcc
   60d7c:	mov	r3, r4
   60d80:	mov	r1, #109	; 0x6d
   60d84:	ldr	r0, [sp, #36]	; 0x24
   60d88:	bl	2e760 <fputs@plt+0x1d64c>
   60d8c:	cmp	r4, #0
   60d90:	bne	61bf8 <fputs@plt+0x50ae4>
   60d94:	ldr	r4, [sp, #56]	; 0x38
   60d98:	ldr	r1, [sp, #48]	; 0x30
   60d9c:	mov	r2, r4
   60da0:	mov	r0, sl
   60da4:	bl	22234 <fputs@plt+0x11120>
   60da8:	ldr	r3, [sl, #60]	; 0x3c
   60dac:	ldr	r0, [sp, #100]	; 0x64
   60db0:	cmp	r4, r3
   60db4:	strgt	r4, [sl, #60]	; 0x3c
   60db8:	ldrgt	r3, [sp, #48]	; 0x30
   60dbc:	strgt	r3, [sl, #64]	; 0x40
   60dc0:	bl	2f46c <fputs@plt+0x1e358>
   60dc4:	ldrb	r3, [sl, #19]
   60dc8:	ldr	r2, [sl, #72]	; 0x48
   60dcc:	ldr	r0, [sp, #36]	; 0x24
   60dd0:	cmp	r3, #0
   60dd4:	subne	r3, r3, #1
   60dd8:	ldreq	r4, [sl, #76]	; 0x4c
   60ddc:	uxtbne	r3, r3
   60de0:	strbne	r3, [sl, #19]
   60de4:	addne	r3, sl, r3, lsl #2
   60de8:	addeq	r4, r4, #1
   60dec:	ldrne	r4, [r3, #28]
   60df0:	ldr	r3, [sp, #56]	; 0x38
   60df4:	mov	r1, r2
   60df8:	str	r2, [sp, #48]	; 0x30
   60dfc:	add	r2, r2, #1
   60e00:	streq	r4, [sl, #76]	; 0x4c
   60e04:	str	r2, [sl, #72]	; 0x48
   60e08:	str	r1, [sp, #208]	; 0xd0
   60e0c:	str	r3, [sp]
   60e10:	ldr	r2, [sp, #48]	; 0x30
   60e14:	mov	r3, r4
   60e18:	mov	r1, #60	; 0x3c
   60e1c:	bl	2e760 <fputs@plt+0x1d64c>
   60e20:	mov	r3, #0
   60e24:	str	r3, [sp]
   60e28:	ldr	r2, [sp, #204]	; 0xcc
   60e2c:	ldr	r3, [sp, #52]	; 0x34
   60e30:	mov	r1, #106	; 0x6a
   60e34:	ldr	r0, [sp, #36]	; 0x24
   60e38:	bl	2e760 <fputs@plt+0x1d64c>
   60e3c:	mov	r3, #1
   60e40:	mov	r0, sl
   60e44:	strb	r3, [sp, #201]	; 0xc9
   60e48:	bl	221a4 <fputs@plt+0x11090>
   60e4c:	ldr	r3, [sp, #28]
   60e50:	cmp	r3, #0
   60e54:	beq	60e64 <fputs@plt+0x4fd50>
   60e58:	ldrh	r3, [r8, #64]	; 0x40
   60e5c:	tst	r3, #4
   60e60:	beq	61870 <fputs@plt+0x5075c>
   60e64:	ldr	r3, [sp, #36]	; 0x24
   60e68:	mov	r0, sl
   60e6c:	ldr	r3, [r3, #32]
   60e70:	str	r3, [sp, #56]	; 0x38
   60e74:	bl	221a4 <fputs@plt+0x11090>
   60e78:	ldr	r3, [sp, #48]	; 0x30
   60e7c:	ldr	r2, [sp, #204]	; 0xcc
   60e80:	str	r3, [sp]
   60e84:	mov	r1, #100	; 0x64
   60e88:	mov	r3, r4
   60e8c:	ldr	r0, [sp, #36]	; 0x24
   60e90:	bl	2e760 <fputs@plt+0x1d64c>
   60e94:	mov	r3, #1
   60e98:	str	r3, [sp, #28]
   60e9c:	ldr	r3, [sp, #40]	; 0x28
   60ea0:	ldr	r2, [sp, #112]	; 0x70
   60ea4:	ldr	r3, [r3]
   60ea8:	add	r2, r2, #1
   60eac:	cmp	r3, #0
   60eb0:	str	r2, [sp, #60]	; 0x3c
   60eb4:	ble	60f40 <fputs@plt+0x4fe2c>
   60eb8:	mov	r3, #0
   60ebc:	str	r6, [sp, #104]	; 0x68
   60ec0:	str	r5, [sp, #112]	; 0x70
   60ec4:	mov	r4, r9
   60ec8:	mov	r6, r3
   60ecc:	mov	r5, r2
   60ed0:	b	60f00 <fputs@plt+0x4fdec>
   60ed4:	str	r5, [sp]
   60ed8:	ldr	r2, [sp, #48]	; 0x30
   60edc:	ldr	r0, [sp, #36]	; 0x24
   60ee0:	bl	2e760 <fputs@plt+0x1d64c>
   60ee4:	ldr	r3, [sp, #40]	; 0x28
   60ee8:	add	r4, r4, #1
   60eec:	add	r5, r5, #1
   60ef0:	ldr	r3, [r3]
   60ef4:	add	r6, r6, #20
   60ef8:	cmp	r3, r4
   60efc:	ble	60f38 <fputs@plt+0x4fe24>
   60f00:	ldr	r3, [sp, #28]
   60f04:	mov	r2, r5
   60f08:	cmp	r3, #0
   60f0c:	mov	r0, sl
   60f10:	mov	r3, r4
   60f14:	mov	r1, #47	; 0x2f
   60f18:	bne	60ed4 <fputs@plt+0x4fdc0>
   60f1c:	ldr	r3, [sp, #40]	; 0x28
   60f20:	mov	r1, #1
   60f24:	strb	r1, [sp, #200]	; 0xc8
   60f28:	ldr	r3, [r3, #4]
   60f2c:	ldr	r1, [r3, r6]
   60f30:	bl	63848 <fputs@plt+0x52734>
   60f34:	b	60ee4 <fputs@plt+0x4fdd0>
   60f38:	ldr	r6, [sp, #104]	; 0x68
   60f3c:	ldr	r5, [sp, #112]	; 0x70
   60f40:	ldr	r1, [sp, #72]	; 0x48
   60f44:	ldr	r0, [sp, #36]	; 0x24
   60f48:	cmp	r1, #0
   60f4c:	mov	r2, r1
   60f50:	ldrne	r2, [r1]
   60f54:	mov	r4, #0
   60f58:	addne	r2, r2, #1
   60f5c:	strne	r2, [r1]
   60f60:	str	r3, [sp]
   60f64:	ldr	r2, [sp, #96]	; 0x60
   60f68:	ldr	r3, [sp, #60]	; 0x3c
   60f6c:	mov	r1, #42	; 0x2a
   60f70:	bl	2e760 <fputs@plt+0x1d64c>
   60f74:	ldr	r2, [sp, #72]	; 0x48
   60f78:	mvn	r3, #5
   60f7c:	mov	r1, r0
   60f80:	ldr	r0, [sp, #36]	; 0x24
   60f84:	bl	24588 <fputs@plt+0x13474>
   60f88:	ldr	r0, [sp, #36]	; 0x24
   60f8c:	mov	r1, #43	; 0x2b
   60f90:	ldr	r3, [r0, #32]
   60f94:	mov	ip, r3
   60f98:	add	r2, ip, #1
   60f9c:	mov	r3, r4
   60fa0:	str	r2, [sp]
   60fa4:	str	ip, [sp, #48]	; 0x30
   60fa8:	bl	2e760 <fputs@plt+0x1d64c>
   60fac:	ldr	r0, [sp, #40]	; 0x28
   60fb0:	ldr	r2, [sp, #96]	; 0x60
   60fb4:	ldr	r1, [sp, #60]	; 0x3c
   60fb8:	ldr	r3, [r0]
   60fbc:	mov	r0, sl
   60fc0:	bl	2ef68 <fputs@plt+0x1de54>
   60fc4:	str	r4, [sp]
   60fc8:	ldr	r3, [sp, #84]	; 0x54
   60fcc:	ldr	r2, [sp, #64]	; 0x40
   60fd0:	mov	r1, #14
   60fd4:	ldr	r0, [sp, #36]	; 0x24
   60fd8:	bl	2e760 <fputs@plt+0x1d64c>
   60fdc:	str	r4, [sp]
   60fe0:	ldr	r3, [sp, #52]	; 0x34
   60fe4:	ldr	r2, [sp, #80]	; 0x50
   60fe8:	mov	r1, #138	; 0x8a
   60fec:	ldr	r0, [sp, #36]	; 0x24
   60ff0:	bl	2e760 <fputs@plt+0x1d64c>
   60ff4:	str	r4, [sp]
   60ff8:	ldr	r4, [sp, #36]	; 0x24
   60ffc:	ldr	r3, [sp, #92]	; 0x5c
   61000:	ldr	r2, [sp, #88]	; 0x58
   61004:	mov	r1, #14
   61008:	mov	r0, r4
   6100c:	bl	2e760 <fputs@plt+0x1d64c>
   61010:	ldr	r2, [r4, #32]
   61014:	ldr	r0, [r4, #24]
   61018:	ldr	r1, [r4]
   6101c:	sub	r3, r2, #1
   61020:	str	r3, [r0, #96]	; 0x60
   61024:	ldr	r0, [sp, #48]	; 0x30
   61028:	ldrb	r1, [r1, #69]	; 0x45
   6102c:	cmp	r0, #0
   61030:	movge	r3, r0
   61034:	cmp	r1, #0
   61038:	bne	617ec <fputs@plt+0x506d8>
   6103c:	mov	r0, #20
   61040:	ldr	r1, [r4, #4]
   61044:	mla	r3, r0, r3, r1
   61048:	str	r2, [r3, #8]
   6104c:	ldr	r1, [sp, #24]
   61050:	mov	r0, sl
   61054:	mov	r4, #0
   61058:	bl	12078 <fputs@plt+0xf64>
   6105c:	ldr	r3, [sp, #76]	; 0x4c
   61060:	str	r4, [sp]
   61064:	mov	r2, #1
   61068:	mov	r1, #22
   6106c:	ldr	r0, [sp, #36]	; 0x24
   61070:	bl	2e760 <fputs@plt+0x1d64c>
   61074:	ldr	r3, [sp, #28]
   61078:	cmp	r3, r4
   6107c:	beq	617cc <fputs@plt+0x506b8>
   61080:	str	r4, [sp]
   61084:	ldr	r3, [sp, #56]	; 0x38
   61088:	ldr	r2, [sp, #204]	; 0xcc
   6108c:	mov	r1, #3
   61090:	ldr	r0, [sp, #36]	; 0x24
   61094:	bl	2e760 <fputs@plt+0x1d64c>
   61098:	mov	r4, #0
   6109c:	str	r4, [sp]
   610a0:	ldr	r3, [sp, #84]	; 0x54
   610a4:	ldr	r2, [sp, #64]	; 0x40
   610a8:	mov	r1, #14
   610ac:	ldr	r0, [sp, #36]	; 0x24
   610b0:	bl	2e760 <fputs@plt+0x1d64c>
   610b4:	mov	r2, r4
   610b8:	str	r4, [sp]
   610bc:	ldr	r3, [sp, #52]	; 0x34
   610c0:	mov	r1, #13
   610c4:	ldr	r0, [sp, #36]	; 0x24
   610c8:	bl	2e760 <fputs@plt+0x1d64c>
   610cc:	ldr	r0, [sp, #36]	; 0x24
   610d0:	ldr	r3, [sp, #80]	; 0x50
   610d4:	mov	r2, #1
   610d8:	ldr	r1, [r0, #32]
   610dc:	str	r4, [sp]
   610e0:	str	r1, [sp, #28]
   610e4:	mov	r1, #22
   610e8:	bl	2e760 <fputs@plt+0x1d64c>
   610ec:	mov	r3, r4
   610f0:	str	r4, [sp]
   610f4:	ldr	r4, [sp, #36]	; 0x24
   610f8:	ldr	r2, [sp, #64]	; 0x40
   610fc:	mov	r1, #15
   61100:	mov	r0, r4
   61104:	bl	2e760 <fputs@plt+0x1d64c>
   61108:	ldr	r2, [r4, #24]
   6110c:	ldr	r3, [sp, #84]	; 0x54
   61110:	mvn	r1, r3
   61114:	ldr	r3, [r2, #120]	; 0x78
   61118:	cmp	r3, #0
   6111c:	movne	r0, r4
   61120:	ldrne	r0, [r0, #32]
   61124:	strne	r0, [r3, r1, lsl #2]
   61128:	ldr	r0, [sp, #36]	; 0x24
   6112c:	mov	r1, #0
   61130:	ldr	r3, [r0, #32]
   61134:	sub	r3, r3, #1
   61138:	str	r3, [r2, #96]	; 0x60
   6113c:	ldr	r4, [r0, #32]
   61140:	ldr	r2, [sp, #76]	; 0x4c
   61144:	add	r3, r4, #2
   61148:	str	r1, [sp]
   6114c:	mov	r1, #138	; 0x8a
   61150:	bl	2e760 <fputs@plt+0x1d64c>
   61154:	mov	r2, #0
   61158:	mov	r3, r2
   6115c:	str	r2, [sp]
   61160:	mov	r1, #15
   61164:	ldr	r2, [sp, #64]	; 0x40
   61168:	ldr	r0, [sp, #36]	; 0x24
   6116c:	bl	2e760 <fputs@plt+0x1d64c>
   61170:	ldr	r1, [sp, #24]
   61174:	add	r4, r4, #1
   61178:	add	r2, r1, #44	; 0x2c
   6117c:	ldr	r0, [sl, #8]
   61180:	ldr	r1, [sp, #240]	; 0xf0
   61184:	bl	11424 <fputs@plt+0x310>
   61188:	mov	r2, r4
   6118c:	ldr	r1, [sp, #68]	; 0x44
   61190:	mov	r3, #16
   61194:	mov	r0, sl
   61198:	bl	649dc <fputs@plt+0x538c8>
   6119c:	ldr	r1, [sp, #28]
   611a0:	add	r3, sp, #124	; 0x7c
   611a4:	str	r1, [sp, #16]
   611a8:	ldr	r1, [sp, #32]
   611ac:	str	r4, [sp, #12]
   611b0:	str	r1, [sp]
   611b4:	str	r3, [sp, #4]
   611b8:	str	r5, [sp, #8]
   611bc:	mvn	r3, #0
   611c0:	ldr	r2, [r6]
   611c4:	mov	r1, r6
   611c8:	mov	r0, sl
   611cc:	bl	123b4 <fputs@plt+0x12a0>
   611d0:	ldr	r4, [sp, #36]	; 0x24
   611d4:	mov	r1, #0
   611d8:	mov	r3, r1
   611dc:	str	r1, [sp]
   611e0:	ldr	r2, [sp, #64]	; 0x40
   611e4:	mov	r1, #15
   611e8:	mov	r0, r4
   611ec:	bl	2e760 <fputs@plt+0x1d64c>
   611f0:	ldr	r2, [r4, #24]
   611f4:	ldr	r3, [sp, #92]	; 0x5c
   611f8:	mvn	r1, r3
   611fc:	ldr	r3, [r2, #120]	; 0x78
   61200:	cmp	r3, #0
   61204:	movne	r0, r4
   61208:	ldr	r4, [sp, #36]	; 0x24
   6120c:	ldrne	r0, [r0, #32]
   61210:	strne	r0, [r3, r1, lsl #2]
   61214:	ldr	r3, [r4, #32]
   61218:	ldr	r1, [sp, #24]
   6121c:	sub	r3, r3, #1
   61220:	str	r3, [r2, #96]	; 0x60
   61224:	mov	r0, sl
   61228:	bl	11b94 <fputs@plt+0xa80>
   6122c:	mov	r3, #0
   61230:	ldr	r2, [sp, #88]	; 0x58
   61234:	str	r3, [sp]
   61238:	mov	r1, #15
   6123c:	mov	r0, r4
   61240:	bl	2e760 <fputs@plt+0x1d64c>
   61244:	ldr	r0, [sp, #36]	; 0x24
   61248:	ldr	r3, [sp, #52]	; 0x34
   6124c:	ldr	r2, [r0, #24]
   61250:	mvn	r1, r3
   61254:	ldr	r3, [r2, #120]	; 0x78
   61258:	cmp	r3, #0
   6125c:	ldrne	r0, [r0, #32]
   61260:	strne	r0, [r3, r1, lsl #2]
   61264:	ldr	r3, [sp, #36]	; 0x24
   61268:	ldr	r3, [r3, #32]
   6126c:	sub	r3, r3, #1
   61270:	str	r3, [r2, #96]	; 0x60
   61274:	b	60190 <fputs@plt+0x4f07c>
   61278:	mov	r3, #0
   6127c:	str	r3, [sp]
   61280:	ldr	r3, [sp, #44]	; 0x2c
   61284:	ldr	r2, [r5, #4]
   61288:	mov	r1, #57	; 0x39
   6128c:	ldr	r3, [r3]
   61290:	ldr	r0, [sp, #36]	; 0x24
   61294:	bl	2e760 <fputs@plt+0x1d64c>
   61298:	b	60060 <fputs@plt+0x4ef4c>
   6129c:	mvn	r2, #0
   612a0:	ldr	r1, [sp, #44]	; 0x2c
   612a4:	ldr	r0, [sp, #136]	; 0x88
   612a8:	bl	11178 <fputs@plt+0x64>
   612ac:	subs	r2, r0, #0
   612b0:	bne	5ffd8 <fputs@plt+0x4eec4>
   612b4:	bic	r4, r4, #1
   612b8:	str	r4, [r6, #8]
   612bc:	ldr	r1, [sp, #44]	; 0x2c
   612c0:	mov	r0, r8
   612c4:	bl	26a34 <fputs@plt+0x15920>
   612c8:	str	r0, [sp, #40]	; 0x28
   612cc:	str	r0, [r6, #36]	; 0x24
   612d0:	b	5ffd8 <fputs@plt+0x4eec4>
   612d4:	mov	r0, sl
   612d8:	bl	2ec48 <fputs@plt+0x1db34>
   612dc:	ldr	r2, [sp, #68]	; 0x44
   612e0:	mov	r1, #60	; 0x3c
   612e4:	add	r3, r2, #1
   612e8:	ldr	r2, [sp, #48]	; 0x30
   612ec:	add	r3, r3, r2
   612f0:	str	r3, [sp]
   612f4:	ldr	r2, [sp, #40]	; 0x28
   612f8:	ldr	r3, [sp, #72]	; 0x48
   612fc:	str	r0, [sp, #76]	; 0x4c
   61300:	mov	r0, r4
   61304:	bl	2e760 <fputs@plt+0x1d64c>
   61308:	ldr	r0, [sp, #76]	; 0x4c
   6130c:	cmp	r0, #0
   61310:	beq	60314 <fputs@plt+0x4f200>
   61314:	ldr	r2, [r4, #32]
   61318:	ldr	r1, [r4, #24]
   6131c:	sub	r3, r2, #1
   61320:	str	r3, [r1, #96]	; 0x60
   61324:	ldr	r1, [r4]
   61328:	movge	r3, r0
   6132c:	ldrb	r1, [r1, #69]	; 0x45
   61330:	cmp	r1, #0
   61334:	bne	61428 <fputs@plt+0x50314>
   61338:	mov	r0, #20
   6133c:	ldr	r1, [r4, #4]
   61340:	mla	r3, r0, r3, r1
   61344:	str	r2, [r3, #8]
   61348:	b	60314 <fputs@plt+0x4f200>
   6134c:	ldr	r2, [sp, #56]	; 0x38
   61350:	mov	r3, #1
   61354:	ldr	r1, [sp, #24]
   61358:	mov	r0, sl
   6135c:	bl	2ef68 <fputs@plt+0x1de54>
   61360:	b	60424 <fputs@plt+0x4f310>
   61364:	ldr	r1, [pc, #-1852]	; 60c30 <fputs@plt+0x4fb1c>
   61368:	add	r1, pc, r1
   6136c:	b	601bc <fputs@plt+0x4f0a8>
   61370:	ldr	r6, [sp, #32]
   61374:	mov	r3, #0
   61378:	str	r3, [sp]
   6137c:	ldr	r2, [sp, #56]	; 0x38
   61380:	mov	r3, r6
   61384:	mov	r1, #74	; 0x4a
   61388:	mov	r0, r4
   6138c:	bl	2e760 <fputs@plt+0x1d64c>
   61390:	ldr	r3, [sp, #24]
   61394:	str	r6, [sp]
   61398:	ldr	r2, [sp, #56]	; 0x38
   6139c:	mov	r1, #75	; 0x4b
   613a0:	mov	r0, r4
   613a4:	bl	2e760 <fputs@plt+0x1d64c>
   613a8:	ldr	r3, [r4]
   613ac:	ldrb	r3, [r3, #69]	; 0x45
   613b0:	cmp	r3, #0
   613b4:	bne	60424 <fputs@plt+0x4f310>
   613b8:	mov	r1, #8
   613bc:	mov	r0, r4
   613c0:	bl	1f968 <fputs@plt+0xe854>
   613c4:	b	60424 <fputs@plt+0x4f310>
   613c8:	ldr	r6, [sp, #32]
   613cc:	ldr	r2, [sp, #24]
   613d0:	str	r6, [sp]
   613d4:	mov	r3, #1
   613d8:	mov	r1, #49	; 0x31
   613dc:	mov	r0, r4
   613e0:	bl	2e760 <fputs@plt+0x1d64c>
   613e4:	mov	r3, #1
   613e8:	add	r2, r5, r3
   613ec:	mov	r1, r0
   613f0:	mov	r0, r4
   613f4:	bl	24588 <fputs@plt+0x13474>
   613f8:	ldr	r1, [sp, #24]
   613fc:	mov	r0, sl
   61400:	mov	r2, #1
   61404:	bl	22234 <fputs@plt+0x11120>
   61408:	mov	r3, #0
   6140c:	str	r3, [sp]
   61410:	ldr	r2, [sp, #56]	; 0x38
   61414:	mov	r3, r6
   61418:	mov	r1, #110	; 0x6e
   6141c:	mov	r0, r4
   61420:	bl	2e760 <fputs@plt+0x1d64c>
   61424:	b	60424 <fputs@plt+0x4f310>
   61428:	ldr	r3, [pc, #-2044]	; 60c34 <fputs@plt+0x4fb20>
   6142c:	add	r3, pc, r3
   61430:	add	r3, r3, #4
   61434:	b	61344 <fputs@plt+0x50230>
   61438:	ldr	r3, [sp, #28]
   6143c:	str	r3, [sp, #40]	; 0x28
   61440:	mov	r3, #1
   61444:	b	60370 <fputs@plt+0x4f25c>
   61448:	ldr	r3, [sl, #76]	; 0x4c
   6144c:	add	r2, r3, #1
   61450:	str	r2, [sp, #48]	; 0x30
   61454:	ldr	r2, [sp, #56]	; 0x38
   61458:	add	r3, r2, r3
   6145c:	str	r3, [sl, #76]	; 0x4c
   61460:	b	60910 <fputs@plt+0x4f7fc>
   61464:	mov	r0, sl
   61468:	bl	11e1c <fputs@plt+0xd08>
   6146c:	b	601c8 <fputs@plt+0x4f0b4>
   61470:	ldr	r6, [sp, #80]	; 0x50
   61474:	ldr	r2, [r5, #8]
   61478:	mov	r3, r6
   6147c:	mov	r1, #33	; 0x21
   61480:	mov	r0, r4
   61484:	bl	2e760 <fputs@plt+0x1d64c>
   61488:	mov	r2, r6
   6148c:	ldr	r1, [r5, #8]
   61490:	mov	r0, sl
   61494:	bl	22234 <fputs@plt+0x11120>
   61498:	b	60424 <fputs@plt+0x4f310>
   6149c:	ldr	r3, [r6, #32]
   614a0:	cmp	r3, #0
   614a4:	bne	61a74 <fputs@plt+0x50960>
   614a8:	ldr	r1, [r6]
   614ac:	ldr	r3, [r1]
   614b0:	cmp	r3, #1
   614b4:	bne	61a74 <fputs@plt+0x50960>
   614b8:	ldr	r3, [r6, #28]
   614bc:	ldr	r0, [r3]
   614c0:	cmp	r0, #1
   614c4:	bne	61a74 <fputs@plt+0x50960>
   614c8:	ldr	r0, [r3, #28]
   614cc:	cmp	r0, #0
   614d0:	bne	61a74 <fputs@plt+0x50960>
   614d4:	ldr	r3, [r3, #24]
   614d8:	ldr	r1, [r1, #4]
   614dc:	str	r3, [sp, #28]
   614e0:	ldrb	r3, [r3, #42]	; 0x2a
   614e4:	ldr	r1, [r1]
   614e8:	tst	r3, #16
   614ec:	bne	61a74 <fputs@plt+0x50960>
   614f0:	ldrb	r0, [r1]
   614f4:	clz	r3, r2
   614f8:	lsr	r3, r3, #5
   614fc:	cmp	r0, #153	; 0x99
   61500:	orrne	r3, r3, #1
   61504:	cmp	r3, #0
   61508:	bne	61a74 <fputs@plt+0x50960>
   6150c:	ldr	r3, [sp, #240]	; 0xf0
   61510:	ldr	r3, [r3, #4]
   61514:	ldrh	r3, [r3, #2]
   61518:	tst	r3, #256	; 0x100
   6151c:	beq	61a74 <fputs@plt+0x50960>
   61520:	ldr	r3, [r1, #4]
   61524:	tst	r3, #16
   61528:	bne	61a74 <fputs@plt+0x50960>
   6152c:	ldr	r3, [sp, #28]
   61530:	ldr	r2, [sl]
   61534:	ldr	r3, [r3, #64]	; 0x40
   61538:	cmp	r3, #0
   6153c:	beq	61a68 <fputs@plt+0x50954>
   61540:	ldr	r1, [r2, #20]
   61544:	cmp	r1, #0
   61548:	ble	61a38 <fputs@plt+0x50924>
   6154c:	ldr	r2, [r2, #16]
   61550:	ldr	r0, [r2, #12]
   61554:	cmp	r3, r0
   61558:	beq	61a38 <fputs@plt+0x50924>
   6155c:	mov	r0, r9
   61560:	b	61570 <fputs@plt+0x5045c>
   61564:	ldr	ip, [ip, #12]
   61568:	cmp	r3, ip
   6156c:	beq	61580 <fputs@plt+0x5046c>
   61570:	add	r0, r0, #1
   61574:	cmp	r0, r1
   61578:	add	ip, r2, r0, lsl #4
   6157c:	bne	61564 <fputs@plt+0x50450>
   61580:	str	r0, [sp, #24]
   61584:	ldr	r4, [sp, #28]
   61588:	ldr	r3, [sl, #72]	; 0x48
   6158c:	ldr	r1, [sp, #24]
   61590:	str	r3, [sp, #32]
   61594:	add	r3, r3, #1
   61598:	str	r3, [sl, #72]	; 0x48
   6159c:	ldr	r3, [r4, #28]
   615a0:	mov	r0, sl
   615a4:	str	r3, [sp, #48]	; 0x30
   615a8:	bl	5a9f0 <fputs@plt+0x498dc>
   615ac:	ldr	r2, [r4]
   615b0:	mov	r3, #0
   615b4:	str	r2, [sp]
   615b8:	ldr	r1, [sp, #24]
   615bc:	ldr	r2, [r4, #28]
   615c0:	mov	r0, sl
   615c4:	bl	2e554 <fputs@plt+0x1d440>
   615c8:	ldrb	r3, [r4, #42]	; 0x2a
   615cc:	tst	r3, #32
   615d0:	beq	615fc <fputs@plt+0x504e8>
   615d4:	ldr	r3, [r4, #8]
   615d8:	mov	r4, r3
   615dc:	b	615f4 <fputs@plt+0x504e0>
   615e0:	ldrb	r2, [r4, #55]	; 0x37
   615e4:	and	r2, r2, #3
   615e8:	cmp	r2, #2
   615ec:	beq	61a40 <fputs@plt+0x5092c>
   615f0:	ldr	r4, [r4, #20]
   615f4:	cmp	r4, #0
   615f8:	bne	615e0 <fputs@plt+0x504cc>
   615fc:	ldr	r3, [sp, #28]
   61600:	ldr	r3, [r3, #8]
   61604:	cmp	r3, #0
   61608:	movne	r4, #0
   6160c:	beq	6190c <fputs@plt+0x507f8>
   61610:	ldrb	r2, [r3, #55]	; 0x37
   61614:	tst	r2, #4
   61618:	bne	6163c <fputs@plt+0x50528>
   6161c:	ldr	r1, [sp, #28]
   61620:	ldrsh	r2, [r3, #48]	; 0x30
   61624:	ldrsh	r1, [r1, #40]	; 0x28
   61628:	cmp	r1, r2
   6162c:	ble	6163c <fputs@plt+0x50528>
   61630:	ldr	r1, [r3, #36]	; 0x24
   61634:	cmp	r1, #0
   61638:	beq	61a4c <fputs@plt+0x50938>
   6163c:	ldr	r3, [r3, #20]
   61640:	cmp	r3, #0
   61644:	bne	61610 <fputs@plt+0x504fc>
   61648:	cmp	r4, #0
   6164c:	beq	6190c <fputs@plt+0x507f8>
   61650:	ldr	r3, [r4, #44]	; 0x2c
   61654:	mov	r1, r4
   61658:	mov	r0, sl
   6165c:	str	r3, [sp, #56]	; 0x38
   61660:	bl	3df00 <fputs@plt+0x2cdec>
   61664:	ldr	r1, [sp, #24]
   61668:	mov	r2, #1
   6166c:	ldr	r3, [sp, #56]	; 0x38
   61670:	stm	sp, {r1, r2}
   61674:	ldr	r2, [sp, #32]
   61678:	mov	r1, #54	; 0x36
   6167c:	str	r0, [sp, #48]	; 0x30
   61680:	ldr	r0, [sp, #36]	; 0x24
   61684:	bl	2e83c <fputs@plt+0x1d728>
   61688:	ldr	r3, [sp, #48]	; 0x30
   6168c:	cmp	r3, #0
   61690:	beq	616a8 <fputs@plt+0x50594>
   61694:	mov	r2, r3
   61698:	mvn	r1, #0
   6169c:	mvn	r3, #5
   616a0:	ldr	r0, [sp, #36]	; 0x24
   616a4:	bl	24588 <fputs@plt+0x13474>
   616a8:	ldr	r3, [sp, #240]	; 0xf0
   616ac:	mov	r2, #0
   616b0:	str	r2, [sp]
   616b4:	mov	r1, #50	; 0x32
   616b8:	ldr	r2, [sp, #32]
   616bc:	ldr	r3, [r3, #8]
   616c0:	ldr	r0, [sp, #36]	; 0x24
   616c4:	bl	2e760 <fputs@plt+0x1d64c>
   616c8:	mov	r3, #0
   616cc:	str	r3, [sp]
   616d0:	ldr	r2, [sp, #32]
   616d4:	mov	r1, #61	; 0x3d
   616d8:	ldr	r0, [sp, #36]	; 0x24
   616dc:	bl	2e760 <fputs@plt+0x1d64c>
   616e0:	ldrb	r3, [sl, #453]	; 0x1c5
   616e4:	cmp	r3, #2
   616e8:	beq	619d4 <fputs@plt+0x508c0>
   616ec:	mov	r4, #0
   616f0:	ldr	r1, [sp, #68]	; 0x44
   616f4:	ldr	r2, [sp, #52]	; 0x34
   616f8:	mov	r0, sl
   616fc:	mov	r3, #16
   61700:	str	r4, [sp, #136]	; 0x88
   61704:	bl	649dc <fputs@plt+0x538c8>
   61708:	ldr	r3, [sp, #52]	; 0x34
   6170c:	str	r4, [sp, #4]
   61710:	str	r3, [sp, #16]
   61714:	str	r3, [sp, #12]
   61718:	str	r4, [sp]
   6171c:	str	r5, [sp, #8]
   61720:	mov	r1, r6
   61724:	mov	r0, sl
   61728:	mvn	r3, #0
   6172c:	ldr	r2, [r6]
   61730:	bl	123b4 <fputs@plt+0x12a0>
   61734:	ldr	r1, [sp, #40]	; 0x28
   61738:	mov	r0, r8
   6173c:	bl	23aac <fputs@plt+0x12998>
   61740:	b	61244 <fputs@plt+0x50130>
   61744:	ldr	r4, [sp, #40]	; 0x28
   61748:	ldr	r1, [sp, #136]	; 0x88
   6174c:	mvn	r2, #0
   61750:	strh	r4, [r6, #6]
   61754:	mov	r0, r4
   61758:	bl	11178 <fputs@plt+0x64>
   6175c:	ldr	r1, [sp, #36]	; 0x24
   61760:	add	r3, sp, #168	; 0xa8
   61764:	str	r3, [sp, #48]	; 0x30
   61768:	clz	r2, r0
   6176c:	ldr	r0, [r1, #24]
   61770:	str	r2, [sp, #28]
   61774:	bl	2e640 <fputs@plt+0x1d52c>
   61778:	mov	r2, #32
   6177c:	mov	r1, r4
   61780:	str	r0, [sp, #52]	; 0x34
   61784:	ldr	r0, [sp, #48]	; 0x30
   61788:	bl	10ee0 <memset@plt>
   6178c:	ldr	r2, [sp, #28]
   61790:	ldr	r3, [sl, #76]	; 0x4c
   61794:	ldr	r1, [sp, #24]
   61798:	lsr	r2, r2, #5
   6179c:	add	r3, r3, #1
   617a0:	str	r2, [sp, #28]
   617a4:	str	sl, [sp, #168]	; 0xa8
   617a8:	mov	r2, r9
   617ac:	str	fp, [sp, #172]	; 0xac
   617b0:	str	r1, [sp, #180]	; 0xb4
   617b4:	str	r3, [sp, #216]	; 0xd8
   617b8:	b	6062c <fputs@plt+0x4f518>
   617bc:	mov	r1, r3
   617c0:	mov	r0, sl
   617c4:	bl	200f0 <fputs@plt+0xefdc>
   617c8:	b	6043c <fputs@plt+0x4f328>
   617cc:	ldr	r0, [sp, #100]	; 0x64
   617d0:	bl	2f46c <fputs@plt+0x1e358>
   617d4:	ldr	r3, [sp, #36]	; 0x24
   617d8:	ldr	r2, [sp, #116]	; 0x74
   617dc:	add	r1, r3, #4
   617e0:	ldr	r0, [r3]
   617e4:	bl	22894 <fputs@plt+0x11780>
   617e8:	b	61098 <fputs@plt+0x4ff84>
   617ec:	ldr	r3, [pc, #-3004]	; 60c38 <fputs@plt+0x4fb24>
   617f0:	add	r3, pc, r3
   617f4:	add	r3, r3, #4
   617f8:	b	61048 <fputs@plt+0x4ff34>
   617fc:	sub	r3, r3, #1
   61800:	uxtb	r3, r3
   61804:	strb	r3, [sl, #19]
   61808:	add	r3, sl, r3, lsl #2
   6180c:	ldr	r4, [r3, #28]
   61810:	b	60d58 <fputs@plt+0x4fc44>
   61814:	mov	r1, #8
   61818:	ldr	r0, [sp, #36]	; 0x24
   6181c:	bl	1f968 <fputs@plt+0xe854>
   61820:	b	60a20 <fputs@plt+0x4f90c>
   61824:	ldr	r1, [pc, #-3056]	; 60c3c <fputs@plt+0x4fb28>
   61828:	add	r1, pc, r1
   6182c:	b	608a0 <fputs@plt+0x4f78c>
   61830:	ldr	r1, [pc, #-3064]	; 60c40 <fputs@plt+0x4fb2c>
   61834:	add	r1, pc, r1
   61838:	b	608a0 <fputs@plt+0x4f78c>
   6183c:	ldr	r3, [sp, #28]
   61840:	cmp	r3, #0
   61844:	beq	618d0 <fputs@plt+0x507bc>
   61848:	ldrh	r3, [r8, #64]	; 0x40
   6184c:	tst	r3, #4
   61850:	bne	618b0 <fputs@plt+0x5079c>
   61854:	ldr	r3, [sp, #100]	; 0x64
   61858:	ldrb	r3, [r3, #39]	; 0x27
   6185c:	cmp	r3, #0
   61860:	beq	618b0 <fputs@plt+0x5079c>
   61864:	mov	r4, r9
   61868:	str	r9, [sp, #48]	; 0x30
   6186c:	str	r9, [sp, #28]
   61870:	ldr	r0, [sp, #36]	; 0x24
   61874:	mov	r3, #0
   61878:	add	r1, r0, #4
   6187c:	ldr	r2, [sp, #156]	; 0x9c
   61880:	ldr	r0, [r0]
   61884:	str	r3, [sp, #136]	; 0x88
   61888:	bl	22894 <fputs@plt+0x11780>
   6188c:	ldr	r1, [sp, #36]	; 0x24
   61890:	mov	r0, sl
   61894:	ldr	r3, [r1, #32]
   61898:	str	r3, [sp, #56]	; 0x38
   6189c:	bl	221a4 <fputs@plt+0x11090>
   618a0:	ldr	r3, [sp, #28]
   618a4:	cmp	r3, #0
   618a8:	beq	60e9c <fputs@plt+0x4fd88>
   618ac:	b	60e78 <fputs@plt+0x4fd64>
   618b0:	ldr	r3, [sp, #36]	; 0x24
   618b4:	mov	r0, sl
   618b8:	str	r9, [sp, #48]	; 0x30
   618bc:	ldr	r3, [r3, #32]
   618c0:	str	r3, [sp, #56]	; 0x38
   618c4:	bl	221a4 <fputs@plt+0x11090>
   618c8:	str	r9, [sp, #28]
   618cc:	b	60e9c <fputs@plt+0x4fd88>
   618d0:	ldr	r3, [sp, #36]	; 0x24
   618d4:	mov	r0, sl
   618d8:	ldr	r3, [r3, #32]
   618dc:	str	r3, [sp, #56]	; 0x38
   618e0:	bl	221a4 <fputs@plt+0x11090>
   618e4:	ldr	r3, [sp, #28]
   618e8:	str	r3, [sp, #48]	; 0x30
   618ec:	b	60e9c <fputs@plt+0x4fd88>
   618f0:	ldr	r3, [sl, #76]	; 0x4c
   618f4:	b	60bf4 <fputs@plt+0x4fae0>
   618f8:	mov	r0, sl
   618fc:	bl	11e1c <fputs@plt+0xd08>
   61900:	ldr	r3, [sp, #40]	; 0x28
   61904:	ldr	r0, [r3]
   61908:	b	608ac <fputs@plt+0x4f798>
   6190c:	ldr	r3, [sp, #24]
   61910:	mov	r2, #1
   61914:	str	r3, [sp]
   61918:	str	r2, [sp, #4]
   6191c:	ldr	r3, [sp, #48]	; 0x30
   61920:	ldr	r2, [sp, #32]
   61924:	mov	r1, #54	; 0x36
   61928:	ldr	r0, [sp, #36]	; 0x24
   6192c:	bl	2e83c <fputs@plt+0x1d728>
   61930:	ldr	r3, [sp, #240]	; 0xf0
   61934:	mov	r4, #0
   61938:	str	r4, [sp]
   6193c:	ldr	r2, [sp, #32]
   61940:	ldr	r3, [r3, #8]
   61944:	mov	r1, #50	; 0x32
   61948:	ldr	r0, [sp, #36]	; 0x24
   6194c:	bl	2e760 <fputs@plt+0x1d64c>
   61950:	mov	r3, r4
   61954:	str	r4, [sp]
   61958:	ldr	r2, [sp, #32]
   6195c:	mov	r1, #61	; 0x3d
   61960:	ldr	r0, [sp, #36]	; 0x24
   61964:	bl	2e760 <fputs@plt+0x1d64c>
   61968:	ldrb	r3, [sl, #453]	; 0x1c5
   6196c:	cmp	r3, #2
   61970:	bne	616ec <fputs@plt+0x505d8>
   61974:	ldr	r2, [sp, #28]
   61978:	ldr	r3, [pc, #-3388]	; 60c44 <fputs@plt+0x4fb30>
   6197c:	ldr	r0, [sl]
   61980:	add	r3, pc, r3
   61984:	ldr	r2, [r2]
   61988:	mov	r1, r3
   6198c:	str	r1, [sp]
   61990:	ldr	r1, [pc, #-3408]	; 60c48 <fputs@plt+0x4fb34>
   61994:	add	r1, pc, r1
   61998:	bl	42ec4 <fputs@plt+0x31db0>
   6199c:	ldr	r4, [sl, #8]
   619a0:	mov	r3, #0
   619a4:	str	r3, [sp]
   619a8:	mov	r1, #161	; 0xa1
   619ac:	ldr	r2, [sl, #468]	; 0x1d4
   619b0:	str	r0, [sp, #24]
   619b4:	mov	r0, r4
   619b8:	bl	2e760 <fputs@plt+0x1d64c>
   619bc:	ldr	r2, [sp, #24]
   619c0:	mvn	r3, #0
   619c4:	mov	r1, r0
   619c8:	mov	r0, r4
   619cc:	bl	24588 <fputs@plt+0x13474>
   619d0:	b	616ec <fputs@plt+0x505d8>
   619d4:	ldr	r3, [sp, #28]
   619d8:	ldrb	r3, [r3, #42]	; 0x2a
   619dc:	tst	r3, #32
   619e0:	beq	619f4 <fputs@plt+0x508e0>
   619e4:	ldrb	r3, [r4, #55]	; 0x37
   619e8:	and	r3, r3, #3
   619ec:	cmp	r3, #2
   619f0:	beq	61974 <fputs@plt+0x50860>
   619f4:	ldr	r3, [sp, #28]
   619f8:	ldr	r1, [r4]
   619fc:	ldr	r0, [sl]
   61a00:	ldr	r2, [r3]
   61a04:	ldr	r3, [pc, #-3520]	; 60c4c <fputs@plt+0x4fb38>
   61a08:	add	r3, pc, r3
   61a0c:	b	6198c <fputs@plt+0x50878>
   61a10:	ldr	r3, [r6, #8]
   61a14:	ldr	fp, [r6, #28]
   61a18:	orr	r3, r3, #8
   61a1c:	str	r3, [r6, #8]
   61a20:	mov	r3, #1
   61a24:	str	r3, [sp, #28]
   61a28:	ldr	r3, [sp, #36]	; 0x24
   61a2c:	mvn	r4, #0
   61a30:	ldrb	r3, [r3, #69]	; 0x45
   61a34:	b	5fadc <fputs@plt+0x4e9c8>
   61a38:	str	r9, [sp, #24]
   61a3c:	b	61584 <fputs@plt+0x50470>
   61a40:	cmp	r3, #0
   61a44:	bne	61610 <fputs@plt+0x504fc>
   61a48:	b	61650 <fputs@plt+0x5053c>
   61a4c:	cmp	r4, #0
   61a50:	moveq	r4, r3
   61a54:	beq	6163c <fputs@plt+0x50528>
   61a58:	ldrsh	r1, [r4, #48]	; 0x30
   61a5c:	cmp	r1, r2
   61a60:	movgt	r4, r3
   61a64:	b	6163c <fputs@plt+0x50528>
   61a68:	ldr	r3, [pc, #-3616]	; 60c50 <fputs@plt+0x4fb3c>
   61a6c:	str	r3, [sp, #24]
   61a70:	b	61584 <fputs@plt+0x50470>
   61a74:	ldr	r3, [r6, #40]	; 0x28
   61a78:	cmp	r3, #0
   61a7c:	beq	61b1c <fputs@plt+0x50a08>
   61a80:	ldr	r1, [sp, #24]
   61a84:	mov	r0, sl
   61a88:	bl	11b94 <fputs@plt+0xa80>
   61a8c:	mov	r3, #0
   61a90:	str	r4, [sp, #4]
   61a94:	str	r3, [sp, #8]
   61a98:	str	r3, [sp]
   61a9c:	ldr	r2, [sp, #56]	; 0x38
   61aa0:	ldr	r3, [sp, #40]	; 0x28
   61aa4:	mov	r1, fp
   61aa8:	mov	r0, sl
   61aac:	bl	5d6b0 <fputs@plt+0x4c59c>
   61ab0:	subs	r4, r0, #0
   61ab4:	beq	61b0c <fputs@plt+0x509f8>
   61ab8:	ldr	r1, [sp, #24]
   61abc:	mov	r0, sl
   61ac0:	bl	12078 <fputs@plt+0xf64>
   61ac4:	ldrsb	r3, [r4, #38]	; 0x26
   61ac8:	cmp	r3, #0
   61acc:	ble	61aec <fputs@plt+0x509d8>
   61ad0:	mov	r3, #0
   61ad4:	str	r3, [sp]
   61ad8:	mov	r2, r3
   61adc:	mov	r1, #13
   61ae0:	ldr	r3, [r4, #52]	; 0x34
   61ae4:	ldr	r0, [sp, #36]	; 0x24
   61ae8:	bl	2e760 <fputs@plt+0x1d64c>
   61aec:	mov	r0, r4
   61af0:	bl	2f46c <fputs@plt+0x1e358>
   61af4:	ldr	r3, [sp, #24]
   61af8:	ldr	r1, [sp, #240]	; 0xf0
   61afc:	add	r2, r3, #44	; 0x2c
   61b00:	ldr	r0, [sl, #8]
   61b04:	bl	11424 <fputs@plt+0x310>
   61b08:	b	616ec <fputs@plt+0x505d8>
   61b0c:	ldr	r1, [sp, #40]	; 0x28
   61b10:	mov	r0, r8
   61b14:	bl	23aac <fputs@plt+0x12998>
   61b18:	b	5faec <fputs@plt+0x4e9d8>
   61b1c:	cmp	r2, #1
   61b20:	ldr	r3, [sp, #240]	; 0xf0
   61b24:	bne	61a80 <fputs@plt+0x5096c>
   61b28:	ldr	r3, [r3]
   61b2c:	ldr	r1, [r3, #20]
   61b30:	cmp	r1, #0
   61b34:	beq	61c64 <fputs@plt+0x50b50>
   61b38:	ldr	ip, [r1]
   61b3c:	cmp	ip, #1
   61b40:	bne	61a80 <fputs@plt+0x5096c>
   61b44:	ldr	r2, [r1, #4]
   61b48:	ldr	r2, [r2]
   61b4c:	ldrb	r2, [r2]
   61b50:	cmp	r2, #154	; 0x9a
   61b54:	bne	61a80 <fputs@plt+0x5096c>
   61b58:	ldr	r0, [pc, #-3852]	; 60c54 <fputs@plt+0x4fb40>
   61b5c:	ldr	r3, [r3, #8]
   61b60:	ldr	r2, [pc, #-3856]	; 60c58 <fputs@plt+0x4fb44>
   61b64:	add	r0, pc, r0
   61b68:	sub	r3, r3, #1
   61b6c:	add	r2, pc, r2
   61b70:	str	r2, [sp, #28]
   61b74:	str	r3, [sp, #32]
   61b78:	str	r3, [sp, #48]	; 0x30
   61b7c:	ldr	r2, [sp, #32]
   61b80:	ldr	lr, [sp, #28]
   61b84:	ldrb	r3, [r2, #1]!
   61b88:	str	r2, [sp, #32]
   61b8c:	ldrb	r2, [lr], #1
   61b90:	str	lr, [sp, #28]
   61b94:	add	r2, r0, r2
   61b98:	add	lr, r0, r3
   61b9c:	ldrb	r2, [r2, #336]	; 0x150
   61ba0:	ldrb	lr, [lr, #336]	; 0x150
   61ba4:	cmp	lr, r2
   61ba8:	bne	61c14 <fputs@plt+0x50b00>
   61bac:	cmp	r3, #0
   61bb0:	bne	61b7c <fputs@plt+0x50a68>
   61bb4:	mov	r2, #0
   61bb8:	mov	r0, r8
   61bbc:	uxtb	r4, ip
   61bc0:	bl	26a34 <fputs@plt+0x15920>
   61bc4:	ldrb	r3, [r8, #69]	; 0x45
   61bc8:	cmp	r3, #0
   61bcc:	str	r0, [sp, #40]	; 0x28
   61bd0:	bne	61a80 <fputs@plt+0x5096c>
   61bd4:	ldr	r3, [sp, #40]	; 0x28
   61bd8:	subs	r0, r4, #1
   61bdc:	movne	r0, #1
   61be0:	ldr	r3, [r3, #4]
   61be4:	mvn	r1, #103	; 0x67
   61be8:	ldr	r2, [r3]
   61bec:	strb	r0, [r3, #12]
   61bf0:	strb	r1, [r2]
   61bf4:	b	61a80 <fputs@plt+0x5096c>
   61bf8:	mov	r1, r4
   61bfc:	mov	r0, sl
   61c00:	bl	200f0 <fputs@plt+0xefdc>
   61c04:	b	60d94 <fputs@plt+0x4fc80>
   61c08:	ldr	r3, [sp, #60]	; 0x3c
   61c0c:	str	r3, [sp, #56]	; 0x38
   61c10:	b	608e8 <fputs@plt+0x4f7d4>
   61c14:	ldr	r0, [pc, #-4032]	; 60c5c <fputs@plt+0x4fb48>
   61c18:	ldr	r2, [pc, #-4032]	; 60c60 <fputs@plt+0x4fb4c>
   61c1c:	ldr	r3, [sp, #48]	; 0x30
   61c20:	add	r0, pc, r0
   61c24:	add	r2, pc, r2
   61c28:	str	r2, [sp, #28]
   61c2c:	ldr	lr, [sp, #28]
   61c30:	ldrb	ip, [r3, #1]!
   61c34:	ldrb	r2, [lr], #1
   61c38:	str	lr, [sp, #28]
   61c3c:	add	r2, r0, r2
   61c40:	add	lr, r0, ip
   61c44:	ldrb	r2, [r2, #336]	; 0x150
   61c48:	ldrb	lr, [lr, #336]	; 0x150
   61c4c:	cmp	lr, r2
   61c50:	bne	61a80 <fputs@plt+0x5096c>
   61c54:	cmp	ip, #0
   61c58:	bne	61c2c <fputs@plt+0x50b18>
   61c5c:	mov	ip, #2
   61c60:	b	61bb4 <fputs@plt+0x50aa0>
   61c64:	str	r1, [sp, #40]	; 0x28
   61c68:	b	61a80 <fputs@plt+0x5096c>
   61c6c:	ldr	r3, [r6]
   61c70:	ldr	r4, [r6, #8]
   61c74:	str	r3, [sp, #44]	; 0x2c
   61c78:	b	5ffac <fputs@plt+0x4ee98>
   61c7c:	ldr	lr, [sp, #28]
   61c80:	cmp	lr, #0
   61c84:	beq	5f978 <fputs@plt+0x4e864>
   61c88:	b	5f96c <fputs@plt+0x4e858>
   61c8c:	mov	r4, r9
   61c90:	mov	r3, #72	; 0x48
   61c94:	ldr	r8, [sp, #56]	; 0x38
   61c98:	mla	r7, r3, r4, fp
   61c9c:	ldr	r9, [sp, #60]	; 0x3c
   61ca0:	ldr	r3, [r7, #28]
   61ca4:	ldr	r1, [r7, #12]
   61ca8:	str	r3, [sp, #64]	; 0x40
   61cac:	bl	1d100 <fputs@plt+0xbfec>
   61cb0:	ldr	r1, [r7, #16]
   61cb4:	mov	r0, r5
   61cb8:	bl	1d100 <fputs@plt+0xbfec>
   61cbc:	ldr	r1, [r7, #20]
   61cc0:	mov	r0, r5
   61cc4:	bl	1d100 <fputs@plt+0xbfec>
   61cc8:	ldr	r3, [r7, #24]
   61ccc:	ldr	r2, [sp, #52]	; 0x34
   61cd0:	cmp	r3, #0
   61cd4:	str	r2, [r7, #12]
   61cd8:	str	r2, [r7, #16]
   61cdc:	str	r2, [r7, #20]
   61ce0:	str	r2, [r7, #28]
   61ce4:	beq	61d24 <fputs@plt+0x50c10>
   61ce8:	ldrh	r2, [r3, #36]	; 0x24
   61cec:	cmp	r2, #1
   61cf0:	subne	r2, r2, #1
   61cf4:	strhne	r2, [r3, #36]	; 0x24
   61cf8:	bne	61d14 <fputs@plt+0x50c00>
   61cfc:	ldr	r2, [sl, #416]	; 0x1a0
   61d00:	cmp	r2, #0
   61d04:	moveq	r2, sl
   61d08:	ldr	r1, [r2, #528]	; 0x210
   61d0c:	str	r1, [r3, #68]	; 0x44
   61d10:	str	r3, [r2, #528]	; 0x210
   61d14:	mov	r3, #72	; 0x48
   61d18:	mov	r2, #0
   61d1c:	mla	r3, r3, r4, fp
   61d20:	str	r2, [r3, #24]
   61d24:	mov	r3, #72	; 0x48
   61d28:	add	r2, r4, #1
   61d2c:	mul	r3, r3, r4
   61d30:	str	r2, [sp, #88]	; 0x58
   61d34:	add	r2, fp, r3
   61d38:	ldr	fp, [sp, #64]	; 0x40
   61d3c:	mov	r7, r6
   61d40:	str	r3, [sp, #76]	; 0x4c
   61d44:	str	r2, [sp, #84]	; 0x54
   61d48:	str	r3, [sp, #80]	; 0x50
   61d4c:	str	sl, [sp, #52]	; 0x34
   61d50:	str	r6, [sp, #56]	; 0x38
   61d54:	str	r9, [sp, #60]	; 0x3c
   61d58:	ldr	r9, [fp, #28]
   61d5c:	ldr	r4, [r7, #28]
   61d60:	cmp	r4, #0
   61d64:	ldr	sl, [r9]
   61d68:	beq	61e0c <fputs@plt+0x50cf8>
   61d6c:	ldr	r3, [sp, #84]	; 0x54
   61d70:	ldrb	r3, [r3, #44]	; 0x2c
   61d74:	str	r3, [sp, #68]	; 0x44
   61d78:	cmp	sl, #1
   61d7c:	ble	61da8 <fputs@plt+0x50c94>
   61d80:	mov	r1, r4
   61d84:	ldr	r3, [sp, #88]	; 0x58
   61d88:	sub	r2, sl, #1
   61d8c:	mov	r0, r5
   61d90:	bl	2fe7c <fputs@plt+0x1ed68>
   61d94:	str	r0, [r7, #28]
   61d98:	ldrb	r3, [r5, #69]	; 0x45
   61d9c:	mov	r4, r0
   61da0:	cmp	r3, #0
   61da4:	bne	61fcc <fputs@plt+0x50eb8>
   61da8:	ldr	r3, [sp, #76]	; 0x4c
   61dac:	str	fp, [sp, #92]	; 0x5c
   61db0:	add	r6, r4, r3
   61db4:	ldr	r3, [sp, #44]	; 0x2c
   61db8:	mov	fp, r7
   61dbc:	add	r9, r9, #8
   61dc0:	mov	r7, r4
   61dc4:	mov	r4, r3
   61dc8:	cmp	sl, r4
   61dcc:	mov	r0, r5
   61dd0:	add	r4, r4, #1
   61dd4:	add	r6, r6, #72	; 0x48
   61dd8:	ble	61e3c <fputs@plt+0x50d28>
   61ddc:	ldr	r1, [r6, #-12]
   61de0:	bl	1d3a4 <fputs@plt+0xc290>
   61de4:	mov	r1, r9
   61de8:	mov	r2, #72	; 0x48
   61dec:	sub	r0, r6, #64	; 0x40
   61df0:	bl	10f7c <memcpy@plt>
   61df4:	mov	r0, r9
   61df8:	mov	r2, #72	; 0x48
   61dfc:	mov	r1, #0
   61e00:	bl	10ee0 <memset@plt>
   61e04:	add	r9, r9, #72	; 0x48
   61e08:	b	61dc8 <fputs@plt+0x50cb4>
   61e0c:	mov	r3, r4
   61e10:	mov	r2, r4
   61e14:	mov	r1, r4
   61e18:	mov	r0, r5
   61e1c:	bl	2ffc0 <fputs@plt+0x1eeac>
   61e20:	cmp	r0, #0
   61e24:	mov	r4, r0
   61e28:	str	r0, [r7, #28]
   61e2c:	beq	61fcc <fputs@plt+0x50eb8>
   61e30:	ldr	r3, [sp, #40]	; 0x28
   61e34:	str	r3, [sp, #68]	; 0x44
   61e38:	b	61d78 <fputs@plt+0x50c64>
   61e3c:	ldr	r3, [sp, #80]	; 0x50
   61e40:	mov	r4, r7
   61e44:	add	r4, r4, r3
   61e48:	ldrb	r3, [sp, #68]	; 0x44
   61e4c:	mov	r7, fp
   61e50:	ldr	r6, [sp, #44]	; 0x2c
   61e54:	strb	r3, [r4, #44]	; 0x2c
   61e58:	ldr	r9, [r7]
   61e5c:	ldr	fp, [sp, #92]	; 0x5c
   61e60:	ldr	r2, [r9]
   61e64:	mov	r3, #20
   61e68:	cmp	r6, r2
   61e6c:	mul	r4, r3, r6
   61e70:	add	r6, r6, #1
   61e74:	bge	6202c <fputs@plt+0x50f18>
   61e78:	ldr	r3, [r9, #4]
   61e7c:	add	r3, r3, r4
   61e80:	ldr	r1, [r3, #4]
   61e84:	cmp	r1, #0
   61e88:	bne	61e64 <fputs@plt+0x50d50>
   61e8c:	ldr	r1, [r3, #8]
   61e90:	mov	r0, r5
   61e94:	bl	25ecc <fputs@plt+0x14db8>
   61e98:	mov	sl, r0
   61e9c:	bl	164b0 <fputs@plt+0x539c>
   61ea0:	ldm	r9, {r2, r3}
   61ea4:	add	r3, r3, r4
   61ea8:	str	sl, [r3, #4]
   61eac:	b	61e64 <fputs@plt+0x50d50>
   61eb0:	mov	r3, #72	; 0x48
   61eb4:	mla	r3, r3, r4, fp
   61eb8:	ldrb	r3, [r3, #44]	; 0x2c
   61ebc:	tst	r3, #32
   61ec0:	bne	5f854 <fputs@plt+0x4e740>
   61ec4:	ldr	r3, [r7, #48]	; 0x30
   61ec8:	cmp	r3, #0
   61ecc:	beq	5f9c8 <fputs@plt+0x4e8b4>
   61ed0:	ldr	r3, [sp, #28]
   61ed4:	ldr	r1, [r7, #44]	; 0x2c
   61ed8:	and	r3, r3, #1
   61edc:	cmp	r1, #0
   61ee0:	orrne	r3, r3, #1
   61ee4:	orrs	r3, r0, r3
   61ee8:	bne	5f854 <fputs@plt+0x4e740>
   61eec:	ldr	r3, [fp]
   61ef0:	cmp	r3, #1
   61ef4:	beq	61fec <fputs@plt+0x50ed8>
   61ef8:	ldr	r3, [sp, #44]	; 0x2c
   61efc:	str	r3, [sp, #28]
   61f00:	b	5f854 <fputs@plt+0x4e740>
   61f04:	str	r3, [r7, #44]	; 0x2c
   61f08:	mov	r3, #0
   61f0c:	str	r3, [fp, #44]	; 0x2c
   61f10:	mov	r3, #0
   61f14:	mov	r2, r3
   61f18:	ldr	r1, [fp, #32]
   61f1c:	mov	r0, r5
   61f20:	bl	263b8 <fputs@plt+0x152a4>
   61f24:	cmp	r8, #0
   61f28:	mov	r2, r0
   61f2c:	beq	620ac <fputs@plt+0x50f98>
   61f30:	ldr	r4, [r7, #32]
   61f34:	mov	r3, #0
   61f38:	str	r4, [r7, #40]	; 0x28
   61f3c:	mov	r2, r3
   61f40:	str	r0, [r7, #32]
   61f44:	ldr	r1, [fp, #40]	; 0x28
   61f48:	mov	r0, r5
   61f4c:	bl	263b8 <fputs@plt+0x152a4>
   61f50:	mov	r1, r4
   61f54:	mov	r2, r0
   61f58:	mov	r0, r5
   61f5c:	bl	2498c <fputs@plt+0x13878>
   61f60:	ldr	r1, [fp, #36]	; 0x24
   61f64:	mov	r2, #0
   61f68:	str	r0, [r7, #40]	; 0x28
   61f6c:	mov	r0, r5
   61f70:	bl	26a34 <fputs@plt+0x15920>
   61f74:	str	r0, [r7, #36]	; 0x24
   61f78:	mov	r3, #0
   61f7c:	str	r3, [sp]
   61f80:	ldr	r3, [fp]
   61f84:	mov	r1, r7
   61f88:	ldr	r2, [sp, #72]	; 0x48
   61f8c:	mov	r0, r5
   61f90:	bl	26834 <fputs@plt+0x15720>
   61f94:	ldr	r2, [fp, #8]
   61f98:	ldr	r1, [fp, #56]	; 0x38
   61f9c:	ldr	r3, [r7, #8]
   61fa0:	and	r2, r2, #1
   61fa4:	cmp	r1, #0
   61fa8:	orr	r3, r3, r2
   61fac:	str	r3, [r7, #8]
   61fb0:	strne	r1, [r7, #56]	; 0x38
   61fb4:	ldr	r7, [r7, #48]	; 0x30
   61fb8:	movne	r3, #0
   61fbc:	strne	r3, [fp, #56]	; 0x38
   61fc0:	cmp	r7, #0
   61fc4:	ldr	fp, [fp, #48]	; 0x30
   61fc8:	bne	61d58 <fputs@plt+0x50c44>
   61fcc:	ldr	r1, [sp, #64]	; 0x40
   61fd0:	mov	r0, r5
   61fd4:	mov	r2, #1
   61fd8:	ldr	sl, [sp, #52]	; 0x34
   61fdc:	ldr	r6, [sp, #56]	; 0x38
   61fe0:	ldr	r9, [sp, #60]	; 0x3c
   61fe4:	bl	23944 <fputs@plt+0x12830>
   61fe8:	b	5fac4 <fputs@plt+0x4e9b0>
   61fec:	mov	r3, r7
   61ff0:	ldr	r1, [r3, #8]
   61ff4:	tst	r1, #9
   61ff8:	bne	61ef8 <fputs@plt+0x50de4>
   61ffc:	ldr	r1, [r3, #48]	; 0x30
   62000:	cmp	r1, #0
   62004:	beq	62064 <fputs@plt+0x50f50>
   62008:	ldrb	r0, [r3, #4]
   6200c:	cmp	r0, #116	; 0x74
   62010:	bne	61ef8 <fputs@plt+0x50de4>
   62014:	ldr	r0, [r3, #28]
   62018:	mov	r3, r1
   6201c:	ldr	r1, [r0]
   62020:	cmp	r1, #0
   62024:	bgt	61ff0 <fputs@plt+0x50edc>
   62028:	b	61ef8 <fputs@plt+0x50de4>
   6202c:	ldr	r3, [fp, #44]	; 0x2c
   62030:	cmp	r3, #0
   62034:	beq	61f10 <fputs@plt+0x50dfc>
   62038:	ldr	r0, [r3]
   6203c:	ldr	r2, [sp, #44]	; 0x2c
   62040:	cmp	r2, r0
   62044:	bge	61f04 <fputs@plt+0x50df0>
   62048:	ldr	r1, [r3, #4]
   6204c:	mov	ip, #20
   62050:	mla	r1, ip, r2, r1
   62054:	mov	ip, #0
   62058:	add	r2, r2, #1
   6205c:	strh	ip, [r1, #16]
   62060:	b	62040 <fputs@plt+0x50f2c>
   62064:	ldr	r3, [r3, #28]
   62068:	ldr	r3, [r3]
   6206c:	cmp	r3, #0
   62070:	ble	61ef8 <fputs@plt+0x50de4>
   62074:	cmp	r2, #0
   62078:	beq	5f9c8 <fputs@plt+0x4e8b4>
   6207c:	ldr	r0, [r2]
   62080:	ldr	r3, [sp, #44]	; 0x2c
   62084:	cmp	r3, r0
   62088:	bge	5f9c8 <fputs@plt+0x4e8b4>
   6208c:	ldr	r1, [r2, #4]
   62090:	mov	ip, #20
   62094:	mla	r1, ip, r3, r1
   62098:	add	r3, r3, #1
   6209c:	ldrh	r1, [r1, #16]
   620a0:	cmp	r1, #0
   620a4:	bne	62084 <fputs@plt+0x50f70>
   620a8:	b	61ef8 <fputs@plt+0x50de4>
   620ac:	ldr	r1, [r7, #32]
   620b0:	mov	r0, r5
   620b4:	bl	2498c <fputs@plt+0x13878>
   620b8:	str	r0, [r7, #32]
   620bc:	b	61f78 <fputs@plt+0x50e64>
   620c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   620c4:	sub	sp, sp, #76	; 0x4c
   620c8:	ldr	r5, [r0, #8]
   620cc:	mov	r4, r0
   620d0:	cmp	r5, #0
   620d4:	mov	r6, r1
   620d8:	str	r2, [sp, #24]
   620dc:	mov	r9, r3
   620e0:	beq	62654 <fputs@plt+0x51540>
   620e4:	ldr	r3, [r4, #108]	; 0x6c
   620e8:	add	r3, r3, #1
   620ec:	str	r3, [r4, #108]	; 0x6c
   620f0:	ldr	r3, [r6, #4]
   620f4:	tst	r3, #32
   620f8:	beq	62490 <fputs@plt+0x5137c>
   620fc:	ldrb	r3, [r4, #453]	; 0x1c5
   62100:	cmp	r3, #2
   62104:	beq	62640 <fputs@plt+0x5152c>
   62108:	mvn	r8, #0
   6210c:	ldrb	r3, [r6]
   62110:	cmp	r3, #75	; 0x4b
   62114:	beq	62224 <fputs@plt+0x51110>
   62118:	ldr	r0, [r4, #76]	; 0x4c
   6211c:	ldr	r7, [r6, #20]
   62120:	cmp	r3, #119	; 0x77
   62124:	mov	r2, #0
   62128:	add	r0, r0, #1
   6212c:	moveq	ip, #10
   62130:	moveq	r1, #25
   62134:	movne	ip, #3
   62138:	movne	r1, #22
   6213c:	str	r2, [sp, #60]	; 0x3c
   62140:	mov	r3, r0
   62144:	streq	r0, [sp, #60]	; 0x3c
   62148:	str	r0, [r4, #76]	; 0x4c
   6214c:	str	r0, [sp, #56]	; 0x38
   62150:	str	r2, [sp]
   62154:	mov	r0, r5
   62158:	strb	ip, [sp, #52]	; 0x34
   6215c:	strb	r2, [sp, #53]	; 0x35
   62160:	str	r2, [sp, #64]	; 0x40
   62164:	bl	2e760 <fputs@plt+0x1d64c>
   62168:	ldr	r1, [r7, #56]	; 0x38
   6216c:	ldr	r0, [r4]
   62170:	bl	23a00 <fputs@plt+0x128ec>
   62174:	ldr	r2, [pc, #1372]	; 626d8 <fputs@plt+0x515c4>
   62178:	mov	r3, #0
   6217c:	add	r2, pc, r2
   62180:	add	r2, r2, #432	; 0x1b0
   62184:	str	r2, [sp]
   62188:	mov	r1, #132	; 0x84
   6218c:	mov	r2, r3
   62190:	mov	r0, r4
   62194:	bl	3bf0c <fputs@plt+0x2adf8>
   62198:	ldr	r3, [r7, #8]
   6219c:	mov	r9, #0
   621a0:	bic	r3, r3, #512	; 0x200
   621a4:	str	r3, [r7, #8]
   621a8:	str	r9, [r7, #12]
   621ac:	mov	r1, r7
   621b0:	add	r2, sp, #52	; 0x34
   621b4:	str	r0, [r7, #56]	; 0x38
   621b8:	mov	r0, r4
   621bc:	bl	5f6f0 <fputs@plt+0x4e5dc>
   621c0:	cmp	r0, r9
   621c4:	bne	62218 <fputs@plt+0x51104>
   621c8:	ldr	r3, [sp, #24]
   621cc:	ldr	r9, [sp, #56]	; 0x38
   621d0:	cmp	r3, #0
   621d4:	bne	6247c <fputs@plt+0x51368>
   621d8:	cmp	r8, #0
   621dc:	blt	62210 <fputs@plt+0x510fc>
   621e0:	ldr	r2, [r5, #32]
   621e4:	ldr	r3, [r5]
   621e8:	ldr	r1, [r5, #24]
   621ec:	sub	r0, r2, #1
   621f0:	str	r0, [r1, #96]	; 0x60
   621f4:	ldrb	r3, [r3, #69]	; 0x45
   621f8:	cmp	r3, #0
   621fc:	bne	62518 <fputs@plt+0x51404>
   62200:	add	r8, r8, r8, lsl #2
   62204:	ldr	r3, [r5, #4]
   62208:	add	r8, r3, r8, lsl #2
   6220c:	str	r2, [r8, #8]
   62210:	mov	r0, r4
   62214:	bl	1ff24 <fputs@plt+0xee10>
   62218:	mov	r0, r9
   6221c:	add	sp, sp, #76	; 0x4c
   62220:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62224:	ldr	r0, [r6, #12]
   62228:	bl	1920c <fputs@plt+0x80f8>
   6222c:	ldr	r3, [r4, #72]	; 0x48
   62230:	mov	r7, #0
   62234:	add	r2, r3, #1
   62238:	str	r2, [r4, #72]	; 0x48
   6223c:	mov	r1, #57	; 0x39
   62240:	str	r3, [r6, #28]
   62244:	mov	r2, r3
   62248:	str	r7, [sp]
   6224c:	clz	r3, r9
   62250:	lsr	r3, r3, #5
   62254:	strb	r0, [sp, #51]	; 0x33
   62258:	mov	r0, r5
   6225c:	bl	2e760 <fputs@plt+0x1d64c>
   62260:	cmp	r9, r7
   62264:	strne	r7, [sp, #36]	; 0x24
   62268:	str	r0, [sp, #40]	; 0x28
   6226c:	beq	625a4 <fputs@plt+0x51490>
   62270:	ldr	r3, [r6, #4]
   62274:	tst	r3, #2048	; 0x800
   62278:	bne	62528 <fputs@plt+0x51414>
   6227c:	ldr	r7, [r6, #20]
   62280:	cmp	r7, #0
   62284:	beq	6244c <fputs@plt+0x51338>
   62288:	ldrb	r3, [sp, #51]	; 0x33
   6228c:	ldr	sl, [sp, #36]	; 0x24
   62290:	cmp	r3, #0
   62294:	moveq	r3, #65	; 0x41
   62298:	strbeq	r3, [sp, #51]	; 0x33
   6229c:	cmp	sl, #0
   622a0:	beq	622b4 <fputs@plt+0x511a0>
   622a4:	ldr	r1, [r6, #12]
   622a8:	mov	r0, r4
   622ac:	bl	3f3a4 <fputs@plt+0x2e290>
   622b0:	str	r0, [sl, #20]
   622b4:	ldrb	r3, [r4, #19]
   622b8:	cmp	r3, #0
   622bc:	bne	625f8 <fputs@plt+0x514e4>
   622c0:	ldr	r3, [r4, #76]	; 0x4c
   622c4:	add	r3, r3, #1
   622c8:	str	r3, [sp, #16]
   622cc:	add	r3, r3, #1
   622d0:	str	r3, [sp, #12]
   622d4:	str	r3, [r4, #76]	; 0x4c
   622d8:	cmp	r9, #0
   622dc:	bne	62684 <fputs@plt+0x51570>
   622e0:	ldm	r7, {r3, r7}
   622e4:	cmp	r3, #0
   622e8:	ble	62434 <fputs@plt+0x51320>
   622ec:	add	r2, r5, #4
   622f0:	str	r2, [sp, #44]	; 0x2c
   622f4:	add	r2, sp, #51	; 0x33
   622f8:	str	r6, [sp, #20]
   622fc:	add	r7, r7, #20
   62300:	mov	fp, #1
   62304:	str	r2, [sp, #32]
   62308:	mov	r6, r3
   6230c:	mov	sl, r9
   62310:	b	62380 <fputs@plt+0x5126c>
   62314:	bl	1fcec <fputs@plt+0xebd8>
   62318:	ldr	r2, [sp, #16]
   6231c:	mov	r1, r9
   62320:	subs	r3, r0, #0
   62324:	str	r3, [sp, #28]
   62328:	mov	r0, r4
   6232c:	bne	625d4 <fputs@plt+0x514c0>
   62330:	bl	626f8 <fputs@plt+0x515e4>
   62334:	ldr	r3, [r5, #32]
   62338:	ldr	r1, [sp, #28]
   6233c:	add	r3, r3, #2
   62340:	str	r1, [sp]
   62344:	mov	r1, #38	; 0x26
   62348:	mov	r2, r0
   6234c:	mov	r9, r0
   62350:	mov	r0, r5
   62354:	bl	2e760 <fputs@plt+0x1d64c>
   62358:	ldr	r3, [sp, #20]
   6235c:	mov	r1, #75	; 0x4b
   62360:	mov	r0, r5
   62364:	ldr	r2, [r3, #28]
   62368:	str	r9, [sp]
   6236c:	ldr	r3, [sp, #12]
   62370:	bl	2e760 <fputs@plt+0x1d64c>
   62374:	subs	r6, r6, #1
   62378:	add	r7, r7, #20
   6237c:	beq	62430 <fputs@plt+0x5131c>
   62380:	mov	r2, #0
   62384:	cmp	r8, r2
   62388:	mov	r1, fp
   6238c:	ldr	r9, [r7, #-20]	; 0xffffffec
   62390:	blt	623a4 <fputs@plt+0x51290>
   62394:	mov	r0, r9
   62398:	bl	23188 <fputs@plt+0x12074>
   6239c:	cmp	r0, #0
   623a0:	beq	625bc <fputs@plt+0x514a8>
   623a4:	cmp	sl, #0
   623a8:	add	r1, sp, #52	; 0x34
   623ac:	mov	r0, r9
   623b0:	ldr	r2, [sp, #16]
   623b4:	bne	62314 <fputs@plt+0x51200>
   623b8:	mov	r1, r9
   623bc:	mov	r0, r4
   623c0:	bl	626f8 <fputs@plt+0x515e4>
   623c4:	ldr	r3, [sp, #12]
   623c8:	mov	r1, #49	; 0x31
   623cc:	str	r3, [sp]
   623d0:	mov	r3, fp
   623d4:	add	r7, r7, #20
   623d8:	mov	r2, r0
   623dc:	mov	r9, r0
   623e0:	mov	r0, r5
   623e4:	bl	2e760 <fputs@plt+0x1d64c>
   623e8:	mov	r3, fp
   623ec:	ldr	r2, [sp, #32]
   623f0:	mov	r1, r0
   623f4:	mov	r0, r5
   623f8:	bl	24588 <fputs@plt+0x13474>
   623fc:	mov	r2, fp
   62400:	mov	r1, r9
   62404:	mov	r0, r4
   62408:	bl	22234 <fputs@plt+0x11120>
   6240c:	ldr	r2, [sp, #20]
   62410:	ldr	r3, [sp, #12]
   62414:	mov	r1, #110	; 0x6e
   62418:	ldr	r2, [r2, #28]
   6241c:	mov	r0, r5
   62420:	str	sl, [sp]
   62424:	bl	2e760 <fputs@plt+0x1d64c>
   62428:	subs	r6, r6, #1
   6242c:	bne	62380 <fputs@plt+0x5126c>
   62430:	ldr	r6, [sp, #20]
   62434:	ldr	r3, [sp, #16]
   62438:	cmp	r3, #0
   6243c:	bne	62674 <fputs@plt+0x51560>
   62440:	ldr	r3, [sp, #12]
   62444:	cmp	r3, #0
   62448:	bne	62664 <fputs@plt+0x51550>
   6244c:	ldr	r3, [sp, #36]	; 0x24
   62450:	cmp	r3, #0
   62454:	beq	6246c <fputs@plt+0x51358>
   62458:	ldr	r2, [sp, #36]	; 0x24
   6245c:	ldr	r1, [sp, #40]	; 0x28
   62460:	mvn	r3, #5
   62464:	mov	r0, r5
   62468:	bl	24588 <fputs@plt+0x13474>
   6246c:	ldr	r3, [sp, #24]
   62470:	mov	r9, #0
   62474:	cmp	r3, #0
   62478:	beq	621d8 <fputs@plt+0x510c4>
   6247c:	mov	r2, r3
   62480:	ldr	r1, [r6, #28]
   62484:	mov	r0, r5
   62488:	bl	2ece0 <fputs@plt+0x1dbcc>
   6248c:	b	621d8 <fputs@plt+0x510c4>
   62490:	mov	r0, r4
   62494:	bl	2ec48 <fputs@plt+0x1db34>
   62498:	ldrb	r3, [r4, #453]	; 0x1c5
   6249c:	cmp	r3, #2
   624a0:	mov	r8, r0
   624a4:	bne	6210c <fputs@plt+0x50ff8>
   624a8:	cmp	r0, #0
   624ac:	ldr	r0, [r4]
   624b0:	blt	626cc <fputs@plt+0x515b8>
   624b4:	ldr	r2, [pc, #544]	; 626dc <fputs@plt+0x515c8>
   624b8:	add	r2, pc, r2
   624bc:	ldrb	r3, [r6]
   624c0:	cmp	r3, #75	; 0x4b
   624c4:	beq	62634 <fputs@plt+0x51520>
   624c8:	ldr	r3, [pc, #528]	; 626e0 <fputs@plt+0x515cc>
   624cc:	add	r3, pc, r3
   624d0:	ldr	r1, [r4, #472]	; 0x1d8
   624d4:	str	r1, [sp]
   624d8:	ldr	r1, [pc, #516]	; 626e4 <fputs@plt+0x515d0>
   624dc:	add	r1, pc, r1
   624e0:	bl	42ec4 <fputs@plt+0x31db0>
   624e4:	mov	r3, #0
   624e8:	ldr	r2, [r4, #468]	; 0x1d4
   624ec:	mov	r1, #161	; 0xa1
   624f0:	str	r3, [sp]
   624f4:	mov	r7, r0
   624f8:	mov	r0, r5
   624fc:	bl	2e760 <fputs@plt+0x1d64c>
   62500:	mov	r2, r7
   62504:	mvn	r3, #0
   62508:	mov	r1, r0
   6250c:	mov	r0, r5
   62510:	bl	24588 <fputs@plt+0x13474>
   62514:	b	6210c <fputs@plt+0x50ff8>
   62518:	ldr	r8, [pc, #456]	; 626e8 <fputs@plt+0x515d4>
   6251c:	add	r8, pc, r8
   62520:	add	r8, r8, #4
   62524:	b	6220c <fputs@plt+0x510f8>
   62528:	ldrb	r0, [sp, #51]	; 0x33
   6252c:	ldr	r7, [r6, #20]
   62530:	ldr	r1, [r6, #28]
   62534:	mov	r3, #0
   62538:	mov	r2, #11
   6253c:	strb	r0, [sp, #53]	; 0x35
   62540:	str	r1, [sp, #56]	; 0x38
   62544:	strb	r2, [sp, #52]	; 0x34
   62548:	str	r3, [sp, #60]	; 0x3c
   6254c:	str	r3, [sp, #64]	; 0x40
   62550:	mov	r1, r7
   62554:	str	r3, [r7, #12]
   62558:	add	r2, sp, #52	; 0x34
   6255c:	mov	r0, r4
   62560:	bl	5f6f0 <fputs@plt+0x4e5dc>
   62564:	cmp	r0, #0
   62568:	beq	626a0 <fputs@plt+0x5158c>
   6256c:	ldr	r2, [sp, #36]	; 0x24
   62570:	cmp	r2, #0
   62574:	beq	62594 <fputs@plt+0x51480>
   62578:	ldr	r3, [r2]
   6257c:	sub	r3, r3, #1
   62580:	cmp	r3, #0
   62584:	str	r3, [r2]
   62588:	bne	62594 <fputs@plt+0x51480>
   6258c:	mov	r0, r2
   62590:	bl	1cd68 <fputs@plt+0xbc54>
   62594:	mov	r9, #0
   62598:	mov	r0, r9
   6259c:	add	sp, sp, #76	; 0x4c
   625a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   625a4:	mov	r2, #1
   625a8:	mov	r1, r2
   625ac:	ldr	r0, [r4]
   625b0:	bl	284f4 <fputs@plt+0x173e0>
   625b4:	str	r0, [sp, #36]	; 0x24
   625b8:	b	62270 <fputs@plt+0x5115c>
   625bc:	mov	r2, r8
   625c0:	ldr	r1, [sp, #44]	; 0x2c
   625c4:	ldr	r0, [r5]
   625c8:	bl	22894 <fputs@plt+0x11780>
   625cc:	mvn	r8, #0
   625d0:	b	623a4 <fputs@plt+0x51290>
   625d4:	ldr	r3, [sp, #20]
   625d8:	mov	r1, #84	; 0x54
   625dc:	mov	r0, r5
   625e0:	ldr	r2, [r3, #28]
   625e4:	ldr	r3, [sp, #52]	; 0x34
   625e8:	str	r3, [sp]
   625ec:	ldr	r3, [sp, #12]
   625f0:	bl	2e760 <fputs@plt+0x1d64c>
   625f4:	b	62374 <fputs@plt+0x51260>
   625f8:	sub	r2, r3, #1
   625fc:	uxtb	r2, r2
   62600:	cmp	r2, #0
   62604:	add	r1, r4, r2, lsl #2
   62608:	strb	r2, [r4, #19]
   6260c:	ldr	r2, [r1, #28]
   62610:	str	r2, [sp, #16]
   62614:	beq	626c4 <fputs@plt+0x515b0>
   62618:	sub	r3, r3, #2
   6261c:	uxtb	r3, r3
   62620:	strb	r3, [r4, #19]
   62624:	add	r3, r4, r3, lsl #2
   62628:	ldr	r3, [r3, #28]
   6262c:	str	r3, [sp, #12]
   62630:	b	622d8 <fputs@plt+0x511c4>
   62634:	ldr	r3, [pc, #176]	; 626ec <fputs@plt+0x515d8>
   62638:	add	r3, pc, r3
   6263c:	b	624d0 <fputs@plt+0x513bc>
   62640:	ldr	r2, [pc, #168]	; 626f0 <fputs@plt+0x515dc>
   62644:	ldr	r0, [r4]
   62648:	mvn	r8, #0
   6264c:	add	r2, pc, r2
   62650:	b	624bc <fputs@plt+0x513a8>
   62654:	bl	2e7d4 <fputs@plt+0x1d6c0>
   62658:	subs	r5, r0, #0
   6265c:	beq	62594 <fputs@plt+0x51480>
   62660:	b	620e4 <fputs@plt+0x50fd0>
   62664:	mov	r1, r3
   62668:	mov	r0, r4
   6266c:	bl	200f0 <fputs@plt+0xefdc>
   62670:	b	6244c <fputs@plt+0x51338>
   62674:	mov	r1, r3
   62678:	mov	r0, r4
   6267c:	bl	200f0 <fputs@plt+0xefdc>
   62680:	b	62440 <fputs@plt+0x5132c>
   62684:	mov	r2, #0
   62688:	str	r2, [sp]
   6268c:	ldr	r3, [sp, #12]
   62690:	mov	r1, #25
   62694:	mov	r0, r5
   62698:	bl	2e760 <fputs@plt+0x1d64c>
   6269c:	b	622e0 <fputs@plt+0x511cc>
   626a0:	ldr	r3, [r7]
   626a4:	ldr	r1, [r6, #12]
   626a8:	mov	r0, r4
   626ac:	ldr	r3, [r3, #4]
   626b0:	ldr	r2, [r3]
   626b4:	bl	3f568 <fputs@plt+0x2e454>
   626b8:	ldr	r3, [sp, #36]	; 0x24
   626bc:	str	r0, [r3, #20]
   626c0:	b	62458 <fputs@plt+0x51344>
   626c4:	ldr	r3, [r4, #76]	; 0x4c
   626c8:	b	622cc <fputs@plt+0x511b8>
   626cc:	ldr	r2, [pc, #32]	; 626f4 <fputs@plt+0x515e0>
   626d0:	add	r2, pc, r2
   626d4:	b	624bc <fputs@plt+0x513a8>
   626d8:			; <UNDEFINED> instruction: 0x000474bc
   626dc:	muleq	r2, ip, r1
   626e0:	andeq	r2, r3, ip, lsr pc
   626e4:	andeq	r2, r3, r4, lsr pc
   626e8:	andeq	ip, r4, ip, lsr #6
   626ec:	andeq	r2, r3, r8, asr #27
   626f0:	andeq	r2, r3, r8, lsr #27
   626f4:	andeq	r2, r3, r4, lsr #26
   626f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   626fc:	mov	r3, #0
   62700:	ldr	r4, [r0, #8]
   62704:	sub	sp, sp, #148	; 0x94
   62708:	cmp	r4, r3
   6270c:	str	r3, [sp, #40]	; 0x28
   62710:	str	r3, [sp, #44]	; 0x2c
   62714:	beq	62974 <fputs@plt+0x51860>
   62718:	cmp	r1, r3
   6271c:	mov	sl, r2
   62720:	mov	r5, r1
   62724:	mov	fp, r0
   62728:	beq	632a8 <fputs@plt+0x52194>
   6272c:	ldrb	r6, [r1]
   62730:	sub	r3, r6, #19
   62734:	cmp	r3, #140	; 0x8c
   62738:	addls	pc, pc, r3, lsl #2
   6273c:	b	630e8 <fputs@plt+0x51fd4>
   62740:	b	62de8 <fputs@plt+0x51cd4>
   62744:	b	62dd4 <fputs@plt+0x51cc0>
   62748:	b	630e8 <fputs@plt+0x51fd4>
   6274c:	b	630e8 <fputs@plt+0x51fd4>
   62750:	b	630e8 <fputs@plt+0x51fd4>
   62754:	b	630e8 <fputs@plt+0x51fd4>
   62758:	b	630e8 <fputs@plt+0x51fd4>
   6275c:	b	630e8 <fputs@plt+0x51fd4>
   62760:	b	630e8 <fputs@plt+0x51fd4>
   62764:	b	630e8 <fputs@plt+0x51fd4>
   62768:	b	630e8 <fputs@plt+0x51fd4>
   6276c:	b	630e8 <fputs@plt+0x51fd4>
   62770:	b	630e8 <fputs@plt+0x51fd4>
   62774:	b	630e8 <fputs@plt+0x51fd4>
   62778:	b	630e8 <fputs@plt+0x51fd4>
   6277c:	b	630e8 <fputs@plt+0x51fd4>
   62780:	b	630e8 <fputs@plt+0x51fd4>
   62784:	b	630e8 <fputs@plt+0x51fd4>
   62788:	b	630e8 <fputs@plt+0x51fd4>
   6278c:	b	62d68 <fputs@plt+0x51c54>
   62790:	b	630e8 <fputs@plt+0x51fd4>
   62794:	b	630e8 <fputs@plt+0x51fd4>
   62798:	b	630e8 <fputs@plt+0x51fd4>
   6279c:	b	630e8 <fputs@plt+0x51fd4>
   627a0:	b	630e8 <fputs@plt+0x51fd4>
   627a4:	b	630e8 <fputs@plt+0x51fd4>
   627a8:	b	630e8 <fputs@plt+0x51fd4>
   627ac:	b	630e8 <fputs@plt+0x51fd4>
   627b0:	b	630e8 <fputs@plt+0x51fd4>
   627b4:	b	630e8 <fputs@plt+0x51fd4>
   627b8:	b	630e8 <fputs@plt+0x51fd4>
   627bc:	b	630e8 <fputs@plt+0x51fd4>
   627c0:	b	630e8 <fputs@plt+0x51fd4>
   627c4:	b	630e8 <fputs@plt+0x51fd4>
   627c8:	b	630e8 <fputs@plt+0x51fd4>
   627cc:	b	630e8 <fputs@plt+0x51fd4>
   627d0:	b	630e8 <fputs@plt+0x51fd4>
   627d4:	b	630e8 <fputs@plt+0x51fd4>
   627d8:	b	62d28 <fputs@plt+0x51c14>
   627dc:	b	630e8 <fputs@plt+0x51fd4>
   627e0:	b	630e8 <fputs@plt+0x51fd4>
   627e4:	b	630e8 <fputs@plt+0x51fd4>
   627e8:	b	630e8 <fputs@plt+0x51fd4>
   627ec:	b	63074 <fputs@plt+0x51f60>
   627f0:	b	630e8 <fputs@plt+0x51fd4>
   627f4:	b	630e8 <fputs@plt+0x51fd4>
   627f8:	b	630e8 <fputs@plt+0x51fd4>
   627fc:	b	630e8 <fputs@plt+0x51fd4>
   62800:	b	630e8 <fputs@plt+0x51fd4>
   62804:	b	630e8 <fputs@plt+0x51fd4>
   62808:	b	630e8 <fputs@plt+0x51fd4>
   6280c:	b	630e8 <fputs@plt+0x51fd4>
   62810:	b	62ff0 <fputs@plt+0x51edc>
   62814:	b	62ff0 <fputs@plt+0x51edc>
   62818:	b	63030 <fputs@plt+0x51f1c>
   6281c:	b	62edc <fputs@plt+0x51dc8>
   62820:	b	62c5c <fputs@plt+0x51b48>
   62824:	b	62bbc <fputs@plt+0x51aa8>
   62828:	b	62bbc <fputs@plt+0x51aa8>
   6282c:	b	62b6c <fputs@plt+0x51a58>
   62830:	b	62b6c <fputs@plt+0x51a58>
   62834:	b	62b6c <fputs@plt+0x51a58>
   62838:	b	62b6c <fputs@plt+0x51a58>
   6283c:	b	62b6c <fputs@plt+0x51a58>
   62840:	b	62b6c <fputs@plt+0x51a58>
   62844:	b	630e8 <fputs@plt+0x51fd4>
   62848:	b	62ff0 <fputs@plt+0x51edc>
   6284c:	b	62ff0 <fputs@plt+0x51edc>
   62850:	b	62ff0 <fputs@plt+0x51edc>
   62854:	b	62ff0 <fputs@plt+0x51edc>
   62858:	b	62ff0 <fputs@plt+0x51edc>
   6285c:	b	62ff0 <fputs@plt+0x51edc>
   62860:	b	62ff0 <fputs@plt+0x51edc>
   62864:	b	62ff0 <fputs@plt+0x51edc>
   62868:	b	62ff0 <fputs@plt+0x51edc>
   6286c:	b	62ff0 <fputs@plt+0x51edc>
   62870:	b	62b5c <fputs@plt+0x51a48>
   62874:	b	62de8 <fputs@plt+0x51cd4>
   62878:	b	62b44 <fputs@plt+0x51a30>
   6287c:	b	630e8 <fputs@plt+0x51fd4>
   62880:	b	630e8 <fputs@plt+0x51fd4>
   62884:	b	630e8 <fputs@plt+0x51fd4>
   62888:	b	632a8 <fputs@plt+0x52194>
   6288c:	b	630e8 <fputs@plt+0x51fd4>
   62890:	b	630e8 <fputs@plt+0x51fd4>
   62894:	b	630e8 <fputs@plt+0x51fd4>
   62898:	b	630e8 <fputs@plt+0x51fd4>
   6289c:	b	630e8 <fputs@plt+0x51fd4>
   628a0:	b	630e8 <fputs@plt+0x51fd4>
   628a4:	b	630e8 <fputs@plt+0x51fd4>
   628a8:	b	630e8 <fputs@plt+0x51fd4>
   628ac:	b	630e8 <fputs@plt+0x51fd4>
   628b0:	b	630e8 <fputs@plt+0x51fd4>
   628b4:	b	630e8 <fputs@plt+0x51fd4>
   628b8:	b	630e8 <fputs@plt+0x51fd4>
   628bc:	b	630e8 <fputs@plt+0x51fd4>
   628c0:	b	630e8 <fputs@plt+0x51fd4>
   628c4:	b	630e8 <fputs@plt+0x51fd4>
   628c8:	b	630e8 <fputs@plt+0x51fd4>
   628cc:	b	630e8 <fputs@plt+0x51fd4>
   628d0:	b	62dd4 <fputs@plt+0x51cc0>
   628d4:	b	630e8 <fputs@plt+0x51fd4>
   628d8:	b	630e8 <fputs@plt+0x51fd4>
   628dc:	b	630e8 <fputs@plt+0x51fd4>
   628e0:	b	630e8 <fputs@plt+0x51fd4>
   628e4:	b	630e8 <fputs@plt+0x51fd4>
   628e8:	b	630e8 <fputs@plt+0x51fd4>
   628ec:	b	630e8 <fputs@plt+0x51fd4>
   628f0:	b	630e8 <fputs@plt+0x51fd4>
   628f4:	b	630e8 <fputs@plt+0x51fd4>
   628f8:	b	630e8 <fputs@plt+0x51fd4>
   628fc:	b	630e8 <fputs@plt+0x51fd4>
   62900:	b	630e8 <fputs@plt+0x51fd4>
   62904:	b	62b10 <fputs@plt+0x519fc>
   62908:	b	62b28 <fputs@plt+0x51a14>
   6290c:	b	62aa4 <fputs@plt+0x51990>
   62910:	b	62a5c <fputs@plt+0x51948>
   62914:	b	630e8 <fputs@plt+0x51fd4>
   62918:	b	630e8 <fputs@plt+0x51fd4>
   6291c:	b	630e8 <fputs@plt+0x51fd4>
   62920:	b	630e8 <fputs@plt+0x51fd4>
   62924:	b	630e8 <fputs@plt+0x51fd4>
   62928:	b	630e8 <fputs@plt+0x51fd4>
   6292c:	b	630e8 <fputs@plt+0x51fd4>
   62930:	b	630e8 <fputs@plt+0x51fd4>
   62934:	b	630e8 <fputs@plt+0x51fd4>
   62938:	b	630e8 <fputs@plt+0x51fd4>
   6293c:	b	630e8 <fputs@plt+0x51fd4>
   62940:	b	630e8 <fputs@plt+0x51fd4>
   62944:	b	63030 <fputs@plt+0x51f1c>
   62948:	b	630e8 <fputs@plt+0x51fd4>
   6294c:	b	630e8 <fputs@plt+0x51fd4>
   62950:	b	629dc <fputs@plt+0x518c8>
   62954:	b	62984 <fputs@plt+0x51870>
   62958:	b	62ebc <fputs@plt+0x51da8>
   6295c:	b	62e94 <fputs@plt+0x51d80>
   62960:	b	62e20 <fputs@plt+0x51d0c>
   62964:	b	62b5c <fputs@plt+0x51a48>
   62968:	b	62e18 <fputs@plt+0x51d04>
   6296c:	b	630e8 <fputs@plt+0x51fd4>
   62970:	b	62b5c <fputs@plt+0x51a48>
   62974:	mov	r5, r4
   62978:	mov	r0, r5
   6297c:	add	sp, sp, #148	; 0x94
   62980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62984:	ldr	r3, [r5, #28]
   62988:	cmp	r3, #0
   6298c:	blt	632c8 <fputs@plt+0x521b4>
   62990:	ldrb	r0, [r5, #38]	; 0x26
   62994:	ldrsh	r2, [r5, #32]
   62998:	ldr	r1, [r5, #44]	; 0x2c
   6299c:	str	r0, [sp, #4]
   629a0:	str	sl, [sp]
   629a4:	mov	r0, fp
   629a8:	bl	44308 <fputs@plt+0x331f4>
   629ac:	mov	r5, r0
   629b0:	ldr	r1, [sp, #40]	; 0x28
   629b4:	cmp	r1, #0
   629b8:	bne	62a98 <fputs@plt+0x51984>
   629bc:	ldr	r1, [sp, #44]	; 0x2c
   629c0:	cmp	r1, #0
   629c4:	beq	62978 <fputs@plt+0x51864>
   629c8:	mov	r0, fp
   629cc:	bl	200f0 <fputs@plt+0xefdc>
   629d0:	mov	r0, r5
   629d4:	add	sp, sp, #148	; 0x94
   629d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   629dc:	ldr	r3, [r0]
   629e0:	mov	r2, r3
   629e4:	str	r3, [sp, #20]
   629e8:	ldr	r3, [r1, #4]
   629ec:	tst	r3, #16384	; 0x4000
   629f0:	movne	r7, #0
   629f4:	ldrb	r3, [r2, #66]	; 0x42
   629f8:	movne	r6, r7
   629fc:	bne	62a10 <fputs@plt+0x518fc>
   62a00:	ldr	r7, [r1, #20]
   62a04:	cmp	r7, #0
   62a08:	moveq	r6, r7
   62a0c:	ldrne	r6, [r7]
   62a10:	ldr	r9, [r5, #8]
   62a14:	mov	r2, #0
   62a18:	str	r2, [sp]
   62a1c:	mov	r1, r9
   62a20:	mov	r2, r6
   62a24:	ldr	r0, [sp, #20]
   62a28:	bl	25638 <fputs@plt+0x14524>
   62a2c:	subs	r8, r0, #0
   62a30:	beq	62a40 <fputs@plt+0x5192c>
   62a34:	ldr	r3, [r8, #16]
   62a38:	cmp	r3, #0
   62a3c:	beq	63430 <fputs@plt+0x5231c>
   62a40:	ldr	r1, [pc, #3564]	; 63834 <fputs@plt+0x52720>
   62a44:	mov	r2, r9
   62a48:	add	r1, pc, r1
   62a4c:	mov	r0, fp
   62a50:	mov	r5, sl
   62a54:	bl	39630 <fputs@plt+0x2851c>
   62a58:	b	629b0 <fputs@plt+0x5189c>
   62a5c:	mov	r3, #0
   62a60:	ldrsh	r2, [r1, #32]
   62a64:	mov	r0, r4
   62a68:	str	r3, [sp]
   62a6c:	mov	r1, #28
   62a70:	mov	r3, sl
   62a74:	bl	2e760 <fputs@plt+0x1d64c>
   62a78:	ldr	r3, [r5, #8]
   62a7c:	ldrb	r3, [r3, #1]
   62a80:	cmp	r3, #0
   62a84:	bne	63384 <fputs@plt+0x52270>
   62a88:	ldr	r1, [sp, #40]	; 0x28
   62a8c:	mov	r5, sl
   62a90:	cmp	r1, #0
   62a94:	beq	629bc <fputs@plt+0x518a8>
   62a98:	mov	r0, fp
   62a9c:	bl	200f0 <fputs@plt+0xefdc>
   62aa0:	b	629bc <fputs@plt+0x518a8>
   62aa4:	ldr	r5, [r1, #8]
   62aa8:	adds	r5, r5, #2
   62aac:	beq	63424 <fputs@plt+0x52310>
   62ab0:	mov	r0, r5
   62ab4:	bl	10f58 <strlen@plt>
   62ab8:	bic	r2, r0, #-1073741824	; 0xc0000000
   62abc:	sub	r2, r2, #1
   62ac0:	add	r6, r2, r2, lsr #31
   62ac4:	asr	r6, r6, #1
   62ac8:	mov	r1, r5
   62acc:	ldr	r0, [r4]
   62ad0:	bl	2473c <fputs@plt+0x13628>
   62ad4:	mov	r3, #0
   62ad8:	mov	r2, r6
   62adc:	str	r3, [sp]
   62ae0:	mov	r1, #27
   62ae4:	mov	r3, sl
   62ae8:	mov	r5, r0
   62aec:	mov	r0, r4
   62af0:	bl	2e760 <fputs@plt+0x1d64c>
   62af4:	mov	r2, r5
   62af8:	mvn	r3, #0
   62afc:	mov	r5, sl
   62b00:	mov	r1, r0
   62b04:	mov	r0, r4
   62b08:	bl	24588 <fputs@plt+0x13474>
   62b0c:	b	629b0 <fputs@plt+0x5189c>
   62b10:	ldmib	r1, {r1, r2}
   62b14:	mov	r3, #0
   62b18:	str	sl, [sp]
   62b1c:	mov	r5, sl
   62b20:	bl	42874 <fputs@plt+0x31760>
   62b24:	b	629b0 <fputs@plt+0x5189c>
   62b28:	mov	r3, r2
   62b2c:	ldr	r1, [r1, #8]
   62b30:	mov	r0, r4
   62b34:	mov	r2, #0
   62b38:	mov	r5, sl
   62b3c:	bl	2fc80 <fputs@plt+0x1eb6c>
   62b40:	b	629b0 <fputs@plt+0x5189c>
   62b44:	ldr	r2, [r1, #8]
   62b48:	mov	r0, r4
   62b4c:	mov	r1, sl
   62b50:	bl	2e878 <fputs@plt+0x1d764>
   62b54:	mov	r5, sl
   62b58:	b	629b0 <fputs@plt+0x5189c>
   62b5c:	ldr	r1, [r1, #12]
   62b60:	bl	626f8 <fputs@plt+0x515e4>
   62b64:	mov	r5, r0
   62b68:	b	629b0 <fputs@plt+0x5189c>
   62b6c:	add	r2, sp, #40	; 0x28
   62b70:	ldr	r1, [r1, #12]
   62b74:	bl	642fc <fputs@plt+0x531e8>
   62b78:	add	r2, sp, #44	; 0x2c
   62b7c:	ldr	r1, [r5, #16]
   62b80:	mov	r4, r0
   62b84:	mov	r0, fp
   62b88:	bl	642fc <fputs@plt+0x531e8>
   62b8c:	mov	ip, #32
   62b90:	mov	r3, r6
   62b94:	ldr	r2, [r5, #16]
   62b98:	ldr	r1, [r5, #12]
   62b9c:	str	r4, [sp]
   62ba0:	str	sl, [sp, #8]
   62ba4:	str	r0, [sp, #4]
   62ba8:	str	ip, [sp, #12]
   62bac:	mov	r0, fp
   62bb0:	mov	r5, sl
   62bb4:	bl	40ffc <fputs@plt+0x2fee8>
   62bb8:	b	629b0 <fputs@plt+0x5189c>
   62bbc:	mov	r7, #0
   62bc0:	mov	r3, r2
   62bc4:	mov	r1, #22
   62bc8:	mov	r2, #1
   62bcc:	str	r7, [sp]
   62bd0:	mov	r0, r4
   62bd4:	bl	2e760 <fputs@plt+0x1d64c>
   62bd8:	ldr	r1, [r5, #12]
   62bdc:	add	r2, sp, #40	; 0x28
   62be0:	mov	r0, fp
   62be4:	bl	642fc <fputs@plt+0x531e8>
   62be8:	mov	r1, r6
   62bec:	mov	r3, r7
   62bf0:	str	r7, [sp]
   62bf4:	mov	r2, r0
   62bf8:	mov	r0, r4
   62bfc:	bl	2e760 <fputs@plt+0x1d64c>
   62c00:	mov	r2, r7
   62c04:	mov	r3, sl
   62c08:	mov	r1, #22
   62c0c:	str	r7, [sp]
   62c10:	mov	r5, r0
   62c14:	mov	r0, r4
   62c18:	bl	2e760 <fputs@plt+0x1d64c>
   62c1c:	ldr	r2, [r4, #32]
   62c20:	ldr	r1, [r4]
   62c24:	ldr	r0, [r4, #24]
   62c28:	sub	r3, r2, #1
   62c2c:	cmp	r5, r7
   62c30:	str	r3, [r0, #96]	; 0x60
   62c34:	ldrb	r1, [r1, #69]	; 0x45
   62c38:	movlt	r5, r3
   62c3c:	cmp	r1, r7
   62c40:	bne	63358 <fputs@plt+0x52244>
   62c44:	add	r5, r5, r5, lsl #2
   62c48:	ldr	r3, [r4, #4]
   62c4c:	add	r5, r3, r5, lsl #2
   62c50:	str	r2, [r5, #8]
   62c54:	mov	r5, sl
   62c58:	b	629b0 <fputs@plt+0x5189c>
   62c5c:	ldr	r0, [r4, #24]
   62c60:	bl	2e640 <fputs@plt+0x1d52c>
   62c64:	mov	r8, #0
   62c68:	mov	r7, r0
   62c6c:	ldr	r0, [r4, #24]
   62c70:	bl	2e640 <fputs@plt+0x1d52c>
   62c74:	mov	r2, r8
   62c78:	mov	r3, sl
   62c7c:	mov	r1, #25
   62c80:	str	r8, [sp]
   62c84:	mov	r6, r0
   62c88:	mov	r0, r4
   62c8c:	bl	2e760 <fputs@plt+0x1d64c>
   62c90:	mov	r3, r6
   62c94:	mov	r2, r7
   62c98:	mov	r1, r5
   62c9c:	mov	r0, fp
   62ca0:	bl	6446c <fputs@plt+0x53358>
   62ca4:	mov	r2, #1
   62ca8:	mov	r3, sl
   62cac:	mov	r1, #22
   62cb0:	str	r8, [sp]
   62cb4:	mov	r0, r4
   62cb8:	bl	2e760 <fputs@plt+0x1d64c>
   62cbc:	ldr	r1, [r4, #24]
   62cc0:	mvn	r7, r7
   62cc4:	mov	r0, r4
   62cc8:	ldr	r3, [r1, #120]	; 0x78
   62ccc:	mvn	r6, r6
   62cd0:	cmp	r3, r8
   62cd4:	ldrne	r2, [r4, #32]
   62cd8:	strne	r2, [r3, r7, lsl #2]
   62cdc:	ldr	r3, [r4, #32]
   62ce0:	mov	r2, #0
   62ce4:	sub	r3, r3, #1
   62ce8:	str	r3, [r1, #96]	; 0x60
   62cec:	mov	r3, r2
   62cf0:	str	r2, [sp]
   62cf4:	mov	r1, #37	; 0x25
   62cf8:	mov	r2, sl
   62cfc:	bl	2e760 <fputs@plt+0x1d64c>
   62d00:	ldr	r2, [r4, #24]
   62d04:	ldr	r3, [r2, #120]	; 0x78
   62d08:	cmp	r3, #0
   62d0c:	ldrne	r1, [r4, #32]
   62d10:	strne	r1, [r3, r6, lsl #2]
   62d14:	ldr	r3, [r4, #32]
   62d18:	mov	r5, sl
   62d1c:	sub	r3, r3, #1
   62d20:	str	r3, [r2, #96]	; 0x60
   62d24:	b	629b0 <fputs@plt+0x5189c>
   62d28:	ldr	r3, [r0, #420]	; 0x1a4
   62d2c:	cmp	r3, #0
   62d30:	beq	63650 <fputs@plt+0x5253c>
   62d34:	ldrb	r2, [r1, #1]
   62d38:	cmp	r2, #2
   62d3c:	beq	633e8 <fputs@plt+0x522d4>
   62d40:	cmp	r2, #4
   62d44:	beq	633ac <fputs@plt+0x52298>
   62d48:	mov	r1, #0
   62d4c:	ldr	r3, [r5, #8]
   62d50:	mov	r0, fp
   62d54:	str	r1, [sp, #4]
   62d58:	str	r1, [sp]
   62d5c:	ldr	r1, [pc, #2772]	; 63838 <fputs@plt+0x52724>
   62d60:	bl	2e8c4 <fputs@plt+0x1d7b0>
   62d64:	b	62a88 <fputs@plt+0x51974>
   62d68:	ldr	r1, [r1, #12]
   62d6c:	bl	626f8 <fputs@plt+0x515e4>
   62d70:	cmp	sl, r0
   62d74:	beq	62d94 <fputs@plt+0x51c80>
   62d78:	mov	r3, #0
   62d7c:	mov	r2, r0
   62d80:	str	r3, [sp]
   62d84:	mov	r1, #31
   62d88:	mov	r3, sl
   62d8c:	mov	r0, r4
   62d90:	bl	2e760 <fputs@plt+0x1d64c>
   62d94:	ldr	r0, [r5, #8]
   62d98:	mov	r1, #0
   62d9c:	bl	18fb4 <fputs@plt+0x7ea0>
   62da0:	mov	r3, #0
   62da4:	str	r3, [sp]
   62da8:	mov	r2, sl
   62dac:	mov	r1, #40	; 0x28
   62db0:	mov	r5, sl
   62db4:	mov	r3, r0
   62db8:	mov	r0, r4
   62dbc:	bl	2e760 <fputs@plt+0x1d64c>
   62dc0:	mov	r2, #1
   62dc4:	mov	r1, sl
   62dc8:	mov	r0, fp
   62dcc:	bl	22234 <fputs@plt+0x11120>
   62dd0:	b	629b0 <fputs@plt+0x5189c>
   62dd4:	mov	r3, #0
   62dd8:	mov	r2, r3
   62ddc:	bl	620c0 <fputs@plt+0x50fac>
   62de0:	mov	r5, r0
   62de4:	b	629b0 <fputs@plt+0x5189c>
   62de8:	add	r2, sp, #40	; 0x28
   62dec:	ldr	r1, [r1, #12]
   62df0:	bl	642fc <fputs@plt+0x531e8>
   62df4:	mov	r3, #0
   62df8:	str	r3, [sp]
   62dfc:	mov	r1, r6
   62e00:	mov	r3, sl
   62e04:	mov	r5, sl
   62e08:	mov	r2, r0
   62e0c:	mov	r0, r4
   62e10:	bl	2e760 <fputs@plt+0x1d64c>
   62e14:	b	629b0 <fputs@plt+0x5189c>
   62e18:	ldr	r5, [r1, #28]
   62e1c:	b	62978 <fputs@plt+0x51864>
   62e20:	ldr	r1, [r1, #12]
   62e24:	ldrb	r3, [r1]
   62e28:	cmp	r3, #132	; 0x84
   62e2c:	beq	63620 <fputs@plt+0x5250c>
   62e30:	cmp	r3, #133	; 0x85
   62e34:	beq	63400 <fputs@plt+0x522ec>
   62e38:	mvn	r1, #123	; 0x7b
   62e3c:	mov	r0, #17408	; 0x4400
   62e40:	mov	r3, #0
   62e44:	add	r2, sp, #40	; 0x28
   62e48:	strb	r1, [sp, #48]	; 0x30
   62e4c:	str	r0, [sp, #52]	; 0x34
   62e50:	add	r1, sp, #48	; 0x30
   62e54:	mov	r0, fp
   62e58:	str	r3, [sp, #56]	; 0x38
   62e5c:	bl	642fc <fputs@plt+0x531e8>
   62e60:	ldr	r1, [r5, #12]
   62e64:	add	r2, sp, #44	; 0x2c
   62e68:	mov	r5, sl
   62e6c:	mov	r6, r0
   62e70:	mov	r0, fp
   62e74:	bl	642fc <fputs@plt+0x531e8>
   62e78:	mov	r3, r6
   62e7c:	str	sl, [sp]
   62e80:	mov	r1, #90	; 0x5a
   62e84:	mov	r2, r0
   62e88:	mov	r0, r4
   62e8c:	bl	2e760 <fputs@plt+0x1d64c>
   62e90:	b	629b0 <fputs@plt+0x5189c>
   62e94:	ldr	r2, [r1, #40]	; 0x28
   62e98:	ldrsh	r3, [r1, #34]	; 0x22
   62e9c:	ldrb	r0, [r2]
   62ea0:	ldr	r1, [r2, #28]
   62ea4:	add	r3, r3, r3, lsl #1
   62ea8:	cmp	r0, #0
   62eac:	add	r3, r1, r3, lsl #3
   62eb0:	bne	632f8 <fputs@plt+0x521e4>
   62eb4:	ldr	r5, [r3, #16]
   62eb8:	b	62978 <fputs@plt+0x51864>
   62ebc:	ldr	r2, [r1, #40]	; 0x28
   62ec0:	cmp	r2, #0
   62ec4:	beq	63638 <fputs@plt+0x52524>
   62ec8:	ldrsh	r1, [r1, #34]	; 0x22
   62ecc:	ldr	r3, [r2, #40]	; 0x28
   62ed0:	add	r3, r3, r1, lsl #4
   62ed4:	ldr	r5, [r3, #8]
   62ed8:	b	62978 <fputs@plt+0x51864>
   62edc:	ldr	r3, [r1, #20]
   62ee0:	ldr	r7, [r1, #12]
   62ee4:	add	r2, sp, #40	; 0x28
   62ee8:	ldr	r3, [r3, #4]
   62eec:	mov	r1, r7
   62ef0:	str	r3, [sp, #20]
   62ef4:	ldr	r3, [r3]
   62ef8:	add	r9, sp, #44	; 0x2c
   62efc:	mov	r5, r3
   62f00:	str	r3, [sp, #24]
   62f04:	bl	642fc <fputs@plt+0x531e8>
   62f08:	mov	r1, r5
   62f0c:	mov	r2, r9
   62f10:	mov	r8, r0
   62f14:	mov	r0, fp
   62f18:	bl	642fc <fputs@plt+0x531e8>
   62f1c:	ldrb	r3, [fp, #19]
   62f20:	cmp	r3, #0
   62f24:	bne	63324 <fputs@plt+0x52210>
   62f28:	ldr	r6, [fp, #76]	; 0x4c
   62f2c:	add	r6, r6, #1
   62f30:	mov	r5, r6
   62f34:	add	r5, r5, #1
   62f38:	str	r5, [fp, #76]	; 0x4c
   62f3c:	mov	r3, #32
   62f40:	stmib	sp, {r0, r6}
   62f44:	str	r3, [sp, #12]
   62f48:	mov	r1, r7
   62f4c:	mov	r3, #83	; 0x53
   62f50:	str	r8, [sp]
   62f54:	ldr	r2, [sp, #24]
   62f58:	mov	r0, fp
   62f5c:	bl	40ffc <fputs@plt+0x2fee8>
   62f60:	ldr	r3, [sp, #20]
   62f64:	ldr	r1, [sp, #44]	; 0x2c
   62f68:	ldr	r3, [r3, #20]
   62f6c:	cmp	r1, #0
   62f70:	str	r3, [sp, #20]
   62f74:	bne	63368 <fputs@plt+0x52254>
   62f78:	mov	r2, r9
   62f7c:	ldr	r9, [sp, #20]
   62f80:	mov	r0, fp
   62f84:	mov	r1, r9
   62f88:	bl	642fc <fputs@plt+0x531e8>
   62f8c:	mov	r3, #32
   62f90:	mov	r2, r9
   62f94:	mov	r1, r7
   62f98:	str	r3, [sp, #12]
   62f9c:	str	r5, [sp, #8]
   62fa0:	mov	r3, #81	; 0x51
   62fa4:	str	r8, [sp]
   62fa8:	str	r0, [sp, #4]
   62fac:	mov	r0, fp
   62fb0:	bl	40ffc <fputs@plt+0x2fee8>
   62fb4:	str	sl, [sp]
   62fb8:	mov	r0, r4
   62fbc:	mov	r3, r5
   62fc0:	mov	r2, r6
   62fc4:	mov	r1, #72	; 0x48
   62fc8:	bl	2e760 <fputs@plt+0x1d64c>
   62fcc:	cmp	r6, #0
   62fd0:	bne	63374 <fputs@plt+0x52260>
   62fd4:	cmp	r5, #0
   62fd8:	beq	62a88 <fputs@plt+0x51974>
   62fdc:	mov	r1, r5
   62fe0:	mov	r0, fp
   62fe4:	mov	r5, sl
   62fe8:	bl	200f0 <fputs@plt+0xefdc>
   62fec:	b	629b0 <fputs@plt+0x5189c>
   62ff0:	add	r2, sp, #40	; 0x28
   62ff4:	ldr	r1, [r1, #12]
   62ff8:	bl	642fc <fputs@plt+0x531e8>
   62ffc:	ldr	r1, [r5, #16]
   63000:	add	r2, sp, #44	; 0x2c
   63004:	mov	r5, sl
   63008:	mov	r7, r0
   6300c:	mov	r0, fp
   63010:	bl	642fc <fputs@plt+0x531e8>
   63014:	mov	r3, r7
   63018:	str	sl, [sp]
   6301c:	mov	r1, r6
   63020:	mov	r2, r0
   63024:	mov	r0, r4
   63028:	bl	2e760 <fputs@plt+0x1d64c>
   6302c:	b	629b0 <fputs@plt+0x5189c>
   63030:	add	r2, sp, #40	; 0x28
   63034:	ldr	r1, [r1, #12]
   63038:	bl	642fc <fputs@plt+0x531e8>
   6303c:	add	r2, sp, #44	; 0x2c
   63040:	ldr	r1, [r5, #16]
   63044:	mov	r4, r0
   63048:	mov	r0, fp
   6304c:	bl	642fc <fputs@plt+0x531e8>
   63050:	cmp	r6, #73	; 0x49
   63054:	ldr	r2, [r5, #16]
   63058:	ldr	r1, [r5, #12]
   6305c:	mov	ip, #160	; 0xa0
   63060:	str	r4, [sp]
   63064:	str	sl, [sp, #8]
   63068:	movne	r3, #78	; 0x4e
   6306c:	moveq	r3, #79	; 0x4f
   63070:	b	62ba4 <fputs@plt+0x51a90>
   63074:	ldr	r6, [r1, #44]	; 0x2c
   63078:	ldr	r1, [r1, #28]
   6307c:	ldrsh	r0, [r5, #32]
   63080:	ldrsh	r2, [r6, #34]	; 0x22
   63084:	mov	r7, #0
   63088:	str	r7, [sp]
   6308c:	mov	r3, sl
   63090:	mla	r2, r2, r1, r1
   63094:	mov	r1, #134	; 0x86
   63098:	add	r2, r2, #1
   6309c:	add	r2, r2, r0
   630a0:	mov	r0, r4
   630a4:	bl	2e760 <fputs@plt+0x1d64c>
   630a8:	ldrsh	r2, [r5, #32]
   630ac:	cmp	r2, r7
   630b0:	blt	62a88 <fputs@plt+0x51974>
   630b4:	ldr	r3, [r6, #4]
   630b8:	add	r3, r3, r2, lsl #4
   630bc:	ldrb	r3, [r3, #13]
   630c0:	cmp	r3, #69	; 0x45
   630c4:	bne	62a88 <fputs@plt+0x51974>
   630c8:	str	r7, [sp]
   630cc:	mov	r3, r7
   630d0:	mov	r0, r4
   630d4:	mov	r2, sl
   630d8:	mov	r1, #39	; 0x27
   630dc:	mov	r5, sl
   630e0:	bl	2e760 <fputs@plt+0x1d64c>
   630e4:	b	629b0 <fputs@plt+0x5189c>
   630e8:	ldr	r3, [r1, #20]
   630ec:	ldr	r0, [r4, #24]
   630f0:	str	r3, [sp, #32]
   630f4:	ldm	r3, {r3, r6}
   630f8:	str	r3, [sp, #28]
   630fc:	bl	2e640 <fputs@plt+0x1d52c>
   63100:	ldr	r8, [r5, #12]
   63104:	cmp	r8, #0
   63108:	moveq	r9, r8
   6310c:	str	r0, [sp, #20]
   63110:	beq	63180 <fputs@plt+0x5206c>
   63114:	mov	lr, r8
   63118:	add	ip, sp, #48	; 0x30
   6311c:	ldm	lr!, {r0, r1, r2, r3}
   63120:	add	r9, sp, #96	; 0x60
   63124:	stmia	ip!, {r0, r1, r2, r3}
   63128:	ldm	lr!, {r0, r1, r2, r3}
   6312c:	stmia	ip!, {r0, r1, r2, r3}
   63130:	ldm	lr, {r0, r1, r2, r3}
   63134:	stm	ip, {r0, r1, r2, r3}
   63138:	add	r2, sp, #40	; 0x28
   6313c:	mov	r1, r8
   63140:	mov	r0, fp
   63144:	bl	642fc <fputs@plt+0x531e8>
   63148:	ldr	r3, [sp, #52]	; 0x34
   6314c:	ldrb	ip, [sp, #48]	; 0x30
   63150:	bic	r3, r3, #4096	; 0x1000
   63154:	mvn	lr, #98	; 0x62
   63158:	mov	r1, #79	; 0x4f
   6315c:	str	r3, [sp, #52]	; 0x34
   63160:	mov	r2, #0
   63164:	add	r3, sp, #48	; 0x30
   63168:	strb	ip, [sp, #86]	; 0x56
   6316c:	strb	lr, [sp, #48]	; 0x30
   63170:	strb	r1, [sp, #96]	; 0x60
   63174:	str	r3, [sp, #108]	; 0x6c
   63178:	str	r2, [sp, #40]	; 0x28
   6317c:	str	r0, [sp, #76]	; 0x4c
   63180:	ldr	r3, [sp, #28]
   63184:	sub	r3, r3, #1
   63188:	cmp	r3, #0
   6318c:	str	r3, [sp, #24]
   63190:	ble	63244 <fputs@plt+0x52130>
   63194:	ldr	r0, [r4, #24]
   63198:	mov	r7, #0
   6319c:	add	r6, r6, #20
   631a0:	ldr	r3, [fp, #108]	; 0x6c
   631a4:	cmp	r8, #0
   631a8:	add	r3, r3, #1
   631ac:	str	r3, [fp, #108]	; 0x6c
   631b0:	ldrne	r3, [r6, #-20]	; 0xffffffec
   631b4:	ldreq	r9, [r6, #-20]	; 0xffffffec
   631b8:	strne	r3, [sp, #112]	; 0x70
   631bc:	bl	2e640 <fputs@plt+0x1d52c>
   631c0:	mov	r3, #16
   631c4:	mov	r1, r9
   631c8:	add	r7, r7, #2
   631cc:	add	r6, r6, #40	; 0x28
   631d0:	mov	r2, r0
   631d4:	mov	r5, r0
   631d8:	mov	r0, fp
   631dc:	bl	649dc <fputs@plt+0x538c8>
   631e0:	ldr	r1, [r6, #-40]	; 0xffffffd8
   631e4:	mov	r2, sl
   631e8:	mov	r0, fp
   631ec:	bl	63848 <fputs@plt+0x52734>
   631f0:	mov	r3, #0
   631f4:	mov	r2, #0
   631f8:	str	r3, [sp]
   631fc:	mov	r1, #13
   63200:	ldr	r3, [sp, #20]
   63204:	mov	r0, r4
   63208:	bl	2e760 <fputs@plt+0x1d64c>
   6320c:	mov	r0, fp
   63210:	bl	1ff24 <fputs@plt+0xee10>
   63214:	ldr	r0, [r4, #24]
   63218:	mvn	r5, r5
   6321c:	ldr	r3, [r0, #120]	; 0x78
   63220:	cmp	r3, #0
   63224:	ldrne	r2, [r4, #32]
   63228:	strne	r2, [r3, r5, lsl #2]
   6322c:	ldr	r2, [sp, #24]
   63230:	ldr	r3, [r4, #32]
   63234:	cmp	r7, r2
   63238:	sub	r3, r3, #1
   6323c:	str	r3, [r0, #96]	; 0x60
   63240:	blt	631a0 <fputs@plt+0x5208c>
   63244:	ldr	r3, [sp, #28]
   63248:	ands	r2, r3, #1
   6324c:	beq	632e0 <fputs@plt+0x521cc>
   63250:	ldr	r3, [sp, #32]
   63254:	ldr	r2, [fp, #108]	; 0x6c
   63258:	mov	r0, fp
   6325c:	ldr	r1, [r3, #4]
   63260:	ldr	r3, [sp, #28]
   63264:	add	r2, r2, #1
   63268:	add	r3, r3, r3, lsl #2
   6326c:	add	r3, r1, r3, lsl #2
   63270:	ldr	r1, [r3, #-20]	; 0xffffffec
   63274:	str	r2, [fp, #108]	; 0x6c
   63278:	mov	r2, sl
   6327c:	bl	63848 <fputs@plt+0x52734>
   63280:	mov	r0, fp
   63284:	bl	1ff24 <fputs@plt+0xee10>
   63288:	ldr	r2, [r4, #24]
   6328c:	ldr	r3, [sp, #20]
   63290:	mvn	r1, r3
   63294:	ldr	r3, [r2, #120]	; 0x78
   63298:	cmp	r3, #0
   6329c:	ldrne	r0, [r4, #32]
   632a0:	strne	r0, [r3, r1, lsl #2]
   632a4:	b	62d14 <fputs@plt+0x51c00>
   632a8:	mov	r2, #0
   632ac:	mov	r0, r4
   632b0:	str	r2, [sp]
   632b4:	mov	r3, sl
   632b8:	mov	r1, #25
   632bc:	mov	r5, sl
   632c0:	bl	2e760 <fputs@plt+0x1d64c>
   632c4:	b	629b0 <fputs@plt+0x5189c>
   632c8:	ldr	r3, [fp, #100]	; 0x64
   632cc:	cmp	r3, #0
   632d0:	ble	6341c <fputs@plt+0x52308>
   632d4:	ldrsh	r5, [r5, #32]
   632d8:	add	r5, r5, r3
   632dc:	b	62978 <fputs@plt+0x51864>
   632e0:	str	r2, [sp]
   632e4:	mov	r3, sl
   632e8:	mov	r1, #25
   632ec:	mov	r0, r4
   632f0:	bl	2e760 <fputs@plt+0x1d64c>
   632f4:	b	63288 <fputs@plt+0x52174>
   632f8:	ldrb	r1, [r2, #1]
   632fc:	cmp	r1, #0
   63300:	beq	62984 <fputs@plt+0x51870>
   63304:	ldr	r3, [r3, #12]
   63308:	ldr	r2, [r2, #8]
   6330c:	mov	r0, r4
   63310:	str	sl, [sp]
   63314:	mov	r1, #47	; 0x2f
   63318:	mov	r5, sl
   6331c:	bl	2e760 <fputs@plt+0x1d64c>
   63320:	b	629b0 <fputs@plt+0x5189c>
   63324:	sub	r2, r3, #1
   63328:	uxtb	r2, r2
   6332c:	cmp	r2, #0
   63330:	add	r1, fp, r2, lsl #2
   63334:	strb	r2, [fp, #19]
   63338:	ldr	r6, [r1, #28]
   6333c:	beq	63800 <fputs@plt+0x526ec>
   63340:	sub	r3, r3, #2
   63344:	uxtb	r3, r3
   63348:	strb	r3, [fp, #19]
   6334c:	add	r3, fp, r3, lsl #2
   63350:	ldr	r5, [r3, #28]
   63354:	b	62f3c <fputs@plt+0x51e28>
   63358:	ldr	r5, [pc, #1244]	; 6383c <fputs@plt+0x52728>
   6335c:	add	r5, pc, r5
   63360:	add	r5, r5, #4
   63364:	b	62c50 <fputs@plt+0x51b3c>
   63368:	mov	r0, fp
   6336c:	bl	200f0 <fputs@plt+0xefdc>
   63370:	b	62f78 <fputs@plt+0x51e64>
   63374:	mov	r1, r6
   63378:	mov	r0, fp
   6337c:	bl	200f0 <fputs@plt+0xefdc>
   63380:	b	62fd4 <fputs@plt+0x51ec0>
   63384:	ldrsh	r2, [r5, #32]
   63388:	ldr	r1, [fp, #476]	; 0x1dc
   6338c:	mov	r0, r4
   63390:	sub	r2, r2, #-1073741823	; 0xc0000001
   63394:	mvn	r3, #1
   63398:	ldr	r2, [r1, r2, lsl #2]
   6339c:	mvn	r1, #0
   633a0:	mov	r5, sl
   633a4:	bl	24588 <fputs@plt+0x13474>
   633a8:	b	629b0 <fputs@plt+0x5189c>
   633ac:	mov	r6, #0
   633b0:	ldr	r5, [r1, #8]
   633b4:	mov	r3, r2
   633b8:	str	r6, [sp]
   633bc:	mov	r2, r6
   633c0:	mov	r1, #21
   633c4:	mov	r0, r4
   633c8:	bl	2e760 <fputs@plt+0x1d64c>
   633cc:	mov	r2, r5
   633d0:	mov	r3, r6
   633d4:	mov	r5, sl
   633d8:	mov	r1, r0
   633dc:	mov	r0, r4
   633e0:	bl	24588 <fputs@plt+0x13474>
   633e4:	b	629b0 <fputs@plt+0x5189c>
   633e8:	ldr	r3, [r0, #416]	; 0x1a0
   633ec:	mov	r1, #1
   633f0:	cmp	r3, #0
   633f4:	moveq	r3, r0
   633f8:	strb	r1, [r3, #21]
   633fc:	b	62d48 <fputs@plt+0x51c34>
   63400:	mov	r3, r2
   63404:	ldr	r1, [r1, #8]
   63408:	mov	r0, r4
   6340c:	mov	r2, #1
   63410:	mov	r5, sl
   63414:	bl	2fc80 <fputs@plt+0x1eb6c>
   63418:	b	629b0 <fputs@plt+0x5189c>
   6341c:	ldr	r3, [fp, #104]	; 0x68
   63420:	b	62990 <fputs@plt+0x5187c>
   63424:	mov	r6, r5
   63428:	mvn	r2, #0
   6342c:	b	62ac8 <fputs@plt+0x519b4>
   63430:	ldrh	r0, [r8, #2]
   63434:	tst	r0, #512	; 0x200
   63438:	bne	63664 <fputs@plt+0x52550>
   6343c:	ands	r3, r0, #1024	; 0x400
   63440:	bne	6374c <fputs@plt+0x52638>
   63444:	cmp	r6, #0
   63448:	ble	637d4 <fputs@plt+0x526c0>
   6344c:	str	r4, [sp, #32]
   63450:	str	sl, [sp, #36]	; 0x24
   63454:	mov	r9, r3
   63458:	mov	sl, r5
   6345c:	mov	r4, r3
   63460:	mov	r5, r3
   63464:	str	r3, [sp, #24]
   63468:	cmp	r9, #31
   6346c:	ble	63808 <fputs@plt+0x526f4>
   63470:	ldrh	r1, [r8, #2]
   63474:	clz	r2, r5
   63478:	lsr	r2, r2, #5
   6347c:	add	r9, r9, #1
   63480:	ands	r3, r2, r1, lsr #5
   63484:	bne	63768 <fputs@plt+0x52654>
   63488:	cmp	r6, r9
   6348c:	add	r4, r4, #20
   63490:	bne	63468 <fputs@plt+0x52354>
   63494:	cmp	r7, #0
   63498:	str	r5, [sp, #28]
   6349c:	ldr	r4, [sp, #32]
   634a0:	mov	r5, sl
   634a4:	moveq	r9, r7
   634a8:	ldr	sl, [sp, #36]	; 0x24
   634ac:	beq	63528 <fputs@plt+0x52414>
   634b0:	ldr	r3, [sp, #24]
   634b4:	cmp	r3, #0
   634b8:	ldrheq	r0, [r8, #2]
   634bc:	beq	63720 <fputs@plt+0x5260c>
   634c0:	ldr	r9, [fp, #76]	; 0x4c
   634c4:	ldrh	r0, [r8, #2]
   634c8:	add	r2, r6, r9
   634cc:	add	r9, r9, #1
   634d0:	str	r2, [fp, #76]	; 0x4c
   634d4:	tst	r0, #192	; 0xc0
   634d8:	beq	634f8 <fputs@plt+0x523e4>
   634dc:	ldr	r2, [r7, #4]
   634e0:	ldr	r1, [r2]
   634e4:	ldrb	r2, [r1]
   634e8:	and	r2, r2, #253	; 0xfd
   634ec:	cmp	r2, #152	; 0x98
   634f0:	biceq	r3, r0, #63	; 0x3f
   634f4:	strbeq	r3, [r1, #38]	; 0x26
   634f8:	ldr	r3, [fp, #108]	; 0x6c
   634fc:	mov	r2, #3
   63500:	add	r3, r3, #1
   63504:	str	r3, [fp, #108]	; 0x6c
   63508:	mov	r1, r7
   6350c:	str	r2, [sp]
   63510:	mov	r3, #0
   63514:	mov	r2, r9
   63518:	mov	r0, fp
   6351c:	bl	63ccc <fputs@plt+0x52bb8>
   63520:	mov	r0, fp
   63524:	bl	1ff24 <fputs@plt+0xee10>
   63528:	cmp	r6, #1
   6352c:	ble	63780 <fputs@plt+0x5266c>
   63530:	ldr	r3, [r5, #4]
   63534:	tst	r3, #128	; 0x80
   63538:	bne	63798 <fputs@plt+0x52684>
   6353c:	ldr	r3, [r7, #4]
   63540:	mov	r1, r8
   63544:	mov	r2, r6
   63548:	ldr	r3, [r3]
   6354c:	ldr	r0, [sp, #20]
   63550:	bl	26b74 <fputs@plt+0x15a60>
   63554:	mov	r8, r0
   63558:	ldrh	r3, [r8, #2]
   6355c:	tst	r3, #32
   63560:	beq	6359c <fputs@plt+0x52488>
   63564:	ldr	r3, [sp, #28]
   63568:	cmp	r3, #0
   6356c:	beq	637f0 <fputs@plt+0x526dc>
   63570:	mov	r3, #0
   63574:	mov	r2, r3
   63578:	str	r3, [sp]
   6357c:	mov	r1, #34	; 0x22
   63580:	mov	r0, r4
   63584:	bl	2e760 <fputs@plt+0x1d64c>
   63588:	ldr	r2, [sp, #28]
   6358c:	mvn	r3, #3
   63590:	mov	r1, r0
   63594:	mov	r0, r4
   63598:	bl	24588 <fputs@plt+0x13474>
   6359c:	mov	r3, r9
   635a0:	ldr	r2, [sp, #24]
   635a4:	mov	r1, #35	; 0x23
   635a8:	str	sl, [sp]
   635ac:	mov	r0, r4
   635b0:	bl	2e760 <fputs@plt+0x1d64c>
   635b4:	mvn	r3, #4
   635b8:	mov	r2, r8
   635bc:	mov	r1, r0
   635c0:	mov	r0, r4
   635c4:	bl	24588 <fputs@plt+0x13474>
   635c8:	ldr	r3, [r4]
   635cc:	ldrb	r3, [r3, #69]	; 0x45
   635d0:	cmp	r3, #0
   635d4:	beq	63788 <fputs@plt+0x52674>
   635d8:	ldr	r2, [sp, #24]
   635dc:	adds	r3, r6, #0
   635e0:	movne	r3, #1
   635e4:	cmp	r2, #0
   635e8:	movne	r3, #0
   635ec:	cmp	r3, #0
   635f0:	beq	62a88 <fputs@plt+0x51974>
   635f4:	mov	r2, r6
   635f8:	mov	r1, r9
   635fc:	mov	r0, fp
   63600:	bl	22234 <fputs@plt+0x11120>
   63604:	ldr	r3, [fp, #60]	; 0x3c
   63608:	cmp	r6, r3
   6360c:	ble	62a88 <fputs@plt+0x51974>
   63610:	str	r6, [fp, #60]	; 0x3c
   63614:	str	r9, [fp, #64]	; 0x40
   63618:	mov	r5, sl
   6361c:	b	629b0 <fputs@plt+0x5189c>
   63620:	ldmib	r1, {r1, r2}
   63624:	mov	r3, #1
   63628:	str	sl, [sp]
   6362c:	mov	r5, sl
   63630:	bl	42874 <fputs@plt+0x31760>
   63634:	b	629b0 <fputs@plt+0x5189c>
   63638:	ldr	r2, [r1, #8]
   6363c:	ldr	r1, [pc, #508]	; 63840 <fputs@plt+0x5272c>
   63640:	mov	r5, sl
   63644:	add	r1, pc, r1
   63648:	bl	39630 <fputs@plt+0x2851c>
   6364c:	b	629b0 <fputs@plt+0x5189c>
   63650:	ldr	r1, [pc, #492]	; 63844 <fputs@plt+0x52730>
   63654:	mov	r5, r3
   63658:	add	r1, pc, r1
   6365c:	bl	39630 <fputs@plt+0x2851c>
   63660:	b	62978 <fputs@plt+0x51864>
   63664:	ldr	r0, [r4, #24]
   63668:	str	r3, [sp, #20]
   6366c:	bl	2e640 <fputs@plt+0x1d52c>
   63670:	ldr	r1, [r7, #4]
   63674:	mov	r2, sl
   63678:	ldr	r1, [r1]
   6367c:	mov	r9, r0
   63680:	mov	r0, fp
   63684:	bl	63848 <fputs@plt+0x52734>
   63688:	ldr	r3, [sp, #20]
   6368c:	cmp	r6, #1
   63690:	movgt	r5, #1
   63694:	strgt	r3, [sp, #20]
   63698:	movgt	r8, #20
   6369c:	ble	63704 <fputs@plt+0x525f0>
   636a0:	ldr	r3, [sp, #20]
   636a4:	mov	r2, sl
   636a8:	str	r3, [sp]
   636ac:	mov	r1, #77	; 0x4d
   636b0:	mov	r3, r9
   636b4:	mov	r0, r4
   636b8:	bl	2e760 <fputs@plt+0x1d64c>
   636bc:	mov	r2, #1
   636c0:	mov	r1, sl
   636c4:	mov	r0, fp
   636c8:	bl	22234 <fputs@plt+0x11120>
   636cc:	ldr	r2, [r7, #4]
   636d0:	ldr	r3, [fp, #108]	; 0x6c
   636d4:	mov	r0, fp
   636d8:	add	r3, r3, #1
   636dc:	ldr	r1, [r2, r8]
   636e0:	str	r3, [fp, #108]	; 0x6c
   636e4:	mov	r2, sl
   636e8:	bl	63848 <fputs@plt+0x52734>
   636ec:	add	r5, r5, #1
   636f0:	mov	r0, fp
   636f4:	bl	1ff24 <fputs@plt+0xee10>
   636f8:	cmp	r6, r5
   636fc:	add	r8, r8, #20
   63700:	bne	636a0 <fputs@plt+0x5258c>
   63704:	ldr	r2, [r4, #24]
   63708:	mvn	r9, r9
   6370c:	ldr	r3, [r2, #120]	; 0x78
   63710:	cmp	r3, #0
   63714:	ldrne	r1, [r4, #32]
   63718:	strne	r1, [r3, r9, lsl #2]
   6371c:	b	62d14 <fputs@plt+0x51c00>
   63720:	ldr	r2, [fp, #60]	; 0x3c
   63724:	cmp	r6, r2
   63728:	bgt	637b8 <fputs@plt+0x526a4>
   6372c:	ldr	r9, [fp, #64]	; 0x40
   63730:	sub	r2, r2, r6
   63734:	add	r1, r6, r9
   63738:	mov	r3, #0
   6373c:	str	r2, [fp, #60]	; 0x3c
   63740:	str	r1, [fp, #64]	; 0x40
   63744:	str	r3, [sp, #24]
   63748:	b	634d4 <fputs@plt+0x523c0>
   6374c:	ldr	r3, [r7, #4]
   63750:	mov	r2, sl
   63754:	mov	r0, fp
   63758:	ldr	r1, [r3]
   6375c:	bl	626f8 <fputs@plt+0x515e4>
   63760:	mov	r5, r0
   63764:	b	629b0 <fputs@plt+0x5189c>
   63768:	ldr	r2, [r7, #4]
   6376c:	mov	r0, fp
   63770:	ldr	r1, [r2, r4]
   63774:	bl	3f3a4 <fputs@plt+0x2e290>
   63778:	mov	r5, r0
   6377c:	b	63488 <fputs@plt+0x52374>
   63780:	bne	63558 <fputs@plt+0x52444>
   63784:	b	6353c <fputs@plt+0x52428>
   63788:	mov	r0, r4
   6378c:	uxtb	r1, r6
   63790:	bl	1f968 <fputs@plt+0xe854>
   63794:	b	635d8 <fputs@plt+0x524c4>
   63798:	ldr	r3, [r7, #4]
   6379c:	mov	r1, r8
   637a0:	mov	r2, r6
   637a4:	ldr	r3, [r3, #20]
   637a8:	ldr	r0, [sp, #20]
   637ac:	bl	26b74 <fputs@plt+0x15a60>
   637b0:	mov	r8, r0
   637b4:	b	63558 <fputs@plt+0x52444>
   637b8:	ldr	r9, [fp, #76]	; 0x4c
   637bc:	mov	r3, #0
   637c0:	add	r2, r6, r9
   637c4:	str	r3, [sp, #24]
   637c8:	add	r9, r9, #1
   637cc:	str	r2, [fp, #76]	; 0x4c
   637d0:	b	634d4 <fputs@plt+0x523c0>
   637d4:	cmp	r7, #0
   637d8:	strne	r3, [sp, #28]
   637dc:	bne	63720 <fputs@plt+0x5260c>
   637e0:	tst	r0, #32
   637e4:	mov	r9, r7
   637e8:	str	r7, [sp, #24]
   637ec:	beq	6359c <fputs@plt+0x52488>
   637f0:	ldr	r3, [sp, #20]
   637f4:	ldr	r3, [r3, #8]
   637f8:	str	r3, [sp, #28]
   637fc:	b	63570 <fputs@plt+0x5245c>
   63800:	ldr	r5, [fp, #76]	; 0x4c
   63804:	b	62f34 <fputs@plt+0x51e20>
   63808:	ldr	r0, [r7, #4]
   6380c:	mov	r2, #0
   63810:	mov	r1, #1
   63814:	ldr	r0, [r0, r4]
   63818:	bl	23188 <fputs@plt+0x12074>
   6381c:	cmp	r0, #0
   63820:	movne	r2, #1
   63824:	ldrne	r3, [sp, #24]
   63828:	orrne	r3, r3, r2, lsl r9
   6382c:	strne	r3, [sp, #24]
   63830:	b	63470 <fputs@plt+0x5235c>
   63834:	andeq	r2, r3, r0, lsl #20
   63838:	andeq	r0, r0, r3, lsl r7
   6383c:	andeq	fp, r4, ip, ror #9
   63840:	andeq	r1, r3, r8, ror #27
   63844:	andeq	r1, r3, r8, lsl #28
   63848:	cmp	r1, #0
   6384c:	push	{r4, r5, lr}
   63850:	mov	r5, r0
   63854:	sub	sp, sp, #12
   63858:	mov	r4, r2
   6385c:	beq	6386c <fputs@plt+0x52758>
   63860:	ldrb	r3, [r1]
   63864:	cmp	r3, #157	; 0x9d
   63868:	beq	638ac <fputs@plt+0x52798>
   6386c:	mov	r2, r4
   63870:	mov	r0, r5
   63874:	bl	626f8 <fputs@plt+0x515e4>
   63878:	cmp	r4, r0
   6387c:	mov	r2, r0
   63880:	beq	638a4 <fputs@plt+0x52790>
   63884:	ldr	r0, [r5, #8]
   63888:	cmp	r0, #0
   6388c:	beq	638a4 <fputs@plt+0x52790>
   63890:	mov	r1, #0
   63894:	str	r1, [sp]
   63898:	mov	r3, r4
   6389c:	mov	r1, #31
   638a0:	bl	2e760 <fputs@plt+0x1d64c>
   638a4:	add	sp, sp, #12
   638a8:	pop	{r4, r5, pc}
   638ac:	ldr	r2, [r1, #28]
   638b0:	mov	r1, #0
   638b4:	ldr	r0, [r0, #8]
   638b8:	mov	r3, r4
   638bc:	str	r1, [sp]
   638c0:	mov	r1, #30
   638c4:	bl	2e760 <fputs@plt+0x1d64c>
   638c8:	b	638a4 <fputs@plt+0x52790>
   638cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   638d0:	mov	r6, r1
   638d4:	sub	sp, sp, #20
   638d8:	mov	r5, r0
   638dc:	mov	r9, r2
   638e0:	bl	221a4 <fputs@plt+0x11090>
   638e4:	ldr	r0, [r6, #56]	; 0x38
   638e8:	cmp	r0, #0
   638ec:	beq	639b8 <fputs@plt+0x528a4>
   638f0:	ldr	r4, [r5, #76]	; 0x4c
   638f4:	ldr	r7, [r5, #8]
   638f8:	add	r4, r4, #1
   638fc:	cmp	r7, #0
   63900:	str	r4, [r5, #76]	; 0x4c
   63904:	str	r4, [r6, #12]
   63908:	beq	63a2c <fputs@plt+0x52918>
   6390c:	add	r1, sp, #12
   63910:	bl	1fcec <fputs@plt+0xebd8>
   63914:	subs	r8, r0, #0
   63918:	bne	639c0 <fputs@plt+0x528ac>
   6391c:	mov	r2, r4
   63920:	ldr	r1, [r6, #56]	; 0x38
   63924:	mov	r0, r5
   63928:	bl	63848 <fputs@plt+0x52734>
   6392c:	mov	r3, r8
   63930:	mov	r2, r4
   63934:	mov	r1, #38	; 0x26
   63938:	str	r8, [sp]
   6393c:	mov	r0, r7
   63940:	bl	2e760 <fputs@plt+0x1d64c>
   63944:	str	r8, [sp]
   63948:	mov	r3, r9
   6394c:	mov	r2, r4
   63950:	mov	r1, #46	; 0x2e
   63954:	mov	r0, r7
   63958:	bl	2e760 <fputs@plt+0x1d64c>
   6395c:	ldr	r1, [r6, #60]	; 0x3c
   63960:	cmp	r1, #0
   63964:	beq	639b8 <fputs@plt+0x528a4>
   63968:	ldr	r8, [r5, #76]	; 0x4c
   6396c:	mov	r0, r5
   63970:	add	r9, r8, #1
   63974:	add	r8, r8, #2
   63978:	str	r9, [r6, #16]
   6397c:	mov	r2, r9
   63980:	str	r8, [r5, #76]	; 0x4c
   63984:	bl	63848 <fputs@plt+0x52734>
   63988:	mov	r3, #0
   6398c:	mov	r2, r9
   63990:	str	r3, [sp]
   63994:	mov	r1, #38	; 0x26
   63998:	mov	r0, r7
   6399c:	bl	2e760 <fputs@plt+0x1d64c>
   639a0:	str	r9, [sp]
   639a4:	mov	r3, r8
   639a8:	mov	r2, r4
   639ac:	mov	r0, r7
   639b0:	mov	r1, #139	; 0x8b
   639b4:	bl	2e760 <fputs@plt+0x1d64c>
   639b8:	add	sp, sp, #20
   639bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   639c0:	mov	r3, #0
   639c4:	ldr	r2, [sp, #12]
   639c8:	str	r3, [sp]
   639cc:	mov	r1, #22
   639d0:	mov	r3, r4
   639d4:	mov	r0, r7
   639d8:	bl	2e760 <fputs@plt+0x1d64c>
   639dc:	ldr	r2, [sp, #12]
   639e0:	cmp	r2, #0
   639e4:	beq	63a14 <fputs@plt+0x52900>
   639e8:	blt	6395c <fputs@plt+0x52848>
   639ec:	mov	r0, r2
   639f0:	asr	r1, r2, #31
   639f4:	bl	174f8 <fputs@plt+0x63e4>
   639f8:	ldrsh	r3, [r6, #6]
   639fc:	cmp	r3, r0
   63a00:	ldrgt	r3, [r6, #8]
   63a04:	strhgt	r0, [r6, #6]
   63a08:	orrgt	r3, r3, #16384	; 0x4000
   63a0c:	strgt	r3, [r6, #8]
   63a10:	b	6395c <fputs@plt+0x52848>
   63a14:	str	r2, [sp]
   63a18:	mov	r3, r9
   63a1c:	mov	r1, #13
   63a20:	mov	r0, r7
   63a24:	bl	2e760 <fputs@plt+0x1d64c>
   63a28:	b	6395c <fputs@plt+0x52848>
   63a2c:	mov	r0, r5
   63a30:	bl	2e7d4 <fputs@plt+0x1d6c0>
   63a34:	mov	r7, r0
   63a38:	ldr	r0, [r6, #56]	; 0x38
   63a3c:	b	6390c <fputs@plt+0x527f8>
   63a40:	push	{r4, r5, r6, r7, r8, lr}
   63a44:	mov	r3, #0
   63a48:	ldr	r4, [r0]
   63a4c:	mov	r6, r0
   63a50:	mov	r7, r2
   63a54:	mov	r0, r4
   63a58:	mov	r2, r3
   63a5c:	bl	263b8 <fputs@plt+0x152a4>
   63a60:	ldrb	r3, [r4, #69]	; 0x45
   63a64:	cmp	r3, #0
   63a68:	mov	r5, r0
   63a6c:	bne	63a80 <fputs@plt+0x5296c>
   63a70:	mov	r2, r7
   63a74:	mov	r0, r6
   63a78:	mov	r1, r5
   63a7c:	bl	63848 <fputs@plt+0x52734>
   63a80:	mov	r1, r5
   63a84:	mov	r0, r4
   63a88:	pop	{r4, r5, r6, r7, r8, lr}
   63a8c:	b	23a00 <fputs@plt+0x128ec>
   63a90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63a94:	sub	sp, sp, #44	; 0x2c
   63a98:	mov	r5, r0
   63a9c:	ldr	r4, [sp, #80]	; 0x50
   63aa0:	add	r8, sp, #8
   63aa4:	mov	sl, r1
   63aa8:	mov	fp, r2
   63aac:	mov	r0, r8
   63ab0:	mov	r2, #32
   63ab4:	mov	r1, #0
   63ab8:	mov	r9, r3
   63abc:	ldr	r6, [r5]
   63ac0:	ldr	r7, [sp, #84]	; 0x54
   63ac4:	bl	10ee0 <memset@plt>
   63ac8:	cmp	r4, #0
   63acc:	str	r5, [sp, #8]
   63ad0:	beq	63b28 <fputs@plt+0x52a14>
   63ad4:	ldrb	r3, [r4]
   63ad8:	cmp	r3, #27
   63adc:	beq	63b20 <fputs@plt+0x52a0c>
   63ae0:	mov	r1, r4
   63ae4:	mov	r0, r8
   63ae8:	bl	3aff0 <fputs@plt+0x29edc>
   63aec:	cmp	r0, #0
   63af0:	beq	63b28 <fputs@plt+0x52a14>
   63af4:	mov	r1, r4
   63af8:	mov	r0, r6
   63afc:	bl	23a00 <fputs@plt+0x128ec>
   63b00:	mov	r1, r7
   63b04:	mov	r0, r6
   63b08:	bl	23a00 <fputs@plt+0x128ec>
   63b0c:	ldr	r1, [sp, #88]	; 0x58
   63b10:	mov	r0, r6
   63b14:	bl	23a00 <fputs@plt+0x128ec>
   63b18:	add	sp, sp, #44	; 0x2c
   63b1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63b20:	mov	r3, #97	; 0x61
   63b24:	strb	r3, [r4]
   63b28:	cmp	r7, #0
   63b2c:	beq	63b5c <fputs@plt+0x52a48>
   63b30:	ldrb	r3, [r7]
   63b34:	cmp	r3, #27
   63b38:	beq	63b54 <fputs@plt+0x52a40>
   63b3c:	mov	r1, r7
   63b40:	mov	r0, r8
   63b44:	bl	3aff0 <fputs@plt+0x29edc>
   63b48:	cmp	r0, #0
   63b4c:	bne	63af4 <fputs@plt+0x529e0>
   63b50:	b	63b5c <fputs@plt+0x52a48>
   63b54:	mov	r3, #97	; 0x61
   63b58:	strb	r3, [r7]
   63b5c:	ldr	r3, [sp, #88]	; 0x58
   63b60:	cmp	r3, #0
   63b64:	beq	63b88 <fputs@plt+0x52a74>
   63b68:	ldrb	r3, [r3]
   63b6c:	cmp	r3, #27
   63b70:	beq	63c94 <fputs@plt+0x52b80>
   63b74:	mov	r0, r8
   63b78:	ldr	r1, [sp, #88]	; 0x58
   63b7c:	bl	3aff0 <fputs@plt+0x29edc>
   63b80:	cmp	r0, #0
   63b84:	bne	63af4 <fputs@plt+0x529e0>
   63b88:	cmp	r9, #0
   63b8c:	beq	63bbc <fputs@plt+0x52aa8>
   63b90:	ldrb	r3, [r9]
   63b94:	mov	r1, sl
   63b98:	mov	r0, r5
   63b9c:	cmp	r3, #97	; 0x61
   63ba0:	mov	r3, #0
   63ba4:	ldreq	r2, [r9, #8]
   63ba8:	movne	r2, #0
   63bac:	str	r3, [sp]
   63bb0:	bl	39730 <fputs@plt+0x2861c>
   63bb4:	cmp	r0, #0
   63bb8:	bne	63af4 <fputs@plt+0x529e0>
   63bbc:	ldr	r9, [r5, #8]
   63bc0:	cmp	r9, #0
   63bc4:	beq	63cbc <fputs@plt+0x52ba8>
   63bc8:	ldr	r3, [r5, #60]	; 0x3c
   63bcc:	mov	r1, r4
   63bd0:	cmp	r3, #3
   63bd4:	subgt	r3, r3, #4
   63bd8:	ldrgt	r8, [r5, #64]	; 0x40
   63bdc:	ldrle	r3, [r5, #76]	; 0x4c
   63be0:	addgt	r2, r8, #4
   63be4:	addle	r8, r3, #1
   63be8:	addle	r3, r3, #4
   63bec:	strgt	r2, [r5, #64]	; 0x40
   63bf0:	strgt	r3, [r5, #60]	; 0x3c
   63bf4:	strle	r3, [r5, #76]	; 0x4c
   63bf8:	mov	r2, r8
   63bfc:	mov	r0, r5
   63c00:	bl	63848 <fputs@plt+0x52734>
   63c04:	add	r2, r8, #1
   63c08:	mov	r1, r7
   63c0c:	mov	r0, r5
   63c10:	bl	63848 <fputs@plt+0x52734>
   63c14:	mov	r0, r5
   63c18:	add	r2, r8, #2
   63c1c:	ldr	r1, [sp, #88]	; 0x58
   63c20:	bl	63848 <fputs@plt+0x52734>
   63c24:	cmp	r9, #0
   63c28:	beq	63af4 <fputs@plt+0x529e0>
   63c2c:	ldrsb	r3, [fp]
   63c30:	add	r8, r8, #3
   63c34:	mov	r2, #0
   63c38:	sub	r3, r8, r3
   63c3c:	mov	r1, #35	; 0x23
   63c40:	str	r8, [sp]
   63c44:	mov	r0, r9
   63c48:	bl	2e760 <fputs@plt+0x1d64c>
   63c4c:	mvn	r3, #4
   63c50:	mov	r2, fp
   63c54:	mov	r1, r0
   63c58:	mov	r0, r9
   63c5c:	bl	24588 <fputs@plt+0x13474>
   63c60:	ldr	r3, [r9]
   63c64:	ldrb	r3, [r3, #69]	; 0x45
   63c68:	cmp	r3, #0
   63c6c:	beq	63cac <fputs@plt+0x52b98>
   63c70:	mov	r3, #0
   63c74:	sub	r2, sl, #24
   63c78:	mov	r0, r9
   63c7c:	clz	r2, r2
   63c80:	str	r3, [sp]
   63c84:	lsr	r2, r2, #5
   63c88:	mov	r1, #147	; 0x93
   63c8c:	bl	2e760 <fputs@plt+0x1d64c>
   63c90:	b	63af4 <fputs@plt+0x529e0>
   63c94:	ldr	r2, [sp, #88]	; 0x58
   63c98:	mov	r3, #97	; 0x61
   63c9c:	cmp	r9, #0
   63ca0:	strb	r3, [r2]
   63ca4:	bne	63b90 <fputs@plt+0x52a7c>
   63ca8:	b	63bbc <fputs@plt+0x52aa8>
   63cac:	ldrb	r1, [fp]
   63cb0:	mov	r0, r9
   63cb4:	bl	1f968 <fputs@plt+0xe854>
   63cb8:	b	63c70 <fputs@plt+0x52b5c>
   63cbc:	mov	r0, r5
   63cc0:	bl	2e7d4 <fputs@plt+0x1d6c0>
   63cc4:	mov	r9, r0
   63cc8:	b	63bc8 <fputs@plt+0x52ab4>
   63ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63cd0:	sub	sp, sp, #44	; 0x2c
   63cd4:	ldrb	lr, [r0, #23]
   63cd8:	ldrb	ip, [sp, #80]	; 0x50
   63cdc:	ldr	r4, [r1, #4]
   63ce0:	ldr	r8, [r0, #8]
   63ce4:	tst	ip, #1
   63ce8:	moveq	r7, #31
   63cec:	movne	r7, #30
   63cf0:	cmp	lr, #0
   63cf4:	ldr	lr, [r1]
   63cf8:	andeq	ip, ip, #253	; 0xfd
   63cfc:	str	lr, [sp, #32]
   63d00:	ldr	lr, [sp, #32]
   63d04:	str	r4, [sp, #12]
   63d08:	cmp	lr, #0
   63d0c:	ble	63e44 <fputs@plt+0x52d30>
   63d10:	str	r3, [sp, #28]
   63d14:	ldr	r3, [pc, #388]	; 63ea0 <fputs@plt+0x52d8c>
   63d18:	mov	r5, #0
   63d1c:	add	r3, pc, r3
   63d20:	add	r3, r3, #4
   63d24:	str	r3, [sp, #36]	; 0x24
   63d28:	and	r3, ip, #2
   63d2c:	mov	fp, r1
   63d30:	str	r0, [sp, #20]
   63d34:	mov	r4, r2
   63d38:	add	sl, lr, r2
   63d3c:	mov	r6, r5
   63d40:	and	r9, ip, #4
   63d44:	str	r3, [sp, #16]
   63d48:	b	63d90 <fputs@plt+0x52c7c>
   63d4c:	ldr	r3, [fp, #4]
   63d50:	add	r3, r3, r5
   63d54:	ldrh	r2, [r3, #16]
   63d58:	cmp	r2, #0
   63d5c:	beq	63d98 <fputs@plt+0x52c84>
   63d60:	ldr	r3, [sp, #28]
   63d64:	str	r6, [sp]
   63d68:	add	r2, r2, r3
   63d6c:	sub	r2, r2, #1
   63d70:	mov	r3, r4
   63d74:	mov	r1, r7
   63d78:	mov	r0, r8
   63d7c:	bl	2e760 <fputs@plt+0x1d64c>
   63d80:	add	r4, r4, #1
   63d84:	cmp	r4, sl
   63d88:	add	r5, r5, #20
   63d8c:	beq	63e44 <fputs@plt+0x52d30>
   63d90:	cmp	r9, #0
   63d94:	bne	63d4c <fputs@plt+0x52c38>
   63d98:	ldr	r3, [sp, #16]
   63d9c:	cmp	r3, #0
   63da0:	ldr	r3, [sp, #12]
   63da4:	ldr	r3, [r3, r5]
   63da8:	beq	63dcc <fputs@plt+0x52cb8>
   63dac:	mov	r0, r3
   63db0:	mov	r2, r6
   63db4:	mov	r1, #1
   63db8:	str	r3, [sp, #24]
   63dbc:	bl	23188 <fputs@plt+0x12074>
   63dc0:	ldr	r3, [sp, #24]
   63dc4:	cmp	r0, #0
   63dc8:	bne	63e50 <fputs@plt+0x52d3c>
   63dcc:	mov	r1, r3
   63dd0:	mov	r2, r4
   63dd4:	ldr	r0, [sp, #20]
   63dd8:	bl	626f8 <fputs@plt+0x515e4>
   63ddc:	cmp	r4, r0
   63de0:	beq	63d80 <fputs@plt+0x52c6c>
   63de4:	cmp	r7, #30
   63de8:	bne	63e1c <fputs@plt+0x52d08>
   63dec:	ldr	r3, [r8]
   63df0:	ldrb	r3, [r3, #69]	; 0x45
   63df4:	cmp	r3, #0
   63df8:	ldreq	r2, [r8, #32]
   63dfc:	ldreq	r3, [r8, #4]
   63e00:	subeq	r2, r2, #1
   63e04:	ldrne	r3, [sp, #36]	; 0x24
   63e08:	addeq	r2, r2, r2, lsl #2
   63e0c:	addeq	r3, r3, r2, lsl #2
   63e10:	ldrb	r2, [r3]
   63e14:	cmp	r2, #30
   63e18:	beq	63e68 <fputs@plt+0x52d54>
   63e1c:	mov	r2, r0
   63e20:	mov	r3, r4
   63e24:	str	r6, [sp]
   63e28:	mov	r1, r7
   63e2c:	mov	r0, r8
   63e30:	add	r4, r4, #1
   63e34:	bl	2e760 <fputs@plt+0x1d64c>
   63e38:	cmp	r4, sl
   63e3c:	add	r5, r5, #20
   63e40:	bne	63d90 <fputs@plt+0x52c7c>
   63e44:	ldr	r0, [sp, #32]
   63e48:	add	sp, sp, #44	; 0x2c
   63e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63e50:	mov	r1, r3
   63e54:	mov	r2, r4
   63e58:	mov	r3, r6
   63e5c:	ldr	r0, [sp, #20]
   63e60:	bl	3066c <fputs@plt+0x1f558>
   63e64:	b	63d80 <fputs@plt+0x52c6c>
   63e68:	ldr	r1, [r3, #12]
   63e6c:	ldr	r2, [r3, #4]
   63e70:	add	r2, r1, r2
   63e74:	add	r2, r2, #1
   63e78:	cmp	r0, r2
   63e7c:	bne	63e1c <fputs@plt+0x52d08>
   63e80:	ldr	r2, [r3, #8]
   63e84:	add	r2, r1, r2
   63e88:	add	r2, r2, #1
   63e8c:	cmp	r4, r2
   63e90:	addeq	r1, r1, #1
   63e94:	streq	r1, [r3, #12]
   63e98:	bne	63e1c <fputs@plt+0x52d08>
   63e9c:	b	63d80 <fputs@plt+0x52c6c>
   63ea0:	andeq	sl, r4, ip, lsr #22
   63ea4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63ea8:	mov	r6, r0
   63eac:	sub	sp, sp, #36	; 0x24
   63eb0:	ldr	r0, [r1]
   63eb4:	ldrb	r9, [r1, #28]
   63eb8:	ldr	ip, [sp, #84]	; 0x54
   63ebc:	ldr	r7, [r6, #76]	; 0x4c
   63ec0:	ldr	fp, [r0]
   63ec4:	mov	r4, r1
   63ec8:	mvn	r1, r9
   63ecc:	cmp	ip, #0
   63ed0:	and	r1, r1, #1
   63ed4:	str	r2, [sp, #12]
   63ed8:	ldr	r2, [sp, #80]	; 0x50
   63edc:	add	r0, r7, #1
   63ee0:	add	sl, r1, fp
   63ee4:	add	sl, sl, r2
   63ee8:	str	r0, [sp, #8]
   63eec:	ldrne	r2, [sp, #72]	; 0x48
   63ef0:	ldreq	r2, [sp, #8]
   63ef4:	ldr	r5, [r6, #8]
   63ef8:	subne	r7, r2, fp
   63efc:	addeq	r2, sl, r2
   63f00:	subne	r7, r7, r1
   63f04:	str	r0, [r6, #76]	; 0x4c
   63f08:	ldr	r8, [r4, #4]
   63f0c:	addeq	r7, r7, #2
   63f10:	streq	r2, [r6, #76]	; 0x4c
   63f14:	cmp	r3, #0
   63f18:	addne	r3, r3, #1
   63f1c:	ldr	r0, [r5, #24]
   63f20:	strne	r3, [sp, #12]
   63f24:	str	r1, [sp, #20]
   63f28:	bl	2e640 <fputs@plt+0x1d52c>
   63f2c:	mov	r3, #5
   63f30:	ldr	r1, [r4]
   63f34:	and	r9, r9, #1
   63f38:	str	r3, [sp]
   63f3c:	mov	r2, r7
   63f40:	ldr	r3, [sp, #76]	; 0x4c
   63f44:	str	r0, [r4, #24]
   63f48:	mov	r0, r6
   63f4c:	bl	63ccc <fputs@plt+0x52bb8>
   63f50:	cmp	r9, #0
   63f54:	beq	64284 <fputs@plt+0x53170>
   63f58:	ldr	r3, [sp, #84]	; 0x54
   63f5c:	cmp	r3, #0
   63f60:	beq	64264 <fputs@plt+0x53150>
   63f64:	ldr	r3, [sp, #8]
   63f68:	add	r2, r8, r7
   63f6c:	str	r3, [sp]
   63f70:	mov	r1, #49	; 0x31
   63f74:	sub	r3, sl, r8
   63f78:	mov	r0, r5
   63f7c:	bl	2e760 <fputs@plt+0x1d64c>
   63f80:	cmp	r8, #0
   63f84:	ble	64188 <fputs@plt+0x53074>
   63f88:	ldr	r3, [r6, #76]	; 0x4c
   63f8c:	ldr	r2, [r4, #4]
   63f90:	cmp	r9, #0
   63f94:	str	r2, [sp, #24]
   63f98:	add	r2, r3, r2
   63f9c:	add	r3, r3, #1
   63fa0:	str	r3, [sp, #16]
   63fa4:	movne	r3, #0
   63fa8:	str	r2, [r6, #76]	; 0x4c
   63fac:	moveq	r3, r9
   63fb0:	ldrne	r2, [r4, #8]
   63fb4:	streq	r9, [sp]
   63fb8:	addeq	r2, fp, r7
   63fbc:	moveq	r1, #46	; 0x2e
   63fc0:	strne	r3, [sp]
   63fc4:	movne	r1, #59	; 0x3b
   63fc8:	mov	r0, r5
   63fcc:	bl	2e760 <fputs@plt+0x1d64c>
   63fd0:	ldr	r2, [r4, #4]
   63fd4:	mov	r3, r7
   63fd8:	str	r2, [sp]
   63fdc:	mov	r1, #42	; 0x2a
   63fe0:	ldr	r2, [sp, #16]
   63fe4:	str	r0, [sp, #28]
   63fe8:	mov	r0, r5
   63fec:	bl	2e760 <fputs@plt+0x1d64c>
   63ff0:	ldr	r9, [r4, #20]
   63ff4:	ldr	r3, [r5]
   63ff8:	cmp	r9, #0
   63ffc:	ldrb	r3, [r3, #69]	; 0x45
   64000:	ldrlt	r9, [r5, #32]
   64004:	sublt	r9, r9, #1
   64008:	cmp	r3, #0
   6400c:	bne	641c4 <fputs@plt+0x530b0>
   64010:	add	r9, r9, r9, lsl #2
   64014:	ldr	r3, [r5, #4]
   64018:	add	r9, r3, r9, lsl #2
   6401c:	ldr	r3, [r6]
   64020:	ldrb	sl, [r3, #69]	; 0x45
   64024:	cmp	sl, #0
   64028:	bne	641bc <fputs@plt+0x530a8>
   6402c:	ldr	r3, [sp, #24]
   64030:	ldr	r2, [sp, #20]
   64034:	sub	r3, fp, r3
   64038:	add	r3, r3, r2
   6403c:	ldr	fp, [r9, #16]
   64040:	ldr	r2, [sp, #80]	; 0x50
   64044:	mov	r1, sl
   64048:	add	r3, r3, r2
   6404c:	str	r3, [r9, #8]
   64050:	ldrh	r2, [fp, #6]
   64054:	ldr	r0, [fp, #16]
   64058:	bl	10ee0 <memset@plt>
   6405c:	mov	r2, fp
   64060:	mvn	r3, #5
   64064:	mvn	r1, #0
   64068:	mov	r0, r5
   6406c:	bl	24588 <fputs@plt+0x13474>
   64070:	ldrh	r3, [fp, #8]
   64074:	mov	r2, r8
   64078:	ldr	r1, [r4]
   6407c:	sub	r3, r3, #1
   64080:	mov	r0, r6
   64084:	bl	412b0 <fputs@plt+0x3019c>
   64088:	mov	r3, sl
   6408c:	mov	r1, #43	; 0x2b
   64090:	str	r0, [r9, #16]
   64094:	ldr	r8, [r5, #32]
   64098:	mov	r0, r5
   6409c:	add	r2, r8, #1
   640a0:	str	r2, [sp]
   640a4:	bl	2e760 <fputs@plt+0x1d64c>
   640a8:	ldr	r0, [r5, #24]
   640ac:	bl	2e640 <fputs@plt+0x1d52c>
   640b0:	ldr	r1, [r6, #76]	; 0x4c
   640b4:	add	r1, r1, #1
   640b8:	mov	r2, r1
   640bc:	str	r0, [r4, #16]
   640c0:	mov	r3, r0
   640c4:	str	sl, [sp]
   640c8:	mov	r0, r5
   640cc:	str	r1, [r6, #76]	; 0x4c
   640d0:	str	r1, [r4, #12]
   640d4:	mov	r1, #14
   640d8:	bl	2e760 <fputs@plt+0x1d64c>
   640dc:	ldr	r2, [r4, #8]
   640e0:	mov	r3, sl
   640e4:	str	sl, [sp]
   640e8:	mov	r1, #120	; 0x78
   640ec:	mov	r0, r5
   640f0:	bl	2e760 <fputs@plt+0x1d64c>
   640f4:	ldr	r3, [sp, #12]
   640f8:	cmp	r3, #0
   640fc:	bne	642d0 <fputs@plt+0x531bc>
   64100:	ldr	r1, [r5, #32]
   64104:	ldr	r0, [r5, #24]
   64108:	ldr	r2, [r5]
   6410c:	sub	r3, r1, #1
   64110:	str	r3, [r0, #96]	; 0x60
   64114:	ldr	ip, [sp, #28]
   64118:	ldrb	r2, [r2, #69]	; 0x45
   6411c:	subs	r0, ip, #0
   64120:	movlt	r0, r3
   64124:	cmp	r2, #0
   64128:	bne	642a0 <fputs@plt+0x5318c>
   6412c:	add	r3, r0, r0, lsl #2
   64130:	ldr	r2, [r5, #4]
   64134:	add	r3, r2, r3, lsl #2
   64138:	str	r1, [r3, #8]
   6413c:	ldr	r2, [sp, #16]
   64140:	mov	r1, r7
   64144:	mov	r0, r6
   64148:	ldr	r3, [r4, #4]
   6414c:	bl	2ef68 <fputs@plt+0x1de54>
   64150:	ldr	r2, [r5, #32]
   64154:	ldr	r1, [r5]
   64158:	ldr	r0, [r5, #24]
   6415c:	sub	r3, r2, #1
   64160:	cmp	r8, #0
   64164:	str	r3, [r0, #96]	; 0x60
   64168:	ldrb	r1, [r1, #69]	; 0x45
   6416c:	movlt	r8, r3
   64170:	cmp	r1, #0
   64174:	bne	642c0 <fputs@plt+0x531ac>
   64178:	add	r8, r8, r8, lsl #2
   6417c:	ldr	r3, [r5, #4]
   64180:	add	r8, r3, r8, lsl #2
   64184:	str	r2, [r8, #8]
   64188:	ldrb	r3, [r4, #28]
   6418c:	mov	r6, #0
   64190:	ldr	r2, [r4, #8]
   64194:	tst	r3, #1
   64198:	movne	r1, #109	; 0x6d
   6419c:	ldr	r3, [sp, #8]
   641a0:	moveq	r1, #110	; 0x6e
   641a4:	str	r6, [sp]
   641a8:	mov	r0, r5
   641ac:	bl	2e760 <fputs@plt+0x1d64c>
   641b0:	ldr	r3, [sp, #12]
   641b4:	cmp	r3, r6
   641b8:	bne	641d4 <fputs@plt+0x530c0>
   641bc:	add	sp, sp, #36	; 0x24
   641c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   641c4:	ldr	r9, [pc, #288]	; 642ec <fputs@plt+0x531d8>
   641c8:	add	r9, pc, r9
   641cc:	add	r9, r9, #4
   641d0:	b	6401c <fputs@plt+0x52f08>
   641d4:	mov	r3, #1
   641d8:	ldr	r2, [sp, #12]
   641dc:	str	r3, [sp]
   641e0:	mov	r1, #140	; 0x8c
   641e4:	mov	r3, r6
   641e8:	mov	r0, r5
   641ec:	bl	2e760 <fputs@plt+0x1d64c>
   641f0:	ldr	r2, [r4, #8]
   641f4:	mov	r3, r6
   641f8:	mov	r1, #105	; 0x69
   641fc:	str	r6, [sp]
   64200:	mov	r7, r0
   64204:	mov	r0, r5
   64208:	bl	2e760 <fputs@plt+0x1d64c>
   6420c:	ldr	r2, [r4, #8]
   64210:	mov	r3, r6
   64214:	mov	r1, #95	; 0x5f
   64218:	str	r6, [sp]
   6421c:	mov	r0, r5
   64220:	bl	2e760 <fputs@plt+0x1d64c>
   64224:	ldr	r2, [r5, #32]
   64228:	ldr	r1, [r5]
   6422c:	ldr	r0, [r5, #24]
   64230:	sub	r3, r2, #1
   64234:	cmp	r7, r6
   64238:	str	r3, [r0, #96]	; 0x60
   6423c:	ldrb	r1, [r1, #69]	; 0x45
   64240:	movlt	r7, r3
   64244:	cmp	r1, r6
   64248:	bne	642b0 <fputs@plt+0x5319c>
   6424c:	add	r7, r7, r7, lsl #2
   64250:	ldr	r3, [r5, #4]
   64254:	add	r7, r3, r7, lsl #2
   64258:	str	r2, [r7, #8]
   6425c:	add	sp, sp, #36	; 0x24
   64260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64264:	ldr	r3, [sp, #20]
   64268:	add	r2, fp, r7
   6426c:	add	r2, r2, r3
   64270:	ldr	r1, [sp, #72]	; 0x48
   64274:	ldr	r3, [sp, #80]	; 0x50
   64278:	mov	r0, r6
   6427c:	bl	2ef68 <fputs@plt+0x1de54>
   64280:	b	63f64 <fputs@plt+0x52e50>
   64284:	ldr	r2, [r4, #8]
   64288:	add	r3, fp, r7
   6428c:	str	r9, [sp]
   64290:	mov	r1, #73	; 0x49
   64294:	mov	r0, r5
   64298:	bl	2e760 <fputs@plt+0x1d64c>
   6429c:	b	63f58 <fputs@plt+0x52e44>
   642a0:	ldr	r3, [pc, #72]	; 642f0 <fputs@plt+0x531dc>
   642a4:	add	r3, pc, r3
   642a8:	add	r3, r3, #4
   642ac:	b	64138 <fputs@plt+0x53024>
   642b0:	ldr	r7, [pc, #60]	; 642f4 <fputs@plt+0x531e0>
   642b4:	add	r7, pc, r7
   642b8:	add	r7, r7, #4
   642bc:	b	64258 <fputs@plt+0x53144>
   642c0:	ldr	r8, [pc, #48]	; 642f8 <fputs@plt+0x531e4>
   642c4:	add	r8, pc, r8
   642c8:	add	r8, r8, #4
   642cc:	b	64184 <fputs@plt+0x53070>
   642d0:	ldr	r3, [r4, #24]
   642d4:	ldr	r2, [sp, #12]
   642d8:	str	sl, [sp]
   642dc:	mov	r1, #46	; 0x2e
   642e0:	mov	r0, r5
   642e4:	bl	2e760 <fputs@plt+0x1d64c>
   642e8:	b	64100 <fputs@plt+0x52fec>
   642ec:	andeq	sl, r4, r0, lsl #13
   642f0:	andeq	sl, r4, r4, lsr #11
   642f4:	muleq	r4, r4, r5
   642f8:	andeq	sl, r4, r4, lsl #11
   642fc:	push	{r4, r5, r6, r7, r8, lr}
   64300:	subs	r4, r1, #0
   64304:	mov	r6, r0
   64308:	mov	r5, r2
   6430c:	bne	64330 <fputs@plt+0x5321c>
   64310:	b	6433c <fputs@plt+0x53228>
   64314:	tst	r3, #262144	; 0x40000
   64318:	ldrne	r3, [r4, #20]
   6431c:	ldreq	r4, [r4, #12]
   64320:	ldrne	r3, [r3, #4]
   64324:	ldrne	r4, [r3]
   64328:	cmp	r4, #0
   6432c:	beq	6433c <fputs@plt+0x53228>
   64330:	ldr	r3, [r4, #4]
   64334:	tst	r3, #4096	; 0x1000
   64338:	bne	64314 <fputs@plt+0x53200>
   6433c:	ldrb	r3, [r6, #23]
   64340:	cmp	r3, #0
   64344:	beq	643d8 <fputs@plt+0x532c4>
   64348:	ldrb	r3, [r4]
   6434c:	cmp	r3, #157	; 0x9d
   64350:	beq	643d8 <fputs@plt+0x532c4>
   64354:	mov	r2, #0
   64358:	mov	r1, #2
   6435c:	mov	r0, r4
   64360:	bl	23188 <fputs@plt+0x12074>
   64364:	cmp	r0, #0
   64368:	beq	643d8 <fputs@plt+0x532c4>
   6436c:	ldr	r3, [r6, #324]	; 0x144
   64370:	mov	r2, #0
   64374:	cmp	r3, r2
   64378:	str	r2, [r5]
   6437c:	beq	64448 <fputs@plt+0x53334>
   64380:	ldr	r7, [r3]
   64384:	ldr	r5, [r3, #4]
   64388:	cmp	r7, r2
   6438c:	ble	64448 <fputs@plt+0x53334>
   64390:	mvn	r8, #0
   64394:	b	643a4 <fputs@plt+0x53290>
   64398:	subs	r7, r7, #1
   6439c:	add	r5, r5, #20
   643a0:	beq	64448 <fputs@plt+0x53334>
   643a4:	ldrb	r3, [r5, #13]
   643a8:	tst	r3, #4
   643ac:	beq	64398 <fputs@plt+0x53284>
   643b0:	ldr	r0, [r5]
   643b4:	cmp	r0, #0
   643b8:	beq	64398 <fputs@plt+0x53284>
   643bc:	mov	r2, r8
   643c0:	mov	r1, r4
   643c4:	bl	21528 <fputs@plt+0x10414>
   643c8:	cmp	r0, #0
   643cc:	bne	64398 <fputs@plt+0x53284>
   643d0:	ldr	r4, [r5, #16]
   643d4:	b	64430 <fputs@plt+0x5331c>
   643d8:	ldrb	r3, [r6, #19]
   643dc:	mov	r1, r4
   643e0:	mov	r0, r6
   643e4:	cmp	r3, #0
   643e8:	subne	r3, r3, #1
   643ec:	ldreq	r7, [r6, #76]	; 0x4c
   643f0:	uxtbne	r3, r3
   643f4:	strbne	r3, [r6, #19]
   643f8:	addne	r3, r6, r3, lsl #2
   643fc:	addeq	r7, r7, #1
   64400:	ldrne	r7, [r3, #28]
   64404:	streq	r7, [r6, #76]	; 0x4c
   64408:	mov	r2, r7
   6440c:	bl	626f8 <fputs@plt+0x515e4>
   64410:	cmp	r0, r7
   64414:	mov	r4, r0
   64418:	streq	r7, [r5]
   6441c:	beq	64430 <fputs@plt+0x5331c>
   64420:	cmp	r7, #0
   64424:	bne	64438 <fputs@plt+0x53324>
   64428:	mov	r3, #0
   6442c:	str	r3, [r5]
   64430:	mov	r0, r4
   64434:	pop	{r4, r5, r6, r7, r8, pc}
   64438:	mov	r1, r7
   6443c:	mov	r0, r6
   64440:	bl	200f0 <fputs@plt+0xefdc>
   64444:	b	64428 <fputs@plt+0x53314>
   64448:	ldr	r3, [r6, #76]	; 0x4c
   6444c:	mov	r1, r4
   64450:	add	r4, r3, #1
   64454:	str	r4, [r6, #76]	; 0x4c
   64458:	mov	r0, r6
   6445c:	mov	r2, r4
   64460:	mov	r3, #1
   64464:	bl	3066c <fputs@plt+0x1f558>
   64468:	b	64430 <fputs@plt+0x5331c>
   6446c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64470:	sub	sp, sp, #60	; 0x3c
   64474:	cmp	r2, r3
   64478:	str	r3, [sp, #28]
   6447c:	mov	r3, #0
   64480:	str	r3, [sp, #48]	; 0x30
   64484:	mov	sl, r2
   64488:	addne	r3, sp, #48	; 0x30
   6448c:	mov	r2, #3
   64490:	mov	r6, r0
   64494:	mov	r5, r1
   64498:	ldr	r4, [r0, #8]
   6449c:	bl	5ab70 <fputs@plt+0x49a5c>
   644a0:	mov	r8, r0
   644a4:	mov	r0, r5
   644a8:	bl	19310 <fputs@plt+0x81fc>
   644ac:	ldrb	r3, [r6, #19]
   644b0:	ldr	r2, [r6, #108]	; 0x6c
   644b4:	cmp	r3, #0
   644b8:	subne	r3, r3, #1
   644bc:	ldreq	r7, [r6, #76]	; 0x4c
   644c0:	uxtbne	r3, r3
   644c4:	strbne	r3, [r6, #19]
   644c8:	addne	r3, r6, r3, lsl #2
   644cc:	add	r2, r2, #1
   644d0:	str	r2, [r6, #108]	; 0x6c
   644d4:	ldrne	r7, [r3, #28]
   644d8:	addeq	r7, r7, #1
   644dc:	streq	r7, [r6, #76]	; 0x4c
   644e0:	mov	r2, r7
   644e4:	ldr	r1, [r5, #12]
   644e8:	strb	r0, [sp, #47]	; 0x2f
   644ec:	mov	r0, r6
   644f0:	bl	63848 <fputs@plt+0x52734>
   644f4:	cmp	r8, #5
   644f8:	beq	646c0 <fputs@plt+0x535ac>
   644fc:	ldr	r0, [r5, #12]
   64500:	bl	18b80 <fputs@plt+0x7a6c>
   64504:	cmp	r0, #0
   64508:	beq	645a0 <fputs@plt+0x5348c>
   6450c:	ldr	r3, [sp, #28]
   64510:	cmp	sl, r3
   64514:	beq	6499c <fputs@plt+0x53888>
   64518:	mov	r9, #0
   6451c:	mov	r3, r9
   64520:	mov	r2, r7
   64524:	mov	r1, #77	; 0x4d
   64528:	str	r9, [sp]
   6452c:	mov	r0, r4
   64530:	bl	2e760 <fputs@plt+0x1d64c>
   64534:	ldr	r2, [r5, #28]
   64538:	mov	r3, sl
   6453c:	mov	r1, #108	; 0x6c
   64540:	str	r9, [sp]
   64544:	mov	fp, r0
   64548:	mov	r0, r4
   6454c:	bl	2e760 <fputs@plt+0x1d64c>
   64550:	mov	r2, r9
   64554:	ldr	r3, [sp, #28]
   64558:	mov	r1, #13
   6455c:	str	r9, [sp]
   64560:	mov	r0, r4
   64564:	bl	2e760 <fputs@plt+0x1d64c>
   64568:	ldr	r2, [r4, #32]
   6456c:	ldr	r1, [r4]
   64570:	ldr	r0, [r4, #24]
   64574:	sub	r3, r2, #1
   64578:	cmp	fp, r9
   6457c:	str	r3, [r0, #96]	; 0x60
   64580:	ldrb	r1, [r1, #69]	; 0x45
   64584:	movlt	fp, r3
   64588:	cmp	r1, r9
   6458c:	bne	64920 <fputs@plt+0x5380c>
   64590:	add	fp, fp, fp, lsl #2
   64594:	ldr	r3, [r4, #4]
   64598:	add	fp, r3, fp, lsl #2
   6459c:	str	r2, [fp, #8]
   645a0:	cmp	r8, #1
   645a4:	beq	648d8 <fputs@plt+0x537c4>
   645a8:	mov	r8, #0
   645ac:	mov	r3, #1
   645b0:	mov	r2, r7
   645b4:	mov	r1, #48	; 0x30
   645b8:	str	r8, [sp]
   645bc:	mov	r0, r4
   645c0:	bl	2e760 <fputs@plt+0x1d64c>
   645c4:	mov	r3, #1
   645c8:	add	r2, sp, #47	; 0x2f
   645cc:	mov	r1, r0
   645d0:	mov	r0, r4
   645d4:	bl	24588 <fputs@plt+0x13474>
   645d8:	ldr	r3, [sp, #48]	; 0x30
   645dc:	ldr	r2, [r5, #28]
   645e0:	cmp	r3, r8
   645e4:	bne	64628 <fputs@plt+0x53514>
   645e8:	mov	r1, #1
   645ec:	str	r1, [sp, #4]
   645f0:	str	r7, [sp]
   645f4:	mov	r3, sl
   645f8:	mov	r0, r4
   645fc:	mov	r1, #68	; 0x44
   64600:	bl	2e83c <fputs@plt+0x1d728>
   64604:	cmp	r7, #0
   64608:	beq	64618 <fputs@plt+0x53504>
   6460c:	mov	r1, r7
   64610:	mov	r0, r6
   64614:	bl	200f0 <fputs@plt+0xefdc>
   64618:	mov	r0, r6
   6461c:	bl	1ff24 <fputs@plt+0xee10>
   64620:	add	sp, sp, #60	; 0x3c
   64624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64628:	mov	r3, r8
   6462c:	mov	r1, #69	; 0x45
   64630:	str	r7, [sp]
   64634:	mov	r0, r4
   64638:	bl	2e760 <fputs@plt+0x1d64c>
   6463c:	mvn	r3, #13
   64640:	mov	r2, #1
   64644:	mov	r5, r0
   64648:	mov	r1, r0
   6464c:	mov	r0, r4
   64650:	bl	24588 <fputs@plt+0x13474>
   64654:	ldr	r2, [sp, #48]	; 0x30
   64658:	ldr	r3, [sp, #28]
   6465c:	mov	r1, #76	; 0x4c
   64660:	str	r8, [sp]
   64664:	mov	r0, r4
   64668:	bl	2e760 <fputs@plt+0x1d64c>
   6466c:	mov	r3, sl
   64670:	mov	r2, r8
   64674:	mov	r1, #13
   64678:	str	r8, [sp]
   6467c:	mov	r0, r4
   64680:	bl	2e760 <fputs@plt+0x1d64c>
   64684:	ldr	r2, [r4, #32]
   64688:	ldr	r1, [r4]
   6468c:	ldr	r0, [r4, #24]
   64690:	sub	r3, r2, #1
   64694:	cmp	r5, #0
   64698:	str	r3, [r0, #96]	; 0x60
   6469c:	ldrb	r1, [r1, #69]	; 0x45
   646a0:	movlt	r5, r3
   646a4:	cmp	r1, #0
   646a8:	bne	64910 <fputs@plt+0x537fc>
   646ac:	add	r5, r5, r5, lsl #2
   646b0:	ldr	r3, [r4, #4]
   646b4:	add	r5, r3, r5, lsl #2
   646b8:	str	r2, [r5, #8]
   646bc:	b	64604 <fputs@plt+0x534f0>
   646c0:	ldr	r1, [r5, #12]
   646c4:	mov	r0, r6
   646c8:	ldr	r8, [r5, #20]
   646cc:	bl	3f3a4 <fputs@plt+0x2e290>
   646d0:	str	r0, [sp, #16]
   646d4:	ldr	r0, [r4, #24]
   646d8:	bl	2e640 <fputs@plt+0x1d52c>
   646dc:	ldr	r3, [sp, #28]
   646e0:	cmp	sl, r3
   646e4:	str	r0, [sp, #12]
   646e8:	beq	649bc <fputs@plt+0x538a8>
   646ec:	ldrb	r3, [r6, #19]
   646f0:	mov	r2, r7
   646f4:	mov	r1, #85	; 0x55
   646f8:	cmp	r3, #0
   646fc:	subne	r3, r3, #1
   64700:	ldreq	fp, [r6, #76]	; 0x4c
   64704:	uxtbne	r3, r3
   64708:	strbne	r3, [r6, #19]
   6470c:	addne	r3, r6, r3, lsl #2
   64710:	addeq	r3, fp, #1
   64714:	ldrne	r3, [r3, #28]
   64718:	streq	r3, [r6, #76]	; 0x4c
   6471c:	streq	r3, [sp, #32]
   64720:	strne	r3, [sp, #32]
   64724:	ldr	r3, [sp, #32]
   64728:	mov	r0, r4
   6472c:	str	r3, [sp]
   64730:	mov	r3, r7
   64734:	bl	2e760 <fputs@plt+0x1d64c>
   64738:	ldr	r3, [r8]
   6473c:	cmp	r3, #0
   64740:	ble	64838 <fputs@plt+0x53724>
   64744:	ldr	r3, [sp, #28]
   64748:	str	sl, [sp, #36]	; 0x24
   6474c:	subs	r3, sl, r3
   64750:	movne	r3, #1
   64754:	str	r3, [sp, #20]
   64758:	add	r3, sp, #52	; 0x34
   6475c:	mov	r5, #0
   64760:	str	r3, [sp, #24]
   64764:	ldr	sl, [sp, #32]
   64768:	b	647e0 <fputs@plt+0x536cc>
   6476c:	ldr	r3, [r8]
   64770:	ldr	r2, [sp, #20]
   64774:	sub	r3, r3, #1
   64778:	cmp	r3, r5
   6477c:	orrgt	r2, r2, #1
   64780:	cmp	r2, #0
   64784:	str	r9, [sp]
   64788:	beq	6488c <fputs@plt+0x53778>
   6478c:	ldr	r3, [sp, #12]
   64790:	mov	r2, r7
   64794:	mov	r1, #79	; 0x4f
   64798:	mov	r0, r4
   6479c:	bl	2e760 <fputs@plt+0x1d64c>
   647a0:	mvn	r3, #3
   647a4:	ldr	r2, [sp, #16]
   647a8:	mov	r1, r0
   647ac:	mov	r0, r4
   647b0:	bl	24588 <fputs@plt+0x13474>
   647b4:	ldr	r3, [r4]
   647b8:	ldrb	r3, [r3, #69]	; 0x45
   647bc:	cmp	r3, #0
   647c0:	beq	6487c <fputs@plt+0x53768>
   647c4:	ldr	r1, [sp, #52]	; 0x34
   647c8:	cmp	r1, #0
   647cc:	bne	64870 <fputs@plt+0x5375c>
   647d0:	ldr	r3, [r8]
   647d4:	add	r5, r5, #1
   647d8:	cmp	r3, r5
   647dc:	ble	64834 <fputs@plt+0x53720>
   647e0:	ldr	r1, [r8, #4]
   647e4:	add	fp, r5, r5, lsl #2
   647e8:	ldr	r2, [sp, #24]
   647ec:	ldr	r1, [r1, fp, lsl #2]
   647f0:	mov	r0, r6
   647f4:	bl	642fc <fputs@plt+0x531e8>
   647f8:	cmp	sl, #0
   647fc:	mov	r9, r0
   64800:	beq	6476c <fputs@plt+0x53658>
   64804:	ldr	r2, [r8, #4]
   64808:	ldr	r0, [r2, fp, lsl #2]
   6480c:	bl	18b80 <fputs@plt+0x7a6c>
   64810:	cmp	r0, #0
   64814:	beq	6476c <fputs@plt+0x53658>
   64818:	str	sl, [sp]
   6481c:	mov	r3, r9
   64820:	mov	r2, sl
   64824:	mov	r1, #85	; 0x55
   64828:	mov	r0, r4
   6482c:	bl	2e760 <fputs@plt+0x1d64c>
   64830:	b	6476c <fputs@plt+0x53658>
   64834:	ldr	sl, [sp, #36]	; 0x24
   64838:	ldr	r3, [sp, #32]
   6483c:	cmp	r3, #0
   64840:	bne	64930 <fputs@plt+0x5381c>
   64844:	ldr	r2, [r4, #24]
   64848:	ldr	r3, [sp, #12]
   6484c:	ldr	r1, [r2, #120]	; 0x78
   64850:	mvn	r3, r3
   64854:	cmp	r1, #0
   64858:	ldrne	r0, [r4, #32]
   6485c:	strne	r0, [r1, r3, lsl #2]
   64860:	ldr	r3, [r4, #32]
   64864:	sub	r3, r3, #1
   64868:	str	r3, [r2, #96]	; 0x60
   6486c:	b	64604 <fputs@plt+0x534f0>
   64870:	mov	r0, r6
   64874:	bl	200f0 <fputs@plt+0xefdc>
   64878:	b	647d0 <fputs@plt+0x536bc>
   6487c:	ldrb	r1, [sp, #47]	; 0x2f
   64880:	mov	r0, r4
   64884:	bl	1f968 <fputs@plt+0xe854>
   64888:	b	647c4 <fputs@plt+0x536b0>
   6488c:	ldr	r3, [sp, #36]	; 0x24
   64890:	mov	r2, r7
   64894:	mov	r1, #78	; 0x4e
   64898:	mov	r0, r4
   6489c:	bl	2e760 <fputs@plt+0x1d64c>
   648a0:	mvn	r3, #3
   648a4:	ldr	r2, [sp, #16]
   648a8:	mov	r1, r0
   648ac:	mov	r0, r4
   648b0:	bl	24588 <fputs@plt+0x13474>
   648b4:	ldr	r3, [r4]
   648b8:	ldrb	r3, [r3, #69]	; 0x45
   648bc:	cmp	r3, #0
   648c0:	bne	647c4 <fputs@plt+0x536b0>
   648c4:	ldrb	r1, [sp, #47]	; 0x2f
   648c8:	mov	r0, r4
   648cc:	orr	r1, r1, #16
   648d0:	bl	1f968 <fputs@plt+0xe854>
   648d4:	b	647c4 <fputs@plt+0x536b0>
   648d8:	mov	r3, #0
   648dc:	str	r3, [sp]
   648e0:	mov	r2, r7
   648e4:	mov	r3, sl
   648e8:	mov	r1, #38	; 0x26
   648ec:	mov	r0, r4
   648f0:	bl	2e760 <fputs@plt+0x1d64c>
   648f4:	ldr	r2, [r5, #28]
   648f8:	mov	r3, sl
   648fc:	str	r7, [sp]
   64900:	mov	r0, r4
   64904:	mov	r1, #70	; 0x46
   64908:	bl	2e760 <fputs@plt+0x1d64c>
   6490c:	b	64604 <fputs@plt+0x534f0>
   64910:	ldr	r5, [pc, #188]	; 649d4 <fputs@plt+0x538c0>
   64914:	add	r5, pc, r5
   64918:	add	r5, r5, #4
   6491c:	b	646b8 <fputs@plt+0x535a4>
   64920:	ldr	fp, [pc, #176]	; 649d8 <fputs@plt+0x538c4>
   64924:	add	fp, pc, fp
   64928:	add	fp, fp, #4
   6492c:	b	6459c <fputs@plt+0x53488>
   64930:	mov	r5, #0
   64934:	ldr	r3, [sp, #28]
   64938:	ldr	r2, [sp, #32]
   6493c:	str	r5, [sp]
   64940:	mov	r1, #76	; 0x4c
   64944:	mov	r0, r4
   64948:	bl	2e760 <fputs@plt+0x1d64c>
   6494c:	mov	r2, r5
   64950:	mov	r3, sl
   64954:	str	r5, [sp]
   64958:	mov	r1, #13
   6495c:	mov	r0, r4
   64960:	bl	2e760 <fputs@plt+0x1d64c>
   64964:	ldr	r2, [r4, #24]
   64968:	ldr	r3, [sp, #12]
   6496c:	ldr	r1, [r2, #120]	; 0x78
   64970:	mvn	r3, r3
   64974:	cmp	r1, r5
   64978:	ldrne	r0, [r4, #32]
   6497c:	strne	r0, [r1, r3, lsl #2]
   64980:	ldr	r3, [r4, #32]
   64984:	ldr	r1, [sp, #32]
   64988:	sub	r3, r3, #1
   6498c:	str	r3, [r2, #96]	; 0x60
   64990:	mov	r0, r6
   64994:	bl	200f0 <fputs@plt+0xefdc>
   64998:	b	64604 <fputs@plt+0x534f0>
   6499c:	mov	r3, #0
   649a0:	str	r3, [sp]
   649a4:	mov	r2, r7
   649a8:	mov	r3, sl
   649ac:	mov	r1, #76	; 0x4c
   649b0:	mov	r0, r4
   649b4:	bl	2e760 <fputs@plt+0x1d64c>
   649b8:	b	645a0 <fputs@plt+0x5348c>
   649bc:	ldr	r3, [r8]
   649c0:	cmp	r3, #0
   649c4:	movgt	r3, #0
   649c8:	strgt	r3, [sp, #32]
   649cc:	bgt	64744 <fputs@plt+0x53630>
   649d0:	b	64844 <fputs@plt+0x53730>
   649d4:	andeq	r9, r4, r4, lsr pc
   649d8:	andeq	r9, r4, r4, lsr #30
   649dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   649e0:	mov	ip, #0
   649e4:	ldr	r5, [r0, #8]
   649e8:	sub	sp, sp, #24
   649ec:	cmp	r1, ip
   649f0:	cmpne	r5, ip
   649f4:	str	ip, [sp, #16]
   649f8:	moveq	r9, #1
   649fc:	movne	r9, #0
   64a00:	str	ip, [sp, #20]
   64a04:	beq	64b0c <fputs@plt+0x539f8>
   64a08:	ldrb	ip, [r1]
   64a0c:	mov	r4, r0
   64a10:	mov	r8, r2
   64a14:	cmp	ip, #75	; 0x4b
   64a18:	mov	r7, r3
   64a1c:	mov	r6, r1
   64a20:	eor	sl, ip, #1
   64a24:	beq	64c40 <fputs@plt+0x53b2c>
   64a28:	bhi	64ab8 <fputs@plt+0x539a4>
   64a2c:	cmp	ip, #72	; 0x48
   64a30:	beq	64c0c <fputs@plt+0x53af8>
   64a34:	bhi	64b14 <fputs@plt+0x53a00>
   64a38:	cmp	ip, #19
   64a3c:	beq	64c00 <fputs@plt+0x53aec>
   64a40:	cmp	ip, #71	; 0x47
   64a44:	bne	64bac <fputs@plt+0x53a98>
   64a48:	ldr	r0, [r5, #24]
   64a4c:	bl	2e640 <fputs@plt+0x1d52c>
   64a50:	eor	r3, r7, #16
   64a54:	ldr	r1, [r6, #12]
   64a58:	mov	r2, r0
   64a5c:	mov	r9, r0
   64a60:	mov	r0, r4
   64a64:	bl	64dbc <fputs@plt+0x53ca8>
   64a68:	ldr	r0, [r4, #108]	; 0x6c
   64a6c:	ldr	r1, [r6, #16]
   64a70:	add	r0, r0, #1
   64a74:	mov	r3, r7
   64a78:	mov	r2, r8
   64a7c:	str	r0, [r4, #108]	; 0x6c
   64a80:	mov	r0, r4
   64a84:	bl	649dc <fputs@plt+0x538c8>
   64a88:	ldr	r2, [r5, #24]
   64a8c:	mvn	r9, r9
   64a90:	mov	r0, r4
   64a94:	ldr	r3, [r2, #120]	; 0x78
   64a98:	cmp	r3, #0
   64a9c:	ldrne	r1, [r5, #32]
   64aa0:	strne	r1, [r3, r9, lsl #2]
   64aa4:	ldr	r3, [r5, #32]
   64aa8:	sub	r3, r3, #1
   64aac:	str	r3, [r2, #96]	; 0x60
   64ab0:	bl	1ff24 <fputs@plt+0xee10>
   64ab4:	b	64aec <fputs@plt+0x539d8>
   64ab8:	cmp	ip, #83	; 0x53
   64abc:	bhi	64b40 <fputs@plt+0x53a2c>
   64ac0:	cmp	ip, #78	; 0x4e
   64ac4:	bcs	64b50 <fputs@plt+0x53a3c>
   64ac8:	ldr	r1, [r1, #12]
   64acc:	add	r2, sp, #16
   64ad0:	bl	642fc <fputs@plt+0x531e8>
   64ad4:	str	r9, [sp]
   64ad8:	mov	r3, r8
   64adc:	mov	r1, sl
   64ae0:	mov	r2, r0
   64ae4:	mov	r0, r5
   64ae8:	bl	2e760 <fputs@plt+0x1d64c>
   64aec:	ldr	r1, [sp, #16]
   64af0:	cmp	r1, #0
   64af4:	bne	64ba0 <fputs@plt+0x53a8c>
   64af8:	ldr	r1, [sp, #20]
   64afc:	cmp	r1, #0
   64b00:	beq	64b0c <fputs@plt+0x539f8>
   64b04:	mov	r0, r4
   64b08:	bl	200f0 <fputs@plt+0xefdc>
   64b0c:	add	sp, sp, #24
   64b10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   64b14:	cmp	ip, #73	; 0x49
   64b18:	beq	64cb8 <fputs@plt+0x53ba4>
   64b1c:	cmp	ip, #74	; 0x4a
   64b20:	bne	64bac <fputs@plt+0x53a98>
   64b24:	ldr	r2, [r1, #20]
   64b28:	mov	r3, r8
   64b2c:	ldr	r1, [r1, #12]
   64b30:	str	r7, [sp, #4]
   64b34:	str	r9, [sp]
   64b38:	bl	64cc4 <fputs@plt+0x53bb0>
   64b3c:	b	64aec <fputs@plt+0x539d8>
   64b40:	cmp	ip, #148	; 0x94
   64b44:	moveq	sl, #79	; 0x4f
   64b48:	moveq	r7, #128	; 0x80
   64b4c:	bne	64bac <fputs@plt+0x53a98>
   64b50:	add	r2, sp, #16
   64b54:	ldr	r1, [r6, #12]
   64b58:	mov	r0, r4
   64b5c:	bl	642fc <fputs@plt+0x531e8>
   64b60:	add	r2, sp, #20
   64b64:	ldr	r1, [r6, #16]
   64b68:	mov	r5, r0
   64b6c:	mov	r0, r4
   64b70:	bl	642fc <fputs@plt+0x531e8>
   64b74:	ldr	r1, [r6, #12]
   64b78:	ldr	r2, [r6, #16]
   64b7c:	mov	r3, sl
   64b80:	str	r5, [sp]
   64b84:	str	r7, [sp, #12]
   64b88:	stmib	sp, {r0, r8}
   64b8c:	mov	r0, r4
   64b90:	bl	40ffc <fputs@plt+0x2fee8>
   64b94:	ldr	r1, [sp, #16]
   64b98:	cmp	r1, #0
   64b9c:	beq	64af8 <fputs@plt+0x539e4>
   64ba0:	mov	r0, r4
   64ba4:	bl	200f0 <fputs@plt+0xefdc>
   64ba8:	b	64af8 <fputs@plt+0x539e4>
   64bac:	mov	r0, r6
   64bb0:	bl	1fd68 <fputs@plt+0xec54>
   64bb4:	cmp	r0, #0
   64bb8:	bne	64c9c <fputs@plt+0x53b88>
   64bbc:	mov	r0, r6
   64bc0:	bl	1fdb4 <fputs@plt+0xeca0>
   64bc4:	cmp	r0, #0
   64bc8:	bne	64aec <fputs@plt+0x539d8>
   64bcc:	mov	r1, r6
   64bd0:	add	r2, sp, #16
   64bd4:	mov	r0, r4
   64bd8:	bl	642fc <fputs@plt+0x531e8>
   64bdc:	adds	r7, r7, #0
   64be0:	movne	r7, #1
   64be4:	str	r7, [sp]
   64be8:	mov	r3, r8
   64bec:	mov	r1, #46	; 0x2e
   64bf0:	mov	r2, r0
   64bf4:	mov	r0, r5
   64bf8:	bl	2e760 <fputs@plt+0x1d64c>
   64bfc:	b	64aec <fputs@plt+0x539d8>
   64c00:	ldr	r1, [r1, #12]
   64c04:	bl	64dbc <fputs@plt+0x53ca8>
   64c08:	b	64aec <fputs@plt+0x539d8>
   64c0c:	ldr	r1, [r1, #12]
   64c10:	bl	649dc <fputs@plt+0x538c8>
   64c14:	ldr	r0, [r4, #108]	; 0x6c
   64c18:	ldr	r1, [r6, #16]
   64c1c:	add	r0, r0, #1
   64c20:	str	r0, [r4, #108]	; 0x6c
   64c24:	mov	r3, r7
   64c28:	mov	r0, r4
   64c2c:	mov	r2, r8
   64c30:	bl	649dc <fputs@plt+0x538c8>
   64c34:	mov	r0, r4
   64c38:	bl	1ff24 <fputs@plt+0xee10>
   64c3c:	b	64aec <fputs@plt+0x539d8>
   64c40:	cmp	r3, #0
   64c44:	beq	64c54 <fputs@plt+0x53b40>
   64c48:	mov	r3, r2
   64c4c:	bl	6446c <fputs@plt+0x53358>
   64c50:	b	64aec <fputs@plt+0x539d8>
   64c54:	ldr	r0, [r5, #24]
   64c58:	bl	2e640 <fputs@plt+0x1d52c>
   64c5c:	mov	r1, r6
   64c60:	mov	r2, r8
   64c64:	mov	r3, r0
   64c68:	mov	r7, r0
   64c6c:	mov	r0, r4
   64c70:	bl	6446c <fputs@plt+0x53358>
   64c74:	ldr	r2, [r5, #24]
   64c78:	mvn	r7, r7
   64c7c:	ldr	r3, [r2, #120]	; 0x78
   64c80:	cmp	r3, #0
   64c84:	ldrne	r1, [r5, #32]
   64c88:	strne	r1, [r3, r7, lsl #2]
   64c8c:	ldr	r3, [r5, #32]
   64c90:	sub	r3, r3, #1
   64c94:	str	r3, [r2, #96]	; 0x60
   64c98:	b	64aec <fputs@plt+0x539d8>
   64c9c:	mov	r2, #0
   64ca0:	mov	r3, r8
   64ca4:	mov	r0, r5
   64ca8:	str	r2, [sp]
   64cac:	mov	r1, #13
   64cb0:	bl	2e760 <fputs@plt+0x1d64c>
   64cb4:	b	64aec <fputs@plt+0x539d8>
   64cb8:	mov	sl, #78	; 0x4e
   64cbc:	mov	r7, #128	; 0x80
   64cc0:	b	64b50 <fputs@plt+0x53a3c>
   64cc4:	push	{r4, r5, r6, r7, lr}
   64cc8:	mov	lr, r1
   64ccc:	mov	r4, r0
   64cd0:	mov	r7, r2
   64cd4:	mov	r5, r3
   64cd8:	ldm	lr!, {r0, r1, r2, r3}
   64cdc:	sub	sp, sp, #204	; 0xcc
   64ce0:	add	ip, sp, #152	; 0x98
   64ce4:	mov	r6, #0
   64ce8:	stmia	ip!, {r0, r1, r2, r3}
   64cec:	ldm	lr!, {r0, r1, r2, r3}
   64cf0:	str	r6, [sp, #4]
   64cf4:	mov	r6, #72	; 0x48
   64cf8:	stmia	ip!, {r0, r1, r2, r3}
   64cfc:	ldm	lr, {r0, r1, r2, r3}
   64d00:	add	lr, sp, #56	; 0x38
   64d04:	str	lr, [sp, #20]
   64d08:	mov	lr, #83	; 0x53
   64d0c:	stm	ip, {r0, r1, r2, r3}
   64d10:	add	r3, sp, #104	; 0x68
   64d14:	str	r3, [sp, #24]
   64d18:	add	r3, sp, #152	; 0x98
   64d1c:	str	r3, [sp, #68]	; 0x44
   64d20:	strb	r6, [sp, #8]
   64d24:	strb	lr, [sp, #56]	; 0x38
   64d28:	ldr	r6, [sp, #224]	; 0xe0
   64d2c:	ldr	r2, [r7, #4]
   64d30:	mov	r1, r3
   64d34:	mov	ip, #81	; 0x51
   64d38:	ldr	r7, [r2]
   64d3c:	ldr	lr, [r2, #20]
   64d40:	mov	r0, r4
   64d44:	add	r2, sp, #4
   64d48:	str	r3, [sp, #116]	; 0x74
   64d4c:	str	r7, [sp, #72]	; 0x48
   64d50:	str	lr, [sp, #120]	; 0x78
   64d54:	strb	ip, [sp, #104]	; 0x68
   64d58:	bl	642fc <fputs@plt+0x531e8>
   64d5c:	ldrb	r1, [sp, #152]	; 0x98
   64d60:	ldr	r3, [sp, #156]	; 0x9c
   64d64:	mvn	r2, #98	; 0x62
   64d68:	bic	r3, r3, #4096	; 0x1000
   64d6c:	cmp	r6, #0
   64d70:	str	r3, [sp, #156]	; 0x9c
   64d74:	strb	r1, [sp, #190]	; 0xbe
   64d78:	strb	r2, [sp, #152]	; 0x98
   64d7c:	ldr	r3, [sp, #228]	; 0xe4
   64d80:	mov	r2, r5
   64d84:	add	r1, sp, #8
   64d88:	str	r0, [sp, #180]	; 0xb4
   64d8c:	mov	r0, r4
   64d90:	beq	64db4 <fputs@plt+0x53ca0>
   64d94:	bl	64dbc <fputs@plt+0x53ca8>
   64d98:	ldr	r1, [sp, #4]
   64d9c:	cmp	r1, #0
   64da0:	beq	64dac <fputs@plt+0x53c98>
   64da4:	mov	r0, r4
   64da8:	bl	200f0 <fputs@plt+0xefdc>
   64dac:	add	sp, sp, #204	; 0xcc
   64db0:	pop	{r4, r5, r6, r7, pc}
   64db4:	bl	649dc <fputs@plt+0x538c8>
   64db8:	b	64d98 <fputs@plt+0x53c84>
   64dbc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   64dc0:	mov	ip, #0
   64dc4:	ldr	r5, [r0, #8]
   64dc8:	sub	sp, sp, #24
   64dcc:	cmp	r1, ip
   64dd0:	cmpne	r5, ip
   64dd4:	moveq	sl, #1
   64dd8:	movne	sl, #0
   64ddc:	str	ip, [sp, #16]
   64de0:	str	ip, [sp, #20]
   64de4:	beq	64eac <fputs@plt+0x53d98>
   64de8:	ldrb	r7, [r1]
   64dec:	mov	r6, r0
   64df0:	mov	r4, r1
   64df4:	cmp	r7, #75	; 0x4b
   64df8:	mov	r8, r2
   64dfc:	mov	r9, r3
   64e00:	beq	65024 <fputs@plt+0x53f10>
   64e04:	bhi	64e58 <fputs@plt+0x53d44>
   64e08:	cmp	r7, #72	; 0x48
   64e0c:	beq	64fb4 <fputs@plt+0x53ea0>
   64e10:	bhi	64eb4 <fputs@plt+0x53da0>
   64e14:	cmp	r7, #19
   64e18:	beq	64fa8 <fputs@plt+0x53e94>
   64e1c:	cmp	r7, #71	; 0x47
   64e20:	bne	64f54 <fputs@plt+0x53e40>
   64e24:	ldr	r1, [r1, #12]
   64e28:	bl	64dbc <fputs@plt+0x53ca8>
   64e2c:	ldr	r0, [r6, #108]	; 0x6c
   64e30:	ldr	r1, [r4, #16]
   64e34:	add	r0, r0, #1
   64e38:	str	r0, [r6, #108]	; 0x6c
   64e3c:	mov	r3, r9
   64e40:	mov	r0, r6
   64e44:	mov	r2, r8
   64e48:	bl	64dbc <fputs@plt+0x53ca8>
   64e4c:	mov	r0, r6
   64e50:	bl	1ff24 <fputs@plt+0xee10>
   64e54:	b	64e8c <fputs@plt+0x53d78>
   64e58:	cmp	r7, #83	; 0x53
   64e5c:	bhi	64eec <fputs@plt+0x53dd8>
   64e60:	cmp	r7, #78	; 0x4e
   64e64:	bcs	64efc <fputs@plt+0x53de8>
   64e68:	ldr	r1, [r1, #12]
   64e6c:	add	r2, sp, #16
   64e70:	bl	642fc <fputs@plt+0x531e8>
   64e74:	str	sl, [sp]
   64e78:	mov	r3, r8
   64e7c:	mov	r1, r7
   64e80:	mov	r2, r0
   64e84:	mov	r0, r5
   64e88:	bl	2e760 <fputs@plt+0x1d64c>
   64e8c:	ldr	r1, [sp, #16]
   64e90:	cmp	r1, #0
   64e94:	bne	64f48 <fputs@plt+0x53e34>
   64e98:	ldr	r1, [sp, #20]
   64e9c:	cmp	r1, #0
   64ea0:	beq	64eac <fputs@plt+0x53d98>
   64ea4:	mov	r0, r6
   64ea8:	bl	200f0 <fputs@plt+0xefdc>
   64eac:	add	sp, sp, #24
   64eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   64eb4:	cmp	r7, #73	; 0x49
   64eb8:	moveq	r7, #79	; 0x4f
   64ebc:	moveq	r9, #128	; 0x80
   64ec0:	beq	64efc <fputs@plt+0x53de8>
   64ec4:	cmp	r7, #74	; 0x4a
   64ec8:	bne	64f54 <fputs@plt+0x53e40>
   64ecc:	mov	ip, #1
   64ed0:	ldr	r2, [r1, #20]
   64ed4:	mov	r3, r8
   64ed8:	ldr	r1, [r1, #12]
   64edc:	str	r9, [sp, #4]
   64ee0:	str	ip, [sp]
   64ee4:	bl	64cc4 <fputs@plt+0x53bb0>
   64ee8:	b	64e8c <fputs@plt+0x53d78>
   64eec:	cmp	r7, #148	; 0x94
   64ef0:	bne	64f54 <fputs@plt+0x53e40>
   64ef4:	mov	r7, #78	; 0x4e
   64ef8:	mov	r9, #128	; 0x80
   64efc:	add	r2, sp, #16
   64f00:	ldr	r1, [r4, #12]
   64f04:	mov	r0, r6
   64f08:	bl	642fc <fputs@plt+0x531e8>
   64f0c:	add	r2, sp, #20
   64f10:	ldr	r1, [r4, #16]
   64f14:	mov	r5, r0
   64f18:	mov	r0, r6
   64f1c:	bl	642fc <fputs@plt+0x531e8>
   64f20:	ldr	r1, [r4, #12]
   64f24:	ldr	r2, [r4, #16]
   64f28:	mov	r3, r7
   64f2c:	str	r5, [sp]
   64f30:	stmib	sp, {r0, r8, r9}
   64f34:	mov	r0, r6
   64f38:	bl	40ffc <fputs@plt+0x2fee8>
   64f3c:	ldr	r1, [sp, #16]
   64f40:	cmp	r1, #0
   64f44:	beq	64e98 <fputs@plt+0x53d84>
   64f48:	mov	r0, r6
   64f4c:	bl	200f0 <fputs@plt+0xefdc>
   64f50:	b	64e98 <fputs@plt+0x53d84>
   64f54:	mov	r0, r4
   64f58:	bl	1fdb4 <fputs@plt+0xeca0>
   64f5c:	cmp	r0, #0
   64f60:	bne	6508c <fputs@plt+0x53f78>
   64f64:	mov	r0, r4
   64f68:	bl	1fd68 <fputs@plt+0xec54>
   64f6c:	cmp	r0, #0
   64f70:	bne	64e8c <fputs@plt+0x53d78>
   64f74:	mov	r1, r4
   64f78:	add	r2, sp, #16
   64f7c:	mov	r0, r6
   64f80:	bl	642fc <fputs@plt+0x531e8>
   64f84:	adds	r9, r9, #0
   64f88:	movne	r9, #1
   64f8c:	str	r9, [sp]
   64f90:	mov	r3, r8
   64f94:	mov	r1, #45	; 0x2d
   64f98:	mov	r2, r0
   64f9c:	mov	r0, r5
   64fa0:	bl	2e760 <fputs@plt+0x1d64c>
   64fa4:	b	64e8c <fputs@plt+0x53d78>
   64fa8:	ldr	r1, [r1, #12]
   64fac:	bl	649dc <fputs@plt+0x538c8>
   64fb0:	b	64e8c <fputs@plt+0x53d78>
   64fb4:	ldr	r0, [r5, #24]
   64fb8:	bl	2e640 <fputs@plt+0x1d52c>
   64fbc:	eor	r3, r9, #16
   64fc0:	ldr	r1, [r4, #12]
   64fc4:	mov	r2, r0
   64fc8:	mov	r7, r0
   64fcc:	mov	r0, r6
   64fd0:	bl	649dc <fputs@plt+0x538c8>
   64fd4:	ldr	r0, [r6, #108]	; 0x6c
   64fd8:	ldr	r1, [r4, #16]
   64fdc:	add	r0, r0, #1
   64fe0:	mov	r3, r9
   64fe4:	mov	r2, r8
   64fe8:	str	r0, [r6, #108]	; 0x6c
   64fec:	mov	r0, r6
   64ff0:	bl	64dbc <fputs@plt+0x53ca8>
   64ff4:	ldr	r2, [r5, #24]
   64ff8:	mvn	r7, r7
   64ffc:	mov	r0, r6
   65000:	ldr	r3, [r2, #120]	; 0x78
   65004:	cmp	r3, #0
   65008:	ldrne	r1, [r5, #32]
   6500c:	strne	r1, [r3, r7, lsl #2]
   65010:	ldr	r3, [r5, #32]
   65014:	sub	r3, r3, #1
   65018:	str	r3, [r2, #96]	; 0x60
   6501c:	bl	1ff24 <fputs@plt+0xee10>
   65020:	b	64e8c <fputs@plt+0x53d78>
   65024:	ldr	r0, [r5, #24]
   65028:	bl	2e640 <fputs@plt+0x1d52c>
   6502c:	cmp	r9, #0
   65030:	movne	r3, r8
   65034:	mov	r1, r4
   65038:	moveq	r3, r0
   6503c:	mov	r2, r0
   65040:	mov	r7, r0
   65044:	mov	r0, r6
   65048:	bl	6446c <fputs@plt+0x53358>
   6504c:	mov	r1, #13
   65050:	mov	r3, r8
   65054:	mov	r2, sl
   65058:	str	sl, [sp]
   6505c:	mov	r0, r5
   65060:	bl	2e760 <fputs@plt+0x1d64c>
   65064:	ldr	r2, [r5, #24]
   65068:	mvn	r7, r7
   6506c:	ldr	r3, [r2, #120]	; 0x78
   65070:	cmp	r3, #0
   65074:	ldrne	r1, [r5, #32]
   65078:	strne	r1, [r3, r7, lsl #2]
   6507c:	ldr	r3, [r5, #32]
   65080:	sub	r3, r3, #1
   65084:	str	r3, [r2, #96]	; 0x60
   65088:	b	64e8c <fputs@plt+0x53d78>
   6508c:	mov	r2, #0
   65090:	mov	r3, r8
   65094:	mov	r0, r5
   65098:	str	r2, [sp]
   6509c:	mov	r1, #13
   650a0:	bl	2e760 <fputs@plt+0x1d64c>
   650a4:	b	64e8c <fputs@plt+0x53d78>
   650a8:	push	{r4, r5, r6, r7, r8, lr}
   650ac:	mov	r3, #0
   650b0:	ldr	r4, [r0]
   650b4:	mov	r6, r0
   650b8:	mov	r7, r2
   650bc:	mov	r0, r4
   650c0:	mov	r2, r3
   650c4:	bl	263b8 <fputs@plt+0x152a4>
   650c8:	ldrb	r3, [r4, #69]	; 0x45
   650cc:	cmp	r3, #0
   650d0:	mov	r5, r0
   650d4:	bne	650ec <fputs@plt+0x53fd8>
   650d8:	mov	r2, r7
   650dc:	mov	r0, r6
   650e0:	mov	r3, #16
   650e4:	mov	r1, r5
   650e8:	bl	649dc <fputs@plt+0x538c8>
   650ec:	mov	r1, r5
   650f0:	mov	r0, r4
   650f4:	pop	{r4, r5, r6, r7, r8, lr}
   650f8:	b	23a00 <fputs@plt+0x128ec>
   650fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65100:	sub	sp, sp, #20
   65104:	mov	r7, r0
   65108:	ldr	r4, [sp, #60]	; 0x3c
   6510c:	mov	r6, r1
   65110:	cmp	r4, #0
   65114:	mov	sl, r2
   65118:	str	r3, [sp, #12]
   6511c:	ldr	fp, [r0, #8]
   65120:	ldr	r8, [sp, #56]	; 0x38
   65124:	ldr	r5, [sp, #64]	; 0x40
   65128:	beq	65168 <fputs@plt+0x54054>
   6512c:	ldr	r3, [r1, #36]	; 0x24
   65130:	cmp	r3, #0
   65134:	streq	r3, [r4]
   65138:	beq	65168 <fputs@plt+0x54054>
   6513c:	ldr	r0, [fp, #24]
   65140:	bl	2e640 <fputs@plt+0x1d52c>
   65144:	ldr	r1, [r6, #36]	; 0x24
   65148:	str	r0, [r4]
   6514c:	ldr	r3, [r7, #108]	; 0x6c
   65150:	str	sl, [r7, #104]	; 0x68
   65154:	add	r3, r3, #1
   65158:	str	r3, [r7, #108]	; 0x6c
   6515c:	mov	r0, r7
   65160:	ldr	r2, [r4]
   65164:	bl	650a8 <fputs@plt+0x53f94>
   65168:	cmp	r8, #0
   6516c:	beq	6517c <fputs@plt+0x54068>
   65170:	ldrb	r3, [r6, #55]	; 0x37
   65174:	tst	r3, #8
   65178:	bne	652bc <fputs@plt+0x541a8>
   6517c:	ldrh	r8, [r6, #52]	; 0x34
   65180:	ldr	r3, [r7, #60]	; 0x3c
   65184:	cmp	r8, r3
   65188:	suble	r3, r3, r8
   6518c:	ldrgt	r3, [r7, #76]	; 0x4c
   65190:	ldrle	r9, [r7, #64]	; 0x40
   65194:	addgt	r9, r3, #1
   65198:	addle	r2, r8, r9
   6519c:	addgt	r3, r8, r3
   651a0:	strle	r3, [r7, #60]	; 0x3c
   651a4:	strle	r2, [r7, #64]	; 0x40
   651a8:	strgt	r3, [r7, #76]	; 0x4c
   651ac:	cmp	r5, #0
   651b0:	beq	651c4 <fputs@plt+0x540b0>
   651b4:	ldr	r3, [sp, #68]	; 0x44
   651b8:	cmp	r3, r9
   651bc:	movne	r5, #0
   651c0:	beq	652e4 <fputs@plt+0x541d0>
   651c4:	cmp	r8, #0
   651c8:	movne	r4, #0
   651cc:	bne	651e0 <fputs@plt+0x540cc>
   651d0:	b	65254 <fputs@plt+0x54140>
   651d4:	add	r4, r4, #1
   651d8:	cmp	r8, r4
   651dc:	beq	65254 <fputs@plt+0x54140>
   651e0:	cmp	r5, #0
   651e4:	lsl	r3, r4, #1
   651e8:	beq	652b0 <fputs@plt+0x5419c>
   651ec:	ldr	r2, [r5, #4]
   651f0:	ldr	r1, [r6, #4]
   651f4:	ldrsh	r2, [r2, r3]
   651f8:	ldrsh	r1, [r1, r3]
   651fc:	cmn	r2, #2
   65200:	sub	r3, r2, r1
   65204:	clz	r3, r3
   65208:	lsr	r3, r3, #5
   6520c:	moveq	r3, #0
   65210:	cmp	r3, #0
   65214:	bne	651d4 <fputs@plt+0x540c0>
   65218:	cmn	r1, #2
   6521c:	mov	r3, r1
   65220:	mov	r2, sl
   65224:	add	ip, r9, r4
   65228:	beq	6528c <fputs@plt+0x54178>
   6522c:	ldr	r1, [r6, #12]
   65230:	ldr	r0, [r7, #8]
   65234:	str	ip, [sp]
   65238:	bl	441ac <fputs@plt+0x33098>
   6523c:	mov	r1, #39	; 0x27
   65240:	mov	r0, fp
   65244:	add	r4, r4, #1
   65248:	bl	228e0 <fputs@plt+0x117cc>
   6524c:	cmp	r8, r4
   65250:	bne	651e0 <fputs@plt+0x540cc>
   65254:	ldr	r3, [sp, #12]
   65258:	cmp	r3, #0
   6525c:	bne	652c4 <fputs@plt+0x541b0>
   65260:	mov	r0, r7
   65264:	mov	r2, r8
   65268:	mov	r1, r9
   6526c:	bl	22234 <fputs@plt+0x11120>
   65270:	ldr	r3, [r7, #60]	; 0x3c
   65274:	mov	r0, r9
   65278:	cmp	r8, r3
   6527c:	strgt	r8, [r7, #60]	; 0x3c
   65280:	strgt	r9, [r7, #64]	; 0x40
   65284:	add	sp, sp, #20
   65288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6528c:	ldr	r2, [r6, #40]	; 0x28
   65290:	add	r3, r4, r4, lsl #2
   65294:	str	sl, [r7, #104]	; 0x68
   65298:	ldr	r1, [r2, #4]
   6529c:	mov	r0, r7
   652a0:	mov	r2, ip
   652a4:	ldr	r1, [r1, r3, lsl #2]
   652a8:	bl	63a40 <fputs@plt+0x5292c>
   652ac:	b	6523c <fputs@plt+0x54128>
   652b0:	ldr	r2, [r6, #4]
   652b4:	ldrsh	r1, [r2, r3]
   652b8:	b	65218 <fputs@plt+0x54104>
   652bc:	ldrh	r8, [r6, #50]	; 0x32
   652c0:	b	65180 <fputs@plt+0x5406c>
   652c4:	ldr	r3, [sp, #12]
   652c8:	mov	r0, fp
   652cc:	str	r3, [sp]
   652d0:	mov	r2, r9
   652d4:	mov	r3, r8
   652d8:	mov	r1, #49	; 0x31
   652dc:	bl	2e760 <fputs@plt+0x1d64c>
   652e0:	b	65260 <fputs@plt+0x5414c>
   652e4:	ldr	r3, [r5, #36]	; 0x24
   652e8:	cmp	r3, #0
   652ec:	movne	r5, #0
   652f0:	b	651c4 <fputs@plt+0x540b0>
   652f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   652f8:	sub	sp, sp, #44	; 0x2c
   652fc:	ldrb	r6, [r1, #42]	; 0x2a
   65300:	ldr	ip, [r0, #8]
   65304:	ldr	r8, [sp, #80]	; 0x50
   65308:	ands	r6, r6, #32
   6530c:	str	ip, [sp, #20]
   65310:	ldr	fp, [sp, #84]	; 0x54
   65314:	ldr	r4, [r1, #8]
   65318:	bne	653fc <fputs@plt+0x542e8>
   6531c:	cmp	r4, #0
   65320:	beq	653e4 <fputs@plt+0x542d0>
   65324:	str	r2, [sp, #28]
   65328:	mov	sl, r0
   6532c:	mov	r2, #0
   65330:	mov	r7, r8
   65334:	mvn	r9, #0
   65338:	mov	r5, r3
   6533c:	add	r3, sp, #36	; 0x24
   65340:	str	r3, [sp, #24]
   65344:	cmp	r8, #0
   65348:	beq	65358 <fputs@plt+0x54244>
   6534c:	ldr	r3, [r7]
   65350:	cmp	r3, #0
   65354:	beq	653d0 <fputs@plt+0x542bc>
   65358:	cmp	r4, r6
   6535c:	beq	653d0 <fputs@plt+0x542bc>
   65360:	cmp	r5, fp
   65364:	beq	653d0 <fputs@plt+0x542bc>
   65368:	ldr	r3, [sp, #24]
   6536c:	str	r9, [sp, #12]
   65370:	str	r3, [sp, #4]
   65374:	mov	r3, #1
   65378:	str	r2, [sp, #8]
   6537c:	str	r3, [sp]
   65380:	ldr	r2, [sp, #28]
   65384:	mov	r3, #0
   65388:	mov	r1, r4
   6538c:	mov	r0, sl
   65390:	bl	650fc <fputs@plt+0x53fe8>
   65394:	ldrb	r3, [r4, #55]	; 0x37
   65398:	mov	r2, r5
   6539c:	mov	r1, #111	; 0x6f
   653a0:	tst	r3, #8
   653a4:	ldrhne	r3, [r4, #50]	; 0x32
   653a8:	ldrheq	r3, [r4, #52]	; 0x34
   653ac:	str	r3, [sp]
   653b0:	mov	r9, r0
   653b4:	mov	r3, r0
   653b8:	ldr	r0, [sp, #20]
   653bc:	bl	2e760 <fputs@plt+0x1d64c>
   653c0:	ldr	r1, [sp, #36]	; 0x24
   653c4:	cmp	r1, #0
   653c8:	moveq	r2, r4
   653cc:	bne	653ec <fputs@plt+0x542d8>
   653d0:	ldr	r4, [r4, #20]
   653d4:	add	r7, r7, #4
   653d8:	cmp	r4, #0
   653dc:	add	r5, r5, #1
   653e0:	bne	65344 <fputs@plt+0x54230>
   653e4:	add	sp, sp, #44	; 0x2c
   653e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   653ec:	mov	r0, sl
   653f0:	bl	20140 <fputs@plt+0xf02c>
   653f4:	mov	r2, r4
   653f8:	b	653d0 <fputs@plt+0x542bc>
   653fc:	cmp	r4, #0
   65400:	beq	653e4 <fputs@plt+0x542d0>
   65404:	ldrb	r1, [r4, #55]	; 0x37
   65408:	mov	r6, r4
   6540c:	and	r1, r1, #3
   65410:	cmp	r1, #2
   65414:	bne	6542c <fputs@plt+0x54318>
   65418:	b	65324 <fputs@plt+0x54210>
   6541c:	ldrb	r1, [r6, #55]	; 0x37
   65420:	and	r1, r1, #3
   65424:	cmp	r1, #2
   65428:	beq	65324 <fputs@plt+0x54210>
   6542c:	ldr	r6, [r6, #20]
   65430:	cmp	r6, #0
   65434:	bne	6541c <fputs@plt+0x54308>
   65438:	b	65324 <fputs@plt+0x54210>
   6543c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65440:	mov	r7, r1
   65444:	ldr	r8, [r0, #72]	; 0x48
   65448:	ldr	r1, [r1, #24]
   6544c:	add	r3, r8, #2
   65450:	cmp	r1, #0
   65454:	ldr	r9, [r7, #12]
   65458:	sub	sp, sp, #44	; 0x2c
   6545c:	str	r3, [r0, #72]	; 0x48
   65460:	mov	r5, r0
   65464:	mov	sl, r2
   65468:	ldr	r3, [r0]
   6546c:	beq	658ac <fputs@plt+0x54798>
   65470:	ldr	ip, [r3, #20]
   65474:	cmp	ip, #0
   65478:	movle	r4, #0
   6547c:	ldrle	r0, [r3, #16]
   65480:	ble	654c4 <fputs@plt+0x543b0>
   65484:	ldr	lr, [r3, #16]
   65488:	ldr	r3, [lr, #12]
   6548c:	cmp	r3, r1
   65490:	addne	r3, lr, #16
   65494:	movne	r4, #0
   65498:	bne	654ac <fputs@plt+0x54398>
   6549c:	b	658fc <fputs@plt+0x547e8>
   654a0:	ldr	r2, [r3, #-4]
   654a4:	cmp	r1, r2
   654a8:	beq	654c4 <fputs@plt+0x543b0>
   654ac:	add	r4, r4, #1
   654b0:	cmp	r4, ip
   654b4:	mov	r0, r3
   654b8:	add	r3, r3, #16
   654bc:	bne	654a0 <fputs@plt+0x5438c>
   654c0:	add	r0, lr, r4, lsl #4
   654c4:	ldr	r3, [r0]
   654c8:	ldr	r2, [r7]
   654cc:	mov	r1, #27
   654d0:	str	r3, [sp]
   654d4:	mov	r0, r5
   654d8:	mov	r3, #0
   654dc:	bl	39730 <fputs@plt+0x2861c>
   654e0:	cmp	r0, #0
   654e4:	beq	654f0 <fputs@plt+0x543dc>
   654e8:	add	sp, sp, #44	; 0x2c
   654ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   654f0:	ldr	r3, [r9]
   654f4:	ldr	r2, [r9, #28]
   654f8:	mov	r1, r4
   654fc:	str	r3, [sp]
   65500:	mov	r0, r5
   65504:	mov	r3, #1
   65508:	bl	2e554 <fputs@plt+0x1d440>
   6550c:	ldr	r6, [r5, #8]
   65510:	cmp	r6, #0
   65514:	beq	6595c <fputs@plt+0x54848>
   65518:	cmp	sl, #0
   6551c:	mov	r1, r7
   65520:	ldrlt	r3, [r7, #44]	; 0x2c
   65524:	mov	r0, r5
   65528:	strlt	r3, [sp, #28]
   6552c:	strge	sl, [sp, #28]
   65530:	bl	3df00 <fputs@plt+0x2cdec>
   65534:	ldr	fp, [r5, #72]	; 0x48
   65538:	ldrh	r2, [r7, #50]	; 0x32
   6553c:	add	r3, fp, #1
   65540:	str	r3, [r5, #72]	; 0x48
   65544:	subs	r3, r0, #0
   65548:	mov	r1, r3
   6554c:	str	r3, [sp, #24]
   65550:	ldrne	r3, [r3]
   65554:	mov	r0, r6
   65558:	addne	r3, r3, #1
   6555c:	strne	r3, [r1]
   65560:	str	r2, [sp]
   65564:	mov	r3, #0
   65568:	mov	r2, fp
   6556c:	mov	r1, #58	; 0x3a
   65570:	bl	2e760 <fputs@plt+0x1d64c>
   65574:	mvn	r3, #5
   65578:	ldr	r2, [sp, #24]
   6557c:	mov	r1, r0
   65580:	mov	r0, r6
   65584:	bl	24588 <fputs@plt+0x13474>
   65588:	mov	r2, #54	; 0x36
   6558c:	mov	r3, r9
   65590:	str	r2, [sp]
   65594:	mov	r1, r8
   65598:	mov	r2, r4
   6559c:	mov	r0, r5
   655a0:	bl	3e010 <fputs@plt+0x2cefc>
   655a4:	mov	r3, #0
   655a8:	str	r3, [sp]
   655ac:	mov	r2, r8
   655b0:	mov	r1, #108	; 0x6c
   655b4:	mov	r0, r6
   655b8:	bl	2e760 <fputs@plt+0x1d64c>
   655bc:	ldrb	r3, [r5, #19]
   655c0:	mov	r2, r8
   655c4:	mov	r1, r7
   655c8:	cmp	r3, #0
   655cc:	subne	r3, r3, #1
   655d0:	ldreq	r3, [r5, #76]	; 0x4c
   655d4:	uxtbne	r3, r3
   655d8:	strbne	r3, [r5, #19]
   655dc:	addne	r3, r5, r3, lsl #2
   655e0:	addeq	r3, r3, #1
   655e4:	ldrne	r3, [r3, #28]
   655e8:	streq	r3, [r5, #76]	; 0x4c
   655ec:	streq	r3, [sp, #20]
   655f0:	strne	r3, [sp, #20]
   655f4:	mov	r3, #0
   655f8:	str	r3, [sp, #12]
   655fc:	str	r3, [sp, #8]
   65600:	str	r3, [sp]
   65604:	add	r3, sp, #36	; 0x24
   65608:	str	r3, [sp, #4]
   6560c:	ldr	r3, [sp, #20]
   65610:	mov	r9, r0
   65614:	mov	r0, r5
   65618:	bl	650fc <fputs@plt+0x53fe8>
   6561c:	mov	r2, #0
   65620:	str	r2, [sp]
   65624:	mov	r1, #109	; 0x6d
   65628:	ldr	r3, [sp, #20]
   6562c:	mov	r2, fp
   65630:	mov	r0, r6
   65634:	bl	2e760 <fputs@plt+0x1d64c>
   65638:	ldr	r1, [sp, #36]	; 0x24
   6563c:	cmp	r1, #0
   65640:	bne	65898 <fputs@plt+0x54784>
   65644:	mov	r3, #0
   65648:	str	r3, [sp]
   6564c:	mov	r2, r8
   65650:	add	r3, r9, #1
   65654:	mov	r1, #7
   65658:	mov	r0, r6
   6565c:	bl	2e760 <fputs@plt+0x1d64c>
   65660:	ldr	r2, [r6, #32]
   65664:	ldr	r1, [r6]
   65668:	ldr	r0, [r6, #24]
   6566c:	sub	r3, r2, #1
   65670:	cmp	r9, #0
   65674:	str	r3, [r0, #96]	; 0x60
   65678:	ldrb	r1, [r1, #69]	; 0x45
   6567c:	movlt	r9, r3
   65680:	cmp	r1, #0
   65684:	bne	65888 <fputs@plt+0x54774>
   65688:	add	r9, r9, r9, lsl #2
   6568c:	ldr	r3, [r6, #4]
   65690:	add	r9, r3, r9, lsl #2
   65694:	cmp	sl, #0
   65698:	str	r2, [r9, #8]
   6569c:	add	r9, r8, #1
   656a0:	blt	65908 <fputs@plt+0x547f4>
   656a4:	ldr	r3, [sp, #28]
   656a8:	mov	r2, r9
   656ac:	mov	r1, #55	; 0x37
   656b0:	str	r4, [sp]
   656b4:	mov	r0, r6
   656b8:	bl	2e760 <fputs@plt+0x1d64c>
   656bc:	mvn	r3, #5
   656c0:	ldr	r2, [sp, #24]
   656c4:	mov	r1, r0
   656c8:	mov	r0, r6
   656cc:	bl	24588 <fputs@plt+0x13474>
   656d0:	mov	r1, #17
   656d4:	ldr	r3, [r6]
   656d8:	ldrb	r3, [r3, #69]	; 0x45
   656dc:	cmp	r3, #0
   656e0:	beq	658f0 <fputs@plt+0x547dc>
   656e4:	mov	sl, #0
   656e8:	mov	r3, sl
   656ec:	mov	r2, fp
   656f0:	str	sl, [sp]
   656f4:	mov	r1, #106	; 0x6a
   656f8:	mov	r0, r6
   656fc:	bl	2e760 <fputs@plt+0x1d64c>
   65700:	ldrb	r3, [r7, #54]	; 0x36
   65704:	ldr	r2, [sp, #24]
   65708:	cmp	r3, sl
   6570c:	cmpne	r2, sl
   65710:	mov	r4, r0
   65714:	beq	658a4 <fputs@plt+0x54790>
   65718:	ldr	r3, [r6, #32]
   6571c:	mov	r2, sl
   65720:	add	r3, r3, #3
   65724:	str	sl, [sp]
   65728:	mov	r1, #13
   6572c:	mov	r0, r6
   65730:	mov	sl, r3
   65734:	bl	2e760 <fputs@plt+0x1d64c>
   65738:	ldrh	r1, [r7, #50]	; 0x32
   6573c:	mov	r3, sl
   65740:	ldr	sl, [r6, #32]
   65744:	str	r1, [sp, #4]
   65748:	ldr	r1, [sp, #20]
   6574c:	mov	r2, fp
   65750:	str	r1, [sp]
   65754:	mov	r0, r6
   65758:	mov	r1, #99	; 0x63
   6575c:	bl	2e83c <fputs@plt+0x1d728>
   65760:	mov	r2, r7
   65764:	mov	r1, #2
   65768:	mov	r0, r5
   6576c:	bl	44540 <fputs@plt+0x3342c>
   65770:	ldr	r7, [sp, #20]
   65774:	mov	r2, fp
   65778:	mov	r3, r7
   6577c:	mov	r1, #100	; 0x64
   65780:	str	r9, [sp]
   65784:	mov	r0, r6
   65788:	bl	2e760 <fputs@plt+0x1d64c>
   6578c:	mvn	r3, #0
   65790:	str	r3, [sp]
   65794:	mov	r2, r9
   65798:	mov	r3, #0
   6579c:	mov	r1, #105	; 0x69
   657a0:	mov	r0, r6
   657a4:	bl	2e760 <fputs@plt+0x1d64c>
   657a8:	mov	r3, #0
   657ac:	str	r3, [sp]
   657b0:	mov	r2, r9
   657b4:	mov	r3, r7
   657b8:	mov	r1, #110	; 0x6e
   657bc:	mov	r0, r6
   657c0:	bl	2e760 <fputs@plt+0x1d64c>
   657c4:	ldr	r3, [r6]
   657c8:	ldrb	r3, [r3, #69]	; 0x45
   657cc:	cmp	r3, #0
   657d0:	beq	658e0 <fputs@plt+0x547cc>
   657d4:	ldr	r3, [sp, #20]
   657d8:	cmp	r3, #0
   657dc:	bne	658d0 <fputs@plt+0x547bc>
   657e0:	mov	r2, #0
   657e4:	mov	r3, sl
   657e8:	str	r2, [sp]
   657ec:	mov	r1, #3
   657f0:	mov	r2, fp
   657f4:	mov	r0, r6
   657f8:	bl	2e760 <fputs@plt+0x1d64c>
   657fc:	ldr	r2, [r6, #32]
   65800:	ldr	r1, [r6]
   65804:	ldr	r0, [r6, #24]
   65808:	sub	r3, r2, #1
   6580c:	cmp	r4, #0
   65810:	str	r3, [r0, #96]	; 0x60
   65814:	ldrb	r1, [r1, #69]	; 0x45
   65818:	movlt	r4, r3
   6581c:	cmp	r1, #0
   65820:	bne	658c0 <fputs@plt+0x547ac>
   65824:	add	r4, r4, r4, lsl #2
   65828:	ldr	r3, [r6, #4]
   6582c:	add	r3, r3, r4, lsl #2
   65830:	mov	r4, #0
   65834:	str	r2, [r3, #8]
   65838:	mov	r1, #61	; 0x3d
   6583c:	mov	r2, r8
   65840:	mov	r3, r4
   65844:	str	r4, [sp]
   65848:	mov	r0, r6
   6584c:	bl	2e760 <fputs@plt+0x1d64c>
   65850:	mov	r2, r9
   65854:	mov	r3, r4
   65858:	str	r4, [sp]
   6585c:	mov	r1, #61	; 0x3d
   65860:	mov	r0, r6
   65864:	bl	2e760 <fputs@plt+0x1d64c>
   65868:	str	r4, [sp]
   6586c:	mov	r3, r4
   65870:	mov	r2, fp
   65874:	mov	r0, r6
   65878:	mov	r1, #61	; 0x3d
   6587c:	bl	2e760 <fputs@plt+0x1d64c>
   65880:	add	sp, sp, #44	; 0x2c
   65884:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65888:	ldr	r9, [pc, #224]	; 65970 <fputs@plt+0x5485c>
   6588c:	add	r9, pc, r9
   65890:	add	r9, r9, #4
   65894:	b	65694 <fputs@plt+0x54580>
   65898:	mov	r0, r5
   6589c:	bl	20140 <fputs@plt+0xf02c>
   658a0:	b	65644 <fputs@plt+0x54530>
   658a4:	ldr	sl, [r6, #32]
   658a8:	b	65770 <fputs@plt+0x5465c>
   658ac:	ldr	r0, [r3, #16]
   658b0:	ldr	r4, [pc, #188]	; 65974 <fputs@plt+0x54860>
   658b4:	sub	r0, r0, #15990784	; 0xf40000
   658b8:	sub	r0, r0, #9216	; 0x2400
   658bc:	b	654c4 <fputs@plt+0x543b0>
   658c0:	ldr	r3, [pc, #176]	; 65978 <fputs@plt+0x54864>
   658c4:	add	r3, pc, r3
   658c8:	add	r3, r3, #4
   658cc:	b	65830 <fputs@plt+0x5471c>
   658d0:	mov	r1, r3
   658d4:	mov	r0, r5
   658d8:	bl	200f0 <fputs@plt+0xefdc>
   658dc:	b	657e0 <fputs@plt+0x546cc>
   658e0:	mov	r1, #16
   658e4:	mov	r0, r6
   658e8:	bl	1f968 <fputs@plt+0xe854>
   658ec:	b	657d4 <fputs@plt+0x546c0>
   658f0:	mov	r0, r6
   658f4:	bl	1f968 <fputs@plt+0xe854>
   658f8:	b	656e4 <fputs@plt+0x545d0>
   658fc:	mov	r0, lr
   65900:	mov	r4, #0
   65904:	b	654c4 <fputs@plt+0x543b0>
   65908:	ldr	sl, [sp, #28]
   6590c:	mov	r3, #0
   65910:	str	r3, [sp]
   65914:	mov	r2, sl
   65918:	mov	r3, r4
   6591c:	mov	r1, #119	; 0x77
   65920:	mov	r0, r6
   65924:	bl	2e760 <fputs@plt+0x1d64c>
   65928:	mov	r3, sl
   6592c:	mov	r2, r9
   65930:	mov	r1, #55	; 0x37
   65934:	str	r4, [sp]
   65938:	mov	r0, r6
   6593c:	bl	2e760 <fputs@plt+0x1d64c>
   65940:	mvn	r3, #5
   65944:	ldr	r2, [sp, #24]
   65948:	mov	r1, r0
   6594c:	mov	r0, r6
   65950:	bl	24588 <fputs@plt+0x13474>
   65954:	mov	r1, #1
   65958:	b	656d4 <fputs@plt+0x545c0>
   6595c:	mov	r0, r5
   65960:	bl	2e7d4 <fputs@plt+0x1d6c0>
   65964:	subs	r6, r0, #0
   65968:	beq	654e8 <fputs@plt+0x543d4>
   6596c:	b	65518 <fputs@plt+0x54404>
   65970:			; <UNDEFINED> instruction: 0x00048fbc
   65974:			; <UNDEFINED> instruction: 0xfff0bdc0
   65978:	andeq	r8, r4, r4, lsl #31
   6597c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65980:	subs	r6, r1, #0
   65984:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65988:	ldr	r9, [pc, #324]	; 65ad4 <fputs@plt+0x549c0>
   6598c:	ldr	r4, [pc, #324]	; 65ad8 <fputs@plt+0x549c4>
   65990:	mov	r7, r0
   65994:	mov	r8, r2
   65998:	mov	r5, r3
   6599c:	add	r9, pc, r9
   659a0:	add	r4, pc, r4
   659a4:	cmp	r5, #0
   659a8:	beq	65a48 <fputs@plt+0x54934>
   659ac:	ldrh	fp, [r6, #52]	; 0x34
   659b0:	cmp	fp, #0
   659b4:	beq	65a38 <fputs@plt+0x54924>
   659b8:	ldr	lr, [r6, #4]
   659bc:	ldr	sl, [r6, #32]
   659c0:	add	fp, lr, fp, lsl #1
   659c4:	ldrsh	r3, [lr], #2
   659c8:	cmp	r3, #0
   659cc:	blt	65a2c <fputs@plt+0x54918>
   659d0:	ldr	r1, [sl]
   659d4:	ldrb	r3, [r5]
   659d8:	ldrb	r2, [r1]
   659dc:	add	r3, r9, r3
   659e0:	add	r0, r9, r2
   659e4:	ldrb	r3, [r3, #336]	; 0x150
   659e8:	ldrb	r0, [r0, #336]	; 0x150
   659ec:	cmp	r0, r3
   659f0:	bne	65a2c <fputs@plt+0x54918>
   659f4:	cmp	r2, #0
   659f8:	beq	65a48 <fputs@plt+0x54934>
   659fc:	mov	r0, r5
   65a00:	b	65a0c <fputs@plt+0x548f8>
   65a04:	cmp	r2, #0
   65a08:	beq	65a48 <fputs@plt+0x54934>
   65a0c:	ldrb	r2, [r1, #1]!
   65a10:	ldrb	r3, [r0, #1]!
   65a14:	add	ip, r4, r2
   65a18:	add	r3, r4, r3
   65a1c:	ldrb	ip, [ip, #336]	; 0x150
   65a20:	ldrb	r3, [r3, #336]	; 0x150
   65a24:	cmp	ip, r3
   65a28:	beq	65a04 <fputs@plt+0x548f0>
   65a2c:	cmp	fp, lr
   65a30:	add	sl, sl, #4
   65a34:	bne	659c4 <fputs@plt+0x548b0>
   65a38:	ldr	r6, [r6, #20]
   65a3c:	cmp	r6, #0
   65a40:	bne	659a4 <fputs@plt+0x54890>
   65a44:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65a48:	ldr	r0, [r8]
   65a4c:	ldr	r3, [r7]
   65a50:	cmp	r0, #0
   65a54:	beq	65ac4 <fputs@plt+0x549b0>
   65a58:	ldr	ip, [r3, #20]
   65a5c:	cmp	ip, #0
   65a60:	ble	65acc <fputs@plt+0x549b8>
   65a64:	ldr	r3, [r3, #16]
   65a68:	ldr	r2, [r3, #12]
   65a6c:	cmp	r0, r2
   65a70:	movne	r2, #0
   65a74:	bne	65a88 <fputs@plt+0x54974>
   65a78:	b	65acc <fputs@plt+0x549b8>
   65a7c:	ldr	r1, [r3, #12]
   65a80:	cmp	r0, r1
   65a84:	beq	65a98 <fputs@plt+0x54984>
   65a88:	add	r2, r2, #1
   65a8c:	cmp	r2, ip
   65a90:	add	r3, r3, #16
   65a94:	bne	65a7c <fputs@plt+0x54968>
   65a98:	mov	r1, #0
   65a9c:	mov	r0, r7
   65aa0:	bl	5aa4c <fputs@plt+0x49938>
   65aa4:	mov	r1, r6
   65aa8:	mvn	r2, #0
   65aac:	mov	r0, r7
   65ab0:	bl	6543c <fputs@plt+0x54328>
   65ab4:	ldr	r6, [r6, #20]
   65ab8:	cmp	r6, #0
   65abc:	bne	659a4 <fputs@plt+0x54890>
   65ac0:	b	65a44 <fputs@plt+0x54930>
   65ac4:	ldr	r2, [pc, #16]	; 65adc <fputs@plt+0x549c8>
   65ac8:	b	65a98 <fputs@plt+0x54984>
   65acc:	mov	r2, #0
   65ad0:	b	65a98 <fputs@plt+0x54984>
   65ad4:	andeq	fp, r2, r4, lsr #4
   65ad8:	andeq	fp, r2, r0, lsr #4
   65adc:			; <UNDEFINED> instruction: 0xfff0bdc0
   65ae0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65ae4:	sub	sp, sp, #164	; 0xa4
   65ae8:	ldr	r5, [r1]
   65aec:	ldr	fp, [r5]
   65af0:	ldr	sl, [fp]
   65af4:	ldrb	r3, [sl, #69]	; 0x45
   65af8:	cmp	r3, #0
   65afc:	beq	65b08 <fputs@plt+0x549f4>
   65b00:	add	sp, sp, #164	; 0xa4
   65b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65b08:	add	r3, r2, r2, lsl #1
   65b0c:	ldr	r6, [r1, #20]
   65b10:	lsl	r3, r3, #4
   65b14:	str	r0, [sp, #48]	; 0x30
   65b18:	ldr	r9, [r6, r3]
   65b1c:	str	r1, [sp, #28]
   65b20:	add	r0, r5, #68	; 0x44
   65b24:	ldr	r4, [r9, #12]
   65b28:	str	r2, [sp, #72]	; 0x48
   65b2c:	mov	r1, r4
   65b30:	str	r3, [sp, #52]	; 0x34
   65b34:	str	r0, [sp, #24]
   65b38:	add	r6, r6, r3
   65b3c:	bl	20614 <fputs@plt+0xf500>
   65b40:	ldrb	r7, [r9]
   65b44:	cmp	r7, #75	; 0x4b
   65b48:	strd	r0, [sp, #32]
   65b4c:	beq	66030 <fputs@plt+0x54f1c>
   65b50:	cmp	r7, #76	; 0x4c
   65b54:	beq	65c80 <fputs@plt+0x54b6c>
   65b58:	ldr	r1, [r9, #16]
   65b5c:	ldr	r0, [sp, #24]
   65b60:	bl	20614 <fputs@plt+0xf500>
   65b64:	ldr	r8, [r9, #4]
   65b68:	strd	r0, [r6, #32]
   65b6c:	mov	r1, r9
   65b70:	ldr	r0, [sp, #24]
   65b74:	bl	20614 <fputs@plt+0xf500>
   65b78:	ands	r8, r8, #1
   65b7c:	strd	r0, [sp, #16]
   65b80:	beq	660b4 <fputs@plt+0x54fa0>
   65b84:	ldr	r0, [r5, #68]	; 0x44
   65b88:	ldrsh	ip, [r9, #36]	; 0x24
   65b8c:	cmp	r0, #0
   65b90:	ble	65bc4 <fputs@plt+0x54ab0>
   65b94:	ldr	r3, [r5, #72]	; 0x48
   65b98:	cmp	ip, r3
   65b9c:	addne	r3, r5, #72	; 0x48
   65ba0:	movne	r1, #0
   65ba4:	bne	65bb8 <fputs@plt+0x54aa4>
   65ba8:	b	66b28 <fputs@plt+0x55a14>
   65bac:	ldr	r2, [r3, #4]!
   65bb0:	cmp	ip, r2
   65bb4:	beq	6608c <fputs@plt+0x54f78>
   65bb8:	add	r1, r1, #1
   65bbc:	cmp	r1, r0
   65bc0:	bne	65bac <fputs@plt+0x54a98>
   65bc4:	mvn	r2, #0
   65bc8:	mvn	r3, #0
   65bcc:	strd	r2, [sp, #40]	; 0x28
   65bd0:	mov	r2, #0
   65bd4:	mov	r3, #0
   65bd8:	ldrd	r0, [sp, #16]
   65bdc:	cmp	r7, #75	; 0x4b
   65be0:	orr	r0, r0, r2
   65be4:	orr	r1, r1, r3
   65be8:	mov	r2, #0
   65bec:	mvn	r3, #0
   65bf0:	strd	r0, [sp, #16]
   65bf4:	strd	r0, [r6, #40]	; 0x28
   65bf8:	str	r3, [r6, #8]
   65bfc:	str	r3, [r6, #4]
   65c00:	strh	r2, [r6, #18]
   65c04:	beq	65cb4 <fputs@plt+0x54ba0>
   65c08:	sub	r3, r7, #73	; 0x49
   65c0c:	uxtb	r3, r3
   65c10:	cmp	r3, #10
   65c14:	bls	65e00 <fputs@plt+0x54cec>
   65c18:	cmp	r7, #71	; 0x47
   65c1c:	beq	66480 <fputs@plt+0x5536c>
   65c20:	ldr	r3, [sp, #28]
   65c24:	ldrb	r3, [r3, #8]
   65c28:	cmp	r3, #72	; 0x48
   65c2c:	beq	65f18 <fputs@plt+0x54e04>
   65c30:	ldr	ip, [pc, #3848]	; 66b40 <fputs@plt+0x55a2c>
   65c34:	add	r8, sp, #128	; 0x80
   65c38:	add	ip, pc, ip
   65c3c:	add	ip, ip, #276	; 0x114
   65c40:	mov	lr, r8
   65c44:	ldm	ip!, {r0, r1, r2, r3}
   65c48:	cmp	r7, #151	; 0x97
   65c4c:	stmia	lr!, {r0, r1, r2, r3}
   65c50:	ldm	ip, {r0, r1, r2, r3}
   65c54:	stm	lr, {r0, r1, r2, r3}
   65c58:	beq	65f5c <fputs@plt+0x54e48>
   65c5c:	ldrd	r2, [r6, #32]
   65c60:	ldrd	r0, [sp, #40]	; 0x28
   65c64:	orr	r0, r0, r2
   65c68:	orr	r1, r1, r3
   65c6c:	mov	r2, r0
   65c70:	mov	r3, r1
   65c74:	strd	r2, [r6, #32]
   65c78:	add	sp, sp, #164	; 0xa4
   65c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65c80:	mov	r2, #0
   65c84:	mov	r3, #0
   65c88:	ldr	r8, [r9, #4]
   65c8c:	strd	r2, [r6, #32]
   65c90:	b	65b6c <fputs@plt+0x54a58>
   65c94:	ldr	r3, [r4, #4]
   65c98:	tst	r3, #4096	; 0x1000
   65c9c:	beq	65cbc <fputs@plt+0x54ba8>
   65ca0:	tst	r3, #262144	; 0x40000
   65ca4:	ldrne	r3, [r4, #20]
   65ca8:	ldreq	r4, [r4, #12]
   65cac:	ldrne	r3, [r3, #4]
   65cb0:	ldrne	r4, [r3]
   65cb4:	cmp	r4, #0
   65cb8:	bne	65c94 <fputs@plt+0x54b80>
   65cbc:	ldr	r5, [r9, #16]
   65cc0:	b	65ce4 <fputs@plt+0x54bd0>
   65cc4:	ldr	r3, [r5, #4]
   65cc8:	tst	r3, #4096	; 0x1000
   65ccc:	beq	65cec <fputs@plt+0x54bd8>
   65cd0:	tst	r3, #262144	; 0x40000
   65cd4:	ldrne	r3, [r5, #20]
   65cd8:	ldreq	r5, [r5, #12]
   65cdc:	ldrne	r3, [r3, #4]
   65ce0:	ldrne	r5, [r3]
   65ce4:	cmp	r5, #0
   65ce8:	bne	65cc4 <fputs@plt+0x54bb0>
   65cec:	ldrd	r2, [r6, #32]
   65cf0:	ldrd	r0, [sp, #32]
   65cf4:	add	r8, sp, #128	; 0x80
   65cf8:	ldr	ip, [pc, #3652]	; 66b44 <fputs@plt+0x55a30>
   65cfc:	and	r1, r1, r3
   65d00:	mov	r3, r1
   65d04:	and	r0, r0, r2
   65d08:	add	r1, sp, #124	; 0x7c
   65d0c:	mov	r2, r0
   65d10:	orrs	r3, r2, r3
   65d14:	str	r4, [sp]
   65d18:	stmib	sp, {r1, r8}
   65d1c:	ldrd	r2, [sp, #32]
   65d20:	ldr	r0, [sp, #48]	; 0x30
   65d24:	movne	r4, #2048	; 0x800
   65d28:	moveq	r4, ip
   65d2c:	str	r1, [sp, #56]	; 0x38
   65d30:	bl	218c4 <fputs@plt+0x107b0>
   65d34:	cmp	r0, #0
   65d38:	beq	65d84 <fputs@plt+0x54c70>
   65d3c:	ldr	r3, [sp, #124]	; 0x7c
   65d40:	cmp	r7, #75	; 0x4b
   65d44:	str	r3, [r6, #8]
   65d48:	ldr	r3, [sp, #128]	; 0x80
   65d4c:	str	r3, [r6, #12]
   65d50:	moveq	r3, #1
   65d54:	beq	65d7c <fputs@plt+0x54c68>
   65d58:	cmp	r7, #76	; 0x4c
   65d5c:	moveq	r3, #256	; 0x100
   65d60:	beq	65d7c <fputs@plt+0x54c68>
   65d64:	cmp	r7, #73	; 0x49
   65d68:	movne	r3, #2
   65d6c:	subne	r2, r7, #79	; 0x4f
   65d70:	moveq	r3, #128	; 0x80
   65d74:	lslne	r3, r3, r2
   65d78:	uxthne	r3, r3
   65d7c:	and	r3, r3, r4
   65d80:	strh	r3, [r6, #18]
   65d84:	cmp	r7, #73	; 0x49
   65d88:	ldrheq	r3, [r6, #20]
   65d8c:	orreq	r3, r3, #2048	; 0x800
   65d90:	strheq	r3, [r6, #20]
   65d94:	cmp	r5, #0
   65d98:	beq	65f10 <fputs@plt+0x54dfc>
   65d9c:	ldr	r1, [sp, #56]	; 0x38
   65da0:	ldrd	r2, [r6, #32]
   65da4:	ldr	r0, [sp, #48]	; 0x30
   65da8:	str	r8, [sp, #8]
   65dac:	str	r1, [sp, #4]
   65db0:	str	r5, [sp]
   65db4:	bl	218c4 <fputs@plt+0x107b0>
   65db8:	cmp	r0, #0
   65dbc:	beq	65f10 <fputs@plt+0x54dfc>
   65dc0:	ldr	r3, [r6, #8]
   65dc4:	cmp	r3, #0
   65dc8:	blt	660e8 <fputs@plt+0x54fd4>
   65dcc:	mov	r3, #0
   65dd0:	mov	r2, r3
   65dd4:	mov	r1, r9
   65dd8:	mov	r0, sl
   65ddc:	bl	263b8 <fputs@plt+0x152a4>
   65de0:	ldrb	r3, [sl, #69]	; 0x45
   65de4:	cmp	r3, #0
   65de8:	mov	r5, r0
   65dec:	beq	66294 <fputs@plt+0x55180>
   65df0:	mov	r1, r0
   65df4:	mov	r0, sl
   65df8:	bl	23a00 <fputs@plt+0x128ec>
   65dfc:	b	65b00 <fputs@plt+0x549ec>
   65e00:	ldr	r2, [pc, #3392]	; 66b48 <fputs@plt+0x55a34>
   65e04:	mvn	r3, r2, lsr r3
   65e08:	tst	r3, #1
   65e0c:	beq	65cb4 <fputs@plt+0x54ba0>
   65e10:	cmp	r7, #74	; 0x4a
   65e14:	bne	65c18 <fputs@plt+0x54b04>
   65e18:	ldr	r3, [sp, #28]
   65e1c:	ldrb	r3, [r3, #8]
   65e20:	cmp	r3, #72	; 0x48
   65e24:	bne	65c5c <fputs@plt+0x54b48>
   65e28:	mov	r5, #0
   65e2c:	str	fp, [sp, #16]
   65e30:	ldr	r8, [r9, #20]
   65e34:	ldr	fp, [sp, #28]
   65e38:	mov	r7, r5
   65e3c:	mov	r6, #83	; 0x53
   65e40:	mov	r1, r4
   65e44:	mov	r3, r7
   65e48:	mov	r2, #0
   65e4c:	mov	r0, sl
   65e50:	bl	263b8 <fputs@plt+0x152a4>
   65e54:	ldr	r1, [r8, #4]
   65e58:	add	r2, r5, r5, lsl #2
   65e5c:	mov	r3, r7
   65e60:	ldr	r1, [r1, r2, lsl #2]
   65e64:	mov	r2, #0
   65e68:	mov	r4, r0
   65e6c:	mov	r0, sl
   65e70:	bl	263b8 <fputs@plt+0x152a4>
   65e74:	mov	r1, r6
   65e78:	mov	r2, r4
   65e7c:	str	r7, [sp]
   65e80:	mov	r3, r0
   65e84:	ldr	r0, [sp, #16]
   65e88:	bl	3bf0c <fputs@plt+0x2adf8>
   65e8c:	subs	r1, r0, #0
   65e90:	beq	65eb0 <fputs@plt+0x54d9c>
   65e94:	ldr	r2, [r9, #4]
   65e98:	ldr	r3, [r1, #4]
   65e9c:	ldrsh	r0, [r9, #36]	; 0x24
   65ea0:	and	r2, r2, #1
   65ea4:	orr	r3, r3, r2
   65ea8:	str	r3, [r1, #4]
   65eac:	strh	r0, [r1, #36]	; 0x24
   65eb0:	mov	r2, #3
   65eb4:	mov	r0, fp
   65eb8:	bl	24c5c <fputs@plt+0x13b48>
   65ebc:	mov	r1, fp
   65ec0:	add	r5, r5, #1
   65ec4:	mov	r2, r0
   65ec8:	mov	r4, r0
   65ecc:	ldr	r0, [sp, #48]	; 0x30
   65ed0:	bl	65ae0 <fputs@plt+0x549cc>
   65ed4:	ldr	r3, [fp, #20]
   65ed8:	ldr	r2, [sp, #52]	; 0x34
   65edc:	add	r4, r4, r4, lsl #1
   65ee0:	add	r6, r3, r2
   65ee4:	ldr	r1, [sp, #72]	; 0x48
   65ee8:	ldrsh	r2, [r6, #16]
   65eec:	add	r3, r3, r4, lsl #4
   65ef0:	cmp	r5, #2
   65ef4:	str	r1, [r3, #4]
   65ef8:	strh	r2, [r3, #16]
   65efc:	ldrb	r3, [r6, #22]
   65f00:	add	r3, r3, #1
   65f04:	strb	r3, [r6, #22]
   65f08:	bne	669ec <fputs@plt+0x558d8>
   65f0c:	ldr	fp, [sp, #16]
   65f10:	ldrb	r7, [r9]
   65f14:	b	65c20 <fputs@plt+0x54b0c>
   65f18:	cmp	r7, #151	; 0x97
   65f1c:	bne	65c5c <fputs@plt+0x54b48>
   65f20:	ldr	r3, [r9, #20]
   65f24:	cmp	r3, #0
   65f28:	beq	65f38 <fputs@plt+0x54e24>
   65f2c:	ldr	r2, [r3]
   65f30:	cmp	r2, #2
   65f34:	beq	66ce4 <fputs@plt+0x55bd0>
   65f38:	ldr	ip, [pc, #3084]	; 66b4c <fputs@plt+0x55a38>
   65f3c:	add	r8, sp, #128	; 0x80
   65f40:	add	ip, pc, ip
   65f44:	add	ip, ip, #276	; 0x114
   65f48:	mov	lr, r8
   65f4c:	ldm	ip!, {r0, r1, r2, r3}
   65f50:	stmia	lr!, {r0, r1, r2, r3}
   65f54:	ldm	ip, {r0, r1, r2, r3}
   65f58:	stm	lr, {r0, r1, r2, r3}
   65f5c:	ldr	r3, [r9, #20]
   65f60:	cmp	r3, #0
   65f64:	beq	65c5c <fputs@plt+0x54b48>
   65f68:	ldr	r2, [r3]
   65f6c:	cmp	r2, #2
   65f70:	bne	65c5c <fputs@plt+0x54b48>
   65f74:	ldr	r4, [r3, #4]
   65f78:	ldr	r7, [r4, #20]
   65f7c:	ldrb	r3, [r7]
   65f80:	cmp	r3, #152	; 0x98
   65f84:	bne	65c5c <fputs@plt+0x54b48>
   65f88:	ldr	r3, [r7, #44]	; 0x2c
   65f8c:	ldrb	r3, [r3, #42]	; 0x2a
   65f90:	tst	r3, #16
   65f94:	beq	65c5c <fputs@plt+0x54b48>
   65f98:	ldr	r2, [r9, #8]
   65f9c:	ldr	r3, [pc, #2988]	; 66b50 <fputs@plt+0x55a3c>
   65fa0:	ldr	ip, [pc, #2988]	; 66b54 <fputs@plt+0x55a40>
   65fa4:	ldrb	r9, [r2]
   65fa8:	add	r3, pc, r3
   65fac:	str	r3, [sp, #48]	; 0x30
   65fb0:	add	r3, r3, r9
   65fb4:	add	ip, pc, ip
   65fb8:	ldrb	r3, [r3, #336]	; 0x150
   65fbc:	mov	lr, #0
   65fc0:	str	r2, [sp, #32]
   65fc4:	str	r3, [sp, #16]
   65fc8:	ldr	r1, [r8, lr, lsl #3]
   65fcc:	ldr	r2, [sp, #48]	; 0x30
   65fd0:	ldrb	r3, [r1]
   65fd4:	add	r3, r2, r3
   65fd8:	ldr	r2, [sp, #16]
   65fdc:	ldrb	r3, [r3, #336]	; 0x150
   65fe0:	cmp	r3, r2
   65fe4:	bne	66020 <fputs@plt+0x54f0c>
   65fe8:	cmp	r9, #0
   65fec:	beq	661a4 <fputs@plt+0x55090>
   65ff0:	ldr	r0, [sp, #32]
   65ff4:	b	66000 <fputs@plt+0x54eec>
   65ff8:	cmp	r2, #0
   65ffc:	beq	661a4 <fputs@plt+0x55090>
   66000:	ldrb	r2, [r0, #1]!
   66004:	ldrb	r3, [r1, #1]!
   66008:	add	r5, ip, r2
   6600c:	add	r3, ip, r3
   66010:	ldrb	r5, [r5, #336]	; 0x150
   66014:	ldrb	r3, [r3, #336]	; 0x150
   66018:	cmp	r5, r3
   6601c:	beq	65ff8 <fputs@plt+0x54ee4>
   66020:	add	lr, lr, #1
   66024:	cmp	lr, #4
   66028:	bne	65fc8 <fputs@plt+0x54eb4>
   6602c:	b	65c5c <fputs@plt+0x54b48>
   66030:	ldr	r8, [r9, #4]
   66034:	ldr	r1, [r9, #20]
   66038:	tst	r8, #2048	; 0x800
   6603c:	ldr	r0, [sp, #24]
   66040:	bne	660dc <fputs@plt+0x54fc8>
   66044:	bl	206fc <fputs@plt+0xf5e8>
   66048:	strd	r0, [r6, #32]
   6604c:	mov	r1, r9
   66050:	ldr	r0, [sp, #24]
   66054:	bl	20614 <fputs@plt+0xf500>
   66058:	ands	r8, r8, #1
   6605c:	strd	r0, [sp, #16]
   66060:	bne	65b84 <fputs@plt+0x54a70>
   66064:	mvn	r3, #0
   66068:	ldrd	r0, [sp, #16]
   6606c:	str	r3, [r6, #8]
   66070:	str	r3, [r6, #4]
   66074:	mov	r2, #0
   66078:	mov	r3, #0
   6607c:	strd	r0, [r6, #40]	; 0x28
   66080:	strh	r8, [r6, #18]
   66084:	strd	r2, [sp, #40]	; 0x28
   66088:	b	65cb4 <fputs@plt+0x54ba0>
   6608c:	mov	r0, #1
   66090:	sub	ip, r1, #32
   66094:	lsl	r2, r0, r1
   66098:	lsl	r3, r0, ip
   6609c:	rsb	ip, r1, #32
   660a0:	orr	r3, r3, r0, lsr ip
   660a4:	subs	r0, r2, #1
   660a8:	sbc	r1, r3, #0
   660ac:	strd	r0, [sp, #40]	; 0x28
   660b0:	b	65bd8 <fputs@plt+0x54ac4>
   660b4:	mvn	r3, #0
   660b8:	ldrd	r0, [sp, #16]
   660bc:	str	r3, [r6, #8]
   660c0:	str	r3, [r6, #4]
   660c4:	mov	r2, #0
   660c8:	mov	r3, #0
   660cc:	strd	r0, [r6, #40]	; 0x28
   660d0:	strh	r8, [r6, #18]
   660d4:	strd	r2, [sp, #40]	; 0x28
   660d8:	b	65c08 <fputs@plt+0x54af4>
   660dc:	bl	20768 <fputs@plt+0xf654>
   660e0:	strd	r0, [r6, #32]
   660e4:	b	6604c <fputs@plt+0x54f38>
   660e8:	mov	r5, r9
   660ec:	mov	r8, r6
   660f0:	mov	r7, #0
   660f4:	ldr	r2, [r5, #16]
   660f8:	ldr	r1, [r5, #12]
   660fc:	ldr	r0, [r2, #4]
   66100:	ldr	r3, [r1, #4]
   66104:	and	ip, r0, #256	; 0x100
   66108:	and	r3, r3, #256	; 0x100
   6610c:	cmp	ip, r3
   66110:	beq	66b14 <fputs@plt+0x55a00>
   66114:	ldrb	ip, [r5]
   66118:	str	r1, [r5, #16]
   6611c:	str	r2, [r5, #12]
   66120:	cmp	ip, #79	; 0x4f
   66124:	subhi	r3, ip, #80	; 0x50
   66128:	eorhi	r3, r3, #2
   6612c:	addhi	r3, r3, #80	; 0x50
   66130:	ldrd	r0, [sp, #32]
   66134:	uxtbhi	ip, r3
   66138:	strbhi	ip, [r5]
   6613c:	ldrd	r2, [sp, #40]	; 0x28
   66140:	ldr	lr, [sp, #124]	; 0x7c
   66144:	cmp	ip, #75	; 0x4b
   66148:	str	lr, [r8, #8]
   6614c:	orr	r0, r0, r2
   66150:	ldr	r2, [sp, #128]	; 0x80
   66154:	orr	r1, r1, r3
   66158:	str	r2, [r8, #12]
   6615c:	ldrd	r2, [sp, #16]
   66160:	strd	r0, [r8, #32]
   66164:	moveq	r1, #1
   66168:	strd	r2, [r8, #40]	; 0x28
   6616c:	beq	66194 <fputs@plt+0x55080>
   66170:	cmp	ip, #76	; 0x4c
   66174:	moveq	r1, #256	; 0x100
   66178:	beq	66194 <fputs@plt+0x55080>
   6617c:	cmp	ip, #73	; 0x49
   66180:	subne	r3, ip, #79	; 0x4f
   66184:	movne	r1, #2
   66188:	moveq	r1, #128	; 0x80
   6618c:	lslne	r3, r1, r3
   66190:	uxthne	r1, r3
   66194:	add	r1, r7, r1
   66198:	and	r1, r1, r4
   6619c:	strh	r1, [r8, #18]
   661a0:	b	65f10 <fputs@plt+0x54dfc>
   661a4:	add	r3, sp, #160	; 0xa0
   661a8:	ldr	r9, [r4]
   661ac:	add	lr, r3, lr, lsl #3
   661b0:	mov	r1, r9
   661b4:	ldr	r0, [sp, #24]
   661b8:	ldrb	r8, [lr, #-28]	; 0xffffffe4
   661bc:	bl	20614 <fputs@plt+0xf500>
   661c0:	mov	r4, r0
   661c4:	mov	r5, r1
   661c8:	ldr	r0, [sp, #24]
   661cc:	mov	r1, r7
   661d0:	bl	20614 <fputs@plt+0xf500>
   661d4:	and	r0, r0, r4
   661d8:	and	r1, r1, r5
   661dc:	orrs	r3, r0, r1
   661e0:	bne	65c5c <fputs@plt+0x54b48>
   661e4:	mov	r3, #0
   661e8:	mov	r1, r9
   661ec:	mov	r2, r3
   661f0:	mov	r0, sl
   661f4:	bl	263b8 <fputs@plt+0x152a4>
   661f8:	mov	r2, #0
   661fc:	str	r2, [sp]
   66200:	mov	r1, #51	; 0x33
   66204:	mov	r3, r0
   66208:	mov	r0, fp
   6620c:	bl	3bf0c <fputs@plt+0x2adf8>
   66210:	ldr	r6, [sp, #28]
   66214:	mov	r2, #3
   66218:	mov	r1, r0
   6621c:	mov	r0, r6
   66220:	bl	24c5c <fputs@plt+0x13b48>
   66224:	ldr	lr, [r6, #20]
   66228:	ldr	r9, [sp, #52]	; 0x34
   6622c:	ldrsh	ip, [r7, #32]
   66230:	add	r3, lr, r9
   66234:	ldr	r1, [r7, #28]
   66238:	mov	r2, #64	; 0x40
   6623c:	add	r0, r0, r0, lsl #1
   66240:	add	r0, lr, r0, lsl #4
   66244:	str	ip, [r0, #12]
   66248:	strb	r8, [r0, #23]
   6624c:	ldrsh	ip, [r3, #16]
   66250:	str	r1, [r0, #8]
   66254:	ldr	r1, [sp, #72]	; 0x48
   66258:	strd	r4, [r0, #32]
   6625c:	str	r1, [r0, #4]
   66260:	strh	r2, [r0, #18]
   66264:	strh	ip, [r0, #16]
   66268:	ldrb	r2, [r3, #22]
   6626c:	add	r2, r2, #1
   66270:	strb	r2, [r3, #22]
   66274:	ldr	r6, [r6, #20]
   66278:	add	r6, r6, r9
   6627c:	ldrh	r1, [r6, #20]
   66280:	ldrd	r2, [r6, #40]	; 0x28
   66284:	orr	r1, r1, #8
   66288:	strh	r1, [r6, #20]
   6628c:	strd	r2, [r0, #40]	; 0x28
   66290:	b	65c5c <fputs@plt+0x54b48>
   66294:	ldr	r6, [sp, #28]
   66298:	mov	r1, r0
   6629c:	mov	r2, #3
   662a0:	mov	r0, r6
   662a4:	bl	24c5c <fputs@plt+0x13b48>
   662a8:	cmp	r0, #0
   662ac:	beq	65b00 <fputs@plt+0x549ec>
   662b0:	ldr	r8, [r6, #20]
   662b4:	ldr	r3, [sp, #52]	; 0x34
   662b8:	add	r0, r0, r0, lsl #1
   662bc:	add	r3, r8, r3
   662c0:	ldr	r1, [sp, #72]	; 0x48
   662c4:	ldrsh	r2, [r3, #16]
   662c8:	add	r8, r8, r0, lsl #4
   662cc:	cmp	r7, #73	; 0x49
   662d0:	str	r1, [r8, #4]
   662d4:	strh	r2, [r8, #16]
   662d8:	ldrb	r2, [r3, #22]
   662dc:	add	r2, r2, #1
   662e0:	strb	r2, [r3, #22]
   662e4:	ldrheq	r3, [r8, #20]
   662e8:	ldr	r2, [sp, #52]	; 0x34
   662ec:	orreq	r3, r3, #2048	; 0x800
   662f0:	strheq	r3, [r8, #20]
   662f4:	ldr	r3, [sp, #28]
   662f8:	ldr	r6, [r3, #20]
   662fc:	ldr	r3, [fp]
   66300:	add	r6, r6, r2
   66304:	ldrh	r3, [r3, #64]	; 0x40
   66308:	ldrh	r2, [r6, #20]
   6630c:	ands	r3, r3, #512	; 0x200
   66310:	orr	r2, r2, #8
   66314:	strh	r2, [r6, #20]
   66318:	bne	660f0 <fputs@plt+0x54fdc>
   6631c:	ldrb	r7, [r5]
   66320:	cmp	r7, #79	; 0x4f
   66324:	cmpne	r7, #73	; 0x49
   66328:	movne	r7, #1
   6632c:	moveq	r7, #0
   66330:	bne	660f0 <fputs@plt+0x54fdc>
   66334:	ldr	r3, [r5, #4]
   66338:	ands	r3, r3, #1
   6633c:	bne	660f4 <fputs@plt+0x54fe0>
   66340:	ldr	r0, [r5, #12]
   66344:	str	r3, [sp, #56]	; 0x38
   66348:	bl	1920c <fputs@plt+0x80f8>
   6634c:	mov	r7, r0
   66350:	ldr	r0, [r5, #16]
   66354:	bl	1920c <fputs@plt+0x80f8>
   66358:	cmp	r7, r0
   6635c:	beq	6636c <fputs@plt+0x55258>
   66360:	cmp	r0, #66	; 0x42
   66364:	cmphi	r7, #66	; 0x42
   66368:	bls	660f0 <fputs@plt+0x54fdc>
   6636c:	ldr	r2, [r5, #16]
   66370:	ldr	r1, [r5, #12]
   66374:	mov	r0, fp
   66378:	bl	3f568 <fputs@plt+0x2e454>
   6637c:	cmp	r0, #0
   66380:	beq	6646c <fputs@plt+0x55358>
   66384:	ldr	lr, [r0]
   66388:	ldr	r2, [pc, #1992]	; 66b58 <fputs@plt+0x55a44>
   6638c:	ldrb	r3, [lr]
   66390:	add	r2, pc, r2
   66394:	add	r1, r2, r3
   66398:	ldrb	r1, [r1, #336]	; 0x150
   6639c:	cmp	r1, #98	; 0x62
   663a0:	bne	663e0 <fputs@plt+0x552cc>
   663a4:	cmp	r3, #0
   663a8:	beq	6646c <fputs@plt+0x55358>
   663ac:	ldr	r0, [pc, #1960]	; 66b5c <fputs@plt+0x55a48>
   663b0:	add	r0, pc, r0
   663b4:	b	663c0 <fputs@plt+0x552ac>
   663b8:	cmp	r1, #0
   663bc:	beq	6646c <fputs@plt+0x55358>
   663c0:	ldrb	r1, [lr, #1]!
   663c4:	ldrb	r3, [r0, #1]!
   663c8:	add	ip, r2, r1
   663cc:	add	r3, r2, r3
   663d0:	ldrb	ip, [ip, #336]	; 0x150
   663d4:	ldrb	r3, [r3, #336]	; 0x150
   663d8:	cmp	ip, r3
   663dc:	beq	663b8 <fputs@plt+0x552a4>
   663e0:	ldr	r1, [r5, #12]
   663e4:	mov	r0, fp
   663e8:	bl	3f3a4 <fputs@plt+0x2e290>
   663ec:	cmp	r0, #0
   663f0:	moveq	r7, r0
   663f4:	ldrne	r7, [r0]
   663f8:	ldr	r1, [r5, #16]
   663fc:	mov	r0, fp
   66400:	bl	3f3a4 <fputs@plt+0x2e290>
   66404:	cmp	r0, #0
   66408:	beq	670d0 <fputs@plt+0x55fbc>
   6640c:	ldr	r2, [r0]
   66410:	ldr	r3, [pc, #1864]	; 66b60 <fputs@plt+0x55a4c>
   66414:	ldrb	r0, [r7]
   66418:	ldrb	r1, [r2]
   6641c:	add	r3, pc, r3
   66420:	add	ip, r3, r0
   66424:	add	r1, r3, r1
   66428:	ldrb	ip, [ip, #336]	; 0x150
   6642c:	ldrb	r1, [r1, #336]	; 0x150
   66430:	cmp	r1, ip
   66434:	bne	660f0 <fputs@plt+0x54fdc>
   66438:	cmp	r0, #0
   6643c:	movne	lr, r7
   66440:	beq	6646c <fputs@plt+0x55358>
   66444:	ldrb	r0, [lr, #1]!
   66448:	ldrb	r1, [r2, #1]!
   6644c:	add	ip, r3, r0
   66450:	add	r1, r3, r1
   66454:	ldrb	ip, [ip, #336]	; 0x150
   66458:	ldrb	r1, [r1, #336]	; 0x150
   6645c:	cmp	ip, r1
   66460:	bne	660f0 <fputs@plt+0x54fdc>
   66464:	cmp	r0, #0
   66468:	bne	66444 <fputs@plt+0x55330>
   6646c:	ldrh	r3, [r6, #18]
   66470:	mov	r7, #2048	; 0x800
   66474:	orr	r3, r3, r7
   66478:	strh	r3, [r6, #18]
   6647c:	b	660f4 <fputs@plt+0x54fe0>
   66480:	mov	r2, #416	; 0x1a0
   66484:	mov	r3, #0
   66488:	mov	r0, sl
   6648c:	bl	25490 <fputs@plt+0x1437c>
   66490:	cmp	r0, #0
   66494:	mov	r8, r0
   66498:	str	r0, [sp, #32]
   6649c:	str	r0, [r6, #12]
   664a0:	beq	666b0 <fputs@plt+0x5559c>
   664a4:	ldrh	r3, [r6, #20]
   664a8:	add	r4, r0, #24
   664ac:	mov	r0, r4
   664b0:	orr	r3, r3, #16
   664b4:	strh	r3, [r6, #20]
   664b8:	mov	r2, #384	; 0x180
   664bc:	mov	r1, #0
   664c0:	bl	10ee0 <memset@plt>
   664c4:	mov	r3, #0
   664c8:	mov	r1, #8
   664cc:	str	r4, [r8, #20]
   664d0:	str	r1, [r8, #16]
   664d4:	mov	r0, r8
   664d8:	str	r5, [r8]
   664dc:	mov	r2, r7
   664e0:	str	r3, [r8, #4]
   664e4:	str	r3, [r8, #12]
   664e8:	mov	r1, r9
   664ec:	bl	24e10 <fputs@plt+0x13cfc>
   664f0:	mov	r7, r8
   664f4:	ldr	r8, [r8, #12]
   664f8:	subs	r4, r8, #1
   664fc:	bmi	66e0c <fputs@plt+0x55cf8>
   66500:	ldr	r8, [sp, #48]	; 0x30
   66504:	mov	r2, r4
   66508:	mov	r1, r7
   6650c:	sub	r4, r4, #1
   66510:	mov	r0, r8
   66514:	bl	65ae0 <fputs@plt+0x549cc>
   66518:	cmn	r4, #1
   6651c:	bne	66504 <fputs@plt+0x553f0>
   66520:	ldrb	r3, [sl, #69]	; 0x45
   66524:	cmp	r3, #0
   66528:	bne	666b0 <fputs@plt+0x5559c>
   6652c:	ldr	r2, [sp, #32]
   66530:	ldr	r8, [r2, #12]
   66534:	ldr	r4, [r2, #20]
   66538:	cmp	r8, #0
   6653c:	ble	66e20 <fputs@plt+0x55d0c>
   66540:	mvn	r0, #0
   66544:	mvn	r1, #0
   66548:	str	r6, [sp, #92]	; 0x5c
   6654c:	ldr	r6, [sp, #48]	; 0x30
   66550:	str	fp, [sp, #96]	; 0x60
   66554:	str	sl, [sp, #88]	; 0x58
   66558:	add	r4, r4, #48	; 0x30
   6655c:	sub	r7, r8, #2
   66560:	mov	sl, r0
   66564:	mov	fp, r1
   66568:	str	r3, [sp, #76]	; 0x4c
   6656c:	strd	r0, [sp, #16]
   66570:	str	r9, [sp, #100]	; 0x64
   66574:	ldrh	lr, [r4, #-30]	; 0xffffffe2
   66578:	ldr	r3, [pc, #1508]	; 66b64 <fputs@plt+0x55a50>
   6657c:	ands	r9, lr, r3
   66580:	beq	6689c <fputs@plt+0x55788>
   66584:	ldrh	r8, [r4, #-28]	; 0xffffffe4
   66588:	ands	r3, r8, #8
   6658c:	beq	6675c <fputs@plt+0x55648>
   66590:	ldrd	r2, [sp, #16]
   66594:	orr	r2, r2, r3
   66598:	mvn	r3, r7
   6659c:	cmp	r2, #0
   665a0:	lsr	r3, r3, #31
   665a4:	moveq	r3, #0
   665a8:	cmp	r3, #0
   665ac:	add	r4, r4, #48	; 0x30
   665b0:	sub	r7, r7, #1
   665b4:	bne	66574 <fputs@plt+0x55460>
   665b8:	ldrd	r0, [sp, #16]
   665bc:	ldr	r3, [sp, #32]
   665c0:	strd	sl, [sp, #56]	; 0x38
   665c4:	add	r3, r3, #416	; 0x1a0
   665c8:	orrs	r2, r0, r1
   665cc:	ldr	r6, [sp, #92]	; 0x5c
   665d0:	ldr	r9, [sp, #100]	; 0x64
   665d4:	ldr	sl, [sp, #88]	; 0x58
   665d8:	ldr	fp, [sp, #96]	; 0x60
   665dc:	strd	r0, [r3, #-8]
   665e0:	beq	66974 <fputs@plt+0x55860>
   665e4:	ldr	r3, [sp, #32]
   665e8:	ldr	r8, [r3, #12]
   665ec:	mov	r3, #512	; 0x200
   665f0:	cmp	r8, #2
   665f4:	strh	r3, [r6, #18]
   665f8:	beq	6706c <fputs@plt+0x55f58>
   665fc:	ldrd	r2, [sp, #56]	; 0x38
   66600:	orrs	r3, r2, r3
   66604:	beq	666b0 <fputs@plt+0x5559c>
   66608:	ldr	r3, [sp, #32]
   6660c:	ldr	r8, [r3, #12]
   66610:	ldr	r4, [r3, #20]
   66614:	mov	r3, #2
   66618:	mov	r7, r8
   6661c:	ldr	r8, [sp, #32]
   66620:	str	r9, [sp, #88]	; 0x58
   66624:	mvn	r1, #0
   66628:	mov	r9, r3
   6662c:	str	r6, [sp, #92]	; 0x5c
   66630:	str	fp, [sp, #76]	; 0x4c
   66634:	str	sl, [sp, #80]	; 0x50
   66638:	subs	r7, r7, #1
   6663c:	bmi	666a4 <fputs@plt+0x55590>
   66640:	ldrh	r3, [r4, #20]
   66644:	ldr	r6, [r4, #8]
   66648:	bic	r3, r3, #64	; 0x40
   6664c:	cmp	r6, r1
   66650:	strh	r3, [r4, #20]
   66654:	beq	66694 <fputs@plt+0x55580>
   66658:	ldr	ip, [r5, #68]	; 0x44
   6665c:	cmp	ip, #0
   66660:	ble	66694 <fputs@plt+0x55580>
   66664:	ldr	r3, [r5, #72]	; 0x48
   66668:	cmp	r6, r3
   6666c:	addne	r2, r5, #72	; 0x48
   66670:	movne	r3, #0
   66674:	bne	66688 <fputs@plt+0x55574>
   66678:	b	66c18 <fputs@plt+0x55b04>
   6667c:	ldr	r0, [r2, #4]!
   66680:	cmp	r6, r0
   66684:	beq	666c8 <fputs@plt+0x555b4>
   66688:	add	r3, r3, #1
   6668c:	cmp	ip, r3
   66690:	bne	6667c <fputs@plt+0x55568>
   66694:	sub	r7, r7, #1
   66698:	cmn	r7, #1
   6669c:	add	r4, r4, #48	; 0x30
   666a0:	bne	66640 <fputs@plt+0x5552c>
   666a4:	ldr	fp, [sp, #76]	; 0x4c
   666a8:	ldr	sl, [sp, #80]	; 0x50
   666ac:	ldr	r9, [sp, #88]	; 0x58
   666b0:	ldr	r3, [sp, #28]
   666b4:	ldrb	r7, [r9]
   666b8:	ldr	r6, [r3, #20]
   666bc:	ldr	r3, [sp, #52]	; 0x34
   666c0:	add	r6, r6, r3
   666c4:	b	65c20 <fputs@plt+0x54b0c>
   666c8:	mov	r0, #1
   666cc:	sub	r2, r3, #32
   666d0:	lsl	sl, r0, r3
   666d4:	lsl	fp, r0, r2
   666d8:	rsb	r2, r3, #32
   666dc:	orr	fp, fp, r0, lsr r2
   666e0:	ldrd	r2, [sp, #56]	; 0x38
   666e4:	and	r2, r2, sl
   666e8:	and	r3, r3, fp
   666ec:	orrs	r3, r2, r3
   666f0:	beq	66694 <fputs@plt+0x55580>
   666f4:	ldr	r3, [r4, #12]
   666f8:	mov	r2, r6
   666fc:	cmp	r2, r6
   66700:	strd	sl, [sp, #64]	; 0x40
   66704:	add	r4, r4, #48	; 0x30
   66708:	mov	fp, r3
   6670c:	beq	66738 <fputs@plt+0x55624>
   66710:	ldrh	r2, [r4, #-28]	; 0xffffffe4
   66714:	bic	r2, r2, #64	; 0x40
   66718:	strh	r2, [r4, #-28]	; 0xffffffe4
   6671c:	sub	r7, r7, #1
   66720:	cmn	r7, #1
   66724:	add	r4, r4, #48	; 0x30
   66728:	beq	66b8c <fputs@plt+0x55a78>
   6672c:	ldr	r2, [r4, #-40]	; 0xffffffd8
   66730:	cmp	r2, r6
   66734:	bne	66710 <fputs@plt+0x555fc>
   66738:	ldr	r2, [r4, #-36]	; 0xffffffdc
   6673c:	cmp	fp, r2
   66740:	beq	66980 <fputs@plt+0x5586c>
   66744:	subs	r9, r9, #1
   66748:	mov	r1, r6
   6674c:	beq	666a4 <fputs@plt+0x55590>
   66750:	ldr	r7, [r8, #12]
   66754:	ldr	r4, [r8, #20]
   66758:	b	66638 <fputs@plt+0x55524>
   6675c:	ldr	r0, [r5, #68]	; 0x44
   66760:	ldr	ip, [r4, #-40]	; 0xffffffd8
   66764:	cmp	r0, #0
   66768:	ble	66de0 <fputs@plt+0x55ccc>
   6676c:	ldr	r9, [r5, #72]	; 0x48
   66770:	cmp	ip, r9
   66774:	addne	r2, r5, #72	; 0x48
   66778:	bne	6678c <fputs@plt+0x55678>
   6677c:	b	66dfc <fputs@plt+0x55ce8>
   66780:	ldr	r1, [r2, #4]!
   66784:	cmp	ip, r1
   66788:	beq	669bc <fputs@plt+0x558a8>
   6678c:	add	r3, r3, #1
   66790:	cmp	r3, r0
   66794:	bne	66780 <fputs@plt+0x5566c>
   66798:	mov	r2, #0
   6679c:	mov	r3, #0
   667a0:	strd	r2, [sp, #56]	; 0x38
   667a4:	tst	r8, #2
   667a8:	beq	66810 <fputs@plt+0x556fc>
   667ac:	ldr	r3, [r4, #-44]	; 0xffffffd4
   667b0:	ldr	r2, [sp, #32]
   667b4:	add	r3, r3, r3, lsl #1
   667b8:	ldr	r2, [r2, #20]
   667bc:	add	r3, r2, r3, lsl #4
   667c0:	ldr	r1, [r3, #8]
   667c4:	cmp	r1, r9
   667c8:	addne	r2, r5, #72	; 0x48
   667cc:	movne	r3, #0
   667d0:	bne	667e4 <fputs@plt+0x556d0>
   667d4:	b	66ad8 <fputs@plt+0x559c4>
   667d8:	ldr	ip, [r2, #4]!
   667dc:	cmp	r1, ip
   667e0:	beq	66adc <fputs@plt+0x559c8>
   667e4:	add	r3, r3, #1
   667e8:	cmp	r3, r0
   667ec:	bne	667d8 <fputs@plt+0x556c4>
   667f0:	mov	r2, #0
   667f4:	mov	r3, #0
   667f8:	strd	r2, [sp, #80]	; 0x50
   667fc:	ldrd	r0, [sp, #56]	; 0x38
   66800:	ldrd	r2, [sp, #80]	; 0x50
   66804:	orr	r2, r2, r0
   66808:	orr	r3, r3, r1
   6680c:	strd	r2, [sp, #56]	; 0x38
   66810:	ldrd	r0, [sp, #16]
   66814:	ldrd	r2, [sp, #56]	; 0x38
   66818:	tst	lr, #2
   6681c:	and	r2, r2, r0
   66820:	and	r3, r3, r1
   66824:	strd	r2, [sp, #16]
   66828:	beq	6687c <fputs@plt+0x55768>
   6682c:	ldrd	r2, [sp, #16]
   66830:	ldrd	r0, [sp, #56]	; 0x38
   66834:	orr	r2, r2, r3
   66838:	mvn	r3, r7
   6683c:	and	r0, r0, sl
   66840:	and	r1, r1, fp
   66844:	cmp	r2, #0
   66848:	lsr	r3, r3, #31
   6684c:	mov	sl, r0
   66850:	mov	fp, r1
   66854:	moveq	r3, #0
   66858:	b	665a8 <fputs@plt+0x55494>
   6685c:	ldrd	r2, [sp, #16]
   66860:	mov	r4, r6
   66864:	ldr	r7, [sp, #112]	; 0x70
   66868:	ldr	r6, [sp, #116]	; 0x74
   6686c:	and	r2, r2, r0
   66870:	and	r3, r3, r1
   66874:	strd	r8, [sp, #104]	; 0x68
   66878:	strd	r2, [sp, #16]
   6687c:	orr	r2, r2, r3
   66880:	mvn	r3, r7
   66884:	cmp	r2, #0
   66888:	lsr	r3, r3, #31
   6688c:	mov	sl, #0
   66890:	moveq	r3, #0
   66894:	mov	fp, #0
   66898:	b	665a8 <fputs@plt+0x55494>
   6689c:	mov	r2, #408	; 0x198
   668a0:	mov	r3, #0
   668a4:	ldr	r0, [sp, #88]	; 0x58
   668a8:	bl	243c8 <fputs@plt+0x132b4>
   668ac:	subs	r8, r0, #0
   668b0:	beq	66b0c <fputs@plt+0x559f8>
   668b4:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   668b8:	add	sl, r8, #24
   668bc:	mov	r2, #1024	; 0x400
   668c0:	orr	r3, r3, #32
   668c4:	strh	r2, [r4, #-30]	; 0xffffffe2
   668c8:	strh	r3, [r4, #-28]	; 0xffffffe4
   668cc:	mov	r2, #384	; 0x180
   668d0:	ldr	r1, [sp, #76]	; 0x4c
   668d4:	str	r8, [r4, #-36]	; 0xffffffdc
   668d8:	mov	r0, sl
   668dc:	bl	10ee0 <memset@plt>
   668e0:	ldr	r3, [sp, #28]
   668e4:	ldr	r1, [r4, #-48]	; 0xffffffd0
   668e8:	mov	r0, r8
   668ec:	ldr	r2, [r3]
   668f0:	mov	r3, #8
   668f4:	str	r9, [r8, #12]
   668f8:	stm	r8, {r2, r9}
   668fc:	str	sl, [r8, #20]
   66900:	str	r3, [r8, #16]
   66904:	mov	r2, #72	; 0x48
   66908:	bl	24e10 <fputs@plt+0x13cfc>
   6690c:	ldr	r9, [r8, #12]
   66910:	subs	r9, r9, #1
   66914:	bmi	66934 <fputs@plt+0x55820>
   66918:	mov	r2, r9
   6691c:	mov	r1, r8
   66920:	sub	r9, r9, #1
   66924:	mov	r0, r6
   66928:	bl	65ae0 <fputs@plt+0x549cc>
   6692c:	cmn	r9, #1
   66930:	bne	66918 <fputs@plt+0x55804>
   66934:	ldr	r3, [sp, #28]
   66938:	str	r3, [r8, #4]
   6693c:	ldr	r3, [sp, #88]	; 0x58
   66940:	ldrb	sl, [r3, #69]	; 0x45
   66944:	cmp	sl, #0
   66948:	beq	669f8 <fputs@plt+0x558e4>
   6694c:	ldr	r6, [sp, #92]	; 0x5c
   66950:	ldr	fp, [sp, #96]	; 0x60
   66954:	ldr	r9, [sp, #100]	; 0x64
   66958:	mov	sl, r3
   6695c:	ldr	r3, [sp, #32]
   66960:	mov	r1, #0
   66964:	str	r1, [sp, #56]	; 0x38
   66968:	str	r1, [r3, #408]	; 0x198
   6696c:	str	r1, [r3, #412]	; 0x19c
   66970:	str	r1, [sp, #60]	; 0x3c
   66974:	mov	r3, #0
   66978:	strh	r3, [r6, #18]
   6697c:	b	665fc <fputs@plt+0x554e8>
   66980:	ldr	r2, [r4, #-48]	; 0xffffffd0
   66984:	ldr	r0, [r2, #16]
   66988:	bl	1920c <fputs@plt+0x80f8>
   6698c:	ldr	r1, [r4, #-48]	; 0xffffffd0
   66990:	str	r0, [sp, #16]
   66994:	ldr	r0, [r1, #12]
   66998:	bl	1920c <fputs@plt+0x80f8>
   6699c:	ldr	r2, [sp, #16]
   669a0:	cmp	r2, #0
   669a4:	cmpne	r0, r2
   669a8:	bne	66744 <fputs@plt+0x55630>
   669ac:	ldrh	r2, [r4, #-28]	; 0xffffffe4
   669b0:	orr	r2, r2, #64	; 0x40
   669b4:	strh	r2, [r4, #-28]	; 0xffffffe4
   669b8:	b	6671c <fputs@plt+0x55608>
   669bc:	sub	r2, r3, #32
   669c0:	mov	r1, #1
   669c4:	mov	ip, #1
   669c8:	lsl	r2, r1, r2
   669cc:	str	r2, [sp, #60]	; 0x3c
   669d0:	ldr	r1, [sp, #60]	; 0x3c
   669d4:	rsb	r2, r3, #32
   669d8:	lsl	r3, ip, r3
   669dc:	orr	r2, r1, ip, lsr r2
   669e0:	str	r3, [sp, #56]	; 0x38
   669e4:	str	r2, [sp, #60]	; 0x3c
   669e8:	b	667a4 <fputs@plt+0x55690>
   669ec:	mov	r6, #81	; 0x51
   669f0:	ldr	r1, [r9, #12]
   669f4:	b	65e44 <fputs@plt+0x54d30>
   669f8:	ldr	fp, [r8, #12]
   669fc:	ldr	r9, [r8, #20]
   66a00:	cmp	fp, #0
   66a04:	ble	670ac <fputs@plt+0x55f98>
   66a08:	add	r9, r9, #48	; 0x30
   66a0c:	str	r6, [sp, #116]	; 0x74
   66a10:	mov	r0, #0
   66a14:	mov	r6, r4
   66a18:	mov	r1, #0
   66a1c:	mov	r4, fp
   66a20:	str	r7, [sp, #112]	; 0x70
   66a24:	mov	fp, sl
   66a28:	mov	sl, r9
   66a2c:	ldrd	r8, [sp, #104]	; 0x68
   66a30:	b	66a44 <fputs@plt+0x55930>
   66a34:	add	fp, fp, #1
   66a38:	cmp	fp, r4
   66a3c:	add	sl, sl, #48	; 0x30
   66a40:	beq	6685c <fputs@plt+0x55748>
   66a44:	ldr	r3, [sl, #-48]	; 0xffffffd0
   66a48:	ldrb	r3, [r3]
   66a4c:	sub	r3, r3, #73	; 0x49
   66a50:	uxtb	r3, r3
   66a54:	cmp	r3, #10
   66a58:	bhi	66a34 <fputs@plt+0x55920>
   66a5c:	ldr	r2, [pc, #260]	; 66b68 <fputs@plt+0x55a54>
   66a60:	mvn	r3, r2, lsr r3
   66a64:	ands	r3, r3, #1
   66a68:	bne	66a34 <fputs@plt+0x55920>
   66a6c:	ldr	lr, [r5, #68]	; 0x44
   66a70:	ldr	r7, [sl, #-40]	; 0xffffffd8
   66a74:	cmp	lr, #0
   66a78:	ble	66aa8 <fputs@plt+0x55994>
   66a7c:	ldr	r2, [r5, #72]	; 0x48
   66a80:	cmp	r7, r2
   66a84:	addne	r2, r5, #72	; 0x48
   66a88:	bne	66a9c <fputs@plt+0x55988>
   66a8c:	b	66cd8 <fputs@plt+0x55bc4>
   66a90:	ldr	ip, [r2, #4]!
   66a94:	cmp	r7, ip
   66a98:	beq	66abc <fputs@plt+0x559a8>
   66a9c:	add	r3, r3, #1
   66aa0:	cmp	r3, lr
   66aa4:	bne	66a90 <fputs@plt+0x5597c>
   66aa8:	mov	r8, #0
   66aac:	mov	r9, #0
   66ab0:	orr	r0, r0, r8
   66ab4:	orr	r1, r1, r9
   66ab8:	b	66a34 <fputs@plt+0x55920>
   66abc:	mov	ip, #1
   66ac0:	sub	r2, r3, #32
   66ac4:	lsl	r8, ip, r3
   66ac8:	lsl	r9, ip, r2
   66acc:	rsb	r2, r3, #32
   66ad0:	orr	r9, r9, ip, lsr r2
   66ad4:	b	66ab0 <fputs@plt+0x5599c>
   66ad8:	mov	r3, #0
   66adc:	sub	r2, r3, #32
   66ae0:	mov	r1, #1
   66ae4:	mov	r0, #1
   66ae8:	lsl	r2, r1, r2
   66aec:	str	r2, [sp, #84]	; 0x54
   66af0:	ldr	r1, [sp, #84]	; 0x54
   66af4:	rsb	r2, r3, #32
   66af8:	lsl	r3, r0, r3
   66afc:	orr	r2, r1, r0, lsr r2
   66b00:	str	r3, [sp, #80]	; 0x50
   66b04:	str	r2, [sp, #84]	; 0x54
   66b08:	b	667fc <fputs@plt+0x556e8>
   66b0c:	ldrd	r2, [sp, #16]
   66b10:	b	6687c <fputs@plt+0x55768>
   66b14:	cmp	ip, #0
   66b18:	beq	66db4 <fputs@plt+0x55ca0>
   66b1c:	bic	r0, r0, #256	; 0x100
   66b20:	str	r0, [r2, #4]
   66b24:	b	66114 <fputs@plt+0x55000>
   66b28:	mov	r2, #0
   66b2c:	mov	r3, #0
   66b30:	strd	r2, [sp, #40]	; 0x28
   66b34:	mov	r2, #1
   66b38:	mov	r3, #0
   66b3c:	b	65bd8 <fputs@plt+0x54ac4>
   66b40:	andeq	r4, r4, r0, asr #10
   66b44:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   66b48:	andeq	r0, r0, r9, asr #15
   66b4c:	andeq	r4, r4, r8, lsr r2
   66b50:	andeq	sl, r2, r8, lsl ip
   66b54:	andeq	sl, r2, ip, lsl #24
   66b58:	andeq	sl, r2, r0, lsr r8
   66b5c:	andeq	pc, r2, ip, ror #1
   66b60:	andeq	sl, r2, r4, lsr #15
   66b64:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   66b68:	andeq	r0, r0, sp, asr #15
   66b6c:	andeq	r9, r2, ip, lsr #19
   66b70:	andeq	lr, r2, ip, lsl #4
   66b74:	andeq	r0, r0, r3, lsl #2
   66b78:	muleq	r2, r0, r0
   66b7c:	muleq	r2, r8, r7
   66b80:	andeq	lr, r2, ip, asr #32
   66b84:	andeq	sp, r2, ip, lsr #29
   66b88:	andeq	r7, r4, r4, asr r2
   66b8c:	ldr	r3, [sp, #32]
   66b90:	ldr	r6, [sp, #92]	; 0x5c
   66b94:	ldr	fp, [sp, #76]	; 0x4c
   66b98:	ldr	r7, [r3, #12]
   66b9c:	ldr	sl, [sp, #80]	; 0x50
   66ba0:	subs	r7, r7, #1
   66ba4:	ldr	r9, [sp, #88]	; 0x58
   66ba8:	ldr	r4, [r3, #20]
   66bac:	mov	r1, #0
   66bb0:	bmi	66c24 <fputs@plt+0x55b10>
   66bb4:	add	r4, r4, #48	; 0x30
   66bb8:	mov	r8, r1
   66bbc:	b	66bd0 <fputs@plt+0x55abc>
   66bc0:	sub	r7, r7, #1
   66bc4:	cmn	r7, #1
   66bc8:	add	r4, r4, #48	; 0x30
   66bcc:	beq	66c28 <fputs@plt+0x55b14>
   66bd0:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   66bd4:	tst	r3, #64	; 0x40
   66bd8:	beq	66bc0 <fputs@plt+0x55aac>
   66bdc:	ldr	r1, [r4, #-48]	; 0xffffffd0
   66be0:	mov	r3, #0
   66be4:	mov	r2, r3
   66be8:	ldr	r1, [r1, #16]
   66bec:	mov	r0, sl
   66bf0:	bl	263b8 <fputs@plt+0x152a4>
   66bf4:	ldr	r3, [r5]
   66bf8:	mov	r1, r8
   66bfc:	mov	r2, r0
   66c00:	ldr	r0, [r3]
   66c04:	bl	30588 <fputs@plt+0x1f474>
   66c08:	ldr	r3, [r4, #-48]	; 0xffffffd0
   66c0c:	ldr	r1, [r3, #12]
   66c10:	mov	r8, r0
   66c14:	b	66bc0 <fputs@plt+0x55aac>
   66c18:	mov	sl, #1
   66c1c:	mov	fp, #0
   66c20:	b	666e0 <fputs@plt+0x555cc>
   66c24:	mov	r8, r1
   66c28:	mov	r3, #0
   66c2c:	mov	r2, r3
   66c30:	mov	r0, sl
   66c34:	bl	263b8 <fputs@plt+0x152a4>
   66c38:	mov	r3, #0
   66c3c:	mov	r1, #75	; 0x4b
   66c40:	str	r3, [sp]
   66c44:	mov	r2, r0
   66c48:	mov	r0, fp
   66c4c:	bl	3bf0c <fputs@plt+0x2adf8>
   66c50:	subs	r1, r0, #0
   66c54:	beq	670c0 <fputs@plt+0x55fac>
   66c58:	ldr	r2, [r9, #4]
   66c5c:	ldrsh	r0, [r9, #36]	; 0x24
   66c60:	ldr	r3, [r1, #4]
   66c64:	ldr	r5, [sp, #28]
   66c68:	and	r2, r2, #1
   66c6c:	orr	r3, r3, r2
   66c70:	str	r3, [r1, #4]
   66c74:	strh	r0, [r1, #36]	; 0x24
   66c78:	str	r8, [r1, #20]
   66c7c:	mov	r2, #3
   66c80:	mov	r0, r5
   66c84:	bl	24c5c <fputs@plt+0x13b48>
   66c88:	mov	r1, r5
   66c8c:	mov	r2, r0
   66c90:	mov	r4, r0
   66c94:	ldr	r0, [sp, #48]	; 0x30
   66c98:	bl	65ae0 <fputs@plt+0x549cc>
   66c9c:	ldr	r3, [r5, #20]
   66ca0:	ldr	r2, [sp, #52]	; 0x34
   66ca4:	add	r4, r4, r4, lsl #1
   66ca8:	add	r6, r3, r2
   66cac:	ldr	r1, [sp, #72]	; 0x48
   66cb0:	ldrsh	r2, [r6, #16]
   66cb4:	add	r3, r3, r4, lsl #4
   66cb8:	str	r1, [r3, #4]
   66cbc:	strh	r2, [r3, #16]
   66cc0:	ldrb	r3, [r6, #22]
   66cc4:	add	r3, r3, #1
   66cc8:	strb	r3, [r6, #22]
   66ccc:	mov	r3, #4096	; 0x1000
   66cd0:	strh	r3, [r6, #18]
   66cd4:	b	666b0 <fputs@plt+0x5559c>
   66cd8:	mov	r8, #1
   66cdc:	mov	r9, #0
   66ce0:	b	66ab0 <fputs@plt+0x5599c>
   66ce4:	ldr	r0, [fp]
   66ce8:	mov	r3, #0
   66cec:	ldr	r1, [r9, #8]
   66cf0:	str	r3, [sp]
   66cf4:	mov	r3, #1
   66cf8:	str	r0, [sp, #80]	; 0x50
   66cfc:	bl	25638 <fputs@plt+0x14524>
   66d00:	cmp	r0, #0
   66d04:	beq	66d14 <fputs@plt+0x55c00>
   66d08:	ldrh	r3, [r0, #2]
   66d0c:	tst	r3, #4
   66d10:	bne	66d1c <fputs@plt+0x55c08>
   66d14:	ldrb	r7, [r9]
   66d18:	b	65c30 <fputs@plt+0x54b1c>
   66d1c:	ldr	r5, [r9, #20]
   66d20:	and	r8, r3, #8
   66d24:	ldr	r3, [r5, #4]
   66d28:	ldr	r4, [r3, #20]
   66d2c:	ldrb	r3, [r4]
   66d30:	cmp	r3, #152	; 0x98
   66d34:	bne	66d14 <fputs@plt+0x55c00>
   66d38:	ldr	r3, [r0, #4]
   66d3c:	mov	r0, r4
   66d40:	ldrb	r2, [r3]
   66d44:	str	r2, [sp, #32]
   66d48:	ldrb	r2, [r3, #1]
   66d4c:	ldrb	r3, [r3, #2]
   66d50:	str	r2, [sp, #64]	; 0x40
   66d54:	str	r3, [sp, #76]	; 0x4c
   66d58:	bl	1920c <fputs@plt+0x80f8>
   66d5c:	cmp	r0, #66	; 0x42
   66d60:	bne	66d14 <fputs@plt+0x55c00>
   66d64:	ldr	r3, [r4, #44]	; 0x2c
   66d68:	ldrb	r3, [r3, #42]	; 0x2a
   66d6c:	tst	r3, #16
   66d70:	bne	66d14 <fputs@plt+0x55c00>
   66d74:	ldr	r3, [r5, #4]
   66d78:	ldr	r5, [r3]
   66d7c:	b	66da0 <fputs@plt+0x55c8c>
   66d80:	ldr	r3, [r5, #4]
   66d84:	tst	r3, #4096	; 0x1000
   66d88:	beq	67078 <fputs@plt+0x55f64>
   66d8c:	tst	r3, #262144	; 0x40000
   66d90:	ldrne	r3, [r5, #20]
   66d94:	ldreq	r5, [r5, #12]
   66d98:	ldrne	r3, [r3, #4]
   66d9c:	ldrne	r5, [r3]
   66da0:	cmp	r5, #0
   66da4:	bne	66d80 <fputs@plt+0x55c6c>
   66da8:	mov	r3, #0
   66dac:	ldrb	r3, [r3]
   66db0:	udf	#0
   66db4:	mov	r0, fp
   66db8:	bl	3f3a4 <fputs@plt+0x2e290>
   66dbc:	cmp	r0, #0
   66dc0:	ldrne	r1, [r5, #12]
   66dc4:	ldrne	r2, [r5, #16]
   66dc8:	ldreq	r2, [r5, #16]
   66dcc:	ldrne	r3, [r1, #4]
   66dd0:	ldreq	r1, [r5, #12]
   66dd4:	orrne	r3, r3, #256	; 0x100
   66dd8:	strne	r3, [r1, #4]
   66ddc:	b	66114 <fputs@plt+0x55000>
   66de0:	mov	r2, #0
   66de4:	mov	r3, #0
   66de8:	tst	r8, #2
   66dec:	strd	r2, [sp, #56]	; 0x38
   66df0:	beq	66810 <fputs@plt+0x556fc>
   66df4:	strd	r2, [sp, #80]	; 0x50
   66df8:	b	667fc <fputs@plt+0x556e8>
   66dfc:	mov	r2, #1
   66e00:	mov	r3, #0
   66e04:	strd	r2, [sp, #56]	; 0x38
   66e08:	b	667a4 <fputs@plt+0x55690>
   66e0c:	ldrb	r3, [sl, #69]	; 0x45
   66e10:	cmp	r3, #0
   66e14:	ldreq	r3, [sp, #32]
   66e18:	ldreq	r4, [r3, #20]
   66e1c:	bne	666b0 <fputs@plt+0x5559c>
   66e20:	ldr	r3, [sp, #32]
   66e24:	mvn	r1, #0
   66e28:	mov	r0, #512	; 0x200
   66e2c:	cmp	r8, #2
   66e30:	str	r1, [r3, #408]	; 0x198
   66e34:	str	r1, [r3, #412]	; 0x19c
   66e38:	mov	r2, r1
   66e3c:	strh	r0, [r6, #18]
   66e40:	str	r1, [sp, #56]	; 0x38
   66e44:	str	r1, [sp, #60]	; 0x3c
   66e48:	bne	66614 <fputs@plt+0x55500>
   66e4c:	mov	r3, #0
   66e50:	str	fp, [sp, #88]	; 0x58
   66e54:	str	r9, [sp, #96]	; 0x60
   66e58:	mov	fp, r3
   66e5c:	mov	r9, r3
   66e60:	str	r6, [sp, #76]	; 0x4c
   66e64:	str	r5, [sp, #80]	; 0x50
   66e68:	str	sl, [sp, #92]	; 0x5c
   66e6c:	ldrh	r3, [r4, #18]
   66e70:	cmp	r3, #1024	; 0x400
   66e74:	bne	6705c <fputs@plt+0x55f48>
   66e78:	ldr	r3, [r4, #12]
   66e7c:	ldr	r2, [r3, #12]
   66e80:	cmp	fp, r2
   66e84:	bge	67044 <fputs@plt+0x55f30>
   66e88:	ldr	r7, [r3, #20]
   66e8c:	adds	r7, r7, r9
   66e90:	beq	67044 <fputs@plt+0x55f30>
   66e94:	ldrh	r8, [r4, #66]	; 0x42
   66e98:	mov	r6, #0
   66e9c:	b	66eac <fputs@plt+0x55d98>
   66ea0:	bics	r2, r5, #38	; 0x26
   66ea4:	beq	66efc <fputs@plt+0x55de8>
   66ea8:	add	r6, r6, #1
   66eac:	cmp	r8, #1024	; 0x400
   66eb0:	bne	66fd8 <fputs@plt+0x55ec4>
   66eb4:	ldr	r3, [r4, #60]	; 0x3c
   66eb8:	ldr	r2, [r3, #12]
   66ebc:	cmp	r6, r2
   66ec0:	bge	66fcc <fputs@plt+0x55eb8>
   66ec4:	ldr	r3, [r3, #20]
   66ec8:	add	r2, r6, r6, lsl #1
   66ecc:	add	r3, r3, r2, lsl #4
   66ed0:	cmp	r3, #0
   66ed4:	beq	66fcc <fputs@plt+0x55eb8>
   66ed8:	ldrh	r2, [r7, #18]
   66edc:	tst	r2, #62	; 0x3e
   66ee0:	beq	66ea8 <fputs@plt+0x55d94>
   66ee4:	ldrh	r5, [r3, #18]
   66ee8:	tst	r5, #62	; 0x3e
   66eec:	beq	66ea8 <fputs@plt+0x55d94>
   66ef0:	orr	r5, r2, r5
   66ef4:	bics	r2, r5, #26
   66ef8:	bne	66ea0 <fputs@plt+0x55d8c>
   66efc:	ldr	r3, [r3]
   66f00:	ldr	sl, [r7]
   66f04:	ldr	r1, [r3, #12]
   66f08:	ldr	r0, [sl, #12]
   66f0c:	cmp	r1, #0
   66f10:	cmpne	r0, #0
   66f14:	bne	66fe8 <fputs@plt+0x55ed4>
   66f18:	cmp	r0, r1
   66f1c:	bne	66ea8 <fputs@plt+0x55d94>
   66f20:	ldr	r1, [r3, #16]
   66f24:	ldr	r0, [sl, #16]
   66f28:	cmp	r1, #0
   66f2c:	cmpne	r0, #0
   66f30:	bne	67030 <fputs@plt+0x55f1c>
   66f34:	cmp	r0, r1
   66f38:	bne	66ea8 <fputs@plt+0x55d94>
   66f3c:	sub	r3, r5, #1
   66f40:	ands	r2, r3, r5
   66f44:	ldr	r3, [sp, #28]
   66f48:	mov	r4, r5
   66f4c:	ldr	r3, [r3]
   66f50:	beq	67004 <fputs@plt+0x55ef0>
   66f54:	ldr	r0, [r3]
   66f58:	mov	r3, #0
   66f5c:	tst	r5, #24
   66f60:	mov	r1, sl
   66f64:	mov	r2, r3
   66f68:	ldr	r0, [r0]
   66f6c:	movne	r4, #8
   66f70:	moveq	r4, #32
   66f74:	bl	263b8 <fputs@plt+0x152a4>
   66f78:	subs	r1, r0, #0
   66f7c:	beq	66fbc <fputs@plt+0x55ea8>
   66f80:	mov	r3, #79	; 0x4f
   66f84:	add	r3, r3, #1
   66f88:	sub	r2, r3, #79	; 0x4f
   66f8c:	mov	r0, #2
   66f90:	cmp	r4, r0, lsl r2
   66f94:	bne	66f84 <fputs@plt+0x55e70>
   66f98:	ldr	r4, [sp, #28]
   66f9c:	strb	r3, [r1]
   66fa0:	mov	r2, #3
   66fa4:	mov	r0, r4
   66fa8:	bl	24c5c <fputs@plt+0x13b48>
   66fac:	mov	r1, r4
   66fb0:	mov	r2, r0
   66fb4:	ldr	r0, [sp, #48]	; 0x30
   66fb8:	bl	65ae0 <fputs@plt+0x549cc>
   66fbc:	ldr	r3, [sp, #32]
   66fc0:	ldr	r4, [r3, #20]
   66fc4:	ldrh	r8, [r4, #66]	; 0x42
   66fc8:	b	66ea8 <fputs@plt+0x55d94>
   66fcc:	add	fp, fp, #1
   66fd0:	add	r9, r9, #48	; 0x30
   66fd4:	b	66e6c <fputs@plt+0x55d58>
   66fd8:	cmp	r6, #0
   66fdc:	bne	66fcc <fputs@plt+0x55eb8>
   66fe0:	add	r3, r4, #48	; 0x30
   66fe4:	b	66ed0 <fputs@plt+0x55dbc>
   66fe8:	mvn	r2, #0
   66fec:	str	r3, [sp, #16]
   66ff0:	bl	21528 <fputs@plt+0x10414>
   66ff4:	ldr	r3, [sp, #16]
   66ff8:	cmp	r0, #0
   66ffc:	beq	66f20 <fputs@plt+0x55e0c>
   67000:	b	66ea8 <fputs@plt+0x55d94>
   67004:	ldr	r0, [r3]
   67008:	mov	r1, sl
   6700c:	mov	r3, #0
   67010:	ldr	r0, [r0]
   67014:	bl	263b8 <fputs@plt+0x152a4>
   67018:	subs	r1, r0, #0
   6701c:	beq	66fbc <fputs@plt+0x55ea8>
   67020:	cmp	r5, #2
   67024:	moveq	r3, #79	; 0x4f
   67028:	bne	66f80 <fputs@plt+0x55e6c>
   6702c:	b	66f98 <fputs@plt+0x55e84>
   67030:	mvn	r2, #0
   67034:	bl	21528 <fputs@plt+0x10414>
   67038:	cmp	r0, #0
   6703c:	beq	66f3c <fputs@plt+0x55e28>
   67040:	b	66ea8 <fputs@plt+0x55d94>
   67044:	ldr	r6, [sp, #76]	; 0x4c
   67048:	ldr	r5, [sp, #80]	; 0x50
   6704c:	ldr	fp, [sp, #88]	; 0x58
   67050:	ldr	sl, [sp, #92]	; 0x5c
   67054:	ldr	r9, [sp, #96]	; 0x60
   67058:	b	665fc <fputs@plt+0x554e8>
   6705c:	cmp	fp, #0
   67060:	bne	67044 <fputs@plt+0x55f30>
   67064:	mov	r7, r4
   67068:	b	66e94 <fputs@plt+0x55d80>
   6706c:	ldr	r3, [sp, #32]
   67070:	ldr	r4, [r3, #20]
   67074:	b	66e4c <fputs@plt+0x55d38>
   67078:	ldrb	r3, [r5]
   6707c:	cmp	r3, #135	; 0x87
   67080:	str	r3, [sp, #56]	; 0x38
   67084:	beq	67538 <fputs@plt+0x56424>
   67088:	ldr	r3, [sp, #56]	; 0x38
   6708c:	cmp	r3, #97	; 0x61
   67090:	movne	r3, #0
   67094:	strne	r3, [sp, #16]
   67098:	beq	670d8 <fputs@plt+0x55fc4>
   6709c:	ldr	r0, [sp, #16]
   670a0:	bl	22548 <fputs@plt+0x11434>
   670a4:	ldrb	r7, [r9]
   670a8:	b	65c30 <fputs@plt+0x54b1c>
   670ac:	ldr	r6, [sp, #92]	; 0x5c
   670b0:	ldr	fp, [sp, #96]	; 0x60
   670b4:	ldr	sl, [sp, #88]	; 0x58
   670b8:	ldr	r9, [sp, #100]	; 0x64
   670bc:	b	6695c <fputs@plt+0x55848>
   670c0:	mov	r1, r8
   670c4:	mov	r0, sl
   670c8:	bl	23aac <fputs@plt+0x12998>
   670cc:	b	66ccc <fputs@plt+0x55bb8>
   670d0:	ldrb	r3, [r0]
   670d4:	udf	#0
   670d8:	ldr	r2, [r5, #8]
   670dc:	mov	r3, #0
   670e0:	str	r3, [sp, #16]
   670e4:	cmp	r2, #0
   670e8:	beq	6709c <fputs@plt+0x55f88>
   670ec:	ldrb	r3, [r2]
   670f0:	cmp	r3, #0
   670f4:	beq	6709c <fputs@plt+0x55f88>
   670f8:	ldr	r0, [sp, #32]
   670fc:	cmp	r3, r0
   67100:	beq	6709c <fputs@plt+0x55f88>
   67104:	ldr	ip, [sp, #64]	; 0x40
   67108:	cmp	ip, r3
   6710c:	beq	6709c <fputs@plt+0x55f88>
   67110:	ldr	lr, [sp, #76]	; 0x4c
   67114:	cmp	r3, lr
   67118:	beq	6709c <fputs@plt+0x55f88>
   6711c:	mov	r1, r2
   67120:	mov	r7, #0
   67124:	b	67140 <fputs@plt+0x5602c>
   67128:	cmp	r3, r0
   6712c:	beq	67150 <fputs@plt+0x5603c>
   67130:	cmp	r3, ip
   67134:	beq	67150 <fputs@plt+0x5603c>
   67138:	cmp	r3, lr
   6713c:	beq	67150 <fputs@plt+0x5603c>
   67140:	ldrb	r3, [r1, #1]!
   67144:	add	r7, r7, #1
   67148:	cmp	r3, #0
   6714c:	bne	67128 <fputs@plt+0x56014>
   67150:	add	r1, r2, r7
   67154:	ldrb	r0, [r1, #-1]
   67158:	cmp	r0, #255	; 0xff
   6715c:	beq	6709c <fputs@plt+0x55f88>
   67160:	ldr	r0, [sp, #32]
   67164:	cmp	r0, r3
   67168:	movne	r3, #0
   6716c:	ldrbeq	r3, [r1, #1]
   67170:	ldr	r0, [sp, #80]	; 0x50
   67174:	clzeq	r3, r3
   67178:	mov	r1, #97	; 0x61
   6717c:	lsreq	r3, r3, #5
   67180:	str	r3, [sp, #64]	; 0x40
   67184:	bl	24ae8 <fputs@plt+0x139d4>
   67188:	ldr	r3, [sp, #64]	; 0x40
   6718c:	str	r3, [sp, #32]
   67190:	subs	r4, r0, #0
   67194:	movne	r2, #0
   67198:	ldrne	r3, [r4, #8]
   6719c:	strbne	r2, [r3, r7]
   671a0:	ldr	r3, [sp, #56]	; 0x38
   671a4:	cmp	r3, #135	; 0x87
   671a8:	beq	67470 <fputs@plt+0x5635c>
   671ac:	ldr	r0, [sp, #16]
   671b0:	bl	22548 <fputs@plt+0x11434>
   671b4:	ldr	r1, [r9, #20]
   671b8:	mov	r3, #0
   671bc:	mov	r2, r3
   671c0:	ldr	ip, [r1, #4]
   671c4:	mov	r0, sl
   671c8:	mov	r1, r4
   671cc:	ldr	r7, [ip, #20]
   671d0:	bl	263b8 <fputs@plt+0x152a4>
   671d4:	cmp	r8, #0
   671d8:	mov	r5, r0
   671dc:	bne	673fc <fputs@plt+0x562e8>
   671e0:	ldr	r3, [fp]
   671e4:	ldrb	r3, [r3, #69]	; 0x45
   671e8:	cmp	r3, #0
   671ec:	bne	67250 <fputs@plt+0x5613c>
   671f0:	ldrh	r3, [r6, #20]
   671f4:	orr	r3, r3, #1024	; 0x400
   671f8:	strh	r3, [r6, #20]
   671fc:	ldr	r1, [r4, #8]
   67200:	ldrb	r3, [r1]
   67204:	cmp	r3, #0
   67208:	beq	67250 <fputs@plt+0x5613c>
   6720c:	ldr	ip, [pc, #-1704]	; 66b6c <fputs@plt+0x55a58>
   67210:	mov	r2, r8
   67214:	add	ip, pc, ip
   67218:	add	lr, ip, r3
   6721c:	ldrb	r0, [lr, #64]	; 0x40
   67220:	ldrb	lr, [lr, #336]	; 0x150
   67224:	and	r0, r0, #32
   67228:	bic	r3, r3, r0
   6722c:	strb	r3, [r1]
   67230:	ldr	r3, [r5, #8]
   67234:	strb	lr, [r3, r2]
   67238:	ldr	r3, [r4, #8]
   6723c:	add	r2, r2, #1
   67240:	add	r1, r3, r2
   67244:	ldrb	r3, [r3, r2]
   67248:	cmp	r3, #0
   6724c:	bne	67218 <fputs@plt+0x56104>
   67250:	ldrb	r3, [sl, #69]	; 0x45
   67254:	cmp	r3, #0
   67258:	bne	675e4 <fputs@plt+0x564d0>
   6725c:	ldr	r6, [r5, #8]
   67260:	cmp	r6, #0
   67264:	beq	67414 <fputs@plt+0x56300>
   67268:	mov	r0, r6
   6726c:	bl	10f58 <strlen@plt>
   67270:	cmp	r8, #0
   67274:	bic	r3, r0, #-1073741824	; 0xc0000000
   67278:	sub	r3, r3, #1
   6727c:	add	r2, r6, r3
   67280:	ldrb	r3, [r6, r3]
   67284:	beq	67420 <fputs@plt+0x5630c>
   67288:	ldr	r6, [pc, #-1824]	; 66b70 <fputs@plt+0x55a5c>
   6728c:	add	r3, r3, #1
   67290:	add	r6, pc, r6
   67294:	strb	r3, [r2]
   67298:	mov	r3, #0
   6729c:	mov	r2, r3
   672a0:	mov	r1, r7
   672a4:	mov	r0, sl
   672a8:	bl	263b8 <fputs@plt+0x152a4>
   672ac:	mov	r2, r6
   672b0:	mov	r1, r0
   672b4:	mov	r0, fp
   672b8:	bl	24b38 <fputs@plt+0x13a24>
   672bc:	mov	r2, #0
   672c0:	str	r2, [sp]
   672c4:	mov	r1, #83	; 0x53
   672c8:	mov	r3, r4
   672cc:	mov	r2, r0
   672d0:	mov	r0, fp
   672d4:	bl	3bf0c <fputs@plt+0x2adf8>
   672d8:	subs	r1, r0, #0
   672dc:	beq	672fc <fputs@plt+0x561e8>
   672e0:	ldr	r2, [r9, #4]
   672e4:	ldr	r3, [r1, #4]
   672e8:	ldrsh	r0, [r9, #36]	; 0x24
   672ec:	and	r2, r2, #1
   672f0:	orr	r3, r3, r2
   672f4:	str	r3, [r1, #4]
   672f8:	strh	r0, [r1, #36]	; 0x24
   672fc:	ldr	r8, [sp, #28]
   67300:	ldr	r2, [pc, #-1940]	; 66b74 <fputs@plt+0x55a60>
   67304:	mov	r0, r8
   67308:	bl	24c5c <fputs@plt+0x13b48>
   6730c:	mov	r1, r8
   67310:	mov	r2, r0
   67314:	mov	r4, r0
   67318:	ldr	r0, [sp, #48]	; 0x30
   6731c:	bl	65ae0 <fputs@plt+0x549cc>
   67320:	mov	r3, #0
   67324:	mov	r2, r3
   67328:	mov	r1, r7
   6732c:	mov	r0, sl
   67330:	bl	263b8 <fputs@plt+0x152a4>
   67334:	mov	r2, r6
   67338:	mov	r1, r0
   6733c:	mov	r0, fp
   67340:	bl	24b38 <fputs@plt+0x13a24>
   67344:	mov	r2, #0
   67348:	str	r2, [sp]
   6734c:	mov	r1, #82	; 0x52
   67350:	mov	r3, r5
   67354:	mov	r2, r0
   67358:	mov	r0, fp
   6735c:	bl	3bf0c <fputs@plt+0x2adf8>
   67360:	subs	r1, r0, #0
   67364:	beq	67384 <fputs@plt+0x56270>
   67368:	ldr	r2, [r9, #4]
   6736c:	ldr	r3, [r1, #4]
   67370:	ldrsh	r0, [r9, #36]	; 0x24
   67374:	and	r2, r2, #1
   67378:	orr	r3, r3, r2
   6737c:	str	r3, [r1, #4]
   67380:	strh	r0, [r1, #36]	; 0x24
   67384:	ldr	r6, [sp, #28]
   67388:	ldr	r2, [pc, #-2076]	; 66b74 <fputs@plt+0x55a60>
   6738c:	mov	r0, r6
   67390:	bl	24c5c <fputs@plt+0x13b48>
   67394:	mov	r1, r6
   67398:	mov	r2, r0
   6739c:	mov	r5, r0
   673a0:	ldr	r0, [sp, #48]	; 0x30
   673a4:	bl	65ae0 <fputs@plt+0x549cc>
   673a8:	ldr	r3, [sp, #32]
   673ac:	ldr	r2, [r6, #20]
   673b0:	cmp	r3, #0
   673b4:	ldr	r3, [sp, #52]	; 0x34
   673b8:	add	r6, r2, r3
   673bc:	beq	66d14 <fputs@plt+0x55c00>
   673c0:	add	r4, r4, r4, lsl #1
   673c4:	ldrsh	r1, [r6, #16]
   673c8:	add	r3, r2, r4, lsl #4
   673cc:	ldr	r0, [sp, #72]	; 0x48
   673d0:	strh	r1, [r3, #16]
   673d4:	str	r0, [r3, #4]
   673d8:	add	r5, r5, r5, lsl #1
   673dc:	ldrb	r3, [r6, #22]
   673e0:	ldrsh	r1, [r6, #16]
   673e4:	add	r2, r2, r5, lsl #4
   673e8:	add	r3, r3, #2
   673ec:	str	r0, [r2, #4]
   673f0:	strh	r1, [r2, #16]
   673f4:	strb	r3, [r6, #22]
   673f8:	b	66d14 <fputs@plt+0x55c00>
   673fc:	ldrb	r3, [sl, #69]	; 0x45
   67400:	cmp	r3, #0
   67404:	beq	67454 <fputs@plt+0x56340>
   67408:	ldr	r6, [pc, #-2200]	; 66b78 <fputs@plt+0x55a64>
   6740c:	add	r6, pc, r6
   67410:	b	67298 <fputs@plt+0x56184>
   67414:	mvn	r3, #0
   67418:	mov	r2, r3
   6741c:	ldrb	r3, [r3]
   67420:	ldr	r1, [pc, #-2220]	; 66b7c <fputs@plt+0x55a68>
   67424:	cmp	r3, #64	; 0x40
   67428:	add	r1, pc, r1
   6742c:	add	r3, r1, r3
   67430:	ldr	r0, [sp, #64]	; 0x40
   67434:	ldrb	r3, [r3, #336]	; 0x150
   67438:	ldr	r6, [pc, #-2240]	; 66b80 <fputs@plt+0x55a6c>
   6743c:	moveq	r0, #0
   67440:	add	r3, r3, #1
   67444:	str	r0, [sp, #32]
   67448:	add	r6, pc, r6
   6744c:	strb	r3, [r2]
   67450:	b	67298 <fputs@plt+0x56184>
   67454:	ldr	r6, [r5, #8]
   67458:	cmp	r6, #0
   6745c:	bne	67268 <fputs@plt+0x56154>
   67460:	mvn	r3, #0
   67464:	mov	r2, r3
   67468:	ldrb	r3, [r3]
   6746c:	b	67288 <fputs@plt+0x56174>
   67470:	ldrsh	r3, [r5, #32]
   67474:	ldr	r7, [fp, #8]
   67478:	cmp	r3, #32
   6747c:	suble	r3, r3, #1
   67480:	ldrle	r2, [r7, #188]	; 0xbc
   67484:	movle	r1, #1
   67488:	mvngt	r3, #0
   6748c:	orrle	r3, r2, r1, lsl r3
   67490:	str	r3, [r7, #188]	; 0xbc
   67494:	ldr	r3, [sp, #64]	; 0x40
   67498:	cmp	r3, #0
   6749c:	beq	671ac <fputs@plt+0x56098>
   674a0:	ldr	r3, [r5, #8]
   674a4:	ldrb	r3, [r3, #1]
   674a8:	cmp	r3, #0
   674ac:	beq	671ac <fputs@plt+0x56098>
   674b0:	ldrb	r3, [fp, #19]
   674b4:	mov	r1, r5
   674b8:	mov	r0, fp
   674bc:	cmp	r3, #0
   674c0:	subne	r3, r3, #1
   674c4:	ldreq	r3, [fp, #76]	; 0x4c
   674c8:	uxtbne	r3, r3
   674cc:	strbne	r3, [fp, #19]
   674d0:	addne	r3, fp, r3, lsl #2
   674d4:	addeq	r3, r3, #1
   674d8:	ldrne	r3, [r3, #28]
   674dc:	streq	r3, [sp, #56]	; 0x38
   674e0:	strne	r3, [sp, #56]	; 0x38
   674e4:	streq	r3, [fp, #76]	; 0x4c
   674e8:	ldr	r2, [sp, #56]	; 0x38
   674ec:	bl	626f8 <fputs@plt+0x515e4>
   674f0:	ldr	r2, [r7]
   674f4:	ldr	r3, [r7, #32]
   674f8:	ldrb	r2, [r2, #69]	; 0x45
   674fc:	sub	r3, r3, #1
   67500:	cmp	r2, #0
   67504:	bne	675f0 <fputs@plt+0x564dc>
   67508:	ldr	r2, [r7, #4]
   6750c:	mov	r1, #20
   67510:	mla	r3, r1, r3, r2
   67514:	ldr	r2, [sp, #56]	; 0x38
   67518:	cmp	r2, #0
   6751c:	mov	r2, #0
   67520:	str	r2, [r3, #12]
   67524:	beq	671ac <fputs@plt+0x56098>
   67528:	ldr	r1, [sp, #56]	; 0x38
   6752c:	mov	r0, fp
   67530:	bl	200f0 <fputs@plt+0xefdc>
   67534:	b	671ac <fputs@plt+0x56098>
   67538:	ldr	r3, [fp, #480]	; 0x1e0
   6753c:	ldrsh	r4, [r5, #32]
   67540:	cmp	r3, #0
   67544:	beq	67610 <fputs@plt+0x564fc>
   67548:	mov	r7, #40	; 0x28
   6754c:	mvn	r2, #39	; 0x27
   67550:	smlabb	r7, r4, r7, r2
   67554:	ldr	r2, [r3, #60]	; 0x3c
   67558:	add	r7, r2, r7
   6755c:	ldrh	r2, [r7, #8]
   67560:	ands	r2, r2, #1
   67564:	str	r2, [sp, #88]	; 0x58
   67568:	bne	67610 <fputs@plt+0x564fc>
   6756c:	ldr	r1, [r3]
   67570:	mov	r2, #40	; 0x28
   67574:	mov	r3, #0
   67578:	mov	r0, r1
   6757c:	str	r1, [sp, #92]	; 0x5c
   67580:	bl	25490 <fputs@plt+0x1437c>
   67584:	subs	r2, r0, #0
   67588:	str	r2, [sp, #16]
   6758c:	beq	67610 <fputs@plt+0x564fc>
   67590:	ldr	r1, [sp, #92]	; 0x5c
   67594:	mov	r3, #1
   67598:	str	r1, [r2, #32]
   6759c:	strh	r3, [r2, #8]
   675a0:	mov	r1, r7
   675a4:	mov	r7, r2
   675a8:	bl	2e3f4 <fputs@plt+0x1d2e0>
   675ac:	mov	r0, r7
   675b0:	bl	2a898 <fputs@plt+0x19784>
   675b4:	cmp	r0, #3
   675b8:	ldrne	r2, [sp, #88]	; 0x58
   675bc:	beq	67600 <fputs@plt+0x564ec>
   675c0:	ldr	r1, [fp, #8]
   675c4:	cmp	r4, #32
   675c8:	suble	r3, r4, #1
   675cc:	ldrle	r0, [r1, #188]	; 0xbc
   675d0:	movle	ip, #1
   675d4:	mvngt	r3, #0
   675d8:	orrle	r3, r0, ip, lsl r3
   675dc:	str	r3, [r1, #188]	; 0xbc
   675e0:	b	670e4 <fputs@plt+0x55fd0>
   675e4:	ldr	r6, [pc, #-2664]	; 66b84 <fputs@plt+0x55a70>
   675e8:	add	r6, pc, r6
   675ec:	b	67298 <fputs@plt+0x56184>
   675f0:	ldr	r3, [pc, #-2672]	; 66b88 <fputs@plt+0x55a74>
   675f4:	add	r3, pc, r3
   675f8:	add	r3, r3, #4
   675fc:	b	67514 <fputs@plt+0x56400>
   67600:	ldr	r0, [sp, #16]
   67604:	bl	3263c <fputs@plt+0x21528>
   67608:	mov	r2, r0
   6760c:	b	675c0 <fputs@plt+0x564ac>
   67610:	mov	r2, #0
   67614:	str	r2, [sp, #16]
   67618:	b	675c0 <fputs@plt+0x564ac>
   6761c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67620:	mov	r5, r1
   67624:	mov	lr, r2
   67628:	mov	r6, r0
   6762c:	mov	r4, r2
   67630:	ldr	sl, [r5, #48]	; 0x30
   67634:	ldm	lr!, {r0, r1, r2, r3}
   67638:	sub	sp, sp, #172	; 0xac
   6763c:	add	fp, sp, #108	; 0x6c
   67640:	ldr	r7, [sl, #44]	; 0x2c
   67644:	mov	ip, fp
   67648:	ldr	lr, [lr]
   6764c:	cmp	r7, #0
   67650:	stmia	ip!, {r0, r1, r2, r3}
   67654:	ldr	r9, [r6]
   67658:	str	lr, [ip]
   6765c:	beq	676e4 <fputs@plt+0x565d0>
   67660:	ldrb	r3, [r5, #4]
   67664:	cmp	r3, #117	; 0x75
   67668:	beq	676d8 <fputs@plt+0x565c4>
   6766c:	cmp	r3, #118	; 0x76
   67670:	beq	676cc <fputs@plt+0x565b8>
   67674:	ldr	r2, [pc, #4016]	; 6862c <fputs@plt+0x57518>
   67678:	cmp	r3, #116	; 0x74
   6767c:	add	r2, pc, r2
   67680:	ldrne	r2, [pc, #4008]	; 68630 <fputs@plt+0x5751c>
   67684:	addne	r2, pc, r2
   67688:	ldr	r1, [pc, #4004]	; 68634 <fputs@plt+0x57520>
   6768c:	mov	r0, r6
   67690:	add	r1, pc, r1
   67694:	bl	39630 <fputs@plt+0x2851c>
   67698:	mov	r7, #0
   6769c:	mov	r8, #1
   676a0:	ldr	r2, [sp, #116]	; 0x74
   676a4:	ldr	r3, [sp, #120]	; 0x78
   676a8:	str	r2, [r4, #8]
   676ac:	mov	r1, r7
   676b0:	mov	r0, r9
   676b4:	str	r3, [r4, #12]
   676b8:	mov	r2, #1
   676bc:	bl	23944 <fputs@plt+0x12830>
   676c0:	mov	r0, r8
   676c4:	add	sp, sp, #172	; 0xac
   676c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   676cc:	ldr	r2, [pc, #3940]	; 68638 <fputs@plt+0x57524>
   676d0:	add	r2, pc, r2
   676d4:	b	67688 <fputs@plt+0x56574>
   676d8:	ldr	r2, [pc, #3932]	; 6863c <fputs@plt+0x57528>
   676dc:	add	r2, pc, r2
   676e0:	b	67688 <fputs@plt+0x56574>
   676e4:	ldr	r3, [sl, #56]	; 0x38
   676e8:	cmp	r3, #0
   676ec:	beq	6774c <fputs@plt+0x56638>
   676f0:	ldrb	r3, [r5, #4]
   676f4:	cmp	r3, #117	; 0x75
   676f8:	beq	67740 <fputs@plt+0x5662c>
   676fc:	cmp	r3, #118	; 0x76
   67700:	beq	67734 <fputs@plt+0x56620>
   67704:	ldr	r2, [pc, #3892]	; 68640 <fputs@plt+0x5752c>
   67708:	cmp	r3, #116	; 0x74
   6770c:	add	r2, pc, r2
   67710:	ldrne	r2, [pc, #3884]	; 68644 <fputs@plt+0x57530>
   67714:	addne	r2, pc, r2
   67718:	ldr	r1, [pc, #3880]	; 68648 <fputs@plt+0x57534>
   6771c:	mov	r0, r6
   67720:	add	r1, pc, r1
   67724:	bl	39630 <fputs@plt+0x2851c>
   67728:	mov	r7, #0
   6772c:	mov	r8, #1
   67730:	b	676a0 <fputs@plt+0x5658c>
   67734:	ldr	r2, [pc, #3856]	; 6864c <fputs@plt+0x57538>
   67738:	add	r2, pc, r2
   6773c:	b	67718 <fputs@plt+0x56604>
   67740:	ldr	r2, [pc, #3848]	; 68650 <fputs@plt+0x5753c>
   67744:	add	r2, pc, r2
   67748:	b	67718 <fputs@plt+0x56604>
   6774c:	ldr	r3, [r6, #8]
   67750:	cmp	r3, #0
   67754:	str	r3, [sp, #28]
   67758:	beq	68bfc <fputs@plt+0x57ae8>
   6775c:	ldrb	r3, [sp, #108]	; 0x6c
   67760:	cmp	r3, #12
   67764:	beq	68590 <fputs@plt+0x5747c>
   67768:	ldr	r2, [r5, #8]
   6776c:	ands	r3, r2, #512	; 0x200
   67770:	bne	67f70 <fputs@plt+0x56e5c>
   67774:	tst	r2, #8192	; 0x2000
   67778:	bne	67fe0 <fputs@plt+0x56ecc>
   6777c:	ldr	r7, [r5, #44]	; 0x2c
   67780:	cmp	r7, #0
   67784:	beq	68190 <fputs@plt+0x5707c>
   67788:	ldr	fp, [r6, #8]
   6778c:	ldr	r3, [r6]
   67790:	ldr	r0, [fp, #24]
   67794:	str	r3, [sp, #36]	; 0x24
   67798:	bl	2e640 <fputs@plt+0x1d52c>
   6779c:	str	r0, [sp, #48]	; 0x30
   677a0:	ldr	r0, [fp, #24]
   677a4:	bl	2e640 <fputs@plt+0x1d52c>
   677a8:	ldrb	r3, [r5, #4]
   677ac:	ldr	r9, [r5, #44]	; 0x2c
   677b0:	ldr	r2, [r5, #48]	; 0x30
   677b4:	cmp	r3, #116	; 0x74
   677b8:	str	r3, [sp, #28]
   677bc:	str	r2, [sp, #32]
   677c0:	ldr	r7, [r9]
   677c4:	str	r0, [sp, #56]	; 0x38
   677c8:	beq	68c0c <fputs@plt+0x57af8>
   677cc:	ldr	r3, [sp, #36]	; 0x24
   677d0:	ldrb	r0, [r3, #69]	; 0x45
   677d4:	cmp	r0, #0
   677d8:	bne	68c0c <fputs@plt+0x57af8>
   677dc:	ldr	r3, [r5]
   677e0:	ldr	r3, [r3]
   677e4:	cmp	r3, #0
   677e8:	ble	68c0c <fputs@plt+0x57af8>
   677ec:	str	r4, [sp, #40]	; 0x28
   677f0:	ldr	r4, [sp, #36]	; 0x24
   677f4:	mov	r8, #1
   677f8:	mov	sl, r0
   677fc:	add	r3, sp, #148	; 0x94
   67800:	str	r3, [sp, #44]	; 0x2c
   67804:	cmp	r7, #0
   67808:	ldr	r3, [r9, #4]
   6780c:	ble	684a8 <fputs@plt+0x57394>
   67810:	ldrh	r2, [r3, #16]
   67814:	cmp	r2, r8
   67818:	beq	6789c <fputs@plt+0x56788>
   6781c:	mov	r2, #0
   67820:	b	67830 <fputs@plt+0x5671c>
   67824:	ldrh	r1, [r3, #16]
   67828:	cmp	r1, r8
   6782c:	beq	6789c <fputs@plt+0x56788>
   67830:	add	r2, r2, #1
   67834:	cmp	r7, r2
   67838:	add	r3, r3, #20
   6783c:	bne	67824 <fputs@plt+0x56710>
   67840:	ldr	r2, [sp, #44]	; 0x2c
   67844:	mov	r3, #0
   67848:	mov	r1, #132	; 0x84
   6784c:	mov	r0, r4
   67850:	str	sl, [sp, #148]	; 0x94
   67854:	str	sl, [sp, #152]	; 0x98
   67858:	bl	247e0 <fputs@plt+0x136cc>
   6785c:	subs	r2, r0, #0
   67860:	beq	68f5c <fputs@plt+0x57e48>
   67864:	ldr	r3, [r2, #4]
   67868:	str	r8, [r2, #8]
   6786c:	orr	r3, r3, #1024	; 0x400
   67870:	str	r3, [r2, #4]
   67874:	mov	r1, r9
   67878:	ldr	r0, [r6]
   6787c:	bl	30588 <fputs@plt+0x1f474>
   67880:	subs	r9, r0, #0
   67884:	addne	r2, r7, r7, lsl #2
   67888:	ldrne	r3, [r9, #4]
   6788c:	addne	r7, r7, #1
   67890:	addne	r3, r3, r2, lsl #2
   67894:	strhne	r8, [r3, #16]
   67898:	ldrb	r0, [r4, #69]	; 0x45
   6789c:	cmp	r0, #0
   678a0:	add	r8, r8, #1
   678a4:	bne	678b8 <fputs@plt+0x567a4>
   678a8:	ldr	r3, [r5]
   678ac:	ldr	r3, [r3]
   678b0:	cmp	r8, r3
   678b4:	ble	67804 <fputs@plt+0x566f0>
   678b8:	ldr	r4, [sp, #40]	; 0x28
   678bc:	add	r8, r7, #1
   678c0:	mov	r3, #0
   678c4:	lsl	r8, r8, #2
   678c8:	mov	r2, r8
   678cc:	ldr	r0, [sp, #36]	; 0x24
   678d0:	bl	243c8 <fputs@plt+0x132b4>
   678d4:	subs	r3, r0, #0
   678d8:	str	r3, [sp, #64]	; 0x40
   678dc:	beq	68c18 <fputs@plt+0x57b04>
   678e0:	cmp	r7, #0
   678e4:	str	r7, [r3]
   678e8:	ldr	r2, [r9, #4]
   678ec:	ble	67918 <fputs@plt+0x56804>
   678f0:	ldr	r3, [sp, #64]	; 0x40
   678f4:	sub	r0, r8, #4
   678f8:	add	r0, r3, r0
   678fc:	mov	r1, r3
   67900:	ldrh	r3, [r2, #16]
   67904:	add	r2, r2, #20
   67908:	sub	r3, r3, #1
   6790c:	str	r3, [r1, #4]!
   67910:	cmp	r1, r0
   67914:	bne	67900 <fputs@plt+0x567ec>
   67918:	mov	r1, r5
   6791c:	mov	r0, r6
   67920:	bl	41edc <fputs@plt+0x30dc8>
   67924:	str	r0, [sp, #76]	; 0x4c
   67928:	str	r9, [r5, #44]	; 0x2c
   6792c:	mov	r1, r9
   67930:	mov	r2, #0
   67934:	ldr	r0, [r6]
   67938:	bl	26a34 <fputs@plt+0x15920>
   6793c:	ldr	r3, [sp, #28]
   67940:	cmp	r3, #116	; 0x74
   67944:	ldr	r3, [sp, #32]
   67948:	moveq	sl, #0
   6794c:	streq	sl, [sp, #72]	; 0x48
   67950:	str	r0, [r3, #44]	; 0x2c
   67954:	beq	67a00 <fputs@plt+0x568ec>
   67958:	ldr	r3, [r5]
   6795c:	ldr	r2, [r6, #76]	; 0x4c
   67960:	mov	r8, #0
   67964:	ldr	r3, [r3]
   67968:	mov	r1, #22
   6796c:	mov	r9, r3
   67970:	add	r3, r2, #1
   67974:	mov	r0, r3
   67978:	str	r3, [sp, #72]	; 0x48
   6797c:	add	r3, r9, #1
   67980:	add	r3, r3, r2
   67984:	str	r3, [r6, #76]	; 0x4c
   67988:	mov	r2, r8
   6798c:	mov	r3, r0
   67990:	str	r8, [sp]
   67994:	mov	r0, fp
   67998:	bl	2e760 <fputs@plt+0x1d64c>
   6799c:	mov	r1, r9
   679a0:	mov	r2, #1
   679a4:	ldr	r0, [sp, #36]	; 0x24
   679a8:	bl	284f4 <fputs@plt+0x173e0>
   679ac:	subs	sl, r0, #0
   679b0:	beq	67a00 <fputs@plt+0x568ec>
   679b4:	cmp	r9, r8
   679b8:	mov	r3, r9
   679bc:	ble	67a00 <fputs@plt+0x568ec>
   679c0:	str	r7, [sp, #40]	; 0x28
   679c4:	add	r9, sl, #20
   679c8:	mov	r7, r3
   679cc:	mov	r3, r8
   679d0:	ldr	r2, [r5, #48]	; 0x30
   679d4:	mov	r1, r5
   679d8:	mov	r0, r6
   679dc:	bl	41254 <fputs@plt+0x30140>
   679e0:	ldr	r3, [sl, #16]
   679e4:	mov	r2, #0
   679e8:	str	r0, [r9], #4
   679ec:	strb	r2, [r3, r8]
   679f0:	add	r8, r8, #1
   679f4:	cmp	r7, r8
   679f8:	bne	679cc <fputs@plt+0x568b8>
   679fc:	ldr	r7, [sp, #40]	; 0x28
   67a00:	ldr	r9, [sp, #32]
   67a04:	ldr	r8, [pc, #3144]	; 68654 <fputs@plt+0x57540>
   67a08:	mov	r2, #0
   67a0c:	add	r8, pc, r8
   67a10:	str	r2, [r5, #48]	; 0x30
   67a14:	mov	r3, r8
   67a18:	str	r2, [r9, #52]	; 0x34
   67a1c:	mov	r1, r5
   67a20:	ldr	r2, [r5, #44]	; 0x2c
   67a24:	mov	r0, r6
   67a28:	bl	39ac0 <fputs@plt+0x289ac>
   67a2c:	ldr	r3, [r9, #48]	; 0x30
   67a30:	cmp	r3, #0
   67a34:	beq	68f64 <fputs@plt+0x57e50>
   67a38:	ldr	r2, [r5, #12]
   67a3c:	cmp	r2, #0
   67a40:	beq	68614 <fputs@plt+0x57500>
   67a44:	ldr	r3, [sp, #28]
   67a48:	cmp	r2, #0
   67a4c:	sub	r3, r3, #116	; 0x74
   67a50:	clz	r3, r3
   67a54:	lsr	r3, r3, #5
   67a58:	moveq	r3, #0
   67a5c:	cmp	r3, #0
   67a60:	streq	r3, [sp, #80]	; 0x50
   67a64:	streq	r3, [sp, #68]	; 0x44
   67a68:	bne	68c7c <fputs@plt+0x57b68>
   67a6c:	ldr	r9, [sp, #36]	; 0x24
   67a70:	mov	r8, #0
   67a74:	mov	r0, r9
   67a78:	ldr	r1, [r5, #56]	; 0x38
   67a7c:	bl	23a00 <fputs@plt+0x128ec>
   67a80:	mov	r0, r9
   67a84:	ldr	r1, [r5, #60]	; 0x3c
   67a88:	str	r8, [r5, #56]	; 0x38
   67a8c:	bl	23a00 <fputs@plt+0x128ec>
   67a90:	ldr	ip, [r6, #76]	; 0x4c
   67a94:	mov	lr, #13
   67a98:	add	r3, ip, #2
   67a9c:	add	r2, ip, #4
   67aa0:	strb	lr, [sp, #148]	; 0x94
   67aa4:	str	r8, [r5, #60]	; 0x3c
   67aa8:	strb	r8, [sp, #149]	; 0x95
   67aac:	str	r2, [r6, #76]	; 0x4c
   67ab0:	str	r8, [sp, #156]	; 0x9c
   67ab4:	str	r8, [sp, #160]	; 0xa0
   67ab8:	str	r3, [sp, #152]	; 0x98
   67abc:	str	r3, [sp, #40]	; 0x28
   67ac0:	ldr	r3, [fp, #32]
   67ac4:	str	r2, [sp, #88]	; 0x58
   67ac8:	add	r3, r3, #1
   67acc:	add	r2, ip, #1
   67ad0:	str	r3, [sp]
   67ad4:	add	ip, ip, #3
   67ad8:	mov	r3, r8
   67adc:	mov	r1, #16
   67ae0:	mov	r0, fp
   67ae4:	strb	lr, [sp, #128]	; 0x80
   67ae8:	str	ip, [sp, #60]	; 0x3c
   67aec:	str	r2, [sp, #52]	; 0x34
   67af0:	str	r2, [sp, #132]	; 0x84
   67af4:	strb	r8, [sp, #129]	; 0x81
   67af8:	str	r8, [sp, #136]	; 0x88
   67afc:	str	r8, [sp, #140]	; 0x8c
   67b00:	bl	2e760 <fputs@plt+0x1d64c>
   67b04:	ldr	r3, [sp, #32]
   67b08:	ldr	r1, [sp, #68]	; 0x44
   67b0c:	add	r2, sp, #128	; 0x80
   67b10:	str	r1, [r3, #12]
   67b14:	mov	r1, r3
   67b18:	ldr	r3, [r6, #472]	; 0x1d8
   67b1c:	str	r3, [sp, #96]	; 0x60
   67b20:	mov	r9, r0
   67b24:	mov	r0, r6
   67b28:	bl	5f6f0 <fputs@plt+0x4e5dc>
   67b2c:	ldr	r2, [sp, #52]	; 0x34
   67b30:	mov	r3, r8
   67b34:	mov	r1, #17
   67b38:	str	r8, [sp]
   67b3c:	mov	r0, fp
   67b40:	bl	2e760 <fputs@plt+0x1d64c>
   67b44:	ldr	r3, [fp, #24]
   67b48:	cmp	r9, r8
   67b4c:	strb	r8, [r3, #19]
   67b50:	ldr	r2, [fp, #32]
   67b54:	ldr	r0, [fp]
   67b58:	sub	r1, r2, #1
   67b5c:	str	r8, [r3, #60]	; 0x3c
   67b60:	str	r1, [r3, #96]	; 0x60
   67b64:	ldrb	r3, [r0, #69]	; 0x45
   67b68:	movlt	r9, r1
   67b6c:	cmp	r3, r8
   67b70:	bne	68580 <fputs@plt+0x5746c>
   67b74:	add	r9, r9, r9, lsl #2
   67b78:	ldr	r3, [fp, #4]
   67b7c:	add	r9, r3, r9, lsl #2
   67b80:	str	r2, [r9, #8]
   67b84:	ldr	r2, [fp, #32]
   67b88:	mov	r3, #0
   67b8c:	add	r2, r2, #1
   67b90:	str	r2, [sp]
   67b94:	mov	r1, #16
   67b98:	ldr	r2, [sp, #40]	; 0x28
   67b9c:	mov	r0, fp
   67ba0:	bl	2e760 <fputs@plt+0x1d64c>
   67ba4:	ldr	r3, [r5, #12]
   67ba8:	mov	r8, #0
   67bac:	str	r3, [sp, #68]	; 0x44
   67bb0:	ldr	r3, [sp, #80]	; 0x50
   67bb4:	ldr	r9, [r5, #16]
   67bb8:	str	r3, [r5, #12]
   67bbc:	ldr	r3, [r6, #472]	; 0x1d8
   67bc0:	ldr	r2, [sp, #44]	; 0x2c
   67bc4:	mov	r1, r5
   67bc8:	str	r8, [r5, #16]
   67bcc:	str	r3, [sp, #100]	; 0x64
   67bd0:	str	r0, [sp, #84]	; 0x54
   67bd4:	mov	r0, r6
   67bd8:	bl	5f6f0 <fputs@plt+0x4e5dc>
   67bdc:	ldr	r3, [sp, #68]	; 0x44
   67be0:	str	r9, [r5, #16]
   67be4:	str	r3, [r5, #12]
   67be8:	ldr	r2, [sp, #40]	; 0x28
   67bec:	mov	r3, r8
   67bf0:	mov	r1, #17
   67bf4:	str	r8, [sp]
   67bf8:	mov	r0, fp
   67bfc:	bl	2e760 <fputs@plt+0x1d64c>
   67c00:	ldr	r1, [fp, #24]
   67c04:	ldr	r0, [sp, #48]	; 0x30
   67c08:	ldr	ip, [sp, #28]
   67c0c:	strb	r8, [r1, #19]
   67c10:	str	r8, [r1, #60]	; 0x3c
   67c14:	str	r0, [sp, #16]
   67c18:	ldr	r0, [sp, #72]	; 0x48
   67c1c:	sub	ip, ip, #115	; 0x73
   67c20:	str	r0, [sp, #8]
   67c24:	ldr	r0, [sp, #60]	; 0x3c
   67c28:	add	r3, sp, #140	; 0x8c
   67c2c:	str	r0, [sp, #4]
   67c30:	add	r2, sp, #136	; 0x88
   67c34:	mov	r1, r5
   67c38:	str	sl, [sp, #12]
   67c3c:	str	r4, [sp]
   67c40:	mov	r0, r6
   67c44:	mov	r9, ip
   67c48:	str	ip, [sp, #80]	; 0x50
   67c4c:	bl	2efac <fputs@plt+0x1de98>
   67c50:	cmp	r9, #1
   67c54:	strhi	r8, [sp, #92]	; 0x5c
   67c58:	str	r0, [sp, #68]	; 0x44
   67c5c:	bls	68cd8 <fputs@plt+0x57bc4>
   67c60:	cmp	sl, #0
   67c64:	beq	67c7c <fputs@plt+0x56b68>
   67c68:	ldr	r3, [sl]
   67c6c:	sub	r3, r3, #1
   67c70:	cmp	r3, #0
   67c74:	str	r3, [sl]
   67c78:	beq	68814 <fputs@plt+0x57700>
   67c7c:	ldr	r3, [sp, #28]
   67c80:	sub	r3, r3, #117	; 0x75
   67c84:	cmp	r3, #1
   67c88:	bls	685bc <fputs@plt+0x574a8>
   67c8c:	mov	r8, #0
   67c90:	ldr	r3, [sp, #92]	; 0x5c
   67c94:	ldr	r2, [sp, #88]	; 0x58
   67c98:	mov	r1, #14
   67c9c:	str	r8, [sp]
   67ca0:	mov	r0, fp
   67ca4:	bl	2e760 <fputs@plt+0x1d64c>
   67ca8:	ldr	r3, [sp, #48]	; 0x30
   67cac:	ldr	r2, [sp, #40]	; 0x28
   67cb0:	mov	r1, #18
   67cb4:	str	r8, [sp]
   67cb8:	mov	sl, r0
   67cbc:	mov	r0, fp
   67cc0:	bl	2e760 <fputs@plt+0x1d64c>
   67cc4:	mov	r2, r8
   67cc8:	mov	r3, sl
   67ccc:	mov	r1, #13
   67cd0:	str	r8, [sp]
   67cd4:	str	r0, [sp, #72]	; 0x48
   67cd8:	mov	r0, fp
   67cdc:	bl	2e760 <fputs@plt+0x1d64c>
   67ce0:	ldr	r3, [sp, #32]
   67ce4:	ldrsh	r0, [r5, #6]
   67ce8:	ldrsh	r1, [r3, #6]
   67cec:	bl	1d93c <fputs@plt+0xc828>
   67cf0:	strh	r0, [r5, #6]
   67cf4:	ldr	r3, [sp, #28]
   67cf8:	cmp	r3, #118	; 0x76
   67cfc:	bne	684b0 <fputs@plt+0x5739c>
   67d00:	ldr	r3, [sp, #32]
   67d04:	ldrsh	r2, [r5, #6]
   67d08:	mov	r8, #0
   67d0c:	ldrsh	r3, [r3, #6]
   67d10:	mov	r1, #14
   67d14:	mov	r0, fp
   67d18:	cmp	r2, r3
   67d1c:	strhgt	r3, [r5, #6]
   67d20:	ldr	r2, [sp, #60]	; 0x3c
   67d24:	ldr	r3, [sp, #68]	; 0x44
   67d28:	str	r8, [sp]
   67d2c:	bl	2e760 <fputs@plt+0x1d64c>
   67d30:	mov	r3, sl
   67d34:	ldr	r2, [sp, #52]	; 0x34
   67d38:	mov	r1, #18
   67d3c:	str	r8, [sp]
   67d40:	mov	r9, sl
   67d44:	str	r0, [sp, #28]
   67d48:	mov	r0, fp
   67d4c:	bl	2e760 <fputs@plt+0x1d64c>
   67d50:	ldr	r3, [sp, #56]	; 0x38
   67d54:	str	r8, [sp]
   67d58:	mov	r2, r8
   67d5c:	mov	r1, #13
   67d60:	mov	r0, fp
   67d64:	bl	2e760 <fputs@plt+0x1d64c>
   67d68:	ldr	r3, [sp, #28]
   67d6c:	add	r3, r3, #1
   67d70:	str	r3, [sp, #44]	; 0x2c
   67d74:	ldr	r3, [sp, #80]	; 0x50
   67d78:	ldr	sl, [fp, #32]
   67d7c:	cmp	r3, #1
   67d80:	bls	68d18 <fputs@plt+0x57c04>
   67d84:	mov	r8, #0
   67d88:	mov	r3, r9
   67d8c:	ldr	r2, [sp, #40]	; 0x28
   67d90:	mov	r1, #18
   67d94:	str	r8, [sp]
   67d98:	mov	r0, fp
   67d9c:	bl	2e760 <fputs@plt+0x1d64c>
   67da0:	mov	r2, r8
   67da4:	ldr	r3, [sp, #56]	; 0x38
   67da8:	mov	r1, #13
   67dac:	str	r8, [sp]
   67db0:	mov	r0, fp
   67db4:	bl	2e760 <fputs@plt+0x1d64c>
   67db8:	ldr	r2, [fp, #32]
   67dbc:	ldr	r0, [fp, #24]
   67dc0:	ldr	r1, [fp]
   67dc4:	sub	r3, r2, #1
   67dc8:	str	r3, [r0, #96]	; 0x60
   67dcc:	ldr	ip, [sp, #84]	; 0x54
   67dd0:	ldrb	r1, [r1, #69]	; 0x45
   67dd4:	cmp	ip, r8
   67dd8:	mov	r0, ip
   67ddc:	movlt	r0, r3
   67de0:	cmp	r1, r8
   67de4:	bne	68564 <fputs@plt+0x57450>
   67de8:	add	r1, r0, r0, lsl #2
   67dec:	ldr	r3, [fp, #4]
   67df0:	add	r3, r3, r1, lsl #2
   67df4:	mov	r8, #0
   67df8:	str	r2, [r3, #8]
   67dfc:	mov	r1, #18
   67e00:	ldr	r3, [sp, #72]	; 0x48
   67e04:	ldr	r2, [sp, #52]	; 0x34
   67e08:	str	r8, [sp]
   67e0c:	mov	r0, fp
   67e10:	bl	2e760 <fputs@plt+0x1d64c>
   67e14:	mov	r3, r9
   67e18:	ldr	r2, [sp, #40]	; 0x28
   67e1c:	mov	r1, #18
   67e20:	str	r8, [sp]
   67e24:	mov	r0, fp
   67e28:	bl	2e760 <fputs@plt+0x1d64c>
   67e2c:	ldr	r1, [fp, #24]
   67e30:	ldr	r3, [sp, #56]	; 0x38
   67e34:	mvn	r2, r3
   67e38:	ldr	r3, [r1, #120]	; 0x78
   67e3c:	cmp	r3, r8
   67e40:	ldrne	r0, [fp, #32]
   67e44:	strne	r0, [r3, r2, lsl #2]
   67e48:	ldr	r2, [fp, #32]
   67e4c:	mov	r3, #0
   67e50:	sub	r2, r2, #1
   67e54:	str	r2, [r1, #96]	; 0x60
   67e58:	mov	r0, fp
   67e5c:	mov	r2, r3
   67e60:	str	r3, [sp]
   67e64:	mov	r1, #41	; 0x29
   67e68:	bl	2e760 <fputs@plt+0x1d64c>
   67e6c:	ldr	r2, [sp, #64]	; 0x40
   67e70:	mvn	r3, #14
   67e74:	mov	r1, r0
   67e78:	mov	r0, fp
   67e7c:	bl	24588 <fputs@plt+0x13474>
   67e80:	ldr	r3, [sp, #156]	; 0x9c
   67e84:	ldr	r2, [sp, #136]	; 0x88
   67e88:	mov	r1, #42	; 0x2a
   67e8c:	str	r7, [sp]
   67e90:	mov	r0, fp
   67e94:	bl	2e760 <fputs@plt+0x1d64c>
   67e98:	mvn	r3, #5
   67e9c:	ldr	r2, [sp, #76]	; 0x4c
   67ea0:	mov	r1, r0
   67ea4:	mov	r0, fp
   67ea8:	bl	24588 <fputs@plt+0x13474>
   67eac:	ldr	r3, [fp]
   67eb0:	ldrb	r3, [r3, #69]	; 0x45
   67eb4:	cmp	r3, #0
   67eb8:	beq	68604 <fputs@plt+0x574f0>
   67ebc:	ldr	r3, [sp, #28]
   67ec0:	ldr	r2, [sp, #44]	; 0x2c
   67ec4:	mov	r1, #43	; 0x2b
   67ec8:	str	sl, [sp]
   67ecc:	mov	r0, fp
   67ed0:	bl	2e760 <fputs@plt+0x1d64c>
   67ed4:	ldr	r2, [fp, #24]
   67ed8:	ldr	r3, [sp, #48]	; 0x30
   67edc:	mvn	r1, r3
   67ee0:	ldr	r3, [r2, #120]	; 0x78
   67ee4:	cmp	r3, #0
   67ee8:	ldrne	r0, [fp, #32]
   67eec:	strne	r0, [r3, r1, lsl #2]
   67ef0:	ldr	r3, [fp, #32]
   67ef4:	sub	r3, r3, #1
   67ef8:	str	r3, [r2, #96]	; 0x60
   67efc:	ldrb	r3, [r4]
   67f00:	cmp	r3, #9
   67f04:	ldreq	r1, [sp, #32]
   67f08:	beq	67f50 <fputs@plt+0x56e3c>
   67f0c:	ldr	r1, [r5, #48]	; 0x30
   67f10:	cmp	r1, #0
   67f14:	beq	67f24 <fputs@plt+0x56e10>
   67f18:	ldr	r0, [sp, #36]	; 0x24
   67f1c:	mov	r2, #1
   67f20:	bl	23944 <fputs@plt+0x12830>
   67f24:	ldr	r3, [sp, #32]
   67f28:	str	r3, [r5, #48]	; 0x30
   67f2c:	str	r5, [r3, #52]	; 0x34
   67f30:	ldrb	r3, [r6, #453]	; 0x1c5
   67f34:	cmp	r3, #2
   67f38:	beq	68c38 <fputs@plt+0x57b24>
   67f3c:	ldr	r8, [r6, #68]	; 0x44
   67f40:	adds	r8, r8, #0
   67f44:	movne	r8, #1
   67f48:	b	676c0 <fputs@plt+0x565ac>
   67f4c:	mov	r1, r3
   67f50:	ldr	r3, [r1, #48]	; 0x30
   67f54:	cmp	r3, #0
   67f58:	bne	67f4c <fputs@plt+0x56e38>
   67f5c:	ldr	r2, [r1]
   67f60:	mov	r0, r6
   67f64:	ldr	r1, [r1, #28]
   67f68:	bl	433fc <fputs@plt+0x322e8>
   67f6c:	b	67f0c <fputs@plt+0x56df8>
   67f70:	ldr	r7, [r5, #48]	; 0x30
   67f74:	cmp	r7, #0
   67f78:	beq	68d38 <fputs@plt+0x57c24>
   67f7c:	mov	r5, #1
   67f80:	b	67f88 <fputs@plt+0x56e74>
   67f84:	mov	r7, r3
   67f88:	ldr	r3, [r7, #48]	; 0x30
   67f8c:	add	r5, r5, #1
   67f90:	cmp	r3, #0
   67f94:	bne	67f84 <fputs@plt+0x56e70>
   67f98:	mov	r8, #0
   67f9c:	mov	sl, r8
   67fa0:	b	67fa8 <fputs@plt+0x56e94>
   67fa4:	ldr	r8, [r7, #48]	; 0x30
   67fa8:	str	sl, [r7, #48]	; 0x30
   67fac:	mov	r2, fp
   67fb0:	mov	r1, r7
   67fb4:	mov	r0, r6
   67fb8:	bl	5f6f0 <fputs@plt+0x4e5dc>
   67fbc:	str	r8, [r7, #48]	; 0x30
   67fc0:	cmp	r0, #0
   67fc4:	bne	68574 <fputs@plt+0x57460>
   67fc8:	strh	r5, [r7, #6]
   67fcc:	ldr	r7, [r7, #52]	; 0x34
   67fd0:	cmp	r7, #0
   67fd4:	bne	67fa4 <fputs@plt+0x56e90>
   67fd8:	mov	r8, r0
   67fdc:	b	676a0 <fputs@plt+0x5658c>
   67fe0:	ldr	r2, [r5]
   67fe4:	ldr	r1, [r5, #48]	; 0x30
   67fe8:	ldr	r7, [r5, #28]
   67fec:	ldr	r2, [r2]
   67ff0:	str	r1, [sp, #48]	; 0x30
   67ff4:	str	r3, [sp]
   67ff8:	str	r2, [sp, #36]	; 0x24
   67ffc:	mov	r1, #33	; 0x21
   68000:	mov	r2, r3
   68004:	mov	r0, r6
   68008:	ldr	r8, [r6, #8]
   6800c:	bl	39730 <fputs@plt+0x2861c>
   68010:	subs	r3, r0, #0
   68014:	str	r3, [sp, #32]
   68018:	beq	6866c <fputs@plt+0x57558>
   6801c:	mov	r3, #0
   68020:	mov	r8, r3
   68024:	mov	r7, r3
   68028:	str	r3, [sp, #32]
   6802c:	str	r3, [sp, #36]	; 0x24
   68030:	ldrb	r3, [r6, #453]	; 0x1c5
   68034:	cmp	r3, #2
   68038:	beq	68c58 <fputs@plt+0x57b44>
   6803c:	ldr	r3, [r5, #8]
   68040:	tst	r3, #16
   68044:	beq	676a0 <fputs@plt+0x5658c>
   68048:	ldr	r3, [r5]
   6804c:	mov	r2, #1
   68050:	mov	r0, r9
   68054:	ldr	r3, [r3]
   68058:	mov	r1, r3
   6805c:	mov	sl, r3
   68060:	str	r3, [sp, #32]
   68064:	bl	284f4 <fputs@plt+0x173e0>
   68068:	subs	fp, r0, #0
   6806c:	moveq	r8, #7
   68070:	beq	676a0 <fputs@plt+0x5658c>
   68074:	cmp	sl, #0
   68078:	mov	r3, sl
   6807c:	add	r2, fp, #20
   68080:	ble	680d4 <fputs@plt+0x56fc0>
   68084:	str	r7, [sp, #36]	; 0x24
   68088:	str	fp, [sp, #40]	; 0x28
   6808c:	mov	sl, #0
   68090:	mov	fp, r3
   68094:	mov	r7, r2
   68098:	mov	r3, sl
   6809c:	ldr	r2, [r5, #48]	; 0x30
   680a0:	mov	r1, r5
   680a4:	mov	r0, r6
   680a8:	bl	41254 <fputs@plt+0x30140>
   680ac:	add	sl, sl, #1
   680b0:	add	r7, r7, #4
   680b4:	cmp	r0, #0
   680b8:	str	r0, [r7, #-4]
   680bc:	ldreq	r3, [r9, #8]
   680c0:	streq	r3, [r7, #-4]
   680c4:	cmp	fp, sl
   680c8:	bne	68098 <fputs@plt+0x56f84>
   680cc:	ldr	r7, [sp, #36]	; 0x24
   680d0:	ldr	fp, [sp, #40]	; 0x28
   680d4:	ldr	r3, [pc, #1404]	; 68658 <fputs@plt+0x57544>
   680d8:	ldr	sl, [sp, #32]
   680dc:	add	r3, pc, r3
   680e0:	add	r3, r3, #4
   680e4:	str	r9, [sp, #40]	; 0x28
   680e8:	mov	r9, r3
   680ec:	str	r7, [sp, #36]	; 0x24
   680f0:	ldr	r7, [sp, #28]
   680f4:	str	r8, [sp, #28]
   680f8:	add	r6, r5, #20
   680fc:	add	r8, r5, #28
   68100:	ldr	r1, [r6]
   68104:	mov	r2, r9
   68108:	cmp	r1, #0
   6810c:	add	r0, r1, r1, lsl #2
   68110:	blt	68158 <fputs@plt+0x57044>
   68114:	ldr	r3, [r7]
   68118:	ldrb	r3, [r3, #69]	; 0x45
   6811c:	cmp	r3, #0
   68120:	ldr	r3, [fp]
   68124:	ldreq	r2, [r7, #4]
   68128:	add	r3, r3, #1
   6812c:	addeq	r2, r2, r0, lsl #2
   68130:	mov	r0, r7
   68134:	str	sl, [r2, #8]
   68138:	str	r3, [fp]
   6813c:	mov	r2, fp
   68140:	mvn	r3, #5
   68144:	bl	24588 <fputs@plt+0x13474>
   68148:	mvn	r3, #0
   6814c:	str	r3, [r6], #4
   68150:	cmp	r6, r8
   68154:	bne	68100 <fputs@plt+0x56fec>
   68158:	ldr	r5, [r5, #48]	; 0x30
   6815c:	cmp	r5, #0
   68160:	bne	680f8 <fputs@plt+0x56fe4>
   68164:	ldr	r3, [fp]
   68168:	ldr	r7, [sp, #36]	; 0x24
   6816c:	sub	r3, r3, #1
   68170:	cmp	r3, #0
   68174:	ldr	r9, [sp, #40]	; 0x28
   68178:	ldr	r8, [sp, #28]
   6817c:	str	r3, [fp]
   68180:	bne	676a0 <fputs@plt+0x5658c>
   68184:	mov	r0, fp
   68188:	bl	1cd68 <fputs@plt+0xbc54>
   6818c:	b	676a0 <fputs@plt+0x5658c>
   68190:	ldrb	r3, [r5, #4]
   68194:	cmp	r3, #116	; 0x74
   68198:	beq	68ad0 <fputs@plt+0x579bc>
   6819c:	cmp	r3, #117	; 0x75
   681a0:	beq	68820 <fputs@plt+0x5770c>
   681a4:	cmp	r3, #115	; 0x73
   681a8:	beq	68820 <fputs@plt+0x5770c>
   681ac:	ldr	r3, [r6, #72]	; 0x48
   681b0:	ldr	r0, [sp, #28]
   681b4:	mov	r1, r3
   681b8:	add	r2, r3, #2
   681bc:	str	r3, [sp, #40]	; 0x28
   681c0:	str	r7, [sp]
   681c4:	mov	r3, r7
   681c8:	str	r2, [r6, #72]	; 0x48
   681cc:	mov	r2, r1
   681d0:	mov	r1, #57	; 0x39
   681d4:	bl	2e760 <fputs@plt+0x1d64c>
   681d8:	mov	r3, r5
   681dc:	str	r0, [r5, #20]
   681e0:	b	681e8 <fputs@plt+0x570d4>
   681e4:	mov	r3, r7
   681e8:	ldr	r7, [r3, #52]	; 0x34
   681ec:	cmp	r7, #0
   681f0:	bne	681e4 <fputs@plt+0x570d0>
   681f4:	ldr	r2, [r3, #8]
   681f8:	add	r1, sp, #148	; 0x94
   681fc:	orr	r2, r2, #16
   68200:	str	r2, [r3, #8]
   68204:	mov	r3, #1
   68208:	ldr	ip, [sp, #40]	; 0x28
   6820c:	strb	r3, [sp, #148]	; 0x94
   68210:	ldr	r3, [r6, #472]	; 0x1d8
   68214:	str	r1, [sp, #32]
   68218:	mov	r2, r1
   6821c:	mov	r0, r6
   68220:	mov	r1, sl
   68224:	str	ip, [sp, #152]	; 0x98
   68228:	strb	r7, [sp, #149]	; 0x95
   6822c:	str	r7, [sp, #156]	; 0x9c
   68230:	str	r7, [sp, #160]	; 0xa0
   68234:	str	r3, [sp, #36]	; 0x24
   68238:	bl	5f6f0 <fputs@plt+0x4e5dc>
   6823c:	subs	r8, r0, #0
   68240:	bne	676a0 <fputs@plt+0x5658c>
   68244:	ldr	r3, [sp, #40]	; 0x28
   68248:	str	r8, [sp]
   6824c:	add	r3, r3, #1
   68250:	mov	r7, r3
   68254:	mov	r2, r3
   68258:	str	r3, [sp, #48]	; 0x30
   6825c:	mov	r1, #57	; 0x39
   68260:	mov	r3, r8
   68264:	ldr	r0, [sp, #28]
   68268:	bl	2e760 <fputs@plt+0x1d64c>
   6826c:	ldr	r3, [r5, #56]	; 0x38
   68270:	ldr	r2, [sp, #32]
   68274:	str	r3, [sp, #44]	; 0x2c
   68278:	ldr	r3, [r5, #60]	; 0x3c
   6827c:	str	r8, [r5, #48]	; 0x30
   68280:	str	r3, [sp, #52]	; 0x34
   68284:	ldr	r3, [r6, #472]	; 0x1d8
   68288:	str	r8, [r5, #56]	; 0x38
   6828c:	str	r8, [r5, #60]	; 0x3c
   68290:	mov	r1, r5
   68294:	str	r7, [sp, #152]	; 0x98
   68298:	str	r3, [sp, #32]
   6829c:	str	r0, [r5, #24]
   682a0:	mov	r0, r6
   682a4:	bl	5f6f0 <fputs@plt+0x4e5dc>
   682a8:	ldrsh	r3, [sl, #6]
   682ac:	ldrsh	r2, [r5, #6]
   682b0:	ldr	r7, [r5, #48]	; 0x30
   682b4:	ldr	r1, [r5, #56]	; 0x38
   682b8:	cmp	r2, r3
   682bc:	strhgt	r3, [r5, #6]
   682c0:	str	sl, [r5, #48]	; 0x30
   682c4:	mov	r8, r0
   682c8:	mov	r0, r9
   682cc:	bl	23a00 <fputs@plt+0x128ec>
   682d0:	ldrb	r3, [sp, #108]	; 0x6c
   682d4:	ldr	r2, [sp, #44]	; 0x2c
   682d8:	str	r2, [r5, #56]	; 0x38
   682dc:	ldr	r2, [sp, #52]	; 0x34
   682e0:	cmp	r3, #9
   682e4:	str	r2, [r5, #60]	; 0x3c
   682e8:	moveq	r3, r5
   682ec:	beq	68488 <fputs@plt+0x57374>
   682f0:	ldr	sl, [sp, #28]
   682f4:	ldr	r0, [sl, #24]
   682f8:	bl	2e640 <fputs@plt+0x1d52c>
   682fc:	str	r0, [sp, #44]	; 0x2c
   68300:	ldr	r0, [sl, #24]
   68304:	bl	2e640 <fputs@plt+0x1d52c>
   68308:	ldr	r3, [r5, #12]
   6830c:	cmp	r3, #0
   68310:	str	r0, [sp, #52]	; 0x34
   68314:	beq	6912c <fputs@plt+0x58018>
   68318:	mov	r3, #0
   6831c:	str	r3, [sp]
   68320:	ldr	r2, [sp, #40]	; 0x28
   68324:	ldr	r3, [sp, #44]	; 0x2c
   68328:	mov	r1, #108	; 0x6c
   6832c:	ldr	r0, [sp, #28]
   68330:	bl	2e760 <fputs@plt+0x1d64c>
   68334:	ldrb	r3, [r6, #19]
   68338:	ldr	r2, [sp, #40]	; 0x28
   6833c:	mov	r1, #101	; 0x65
   68340:	cmp	r3, #0
   68344:	subne	r3, r3, #1
   68348:	ldreq	sl, [r6, #76]	; 0x4c
   6834c:	uxtbne	r3, r3
   68350:	strbne	r3, [r6, #19]
   68354:	addne	r3, r6, r3, lsl #2
   68358:	addeq	sl, sl, #1
   6835c:	ldrne	sl, [r3, #28]
   68360:	mov	r3, #0
   68364:	streq	sl, [r6, #76]	; 0x4c
   68368:	ldr	r0, [sp, #28]
   6836c:	str	r3, [sp]
   68370:	mov	r3, sl
   68374:	bl	2e760 <fputs@plt+0x1d64c>
   68378:	mov	r3, #0
   6837c:	str	r3, [sp, #4]
   68380:	str	sl, [sp]
   68384:	ldr	r3, [sp, #52]	; 0x34
   68388:	ldr	r2, [sp, #48]	; 0x30
   6838c:	mov	r1, #68	; 0x44
   68390:	str	r0, [sp, #56]	; 0x38
   68394:	ldr	r0, [sp, #28]
   68398:	bl	2e83c <fputs@plt+0x1d728>
   6839c:	cmp	sl, #0
   683a0:	bne	6911c <fputs@plt+0x58008>
   683a4:	ldr	sl, [sp, #52]	; 0x34
   683a8:	ldr	r2, [sp, #44]	; 0x2c
   683ac:	mov	r3, #0
   683b0:	str	sl, [sp, #12]
   683b4:	stmib	sp, {r3, fp}
   683b8:	str	r3, [sp]
   683bc:	str	r2, [sp, #16]
   683c0:	ldr	r3, [sp, #40]	; 0x28
   683c4:	ldr	r2, [r5]
   683c8:	mov	r1, r5
   683cc:	mov	r0, r6
   683d0:	bl	123b4 <fputs@plt+0x12a0>
   683d4:	ldr	r0, [sp, #28]
   683d8:	mvn	r3, sl
   683dc:	ldr	sl, [sp, #28]
   683e0:	ldr	r1, [r0, #24]
   683e4:	ldr	r2, [r1, #120]	; 0x78
   683e8:	cmp	r2, #0
   683ec:	ldrne	r0, [r0, #32]
   683f0:	strne	r0, [r2, r3, lsl #2]
   683f4:	ldr	r2, [sl, #32]
   683f8:	mov	r0, #0
   683fc:	sub	r2, r2, #1
   68400:	str	r2, [r1, #96]	; 0x60
   68404:	ldr	r3, [sp, #56]	; 0x38
   68408:	ldr	r2, [sp, #40]	; 0x28
   6840c:	str	r0, [sp]
   68410:	mov	r1, #7
   68414:	mov	r0, sl
   68418:	bl	2e760 <fputs@plt+0x1d64c>
   6841c:	ldr	r1, [sl, #24]
   68420:	ldr	r3, [sp, #44]	; 0x2c
   68424:	ldr	fp, [sp, #28]
   68428:	ldr	r2, [r1, #120]	; 0x78
   6842c:	mvn	r3, r3
   68430:	cmp	r2, #0
   68434:	movne	r0, sl
   68438:	mov	sl, #0
   6843c:	ldrne	r0, [r0, #32]
   68440:	strne	r0, [r2, r3, lsl #2]
   68444:	ldr	r3, [fp, #32]
   68448:	ldr	r2, [sp, #48]	; 0x30
   6844c:	sub	r3, r3, #1
   68450:	str	r3, [r1, #96]	; 0x60
   68454:	mov	r0, fp
   68458:	mov	r3, sl
   6845c:	str	sl, [sp]
   68460:	mov	r1, #61	; 0x3d
   68464:	bl	2e760 <fputs@plt+0x1d64c>
   68468:	str	sl, [sp]
   6846c:	mov	r3, sl
   68470:	ldr	r2, [sp, #40]	; 0x28
   68474:	mov	r1, #61	; 0x3d
   68478:	mov	r0, fp
   6847c:	bl	2e760 <fputs@plt+0x1d64c>
   68480:	b	68030 <fputs@plt+0x56f1c>
   68484:	mov	r3, r2
   68488:	ldr	r2, [r3, #48]	; 0x30
   6848c:	cmp	r2, #0
   68490:	bne	68484 <fputs@plt+0x57370>
   68494:	ldr	r2, [r3]
   68498:	ldr	r1, [r3, #28]
   6849c:	mov	r0, r6
   684a0:	bl	433fc <fputs@plt+0x322e8>
   684a4:	b	682f0 <fputs@plt+0x571dc>
   684a8:	bne	6789c <fputs@plt+0x56788>
   684ac:	b	67840 <fputs@plt+0x5672c>
   684b0:	mov	r8, #0
   684b4:	ldr	r3, [sp, #68]	; 0x44
   684b8:	ldr	r2, [sp, #60]	; 0x3c
   684bc:	mov	r1, #14
   684c0:	str	r8, [sp]
   684c4:	mov	r0, fp
   684c8:	bl	2e760 <fputs@plt+0x1d64c>
   684cc:	ldr	r3, [sp, #48]	; 0x30
   684d0:	ldr	r2, [sp, #52]	; 0x34
   684d4:	mov	r1, #18
   684d8:	str	r8, [sp]
   684dc:	mov	r9, r0
   684e0:	mov	r0, fp
   684e4:	bl	2e760 <fputs@plt+0x1d64c>
   684e8:	mov	r3, r9
   684ec:	mov	r2, r8
   684f0:	mov	r1, #13
   684f4:	str	r8, [sp]
   684f8:	mov	r0, fp
   684fc:	bl	2e760 <fputs@plt+0x1d64c>
   68500:	ldr	r3, [sp, #68]	; 0x44
   68504:	ldr	r2, [sp, #60]	; 0x3c
   68508:	mov	r1, #14
   6850c:	str	r8, [sp]
   68510:	mov	r0, fp
   68514:	bl	2e760 <fputs@plt+0x1d64c>
   68518:	mov	r3, sl
   6851c:	ldr	r2, [sp, #52]	; 0x34
   68520:	mov	r1, #18
   68524:	str	r8, [sp]
   68528:	str	r0, [sp, #44]	; 0x2c
   6852c:	mov	r0, fp
   68530:	bl	2e760 <fputs@plt+0x1d64c>
   68534:	mov	r2, r8
   68538:	str	r8, [sp]
   6853c:	ldr	r3, [sp, #56]	; 0x38
   68540:	mov	r1, #13
   68544:	mov	r0, fp
   68548:	bl	2e760 <fputs@plt+0x1d64c>
   6854c:	ldr	r2, [sp, #28]
   68550:	cmp	r2, #116	; 0x74
   68554:	bne	685cc <fputs@plt+0x574b8>
   68558:	ldr	r3, [sp, #44]	; 0x2c
   6855c:	str	r3, [sp, #28]
   68560:	b	67d74 <fputs@plt+0x56c60>
   68564:	ldr	r3, [pc, #240]	; 6865c <fputs@plt+0x57548>
   68568:	add	r3, pc, r3
   6856c:	add	r3, r3, #4
   68570:	b	67df4 <fputs@plt+0x56ce0>
   68574:	mov	r8, r0
   68578:	mov	r7, #0
   6857c:	b	676a0 <fputs@plt+0x5658c>
   68580:	ldr	r9, [pc, #216]	; 68660 <fputs@plt+0x5754c>
   68584:	add	r9, pc, r9
   68588:	add	r9, r9, #4
   6858c:	b	67b80 <fputs@plt+0x56a6c>
   68590:	ldr	r3, [r5]
   68594:	mov	r1, #0
   68598:	ldr	r2, [sp, #112]	; 0x70
   6859c:	ldr	r3, [r3]
   685a0:	ldr	r0, [sp, #28]
   685a4:	str	r1, [sp]
   685a8:	mov	r1, #57	; 0x39
   685ac:	bl	2e760 <fputs@plt+0x1d64c>
   685b0:	mov	r3, #14
   685b4:	strb	r3, [sp, #108]	; 0x6c
   685b8:	b	67768 <fputs@plt+0x56654>
   685bc:	ldr	r3, [sp, #48]	; 0x30
   685c0:	str	r3, [sp, #72]	; 0x48
   685c4:	mov	sl, r3
   685c8:	b	67cf4 <fputs@plt+0x56be0>
   685cc:	mov	r3, sl
   685d0:	ldr	r2, [sp, #52]	; 0x34
   685d4:	str	r8, [sp]
   685d8:	mov	r1, #18
   685dc:	mov	r0, fp
   685e0:	bl	2e760 <fputs@plt+0x1d64c>
   685e4:	str	r8, [sp]
   685e8:	mov	r2, r8
   685ec:	ldr	r3, [sp, #56]	; 0x38
   685f0:	mov	r1, #13
   685f4:	str	r0, [sp, #28]
   685f8:	mov	r0, fp
   685fc:	bl	2e760 <fputs@plt+0x1d64c>
   68600:	b	67d74 <fputs@plt+0x56c60>
   68604:	mov	r1, #1
   68608:	mov	r0, fp
   6860c:	bl	1f968 <fputs@plt+0xe854>
   68610:	b	67ebc <fputs@plt+0x56da8>
   68614:	ldr	r2, [sp, #48]	; 0x30
   68618:	mov	r1, r5
   6861c:	mov	r0, r6
   68620:	bl	638cc <fputs@plt+0x527b8>
   68624:	ldr	r2, [r5, #12]
   68628:	b	67a44 <fputs@plt+0x56930>
   6862c:	ldrdeq	ip, [r2], -r0
   68630:	andeq	ip, r2, r8, ror #27
   68634:	andeq	sp, r2, r4, lsl lr
   68638:	andeq	ip, r2, r8, lsl #27
   6863c:	andeq	ip, r2, r8, lsl #27
   68640:	andeq	ip, r2, r0, asr #26
   68644:	andeq	ip, r2, r8, asr sp
   68648:			; <UNDEFINED> instruction: 0x0002ddb4
   6864c:	andeq	ip, r2, r0, lsr #26
   68650:	andeq	ip, r2, r0, lsr #26
   68654:	muleq	r2, r4, sl
   68658:	andeq	r6, r4, ip, ror #14
   6865c:	andeq	r6, r4, r0, ror #5
   68660:	andeq	r6, r4, r4, asr #5
   68664:	andeq	ip, r2, r4, lsl #13
   68668:	andeq	r5, r4, r8, lsr r8
   6866c:	ldr	r0, [r8, #24]
   68670:	bl	2e640 <fputs@plt+0x1d52c>
   68674:	ldr	r3, [r5, #12]
   68678:	cmp	r3, #0
   6867c:	str	r3, [sp, #60]	; 0x3c
   68680:	str	r0, [sp, #52]	; 0x34
   68684:	beq	68f40 <fputs@plt+0x57e2c>
   68688:	ldr	r2, [r5, #60]	; 0x3c
   6868c:	ldr	r1, [r7]
   68690:	str	r2, [sp, #68]	; 0x44
   68694:	ldr	r2, [r5, #56]	; 0x38
   68698:	mov	r3, #0
   6869c:	str	r2, [sp, #64]	; 0x40
   686a0:	ldr	r2, [r5, #16]
   686a4:	cmp	r1, r3
   686a8:	str	r3, [r5, #12]
   686ac:	str	r3, [r5, #60]	; 0x3c
   686b0:	str	r3, [r5, #56]	; 0x38
   686b4:	str	r2, [sp, #72]	; 0x48
   686b8:	str	r3, [r5, #16]
   686bc:	ldr	sl, [r5, #44]	; 0x2c
   686c0:	ble	686f8 <fputs@plt+0x575e4>
   686c4:	ldrb	r3, [r7, #45]	; 0x2d
   686c8:	tst	r3, #32
   686cc:	ldr	r3, [sp, #32]
   686d0:	beq	686e8 <fputs@plt+0x575d4>
   686d4:	b	68c24 <fputs@plt+0x57b10>
   686d8:	add	r2, r7, r2, lsl #3
   686dc:	ldrb	r2, [r2, #45]	; 0x2d
   686e0:	tst	r2, #32
   686e4:	bne	68c24 <fputs@plt+0x57b10>
   686e8:	add	r3, r3, #1
   686ec:	cmp	r1, r3
   686f0:	add	r2, r3, r3, lsl #3
   686f4:	bne	686d8 <fputs@plt+0x575c4>
   686f8:	ldr	r3, [sp, #32]
   686fc:	str	r3, [sp, #40]	; 0x28
   68700:	ldr	r7, [r6, #72]	; 0x48
   68704:	add	r3, r7, #1
   68708:	str	r3, [sp, #44]	; 0x2c
   6870c:	str	r3, [r6, #72]	; 0x48
   68710:	ldrb	r3, [r5, #4]
   68714:	cmp	r3, #115	; 0x73
   68718:	beq	68ef8 <fputs@plt+0x57de4>
   6871c:	cmp	sl, #0
   68720:	beq	68f9c <fputs@plt+0x57e88>
   68724:	ldr	r2, [sp, #36]	; 0x24
   68728:	ldr	r3, [r6, #76]	; 0x4c
   6872c:	str	r2, [sp]
   68730:	ldr	r2, [sp, #40]	; 0x28
   68734:	mov	r0, #7
   68738:	mov	ip, #0
   6873c:	mov	r1, #60	; 0x3c
   68740:	add	r3, r3, #1
   68744:	str	r3, [sp, #56]	; 0x38
   68748:	str	r3, [r6, #76]	; 0x4c
   6874c:	str	r7, [sp, #152]	; 0x98
   68750:	strb	r0, [sp, #148]	; 0x94
   68754:	mov	r0, r8
   68758:	strb	ip, [sp, #149]	; 0x95
   6875c:	str	ip, [sp, #156]	; 0x9c
   68760:	str	ip, [sp, #160]	; 0xa0
   68764:	bl	2e760 <fputs@plt+0x1d64c>
   68768:	mov	r1, r5
   6876c:	mov	r0, r6
   68770:	bl	41edc <fputs@plt+0x30dc8>
   68774:	ldr	r3, [sl]
   68778:	mov	r2, #0
   6877c:	add	r3, r3, #2
   68780:	str	r2, [sp]
   68784:	mov	r1, #57	; 0x39
   68788:	mov	r2, r7
   6878c:	str	r0, [sp, #36]	; 0x24
   68790:	mov	r0, r8
   68794:	bl	2e760 <fputs@plt+0x1d64c>
   68798:	ldr	r2, [sp, #36]	; 0x24
   6879c:	mvn	r3, #5
   687a0:	mov	r1, r0
   687a4:	mov	r0, r8
   687a8:	bl	24588 <fputs@plt+0x13474>
   687ac:	str	sl, [sp, #164]	; 0xa4
   687b0:	ldr	r3, [sp, #32]
   687b4:	cmp	r3, #0
   687b8:	bne	68ecc <fputs@plt+0x57db8>
   687bc:	ldr	r1, [sp, #48]	; 0x30
   687c0:	mov	r3, #0
   687c4:	str	r3, [r5, #44]	; 0x2c
   687c8:	add	r2, sp, #148	; 0x94
   687cc:	str	r3, [r1, #52]	; 0x34
   687d0:	mov	r0, r6
   687d4:	str	r2, [sp, #44]	; 0x2c
   687d8:	bl	5f6f0 <fputs@plt+0x4e5dc>
   687dc:	ldr	r1, [sp, #48]	; 0x30
   687e0:	str	r5, [r1, #52]	; 0x34
   687e4:	subs	r3, r0, #0
   687e8:	str	r3, [sp, #32]
   687ec:	beq	68d44 <fputs@plt+0x57c30>
   687f0:	ldr	r1, [r5, #44]	; 0x2c
   687f4:	ldr	r0, [r6]
   687f8:	bl	23aac <fputs@plt+0x12998>
   687fc:	ldr	r3, [sp, #64]	; 0x40
   68800:	str	sl, [r5, #44]	; 0x2c
   68804:	str	r3, [r5, #56]	; 0x38
   68808:	ldr	r3, [sp, #68]	; 0x44
   6880c:	str	r3, [r5, #60]	; 0x3c
   68810:	b	6801c <fputs@plt+0x56f08>
   68814:	mov	r0, sl
   68818:	bl	1cd68 <fputs@plt+0xbc54>
   6881c:	b	67c7c <fputs@plt+0x56b68>
   68820:	ldrb	r3, [sp, #108]	; 0x6c
   68824:	cmp	r3, #1
   68828:	ldreq	r3, [sp, #112]	; 0x70
   6882c:	streq	r3, [sp, #40]	; 0x28
   68830:	beq	68888 <fputs@plt+0x57774>
   68834:	ldr	r3, [r6, #72]	; 0x48
   68838:	ldr	r0, [sp, #28]
   6883c:	mov	r1, r3
   68840:	add	r2, r1, #1
   68844:	str	r3, [sp, #40]	; 0x28
   68848:	mov	r3, #0
   6884c:	str	r2, [r6, #72]	; 0x48
   68850:	mov	r2, r1
   68854:	str	r3, [sp]
   68858:	mov	r1, #57	; 0x39
   6885c:	bl	2e760 <fputs@plt+0x1d64c>
   68860:	mov	r2, r5
   68864:	str	r0, [r5, #20]
   68868:	b	68870 <fputs@plt+0x5775c>
   6886c:	mov	r2, r3
   68870:	ldr	r3, [r2, #52]	; 0x34
   68874:	cmp	r3, #0
   68878:	bne	6886c <fputs@plt+0x57758>
   6887c:	ldr	r3, [r2, #8]
   68880:	orr	r3, r3, #16
   68884:	str	r3, [r2, #8]
   68888:	ldr	ip, [sp, #40]	; 0x28
   6888c:	add	r3, sp, #148	; 0x94
   68890:	str	ip, [sp, #152]	; 0x98
   68894:	ldr	ip, [r6, #472]	; 0x1d8
   68898:	mov	r7, #0
   6889c:	str	r3, [sp, #44]	; 0x2c
   688a0:	mov	r2, r3
   688a4:	mov	r1, sl
   688a8:	mov	r3, #1
   688ac:	mov	r0, r6
   688b0:	strb	r3, [sp, #148]	; 0x94
   688b4:	strb	r7, [sp, #149]	; 0x95
   688b8:	str	r7, [sp, #156]	; 0x9c
   688bc:	str	r7, [sp, #160]	; 0xa0
   688c0:	str	ip, [sp, #36]	; 0x24
   688c4:	bl	5f6f0 <fputs@plt+0x4e5dc>
   688c8:	subs	r8, r0, #0
   688cc:	bne	676a0 <fputs@plt+0x5658c>
   688d0:	ldrb	r3, [r5, #4]
   688d4:	ldr	r1, [r5, #56]	; 0x38
   688d8:	ldr	r2, [sp, #44]	; 0x2c
   688dc:	cmp	r3, #117	; 0x75
   688e0:	movne	r3, #1
   688e4:	moveq	r3, #2
   688e8:	str	r1, [sp, #44]	; 0x2c
   688ec:	ldr	r1, [r5, #60]	; 0x3c
   688f0:	strb	r3, [sp, #148]	; 0x94
   688f4:	ldr	r3, [r6, #472]	; 0x1d8
   688f8:	str	r8, [r5, #48]	; 0x30
   688fc:	str	r1, [sp, #48]	; 0x30
   68900:	str	r8, [r5, #56]	; 0x38
   68904:	str	r8, [r5, #60]	; 0x3c
   68908:	mov	r1, r5
   6890c:	mov	r0, r6
   68910:	str	r3, [sp, #32]
   68914:	bl	5f6f0 <fputs@plt+0x4e5dc>
   68918:	ldr	r1, [r5, #44]	; 0x2c
   6891c:	mov	r8, r0
   68920:	mov	r0, r9
   68924:	bl	23aac <fputs@plt+0x12998>
   68928:	ldrb	r3, [r5, #4]
   6892c:	str	r7, [r5, #44]	; 0x2c
   68930:	ldr	r7, [r5, #48]	; 0x30
   68934:	cmp	r3, #115	; 0x73
   68938:	str	sl, [r5, #48]	; 0x30
   6893c:	beq	690bc <fputs@plt+0x57fa8>
   68940:	ldr	r1, [r5, #56]	; 0x38
   68944:	mov	r0, r9
   68948:	bl	23a00 <fputs@plt+0x128ec>
   6894c:	ldr	r1, [sp, #44]	; 0x2c
   68950:	ldrb	r3, [sp, #108]	; 0x6c
   68954:	str	r1, [r5, #56]	; 0x38
   68958:	ldr	r1, [sp, #48]	; 0x30
   6895c:	mov	r2, #0
   68960:	cmp	r3, #1
   68964:	str	r1, [r5, #60]	; 0x3c
   68968:	str	r2, [r5, #12]
   6896c:	str	r2, [r5, #16]
   68970:	beq	68030 <fputs@plt+0x56f1c>
   68974:	cmp	r3, #9
   68978:	moveq	r3, r5
   6897c:	beq	68ab0 <fputs@plt+0x5799c>
   68980:	ldr	r3, [sp, #28]
   68984:	ldr	r0, [r3, #24]
   68988:	bl	2e640 <fputs@plt+0x1d52c>
   6898c:	ldr	r3, [sp, #28]
   68990:	mov	sl, r0
   68994:	ldr	r0, [r3, #24]
   68998:	bl	2e640 <fputs@plt+0x1d52c>
   6899c:	ldr	r3, [r5, #12]
   689a0:	cmp	r3, #0
   689a4:	str	r0, [sp, #44]	; 0x2c
   689a8:	bne	689bc <fputs@plt+0x578a8>
   689ac:	mov	r2, sl
   689b0:	mov	r1, r5
   689b4:	mov	r0, r6
   689b8:	bl	638cc <fputs@plt+0x527b8>
   689bc:	mov	r3, #0
   689c0:	str	r3, [sp]
   689c4:	ldr	r2, [sp, #40]	; 0x28
   689c8:	mov	r3, sl
   689cc:	mov	r1, #108	; 0x6c
   689d0:	ldr	r0, [sp, #28]
   689d4:	bl	2e760 <fputs@plt+0x1d64c>
   689d8:	ldr	r2, [sp, #28]
   689dc:	ldr	r3, [sp, #40]	; 0x28
   689e0:	mov	r0, r6
   689e4:	ldr	r1, [r2, #32]
   689e8:	str	fp, [sp, #8]
   689ec:	str	r1, [sp, #48]	; 0x30
   689f0:	mov	r1, #0
   689f4:	str	r1, [sp, #4]
   689f8:	str	r1, [sp]
   689fc:	ldr	r1, [sp, #44]	; 0x2c
   68a00:	str	sl, [sp, #16]
   68a04:	str	r1, [sp, #12]
   68a08:	mov	r1, r5
   68a0c:	ldr	r2, [r5]
   68a10:	bl	123b4 <fputs@plt+0x12a0>
   68a14:	ldr	r0, [sp, #28]
   68a18:	ldr	r3, [sp, #44]	; 0x2c
   68a1c:	ldr	fp, [sp, #28]
   68a20:	ldr	r1, [r0, #24]
   68a24:	mvn	r3, r3
   68a28:	ldr	r2, [r1, #120]	; 0x78
   68a2c:	cmp	r2, #0
   68a30:	ldrne	r0, [r0, #32]
   68a34:	strne	r0, [r2, r3, lsl #2]
   68a38:	ldr	r2, [fp, #32]
   68a3c:	mov	r0, #0
   68a40:	sub	r2, r2, #1
   68a44:	str	r2, [r1, #96]	; 0x60
   68a48:	ldr	r3, [sp, #48]	; 0x30
   68a4c:	mov	r1, #7
   68a50:	ldr	r2, [sp, #40]	; 0x28
   68a54:	str	r0, [sp]
   68a58:	mov	r0, fp
   68a5c:	bl	2e760 <fputs@plt+0x1d64c>
   68a60:	ldr	r0, [fp, #24]
   68a64:	ldr	ip, [sp, #28]
   68a68:	mvn	r3, sl
   68a6c:	ldr	r2, [r0, #120]	; 0x78
   68a70:	cmp	r2, #0
   68a74:	movne	r1, fp
   68a78:	ldrne	r1, [r1, #32]
   68a7c:	strne	r1, [r2, r3, lsl #2]
   68a80:	ldr	r3, [ip, #32]
   68a84:	mov	r1, #0
   68a88:	sub	r3, r3, #1
   68a8c:	str	r3, [r0, #96]	; 0x60
   68a90:	ldr	r2, [sp, #40]	; 0x28
   68a94:	mov	r3, r1
   68a98:	str	r1, [sp]
   68a9c:	mov	r0, ip
   68aa0:	mov	r1, #61	; 0x3d
   68aa4:	bl	2e760 <fputs@plt+0x1d64c>
   68aa8:	b	68030 <fputs@plt+0x56f1c>
   68aac:	mov	r3, r2
   68ab0:	ldr	r2, [r3, #48]	; 0x30
   68ab4:	cmp	r2, #0
   68ab8:	bne	68aac <fputs@plt+0x57998>
   68abc:	ldr	r2, [r3]
   68ac0:	ldr	r1, [r3, #28]
   68ac4:	mov	r0, r6
   68ac8:	bl	433fc <fputs@plt+0x322e8>
   68acc:	b	68980 <fputs@plt+0x5786c>
   68ad0:	ldr	r3, [r5, #60]	; 0x3c
   68ad4:	ldr	r0, [r5, #12]
   68ad8:	ldr	r1, [r5, #16]
   68adc:	ldr	r2, [r5, #56]	; 0x38
   68ae0:	str	r3, [sl, #60]	; 0x3c
   68ae4:	ldr	r3, [r6, #472]	; 0x1d8
   68ae8:	str	r0, [sl, #12]
   68aec:	str	r1, [sl, #16]
   68af0:	str	r2, [sl, #56]	; 0x38
   68af4:	mov	r1, sl
   68af8:	mov	r2, fp
   68afc:	mov	r0, r6
   68b00:	str	r3, [sp, #36]	; 0x24
   68b04:	bl	5f6f0 <fputs@plt+0x4e5dc>
   68b08:	str	r7, [r5, #56]	; 0x38
   68b0c:	str	r7, [r5, #60]	; 0x3c
   68b10:	subs	r8, r0, #0
   68b14:	bne	676a0 <fputs@plt+0x5658c>
   68b18:	ldr	r3, [sl, #12]
   68b1c:	mov	r2, r3
   68b20:	str	r3, [sp, #40]	; 0x28
   68b24:	ldr	r3, [sl, #16]
   68b28:	cmp	r2, #0
   68b2c:	str	r8, [r5, #48]	; 0x30
   68b30:	str	r2, [r5, #12]
   68b34:	str	r3, [r5, #16]
   68b38:	bne	6901c <fputs@plt+0x57f08>
   68b3c:	ldr	r3, [r6, #472]	; 0x1d8
   68b40:	mov	r2, fp
   68b44:	mov	r1, r5
   68b48:	mov	r0, r6
   68b4c:	str	r3, [sp, #32]
   68b50:	bl	5f6f0 <fputs@plt+0x4e5dc>
   68b54:	ldrsh	r1, [sl, #6]
   68b58:	ldr	r7, [r5, #48]	; 0x30
   68b5c:	str	sl, [r5, #48]	; 0x30
   68b60:	mov	r8, r0
   68b64:	ldrsh	r0, [r5, #6]
   68b68:	bl	1d93c <fputs@plt+0xc828>
   68b6c:	ldr	r3, [sl, #56]	; 0x38
   68b70:	cmp	r3, #0
   68b74:	strh	r0, [r5, #6]
   68b78:	beq	68030 <fputs@plt+0x56f1c>
   68b7c:	mov	r0, r3
   68b80:	add	r1, sp, #148	; 0x94
   68b84:	bl	1fcec <fputs@plt+0xebd8>
   68b88:	cmp	r0, #0
   68b8c:	beq	68030 <fputs@plt+0x56f1c>
   68b90:	ldr	r0, [sp, #148]	; 0x94
   68b94:	cmp	r0, #0
   68b98:	ble	68030 <fputs@plt+0x56f1c>
   68b9c:	asr	r1, r0, #31
   68ba0:	bl	174f8 <fputs@plt+0x63e4>
   68ba4:	ldrsh	r3, [r5, #6]
   68ba8:	cmp	r3, r0
   68bac:	strhgt	r0, [r5, #6]
   68bb0:	ldr	r0, [sp, #40]	; 0x28
   68bb4:	cmp	r0, #0
   68bb8:	beq	68030 <fputs@plt+0x56f1c>
   68bbc:	ldr	r3, [sp, #28]
   68bc0:	ldr	ip, [sp, #28]
   68bc4:	ldr	r1, [r3, #24]
   68bc8:	ldr	r2, [r3, #32]
   68bcc:	sub	r3, r2, #1
   68bd0:	str	r3, [r1, #96]	; 0x60
   68bd4:	ldr	r1, [ip]
   68bd8:	movge	r3, r0
   68bdc:	ldrb	r1, [r1, #69]	; 0x45
   68be0:	cmp	r1, #0
   68be4:	bne	6900c <fputs@plt+0x57ef8>
   68be8:	mov	r0, #20
   68bec:	ldr	r1, [ip, #4]
   68bf0:	mla	r3, r0, r3, r1
   68bf4:	str	r2, [r3, #8]
   68bf8:	b	68030 <fputs@plt+0x56f1c>
   68bfc:	mov	r0, r6
   68c00:	bl	2e7d4 <fputs@plt+0x1d6c0>
   68c04:	str	r0, [sp, #28]
   68c08:	b	6775c <fputs@plt+0x56648>
   68c0c:	add	r3, sp, #148	; 0x94
   68c10:	str	r3, [sp, #44]	; 0x2c
   68c14:	b	678bc <fputs@plt+0x567a8>
   68c18:	ldr	r3, [sp, #64]	; 0x40
   68c1c:	str	r3, [sp, #76]	; 0x4c
   68c20:	b	67928 <fputs@plt+0x56814>
   68c24:	mov	r2, #72	; 0x48
   68c28:	mla	r3, r2, r3, r7
   68c2c:	ldr	r3, [r3, #52]	; 0x34
   68c30:	str	r3, [sp, #40]	; 0x28
   68c34:	b	68700 <fputs@plt+0x575ec>
   68c38:	mov	r0, #0
   68c3c:	ldrb	r1, [r5, #4]
   68c40:	ldr	r3, [sp, #100]	; 0x64
   68c44:	str	r0, [sp]
   68c48:	ldr	r2, [sp, #96]	; 0x60
   68c4c:	mov	r0, r6
   68c50:	bl	43c0c <fputs@plt+0x32af8>
   68c54:	b	67f3c <fputs@plt+0x56e28>
   68c58:	ldrb	r1, [r5, #4]
   68c5c:	ldr	r3, [sp, #32]
   68c60:	ldr	r2, [sp, #36]	; 0x24
   68c64:	subs	r0, r1, #116	; 0x74
   68c68:	movne	r0, #1
   68c6c:	str	r0, [sp]
   68c70:	mov	r0, r6
   68c74:	bl	43c0c <fputs@plt+0x32af8>
   68c78:	b	6803c <fputs@plt+0x56f28>
   68c7c:	ldr	r1, [r6, #76]	; 0x4c
   68c80:	ldr	r3, [r5, #16]
   68c84:	add	r0, r1, #2
   68c88:	add	r1, r1, #1
   68c8c:	str	r1, [sp, #68]	; 0x44
   68c90:	ldr	r9, [sp, #68]	; 0x44
   68c94:	cmp	r3, #0
   68c98:	mov	r8, #0
   68c9c:	str	r0, [r6, #76]	; 0x4c
   68ca0:	addne	r2, r3, #1
   68ca4:	str	r0, [sp, #80]	; 0x50
   68ca8:	mov	r3, r9
   68cac:	str	r8, [sp]
   68cb0:	mov	r1, #30
   68cb4:	mov	r0, fp
   68cb8:	bl	2e760 <fputs@plt+0x1d64c>
   68cbc:	str	r8, [sp]
   68cc0:	ldr	r3, [sp, #80]	; 0x50
   68cc4:	mov	r2, r9
   68cc8:	mov	r1, #30
   68ccc:	mov	r0, fp
   68cd0:	bl	2e760 <fputs@plt+0x1d64c>
   68cd4:	b	67a6c <fputs@plt+0x56958>
   68cd8:	ldr	r3, [sp, #48]	; 0x30
   68cdc:	ldr	r2, [sp, #44]	; 0x2c
   68ce0:	str	r3, [sp, #16]
   68ce4:	ldr	r3, [sp, #72]	; 0x48
   68ce8:	str	sl, [sp, #12]
   68cec:	str	r3, [sp, #8]
   68cf0:	ldr	r3, [sp, #88]	; 0x58
   68cf4:	str	r4, [sp]
   68cf8:	str	r3, [sp, #4]
   68cfc:	mov	r1, r5
   68d00:	add	r3, r2, #12
   68d04:	mov	r0, r6
   68d08:	add	r2, r2, #8
   68d0c:	bl	2efac <fputs@plt+0x1de98>
   68d10:	str	r0, [sp, #92]	; 0x5c
   68d14:	b	67c60 <fputs@plt+0x56b4c>
   68d18:	mov	r1, #0
   68d1c:	str	r1, [sp]
   68d20:	ldr	r3, [sp, #92]	; 0x5c
   68d24:	ldr	r2, [sp, #88]	; 0x58
   68d28:	mov	r1, #14
   68d2c:	mov	r0, fp
   68d30:	bl	2e760 <fputs@plt+0x1d64c>
   68d34:	b	67d84 <fputs@plt+0x56c70>
   68d38:	mov	r7, r5
   68d3c:	mov	r5, #1
   68d40:	b	67f98 <fputs@plt+0x56e84>
   68d44:	str	r3, [sp]
   68d48:	mov	r2, r7
   68d4c:	ldr	r3, [sp, #52]	; 0x34
   68d50:	mov	r1, #108	; 0x6c
   68d54:	mov	r0, r8
   68d58:	bl	2e760 <fputs@plt+0x1d64c>
   68d5c:	ldr	r3, [sp, #32]
   68d60:	mov	r1, #104	; 0x68
   68d64:	str	r3, [sp]
   68d68:	ldr	r2, [sp, #40]	; 0x28
   68d6c:	str	r0, [sp, #36]	; 0x24
   68d70:	mov	r0, r8
   68d74:	bl	2e760 <fputs@plt+0x1d64c>
   68d78:	cmp	sl, #0
   68d7c:	movne	r2, r7
   68d80:	ldrne	r3, [sl]
   68d84:	ldrne	r1, [sp, #56]	; 0x38
   68d88:	ldreq	r3, [sp, #56]	; 0x38
   68d8c:	moveq	r2, r7
   68d90:	moveq	r1, #102	; 0x66
   68d94:	streq	sl, [sp]
   68d98:	mov	r0, r8
   68d9c:	strne	r1, [sp]
   68da0:	addne	r3, r3, #1
   68da4:	movne	r1, #47	; 0x2f
   68da8:	bl	2e760 <fputs@plt+0x1d64c>
   68dac:	mov	r3, #0
   68db0:	mov	r2, r7
   68db4:	str	r3, [sp]
   68db8:	mov	r1, #95	; 0x5f
   68dbc:	mov	r0, r8
   68dc0:	bl	2e760 <fputs@plt+0x1d64c>
   68dc4:	ldr	r0, [r8, #24]
   68dc8:	bl	2e640 <fputs@plt+0x1d52c>
   68dcc:	ldr	r3, [sp, #72]	; 0x48
   68dd0:	cmp	r3, #0
   68dd4:	mov	r2, r0
   68dd8:	str	r0, [sp, #32]
   68ddc:	ble	68dec <fputs@plt+0x57cd8>
   68de0:	mov	r1, r3
   68de4:	mov	r0, r8
   68de8:	bl	2ef40 <fputs@plt+0x1de2c>
   68dec:	ldr	r3, [sp, #52]	; 0x34
   68df0:	mov	r7, #0
   68df4:	str	r3, [sp, #16]
   68df8:	ldr	r3, [sp, #32]
   68dfc:	str	fp, [sp, #8]
   68e00:	str	r3, [sp, #12]
   68e04:	str	r7, [sp, #4]
   68e08:	ldr	r3, [sp, #40]	; 0x28
   68e0c:	str	r7, [sp]
   68e10:	mov	r1, r5
   68e14:	ldr	r2, [r5]
   68e18:	mov	r0, r6
   68e1c:	bl	123b4 <fputs@plt+0x12a0>
   68e20:	ldr	r3, [sp, #60]	; 0x3c
   68e24:	cmp	r3, r7
   68e28:	beq	68e44 <fputs@plt+0x57d30>
   68e2c:	mov	r2, r3
   68e30:	str	r7, [sp]
   68e34:	ldr	r3, [sp, #52]	; 0x34
   68e38:	mov	r1, #141	; 0x8d
   68e3c:	mov	r0, r8
   68e40:	bl	2e760 <fputs@plt+0x1d64c>
   68e44:	ldr	r1, [r8, #24]
   68e48:	ldr	r3, [sp, #32]
   68e4c:	ldr	r2, [r1, #120]	; 0x78
   68e50:	mvn	r3, r3
   68e54:	cmp	r2, #0
   68e58:	ldrne	r0, [r8, #32]
   68e5c:	strne	r0, [r2, r3, lsl #2]
   68e60:	ldr	r2, [r8, #32]
   68e64:	ldr	r3, [r5, #8]
   68e68:	sub	r2, r2, #1
   68e6c:	ands	r3, r3, #8
   68e70:	str	r2, [r1, #96]	; 0x60
   68e74:	beq	68f7c <fputs@plt+0x57e68>
   68e78:	ldr	r1, [pc, #-2076]	; 68664 <fputs@plt+0x57550>
   68e7c:	mov	r0, r6
   68e80:	add	r1, pc, r1
   68e84:	bl	39630 <fputs@plt+0x2851c>
   68e88:	mov	r2, #0
   68e8c:	ldr	r3, [sp, #36]	; 0x24
   68e90:	str	r2, [sp]
   68e94:	mov	r1, #13
   68e98:	mov	r0, r8
   68e9c:	bl	2e760 <fputs@plt+0x1d64c>
   68ea0:	ldr	r2, [r8, #24]
   68ea4:	ldr	r3, [sp, #52]	; 0x34
   68ea8:	mvn	r1, r3
   68eac:	ldr	r3, [r2, #120]	; 0x78
   68eb0:	cmp	r3, #0
   68eb4:	ldrne	r0, [r8, #32]
   68eb8:	strne	r0, [r3, r1, lsl #2]
   68ebc:	ldr	r3, [r8, #32]
   68ec0:	sub	r3, r3, #1
   68ec4:	str	r3, [r2, #96]	; 0x60
   68ec8:	b	687f0 <fputs@plt+0x576dc>
   68ecc:	mov	r3, #0
   68ed0:	str	r3, [sp]
   68ed4:	ldr	r2, [sp, #32]
   68ed8:	mov	r1, #57	; 0x39
   68edc:	mov	r0, r8
   68ee0:	bl	2e760 <fputs@plt+0x1d64c>
   68ee4:	ldr	r3, [r5, #8]
   68ee8:	orr	r3, r3, #16
   68eec:	str	r3, [r5, #8]
   68ef0:	str	r0, [r5, #20]
   68ef4:	b	687bc <fputs@plt+0x576a8>
   68ef8:	cmp	sl, #0
   68efc:	beq	690d0 <fputs@plt+0x57fbc>
   68f00:	ldr	r3, [r6, #76]	; 0x4c
   68f04:	ldr	r1, [sp, #36]	; 0x24
   68f08:	ldr	lr, [sp, #44]	; 0x2c
   68f0c:	add	r2, r7, #2
   68f10:	add	r3, r3, #1
   68f14:	str	r1, [sp]
   68f18:	str	r3, [sp, #56]	; 0x38
   68f1c:	str	r2, [r6, #72]	; 0x48
   68f20:	str	r3, [r6, #76]	; 0x4c
   68f24:	mov	r0, #8
   68f28:	mov	ip, #0
   68f2c:	ldr	r2, [sp, #40]	; 0x28
   68f30:	mov	r1, #60	; 0x3c
   68f34:	str	r7, [sp, #152]	; 0x98
   68f38:	str	lr, [sp, #32]
   68f3c:	b	68750 <fputs@plt+0x5763c>
   68f40:	mov	r2, r0
   68f44:	mov	r1, r5
   68f48:	mov	r0, r6
   68f4c:	bl	638cc <fputs@plt+0x527b8>
   68f50:	ldr	r3, [r5, #12]
   68f54:	str	r3, [sp, #60]	; 0x3c
   68f58:	b	68688 <fputs@plt+0x57574>
   68f5c:	mov	r8, #7
   68f60:	b	676c0 <fputs@plt+0x565ac>
   68f64:	ldr	r1, [sp, #32]
   68f68:	mov	r3, r8
   68f6c:	mov	r0, r6
   68f70:	ldr	r2, [r1, #44]	; 0x2c
   68f74:	bl	39ac0 <fputs@plt+0x289ac>
   68f78:	b	67a38 <fputs@plt+0x56924>
   68f7c:	str	r3, [r5, #48]	; 0x30
   68f80:	ldr	r2, [sp, #44]	; 0x2c
   68f84:	mov	r1, r5
   68f88:	mov	r0, r6
   68f8c:	bl	5f6f0 <fputs@plt+0x4e5dc>
   68f90:	ldr	r3, [sp, #48]	; 0x30
   68f94:	str	r3, [r5, #48]	; 0x30
   68f98:	b	68e88 <fputs@plt+0x57d74>
   68f9c:	ldr	r3, [r6, #76]	; 0x4c
   68fa0:	ldr	r2, [sp, #36]	; 0x24
   68fa4:	add	r3, r3, #1
   68fa8:	ldr	lr, [sp, #32]
   68fac:	str	r2, [sp]
   68fb0:	mov	ip, #5
   68fb4:	str	r3, [r6, #76]	; 0x4c
   68fb8:	ldr	r2, [sp, #40]	; 0x28
   68fbc:	mov	r1, #60	; 0x3c
   68fc0:	mov	r0, r8
   68fc4:	str	r3, [sp, #56]	; 0x38
   68fc8:	str	r7, [sp, #152]	; 0x98
   68fcc:	strb	sl, [sp, #149]	; 0x95
   68fd0:	str	sl, [sp, #156]	; 0x9c
   68fd4:	str	sl, [sp, #160]	; 0xa0
   68fd8:	str	lr, [sp, #44]	; 0x2c
   68fdc:	strb	ip, [sp, #148]	; 0x94
   68fe0:	bl	2e760 <fputs@plt+0x1d64c>
   68fe4:	mov	r2, #0
   68fe8:	ldr	r3, [sp, #36]	; 0x24
   68fec:	str	r2, [sp]
   68ff0:	mov	r1, #57	; 0x39
   68ff4:	mov	r2, r7
   68ff8:	mov	r0, r8
   68ffc:	bl	2e760 <fputs@plt+0x1d64c>
   69000:	ldr	r3, [sp, #44]	; 0x2c
   69004:	str	r3, [sp, #32]
   69008:	b	687b0 <fputs@plt+0x5769c>
   6900c:	ldr	r3, [pc, #-2476]	; 68668 <fputs@plt+0x57554>
   69010:	add	r3, pc, r3
   69014:	add	r3, r3, #4
   69018:	b	68bf4 <fputs@plt+0x57ae0>
   6901c:	mov	r3, r8
   69020:	str	r8, [sp]
   69024:	mov	r1, #46	; 0x2e
   69028:	ldr	r0, [sp, #28]
   6902c:	bl	2e760 <fputs@plt+0x1d64c>
   69030:	ldr	r3, [r5, #16]
   69034:	cmp	r3, #0
   69038:	str	r0, [sp, #40]	; 0x28
   6903c:	beq	69058 <fputs@plt+0x57f44>
   69040:	str	r3, [sp]
   69044:	mov	r1, #139	; 0x8b
   69048:	add	r3, r3, #1
   6904c:	ldr	r2, [r5, #12]
   69050:	ldr	r0, [sp, #28]
   69054:	bl	2e760 <fputs@plt+0x1d64c>
   69058:	ldr	r3, [r6, #472]	; 0x1d8
   6905c:	mov	r2, fp
   69060:	mov	r1, r5
   69064:	mov	r0, r6
   69068:	str	r3, [sp, #32]
   6906c:	bl	5f6f0 <fputs@plt+0x4e5dc>
   69070:	ldrsh	r1, [sl, #6]
   69074:	ldr	r7, [r5, #48]	; 0x30
   69078:	str	sl, [r5, #48]	; 0x30
   6907c:	mov	r8, r0
   69080:	ldrsh	r0, [r5, #6]
   69084:	bl	1d93c <fputs@plt+0xc828>
   69088:	ldr	r3, [sl, #56]	; 0x38
   6908c:	cmp	r3, #0
   69090:	strh	r0, [r5, #6]
   69094:	beq	68bb0 <fputs@plt+0x57a9c>
   69098:	mov	r0, r3
   6909c:	add	r1, sp, #148	; 0x94
   690a0:	bl	1fcec <fputs@plt+0xebd8>
   690a4:	cmp	r0, #0
   690a8:	beq	68bb0 <fputs@plt+0x57a9c>
   690ac:	ldr	r0, [sp, #148]	; 0x94
   690b0:	cmp	r0, #0
   690b4:	ble	68bb0 <fputs@plt+0x57a9c>
   690b8:	b	68b9c <fputs@plt+0x57a88>
   690bc:	ldrsh	r1, [sl, #6]
   690c0:	ldrsh	r0, [r5, #6]
   690c4:	bl	1d93c <fputs@plt+0xc828>
   690c8:	strh	r0, [r5, #6]
   690cc:	b	68940 <fputs@plt+0x5782c>
   690d0:	ldr	r3, [r6, #76]	; 0x4c
   690d4:	ldr	r1, [sp, #36]	; 0x24
   690d8:	add	r2, r7, #2
   690dc:	add	r3, r3, #1
   690e0:	str	r1, [sp]
   690e4:	mov	ip, #6
   690e8:	str	r2, [r6, #72]	; 0x48
   690ec:	str	r3, [r6, #76]	; 0x4c
   690f0:	ldr	r2, [sp, #40]	; 0x28
   690f4:	mov	r1, #60	; 0x3c
   690f8:	mov	r0, r8
   690fc:	str	r3, [sp, #56]	; 0x38
   69100:	str	r7, [sp, #152]	; 0x98
   69104:	strb	sl, [sp, #149]	; 0x95
   69108:	str	sl, [sp, #156]	; 0x9c
   6910c:	str	sl, [sp, #160]	; 0xa0
   69110:	strb	ip, [sp, #148]	; 0x94
   69114:	bl	2e760 <fputs@plt+0x1d64c>
   69118:	b	68fe4 <fputs@plt+0x57ed0>
   6911c:	mov	r1, sl
   69120:	mov	r0, r6
   69124:	bl	200f0 <fputs@plt+0xefdc>
   69128:	b	683a4 <fputs@plt+0x57290>
   6912c:	ldr	r2, [sp, #44]	; 0x2c
   69130:	mov	r1, r5
   69134:	mov	r0, r6
   69138:	bl	638cc <fputs@plt+0x527b8>
   6913c:	b	68318 <fputs@plt+0x57204>
   69140:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   69144:	sub	sp, sp, #48	; 0x30
   69148:	cmp	r2, #0
   6914c:	mov	r8, r1
   69150:	mov	r6, r0
   69154:	mov	r1, r3
   69158:	ldr	r5, [r0]
   6915c:	ldr	r7, [sp, #80]	; 0x50
   69160:	beq	69270 <fputs@plt+0x5815c>
   69164:	ldr	ip, [r5, #20]
   69168:	cmp	ip, #0
   6916c:	ble	69278 <fputs@plt+0x58164>
   69170:	ldr	r3, [r5, #16]
   69174:	mov	r4, #0
   69178:	ldr	r0, [r3, #12]
   6917c:	cmp	r2, r0
   69180:	bne	69194 <fputs@plt+0x58080>
   69184:	b	691a4 <fputs@plt+0x58090>
   69188:	ldr	r0, [r3, #12]
   6918c:	cmp	r0, r2
   69190:	beq	691a4 <fputs@plt+0x58090>
   69194:	add	r4, r4, #1
   69198:	cmp	r4, ip
   6919c:	add	r3, r3, #16
   691a0:	bne	69188 <fputs@plt+0x58074>
   691a4:	mov	r3, #0
   691a8:	mov	r2, r3
   691ac:	mov	r0, r5
   691b0:	bl	263b8 <fputs@plt+0x152a4>
   691b4:	mov	r3, #0
   691b8:	mov	r2, r3
   691bc:	mov	r1, r3
   691c0:	mov	sl, r0
   691c4:	mov	r0, r5
   691c8:	bl	2ffc0 <fputs@plt+0x1eeac>
   691cc:	subs	r9, r0, #0
   691d0:	beq	691f8 <fputs@plt+0x580e4>
   691d4:	ldr	r1, [r8]
   691d8:	mov	r0, r5
   691dc:	bl	25ecc <fputs@plt+0x14db8>
   691e0:	ldr	r3, [r5, #16]
   691e4:	ldr	r1, [r3, r4, lsl #4]
   691e8:	str	r0, [r9, #16]
   691ec:	mov	r0, r5
   691f0:	bl	25ecc <fputs@plt+0x14db8>
   691f4:	str	r0, [r9, #12]
   691f8:	mov	r4, #0
   691fc:	mov	r0, #65536	; 0x10000
   69200:	mov	r3, sl
   69204:	mov	r2, r9
   69208:	mov	r1, r4
   6920c:	str	r0, [sp, #12]
   69210:	str	r4, [sp, #20]
   69214:	str	r4, [sp, #16]
   69218:	str	r4, [sp, #8]
   6921c:	str	r4, [sp, #4]
   69220:	str	r4, [sp]
   69224:	mov	r0, r6
   69228:	bl	30768 <fputs@plt+0x1f654>
   6922c:	mov	r3, #12
   69230:	add	r2, sp, #28
   69234:	strb	r3, [sp, #28]
   69238:	strb	r4, [sp, #29]
   6923c:	str	r4, [sp, #36]	; 0x24
   69240:	str	r4, [sp, #40]	; 0x28
   69244:	str	r7, [sp, #32]
   69248:	mov	r8, r0
   6924c:	mov	r1, r0
   69250:	mov	r0, r6
   69254:	bl	5f6f0 <fputs@plt+0x4e5dc>
   69258:	mov	r1, r8
   6925c:	mov	r0, r5
   69260:	mov	r2, #1
   69264:	bl	23944 <fputs@plt+0x12830>
   69268:	add	sp, sp, #48	; 0x30
   6926c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   69270:	ldr	r4, [pc, #8]	; 69280 <fputs@plt+0x5816c>
   69274:	b	691a4 <fputs@plt+0x58090>
   69278:	mov	r4, #0
   6927c:	b	691a4 <fputs@plt+0x58090>
   69280:			; <UNDEFINED> instruction: 0xfff0bdc0
   69284:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69288:	sub	sp, sp, #92	; 0x5c
   6928c:	mov	r5, r0
   69290:	str	r1, [sp, #36]	; 0x24
   69294:	ldr	r1, [r0, #8]
   69298:	str	r2, [sp, #28]
   6929c:	cmp	r1, #0
   692a0:	str	r1, [sp, #32]
   692a4:	mov	r9, r3
   692a8:	ldr	r8, [r0]
   692ac:	ldr	r7, [sp, #128]	; 0x80
   692b0:	ldr	sl, [sp, #132]	; 0x84
   692b4:	beq	69624 <fputs@plt+0x58510>
   692b8:	ldr	r3, [sp, #140]	; 0x8c
   692bc:	cmp	r3, #0
   692c0:	movge	r3, #0
   692c4:	strge	r3, [sp, #40]	; 0x28
   692c8:	blt	695f8 <fputs@plt+0x584e4>
   692cc:	ldr	r3, [r7, #20]
   692d0:	mov	r6, #0
   692d4:	cmp	r3, #0
   692d8:	ble	6938c <fputs@plt+0x58278>
   692dc:	ldr	r3, [sp, #28]
   692e0:	mov	r4, r6
   692e4:	add	r2, r3, #4
   692e8:	add	r3, r3, #32
   692ec:	str	r2, [sp, #20]
   692f0:	str	r3, [sp, #24]
   692f4:	cmp	r9, #0
   692f8:	lslne	r3, r4, #1
   692fc:	ldrne	r2, [r9, #4]
   69300:	mvneq	r3, #0
   69304:	ldr	r1, [sp, #20]
   69308:	ldrshne	r3, [r2, r3]
   6930c:	mov	r0, r5
   69310:	ldr	r2, [sp, #24]
   69314:	str	r3, [sp]
   69318:	ldr	r3, [sp, #136]	; 0x88
   6931c:	bl	24bac <fputs@plt+0x13a98>
   69320:	cmp	sl, #0
   69324:	mov	r1, #27
   69328:	ldrne	r2, [sl, r4, lsl #2]
   6932c:	ldrsheq	r2, [r7, #36]	; 0x24
   69330:	add	r4, r4, #1
   69334:	mov	fp, r0
   69338:	ldr	r0, [r7]
   6933c:	sxthne	r2, r2
   69340:	ldr	ip, [r0, #4]
   69344:	mov	r0, r8
   69348:	ldr	r2, [ip, r2, lsl #4]
   6934c:	bl	24ae8 <fputs@plt+0x139d4>
   69350:	mov	r3, #0
   69354:	str	r3, [sp]
   69358:	mov	r2, fp
   6935c:	mov	r1, #79	; 0x4f
   69360:	mov	r3, r0
   69364:	mov	r0, r5
   69368:	bl	3bf0c <fputs@plt+0x2adf8>
   6936c:	mov	r1, r6
   69370:	mov	r2, r0
   69374:	mov	r0, r8
   69378:	bl	2498c <fputs@plt+0x13878>
   6937c:	ldr	r3, [r7, #20]
   69380:	cmp	r3, r4
   69384:	mov	r6, r0
   69388:	bgt	692f4 <fputs@plt+0x581e0>
   6938c:	ldr	r1, [sp, #140]	; 0x8c
   69390:	ldr	r3, [r7]
   69394:	ldr	r2, [sp, #28]
   69398:	cmp	r1, #0
   6939c:	sub	r2, r3, r2
   693a0:	clz	r2, r2
   693a4:	lsr	r2, r2, #5
   693a8:	movle	r2, #0
   693ac:	cmp	r2, #0
   693b0:	addeq	fp, sp, #56	; 0x38
   693b4:	beq	69510 <fputs@plt+0x583fc>
   693b8:	ldr	r3, [sp, #28]
   693bc:	ldrb	r4, [r3, #42]	; 0x2a
   693c0:	ands	r4, r4, #32
   693c4:	beq	69630 <fputs@plt+0x5851c>
   693c8:	ldr	r3, [sp, #28]
   693cc:	ldr	sl, [r3, #8]
   693d0:	cmp	sl, #0
   693d4:	bne	693e8 <fputs@plt+0x582d4>
   693d8:	b	69618 <fputs@plt+0x58504>
   693dc:	ldr	sl, [sl, #20]
   693e0:	cmp	sl, #0
   693e4:	beq	69618 <fputs@plt+0x58504>
   693e8:	ldrb	r3, [sl, #55]	; 0x37
   693ec:	and	r3, r3, #3
   693f0:	cmp	r3, #2
   693f4:	bne	693dc <fputs@plt+0x582c8>
   693f8:	ldrh	r3, [sl, #50]	; 0x32
   693fc:	cmp	r3, #0
   69400:	beq	696b0 <fputs@plt+0x5859c>
   69404:	mov	r3, #0
   69408:	ldr	r2, [sp, #28]
   6940c:	str	r7, [sp, #128]	; 0x80
   69410:	mov	r4, r3
   69414:	mov	r7, r3
   69418:	add	r1, r2, #4
   6941c:	add	fp, sp, #56	; 0x38
   69420:	add	r2, r2, #32
   69424:	str	r1, [sp, #24]
   69428:	str	r2, [sp, #44]	; 0x2c
   6942c:	str	sl, [sp, #48]	; 0x30
   69430:	str	r6, [sp, #52]	; 0x34
   69434:	str	fp, [sp, #20]
   69438:	ldr	r1, [r9, #4]
   6943c:	lsl	r2, r4, #1
   69440:	ldr	r3, [sp, #136]	; 0x88
   69444:	ldrsh	r6, [r1, r2]
   69448:	mov	r0, r5
   6944c:	ldr	r2, [sp, #44]	; 0x2c
   69450:	ldr	r1, [sp, #24]
   69454:	str	r6, [sp]
   69458:	bl	24bac <fputs@plt+0x13a98>
   6945c:	ldr	ip, [sp, #36]	; 0x24
   69460:	mov	r3, #0
   69464:	ldr	r2, [sp, #20]
   69468:	mov	r1, #152	; 0x98
   6946c:	ldr	fp, [ip, #52]	; 0x34
   69470:	str	r3, [sp, #56]	; 0x38
   69474:	str	r3, [sp, #60]	; 0x3c
   69478:	add	r4, r4, #1
   6947c:	mov	sl, r0
   69480:	mov	r0, r8
   69484:	bl	247e0 <fputs@plt+0x136cc>
   69488:	mov	r1, #79	; 0x4f
   6948c:	subs	r3, r0, #0
   69490:	mov	r0, r5
   69494:	ldrne	r2, [sp, #28]
   69498:	strne	fp, [r3, #28]
   6949c:	strne	r2, [r3, #44]	; 0x2c
   694a0:	mov	r2, #0
   694a4:	strhne	r6, [r3, #32]
   694a8:	str	r2, [sp]
   694ac:	mov	r2, sl
   694b0:	bl	3bf0c <fputs@plt+0x2adf8>
   694b4:	mov	r1, r7
   694b8:	mov	r2, r0
   694bc:	mov	r0, r8
   694c0:	bl	2498c <fputs@plt+0x13878>
   694c4:	ldr	r3, [sp, #48]	; 0x30
   694c8:	ldrh	r3, [r3, #50]	; 0x32
   694cc:	cmp	r3, r4
   694d0:	mov	r7, r0
   694d4:	bgt	69438 <fputs@plt+0x58324>
   694d8:	ldr	r6, [sp, #52]	; 0x34
   694dc:	ldr	r7, [sp, #128]	; 0x80
   694e0:	ldr	fp, [sp, #20]
   694e4:	mov	r2, r0
   694e8:	mov	r3, #0
   694ec:	str	r3, [sp]
   694f0:	mov	r1, #19
   694f4:	mov	r0, r5
   694f8:	bl	3bf0c <fputs@plt+0x2adf8>
   694fc:	mov	r2, r0
   69500:	mov	r1, r6
   69504:	mov	r0, r8
   69508:	bl	2498c <fputs@plt+0x13878>
   6950c:	mov	r6, r0
   69510:	mov	r2, #32
   69514:	mov	r1, #0
   69518:	mov	r0, fp
   6951c:	bl	10ee0 <memset@plt>
   69520:	ldr	r9, [sp, #36]	; 0x24
   69524:	mov	r4, #0
   69528:	mov	r1, r6
   6952c:	mov	r0, fp
   69530:	str	r5, [sp, #56]	; 0x38
   69534:	str	r9, [sp, #60]	; 0x3c
   69538:	bl	3aff0 <fputs@plt+0x29edc>
   6953c:	mov	r1, r9
   69540:	mov	r0, r5
   69544:	mov	r3, r4
   69548:	mov	r2, r6
   6954c:	str	r4, [sp, #8]
   69550:	str	r4, [sp, #4]
   69554:	str	r4, [sp]
   69558:	bl	5d6b0 <fputs@plt+0x4c59c>
   6955c:	ldrb	r2, [r7, #24]
   69560:	ldr	r3, [sp, #140]	; 0x8c
   69564:	str	r4, [sp]
   69568:	mov	r1, #135	; 0x87
   6956c:	mov	r5, r0
   69570:	ldr	r0, [sp, #32]
   69574:	bl	2e760 <fputs@plt+0x1d64c>
   69578:	cmp	r5, r4
   6957c:	beq	69588 <fputs@plt+0x58474>
   69580:	mov	r0, r5
   69584:	bl	2f46c <fputs@plt+0x1e358>
   69588:	mov	r1, r6
   6958c:	mov	r0, r8
   69590:	bl	23a00 <fputs@plt+0x128ec>
   69594:	ldr	r3, [sp, #40]	; 0x28
   69598:	cmp	r3, #0
   6959c:	beq	695dc <fputs@plt+0x584c8>
   695a0:	ldr	r3, [sp, #32]
   695a4:	ldr	r2, [r3, #24]
   695a8:	ldr	r1, [r3, #32]
   695ac:	sub	r3, r1, #1
   695b0:	str	r3, [r2, #96]	; 0x60
   695b4:	ldr	r2, [sp, #32]
   695b8:	strlt	r3, [sp, #40]	; 0x28
   695bc:	ldr	r3, [r2]
   695c0:	ldrb	r3, [r3, #69]	; 0x45
   695c4:	cmp	r3, #0
   695c8:	beq	695e4 <fputs@plt+0x584d0>
   695cc:	ldr	r3, [pc, #232]	; 696bc <fputs@plt+0x585a8>
   695d0:	add	r3, pc, r3
   695d4:	add	r3, r3, #4
   695d8:	str	r1, [r3, #8]
   695dc:	add	sp, sp, #92	; 0x5c
   695e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   695e4:	ldr	r3, [sp, #40]	; 0x28
   695e8:	ldr	r2, [r2, #4]
   695ec:	add	r3, r3, r3, lsl #2
   695f0:	add	r3, r2, r3, lsl #2
   695f4:	b	695d8 <fputs@plt+0x584c4>
   695f8:	mov	r3, #0
   695fc:	ldrb	r2, [r7, #24]
   69600:	mov	r1, #136	; 0x88
   69604:	str	r3, [sp]
   69608:	ldr	r0, [sp, #32]
   6960c:	bl	2e760 <fputs@plt+0x1d64c>
   69610:	str	r0, [sp, #40]	; 0x28
   69614:	b	692cc <fputs@plt+0x581b8>
   69618:	mov	r3, #0
   6961c:	ldrh	r3, [r3, #50]	; 0x32
   69620:	udf	#0
   69624:	bl	2e7d4 <fputs@plt+0x1d6c0>
   69628:	str	r0, [sp, #32]
   6962c:	b	692b8 <fputs@plt+0x581a4>
   69630:	ldr	r1, [sp, #28]
   69634:	mvn	r9, #0
   69638:	add	r2, r1, #32
   6963c:	ldr	r3, [sp, #136]	; 0x88
   69640:	add	r1, r1, #4
   69644:	str	r9, [sp]
   69648:	mov	r0, r5
   6964c:	bl	24bac <fputs@plt+0x13a98>
   69650:	ldr	ip, [sp, #36]	; 0x24
   69654:	add	fp, sp, #56	; 0x38
   69658:	mov	r2, fp
   6965c:	mov	r3, r4
   69660:	mov	r1, #152	; 0x98
   69664:	str	r4, [sp, #56]	; 0x38
   69668:	str	r4, [sp, #60]	; 0x3c
   6966c:	ldr	r4, [ip, #52]	; 0x34
   69670:	mov	sl, r0
   69674:	mov	r0, r8
   69678:	bl	247e0 <fputs@plt+0x136cc>
   6967c:	mov	r1, #0
   69680:	subs	r3, r0, #0
   69684:	mov	r0, r5
   69688:	ldrne	r2, [sp, #28]
   6968c:	strne	r4, [r3, #28]
   69690:	strne	r2, [r3, #44]	; 0x2c
   69694:	strhne	r9, [r3, #32]
   69698:	mov	r2, sl
   6969c:	str	r1, [sp]
   696a0:	mov	r1, #78	; 0x4e
   696a4:	bl	3bf0c <fputs@plt+0x2adf8>
   696a8:	mov	r2, r0
   696ac:	b	69500 <fputs@plt+0x583ec>
   696b0:	mov	r2, r3
   696b4:	add	fp, sp, #56	; 0x38
   696b8:	b	694e8 <fputs@plt+0x583d4>
   696bc:	andeq	r5, r4, r8, ror r2
   696c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   696c4:	vpush	{d8-d10}
   696c8:	ldr	r5, [r0]
   696cc:	mov	sl, r0
   696d0:	ldr	r4, [pc, #3156]	; 6a32c <fputs@plt+0x59218>
   696d4:	ldrb	r3, [r5, #66]	; 0x42
   696d8:	sub	sp, sp, #548	; 0x224
   696dc:	add	r4, pc, r4
   696e0:	str	r3, [sp, #88]	; 0x58
   696e4:	ldr	r3, [r5, #32]
   696e8:	ldr	r1, [r0, #100]	; 0x64
   696ec:	str	r3, [sp, #60]	; 0x3c
   696f0:	ldr	r3, [r5, #36]	; 0x24
   696f4:	mov	r0, r5
   696f8:	str	r3, [sp, #64]	; 0x40
   696fc:	ldr	r3, [sl, #4]
   69700:	str	r4, [sp, #92]	; 0x5c
   69704:	str	r3, [sp, #56]	; 0x38
   69708:	ldr	r3, [sl, #8]
   6970c:	str	r5, [sp, #28]
   69710:	str	r3, [sp, #44]	; 0x2c
   69714:	bl	1f980 <fputs@plt+0xe86c>
   69718:	ldr	r3, [sl, #80]	; 0x50
   6971c:	cmp	r3, #7
   69720:	beq	69e1c <fputs@plt+0x58d08>
   69724:	mov	r3, #0
   69728:	mov	r2, #0
   6972c:	mov	r4, #0
   69730:	strd	r2, [sl, #136]	; 0x88
   69734:	str	r4, [sl, #80]	; 0x50
   69738:	str	r4, [sl, #20]
   6973c:	ldr	r3, [r5, #248]	; 0xf8
   69740:	str	r4, [r5, #388]	; 0x184
   69744:	cmp	r3, r4
   69748:	beq	69848 <fputs@plt+0x58734>
   6974c:	str	r4, [sp, #48]	; 0x30
   69750:	str	r4, [sp, #68]	; 0x44
   69754:	ldr	r3, [sp, #28]
   69758:	ldrb	r3, [r3, #69]	; 0x45
   6975c:	cmp	r3, #0
   69760:	movne	r0, #7
   69764:	moveq	r0, #9
   69768:	str	r0, [sl, #80]	; 0x50
   6976c:	str	r0, [sp, #32]
   69770:	bl	20bd0 <fputs@plt+0xfabc>
   69774:	ldr	r1, [pc, #2996]	; 6a330 <fputs@plt+0x5921c>
   69778:	add	r1, pc, r1
   6977c:	mov	r2, r0
   69780:	mov	r0, sl
   69784:	bl	42e7c <fputs@plt+0x31d68>
   69788:	ldr	r0, [sl, #44]	; 0x2c
   6978c:	ldr	r3, [sp, #28]
   69790:	ldrb	r3, [r3, #69]	; 0x45
   69794:	cmp	r3, #0
   69798:	bne	69de0 <fputs@plt+0x58ccc>
   6979c:	cmp	r0, #0
   697a0:	ldr	r3, [pc, #2956]	; 6a334 <fputs@plt+0x59220>
   697a4:	ldr	r2, [sp, #32]
   697a8:	beq	6e834 <fputs@plt+0x5d720>
   697ac:	cmp	r2, r3
   697b0:	str	r2, [sl, #80]	; 0x50
   697b4:	bne	6e64c <fputs@plt+0x5d538>
   697b8:	ldr	r1, [pc, #2936]	; 6a338 <fputs@plt+0x59224>
   697bc:	ldr	r3, [sl, #168]	; 0xa8
   697c0:	mov	r2, r4
   697c4:	str	r0, [sp]
   697c8:	add	r1, pc, r1
   697cc:	ldr	r0, [pc, #2912]	; 6a334 <fputs@plt+0x59220>
   697d0:	bl	355cc <fputs@plt+0x244b8>
   697d4:	mov	r0, sl
   697d8:	bl	55c20 <fputs@plt+0x44b0c>
   697dc:	ldr	r3, [sp, #28]
   697e0:	ldr	r3, [r3, #68]	; 0x44
   697e4:	bic	r3, r3, #-16777216	; 0xff000000
   697e8:	bic	r3, r3, #255	; 0xff
   697ec:	cmp	r3, #0
   697f0:	beq	6e260 <fputs@plt+0x5d14c>
   697f4:	ldr	r3, [sp, #68]	; 0x44
   697f8:	cmp	r3, #0
   697fc:	moveq	r4, #1
   69800:	beq	69814 <fputs@plt+0x58700>
   69804:	sub	r1, r3, #1
   69808:	ldr	r0, [sp, #28]
   6980c:	bl	24350 <fputs@plt+0x1323c>
   69810:	mov	r4, #1
   69814:	ldr	r2, [sp, #28]
   69818:	ldr	r1, [sp, #60]	; 0x3c
   6981c:	ldr	r3, [sl, #124]	; 0x7c
   69820:	str	r1, [r2, #32]
   69824:	ldr	r1, [sp, #48]	; 0x30
   69828:	mov	r0, r4
   6982c:	add	r3, r3, r1
   69830:	ldr	r1, [sp, #64]	; 0x40
   69834:	str	r1, [r2, #36]	; 0x24
   69838:	str	r3, [sl, #124]	; 0x7c
   6983c:	add	sp, sp, #548	; 0x224
   69840:	vpop	{d8-d10}
   69844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69848:	ldr	r3, [r5, #304]	; 0x130
   6984c:	cmp	r3, r4
   69850:	streq	r3, [sp, #104]	; 0x68
   69854:	beq	69870 <fputs@plt+0x5875c>
   69858:	ldr	r4, [r5, #312]	; 0x138
   6985c:	ldr	r0, [sl, #124]	; 0x7c
   69860:	mov	r1, r4
   69864:	bl	8e4f8 <fputs@plt+0x7d3e4>
   69868:	sub	r3, r4, r1
   6986c:	str	r3, [sp, #104]	; 0x68
   69870:	ldr	r2, [sl, #76]	; 0x4c
   69874:	ldr	r1, [pc, #2752]	; 6a33c <fputs@plt+0x59228>
   69878:	ldr	r3, [pc, #2752]	; 6a340 <fputs@plt+0x5922c>
   6987c:	add	r1, pc, r1
   69880:	add	r2, r2, r2, lsl #2
   69884:	ldr	ip, [sp, #56]	; 0x38
   69888:	add	r0, r1, #3328	; 0xd00
   6988c:	add	r3, pc, r3
   69890:	mov	r1, #0
   69894:	add	fp, ip, r2, lsl #2
   69898:	add	r2, r0, #20
   6989c:	add	r3, r3, #3328	; 0xd00
   698a0:	str	r2, [sp, #120]	; 0x78
   698a4:	str	sl, [sp, #40]	; 0x28
   698a8:	mov	r2, r1
   698ac:	mov	sl, r1
   698b0:	add	r3, r3, #8
   698b4:	str	r0, [sp, #116]	; 0x74
   698b8:	str	r1, [sp, #108]	; 0x6c
   698bc:	str	r3, [sp, #124]	; 0x7c
   698c0:	str	r1, [sp, #112]	; 0x70
   698c4:	str	r1, [sp, #68]	; 0x44
   698c8:	str	r1, [sp, #32]
   698cc:	ldrb	r8, [fp]
   698d0:	add	sl, sl, #1
   698d4:	cmp	r8, #158	; 0x9e
   698d8:	addls	pc, pc, r8, lsl #2
   698dc:	b	69cb0 <fputs@plt+0x58b9c>
   698e0:	b	6df80 <fputs@plt+0x5ce6c>
   698e4:	b	6ce90 <fputs@plt+0x5bd7c>
   698e8:	b	6cd50 <fputs@plt+0x5bc3c>
   698ec:	b	6ccec <fputs@plt+0x5bbd8>
   698f0:	b	6ccd0 <fputs@plt+0x5bbbc>
   698f4:	b	6ccd0 <fputs@plt+0x5bbbc>
   698f8:	b	69cb8 <fputs@plt+0x58ba4>
   698fc:	b	69cb8 <fputs@plt+0x58ba4>
   69900:	b	6cc30 <fputs@plt+0x5bb1c>
   69904:	b	6c988 <fputs@plt+0x5b874>
   69908:	b	6cad4 <fputs@plt+0x5b9c0>
   6990c:	b	6c8d0 <fputs@plt+0x5b7bc>
   69910:	b	6c7c0 <fputs@plt+0x5b6ac>
   69914:	b	69d2c <fputs@plt+0x58c18>
   69918:	b	6c76c <fputs@plt+0x5b658>
   6991c:	b	6c740 <fputs@plt+0x5b62c>
   69920:	b	6c704 <fputs@plt+0x5b5f0>
   69924:	b	6e13c <fputs@plt+0x5d028>
   69928:	b	6e0e0 <fputs@plt+0x5cfcc>
   6992c:	b	6e074 <fputs@plt+0x5cf60>
   69930:	b	6a188 <fputs@plt+0x59074>
   69934:	b	6a1a4 <fputs@plt+0x59090>
   69938:	b	6e178 <fputs@plt+0x5d064>
   6993c:	b	6a270 <fputs@plt+0x5915c>
   69940:	b	69fb4 <fputs@plt+0x58ea0>
   69944:	b	6e1dc <fputs@plt+0x5d0c8>
   69948:	b	6e1b8 <fputs@plt+0x5d0a4>
   6994c:	b	6df2c <fputs@plt+0x5ce18>
   69950:	b	6dec4 <fputs@plt+0x5cdb0>
   69954:	b	6de64 <fputs@plt+0x5cd50>
   69958:	b	6ddcc <fputs@plt+0x5ccb8>
   6995c:	b	6dda4 <fputs@plt+0x5cc90>
   69960:	b	6dd54 <fputs@plt+0x5cc40>
   69964:	b	6daa4 <fputs@plt+0x5c990>
   69968:	b	6da58 <fputs@plt+0x5c944>
   6996c:	b	6d9dc <fputs@plt+0x5c8c8>
   69970:	b	6d8a0 <fputs@plt+0x5c78c>
   69974:	b	6d860 <fputs@plt+0x5c74c>
   69978:	b	6d834 <fputs@plt+0x5c720>
   6997c:	b	6d7f8 <fputs@plt+0x5c6e4>
   69980:	b	6d7c4 <fputs@plt+0x5c6b0>
   69984:	b	6dc3c <fputs@plt+0x5cb28>
   69988:	b	6db84 <fputs@plt+0x5ca70>
   6998c:	b	6db5c <fputs@plt+0x5ca48>
   69990:	b	6db38 <fputs@plt+0x5ca24>
   69994:	b	6dd28 <fputs@plt+0x5cc14>
   69998:	b	6dd28 <fputs@plt+0x5cc14>
   6999c:	b	6dc4c <fputs@plt+0x5cb38>
   699a0:	b	6a6d4 <fputs@plt+0x595c0>
   699a4:	b	6a36c <fputs@plt+0x59258>
   699a8:	b	6d4f0 <fputs@plt+0x5c3dc>
   699ac:	b	6d46c <fputs@plt+0x5c358>
   699b0:	b	6d3e4 <fputs@plt+0x5c2d0>
   699b4:	b	6a038 <fputs@plt+0x58f24>
   699b8:	b	6a060 <fputs@plt+0x58f4c>
   699bc:	b	6a060 <fputs@plt+0x58f4c>
   699c0:	b	6d728 <fputs@plt+0x5c614>
   699c4:	b	6d728 <fputs@plt+0x5c614>
   699c8:	b	6d584 <fputs@plt+0x5c470>
   699cc:	b	6d558 <fputs@plt+0x5c444>
   699d0:	b	6d2a0 <fputs@plt+0x5c18c>
   699d4:	b	6d274 <fputs@plt+0x5c160>
   699d8:	b	69cb0 <fputs@plt+0x58b9c>
   699dc:	b	6d2dc <fputs@plt+0x5c1c8>
   699e0:	b	6d2dc <fputs@plt+0x5c1c8>
   699e4:	b	6d2dc <fputs@plt+0x5c1c8>
   699e8:	b	6d2dc <fputs@plt+0x5c1c8>
   699ec:	b	6d1e4 <fputs@plt+0x5c0d0>
   699f0:	b	6d1e4 <fputs@plt+0x5c0d0>
   699f4:	b	6d1e4 <fputs@plt+0x5c0d0>
   699f8:	b	6d120 <fputs@plt+0x5c00c>
   699fc:	b	6d084 <fputs@plt+0x5bf70>
   69a00:	b	6d084 <fputs@plt+0x5bf70>
   69a04:	b	6d02c <fputs@plt+0x5bf18>
   69a08:	b	6cf10 <fputs@plt+0x5bdfc>
   69a0c:	b	6c5cc <fputs@plt+0x5b4b8>
   69a10:	b	6c5ac <fputs@plt+0x5b498>
   69a14:	b	6c6e4 <fputs@plt+0x5b5d0>
   69a18:	b	6c3dc <fputs@plt+0x5b2c8>
   69a1c:	b	6c3dc <fputs@plt+0x5b2c8>
   69a20:	b	6c3dc <fputs@plt+0x5b2c8>
   69a24:	b	6c3dc <fputs@plt+0x5b2c8>
   69a28:	b	6c3dc <fputs@plt+0x5b2c8>
   69a2c:	b	6c3dc <fputs@plt+0x5b2c8>
   69a30:	b	6c5cc <fputs@plt+0x5b4b8>
   69a34:	b	6c548 <fputs@plt+0x5b434>
   69a38:	b	6c548 <fputs@plt+0x5b434>
   69a3c:	b	6c548 <fputs@plt+0x5b434>
   69a40:	b	6c548 <fputs@plt+0x5b434>
   69a44:	b	6c480 <fputs@plt+0x5b36c>
   69a48:	b	6c480 <fputs@plt+0x5b36c>
   69a4c:	b	6c480 <fputs@plt+0x5b36c>
   69a50:	b	6c480 <fputs@plt+0x5b36c>
   69a54:	b	6c480 <fputs@plt+0x5b36c>
   69a58:	b	6bb88 <fputs@plt+0x5aa74>
   69a5c:	b	6badc <fputs@plt+0x5a9c8>
   69a60:	b	6ba78 <fputs@plt+0x5a964>
   69a64:	b	69ee0 <fputs@plt+0x58dcc>
   69a68:	b	6ba50 <fputs@plt+0x5a93c>
   69a6c:	b	6b970 <fputs@plt+0x5a85c>
   69a70:	b	6b8c4 <fputs@plt+0x5a7b0>
   69a74:	b	6b808 <fputs@plt+0x5a6f4>
   69a78:	b	6b808 <fputs@plt+0x5a6f4>
   69a7c:	b	6b79c <fputs@plt+0x5a688>
   69a80:	b	6b758 <fputs@plt+0x5a644>
   69a84:	b	6c184 <fputs@plt+0x5b070>
   69a88:	b	69e60 <fputs@plt+0x58d4c>
   69a8c:	b	69e60 <fputs@plt+0x58d4c>
   69a90:	b	69e70 <fputs@plt+0x58d5c>
   69a94:	b	6a2b0 <fputs@plt+0x5919c>
   69a98:	b	6a2b0 <fputs@plt+0x5919c>
   69a9c:	b	6c248 <fputs@plt+0x5b134>
   69aa0:	b	6c1e4 <fputs@plt+0x5b0d0>
   69aa4:	b	6c1e4 <fputs@plt+0x5b0d0>
   69aa8:	b	6c2cc <fputs@plt+0x5b1b8>
   69aac:	b	6c2cc <fputs@plt+0x5b1b8>
   69ab0:	b	6c2cc <fputs@plt+0x5b1b8>
   69ab4:	b	6c2cc <fputs@plt+0x5b1b8>
   69ab8:	b	6c0a4 <fputs@plt+0x5af90>
   69abc:	b	6bff4 <fputs@plt+0x5aee0>
   69ac0:	b	6bf88 <fputs@plt+0x5ae74>
   69ac4:	b	6befc <fputs@plt+0x5ade8>
   69ac8:	b	6befc <fputs@plt+0x5ade8>
   69acc:	b	6be14 <fputs@plt+0x5ad00>
   69ad0:	b	6bdcc <fputs@plt+0x5acb8>
   69ad4:	b	6bd88 <fputs@plt+0x5ac74>
   69ad8:	b	6bcfc <fputs@plt+0x5abe8>
   69adc:	b	6bc9c <fputs@plt+0x5ab88>
   69ae0:	b	6b598 <fputs@plt+0x5a484>
   69ae4:	b	6b54c <fputs@plt+0x5a438>
   69ae8:	b	6b718 <fputs@plt+0x5a604>
   69aec:	b	6b4f0 <fputs@plt+0x5a3dc>
   69af0:	b	6b4ac <fputs@plt+0x5a398>
   69af4:	b	6b464 <fputs@plt+0x5a350>
   69af8:	b	6b3f8 <fputs@plt+0x5a2e4>
   69afc:	b	6b3bc <fputs@plt+0x5a2a8>
   69b00:	b	6b350 <fputs@plt+0x5a23c>
   69b04:	b	6b2bc <fputs@plt+0x5a1a8>
   69b08:	b	6b380 <fputs@plt+0x5a26c>
   69b0c:	b	6b234 <fputs@plt+0x5a120>
   69b10:	b	6b214 <fputs@plt+0x5a100>
   69b14:	b	6b1e8 <fputs@plt+0x5a0d4>
   69b18:	b	6b1bc <fputs@plt+0x5a0a8>
   69b1c:	b	6b144 <fputs@plt+0x5a030>
   69b20:	b	6afa8 <fputs@plt+0x59e94>
   69b24:	b	6af04 <fputs@plt+0x59df0>
   69b28:	b	6b0fc <fputs@plt+0x59fe8>
   69b2c:	b	6aecc <fputs@plt+0x59db8>
   69b30:	b	6ae08 <fputs@plt+0x59cf4>
   69b34:	b	6ad38 <fputs@plt+0x59c24>
   69b38:	b	6abc8 <fputs@plt+0x59ab4>
   69b3c:	b	6aad4 <fputs@plt+0x599c0>
   69b40:	b	6aa38 <fputs@plt+0x59924>
   69b44:	b	6a9e4 <fputs@plt+0x598d0>
   69b48:	b	6a970 <fputs@plt+0x5985c>
   69b4c:	b	6a8d4 <fputs@plt+0x597c0>
   69b50:	b	6a878 <fputs@plt+0x59764>
   69b54:	b	6a80c <fputs@plt+0x596f8>
   69b58:	b	6a71c <fputs@plt+0x59608>
   69b5c:	ldr	r7, [r4, #16]
   69b60:	add	r5, sp, #288	; 0x120
   69b64:	mov	r0, r7
   69b68:	bl	1c490 <fputs@plt+0xb37c>
   69b6c:	ldr	ip, [sp, #28]
   69b70:	ldr	r2, [r7, #16]
   69b74:	mov	r3, #1
   69b78:	str	r5, [sp]
   69b7c:	mov	r0, r7
   69b80:	mov	r1, r6
   69b84:	strh	r6, [r5, #8]
   69b88:	str	ip, [sp, #320]	; 0x140
   69b8c:	str	r6, [sp, #312]	; 0x138
   69b90:	bl	52a70 <fputs@plt+0x4195c>
   69b94:	subs	r3, r0, #0
   69b98:	str	r3, [sp, #32]
   69b9c:	bne	71824 <fputs@plt+0x60710>
   69ba0:	ldr	r0, [sp, #304]	; 0x130
   69ba4:	ldrb	r3, [r0]
   69ba8:	tst	r3, #128	; 0x80
   69bac:	streq	r3, [sp, #236]	; 0xec
   69bb0:	bne	72e94 <fputs@plt+0x61d80>
   69bb4:	cmp	r3, #2
   69bb8:	bls	69c28 <fputs@plt+0x58b14>
   69bbc:	ldr	r2, [sp, #300]	; 0x12c
   69bc0:	cmp	r2, r3
   69bc4:	blt	69c28 <fputs@plt+0x58b14>
   69bc8:	ldr	r2, [sp, #304]	; 0x130
   69bcc:	sub	r3, r3, #1
   69bd0:	add	r0, r2, r3
   69bd4:	ldrb	r1, [r2, r3]
   69bd8:	tst	r1, #128	; 0x80
   69bdc:	streq	r1, [sp, #256]	; 0x100
   69be0:	bne	73cac <fputs@plt+0x62b98>
   69be4:	sub	r2, r1, #1
   69be8:	sub	r3, r1, #7
   69bec:	clz	r3, r3
   69bf0:	lsr	r3, r3, #5
   69bf4:	cmp	r2, #8
   69bf8:	orrhi	r3, r3, #1
   69bfc:	cmp	r3, #0
   69c00:	bne	69c28 <fputs@plt+0x58b14>
   69c04:	ldr	r3, [pc, #1848]	; 6a344 <fputs@plt+0x59230>
   69c08:	ldr	r2, [sp, #236]	; 0xec
   69c0c:	add	r3, pc, r3
   69c10:	add	r3, r3, r1
   69c14:	ldr	ip, [sp, #300]	; 0x12c
   69c18:	ldrb	r3, [r3, #2836]	; 0xb14
   69c1c:	add	r2, r3, r2
   69c20:	cmp	ip, r2
   69c24:	bcs	73c64 <fputs@plt+0x62b50>
   69c28:	ldrh	r2, [r5, #8]
   69c2c:	ldr	r3, [pc, #1844]	; 6a368 <fputs@plt+0x59254>
   69c30:	and	r3, r3, r2
   69c34:	cmp	r3, #0
   69c38:	bne	69c48 <fputs@plt+0x58b34>
   69c3c:	ldr	r3, [sp, #312]	; 0x138
   69c40:	cmp	r3, #0
   69c44:	beq	69c50 <fputs@plt+0x58b3c>
   69c48:	mov	r0, r5
   69c4c:	bl	22434 <fputs@plt+0x11320>
   69c50:	ldr	r0, [pc, #1776]	; 6a348 <fputs@plt+0x59234>
   69c54:	bl	35a00 <fputs@plt+0x248ec>
   69c58:	cmp	r0, #0
   69c5c:	bne	73e28 <fputs@plt+0x62d14>
   69c60:	mov	r6, #0
   69c64:	mov	r7, #0
   69c68:	ldrb	r3, [fp]
   69c6c:	cmp	r3, #112	; 0x70
   69c70:	beq	71cc8 <fputs@plt+0x60bb4>
   69c74:	ldr	r3, [fp, #8]
   69c78:	ldr	r2, [sp, #40]	; 0x28
   69c7c:	add	r3, r3, r3, lsl #2
   69c80:	ldr	r0, [r2, #8]
   69c84:	ldr	r2, [pc, #1756]	; 6a368 <fputs@plt+0x59254>
   69c88:	add	r0, r0, r3, lsl #3
   69c8c:	ldrh	r3, [r0, #8]
   69c90:	and	r2, r2, r3
   69c94:	cmp	r2, #0
   69c98:	moveq	r3, #4
   69c9c:	strheq	r3, [r0, #8]
   69ca0:	bne	7254c <fputs@plt+0x61438>
   69ca4:	mov	r3, #4
   69ca8:	strd	r6, [r0]
   69cac:	strh	r3, [r0, #8]
   69cb0:	add	fp, fp, #20
   69cb4:	b	698cc <fputs@plt+0x587b8>
   69cb8:	ldr	r3, [sp, #40]	; 0x28
   69cbc:	ldr	r2, [fp, #4]
   69cc0:	ldr	r3, [r3, #56]	; 0x38
   69cc4:	ldr	r5, [r3, r2, lsl #2]
   69cc8:	ldr	r3, [fp, #12]
   69ccc:	add	r4, sp, #544	; 0x220
   69cd0:	str	r3, [r4, #-184]!	; 0xffffff48
   69cd4:	ldr	r3, [fp, #16]
   69cd8:	mov	r1, r4
   69cdc:	ldr	r0, [r5, #16]
   69ce0:	blx	r3
   69ce4:	str	r0, [sp, #32]
   69ce8:	ldr	r3, [sp, #32]
   69cec:	cmp	r3, #0
   69cf0:	mov	r3, #0
   69cf4:	str	r3, [r5, #56]	; 0x38
   69cf8:	bne	725e4 <fputs@plt+0x614d0>
   69cfc:	ldr	r3, [sp, #360]	; 0x168
   69d00:	str	r3, [sp, #32]
   69d04:	ldr	r3, [sp, #32]
   69d08:	cmp	r3, #0
   69d0c:	bne	6e674 <fputs@plt+0x5d560>
   69d10:	strb	r3, [r5, #2]
   69d14:	ldrb	r3, [fp, #3]
   69d18:	ldr	r2, [sp, #40]	; 0x28
   69d1c:	add	r3, r2, r3, lsl #2
   69d20:	ldr	r2, [r3, #108]	; 0x6c
   69d24:	add	r2, r2, #1
   69d28:	str	r2, [r3, #108]	; 0x6c
   69d2c:	ldr	r3, [fp, #8]
   69d30:	ldr	r2, [sp, #56]	; 0x38
   69d34:	add	r3, r3, r3, lsl #2
   69d38:	add	fp, r2, r3, lsl #2
   69d3c:	sub	fp, fp, #20
   69d40:	ldr	r3, [sp, #28]
   69d44:	ldr	r3, [r3, #248]	; 0xf8
   69d48:	cmp	r3, #0
   69d4c:	bne	718c4 <fputs@plt+0x607b0>
   69d50:	ldr	r3, [sp, #28]
   69d54:	ldr	r4, [r3, #304]	; 0x130
   69d58:	ldr	r3, [sp, #104]	; 0x68
   69d5c:	cmp	r3, sl
   69d60:	movhi	r3, #0
   69d64:	movls	r3, #1
   69d68:	cmp	r4, #0
   69d6c:	moveq	r3, #0
   69d70:	cmp	r3, #0
   69d74:	beq	69cb0 <fputs@plt+0x58b9c>
   69d78:	ldr	r6, [sp, #28]
   69d7c:	mov	r0, sl
   69d80:	ldr	r5, [r6, #312]	; 0x138
   69d84:	mov	r1, r5
   69d88:	bl	8e4f8 <fputs@plt+0x7d3e4>
   69d8c:	add	r5, sl, r5
   69d90:	ldr	r0, [r6, #308]	; 0x134
   69d94:	sub	r3, r5, r1
   69d98:	str	r3, [sp, #104]	; 0x68
   69d9c:	blx	r4
   69da0:	cmp	r0, #0
   69da4:	beq	69cb0 <fputs@plt+0x58b9c>
   69da8:	ldr	r3, [sp, #56]	; 0x38
   69dac:	str	sl, [sp, #48]	; 0x30
   69db0:	sub	r4, fp, r3
   69db4:	mov	r3, #9
   69db8:	asr	r4, r4, #2
   69dbc:	str	r3, [sp, #32]
   69dc0:	add	r3, r4, r4, lsl #1
   69dc4:	ldr	sl, [sp, #40]	; 0x28
   69dc8:	add	r3, r3, r3, lsl #4
   69dcc:	add	r3, r3, r3, lsl #8
   69dd0:	ldr	r0, [sl, #44]	; 0x2c
   69dd4:	add	r3, r3, r3, lsl #16
   69dd8:	add	r4, r4, r3, lsl #2
   69ddc:	b	6978c <fputs@plt+0x58678>
   69de0:	cmp	r0, #0
   69de4:	movne	r3, #7
   69de8:	strne	r3, [sl, #80]	; 0x50
   69dec:	strne	r3, [sp, #32]
   69df0:	beq	6e800 <fputs@plt+0x5d6ec>
   69df4:	ldr	r1, [pc, #1360]	; 6a34c <fputs@plt+0x59238>
   69df8:	ldr	r3, [sl, #168]	; 0xa8
   69dfc:	mov	r2, r4
   69e00:	str	r0, [sp]
   69e04:	add	r1, pc, r1
   69e08:	ldr	r0, [sp, #32]
   69e0c:	bl	355cc <fputs@plt+0x244b8>
   69e10:	mov	r0, sl
   69e14:	bl	55c20 <fputs@plt+0x44b0c>
   69e18:	b	697f4 <fputs@plt+0x586e0>
   69e1c:	mov	r4, #0
   69e20:	str	r4, [sp, #48]	; 0x30
   69e24:	str	r4, [sp, #68]	; 0x44
   69e28:	ldr	r3, [sp, #28]
   69e2c:	ldr	r3, [r3, #68]	; 0x44
   69e30:	bic	r3, r3, #-16777216	; 0xff000000
   69e34:	bic	r3, r3, #255	; 0xff
   69e38:	cmp	r3, #0
   69e3c:	beq	6e688 <fputs@plt+0x5d574>
   69e40:	ldr	r1, [pc, #1288]	; 6a350 <fputs@plt+0x5923c>
   69e44:	mov	r0, sl
   69e48:	add	r1, pc, r1
   69e4c:	bl	42e7c <fputs@plt+0x31d68>
   69e50:	mov	r3, #7
   69e54:	str	r3, [sp, #32]
   69e58:	ldr	r0, [sl, #44]	; 0x2c
   69e5c:	b	6978c <fputs@plt+0x58678>
   69e60:	ldr	r2, [sp, #40]	; 0x28
   69e64:	ldr	r3, [r2, #116]	; 0x74
   69e68:	add	r3, r3, #1
   69e6c:	str	r3, [r2, #116]	; 0x74
   69e70:	ldr	r3, [sp, #40]	; 0x28
   69e74:	ldr	r2, [fp, #4]
   69e78:	ldr	r3, [r3, #56]	; 0x38
   69e7c:	ldr	r3, [r3, r2, lsl #2]
   69e80:	str	r3, [sp, #96]	; 0x60
   69e84:	ldrb	r4, [r3]
   69e88:	cmp	r4, #1
   69e8c:	beq	6f590 <fputs@plt+0x5e47c>
   69e90:	ldr	r3, [sp, #96]	; 0x60
   69e94:	ldr	r4, [r3, #16]
   69e98:	mov	r0, r4
   69e9c:	bl	4bc2c <fputs@plt+0x3ab18>
   69ea0:	subs	r3, r0, #0
   69ea4:	str	r3, [sp, #32]
   69ea8:	bne	6e85c <fputs@plt+0x5d748>
   69eac:	ldrb	r3, [r4, #66]	; 0x42
   69eb0:	cmp	r3, #0
   69eb4:	bne	6eedc <fputs@plt+0x5ddc8>
   69eb8:	ldr	r2, [sp, #96]	; 0x60
   69ebc:	strb	r3, [r2, #3]
   69ec0:	str	r3, [r2, #56]	; 0x38
   69ec4:	ldr	r2, [sp, #96]	; 0x60
   69ec8:	mov	r3, #1
   69ecc:	strb	r3, [r2, #2]
   69ed0:	mov	r3, #0
   69ed4:	str	r3, [sp, #32]
   69ed8:	ldr	r3, [fp, #8]
   69edc:	b	6b12c <fputs@plt+0x5a018>
   69ee0:	ldr	r3, [fp, #8]
   69ee4:	ldr	r2, [sp, #40]	; 0x28
   69ee8:	add	r3, r3, r3, lsl #2
   69eec:	ldr	r4, [r2, #8]
   69ef0:	ldr	r2, [pc, #1136]	; 6a368 <fputs@plt+0x59254>
   69ef4:	add	r4, r4, r3, lsl #3
   69ef8:	ldrh	r3, [r4, #8]
   69efc:	and	r2, r2, r3
   69f00:	cmp	r2, #0
   69f04:	moveq	r3, #4
   69f08:	strheq	r3, [r4, #8]
   69f0c:	bne	6ffb4 <fputs@plt+0x5eea0>
   69f10:	ldr	r5, [fp, #16]
   69f14:	mov	r3, #24
   69f18:	subs	r0, r5, #0
   69f1c:	strb	r3, [fp]
   69f20:	beq	69f2c <fputs@plt+0x58e18>
   69f24:	bl	10f58 <strlen@plt>
   69f28:	bic	r0, r0, #-1073741824	; 0xc0000000
   69f2c:	ldr	r3, [sp, #88]	; 0x58
   69f30:	str	r0, [fp, #4]
   69f34:	cmp	r3, #1
   69f38:	beq	69fa4 <fputs@plt+0x58e90>
   69f3c:	mov	r3, #0
   69f40:	str	r3, [sp]
   69f44:	mov	r1, r5
   69f48:	mov	r3, #1
   69f4c:	mvn	r2, #0
   69f50:	mov	r0, r4
   69f54:	bl	2cd48 <fputs@plt+0x1bc34>
   69f58:	subs	r3, r0, #0
   69f5c:	str	r3, [sp, #32]
   69f60:	bne	6af60 <fputs@plt+0x59e4c>
   69f64:	ldrh	r3, [r4, #8]
   69f68:	tst	r3, #2
   69f6c:	bne	712a0 <fputs@plt+0x6018c>
   69f70:	orr	r3, r3, #2048	; 0x800
   69f74:	mov	r2, #0
   69f78:	strh	r3, [r4, #8]
   69f7c:	str	r2, [r4, #24]
   69f80:	ldrsb	r3, [fp, #1]
   69f84:	cmn	r3, #1
   69f88:	beq	72018 <fputs@plt+0x60f04>
   69f8c:	mvn	r3, #0
   69f90:	strb	r3, [fp, #1]
   69f94:	ldr	r3, [r4, #16]
   69f98:	str	r3, [fp, #16]
   69f9c:	ldr	r0, [r4, #12]
   69fa0:	str	r0, [fp, #4]
   69fa4:	ldr	r3, [sp, #28]
   69fa8:	ldr	r3, [r3, #92]	; 0x5c
   69fac:	cmp	r3, r0
   69fb0:	blt	6af60 <fputs@plt+0x59e4c>
   69fb4:	ldr	r3, [fp, #8]
   69fb8:	ldr	r2, [sp, #40]	; 0x28
   69fbc:	add	r3, r3, r3, lsl #2
   69fc0:	ldr	r0, [r2, #8]
   69fc4:	ldr	r2, [pc, #924]	; 6a368 <fputs@plt+0x59254>
   69fc8:	add	r0, r0, r3, lsl #3
   69fcc:	ldrh	r3, [r0, #8]
   69fd0:	and	r2, r2, r3
   69fd4:	cmp	r2, #0
   69fd8:	moveq	r3, #4
   69fdc:	strheq	r3, [r0, #8]
   69fe0:	bne	6e89c <fputs@plt+0x5d788>
   69fe4:	ldr	r3, [pc, #872]	; 6a354 <fputs@plt+0x59240>
   69fe8:	ldr	r2, [fp, #4]
   69fec:	strh	r3, [r0, #8]
   69ff0:	ldr	r3, [fp, #16]
   69ff4:	str	r2, [r0, #12]
   69ff8:	str	r3, [r0, #16]
   69ffc:	ldrb	r3, [sp, #88]	; 0x58
   6a000:	strb	r3, [r0, #10]
   6a004:	ldrb	r3, [fp, #3]
   6a008:	cmp	r3, #0
   6a00c:	beq	69cb0 <fputs@plt+0x58b9c>
   6a010:	ldr	r3, [fp, #12]
   6a014:	ldr	r2, [sp, #44]	; 0x2c
   6a018:	add	r3, r3, r3, lsl #2
   6a01c:	lsl	r3, r3, #3
   6a020:	add	r2, r2, r3
   6a024:	ldrd	r2, [r2]
   6a028:	orrs	r3, r2, r3
   6a02c:	movne	r3, #2576	; 0xa10
   6a030:	strhne	r3, [r0, #8]
   6a034:	b	69cb0 <fputs@plt+0x58b9c>
   6a038:	ldr	r3, [sp, #40]	; 0x28
   6a03c:	ldr	r2, [fp, #4]
   6a040:	ldr	r3, [r3, #56]	; 0x38
   6a044:	ldr	r4, [r3, r2, lsl #2]
   6a048:	cmp	r4, #0
   6a04c:	beq	6a060 <fputs@plt+0x58f4c>
   6a050:	ldr	r2, [r4, #8]
   6a054:	ldr	r3, [fp, #8]
   6a058:	cmp	r2, r3
   6a05c:	beq	6a13c <fputs@plt+0x59028>
   6a060:	ldr	r3, [sp, #40]	; 0x28
   6a064:	ldrb	r3, [r3, #87]	; 0x57
   6a068:	ands	r5, r3, #1
   6a06c:	bne	728d0 <fputs@plt+0x617bc>
   6a070:	ldr	r3, [sp, #28]
   6a074:	ldr	r4, [fp, #12]
   6a078:	cmp	r8, #55	; 0x37
   6a07c:	ldr	r3, [r3, #16]
   6a080:	ldr	r9, [fp, #8]
   6a084:	add	r3, r3, r4, lsl #4
   6a088:	ldr	r8, [r3, #4]
   6a08c:	beq	6f698 <fputs@plt+0x5e584>
   6a090:	ldrb	r3, [fp, #3]
   6a094:	tst	r3, #16
   6a098:	bne	6f638 <fputs@plt+0x5e524>
   6a09c:	ldrsb	r3, [fp, #1]
   6a0a0:	cmn	r3, #6
   6a0a4:	beq	6f684 <fputs@plt+0x5e570>
   6a0a8:	cmn	r3, #14
   6a0ac:	movne	r7, #0
   6a0b0:	ldreq	r2, [fp, #16]
   6a0b4:	moveq	r7, #0
   6a0b8:	movne	r2, r7
   6a0bc:	mov	r0, #0
   6a0c0:	ldr	r1, [fp, #4]
   6a0c4:	mov	r3, r4
   6a0c8:	str	r0, [sp]
   6a0cc:	ldr	r0, [sp, #40]	; 0x28
   6a0d0:	bl	557c4 <fputs@plt+0x446b0>
   6a0d4:	subs	r4, r0, #0
   6a0d8:	beq	6de38 <fputs@plt+0x5cd24>
   6a0dc:	ldrb	r3, [r4, #5]
   6a0e0:	mov	r2, #1
   6a0e4:	cmp	r9, #0
   6a0e8:	orr	r3, r3, #4
   6a0ec:	str	r9, [r4, #8]
   6a0f0:	strb	r3, [r4, #5]
   6a0f4:	strb	r2, [r4, #2]
   6a0f8:	ble	6fd58 <fputs@plt+0x5ec44>
   6a0fc:	ldr	r0, [r8, #4]
   6a100:	ldr	r3, [r4, #16]
   6a104:	ldr	ip, [r8]
   6a108:	mov	r2, r5
   6a10c:	str	ip, [r0, #4]
   6a110:	mov	r1, r9
   6a114:	str	r3, [sp]
   6a118:	mov	r0, r8
   6a11c:	mov	r3, r7
   6a120:	bl	2837c <fputs@plt+0x17268>
   6a124:	str	r0, [sp, #32]
   6a128:	str	r7, [r4, #24]
   6a12c:	ldrsb	r3, [fp, #1]
   6a130:	adds	r3, r3, #6
   6a134:	movne	r3, #1
   6a138:	strb	r3, [r4, #4]
   6a13c:	ldrb	r3, [fp, #3]
   6a140:	ldr	r2, [r4, #16]
   6a144:	ldr	r1, [sp, #32]
   6a148:	and	r3, r3, #3
   6a14c:	cmp	r1, #0
   6a150:	strb	r3, [r2, #67]	; 0x43
   6a154:	beq	69cb0 <fputs@plt+0x58b9c>
   6a158:	ldr	r3, [sp, #56]	; 0x38
   6a15c:	str	sl, [sp, #48]	; 0x30
   6a160:	sub	r4, fp, r3
   6a164:	ldr	sl, [sp, #40]	; 0x28
   6a168:	asr	r4, r4, #2
   6a16c:	add	r3, r4, r4, lsl #1
   6a170:	ldr	r0, [sl, #44]	; 0x2c
   6a174:	add	r3, r3, r3, lsl #4
   6a178:	add	r3, r3, r3, lsl #8
   6a17c:	add	r3, r3, r3, lsl #16
   6a180:	add	r4, r4, r3, lsl #2
   6a184:	b	6978c <fputs@plt+0x58678>
   6a188:	ldr	r3, [fp, #12]
   6a18c:	ldr	r2, [sp, #44]	; 0x2c
   6a190:	add	r3, r3, r3, lsl #2
   6a194:	add	r3, r2, r3, lsl #3
   6a198:	ldrh	r3, [r3, #8]
   6a19c:	tst	r3, #1
   6a1a0:	beq	69cb0 <fputs@plt+0x58b9c>
   6a1a4:	ldr	r3, [sp, #56]	; 0x38
   6a1a8:	ldr	r2, [fp, #4]
   6a1ac:	sub	r1, fp, r3
   6a1b0:	cmp	r2, #0
   6a1b4:	asr	r1, r1, #2
   6a1b8:	add	r3, r1, r1, lsl #1
   6a1bc:	add	r3, r3, r3, lsl #4
   6a1c0:	add	r3, r3, r3, lsl #8
   6a1c4:	add	r3, r3, r3, lsl #16
   6a1c8:	add	r3, r1, r3, lsl #2
   6a1cc:	bne	72e20 <fputs@plt+0x61d0c>
   6a1d0:	ldr	r4, [sp, #40]	; 0x28
   6a1d4:	ldr	r0, [r4, #176]	; 0xb0
   6a1d8:	cmp	r0, #0
   6a1dc:	beq	72ddc <fputs@plt+0x61cc8>
   6a1e0:	ldr	r5, [sp, #28]
   6a1e4:	ldr	r2, [r4, #184]	; 0xb8
   6a1e8:	ldr	r1, [r4, #92]	; 0x5c
   6a1ec:	ldr	r3, [r5, #88]	; 0x58
   6a1f0:	ldr	ip, [r0, #4]
   6a1f4:	add	r3, r3, r1
   6a1f8:	sub	r2, r2, #1
   6a1fc:	str	r2, [r4, #184]	; 0xb8
   6a200:	str	ip, [r4, #176]	; 0xb0
   6a204:	str	r1, [r5, #84]	; 0x54
   6a208:	str	r3, [r5, #88]	; 0x58
   6a20c:	bl	55728 <fputs@plt+0x44614>
   6a210:	ldr	r3, [fp, #8]
   6a214:	ldr	r1, [r5, #32]
   6a218:	cmp	r3, #4
   6a21c:	ldr	r3, [r5, #36]	; 0x24
   6a220:	mov	r2, r5
   6a224:	str	r3, [sp, #64]	; 0x40
   6a228:	ldreq	r3, [sp, #40]	; 0x28
   6a22c:	ldrne	r3, [r4, #4]
   6a230:	str	r1, [sp, #60]	; 0x3c
   6a234:	ldreq	r3, [r3, #4]
   6a238:	strne	r3, [sp, #56]	; 0x38
   6a23c:	streq	r3, [sp, #56]	; 0x38
   6a240:	addeq	r0, r0, r0, lsl #2
   6a244:	addeq	r3, r3, r0, lsl #2
   6a248:	ldreq	r0, [r3, #8]
   6a24c:	ldr	r3, [sp, #40]	; 0x28
   6a250:	subeq	r0, r0, #1
   6a254:	ldr	r3, [r3, #8]
   6a258:	add	r0, r0, r0, lsl #2
   6a25c:	str	r3, [sp, #44]	; 0x2c
   6a260:	ldr	r3, [sp, #56]	; 0x38
   6a264:	add	fp, r3, r0, lsl #2
   6a268:	add	fp, fp, #20
   6a26c:	b	698cc <fputs@plt+0x587b8>
   6a270:	ldr	r3, [fp, #8]
   6a274:	ldr	r2, [sp, #40]	; 0x28
   6a278:	add	r3, r3, r3, lsl #2
   6a27c:	ldr	r0, [r2, #8]
   6a280:	ldr	r2, [pc, #224]	; 6a368 <fputs@plt+0x59254>
   6a284:	add	r0, r0, r3, lsl #3
   6a288:	ldrh	r3, [r0, #8]
   6a28c:	and	r2, r2, r3
   6a290:	cmp	r2, #0
   6a294:	moveq	r3, #4
   6a298:	strheq	r3, [r0, #8]
   6a29c:	bne	6ffc4 <fputs@plt+0x5eeb0>
   6a2a0:	ldr	r3, [fp, #16]
   6a2a4:	ldrd	r2, [r3]
   6a2a8:	strd	r2, [r0]
   6a2ac:	b	69cb0 <fputs@plt+0x58b9c>
   6a2b0:	ldr	r0, [sp, #40]	; 0x28
   6a2b4:	ldrb	r1, [fp, #3]
   6a2b8:	ldr	r6, [fp, #8]
   6a2bc:	ldr	r2, [fp, #4]
   6a2c0:	ldr	r3, [r0, #56]	; 0x38
   6a2c4:	add	r6, r6, r6, lsl #2
   6a2c8:	tst	r1, #1
   6a2cc:	ldr	r1, [sp, #44]	; 0x2c
   6a2d0:	ldr	r5, [r3, r2, lsl #2]
   6a2d4:	add	r6, r1, r6, lsl #3
   6a2d8:	bne	6eb90 <fputs@plt+0x5da7c>
   6a2dc:	ldrh	r3, [r6, #8]
   6a2e0:	tst	r3, #16384	; 0x4000
   6a2e4:	beq	6e768 <fputs@plt+0x5d654>
   6a2e8:	mov	r0, r6
   6a2ec:	bl	2cc2c <fputs@plt+0x1bb18>
   6a2f0:	subs	r3, r0, #0
   6a2f4:	str	r3, [sp, #32]
   6a2f8:	beq	6e764 <fputs@plt+0x5d650>
   6a2fc:	ldr	r3, [sp, #56]	; 0x38
   6a300:	str	sl, [sp, #48]	; 0x30
   6a304:	sub	r4, fp, r3
   6a308:	ldr	sl, [sp, #40]	; 0x28
   6a30c:	asr	r4, r4, #2
   6a310:	add	r3, r4, r4, lsl #1
   6a314:	ldr	r0, [sl, #44]	; 0x2c
   6a318:	add	r3, r3, r3, lsl #4
   6a31c:	add	r3, r3, r3, lsl #8
   6a320:	add	r3, r3, r3, lsl #16
   6a324:	add	r4, r4, r3, lsl #2
   6a328:	b	6978c <fputs@plt+0x58678>
   6a32c:	andeq	r0, r4, ip, lsl r9
   6a330:	andeq	sl, r2, r8, asr #13
   6a334:	andeq	r0, r0, sl, lsl #24
   6a338:	andeq	ip, r2, ip, lsr #10
   6a33c:	andeq	r7, r2, r4, asr #6
   6a340:	andeq	r7, r2, r4, lsr r3
   6a344:			; <UNDEFINED> instruction: 0x00026fb4
   6a348:			; <UNDEFINED> instruction: 0x00011ab4
   6a34c:	strdeq	fp, [r2], -r0
   6a350:	strdeq	sl, [r2], -r0
   6a354:	andeq	r0, r0, r2, lsl #20
   6a358:	strdeq	r6, [r2], -r0
   6a35c:	andeq	fp, r2, r0, lsr #10
   6a360:	andeq	sl, r2, r4, lsl lr
   6a364:	andeq	r8, r2, r4, lsl #25
   6a368:	andeq	r2, r0, r0, ror #8
   6a36c:	ldr	r4, [fp, #4]
   6a370:	ldr	r3, [fp, #8]
   6a374:	ldr	r1, [sp, #44]	; 0x2c
   6a378:	ldr	r2, [fp, #12]
   6a37c:	add	r4, r4, r4, lsl #2
   6a380:	add	r3, r3, r3, lsl #2
   6a384:	add	r4, r1, r4, lsl #3
   6a388:	add	r2, r2, r2, lsl #2
   6a38c:	add	r3, r4, r3, lsl #3
   6a390:	sub	r3, r3, #40	; 0x28
   6a394:	str	r3, [sp, #152]	; 0x98
   6a398:	add	r3, r1, r2, lsl #3
   6a39c:	str	r3, [sp, #128]	; 0x80
   6a3a0:	ldr	r3, [sp, #40]	; 0x28
   6a3a4:	ldr	r6, [fp, #16]
   6a3a8:	ldrb	r3, [r3, #88]	; 0x58
   6a3ac:	cmp	r6, #0
   6a3b0:	str	r3, [sp, #136]	; 0x88
   6a3b4:	beq	6a3e0 <fputs@plt+0x592cc>
   6a3b8:	ldrb	r1, [r6]
   6a3bc:	ldr	r7, [sp, #88]	; 0x58
   6a3c0:	mov	r5, r4
   6a3c4:	mov	r0, r5
   6a3c8:	mov	r2, r7
   6a3cc:	bl	34718 <fputs@plt+0x23604>
   6a3d0:	ldrb	r1, [r6, #1]!
   6a3d4:	add	r5, r5, #40	; 0x28
   6a3d8:	cmp	r1, #0
   6a3dc:	bne	6a3c4 <fputs@plt+0x592b0>
   6a3e0:	mov	r3, #0
   6a3e4:	mov	r2, #0
   6a3e8:	mov	r9, r3
   6a3ec:	strd	r2, [sp, #80]	; 0x50
   6a3f0:	ldr	r3, [sp, #152]	; 0x98
   6a3f4:	mov	r1, #0
   6a3f8:	sub	r5, r3, #40	; 0x28
   6a3fc:	str	fp, [sp, #176]	; 0xb0
   6a400:	str	sl, [sp, #184]	; 0xb8
   6a404:	mov	fp, r1
   6a408:	mov	r8, r2
   6a40c:	mov	sl, r4
   6a410:	mov	r1, r5
   6a414:	ldrh	ip, [r1, #48]	; 0x30
   6a418:	add	r0, r1, #40	; 0x28
   6a41c:	ands	lr, ip, #1
   6a420:	bne	6e558 <fputs@plt+0x5d444>
   6a424:	tst	ip, #4
   6a428:	beq	6e57c <fputs@plt+0x5d468>
   6a42c:	ldrd	r6, [r1, #40]	; 0x28
   6a430:	asr	r3, r7, #31
   6a434:	str	r3, [sp, #72]	; 0x48
   6a438:	str	r3, [sp, #76]	; 0x4c
   6a43c:	ldrd	r2, [sp, #72]	; 0x48
   6a440:	eor	r3, r3, r7
   6a444:	eor	r2, r2, r6
   6a448:	cmp	r3, #0
   6a44c:	cmpeq	r2, #127	; 0x7f
   6a450:	bhi	6e5b0 <fputs@plt+0x5d49c>
   6a454:	mov	r5, #0
   6a458:	and	r4, r6, #1
   6a45c:	cmp	r5, r7
   6a460:	cmpeq	r4, r6
   6a464:	ldr	r4, [sp, #136]	; 0x88
   6a468:	moveq	r6, #1
   6a46c:	movne	r6, #0
   6a470:	cmp	r4, #3
   6a474:	movle	r6, #0
   6a478:	andgt	r6, r6, #1
   6a47c:	cmp	r6, #0
   6a480:	beq	6e668 <fputs@plt+0x5d554>
   6a484:	add	r7, r2, #8
   6a488:	and	r3, ip, #16384	; 0x4000
   6a48c:	mov	r6, lr
   6a490:	cmp	r3, #0
   6a494:	str	r7, [r1, #68]	; 0x44
   6a498:	beq	6a4bc <fputs@plt+0x593a8>
   6a49c:	orrs	r3, r8, r9
   6a4a0:	bne	6e628 <fputs@plt+0x5d514>
   6a4a4:	ldrd	r4, [sp, #80]	; 0x50
   6a4a8:	ldr	r3, [r1, #40]	; 0x28
   6a4ac:	adds	r4, r4, r3
   6a4b0:	adc	r5, r5, r3, asr #31
   6a4b4:	sub	r6, r6, r3
   6a4b8:	strd	r4, [sp, #80]	; 0x50
   6a4bc:	adds	r8, r8, r6
   6a4c0:	adc	r9, r9, #0
   6a4c4:	cmp	r7, #127	; 0x7f
   6a4c8:	movls	r2, #1
   6a4cc:	bls	6a50c <fputs@plt+0x593f8>
   6a4d0:	lsr	r3, r7, #7
   6a4d4:	str	r3, [sp, #48]	; 0x30
   6a4d8:	mov	r3, #0
   6a4dc:	str	r3, [sp, #52]	; 0x34
   6a4e0:	ldrd	r4, [sp, #48]	; 0x30
   6a4e4:	mov	r2, #1
   6a4e8:	lsr	r3, r4, #7
   6a4ec:	orr	r3, r3, r5, lsl #25
   6a4f0:	lsr	r0, r5, #7
   6a4f4:	mov	r4, r3
   6a4f8:	mov	r5, r0
   6a4fc:	orrs	r3, r4, r5
   6a500:	add	r2, r2, #1
   6a504:	bne	6a4e8 <fputs@plt+0x593d4>
   6a508:	strd	r4, [sp, #48]	; 0x30
   6a50c:	cmp	sl, r1
   6a510:	add	fp, fp, r2
   6a514:	sub	r1, r1, #40	; 0x28
   6a518:	bls	6a414 <fputs@plt+0x59300>
   6a51c:	mov	r3, fp
   6a520:	cmp	r3, #126	; 0x7e
   6a524:	mov	lr, fp
   6a528:	mov	r4, sl
   6a52c:	ldr	fp, [sp, #176]	; 0xb0
   6a530:	ldr	sl, [sp, #184]	; 0xb8
   6a534:	bgt	6ec58 <fputs@plt+0x5db44>
   6a538:	add	r5, r3, #1
   6a53c:	mov	r6, r5
   6a540:	asr	r7, r5, #31
   6a544:	adds	r0, r6, r8
   6a548:	ldr	r3, [sp, #28]
   6a54c:	adc	r1, r7, r9
   6a550:	mov	r8, r0
   6a554:	mov	r9, r1
   6a558:	ldrd	r0, [sp, #80]	; 0x50
   6a55c:	ldr	r2, [r3, #92]	; 0x5c
   6a560:	strd	r8, [sp, #96]	; 0x60
   6a564:	adds	r0, r0, r8
   6a568:	adc	r1, r1, r9
   6a56c:	asr	r3, r2, #31
   6a570:	cmp	r2, r0
   6a574:	sbcs	r3, r3, r1
   6a578:	blt	6af60 <fputs@plt+0x59e4c>
   6a57c:	ldr	r3, [sp, #128]	; 0x80
   6a580:	ldr	r3, [r3, #24]
   6a584:	cmp	r8, r3
   6a588:	bgt	70b80 <fputs@plt+0x5fa6c>
   6a58c:	ldr	r2, [sp, #128]	; 0x80
   6a590:	ldrh	r3, [r2, #8]
   6a594:	ldr	r8, [r2, #20]
   6a598:	and	r3, r3, #13
   6a59c:	strh	r3, [r2, #8]
   6a5a0:	str	r8, [r2, #16]
   6a5a4:	cmp	r5, #127	; 0x7f
   6a5a8:	strble	r5, [r8]
   6a5ac:	movle	r7, #1
   6a5b0:	ble	6a5c8 <fputs@plt+0x594b4>
   6a5b4:	mov	r3, r7
   6a5b8:	mov	r2, r6
   6a5bc:	mov	r0, r8
   6a5c0:	bl	1d818 <fputs@plt+0xc704>
   6a5c4:	uxtb	r7, r0
   6a5c8:	ldr	r3, [pc, #-632]	; 6a358 <fputs@plt+0x59244>
   6a5cc:	str	fp, [sp, #136]	; 0x88
   6a5d0:	add	r3, pc, r3
   6a5d4:	ldr	fp, [sp, #152]	; 0x98
   6a5d8:	str	sl, [sp, #176]	; 0xb0
   6a5dc:	mov	r9, #0
   6a5e0:	mov	sl, r3
   6a5e4:	add	r2, sp, #360	; 0x168
   6a5e8:	str	r2, [sp, #184]	; 0xb8
   6a5ec:	ldr	r6, [r4, #28]
   6a5f0:	cmp	r6, #127	; 0x7f
   6a5f4:	strbls	r6, [r8, r7]
   6a5f8:	movls	r0, #1
   6a5fc:	bls	6a614 <fputs@plt+0x59500>
   6a600:	mov	r2, r6
   6a604:	mov	r3, r9
   6a608:	add	r0, r8, r7
   6a60c:	bl	1d818 <fputs@plt+0xc704>
   6a610:	uxtb	r0, r0
   6a614:	sub	r3, r6, #1
   6a618:	cmp	r3, #6
   6a61c:	add	r7, r7, r0
   6a620:	add	r2, r8, r5
   6a624:	bhi	6f54c <fputs@plt+0x5e438>
   6a628:	cmp	r6, #7
   6a62c:	add	r6, sl, r6
   6a630:	ldreq	r0, [r4]
   6a634:	ldreq	r1, [r4, #4]
   6a638:	ldreq	r3, [sp, #184]	; 0xb8
   6a63c:	ldrb	r6, [r6, #2836]	; 0xb14
   6a640:	ldrne	r3, [r4]
   6a644:	stmiaeq	r3!, {r0, r1}
   6a648:	ldreq	r3, [sp, #360]	; 0x168
   6a64c:	ldreq	r1, [sp, #364]	; 0x16c
   6a650:	ldrne	r1, [r4, #4]
   6a654:	add	r0, r2, r6
   6a658:	strne	r3, [sp, #360]	; 0x168
   6a65c:	strne	r1, [sp, #364]	; 0x16c
   6a660:	strb	r3, [r0, #-1]!
   6a664:	lsr	r3, r3, #8
   6a668:	cmp	r0, r2
   6a66c:	orr	r3, r3, r1, lsl #24
   6a670:	lsr	r1, r1, #8
   6a674:	bne	6a660 <fputs@plt+0x5954c>
   6a678:	add	r4, r4, #40	; 0x28
   6a67c:	cmp	fp, r4
   6a680:	add	r5, r5, r6
   6a684:	bcs	6a5ec <fputs@plt+0x594d8>
   6a688:	ldrd	r4, [sp, #80]	; 0x50
   6a68c:	ldr	r1, [sp, #128]	; 0x80
   6a690:	ldr	fp, [sp, #136]	; 0x88
   6a694:	mov	r2, r4
   6a698:	mov	r3, r5
   6a69c:	orrs	r3, r2, r3
   6a6a0:	ldr	r2, [sp, #96]	; 0x60
   6a6a4:	mov	r3, #16
   6a6a8:	str	r2, [r1, #12]
   6a6ac:	movne	r2, r4
   6a6b0:	strne	r2, [r1]
   6a6b4:	ldr	r2, [sp, #128]	; 0x80
   6a6b8:	strh	r3, [r1, #8]
   6a6bc:	addne	r3, r3, #16384	; 0x4000
   6a6c0:	strhne	r3, [r1, #8]
   6a6c4:	mov	r3, #1
   6a6c8:	ldr	sl, [sp, #176]	; 0xb0
   6a6cc:	strb	r3, [r2, #10]
   6a6d0:	b	69cb0 <fputs@plt+0x58b9c>
   6a6d4:	ldr	r3, [fp, #16]
   6a6d8:	ldr	r4, [fp, #4]
   6a6dc:	add	r5, r3, #1
   6a6e0:	ldrb	r1, [r3]
   6a6e4:	add	r4, r4, r4, lsl #2
   6a6e8:	ldr	r3, [sp, #44]	; 0x2c
   6a6ec:	cmp	r1, #0
   6a6f0:	add	r4, r3, r4, lsl #3
   6a6f4:	beq	69cb0 <fputs@plt+0x58b9c>
   6a6f8:	ldr	r6, [sp, #88]	; 0x58
   6a6fc:	mov	r0, r4
   6a700:	mov	r2, r6
   6a704:	bl	34718 <fputs@plt+0x23604>
   6a708:	ldrb	r1, [r5], #1
   6a70c:	add	r4, r4, #40	; 0x28
   6a710:	cmp	r1, #0
   6a714:	bne	6a6fc <fputs@plt+0x595e8>
   6a718:	b	69cb0 <fputs@plt+0x58b9c>
   6a71c:	ldr	r3, [sp, #28]
   6a720:	ldr	r3, [r3, #180]	; 0xb4
   6a724:	cmp	r3, #0
   6a728:	beq	6e4f0 <fputs@plt+0x5d3dc>
   6a72c:	ldr	r3, [sp, #40]	; 0x28
   6a730:	ldrb	r3, [r3, #87]	; 0x57
   6a734:	tst	r3, #2
   6a738:	bne	6e4f0 <fputs@plt+0x5d3dc>
   6a73c:	ldr	r8, [fp, #16]
   6a740:	cmp	r8, #0
   6a744:	beq	71fe4 <fputs@plt+0x60ed0>
   6a748:	ldr	r3, [sp, #40]	; 0x28
   6a74c:	add	r4, sp, #360	; 0x168
   6a750:	ldr	r3, [r3]
   6a754:	mov	r0, r3
   6a758:	str	r3, [sp, #96]	; 0x60
   6a75c:	mov	r3, #0
   6a760:	str	r3, [sp, #236]	; 0xec
   6a764:	ldr	r1, [r0, #92]	; 0x5c
   6a768:	strb	r3, [sp, #280]	; 0x118
   6a76c:	strb	r3, [sp, #281]	; 0x119
   6a770:	ldr	r2, [r0, #164]	; 0xa4
   6a774:	str	r1, [sp, #276]	; 0x114
   6a778:	cmp	r2, #1
   6a77c:	mov	r2, #100	; 0x64
   6a780:	str	r0, [sp, #256]	; 0x100
   6a784:	str	r3, [sp, #268]	; 0x10c
   6a788:	str	r4, [sp, #260]	; 0x104
   6a78c:	str	r4, [sp, #264]	; 0x108
   6a790:	str	r2, [sp, #272]	; 0x110
   6a794:	ble	71d44 <fputs@plt+0x60c30>
   6a798:	ldrb	r2, [r8]
   6a79c:	add	r5, sp, #256	; 0x100
   6a7a0:	cmp	r2, r3
   6a7a4:	beq	6e4c4 <fputs@plt+0x5d3b0>
   6a7a8:	ldr	r7, [pc, #-1108]	; 6a35c <fputs@plt+0x59248>
   6a7ac:	mov	r6, #3
   6a7b0:	add	r7, pc, r7
   6a7b4:	add	r4, r8, #1
   6a7b8:	b	6a7d0 <fputs@plt+0x596bc>
   6a7bc:	mov	r3, r4
   6a7c0:	ldrb	r2, [r3], #1
   6a7c4:	cmp	r2, #0
   6a7c8:	beq	6a7d8 <fputs@plt+0x596c4>
   6a7cc:	mov	r4, r3
   6a7d0:	cmp	r2, #10
   6a7d4:	bne	6a7bc <fputs@plt+0x596a8>
   6a7d8:	mov	r2, r6
   6a7dc:	mov	r1, r7
   6a7e0:	mov	r0, r5
   6a7e4:	bl	30aac <fputs@plt+0x1f998>
   6a7e8:	sub	r2, r4, r8
   6a7ec:	mov	r1, r8
   6a7f0:	mov	r0, r5
   6a7f4:	bl	30aac <fputs@plt+0x1f998>
   6a7f8:	ldrb	r2, [r4]
   6a7fc:	cmp	r2, #0
   6a800:	beq	6e4c4 <fputs@plt+0x5d3b0>
   6a804:	mov	r8, r4
   6a808:	b	6a7b4 <fputs@plt+0x596a0>
   6a80c:	ldr	r3, [fp, #8]
   6a810:	ldr	r2, [sp, #40]	; 0x28
   6a814:	add	r3, r3, r3, lsl #2
   6a818:	ldr	r0, [r2, #8]
   6a81c:	ldr	r2, [pc, #-1212]	; 6a368 <fputs@plt+0x59254>
   6a820:	add	r0, r0, r3, lsl #3
   6a824:	ldrh	r3, [r0, #8]
   6a828:	and	r2, r2, r3
   6a82c:	cmp	r2, #0
   6a830:	moveq	r3, #4
   6a834:	strheq	r3, [r0, #8]
   6a838:	bne	6ff98 <fputs@plt+0x5ee84>
   6a83c:	ldr	r3, [sp, #28]
   6a840:	ldr	r1, [fp, #4]
   6a844:	ldr	r2, [fp, #12]
   6a848:	ldr	r3, [r3, #16]
   6a84c:	cmp	r2, #0
   6a850:	add	r3, r3, r1, lsl #4
   6a854:	ldr	r3, [r3, #4]
   6a858:	bne	6eb48 <fputs@plt+0x5da34>
   6a85c:	ldm	r3, {r1, r2}
   6a860:	ldr	r3, [r2]
   6a864:	str	r1, [r2, #4]
   6a868:	ldr	r2, [r3, #164]	; 0xa4
   6a86c:	asr	r3, r2, #31
   6a870:	strd	r2, [r0]
   6a874:	b	69cb0 <fputs@plt+0x58b9c>
   6a878:	ldr	r3, [fp, #8]
   6a87c:	ldr	r2, [sp, #40]	; 0x28
   6a880:	add	r3, r3, r3, lsl #2
   6a884:	ldr	r0, [r2, #8]
   6a888:	ldr	r2, [pc, #-1320]	; 6a368 <fputs@plt+0x59254>
   6a88c:	add	r0, r0, r3, lsl #3
   6a890:	ldrh	r3, [r0, #8]
   6a894:	and	r2, r2, r3
   6a898:	cmp	r2, #0
   6a89c:	moveq	r3, #4
   6a8a0:	strheq	r3, [r0, #8]
   6a8a4:	bne	708a8 <fputs@plt+0x5f794>
   6a8a8:	ldr	r3, [sp, #28]
   6a8ac:	ldr	r1, [fp, #4]
   6a8b0:	mov	r2, #0
   6a8b4:	ldr	r3, [r3, #16]
   6a8b8:	add	r3, r3, r1, lsl #4
   6a8bc:	ldr	r3, [r3, #4]
   6a8c0:	ldr	r3, [r3, #4]
   6a8c4:	ldr	r3, [r3, #44]	; 0x2c
   6a8c8:	str	r2, [r0, #4]
   6a8cc:	str	r3, [r0]
   6a8d0:	b	69cb0 <fputs@plt+0x58b9c>
   6a8d4:	ldr	r2, [fp, #16]
   6a8d8:	ldr	r3, [fp, #4]
   6a8dc:	ldr	r5, [r2, #8]
   6a8e0:	add	r3, r3, r3, lsl #2
   6a8e4:	ldr	r2, [sp, #44]	; 0x2c
   6a8e8:	add	r4, r2, r3, lsl #3
   6a8ec:	ldrh	r3, [r4, #8]
   6a8f0:	tst	r3, #2
   6a8f4:	bne	70860 <fputs@plt+0x5f74c>
   6a8f8:	ldr	r3, [r5]
   6a8fc:	ldr	r1, [r4, #16]
   6a900:	mov	r0, r5
   6a904:	ldr	r3, [r3, #76]	; 0x4c
   6a908:	blx	r3
   6a90c:	ldr	r4, [sp, #40]	; 0x28
   6a910:	add	r2, r5, #8
   6a914:	add	r1, r4, #44	; 0x2c
   6a918:	mov	r6, r0
   6a91c:	str	r0, [sp, #32]
   6a920:	mov	r0, r4
   6a924:	bl	25f20 <fputs@plt+0x14e0c>
   6a928:	ldrb	r3, [r4, #87]	; 0x57
   6a92c:	cmp	r6, #0
   6a930:	mov	r2, r4
   6a934:	bic	r3, r3, #1
   6a938:	strb	r3, [r4, #87]	; 0x57
   6a93c:	beq	69cb0 <fputs@plt+0x58b9c>
   6a940:	ldr	r3, [sp, #56]	; 0x38
   6a944:	str	sl, [sp, #48]	; 0x30
   6a948:	sub	r4, fp, r3
   6a94c:	ldr	sl, [sp, #40]	; 0x28
   6a950:	asr	r4, r4, #2
   6a954:	add	r3, r4, r4, lsl #1
   6a958:	ldr	r0, [sl, #44]	; 0x2c
   6a95c:	add	r3, r3, r3, lsl #4
   6a960:	add	r3, r3, r3, lsl #8
   6a964:	add	r3, r3, r3, lsl #16
   6a968:	add	r4, r4, r3, lsl #2
   6a96c:	b	6978c <fputs@plt+0x58678>
   6a970:	ldr	r3, [sp, #40]	; 0x28
   6a974:	ldr	r2, [fp, #4]
   6a978:	ldr	r3, [r3, #56]	; 0x38
   6a97c:	ldr	r5, [r3, r2, lsl #2]
   6a980:	ldrb	r3, [r5, #2]
   6a984:	cmp	r3, #0
   6a988:	bne	69cb0 <fputs@plt+0x58b9c>
   6a98c:	ldr	r3, [r5, #16]
   6a990:	mov	r0, r3
   6a994:	ldr	r7, [r3]
   6a998:	ldr	r6, [r7], #8
   6a99c:	ldr	r3, [r6, #36]	; 0x24
   6a9a0:	blx	r3
   6a9a4:	ldr	r3, [sp, #40]	; 0x28
   6a9a8:	mov	r2, r7
   6a9ac:	add	r1, r3, #44	; 0x2c
   6a9b0:	mov	r4, r0
   6a9b4:	mov	r0, r3
   6a9b8:	bl	25f20 <fputs@plt+0x14e0c>
   6a9bc:	cmp	r4, #0
   6a9c0:	bne	73d50 <fputs@plt+0x62c3c>
   6a9c4:	ldr	r3, [r6, #40]	; 0x28
   6a9c8:	ldr	r0, [r5, #16]
   6a9cc:	blx	r3
   6a9d0:	subs	r3, r0, #0
   6a9d4:	str	r3, [sp, #32]
   6a9d8:	strne	r4, [sp, #32]
   6a9dc:	bne	69d40 <fputs@plt+0x58c2c>
   6a9e0:	b	69d2c <fputs@plt+0x58c18>
   6a9e4:	ldr	r3, [sp, #40]	; 0x28
   6a9e8:	ldr	r2, [fp, #4]
   6a9ec:	ldr	r5, [fp, #12]
   6a9f0:	ldr	r3, [r3, #56]	; 0x38
   6a9f4:	add	r5, r5, r5, lsl #2
   6a9f8:	ldr	r6, [r3, r2, lsl #2]
   6a9fc:	ldr	r3, [sp, #44]	; 0x2c
   6aa00:	ldrb	r1, [r6, #2]
   6aa04:	add	r5, r3, r5, lsl #3
   6aa08:	cmp	r1, #0
   6aa0c:	beq	70534 <fputs@plt+0x5f420>
   6aa10:	ldrh	r2, [r5, #8]
   6aa14:	ldr	r3, [pc, #-1716]	; 6a368 <fputs@plt+0x59254>
   6aa18:	and	r3, r3, r2
   6aa1c:	cmp	r3, #0
   6aa20:	moveq	r3, #1
   6aa24:	strheq	r3, [r5, #8]
   6aa28:	beq	69cb0 <fputs@plt+0x58b9c>
   6aa2c:	mov	r0, r5
   6aa30:	bl	22380 <fputs@plt+0x1126c>
   6aa34:	b	69cb0 <fputs@plt+0x58b9c>
   6aa38:	mov	r3, #0
   6aa3c:	str	r3, [sp, #360]	; 0x168
   6aa40:	ldr	r3, [fp, #16]
   6aa44:	ldr	r4, [r3, #8]
   6aa48:	cmp	r4, #0
   6aa4c:	beq	727f0 <fputs@plt+0x616dc>
   6aa50:	ldr	r5, [r4]
   6aa54:	cmp	r5, #0
   6aa58:	beq	727f0 <fputs@plt+0x616dc>
   6aa5c:	ldr	r3, [r5, #24]
   6aa60:	add	r1, sp, #360	; 0x168
   6aa64:	mov	r0, r4
   6aa68:	blx	r3
   6aa6c:	ldr	r6, [sp, #40]	; 0x28
   6aa70:	add	r2, r4, #8
   6aa74:	add	r1, r6, #44	; 0x2c
   6aa78:	mov	r7, r0
   6aa7c:	str	r0, [sp, #32]
   6aa80:	mov	r0, r6
   6aa84:	bl	25f20 <fputs@plt+0x14e0c>
   6aa88:	cmp	r7, #0
   6aa8c:	bne	73118 <fputs@plt+0x62004>
   6aa90:	ldr	r2, [sp, #360]	; 0x168
   6aa94:	mov	r3, #2
   6aa98:	ldr	r1, [fp, #4]
   6aa9c:	mov	r0, r6
   6aaa0:	str	r4, [r2]
   6aaa4:	str	r3, [sp]
   6aaa8:	mov	r2, r7
   6aaac:	mvn	r3, #0
   6aab0:	bl	557c4 <fputs@plt+0x446b0>
   6aab4:	cmp	r0, #0
   6aab8:	beq	732b4 <fputs@plt+0x621a0>
   6aabc:	ldr	r3, [sp, #360]	; 0x168
   6aac0:	str	r3, [r0, #16]
   6aac4:	ldr	r3, [r4, #4]
   6aac8:	add	r3, r3, #1
   6aacc:	str	r3, [r4, #4]
   6aad0:	b	69cb0 <fputs@plt+0x58b9c>
   6aad4:	ldr	r0, [sp, #28]
   6aad8:	ldr	r1, [fp, #4]
   6aadc:	ldr	r3, [r0, #168]	; 0xa8
   6aae0:	ldr	r2, [r0, #16]
   6aae4:	add	r3, r3, #1
   6aae8:	str	r3, [r0, #168]	; 0xa8
   6aaec:	ldr	r2, [r2, r1, lsl #4]
   6aaf0:	ldr	r1, [fp, #16]
   6aaf4:	bl	18cb0 <fputs@plt+0x7b9c>
   6aaf8:	subs	r5, r0, #0
   6aafc:	beq	6fa20 <fputs@plt+0x5e90c>
   6ab00:	ldr	r3, [r5, #56]	; 0x38
   6ab04:	cmp	r3, #0
   6ab08:	beq	6fa20 <fputs@plt+0x5e90c>
   6ab0c:	mov	r4, r3
   6ab10:	ldr	r2, [r4, #8]
   6ab14:	ldr	r2, [r2, #4]
   6ab18:	cmp	r2, #0
   6ab1c:	bgt	6f9a4 <fputs@plt+0x5e890>
   6ab20:	ldr	r4, [r4, #24]
   6ab24:	cmp	r4, #0
   6ab28:	bne	6ab10 <fputs@plt+0x599fc>
   6ab2c:	ldr	ip, [sp, #28]
   6ab30:	mov	r0, r4
   6ab34:	str	r4, [r5, #56]	; 0x38
   6ab38:	ldr	r2, [r3]
   6ab3c:	ldr	r6, [r3, #24]
   6ab40:	cmp	ip, r2
   6ab44:	streq	r3, [r5, #56]	; 0x38
   6ab48:	ldrne	r1, [r2, #344]	; 0x158
   6ab4c:	streq	r0, [r3, #24]
   6ab50:	strne	r1, [r3, #24]
   6ab54:	moveq	r4, r3
   6ab58:	strne	r3, [r2, #344]	; 0x158
   6ab5c:	cmp	r6, #0
   6ab60:	mov	r3, r6
   6ab64:	bne	6ab38 <fputs@plt+0x59a24>
   6ab68:	ldr	r3, [r4, #4]
   6ab6c:	ldr	r0, [r4, #8]
   6ab70:	ldr	r3, [r3]
   6ab74:	ldr	r3, [r3, #20]
   6ab78:	blx	r3
   6ab7c:	subs	r3, r0, #0
   6ab80:	str	r3, [sp, #32]
   6ab84:	beq	6fa10 <fputs@plt+0x5e8fc>
   6ab88:	str	sl, [sp, #48]	; 0x30
   6ab8c:	ldr	sl, [sp, #40]	; 0x28
   6ab90:	ldr	r3, [sp, #56]	; 0x38
   6ab94:	ldr	r1, [sp, #28]
   6ab98:	sub	r4, fp, r3
   6ab9c:	ldr	r0, [sl, #44]	; 0x2c
   6aba0:	asr	r4, r4, #2
   6aba4:	ldr	r2, [r1, #168]	; 0xa8
   6aba8:	add	r3, r4, r4, lsl #1
   6abac:	sub	r2, r2, #1
   6abb0:	add	r3, r3, r3, lsl #4
   6abb4:	str	r2, [r1, #168]	; 0xa8
   6abb8:	add	r3, r3, r3, lsl #8
   6abbc:	add	r3, r3, r3, lsl #16
   6abc0:	add	r4, r4, r3, lsl #2
   6abc4:	b	6978c <fputs@plt+0x58678>
   6abc8:	add	r4, sp, #360	; 0x168
   6abcc:	mov	r2, #40	; 0x28
   6abd0:	mov	r1, #0
   6abd4:	mov	r0, r4
   6abd8:	bl	10ee0 <memset@plt>
   6abdc:	ldr	r1, [fp, #8]
   6abe0:	ldr	r3, [sp, #44]	; 0x2c
   6abe4:	ldr	r6, [sp, #28]
   6abe8:	add	r1, r1, r1, lsl #2
   6abec:	mov	r0, r4
   6abf0:	add	r1, r3, r1, lsl #3
   6abf4:	str	r6, [sp, #392]	; 0x188
   6abf8:	bl	2e3f4 <fputs@plt+0x1d2e0>
   6abfc:	str	r0, [sp, #32]
   6ac00:	mov	r0, r4
   6ac04:	bl	3263c <fputs@plt+0x21528>
   6ac08:	subs	r1, r0, #0
   6ac0c:	beq	6acd0 <fputs@plt+0x59bbc>
   6ac10:	ldr	r3, [r6, #16]
   6ac14:	ldr	r2, [fp, #4]
   6ac18:	mov	r0, r6
   6ac1c:	ldr	r2, [r3, r2, lsl #4]
   6ac20:	bl	18cb0 <fputs@plt+0x7b9c>
   6ac24:	add	r2, sp, #288	; 0x120
   6ac28:	ldr	r3, [r0, #52]	; 0x34
   6ac2c:	mov	r5, r0
   6ac30:	add	r0, r6, #320	; 0x140
   6ac34:	ldr	r6, [r3]
   6ac38:	mov	r1, r6
   6ac3c:	bl	175dc <fputs@plt+0x64c8>
   6ac40:	cmp	r0, #0
   6ac44:	beq	6f240 <fputs@plt+0x5e12c>
   6ac48:	ldr	r2, [r0, #8]
   6ac4c:	cmp	r2, #0
   6ac50:	beq	6f240 <fputs@plt+0x5e12c>
   6ac54:	ldr	r1, [r2]
   6ac58:	ldr	r3, [r1, #4]
   6ac5c:	cmp	r3, #0
   6ac60:	beq	6f240 <fputs@plt+0x5e12c>
   6ac64:	ldr	r1, [r1, #20]
   6ac68:	cmp	r1, #0
   6ac6c:	beq	6f240 <fputs@plt+0x5e12c>
   6ac70:	ldr	r1, [sp, #40]	; 0x28
   6ac74:	ldr	r6, [sp, #28]
   6ac78:	add	r1, r1, #44	; 0x2c
   6ac7c:	str	r1, [sp]
   6ac80:	mov	r0, r6
   6ac84:	mov	r1, r5
   6ac88:	bl	42fbc <fputs@plt+0x31ea8>
   6ac8c:	subs	r3, r0, #0
   6ac90:	str	r3, [sp, #32]
   6ac94:	bne	6acd0 <fputs@plt+0x59bbc>
   6ac98:	ldr	r3, [r5, #56]	; 0x38
   6ac9c:	cmp	r3, #0
   6aca0:	beq	6acd0 <fputs@plt+0x59bbc>
   6aca4:	ldr	r2, [r3]
   6aca8:	mov	r1, r6
   6acac:	cmp	r6, r2
   6acb0:	bne	6acc4 <fputs@plt+0x59bb0>
   6acb4:	b	6fd68 <fputs@plt+0x5ec54>
   6acb8:	ldr	r2, [r3]
   6acbc:	cmp	r1, r2
   6acc0:	beq	6fd68 <fputs@plt+0x5ec54>
   6acc4:	ldr	r3, [r3, #24]
   6acc8:	cmp	r3, #0
   6accc:	bne	6acb8 <fputs@plt+0x59ba4>
   6acd0:	add	r3, sp, #368	; 0x170
   6acd4:	ldrh	r2, [r3]
   6acd8:	ldr	r3, [pc, #-2424]	; 6a368 <fputs@plt+0x59254>
   6acdc:	and	r3, r3, r2
   6ace0:	cmp	r3, #0
   6ace4:	bne	6acf4 <fputs@plt+0x59be0>
   6ace8:	ldr	r3, [sp, #384]	; 0x180
   6acec:	cmp	r3, #0
   6acf0:	beq	6acfc <fputs@plt+0x59be8>
   6acf4:	mov	r0, r4
   6acf8:	bl	22434 <fputs@plt+0x11320>
   6acfc:	ldr	r3, [sp, #32]
   6ad00:	cmp	r3, #0
   6ad04:	beq	69cb0 <fputs@plt+0x58b9c>
   6ad08:	ldr	r3, [sp, #56]	; 0x38
   6ad0c:	str	sl, [sp, #48]	; 0x30
   6ad10:	sub	r4, fp, r3
   6ad14:	ldr	sl, [sp, #40]	; 0x28
   6ad18:	asr	r4, r4, #2
   6ad1c:	add	r3, r4, r4, lsl #1
   6ad20:	ldr	r0, [sl, #44]	; 0x2c
   6ad24:	add	r3, r3, r3, lsl #4
   6ad28:	add	r3, r3, r3, lsl #8
   6ad2c:	add	r3, r3, r3, lsl #16
   6ad30:	add	r4, r4, r3, lsl #2
   6ad34:	b	6978c <fputs@plt+0x58678>
   6ad38:	ldr	r3, [sp, #28]
   6ad3c:	ldr	r4, [fp, #16]
   6ad40:	ldr	r0, [r3, #316]	; 0x13c
   6ad44:	cmp	r0, #0
   6ad48:	ble	6ad58 <fputs@plt+0x59c44>
   6ad4c:	ldr	r3, [r3, #340]	; 0x154
   6ad50:	cmp	r3, #0
   6ad54:	beq	6f164 <fputs@plt+0x5e050>
   6ad58:	cmp	r4, #0
   6ad5c:	beq	71c90 <fputs@plt+0x60b7c>
   6ad60:	ldr	r2, [r4, #8]
   6ad64:	ldr	r5, [r2]
   6ad68:	ldr	r3, [r5, #56]	; 0x38
   6ad6c:	cmp	r3, #0
   6ad70:	beq	718ac <fputs@plt+0x60798>
   6ad74:	cmp	r0, #0
   6ad78:	ble	6adb0 <fputs@plt+0x59c9c>
   6ad7c:	ldr	r3, [sp, #28]
   6ad80:	ldr	r1, [r3, #340]	; 0x154
   6ad84:	ldr	r3, [r1]
   6ad88:	cmp	r4, r3
   6ad8c:	movne	r3, #0
   6ad90:	bne	6ada4 <fputs@plt+0x59c90>
   6ad94:	b	72b4c <fputs@plt+0x61a38>
   6ad98:	ldr	ip, [r1, #4]!
   6ad9c:	cmp	r4, ip
   6ada0:	beq	70718 <fputs@plt+0x5f604>
   6ada4:	add	r3, r3, #1
   6ada8:	cmp	r0, r3
   6adac:	bne	6ad98 <fputs@plt+0x59c84>
   6adb0:	ldr	r0, [sp, #28]
   6adb4:	bl	308a0 <fputs@plt+0x1f78c>
   6adb8:	subs	r3, r0, #0
   6adbc:	str	r3, [sp, #32]
   6adc0:	beq	71700 <fputs@plt+0x605ec>
   6adc4:	str	sl, [sp, #48]	; 0x30
   6adc8:	ldr	r2, [r4, #8]
   6adcc:	ldr	sl, [sp, #40]	; 0x28
   6add0:	add	r2, r2, #8
   6add4:	add	r1, sl, #44	; 0x2c
   6add8:	mov	r0, sl
   6addc:	bl	25f20 <fputs@plt+0x14e0c>
   6ade0:	ldr	r3, [sp, #56]	; 0x38
   6ade4:	ldr	r0, [sl, #44]	; 0x2c
   6ade8:	sub	r4, fp, r3
   6adec:	asr	r4, r4, #2
   6adf0:	add	r3, r4, r4, lsl #1
   6adf4:	add	r3, r3, r3, lsl #4
   6adf8:	add	r3, r3, r3, lsl #8
   6adfc:	add	r3, r3, r3, lsl #16
   6ae00:	add	r4, r4, r3, lsl #2
   6ae04:	b	6978c <fputs@plt+0x58678>
   6ae08:	ldrb	r3, [fp, #12]
   6ae0c:	cmp	r3, #0
   6ae10:	bne	6ae24 <fputs@plt+0x59d10>
   6ae14:	ldr	r2, [sp, #28]
   6ae18:	ldr	r2, [r2, #24]
   6ae1c:	tst	r2, #16384	; 0x4000
   6ae20:	bne	69cb0 <fputs@plt+0x58b9c>
   6ae24:	ldr	r2, [sp, #28]
   6ae28:	ldr	r1, [fp, #4]
   6ae2c:	ldr	r2, [r2, #16]
   6ae30:	add	r2, r2, r1, lsl #4
   6ae34:	ldr	r4, [r2, #4]
   6ae38:	ldrb	r2, [r4, #9]
   6ae3c:	cmp	r2, #0
   6ae40:	streq	r2, [sp, #32]
   6ae44:	beq	69cb0 <fputs@plt+0x58b9c>
   6ae48:	add	r3, r3, #1
   6ae4c:	ldr	r1, [r4, #4]
   6ae50:	ldr	r5, [fp, #8]
   6ae54:	ldr	r0, [r4]
   6ae58:	uxtb	r6, r3
   6ae5c:	str	r0, [r1, #4]
   6ae60:	mov	r2, r6
   6ae64:	mov	r1, r5
   6ae68:	mov	r0, r4
   6ae6c:	bl	181e4 <fputs@plt+0x70d0>
   6ae70:	subs	r3, r0, #0
   6ae74:	str	r3, [sp, #32]
   6ae78:	beq	718f0 <fputs@plt+0x607dc>
   6ae7c:	ldrb	r3, [sp, #32]
   6ae80:	str	sl, [sp, #48]	; 0x30
   6ae84:	ldr	sl, [sp, #40]	; 0x28
   6ae88:	cmp	r3, #6
   6ae8c:	bne	74334 <fputs@plt+0x63220>
   6ae90:	ldr	r1, [pc, #-2872]	; 6a360 <fputs@plt+0x5924c>
   6ae94:	mov	r0, sl
   6ae98:	ldr	r2, [fp, #16]
   6ae9c:	add	r1, pc, r1
   6aea0:	bl	42e7c <fputs@plt+0x31d68>
   6aea4:	ldr	r3, [sp, #56]	; 0x38
   6aea8:	ldr	r0, [sl, #44]	; 0x2c
   6aeac:	sub	r4, fp, r3
   6aeb0:	asr	r4, r4, #2
   6aeb4:	add	r3, r4, r4, lsl #1
   6aeb8:	add	r3, r3, r3, lsl #4
   6aebc:	add	r3, r3, r3, lsl #8
   6aec0:	add	r3, r3, r3, lsl #16
   6aec4:	add	r4, r4, r3, lsl #2
   6aec8:	b	6978c <fputs@plt+0x58678>
   6aecc:	ldr	r3, [fp, #4]
   6aed0:	cmp	r3, #0
   6aed4:	bne	6ebf0 <fputs@plt+0x5dadc>
   6aed8:	ldr	r3, [sp, #28]
   6aedc:	ldr	r3, [r3, #4]
   6aee0:	cmp	r3, #0
   6aee4:	beq	69cb0 <fputs@plt+0x58b9c>
   6aee8:	ldrb	r2, [r3, #87]	; 0x57
   6aeec:	orr	r2, r2, #1
   6aef0:	strb	r2, [r3, #87]	; 0x57
   6aef4:	ldr	r3, [r3, #52]	; 0x34
   6aef8:	cmp	r3, #0
   6aefc:	bne	6aee8 <fputs@plt+0x59dd4>
   6af00:	b	69cb0 <fputs@plt+0x58b9c>
   6af04:	ldr	r4, [fp, #4]
   6af08:	ldr	r3, [sp, #44]	; 0x2c
   6af0c:	ldr	r1, [fp, #16]
   6af10:	add	r4, r4, r4, lsl #2
   6af14:	add	r4, r3, r4, lsl #3
   6af18:	mov	r0, r4
   6af1c:	bl	1d6e4 <fputs@plt+0xc5d0>
   6af20:	subs	r3, r0, #0
   6af24:	str	r3, [sp, #32]
   6af28:	bne	7303c <fputs@plt+0x61f28>
   6af2c:	ldrh	r3, [r4, #8]
   6af30:	tst	r3, #2
   6af34:	bne	70924 <fputs@plt+0x5f810>
   6af38:	tst	r3, #18
   6af3c:	beq	69cb0 <fputs@plt+0x58b9c>
   6af40:	tst	r3, #16384	; 0x4000
   6af44:	ldr	r3, [r4, #12]
   6af48:	ldrne	r2, [r4]
   6af4c:	addne	r3, r3, r2
   6af50:	ldr	r2, [r4, #32]
   6af54:	ldr	r2, [r2, #92]	; 0x5c
   6af58:	cmp	r2, r3
   6af5c:	bge	69cb0 <fputs@plt+0x58b9c>
   6af60:	str	sl, [sp, #48]	; 0x30
   6af64:	ldr	r1, [pc, #-3080]	; 6a364 <fputs@plt+0x59250>
   6af68:	ldr	sl, [sp, #40]	; 0x28
   6af6c:	add	r1, pc, r1
   6af70:	mov	r0, sl
   6af74:	bl	42e7c <fputs@plt+0x31d68>
   6af78:	ldr	r3, [sp, #56]	; 0x38
   6af7c:	ldr	r0, [sl, #44]	; 0x2c
   6af80:	sub	r4, fp, r3
   6af84:	mov	r3, #18
   6af88:	asr	r4, r4, #2
   6af8c:	str	r3, [sp, #32]
   6af90:	add	r3, r4, r4, lsl #1
   6af94:	add	r3, r3, r3, lsl #4
   6af98:	add	r3, r3, r3, lsl #8
   6af9c:	add	r3, r3, r3, lsl #16
   6afa0:	add	r4, r4, r3, lsl #2
   6afa4:	b	6978c <fputs@plt+0x58678>
   6afa8:	ldr	r5, [fp, #16]
   6afac:	ldrb	r4, [r5, #26]
   6afb0:	ldr	r6, [r5, #8]
   6afb4:	ldr	ip, [r5, #4]
   6afb8:	ldr	r3, [fp, #12]
   6afbc:	ldr	r2, [sp, #44]	; 0x2c
   6afc0:	mov	r1, r4
   6afc4:	add	r3, r3, r3, lsl #2
   6afc8:	add	r3, r2, r3, lsl #3
   6afcc:	cmp	r3, r6
   6afd0:	beq	6b014 <fputs@plt+0x59f00>
   6afd4:	sub	r2, r4, #1
   6afd8:	cmn	r2, #1
   6afdc:	str	r3, [r5, #8]
   6afe0:	beq	712d0 <fputs@plt+0x601bc>
   6afe4:	ldr	lr, [fp, #8]
   6afe8:	add	r0, r4, #6
   6afec:	add	r2, r2, lr
   6aff0:	ldr	r4, [sp, #44]	; 0x2c
   6aff4:	add	r2, r2, r2, lsl #2
   6aff8:	add	r0, r5, r0, lsl #2
   6affc:	add	lr, r5, #24
   6b000:	add	r2, r4, r2, lsl #3
   6b004:	str	r2, [r0], #-4
   6b008:	cmp	r0, lr
   6b00c:	sub	r2, r2, #40	; 0x28
   6b010:	bne	6b004 <fputs@plt+0x59ef0>
   6b014:	ldr	lr, [r3, #12]
   6b018:	mov	r2, #1
   6b01c:	add	lr, lr, r2
   6b020:	str	lr, [r3, #12]
   6b024:	ldr	r3, [sp, #28]
   6b028:	mov	r0, #0
   6b02c:	str	r3, [sp, #392]	; 0x188
   6b030:	add	r3, sp, #368	; 0x170
   6b034:	add	r4, sp, #360	; 0x168
   6b038:	strh	r2, [r3]
   6b03c:	str	r0, [sp, #384]	; 0x180
   6b040:	add	r2, r5, #28
   6b044:	strb	r0, [r5, #25]
   6b048:	strb	r0, [r5, #24]
   6b04c:	str	r4, [r5]
   6b050:	ldr	r3, [ip, #12]
   6b054:	mov	r0, r5
   6b058:	blx	r3
   6b05c:	ldrb	r3, [r5, #25]
   6b060:	cmp	r3, #0
   6b064:	beq	6b0a4 <fputs@plt+0x59f90>
   6b068:	ldr	r3, [r5, #20]
   6b06c:	cmp	r3, #0
   6b070:	bne	7069c <fputs@plt+0x5f588>
   6b074:	add	r3, sp, #368	; 0x170
   6b078:	ldrh	r2, [r3]
   6b07c:	ldr	r3, [pc, #-3356]	; 6a368 <fputs@plt+0x59254>
   6b080:	and	r3, r3, r2
   6b084:	cmp	r3, #0
   6b088:	bne	6e54c <fputs@plt+0x5d438>
   6b08c:	ldr	r3, [sp, #384]	; 0x180
   6b090:	cmp	r3, #0
   6b094:	bne	6e54c <fputs@plt+0x5d438>
   6b098:	ldr	r3, [sp, #32]
   6b09c:	cmp	r3, #0
   6b0a0:	bne	730e8 <fputs@plt+0x61fd4>
   6b0a4:	ldrb	r3, [r5, #24]
   6b0a8:	cmp	r3, #0
   6b0ac:	beq	69cb0 <fputs@plt+0x58b9c>
   6b0b0:	ldr	r3, [fp, #-16]
   6b0b4:	cmp	r3, #0
   6b0b8:	beq	69cb0 <fputs@plt+0x58b9c>
   6b0bc:	add	r3, r3, r3, lsl #2
   6b0c0:	ldr	r1, [sp, #44]	; 0x2c
   6b0c4:	lsl	r3, r3, #3
   6b0c8:	add	r0, r1, r3
   6b0cc:	ldr	r2, [pc, #-3436]	; 6a368 <fputs@plt+0x59254>
   6b0d0:	ldrh	r1, [r0, #8]
   6b0d4:	and	r2, r2, r1
   6b0d8:	cmp	r2, #0
   6b0dc:	bne	716d8 <fputs@plt+0x605c4>
   6b0e0:	ldr	r1, [sp, #44]	; 0x2c
   6b0e4:	mov	r4, #1
   6b0e8:	mov	r5, #0
   6b0ec:	mov	r2, #4
   6b0f0:	strd	r4, [r1, r3]
   6b0f4:	strh	r2, [r0, #8]
   6b0f8:	b	69cb0 <fputs@plt+0x58b9c>
   6b0fc:	ldr	r3, [sp, #28]
   6b100:	ldr	r2, [fp, #4]
   6b104:	ldr	r3, [r3, #16]
   6b108:	add	r3, r3, r2, lsl #4
   6b10c:	ldr	r3, [r3, #4]
   6b110:	ldm	r3, {r3, r4}
   6b114:	ldrb	r2, [r4, #17]
   6b118:	str	r3, [r4, #4]
   6b11c:	cmp	r2, #0
   6b120:	bne	71210 <fputs@plt+0x600fc>
   6b124:	ldr	r3, [fp, #8]
   6b128:	str	r2, [sp, #32]
   6b12c:	add	fp, r3, r3, lsl #2
   6b130:	ldr	r3, [sp, #56]	; 0x38
   6b134:	add	fp, r3, fp, lsl #2
   6b138:	sub	fp, fp, #20
   6b13c:	add	fp, fp, #20
   6b140:	b	698cc <fputs@plt+0x587b8>
   6b144:	ldrb	r4, [fp, #3]
   6b148:	mov	r6, #0
   6b14c:	mov	r3, r6
   6b150:	add	r2, r4, #7
   6b154:	ldr	r0, [sp, #28]
   6b158:	lsl	r2, r2, #2
   6b15c:	bl	243c8 <fputs@plt+0x132b4>
   6b160:	subs	r5, r0, #0
   6b164:	beq	6de38 <fputs@plt+0x5cd24>
   6b168:	ldr	r3, [sp, #56]	; 0x38
   6b16c:	str	r6, [r5, #8]
   6b170:	sub	r2, fp, r3
   6b174:	ldr	ip, [fp, #16]
   6b178:	asr	r2, r2, #2
   6b17c:	ldr	r1, [sp, #40]	; 0x28
   6b180:	add	r3, r2, r2, lsl #1
   6b184:	str	ip, [r5, #4]
   6b188:	add	r3, r3, r3, lsl #4
   6b18c:	str	r1, [r5, #12]
   6b190:	add	r3, r3, r3, lsl #8
   6b194:	strb	r4, [r5, #26]
   6b198:	add	r3, r3, r3, lsl #16
   6b19c:	add	r3, r2, r3, lsl #2
   6b1a0:	str	r3, [r5, #16]
   6b1a4:	mvn	r2, #19
   6b1a8:	mvn	r3, #111	; 0x6f
   6b1ac:	str	r5, [fp, #16]
   6b1b0:	strb	r2, [fp, #1]
   6b1b4:	strb	r3, [fp]
   6b1b8:	b	6afb8 <fputs@plt+0x59ea4>
   6b1bc:	ldr	ip, [fp, #4]
   6b1c0:	ldr	lr, [sp, #44]	; 0x2c
   6b1c4:	add	ip, ip, ip, lsl #2
   6b1c8:	lsl	ip, ip, #3
   6b1cc:	ldrd	r2, [lr, ip]
   6b1d0:	adds	r0, r2, #1
   6b1d4:	adc	r1, r3, #0
   6b1d8:	orrs	r3, r2, r3
   6b1dc:	strd	r0, [lr, ip]
   6b1e0:	bne	69cb0 <fputs@plt+0x58b9c>
   6b1e4:	b	6c7b8 <fputs@plt+0x5b6a4>
   6b1e8:	ldr	r3, [fp, #4]
   6b1ec:	ldr	r2, [sp, #44]	; 0x2c
   6b1f0:	add	r3, r3, r3, lsl #2
   6b1f4:	lsl	r3, r3, #3
   6b1f8:	ldrd	r0, [r2, r3]
   6b1fc:	subs	r0, r0, #1
   6b200:	sbc	r1, r1, #0
   6b204:	orrs	ip, r0, r1
   6b208:	strd	r0, [r2, r3]
   6b20c:	bne	69cb0 <fputs@plt+0x58b9c>
   6b210:	b	6c7b8 <fputs@plt+0x5b6a4>
   6b214:	ldr	r3, [fp, #4]
   6b218:	ldr	ip, [sp, #44]	; 0x2c
   6b21c:	add	r3, r3, r3, lsl #2
   6b220:	lsl	r3, r3, #3
   6b224:	ldrd	r0, [ip, r3]
   6b228:	orrs	r2, r0, r1
   6b22c:	beq	69cb0 <fputs@plt+0x58b9c>
   6b230:	b	6b3a0 <fputs@plt+0x5a28c>
   6b234:	ldr	r3, [fp, #8]
   6b238:	ldr	r2, [sp, #40]	; 0x28
   6b23c:	ldr	r6, [fp, #12]
   6b240:	add	r0, r3, r3, lsl #2
   6b244:	ldr	r1, [r2, #8]
   6b248:	ldr	r3, [fp, #4]
   6b24c:	add	r0, r1, r0, lsl #3
   6b250:	ldr	r2, [pc, #-3824]	; 6a368 <fputs@plt+0x59254>
   6b254:	ldrh	r1, [r0, #8]
   6b258:	add	r3, r3, r3, lsl #2
   6b25c:	and	r2, r2, r1
   6b260:	cmp	r2, #0
   6b264:	ldr	r2, [sp, #44]	; 0x2c
   6b268:	add	r4, r2, r3, lsl #3
   6b26c:	moveq	r3, #4
   6b270:	strheq	r3, [r0, #8]
   6b274:	bne	70018 <fputs@plt+0x5ef04>
   6b278:	ldrd	r4, [r4]
   6b27c:	cmp	r4, #1
   6b280:	sbcs	r3, r5, #0
   6b284:	blt	70b74 <fputs@plt+0x5fa60>
   6b288:	add	r6, r6, r6, lsl #2
   6b28c:	ldr	r2, [sp, #44]	; 0x2c
   6b290:	lsl	r3, r6, #3
   6b294:	add	r2, r2, r3
   6b298:	ldrd	r2, [r2]
   6b29c:	cmp	r2, #0
   6b2a0:	sbcs	r1, r3, #0
   6b2a4:	movlt	r2, #0
   6b2a8:	movlt	r3, #0
   6b2ac:	adds	r2, r2, r4
   6b2b0:	adc	r3, r3, r5
   6b2b4:	strd	r2, [r0]
   6b2b8:	b	69cb0 <fputs@plt+0x58b9c>
   6b2bc:	ldr	r3, [sp, #40]	; 0x28
   6b2c0:	ldr	r2, [r3, #176]	; 0xb0
   6b2c4:	cmp	r2, #0
   6b2c8:	bne	6b2d4 <fputs@plt+0x5a1c0>
   6b2cc:	b	712d8 <fputs@plt+0x601c4>
   6b2d0:	mov	r2, r3
   6b2d4:	ldr	r3, [r2, #4]
   6b2d8:	cmp	r3, #0
   6b2dc:	bne	6b2d0 <fputs@plt+0x5a1bc>
   6b2e0:	ldr	r3, [fp, #4]
   6b2e4:	ldr	r4, [r2, #16]
   6b2e8:	add	r3, r3, r3, lsl #2
   6b2ec:	add	r4, r4, r3, lsl #3
   6b2f0:	mov	r0, r4
   6b2f4:	bl	1f73c <fputs@plt+0xe628>
   6b2f8:	ldrh	r3, [r4, #8]
   6b2fc:	ldr	r7, [sp, #44]	; 0x2c
   6b300:	and	r3, r3, #15872	; 0x3e00
   6b304:	orr	r3, r3, #4
   6b308:	strh	r3, [r4, #8]
   6b30c:	strd	r0, [r4]
   6b310:	ldr	r5, [fp, #8]
   6b314:	add	r5, r5, r5, lsl #2
   6b318:	lsl	r5, r5, #3
   6b31c:	add	r6, r7, r5
   6b320:	mov	r0, r6
   6b324:	bl	1f73c <fputs@plt+0xe628>
   6b328:	strd	r0, [r7, r5]
   6b32c:	ldrh	r3, [r6, #8]
   6b330:	and	r3, r3, #15872	; 0x3e00
   6b334:	orr	r3, r3, #4
   6b338:	strh	r3, [r6, #8]
   6b33c:	ldrd	r2, [r4]
   6b340:	cmp	r2, r0
   6b344:	sbcs	r3, r3, r1
   6b348:	strdlt	r0, [r4]
   6b34c:	b	69cb0 <fputs@plt+0x58b9c>
   6b350:	ldr	r3, [fp, #4]
   6b354:	cmp	r3, #0
   6b358:	beq	6ec04 <fputs@plt+0x5daf0>
   6b35c:	ldr	r3, [sp, #28]
   6b360:	add	r3, r3, #448	; 0x1c0
   6b364:	ldrd	r0, [r3, #-8]
   6b368:	orrs	r2, r0, r1
   6b36c:	bne	69cb0 <fputs@plt+0x58b9c>
   6b370:	ldrd	r2, [r3]
   6b374:	orrs	r3, r2, r3
   6b378:	bne	69cb0 <fputs@plt+0x58b9c>
   6b37c:	b	6c7b8 <fputs@plt+0x5b6a4>
   6b380:	ldr	r3, [fp, #4]
   6b384:	ldr	ip, [sp, #44]	; 0x2c
   6b388:	add	r3, r3, r3, lsl #2
   6b38c:	lsl	r3, r3, #3
   6b390:	ldrd	r0, [ip, r3]
   6b394:	cmp	r0, #1
   6b398:	sbcs	r2, r1, #0
   6b39c:	blt	69cb0 <fputs@plt+0x58b9c>
   6b3a0:	ldr	r2, [fp, #12]
   6b3a4:	subs	r0, r0, r2
   6b3a8:	sbc	r1, r1, r2, asr #31
   6b3ac:	mov	r2, ip
   6b3b0:	strd	r0, [ip, r3]
   6b3b4:	ldr	r3, [fp, #8]
   6b3b8:	b	6b12c <fputs@plt+0x5a018>
   6b3bc:	ldr	r2, [sp, #28]
   6b3c0:	ldr	r3, [r2, #24]
   6b3c4:	tst	r3, #16777216	; 0x1000000
   6b3c8:	bne	6eb74 <fputs@plt+0x5da60>
   6b3cc:	ldr	r3, [fp, #4]
   6b3d0:	cmp	r3, #0
   6b3d4:	beq	70ba0 <fputs@plt+0x5fa8c>
   6b3d8:	ldr	r3, [sp, #28]
   6b3dc:	ldr	r0, [fp, #8]
   6b3e0:	add	r1, r3, #448	; 0x1c0
   6b3e4:	ldrd	r2, [r1, #-8]
   6b3e8:	adds	r2, r2, r0
   6b3ec:	adc	r3, r3, r0, asr #31
   6b3f0:	strd	r2, [r1, #-8]
   6b3f4:	b	69cb0 <fputs@plt+0x58b9c>
   6b3f8:	ldr	r3, [fp, #8]
   6b3fc:	ldr	r2, [sp, #40]	; 0x28
   6b400:	add	r3, r3, r3, lsl #2
   6b404:	ldr	r0, [r2, #8]
   6b408:	ldr	r2, [pc, #3988]	; 6c3a4 <fputs@plt+0x5b290>
   6b40c:	add	r0, r0, r3, lsl #3
   6b410:	ldrh	r3, [r0, #8]
   6b414:	and	r2, r2, r3
   6b418:	cmp	r2, #0
   6b41c:	moveq	r3, #4
   6b420:	strheq	r3, [r0, #8]
   6b424:	bne	70858 <fputs@plt+0x5f744>
   6b428:	ldr	r3, [sp, #40]	; 0x28
   6b42c:	ldr	ip, [fp, #4]
   6b430:	ldr	r1, [r3, #176]	; 0xb0
   6b434:	ldr	r3, [r1, #48]	; 0x30
   6b438:	ldr	r2, [r1, #8]
   6b43c:	ldr	r1, [r1, #16]
   6b440:	add	r3, r3, r3, lsl #2
   6b444:	add	r3, r2, r3, lsl #2
   6b448:	mov	r2, #4096	; 0x1000
   6b44c:	ldr	r3, [r3, #4]
   6b450:	add	r3, r3, ip
   6b454:	add	r3, r3, r3, lsl #2
   6b458:	add	r1, r1, r3, lsl #3
   6b45c:	bl	22cbc <fputs@plt+0x11ba8>
   6b460:	b	69cb0 <fputs@plt+0x58b9c>
   6b464:	ldr	r3, [fp, #8]
   6b468:	ldr	r2, [sp, #40]	; 0x28
   6b46c:	add	r3, r3, r3, lsl #2
   6b470:	ldr	r0, [r2, #8]
   6b474:	ldr	r2, [pc, #3880]	; 6c3a4 <fputs@plt+0x5b290>
   6b478:	add	r0, r0, r3, lsl #3
   6b47c:	ldrh	r3, [r0, #8]
   6b480:	and	r2, r2, r3
   6b484:	cmp	r2, #0
   6b488:	moveq	r3, #4
   6b48c:	strheq	r3, [r0, #8]
   6b490:	bne	70850 <fputs@plt+0x5f73c>
   6b494:	mov	r3, #8
   6b498:	strh	r3, [r0, #8]
   6b49c:	ldr	r3, [fp, #16]
   6b4a0:	ldrd	r2, [r3]
   6b4a4:	strd	r2, [r0]
   6b4a8:	b	69cb0 <fputs@plt+0x58b9c>
   6b4ac:	ldrb	r3, [fp, #3]
   6b4b0:	ldr	r4, [fp, #16]
   6b4b4:	cmp	r3, #0
   6b4b8:	beq	6e294 <fputs@plt+0x5d180>
   6b4bc:	ldr	r3, [sp, #40]	; 0x28
   6b4c0:	ldr	r1, [r4, #20]
   6b4c4:	ldr	r3, [r3, #176]	; 0xb0
   6b4c8:	cmp	r3, #0
   6b4cc:	bne	6b4e0 <fputs@plt+0x5a3cc>
   6b4d0:	b	6e294 <fputs@plt+0x5d180>
   6b4d4:	ldr	r3, [r3, #4]
   6b4d8:	cmp	r3, #0
   6b4dc:	beq	6e294 <fputs@plt+0x5d180>
   6b4e0:	ldr	r2, [r3, #28]
   6b4e4:	cmp	r1, r2
   6b4e8:	bne	6b4d4 <fputs@plt+0x5a3c0>
   6b4ec:	b	69cb0 <fputs@plt+0x58b9c>
   6b4f0:	ldr	r2, [fp, #4]
   6b4f4:	ldr	r1, [fp, #16]
   6b4f8:	ldr	r3, [fp, #12]
   6b4fc:	str	r1, [sp, #80]	; 0x50
   6b500:	add	r2, r2, r2, lsl #2
   6b504:	ldr	r1, [sp, #44]	; 0x2c
   6b508:	add	r3, r3, r3, lsl #2
   6b50c:	add	r2, r1, r2, lsl #3
   6b510:	add	r3, r1, r3, lsl #3
   6b514:	str	r3, [sp, #128]	; 0x80
   6b518:	ldrh	r3, [r2, #8]
   6b51c:	str	r2, [sp, #96]	; 0x60
   6b520:	tst	r3, #32
   6b524:	beq	704a8 <fputs@plt+0x5f394>
   6b528:	ldr	r3, [sp, #80]	; 0x50
   6b52c:	cmp	r3, #0
   6b530:	bne	70314 <fputs@plt+0x5f200>
   6b534:	ldr	r3, [sp, #96]	; 0x60
   6b538:	ldr	r0, [r3]
   6b53c:	ldr	r3, [sp, #128]	; 0x80
   6b540:	ldrd	r2, [r3]
   6b544:	bl	25378 <fputs@plt+0x14264>
   6b548:	b	69cb0 <fputs@plt+0x58b9c>
   6b54c:	ldr	r5, [fp, #4]
   6b550:	ldr	r3, [fp, #8]
   6b554:	ldr	r2, [sp, #44]	; 0x2c
   6b558:	add	r5, r5, r5, lsl #2
   6b55c:	add	r3, r3, r3, lsl #2
   6b560:	add	r5, r2, r5, lsl #3
   6b564:	add	r4, r2, r3, lsl #3
   6b568:	ldrh	r3, [r5, #8]
   6b56c:	tst	r3, #32
   6b570:	bne	6b588 <fputs@plt+0x5a474>
   6b574:	mov	r0, r5
   6b578:	bl	2524c <fputs@plt+0x14138>
   6b57c:	ldrh	r3, [r5, #8]
   6b580:	tst	r3, #32
   6b584:	beq	6de38 <fputs@plt+0x5cd24>
   6b588:	ldr	r0, [r5]
   6b58c:	ldrd	r2, [r4]
   6b590:	bl	25378 <fputs@plt+0x14264>
   6b594:	b	69cb0 <fputs@plt+0x58b9c>
   6b598:	ldr	r3, [sp, #28]
   6b59c:	ldrb	r0, [fp, #3]
   6b5a0:	ldr	r2, [fp, #12]
   6b5a4:	ldr	r1, [r3, #16]
   6b5a8:	ldr	r5, [sp, #44]	; 0x2c
   6b5ac:	add	r1, r1, r0, lsl #4
   6b5b0:	ldr	r3, [fp, #4]
   6b5b4:	ldr	r0, [r1, #4]
   6b5b8:	add	r2, r2, r2, lsl #2
   6b5bc:	add	r3, r3, r3, lsl #2
   6b5c0:	ldr	r6, [r0, #4]
   6b5c4:	ldr	r1, [r5, r2, lsl #3]
   6b5c8:	ldr	lr, [r0]
   6b5cc:	ldr	r4, [r6, #4]
   6b5d0:	add	r2, r5, r2, lsl #3
   6b5d4:	ldr	r0, [r6, #44]	; 0x2c
   6b5d8:	ldr	r4, [r4, #24]
   6b5dc:	ldr	ip, [r6]
   6b5e0:	str	r2, [sp, #96]	; 0x60
   6b5e4:	ldr	r2, [pc, #3516]	; 6c3a8 <fputs@plt+0x5b294>
   6b5e8:	ldr	r9, [fp, #8]
   6b5ec:	ldr	r8, [fp, #16]
   6b5f0:	str	r4, [sp, #128]	; 0x80
   6b5f4:	str	lr, [r6, #4]
   6b5f8:	add	r4, sp, #360	; 0x168
   6b5fc:	add	r3, r5, r3, lsl #3
   6b600:	str	r1, [sp, #304]	; 0x130
   6b604:	mov	r1, #0
   6b608:	str	r3, [sp, #80]	; 0x50
   6b60c:	str	r6, [sp, #288]	; 0x120
   6b610:	str	ip, [sp, #292]	; 0x124
   6b614:	str	r0, [sp, #300]	; 0x12c
   6b618:	str	r2, [sp, #348]	; 0x15c
   6b61c:	mov	r3, #100	; 0x64
   6b620:	str	r1, [sp, #308]	; 0x134
   6b624:	str	r1, [sp, #312]	; 0x138
   6b628:	str	r1, [sp, #316]	; 0x13c
   6b62c:	str	r1, [sp, #320]	; 0x140
   6b630:	str	r1, [sp, #324]	; 0x144
   6b634:	str	r1, [sp, #296]	; 0x128
   6b638:	str	r1, [sp, #356]	; 0x164
   6b63c:	cmp	r0, #0
   6b640:	str	r1, [sp, #328]	; 0x148
   6b644:	str	r4, [sp, #332]	; 0x14c
   6b648:	str	r4, [sp, #336]	; 0x150
   6b64c:	mov	r4, #1
   6b650:	str	r1, [sp, #340]	; 0x154
   6b654:	str	r3, [sp, #344]	; 0x158
   6b658:	strb	r1, [sp, #352]	; 0x160
   6b65c:	strb	r4, [sp, #353]	; 0x161
   6b660:	bne	70054 <fputs@plt+0x5ef40>
   6b664:	bl	1e334 <fputs@plt+0xd220>
   6b668:	ldr	r0, [sp, #296]	; 0x128
   6b66c:	bl	1cd68 <fputs@plt+0xbc54>
   6b670:	ldr	r3, [sp, #312]	; 0x138
   6b674:	cmp	r3, #0
   6b678:	bne	70038 <fputs@plt+0x5ef24>
   6b67c:	ldr	r5, [sp, #308]	; 0x134
   6b680:	add	r4, sp, #328	; 0x148
   6b684:	cmp	r5, #0
   6b688:	mov	r0, r4
   6b68c:	beq	6f95c <fputs@plt+0x5e848>
   6b690:	bl	25400 <fputs@plt+0x142ec>
   6b694:	ldr	r1, [pc, #3336]	; 6c3a4 <fputs@plt+0x5b290>
   6b698:	mov	r4, r0
   6b69c:	ldr	r0, [sp, #96]	; 0x60
   6b6a0:	ldrd	r2, [r0]
   6b6a4:	subs	r2, r2, r5
   6b6a8:	sbc	r3, r3, r5, asr #31
   6b6ac:	strd	r2, [r0]
   6b6b0:	ldr	r3, [sp, #80]	; 0x50
   6b6b4:	ldrh	r3, [r3, #8]
   6b6b8:	and	r1, r1, r3
   6b6bc:	cmp	r1, #0
   6b6c0:	bne	6f090 <fputs@plt+0x5df7c>
   6b6c4:	ldr	r2, [sp, #80]	; 0x50
   6b6c8:	mov	r3, #1
   6b6cc:	strh	r3, [r2, #8]
   6b6d0:	cmp	r4, #0
   6b6d4:	beq	6de38 <fputs@plt+0x5cd24>
   6b6d8:	ldr	r2, [pc, #3276]	; 6c3ac <fputs@plt+0x5b298>
   6b6dc:	ldr	r0, [sp, #92]	; 0x5c
   6b6e0:	mov	r1, r4
   6b6e4:	mov	r3, #1
   6b6e8:	ldr	r0, [r0, r2]
   6b6ec:	mvn	r2, #0
   6b6f0:	str	r0, [sp]
   6b6f4:	ldr	r0, [sp, #80]	; 0x50
   6b6f8:	bl	2cd48 <fputs@plt+0x1bc34>
   6b6fc:	ldr	r0, [sp, #80]	; 0x50
   6b700:	ldrh	r3, [r0, #8]
   6b704:	tst	r3, #2
   6b708:	beq	69cb0 <fputs@plt+0x58b9c>
   6b70c:	ldr	r1, [sp, #88]	; 0x58
   6b710:	bl	2e27c <fputs@plt+0x1d168>
   6b714:	b	69cb0 <fputs@plt+0x58b9c>
   6b718:	ldr	r3, [fp, #4]
   6b71c:	ldr	r2, [sp, #44]	; 0x2c
   6b720:	add	r3, r3, r3, lsl #2
   6b724:	add	r5, r2, r3, lsl #3
   6b728:	ldrh	r2, [r5, #8]
   6b72c:	tst	r2, #32
   6b730:	bne	70738 <fputs@plt+0x5f624>
   6b734:	ldr	r3, [pc, #3176]	; 6c3a4 <fputs@plt+0x5b290>
   6b738:	and	r3, r3, r2
   6b73c:	cmp	r3, #0
   6b740:	moveq	r3, #1
   6b744:	strheq	r3, [r5, #8]
   6b748:	beq	69d2c <fputs@plt+0x58c18>
   6b74c:	mov	r0, r5
   6b750:	bl	22380 <fputs@plt+0x1126c>
   6b754:	b	69d2c <fputs@plt+0x58c18>
   6b758:	ldr	r3, [sp, #40]	; 0x28
   6b75c:	ldr	r2, [fp, #4]
   6b760:	mov	r1, #1
   6b764:	ldr	r3, [r3, #56]	; 0x38
   6b768:	ldr	r3, [r3, r2, lsl #2]
   6b76c:	mov	r2, #0
   6b770:	ldrb	r4, [r3]
   6b774:	strb	r1, [r3, #2]
   6b778:	str	r2, [r3, #56]	; 0x38
   6b77c:	cmp	r4, r2
   6b780:	bne	69cb0 <fputs@plt+0x58b9c>
   6b784:	ldr	r5, [r3, #16]
   6b788:	ldr	r0, [r5, #48]	; 0x30
   6b78c:	bl	1cd68 <fputs@plt+0xbc54>
   6b790:	str	r4, [r5, #48]	; 0x30
   6b794:	strb	r4, [r5, #66]	; 0x42
   6b798:	b	69cb0 <fputs@plt+0x58b9c>
   6b79c:	ldr	r3, [fp, #8]
   6b7a0:	ldr	r2, [sp, #40]	; 0x28
   6b7a4:	add	r3, r3, r3, lsl #2
   6b7a8:	ldr	r4, [r2, #8]
   6b7ac:	ldr	r2, [pc, #3056]	; 6c3a4 <fputs@plt+0x5b290>
   6b7b0:	add	r4, r4, r3, lsl #3
   6b7b4:	ldrh	r3, [r4, #8]
   6b7b8:	and	r2, r2, r3
   6b7bc:	cmp	r2, #0
   6b7c0:	moveq	r3, #4
   6b7c4:	strheq	r3, [r4, #8]
   6b7c8:	bne	6ff88 <fputs@plt+0x5ee74>
   6b7cc:	ldr	r3, [sp, #40]	; 0x28
   6b7d0:	ldr	r2, [fp, #4]
   6b7d4:	ldr	r3, [r3, #56]	; 0x38
   6b7d8:	ldr	r5, [r3, r2, lsl #2]
   6b7dc:	ldrb	r3, [r5, #2]
   6b7e0:	cmp	r3, #0
   6b7e4:	movne	r3, #1
   6b7e8:	strhne	r3, [r4, #8]
   6b7ec:	bne	69cb0 <fputs@plt+0x58b9c>
   6b7f0:	ldrb	r3, [r5, #3]
   6b7f4:	cmp	r3, #0
   6b7f8:	beq	70bbc <fputs@plt+0x5faa8>
   6b7fc:	ldrd	r2, [r5, #40]	; 0x28
   6b800:	strd	r2, [r4]
   6b804:	b	69cb0 <fputs@plt+0x58b9c>
   6b808:	ldr	r3, [sp, #40]	; 0x28
   6b80c:	ldr	r2, [fp, #4]
   6b810:	ldr	r4, [fp, #8]
   6b814:	ldr	r3, [r3, #56]	; 0x38
   6b818:	add	r4, r4, r4, lsl #2
   6b81c:	ldr	r6, [r3, r2, lsl #2]
   6b820:	ldr	r2, [sp, #44]	; 0x2c
   6b824:	ldrb	r3, [r6, #4]
   6b828:	ldr	r5, [r6, #16]
   6b82c:	add	r4, r2, r4, lsl #3
   6b830:	cmp	r3, #0
   6b834:	mov	r0, r5
   6b838:	beq	6eba0 <fputs@plt+0x5da8c>
   6b83c:	bl	1c490 <fputs@plt+0xb37c>
   6b840:	ldr	r3, [sp, #28]
   6b844:	ldr	r7, [r5, #28]
   6b848:	ldr	r3, [r3, #92]	; 0x5c
   6b84c:	cmp	r3, r7
   6b850:	bcc	6af60 <fputs@plt+0x59e4c>
   6b854:	cmp	r7, #32
   6b858:	ldr	r3, [r4, #24]
   6b85c:	movcs	r1, r7
   6b860:	movcc	r1, #32
   6b864:	cmp	r1, r3
   6b868:	bgt	70900 <fputs@plt+0x5f7ec>
   6b86c:	ldrh	r2, [r4, #8]
   6b870:	ldr	r3, [r4, #20]
   6b874:	and	r2, r2, #13
   6b878:	str	r3, [r4, #16]
   6b87c:	and	r2, r2, #15872	; 0x3e00
   6b880:	orr	r2, r2, #16
   6b884:	strh	r2, [r4, #8]
   6b888:	str	r7, [r4, #12]
   6b88c:	ldrb	r1, [r6, #4]
   6b890:	cmp	r1, #0
   6b894:	bne	6f66c <fputs@plt+0x5e558>
   6b898:	str	r1, [sp]
   6b89c:	mov	r2, r7
   6b8a0:	mov	r0, r5
   6b8a4:	bl	505d0 <fputs@plt+0x3f4bc>
   6b8a8:	str	r0, [sp, #32]
   6b8ac:	ldr	r3, [sp, #32]
   6b8b0:	cmp	r3, #0
   6b8b4:	bne	72f98 <fputs@plt+0x61e84>
   6b8b8:	mov	r3, #1
   6b8bc:	strb	r3, [r4, #10]
   6b8c0:	b	69cb0 <fputs@plt+0x58b9c>
   6b8c4:	ldr	r3, [sp, #40]	; 0x28
   6b8c8:	ldr	r2, [fp, #4]
   6b8cc:	ldr	r4, [fp, #8]
   6b8d0:	ldr	r3, [r3, #56]	; 0x38
   6b8d4:	add	r4, r4, r4, lsl #2
   6b8d8:	ldr	r3, [r3, r2, lsl #2]
   6b8dc:	ldr	r2, [sp, #44]	; 0x2c
   6b8e0:	ldr	r3, [r3, #16]
   6b8e4:	add	r4, r2, r4, lsl #3
   6b8e8:	ldrb	r2, [r3, #56]	; 0x38
   6b8ec:	cmp	r2, #0
   6b8f0:	ldrne	r3, [r3, #20]
   6b8f4:	ldreq	r5, [r3, #36]	; 0x24
   6b8f8:	ldrne	r2, [r3, #8]
   6b8fc:	ldrne	r3, [r3, #12]
   6b900:	ldreq	r6, [r5], #8
   6b904:	ldrne	r2, [r2, #4]
   6b908:	rsbne	r2, r2, r2, lsl #3
   6b90c:	addne	r3, r3, r2, lsl #3
   6b910:	ldrne	r6, [r3, #20]
   6b914:	ldrne	r5, [r3, #32]
   6b918:	ldr	r3, [r4, #24]
   6b91c:	cmp	r3, r6
   6b920:	blt	6ffcc <fputs@plt+0x5eeb8>
   6b924:	ldrh	r3, [r4, #8]
   6b928:	ldr	r0, [r4, #20]
   6b92c:	and	r3, r3, #13
   6b930:	str	r0, [r4, #16]
   6b934:	and	r3, r3, #15872	; 0x3e00
   6b938:	orr	r3, r3, #16
   6b93c:	strh	r3, [r4, #8]
   6b940:	mov	r2, r6
   6b944:	mov	r1, r5
   6b948:	str	r6, [r4, #12]
   6b94c:	bl	10f7c <memcpy@plt>
   6b950:	ldr	r3, [sp, #40]	; 0x28
   6b954:	ldr	r1, [fp, #12]
   6b958:	ldr	r2, [r3, #56]	; 0x38
   6b95c:	mov	r3, #0
   6b960:	str	r3, [sp, #32]
   6b964:	ldr	r2, [r2, r1, lsl #2]
   6b968:	str	r3, [r2, #56]	; 0x38
   6b96c:	b	69cb0 <fputs@plt+0x58b9c>
   6b970:	ldr	r3, [sp, #40]	; 0x28
   6b974:	ldr	r2, [fp, #4]
   6b978:	ldr	r6, [fp, #12]
   6b97c:	ldr	r3, [r3, #56]	; 0x38
   6b980:	ldr	r4, [fp, #16]
   6b984:	ldr	r3, [r3, r2, lsl #2]
   6b988:	ldr	r7, [r3, #16]
   6b98c:	ldr	r8, [r3, #24]
   6b990:	ldr	r5, [r7, #32]
   6b994:	cmp	r5, #0
   6b998:	beq	72554 <fputs@plt+0x61440>
   6b99c:	ldrb	r3, [r7, #56]	; 0x38
   6b9a0:	add	r1, r8, #12
   6b9a4:	add	r0, r8, #4
   6b9a8:	cmp	r3, #0
   6b9ac:	ldrne	r3, [r7, #20]
   6b9b0:	ldreq	r3, [r7, #36]	; 0x24
   6b9b4:	ldrne	r2, [r3, #8]
   6b9b8:	ldrne	r3, [r3, #12]
   6b9bc:	ldreq	r2, [r3], #8
   6b9c0:	ldrne	r2, [r2, #4]
   6b9c4:	rsbne	r2, r2, r2, lsl #3
   6b9c8:	addne	r3, r3, r2, lsl #3
   6b9cc:	ldrne	r2, [r3, #20]
   6b9d0:	ldrne	r3, [r3, #32]
   6b9d4:	str	r5, [sp]
   6b9d8:	bl	2131c <fputs@plt+0x10208>
   6b9dc:	cmp	r4, #0
   6b9e0:	ble	6ba14 <fputs@plt+0x5a900>
   6b9e4:	ldr	r2, [r5, #4]
   6b9e8:	ldrh	r3, [r2, #8]
   6b9ec:	ands	r3, r3, #1
   6b9f0:	beq	6ba08 <fputs@plt+0x5a8f4>
   6b9f4:	b	6ba40 <fputs@plt+0x5a92c>
   6b9f8:	ldrh	r1, [r2, #48]	; 0x30
   6b9fc:	add	r2, r2, #40	; 0x28
   6ba00:	tst	r1, #1
   6ba04:	bne	6ba40 <fputs@plt+0x5a92c>
   6ba08:	add	r3, r3, #1
   6ba0c:	cmp	r4, r3
   6ba10:	bne	6b9f8 <fputs@plt+0x5a8e4>
   6ba14:	ldr	r3, [sp, #44]	; 0x2c
   6ba18:	add	r6, r6, r6, lsl #2
   6ba1c:	mov	r2, r5
   6ba20:	add	r0, r3, r6, lsl #3
   6ba24:	mov	r3, #0
   6ba28:	ldr	r1, [r0, #16]
   6ba2c:	ldr	r0, [r0, #12]
   6ba30:	bl	36790 <fputs@plt+0x2567c>
   6ba34:	subs	r3, r0, #0
   6ba38:	str	r3, [sp, #32]
   6ba3c:	beq	69cb0 <fputs@plt+0x58b9c>
   6ba40:	mov	r2, #0
   6ba44:	ldr	r3, [fp, #8]
   6ba48:	str	r2, [sp, #32]
   6ba4c:	b	6b12c <fputs@plt+0x5a018>
   6ba50:	ldr	r0, [sp, #28]
   6ba54:	ldr	ip, [sp, #40]	; 0x28
   6ba58:	mov	r1, #0
   6ba5c:	ldr	r3, [r0, #88]	; 0x58
   6ba60:	ldr	r2, [ip, #92]	; 0x5c
   6ba64:	add	r3, r3, r2
   6ba68:	str	r2, [r0, #84]	; 0x54
   6ba6c:	str	r3, [r0, #88]	; 0x58
   6ba70:	str	r1, [ip, #92]	; 0x5c
   6ba74:	b	69cb0 <fputs@plt+0x58b9c>
   6ba78:	ldr	r2, [fp, #8]
   6ba7c:	ldr	r0, [sp, #44]	; 0x2c
   6ba80:	ldr	r3, [fp, #4]
   6ba84:	add	r2, r2, r2, lsl #2
   6ba88:	ldr	r1, [pc, #2324]	; 6c3a4 <fputs@plt+0x5b290>
   6ba8c:	add	r4, r0, r2, lsl #3
   6ba90:	add	r3, r3, r3, lsl #2
   6ba94:	ldrh	r2, [r4, #8]
   6ba98:	add	r5, r0, r3, lsl #3
   6ba9c:	and	r1, r1, r2
   6baa0:	cmp	r1, #0
   6baa4:	moveq	r3, #1
   6baa8:	strheq	r3, [r4, #8]
   6baac:	bne	6fefc <fputs@plt+0x5ede8>
   6bab0:	ldrh	r3, [r5, #8]
   6bab4:	tst	r3, #1
   6bab8:	bne	69cb0 <fputs@plt+0x58b9c>
   6babc:	mov	r3, #4
   6bac0:	mov	r0, r5
   6bac4:	strh	r3, [r4, #8]
   6bac8:	bl	1f73c <fputs@plt+0xe628>
   6bacc:	mvn	r0, r0
   6bad0:	mvn	r1, r1
   6bad4:	strd	r0, [r4]
   6bad8:	b	69cb0 <fputs@plt+0x58b9c>
   6badc:	ldr	r3, [sp, #40]	; 0x28
   6bae0:	ldr	r1, [sp, #28]
   6bae4:	ldr	r2, [fp, #4]
   6bae8:	ldr	r3, [r3, #56]	; 0x38
   6baec:	ldr	r1, [r1, #216]	; 0xd8
   6baf0:	cmp	r1, #0
   6baf4:	ldr	r4, [r3, r2, lsl #2]
   6baf8:	beq	6e500 <fputs@plt+0x5d3ec>
   6bafc:	ldr	r3, [fp, #16]
   6bb00:	cmp	r3, #0
   6bb04:	beq	6e500 <fputs@plt+0x5d3ec>
   6bb08:	ldrb	r3, [r4, #4]
   6bb0c:	cmp	r3, #0
   6bb10:	beq	6e500 <fputs@plt+0x5d3ec>
   6bb14:	ldrb	r1, [fp, #3]
   6bb18:	cmp	r1, #0
   6bb1c:	beq	6bb38 <fputs@plt+0x5aa24>
   6bb20:	ldr	r5, [r4, #16]
   6bb24:	mov	r0, r5
   6bb28:	bl	1c490 <fputs@plt+0xb37c>
   6bb2c:	ldrd	r2, [r5, #16]
   6bb30:	strd	r2, [r4, #40]	; 0x28
   6bb34:	ldrb	r1, [fp, #3]
   6bb38:	ldr	r0, [r4, #16]
   6bb3c:	bl	51bc4 <fputs@plt+0x40ab0>
   6bb40:	mov	r3, #0
   6bb44:	str	r3, [r4, #56]	; 0x38
   6bb48:	subs	r3, r0, #0
   6bb4c:	str	r3, [sp, #32]
   6bb50:	bne	71c98 <fputs@plt+0x60b84>
   6bb54:	ldr	r0, [sp, #28]
   6bb58:	ldrsb	r1, [r4, #1]
   6bb5c:	ldrd	r4, [r4, #40]	; 0x28
   6bb60:	ldr	r2, [r0, #16]
   6bb64:	ldr	r3, [fp, #16]
   6bb68:	ldr	r2, [r2, r1, lsl #4]
   6bb6c:	mov	r1, r0
   6bb70:	ldr	r0, [r0, #212]	; 0xd4
   6bb74:	strd	r4, [sp]
   6bb78:	ldr	r4, [r1, #216]	; 0xd8
   6bb7c:	mov	r1, #9
   6bb80:	blx	r4
   6bb84:	b	6e520 <fputs@plt+0x5d40c>
   6bb88:	ldr	r6, [fp, #4]
   6bb8c:	ldr	r5, [fp, #8]
   6bb90:	ldr	r0, [sp, #44]	; 0x2c
   6bb94:	add	r6, r6, r6, lsl #2
   6bb98:	add	r5, r5, r5, lsl #2
   6bb9c:	add	r6, r0, r6, lsl #3
   6bba0:	add	r5, r0, r5, lsl #3
   6bba4:	ldr	r4, [fp, #12]
   6bba8:	ldrh	r2, [r6, #8]
   6bbac:	ldrh	r3, [r5, #8]
   6bbb0:	add	r4, r4, r4, lsl #2
   6bbb4:	orr	r1, r2, r3
   6bbb8:	tst	r1, #1
   6bbbc:	add	r4, r0, r4, lsl #3
   6bbc0:	bne	6ebc8 <fputs@plt+0x5dab4>
   6bbc4:	tst	r2, #16384	; 0x4000
   6bbc8:	bne	71694 <fputs@plt+0x60580>
   6bbcc:	tst	r3, #16384	; 0x4000
   6bbd0:	bne	716c4 <fputs@plt+0x605b0>
   6bbd4:	ldrh	r3, [r6, #8]
   6bbd8:	ands	r2, r3, #18
   6bbdc:	beq	716ac <fputs@plt+0x60598>
   6bbe0:	ldrh	r3, [r5, #8]
   6bbe4:	ands	r2, r3, #18
   6bbe8:	beq	7167c <fputs@plt+0x60568>
   6bbec:	ldr	r3, [sp, #28]
   6bbf0:	ldr	r7, [r6, #12]
   6bbf4:	ldr	r2, [r5, #12]
   6bbf8:	ldr	r3, [r3, #92]	; 0x5c
   6bbfc:	add	r7, r7, r2
   6bc00:	cmp	r7, r3
   6bc04:	bgt	6af60 <fputs@plt+0x59e4c>
   6bc08:	sub	r2, r5, r4
   6bc0c:	add	r1, r7, #2
   6bc10:	clz	r2, r2
   6bc14:	mov	r0, r4
   6bc18:	lsr	r2, r2, #5
   6bc1c:	bl	2c7f0 <fputs@plt+0x1b6dc>
   6bc20:	cmp	r0, #0
   6bc24:	bne	6de38 <fputs@plt+0x5cd24>
   6bc28:	ldrh	r3, [r4, #8]
   6bc2c:	cmp	r5, r4
   6bc30:	and	r3, r3, #15872	; 0x3e00
   6bc34:	orr	r3, r3, #2
   6bc38:	strh	r3, [r4, #8]
   6bc3c:	beq	6bc50 <fputs@plt+0x5ab3c>
   6bc40:	ldr	r2, [r5, #12]
   6bc44:	ldr	r1, [r5, #16]
   6bc48:	ldr	r0, [r4, #16]
   6bc4c:	bl	10f7c <memcpy@plt>
   6bc50:	ldr	r3, [r5, #12]
   6bc54:	ldr	r0, [r4, #16]
   6bc58:	ldr	r2, [r6, #12]
   6bc5c:	add	r0, r0, r3
   6bc60:	ldr	r1, [r6, #16]
   6bc64:	bl	10f7c <memcpy@plt>
   6bc68:	ldr	r3, [r4, #16]
   6bc6c:	mov	r2, #0
   6bc70:	strb	r2, [r3, r7]
   6bc74:	ldr	r3, [r4, #16]
   6bc78:	add	r3, r3, r7
   6bc7c:	strb	r2, [r3, #1]
   6bc80:	ldrh	r3, [r4, #8]
   6bc84:	ldrb	r2, [sp, #88]	; 0x58
   6bc88:	str	r7, [r4, #12]
   6bc8c:	orr	r3, r3, #512	; 0x200
   6bc90:	strb	r2, [r4, #10]
   6bc94:	strh	r3, [r4, #8]
   6bc98:	b	69cb0 <fputs@plt+0x58b9c>
   6bc9c:	ldr	r3, [sp, #28]
   6bca0:	ldr	r1, [fp, #4]
   6bca4:	mov	r2, #0
   6bca8:	ldr	r3, [r3, #16]
   6bcac:	add	r3, r3, r1, lsl #4
   6bcb0:	ldr	r1, [fp, #16]
   6bcb4:	ldr	r0, [r3, #12]
   6bcb8:	add	r0, r0, #40	; 0x28
   6bcbc:	bl	2341c <fputs@plt+0x12308>
   6bcc0:	subs	r4, r0, #0
   6bcc4:	beq	69cb0 <fputs@plt+0x58b9c>
   6bcc8:	ldr	r0, [r4, #20]
   6bccc:	ldr	r3, [r4, #24]
   6bcd0:	cmp	r0, r3
   6bcd4:	beq	72590 <fputs@plt+0x6147c>
   6bcd8:	mov	r1, r4
   6bcdc:	ldr	r4, [sp, #28]
   6bce0:	mov	r0, r4
   6bce4:	bl	23ee0 <fputs@plt+0x12dcc>
   6bce8:	ldr	r3, [r4, #24]
   6bcec:	mov	r2, r4
   6bcf0:	orr	r3, r3, #2
   6bcf4:	str	r3, [r4, #24]
   6bcf8:	b	69cb0 <fputs@plt+0x58b9c>
   6bcfc:	ldr	r3, [sp, #28]
   6bd00:	ldr	r1, [fp, #4]
   6bd04:	mov	r2, #0
   6bd08:	ldr	r3, [r3, #16]
   6bd0c:	add	r3, r3, r1, lsl #4
   6bd10:	ldr	r1, [fp, #16]
   6bd14:	ldr	r0, [r3, #12]
   6bd18:	add	r0, r0, #24
   6bd1c:	bl	2341c <fputs@plt+0x12308>
   6bd20:	subs	r1, r0, #0
   6bd24:	beq	6bd74 <fputs@plt+0x5ac60>
   6bd28:	ldr	r3, [r1, #12]
   6bd2c:	ldr	r2, [r3, #8]
   6bd30:	cmp	r1, r2
   6bd34:	beq	71670 <fputs@plt+0x6055c>
   6bd38:	cmp	r2, #0
   6bd3c:	beq	6bd6c <fputs@plt+0x5ac58>
   6bd40:	ldr	r3, [r2, #20]
   6bd44:	cmp	r3, r1
   6bd48:	moveq	r3, r2
   6bd4c:	bne	6bd64 <fputs@plt+0x5ac50>
   6bd50:	b	6f9b8 <fputs@plt+0x5e8a4>
   6bd54:	ldr	r2, [r3, #20]
   6bd58:	cmp	r1, r2
   6bd5c:	beq	6f9b8 <fputs@plt+0x5e8a4>
   6bd60:	mov	r3, r2
   6bd64:	cmp	r3, #0
   6bd68:	bne	6bd54 <fputs@plt+0x5ac40>
   6bd6c:	ldr	r0, [sp, #28]
   6bd70:	bl	23b70 <fputs@plt+0x12a5c>
   6bd74:	ldr	r2, [sp, #28]
   6bd78:	ldr	r3, [r2, #24]
   6bd7c:	orr	r3, r3, #2
   6bd80:	str	r3, [r2, #24]
   6bd84:	b	69cb0 <fputs@plt+0x58b9c>
   6bd88:	ldr	r4, [sp, #28]
   6bd8c:	ldr	r1, [fp, #4]
   6bd90:	mov	r2, #0
   6bd94:	ldr	r3, [r4, #16]
   6bd98:	add	r3, r3, r1, lsl #4
   6bd9c:	ldr	r1, [fp, #16]
   6bda0:	ldr	r0, [r3, #12]
   6bda4:	add	r0, r0, #8
   6bda8:	bl	2341c <fputs@plt+0x12308>
   6bdac:	mov	r1, r0
   6bdb0:	mov	r0, r4
   6bdb4:	bl	236d0 <fputs@plt+0x125bc>
   6bdb8:	ldr	r3, [r4, #24]
   6bdbc:	mov	r2, r4
   6bdc0:	orr	r3, r3, #2
   6bdc4:	str	r3, [r4, #24]
   6bdc8:	b	69cb0 <fputs@plt+0x58b9c>
   6bdcc:	ldr	r1, [fp, #4]
   6bdd0:	ldr	r0, [sp, #28]
   6bdd4:	bl	75924 <fputs@plt+0x64810>
   6bdd8:	subs	r3, r0, #0
   6bddc:	str	r3, [sp, #32]
   6bde0:	beq	69cb0 <fputs@plt+0x58b9c>
   6bde4:	ldr	r3, [sp, #56]	; 0x38
   6bde8:	str	sl, [sp, #48]	; 0x30
   6bdec:	sub	r4, fp, r3
   6bdf0:	ldr	sl, [sp, #40]	; 0x28
   6bdf4:	asr	r4, r4, #2
   6bdf8:	add	r3, r4, r4, lsl #1
   6bdfc:	ldr	r0, [sl, #44]	; 0x2c
   6be00:	add	r3, r3, r3, lsl #4
   6be04:	add	r3, r3, r3, lsl #8
   6be08:	add	r3, r3, r3, lsl #16
   6be0c:	add	r4, r4, r3, lsl #2
   6be10:	b	6978c <fputs@plt+0x58678>
   6be14:	ldr	r2, [fp, #4]
   6be18:	ldr	r3, [pc, #1424]	; 6c3b0 <fputs@plt+0x5b29c>
   6be1c:	cmp	r2, #1
   6be20:	add	r3, pc, r3
   6be24:	ldrne	r3, [pc, #1416]	; 6c3b4 <fputs@plt+0x5b2a0>
   6be28:	addne	r3, pc, r3
   6be2c:	ldr	r6, [sp, #28]
   6be30:	ldr	r0, [sp, #40]	; 0x28
   6be34:	ldr	r1, [r6, #16]
   6be38:	add	r0, r0, #44	; 0x2c
   6be3c:	str	r2, [sp, #368]	; 0x170
   6be40:	str	r0, [sp, #364]	; 0x16c
   6be44:	str	r6, [sp, #360]	; 0x168
   6be48:	ldr	r2, [r1, r2, lsl #4]
   6be4c:	ldr	r1, [fp, #16]
   6be50:	mov	r0, r6
   6be54:	str	r1, [sp]
   6be58:	ldr	r1, [pc, #1368]	; 6c3b8 <fputs@plt+0x5b2a4>
   6be5c:	add	r1, pc, r1
   6be60:	bl	42ec4 <fputs@plt+0x31db0>
   6be64:	subs	r5, r0, #0
   6be68:	beq	6fe0c <fputs@plt+0x5ecf8>
   6be6c:	ldr	r2, [pc, #1352]	; 6c3bc <fputs@plt+0x5b2a8>
   6be70:	mov	r3, #1
   6be74:	mov	r4, #0
   6be78:	strb	r3, [r6, #149]	; 0x95
   6be7c:	add	r2, pc, r2
   6be80:	add	r3, sp, #360	; 0x168
   6be84:	str	r4, [sp]
   6be88:	mov	r1, r5
   6be8c:	mov	r0, r6
   6be90:	str	r4, [sp, #372]	; 0x174
   6be94:	bl	7545c <fputs@plt+0x64348>
   6be98:	subs	r3, r0, #0
   6be9c:	str	r3, [sp, #32]
   6bea0:	beq	6eea8 <fputs@plt+0x5dd94>
   6bea4:	mov	r1, r5
   6bea8:	ldr	r5, [sp, #28]
   6beac:	str	sl, [sp, #48]	; 0x30
   6beb0:	mov	r0, r5
   6beb4:	ldr	sl, [sp, #40]	; 0x28
   6beb8:	bl	1d100 <fputs@plt+0xbfec>
   6bebc:	strb	r4, [r5, #149]	; 0x95
   6bec0:	ldr	r0, [sp, #28]
   6bec4:	bl	242c0 <fputs@plt+0x131ac>
   6bec8:	ldr	r3, [sp, #32]
   6becc:	cmp	r3, #7
   6bed0:	beq	6de40 <fputs@plt+0x5cd2c>
   6bed4:	ldr	r3, [sp, #56]	; 0x38
   6bed8:	ldr	r0, [sl, #44]	; 0x2c
   6bedc:	sub	r4, fp, r3
   6bee0:	asr	r4, r4, #2
   6bee4:	add	r3, r4, r4, lsl #1
   6bee8:	add	r3, r3, r3, lsl #4
   6beec:	add	r3, r3, r3, lsl #8
   6bef0:	add	r3, r3, r3, lsl #16
   6bef4:	add	r4, r4, r3, lsl #2
   6bef8:	b	6978c <fputs@plt+0x58678>
   6befc:	ldr	r3, [fp, #8]
   6bf00:	ldr	r2, [sp, #40]	; 0x28
   6bf04:	add	r3, r3, r3, lsl #2
   6bf08:	ldr	r5, [r2, #8]
   6bf0c:	ldr	r2, [pc, #1168]	; 6c3a4 <fputs@plt+0x5b290>
   6bf10:	add	r5, r5, r3, lsl #3
   6bf14:	ldrh	r3, [r5, #8]
   6bf18:	and	r2, r2, r3
   6bf1c:	cmp	r2, #0
   6bf20:	moveq	r3, #4
   6bf24:	strheq	r3, [r5, #8]
   6bf28:	bne	6ffa0 <fputs@plt+0x5ee8c>
   6bf2c:	add	r4, sp, #544	; 0x220
   6bf30:	mov	r3, #0
   6bf34:	str	r3, [r4, #-184]!	; 0xffffff48
   6bf38:	ldr	r3, [sp, #28]
   6bf3c:	ldr	r1, [fp, #4]
   6bf40:	cmp	r8, #122	; 0x7a
   6bf44:	ldr	r3, [r3, #16]
   6bf48:	movne	r2, #2
   6bf4c:	add	r3, r3, r1, lsl #4
   6bf50:	moveq	r2, #1
   6bf54:	ldr	r3, [r3, #4]
   6bf58:	mov	r1, r4
   6bf5c:	mov	r0, r3
   6bf60:	ldm	r3, {r3, ip}
   6bf64:	str	r3, [ip, #4]
   6bf68:	bl	50c98 <fputs@plt+0x3fb84>
   6bf6c:	subs	r3, r0, #0
   6bf70:	str	r3, [sp, #32]
   6bf74:	bne	72cc0 <fputs@plt+0x61bac>
   6bf78:	ldr	r2, [sp, #360]	; 0x168
   6bf7c:	asr	r3, r2, #31
   6bf80:	strd	r2, [r5]
   6bf84:	b	69cb0 <fputs@plt+0x58b9c>
   6bf88:	ldr	r3, [sp, #40]	; 0x28
   6bf8c:	ldr	r2, [fp, #4]
   6bf90:	ldr	r3, [r3, #56]	; 0x38
   6bf94:	ldr	r3, [r3, r2, lsl #2]
   6bf98:	ldrb	r2, [r3]
   6bf9c:	cmp	r2, #1
   6bfa0:	beq	708b0 <fputs@plt+0x5f79c>
   6bfa4:	ldr	r3, [r3, #16]
   6bfa8:	mov	r2, #0
   6bfac:	ldr	r1, [r3, #52]	; 0x34
   6bfb0:	ldr	r0, [r3]
   6bfb4:	bl	50c0c <fputs@plt+0x3faf8>
   6bfb8:	subs	r3, r0, #0
   6bfbc:	str	r3, [sp, #32]
   6bfc0:	beq	69cb0 <fputs@plt+0x58b9c>
   6bfc4:	ldr	r3, [sp, #56]	; 0x38
   6bfc8:	str	sl, [sp, #48]	; 0x30
   6bfcc:	sub	r4, fp, r3
   6bfd0:	ldr	sl, [sp, #40]	; 0x28
   6bfd4:	asr	r4, r4, #2
   6bfd8:	add	r3, r4, r4, lsl #1
   6bfdc:	ldr	r0, [sl, #44]	; 0x2c
   6bfe0:	add	r3, r3, r3, lsl #4
   6bfe4:	add	r3, r3, r3, lsl #8
   6bfe8:	add	r3, r3, r3, lsl #16
   6bfec:	add	r4, r4, r3, lsl #2
   6bff0:	b	6978c <fputs@plt+0x58678>
   6bff4:	mov	r3, #0
   6bff8:	str	r3, [sp, #360]	; 0x168
   6bffc:	ldr	r3, [sp, #28]
   6c000:	ldr	r1, [fp, #8]
   6c004:	ldr	r2, [fp, #12]
   6c008:	ldr	r3, [r3, #16]
   6c00c:	cmp	r2, #0
   6c010:	add	r3, r3, r1, lsl #4
   6c014:	addne	r2, sp, #360	; 0x168
   6c018:	ldr	r0, [r3, #4]
   6c01c:	ldr	r1, [fp, #4]
   6c020:	bl	50c0c <fputs@plt+0x3faf8>
   6c024:	ldr	r3, [fp, #12]
   6c028:	cmp	r3, #0
   6c02c:	str	r0, [sp, #32]
   6c030:	beq	6c068 <fputs@plt+0x5af54>
   6c034:	ldr	r1, [sp, #40]	; 0x28
   6c038:	ldr	ip, [sp, #360]	; 0x168
   6c03c:	ldr	r2, [r1, #92]	; 0x5c
   6c040:	add	r2, r2, ip
   6c044:	str	r2, [r1, #92]	; 0x5c
   6c048:	ble	6c068 <fputs@plt+0x5af54>
   6c04c:	add	r3, r3, r3, lsl #2
   6c050:	ldr	r2, [sp, #44]	; 0x2c
   6c054:	lsl	r3, r3, #3
   6c058:	ldrd	r0, [r2, r3]
   6c05c:	adds	r0, r0, ip
   6c060:	adc	r1, r1, ip, asr #31
   6c064:	strd	r0, [r2, r3]
   6c068:	ldr	r3, [sp, #32]
   6c06c:	cmp	r3, #0
   6c070:	beq	69cb0 <fputs@plt+0x58b9c>
   6c074:	ldr	r3, [sp, #56]	; 0x38
   6c078:	str	sl, [sp, #48]	; 0x30
   6c07c:	sub	r4, fp, r3
   6c080:	ldr	sl, [sp, #40]	; 0x28
   6c084:	asr	r4, r4, #2
   6c088:	add	r3, r4, r4, lsl #1
   6c08c:	ldr	r0, [sl, #44]	; 0x2c
   6c090:	add	r3, r3, r3, lsl #4
   6c094:	add	r3, r3, r3, lsl #8
   6c098:	add	r3, r3, r3, lsl #16
   6c09c:	add	r4, r4, r3, lsl #2
   6c0a0:	b	6978c <fputs@plt+0x58678>
   6c0a4:	ldr	r3, [fp, #8]
   6c0a8:	ldr	r2, [sp, #40]	; 0x28
   6c0ac:	add	r3, r3, r3, lsl #2
   6c0b0:	ldr	r9, [r2, #8]
   6c0b4:	ldr	r2, [pc, #744]	; 6c3a4 <fputs@plt+0x5b290>
   6c0b8:	add	r9, r9, r3, lsl #3
   6c0bc:	ldrh	r3, [r9, #8]
   6c0c0:	and	r2, r2, r3
   6c0c4:	cmp	r2, #0
   6c0c8:	moveq	r3, #4
   6c0cc:	strheq	r3, [r9, #8]
   6c0d0:	bne	707f0 <fputs@plt+0x5f6dc>
   6c0d4:	ldr	r2, [sp, #28]
   6c0d8:	ldr	r3, [r2, #168]	; 0xa8
   6c0dc:	ldr	r2, [r2, #156]	; 0x9c
   6c0e0:	add	r3, r3, #1
   6c0e4:	cmp	r2, r3
   6c0e8:	mov	r3, #1
   6c0ec:	strh	r3, [r9, #8]
   6c0f0:	bgt	72bac <fputs@plt+0x61a98>
   6c0f4:	ldr	r3, [fp, #12]
   6c0f8:	mov	r2, #0
   6c0fc:	mov	r1, r3
   6c100:	str	r3, [sp, #80]	; 0x50
   6c104:	ldr	r3, [sp, #28]
   6c108:	lsl	r1, r1, #4
   6c10c:	str	r1, [sp, #96]	; 0x60
   6c110:	ldr	r3, [r3, #16]
   6c114:	ldr	r6, [fp, #4]
   6c118:	add	r3, r3, r1
   6c11c:	ldr	r5, [r3, #4]
   6c120:	ldm	r5, {r1, r7}
   6c124:	ldr	r3, [r7, #8]
   6c128:	str	r1, [r7, #4]
   6c12c:	cmp	r3, r2
   6c130:	str	r2, [sp, #288]	; 0x120
   6c134:	beq	71bf8 <fputs@plt+0x60ae4>
   6c138:	ldr	r3, [sp, #56]	; 0x38
   6c13c:	mov	r2, #0
   6c140:	sub	r4, fp, r3
   6c144:	mov	r3, #0
   6c148:	asr	r4, r4, #2
   6c14c:	strd	r2, [r9]
   6c150:	mov	r2, #4
   6c154:	add	r3, r4, r4, lsl #1
   6c158:	str	sl, [sp, #48]	; 0x30
   6c15c:	add	r3, r3, r3, lsl r2
   6c160:	ldr	sl, [sp, #40]	; 0x28
   6c164:	add	r3, r3, r3, lsl #8
   6c168:	strh	r2, [r9, #8]
   6c16c:	add	r3, r3, r3, lsl #16
   6c170:	ldr	r2, [pc, #584]	; 6c3c0 <fputs@plt+0x5b2ac>
   6c174:	ldr	r0, [sl, #44]	; 0x2c
   6c178:	str	r2, [sp, #32]
   6c17c:	add	r4, r4, r3, lsl #2
   6c180:	b	6978c <fputs@plt+0x58678>
   6c184:	ldr	r3, [sp, #40]	; 0x28
   6c188:	ldr	r2, [fp, #4]
   6c18c:	add	r4, sp, #544	; 0x220
   6c190:	ldr	r3, [r3, #56]	; 0x38
   6c194:	mov	r6, #0
   6c198:	ldr	r5, [r3, r2, lsl #2]
   6c19c:	ldr	r0, [r5, #16]
   6c1a0:	str	r6, [r4, #-184]!	; 0xffffff48
   6c1a4:	mov	r1, r4
   6c1a8:	bl	4bdb0 <fputs@plt+0x3ac9c>
   6c1ac:	ldr	r2, [sp, #360]	; 0x168
   6c1b0:	strb	r6, [r5, #3]
   6c1b4:	strb	r2, [r5, #2]
   6c1b8:	ldr	r3, [fp, #12]
   6c1bc:	str	r6, [r5, #56]	; 0x38
   6c1c0:	str	r3, [r5, #28]
   6c1c4:	subs	r3, r0, #0
   6c1c8:	str	r3, [sp, #32]
   6c1cc:	bne	72bec <fputs@plt+0x61ad8>
   6c1d0:	ldr	r3, [fp, #8]
   6c1d4:	cmp	r2, r6
   6c1d8:	cmpne	r3, r6
   6c1dc:	bgt	6b12c <fputs@plt+0x5a018>
   6c1e0:	b	69cb0 <fputs@plt+0x58b9c>
   6c1e4:	ldr	r3, [sp, #40]	; 0x28
   6c1e8:	ldr	r2, [fp, #4]
   6c1ec:	ldr	r3, [r3, #56]	; 0x38
   6c1f0:	ldr	r4, [r3, r2, lsl #2]
   6c1f4:	ldr	r3, [r4, #16]
   6c1f8:	ldrb	r3, [r3, #66]	; 0x42
   6c1fc:	cmp	r3, #1
   6c200:	beq	6e404 <fputs@plt+0x5d2f0>
   6c204:	mov	r0, r4
   6c208:	bl	5217c <fputs@plt+0x41068>
   6c20c:	subs	r3, r0, #0
   6c210:	str	r3, [sp, #32]
   6c214:	beq	6e404 <fputs@plt+0x5d2f0>
   6c218:	ldr	r3, [sp, #56]	; 0x38
   6c21c:	str	sl, [sp, #48]	; 0x30
   6c220:	sub	r4, fp, r3
   6c224:	ldr	sl, [sp, #40]	; 0x28
   6c228:	asr	r4, r4, #2
   6c22c:	add	r3, r4, r4, lsl #1
   6c230:	ldr	r0, [sl, #44]	; 0x2c
   6c234:	add	r3, r3, r3, lsl #4
   6c238:	add	r3, r3, r3, lsl #8
   6c23c:	add	r3, r3, r3, lsl #16
   6c240:	add	r4, r4, r3, lsl #2
   6c244:	b	6978c <fputs@plt+0x58678>
   6c248:	ldr	r3, [sp, #40]	; 0x28
   6c24c:	ldr	r1, [fp, #4]
   6c250:	mov	r0, #0
   6c254:	ldr	r3, [r3, #56]	; 0x38
   6c258:	ldr	r2, [fp, #12]
   6c25c:	ldr	ip, [sp, #44]	; 0x2c
   6c260:	ldr	r4, [r3, r1, lsl #2]
   6c264:	add	r5, sp, #288	; 0x120
   6c268:	add	r1, sp, #360	; 0x168
   6c26c:	ldr	r6, [r4, #16]
   6c270:	ldr	lr, [r4, #24]
   6c274:	strb	r0, [sp, #370]	; 0x172
   6c278:	ldr	r3, [fp, #8]
   6c27c:	stm	sp, {r0, r5}
   6c280:	mov	r0, r6
   6c284:	add	r3, r3, r3, lsl #2
   6c288:	str	lr, [sp, #360]	; 0x168
   6c28c:	add	ip, ip, r3, lsl #3
   6c290:	add	r3, sp, #368	; 0x170
   6c294:	str	ip, [sp, #364]	; 0x16c
   6c298:	strh	r2, [r3]
   6c29c:	mov	r3, #0
   6c2a0:	mov	r2, #0
   6c2a4:	bl	51354 <fputs@plt+0x40240>
   6c2a8:	subs	r3, r0, #0
   6c2ac:	str	r3, [sp, #32]
   6c2b0:	bne	731b0 <fputs@plt+0x6209c>
   6c2b4:	ldr	r3, [sp, #288]	; 0x120
   6c2b8:	cmp	r3, #0
   6c2bc:	beq	70938 <fputs@plt+0x5f824>
   6c2c0:	mov	r3, #0
   6c2c4:	str	r3, [r4, #56]	; 0x38
   6c2c8:	b	69cb0 <fputs@plt+0x58b9c>
   6c2cc:	ldr	r3, [sp, #40]	; 0x28
   6c2d0:	ldr	r2, [fp, #4]
   6c2d4:	add	r5, sp, #544	; 0x220
   6c2d8:	ldr	r3, [r3, #56]	; 0x38
   6c2dc:	cmp	r8, #115	; 0x73
   6c2e0:	ldr	r1, [sp, #44]	; 0x2c
   6c2e4:	ldr	r2, [r3, r2, lsl #2]
   6c2e8:	ldr	r3, [r2, #24]
   6c2ec:	str	r3, [r5, #-256]!	; 0xffffff00
   6c2f0:	ldr	r3, [fp, #16]
   6c2f4:	strh	r3, [r5, #8]
   6c2f8:	mvnls	r3, #0
   6c2fc:	movhi	r3, #0
   6c300:	strb	r3, [sp, #298]	; 0x12a
   6c304:	ldr	r3, [fp, #12]
   6c308:	add	r3, r3, r3, lsl #2
   6c30c:	add	r3, r1, r3, lsl #3
   6c310:	str	r3, [sp, #292]	; 0x124
   6c314:	ldr	r8, [r2, #16]
   6c318:	mov	r0, r8
   6c31c:	bl	1c490 <fputs@plt+0xb37c>
   6c320:	ldrd	r2, [r8, #16]
   6c324:	mov	r1, #0
   6c328:	mvn	r0, #-2147483647	; 0x80000001
   6c32c:	subs	r6, r2, #1
   6c330:	sbc	r7, r3, #0
   6c334:	cmp	r7, r1
   6c338:	cmpeq	r6, r0
   6c33c:	bhi	6f990 <fputs@plt+0x5e87c>
   6c340:	ldr	ip, [sp, #28]
   6c344:	mov	r6, #0
   6c348:	str	ip, [sp, #392]	; 0x188
   6c34c:	add	ip, sp, #368	; 0x170
   6c350:	add	r4, sp, #360	; 0x168
   6c354:	str	r4, [sp]
   6c358:	mov	r3, #1
   6c35c:	mov	r0, r8
   6c360:	mov	r1, r6
   6c364:	strh	r6, [ip]
   6c368:	str	r6, [sp, #384]	; 0x180
   6c36c:	bl	52a70 <fputs@plt+0x4195c>
   6c370:	subs	r3, r0, #0
   6c374:	str	r3, [sp, #32]
   6c378:	beq	6f09c <fputs@plt+0x5df88>
   6c37c:	ldrb	r3, [fp]
   6c380:	tst	r3, #1
   6c384:	ldr	r3, [sp, #32]
   6c388:	rsbeq	r6, r6, #0
   6c38c:	addne	r6, r6, #1
   6c390:	cmp	r3, #0
   6c394:	bne	73088 <fputs@plt+0x61f74>
   6c398:	cmp	r6, #0
   6c39c:	bgt	6c7b8 <fputs@plt+0x5b6a4>
   6c3a0:	b	69cb0 <fputs@plt+0x58b9c>
   6c3a4:	andeq	r2, r0, r0, ror #8
   6c3a8:	blcc	fe71ebb0 <fputs@plt+0xfe70da9c>
   6c3ac:	andeq	r0, r0, r4, lsr #2
   6c3b0:	muleq	r2, r8, r7
   6c3b4:	andeq	r9, r2, r4, lsr #15
   6c3b8:	andeq	r9, r2, ip, ror #17
   6c3bc:	andeq	sp, r1, r4, lsr #3
   6c3c0:	andeq	r0, r0, r6, lsl #2
   6c3c4:			; <UNDEFINED> instruction: 0x00028ab8
   6c3c8:	andeq	r8, r2, r8, lsl #18
   6c3cc:	andeq	r8, r2, ip, lsl r8
   6c3d0:	andeq	r2, r0, r0, ror #8
   6c3d4:	andeq	r3, r2, ip, ror #21
   6c3d8:	andeq	r3, r1, r7, asr #5
   6c3dc:	ldr	r5, [fp, #4]
   6c3e0:	ldr	r4, [fp, #12]
   6c3e4:	ldr	r3, [sp, #44]	; 0x2c
   6c3e8:	add	r5, r5, r5, lsl #2
   6c3ec:	add	r4, r4, r4, lsl #2
   6c3f0:	add	r5, r3, r5, lsl #3
   6c3f4:	add	r4, r3, r4, lsl #3
   6c3f8:	ldrh	r7, [r5, #8]
   6c3fc:	ldrh	r6, [r4, #8]
   6c400:	orr	r3, r7, r6
   6c404:	ands	r1, r3, #1
   6c408:	ldrb	r3, [fp, #3]
   6c40c:	bne	6eb14 <fputs@plt+0x5da00>
   6c410:	and	r3, r3, #71	; 0x47
   6c414:	cmp	r3, #66	; 0x42
   6c418:	bls	70c10 <fputs@plt+0x5fafc>
   6c41c:	and	r3, r7, #14
   6c420:	cmp	r3, #2
   6c424:	beq	72b34 <fputs@plt+0x61a20>
   6c428:	and	r3, r6, #14
   6c42c:	cmp	r3, #2
   6c430:	beq	72b24 <fputs@plt+0x61a10>
   6c434:	tst	r7, #16384	; 0x4000
   6c438:	bne	7164c <fputs@plt+0x60538>
   6c43c:	tst	r6, #16384	; 0x4000
   6c440:	bne	714b0 <fputs@plt+0x6039c>
   6c444:	ldr	r2, [fp, #16]
   6c448:	mov	r1, r5
   6c44c:	mov	r0, r4
   6c450:	bl	343d0 <fputs@plt+0x232bc>
   6c454:	ldrb	r8, [fp]
   6c458:	ldrb	r3, [fp, #3]
   6c45c:	sub	r8, r8, #78	; 0x4e
   6c460:	cmp	r8, #4
   6c464:	addls	pc, pc, r8, lsl #2
   6c468:	b	6f1b8 <fputs@plt+0x5e0a4>
   6c46c:	b	6f234 <fputs@plt+0x5e120>
   6c470:	b	6f228 <fputs@plt+0x5e114>
   6c474:	b	6f218 <fputs@plt+0x5e104>
   6c478:	b	6f208 <fputs@plt+0x5e0f4>
   6c47c:	b	6f1bc <fputs@plt+0x5e0a8>
   6c480:	ldr	r4, [fp, #4]
   6c484:	ldr	r3, [sp, #44]	; 0x2c
   6c488:	add	r4, r4, r4, lsl #2
   6c48c:	add	r4, r3, r4, lsl #3
   6c490:	ldrh	r3, [r4, #8]
   6c494:	ands	r2, r3, #12
   6c498:	str	r2, [sp, #96]	; 0x60
   6c49c:	bne	6c4b4 <fputs@plt+0x5b3a0>
   6c4a0:	tst	r3, #18
   6c4a4:	beq	6c4b4 <fputs@plt+0x5b3a0>
   6c4a8:	mov	r0, r4
   6c4ac:	bl	186f0 <fputs@plt+0x75dc>
   6c4b0:	str	r0, [sp, #96]	; 0x60
   6c4b4:	ldr	r5, [fp, #8]
   6c4b8:	ldr	r3, [sp, #44]	; 0x2c
   6c4bc:	add	r5, r5, r5, lsl #2
   6c4c0:	add	r5, r3, r5, lsl #3
   6c4c4:	ldrh	r3, [r5, #8]
   6c4c8:	ands	r7, r3, #12
   6c4cc:	bne	6c4e8 <fputs@plt+0x5b3d4>
   6c4d0:	tst	r3, #18
   6c4d4:	beq	6c4e8 <fputs@plt+0x5b3d4>
   6c4d8:	mov	r0, r5
   6c4dc:	bl	186f0 <fputs@plt+0x75dc>
   6c4e0:	ldrh	r3, [r5, #8]
   6c4e4:	mov	r7, r0
   6c4e8:	ldrh	r2, [r4, #8]
   6c4ec:	ldr	r6, [fp, #12]
   6c4f0:	orr	r3, r3, r2
   6c4f4:	add	r6, r6, r6, lsl #2
   6c4f8:	tst	r3, #1
   6c4fc:	ldr	r3, [sp, #44]	; 0x2c
   6c500:	add	r6, r3, r6, lsl #3
   6c504:	bne	6e26c <fputs@plt+0x5d158>
   6c508:	ldr	r3, [sp, #96]	; 0x60
   6c50c:	and	r3, r3, #4
   6c510:	ands	r3, r7, r3
   6c514:	beq	714c4 <fputs@plt+0x603b0>
   6c518:	ldrb	r3, [fp]
   6c51c:	ldrd	r0, [r5]
   6c520:	ldrd	r8, [r4]
   6c524:	sub	r3, r3, #89	; 0x59
   6c528:	strd	r0, [sp, #80]	; 0x50
   6c52c:	cmp	r3, #3
   6c530:	addls	pc, pc, r3, lsl #2
   6c534:	b	71bc8 <fputs@plt+0x60ab4>
   6c538:	b	6f2b4 <fputs@plt+0x5e1a0>
   6c53c:	b	6f268 <fputs@plt+0x5e154>
   6c540:	b	6f350 <fputs@plt+0x5e23c>
   6c544:	b	6f300 <fputs@plt+0x5e1ec>
   6c548:	ldr	r5, [fp, #4]
   6c54c:	ldr	r3, [fp, #8]
   6c550:	ldr	r1, [sp, #44]	; 0x2c
   6c554:	add	r5, r5, r5, lsl #2
   6c558:	add	r3, r3, r3, lsl #2
   6c55c:	add	r5, r1, r5, lsl #3
   6c560:	add	r0, r1, r3, lsl #3
   6c564:	ldr	r4, [fp, #12]
   6c568:	ldrh	r3, [r5, #8]
   6c56c:	ldrh	r2, [r0, #8]
   6c570:	add	r4, r4, r4, lsl #2
   6c574:	orr	r3, r3, r2
   6c578:	tst	r3, #1
   6c57c:	add	r4, r1, r4, lsl #3
   6c580:	beq	70610 <fputs@plt+0x5f4fc>
   6c584:	ldrh	r2, [r4, #8]
   6c588:	ldr	r3, [pc, #-448]	; 6c3d0 <fputs@plt+0x5b2bc>
   6c58c:	and	r3, r3, r2
   6c590:	cmp	r3, #0
   6c594:	moveq	r3, #1
   6c598:	strheq	r3, [r4, #8]
   6c59c:	beq	69cb0 <fputs@plt+0x58b9c>
   6c5a0:	mov	r0, r4
   6c5a4:	bl	22380 <fputs@plt+0x1126c>
   6c5a8:	b	69cb0 <fputs@plt+0x58b9c>
   6c5ac:	ldr	r3, [fp, #4]
   6c5b0:	ldr	r2, [sp, #44]	; 0x2c
   6c5b4:	add	r3, r3, r3, lsl #2
   6c5b8:	add	r3, r2, r3, lsl #3
   6c5bc:	ldrh	r3, [r3, #8]
   6c5c0:	tst	r3, #1
   6c5c4:	beq	69cb0 <fputs@plt+0x58b9c>
   6c5c8:	b	6c7b8 <fputs@plt+0x5b6a4>
   6c5cc:	ldr	r3, [sp, #40]	; 0x28
   6c5d0:	ldr	r0, [fp, #8]
   6c5d4:	ldr	r2, [fp, #4]
   6c5d8:	ldr	r3, [r3, #56]	; 0x38
   6c5dc:	add	r0, r0, r0, lsl #2
   6c5e0:	ldr	r1, [sp, #44]	; 0x2c
   6c5e4:	cmp	r8, #75	; 0x4b
   6c5e8:	add	r0, r1, r0, lsl #3
   6c5ec:	ldr	r4, [r3, r2, lsl #2]
   6c5f0:	beq	70a4c <fputs@plt+0x5f938>
   6c5f4:	ldr	r6, [fp, #12]
   6c5f8:	asr	r7, r6, #31
   6c5fc:	ldrb	r3, [fp, #3]
   6c600:	tst	r3, #1
   6c604:	ldrne	r1, [sp, #40]	; 0x28
   6c608:	movne	r2, r1
   6c60c:	ldrne	r2, [r2, #92]	; 0x5c
   6c610:	addne	r2, r2, #1
   6c614:	strne	r2, [r1, #92]	; 0x5c
   6c618:	tst	r3, #2
   6c61c:	bne	6eb00 <fputs@plt+0x5d9ec>
   6c620:	ldrh	r2, [r0, #8]
   6c624:	tst	r2, #1
   6c628:	movne	r1, #0
   6c62c:	movne	ip, r1
   6c630:	ldreq	lr, [r0, #16]
   6c634:	ldreq	ip, [r0, #12]
   6c638:	strne	r1, [r0, #16]
   6c63c:	strne	r1, [r0, #12]
   6c640:	movne	lr, ip
   6c644:	ands	r1, r3, #16
   6c648:	lsr	r3, r3, #3
   6c64c:	ldrne	r1, [r4, #28]
   6c650:	ands	r2, r2, #16384	; 0x4000
   6c654:	and	r3, r3, #1
   6c658:	ldrne	r2, [r0]
   6c65c:	ldr	r0, [r4, #16]
   6c660:	str	r3, [sp, #12]
   6c664:	str	r1, [sp, #16]
   6c668:	str	r2, [sp, #8]
   6c66c:	mov	r3, r7
   6c670:	str	ip, [sp, #4]
   6c674:	str	lr, [sp]
   6c678:	mov	r2, r6
   6c67c:	mov	r1, #0
   6c680:	bl	52244 <fputs@plt+0x41130>
   6c684:	mov	r3, #0
   6c688:	strb	r3, [r4, #3]
   6c68c:	str	r3, [r4, #56]	; 0x38
   6c690:	subs	r3, r0, #0
   6c694:	str	r3, [sp, #32]
   6c698:	bne	730b8 <fputs@plt+0x61fa4>
   6c69c:	ldr	r0, [sp, #28]
   6c6a0:	ldr	r5, [r0, #216]	; 0xd8
   6c6a4:	cmp	r5, #0
   6c6a8:	beq	69cb0 <fputs@plt+0x58b9c>
   6c6ac:	ldr	r3, [fp, #16]
   6c6b0:	cmp	r3, #0
   6c6b4:	beq	69cb0 <fputs@plt+0x58b9c>
   6c6b8:	ldrb	r1, [fp, #3]
   6c6bc:	ldrsb	ip, [r4, #1]
   6c6c0:	ldr	r2, [r0, #16]
   6c6c4:	tst	r1, #4
   6c6c8:	ldr	r0, [r0, #212]	; 0xd4
   6c6cc:	ldr	r2, [r2, ip, lsl #4]
   6c6d0:	moveq	r1, #18
   6c6d4:	movne	r1, #23
   6c6d8:	strd	r6, [sp]
   6c6dc:	blx	r5
   6c6e0:	b	69cb0 <fputs@plt+0x58b9c>
   6c6e4:	ldr	r3, [fp, #4]
   6c6e8:	ldr	r2, [sp, #44]	; 0x2c
   6c6ec:	add	r3, r3, r3, lsl #2
   6c6f0:	add	r3, r2, r3, lsl #3
   6c6f4:	ldrh	r3, [r3, #8]
   6c6f8:	tst	r3, #1
   6c6fc:	bne	69cb0 <fputs@plt+0x58b9c>
   6c700:	b	6c7b8 <fputs@plt+0x5b6a4>
   6c704:	ldr	r2, [fp, #4]
   6c708:	ldr	r4, [fp, #12]
   6c70c:	ldr	r0, [sp, #44]	; 0x2c
   6c710:	sub	r4, r4, #1
   6c714:	add	r2, r2, r2, lsl #2
   6c718:	asr	r5, r4, #31
   6c71c:	lsl	r2, r2, #3
   6c720:	mov	r1, #4
   6c724:	strd	r4, [r0, r2]
   6c728:	ldr	r3, [fp, #8]
   6c72c:	add	r2, r0, r2
   6c730:	cmp	r3, #0
   6c734:	strh	r1, [r2, #8]
   6c738:	bne	6b12c <fputs@plt+0x5a018>
   6c73c:	b	69cb0 <fputs@plt+0x58b9c>
   6c740:	ldr	r3, [fp, #4]
   6c744:	ldr	r1, [sp, #44]	; 0x2c
   6c748:	mov	r2, #128	; 0x80
   6c74c:	add	r3, r3, r3, lsl #2
   6c750:	ldr	fp, [r1, r3, lsl #3]
   6c754:	add	r3, r1, r3, lsl #3
   6c758:	add	fp, fp, fp, lsl #2
   6c75c:	strh	r2, [r3, #8]
   6c760:	ldr	r3, [sp, #56]	; 0x38
   6c764:	add	fp, r3, fp, lsl #2
   6c768:	b	69cb0 <fputs@plt+0x58b9c>
   6c76c:	ldr	r3, [sp, #56]	; 0x38
   6c770:	mov	r0, #4
   6c774:	sub	r2, fp, r3
   6c778:	ldr	r1, [fp, #4]
   6c77c:	asr	r2, r2, #2
   6c780:	ldr	lr, [sp, #44]	; 0x2c
   6c784:	add	r3, r2, r2, lsl #1
   6c788:	add	r1, r1, r1, lsl #2
   6c78c:	add	r3, r3, r3, lsl r0
   6c790:	lsl	r1, r1, #3
   6c794:	add	r3, r3, r3, lsl #8
   6c798:	add	ip, lr, r1
   6c79c:	add	r3, r3, r3, lsl #16
   6c7a0:	strh	r0, [ip, #8]
   6c7a4:	add	r3, r2, r3, lsl #2
   6c7a8:	mov	r2, r3
   6c7ac:	mov	ip, lr
   6c7b0:	asr	r3, r3, #31
   6c7b4:	strd	r2, [lr, r1]
   6c7b8:	ldr	r3, [fp, #8]
   6c7bc:	b	6b12c <fputs@plt+0x5a018>
   6c7c0:	ldr	r3, [fp, #16]
   6c7c4:	ldr	r4, [r3, #8]
   6c7c8:	cmp	r4, #0
   6c7cc:	beq	72718 <fputs@plt+0x61604>
   6c7d0:	ldr	r3, [r4]
   6c7d4:	cmp	r3, #0
   6c7d8:	beq	72718 <fputs@plt+0x61604>
   6c7dc:	ldr	r5, [r3, #52]	; 0x34
   6c7e0:	ldr	r1, [fp, #8]
   6c7e4:	cmp	r5, #0
   6c7e8:	beq	69cb0 <fputs@plt+0x58b9c>
   6c7ec:	ldr	r2, [sp, #28]
   6c7f0:	ldr	r3, [fp, #12]
   6c7f4:	ldr	r0, [sp, #44]	; 0x2c
   6c7f8:	ldrb	r6, [r2, #74]	; 0x4a
   6c7fc:	ldr	r2, [sp, #40]	; 0x28
   6c800:	add	r3, r3, r3, lsl #2
   6c804:	cmp	r1, #0
   6c808:	ldr	r2, [r2, #12]
   6c80c:	add	r3, r0, r3, lsl #3
   6c810:	addgt	ip, r2, r1, lsl #2
   6c814:	movgt	r0, r2
   6c818:	ble	6c82c <fputs@plt+0x5b718>
   6c81c:	str	r3, [r0], #4
   6c820:	cmp	ip, r0
   6c824:	add	r3, r3, #40	; 0x28
   6c828:	bne	6c81c <fputs@plt+0x5b708>
   6c82c:	ldrb	r3, [fp, #3]
   6c830:	ldr	r7, [sp, #28]
   6c834:	mov	r0, r4
   6c838:	strb	r3, [r7, #74]	; 0x4a
   6c83c:	add	r3, sp, #360	; 0x168
   6c840:	blx	r5
   6c844:	ldr	r3, [sp, #40]	; 0x28
   6c848:	strb	r6, [r7, #74]	; 0x4a
   6c84c:	add	r2, r4, #8
   6c850:	add	r1, r3, #44	; 0x2c
   6c854:	mov	r5, r0
   6c858:	str	r0, [sp, #32]
   6c85c:	mov	r0, r3
   6c860:	bl	25f20 <fputs@plt+0x14e0c>
   6c864:	cmp	r5, #0
   6c868:	beq	6edbc <fputs@plt+0x5dca8>
   6c86c:	ldrb	r3, [sp, #32]
   6c870:	cmp	r3, #19
   6c874:	bne	71854 <fputs@plt+0x60740>
   6c878:	ldr	r3, [fp, #16]
   6c87c:	ldrb	r3, [r3, #16]
   6c880:	cmp	r3, #0
   6c884:	beq	71854 <fputs@plt+0x60740>
   6c888:	ldrb	r3, [fp, #3]
   6c88c:	cmp	r3, #4
   6c890:	beq	72994 <fputs@plt+0x61880>
   6c894:	str	sl, [sp, #48]	; 0x30
   6c898:	ldr	sl, [sp, #40]	; 0x28
   6c89c:	cmp	r3, #5
   6c8a0:	moveq	r3, #2
   6c8a4:	strb	r3, [sl, #86]	; 0x56
   6c8a8:	ldr	r3, [sp, #56]	; 0x38
   6c8ac:	ldr	r0, [sl, #44]	; 0x2c
   6c8b0:	sub	r4, fp, r3
   6c8b4:	asr	r4, r4, #2
   6c8b8:	add	r3, r4, r4, lsl #1
   6c8bc:	add	r3, r3, r3, lsl #4
   6c8c0:	add	r3, r3, r3, lsl #8
   6c8c4:	add	r3, r3, r3, lsl #16
   6c8c8:	add	r4, r4, r3, lsl #2
   6c8cc:	b	6978c <fputs@plt+0x58678>
   6c8d0:	ldr	r0, [sp, #40]	; 0x28
   6c8d4:	ldr	r1, [fp, #4]
   6c8d8:	ldr	r3, [fp, #12]
   6c8dc:	ldr	r2, [r0, #56]	; 0x38
   6c8e0:	ldr	r0, [r0, #12]
   6c8e4:	add	r3, r3, r3, lsl #2
   6c8e8:	ldr	r6, [r2, r1, lsl #2]
   6c8ec:	ldr	r1, [sp, #44]	; 0x2c
   6c8f0:	ldr	r4, [r6, #16]
   6c8f4:	add	r2, r1, r3, lsl #3
   6c8f8:	ldr	r1, [r1, r3, lsl #3]
   6c8fc:	ldr	r8, [r4]
   6c900:	ldr	r3, [r2, #40]	; 0x28
   6c904:	cmp	r3, #0
   6c908:	ldr	r7, [r8]
   6c90c:	addgt	r2, r2, #80	; 0x50
   6c910:	movgt	ip, r0
   6c914:	addgt	lr, r0, r3, lsl #2
   6c918:	ble	6c92c <fputs@plt+0x5b818>
   6c91c:	str	r2, [ip], #4
   6c920:	cmp	lr, ip
   6c924:	add	r2, r2, #40	; 0x28
   6c928:	bne	6c91c <fputs@plt+0x5b808>
   6c92c:	ldr	r2, [fp, #16]
   6c930:	str	r0, [sp]
   6c934:	mov	r0, r4
   6c938:	ldr	r5, [r7, #32]
   6c93c:	blx	r5
   6c940:	ldr	r3, [sp, #40]	; 0x28
   6c944:	add	r2, r8, #8
   6c948:	add	r1, r3, #44	; 0x2c
   6c94c:	mov	r5, r0
   6c950:	mov	r0, r3
   6c954:	bl	25f20 <fputs@plt+0x14e0c>
   6c958:	cmp	r5, #0
   6c95c:	bne	72fc8 <fputs@plt+0x61eb4>
   6c960:	ldr	r3, [r7, #40]	; 0x28
   6c964:	mov	r0, r4
   6c968:	blx	r3
   6c96c:	strb	r5, [r6, #2]
   6c970:	subs	r3, r0, #0
   6c974:	str	r3, [sp, #32]
   6c978:	beq	69cb0 <fputs@plt+0x58b9c>
   6c97c:	ldr	r3, [fp, #8]
   6c980:	str	r5, [sp, #32]
   6c984:	b	6b12c <fputs@plt+0x5a018>
   6c988:	ldr	r3, [fp, #8]
   6c98c:	ldr	r2, [sp, #40]	; 0x28
   6c990:	add	r3, r3, r3, lsl #2
   6c994:	ldr	r4, [r2, #8]
   6c998:	ldr	r2, [pc, #-1488]	; 6c3d0 <fputs@plt+0x5b2bc>
   6c99c:	add	r4, r4, r3, lsl #3
   6c9a0:	ldrh	r3, [r4, #8]
   6c9a4:	and	r2, r2, r3
   6c9a8:	cmp	r2, #0
   6c9ac:	moveq	r3, #4
   6c9b0:	strheq	r3, [r4, #8]
   6c9b4:	bne	6feec <fputs@plt+0x5edd8>
   6c9b8:	ldr	r3, [sp, #28]
   6c9bc:	ldr	r2, [fp, #4]
   6c9c0:	ldr	r5, [fp, #12]
   6c9c4:	ldr	r3, [r3, #16]
   6c9c8:	cmn	r5, #1
   6c9cc:	add	r3, r3, r2, lsl #4
   6c9d0:	ldr	r8, [r3, #4]
   6c9d4:	ldr	r3, [r8, #4]
   6c9d8:	ldr	r6, [r3]
   6c9dc:	ldrb	r7, [r6, #5]
   6c9e0:	ldrb	r3, [r6, #17]
   6c9e4:	moveq	r5, r7
   6c9e8:	cmp	r3, #2
   6c9ec:	movhi	r5, r7
   6c9f0:	bhi	6ca14 <fputs@plt+0x5b900>
   6c9f4:	ldr	r3, [r6, #68]	; 0x44
   6c9f8:	ldr	r3, [r3]
   6c9fc:	cmp	r3, #0
   6ca00:	beq	6ca14 <fputs@plt+0x5b900>
   6ca04:	ldrd	r2, [r6, #80]	; 0x50
   6ca08:	cmp	r2, #1
   6ca0c:	sbcs	r3, r3, #0
   6ca10:	movge	r5, r7
   6ca14:	ldrb	r3, [r6, #16]
   6ca18:	cmp	r3, #0
   6ca1c:	bne	6e8a4 <fputs@plt+0x5d790>
   6ca20:	cmp	r5, #5
   6ca24:	bne	6e8ac <fputs@plt+0x5d798>
   6ca28:	ldr	r0, [r6, #176]	; 0xb0
   6ca2c:	cmp	r0, #0
   6ca30:	beq	70b6c <fputs@plt+0x5fa58>
   6ca34:	bl	10f58 <strlen@plt>
   6ca38:	bics	r3, r0, #-1073741824	; 0xc0000000
   6ca3c:	beq	70b6c <fputs@plt+0x5fa58>
   6ca40:	ldrb	r3, [r6, #14]
   6ca44:	cmp	r3, #0
   6ca48:	bne	70b6c <fputs@plt+0x5fa58>
   6ca4c:	ldrb	r3, [r6, #4]
   6ca50:	cmp	r3, #0
   6ca54:	bne	6ca78 <fputs@plt+0x5b964>
   6ca58:	ldr	r3, [r6, #64]	; 0x40
   6ca5c:	ldr	r3, [r3]
   6ca60:	ldr	r2, [r3]
   6ca64:	cmp	r2, #1
   6ca68:	ble	70b6c <fputs@plt+0x5fa58>
   6ca6c:	ldr	r3, [r3, #52]	; 0x34
   6ca70:	cmp	r3, #0
   6ca74:	beq	70b6c <fputs@plt+0x5fa58>
   6ca78:	cmp	r7, #5
   6ca7c:	movne	r9, #1
   6ca80:	movne	r3, #0
   6ca84:	beq	70b6c <fputs@plt+0x5fa58>
   6ca88:	ldr	r1, [sp, #28]
   6ca8c:	ldrb	r2, [r1, #67]	; 0x43
   6ca90:	cmp	r2, #0
   6ca94:	beq	732e0 <fputs@plt+0x621cc>
   6ca98:	ldr	r2, [r1, #156]	; 0x9c
   6ca9c:	cmp	r2, #1
   6caa0:	bgt	732e0 <fputs@plt+0x621cc>
   6caa4:	cmp	r3, #0
   6caa8:	bne	7272c <fputs@plt+0x61618>
   6caac:	cmp	r7, #4
   6cab0:	beq	7286c <fputs@plt+0x61758>
   6cab4:	ldr	r3, [sp, #32]
   6cab8:	cmp	r3, #0
   6cabc:	bne	6e8e0 <fputs@plt+0x5d7cc>
   6cac0:	mov	r1, #2
   6cac4:	mov	r0, r8
   6cac8:	bl	4cadc <fputs@plt+0x3b9c8>
   6cacc:	str	r0, [sp, #32]
   6cad0:	b	6e8d4 <fputs@plt+0x5d7c0>
   6cad4:	ldr	r3, [sp, #28]
   6cad8:	ldrb	r3, [r3, #67]	; 0x43
   6cadc:	cmp	r3, #0
   6cae0:	beq	70f80 <fputs@plt+0x5fe6c>
   6cae4:	ldr	r4, [sp, #28]
   6cae8:	ldr	r3, [r4, #152]	; 0x98
   6caec:	cmp	r3, #1
   6caf0:	bgt	6ef10 <fputs@plt+0x5ddfc>
   6caf4:	ldr	ip, [sp, #28]
   6caf8:	mov	r1, #0
   6cafc:	ldr	r3, [ip, #16]
   6cb00:	ldr	r7, [ip, #24]
   6cb04:	ldrb	r0, [ip, #68]	; 0x44
   6cb08:	ldr	r9, [r3, #4]
   6cb0c:	bic	r3, r7, #655360	; 0xa0000
   6cb10:	orr	r3, r3, #2097152	; 0x200000
   6cb14:	ldr	r2, [r9, #4]
   6cb18:	orr	r3, r3, #10240	; 0x2800
   6cb1c:	cmp	r0, #2
   6cb20:	ldr	r2, [r2]
   6cb24:	str	r3, [ip, #24]
   6cb28:	ldr	r3, [ip, #84]	; 0x54
   6cb2c:	ldr	r0, [ip, #180]	; 0xb4
   6cb30:	str	r3, [sp, #80]	; 0x50
   6cb34:	ldr	r3, [ip, #88]	; 0x58
   6cb38:	str	r1, [ip, #180]	; 0xb4
   6cb3c:	str	r0, [sp, #128]	; 0x80
   6cb40:	str	r3, [sp, #96]	; 0x60
   6cb44:	ldrb	r8, [r2, #16]
   6cb48:	ldr	r5, [ip, #20]
   6cb4c:	beq	716e8 <fputs@plt+0x605d4>
   6cb50:	ldr	r2, [pc, #-1940]	; 6c3c4 <fputs@plt+0x5b2b0>
   6cb54:	add	r2, pc, r2
   6cb58:	ldr	r3, [sp, #40]	; 0x28
   6cb5c:	ldr	r6, [sp, #28]
   6cb60:	add	r4, r3, #44	; 0x2c
   6cb64:	mov	r1, r4
   6cb68:	mov	r0, r6
   6cb6c:	bl	8d4d4 <fputs@plt+0x7c3c0>
   6cb70:	ldr	r3, [r6, #20]
   6cb74:	cmp	r5, r3
   6cb78:	str	r0, [sp, #32]
   6cb7c:	bge	70c78 <fputs@plt+0x5fb64>
   6cb80:	sub	r3, r3, #-268435455	; 0xf0000001
   6cb84:	ldr	r2, [r6, #16]
   6cb88:	cmp	r0, #0
   6cb8c:	add	r6, r2, r3, lsl #4
   6cb90:	beq	70c94 <fputs@plt+0x5fb80>
   6cb94:	ldr	r4, [sp, #28]
   6cb98:	ldr	r1, [sp, #80]	; 0x50
   6cb9c:	mvn	r2, #0
   6cba0:	str	r1, [r4, #84]	; 0x54
   6cba4:	ldr	r1, [sp, #96]	; 0x60
   6cba8:	mov	r3, #1
   6cbac:	str	r1, [r4, #88]	; 0x58
   6cbb0:	ldr	r1, [sp, #128]	; 0x80
   6cbb4:	str	r7, [r4, #24]
   6cbb8:	str	r1, [r4, #180]	; 0xb4
   6cbbc:	mov	r0, r9
   6cbc0:	mov	r1, r2
   6cbc4:	bl	282d8 <fputs@plt+0x171c4>
   6cbc8:	mov	r3, #1
   6cbcc:	cmp	r6, #0
   6cbd0:	strb	r3, [r4, #67]	; 0x43
   6cbd4:	beq	73dbc <fputs@plt+0x62ca8>
   6cbd8:	ldr	r0, [r6, #4]
   6cbdc:	bl	54f10 <fputs@plt+0x43dfc>
   6cbe0:	mov	r3, #0
   6cbe4:	str	r3, [r6, #4]
   6cbe8:	str	r3, [r6, #12]
   6cbec:	ldr	r0, [sp, #28]
   6cbf0:	bl	242c0 <fputs@plt+0x131ac>
   6cbf4:	ldr	r3, [sp, #32]
   6cbf8:	cmp	r3, #0
   6cbfc:	beq	69cb0 <fputs@plt+0x58b9c>
   6cc00:	str	sl, [sp, #48]	; 0x30
   6cc04:	ldr	sl, [sp, #40]	; 0x28
   6cc08:	ldr	r3, [sp, #56]	; 0x38
   6cc0c:	ldr	r0, [sl, #44]	; 0x2c
   6cc10:	sub	r4, fp, r3
   6cc14:	asr	r4, r4, #2
   6cc18:	add	r3, r4, r4, lsl #1
   6cc1c:	add	r3, r3, r3, lsl #4
   6cc20:	add	r3, r3, r3, lsl #8
   6cc24:	add	r3, r3, r3, lsl #16
   6cc28:	add	r4, r4, r3, lsl #2
   6cc2c:	b	6978c <fputs@plt+0x58678>
   6cc30:	add	r5, sp, #544	; 0x220
   6cc34:	mvn	r3, #0
   6cc38:	mov	r2, #0
   6cc3c:	add	r0, sp, #368	; 0x170
   6cc40:	str	r3, [r5, #-180]!	; 0xffffff4c
   6cc44:	str	r3, [sp, #368]	; 0x170
   6cc48:	str	r2, [sp, #360]	; 0x168
   6cc4c:	mov	r3, r5
   6cc50:	ldmib	fp, {r1, r2}
   6cc54:	str	r0, [sp]
   6cc58:	ldr	r0, [sp, #28]
   6cc5c:	bl	55aa0 <fputs@plt+0x4498c>
   6cc60:	subs	r3, r0, #0
   6cc64:	str	r3, [sp, #32]
   6cc68:	bne	6ea9c <fputs@plt+0x5d988>
   6cc6c:	ldr	r2, [sp, #360]	; 0x168
   6cc70:	ldr	r4, [fp, #12]
   6cc74:	ldr	r3, [sp, #44]	; 0x2c
   6cc78:	ldr	r7, [pc, #-2224]	; 6c3d0 <fputs@plt+0x5b2bc>
   6cc7c:	add	r4, r4, r4, lsl #2
   6cc80:	mov	r8, #4
   6cc84:	add	r4, r3, r4, lsl #3
   6cc88:	add	r6, r4, #80	; 0x50
   6cc8c:	ldrh	r1, [r4, #8]
   6cc90:	asr	r3, r2, #31
   6cc94:	tst	r1, r7
   6cc98:	bne	6ccc4 <fputs@plt+0x5bbb0>
   6cc9c:	strd	r2, [r4]
   6cca0:	strh	r8, [r4, #8]
   6cca4:	cmp	r6, r4
   6cca8:	beq	6f578 <fputs@plt+0x5e464>
   6ccac:	add	r4, r4, #40	; 0x28
   6ccb0:	ldrh	r1, [r4, #8]
   6ccb4:	ldr	r2, [r5], #4
   6ccb8:	tst	r1, r7
   6ccbc:	asr	r3, r2, #31
   6ccc0:	beq	6cc9c <fputs@plt+0x5bb88>
   6ccc4:	mov	r0, r4
   6ccc8:	bl	22c1c <fputs@plt+0x11b08>
   6cccc:	b	6cca4 <fputs@plt+0x5bb90>
   6ccd0:	ldr	r3, [sp, #40]	; 0x28
   6ccd4:	ldr	r2, [fp, #4]
   6ccd8:	ldr	r3, [r3, #56]	; 0x38
   6ccdc:	ldr	r5, [r3, r2, lsl #2]
   6cce0:	cmp	r5, #0
   6cce4:	bne	69cc8 <fputs@plt+0x58bb4>
   6cce8:	b	69cb0 <fputs@plt+0x58b9c>
   6ccec:	ldr	r3, [sp, #40]	; 0x28
   6ccf0:	ldr	r1, [fp, #4]
   6ccf4:	ldr	r2, [r3, #56]	; 0x38
   6ccf8:	mov	r3, #0
   6ccfc:	ldr	r5, [r2, r1, lsl #2]
   6cd00:	str	r3, [sp, #360]	; 0x168
   6cd04:	ldr	r4, [r5, #16]
   6cd08:	ldrb	r3, [r4, #56]	; 0x38
   6cd0c:	cmp	r3, #0
   6cd10:	bne	71018 <fputs@plt+0x5ff04>
   6cd14:	ldr	r1, [r4, #36]	; 0x24
   6cd18:	ldr	r2, [r1, #4]
   6cd1c:	str	r2, [r4, #36]	; 0x24
   6cd20:	str	r3, [r1, #4]
   6cd24:	ldr	r3, [r4, #40]	; 0x28
   6cd28:	cmp	r3, #0
   6cd2c:	beq	717b4 <fputs@plt+0x606a0>
   6cd30:	clz	r3, r2
   6cd34:	mov	r2, r3
   6cd38:	mov	r3, #0
   6cd3c:	lsr	r2, r2, #5
   6cd40:	str	r2, [sp, #360]	; 0x168
   6cd44:	str	r2, [sp, #32]
   6cd48:	str	r3, [r5, #56]	; 0x38
   6cd4c:	b	69d04 <fputs@plt+0x58bf0>
   6cd50:	ldr	r1, [fp, #8]
   6cd54:	cmp	r1, #0
   6cd58:	bne	6eab8 <fputs@plt+0x5d9a4>
   6cd5c:	ldr	r3, [sp, #28]
   6cd60:	ldr	r2, [fp, #4]
   6cd64:	ldr	r3, [r3, #16]
   6cd68:	add	r3, r3, r2, lsl #4
   6cd6c:	ldr	r5, [r3, #4]
   6cd70:	cmp	r5, #0
   6cd74:	beq	6fe20 <fputs@plt+0x5ed0c>
   6cd78:	mov	r0, r5
   6cd7c:	bl	4c2d4 <fputs@plt+0x3b1c0>
   6cd80:	uxtb	r3, r0
   6cd84:	cmp	r3, #5
   6cd88:	str	r0, [sp, #80]	; 0x50
   6cd8c:	beq	73634 <fputs@plt+0x62520>
   6cd90:	ldr	r3, [sp, #80]	; 0x50
   6cd94:	cmp	r3, #0
   6cd98:	bne	735fc <fputs@plt+0x624e8>
   6cd9c:	ldr	r3, [fp, #8]
   6cda0:	cmp	r3, #0
   6cda4:	str	r3, [sp, #32]
   6cda8:	bne	6ef64 <fputs@plt+0x5de50>
   6cdac:	ldr	ip, [r5, #4]
   6cdb0:	ldr	r3, [sp, #28]
   6cdb4:	ldr	r1, [fp, #4]
   6cdb8:	ldr	r2, [ip, #12]
   6cdbc:	ldr	r3, [r3, #16]
   6cdc0:	add	r3, r3, r1, lsl #4
   6cdc4:	ldr	r2, [r2, #56]	; 0x38
   6cdc8:	ldr	r1, [r5]
   6cdcc:	ldr	r3, [r3, #12]
   6cdd0:	str	r1, [ip, #4]
   6cdd4:	ldr	r4, [r2, #40]	; 0x28
   6cdd8:	ldr	r2, [r3, #4]
   6cddc:	rev	r5, r4
   6cde0:	ldrb	r3, [fp, #3]
   6cde4:	cmp	r3, #0
   6cde8:	beq	6f5fc <fputs@plt+0x5e4e8>
   6cdec:	ldr	r3, [fp, #12]
   6cdf0:	cmp	r3, r5
   6cdf4:	bne	6ce04 <fputs@plt+0x5bcf0>
   6cdf8:	ldr	r3, [fp, #16]
   6cdfc:	cmp	r2, r3
   6ce00:	beq	6f5fc <fputs@plt+0x5e4e8>
   6ce04:	str	sl, [sp, #48]	; 0x30
   6ce08:	ldr	sl, [sp, #40]	; 0x28
   6ce0c:	ldr	r4, [sp, #28]
   6ce10:	ldr	r1, [sl, #44]	; 0x2c
   6ce14:	mov	r0, r4
   6ce18:	bl	1d100 <fputs@plt+0xbfec>
   6ce1c:	ldr	r1, [pc, #-2652]	; 6c3c8 <fputs@plt+0x5b2b4>
   6ce20:	mov	r0, r4
   6ce24:	add	r1, pc, r1
   6ce28:	bl	25ecc <fputs@plt+0x14db8>
   6ce2c:	ldr	r1, [fp, #4]
   6ce30:	ldr	r3, [r4, #16]
   6ce34:	add	r3, r3, r1, lsl #4
   6ce38:	ldr	r3, [r3, #12]
   6ce3c:	ldr	r3, [r3]
   6ce40:	cmp	r3, r5
   6ce44:	str	r0, [sl, #44]	; 0x2c
   6ce48:	beq	6ce58 <fputs@plt+0x5bd44>
   6ce4c:	mov	r0, r4
   6ce50:	bl	24350 <fputs@plt+0x1323c>
   6ce54:	ldr	r0, [sl, #44]	; 0x2c
   6ce58:	ldr	r3, [sp, #56]	; 0x38
   6ce5c:	ldrb	r2, [sl, #87]	; 0x57
   6ce60:	sub	r4, fp, r3
   6ce64:	asr	r4, r4, #2
   6ce68:	orr	r2, r2, #1
   6ce6c:	add	r3, r4, r4, lsl #1
   6ce70:	strb	r2, [sl, #87]	; 0x57
   6ce74:	add	r3, r3, r3, lsl #4
   6ce78:	mov	r2, #17
   6ce7c:	add	r3, r3, r3, lsl #8
   6ce80:	str	r2, [sp, #32]
   6ce84:	add	r3, r3, r3, lsl #16
   6ce88:	add	r4, r4, r3, lsl #2
   6ce8c:	b	6978c <fputs@plt+0x58678>
   6ce90:	ldr	r3, [sp, #28]
   6ce94:	ldr	r5, [fp, #4]
   6ce98:	str	sl, [sp, #48]	; 0x30
   6ce9c:	ldrb	r3, [r3, #67]	; 0x43
   6cea0:	ldr	sl, [sp, #40]	; 0x28
   6cea4:	ldr	r2, [fp, #8]
   6cea8:	cmp	r5, r3
   6ceac:	beq	70a78 <fputs@plt+0x5f964>
   6ceb0:	cmp	r2, #0
   6ceb4:	bne	6f0e0 <fputs@plt+0x5dfcc>
   6ceb8:	cmp	r5, #0
   6cebc:	beq	6f9c4 <fputs@plt+0x5e8b0>
   6cec0:	ldr	r3, [sp, #28]
   6cec4:	ldr	r3, [r3, #160]	; 0xa0
   6cec8:	cmp	r3, #0
   6cecc:	ble	6f9c4 <fputs@plt+0x5e8b0>
   6ced0:	ldr	r1, [pc, #-2828]	; 6c3cc <fputs@plt+0x5b2b8>
   6ced4:	mov	r0, sl
   6ced8:	add	r1, pc, r1
   6cedc:	bl	42e7c <fputs@plt+0x31d68>
   6cee0:	ldr	r3, [sp, #56]	; 0x38
   6cee4:	ldr	r0, [sl, #44]	; 0x2c
   6cee8:	sub	r4, fp, r3
   6ceec:	mov	r3, #5
   6cef0:	asr	r4, r4, #2
   6cef4:	str	r3, [sp, #32]
   6cef8:	add	r3, r4, r4, lsl #1
   6cefc:	add	r3, r3, r3, lsl #4
   6cf00:	add	r3, r3, r3, lsl #8
   6cf04:	add	r3, r3, r3, lsl #16
   6cf08:	add	r4, r4, r3, lsl #2
   6cf0c:	b	6978c <fputs@plt+0x58678>
   6cf10:	mov	r3, #0
   6cf14:	str	r3, [sp, #288]	; 0x120
   6cf18:	ldr	r3, [fp, #8]
   6cf1c:	ldr	r2, [sp, #40]	; 0x28
   6cf20:	mov	r0, #0
   6cf24:	add	r3, r3, r3, lsl #2
   6cf28:	ldr	r1, [r2, #8]
   6cf2c:	ldr	r2, [pc, #-2916]	; 6c3d0 <fputs@plt+0x5b2bc>
   6cf30:	add	r3, r1, r3, lsl #3
   6cf34:	str	r3, [sp, #80]	; 0x50
   6cf38:	ldrh	r3, [r3, #8]
   6cf3c:	mov	r1, #0
   6cf40:	and	r2, r2, r3
   6cf44:	add	r3, sp, #360	; 0x168
   6cf48:	cmp	r2, #0
   6cf4c:	strd	r0, [r3]
   6cf50:	bne	6fe28 <fputs@plt+0x5ed14>
   6cf54:	ldr	r2, [sp, #80]	; 0x50
   6cf58:	mov	r3, #4
   6cf5c:	strh	r3, [r2, #8]
   6cf60:	ldr	r3, [sp, #40]	; 0x28
   6cf64:	ldr	r2, [fp, #4]
   6cf68:	ldr	r3, [r3, #56]	; 0x38
   6cf6c:	ldr	r7, [r3, r2, lsl #2]
   6cf70:	ldrb	r3, [r7, #5]
   6cf74:	tst	r3, #2
   6cf78:	beq	6fe38 <fputs@plt+0x5ed24>
   6cf7c:	ldr	r4, [fp, #12]
   6cf80:	cmp	r4, #0
   6cf84:	addeq	r5, sp, #288	; 0x120
   6cf88:	bne	6ee04 <fputs@plt+0x5dcf0>
   6cf8c:	mov	r6, #100	; 0x64
   6cf90:	add	r4, sp, #360	; 0x168
   6cf94:	b	6cfac <fputs@plt+0x5be98>
   6cf98:	ldr	r3, [sp, #288]	; 0x120
   6cf9c:	cmp	r3, #0
   6cfa0:	bne	70f70 <fputs@plt+0x5fe5c>
   6cfa4:	subs	r6, r6, #1
   6cfa8:	beq	719f8 <fputs@plt+0x608e4>
   6cfac:	mov	r1, r4
   6cfb0:	mov	r0, #8
   6cfb4:	bl	46a6c <fputs@plt+0x35958>
   6cfb8:	add	r3, sp, #360	; 0x168
   6cfbc:	add	r0, sp, #360	; 0x168
   6cfc0:	ldrd	r8, [r3]
   6cfc4:	mov	r1, #0
   6cfc8:	adds	r8, r8, #1
   6cfcc:	bic	r9, r9, #-1073741824	; 0xc0000000
   6cfd0:	adc	r9, r9, #0
   6cfd4:	mov	r2, r8
   6cfd8:	strd	r8, [r0]
   6cfdc:	mov	r3, r9
   6cfe0:	ldr	r0, [r7, #16]
   6cfe4:	str	r5, [sp, #4]
   6cfe8:	str	r1, [sp]
   6cfec:	bl	51354 <fputs@plt+0x40240>
   6cff0:	cmp	r0, #0
   6cff4:	beq	6cf98 <fputs@plt+0x5be84>
   6cff8:	str	r0, [sp, #32]
   6cffc:	str	sl, [sp, #48]	; 0x30
   6d000:	ldr	sl, [sp, #40]	; 0x28
   6d004:	ldr	r3, [sp, #56]	; 0x38
   6d008:	ldr	r0, [sl, #44]	; 0x2c
   6d00c:	sub	r4, fp, r3
   6d010:	asr	r4, r4, #2
   6d014:	add	r3, r4, r4, lsl #1
   6d018:	add	r3, r3, r3, lsl #4
   6d01c:	add	r3, r3, r3, lsl #8
   6d020:	add	r3, r3, r3, lsl #16
   6d024:	add	r4, r4, r3, lsl #2
   6d028:	b	6978c <fputs@plt+0x58678>
   6d02c:	ldr	r3, [fp, #8]
   6d030:	ldr	r2, [sp, #40]	; 0x28
   6d034:	add	r3, r3, r3, lsl #2
   6d038:	ldr	r0, [r2, #8]
   6d03c:	ldr	r2, [pc, #-3188]	; 6c3d0 <fputs@plt+0x5b2bc>
   6d040:	add	r0, r0, r3, lsl #3
   6d044:	ldrh	r3, [r0, #8]
   6d048:	and	r2, r2, r3
   6d04c:	cmp	r2, #0
   6d050:	moveq	r3, #4
   6d054:	strheq	r3, [r0, #8]
   6d058:	bne	70030 <fputs@plt+0x5ef1c>
   6d05c:	ldr	r3, [sp, #40]	; 0x28
   6d060:	ldr	r2, [fp, #4]
   6d064:	ldr	r3, [r3, #56]	; 0x38
   6d068:	ldr	r1, [r3, r2, lsl #2]
   6d06c:	ldrd	r2, [r1, #32]
   6d070:	adds	r4, r2, #1
   6d074:	adc	r5, r3, #0
   6d078:	strd	r4, [r1, #32]
   6d07c:	strd	r2, [r0]
   6d080:	b	69cb0 <fputs@plt+0x58b9c>
   6d084:	ldr	r3, [fp, #4]
   6d088:	ldr	r2, [sp, #44]	; 0x2c
   6d08c:	add	r3, r3, r3, lsl #2
   6d090:	add	r0, r2, r3, lsl #3
   6d094:	ldrh	r3, [r0, #8]
   6d098:	tst	r3, #1
   6d09c:	movne	r4, #6
   6d0a0:	beq	6ff1c <fputs@plt+0x5ee08>
   6d0a4:	ldr	r3, [fp, #8]
   6d0a8:	ldr	r2, [sp, #44]	; 0x2c
   6d0ac:	add	r3, r3, r3, lsl #2
   6d0b0:	add	r0, r2, r3, lsl #3
   6d0b4:	ldrh	r3, [r0, #8]
   6d0b8:	tst	r3, #1
   6d0bc:	movne	r2, #2
   6d0c0:	beq	6ff08 <fputs@plt+0x5edf4>
   6d0c4:	ldrb	r3, [fp]
   6d0c8:	cmp	r3, #72	; 0x48
   6d0cc:	beq	708e8 <fputs@plt+0x5f7d4>
   6d0d0:	ldr	r3, [pc, #-3332]	; 6c3d4 <fputs@plt+0x5b2c0>
   6d0d4:	add	r3, pc, r3
   6d0d8:	add	r3, r3, r2
   6d0dc:	add	r4, r3, r4
   6d0e0:	ldrb	r0, [r4, #3324]	; 0xcfc
   6d0e4:	ldr	r3, [fp, #12]
   6d0e8:	ldr	r2, [sp, #44]	; 0x2c
   6d0ec:	cmp	r0, #2
   6d0f0:	add	r3, r3, r3, lsl #2
   6d0f4:	lsl	r3, r3, #3
   6d0f8:	add	r2, r2, r3
   6d0fc:	beq	708d4 <fputs@plt+0x5f7c0>
   6d100:	ldr	ip, [sp, #44]	; 0x2c
   6d104:	asr	r1, r0, #31
   6d108:	strd	r0, [ip, r3]
   6d10c:	ldrh	r3, [r2, #8]
   6d110:	and	r3, r3, #15872	; 0x3e00
   6d114:	orr	r3, r3, #4
   6d118:	strh	r3, [r2, #8]
   6d11c:	b	69cb0 <fputs@plt+0x58b9c>
   6d120:	ldr	r2, [sp, #40]	; 0x28
   6d124:	ldr	r3, [fp, #12]
   6d128:	ldr	r1, [fp, #4]
   6d12c:	ldr	r2, [r2, #56]	; 0x38
   6d130:	add	r3, r3, r3, lsl #2
   6d134:	add	r4, sp, #544	; 0x220
   6d138:	ldr	r5, [r2, r1, lsl #2]
   6d13c:	ldr	r2, [sp, #44]	; 0x2c
   6d140:	lsl	r3, r3, #3
   6d144:	mov	r8, #0
   6d148:	ldr	r0, [r5, #16]
   6d14c:	str	r8, [r4, #-184]!	; 0xffffff48
   6d150:	ldrd	r6, [r2, r3]
   6d154:	mov	r1, r8
   6d158:	str	r4, [sp, #4]
   6d15c:	mov	r3, r7
   6d160:	str	r8, [sp]
   6d164:	mov	r2, r6
   6d168:	bl	51354 <fputs@plt+0x40240>
   6d16c:	strb	r8, [r5, #2]
   6d170:	str	r8, [r5, #56]	; 0x38
   6d174:	strb	r8, [r5, #3]
   6d178:	ldr	r3, [sp, #360]	; 0x168
   6d17c:	strd	r6, [r5, #40]	; 0x28
   6d180:	cmp	r3, r8
   6d184:	str	r3, [r5, #28]
   6d188:	str	r0, [sp, #32]
   6d18c:	beq	6d1a8 <fputs@plt+0x5c094>
   6d190:	ldr	r3, [fp, #8]
   6d194:	cmp	r3, r8
   6d198:	bne	6b12c <fputs@plt+0x5a018>
   6d19c:	ldr	r0, [pc, #-3532]	; 6c3d8 <fputs@plt+0x5b2c4>
   6d1a0:	bl	35a00 <fputs@plt+0x248ec>
   6d1a4:	str	r0, [sp, #32]
   6d1a8:	ldr	r3, [sp, #32]
   6d1ac:	cmp	r3, #0
   6d1b0:	beq	69cb0 <fputs@plt+0x58b9c>
   6d1b4:	ldr	r3, [sp, #56]	; 0x38
   6d1b8:	str	sl, [sp, #48]	; 0x30
   6d1bc:	sub	r4, fp, r3
   6d1c0:	ldr	sl, [sp, #40]	; 0x28
   6d1c4:	asr	r4, r4, #2
   6d1c8:	add	r3, r4, r4, lsl #1
   6d1cc:	ldr	r0, [sl, #44]	; 0x2c
   6d1d0:	add	r3, r3, r3, lsl #4
   6d1d4:	add	r3, r3, r3, lsl #8
   6d1d8:	add	r3, r3, r3, lsl #16
   6d1dc:	add	r4, r4, r3, lsl #2
   6d1e0:	b	6978c <fputs@plt+0x58678>
   6d1e4:	ldr	r3, [sp, #40]	; 0x28
   6d1e8:	ldr	r2, [fp, #4]
   6d1ec:	ldr	r4, [fp, #12]
   6d1f0:	ldr	r3, [r3, #56]	; 0x38
   6d1f4:	mov	r7, #0
   6d1f8:	add	r4, r4, r4, lsl #2
   6d1fc:	ldr	r6, [r3, r2, lsl #2]
   6d200:	str	r7, [sp, #256]	; 0x100
   6d204:	ldr	r3, [fp, #16]
   6d208:	ldr	r2, [sp, #44]	; 0x2c
   6d20c:	cmp	r3, r7
   6d210:	add	r4, r2, r4, lsl #3
   6d214:	ble	6e694 <fputs@plt+0x5d580>
   6d218:	ldr	r2, [r6, #24]
   6d21c:	add	r5, sp, #544	; 0x220
   6d220:	uxth	r1, r3
   6d224:	cmp	r1, r7
   6d228:	str	r2, [r5, #-256]!	; 0xffffff00
   6d22c:	str	r4, [sp, #292]	; 0x124
   6d230:	strh	r3, [r5, #8]
   6d234:	beq	6e6dc <fputs@plt+0x5d5c8>
   6d238:	mov	r8, r7
   6d23c:	mov	r0, r4
   6d240:	b	6d25c <fputs@plt+0x5c148>
   6d244:	ldrh	r3, [r5, #8]
   6d248:	add	r8, r8, #1
   6d24c:	add	r7, r7, #40	; 0x28
   6d250:	cmp	r3, r8
   6d254:	ble	6e6d8 <fputs@plt+0x5d5c4>
   6d258:	ldr	r0, [sp, #292]	; 0x124
   6d25c:	add	r0, r0, r7
   6d260:	ldrh	r3, [r0, #8]
   6d264:	tst	r3, #16384	; 0x4000
   6d268:	beq	6d244 <fputs@plt+0x5c130>
   6d26c:	bl	2cc2c <fputs@plt+0x1bb18>
   6d270:	b	6d244 <fputs@plt+0x5c130>
   6d274:	ldr	r4, [sp, #40]	; 0x28
   6d278:	ldr	r2, [fp, #4]
   6d27c:	mov	r0, r4
   6d280:	ldr	r3, [r4, #56]	; 0x38
   6d284:	ldr	r1, [r3, r2, lsl #2]
   6d288:	bl	55628 <fputs@plt+0x44514>
   6d28c:	ldr	r2, [fp, #4]
   6d290:	ldr	r3, [r4, #56]	; 0x38
   6d294:	mov	r1, #0
   6d298:	str	r1, [r3, r2, lsl #2]
   6d29c:	b	69cb0 <fputs@plt+0x58b9c>
   6d2a0:	mov	r3, #3
   6d2a4:	ldr	r2, [fp, #12]
   6d2a8:	ldr	r1, [fp, #4]
   6d2ac:	ldr	r0, [sp, #40]	; 0x28
   6d2b0:	str	r3, [sp]
   6d2b4:	mvn	r3, #0
   6d2b8:	bl	557c4 <fputs@plt+0x446b0>
   6d2bc:	cmp	r0, #0
   6d2c0:	beq	6de38 <fputs@plt+0x5cd24>
   6d2c4:	mov	r3, #1
   6d2c8:	strb	r3, [r0, #2]
   6d2cc:	ldr	r2, [fp, #8]
   6d2d0:	strb	r3, [r0, #4]
   6d2d4:	str	r2, [r0, #16]
   6d2d8:	b	69cb0 <fputs@plt+0x58b9c>
   6d2dc:	ldr	r3, [sp, #40]	; 0x28
   6d2e0:	ldr	r2, [fp, #4]
   6d2e4:	mov	r1, #0
   6d2e8:	ldr	r3, [r3, #56]	; 0x38
   6d2ec:	mov	r7, r8
   6d2f0:	ldr	r4, [r3, r2, lsl #2]
   6d2f4:	ldrb	r3, [r4, #4]
   6d2f8:	strb	r1, [r4, #2]
   6d2fc:	cmp	r3, r1
   6d300:	beq	6e9ec <fputs@plt+0x5d8d8>
   6d304:	ldr	r5, [fp, #12]
   6d308:	ldr	r3, [sp, #44]	; 0x2c
   6d30c:	add	r5, r5, r5, lsl #2
   6d310:	add	r5, r3, r5, lsl #3
   6d314:	ldrh	r3, [r5, #8]
   6d318:	and	r3, r3, #14
   6d31c:	cmp	r3, #2
   6d320:	beq	7200c <fputs@plt+0x60ef8>
   6d324:	mov	r0, r5
   6d328:	bl	1f73c <fputs@plt+0xe628>
   6d32c:	ldrh	r3, [r5, #8]
   6d330:	tst	r3, #4
   6d334:	strd	r0, [sp, #80]	; 0x50
   6d338:	bne	6d364 <fputs@plt+0x5c250>
   6d33c:	tst	r3, #8
   6d340:	beq	6c7b8 <fputs@plt+0x5b6a4>
   6d344:	bl	8eab0 <fputs@plt+0x7d99c>
   6d348:	vldr	d7, [r5]
   6d34c:	vmov	d6, r0, r1
   6d350:	vcmpe.f64	d7, d6
   6d354:	vmrs	APSR_nzcv, fpscr
   6d358:	bpl	71ad4 <fputs@plt+0x609c0>
   6d35c:	tst	r8, #1
   6d360:	subeq	r7, r8, #1
   6d364:	ldrd	r8, [sp, #80]	; 0x50
   6d368:	mov	r1, #0
   6d36c:	add	r5, sp, #288	; 0x120
   6d370:	ldr	r0, [r4, #16]
   6d374:	mov	r2, r8
   6d378:	mov	r3, r9
   6d37c:	stm	sp, {r1, r5}
   6d380:	bl	51354 <fputs@plt+0x40240>
   6d384:	mov	r3, r9
   6d388:	mov	r2, r8
   6d38c:	strd	r2, [r4, #40]	; 0x28
   6d390:	subs	r3, r0, #0
   6d394:	str	r3, [sp, #32]
   6d398:	bne	72f48 <fputs@plt+0x61e34>
   6d39c:	mov	r3, #0
   6d3a0:	strb	r3, [r4, #3]
   6d3a4:	str	r3, [r4, #56]	; 0x38
   6d3a8:	cmp	r7, #64	; 0x40
   6d3ac:	ldr	r3, [sp, #288]	; 0x120
   6d3b0:	ble	6f7a4 <fputs@plt+0x5e690>
   6d3b4:	cmp	r3, #0
   6d3b8:	blt	71b78 <fputs@plt+0x60a64>
   6d3bc:	cmp	r7, #66	; 0x42
   6d3c0:	cmpeq	r3, #0
   6d3c4:	movne	r3, #0
   6d3c8:	moveq	r3, #1
   6d3cc:	strne	r3, [sp, #288]	; 0x120
   6d3d0:	beq	71b78 <fputs@plt+0x60a64>
   6d3d4:	ldr	r3, [sp, #32]
   6d3d8:	cmp	r3, #0
   6d3dc:	bne	6ea8c <fputs@plt+0x5d978>
   6d3e0:	b	6ea90 <fputs@plt+0x5d97c>
   6d3e4:	ldr	r2, [sp, #28]
   6d3e8:	ldr	r3, [fp, #4]
   6d3ec:	ldr	r1, [fp, #8]
   6d3f0:	ldr	r4, [r2, #16]
   6d3f4:	ldr	r2, [fp, #12]
   6d3f8:	add	r4, r4, r3, lsl #4
   6d3fc:	ldr	r0, [r4, #4]
   6d400:	bl	4ca98 <fputs@plt+0x3b984>
   6d404:	ldr	r3, [fp, #8]
   6d408:	cmp	r3, #1
   6d40c:	str	r0, [sp, #32]
   6d410:	beq	70b10 <fputs@plt+0x5f9fc>
   6d414:	cmp	r3, #2
   6d418:	ldreq	r3, [r4, #12]
   6d41c:	ldreq	r2, [fp, #12]
   6d420:	strbeq	r2, [r3, #76]	; 0x4c
   6d424:	ldr	r3, [fp, #4]
   6d428:	cmp	r3, #1
   6d42c:	beq	70ad4 <fputs@plt+0x5f9c0>
   6d430:	ldr	r3, [sp, #32]
   6d434:	cmp	r3, #0
   6d438:	beq	69cb0 <fputs@plt+0x58b9c>
   6d43c:	ldr	r3, [sp, #56]	; 0x38
   6d440:	str	sl, [sp, #48]	; 0x30
   6d444:	sub	r4, fp, r3
   6d448:	ldr	sl, [sp, #40]	; 0x28
   6d44c:	asr	r4, r4, #2
   6d450:	add	r3, r4, r4, lsl #1
   6d454:	ldr	r0, [sl, #44]	; 0x2c
   6d458:	add	r3, r3, r3, lsl #4
   6d45c:	add	r3, r3, r3, lsl #8
   6d460:	add	r3, r3, r3, lsl #16
   6d464:	add	r4, r4, r3, lsl #2
   6d468:	b	6978c <fputs@plt+0x58678>
   6d46c:	ldr	r3, [sp, #28]
   6d470:	ldr	r1, [fp, #4]
   6d474:	ldr	r2, [r3, #16]
   6d478:	ldr	r3, [fp, #12]
   6d47c:	add	r2, r2, r1, lsl #4
   6d480:	cmp	r3, #15
   6d484:	ldr	r2, [r2, #4]
   6d488:	addne	r3, r3, #9
   6d48c:	ldm	r2, {r0, r1}
   6d490:	ldreq	r3, [r2, #20]
   6d494:	ldrne	r2, [r1, #12]
   6d498:	str	r0, [r1, #4]
   6d49c:	ldreq	r1, [r1]
   6d4a0:	ldrne	r2, [r2, #56]	; 0x38
   6d4a4:	ldreq	r4, [r1, #108]	; 0x6c
   6d4a8:	ldrne	r4, [r2, r3, lsl #2]
   6d4ac:	addeq	r4, r4, r3
   6d4b0:	ldr	r2, [sp, #40]	; 0x28
   6d4b4:	ldr	r3, [fp, #8]
   6d4b8:	revne	r4, r4
   6d4bc:	ldr	r0, [r2, #8]
   6d4c0:	add	r3, r3, r3, lsl #2
   6d4c4:	ldr	r2, [pc, #3972]	; 6e450 <fputs@plt+0x5d33c>
   6d4c8:	add	r0, r0, r3, lsl #3
   6d4cc:	ldrh	r3, [r0, #8]
   6d4d0:	and	r2, r2, r3
   6d4d4:	cmp	r2, #0
   6d4d8:	moveq	r3, #4
   6d4dc:	strheq	r3, [r0, #8]
   6d4e0:	bne	707e8 <fputs@plt+0x5f6d4>
   6d4e4:	asr	r5, r4, #31
   6d4e8:	strd	r4, [r0]
   6d4ec:	b	69cb0 <fputs@plt+0x58b9c>
   6d4f0:	ldr	r3, [sp, #40]	; 0x28
   6d4f4:	ldr	r2, [fp, #4]
   6d4f8:	ldr	r3, [r3, #56]	; 0x38
   6d4fc:	ldr	r3, [r3, r2, lsl #2]
   6d500:	ldr	r4, [r3, #16]
   6d504:	ldr	r3, [r4, #52]	; 0x34
   6d508:	cmp	r3, #0
   6d50c:	moveq	r6, #0
   6d510:	moveq	r7, #0
   6d514:	bne	6f7f0 <fputs@plt+0x5e6dc>
   6d518:	ldr	r3, [fp, #8]
   6d51c:	ldr	r2, [sp, #40]	; 0x28
   6d520:	add	r3, r3, r3, lsl #2
   6d524:	ldr	r0, [r2, #8]
   6d528:	ldr	r2, [pc, #3872]	; 6e450 <fputs@plt+0x5d33c>
   6d52c:	add	r0, r0, r3, lsl #3
   6d530:	ldrh	r3, [r0, #8]
   6d534:	and	r2, r2, r3
   6d538:	cmp	r2, #0
   6d53c:	moveq	r3, #4
   6d540:	strheq	r3, [r0, #8]
   6d544:	bne	708c0 <fputs@plt+0x5f7ac>
   6d548:	mov	r3, #0
   6d54c:	strd	r6, [r0]
   6d550:	str	r3, [sp, #32]
   6d554:	b	69cb0 <fputs@plt+0x58b9c>
   6d558:	ldr	r3, [sp, #40]	; 0x28
   6d55c:	ldr	r2, [fp, #4]
   6d560:	ldr	r3, [r3, #56]	; 0x38
   6d564:	ldr	ip, [r3, r2, lsl #2]
   6d568:	ldrd	r2, [ip, #32]
   6d56c:	adds	r0, r2, #1
   6d570:	adc	r1, r3, #0
   6d574:	orrs	r3, r2, r3
   6d578:	strd	r0, [ip, #32]
   6d57c:	bne	69cb0 <fputs@plt+0x58b9c>
   6d580:	b	6c7b8 <fputs@plt+0x5b6a4>
   6d584:	mov	r3, #1
   6d588:	ldmib	fp, {r1, r2}
   6d58c:	ldr	r0, [sp, #40]	; 0x28
   6d590:	str	r3, [sp]
   6d594:	mvn	r3, #0
   6d598:	bl	557c4 <fputs@plt+0x446b0>
   6d59c:	subs	r7, r0, #0
   6d5a0:	beq	6de38 <fputs@plt+0x5cd24>
   6d5a4:	ldr	r3, [fp, #16]
   6d5a8:	ldr	r0, [sp, #28]
   6d5ac:	str	r3, [r7, #24]
   6d5b0:	ldrh	r5, [r3, #6]
   6d5b4:	ldr	r6, [fp, #12]
   6d5b8:	add	r5, r5, #5
   6d5bc:	lsl	r5, r5, #2
   6d5c0:	add	r2, r5, #136	; 0x88
   6d5c4:	asr	r3, r2, #31
   6d5c8:	bl	25490 <fputs@plt+0x1437c>
   6d5cc:	cmp	r0, #0
   6d5d0:	mov	r4, r0
   6d5d4:	str	r0, [r7, #16]
   6d5d8:	beq	6ec20 <fputs@plt+0x5db0c>
   6d5dc:	add	r0, r0, #136	; 0x88
   6d5e0:	str	r0, [r4, #28]
   6d5e4:	mov	r2, r5
   6d5e8:	ldr	r1, [r7, #24]
   6d5ec:	bl	10f7c <memcpy@plt>
   6d5f0:	mov	r3, #0
   6d5f4:	cmp	r6, #0
   6d5f8:	str	r3, [r4, #148]	; 0x94
   6d5fc:	beq	6d61c <fputs@plt+0x5c508>
   6d600:	ldrh	r3, [r4, #144]	; 0x90
   6d604:	ldrh	r2, [r4, #142]	; 0x8e
   6d608:	uxth	r6, r6
   6d60c:	strh	r6, [r4, #142]	; 0x8e
   6d610:	add	r3, r3, r2
   6d614:	sub	r6, r3, r6
   6d618:	strh	r6, [r4, #144]	; 0x90
   6d61c:	ldr	lr, [sp, #28]
   6d620:	mvn	r1, #0
   6d624:	mov	ip, #1
   6d628:	ldr	r3, [lr, #16]
   6d62c:	mov	r2, #0
   6d630:	ldr	r0, [r3, #4]
   6d634:	ldr	r0, [r0, #4]
   6d638:	ldr	r0, [r0, #32]
   6d63c:	str	lr, [r4, #24]
   6d640:	str	r0, [r4, #12]
   6d644:	str	r4, [r4, #72]	; 0x48
   6d648:	strb	ip, [r4, #59]	; 0x3b
   6d64c:	strb	r1, [r4, #58]	; 0x3a
   6d650:	strb	r2, [r4, #57]	; 0x39
   6d654:	ldrb	r1, [lr, #68]	; 0x44
   6d658:	cmp	r1, #2
   6d65c:	beq	71494 <fputs@plt+0x60380>
   6d660:	ldr	r2, [r3, #12]
   6d664:	ldr	r3, [pc, #3560]	; 6e454 <fputs@plt+0x5d340>
   6d668:	add	r3, pc, r3
   6d66c:	ldr	r2, [r2, #80]	; 0x50
   6d670:	ldr	r3, [r3, #224]	; 0xe0
   6d674:	cmp	r3, r2
   6d678:	movge	r2, r3
   6d67c:	mul	r1, r3, r0
   6d680:	smull	r2, r3, r2, r0
   6d684:	str	r1, [r4]
   6d688:	cmp	r2, #536870913	; 0x20000001
   6d68c:	sbcs	r1, r3, #0
   6d690:	ldr	r3, [pc, #3520]	; 6e458 <fputs@plt+0x5d344>
   6d694:	movge	r2, #536870912	; 0x20000000
   6d698:	add	r3, pc, r3
   6d69c:	str	r2, [r4, #4]
   6d6a0:	ldr	r5, [r3, #192]	; 0xc0
   6d6a4:	cmp	r5, #0
   6d6a8:	beq	72ffc <fputs@plt+0x61ee8>
   6d6ac:	ldrh	r3, [r4, #142]	; 0x8e
   6d6b0:	ldrh	r2, [r4, #144]	; 0x90
   6d6b4:	add	r3, r3, r2
   6d6b8:	cmp	r3, #12
   6d6bc:	movgt	r3, #0
   6d6c0:	strgt	r3, [sp, #32]
   6d6c4:	bgt	69cb0 <fputs@plt+0x58b9c>
   6d6c8:	mov	r3, #0
   6d6cc:	str	r3, [sp, #32]
   6d6d0:	ldr	r3, [r4, #156]	; 0x9c
   6d6d4:	cmp	r3, #0
   6d6d8:	beq	7186c <fputs@plt+0x60758>
   6d6dc:	ldr	r2, [sp, #28]
   6d6e0:	ldr	r2, [r2, #8]
   6d6e4:	cmp	r3, r2
   6d6e8:	beq	7186c <fputs@plt+0x60758>
   6d6ec:	ldr	r3, [sp, #32]
   6d6f0:	cmp	r3, #0
   6d6f4:	beq	69cb0 <fputs@plt+0x58b9c>
   6d6f8:	ldr	r3, [sp, #56]	; 0x38
   6d6fc:	str	sl, [sp, #48]	; 0x30
   6d700:	sub	r4, fp, r3
   6d704:	ldr	sl, [sp, #40]	; 0x28
   6d708:	asr	r4, r4, #2
   6d70c:	add	r3, r4, r4, lsl #1
   6d710:	ldr	r0, [sl, #44]	; 0x2c
   6d714:	add	r3, r3, r3, lsl #4
   6d718:	add	r3, r3, r3, lsl #8
   6d71c:	add	r3, r3, r3, lsl #16
   6d720:	add	r4, r4, r3, lsl #2
   6d724:	b	6978c <fputs@plt+0x58678>
   6d728:	mov	r5, #0
   6d72c:	ldmib	fp, {r1, r2}
   6d730:	mvn	r3, #0
   6d734:	str	r5, [sp]
   6d738:	ldr	r0, [sp, #40]	; 0x28
   6d73c:	bl	557c4 <fputs@plt+0x446b0>
   6d740:	subs	r4, r0, #0
   6d744:	beq	6de38 <fputs@plt+0x5cd24>
   6d748:	ldrb	r3, [r4, #5]
   6d74c:	ldr	ip, [sp, #28]
   6d750:	ldr	r2, [pc, #3332]	; 6e45c <fputs@plt+0x5d348>
   6d754:	mov	r6, #1
   6d758:	orr	r3, r3, r6
   6d75c:	strb	r6, [r4, #2]
   6d760:	strb	r3, [r4, #5]
   6d764:	ldr	r0, [ip]
   6d768:	str	r2, [sp, #4]
   6d76c:	ldrb	r3, [fp, #3]
   6d770:	mov	r1, r5
   6d774:	mov	r2, ip
   6d778:	orr	r3, r3, #5
   6d77c:	str	r3, [sp]
   6d780:	add	r3, r4, #20
   6d784:	bl	599f4 <fputs@plt+0x488e0>
   6d788:	subs	r3, r0, #0
   6d78c:	str	r3, [sp, #32]
   6d790:	beq	70980 <fputs@plt+0x5f86c>
   6d794:	ldr	r3, [sp, #56]	; 0x38
   6d798:	str	sl, [sp, #48]	; 0x30
   6d79c:	sub	r4, fp, r3
   6d7a0:	ldr	sl, [sp, #40]	; 0x28
   6d7a4:	asr	r4, r4, #2
   6d7a8:	add	r3, r4, r4, lsl r6
   6d7ac:	ldr	r0, [sl, #44]	; 0x2c
   6d7b0:	add	r3, r3, r3, lsl #4
   6d7b4:	add	r3, r3, r3, lsl #8
   6d7b8:	add	r3, r3, r3, lsl #16
   6d7bc:	add	r4, r4, r3, lsl #2
   6d7c0:	b	6978c <fputs@plt+0x58678>
   6d7c4:	ldr	r4, [fp, #4]
   6d7c8:	ldr	r3, [sp, #44]	; 0x2c
   6d7cc:	add	r4, r4, r4, lsl #2
   6d7d0:	add	r4, r3, r4, lsl #3
   6d7d4:	mov	r0, r4
   6d7d8:	ldrh	r3, [r4, #8]
   6d7dc:	ands	r3, r3, #16384	; 0x4000
   6d7e0:	bne	6fe98 <fputs@plt+0x5ed84>
   6d7e4:	ldr	r2, [sp, #88]	; 0x58
   6d7e8:	ldrb	r1, [fp, #8]
   6d7ec:	str	r3, [sp, #32]
   6d7f0:	bl	34764 <fputs@plt+0x23650>
   6d7f4:	b	69cb0 <fputs@plt+0x58b9c>
   6d7f8:	ldr	r4, [fp, #4]
   6d7fc:	ldr	r3, [sp, #44]	; 0x2c
   6d800:	add	r4, r4, r4, lsl #2
   6d804:	add	r4, r3, r4, lsl #3
   6d808:	ldrh	r3, [r4, #8]
   6d80c:	tst	r3, #4
   6d810:	beq	69cb0 <fputs@plt+0x58b9c>
   6d814:	mov	r0, r4
   6d818:	bl	1f7f8 <fputs@plt+0xe6e4>
   6d81c:	ldrh	r3, [r4, #8]
   6d820:	and	r3, r3, #15872	; 0x3e00
   6d824:	orr	r3, r3, #8
   6d828:	strh	r3, [r4, #8]
   6d82c:	vstr	d0, [r4]
   6d830:	b	69cb0 <fputs@plt+0x58b9c>
   6d834:	ldr	r4, [fp, #4]
   6d838:	ldr	r3, [sp, #44]	; 0x2c
   6d83c:	add	r4, r4, r4, lsl #2
   6d840:	add	r4, r3, r4, lsl #3
   6d844:	ldrh	r3, [r4, #8]
   6d848:	tst	r3, #4
   6d84c:	beq	6ff30 <fputs@plt+0x5ee1c>
   6d850:	and	r3, r3, #15872	; 0x3e00
   6d854:	orr	r3, r3, #4
   6d858:	strh	r3, [r4, #8]
   6d85c:	b	69cb0 <fputs@plt+0x58b9c>
   6d860:	ldr	r4, [fp, #4]
   6d864:	ldr	r6, [sp, #44]	; 0x2c
   6d868:	add	r4, r4, r4, lsl #2
   6d86c:	lsl	r4, r4, #3
   6d870:	add	r5, r6, r4
   6d874:	mov	r0, r5
   6d878:	bl	1f73c <fputs@plt+0xe628>
   6d87c:	ldr	r2, [fp, #8]
   6d880:	ldrh	r3, [r5, #8]
   6d884:	and	r3, r3, #15872	; 0x3e00
   6d888:	orr	r3, r3, #4
   6d88c:	strh	r3, [r5, #8]
   6d890:	adds	r0, r0, r2
   6d894:	adc	r1, r1, r2, asr #31
   6d898:	strd	r0, [r6, r4]
   6d89c:	b	69cb0 <fputs@plt+0x58b9c>
   6d8a0:	ldr	r4, [fp, #16]
   6d8a4:	ldrb	r6, [r4, #26]
   6d8a8:	ldr	r1, [r4]
   6d8ac:	ldr	r0, [r4, #4]
   6d8b0:	ldr	r5, [fp, #12]
   6d8b4:	ldr	r3, [sp, #44]	; 0x2c
   6d8b8:	add	r5, r5, r5, lsl #2
   6d8bc:	add	r5, r3, r5, lsl #3
   6d8c0:	cmp	r5, r1
   6d8c4:	mov	r1, r6
   6d8c8:	beq	6d90c <fputs@plt+0x5c7f8>
   6d8cc:	sub	r3, r6, #1
   6d8d0:	cmn	r3, #1
   6d8d4:	str	r5, [r4]
   6d8d8:	beq	712c8 <fputs@plt+0x601b4>
   6d8dc:	ldr	ip, [fp, #8]
   6d8e0:	add	r2, r6, #6
   6d8e4:	add	r3, r3, ip
   6d8e8:	ldr	lr, [sp, #44]	; 0x2c
   6d8ec:	add	r3, r3, r3, lsl #2
   6d8f0:	add	r2, r4, r2, lsl #2
   6d8f4:	add	ip, r4, #24
   6d8f8:	add	r3, lr, r3, lsl #3
   6d8fc:	str	r3, [r2], #-4
   6d900:	cmp	r2, ip
   6d904:	sub	r3, r3, #40	; 0x28
   6d908:	bne	6d8fc <fputs@plt+0x5c7e8>
   6d90c:	ldrh	r3, [r5, #8]
   6d910:	ldr	r6, [sp, #28]
   6d914:	mov	r2, #0
   6d918:	and	r3, r3, #15872	; 0x3e00
   6d91c:	orr	r3, r3, #1
   6d920:	strh	r3, [r5, #8]
   6d924:	strb	r2, [r4, #25]
   6d928:	ldr	r3, [r0, #12]
   6d92c:	ldr	r0, [sp, #60]	; 0x3c
   6d930:	add	r2, r4, #28
   6d934:	str	r0, [r6, #32]
   6d938:	ldr	r0, [sp, #64]	; 0x40
   6d93c:	str	r0, [r6, #36]	; 0x24
   6d940:	mov	r0, r4
   6d944:	blx	r3
   6d948:	ldrb	r3, [r4, #25]
   6d94c:	ldr	r1, [r6, #32]
   6d950:	ldr	r2, [r6, #36]	; 0x24
   6d954:	cmp	r3, #0
   6d958:	str	r1, [sp, #60]	; 0x3c
   6d95c:	str	r2, [sp, #64]	; 0x40
   6d960:	beq	6d994 <fputs@plt+0x5c880>
   6d964:	ldr	r3, [r4, #20]
   6d968:	cmp	r3, #0
   6d96c:	bne	70800 <fputs@plt+0x5f6ec>
   6d970:	ldr	r1, [sp, #40]	; 0x28
   6d974:	ldr	r3, [fp, #4]
   6d978:	ldr	r2, [r4, #16]
   6d97c:	add	r1, r1, #204	; 0xcc
   6d980:	ldr	r0, [sp, #28]
   6d984:	bl	1d30c <fputs@plt+0xc1f8>
   6d988:	ldr	r3, [sp, #32]
   6d98c:	cmp	r3, #0
   6d990:	bne	73180 <fputs@plt+0x6206c>
   6d994:	ldrh	r3, [r5, #8]
   6d998:	tst	r3, #18
   6d99c:	beq	69cb0 <fputs@plt+0x58b9c>
   6d9a0:	ldr	r0, [r4]
   6d9a4:	ldrh	r3, [r0, #8]
   6d9a8:	tst	r3, #2
   6d9ac:	bne	70a64 <fputs@plt+0x5f950>
   6d9b0:	tst	r3, #18
   6d9b4:	beq	69cb0 <fputs@plt+0x58b9c>
   6d9b8:	tst	r3, #16384	; 0x4000
   6d9bc:	ldr	r3, [r0, #12]
   6d9c0:	ldrne	r2, [r0]
   6d9c4:	addne	r3, r3, r2
   6d9c8:	ldr	r2, [r0, #32]
   6d9cc:	ldr	r2, [r2, #92]	; 0x5c
   6d9d0:	cmp	r2, r3
   6d9d4:	blt	6af60 <fputs@plt+0x59e4c>
   6d9d8:	b	69cb0 <fputs@plt+0x58b9c>
   6d9dc:	ldrb	r6, [fp, #3]
   6d9e0:	mov	r5, #0
   6d9e4:	mov	r3, r5
   6d9e8:	add	r2, r6, #7
   6d9ec:	ldr	r0, [sp, #28]
   6d9f0:	lsl	r2, r2, #2
   6d9f4:	bl	243c8 <fputs@plt+0x132b4>
   6d9f8:	subs	r4, r0, #0
   6d9fc:	beq	6de38 <fputs@plt+0x5cd24>
   6da00:	ldr	r3, [sp, #56]	; 0x38
   6da04:	str	r5, [r4]
   6da08:	sub	r2, fp, r3
   6da0c:	ldr	r0, [fp, #16]
   6da10:	asr	r2, r2, #2
   6da14:	ldr	ip, [sp, #40]	; 0x28
   6da18:	add	r3, r2, r2, lsl #1
   6da1c:	str	r0, [r4, #4]
   6da20:	add	r3, r3, r3, lsl #4
   6da24:	str	ip, [r4, #12]
   6da28:	add	r3, r3, r3, lsl #8
   6da2c:	strb	r6, [r4, #26]
   6da30:	add	r3, r3, r3, lsl #16
   6da34:	mov	r1, r5
   6da38:	add	r3, r2, r3, lsl #2
   6da3c:	str	r3, [r4, #16]
   6da40:	mvn	r2, #19
   6da44:	mov	r3, #36	; 0x24
   6da48:	str	r4, [fp, #16]
   6da4c:	strb	r2, [fp, #1]
   6da50:	strb	r3, [fp]
   6da54:	b	6d8b0 <fputs@plt+0x5c79c>
   6da58:	ldr	r3, [fp, #4]
   6da5c:	cmp	r3, #0
   6da60:	beq	69cb0 <fputs@plt+0x58b9c>
   6da64:	add	r3, r3, r3, lsl #2
   6da68:	ldr	r1, [sp, #44]	; 0x2c
   6da6c:	lsl	r3, r3, #3
   6da70:	add	r0, r1, r3
   6da74:	ldr	r2, [pc, #2516]	; 6e450 <fputs@plt+0x5d33c>
   6da78:	ldrh	r1, [r0, #8]
   6da7c:	and	r2, r2, r1
   6da80:	cmp	r2, #0
   6da84:	bne	71484 <fputs@plt+0x60370>
   6da88:	ldr	r1, [sp, #44]	; 0x2c
   6da8c:	mov	r4, #0
   6da90:	mov	r5, #0
   6da94:	mov	r2, #4
   6da98:	strd	r4, [r1, r3]
   6da9c:	strh	r2, [r0, #8]
   6daa0:	b	69cb0 <fputs@plt+0x58b9c>
   6daa4:	ldr	r2, [sp, #28]
   6daa8:	ldr	r1, [sp, #104]	; 0x68
   6daac:	mov	r3, sl
   6dab0:	ldr	r2, [r2, #304]	; 0x130
   6dab4:	cmp	r1, r3
   6dab8:	movhi	r3, #0
   6dabc:	movls	r3, #1
   6dac0:	cmp	r2, #0
   6dac4:	moveq	r3, #0
   6dac8:	cmp	r3, #0
   6dacc:	str	sl, [sp, #48]	; 0x30
   6dad0:	ldr	sl, [sp, #40]	; 0x28
   6dad4:	bne	70e3c <fputs@plt+0x5fd28>
   6dad8:	ldrd	r2, [sl, #144]	; 0x90
   6dadc:	cmp	r2, #1
   6dae0:	sbcs	r3, r3, #0
   6dae4:	blt	6ed30 <fputs@plt+0x5dc1c>
   6dae8:	ldr	r2, [pc, #2416]	; 6e460 <fputs@plt+0x5d34c>
   6daec:	ldr	r1, [pc, #2416]	; 6e464 <fputs@plt+0x5d350>
   6daf0:	mov	r3, #2
   6daf4:	strb	r3, [sl, #86]	; 0x56
   6daf8:	mov	r0, sl
   6dafc:	str	r2, [sl, #80]	; 0x50
   6db00:	add	r1, pc, r1
   6db04:	bl	42e7c <fputs@plt+0x31d68>
   6db08:	ldr	r3, [sp, #56]	; 0x38
   6db0c:	ldr	r0, [sl, #44]	; 0x2c
   6db10:	sub	r4, fp, r3
   6db14:	mov	r3, #1
   6db18:	asr	r4, r4, #2
   6db1c:	str	r3, [sp, #32]
   6db20:	add	r3, r4, r4, lsl r3
   6db24:	add	r3, r3, r3, lsl #4
   6db28:	add	r3, r3, r3, lsl #8
   6db2c:	add	r3, r3, r3, lsl #16
   6db30:	add	r4, r4, r3, lsl #2
   6db34:	b	6978c <fputs@plt+0x58678>
   6db38:	ldr	r3, [sp, #40]	; 0x28
   6db3c:	ldr	r2, [r3, #200]	; 0xc8
   6db40:	ldr	r3, [fp, #4]
   6db44:	ldrb	r1, [r2, r3]
   6db48:	cmp	r1, #0
   6db4c:	moveq	r1, #1
   6db50:	strbeq	r1, [r2, r3]
   6db54:	beq	69cb0 <fputs@plt+0x58b9c>
   6db58:	b	6c7b8 <fputs@plt+0x5b6a4>
   6db5c:	ldr	r3, [sp, #112]	; 0x70
   6db60:	cmp	r3, #0
   6db64:	blt	70b34 <fputs@plt+0x5fa20>
   6db68:	ldreq	r3, [fp, #8]
   6db6c:	ldrne	r3, [fp, #12]
   6db70:	ldr	r2, [sp, #56]	; 0x38
   6db74:	add	r3, r3, r3, lsl #2
   6db78:	add	fp, r2, r3, lsl #2
   6db7c:	sub	fp, fp, #20
   6db80:	b	69cb0 <fputs@plt+0x58b9c>
   6db84:	ldrb	r3, [fp, #3]
   6db88:	ldr	r5, [fp, #12]
   6db8c:	ldr	r9, [fp, #16]
   6db90:	tst	r3, #1
   6db94:	ldr	r3, [sp, #108]	; 0x6c
   6db98:	moveq	r3, #0
   6db9c:	cmp	r5, #0
   6dba0:	ldmib	fp, {r6, r7}
   6dba4:	ble	727e4 <fputs@plt+0x616d0>
   6dba8:	str	fp, [sp, #80]	; 0x50
   6dbac:	str	sl, [sp, #96]	; 0x60
   6dbb0:	mov	r4, #0
   6dbb4:	mov	sl, r9
   6dbb8:	ldr	fp, [sp, #44]	; 0x2c
   6dbbc:	mov	r8, r3
   6dbc0:	mov	r9, r5
   6dbc4:	b	6dbd4 <fputs@plt+0x5cac0>
   6dbc8:	add	r4, r4, #1
   6dbcc:	cmp	r9, r4
   6dbd0:	beq	6f6c4 <fputs@plt+0x5e5b0>
   6dbd4:	cmp	r8, #0
   6dbd8:	moveq	r0, r4
   6dbdc:	ldrne	r0, [r8, r4, lsl #2]
   6dbe0:	ldr	ip, [sl, #16]
   6dbe4:	add	r1, r0, r7
   6dbe8:	add	r0, r0, r6
   6dbec:	add	r1, r1, r1, lsl #2
   6dbf0:	add	r0, r0, r0, lsl #2
   6dbf4:	add	r2, sl, r4, lsl #2
   6dbf8:	add	r1, fp, r1, lsl #3
   6dbfc:	add	r0, fp, r0, lsl #3
   6dc00:	ldr	r2, [r2, #20]
   6dc04:	ldrb	r5, [ip, r4]
   6dc08:	bl	343d0 <fputs@plt+0x232bc>
   6dc0c:	cmp	r0, #0
   6dc10:	beq	6dbc8 <fputs@plt+0x5cab4>
   6dc14:	cmp	r5, #0
   6dc18:	ldr	fp, [sp, #80]	; 0x50
   6dc1c:	str	r0, [sp, #112]	; 0x70
   6dc20:	ldr	sl, [sp, #96]	; 0x60
   6dc24:	streq	r5, [sp, #108]	; 0x6c
   6dc28:	rsbne	r3, r0, #0
   6dc2c:	strne	r3, [sp, #112]	; 0x70
   6dc30:	movne	r3, #0
   6dc34:	strne	r3, [sp, #108]	; 0x6c
   6dc38:	b	69cb0 <fputs@plt+0x58b9c>
   6dc3c:	ldr	r3, [fp, #16]
   6dc40:	add	r3, r3, #4
   6dc44:	str	r3, [sp, #108]	; 0x6c
   6dc48:	b	69cb0 <fputs@plt+0x58b9c>
   6dc4c:	ldr	r3, [sp, #40]	; 0x28
   6dc50:	ldr	r2, [fp, #4]
   6dc54:	ldr	r1, [fp, #8]
   6dc58:	ldr	r3, [r3, #56]	; 0x38
   6dc5c:	str	r1, [sp, #96]	; 0x60
   6dc60:	ldr	r9, [r3, r2, lsl #2]
   6dc64:	ldrb	r3, [r9]
   6dc68:	cmp	r3, #0
   6dc6c:	bne	6f798 <fputs@plt+0x5e684>
   6dc70:	ldrb	r3, [r9, #3]
   6dc74:	cmp	r3, #0
   6dc78:	bne	6ef7c <fputs@plt+0x5de68>
   6dc7c:	ldr	r3, [r9, #16]
   6dc80:	str	r3, [sp, #136]	; 0x88
   6dc84:	ldrb	r3, [r3, #66]	; 0x42
   6dc88:	cmp	r3, #1
   6dc8c:	beq	6efac <fputs@plt+0x5de98>
   6dc90:	mov	r0, r9
   6dc94:	bl	5217c <fputs@plt+0x41068>
   6dc98:	str	r0, [sp, #32]
   6dc9c:	ldr	r2, [sp, #32]
   6dca0:	ldr	r3, [fp, #12]
   6dca4:	cmp	r2, #0
   6dca8:	ldr	r2, [r9, #76]	; 0x4c
   6dcac:	add	r3, r3, r3, lsl #2
   6dcb0:	str	r2, [sp, #128]	; 0x80
   6dcb4:	ldr	r2, [r9, #16]
   6dcb8:	str	r2, [sp, #136]	; 0x88
   6dcbc:	ldr	r2, [sp, #44]	; 0x2c
   6dcc0:	add	r3, r2, r3, lsl #3
   6dcc4:	str	r3, [sp, #80]	; 0x50
   6dcc8:	bne	73030 <fputs@plt+0x61f1c>
   6dccc:	ldr	r3, [sp, #40]	; 0x28
   6dcd0:	ldr	r2, [r9, #56]	; 0x38
   6dcd4:	ldr	r3, [r3, #72]	; 0x48
   6dcd8:	cmp	r2, r3
   6dcdc:	beq	6fc28 <fputs@plt+0x5eb14>
   6dce0:	ldrb	r2, [r9, #2]
   6dce4:	cmp	r2, #0
   6dce8:	beq	6fa3c <fputs@plt+0x5e928>
   6dcec:	ldrb	r2, [r9]
   6dcf0:	cmp	r2, #3
   6dcf4:	beq	71878 <fputs@plt+0x60764>
   6dcf8:	ldr	r3, [sp, #80]	; 0x50
   6dcfc:	ldrh	r2, [r3, #8]
   6dd00:	ldr	r3, [pc, #1864]	; 6e450 <fputs@plt+0x5d33c>
   6dd04:	and	r3, r3, r2
   6dd08:	cmp	r3, #0
   6dd0c:	bne	712bc <fputs@plt+0x601a8>
   6dd10:	ldr	r2, [sp, #80]	; 0x50
   6dd14:	mov	r3, #1
   6dd18:	strh	r3, [r2, #8]
   6dd1c:	mov	r3, #0
   6dd20:	str	r3, [sp, #32]
   6dd24:	b	69cb0 <fputs@plt+0x58b9c>
   6dd28:	ldr	r3, [fp, #4]
   6dd2c:	ldr	r2, [sp, #44]	; 0x2c
   6dd30:	add	r3, r3, r3, lsl #2
   6dd34:	add	r0, r2, r3, lsl #3
   6dd38:	ldrh	r3, [r0, #8]
   6dd3c:	tst	r3, #1
   6dd40:	beq	707c4 <fputs@plt+0x5f6b0>
   6dd44:	ldr	r3, [fp, #12]
   6dd48:	cmp	r3, #0
   6dd4c:	beq	69cb0 <fputs@plt+0x58b9c>
   6dd50:	b	6c7b8 <fputs@plt+0x5b6a4>
   6dd54:	ldr	r2, [fp, #8]
   6dd58:	ldr	lr, [sp, #44]	; 0x2c
   6dd5c:	ldr	r3, [fp, #4]
   6dd60:	add	r2, r2, r2, lsl #2
   6dd64:	ldr	ip, [pc, #1764]	; 6e450 <fputs@plt+0x5d33c>
   6dd68:	lsl	r1, r2, #3
   6dd6c:	add	r0, lr, r1
   6dd70:	add	r3, r3, r3, lsl #2
   6dd74:	ldrh	r2, [r0, #8]
   6dd78:	lsl	r3, r3, #3
   6dd7c:	and	ip, ip, r2
   6dd80:	add	r2, lr, r3
   6dd84:	cmp	ip, #0
   6dd88:	ldrd	r2, [r2]
   6dd8c:	bne	707bc <fputs@plt+0x5f6a8>
   6dd90:	ldr	lr, [sp, #44]	; 0x2c
   6dd94:	mov	ip, #4
   6dd98:	strd	r2, [lr, r1]
   6dd9c:	strh	ip, [r0, #8]
   6dda0:	b	69cb0 <fputs@plt+0x58b9c>
   6dda4:	ldr	r1, [fp, #4]
   6dda8:	ldr	r0, [fp, #8]
   6ddac:	ldr	r3, [sp, #44]	; 0x2c
   6ddb0:	add	r1, r1, r1, lsl #2
   6ddb4:	add	r0, r0, r0, lsl #2
   6ddb8:	mov	r2, #4096	; 0x1000
   6ddbc:	add	r1, r3, r1, lsl #3
   6ddc0:	add	r0, r3, r0, lsl #3
   6ddc4:	bl	22cbc <fputs@plt+0x11ba8>
   6ddc8:	b	69cb0 <fputs@plt+0x58b9c>
   6ddcc:	ldr	r5, [fp, #4]
   6ddd0:	ldr	r4, [fp, #8]
   6ddd4:	ldr	r3, [sp, #44]	; 0x2c
   6ddd8:	add	r5, r5, r5, lsl #2
   6dddc:	add	r4, r4, r4, lsl #2
   6dde0:	ldr	r7, [fp, #12]
   6dde4:	add	r5, r3, r5, lsl #3
   6dde8:	add	r4, r3, r4, lsl #3
   6ddec:	mov	r8, #0
   6ddf0:	mov	r6, #4096	; 0x1000
   6ddf4:	b	6de0c <fputs@plt+0x5ccf8>
   6ddf8:	cmp	r8, r7
   6ddfc:	beq	69cb0 <fputs@plt+0x58b9c>
   6de00:	add	r4, r4, #40	; 0x28
   6de04:	add	r5, r5, #40	; 0x28
   6de08:	add	r8, r8, #1
   6de0c:	mov	r2, r6
   6de10:	mov	r1, r5
   6de14:	mov	r0, r4
   6de18:	bl	22cbc <fputs@plt+0x11ba8>
   6de1c:	ldrh	r3, [r4, #8]
   6de20:	tst	r3, #4096	; 0x1000
   6de24:	beq	6ddf8 <fputs@plt+0x5cce4>
   6de28:	mov	r0, r4
   6de2c:	bl	2ccac <fputs@plt+0x1bb98>
   6de30:	cmp	r0, #0
   6de34:	beq	6ddf8 <fputs@plt+0x5cce4>
   6de38:	str	sl, [sp, #48]	; 0x30
   6de3c:	ldr	sl, [sp, #40]	; 0x28
   6de40:	ldr	r3, [sp, #56]	; 0x38
   6de44:	sub	r4, fp, r3
   6de48:	asr	r4, r4, #2
   6de4c:	add	r3, r4, r4, lsl #1
   6de50:	add	r3, r3, r3, lsl #4
   6de54:	add	r3, r3, r3, lsl #8
   6de58:	add	r3, r3, r3, lsl #16
   6de5c:	add	r4, r4, r3, lsl #2
   6de60:	b	69e28 <fputs@plt+0x58d14>
   6de64:	ldr	r6, [fp, #4]
   6de68:	ldr	r5, [fp, #8]
   6de6c:	ldr	r3, [sp, #44]	; 0x2c
   6de70:	add	r6, r6, r6, lsl #2
   6de74:	add	r5, r5, r5, lsl #2
   6de78:	ldr	r4, [fp, #12]
   6de7c:	add	r6, r3, r6, lsl #3
   6de80:	add	r5, r3, r5, lsl #3
   6de84:	b	6de98 <fputs@plt+0x5cd84>
   6de88:	subs	r4, r4, #1
   6de8c:	add	r6, r6, #40	; 0x28
   6de90:	add	r5, r5, #40	; 0x28
   6de94:	beq	69cb0 <fputs@plt+0x58b9c>
   6de98:	mov	r1, r6
   6de9c:	mov	r0, r5
   6dea0:	bl	22988 <fputs@plt+0x11874>
   6dea4:	ldrh	r3, [r5, #8]
   6dea8:	tst	r3, #4096	; 0x1000
   6deac:	beq	6de88 <fputs@plt+0x5cd74>
   6deb0:	mov	r0, r5
   6deb4:	bl	2ccac <fputs@plt+0x1bb98>
   6deb8:	cmp	r0, #0
   6debc:	beq	6de88 <fputs@plt+0x5cd74>
   6dec0:	b	6de38 <fputs@plt+0x5cd24>
   6dec4:	ldr	r3, [fp, #4]
   6dec8:	ldr	r2, [sp, #40]	; 0x28
   6decc:	add	r3, r3, r3, lsl #2
   6ded0:	ldr	r1, [r2, #60]	; 0x3c
   6ded4:	lsl	r3, r3, #3
   6ded8:	sub	r3, r3, #40	; 0x28
   6dedc:	add	r4, r1, r3
   6dee0:	ldrh	r2, [r4, #8]
   6dee4:	tst	r2, #18
   6dee8:	bne	6e9c8 <fputs@plt+0x5d8b4>
   6deec:	ldr	r3, [fp, #8]
   6def0:	ldr	r2, [sp, #40]	; 0x28
   6def4:	add	r3, r3, r3, lsl #2
   6def8:	ldr	r0, [r2, #8]
   6defc:	ldr	r2, [pc, #1356]	; 6e450 <fputs@plt+0x5d33c>
   6df00:	add	r0, r0, r3, lsl #3
   6df04:	ldrh	r3, [r0, #8]
   6df08:	and	r2, r2, r3
   6df0c:	cmp	r2, #0
   6df10:	moveq	r3, #4
   6df14:	strheq	r3, [r0, #8]
   6df18:	bne	7091c <fputs@plt+0x5f808>
   6df1c:	mov	r1, r4
   6df20:	mov	r2, #2048	; 0x800
   6df24:	bl	22cbc <fputs@plt+0x11ba8>
   6df28:	b	69cb0 <fputs@plt+0x58b9c>
   6df2c:	ldr	r3, [fp, #8]
   6df30:	ldr	r2, [sp, #40]	; 0x28
   6df34:	add	r3, r3, r3, lsl #2
   6df38:	ldr	r4, [r2, #8]
   6df3c:	ldr	r2, [pc, #1292]	; 6e450 <fputs@plt+0x5d33c>
   6df40:	add	r4, r4, r3, lsl #3
   6df44:	ldrh	r3, [r4, #8]
   6df48:	and	r2, r2, r3
   6df4c:	cmp	r2, #0
   6df50:	moveq	r3, #4
   6df54:	strheq	r3, [r4, #8]
   6df58:	bne	70020 <fputs@plt+0x5ef0c>
   6df5c:	mov	r3, #0
   6df60:	ldr	r2, [fp, #4]
   6df64:	ldr	r1, [fp, #16]
   6df68:	mov	r0, r4
   6df6c:	str	r3, [sp]
   6df70:	bl	2cd48 <fputs@plt+0x1bc34>
   6df74:	ldrb	r3, [sp, #88]	; 0x58
   6df78:	strb	r3, [r4, #10]
   6df7c:	b	69cb0 <fputs@plt+0x58b9c>
   6df80:	ldr	r3, [fp, #4]
   6df84:	ldr	r6, [fp, #16]
   6df88:	cmp	r3, #0
   6df8c:	str	r3, [sp, #80]	; 0x50
   6df90:	ldr	r3, [sp, #28]
   6df94:	beq	6e974 <fputs@plt+0x5d860>
   6df98:	ldr	r1, [r3, #424]	; 0x1a8
   6df9c:	cmp	r1, #0
   6dfa0:	beq	6e028 <fputs@plt+0x5cf14>
   6dfa4:	ldrb	r3, [r6]
   6dfa8:	ldr	r7, [pc, #1208]	; 6e468 <fputs@plt+0x5d354>
   6dfac:	ldr	lr, [pc, #1208]	; 6e46c <fputs@plt+0x5d358>
   6dfb0:	add	r7, pc, r7
   6dfb4:	add	r3, r7, r3
   6dfb8:	add	lr, pc, lr
   6dfbc:	ldrb	r8, [r3, #336]	; 0x150
   6dfc0:	mov	r4, r1
   6dfc4:	mov	r5, #0
   6dfc8:	ldr	r0, [r4]
   6dfcc:	ldrb	r3, [r0]
   6dfd0:	add	r2, r7, r3
   6dfd4:	ldrb	r2, [r2, #336]	; 0x150
   6dfd8:	cmp	r2, r8
   6dfdc:	bne	6e018 <fputs@plt+0x5cf04>
   6dfe0:	cmp	r3, #0
   6dfe4:	beq	6f6d8 <fputs@plt+0x5e5c4>
   6dfe8:	mov	ip, r6
   6dfec:	b	6dff8 <fputs@plt+0x5cee4>
   6dff0:	cmp	r2, #0
   6dff4:	beq	6f6d8 <fputs@plt+0x5e5c4>
   6dff8:	ldrb	r2, [r0, #1]!
   6dffc:	ldrb	r3, [ip, #1]!
   6e000:	add	r9, lr, r2
   6e004:	add	r3, lr, r3
   6e008:	ldrb	r9, [r9, #336]	; 0x150
   6e00c:	ldrb	r3, [r3, #336]	; 0x150
   6e010:	cmp	r9, r3
   6e014:	beq	6dff0 <fputs@plt+0x5cedc>
   6e018:	ldr	r4, [r4, #24]
   6e01c:	add	r5, r5, #1
   6e020:	cmp	r4, #0
   6e024:	bne	6dfc8 <fputs@plt+0x5ceb4>
   6e028:	str	sl, [sp, #48]	; 0x30
   6e02c:	ldr	r1, [pc, #1084]	; 6e470 <fputs@plt+0x5d35c>
   6e030:	ldr	sl, [sp, #40]	; 0x28
   6e034:	mov	r2, r6
   6e038:	mov	r0, sl
   6e03c:	add	r1, pc, r1
   6e040:	bl	42e7c <fputs@plt+0x31d68>
   6e044:	ldr	r3, [sp, #56]	; 0x38
   6e048:	ldr	r0, [sl, #44]	; 0x2c
   6e04c:	sub	r4, fp, r3
   6e050:	mov	r3, #1
   6e054:	asr	r4, r4, #2
   6e058:	str	r3, [sp, #32]
   6e05c:	add	r3, r4, r4, lsl r3
   6e060:	add	r3, r3, r3, lsl #4
   6e064:	add	r3, r3, r3, lsl #8
   6e068:	add	r3, r3, r3, lsl #16
   6e06c:	add	r4, r4, r3, lsl #2
   6e070:	b	6978c <fputs@plt+0x58678>
   6e074:	ldr	r4, [fp, #8]
   6e078:	ldr	r0, [sp, #44]	; 0x2c
   6e07c:	ldr	r3, [fp, #4]
   6e080:	add	r4, r4, r4, lsl #2
   6e084:	ldr	r2, [pc, #964]	; 6e450 <fputs@plt+0x5d33c>
   6e088:	add	r4, r0, r4, lsl #3
   6e08c:	add	r3, r3, r3, lsl #2
   6e090:	ldrh	r1, [r4, #8]
   6e094:	add	r5, r0, r3, lsl #3
   6e098:	and	r2, r2, r1
   6e09c:	cmp	r2, #0
   6e0a0:	moveq	r3, #1
   6e0a4:	strheq	r3, [r4, #8]
   6e0a8:	bne	70828 <fputs@plt+0x5f714>
   6e0ac:	ldrh	r3, [r5, #8]
   6e0b0:	ands	r6, r3, #1
   6e0b4:	bne	69cb0 <fputs@plt+0x58b9c>
   6e0b8:	mov	r3, #4
   6e0bc:	strh	r3, [r4, #8]
   6e0c0:	mov	r0, r5
   6e0c4:	bl	1f73c <fputs@plt+0xe628>
   6e0c8:	str	r6, [r4, #4]
   6e0cc:	orrs	r3, r0, r1
   6e0d0:	moveq	r3, #1
   6e0d4:	movne	r3, #0
   6e0d8:	str	r3, [r4]
   6e0dc:	b	69cb0 <fputs@plt+0x58b9c>
   6e0e0:	ldr	r5, [sp, #56]	; 0x38
   6e0e4:	ldr	r1, [fp, #4]
   6e0e8:	sub	r2, fp, r5
   6e0ec:	mov	r0, #4
   6e0f0:	asr	r2, r2, #2
   6e0f4:	add	r1, r1, r1, lsl #2
   6e0f8:	add	r3, r2, r2, lsl #1
   6e0fc:	ldr	r4, [sp, #44]	; 0x2c
   6e100:	add	r3, r3, r3, lsl r0
   6e104:	lsl	ip, r1, #3
   6e108:	add	r3, r3, r3, lsl #8
   6e10c:	add	lr, r4, ip
   6e110:	add	r3, r3, r3, lsl #16
   6e114:	strh	r0, [lr, #8]
   6e118:	ldr	fp, [r4, r1, lsl #3]
   6e11c:	add	r3, r2, r3, lsl #2
   6e120:	mov	r2, r3
   6e124:	add	fp, fp, fp, lsl #2
   6e128:	asr	r3, r3, #31
   6e12c:	mov	lr, r4
   6e130:	strd	r2, [r4, ip]
   6e134:	add	fp, r5, fp, lsl #2
   6e138:	b	69cb0 <fputs@plt+0x58b9c>
   6e13c:	ldr	r3, [fp, #4]
   6e140:	ldr	r0, [sp, #44]	; 0x2c
   6e144:	mov	r1, #128	; 0x80
   6e148:	add	r3, r3, r3, lsl #2
   6e14c:	ldr	r2, [r0, r3, lsl #3]
   6e150:	add	r3, r0, r3, lsl #3
   6e154:	ldr	r0, [sp, #56]	; 0x38
   6e158:	add	r2, r2, r2, lsl #2
   6e15c:	add	r2, r0, r2, lsl #2
   6e160:	ldr	r2, [r2, #8]
   6e164:	strh	r1, [r3, #8]
   6e168:	add	r2, r2, r2, lsl #2
   6e16c:	add	fp, r0, r2, lsl #2
   6e170:	sub	fp, fp, #20
   6e174:	b	69cb0 <fputs@plt+0x58b9c>
   6e178:	ldr	r3, [fp, #8]
   6e17c:	ldr	r2, [sp, #40]	; 0x28
   6e180:	add	r3, r3, r3, lsl #2
   6e184:	ldr	r0, [r2, #8]
   6e188:	ldr	r2, [pc, #704]	; 6e450 <fputs@plt+0x5d33c>
   6e18c:	add	r0, r0, r3, lsl #3
   6e190:	ldrh	r3, [r0, #8]
   6e194:	and	r2, r2, r3
   6e198:	cmp	r2, #0
   6e19c:	moveq	r3, #4
   6e1a0:	strheq	r3, [r0, #8]
   6e1a4:	bne	70848 <fputs@plt+0x5f734>
   6e1a8:	ldr	r2, [fp, #4]
   6e1ac:	asr	r3, r2, #31
   6e1b0:	strd	r2, [r0]
   6e1b4:	b	69cb0 <fputs@plt+0x58b9c>
   6e1b8:	ldr	r3, [fp, #4]
   6e1bc:	ldr	r2, [sp, #44]	; 0x2c
   6e1c0:	add	r3, r3, r3, lsl #2
   6e1c4:	add	r3, r2, r3, lsl #3
   6e1c8:	ldrh	r2, [r3, #8]
   6e1cc:	bic	r2, r2, #128	; 0x80
   6e1d0:	orr	r2, r2, #1
   6e1d4:	strh	r2, [r3, #8]
   6e1d8:	b	69cb0 <fputs@plt+0x58b9c>
   6e1dc:	ldr	r2, [fp, #8]
   6e1e0:	ldr	r3, [sp, #40]	; 0x28
   6e1e4:	add	r1, r2, r2, lsl #2
   6e1e8:	ldr	r4, [r3, #8]
   6e1ec:	ldr	r3, [pc, #604]	; 6e450 <fputs@plt+0x5d33c>
   6e1f0:	add	r4, r4, r1, lsl #3
   6e1f4:	ldrh	r1, [r4, #8]
   6e1f8:	and	r3, r3, r1
   6e1fc:	cmp	r3, #0
   6e200:	moveq	r3, #4
   6e204:	strheq	r3, [r4, #8]
   6e208:	bne	70834 <fputs@plt+0x5f720>
   6e20c:	ldr	r5, [fp, #12]
   6e210:	ldr	r3, [fp, #4]
   6e214:	ldr	r6, [pc, #600]	; 6e474 <fputs@plt+0x5d360>
   6e218:	cmp	r3, #0
   6e21c:	sub	r5, r5, r2
   6e220:	moveq	r6, #1
   6e224:	cmp	r5, #0
   6e228:	strh	r6, [r4, #8]
   6e22c:	ble	69cb0 <fputs@plt+0x58b9c>
   6e230:	ldr	r7, [pc, #536]	; 6e450 <fputs@plt+0x5d33c>
   6e234:	b	6e244 <fputs@plt+0x5d130>
   6e238:	subs	r5, r5, #1
   6e23c:	strh	r6, [r4, #8]
   6e240:	beq	69cb0 <fputs@plt+0x58b9c>
   6e244:	add	r4, r4, #40	; 0x28
   6e248:	ldrh	r3, [r4, #8]
   6e24c:	tst	r3, r7
   6e250:	beq	6e238 <fputs@plt+0x5d124>
   6e254:	mov	r0, r4
   6e258:	bl	22380 <fputs@plt+0x1126c>
   6e25c:	b	6e238 <fputs@plt+0x5d124>
   6e260:	ldr	r0, [sp, #28]
   6e264:	bl	1d7c4 <fputs@plt+0xc6b0>
   6e268:	b	697f4 <fputs@plt+0x586e0>
   6e26c:	ldrh	r2, [r6, #8]
   6e270:	ldr	r3, [pc, #472]	; 6e450 <fputs@plt+0x5d33c>
   6e274:	and	r3, r3, r2
   6e278:	cmp	r3, #0
   6e27c:	moveq	r3, #1
   6e280:	strheq	r3, [r6, #8]
   6e284:	beq	69cb0 <fputs@plt+0x58b9c>
   6e288:	mov	r0, r6
   6e28c:	bl	22380 <fputs@plt+0x1126c>
   6e290:	b	69cb0 <fputs@plt+0x58b9c>
   6e294:	ldr	r3, [sp, #40]	; 0x28
   6e298:	ldr	r2, [r3, #184]	; 0xb8
   6e29c:	ldr	r3, [sp, #28]
   6e2a0:	ldr	r3, [r3, #132]	; 0x84
   6e2a4:	cmp	r2, r3
   6e2a8:	bge	6f504 <fputs@plt+0x5e3f0>
   6e2ac:	ldr	r3, [fp, #12]
   6e2b0:	ldr	r1, [sp, #44]	; 0x2c
   6e2b4:	add	r3, r3, r3, lsl #2
   6e2b8:	add	r5, r1, r3, lsl #3
   6e2bc:	ldrh	r1, [r5, #8]
   6e2c0:	tst	r1, #64	; 0x40
   6e2c4:	bne	6efcc <fputs@plt+0x5deb8>
   6e2c8:	ldr	r3, [r4, #12]
   6e2cc:	ldr	r8, [r4, #8]
   6e2d0:	cmp	r3, #0
   6e2d4:	add	r8, r3, r8
   6e2d8:	addeq	r8, r8, #1
   6e2dc:	add	r3, r3, #20
   6e2e0:	lsl	r6, r8, #2
   6e2e4:	add	r2, r6, r8
   6e2e8:	ldr	r0, [sp, #28]
   6e2ec:	add	r3, r3, r2, lsl #1
   6e2f0:	ldr	r2, [r4, #16]
   6e2f4:	add	r2, r2, r3, lsl #2
   6e2f8:	asr	r3, r2, #31
   6e2fc:	bl	25490 <fputs@plt+0x1437c>
   6e300:	subs	r7, r0, #0
   6e304:	beq	6de38 <fputs@plt+0x5cd24>
   6e308:	ldrh	r2, [r5, #8]
   6e30c:	ldr	r3, [pc, #316]	; 6e450 <fputs@plt+0x5d33c>
   6e310:	and	r3, r3, r2
   6e314:	cmp	r3, #0
   6e318:	bne	6e328 <fputs@plt+0x5d214>
   6e31c:	ldr	r3, [r5, #24]
   6e320:	cmp	r3, #0
   6e324:	beq	6e330 <fputs@plt+0x5d21c>
   6e328:	mov	r0, r5
   6e32c:	bl	22434 <fputs@plt+0x11320>
   6e330:	ldr	r3, [sp, #56]	; 0x38
   6e334:	add	ip, r6, r8
   6e338:	sub	r0, fp, r3
   6e33c:	lsl	lr, ip, #3
   6e340:	asr	r0, r0, #2
   6e344:	add	r3, lr, #80	; 0x50
   6e348:	add	r2, r0, r0, lsl #1
   6e34c:	add	r1, r7, r3
   6e350:	add	r2, r2, r2, lsl #4
   6e354:	mov	r3, #64	; 0x40
   6e358:	add	r2, r2, r2, lsl #8
   6e35c:	str	r7, [r5]
   6e360:	ldr	ip, [r4, #12]
   6e364:	strh	r3, [r5, #8]
   6e368:	ldr	r5, [sp, #40]	; 0x28
   6e36c:	add	r2, r2, r2, lsl #16
   6e370:	add	r3, r7, #80	; 0x50
   6e374:	add	r2, r0, r2, lsl #2
   6e378:	ldr	r0, [r5, #8]
   6e37c:	str	r2, [r7, #48]	; 0x30
   6e380:	ldr	r2, [r5, #28]
   6e384:	str	r0, [r7, #16]
   6e388:	ldr	r0, [r5, #56]	; 0x38
   6e38c:	str	r2, [r7, #56]	; 0x38
   6e390:	ldr	r2, [r5, #36]	; 0x24
   6e394:	str	r0, [r7, #24]
   6e398:	ldr	r0, [r5, #4]
   6e39c:	str	r2, [r7, #44]	; 0x2c
   6e3a0:	ldr	r2, [r5, #32]
   6e3a4:	str	r0, [r7, #8]
   6e3a8:	ldr	r0, [r4, #20]
   6e3ac:	str	r2, [r7, #52]	; 0x34
   6e3b0:	ldr	r2, [r5, #200]	; 0xc8
   6e3b4:	str	r0, [r7, #28]
   6e3b8:	ldr	r0, [r5, #196]	; 0xc4
   6e3bc:	cmp	r1, r3
   6e3c0:	str	ip, [r7, #68]	; 0x44
   6e3c4:	str	r5, [r7]
   6e3c8:	str	r8, [r7, #64]	; 0x40
   6e3cc:	str	r2, [r7, #20]
   6e3d0:	str	r0, [r7, #60]	; 0x3c
   6e3d4:	beq	72e88 <fputs@plt+0x61d74>
   6e3d8:	ldr	r5, [sp, #28]
   6e3dc:	mov	r2, r3
   6e3e0:	mov	r0, #128	; 0x80
   6e3e4:	strh	r0, [r2, #8]
   6e3e8:	str	r5, [r2, #32]
   6e3ec:	add	r2, r2, #40	; 0x28
   6e3f0:	cmp	r1, r2
   6e3f4:	bne	6e3e4 <fputs@plt+0x5d2d0>
   6e3f8:	ldr	r2, [sp, #40]	; 0x28
   6e3fc:	ldr	r2, [r2, #184]	; 0xb8
   6e400:	b	6efe8 <fputs@plt+0x5ded4>
   6e404:	ldrb	r6, [r4, #2]
   6e408:	cmp	r6, #0
   6e40c:	beq	69b5c <fputs@plt+0x58a48>
   6e410:	ldr	r3, [fp, #8]
   6e414:	ldr	r1, [sp, #44]	; 0x2c
   6e418:	ldr	r2, [pc, #48]	; 6e450 <fputs@plt+0x5d33c>
   6e41c:	add	r3, r3, r3, lsl #2
   6e420:	add	r0, r1, r3, lsl #3
   6e424:	ldrh	r3, [r0, #8]
   6e428:	and	r2, r2, r3
   6e42c:	cmp	r2, #0
   6e430:	moveq	r3, #1
   6e434:	streq	r2, [sp, #32]
   6e438:	strheq	r3, [r0, #8]
   6e43c:	beq	69cb0 <fputs@plt+0x58b9c>
   6e440:	bl	22380 <fputs@plt+0x1126c>
   6e444:	mov	r3, #0
   6e448:	str	r3, [sp, #32]
   6e44c:	b	69cb0 <fputs@plt+0x58b9c>
   6e450:	andeq	r2, r0, r0, ror #8
   6e454:	andeq	ip, r3, r0, lsl fp
   6e458:	andeq	ip, r3, r0, ror #21
   6e45c:	andeq	r0, r0, lr, lsl r4
   6e460:	andeq	r0, r0, r3, lsl r3
   6e464:	strdeq	r7, [r2], -r0
   6e468:	andeq	r2, r2, r0, lsl ip
   6e46c:	andeq	r2, r2, r8, lsl #24
   6e470:	andeq	r7, r2, r8, ror #12
   6e474:	andeq	r0, r0, r1, lsl #2
   6e478:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   6e47c:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   6e480:	andeq	r0, r2, r4, asr #29
   6e484:	andeq	r5, r2, r0, lsr #12
   6e488:	andeq	r5, r2, r4, lsl #7
   6e48c:	andeq	r0, r0, r2, lsl #20
   6e490:	andeq	sl, r3, r8, lsr sp
   6e494:	andeq	r6, r2, r4, ror #25
   6e498:	andeq	r0, r0, r2, lsl #4
   6e49c:	andeq	r6, r2, ip, lsr #18
   6e4a0:	andeq	r2, r0, r0, ror #8
   6e4a4:	andeq	r5, r2, r0, lsl pc
   6e4a8:	mov	r0, r8
   6e4ac:	bl	10f58 <strlen@plt>
   6e4b0:	add	r5, sp, #256	; 0x100
   6e4b4:	mov	r1, r8
   6e4b8:	bic	r2, r0, #-1073741824	; 0xc0000000
   6e4bc:	mov	r0, r5
   6e4c0:	bl	30aac <fputs@plt+0x1f998>
   6e4c4:	mov	r0, r5
   6e4c8:	bl	25400 <fputs@plt+0x142ec>
   6e4cc:	ldr	r5, [sp, #28]
   6e4d0:	ldr	r3, [r5, #180]	; 0xb4
   6e4d4:	mov	r1, r0
   6e4d8:	mov	r4, r0
   6e4dc:	ldr	r0, [r5, #184]	; 0xb8
   6e4e0:	blx	r3
   6e4e4:	mov	r1, r4
   6e4e8:	mov	r0, r5
   6e4ec:	bl	1d100 <fputs@plt+0xbfec>
   6e4f0:	ldr	r3, [fp, #8]
   6e4f4:	cmp	r3, #0
   6e4f8:	bne	6b12c <fputs@plt+0x5a018>
   6e4fc:	b	69cb0 <fputs@plt+0x58b9c>
   6e500:	ldrb	r1, [fp, #3]
   6e504:	ldr	r0, [r4, #16]
   6e508:	bl	51bc4 <fputs@plt+0x40ab0>
   6e50c:	mov	r3, #0
   6e510:	str	r3, [r4, #56]	; 0x38
   6e514:	subs	r3, r0, #0
   6e518:	str	r3, [sp, #32]
   6e51c:	bne	73cc8 <fputs@plt+0x62bb4>
   6e520:	ldr	r3, [fp, #8]
   6e524:	ands	r3, r3, #1
   6e528:	str	r3, [sp, #32]
   6e52c:	beq	69cb0 <fputs@plt+0x58b9c>
   6e530:	ldr	r2, [sp, #40]	; 0x28
   6e534:	mov	r1, #0
   6e538:	str	r1, [sp, #32]
   6e53c:	ldr	r3, [r2, #92]	; 0x5c
   6e540:	add	r3, r3, #1
   6e544:	str	r3, [r2, #92]	; 0x5c
   6e548:	b	69cb0 <fputs@plt+0x58b9c>
   6e54c:	mov	r0, r4
   6e550:	bl	22434 <fputs@plt+0x11320>
   6e554:	b	6b098 <fputs@plt+0x59f84>
   6e558:	mov	r6, #0
   6e55c:	mov	r7, r6
   6e560:	tst	ip, #16384	; 0x4000
   6e564:	str	r7, [r1, #68]	; 0x44
   6e568:	bne	6a49c <fputs@plt+0x59388>
   6e56c:	adds	r8, r8, r6
   6e570:	adc	r9, r9, #0
   6e574:	mov	r2, #1
   6e578:	b	6a50c <fputs@plt+0x593f8>
   6e57c:	tst	ip, #8
   6e580:	movne	r6, #8
   6e584:	movne	r7, #7
   6e588:	bne	6e560 <fputs@plt+0x5d44c>
   6e58c:	ands	r3, ip, #16384	; 0x4000
   6e590:	ldr	r6, [r1, #52]	; 0x34
   6e594:	ldrne	r2, [r1, #40]	; 0x28
   6e598:	lsr	ip, ip, #1
   6e59c:	addne	r6, r6, r2
   6e5a0:	add	r2, r6, #6
   6e5a4:	and	ip, ip, #1
   6e5a8:	add	r7, ip, r2, lsl #1
   6e5ac:	b	6a490 <fputs@plt+0x5937c>
   6e5b0:	ldr	r4, [pc, #-316]	; 6e47c <fputs@plt+0x5d368>
   6e5b4:	mov	r5, #0
   6e5b8:	cmp	r3, r5
   6e5bc:	cmpeq	r2, r4
   6e5c0:	movls	r6, #2
   6e5c4:	movls	r7, r6
   6e5c8:	bls	6e560 <fputs@plt+0x5d44c>
   6e5cc:	ldr	r4, [pc, #-348]	; 6e478 <fputs@plt+0x5d364>
   6e5d0:	mov	r5, #0
   6e5d4:	cmp	r3, r5
   6e5d8:	cmpeq	r2, r4
   6e5dc:	movls	r6, #3
   6e5e0:	movls	r7, r6
   6e5e4:	bls	6e560 <fputs@plt+0x5d44c>
   6e5e8:	mov	r5, #0
   6e5ec:	cmp	r3, r5
   6e5f0:	mvn	r4, #-2147483648	; 0x80000000
   6e5f4:	cmpeq	r2, r4
   6e5f8:	movls	r6, #4
   6e5fc:	movls	r7, r6
   6e600:	bls	6e560 <fputs@plt+0x5d44c>
   6e604:	ldr	r5, [pc, #-400]	; 6e47c <fputs@plt+0x5d368>
   6e608:	mvn	r4, #0
   6e60c:	cmp	r3, r5
   6e610:	cmpeq	r2, r4
   6e614:	movhi	r6, #8
   6e618:	movls	r6, #6
   6e61c:	movhi	r7, #6
   6e620:	movls	r7, #5
   6e624:	b	6e560 <fputs@plt+0x5d44c>
   6e628:	str	r1, [sp, #96]	; 0x60
   6e62c:	bl	2cc2c <fputs@plt+0x1bb18>
   6e630:	ldr	r1, [sp, #96]	; 0x60
   6e634:	cmp	r0, #0
   6e638:	beq	6a4bc <fputs@plt+0x593a8>
   6e63c:	ldr	r3, [sp, #184]	; 0xb8
   6e640:	ldr	fp, [sp, #176]	; 0xb0
   6e644:	str	r3, [sp, #48]	; 0x30
   6e648:	b	6de3c <fputs@plt+0x5cd28>
   6e64c:	and	r5, r2, #251	; 0xfb
   6e650:	cmp	r5, #10
   6e654:	bne	6e7f8 <fputs@plt+0x5d6e4>
   6e658:	ldr	r0, [sp, #28]
   6e65c:	bl	1d7e8 <fputs@plt+0xc6d4>
   6e660:	ldr	r0, [sl, #44]	; 0x2c
   6e664:	b	69df4 <fputs@plt+0x58ce0>
   6e668:	mov	r6, #1
   6e66c:	mov	r7, r6
   6e670:	b	6e560 <fputs@plt+0x5d44c>
   6e674:	mov	r3, #1
   6e678:	strb	r3, [r5, #2]
   6e67c:	mov	r3, #0
   6e680:	str	r3, [sp, #32]
   6e684:	b	69d40 <fputs@plt+0x58c2c>
   6e688:	ldr	r0, [sp, #28]
   6e68c:	bl	1d7c4 <fputs@plt+0xc6b0>
   6e690:	b	69e40 <fputs@plt+0x58d2c>
   6e694:	add	r3, sp, #256	; 0x100
   6e698:	mov	r2, #183	; 0xb7
   6e69c:	add	r1, sp, #360	; 0x168
   6e6a0:	ldr	r0, [r6, #24]
   6e6a4:	bl	26e88 <fputs@plt+0x15d74>
   6e6a8:	subs	r5, r0, #0
   6e6ac:	beq	6de38 <fputs@plt+0x5cd24>
   6e6b0:	ldrh	r3, [r4, #8]
   6e6b4:	tst	r3, #16384	; 0x4000
   6e6b8:	bne	729d4 <fputs@plt+0x618c0>
   6e6bc:	ldr	r0, [r6, #24]
   6e6c0:	ldr	r3, [r4, #16]
   6e6c4:	ldr	r2, [r4, #12]
   6e6c8:	add	r1, r0, #12
   6e6cc:	str	r5, [sp]
   6e6d0:	add	r0, r0, #4
   6e6d4:	bl	2131c <fputs@plt+0x10208>
   6e6d8:	ldrb	r8, [fp]
   6e6dc:	mov	r4, #0
   6e6e0:	cmp	r8, #67	; 0x43
   6e6e4:	strb	r4, [r5, #10]
   6e6e8:	beq	70a08 <fputs@plt+0x5f8f4>
   6e6ec:	mov	r2, #0
   6e6f0:	add	r3, sp, #236	; 0xec
   6e6f4:	mov	r1, r5
   6e6f8:	ldr	r0, [r6, #16]
   6e6fc:	stm	sp, {r2, r3}
   6e700:	mov	r2, #0
   6e704:	mov	r3, #0
   6e708:	bl	51354 <fputs@plt+0x40240>
   6e70c:	ldr	r1, [sp, #256]	; 0x100
   6e710:	mov	r5, r0
   6e714:	str	r0, [sp, #32]
   6e718:	ldr	r0, [sp, #28]
   6e71c:	bl	1d100 <fputs@plt+0xbfec>
   6e720:	cmp	r5, #0
   6e724:	bne	72c1c <fputs@plt+0x61b08>
   6e728:	ldr	r3, [sp, #236]	; 0xec
   6e72c:	strb	r5, [r6, #3]
   6e730:	adds	r2, r3, #0
   6e734:	movne	r2, #1
   6e738:	str	r3, [r6, #28]
   6e73c:	str	r5, [r6, #56]	; 0x38
   6e740:	strb	r2, [r6, #2]
   6e744:	ldrb	r2, [fp]
   6e748:	cmp	r2, #69	; 0x45
   6e74c:	beq	708c8 <fputs@plt+0x5f7b4>
   6e750:	cmp	r3, #0
   6e754:	orrne	r4, r4, #1
   6e758:	tst	r4, #1
   6e75c:	bne	6c7b8 <fputs@plt+0x5b6a4>
   6e760:	b	69cb0 <fputs@plt+0x58b9c>
   6e764:	ldrb	r8, [fp]
   6e768:	cmp	r8, #109	; 0x6d
   6e76c:	beq	7130c <fputs@plt+0x601f8>
   6e770:	ldrb	r3, [fp, #3]
   6e774:	ldr	r2, [r6, #12]
   6e778:	ldr	ip, [pc, #-768]	; 6e480 <fputs@plt+0x5d36c>
   6e77c:	ands	r4, r3, #16
   6e780:	ldr	lr, [fp, #12]
   6e784:	ldrne	r4, [r5, #28]
   6e788:	ldr	r1, [r6, #16]
   6e78c:	ldr	r0, [r5, #16]
   6e790:	add	ip, pc, ip
   6e794:	str	r4, [sp, #16]
   6e798:	mov	r4, #0
   6e79c:	asr	r3, r2, #31
   6e7a0:	str	lr, [sp, #12]
   6e7a4:	str	ip, [sp]
   6e7a8:	str	r4, [sp, #8]
   6e7ac:	str	r4, [sp, #4]
   6e7b0:	bl	52244 <fputs@plt+0x41130>
   6e7b4:	str	r4, [r5, #56]	; 0x38
   6e7b8:	str	r0, [sp, #32]
   6e7bc:	ldr	r3, [sp, #32]
   6e7c0:	cmp	r3, #0
   6e7c4:	beq	69cb0 <fputs@plt+0x58b9c>
   6e7c8:	ldr	r3, [sp, #56]	; 0x38
   6e7cc:	str	sl, [sp, #48]	; 0x30
   6e7d0:	sub	r4, fp, r3
   6e7d4:	ldr	sl, [sp, #40]	; 0x28
   6e7d8:	asr	r4, r4, #2
   6e7dc:	add	r3, r4, r4, lsl #1
   6e7e0:	ldr	r0, [sl, #44]	; 0x2c
   6e7e4:	add	r3, r3, r3, lsl #4
   6e7e8:	add	r3, r3, r3, lsl #8
   6e7ec:	add	r3, r3, r3, lsl #16
   6e7f0:	add	r4, r4, r3, lsl #2
   6e7f4:	b	6978c <fputs@plt+0x58678>
   6e7f8:	ldr	r0, [sl, #44]	; 0x2c
   6e7fc:	b	69df4 <fputs@plt+0x58ce0>
   6e800:	mov	r5, #3
   6e804:	mov	r3, #7
   6e808:	str	r3, [sp, #32]
   6e80c:	ldr	r0, [sp, #32]
   6e810:	bl	20bd0 <fputs@plt+0xfabc>
   6e814:	mov	r2, r0
   6e818:	ldr	r1, [pc, #-924]	; 6e484 <fputs@plt+0x5d370>
   6e81c:	mov	r0, sl
   6e820:	add	r1, pc, r1
   6e824:	bl	42e7c <fputs@plt+0x31d68>
   6e828:	ldr	r3, [sp, #32]
   6e82c:	str	r3, [sl, #80]	; 0x50
   6e830:	b	6e650 <fputs@plt+0x5d53c>
   6e834:	cmp	r2, r3
   6e838:	beq	6edf8 <fputs@plt+0x5dce4>
   6e83c:	cmp	r2, #516	; 0x204
   6e840:	movne	r3, r2
   6e844:	andne	r5, r3, #251	; 0xfb
   6e848:	bne	6e80c <fputs@plt+0x5d6f8>
   6e84c:	ldr	r2, [pc, #-972]	; 6e488 <fputs@plt+0x5d374>
   6e850:	mov	r5, r0
   6e854:	add	r2, pc, r2
   6e858:	b	6e818 <fputs@plt+0x5d704>
   6e85c:	ldr	r3, [sp, #56]	; 0x38
   6e860:	ldr	r1, [sp, #96]	; 0x60
   6e864:	sub	r4, fp, r3
   6e868:	str	sl, [sp, #48]	; 0x30
   6e86c:	asr	r4, r4, #2
   6e870:	ldr	sl, [sp, #40]	; 0x28
   6e874:	add	r3, r4, r4, lsl #1
   6e878:	mov	r2, #0
   6e87c:	add	r3, r3, r3, lsl #4
   6e880:	strb	r2, [r1, #3]
   6e884:	add	r3, r3, r3, lsl #8
   6e888:	str	r2, [r1, #56]	; 0x38
   6e88c:	add	r3, r3, r3, lsl #16
   6e890:	ldr	r0, [sl, #44]	; 0x2c
   6e894:	add	r4, r4, r3, lsl #2
   6e898:	b	6978c <fputs@plt+0x58678>
   6e89c:	bl	22c5c <fputs@plt+0x11b48>
   6e8a0:	b	69fe4 <fputs@plt+0x58ed0>
   6e8a4:	cmp	r5, #5
   6e8a8:	beq	70b6c <fputs@plt+0x5fa58>
   6e8ac:	cmp	r5, r7
   6e8b0:	beq	6e8d4 <fputs@plt+0x5d7c0>
   6e8b4:	sub	r3, r7, #5
   6e8b8:	sub	r9, r5, #5
   6e8bc:	clz	r3, r3
   6e8c0:	clz	r9, r9
   6e8c4:	lsr	r3, r3, #5
   6e8c8:	lsr	r9, r9, #5
   6e8cc:	orrs	r2, r3, r9
   6e8d0:	bne	6ca88 <fputs@plt+0x5b974>
   6e8d4:	ldr	r3, [sp, #32]
   6e8d8:	cmp	r3, #0
   6e8dc:	moveq	r7, r5
   6e8e0:	mov	r1, r7
   6e8e4:	mov	r0, r6
   6e8e8:	bl	4950c <fputs@plt+0x383f8>
   6e8ec:	ldr	r3, [pc, #-1128]	; 6e48c <fputs@plt+0x5d378>
   6e8f0:	strh	r3, [r4, #8]
   6e8f4:	cmp	r0, #6
   6e8f8:	beq	718a0 <fputs@plt+0x6078c>
   6e8fc:	ldr	r3, [pc, #-1140]	; 6e490 <fputs@plt+0x5d37c>
   6e900:	add	r3, pc, r3
   6e904:	add	r3, r3, r0, lsl #2
   6e908:	ldr	r0, [r3, #640]	; 0x280
   6e90c:	cmp	r0, #0
   6e910:	str	r0, [r4, #16]
   6e914:	beq	6e920 <fputs@plt+0x5d80c>
   6e918:	bl	10f58 <strlen@plt>
   6e91c:	bic	r0, r0, #-1073741824	; 0xc0000000
   6e920:	mov	r3, #1
   6e924:	str	r0, [r4, #12]
   6e928:	strb	r3, [r4, #10]
   6e92c:	mov	r0, r4
   6e930:	ldr	r1, [sp, #88]	; 0x58
   6e934:	bl	2e27c <fputs@plt+0x1d168>
   6e938:	ldr	r3, [sp, #32]
   6e93c:	cmp	r3, #0
   6e940:	beq	69cb0 <fputs@plt+0x58b9c>
   6e944:	ldr	r3, [sp, #56]	; 0x38
   6e948:	str	sl, [sp, #48]	; 0x30
   6e94c:	sub	r4, fp, r3
   6e950:	ldr	sl, [sp, #40]	; 0x28
   6e954:	asr	r4, r4, #2
   6e958:	add	r3, r4, r4, lsl #1
   6e95c:	ldr	r0, [sl, #44]	; 0x2c
   6e960:	add	r3, r3, r3, lsl #4
   6e964:	add	r3, r3, r3, lsl #8
   6e968:	add	r3, r3, r3, lsl #16
   6e96c:	add	r4, r4, r3, lsl #2
   6e970:	b	6978c <fputs@plt+0x58678>
   6e974:	ldr	r3, [r3, #160]	; 0xa0
   6e978:	cmp	r3, #0
   6e97c:	ble	70d6c <fputs@plt+0x5fc58>
   6e980:	str	sl, [sp, #48]	; 0x30
   6e984:	ldr	r1, [pc, #-1272]	; 6e494 <fputs@plt+0x5d380>
   6e988:	ldr	sl, [sp, #40]	; 0x28
   6e98c:	add	r1, pc, r1
   6e990:	mov	r0, sl
   6e994:	bl	42e7c <fputs@plt+0x31d68>
   6e998:	ldr	r3, [sp, #56]	; 0x38
   6e99c:	ldr	r0, [sl, #44]	; 0x2c
   6e9a0:	sub	r4, fp, r3
   6e9a4:	mov	r3, #5
   6e9a8:	asr	r4, r4, #2
   6e9ac:	str	r3, [sp, #32]
   6e9b0:	add	r3, r4, r4, lsl #1
   6e9b4:	add	r3, r3, r3, lsl #4
   6e9b8:	add	r3, r3, r3, lsl #8
   6e9bc:	add	r3, r3, r3, lsl #16
   6e9c0:	add	r4, r4, r3, lsl #2
   6e9c4:	b	6978c <fputs@plt+0x58678>
   6e9c8:	tst	r2, #16384	; 0x4000
   6e9cc:	ldr	r2, [r4, #12]
   6e9d0:	ldrne	r3, [r1, r3]
   6e9d4:	addne	r2, r2, r3
   6e9d8:	ldr	r3, [r4, #32]
   6e9dc:	ldr	r3, [r3, #92]	; 0x5c
   6e9e0:	cmp	r3, r2
   6e9e4:	bge	6deec <fputs@plt+0x5cdd8>
   6e9e8:	b	6af60 <fputs@plt+0x59e4c>
   6e9ec:	ldr	r0, [r4, #16]
   6e9f0:	tst	r8, #1
   6e9f4:	movne	r3, #1
   6e9f8:	mvneq	r3, #0
   6e9fc:	ldrb	r6, [r0, #67]	; 0x43
   6ea00:	ldr	r2, [fp, #16]
   6ea04:	ldr	r1, [r4, #24]
   6ea08:	strb	r3, [sp, #370]	; 0x172
   6ea0c:	ldr	r3, [fp, #12]
   6ea10:	str	r1, [sp, #360]	; 0x168
   6ea14:	add	r1, sp, #368	; 0x170
   6ea18:	add	r3, r3, r3, lsl #2
   6ea1c:	strh	r2, [r1]
   6ea20:	ldr	r2, [sp, #44]	; 0x2c
   6ea24:	and	r6, r6, #2
   6ea28:	add	r3, r2, r3, lsl #3
   6ea2c:	str	r3, [sp, #364]	; 0x16c
   6ea30:	ldrh	r2, [r3, #8]
   6ea34:	tst	r2, #16384	; 0x4000
   6ea38:	bne	71660 <fputs@plt+0x6054c>
   6ea3c:	mov	ip, #0
   6ea40:	add	r5, sp, #288	; 0x120
   6ea44:	mov	r3, #0
   6ea48:	str	ip, [sp]
   6ea4c:	str	r5, [sp, #4]
   6ea50:	mov	r2, #0
   6ea54:	add	r1, sp, #360	; 0x168
   6ea58:	strb	ip, [sp, #374]	; 0x176
   6ea5c:	bl	51354 <fputs@plt+0x40240>
   6ea60:	subs	r3, r0, #0
   6ea64:	str	r3, [sp, #32]
   6ea68:	bne	72f48 <fputs@plt+0x61e34>
   6ea6c:	cmp	r6, #0
   6ea70:	beq	6d39c <fputs@plt+0x5c288>
   6ea74:	ldrb	r3, [sp, #374]	; 0x176
   6ea78:	cmp	r3, #0
   6ea7c:	bne	716f4 <fputs@plt+0x605e0>
   6ea80:	ldr	r3, [sp, #288]	; 0x120
   6ea84:	cmp	r3, #0
   6ea88:	bne	6f7e4 <fputs@plt+0x5e6d0>
   6ea8c:	add	fp, fp, #20
   6ea90:	mov	r3, #0
   6ea94:	str	r3, [sp, #32]
   6ea98:	b	69cb0 <fputs@plt+0x58b9c>
   6ea9c:	ldr	r3, [sp, #32]
   6eaa0:	cmp	r3, #5
   6eaa4:	bne	73540 <fputs@plt+0x6242c>
   6eaa8:	mov	r3, #1
   6eaac:	mov	r2, r3
   6eab0:	str	r3, [sp, #360]	; 0x168
   6eab4:	b	6cc70 <fputs@plt+0x5bb5c>
   6eab8:	ldr	r3, [sp, #28]
   6eabc:	ldr	r3, [r3, #24]
   6eac0:	tst	r3, #33554432	; 0x2000000
   6eac4:	beq	6cd5c <fputs@plt+0x5bc48>
   6eac8:	ldr	r3, [sp, #56]	; 0x38
   6eacc:	str	sl, [sp, #48]	; 0x30
   6ead0:	sub	r4, fp, r3
   6ead4:	mov	r3, #8
   6ead8:	asr	r4, r4, #2
   6eadc:	str	r3, [sp, #32]
   6eae0:	add	r3, r4, r4, lsl #1
   6eae4:	ldr	sl, [sp, #40]	; 0x28
   6eae8:	add	r3, r3, r3, lsl #4
   6eaec:	add	r3, r3, r3, lsl #8
   6eaf0:	ldr	r0, [sl, #44]	; 0x2c
   6eaf4:	add	r3, r3, r3, lsl #16
   6eaf8:	add	r4, r4, r3, lsl #2
   6eafc:	b	6978c <fputs@plt+0x58678>
   6eb00:	ldr	r2, [sp, #28]
   6eb04:	str	r6, [sp, #60]	; 0x3c
   6eb08:	str	r7, [sp, #64]	; 0x40
   6eb0c:	strd	r6, [r2, #32]
   6eb10:	b	6c620 <fputs@plt+0x5b50c>
   6eb14:	tst	r3, #128	; 0x80
   6eb18:	bne	712ec <fputs@plt+0x601d8>
   6eb1c:	tst	r3, #32
   6eb20:	beq	71064 <fputs@plt+0x5ff50>
   6eb24:	ldr	r3, [fp, #8]
   6eb28:	ldr	r2, [sp, #44]	; 0x2c
   6eb2c:	add	r3, r3, r3, lsl #2
   6eb30:	add	r3, r2, r3, lsl #3
   6eb34:	ldrh	r2, [r3, #8]
   6eb38:	and	r2, r2, #15872	; 0x3e00
   6eb3c:	orr	r2, r2, #1
   6eb40:	strh	r2, [r3, #8]
   6eb44:	b	69cb0 <fputs@plt+0x58b9c>
   6eb48:	ldr	r1, [r3, #4]
   6eb4c:	ldr	ip, [r3]
   6eb50:	ldr	r3, [r1, #44]	; 0x2c
   6eb54:	str	ip, [r1, #4]
   6eb58:	cmp	r2, r3
   6eb5c:	movcc	r2, r3
   6eb60:	cmp	r2, #0
   6eb64:	ldr	r3, [r1]
   6eb68:	ble	6a868 <fputs@plt+0x59754>
   6eb6c:	str	r2, [r3, #164]	; 0xa4
   6eb70:	b	6a86c <fputs@plt+0x59758>
   6eb74:	add	r1, r2, #448	; 0x1c0
   6eb78:	ldr	r0, [fp, #8]
   6eb7c:	ldrd	r2, [r1]
   6eb80:	adds	r2, r2, r0
   6eb84:	adc	r3, r3, r0, asr #31
   6eb88:	strd	r2, [r1]
   6eb8c:	b	69cb0 <fputs@plt+0x58b9c>
   6eb90:	ldr	r3, [r0, #92]	; 0x5c
   6eb94:	add	r3, r3, #1
   6eb98:	str	r3, [r0, #92]	; 0x5c
   6eb9c:	b	6a2dc <fputs@plt+0x591c8>
   6eba0:	bl	1c490 <fputs@plt+0xb37c>
   6eba4:	ldr	r3, [sp, #28]
   6eba8:	ldr	r0, [r3, #92]	; 0x5c
   6ebac:	ldrd	r2, [r5, #16]
   6ebb0:	asr	r1, r0, #31
   6ebb4:	cmp	r0, r2
   6ebb8:	sbcs	r1, r1, r3
   6ebbc:	blt	6af60 <fputs@plt+0x59e4c>
   6ebc0:	mov	r7, r2
   6ebc4:	b	6b854 <fputs@plt+0x5a740>
   6ebc8:	ldrh	r2, [r4, #8]
   6ebcc:	ldr	r3, [pc, #-1844]	; 6e4a0 <fputs@plt+0x5d38c>
   6ebd0:	and	r3, r3, r2
   6ebd4:	cmp	r3, #0
   6ebd8:	moveq	r3, #1
   6ebdc:	strheq	r3, [r4, #8]
   6ebe0:	beq	69cb0 <fputs@plt+0x58b9c>
   6ebe4:	mov	r0, r4
   6ebe8:	bl	22380 <fputs@plt+0x1126c>
   6ebec:	b	69cb0 <fputs@plt+0x58b9c>
   6ebf0:	ldr	r2, [sp, #40]	; 0x28
   6ebf4:	ldrb	r3, [r2, #87]	; 0x57
   6ebf8:	orr	r3, r3, #1
   6ebfc:	strb	r3, [r2, #87]	; 0x57
   6ec00:	b	69cb0 <fputs@plt+0x58b9c>
   6ec04:	ldr	r3, [sp, #40]	; 0x28
   6ec08:	ldrd	r2, [r3, #144]	; 0x90
   6ec0c:	orrs	r3, r2, r3
   6ec10:	bne	69cb0 <fputs@plt+0x58b9c>
   6ec14:	ldr	r3, [sp, #28]
   6ec18:	add	r3, r3, #448	; 0x1c0
   6ec1c:	b	6b370 <fputs@plt+0x5a25c>
   6ec20:	ldr	r3, [sp, #56]	; 0x38
   6ec24:	str	sl, [sp, #48]	; 0x30
   6ec28:	sub	r4, fp, r3
   6ec2c:	mov	r3, #7
   6ec30:	asr	r4, r4, #2
   6ec34:	str	r3, [sp, #32]
   6ec38:	add	r3, r4, r4, lsl #1
   6ec3c:	ldr	sl, [sp, #40]	; 0x28
   6ec40:	add	r3, r3, r3, lsl #4
   6ec44:	add	r3, r3, r3, lsl #8
   6ec48:	ldr	r0, [sl, #44]	; 0x2c
   6ec4c:	add	r3, r3, r3, lsl #16
   6ec50:	add	r4, r4, r3, lsl #2
   6ec54:	b	6978c <fputs@plt+0x58678>
   6ec58:	lsr	r3, r3, #7
   6ec5c:	str	r3, [sp, #160]	; 0xa0
   6ec60:	ldr	r1, [sp, #160]	; 0xa0
   6ec64:	asr	r3, lr, #31
   6ec68:	orr	r1, r1, r3, lsl #25
   6ec6c:	lsr	r3, r3, #7
   6ec70:	str	r3, [sp, #164]	; 0xa4
   6ec74:	str	r1, [sp, #160]	; 0xa0
   6ec78:	ldrd	r0, [sp, #160]	; 0xa0
   6ec7c:	mov	r2, r0
   6ec80:	mov	r3, r1
   6ec84:	orrs	r3, r2, r3
   6ec88:	beq	72908 <fputs@plt+0x617f4>
   6ec8c:	mov	r2, #1
   6ec90:	lsr	r3, r0, #7
   6ec94:	orr	r3, r3, r1, lsl #25
   6ec98:	lsr	ip, r1, #7
   6ec9c:	mov	r0, r3
   6eca0:	mov	r1, ip
   6eca4:	orrs	r3, r0, r1
   6eca8:	add	r2, r2, #1
   6ecac:	bne	6ec90 <fputs@plt+0x5db7c>
   6ecb0:	add	r5, lr, r2
   6ecb4:	strd	r0, [sp, #160]	; 0xa0
   6ecb8:	asr	r1, r5, #31
   6ecbc:	lsr	r3, r5, #7
   6ecc0:	orr	r3, r3, r1, lsl #25
   6ecc4:	mov	r0, r5
   6ecc8:	str	r3, [sp, #144]	; 0x90
   6eccc:	lsr	r3, r1, #7
   6ecd0:	str	r3, [sp, #148]	; 0x94
   6ecd4:	strd	r0, [sp, #96]	; 0x60
   6ecd8:	mov	ip, r1
   6ecdc:	ldrd	r0, [sp, #144]	; 0x90
   6ece0:	orrs	r3, r0, r1
   6ece4:	beq	70e8c <fputs@plt+0x5fd78>
   6ece8:	mov	r1, #1
   6ecec:	mov	ip, r1
   6ecf0:	ldrd	r0, [sp, #144]	; 0x90
   6ecf4:	lsr	r3, r0, #7
   6ecf8:	orr	r3, r3, r1, lsl #25
   6ecfc:	lsr	lr, r1, #7
   6ed00:	mov	r0, r3
   6ed04:	mov	r1, lr
   6ed08:	orrs	r3, r0, r1
   6ed0c:	add	ip, ip, #1
   6ed10:	bne	6ecf4 <fputs@plt+0x5dbe0>
   6ed14:	cmp	ip, r2
   6ed18:	strd	r0, [sp, #144]	; 0x90
   6ed1c:	ble	70e8c <fputs@plt+0x5fd78>
   6ed20:	add	r5, r5, #1
   6ed24:	mov	r6, r5
   6ed28:	asr	r7, r5, #31
   6ed2c:	b	6a544 <fputs@plt+0x59430>
   6ed30:	mov	r1, #1
   6ed34:	mov	r0, sl
   6ed38:	bl	4c16c <fputs@plt+0x3b058>
   6ed3c:	ldr	r4, [fp, #4]
   6ed40:	ldr	r2, [fp, #8]
   6ed44:	ldr	r3, [sl, #72]	; 0x48
   6ed48:	add	r4, r4, r4, lsl #2
   6ed4c:	ldr	r1, [sp, #44]	; 0x2c
   6ed50:	cmp	r2, #0
   6ed54:	add	r3, r3, #2
   6ed58:	add	r4, r1, r4, lsl #3
   6ed5c:	orr	r3, r3, #1
   6ed60:	str	r4, [sl, #20]
   6ed64:	str	r3, [sl, #72]	; 0x48
   6ed68:	ldrgt	r5, [pc, #-2264]	; 6e498 <fputs@plt+0x5d384>
   6ed6c:	movgt	r6, #0
   6ed70:	bgt	6ed98 <fputs@plt+0x5dc84>
   6ed74:	b	70fd8 <fputs@plt+0x5fec4>
   6ed78:	and	r3, r3, r5
   6ed7c:	cmp	r3, #2
   6ed80:	beq	6f584 <fputs@plt+0x5e470>
   6ed84:	ldr	r3, [fp, #8]
   6ed88:	add	r6, r6, #1
   6ed8c:	cmp	r3, r6
   6ed90:	add	r4, r4, #40	; 0x28
   6ed94:	ble	70fd8 <fputs@plt+0x5fec4>
   6ed98:	ldrh	r3, [r4, #8]
   6ed9c:	tst	r3, #4096	; 0x1000
   6eda0:	beq	6ed78 <fputs@plt+0x5dc64>
   6eda4:	mov	r0, r4
   6eda8:	bl	2ccac <fputs@plt+0x1bb98>
   6edac:	cmp	r0, #0
   6edb0:	bne	6de40 <fputs@plt+0x5cd2c>
   6edb4:	ldrh	r3, [r4, #8]
   6edb8:	b	6ed78 <fputs@plt+0x5dc64>
   6edbc:	ldr	r3, [fp, #4]
   6edc0:	cmp	r3, #0
   6edc4:	beq	6ede4 <fputs@plt+0x5dcd0>
   6edc8:	ldr	r1, [sp, #28]
   6edcc:	ldr	r3, [sp, #360]	; 0x168
   6edd0:	ldr	r2, [sp, #364]	; 0x16c
   6edd4:	str	r3, [sp, #60]	; 0x3c
   6edd8:	str	r2, [sp, #64]	; 0x40
   6eddc:	str	r3, [r1, #32]
   6ede0:	str	r2, [r1, #36]	; 0x24
   6ede4:	ldr	r2, [sp, #40]	; 0x28
   6ede8:	ldr	r3, [r2, #92]	; 0x5c
   6edec:	add	r3, r3, #1
   6edf0:	str	r3, [r2, #92]	; 0x5c
   6edf4:	b	69cb0 <fputs@plt+0x58b9c>
   6edf8:	ldr	r3, [sp, #32]
   6edfc:	str	r3, [sl, #80]	; 0x50
   6ee00:	b	697b8 <fputs@plt+0x586a4>
   6ee04:	ldr	r3, [sp, #40]	; 0x28
   6ee08:	ldr	r2, [r3, #176]	; 0xb0
   6ee0c:	cmp	r2, #0
   6ee10:	bne	6ee1c <fputs@plt+0x5dd08>
   6ee14:	b	71c64 <fputs@plt+0x60b50>
   6ee18:	mov	r2, r3
   6ee1c:	ldr	r3, [r2, #4]
   6ee20:	cmp	r3, #0
   6ee24:	bne	6ee18 <fputs@plt+0x5dd04>
   6ee28:	add	r4, r4, r4, lsl #2
   6ee2c:	ldr	r3, [r2, #16]
   6ee30:	add	r4, r3, r4, lsl #3
   6ee34:	mov	r0, r4
   6ee38:	bl	1f73c <fputs@plt+0xe628>
   6ee3c:	ldrh	ip, [r4, #8]
   6ee40:	mvn	r3, #-2147483648	; 0x80000000
   6ee44:	mvn	r2, #0
   6ee48:	cmp	r1, r3
   6ee4c:	and	r3, ip, #15872	; 0x3e00
   6ee50:	orr	r3, r3, #4
   6ee54:	cmpeq	r0, r2
   6ee58:	strd	r0, [r4]
   6ee5c:	strh	r3, [r4, #8]
   6ee60:	beq	719f8 <fputs@plt+0x608e4>
   6ee64:	ldrb	r3, [r7, #5]
   6ee68:	tst	r3, #2
   6ee6c:	bne	719f8 <fputs@plt+0x608e4>
   6ee70:	add	r3, sp, #360	; 0x168
   6ee74:	ldrd	r2, [r3]
   6ee78:	cmp	r0, r2
   6ee7c:	sbcs	ip, r1, r3
   6ee80:	blt	6ee8c <fputs@plt+0x5dd78>
   6ee84:	adds	r2, r0, #1
   6ee88:	adc	r3, r1, #0
   6ee8c:	strd	r2, [r4]
   6ee90:	mov	r1, #0
   6ee94:	strb	r1, [r7, #3]
   6ee98:	str	r1, [r7, #56]	; 0x38
   6ee9c:	ldr	r1, [sp, #80]	; 0x50
   6eea0:	strd	r2, [r1]
   6eea4:	b	69cb0 <fputs@plt+0x58b9c>
   6eea8:	ldr	r3, [sp, #372]	; 0x174
   6eeac:	mov	r1, r5
   6eeb0:	mov	r7, r3
   6eeb4:	mov	r0, r6
   6eeb8:	str	r3, [sp, #32]
   6eebc:	bl	1d100 <fputs@plt+0xbfec>
   6eec0:	cmp	r7, r4
   6eec4:	mov	r5, r6
   6eec8:	strb	r4, [r6, #149]	; 0x95
   6eecc:	beq	69cb0 <fputs@plt+0x58b9c>
   6eed0:	str	sl, [sp, #48]	; 0x30
   6eed4:	ldr	sl, [sp, #40]	; 0x28
   6eed8:	b	6bec0 <fputs@plt+0x5adac>
   6eedc:	mov	r0, r4
   6eee0:	bl	4b134 <fputs@plt+0x3a020>
   6eee4:	ldr	r2, [sp, #96]	; 0x60
   6eee8:	mov	r3, #0
   6eeec:	strb	r3, [r2, #3]
   6eef0:	str	r3, [r2, #56]	; 0x38
   6eef4:	subs	r3, r0, #0
   6eef8:	str	r3, [sp, #32]
   6eefc:	bne	734e0 <fputs@plt+0x623cc>
   6ef00:	ldr	r3, [sp, #96]	; 0x60
   6ef04:	ldrb	r2, [sp, #32]
   6ef08:	strb	r2, [r3, #2]
   6ef0c:	b	69cb0 <fputs@plt+0x58b9c>
   6ef10:	str	sl, [sp, #48]	; 0x30
   6ef14:	ldr	sl, [sp, #40]	; 0x28
   6ef18:	mov	r0, r4
   6ef1c:	ldr	r1, [sl, #44]	; 0x2c
   6ef20:	bl	1d100 <fputs@plt+0xbfec>
   6ef24:	ldr	r1, [pc, #-2704]	; 6e49c <fputs@plt+0x5d388>
   6ef28:	mov	r0, r4
   6ef2c:	add	r1, pc, r1
   6ef30:	bl	25ecc <fputs@plt+0x14db8>
   6ef34:	ldr	r3, [sp, #56]	; 0x38
   6ef38:	sub	r4, fp, r3
   6ef3c:	mov	r3, #1
   6ef40:	asr	r4, r4, #2
   6ef44:	str	r3, [sp, #32]
   6ef48:	add	r3, r4, r4, lsl r3
   6ef4c:	add	r3, r3, r3, lsl #4
   6ef50:	add	r3, r3, r3, lsl #8
   6ef54:	add	r3, r3, r3, lsl #16
   6ef58:	add	r4, r4, r3, lsl #2
   6ef5c:	str	r0, [sl, #44]	; 0x2c
   6ef60:	b	6978c <fputs@plt+0x58678>
   6ef64:	ldr	r3, [sp, #40]	; 0x28
   6ef68:	ldrb	r3, [r3, #89]	; 0x59
   6ef6c:	ands	r3, r3, #16
   6ef70:	bne	71168 <fputs@plt+0x60054>
   6ef74:	str	r3, [sp, #32]
   6ef78:	b	6cdac <fputs@plt+0x5bc98>
   6ef7c:	ldr	r3, [r9, #52]	; 0x34
   6ef80:	cmp	r3, #0
   6ef84:	beq	71af0 <fputs@plt+0x609dc>
   6ef88:	add	r2, r1, #1
   6ef8c:	ldr	r3, [r3, r2, lsl #2]
   6ef90:	cmp	r3, #0
   6ef94:	ble	71af0 <fputs@plt+0x609dc>
   6ef98:	ldr	r9, [r9, #48]	; 0x30
   6ef9c:	sub	r3, r3, #1
   6efa0:	str	r3, [sp, #96]	; 0x60
   6efa4:	ldr	r3, [r9, #16]
   6efa8:	str	r3, [sp, #136]	; 0x88
   6efac:	ldr	r3, [fp, #12]
   6efb0:	ldr	r2, [r9, #76]	; 0x4c
   6efb4:	add	r3, r3, r3, lsl #2
   6efb8:	str	r2, [sp, #128]	; 0x80
   6efbc:	ldr	r2, [sp, #44]	; 0x2c
   6efc0:	add	r3, r2, r3, lsl #3
   6efc4:	str	r3, [sp, #80]	; 0x50
   6efc8:	b	6dccc <fputs@plt+0x5cbb8>
   6efcc:	ldr	r1, [sp, #44]	; 0x2c
   6efd0:	ldr	r7, [r1, r3, lsl #3]
   6efd4:	add	r3, r7, #80	; 0x50
   6efd8:	ldr	r8, [r7, #64]	; 0x40
   6efdc:	ldr	ip, [r7, #68]	; 0x44
   6efe0:	add	lr, r8, r8, lsl #2
   6efe4:	lsl	lr, lr, #3
   6efe8:	ldr	r5, [sp, #40]	; 0x28
   6efec:	uxth	r1, ip
   6eff0:	ldr	r6, [sp, #60]	; 0x3c
   6eff4:	ldr	r0, [r5]
   6eff8:	add	ip, r3, lr
   6effc:	ldr	lr, [r5, #176]	; 0xb0
   6f000:	ldr	r0, [r0, #84]	; 0x54
   6f004:	add	r2, r2, #1
   6f008:	str	r2, [r5, #184]	; 0xb8
   6f00c:	ldr	r2, [r5, #92]	; 0x5c
   6f010:	str	lr, [r7, #4]
   6f014:	ldr	lr, [r5, #204]	; 0xcc
   6f018:	str	r6, [r7, #32]
   6f01c:	str	r0, [r7, #76]	; 0x4c
   6f020:	ldr	r6, [sp, #64]	; 0x40
   6f024:	ldr	r0, [r4]
   6f028:	str	r6, [r7, #36]	; 0x24
   6f02c:	str	r2, [r7, #72]	; 0x48
   6f030:	str	lr, [r7, #40]	; 0x28
   6f034:	ldr	r2, [r4, #16]
   6f038:	ldr	lr, [r4, #4]
   6f03c:	mov	r6, r0
   6f040:	str	ip, [r5, #56]	; 0x38
   6f044:	str	r0, [sp, #56]	; 0x38
   6f048:	add	r0, ip, r1, lsl #2
   6f04c:	mov	ip, r5
   6f050:	str	r1, [r5, #36]	; 0x24
   6f054:	mov	r1, #0
   6f058:	str	r7, [r5, #176]	; 0xb0
   6f05c:	str	r3, [r5, #8]
   6f060:	str	r8, [r5, #28]
   6f064:	str	r6, [ip, #4]
   6f068:	str	r0, [r5, #200]	; 0xc8
   6f06c:	str	lr, [r5, #32]
   6f070:	str	r2, [r5, #196]	; 0xc4
   6f074:	str	r1, [r5, #204]	; 0xcc
   6f078:	str	r1, [r5, #92]	; 0x5c
   6f07c:	str	r3, [sp, #44]	; 0x2c
   6f080:	mov	r4, r6
   6f084:	bl	10ee0 <memset@plt>
   6f088:	sub	fp, r6, #20
   6f08c:	b	69cb0 <fputs@plt+0x58b9c>
   6f090:	ldr	r0, [sp, #80]	; 0x50
   6f094:	bl	22380 <fputs@plt+0x1126c>
   6f098:	b	6b6d0 <fputs@plt+0x5a5bc>
   6f09c:	mov	r2, r5
   6f0a0:	ldr	r1, [sp, #376]	; 0x178
   6f0a4:	ldr	r0, [sp, #372]	; 0x174
   6f0a8:	bl	36790 <fputs@plt+0x2567c>
   6f0ac:	add	r3, sp, #368	; 0x170
   6f0b0:	ldrh	r2, [r3]
   6f0b4:	ldr	r3, [pc, #-3100]	; 6e4a0 <fputs@plt+0x5d38c>
   6f0b8:	and	r3, r3, r2
   6f0bc:	cmp	r3, #0
   6f0c0:	mov	r6, r0
   6f0c4:	bne	6f0d4 <fputs@plt+0x5dfc0>
   6f0c8:	ldr	r3, [sp, #384]	; 0x180
   6f0cc:	cmp	r3, #0
   6f0d0:	beq	6c37c <fputs@plt+0x5b268>
   6f0d4:	mov	r0, r4
   6f0d8:	bl	22434 <fputs@plt+0x11320>
   6f0dc:	b	6c37c <fputs@plt+0x5b268>
   6f0e0:	ldr	r4, [sp, #28]
   6f0e4:	mov	r1, #516	; 0x204
   6f0e8:	mov	r0, r4
   6f0ec:	bl	511c4 <fputs@plt+0x400b0>
   6f0f0:	mov	r3, #1
   6f0f4:	strb	r3, [r4, #67]	; 0x43
   6f0f8:	mov	r0, sl
   6f0fc:	bl	55c20 <fputs@plt+0x44b0c>
   6f100:	cmp	r0, #5
   6f104:	mov	r4, r0
   6f108:	beq	7102c <fputs@plt+0x5ff18>
   6f10c:	ldr	r3, [sp, #28]
   6f110:	ldr	r1, [r3, #424]	; 0x1a8
   6f114:	cmp	r1, #0
   6f118:	ldrne	r4, [sp, #28]
   6f11c:	beq	6f13c <fputs@plt+0x5e028>
   6f120:	ldr	r3, [r1, #24]
   6f124:	mov	r0, r4
   6f128:	str	r3, [r4, #424]	; 0x1a8
   6f12c:	bl	1d100 <fputs@plt+0xbfec>
   6f130:	ldr	r1, [r4, #424]	; 0x1a8
   6f134:	cmp	r1, #0
   6f138:	bne	6f120 <fputs@plt+0x5e00c>
   6f13c:	ldr	r2, [sp, #28]
   6f140:	mov	r3, #0
   6f144:	strb	r3, [r2, #75]	; 0x4b
   6f148:	ldr	r4, [sl, #80]	; 0x50
   6f14c:	str	r3, [r2, #432]	; 0x1b0
   6f150:	cmp	r4, r3
   6f154:	str	r3, [r2, #436]	; 0x1b4
   6f158:	movne	r4, #1
   6f15c:	moveq	r4, #101	; 0x65
   6f160:	b	69814 <fputs@plt+0x58700>
   6f164:	cmp	r4, #0
   6f168:	str	sl, [sp, #48]	; 0x30
   6f16c:	ldr	sl, [sp, #40]	; 0x28
   6f170:	beq	72b7c <fputs@plt+0x61a68>
   6f174:	ldr	r2, [r4, #8]
   6f178:	mov	r0, sl
   6f17c:	add	r1, sl, #44	; 0x2c
   6f180:	add	r2, r2, #8
   6f184:	bl	25f20 <fputs@plt+0x14e0c>
   6f188:	ldr	r3, [sp, #56]	; 0x38
   6f18c:	ldr	r0, [sl, #44]	; 0x2c
   6f190:	sub	r4, fp, r3
   6f194:	mov	r3, #6
   6f198:	asr	r4, r4, #2
   6f19c:	str	r3, [sp, #32]
   6f1a0:	add	r3, r4, r4, lsl #1
   6f1a4:	add	r3, r3, r3, lsl #4
   6f1a8:	add	r3, r3, r3, lsl #8
   6f1ac:	add	r3, r3, r3, lsl #16
   6f1b0:	add	r4, r4, r3, lsl #2
   6f1b4:	b	6978c <fputs@plt+0x58678>
   6f1b8:	mvn	r0, r0
   6f1bc:	lsr	r0, r0, #31
   6f1c0:	tst	r3, #32
   6f1c4:	strh	r7, [r5, #8]
   6f1c8:	strh	r6, [r4, #8]
   6f1cc:	beq	6fdf0 <fputs@plt+0x5ecdc>
   6f1d0:	ldr	r1, [fp, #8]
   6f1d4:	ldr	lr, [sp, #44]	; 0x2c
   6f1d8:	mov	r2, r0
   6f1dc:	add	r1, r1, r1, lsl #2
   6f1e0:	asr	r3, r0, #31
   6f1e4:	lsl	r1, r1, #3
   6f1e8:	add	ip, lr, r1
   6f1ec:	ldrh	r0, [ip, #8]
   6f1f0:	and	r0, r0, #15872	; 0x3e00
   6f1f4:	orr	r0, r0, #4
   6f1f8:	strh	r0, [ip, #8]
   6f1fc:	mov	r0, lr
   6f200:	strd	r2, [lr, r1]
   6f204:	b	69cb0 <fputs@plt+0x58b9c>
   6f208:	cmp	r0, #0
   6f20c:	movgt	r0, #0
   6f210:	movle	r0, #1
   6f214:	b	6f1c0 <fputs@plt+0x5e0ac>
   6f218:	cmp	r0, #0
   6f21c:	movle	r0, #0
   6f220:	movgt	r0, #1
   6f224:	b	6f1c0 <fputs@plt+0x5e0ac>
   6f228:	clz	r0, r0
   6f22c:	lsr	r0, r0, #5
   6f230:	b	6f1c0 <fputs@plt+0x5e0ac>
   6f234:	adds	r0, r0, #0
   6f238:	movne	r0, #1
   6f23c:	b	6f1c0 <fputs@plt+0x5e0ac>
   6f240:	ldr	r1, [pc, #-3492]	; 6e4a4 <fputs@plt+0x5d390>
   6f244:	mov	r2, r6
   6f248:	add	r1, pc, r1
   6f24c:	ldr	r0, [sp, #28]
   6f250:	bl	42ec4 <fputs@plt+0x31db0>
   6f254:	mov	r3, #1
   6f258:	str	r3, [sp, #32]
   6f25c:	ldr	r3, [sp, #40]	; 0x28
   6f260:	str	r0, [r3, #44]	; 0x2c
   6f264:	b	6acd0 <fputs@plt+0x59bbc>
   6f268:	cmp	r9, #-2147483648	; 0x80000000
   6f26c:	cmpeq	r8, #0
   6f270:	beq	72efc <fputs@plt+0x61de8>
   6f274:	cmp	r8, #1
   6f278:	sbcs	r3, r9, #0
   6f27c:	blt	7338c <fputs@plt+0x62278>
   6f280:	ldrd	r2, [sp, #80]	; 0x50
   6f284:	cmp	r2, #0
   6f288:	sbcs	r3, r3, #0
   6f28c:	blt	733cc <fputs@plt+0x622b8>
   6f290:	ldrd	r2, [sp, #80]	; 0x50
   6f294:	subs	r2, r2, r8
   6f298:	sbc	r3, r3, r9
   6f29c:	ldrh	r1, [r6, #8]
   6f2a0:	strd	r2, [r6]
   6f2a4:	and	r3, r1, #15872	; 0x3e00
   6f2a8:	orr	r3, r3, #4
   6f2ac:	strh	r3, [r6, #8]
   6f2b0:	b	69cb0 <fputs@plt+0x58b9c>
   6f2b4:	cmp	r8, #0
   6f2b8:	sbcs	r3, r9, #0
   6f2bc:	blt	72f54 <fputs@plt+0x61e40>
   6f2c0:	ldrd	r0, [sp, #80]	; 0x50
   6f2c4:	cmp	r0, #1
   6f2c8:	sbcs	r3, r1, #0
   6f2cc:	blt	6f2f0 <fputs@plt+0x5e1dc>
   6f2d0:	mvn	r2, #0
   6f2d4:	mvn	r3, #-2147483648	; 0x80000000
   6f2d8:	subs	r0, r2, r0
   6f2dc:	sbc	r1, r3, r1
   6f2e0:	mov	r3, r1
   6f2e4:	cmp	r0, r8
   6f2e8:	sbcs	r3, r3, r9
   6f2ec:	blt	71d3c <fputs@plt+0x60c28>
   6f2f0:	ldrd	r2, [sp, #80]	; 0x50
   6f2f4:	adds	r2, r2, r8
   6f2f8:	adc	r3, r3, r9
   6f2fc:	b	6f29c <fputs@plt+0x5e188>
   6f300:	orrs	r3, r8, r9
   6f304:	beq	6e26c <fputs@plt+0x5d158>
   6f308:	ldrd	r0, [sp, #80]	; 0x50
   6f30c:	and	r3, r8, r9
   6f310:	cmp	r1, #-2147483648	; 0x80000000
   6f314:	cmpeq	r0, #0
   6f318:	mov	r2, r0
   6f31c:	moveq	r2, #1
   6f320:	movne	r2, #0
   6f324:	cmn	r3, #1
   6f328:	movne	r3, #0
   6f32c:	moveq	r3, #1
   6f330:	tst	r2, r3
   6f334:	bne	71d3c <fputs@plt+0x60c28>
   6f338:	mov	r2, r8
   6f33c:	mov	r3, r9
   6f340:	bl	8eb10 <fputs@plt+0x7d9fc>
   6f344:	mov	r2, r0
   6f348:	mov	r3, r1
   6f34c:	b	6f29c <fputs@plt+0x5e188>
   6f350:	ldr	r3, [sp, #84]	; 0x54
   6f354:	asr	r2, r3, #31
   6f358:	mov	r0, r2
   6f35c:	asr	r3, r9, #31
   6f360:	asr	r1, r2, #31
   6f364:	strd	r0, [sp, #136]	; 0x88
   6f368:	mov	r0, r3
   6f36c:	asr	r1, r3, #31
   6f370:	ldrd	r2, [sp, #80]	; 0x50
   6f374:	strd	r0, [sp, #152]	; 0x98
   6f378:	ldrd	r0, [sp, #136]	; 0x88
   6f37c:	adds	r2, r2, r0
   6f380:	adc	r3, r3, #0
   6f384:	strd	r0, [sp, #176]	; 0xb0
   6f388:	strd	r2, [sp, #184]	; 0xb8
   6f38c:	mov	ip, r0
   6f390:	mov	r3, r1
   6f394:	ldrd	r0, [sp, #80]	; 0x50
   6f398:	eor	r0, r0, ip
   6f39c:	eor	r1, r1, r3
   6f3a0:	mov	r2, r0
   6f3a4:	mov	r3, r1
   6f3a8:	ldrd	r0, [sp, #176]	; 0xb0
   6f3ac:	subs	r0, r2, r0
   6f3b0:	sbc	r1, r3, r1
   6f3b4:	ldr	r3, [sp, #188]	; 0xbc
   6f3b8:	strd	r0, [sp, #176]	; 0xb0
   6f3bc:	ldrd	r0, [sp, #152]	; 0x98
   6f3c0:	ldr	r1, [sp, #188]	; 0xbc
   6f3c4:	ldr	ip, [sp, #176]	; 0xb0
   6f3c8:	mov	r2, r0
   6f3cc:	eor	r2, r2, r8
   6f3d0:	subs	r0, r2, r0
   6f3d4:	asr	r1, r1, #31
   6f3d8:	mov	r2, r0
   6f3dc:	str	r1, [sp, #132]	; 0x84
   6f3e0:	ldrd	r0, [sp, #136]	; 0x88
   6f3e4:	str	r3, [sp, #128]	; 0x80
   6f3e8:	eor	r0, r0, ip
   6f3ec:	strd	r0, [sp, #176]	; 0xb0
   6f3f0:	ldrd	r0, [sp, #152]	; 0x98
   6f3f4:	eor	r0, r0, r2
   6f3f8:	ldrd	r2, [sp, #136]	; 0x88
   6f3fc:	strd	r0, [sp, #184]	; 0xb8
   6f400:	ldrd	r0, [sp, #176]	; 0xb0
   6f404:	subs	r2, r0, r2
   6f408:	sbc	r3, r1, r3
   6f40c:	ldrd	r0, [sp, #152]	; 0x98
   6f410:	strd	r2, [sp, #136]	; 0x88
   6f414:	adds	r2, r8, r0
   6f418:	adc	r3, r9, #0
   6f41c:	mov	ip, r0
   6f420:	strd	r2, [sp, #176]	; 0xb0
   6f424:	mov	r3, r1
   6f428:	ldrd	r0, [sp, #184]	; 0xb8
   6f42c:	subs	r2, r0, ip
   6f430:	sbc	r3, r1, r3
   6f434:	ldrd	r0, [sp, #128]	; 0x80
   6f438:	strd	r2, [sp, #152]	; 0x98
   6f43c:	orrs	r1, r0, r1
   6f440:	ldrd	r0, [sp, #176]	; 0xb0
   6f444:	mov	r2, r1
   6f448:	asr	r3, r1, #31
   6f44c:	bne	72a40 <fputs@plt+0x6192c>
   6f450:	orrs	r1, r2, r3
   6f454:	beq	7358c <fputs@plt+0x62478>
   6f458:	ldrd	r0, [sp, #136]	; 0x88
   6f45c:	mul	r3, r0, r3
   6f460:	umull	r8, r9, r0, r2
   6f464:	mla	r2, r2, r1, r3
   6f468:	add	r9, r2, r9
   6f46c:	adds	r0, r8, #-2147483648	; 0x80000000
   6f470:	adc	r1, r9, #0
   6f474:	mov	r3, #0
   6f478:	mvn	r2, #0
   6f47c:	cmp	r1, r3
   6f480:	cmpeq	r0, r2
   6f484:	bhi	71d3c <fputs@plt+0x60c28>
   6f488:	ldrd	r0, [sp, #152]	; 0x98
   6f48c:	ldr	r2, [sp, #136]	; 0x88
   6f490:	str	r8, [sp, #220]	; 0xdc
   6f494:	mov	ip, r0
   6f498:	umull	r8, r9, r2, r0
   6f49c:	mul	r3, r1, r2
   6f4a0:	ldr	r2, [sp, #140]	; 0x8c
   6f4a4:	cmp	r8, #0
   6f4a8:	mla	r3, r0, r2, r3
   6f4ac:	mov	r2, #0
   6f4b0:	add	r9, r3, r9
   6f4b4:	sbcs	r3, r9, #0
   6f4b8:	str	r2, [sp, #216]	; 0xd8
   6f4bc:	blt	71cfc <fputs@plt+0x60be8>
   6f4c0:	ldrd	r0, [sp, #216]	; 0xd8
   6f4c4:	mov	r3, r1
   6f4c8:	cmp	r0, #1
   6f4cc:	sbcs	r3, r3, #0
   6f4d0:	blt	6f4f4 <fputs@plt+0x5e3e0>
   6f4d4:	mvn	r2, #0
   6f4d8:	mvn	r3, #-2147483648	; 0x80000000
   6f4dc:	subs	r0, r2, r0
   6f4e0:	sbc	r1, r3, r1
   6f4e4:	mov	r3, r1
   6f4e8:	cmp	r0, r8
   6f4ec:	sbcs	r3, r3, r9
   6f4f0:	blt	71d3c <fputs@plt+0x60c28>
   6f4f4:	ldrd	r2, [sp, #216]	; 0xd8
   6f4f8:	adds	r2, r2, r8
   6f4fc:	adc	r3, r3, r9
   6f500:	b	6f29c <fputs@plt+0x5e188>
   6f504:	str	sl, [sp, #48]	; 0x30
   6f508:	ldr	r1, [pc, #4020]	; 704c4 <fputs@plt+0x5f3b0>
   6f50c:	ldr	sl, [sp, #40]	; 0x28
   6f510:	add	r1, pc, r1
   6f514:	mov	r0, sl
   6f518:	bl	42e7c <fputs@plt+0x31d68>
   6f51c:	ldr	r3, [sp, #56]	; 0x38
   6f520:	ldr	r0, [sl, #44]	; 0x2c
   6f524:	sub	r4, fp, r3
   6f528:	mov	r3, #1
   6f52c:	asr	r4, r4, #2
   6f530:	str	r3, [sp, #32]
   6f534:	add	r3, r4, r4, lsl r3
   6f538:	add	r3, r3, r3, lsl #4
   6f53c:	add	r3, r3, r3, lsl #8
   6f540:	add	r3, r3, r3, lsl #16
   6f544:	add	r4, r4, r3, lsl #2
   6f548:	b	6978c <fputs@plt+0x58678>
   6f54c:	cmp	r6, #11
   6f550:	movls	r6, r9
   6f554:	bls	6a678 <fputs@plt+0x59564>
   6f558:	ldr	r6, [r4, #12]
   6f55c:	cmp	r6, #0
   6f560:	beq	6a678 <fputs@plt+0x59564>
   6f564:	mov	r0, r2
   6f568:	ldr	r1, [r4, #16]
   6f56c:	mov	r2, r6
   6f570:	bl	10f7c <memcpy@plt>
   6f574:	b	6a678 <fputs@plt+0x59564>
   6f578:	mov	r3, #0
   6f57c:	str	r3, [sp, #32]
   6f580:	b	69cb0 <fputs@plt+0x58b9c>
   6f584:	mov	r0, r4
   6f588:	bl	2e500 <fputs@plt+0x1d3ec>
   6f58c:	b	6ed84 <fputs@plt+0x5dc70>
   6f590:	ldr	r3, [r3, #16]
   6f594:	mov	r2, r3
   6f598:	str	r3, [sp, #184]	; 0xb8
   6f59c:	ldrb	r3, [r3, #56]	; 0x38
   6f5a0:	cmp	r3, #0
   6f5a4:	bne	710e0 <fputs@plt+0x5ffcc>
   6f5a8:	ldr	r3, [r2, #36]	; 0x24
   6f5ac:	cmp	r3, #0
   6f5b0:	beq	69ec4 <fputs@plt+0x58db0>
   6f5b4:	add	r1, r2, #76	; 0x4c
   6f5b8:	add	r0, r2, #72	; 0x48
   6f5bc:	bl	26f04 <fputs@plt+0x15df0>
   6f5c0:	subs	r3, r0, #0
   6f5c4:	str	r3, [sp, #32]
   6f5c8:	bne	717c4 <fputs@plt+0x606b0>
   6f5cc:	ldr	r3, [sp, #184]	; 0xb8
   6f5d0:	add	r2, r3, #40	; 0x28
   6f5d4:	add	r1, r3, #36	; 0x24
   6f5d8:	add	r0, r3, #64	; 0x40
   6f5dc:	bl	27354 <fputs@plt+0x16240>
   6f5e0:	subs	r3, r0, #0
   6f5e4:	str	r3, [sp, #32]
   6f5e8:	bne	73d84 <fputs@plt+0x62c70>
   6f5ec:	ldr	r3, [sp, #96]	; 0x60
   6f5f0:	ldrb	r2, [sp, #32]
   6f5f4:	strb	r2, [r3, #2]
   6f5f8:	b	69cb0 <fputs@plt+0x58b9c>
   6f5fc:	ldr	r3, [sp, #32]
   6f600:	cmp	r3, #0
   6f604:	beq	69cb0 <fputs@plt+0x58b9c>
   6f608:	ldr	r3, [sp, #56]	; 0x38
   6f60c:	str	sl, [sp, #48]	; 0x30
   6f610:	sub	r4, fp, r3
   6f614:	ldr	sl, [sp, #40]	; 0x28
   6f618:	asr	r4, r4, #2
   6f61c:	add	r3, r4, r4, lsl #1
   6f620:	ldr	r0, [sl, #44]	; 0x2c
   6f624:	add	r3, r3, r3, lsl #4
   6f628:	add	r3, r3, r3, lsl #8
   6f62c:	add	r3, r3, r3, lsl #16
   6f630:	add	r4, r4, r3, lsl #2
   6f634:	b	6978c <fputs@plt+0x58678>
   6f638:	add	r9, r9, r9, lsl #2
   6f63c:	ldr	r6, [sp, #44]	; 0x2c
   6f640:	add	r7, r6, r9, lsl #3
   6f644:	mov	r0, r7
   6f648:	bl	1f73c <fputs@plt+0xe628>
   6f64c:	str	r0, [r6, r9, lsl #3]
   6f650:	ldrh	r3, [r7, #8]
   6f654:	mov	r9, r0
   6f658:	str	r1, [r7, #4]
   6f65c:	and	r3, r3, #15872	; 0x3e00
   6f660:	orr	r3, r3, #4
   6f664:	strh	r3, [r7, #8]
   6f668:	b	6a09c <fputs@plt+0x58f88>
   6f66c:	mov	r2, r7
   6f670:	mov	r0, r5
   6f674:	mov	r1, #0
   6f678:	bl	528ec <fputs@plt+0x417d8>
   6f67c:	str	r0, [sp, #32]
   6f680:	b	6b8ac <fputs@plt+0x5a798>
   6f684:	ldr	r7, [fp, #16]
   6f688:	ldrh	r2, [r7, #6]
   6f68c:	ldrh	r3, [r7, #8]
   6f690:	add	r2, r2, r3
   6f694:	b	6a0bc <fputs@plt+0x58fa8>
   6f698:	ldr	r2, [r3, #12]
   6f69c:	ldr	r0, [sp, #40]	; 0x28
   6f6a0:	ldrb	r3, [fp, #3]
   6f6a4:	ldrb	r2, [r2, #76]	; 0x4c
   6f6a8:	ldrb	r1, [r0, #88]	; 0x58
   6f6ac:	and	r5, r3, #8
   6f6b0:	orr	r5, r5, #4
   6f6b4:	cmp	r1, r2
   6f6b8:	movhi	r1, r0
   6f6bc:	strbhi	r2, [r1, #88]	; 0x58
   6f6c0:	b	6a094 <fputs@plt+0x58f80>
   6f6c4:	ldr	fp, [sp, #80]	; 0x50
   6f6c8:	str	r0, [sp, #112]	; 0x70
   6f6cc:	ldr	sl, [sp, #96]	; 0x60
   6f6d0:	str	r0, [sp, #108]	; 0x6c
   6f6d4:	b	69cb0 <fputs@plt+0x58b9c>
   6f6d8:	ldr	r3, [sp, #28]
   6f6dc:	ldr	r9, [r3, #160]	; 0xa0
   6f6e0:	ldr	r3, [sp, #80]	; 0x50
   6f6e4:	cmp	r9, #0
   6f6e8:	movle	r9, #0
   6f6ec:	movgt	r9, #1
   6f6f0:	cmp	r3, #1
   6f6f4:	movne	r9, #0
   6f6f8:	cmp	r9, #0
   6f6fc:	bne	7279c <fputs@plt+0x61688>
   6f700:	ldr	r8, [r4, #24]
   6f704:	cmp	r8, #0
   6f708:	beq	720dc <fputs@plt+0x60fc8>
   6f70c:	ldr	r3, [sp, #28]
   6f710:	ldr	r2, [sp, #80]	; 0x50
   6f714:	ldr	r3, [r3, #432]	; 0x1b0
   6f718:	cmp	r2, #2
   6f71c:	sub	r5, r3, r5
   6f720:	sub	r5, r5, #1
   6f724:	beq	72028 <fputs@plt+0x60f14>
   6f728:	ldr	r3, [sp, #28]
   6f72c:	ldr	r2, [r3, #20]
   6f730:	cmp	r2, #0
   6f734:	movgt	r3, #0
   6f738:	strgt	r3, [sp, #96]	; 0x60
   6f73c:	ble	71a28 <fputs@plt+0x60914>
   6f740:	mov	r6, #0
   6f744:	ldr	r7, [sp, #28]
   6f748:	b	6f758 <fputs@plt+0x5e644>
   6f74c:	add	r6, r6, #1
   6f750:	cmp	r2, r6
   6f754:	ble	71a0c <fputs@plt+0x608f8>
   6f758:	ldr	r3, [r7, #16]
   6f75c:	add	r3, r3, r6, lsl #4
   6f760:	ldr	r0, [r3, #4]
   6f764:	cmp	r0, #0
   6f768:	beq	6f74c <fputs@plt+0x5e638>
   6f76c:	ldrb	r3, [r0, #8]
   6f770:	cmp	r3, #2
   6f774:	bne	6f74c <fputs@plt+0x5e638>
   6f778:	mov	r2, r5
   6f77c:	ldr	r1, [sp, #80]	; 0x50
   6f780:	bl	4c104 <fputs@plt+0x3aff0>
   6f784:	subs	r3, r0, #0
   6f788:	str	r3, [sp, #32]
   6f78c:	bne	7378c <fputs@plt+0x62678>
   6f790:	ldr	r2, [r7, #20]
   6f794:	b	6f74c <fputs@plt+0x5e638>
   6f798:	ldr	r3, [r9, #16]
   6f79c:	str	r3, [sp, #136]	; 0x88
   6f7a0:	b	6efac <fputs@plt+0x5de98>
   6f7a4:	cmp	r3, #0
   6f7a8:	bgt	70f24 <fputs@plt+0x5fe10>
   6f7ac:	moveq	r3, #1
   6f7b0:	movne	r3, #0
   6f7b4:	cmp	r7, #63	; 0x3f
   6f7b8:	movne	r7, #0
   6f7bc:	andeq	r7, r3, #1
   6f7c0:	cmp	r7, #0
   6f7c4:	bne	70f24 <fputs@plt+0x5fe10>
   6f7c8:	ldr	r3, [r4, #16]
   6f7cc:	ldrb	r3, [r3, #66]	; 0x42
   6f7d0:	subs	r3, r3, #1
   6f7d4:	movne	r3, #1
   6f7d8:	str	r3, [sp, #288]	; 0x120
   6f7dc:	cmp	r3, #0
   6f7e0:	beq	6d3d4 <fputs@plt+0x5c2c0>
   6f7e4:	mov	r3, #0
   6f7e8:	str	r3, [sp, #32]
   6f7ec:	b	6c7b8 <fputs@plt+0x5b6a4>
   6f7f0:	mov	r0, r4
   6f7f4:	bl	4bc2c <fputs@plt+0x3ab18>
   6f7f8:	subs	r3, r0, #0
   6f7fc:	str	r3, [sp, #32]
   6f800:	bne	73510 <fputs@plt+0x623fc>
   6f804:	ldr	r5, [sp, #32]
   6f808:	mov	r6, #0
   6f80c:	mov	r7, #0
   6f810:	ldrsb	r3, [r4, #68]	; 0x44
   6f814:	add	ip, r3, #30
   6f818:	ldr	r1, [r4, ip, lsl #2]
   6f81c:	ldrb	r2, [r1, #4]
   6f820:	cmp	r2, #0
   6f824:	bne	6f8b0 <fputs@plt+0x5e79c>
   6f828:	ldrb	r2, [r1, #2]
   6f82c:	cmp	r2, #0
   6f830:	beq	6fdd8 <fputs@plt+0x5ecc4>
   6f834:	add	r3, r4, r3, lsl #1
   6f838:	ldrh	r0, [r1, #18]
   6f83c:	ldrh	r3, [r3, #80]	; 0x50
   6f840:	cmp	r3, r0
   6f844:	beq	70b4c <fputs@plt+0x5fa38>
   6f848:	ldr	r0, [r1, #64]	; 0x40
   6f84c:	lsl	r3, r3, #1
   6f850:	ldrh	r2, [r1, #20]
   6f854:	ldrh	r3, [r0, r3]
   6f858:	ldr	r1, [r1, #56]	; 0x38
   6f85c:	mov	r0, r4
   6f860:	rev16	r3, r3
   6f864:	and	r3, r3, r2
   6f868:	ldr	r1, [r1, r3]
   6f86c:	rev	r1, r1
   6f870:	bl	4b058 <fputs@plt+0x39f44>
   6f874:	cmp	r0, #0
   6f878:	beq	6f810 <fputs@plt+0x5e6fc>
   6f87c:	ldr	r3, [sp, #56]	; 0x38
   6f880:	str	sl, [sp, #48]	; 0x30
   6f884:	sub	r4, fp, r3
   6f888:	ldr	sl, [sp, #40]	; 0x28
   6f88c:	asr	r4, r4, #2
   6f890:	str	r0, [sp, #32]
   6f894:	add	r3, r4, r4, lsl #1
   6f898:	ldr	r0, [sl, #44]	; 0x2c
   6f89c:	add	r3, r3, r3, lsl #4
   6f8a0:	add	r3, r3, r3, lsl #8
   6f8a4:	add	r3, r3, r3, lsl #16
   6f8a8:	add	r4, r4, r3, lsl #2
   6f8ac:	b	6978c <fputs@plt+0x58678>
   6f8b0:	ldrh	r0, [r1, #18]
   6f8b4:	mov	r1, #0
   6f8b8:	adds	r6, r6, r0
   6f8bc:	adc	r7, r7, r1
   6f8c0:	b	6f910 <fputs@plt+0x5e7fc>
   6f8c4:	ldrb	r2, [r4, #64]	; 0x40
   6f8c8:	sub	r3, r3, #1
   6f8cc:	strb	r3, [r4, #68]	; 0x44
   6f8d0:	bic	r3, r2, #6
   6f8d4:	strb	r3, [r4, #64]	; 0x40
   6f8d8:	ldr	r3, [r4, ip, lsl #2]
   6f8dc:	strh	r5, [r4, #34]	; 0x22
   6f8e0:	ldr	r0, [r3, #72]	; 0x48
   6f8e4:	bl	4a50c <fputs@plt+0x393f8>
   6f8e8:	ldrsb	r3, [r4, #68]	; 0x44
   6f8ec:	add	ip, r3, #30
   6f8f0:	add	r2, r3, #40	; 0x28
   6f8f4:	ldr	r1, [r4, ip, lsl #2]
   6f8f8:	lsl	r2, r2, #1
   6f8fc:	add	lr, r4, r2
   6f900:	ldrh	r0, [r1, #18]
   6f904:	ldrh	r2, [r4, r2]
   6f908:	cmp	r2, r0
   6f90c:	bcc	6fdfc <fputs@plt+0x5ece8>
   6f910:	cmp	r3, #0
   6f914:	bne	6f8c4 <fputs@plt+0x5e7b0>
   6f918:	mov	r0, r4
   6f91c:	bl	4bc2c <fputs@plt+0x3ab18>
   6f920:	subs	r3, r0, #0
   6f924:	str	r3, [sp, #32]
   6f928:	beq	6d518 <fputs@plt+0x5c404>
   6f92c:	ldr	r3, [sp, #56]	; 0x38
   6f930:	str	sl, [sp, #48]	; 0x30
   6f934:	sub	r4, fp, r3
   6f938:	ldr	sl, [sp, #40]	; 0x28
   6f93c:	asr	r4, r4, #2
   6f940:	add	r3, r4, r4, lsl #1
   6f944:	ldr	r0, [sl, #44]	; 0x2c
   6f948:	add	r3, r3, r3, lsl #4
   6f94c:	add	r3, r3, r3, lsl #8
   6f950:	add	r3, r3, r3, lsl #16
   6f954:	add	r4, r4, r3, lsl #2
   6f958:	b	6978c <fputs@plt+0x58678>
   6f95c:	bl	1d160 <fputs@plt+0xc04c>
   6f960:	mov	r0, r4
   6f964:	bl	25400 <fputs@plt+0x142ec>
   6f968:	ldr	r3, [sp, #80]	; 0x50
   6f96c:	ldrh	r2, [r3, #8]
   6f970:	ldr	r3, [pc, #2956]	; 70504 <fputs@plt+0x5f3f0>
   6f974:	and	r3, r3, r2
   6f978:	cmp	r3, #0
   6f97c:	bne	72b40 <fputs@plt+0x61a2c>
   6f980:	ldr	r2, [sp, #80]	; 0x50
   6f984:	mov	r3, #1
   6f988:	strh	r3, [r2, #8]
   6f98c:	b	69cb0 <fputs@plt+0x58b9c>
   6f990:	ldr	r0, [pc, #2864]	; 704c8 <fputs@plt+0x5f3b4>
   6f994:	bl	35a00 <fputs@plt+0x248ec>
   6f998:	mov	r6, #0
   6f99c:	str	r0, [sp, #32]
   6f9a0:	b	6c37c <fputs@plt+0x5b268>
   6f9a4:	mov	r3, #6
   6f9a8:	str	sl, [sp, #48]	; 0x30
   6f9ac:	str	r3, [sp, #32]
   6f9b0:	ldr	sl, [sp, #40]	; 0x28
   6f9b4:	b	6ab90 <fputs@plt+0x59a7c>
   6f9b8:	ldr	r2, [r1, #20]
   6f9bc:	str	r2, [r3, #20]
   6f9c0:	b	6bd6c <fputs@plt+0x5ac58>
   6f9c4:	ldr	r1, [sl]
   6f9c8:	add	r1, r1, #448	; 0x1c0
   6f9cc:	ldrd	r2, [r1, #-8]
   6f9d0:	ldrd	r0, [r1]
   6f9d4:	adds	r2, r2, r0
   6f9d8:	adc	r3, r3, r1
   6f9dc:	cmp	r2, #1
   6f9e0:	sbcs	r3, r3, #0
   6f9e4:	blt	70e80 <fputs@plt+0x5fd6c>
   6f9e8:	ldr	r2, [pc, #2780]	; 704cc <fputs@plt+0x5f3b8>
   6f9ec:	ldr	r1, [pc, #2780]	; 704d0 <fputs@plt+0x5f3bc>
   6f9f0:	mov	r3, #2
   6f9f4:	str	r2, [sl, #80]	; 0x50
   6f9f8:	strb	r3, [sl, #86]	; 0x56
   6f9fc:	add	r1, pc, r1
   6fa00:	mov	r0, sl
   6fa04:	bl	42e7c <fputs@plt+0x31d68>
   6fa08:	mov	r4, #1
   6fa0c:	b	69814 <fputs@plt+0x58700>
   6fa10:	str	r6, [r4, #8]
   6fa14:	mov	r0, r4
   6fa18:	str	r6, [r5, #56]	; 0x38
   6fa1c:	bl	1d400 <fputs@plt+0xc2ec>
   6fa20:	ldr	r2, [sp, #28]
   6fa24:	mov	r1, #0
   6fa28:	str	r1, [sp, #32]
   6fa2c:	ldr	r3, [r2, #168]	; 0xa8
   6fa30:	sub	r3, r3, #1
   6fa34:	str	r3, [r2, #168]	; 0xa8
   6fa38:	b	69cb0 <fputs@plt+0x58b9c>
   6fa3c:	ldrb	r3, [r9, #4]
   6fa40:	ldr	r4, [sp, #136]	; 0x88
   6fa44:	cmp	r3, #0
   6fa48:	mov	r0, r4
   6fa4c:	bne	71094 <fputs@plt+0x5ff80>
   6fa50:	bl	1c490 <fputs@plt+0xb37c>
   6fa54:	ldrsb	r3, [r4, #68]	; 0x44
   6fa58:	mov	r0, r4
   6fa5c:	ldr	r1, [r4, #24]
   6fa60:	add	r3, r3, #30
   6fa64:	ldrh	r4, [r4, #32]
   6fa68:	ldr	r3, [r0, r3, lsl #2]
   6fa6c:	ldr	r2, [r0, #16]
   6fa70:	ldr	r3, [r3, #60]	; 0x3c
   6fa74:	str	r1, [r9, #72]	; 0x48
   6fa78:	sub	r3, r3, r1
   6fa7c:	cmp	r4, r3
   6fa80:	movcs	r4, r3
   6fa84:	str	r2, [r9, #60]	; 0x3c
   6fa88:	cmp	r4, r2
   6fa8c:	bcc	71070 <fputs@plt+0x5ff5c>
   6fa90:	ldr	r3, [sp, #40]	; 0x28
   6fa94:	ldr	r0, [r9, #72]	; 0x48
   6fa98:	str	r2, [r9, #64]	; 0x40
   6fa9c:	ldr	r3, [r3, #72]	; 0x48
   6faa0:	str	r3, [r9, #56]	; 0x38
   6faa4:	ldrb	r3, [r0]
   6faa8:	tst	r3, #128	; 0x80
   6faac:	bne	72580 <fputs@plt+0x6146c>
   6fab0:	mov	r2, r3
   6fab4:	mov	r0, #1
   6fab8:	str	r3, [sp, #256]	; 0x100
   6fabc:	ldr	r3, [sp, #128]	; 0x80
   6fac0:	mov	r5, #0
   6fac4:	str	r0, [r9, #68]	; 0x44
   6fac8:	strh	r5, [r9, #14]
   6facc:	str	r2, [r3]
   6fad0:	ldr	r3, [sp, #256]	; 0x100
   6fad4:	cmp	r3, r4
   6fad8:	bls	6fc40 <fputs@plt+0x5eb2c>
   6fadc:	ldr	r2, [pc, #2544]	; 704d4 <fputs@plt+0x5f3c0>
   6fae0:	str	r5, [r9, #72]	; 0x48
   6fae4:	cmp	r3, r2
   6fae8:	str	r5, [r9, #64]	; 0x40
   6faec:	bhi	73374 <fputs@plt+0x62260>
   6faf0:	ldr	r2, [r9, #60]	; 0x3c
   6faf4:	cmp	r3, r2
   6faf8:	bhi	73374 <fputs@plt+0x62260>
   6fafc:	ldr	r3, [sp, #128]	; 0x80
   6fb00:	ldr	r2, [r9, #68]	; 0x44
   6fb04:	ldr	r3, [r3]
   6fb08:	cmp	r2, r3
   6fb0c:	bcc	72ea4 <fputs@plt+0x61d90>
   6fb10:	mov	r3, #0
   6fb14:	str	r3, [sp, #288]	; 0x120
   6fb18:	ldr	r3, [sp, #96]	; 0x60
   6fb1c:	cmp	r5, r3
   6fb20:	bgt	6fb54 <fputs@plt+0x5ea40>
   6fb24:	ldrsb	r3, [fp, #1]
   6fb28:	cmn	r3, #8
   6fb2c:	bne	6dcf8 <fputs@plt+0x5cbe4>
   6fb30:	ldr	r0, [sp, #80]	; 0x50
   6fb34:	mov	r2, #2048	; 0x800
   6fb38:	ldr	r1, [fp, #16]
   6fb3c:	bl	22cbc <fputs@plt+0x11ba8>
   6fb40:	b	6dd1c <fputs@plt+0x5cc08>
   6fb44:	ldr	r3, [sp, #96]	; 0x60
   6fb48:	add	r3, r3, #20
   6fb4c:	ldr	r3, [r9, r3, lsl #2]
   6fb50:	str	r3, [sp, #288]	; 0x120
   6fb54:	ldr	r3, [sp, #80]	; 0x50
   6fb58:	ldrh	r2, [r3, #8]
   6fb5c:	ldr	r3, [pc, #2464]	; 70504 <fputs@plt+0x5f3f0>
   6fb60:	and	r3, r3, r2
   6fb64:	cmp	r3, #0
   6fb68:	bne	7176c <fputs@plt+0x60658>
   6fb6c:	ldr	r3, [sp, #96]	; 0x60
   6fb70:	ldr	r2, [sp, #80]	; 0x50
   6fb74:	ldrb	r1, [sp, #88]	; 0x58
   6fb78:	ldr	r0, [sp, #128]	; 0x80
   6fb7c:	add	r3, r3, #1
   6fb80:	strb	r1, [r2, #10]
   6fb84:	ldr	r2, [r0, r3, lsl #2]
   6fb88:	ldr	r1, [r9, #64]	; 0x40
   6fb8c:	lsl	r3, r3, #2
   6fb90:	cmp	r1, r2
   6fb94:	bcc	70e94 <fputs@plt+0x5fd80>
   6fb98:	add	r3, r0, r3
   6fb9c:	ldr	r1, [sp, #288]	; 0x120
   6fba0:	ldr	r5, [r3, #-4]
   6fba4:	ldr	r3, [r9, #72]	; 0x48
   6fba8:	cmp	r1, #11
   6fbac:	add	r5, r3, r5
   6fbb0:	bls	720cc <fputs@plt+0x60fb8>
   6fbb4:	sub	r6, r1, #12
   6fbb8:	ldr	r1, [sp, #80]	; 0x50
   6fbbc:	lsr	r4, r6, #1
   6fbc0:	add	r2, r4, #1
   6fbc4:	ldr	r3, [r1, #24]
   6fbc8:	str	r4, [r1, #12]
   6fbcc:	cmp	r2, r3
   6fbd0:	bge	72a14 <fputs@plt+0x61900>
   6fbd4:	ldr	r3, [sp, #80]	; 0x50
   6fbd8:	ldr	r0, [r3, #20]
   6fbdc:	str	r0, [r3, #16]
   6fbe0:	mov	r2, r4
   6fbe4:	mov	r1, r5
   6fbe8:	bl	10f7c <memcpy@plt>
   6fbec:	ldr	r1, [sp, #80]	; 0x50
   6fbf0:	mov	r2, #0
   6fbf4:	ldr	r3, [r1, #16]
   6fbf8:	strb	r2, [r3, r6, lsr #1]
   6fbfc:	ldr	r3, [r1, #16]
   6fc00:	add	r4, r3, r4
   6fc04:	strb	r2, [r4, #1]
   6fc08:	ldr	r3, [sp, #288]	; 0x120
   6fc0c:	ldr	r2, [sp, #124]	; 0x7c
   6fc10:	and	r3, r3, #1
   6fc14:	lsl	r3, r3, #1
   6fc18:	ldrh	r3, [r2, r3]
   6fc1c:	mov	r2, r1
   6fc20:	strh	r3, [r1, #8]
   6fc24:	b	6dd1c <fputs@plt+0x5cc08>
   6fc28:	ldrh	r3, [r9, #14]
   6fc2c:	ldr	r2, [sp, #96]	; 0x60
   6fc30:	cmp	r3, r2
   6fc34:	bgt	6fb44 <fputs@plt+0x5ea30>
   6fc38:	ldr	r3, [sp, #128]	; 0x80
   6fc3c:	ldr	r2, [r3]
   6fc40:	ldr	r4, [r9, #68]	; 0x44
   6fc44:	cmp	r4, r2
   6fc48:	bcs	71938 <fputs@plt+0x60824>
   6fc4c:	ldr	r3, [r9, #72]	; 0x48
   6fc50:	cmp	r3, #0
   6fc54:	str	r3, [sp, #176]	; 0xb0
   6fc58:	beq	72ea4 <fputs@plt+0x61d90>
   6fc5c:	ldr	r3, [pc, #2164]	; 704d8 <fputs@plt+0x5f3c4>
   6fc60:	ldrh	r5, [r9, #14]
   6fc64:	add	r3, pc, r3
   6fc68:	str	r3, [sp, #184]	; 0xb8
   6fc6c:	ldr	r3, [pc, #2152]	; 704dc <fputs@plt+0x5f3c8>
   6fc70:	ldr	r1, [sp, #176]	; 0xb0
   6fc74:	add	r3, pc, r3
   6fc78:	mov	r0, r3
   6fc7c:	ldr	r3, [sp, #128]	; 0x80
   6fc80:	add	r8, r5, #20
   6fc84:	add	r2, r1, r2
   6fc88:	ldr	r6, [r3, r5, lsl #2]
   6fc8c:	add	r5, r5, #1
   6fc90:	add	r4, r1, r4
   6fc94:	add	r3, r3, r5, lsl #2
   6fc98:	add	r1, sp, #288	; 0x120
   6fc9c:	add	r8, r9, r8, lsl #2
   6fca0:	str	fp, [sp, #192]	; 0xc0
   6fca4:	str	sl, [sp, #196]	; 0xc4
   6fca8:	str	r9, [sp, #224]	; 0xe0
   6fcac:	mov	r7, #0
   6fcb0:	mov	r9, r2
   6fcb4:	str	r1, [sp, #152]	; 0x98
   6fcb8:	ldr	sl, [sp, #96]	; 0x60
   6fcbc:	mov	fp, r3
   6fcc0:	mov	r2, r0
   6fcc4:	b	6fd08 <fputs@plt+0x5ebf4>
   6fcc8:	add	r1, r2, ip
   6fccc:	add	r4, r4, #1
   6fcd0:	ldrb	r0, [r1, #2836]	; 0xb14
   6fcd4:	mov	r1, #0
   6fcd8:	adds	r6, r6, r0
   6fcdc:	adc	r7, r7, r1
   6fce0:	cmp	r4, r9
   6fce4:	movcs	r1, #0
   6fce8:	movcc	r1, #1
   6fcec:	cmp	r5, sl
   6fcf0:	movgt	r1, #0
   6fcf4:	cmp	r1, #0
   6fcf8:	str	ip, [r8], #4
   6fcfc:	str	r6, [fp], #4
   6fd00:	beq	706c4 <fputs@plt+0x5f5b0>
   6fd04:	add	r5, r5, #1
   6fd08:	ldrb	ip, [r4]
   6fd0c:	cmp	ip, #127	; 0x7f
   6fd10:	str	ip, [sp, #288]	; 0x120
   6fd14:	bls	6fcc8 <fputs@plt+0x5ebb4>
   6fd18:	ldr	r1, [sp, #152]	; 0x98
   6fd1c:	mov	r0, r4
   6fd20:	str	r2, [sp, #32]
   6fd24:	bl	1d8b0 <fputs@plt+0xc79c>
   6fd28:	ldr	ip, [sp, #288]	; 0x120
   6fd2c:	ldr	r2, [sp, #32]
   6fd30:	cmp	ip, #127	; 0x7f
   6fd34:	subhi	r1, ip, #12
   6fd38:	ldrls	r3, [sp, #184]	; 0xb8
   6fd3c:	addls	r1, r3, ip
   6fd40:	lsrhi	r1, r1, #1
   6fd44:	ldrbls	r1, [r1, #2836]	; 0xb14
   6fd48:	add	r4, r4, r0
   6fd4c:	adds	r6, r6, r1
   6fd50:	adc	r7, r7, #0
   6fd54:	b	6fce0 <fputs@plt+0x5ebcc>
   6fd58:	ldr	r0, [pc, #1920]	; 704e0 <fputs@plt+0x5f3cc>
   6fd5c:	bl	35a00 <fputs@plt+0x248ec>
   6fd60:	str	r0, [sp, #32]
   6fd64:	b	6a128 <fputs@plt+0x59014>
   6fd68:	ldr	r0, [sp, #28]
   6fd6c:	bl	308a0 <fputs@plt+0x1f78c>
   6fd70:	subs	r3, r0, #0
   6fd74:	str	r3, [sp, #32]
   6fd78:	bne	6acd0 <fputs@plt+0x59bbc>
   6fd7c:	ldr	r3, [r5, #56]	; 0x38
   6fd80:	cmp	r3, #0
   6fd84:	beq	6fdb4 <fputs@plt+0x5eca0>
   6fd88:	ldr	r2, [r3]
   6fd8c:	ldr	r1, [sp, #28]
   6fd90:	cmp	r1, r2
   6fd94:	bne	6fda8 <fputs@plt+0x5ec94>
   6fd98:	b	70f48 <fputs@plt+0x5fe34>
   6fd9c:	ldr	r2, [r3]
   6fda0:	cmp	r1, r2
   6fda4:	beq	70f48 <fputs@plt+0x5fe34>
   6fda8:	ldr	r3, [r3, #24]
   6fdac:	cmp	r3, #0
   6fdb0:	bne	6fd9c <fputs@plt+0x5ec88>
   6fdb4:	ldr	ip, [sp, #28]
   6fdb8:	mov	r3, #0
   6fdbc:	ldr	r2, [ip, #316]	; 0x13c
   6fdc0:	ldr	r1, [ip, #340]	; 0x154
   6fdc4:	add	r0, r2, #1
   6fdc8:	str	r0, [ip, #316]	; 0x13c
   6fdcc:	str	r3, [r1, r2, lsl #2]
   6fdd0:	ldr	r3, [r3, #12]
   6fdd4:	udf	#0
   6fdd8:	ldrh	r0, [r1, #18]
   6fddc:	add	r3, r4, r3, lsl #1
   6fde0:	adds	r6, r6, r0
   6fde4:	adc	r7, r7, #0
   6fde8:	ldrh	r3, [r3, #80]	; 0x50
   6fdec:	b	6f840 <fputs@plt+0x5e72c>
   6fdf0:	cmp	r0, #0
   6fdf4:	beq	69cb0 <fputs@plt+0x58b9c>
   6fdf8:	b	6c7b8 <fputs@plt+0x5b6a4>
   6fdfc:	add	r3, r2, #1
   6fe00:	uxth	r3, r3
   6fe04:	strh	r3, [lr]
   6fe08:	b	6f840 <fputs@plt+0x5e72c>
   6fe0c:	ldr	r0, [sp, #28]
   6fe10:	str	sl, [sp, #48]	; 0x30
   6fe14:	ldr	sl, [sp, #40]	; 0x28
   6fe18:	bl	242c0 <fputs@plt+0x131ac>
   6fe1c:	b	6de40 <fputs@plt+0x5cd2c>
   6fe20:	mov	r2, r5
   6fe24:	b	6cde0 <fputs@plt+0x5bccc>
   6fe28:	ldr	r0, [sp, #80]	; 0x50
   6fe2c:	bl	22c5c <fputs@plt+0x11b48>
   6fe30:	str	r0, [sp, #80]	; 0x50
   6fe34:	b	6cf60 <fputs@plt+0x5be4c>
   6fe38:	add	r5, sp, #288	; 0x120
   6fe3c:	mov	r1, r5
   6fe40:	ldr	r0, [r7, #16]
   6fe44:	bl	4bdb0 <fputs@plt+0x3ac9c>
   6fe48:	subs	r3, r0, #0
   6fe4c:	str	r3, [sp, #32]
   6fe50:	bne	6cffc <fputs@plt+0x5bee8>
   6fe54:	ldr	r3, [sp, #288]	; 0x120
   6fe58:	cmp	r3, #0
   6fe5c:	beq	719a4 <fputs@plt+0x60890>
   6fe60:	mov	r2, #1
   6fe64:	mov	r3, #0
   6fe68:	add	r1, sp, #360	; 0x168
   6fe6c:	strd	r2, [r1]
   6fe70:	ldr	r4, [fp, #12]
   6fe74:	cmp	r4, #0
   6fe78:	bne	6ee04 <fputs@plt+0x5dcf0>
   6fe7c:	ldrb	r3, [r7, #5]
   6fe80:	ands	r1, r3, #2
   6fe84:	bne	6cf8c <fputs@plt+0x5be78>
   6fe88:	add	r3, sp, #360	; 0x168
   6fe8c:	str	r1, [sp, #32]
   6fe90:	ldrd	r2, [r3]
   6fe94:	b	6ee90 <fputs@plt+0x5dd7c>
   6fe98:	bl	2cc2c <fputs@plt+0x1bb18>
   6fe9c:	ldr	r2, [sp, #88]	; 0x58
   6fea0:	ldrb	r1, [fp, #8]
   6fea4:	mov	r5, r0
   6fea8:	str	r0, [sp, #32]
   6feac:	mov	r0, r4
   6feb0:	bl	34764 <fputs@plt+0x23650>
   6feb4:	cmp	r5, #0
   6feb8:	beq	69cb0 <fputs@plt+0x58b9c>
   6febc:	ldr	r3, [sp, #56]	; 0x38
   6fec0:	str	sl, [sp, #48]	; 0x30
   6fec4:	sub	r4, fp, r3
   6fec8:	ldr	sl, [sp, #40]	; 0x28
   6fecc:	asr	r4, r4, #2
   6fed0:	add	r3, r4, r4, lsl #1
   6fed4:	ldr	r0, [sl, #44]	; 0x2c
   6fed8:	add	r3, r3, r3, lsl #4
   6fedc:	add	r3, r3, r3, lsl #8
   6fee0:	add	r3, r3, r3, lsl #16
   6fee4:	add	r4, r4, r3, lsl #2
   6fee8:	b	6978c <fputs@plt+0x58678>
   6feec:	mov	r0, r4
   6fef0:	bl	22c5c <fputs@plt+0x11b48>
   6fef4:	mov	r4, r0
   6fef8:	b	6c9b8 <fputs@plt+0x5b8a4>
   6fefc:	mov	r0, r4
   6ff00:	bl	22380 <fputs@plt+0x1126c>
   6ff04:	b	6bab0 <fputs@plt+0x5a99c>
   6ff08:	bl	1f73c <fputs@plt+0xe628>
   6ff0c:	orrs	r3, r0, r1
   6ff10:	movne	r2, #1
   6ff14:	moveq	r2, #0
   6ff18:	b	6d0c4 <fputs@plt+0x5bfb0>
   6ff1c:	bl	1f73c <fputs@plt+0xe628>
   6ff20:	orrs	r3, r0, r1
   6ff24:	movne	r4, #3
   6ff28:	moveq	r4, #0
   6ff2c:	b	6d0a4 <fputs@plt+0x5bf90>
   6ff30:	mov	r0, r4
   6ff34:	bl	220ac <fputs@plt+0x10f98>
   6ff38:	ldrh	r3, [r4, #8]
   6ff3c:	tst	r3, #4
   6ff40:	bne	6d850 <fputs@plt+0x5c73c>
   6ff44:	ldr	r3, [fp, #8]
   6ff48:	cmp	r3, #0
   6ff4c:	bne	6b12c <fputs@plt+0x5a018>
   6ff50:	ldr	r3, [sp, #56]	; 0x38
   6ff54:	str	sl, [sp, #48]	; 0x30
   6ff58:	sub	r4, fp, r3
   6ff5c:	mov	r3, #20
   6ff60:	asr	r4, r4, #2
   6ff64:	str	r3, [sp, #32]
   6ff68:	add	r3, r4, r4, lsl #1
   6ff6c:	ldr	sl, [sp, #40]	; 0x28
   6ff70:	add	r3, r3, r3, lsl #4
   6ff74:	add	r3, r3, r3, lsl #8
   6ff78:	ldr	r0, [sl, #44]	; 0x2c
   6ff7c:	add	r3, r3, r3, lsl #16
   6ff80:	add	r4, r4, r3, lsl #2
   6ff84:	b	6978c <fputs@plt+0x58678>
   6ff88:	mov	r0, r4
   6ff8c:	bl	22c5c <fputs@plt+0x11b48>
   6ff90:	mov	r4, r0
   6ff94:	b	6b7cc <fputs@plt+0x5a6b8>
   6ff98:	bl	22c5c <fputs@plt+0x11b48>
   6ff9c:	b	6a83c <fputs@plt+0x59728>
   6ffa0:	mov	r0, r5
   6ffa4:	bl	22c5c <fputs@plt+0x11b48>
   6ffa8:	ldrb	r8, [fp]
   6ffac:	mov	r5, r0
   6ffb0:	b	6bf2c <fputs@plt+0x5ae18>
   6ffb4:	mov	r0, r4
   6ffb8:	bl	22c5c <fputs@plt+0x11b48>
   6ffbc:	mov	r4, r0
   6ffc0:	b	69f10 <fputs@plt+0x58dfc>
   6ffc4:	bl	22c5c <fputs@plt+0x11b48>
   6ffc8:	b	6a2a0 <fputs@plt+0x5918c>
   6ffcc:	mov	r1, r6
   6ffd0:	mov	r0, r4
   6ffd4:	bl	2c940 <fputs@plt+0x1b82c>
   6ffd8:	cmp	r0, #0
   6ffdc:	beq	7270c <fputs@plt+0x615f8>
   6ffe0:	ldr	r3, [sp, #56]	; 0x38
   6ffe4:	str	sl, [sp, #48]	; 0x30
   6ffe8:	sub	r4, fp, r3
   6ffec:	mov	r3, #7
   6fff0:	asr	r4, r4, #2
   6fff4:	str	r3, [sp, #32]
   6fff8:	add	r3, r4, r4, lsl #1
   6fffc:	ldr	sl, [sp, #40]	; 0x28
   70000:	add	r3, r3, r3, lsl #4
   70004:	add	r3, r3, r3, lsl #8
   70008:	ldr	r0, [sl, #44]	; 0x2c
   7000c:	add	r3, r3, r3, lsl #16
   70010:	add	r4, r4, r3, lsl #2
   70014:	b	6978c <fputs@plt+0x58678>
   70018:	bl	22c5c <fputs@plt+0x11b48>
   7001c:	b	6b278 <fputs@plt+0x5a164>
   70020:	mov	r0, r4
   70024:	bl	22c5c <fputs@plt+0x11b48>
   70028:	mov	r4, r0
   7002c:	b	6df5c <fputs@plt+0x5ce48>
   70030:	bl	22c5c <fputs@plt+0x11b48>
   70034:	b	6d05c <fputs@plt+0x5bf48>
   70038:	add	r4, sp, #328	; 0x148
   7003c:	mov	r0, r4
   70040:	bl	1d160 <fputs@plt+0xc04c>
   70044:	ldr	r5, [sp, #308]	; 0x134
   70048:	add	r5, r5, #1
   7004c:	str	r5, [sp, #308]	; 0x134
   70050:	b	6b684 <fputs@plt+0x5a570>
   70054:	lsr	r0, r0, #3
   70058:	add	r0, r0, r4
   7005c:	bl	27078 <fputs@plt+0x15f64>
   70060:	cmp	r0, #0
   70064:	str	r0, [sp, #296]	; 0x128
   70068:	beq	71ae4 <fputs@plt+0x609d0>
   7006c:	ldr	r0, [r6, #32]
   70070:	bl	27e00 <fputs@plt+0x16cec>
   70074:	cmp	r0, #0
   70078:	str	r0, [sp, #356]	; 0x164
   7007c:	streq	r4, [sp, #312]	; 0x138
   70080:	beq	6b664 <fputs@plt+0x5a550>
   70084:	ldr	r3, [pc, #1112]	; 704e4 <fputs@plt+0x5f3d0>
   70088:	ldr	r1, [r6, #32]
   7008c:	add	r3, pc, r3
   70090:	add	r5, sp, #288	; 0x120
   70094:	ldr	r0, [r3, #272]	; 0x110
   70098:	bl	8e30c <fputs@plt+0x7d1f8>
   7009c:	ldr	r3, [sp, #300]	; 0x12c
   700a0:	mov	r7, #0
   700a4:	add	r0, r0, #1
   700a8:	cmp	r0, r3
   700ac:	andls	r1, r0, #7
   700b0:	ldrls	r2, [sp, #296]	; 0x128
   700b4:	ldrbls	r3, [r2, r0, lsr #3]
   700b8:	orrls	r4, r3, r4, lsl r1
   700bc:	strbls	r4, [r2, r0, lsr #3]
   700c0:	ldr	r2, [r6, #12]
   700c4:	ldr	r3, [pc, #1052]	; 704e8 <fputs@plt+0x5f3d4>
   700c8:	mov	r0, r5
   700cc:	ldr	r1, [r2, #56]	; 0x38
   700d0:	add	r3, pc, r3
   700d4:	str	r3, [sp, #316]	; 0x13c
   700d8:	ldr	r2, [r1, #32]
   700dc:	ldr	r3, [r1, #36]	; 0x24
   700e0:	rev	r2, r2
   700e4:	rev	r3, r3
   700e8:	mov	r1, #1
   700ec:	bl	4aa44 <fputs@plt+0x39930>
   700f0:	ldr	r2, [r6, #4]
   700f4:	cmp	r9, #0
   700f8:	ldr	r3, [r2, #24]
   700fc:	str	r7, [sp, #316]	; 0x13c
   70100:	bic	r3, r3, #268435456	; 0x10000000
   70104:	str	r3, [r2, #24]
   70108:	ble	7018c <fputs@plt+0x5f078>
   7010c:	ldr	r3, [sp, #304]	; 0x130
   70110:	cmp	r3, r7
   70114:	beq	7018c <fputs@plt+0x5f078>
   70118:	mov	r4, r8
   7011c:	add	r8, sp, #256	; 0x100
   70120:	b	70134 <fputs@plt+0x5f020>
   70124:	ldr	r3, [sp, #304]	; 0x130
   70128:	add	r4, r4, #4
   7012c:	cmp	r3, #0
   70130:	beq	70188 <fputs@plt+0x5f074>
   70134:	ldr	r1, [r4]
   70138:	cmp	r1, #0
   7013c:	beq	7017c <fputs@plt+0x5f068>
   70140:	ldrb	r3, [r6, #17]
   70144:	cmp	r3, #0
   70148:	cmpne	r1, #1
   7014c:	ble	70164 <fputs@plt+0x5f050>
   70150:	mov	r3, #0
   70154:	mov	r2, #1
   70158:	mov	r0, r5
   7015c:	bl	4a990 <fputs@plt+0x3987c>
   70160:	ldr	r1, [r4]
   70164:	mvn	r2, #0
   70168:	mvn	r3, #-2147483648	; 0x80000000
   7016c:	mov	r0, r5
   70170:	strd	r2, [sp]
   70174:	mov	r2, r8
   70178:	bl	4b19c <fputs@plt+0x3a088>
   7017c:	add	r7, r7, #1
   70180:	cmp	r7, r9
   70184:	bne	70124 <fputs@plt+0x5f010>
   70188:	ldr	r2, [r6, #4]
   7018c:	ldr	r3, [sp, #300]	; 0x12c
   70190:	ldr	r1, [sp, #128]	; 0x80
   70194:	cmp	r3, #0
   70198:	str	r1, [r2, #24]
   7019c:	beq	710d8 <fputs@plt+0x5ffc4>
   701a0:	ldr	r2, [sp, #304]	; 0x130
   701a4:	cmp	r2, #0
   701a8:	beq	710d8 <fputs@plt+0x5ffc4>
   701ac:	ldr	r2, [pc, #824]	; 704ec <fputs@plt+0x5f3d8>
   701b0:	mvn	r9, #0
   701b4:	add	r2, pc, r2
   701b8:	str	r2, [sp, #128]	; 0x80
   701bc:	ldr	r2, [pc, #812]	; 704f0 <fputs@plt+0x5f3dc>
   701c0:	str	fp, [sp, #176]	; 0xb0
   701c4:	add	r2, pc, r2
   701c8:	str	r2, [sp, #136]	; 0x88
   701cc:	ldr	r2, [pc, #800]	; 704f4 <fputs@plt+0x5f3e0>
   701d0:	str	sl, [sp, #184]	; 0xb8
   701d4:	add	r2, pc, r2
   701d8:	str	r2, [sp, #192]	; 0xc0
   701dc:	ldr	r2, [pc, #788]	; 704f8 <fputs@plt+0x5f3e4>
   701e0:	mov	sl, r9
   701e4:	add	r2, pc, r2
   701e8:	mov	r4, #1
   701ec:	str	r2, [sp, #152]	; 0x98
   701f0:	mov	r9, r5
   701f4:	mov	fp, r3
   701f8:	b	70270 <fputs@plt+0x5f15c>
   701fc:	cmp	r4, #1
   70200:	bls	70d64 <fputs@plt+0x5fc50>
   70204:	ldr	r3, [pc, #752]	; 704fc <fputs@plt+0x5f3e8>
   70208:	ldr	r5, [r6, #36]	; 0x24
   7020c:	mov	r0, sl
   70210:	umull	r3, r5, r3, r5
   70214:	lsr	r5, r5, #2
   70218:	add	r5, r5, #1
   7021c:	mov	r1, r5
   70220:	bl	8e30c <fputs@plt+0x7d1f8>
   70224:	ldr	r3, [sp, #152]	; 0x98
   70228:	ldr	r1, [r6, #32]
   7022c:	mul	r5, r5, r0
   70230:	ldr	r0, [r3, #272]	; 0x110
   70234:	bl	8e30c <fputs@plt+0x7d1f8>
   70238:	add	r2, r5, #2
   7023c:	add	r0, r0, #1
   70240:	cmp	r2, r0
   70244:	addeq	r2, r5, #3
   70248:	cmp	r2, r4
   7024c:	beq	70bf0 <fputs@plt+0x5fadc>
   70250:	ldr	fp, [sp, #300]	; 0x12c
   70254:	add	r4, r4, #1
   70258:	cmp	r4, fp
   7025c:	bhi	710d0 <fputs@plt+0x5ffbc>
   70260:	ldr	r1, [sp, #304]	; 0x130
   70264:	add	sl, sl, #1
   70268:	cmp	r1, #0
   7026c:	beq	710d0 <fputs@plt+0x5ffbc>
   70270:	ldr	r1, [sp, #296]	; 0x128
   70274:	and	r7, r4, #7
   70278:	mov	r3, #1
   7027c:	ldrb	r1, [r1, r4, lsr #3]
   70280:	lsl	r7, r3, r7
   70284:	ands	r1, r1, r7
   70288:	lsr	r5, r4, #3
   7028c:	bne	701fc <fputs@plt+0x5f0e8>
   70290:	cmp	r4, #1
   70294:	bls	702dc <fputs@plt+0x5f1c8>
   70298:	ldr	r3, [pc, #604]	; 704fc <fputs@plt+0x5f3e8>
   7029c:	ldr	r8, [r6, #36]	; 0x24
   702a0:	mov	r0, sl
   702a4:	umull	r3, r8, r3, r8
   702a8:	lsr	r8, r8, #2
   702ac:	add	r8, r8, #1
   702b0:	mov	r1, r8
   702b4:	bl	8e30c <fputs@plt+0x7d1f8>
   702b8:	ldr	r3, [sp, #136]	; 0x88
   702bc:	ldr	r1, [r6, #32]
   702c0:	mul	r8, r8, r0
   702c4:	ldr	r0, [r3, #272]	; 0x110
   702c8:	bl	8e30c <fputs@plt+0x7d1f8>
   702cc:	add	r1, r8, #2
   702d0:	add	r0, r0, #1
   702d4:	cmp	r1, r0
   702d8:	addeq	r1, r8, #3
   702dc:	cmp	r1, r4
   702e0:	bne	702f0 <fputs@plt+0x5f1dc>
   702e4:	ldrb	r1, [r6, #17]
   702e8:	cmp	r1, #0
   702ec:	bne	70254 <fputs@plt+0x5f140>
   702f0:	mov	r2, r4
   702f4:	ldr	r1, [sp, #128]	; 0x80
   702f8:	mov	r0, r9
   702fc:	bl	44bc4 <fputs@plt+0x33ab0>
   70300:	ldr	r2, [sp, #296]	; 0x128
   70304:	ldrb	r2, [r2, r5]
   70308:	tst	r2, r7
   7030c:	beq	70250 <fputs@plt+0x5f13c>
   70310:	b	701fc <fputs@plt+0x5f0e8>
   70314:	ldr	r3, [sp, #96]	; 0x60
   70318:	ldr	r2, [sp, #128]	; 0x80
   7031c:	ldr	r1, [sp, #80]	; 0x50
   70320:	ldr	r3, [r3]
   70324:	ldrd	r6, [r2]
   70328:	str	r3, [sp, #136]	; 0x88
   7032c:	mov	r2, r3
   70330:	ldr	r3, [r3, #28]
   70334:	cmp	r1, r3
   70338:	beq	70440 <fputs@plt+0x5f32c>
   7033c:	ldr	r9, [r2, #8]
   70340:	cmp	r9, #0
   70344:	beq	70434 <fputs@plt+0x5f320>
   70348:	ldrh	r2, [r2, #26]
   7034c:	tst	r2, #1
   70350:	beq	7264c <fputs@plt+0x61538>
   70354:	ldr	r3, [sp, #136]	; 0x88
   70358:	ldr	r8, [r3, #20]
   7035c:	cmp	r8, #0
   70360:	beq	737bc <fputs@plt+0x626a8>
   70364:	ldr	r0, [r8, #12]
   70368:	add	r3, r8, #8
   7036c:	cmp	r0, #0
   70370:	str	r3, [sp, #152]	; 0x98
   70374:	beq	71994 <fputs@plt+0x60880>
   70378:	strd	r6, [sp, #176]	; 0xb0
   7037c:	add	r4, sp, #360	; 0x168
   70380:	mov	r7, r9
   70384:	add	r5, sp, #288	; 0x120
   70388:	add	r9, r8, #8
   7038c:	b	703a0 <fputs@plt+0x5f28c>
   70390:	ldr	r0, [r8, #12]
   70394:	add	r9, r8, #8
   70398:	cmp	r0, #0
   7039c:	beq	7198c <fputs@plt+0x60878>
   703a0:	mov	r2, r4
   703a4:	mov	r1, r5
   703a8:	bl	17cfc <fputs@plt+0x6be8>
   703ac:	mov	r3, #0
   703b0:	str	r3, [r8, #12]
   703b4:	mov	r1, r7
   703b8:	ldr	r0, [sp, #288]	; 0x120
   703bc:	bl	17c84 <fputs@plt+0x6b70>
   703c0:	ldr	r8, [r8, #8]
   703c4:	cmp	r8, #0
   703c8:	mov	r7, r0
   703cc:	bne	70390 <fputs@plt+0x5f27c>
   703d0:	ldrd	r6, [sp, #176]	; 0xb0
   703d4:	str	r9, [sp, #152]	; 0x98
   703d8:	mov	r9, r0
   703dc:	ldr	r0, [sp, #136]	; 0x88
   703e0:	bl	25310 <fputs@plt+0x141fc>
   703e4:	ldr	r3, [sp, #152]	; 0x98
   703e8:	cmp	r0, #0
   703ec:	mov	r4, r0
   703f0:	str	r0, [r3]
   703f4:	beq	70418 <fputs@plt+0x5f304>
   703f8:	mov	r0, r9
   703fc:	mov	r8, #0
   70400:	mov	r9, #0
   70404:	mov	r2, #0
   70408:	strd	r8, [r4]
   7040c:	str	r2, [r4, #8]
   70410:	bl	17dcc <fputs@plt+0x6cb8>
   70414:	str	r0, [r4, #12]
   70418:	ldr	r1, [sp, #136]	; 0x88
   7041c:	mov	r2, #0
   70420:	ldrh	r3, [r1, #26]
   70424:	str	r2, [r1, #8]
   70428:	str	r2, [r1, #12]
   7042c:	orr	r3, r3, #1
   70430:	strh	r3, [r1, #26]
   70434:	ldr	r3, [sp, #136]	; 0x88
   70438:	ldr	r2, [sp, #80]	; 0x50
   7043c:	str	r2, [r3, #28]
   70440:	ldr	r3, [sp, #136]	; 0x88
   70444:	ldr	r2, [r3, #20]
   70448:	cmp	r2, #0
   7044c:	beq	70484 <fputs@plt+0x5f370>
   70450:	ldr	r3, [r2, #12]
   70454:	cmp	r3, #0
   70458:	beq	70478 <fputs@plt+0x5f364>
   7045c:	ldrd	r0, [r3]
   70460:	cmp	r0, r6
   70464:	sbcs	ip, r1, r7
   70468:	bge	70494 <fputs@plt+0x5f380>
   7046c:	ldr	r3, [r3, #8]
   70470:	cmp	r3, #0
   70474:	bne	7045c <fputs@plt+0x5f348>
   70478:	ldr	r2, [r2, #8]
   7047c:	cmp	r2, #0
   70480:	bne	70450 <fputs@plt+0x5f33c>
   70484:	ldr	r3, [sp, #80]	; 0x50
   70488:	cmp	r3, #0
   7048c:	blt	69cb0 <fputs@plt+0x58b9c>
   70490:	b	6b534 <fputs@plt+0x5a420>
   70494:	cmp	r6, r0
   70498:	sbcs	r1, r7, r1
   7049c:	bge	6c7b8 <fputs@plt+0x5b6a4>
   704a0:	ldr	r3, [r3, #12]
   704a4:	b	70454 <fputs@plt+0x5f340>
   704a8:	ldr	r4, [sp, #96]	; 0x60
   704ac:	mov	r0, r4
   704b0:	bl	2524c <fputs@plt+0x14138>
   704b4:	ldrh	r3, [r4, #8]
   704b8:	tst	r3, #32
   704bc:	bne	6b528 <fputs@plt+0x5a414>
   704c0:	b	6de38 <fputs@plt+0x5cd24>
   704c4:	andeq	r6, r2, r4, asr #5
   704c8:	ldrdeq	r1, [r1], -r6
   704cc:	andeq	r0, r0, r3, lsl r3
   704d0:	strdeq	r5, [r2], -r4
   704d4:	andeq	r8, r1, r3
   704d8:	andeq	r0, r2, ip, asr pc
   704dc:	andeq	r0, r2, ip, asr #30
   704e0:	andeq	lr, r0, r4, lsr sl
   704e4:	andeq	sl, r3, ip, ror #1
   704e8:			; <UNDEFINED> instruction: 0x000256b8
   704ec:	andeq	r5, r2, r4, ror #11
   704f0:			; <UNDEFINED> instruction: 0x00039fb4
   704f4:	ldrdeq	r5, [r2], -ip
   704f8:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   704fc:	stclgt	12, cr12, [ip], {205}	; 0xcd
   70500:	muleq	r2, r8, r7
   70504:	andeq	r2, r0, r0, ror #8
   70508:	andeq	r3, r2, r4, lsr r6
   7050c:	ldrdeq	r0, [r2], -r4
   70510:	ldrdeq	r4, [r2], -ip
   70514:	strdeq	r4, [r2], -ip
   70518:	muleq	r2, r8, sl
   7051c:	andeq	r4, r2, r8, asr #23
   70520:	andeq	r4, r2, r4, asr #23
   70524:	muleq	r2, r0, r8
   70528:	andeq	pc, r1, r4, lsl #21
   7052c:	strdeq	sp, [r3], -r0
   70530:	andeq	r0, r0, r1, lsl #2
   70534:	ldr	r3, [r6, #16]
   70538:	add	r4, sp, #360	; 0x168
   7053c:	mov	r0, r4
   70540:	ldr	r7, [r3]
   70544:	mov	r2, #32
   70548:	ldr	r8, [r7], #8
   7054c:	bl	10ee0 <memset@plt>
   70550:	ldrh	r2, [r5, #8]
   70554:	ldr	r3, [r8, #44]	; 0x2c
   70558:	mov	r1, r4
   7055c:	and	r2, r2, #15872	; 0x3e00
   70560:	orr	r2, r2, #1
   70564:	str	r5, [sp, #360]	; 0x168
   70568:	strh	r2, [r5, #8]
   7056c:	ldr	r2, [fp, #8]
   70570:	ldr	r0, [r6, #16]
   70574:	blx	r3
   70578:	ldr	r3, [sp, #40]	; 0x28
   7057c:	mov	r2, r7
   70580:	add	r1, r3, #44	; 0x2c
   70584:	mov	r4, r0
   70588:	mov	r0, r3
   7058c:	bl	25f20 <fputs@plt+0x14e0c>
   70590:	ldrh	r3, [r5, #8]
   70594:	ldr	r2, [sp, #380]	; 0x17c
   70598:	subs	r1, r2, #0
   7059c:	moveq	r1, r4
   705a0:	tst	r3, #2
   705a4:	str	r1, [sp, #32]
   705a8:	bne	719e4 <fputs@plt+0x608d0>
   705ac:	tst	r3, #18
   705b0:	beq	705d4 <fputs@plt+0x5f4c0>
   705b4:	tst	r3, #16384	; 0x4000
   705b8:	ldr	r3, [r5, #12]
   705bc:	ldrne	r2, [r5]
   705c0:	addne	r3, r3, r2
   705c4:	ldr	r2, [r5, #32]
   705c8:	ldr	r2, [r2, #92]	; 0x5c
   705cc:	cmp	r2, r3
   705d0:	blt	6af60 <fputs@plt+0x59e4c>
   705d4:	ldr	r3, [sp, #32]
   705d8:	cmp	r3, #0
   705dc:	beq	69cb0 <fputs@plt+0x58b9c>
   705e0:	ldr	r3, [sp, #56]	; 0x38
   705e4:	str	sl, [sp, #48]	; 0x30
   705e8:	sub	r4, fp, r3
   705ec:	ldr	sl, [sp, #40]	; 0x28
   705f0:	asr	r4, r4, #2
   705f4:	add	r3, r4, r4, lsl #1
   705f8:	ldr	r0, [sl, #44]	; 0x2c
   705fc:	add	r3, r3, r3, lsl #4
   70600:	add	r3, r3, r3, lsl #8
   70604:	add	r3, r3, r3, lsl #16
   70608:	add	r4, r4, r3, lsl #2
   7060c:	b	6978c <fputs@plt+0x58678>
   70610:	bl	1f73c <fputs@plt+0xe628>
   70614:	mov	r6, r0
   70618:	mov	r0, r5
   7061c:	mov	r7, r1
   70620:	bl	1f73c <fputs@plt+0xe628>
   70624:	ldrb	r3, [fp]
   70628:	cmp	r3, #85	; 0x55
   7062c:	andeq	r6, r6, r0
   70630:	andeq	r7, r7, r1
   70634:	beq	70684 <fputs@plt+0x5f570>
   70638:	cmp	r3, #86	; 0x56
   7063c:	orreq	r6, r6, r0
   70640:	orreq	r7, r7, r1
   70644:	beq	70684 <fputs@plt+0x5f570>
   70648:	orrs	r2, r0, r1
   7064c:	beq	70684 <fputs@plt+0x5f570>
   70650:	cmp	r0, #0
   70654:	sbcs	r2, r1, #0
   70658:	blt	72a68 <fputs@plt+0x61954>
   7065c:	cmp	r0, #64	; 0x40
   70660:	sbcs	r2, r1, #0
   70664:	blt	72a8c <fputs@plt+0x61978>
   70668:	cmp	r3, #87	; 0x57
   7066c:	cmpne	r7, #0
   70670:	movge	r6, #1
   70674:	movlt	r6, #0
   70678:	eor	r6, r6, #1
   7067c:	rsbs	r6, r6, #0
   70680:	sbc	r7, r7, r7
   70684:	ldrh	r3, [r4, #8]
   70688:	strd	r6, [r4]
   7068c:	and	r3, r3, #15872	; 0x3e00
   70690:	orr	r3, r3, #4
   70694:	strh	r3, [r4, #8]
   70698:	b	69cb0 <fputs@plt+0x58b9c>
   7069c:	mov	r0, r4
   706a0:	bl	3263c <fputs@plt+0x21528>
   706a4:	ldr	r1, [pc, #-428]	; 70500 <fputs@plt+0x5f3ec>
   706a8:	add	r1, pc, r1
   706ac:	mov	r2, r0
   706b0:	ldr	r0, [sp, #40]	; 0x28
   706b4:	bl	42e7c <fputs@plt+0x31d68>
   706b8:	ldr	r3, [r5, #20]
   706bc:	str	r3, [sp, #32]
   706c0:	b	6b074 <fputs@plt+0x59f60>
   706c4:	mov	r2, r9
   706c8:	ldr	r3, [sp, #176]	; 0xb0
   706cc:	ldr	r9, [sp, #224]	; 0xe0
   706d0:	sub	r3, r4, r3
   706d4:	cmp	r4, r2
   706d8:	ldr	fp, [sp, #192]	; 0xc0
   706dc:	ldr	sl, [sp, #196]	; 0xc4
   706e0:	str	r3, [r9, #68]	; 0x44
   706e4:	strh	r5, [r9, #14]
   706e8:	bcc	715e8 <fputs@plt+0x604d4>
   706ec:	bhi	715fc <fputs@plt+0x604e8>
   706f0:	ldr	r2, [r9, #60]	; 0x3c
   706f4:	mov	r3, #0
   706f8:	cmp	r7, r3
   706fc:	cmpeq	r6, r2
   70700:	bne	715fc <fputs@plt+0x604e8>
   70704:	ldr	r3, [r9, #72]	; 0x48
   70708:	cmp	r3, #0
   7070c:	beq	729e0 <fputs@plt+0x618cc>
   70710:	uxth	r5, r5
   70714:	b	6fb18 <fputs@plt+0x5ea04>
   70718:	ldr	r3, [sp, #40]	; 0x28
   7071c:	add	r2, r2, #8
   70720:	add	r1, r3, #44	; 0x2c
   70724:	mov	r0, r3
   70728:	bl	25f20 <fputs@plt+0x14e0c>
   7072c:	mov	r3, #0
   70730:	str	r3, [sp, #32]
   70734:	b	69cb0 <fputs@plt+0x58b9c>
   70738:	ldr	r2, [sp, #44]	; 0x2c
   7073c:	ldr	r4, [r2, r3, lsl #3]
   70740:	ldrh	r3, [r4, #26]
   70744:	ldr	r0, [r4, #8]
   70748:	tst	r3, #2
   7074c:	bne	70760 <fputs@plt+0x5f64c>
   70750:	tst	r3, #1
   70754:	beq	72b6c <fputs@plt+0x61a58>
   70758:	orr	r3, r3, #2
   7075c:	strh	r3, [r4, #26]
   70760:	cmp	r0, #0
   70764:	ldrheq	r2, [r5, #8]
   70768:	beq	6b734 <fputs@plt+0x5a620>
   7076c:	ldr	r3, [r0, #8]
   70770:	ldrd	r6, [r0]
   70774:	cmp	r3, #0
   70778:	str	r3, [r4, #8]
   7077c:	beq	72d88 <fputs@plt+0x61c74>
   70780:	ldr	r3, [fp, #12]
   70784:	ldr	r2, [sp, #44]	; 0x2c
   70788:	ldr	r1, [pc, #-652]	; 70504 <fputs@plt+0x5f3f0>
   7078c:	add	r3, r3, r3, lsl #2
   70790:	lsl	r3, r3, #3
   70794:	add	r0, r2, r3
   70798:	ldrh	r2, [r0, #8]
   7079c:	and	r1, r1, r2
   707a0:	cmp	r1, #0
   707a4:	bne	72b14 <fputs@plt+0x61a00>
   707a8:	ldr	r1, [sp, #44]	; 0x2c
   707ac:	mov	r2, #4
   707b0:	strd	r6, [r1, r3]
   707b4:	strh	r2, [r0, #8]
   707b8:	b	69d40 <fputs@plt+0x58c2c>
   707bc:	bl	22c1c <fputs@plt+0x11b08>
   707c0:	b	69cb0 <fputs@plt+0x58b9c>
   707c4:	bl	1f7f8 <fputs@plt+0xe6e4>
   707c8:	ldrb	r3, [fp]
   707cc:	cmp	r3, #46	; 0x2e
   707d0:	vcmp.f64	d0, #0.0
   707d4:	beq	71c74 <fputs@plt+0x60b60>
   707d8:	vmrs	APSR_nzcv, fpscr
   707dc:	movne	r3, #1
   707e0:	moveq	r3, #0
   707e4:	b	6dd48 <fputs@plt+0x5cc34>
   707e8:	bl	22c5c <fputs@plt+0x11b48>
   707ec:	b	6d4e4 <fputs@plt+0x5c3d0>
   707f0:	mov	r0, r9
   707f4:	bl	22c5c <fputs@plt+0x11b48>
   707f8:	mov	r9, r0
   707fc:	b	6c0d4 <fputs@plt+0x5afc0>
   70800:	ldr	r0, [r4]
   70804:	bl	3263c <fputs@plt+0x21528>
   70808:	ldr	r1, [pc, #-776]	; 70508 <fputs@plt+0x5f3f4>
   7080c:	add	r1, pc, r1
   70810:	mov	r2, r0
   70814:	ldr	r0, [sp, #40]	; 0x28
   70818:	bl	42e7c <fputs@plt+0x31d68>
   7081c:	ldr	r3, [r4, #20]
   70820:	str	r3, [sp, #32]
   70824:	b	6d970 <fputs@plt+0x5c85c>
   70828:	mov	r0, r4
   7082c:	bl	22380 <fputs@plt+0x1126c>
   70830:	b	6e0ac <fputs@plt+0x5cf98>
   70834:	mov	r0, r4
   70838:	bl	22c5c <fputs@plt+0x11b48>
   7083c:	ldr	r2, [fp, #8]
   70840:	mov	r4, r0
   70844:	b	6e20c <fputs@plt+0x5d0f8>
   70848:	bl	22c5c <fputs@plt+0x11b48>
   7084c:	b	6e1a8 <fputs@plt+0x5d094>
   70850:	bl	22c5c <fputs@plt+0x11b48>
   70854:	b	6b494 <fputs@plt+0x5a380>
   70858:	bl	22c5c <fputs@plt+0x11b48>
   7085c:	b	6b428 <fputs@plt+0x5a314>
   70860:	mov	r1, #1
   70864:	mov	r0, r4
   70868:	bl	2e27c <fputs@plt+0x1d168>
   7086c:	subs	r3, r0, #0
   70870:	str	r3, [sp, #32]
   70874:	beq	6a8f8 <fputs@plt+0x597e4>
   70878:	ldr	r3, [sp, #56]	; 0x38
   7087c:	str	sl, [sp, #48]	; 0x30
   70880:	sub	r4, fp, r3
   70884:	ldr	sl, [sp, #40]	; 0x28
   70888:	asr	r4, r4, #2
   7088c:	add	r3, r4, r4, lsl #1
   70890:	ldr	r0, [sl, #44]	; 0x2c
   70894:	add	r3, r3, r3, lsl #4
   70898:	add	r3, r3, r3, lsl #8
   7089c:	add	r3, r3, r3, lsl #16
   708a0:	add	r4, r4, r3, lsl #2
   708a4:	b	6978c <fputs@plt+0x58678>
   708a8:	bl	22c5c <fputs@plt+0x11b48>
   708ac:	b	6a8a8 <fputs@plt+0x59794>
   708b0:	ldr	r1, [r3, #16]
   708b4:	ldr	r0, [sp, #28]
   708b8:	bl	1d5e0 <fputs@plt+0xc4cc>
   708bc:	b	69cb0 <fputs@plt+0x58b9c>
   708c0:	bl	22c5c <fputs@plt+0x11b48>
   708c4:	b	6d548 <fputs@plt+0x5c434>
   708c8:	cmp	r3, #0
   708cc:	beq	6c7b8 <fputs@plt+0x5b6a4>
   708d0:	b	69cb0 <fputs@plt+0x58b9c>
   708d4:	ldrh	r3, [r2, #8]
   708d8:	and	r3, r3, #15872	; 0x3e00
   708dc:	orr	r3, r3, #1
   708e0:	strh	r3, [r2, #8]
   708e4:	b	69cb0 <fputs@plt+0x58b9c>
   708e8:	ldr	r3, [pc, #-996]	; 7050c <fputs@plt+0x5f3f8>
   708ec:	add	r3, pc, r3
   708f0:	add	r3, r3, r2
   708f4:	add	r4, r3, r4
   708f8:	ldrb	r0, [r4, #3312]	; 0xcf0
   708fc:	b	6d0e4 <fputs@plt+0x5bfd0>
   70900:	mov	r0, r4
   70904:	bl	2c940 <fputs@plt+0x1b82c>
   70908:	cmp	r0, #0
   7090c:	bne	6de38 <fputs@plt+0x5cd24>
   70910:	ldrh	r2, [r4, #8]
   70914:	ldr	r3, [r4, #16]
   70918:	b	6b87c <fputs@plt+0x5a768>
   7091c:	bl	22c5c <fputs@plt+0x11b48>
   70920:	b	6df1c <fputs@plt+0x5ce08>
   70924:	ldr	r1, [sp, #88]	; 0x58
   70928:	mov	r0, r4
   7092c:	bl	2e27c <fputs@plt+0x1d168>
   70930:	ldrh	r3, [r4, #8]
   70934:	b	6af38 <fputs@plt+0x59e24>
   70938:	mov	r0, r6
   7093c:	mov	r1, #4
   70940:	bl	51bc4 <fputs@plt+0x40ab0>
   70944:	cmp	r0, #0
   70948:	beq	6c2c0 <fputs@plt+0x5b1ac>
   7094c:	str	sl, [sp, #48]	; 0x30
   70950:	ldr	sl, [sp, #40]	; 0x28
   70954:	str	r0, [sp, #32]
   70958:	ldr	r3, [sp, #56]	; 0x38
   7095c:	ldr	r0, [sl, #44]	; 0x2c
   70960:	sub	r4, fp, r3
   70964:	asr	r4, r4, #2
   70968:	add	r3, r4, r4, lsl #1
   7096c:	add	r3, r3, r3, lsl #4
   70970:	add	r3, r3, r3, lsl #8
   70974:	add	r3, r3, r3, lsl #16
   70978:	add	r4, r4, r3, lsl #2
   7097c:	b	6978c <fputs@plt+0x58678>
   70980:	mov	r1, r6
   70984:	ldr	r0, [r4, #20]
   70988:	bl	4c2d4 <fputs@plt+0x3b1c0>
   7098c:	subs	r3, r0, #0
   70990:	str	r3, [sp, #32]
   70994:	bne	737d8 <fputs@plt+0x626c4>
   70998:	ldr	r5, [fp, #16]
   7099c:	cmp	r5, #0
   709a0:	beq	71fb0 <fputs@plt+0x60e9c>
   709a4:	ldr	r3, [r4, #20]
   709a8:	ldrb	r2, [fp, #3]
   709ac:	mov	r0, r3
   709b0:	ldr	r1, [r3, #4]
   709b4:	ldr	r3, [r3]
   709b8:	orr	r2, r2, #2
   709bc:	str	r3, [r1, #4]
   709c0:	add	r1, sp, #360	; 0x168
   709c4:	bl	50c98 <fputs@plt+0x3fb84>
   709c8:	subs	r3, r0, #0
   709cc:	str	r3, [sp, #32]
   709d0:	beq	71778 <fputs@plt+0x60664>
   709d4:	mov	r3, #0
   709d8:	strb	r3, [r4, #4]
   709dc:	ldr	r3, [sp, #32]
   709e0:	cmp	r3, #0
   709e4:	bne	73e5c <fputs@plt+0x62d48>
   709e8:	ldrb	r2, [fp, #3]
   709ec:	ldrb	r3, [r4, #5]
   709f0:	subs	r2, r2, #8
   709f4:	movne	r2, #1
   709f8:	bic	r3, r3, #4
   709fc:	orr	r3, r3, r2, lsl #2
   70a00:	strb	r3, [r4, #5]
   70a04:	b	69cb0 <fputs@plt+0x58b9c>
   70a08:	ldrh	r4, [r5, #8]
   70a0c:	cmp	r4, #0
   70a10:	beq	6e6ec <fputs@plt+0x5d5d8>
   70a14:	ldr	r2, [r5, #4]
   70a18:	ldrh	r3, [r2, #8]
   70a1c:	ands	r3, r3, #1
   70a20:	beq	70a38 <fputs@plt+0x5f924>
   70a24:	b	71644 <fputs@plt+0x60530>
   70a28:	ldrh	r1, [r2, #48]	; 0x30
   70a2c:	add	r2, r2, #40	; 0x28
   70a30:	tst	r1, #1
   70a34:	bne	71644 <fputs@plt+0x60530>
   70a38:	add	r3, r3, #1
   70a3c:	cmp	r3, r4
   70a40:	bne	70a28 <fputs@plt+0x5f914>
   70a44:	mov	r4, #0
   70a48:	b	6e6ec <fputs@plt+0x5d5d8>
   70a4c:	ldr	r3, [fp, #12]
   70a50:	mov	r2, r1
   70a54:	add	r3, r3, r3, lsl #2
   70a58:	lsl	r3, r3, #3
   70a5c:	ldrd	r6, [r1, r3]
   70a60:	b	6c5fc <fputs@plt+0x5b4e8>
   70a64:	ldr	r1, [sp, #88]	; 0x58
   70a68:	bl	2e27c <fputs@plt+0x1d168>
   70a6c:	ldr	r0, [r4]
   70a70:	ldrh	r3, [r0, #8]
   70a74:	b	6d9b0 <fputs@plt+0x5c89c>
   70a78:	ldr	r1, [pc, #-1392]	; 70510 <fputs@plt+0x5f3fc>
   70a7c:	cmp	r5, #0
   70a80:	add	r1, pc, r1
   70a84:	beq	70a9c <fputs@plt+0x5f988>
   70a88:	ldr	r1, [pc, #-1404]	; 70514 <fputs@plt+0x5f400>
   70a8c:	cmp	r2, #0
   70a90:	add	r1, pc, r1
   70a94:	ldreq	r1, [pc, #-1412]	; 70518 <fputs@plt+0x5f404>
   70a98:	addeq	r1, pc, r1
   70a9c:	mov	r0, sl
   70aa0:	bl	42e7c <fputs@plt+0x31d68>
   70aa4:	ldr	r3, [sp, #56]	; 0x38
   70aa8:	ldr	r0, [sl, #44]	; 0x2c
   70aac:	sub	r4, fp, r3
   70ab0:	mov	r3, #1
   70ab4:	asr	r4, r4, #2
   70ab8:	str	r3, [sp, #32]
   70abc:	add	r3, r4, r4, lsl r3
   70ac0:	add	r3, r3, r3, lsl #4
   70ac4:	add	r3, r3, r3, lsl #8
   70ac8:	add	r3, r3, r3, lsl #16
   70acc:	add	r4, r4, r3, lsl #2
   70ad0:	b	6978c <fputs@plt+0x58678>
   70ad4:	ldr	r3, [sp, #28]
   70ad8:	ldr	r3, [r3, #4]
   70adc:	cmp	r3, #0
   70ae0:	beq	70afc <fputs@plt+0x5f9e8>
   70ae4:	ldrb	r2, [r3, #87]	; 0x57
   70ae8:	orr	r2, r2, #1
   70aec:	strb	r2, [r3, #87]	; 0x57
   70af0:	ldr	r3, [r3, #52]	; 0x34
   70af4:	cmp	r3, #0
   70af8:	bne	70ae4 <fputs@plt+0x5f9d0>
   70afc:	ldr	r2, [sp, #40]	; 0x28
   70b00:	ldrb	r3, [r2, #87]	; 0x57
   70b04:	bic	r3, r3, #1
   70b08:	strb	r3, [r2, #87]	; 0x57
   70b0c:	b	6d430 <fputs@plt+0x5c31c>
   70b10:	ldr	r0, [sp, #28]
   70b14:	ldr	r2, [r4, #12]
   70b18:	ldr	r1, [fp, #12]
   70b1c:	ldr	r3, [r0, #24]
   70b20:	str	r1, [r2]
   70b24:	orr	r3, r3, #2
   70b28:	mov	r2, r0
   70b2c:	str	r3, [r0, #24]
   70b30:	b	6d424 <fputs@plt+0x5c310>
   70b34:	ldr	r3, [fp, #4]
   70b38:	ldr	r2, [sp, #56]	; 0x38
   70b3c:	add	r3, r3, r3, lsl #2
   70b40:	add	fp, r2, r3, lsl #2
   70b44:	sub	fp, fp, #20
   70b48:	b	69cb0 <fputs@plt+0x58b9c>
   70b4c:	ldrb	r2, [r1, #5]
   70b50:	ldr	r3, [r1, #56]	; 0x38
   70b54:	mov	r0, r4
   70b58:	add	r3, r3, r2
   70b5c:	ldr	r1, [r3, #8]
   70b60:	rev	r1, r1
   70b64:	bl	4b058 <fputs@plt+0x39f44>
   70b68:	b	6f874 <fputs@plt+0x5e760>
   70b6c:	mov	r5, r7
   70b70:	b	6e8d4 <fputs@plt+0x5d7c0>
   70b74:	mvn	r2, #0
   70b78:	mvn	r3, #0
   70b7c:	b	6b2b4 <fputs@plt+0x5a1a0>
   70b80:	ldr	r8, [sp, #128]	; 0x80
   70b84:	ldr	r1, [sp, #96]	; 0x60
   70b88:	mov	r0, r8
   70b8c:	bl	2c940 <fputs@plt+0x1b82c>
   70b90:	cmp	r0, #0
   70b94:	bne	6de38 <fputs@plt+0x5cd24>
   70b98:	ldr	r8, [r8, #16]
   70b9c:	b	6a5a4 <fputs@plt+0x59490>
   70ba0:	ldr	r0, [sp, #40]	; 0x28
   70ba4:	ldr	r1, [fp, #8]
   70ba8:	ldrd	r2, [r0, #144]	; 0x90
   70bac:	adds	r2, r2, r1
   70bb0:	adc	r3, r3, r1, asr #31
   70bb4:	strd	r2, [r0, #144]	; 0x90
   70bb8:	b	69cb0 <fputs@plt+0x58b9c>
   70bbc:	ldrb	r3, [r5]
   70bc0:	cmp	r3, #2
   70bc4:	beq	72948 <fputs@plt+0x61834>
   70bc8:	ldr	r6, [r5, #16]
   70bcc:	ldrb	r3, [r6, #66]	; 0x42
   70bd0:	cmp	r3, #1
   70bd4:	bne	717f4 <fputs@plt+0x606e0>
   70bd8:	mov	r0, r6
   70bdc:	bl	1c490 <fputs@plt+0xb37c>
   70be0:	mov	r1, #0
   70be4:	ldrd	r2, [r6, #16]
   70be8:	str	r1, [sp, #32]
   70bec:	b	6b800 <fputs@plt+0x5a6ec>
   70bf0:	ldrb	r2, [r6, #17]
   70bf4:	cmp	r2, #0
   70bf8:	beq	70250 <fputs@plt+0x5f13c>
   70bfc:	mov	r2, r4
   70c00:	ldr	r1, [sp, #192]	; 0xc0
   70c04:	mov	r0, r9
   70c08:	bl	44bc4 <fputs@plt+0x33ab0>
   70c0c:	b	70250 <fputs@plt+0x5f13c>
   70c10:	bne	6c434 <fputs@plt+0x5b320>
   70c14:	tst	r7, #2
   70c18:	bne	70c44 <fputs@plt+0x5fb30>
   70c1c:	tst	r7, #12
   70c20:	beq	70c44 <fputs@plt+0x5fb30>
   70c24:	mov	r2, #1
   70c28:	ldr	r1, [sp, #88]	; 0x58
   70c2c:	mov	r0, r5
   70c30:	bl	32370 <fputs@plt+0x2125c>
   70c34:	ldrh	r3, [r5, #8]
   70c38:	bic	r7, r7, #32256	; 0x7e00
   70c3c:	and	r3, r3, #32256	; 0x7e00
   70c40:	orr	r7, r3, r7
   70c44:	tst	r6, #2
   70c48:	bne	6c434 <fputs@plt+0x5b320>
   70c4c:	tst	r6, #12
   70c50:	beq	6c434 <fputs@plt+0x5b320>
   70c54:	mov	r2, #1
   70c58:	ldr	r1, [sp, #88]	; 0x58
   70c5c:	mov	r0, r4
   70c60:	bl	32370 <fputs@plt+0x2125c>
   70c64:	ldrh	r3, [r4, #8]
   70c68:	bic	r6, r6, #32256	; 0x7e00
   70c6c:	and	r3, r3, #32256	; 0x7e00
   70c70:	orr	r6, r3, r6
   70c74:	b	6c434 <fputs@plt+0x5b320>
   70c78:	ldr	r2, [sp, #32]
   70c7c:	cmp	r2, #0
   70c80:	bne	73408 <fputs@plt+0x622f4>
   70c84:	mov	r6, r2
   70c88:	ldr	r2, [sp, #28]
   70c8c:	sub	r3, r3, #-268435455	; 0xf0000001
   70c90:	ldr	r2, [r2, #16]
   70c94:	add	r3, r2, r3, lsl #4
   70c98:	ldr	r5, [r3, #4]
   70c9c:	mov	r0, r5
   70ca0:	bl	53734 <fputs@plt+0x42620>
   70ca4:	ldm	r9, {r1, r3}
   70ca8:	ldr	r2, [pc, #-1940]	; 7051c <fputs@plt+0x5f408>
   70cac:	ldr	r0, [sp, #28]
   70cb0:	str	r1, [r3, #4]
   70cb4:	ldr	ip, [r3, #32]
   70cb8:	ldr	r3, [r3, #36]	; 0x24
   70cbc:	add	r2, pc, r2
   70cc0:	mov	r1, r4
   70cc4:	str	r3, [sp, #152]	; 0x98
   70cc8:	str	ip, [sp, #136]	; 0x88
   70ccc:	bl	8d4d4 <fputs@plt+0x7c3c0>
   70cd0:	subs	r3, r0, #0
   70cd4:	str	r3, [sp, #32]
   70cd8:	bne	6cb94 <fputs@plt+0x5ba80>
   70cdc:	ldr	r2, [pc, #-1988]	; 70520 <fputs@plt+0x5f40c>
   70ce0:	mov	r1, r4
   70ce4:	add	r2, pc, r2
   70ce8:	ldr	r0, [sp, #28]
   70cec:	bl	8d4d4 <fputs@plt+0x7c3c0>
   70cf0:	subs	r3, r0, #0
   70cf4:	str	r3, [sp, #32]
   70cf8:	bne	6cb94 <fputs@plt+0x5ba80>
   70cfc:	mov	r1, #2
   70d00:	mov	r0, r9
   70d04:	bl	4c2d4 <fputs@plt+0x3b1c0>
   70d08:	subs	r3, r0, #0
   70d0c:	str	r3, [sp, #32]
   70d10:	bne	6cb94 <fputs@plt+0x5ba80>
   70d14:	ldr	r3, [r9, #4]
   70d18:	ldr	r2, [r3]
   70d1c:	ldrb	r2, [r2, #5]
   70d20:	cmp	r2, #5
   70d24:	moveq	r1, r0
   70d28:	ldreq	r2, [sp, #28]
   70d2c:	mov	r0, r5
   70d30:	streq	r1, [r2, #76]	; 0x4c
   70d34:	ldr	r2, [sp, #136]	; 0x88
   70d38:	ldr	r1, [sp, #152]	; 0x98
   70d3c:	sub	r2, r2, r1
   70d40:	ldr	r1, [r3, #32]
   70d44:	mov	r3, #0
   70d48:	str	r2, [sp, #136]	; 0x88
   70d4c:	bl	282d8 <fputs@plt+0x171c4>
   70d50:	cmp	r0, #0
   70d54:	beq	73ed8 <fputs@plt+0x62dc4>
   70d58:	mov	r3, #7
   70d5c:	str	r3, [sp, #32]
   70d60:	b	6cb94 <fputs@plt+0x5ba80>
   70d64:	mov	r2, #0
   70d68:	b	70248 <fputs@plt+0x5f134>
   70d6c:	cmp	r6, #0
   70d70:	beq	70d84 <fputs@plt+0x5fc70>
   70d74:	mov	r0, r6
   70d78:	bl	10f58 <strlen@plt>
   70d7c:	bic	r3, r0, #-1073741824	; 0xc0000000
   70d80:	str	r3, [sp, #80]	; 0x50
   70d84:	ldr	r0, [sp, #28]
   70d88:	mov	r1, #0
   70d8c:	ldr	r3, [r0, #432]	; 0x1b0
   70d90:	ldr	r2, [r0, #436]	; 0x1b4
   70d94:	add	r2, r2, r3
   70d98:	bl	19d44 <fputs@plt+0x8c30>
   70d9c:	subs	r3, r0, #0
   70da0:	str	r3, [sp, #32]
   70da4:	bne	73df8 <fputs@plt+0x62ce4>
   70da8:	ldr	r7, [sp, #80]	; 0x50
   70dac:	ldr	r8, [sp, #32]
   70db0:	ldr	r5, [sp, #28]
   70db4:	add	r2, r7, #33	; 0x21
   70db8:	mov	r3, r8
   70dbc:	mov	r0, r5
   70dc0:	bl	243c8 <fputs@plt+0x132b4>
   70dc4:	subs	r4, r0, #0
   70dc8:	beq	69cb0 <fputs@plt+0x58b9c>
   70dcc:	add	r0, r4, #32
   70dd0:	add	r2, r7, #1
   70dd4:	mov	r1, r6
   70dd8:	str	r0, [r4]
   70ddc:	bl	10f7c <memcpy@plt>
   70de0:	ldrb	r3, [r5, #67]	; 0x43
   70de4:	ldr	lr, [sp, #28]
   70de8:	cmp	r3, #0
   70dec:	movne	r2, r5
   70df0:	ldreq	r2, [sp, #28]
   70df4:	movne	r1, r8
   70df8:	movne	r3, #1
   70dfc:	moveq	r3, r2
   70e00:	strbne	r1, [r2, #67]	; 0x43
   70e04:	ldreq	r3, [r3, #432]	; 0x1b0
   70e08:	add	r1, lr, #448	; 0x1c0
   70e0c:	addeq	r3, r3, #1
   70e10:	strbne	r3, [r2, #75]	; 0x4b
   70e14:	streq	r3, [r2, #432]	; 0x1b0
   70e18:	ldrd	r2, [r1, #-8]
   70e1c:	ldrd	r0, [r1]
   70e20:	ldr	ip, [lr, #424]	; 0x1a8
   70e24:	str	ip, [r4, #24]
   70e28:	str	r4, [lr, #424]	; 0x1a8
   70e2c:	mov	ip, lr
   70e30:	strd	r2, [r4, #8]
   70e34:	strd	r0, [r4, #16]
   70e38:	b	69cb0 <fputs@plt+0x58b9c>
   70e3c:	ldr	r3, [sp, #28]
   70e40:	ldr	r0, [r3, #308]	; 0x134
   70e44:	blx	r2
   70e48:	cmp	r0, #0
   70e4c:	beq	6dad8 <fputs@plt+0x5c9c4>
   70e50:	ldr	r3, [sp, #56]	; 0x38
   70e54:	ldr	r0, [sl, #44]	; 0x2c
   70e58:	sub	r4, fp, r3
   70e5c:	mov	r3, #9
   70e60:	asr	r4, r4, #2
   70e64:	str	r3, [sp, #32]
   70e68:	add	r3, r4, r4, lsl #1
   70e6c:	add	r3, r3, r3, lsl #4
   70e70:	add	r3, r3, r3, lsl #8
   70e74:	add	r3, r3, r3, lsl #16
   70e78:	add	r4, r4, r3, lsl #2
   70e7c:	b	6978c <fputs@plt+0x58678>
   70e80:	ldr	r3, [sp, #28]
   70e84:	strb	r5, [r3, #67]	; 0x43
   70e88:	b	6f0f8 <fputs@plt+0x5dfe4>
   70e8c:	ldrd	r6, [sp, #96]	; 0x60
   70e90:	b	6a544 <fputs@plt+0x59430>
   70e94:	ldrb	r2, [fp, #3]
   70e98:	ldr	r1, [sp, #288]	; 0x120
   70e9c:	tst	r2, #192	; 0xc0
   70ea0:	beq	70ebc <fputs@plt+0x5fda8>
   70ea4:	cmp	r1, #11
   70ea8:	bls	70eb4 <fputs@plt+0x5fda0>
   70eac:	tst	r1, #1
   70eb0:	beq	71150 <fputs@plt+0x6003c>
   70eb4:	tst	r2, #128	; 0x80
   70eb8:	bne	71150 <fputs@plt+0x6003c>
   70ebc:	cmp	r1, #127	; 0x7f
   70ec0:	subhi	r2, r1, #12
   70ec4:	lsrhi	r2, r2, #1
   70ec8:	bls	71138 <fputs@plt+0x60024>
   70ecc:	ldr	r1, [sp, #128]	; 0x80
   70ed0:	ldr	r4, [sp, #80]	; 0x50
   70ed4:	add	r3, r1, r3
   70ed8:	ldrb	r0, [r9, #4]
   70edc:	ldr	r1, [r3, #-4]
   70ee0:	clz	r3, r0
   70ee4:	str	r4, [sp]
   70ee8:	lsr	r3, r3, #5
   70eec:	ldr	r0, [sp, #136]	; 0x88
   70ef0:	bl	52a70 <fputs@plt+0x4195c>
   70ef4:	subs	r3, r0, #0
   70ef8:	str	r3, [sp, #32]
   70efc:	bne	73030 <fputs@plt+0x61f1c>
   70f00:	mov	r2, r4
   70f04:	ldr	r1, [sp, #288]	; 0x120
   70f08:	ldr	r0, [r4, #16]
   70f0c:	bl	1b9bc <fputs@plt+0xa8a8>
   70f10:	ldrh	r3, [r4, #8]
   70f14:	mov	r0, r4
   70f18:	bic	r3, r3, #4096	; 0x1000
   70f1c:	strh	r3, [r4, #8]
   70f20:	b	6dd1c <fputs@plt+0x5cc08>
   70f24:	mov	r3, #0
   70f28:	str	r3, [sp, #288]	; 0x120
   70f2c:	mov	r1, r5
   70f30:	ldr	r0, [r4, #16]
   70f34:	bl	51b58 <fputs@plt+0x40a44>
   70f38:	cmp	r0, #0
   70f3c:	bne	71b94 <fputs@plt+0x60a80>
   70f40:	ldr	r3, [sp, #288]	; 0x120
   70f44:	b	6f7dc <fputs@plt+0x5e6c8>
   70f48:	ldr	ip, [sp, #28]
   70f4c:	ldr	r1, [ip, #316]	; 0x13c
   70f50:	ldr	r0, [ip, #340]	; 0x154
   70f54:	add	r2, r1, #1
   70f58:	str	r2, [ip, #316]	; 0x13c
   70f5c:	ldr	r2, [r3, #12]
   70f60:	str	r3, [r0, r1, lsl #2]
   70f64:	add	r2, r2, #1
   70f68:	str	r2, [r3, #12]
   70f6c:	b	6acd0 <fputs@plt+0x59bbc>
   70f70:	add	r3, sp, #360	; 0x168
   70f74:	str	r0, [sp, #32]
   70f78:	ldrd	r2, [r3]
   70f7c:	b	6ee90 <fputs@plt+0x5dd7c>
   70f80:	str	sl, [sp, #48]	; 0x30
   70f84:	ldr	sl, [sp, #40]	; 0x28
   70f88:	ldr	r4, [sp, #28]
   70f8c:	ldr	r1, [sl, #44]	; 0x2c
   70f90:	mov	r0, r4
   70f94:	bl	1d100 <fputs@plt+0xbfec>
   70f98:	ldr	r1, [pc, #-2684]	; 70524 <fputs@plt+0x5f410>
   70f9c:	mov	r0, r4
   70fa0:	add	r1, pc, r1
   70fa4:	bl	25ecc <fputs@plt+0x14db8>
   70fa8:	ldr	r3, [sp, #56]	; 0x38
   70fac:	sub	r4, fp, r3
   70fb0:	mov	r3, #1
   70fb4:	asr	r4, r4, #2
   70fb8:	str	r3, [sp, #32]
   70fbc:	add	r3, r4, r4, lsl r3
   70fc0:	add	r3, r3, r3, lsl #4
   70fc4:	add	r3, r3, r3, lsl #8
   70fc8:	add	r3, r3, r3, lsl #16
   70fcc:	add	r4, r4, r3, lsl #2
   70fd0:	str	r0, [sl, #44]	; 0x2c
   70fd4:	b	6978c <fputs@plt+0x58678>
   70fd8:	ldr	r3, [sp, #28]
   70fdc:	ldrb	r3, [r3, #69]	; 0x45
   70fe0:	cmp	r3, #0
   70fe4:	ldr	r3, [sp, #56]	; 0x38
   70fe8:	bne	6de44 <fputs@plt+0x5cd30>
   70fec:	sub	r2, fp, r3
   70ff0:	mov	r4, #100	; 0x64
   70ff4:	asr	r2, r2, #2
   70ff8:	add	r3, r2, r2, lsl #1
   70ffc:	add	r3, r3, r3, lsl #4
   71000:	add	r3, r3, r3, lsl #8
   71004:	add	r3, r3, r3, lsl #16
   71008:	add	r3, r2, r3, lsl #2
   7100c:	add	r3, r3, #1
   71010:	str	r3, [sl, #76]	; 0x4c
   71014:	b	69814 <fputs@plt+0x58700>
   71018:	ldr	r0, [r4, #20]
   7101c:	add	r1, sp, #360	; 0x168
   71020:	bl	29944 <fputs@plt+0x18830>
   71024:	str	r0, [sp, #32]
   71028:	b	69ce8 <fputs@plt+0x58bd4>
   7102c:	ldr	r3, [sp, #56]	; 0x38
   71030:	rsb	r5, r5, #1
   71034:	sub	r2, fp, r3
   71038:	asr	r2, r2, #2
   7103c:	add	r3, r2, r2, lsl #1
   71040:	add	r3, r3, r3, lsl #4
   71044:	add	r3, r3, r3, lsl #8
   71048:	add	r3, r3, r3, lsl #16
   7104c:	add	r3, r2, r3, lsl #2
   71050:	str	r3, [sl, #76]	; 0x4c
   71054:	ldr	r3, [sp, #28]
   71058:	strb	r5, [r3, #67]	; 0x43
   7105c:	str	r4, [sl, #80]	; 0x50
   71060:	b	69814 <fputs@plt+0x58700>
   71064:	tst	r3, #16
   71068:	beq	69cb0 <fputs@plt+0x58b9c>
   7106c:	b	6c7b8 <fputs@plt+0x5b6a4>
   71070:	ldr	r3, [sp, #28]
   71074:	ldr	r3, [r3, #92]	; 0x5c
   71078:	cmp	r3, r2
   7107c:	bcc	6af60 <fputs@plt+0x59e4c>
   71080:	ldr	r3, [sp, #40]	; 0x28
   71084:	ldr	r0, [r9, #72]	; 0x48
   71088:	ldr	r3, [r3, #72]	; 0x48
   7108c:	str	r4, [r9, #64]	; 0x40
   71090:	b	6faa0 <fputs@plt+0x5e98c>
   71094:	bl	1c490 <fputs@plt+0xb37c>
   71098:	ldr	r2, [r4, #28]
   7109c:	ldr	r1, [r4, #24]
   710a0:	str	r2, [r9, #60]	; 0x3c
   710a4:	ldrsb	r3, [r4, #68]	; 0x44
   710a8:	mov	r0, r4
   710ac:	ldrh	r4, [r4, #32]
   710b0:	add	r3, r3, #30
   710b4:	ldr	r3, [r0, r3, lsl #2]
   710b8:	ldr	r3, [r3, #60]	; 0x3c
   710bc:	str	r1, [r9, #72]	; 0x48
   710c0:	sub	r3, r3, r1
   710c4:	cmp	r4, r3
   710c8:	movcs	r4, r3
   710cc:	b	6fa88 <fputs@plt+0x5e974>
   710d0:	ldr	fp, [sp, #176]	; 0xb0
   710d4:	ldr	sl, [sp, #184]	; 0xb8
   710d8:	ldr	r0, [sp, #356]	; 0x164
   710dc:	b	6b664 <fputs@plt+0x5a550>
   710e0:	ldr	r3, [sp, #184]	; 0xb8
   710e4:	add	r2, r3, #64	; 0x40
   710e8:	strb	r4, [r3, #56]	; 0x38
   710ec:	add	r1, r3, #36	; 0x24
   710f0:	mov	r0, r2
   710f4:	str	r2, [sp, #228]	; 0xe4
   710f8:	bl	28570 <fputs@plt+0x1745c>
   710fc:	subs	r3, r0, #0
   71100:	str	r3, [sp, #32]
   71104:	beq	72198 <fputs@plt+0x61084>
   71108:	ldr	r3, [sp, #56]	; 0x38
   7110c:	str	sl, [sp, #48]	; 0x30
   71110:	sub	r4, fp, r3
   71114:	ldr	sl, [sp, #40]	; 0x28
   71118:	asr	r4, r4, #2
   7111c:	add	r3, r4, r4, lsl #1
   71120:	ldr	r0, [sl, #44]	; 0x2c
   71124:	add	r3, r3, r3, lsl #4
   71128:	add	r3, r3, r3, lsl #8
   7112c:	add	r3, r3, r3, lsl #16
   71130:	add	r4, r4, r3, lsl #2
   71134:	b	6978c <fputs@plt+0x58678>
   71138:	ldr	r2, [pc, #-3096]	; 70528 <fputs@plt+0x5f414>
   7113c:	add	r2, pc, r2
   71140:	add	r2, r2, r1
   71144:	ldrb	r2, [r2, #2836]	; 0xb14
   71148:	cmp	r2, #0
   7114c:	bne	70ecc <fputs@plt+0x5fdb8>
   71150:	ldr	r0, [pc, #-3116]	; 7052c <fputs@plt+0x5f418>
   71154:	ldr	r2, [sp, #80]	; 0x50
   71158:	add	r0, pc, r0
   7115c:	add	r0, r0, #876	; 0x36c
   71160:	bl	1b9bc <fputs@plt+0xa8a8>
   71164:	b	6dd1c <fputs@plt+0x5cc08>
   71168:	ldr	r2, [sp, #28]
   7116c:	ldrb	r3, [r2, #67]	; 0x43
   71170:	cmp	r3, #0
   71174:	beq	71184 <fputs@plt+0x60070>
   71178:	ldr	r3, [r2, #156]	; 0x9c
   7117c:	cmp	r3, #1
   71180:	ble	72f1c <fputs@plt+0x61e08>
   71184:	ldr	r0, [sp, #40]	; 0x28
   71188:	ldr	r2, [r0, #104]	; 0x68
   7118c:	cmp	r2, #0
   71190:	bne	711b0 <fputs@plt+0x6009c>
   71194:	ldr	r1, [sp, #28]
   71198:	ldr	r3, [r1, #436]	; 0x1b4
   7119c:	ldr	r2, [r1, #432]	; 0x1b0
   711a0:	add	r3, r3, #1
   711a4:	add	r2, r3, r2
   711a8:	str	r3, [r1, #436]	; 0x1b4
   711ac:	str	r2, [r0, #104]	; 0x68
   711b0:	sub	r2, r2, #1
   711b4:	mov	r1, #0
   711b8:	ldr	r0, [sp, #28]
   711bc:	bl	19d44 <fputs@plt+0x8c30>
   711c0:	ldr	ip, [r5, #4]
   711c4:	subs	r3, r0, #0
   711c8:	str	r3, [sp, #32]
   711cc:	bne	711f0 <fputs@plt+0x600dc>
   711d0:	ldr	r3, [sp, #40]	; 0x28
   711d4:	ldr	r0, [ip]
   711d8:	ldr	r1, [r3, #104]	; 0x68
   711dc:	ldr	r3, [r5]
   711e0:	str	r3, [ip, #4]
   711e4:	ldr	r3, [r0, #104]	; 0x68
   711e8:	cmp	r1, r3
   711ec:	bgt	72f2c <fputs@plt+0x61e18>
   711f0:	ldr	r3, [sp, #28]
   711f4:	ldr	lr, [sp, #40]	; 0x28
   711f8:	add	r1, r3, #448	; 0x1c0
   711fc:	ldrd	r2, [r1, #-8]
   71200:	ldrd	r0, [r1]
   71204:	strd	r2, [lr, #152]	; 0x98
   71208:	strd	r0, [lr, #160]	; 0xa0
   7120c:	b	6cdb0 <fputs@plt+0x5bc9c>
   71210:	ldr	r3, [r4, #12]
   71214:	ldr	r6, [r4, #44]	; 0x2c
   71218:	mov	r0, r4
   7121c:	ldr	r3, [r3, #56]	; 0x38
   71220:	mov	r1, r6
   71224:	ldr	r5, [r3, #36]	; 0x24
   71228:	rev	r5, r5
   7122c:	mov	r2, r5
   71230:	bl	18424 <fputs@plt+0x7310>
   71234:	cmp	r6, r0
   71238:	mov	r7, r0
   7123c:	bcc	729a0 <fputs@plt+0x6188c>
   71240:	cmp	r5, #0
   71244:	beq	6c97c <fputs@plt+0x5b868>
   71248:	mov	r2, #0
   7124c:	mov	r1, r2
   71250:	ldr	r0, [r4, #8]
   71254:	bl	50bb4 <fputs@plt+0x3faa0>
   71258:	subs	r3, r0, #0
   7125c:	str	r3, [sp, #32]
   71260:	beq	73720 <fputs@plt+0x6260c>
   71264:	ldr	r3, [sp, #32]
   71268:	cmp	r3, #101	; 0x65
   7126c:	beq	6ba40 <fputs@plt+0x5a92c>
   71270:	ldr	r3, [sp, #56]	; 0x38
   71274:	str	sl, [sp, #48]	; 0x30
   71278:	sub	r4, fp, r3
   7127c:	ldr	sl, [sp, #40]	; 0x28
   71280:	asr	r4, r4, #2
   71284:	add	r3, r4, r4, lsl #1
   71288:	ldr	r0, [sl, #44]	; 0x2c
   7128c:	add	r3, r3, r3, lsl #4
   71290:	add	r3, r3, r3, lsl #8
   71294:	add	r3, r3, r3, lsl #16
   71298:	add	r4, r4, r3, lsl #2
   7129c:	b	6978c <fputs@plt+0x58678>
   712a0:	ldr	r1, [sp, #88]	; 0x58
   712a4:	mov	r0, r4
   712a8:	bl	2e27c <fputs@plt+0x1d168>
   712ac:	cmp	r0, #0
   712b0:	bne	6de38 <fputs@plt+0x5cd24>
   712b4:	ldrh	r3, [r4, #8]
   712b8:	b	69f70 <fputs@plt+0x58e5c>
   712bc:	ldr	r0, [sp, #80]	; 0x50
   712c0:	bl	22380 <fputs@plt+0x1126c>
   712c4:	b	6dd1c <fputs@plt+0x5cc08>
   712c8:	mov	r1, #0
   712cc:	b	6d90c <fputs@plt+0x5c7f8>
   712d0:	mov	r1, #0
   712d4:	b	6b014 <fputs@plt+0x59f00>
   712d8:	ldr	r4, [fp, #4]
   712dc:	ldr	r3, [sp, #44]	; 0x2c
   712e0:	add	r4, r4, r4, lsl #2
   712e4:	add	r4, r3, r4, lsl #3
   712e8:	b	6b2f0 <fputs@plt+0x5a1dc>
   712ec:	tst	r7, #1
   712f0:	moveq	r0, #1
   712f4:	beq	6c45c <fputs@plt+0x5b348>
   712f8:	ldr	r0, [pc, #-3536]	; 70530 <fputs@plt+0x5f41c>
   712fc:	and	r0, r0, r6
   71300:	subs	r0, r0, #1
   71304:	movne	r0, #1
   71308:	b	6c45c <fputs@plt+0x5b348>
   7130c:	ldr	r0, [r6, #16]
   71310:	ldr	r4, [r5, #16]
   71314:	ldrb	r3, [r0, #1]
   71318:	tst	r3, #128	; 0x80
   7131c:	streq	r3, [sp, #360]	; 0x168
   71320:	bne	732cc <fputs@plt+0x621b8>
   71324:	sub	r2, r3, #1
   71328:	cmp	r2, #8
   7132c:	movhi	r2, #0
   71330:	movls	r2, #1
   71334:	cmp	r3, #7
   71338:	moveq	r2, #0
   7133c:	cmp	r2, #0
   71340:	beq	7262c <fputs@plt+0x61518>
   71344:	ldrb	r3, [r4, #60]	; 0x3c
   71348:	and	r3, r3, #1
   7134c:	strb	r3, [r4, #60]	; 0x3c
   71350:	ldr	r7, [r6, #12]
   71354:	add	r5, r7, #8
   71358:	asr	r3, r7, #31
   7135c:	lsr	r1, r7, #7
   71360:	orr	r1, r1, r3, lsl #25
   71364:	lsr	r3, r3, #7
   71368:	str	r3, [sp, #212]	; 0xd4
   7136c:	str	r1, [sp, #208]	; 0xd0
   71370:	ldrd	r0, [sp, #208]	; 0xd0
   71374:	mov	r2, r0
   71378:	mov	r3, r1
   7137c:	orrs	r3, r2, r3
   71380:	mov	r2, #1
   71384:	beq	713ac <fputs@plt+0x60298>
   71388:	lsr	r3, r0, #7
   7138c:	orr	r3, r3, r1, lsl #25
   71390:	lsr	ip, r1, #7
   71394:	mov	r0, r3
   71398:	mov	r1, ip
   7139c:	orrs	r3, r0, r1
   713a0:	add	r2, r2, #1
   713a4:	bne	71388 <fputs@plt+0x60274>
   713a8:	strd	r0, [sp, #208]	; 0xd0
   713ac:	ldr	r3, [r4, #4]
   713b0:	add	r7, r7, r2
   713b4:	cmp	r3, #0
   713b8:	str	r3, [sp, #32]
   713bc:	beq	71c84 <fputs@plt+0x60b70>
   713c0:	ldr	r0, [r4, #40]	; 0x28
   713c4:	cmp	r0, #0
   713c8:	beq	731bc <fputs@plt+0x620a8>
   713cc:	ldr	r2, [r4, #48]	; 0x30
   713d0:	cmp	r2, #0
   713d4:	beq	72694 <fputs@plt+0x61580>
   713d8:	ldr	r1, [sp, #32]
   713dc:	add	r3, r5, r2
   713e0:	cmp	r1, r3
   713e4:	bge	72694 <fputs@plt+0x61580>
   713e8:	mov	r3, #1
   713ec:	strb	r3, [r4, #56]	; 0x38
   713f0:	add	r1, r4, #36	; 0x24
   713f4:	add	r0, r4, #64	; 0x40
   713f8:	bl	28570 <fputs@plt+0x1745c>
   713fc:	mov	r3, #0
   71400:	str	r3, [r4, #48]	; 0x30
   71404:	str	r0, [sp, #32]
   71408:	ldr	r0, [r4, #40]	; 0x28
   7140c:	ldr	r2, [r4, #8]
   71410:	add	r3, r7, r3
   71414:	cmp	r7, r2
   71418:	str	r3, [r4, #44]	; 0x2c
   7141c:	ble	71424 <fputs@plt+0x60310>
   71420:	str	r7, [r4, #8]
   71424:	cmp	r0, #0
   71428:	beq	73210 <fputs@plt+0x620fc>
   7142c:	ldr	r2, [r4, #48]	; 0x30
   71430:	ldr	r3, [r4, #52]	; 0x34
   71434:	add	r7, r5, r2
   71438:	cmp	r7, r3
   7143c:	bgt	724b4 <fputs@plt+0x613a0>
   71440:	ldr	r3, [r4, #36]	; 0x24
   71444:	add	r1, r5, #7
   71448:	bic	r1, r1, #7
   7144c:	add	r1, r1, r2
   71450:	cmp	r3, #0
   71454:	str	r1, [r4, #48]	; 0x30
   71458:	add	r5, r0, r2
   7145c:	subne	r3, r3, r0
   71460:	strne	r3, [r5, #4]
   71464:	ldr	r2, [r6, #12]
   71468:	ldr	r1, [r6, #16]
   7146c:	add	r0, r5, #8
   71470:	bl	10f7c <memcpy@plt>
   71474:	ldr	r3, [r6, #12]
   71478:	str	r3, [r5]
   7147c:	str	r5, [r4, #36]	; 0x24
   71480:	b	6e7bc <fputs@plt+0x5d6a8>
   71484:	mov	r2, #0
   71488:	mov	r3, #0
   7148c:	bl	22c1c <fputs@plt+0x11b08>
   71490:	b	69cb0 <fputs@plt+0x58b9c>
   71494:	ldrh	r3, [r4, #142]	; 0x8e
   71498:	ldrh	r1, [r4, #144]	; 0x90
   7149c:	add	r3, r3, r1
   714a0:	cmp	r3, #12
   714a4:	ble	6d6c8 <fputs@plt+0x5c5b4>
   714a8:	str	r2, [sp, #32]
   714ac:	b	69cb0 <fputs@plt+0x58b9c>
   714b0:	bic	r6, r6, #16384	; 0x4000
   714b4:	mov	r0, r4
   714b8:	bl	2cc2c <fputs@plt+0x1bb18>
   714bc:	uxth	r6, r6
   714c0:	b	6c444 <fputs@plt+0x5b330>
   714c4:	mov	r8, r3
   714c8:	mov	r0, r4
   714cc:	bl	1f7f8 <fputs@plt+0xe6e4>
   714d0:	mov	r0, r5
   714d4:	vmov.f64	d9, d0
   714d8:	bl	1f7f8 <fputs@plt+0xe6e4>
   714dc:	ldrb	r3, [fp]
   714e0:	sub	r3, r3, #89	; 0x59
   714e4:	vmov.f64	d10, d0
   714e8:	cmp	r3, #3
   714ec:	addls	pc, pc, r3, lsl #2
   714f0:	b	726b8 <fputs@plt+0x615a4>
   714f4:	b	715e0 <fputs@plt+0x604cc>
   714f8:	b	715d8 <fputs@plt+0x604c4>
   714fc:	b	715d0 <fputs@plt+0x604bc>
   71500:	b	71504 <fputs@plt+0x603f0>
   71504:	vcmp.f64	d9, #0.0
   71508:	vmrs	APSR_nzcv, fpscr
   7150c:	beq	6e26c <fputs@plt+0x5d158>
   71510:	vdiv.f64	d8, d0, d9
   71514:	vstr	d8, [sp, #240]	; 0xf0
   71518:	ldrd	r2, [sp, #240]	; 0xf0
   7151c:	strd	r2, [sp, #248]	; 0xf8
   71520:	vldr	d6, [sp, #240]	; 0xf0
   71524:	vldr	d7, [sp, #248]	; 0xf8
   71528:	vcmp.f64	d6, d7
   7152c:	vmrs	APSR_nzcv, fpscr
   71530:	bne	6e26c <fputs@plt+0x5d158>
   71534:	ldr	r3, [sp, #96]	; 0x60
   71538:	eor	r8, r8, #1
   7153c:	orr	r3, r7, r3
   71540:	ldrh	r7, [r6, #8]
   71544:	uxth	r3, r3
   71548:	eor	r3, r3, #8
   7154c:	and	r7, r7, #15872	; 0x3e00
   71550:	ands	r3, r8, r3, lsr #3
   71554:	orr	r3, r7, #8
   71558:	vstr	d8, [r6]
   7155c:	strh	r3, [r6, #8]
   71560:	beq	69cb0 <fputs@plt+0x58b9c>
   71564:	vldr	d7, [pc, #980]	; 71940 <fputs@plt+0x6082c>
   71568:	vcmpe.f64	d8, d7
   7156c:	vmrs	APSR_nzcv, fpscr
   71570:	bls	69cb0 <fputs@plt+0x58b9c>
   71574:	vldr	d7, [pc, #972]	; 71948 <fputs@plt+0x60834>
   71578:	vcmpe.f64	d8, d7
   7157c:	vmrs	APSR_nzcv, fpscr
   71580:	bge	69cb0 <fputs@plt+0x58b9c>
   71584:	vmov	r0, r1, d8
   71588:	bl	8ec30 <fputs@plt+0x7db1c>
   7158c:	mov	r4, r0
   71590:	mov	r5, r1
   71594:	bl	8eab0 <fputs@plt+0x7d99c>
   71598:	vmov	d7, r0, r1
   7159c:	vcmp.f64	d8, d7
   715a0:	vmrs	APSR_nzcv, fpscr
   715a4:	bne	69cb0 <fputs@plt+0x58b9c>
   715a8:	subs	r0, r4, #1
   715ac:	sbc	r1, r5, #-2147483648	; 0x80000000
   715b0:	mvn	r3, #0
   715b4:	mvn	r2, #2
   715b8:	cmp	r1, r3
   715bc:	cmpeq	r0, r2
   715c0:	orrls	r7, r7, #4
   715c4:	strhls	r7, [r6, #8]
   715c8:	strdls	r4, [r6]
   715cc:	b	69cb0 <fputs@plt+0x58b9c>
   715d0:	vmul.f64	d8, d9, d0
   715d4:	b	71514 <fputs@plt+0x60400>
   715d8:	vsub.f64	d8, d0, d9
   715dc:	b	71514 <fputs@plt+0x60400>
   715e0:	vadd.f64	d8, d9, d0
   715e4:	b	71514 <fputs@plt+0x60400>
   715e8:	ldr	r2, [r9, #60]	; 0x3c
   715ec:	mov	r3, #0
   715f0:	cmp	r7, r3
   715f4:	cmpeq	r6, r2
   715f8:	bls	70704 <fputs@plt+0x5f5f0>
   715fc:	ldr	r3, [r9, #72]	; 0x48
   71600:	str	sl, [sp, #48]	; 0x30
   71604:	cmp	r3, #0
   71608:	ldr	sl, [sp, #40]	; 0x28
   7160c:	beq	73dc8 <fputs@plt+0x62cb4>
   71610:	ldr	r0, [pc, #824]	; 71950 <fputs@plt+0x6083c>
   71614:	bl	35a00 <fputs@plt+0x248ec>
   71618:	str	r0, [sp, #32]
   7161c:	ldr	r3, [sp, #56]	; 0x38
   71620:	ldr	r0, [sl, #44]	; 0x2c
   71624:	sub	r4, fp, r3
   71628:	asr	r4, r4, #2
   7162c:	add	r3, r4, r4, lsl #1
   71630:	add	r3, r3, r3, lsl #4
   71634:	add	r3, r3, r3, lsl #8
   71638:	add	r3, r3, r3, lsl #16
   7163c:	add	r4, r4, r3, lsl #2
   71640:	b	6978c <fputs@plt+0x58678>
   71644:	mov	r4, #1
   71648:	b	6e6ec <fputs@plt+0x5d5d8>
   7164c:	bic	r7, r7, #16384	; 0x4000
   71650:	mov	r0, r5
   71654:	bl	2cc2c <fputs@plt+0x1bb18>
   71658:	uxth	r7, r7
   7165c:	b	6c43c <fputs@plt+0x5b328>
   71660:	mov	r0, r3
   71664:	bl	2cc2c <fputs@plt+0x1bb18>
   71668:	ldr	r0, [r4, #16]
   7166c:	b	6ea3c <fputs@plt+0x5d928>
   71670:	ldr	r2, [r1, #20]
   71674:	str	r2, [r3, #8]
   71678:	b	6bd6c <fputs@plt+0x5ac58>
   7167c:	ldr	r1, [sp, #88]	; 0x58
   71680:	mov	r0, r5
   71684:	bl	32370 <fputs@plt+0x2125c>
   71688:	cmp	r0, #0
   7168c:	beq	6bbec <fputs@plt+0x5aad8>
   71690:	b	6de38 <fputs@plt+0x5cd24>
   71694:	mov	r0, r6
   71698:	bl	2cc2c <fputs@plt+0x1bb18>
   7169c:	cmp	r0, #0
   716a0:	bne	6de38 <fputs@plt+0x5cd24>
   716a4:	ldrh	r3, [r5, #8]
   716a8:	b	6bbcc <fputs@plt+0x5aab8>
   716ac:	ldr	r1, [sp, #88]	; 0x58
   716b0:	mov	r0, r6
   716b4:	bl	32370 <fputs@plt+0x2125c>
   716b8:	cmp	r0, #0
   716bc:	beq	6bbe0 <fputs@plt+0x5aacc>
   716c0:	b	6de38 <fputs@plt+0x5cd24>
   716c4:	mov	r0, r5
   716c8:	bl	2cc2c <fputs@plt+0x1bb18>
   716cc:	cmp	r0, #0
   716d0:	beq	6bbd4 <fputs@plt+0x5aac0>
   716d4:	b	6de38 <fputs@plt+0x5cd24>
   716d8:	mov	r2, #1
   716dc:	mov	r3, #0
   716e0:	bl	22c1c <fputs@plt+0x11b08>
   716e4:	b	69cb0 <fputs@plt+0x58b9c>
   716e8:	ldr	r2, [pc, #612]	; 71954 <fputs@plt+0x60840>
   716ec:	add	r2, pc, r2
   716f0:	b	6cb58 <fputs@plt+0x5ba44>
   716f4:	mov	r3, #1
   716f8:	str	r3, [sp, #32]
   716fc:	b	6d39c <fputs@plt+0x5c288>
   71700:	ldr	r3, [r5, #56]	; 0x38
   71704:	ldr	r0, [r4, #8]
   71708:	blx	r3
   7170c:	subs	r3, r0, #0
   71710:	str	r3, [sp, #32]
   71714:	bne	6adc4 <fputs@plt+0x59cb0>
   71718:	ldr	ip, [sp, #28]
   7171c:	ldr	r1, [ip, #316]	; 0x13c
   71720:	ldr	r2, [ip, #436]	; 0x1b4
   71724:	add	r3, r1, #1
   71728:	str	r3, [ip, #316]	; 0x13c
   7172c:	ldr	r3, [ip, #432]	; 0x1b0
   71730:	ldr	ip, [ip, #340]	; 0x154
   71734:	adds	r3, r2, r3
   71738:	str	r3, [sp, #32]
   7173c:	ldr	r3, [r4, #12]
   71740:	str	r4, [ip, r1, lsl #2]
   71744:	add	r3, r3, #1
   71748:	str	r3, [r4, #12]
   7174c:	bne	73138 <fputs@plt+0x62024>
   71750:	ldr	r3, [sp, #40]	; 0x28
   71754:	ldr	r2, [r4, #8]
   71758:	add	r1, r3, #44	; 0x2c
   7175c:	add	r2, r2, #8
   71760:	mov	r0, r3
   71764:	bl	25f20 <fputs@plt+0x14e0c>
   71768:	b	69cb0 <fputs@plt+0x58b9c>
   7176c:	ldr	r0, [sp, #80]	; 0x50
   71770:	bl	22380 <fputs@plt+0x1126c>
   71774:	b	6fb6c <fputs@plt+0x5ea58>
   71778:	ldr	r1, [sp, #360]	; 0x168
   7177c:	str	r5, [r4, #24]
   71780:	cmp	r1, #0
   71784:	ble	72d78 <fputs@plt+0x61c64>
   71788:	ldr	r0, [r4, #20]
   7178c:	ldr	ip, [r4, #16]
   71790:	mov	r3, r5
   71794:	ldr	r2, [r0, #4]
   71798:	ldr	lr, [r0]
   7179c:	str	lr, [r2, #4]
   717a0:	mov	r2, #4
   717a4:	str	ip, [sp]
   717a8:	bl	2837c <fputs@plt+0x17268>
   717ac:	str	r0, [sp, #32]
   717b0:	b	709d4 <fputs@plt+0x5f8c0>
   717b4:	ldr	r0, [sp, #28]
   717b8:	bl	1d100 <fputs@plt+0xbfec>
   717bc:	ldr	r2, [r4, #36]	; 0x24
   717c0:	b	6cd30 <fputs@plt+0x5bc1c>
   717c4:	ldr	r3, [sp, #56]	; 0x38
   717c8:	str	sl, [sp, #48]	; 0x30
   717cc:	sub	r4, fp, r3
   717d0:	ldr	sl, [sp, #40]	; 0x28
   717d4:	asr	r4, r4, #2
   717d8:	add	r3, r4, r4, lsl #1
   717dc:	ldr	r0, [sl, #44]	; 0x2c
   717e0:	add	r3, r3, r3, lsl #4
   717e4:	add	r3, r3, r3, lsl #8
   717e8:	add	r3, r3, r3, lsl #16
   717ec:	add	r4, r4, r3, lsl #2
   717f0:	b	6978c <fputs@plt+0x58678>
   717f4:	mov	r0, r5
   717f8:	bl	5217c <fputs@plt+0x41068>
   717fc:	subs	r3, r0, #0
   71800:	str	r3, [sp, #32]
   71804:	bne	7435c <fputs@plt+0x63248>
   71808:	ldrb	r3, [r5, #2]
   7180c:	cmp	r3, #0
   71810:	movne	r3, #1
   71814:	strhne	r3, [r4, #8]
   71818:	bne	69cb0 <fputs@plt+0x58b9c>
   7181c:	ldr	r6, [r5, #16]
   71820:	b	70bd8 <fputs@plt+0x5fac4>
   71824:	ldr	r3, [sp, #56]	; 0x38
   71828:	str	sl, [sp, #48]	; 0x30
   7182c:	sub	r4, fp, r3
   71830:	ldr	sl, [sp, #40]	; 0x28
   71834:	asr	r4, r4, #2
   71838:	add	r3, r4, r4, lsl #1
   7183c:	ldr	r0, [sl, #44]	; 0x2c
   71840:	add	r3, r3, r3, lsl #4
   71844:	add	r3, r3, r3, lsl #8
   71848:	add	r3, r3, r3, lsl #16
   7184c:	add	r4, r4, r3, lsl #2
   71850:	b	6978c <fputs@plt+0x58678>
   71854:	str	sl, [sp, #48]	; 0x30
   71858:	ldr	sl, [sp, #40]	; 0x28
   7185c:	ldr	r3, [sl, #92]	; 0x5c
   71860:	add	r3, r3, #1
   71864:	str	r3, [sl, #92]	; 0x5c
   71868:	b	6c8a8 <fputs@plt+0x5b794>
   7186c:	mov	r3, #3
   71870:	strb	r3, [r4, #60]	; 0x3c
   71874:	b	6d6ec <fputs@plt+0x5c5d8>
   71878:	ldr	r2, [sp, #136]	; 0x88
   7187c:	ldr	r1, [sp, #44]	; 0x2c
   71880:	add	r2, r2, r2, lsl #2
   71884:	add	r2, r1, r2, lsl #3
   71888:	ldr	r4, [r2, #12]
   7188c:	ldr	r0, [r2, #16]
   71890:	str	r4, [r9, #64]	; 0x40
   71894:	str	r4, [r9, #60]	; 0x3c
   71898:	str	r0, [r9, #72]	; 0x48
   7189c:	b	6faa0 <fputs@plt+0x5e98c>
   718a0:	mov	r0, #0
   718a4:	str	r0, [r4, #16]
   718a8:	b	6e920 <fputs@plt+0x5d80c>
   718ac:	ldr	r0, [sp, #40]	; 0x28
   718b0:	add	r2, r2, #8
   718b4:	add	r1, r0, #44	; 0x2c
   718b8:	str	r3, [sp, #32]
   718bc:	bl	25f20 <fputs@plt+0x14e0c>
   718c0:	b	69cb0 <fputs@plt+0x58b9c>
   718c4:	ldr	r3, [sp, #56]	; 0x38
   718c8:	str	sl, [sp, #48]	; 0x30
   718cc:	sub	r4, fp, r3
   718d0:	ldr	sl, [sp, #40]	; 0x28
   718d4:	asr	r4, r4, #2
   718d8:	add	r3, r4, r4, lsl #1
   718dc:	add	r3, r3, r3, lsl #4
   718e0:	add	r3, r3, r3, lsl #8
   718e4:	add	r3, r3, r3, lsl #16
   718e8:	add	r4, r4, r3, lsl #2
   718ec:	b	69754 <fputs@plt+0x58640>
   718f0:	ldr	r7, [r4, #4]
   718f4:	ldr	r0, [r7, #72]	; 0x48
   718f8:	cmp	r0, #0
   718fc:	bne	71910 <fputs@plt+0x607fc>
   71900:	b	71f88 <fputs@plt+0x60e74>
   71904:	ldr	r0, [r0, #12]
   71908:	cmp	r0, #0
   7190c:	beq	71f88 <fputs@plt+0x60e74>
   71910:	ldr	r3, [r0, #4]
   71914:	cmp	r5, r3
   71918:	bne	71904 <fputs@plt+0x607f0>
   7191c:	ldr	r3, [r0]
   71920:	cmp	r4, r3
   71924:	bne	71904 <fputs@plt+0x607f0>
   71928:	ldrb	r3, [r0, #8]
   7192c:	cmp	r3, r6
   71930:	strbcc	r6, [r0, #8]
   71934:	b	69cb0 <fputs@plt+0x58b9c>
   71938:	ldrh	r5, [r9, #14]
   7193c:	b	6fb10 <fputs@plt+0x5e9fc>
   71940:	andeq	r0, r0, r0
   71944:	mvngt	r0, #0
   71948:	andeq	r0, r0, r0
   7194c:	mvnmi	r0, #0
   71950:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   71954:	andeq	r3, r2, r0, lsl #30
   71958:	ldrdeq	r5, [r2], -r0
   7195c:	andeq	r3, r2, r0, ror pc
   71960:	andeq	r3, r2, r0, lsr #25
   71964:	andeq	r3, r2, r8, asr #30
   71968:	andeq	r3, r2, r4, asr pc
   7196c:	andeq	r3, r2, r8, asr #30
   71970:	andeq	r2, r0, r0, ror #8
   71974:	andeq	r4, r2, r8, lsr #7
   71978:	andeq	r1, r2, r8, ror #25
   7197c:	andeq	r0, r0, r3, lsl r3
   71980:			; <UNDEFINED> instruction: 0x00022fbc
   71984:	andeq	r1, r2, r4, lsr r6
   71988:	andeq	r2, r2, r4, lsl pc
   7198c:	mov	r9, r7
   71990:	ldrd	r6, [sp, #176]	; 0xb0
   71994:	mov	r0, r9
   71998:	bl	17dcc <fputs@plt+0x6cb8>
   7199c:	str	r0, [r8, #12]
   719a0:	b	70418 <fputs@plt+0x5f304>
   719a4:	ldr	r4, [r7, #16]
   719a8:	mov	r0, r4
   719ac:	bl	1c490 <fputs@plt+0xb37c>
   719b0:	ldrd	r2, [r4, #16]
   719b4:	mvn	r1, #-2147483648	; 0x80000000
   719b8:	mvn	r0, #0
   719bc:	cmp	r3, r1
   719c0:	add	r1, sp, #360	; 0x168
   719c4:	cmpeq	r2, r0
   719c8:	strd	r2, [r1]
   719cc:	beq	72dcc <fputs@plt+0x61cb8>
   719d0:	adds	r2, r2, #1
   719d4:	adc	r3, r3, #0
   719d8:	add	r1, sp, #360	; 0x168
   719dc:	strd	r2, [r1]
   719e0:	b	6fe70 <fputs@plt+0x5ed5c>
   719e4:	ldr	r1, [sp, #88]	; 0x58
   719e8:	mov	r0, r5
   719ec:	bl	2e27c <fputs@plt+0x1d168>
   719f0:	ldrh	r3, [r5, #8]
   719f4:	b	705ac <fputs@plt+0x5f498>
   719f8:	mov	r3, #13
   719fc:	str	sl, [sp, #48]	; 0x30
   71a00:	str	r3, [sp, #32]
   71a04:	ldr	sl, [sp, #40]	; 0x28
   71a08:	b	6d004 <fputs@plt+0x5bef0>
   71a0c:	mov	r3, #0
   71a10:	str	r3, [sp, #32]
   71a14:	ldr	r3, [sp, #96]	; 0x60
   71a18:	cmp	r3, #0
   71a1c:	ldr	r3, [sp, #28]
   71a20:	bne	72828 <fputs@plt+0x61714>
   71a24:	ldr	r1, [r3, #424]	; 0x1a8
   71a28:	cmp	r4, r1
   71a2c:	ldrne	r6, [sp, #28]
   71a30:	beq	71a5c <fputs@plt+0x60948>
   71a34:	ldr	r3, [r1, #24]
   71a38:	mov	r0, r6
   71a3c:	str	r3, [r6, #424]	; 0x1a8
   71a40:	bl	1d100 <fputs@plt+0xbfec>
   71a44:	ldr	r3, [r6, #432]	; 0x1b0
   71a48:	ldr	r1, [r6, #424]	; 0x1a8
   71a4c:	sub	r3, r3, #1
   71a50:	cmp	r4, r1
   71a54:	str	r3, [r6, #432]	; 0x1b0
   71a58:	bne	71a34 <fputs@plt+0x60920>
   71a5c:	ldr	r3, [sp, #80]	; 0x50
   71a60:	cmp	r3, #1
   71a64:	beq	71b00 <fputs@plt+0x609ec>
   71a68:	ldr	ip, [sp, #28]
   71a6c:	ldrd	r2, [r4, #8]
   71a70:	ldrd	r0, [r4, #16]
   71a74:	add	ip, ip, #448	; 0x1c0
   71a78:	strd	r2, [ip, #-8]
   71a7c:	strd	r0, [ip]
   71a80:	ldr	r2, [sp, #80]	; 0x50
   71a84:	eor	r3, r9, #1
   71a88:	cmp	r2, #2
   71a8c:	orreq	r3, r3, #1
   71a90:	cmp	r3, #0
   71a94:	bne	71b2c <fputs@plt+0x60a18>
   71a98:	ldr	r3, [sp, #32]
   71a9c:	cmp	r3, #0
   71aa0:	beq	69cb0 <fputs@plt+0x58b9c>
   71aa4:	ldr	r3, [sp, #56]	; 0x38
   71aa8:	str	sl, [sp, #48]	; 0x30
   71aac:	sub	r4, fp, r3
   71ab0:	ldr	sl, [sp, #40]	; 0x28
   71ab4:	asr	r4, r4, #2
   71ab8:	add	r3, r4, r4, lsl #1
   71abc:	ldr	r0, [sl, #44]	; 0x2c
   71ac0:	add	r3, r3, r3, lsl #4
   71ac4:	add	r3, r3, r3, lsl #8
   71ac8:	add	r3, r3, r3, lsl #16
   71acc:	add	r4, r4, r3, lsl #2
   71ad0:	b	6978c <fputs@plt+0x58678>
   71ad4:	ble	6d364 <fputs@plt+0x5c250>
   71ad8:	tst	r8, #1
   71adc:	addne	r7, r8, #1
   71ae0:	b	6d364 <fputs@plt+0x5c250>
   71ae4:	str	r4, [sp, #312]	; 0x138
   71ae8:	ldr	r0, [sp, #356]	; 0x164
   71aec:	b	6b664 <fputs@plt+0x5a550>
   71af0:	mov	r0, r9
   71af4:	bl	521e8 <fputs@plt+0x410d4>
   71af8:	str	r0, [sp, #32]
   71afc:	b	6dc9c <fputs@plt+0x5cb88>
   71b00:	ldr	r3, [r4, #24]
   71b04:	mov	r1, r4
   71b08:	ldr	r4, [sp, #28]
   71b0c:	mov	r0, r4
   71b10:	str	r3, [r4, #424]	; 0x1a8
   71b14:	bl	1d100 <fputs@plt+0xbfec>
   71b18:	cmp	r9, #0
   71b1c:	bne	71a80 <fputs@plt+0x6096c>
   71b20:	ldr	r3, [r4, #432]	; 0x1b0
   71b24:	sub	r3, r3, #1
   71b28:	str	r3, [r4, #432]	; 0x1b0
   71b2c:	mov	r2, r5
   71b30:	ldr	r1, [sp, #80]	; 0x50
   71b34:	ldr	r0, [sp, #28]
   71b38:	bl	19d44 <fputs@plt+0x8c30>
   71b3c:	subs	r3, r0, #0
   71b40:	str	r3, [sp, #32]
   71b44:	beq	69cb0 <fputs@plt+0x58b9c>
   71b48:	ldr	r3, [sp, #56]	; 0x38
   71b4c:	str	sl, [sp, #48]	; 0x30
   71b50:	sub	r4, fp, r3
   71b54:	ldr	sl, [sp, #40]	; 0x28
   71b58:	asr	r4, r4, #2
   71b5c:	add	r3, r4, r4, lsl #1
   71b60:	ldr	r0, [sl, #44]	; 0x2c
   71b64:	add	r3, r3, r3, lsl #4
   71b68:	add	r3, r3, r3, lsl #8
   71b6c:	add	r3, r3, r3, lsl #16
   71b70:	add	r4, r4, r3, lsl #2
   71b74:	b	6978c <fputs@plt+0x58678>
   71b78:	mov	r3, #0
   71b7c:	str	r3, [sp, #288]	; 0x120
   71b80:	mov	r1, r5
   71b84:	ldr	r0, [r4, #16]
   71b88:	bl	52100 <fputs@plt+0x40fec>
   71b8c:	cmp	r0, #0
   71b90:	beq	70f40 <fputs@plt+0x5fe2c>
   71b94:	str	sl, [sp, #48]	; 0x30
   71b98:	ldr	sl, [sp, #40]	; 0x28
   71b9c:	str	r0, [sp, #32]
   71ba0:	ldr	r3, [sp, #56]	; 0x38
   71ba4:	ldr	r0, [sl, #44]	; 0x2c
   71ba8:	sub	r4, fp, r3
   71bac:	asr	r4, r4, #2
   71bb0:	add	r3, r4, r4, lsl #1
   71bb4:	add	r3, r3, r3, lsl #4
   71bb8:	add	r3, r3, r3, lsl #8
   71bbc:	add	r3, r3, r3, lsl #16
   71bc0:	add	r4, r4, r3, lsl #2
   71bc4:	b	6978c <fputs@plt+0x58678>
   71bc8:	orrs	r3, r8, r9
   71bcc:	beq	6e26c <fputs@plt+0x5d158>
   71bd0:	mvn	r3, #0
   71bd4:	mvn	r2, #0
   71bd8:	cmp	r9, r3
   71bdc:	cmpeq	r8, r2
   71be0:	beq	737cc <fputs@plt+0x626b8>
   71be4:	mov	r2, r8
   71be8:	mov	r3, r9
   71bec:	ldrd	r0, [sp, #80]	; 0x50
   71bf0:	bl	8eb10 <fputs@plt+0x7d9fc>
   71bf4:	b	6f29c <fputs@plt+0x5e188>
   71bf8:	cmp	r6, #1
   71bfc:	bls	73230 <fputs@plt+0x6211c>
   71c00:	add	r2, sp, #288	; 0x120
   71c04:	mov	r1, r6
   71c08:	mov	r0, r7
   71c0c:	bl	4a4a0 <fputs@plt+0x3938c>
   71c10:	cmp	r0, #0
   71c14:	str	r0, [sp, #32]
   71c18:	str	r0, [sp, #256]	; 0x100
   71c1c:	beq	72cf0 <fputs@plt+0x61bdc>
   71c20:	ldr	r3, [sp, #56]	; 0x38
   71c24:	mov	r2, #0
   71c28:	sub	r4, fp, r3
   71c2c:	mov	r3, #0
   71c30:	asr	r4, r4, #2
   71c34:	strd	r2, [r9]
   71c38:	add	r3, r4, r4, lsl #1
   71c3c:	mov	r2, #4
   71c40:	str	sl, [sp, #48]	; 0x30
   71c44:	add	r3, r3, r3, lsl r2
   71c48:	ldr	sl, [sp, #40]	; 0x28
   71c4c:	add	r3, r3, r3, lsl #8
   71c50:	strh	r2, [r9, #8]
   71c54:	add	r3, r3, r3, lsl #16
   71c58:	ldr	r0, [sl, #44]	; 0x2c
   71c5c:	add	r4, r4, r3, lsl #2
   71c60:	b	6978c <fputs@plt+0x58678>
   71c64:	add	r4, r4, r4, lsl #2
   71c68:	ldr	r3, [sp, #44]	; 0x2c
   71c6c:	add	r4, r3, r4, lsl #3
   71c70:	b	6ee34 <fputs@plt+0x5dd20>
   71c74:	vmrs	APSR_nzcv, fpscr
   71c78:	moveq	r3, #1
   71c7c:	movne	r3, #0
   71c80:	b	6dd48 <fputs@plt+0x5cc34>
   71c84:	ldr	r3, [r4, #44]	; 0x2c
   71c88:	ldr	r0, [r4, #40]	; 0x28
   71c8c:	b	7140c <fputs@plt+0x602f8>
   71c90:	str	r4, [sp, #32]
   71c94:	b	69cb0 <fputs@plt+0x58b9c>
   71c98:	ldr	r3, [sp, #56]	; 0x38
   71c9c:	str	sl, [sp, #48]	; 0x30
   71ca0:	sub	r4, fp, r3
   71ca4:	ldr	sl, [sp, #40]	; 0x28
   71ca8:	asr	r4, r4, #2
   71cac:	add	r3, r4, r4, lsl #1
   71cb0:	ldr	r0, [sl, #44]	; 0x2c
   71cb4:	add	r3, r3, r3, lsl #4
   71cb8:	add	r3, r3, r3, lsl #8
   71cbc:	add	r3, r3, r3, lsl #16
   71cc0:	add	r4, r4, r3, lsl #2
   71cc4:	b	6978c <fputs@plt+0x58678>
   71cc8:	ldr	r3, [sp, #40]	; 0x28
   71ccc:	ldr	r2, [fp, #12]
   71cd0:	mov	r1, #0
   71cd4:	ldr	r3, [r3, #56]	; 0x38
   71cd8:	ldr	r3, [r3, r2, lsl #2]
   71cdc:	mov	r2, #1
   71ce0:	strd	r6, [r3, #40]	; 0x28
   71ce4:	strb	r1, [r3, #2]
   71ce8:	strb	r2, [r3, #3]
   71cec:	ldr	r2, [fp, #16]
   71cf0:	str	r4, [r3, #48]	; 0x30
   71cf4:	str	r2, [r3, #52]	; 0x34
   71cf8:	b	69cb0 <fputs@plt+0x58b9c>
   71cfc:	ldrd	r2, [sp, #216]	; 0xd8
   71d00:	cmp	r2, #0
   71d04:	sbcs	r3, r3, #0
   71d08:	bge	6f4f4 <fputs@plt+0x5e3e0>
   71d0c:	ldrd	r0, [sp, #216]	; 0xd8
   71d10:	mov	r2, #1
   71d14:	mov	r3, #-2147483648	; 0x80000000
   71d18:	subs	r0, r2, r0
   71d1c:	sbc	r1, r3, r1
   71d20:	mov	r2, r0
   71d24:	adds	r0, r8, #1
   71d28:	mov	r3, r1
   71d2c:	adc	r1, r9, #0
   71d30:	cmp	r0, r2
   71d34:	sbcs	r3, r1, r3
   71d38:	bge	6f4f4 <fputs@plt+0x5e3e0>
   71d3c:	mov	r8, #1
   71d40:	b	714c8 <fputs@plt+0x603b4>
   71d44:	ldr	r3, [sp, #40]	; 0x28
   71d48:	ldrsh	r3, [r3, #68]	; 0x44
   71d4c:	cmp	r3, #0
   71d50:	beq	6e4a8 <fputs@plt+0x5d394>
   71d54:	mov	r3, #1
   71d58:	str	r3, [sp, #80]	; 0x50
   71d5c:	ldr	r3, [pc, #-1036]	; 71958 <fputs@plt+0x60844>
   71d60:	mov	r9, r8
   71d64:	add	r3, pc, r3
   71d68:	str	r3, [sp, #128]	; 0x80
   71d6c:	ldr	r3, [pc, #-1048]	; 7195c <fputs@plt+0x60848>
   71d70:	add	r5, sp, #256	; 0x100
   71d74:	add	r3, pc, r3
   71d78:	str	r3, [sp, #136]	; 0x88
   71d7c:	ldr	r3, [pc, #-1060]	; 71960 <fputs@plt+0x6084c>
   71d80:	add	r3, pc, r3
   71d84:	str	r3, [sp, #152]	; 0x98
   71d88:	ldr	r3, [pc, #-1068]	; 71964 <fputs@plt+0x60850>
   71d8c:	add	r3, pc, r3
   71d90:	str	r3, [sp, #176]	; 0xb0
   71d94:	ldr	r3, [pc, #-1076]	; 71968 <fputs@plt+0x60854>
   71d98:	add	r3, pc, r3
   71d9c:	str	r3, [sp, #184]	; 0xb8
   71da0:	ldr	r3, [pc, #-1084]	; 7196c <fputs@plt+0x60858>
   71da4:	add	r3, pc, r3
   71da8:	str	r3, [sp, #192]	; 0xc0
   71dac:	ldrb	r3, [r9]
   71db0:	cmp	r3, #0
   71db4:	beq	6e4c4 <fputs@plt+0x5d3b0>
   71db8:	mov	r8, r9
   71dbc:	mov	r7, #0
   71dc0:	add	r6, sp, #288	; 0x120
   71dc4:	b	71dd8 <fputs@plt+0x60cc4>
   71dc8:	ldrb	r3, [r8, r0]!
   71dcc:	add	r7, r7, r0
   71dd0:	cmp	r3, #0
   71dd4:	beq	71f10 <fputs@plt+0x60dfc>
   71dd8:	mov	r1, r6
   71ddc:	mov	r0, r8
   71de0:	bl	1a4f4 <fputs@plt+0x93e0>
   71de4:	ldr	r3, [sp, #288]	; 0x120
   71de8:	cmp	r3, #135	; 0x87
   71dec:	bne	71dc8 <fputs@plt+0x60cb4>
   71df0:	mov	r4, r0
   71df4:	mov	r2, r7
   71df8:	mov	r1, r9
   71dfc:	mov	r0, r5
   71e00:	bl	30aac <fputs@plt+0x1f998>
   71e04:	cmp	r4, #0
   71e08:	add	r8, r9, r7
   71e0c:	beq	6e4c4 <fputs@plt+0x5d3b0>
   71e10:	ldrb	r2, [r9, r7]
   71e14:	cmp	r2, #63	; 0x3f
   71e18:	beq	71f3c <fputs@plt+0x60e28>
   71e1c:	mov	r2, r4
   71e20:	mov	r1, r8
   71e24:	ldr	r0, [sp, #40]	; 0x28
   71e28:	bl	1c690 <fputs@plt+0xb57c>
   71e2c:	str	r0, [sp, #236]	; 0xec
   71e30:	ldr	r3, [sp, #40]	; 0x28
   71e34:	add	r2, r0, r0, lsl #2
   71e38:	add	r0, r0, #1
   71e3c:	ldr	r1, [r3, #60]	; 0x3c
   71e40:	lsl	r2, r2, #3
   71e44:	sub	r2, r2, #40	; 0x28
   71e48:	add	r7, r1, r2
   71e4c:	add	r9, r8, r4
   71e50:	ldrh	r3, [r7, #8]
   71e54:	str	r0, [sp, #80]	; 0x50
   71e58:	tst	r3, #1
   71e5c:	bne	71f24 <fputs@plt+0x60e10>
   71e60:	tst	r3, #4
   71e64:	bne	71f54 <fputs@plt+0x60e40>
   71e68:	ands	r4, r3, #8
   71e6c:	bne	72614 <fputs@plt+0x61500>
   71e70:	tst	r3, #2
   71e74:	beq	71f6c <fputs@plt+0x60e58>
   71e78:	ldr	r3, [sp, #96]	; 0x60
   71e7c:	ldrb	r8, [r3, #66]	; 0x42
   71e80:	cmp	r8, #1
   71e84:	beq	729bc <fputs@plt+0x618a8>
   71e88:	mov	r2, #40	; 0x28
   71e8c:	mov	r1, r4
   71e90:	mov	r0, r6
   71e94:	bl	10ee0 <memset@plt>
   71e98:	ldr	ip, [sp, #96]	; 0x60
   71e9c:	ldr	r2, [r7, #12]
   71ea0:	ldr	r1, [r7, #16]
   71ea4:	mov	r3, r8
   71ea8:	str	r4, [sp]
   71eac:	mov	r0, r6
   71eb0:	str	ip, [sp, #320]	; 0x140
   71eb4:	bl	2cd48 <fputs@plt+0x1bc34>
   71eb8:	ldrh	r3, [r6, #8]
   71ebc:	tst	r3, #2
   71ec0:	beq	71ed0 <fputs@plt+0x60dbc>
   71ec4:	mov	r1, #1
   71ec8:	mov	r0, r6
   71ecc:	bl	2e27c <fputs@plt+0x1d168>
   71ed0:	ldr	r3, [sp, #304]	; 0x130
   71ed4:	ldr	r2, [sp, #300]	; 0x12c
   71ed8:	ldr	r1, [sp, #192]	; 0xc0
   71edc:	mov	r0, r5
   71ee0:	bl	4445c <fputs@plt+0x33348>
   71ee4:	ldrh	r2, [r6, #8]
   71ee8:	ldr	r3, [pc, #-1408]	; 71970 <fputs@plt+0x6085c>
   71eec:	and	r3, r3, r2
   71ef0:	cmp	r3, #0
   71ef4:	bne	71f04 <fputs@plt+0x60df0>
   71ef8:	ldr	r3, [sp, #312]	; 0x138
   71efc:	cmp	r3, #0
   71f00:	beq	71dac <fputs@plt+0x60c98>
   71f04:	mov	r0, r6
   71f08:	bl	22434 <fputs@plt+0x11320>
   71f0c:	b	71dac <fputs@plt+0x60c98>
   71f10:	mov	r2, r7
   71f14:	mov	r1, r9
   71f18:	mov	r0, r5
   71f1c:	bl	30aac <fputs@plt+0x1f998>
   71f20:	b	6e4c4 <fputs@plt+0x5d3b0>
   71f24:	ldr	r1, [pc, #-1464]	; 71974 <fputs@plt+0x60860>
   71f28:	mov	r2, #4
   71f2c:	add	r1, pc, r1
   71f30:	mov	r0, r5
   71f34:	bl	30aac <fputs@plt+0x1f998>
   71f38:	b	71dac <fputs@plt+0x60c98>
   71f3c:	cmp	r4, #1
   71f40:	bgt	71ff8 <fputs@plt+0x60ee4>
   71f44:	ldr	r3, [sp, #80]	; 0x50
   71f48:	str	r3, [sp, #236]	; 0xec
   71f4c:	mov	r0, r3
   71f50:	b	71e30 <fputs@plt+0x60d1c>
   71f54:	ldrd	r2, [r2, r1]
   71f58:	ldr	r1, [pc, #-1512]	; 71978 <fputs@plt+0x60864>
   71f5c:	mov	r0, r5
   71f60:	add	r1, pc, r1
   71f64:	bl	4445c <fputs@plt+0x33348>
   71f68:	b	71dac <fputs@plt+0x60c98>
   71f6c:	ands	r6, r3, #16384	; 0x4000
   71f70:	beq	7287c <fputs@plt+0x61768>
   71f74:	ldr	r2, [r1, r2]
   71f78:	mov	r0, r5
   71f7c:	ldr	r1, [sp, #176]	; 0xb0
   71f80:	bl	4445c <fputs@plt+0x33348>
   71f84:	b	71dac <fputs@plt+0x60c98>
   71f88:	mov	r0, #16
   71f8c:	mov	r1, #0
   71f90:	bl	27078 <fputs@plt+0x15f64>
   71f94:	cmp	r0, #0
   71f98:	beq	72c88 <fputs@plt+0x61b74>
   71f9c:	ldr	r3, [r7, #72]	; 0x48
   71fa0:	stm	r0, {r4, r5}
   71fa4:	str	r3, [r0, #12]
   71fa8:	str	r0, [r7, #72]	; 0x48
   71fac:	b	71928 <fputs@plt+0x60814>
   71fb0:	ldr	r0, [r4, #20]
   71fb4:	ldr	r1, [r4, #16]
   71fb8:	ldr	r3, [sp, #32]
   71fbc:	ldr	r2, [r0, #4]
   71fc0:	ldr	ip, [r0]
   71fc4:	str	ip, [r2, #4]
   71fc8:	str	r1, [sp]
   71fcc:	mov	r2, #4
   71fd0:	mov	r1, r6
   71fd4:	bl	2837c <fputs@plt+0x17268>
   71fd8:	strb	r6, [r4, #4]
   71fdc:	str	r0, [sp, #32]
   71fe0:	b	709dc <fputs@plt+0x5f8c8>
   71fe4:	ldr	r3, [sp, #40]	; 0x28
   71fe8:	ldr	r8, [r3, #168]	; 0xa8
   71fec:	cmp	r8, #0
   71ff0:	beq	6e4f0 <fputs@plt+0x5d3dc>
   71ff4:	b	6a748 <fputs@plt+0x59634>
   71ff8:	add	r1, sp, #236	; 0xec
   71ffc:	add	r0, r8, #1
   72000:	bl	170c0 <fputs@plt+0x5fac>
   72004:	ldr	r0, [sp, #236]	; 0xec
   72008:	b	71e30 <fputs@plt+0x60d1c>
   7200c:	mov	r0, r5
   72010:	bl	185d4 <fputs@plt+0x74c0>
   72014:	b	6d324 <fputs@plt+0x5c210>
   72018:	ldr	r1, [fp, #16]
   7201c:	ldr	r0, [sp, #28]
   72020:	bl	1d100 <fputs@plt+0xbfec>
   72024:	b	69f8c <fputs@plt+0x58e78>
   72028:	ldr	r1, [sp, #28]
   7202c:	ldr	r3, [r1, #24]
   72030:	ldr	r2, [r1, #20]
   72034:	ands	r3, r3, #2
   72038:	movne	r0, #1
   7203c:	moveq	r0, #0
   72040:	cmp	r2, #0
   72044:	str	r0, [sp, #96]	; 0x60
   72048:	ble	71a14 <fputs@plt+0x60900>
   7204c:	clz	r6, r3
   72050:	str	r4, [sp, #128]	; 0x80
   72054:	mov	r8, #0
   72058:	lsr	r6, r6, #5
   7205c:	mov	r7, #516	; 0x204
   72060:	mov	r4, r1
   72064:	b	72078 <fputs@plt+0x60f64>
   72068:	ldr	r2, [r4, #20]
   7206c:	add	r8, r8, #1
   72070:	cmp	r2, r8
   72074:	ble	73124 <fputs@plt+0x62010>
   72078:	ldr	r0, [r4, #16]
   7207c:	mov	r2, r6
   72080:	add	r0, r0, r8, lsl #4
   72084:	mov	r1, r7
   72088:	ldr	r0, [r0, #4]
   7208c:	bl	50ffc <fputs@plt+0x3fee8>
   72090:	cmp	r0, #0
   72094:	beq	72068 <fputs@plt+0x60f54>
   72098:	ldr	r3, [sp, #56]	; 0x38
   7209c:	str	sl, [sp, #48]	; 0x30
   720a0:	sub	r4, fp, r3
   720a4:	ldr	sl, [sp, #40]	; 0x28
   720a8:	asr	r4, r4, #2
   720ac:	str	r0, [sp, #32]
   720b0:	add	r3, r4, r4, lsl #1
   720b4:	ldr	r0, [sl, #44]	; 0x2c
   720b8:	add	r3, r3, r3, lsl #4
   720bc:	add	r3, r3, r3, lsl #8
   720c0:	add	r3, r3, r3, lsl #16
   720c4:	add	r4, r4, r3, lsl #2
   720c8:	b	6978c <fputs@plt+0x58678>
   720cc:	ldr	r2, [sp, #80]	; 0x50
   720d0:	mov	r0, r5
   720d4:	bl	1b9bc <fputs@plt+0xa8a8>
   720d8:	b	6dd1c <fputs@plt+0x5cc08>
   720dc:	ldr	r3, [sp, #28]
   720e0:	ldrb	r9, [r3, #75]	; 0x4b
   720e4:	cmp	r9, #0
   720e8:	beq	6f70c <fputs@plt+0x5e5f8>
   720ec:	ldr	ip, [sp, #80]	; 0x50
   720f0:	cmp	ip, #1
   720f4:	bne	73db4 <fputs@plt+0x62ca0>
   720f8:	ldr	lr, [sp, #40]	; 0x28
   720fc:	ldr	r3, [lr]
   72100:	add	r3, r3, #448	; 0x1c0
   72104:	ldrd	r0, [r3, #-8]
   72108:	ldrd	r2, [r3]
   7210c:	adds	r2, r2, r0
   72110:	adc	r3, r3, r1
   72114:	cmp	r2, #1
   72118:	sbcs	r3, r3, #0
   7211c:	blt	72150 <fputs@plt+0x6103c>
   72120:	ldr	r2, [pc, #-1964]	; 7197c <fputs@plt+0x60868>
   72124:	ldr	r1, [pc, #-1964]	; 71980 <fputs@plt+0x6086c>
   72128:	mov	r3, #2
   7212c:	str	r2, [lr, #80]	; 0x50
   72130:	strb	r3, [lr, #86]	; 0x56
   72134:	add	r1, pc, r1
   72138:	mov	r0, lr
   7213c:	str	sl, [sp, #48]	; 0x30
   72140:	mov	r4, ip
   72144:	mov	sl, lr
   72148:	bl	42e7c <fputs@plt+0x31d68>
   7214c:	b	69814 <fputs@plt+0x58700>
   72150:	ldr	r3, [sp, #28]
   72154:	ldrb	r2, [sp, #80]	; 0x50
   72158:	ldr	r0, [sp, #40]	; 0x28
   7215c:	strb	r2, [r3, #67]	; 0x43
   72160:	bl	55c20 <fputs@plt+0x44b0c>
   72164:	cmp	r0, #5
   72168:	beq	73d10 <fputs@plt+0x62bfc>
   7216c:	ldr	r3, [sp, #28]
   72170:	ldr	r1, [r3, #424]	; 0x1a8
   72174:	strb	r8, [r3, #75]	; 0x4b
   72178:	ldr	r3, [sp, #40]	; 0x28
   7217c:	cmp	r1, r4
   72180:	ldr	r3, [r3, #80]	; 0x50
   72184:	str	r3, [sp, #32]
   72188:	beq	735a8 <fputs@plt+0x62494>
   7218c:	ldr	r9, [sp, #80]	; 0x50
   72190:	ldr	r6, [sp, #28]
   72194:	b	71a34 <fputs@plt+0x60920>
   72198:	add	r2, sp, #256	; 0x100
   7219c:	ldr	r3, [sp, #228]	; 0xe4
   721a0:	str	r2, [sp, #128]	; 0x80
   721a4:	add	r2, sp, #360	; 0x168
   721a8:	str	fp, [sp, #136]	; 0x88
   721ac:	mov	r9, r3
   721b0:	mov	fp, r2
   721b4:	add	r1, sp, #288	; 0x120
   721b8:	str	r4, [sp, #176]	; 0xb0
   721bc:	str	r0, [sp, #224]	; 0xe0
   721c0:	str	r1, [sp, #196]	; 0xc4
   721c4:	str	sl, [sp, #152]	; 0x98
   721c8:	ldr	r3, [sp, #184]	; 0xb8
   721cc:	ldrb	r2, [r3, #59]	; 0x3b
   721d0:	ldr	r3, [sp, #176]	; 0xb0
   721d4:	sub	r3, r3, #1
   721d8:	cmp	r2, r3
   721dc:	ble	72c4c <fputs@plt+0x61b38>
   721e0:	ldr	r4, [r9, #28]
   721e4:	mov	r3, #0
   721e8:	cmp	r4, #17
   721ec:	asr	r1, r4, #31
   721f0:	str	r3, [sp, #236]	; 0xec
   721f4:	sbcs	r3, r1, #0
   721f8:	mov	r0, r4
   721fc:	ldr	r6, [sp, #32]
   72200:	blt	72230 <fputs@plt+0x6111c>
   72204:	mov	r2, #16
   72208:	mov	r3, #0
   7220c:	lsl	ip, r3, #4
   72210:	orr	ip, ip, r2, lsr #28
   72214:	lsl	lr, r2, #4
   72218:	mov	r3, ip
   7221c:	cmp	lr, r0
   72220:	sbcs	ip, r3, r1
   72224:	mov	r2, lr
   72228:	add	r6, r6, #1
   7222c:	blt	7220c <fputs@plt+0x610f8>
   72230:	mov	r2, #0
   72234:	mov	r3, #0
   72238:	add	r1, sp, #360	; 0x168
   7223c:	cmp	r4, #16
   72240:	strd	r2, [r1]
   72244:	bgt	72284 <fputs@plt+0x61170>
   72248:	mov	r2, fp
   7224c:	mov	r1, r4
   72250:	add	r3, sp, #236	; 0xec
   72254:	mov	r0, r9
   72258:	bl	29ad4 <fputs@plt+0x189c0>
   7225c:	mov	r2, r0
   72260:	cmp	r2, #0
   72264:	bne	72498 <fputs@plt+0x61384>
   72268:	ldr	r3, [sp, #236]	; 0xec
   7226c:	str	r3, [sp, #224]	; 0xe0
   72270:	ldr	r3, [sp, #176]	; 0xb0
   72274:	add	r9, r9, #72	; 0x48
   72278:	add	r3, r3, #1
   7227c:	str	r3, [sp, #176]	; 0xb0
   72280:	b	721c8 <fputs@plt+0x610b4>
   72284:	mov	r0, #16
   72288:	bl	274dc <fputs@plt+0x163c8>
   7228c:	cmp	r0, #0
   72290:	mov	r3, r0
   72294:	str	r0, [sp, #236]	; 0xec
   72298:	beq	72668 <fputs@plt+0x61554>
   7229c:	ldr	r1, [r9, #28]
   722a0:	cmp	r1, #0
   722a4:	ble	7226c <fputs@plt+0x61158>
   722a8:	ldr	r3, [sp, #32]
   722ac:	mov	r8, r3
   722b0:	str	r3, [sp, #80]	; 0x50
   722b4:	ldr	r3, [sp, #80]	; 0x50
   722b8:	mov	ip, #0
   722bc:	sub	r1, r1, r3
   722c0:	cmp	r1, #16
   722c4:	movge	r1, #16
   722c8:	ldr	r3, [sp, #128]	; 0x80
   722cc:	mov	r2, fp
   722d0:	mov	r0, r9
   722d4:	str	ip, [sp, #256]	; 0x100
   722d8:	bl	29ad4 <fputs@plt+0x189c0>
   722dc:	cmp	r0, #0
   722e0:	beq	72348 <fputs@plt+0x61234>
   722e4:	ldr	fp, [sp, #136]	; 0x88
   722e8:	ldr	sl, [sp, #40]	; 0x28
   722ec:	ldr	r3, [sp, #152]	; 0x98
   722f0:	mov	r2, r0
   722f4:	str	r3, [sp, #48]	; 0x30
   722f8:	ldr	r3, [sp, #236]	; 0xec
   722fc:	mov	r0, r3
   72300:	str	r2, [sp, #32]
   72304:	bl	1d000 <fputs@plt+0xbeec>
   72308:	ldr	r2, [sp, #32]
   7230c:	ldr	r0, [sp, #224]	; 0xe0
   72310:	str	r2, [sp, #32]
   72314:	bl	1d000 <fputs@plt+0xbeec>
   72318:	mov	r0, #0
   7231c:	bl	1d000 <fputs@plt+0xbeec>
   72320:	ldr	r3, [sp, #56]	; 0x38
   72324:	ldr	r0, [sl, #44]	; 0x2c
   72328:	sub	r4, fp, r3
   7232c:	asr	r4, r4, #2
   72330:	add	r3, r4, r4, lsl #1
   72334:	add	r3, r3, r3, lsl #4
   72338:	add	r3, r3, r3, lsl #8
   7233c:	add	r3, r3, r3, lsl #16
   72340:	add	r4, r4, r3, lsl #2
   72344:	b	6978c <fputs@plt+0x58678>
   72348:	ldr	r2, [sp, #196]	; 0xc4
   7234c:	ldr	r1, [sp, #256]	; 0x100
   72350:	mov	r0, r9
   72354:	ldr	r7, [sp, #236]	; 0xec
   72358:	bl	27584 <fputs@plt+0x16470>
   7235c:	add	r3, r8, #1
   72360:	cmp	r6, #1
   72364:	str	r3, [sp, #192]	; 0xc0
   72368:	ble	72418 <fputs@plt+0x61304>
   7236c:	mov	r5, #1
   72370:	mov	r4, r5
   72374:	add	r5, r5, #1
   72378:	cmp	r5, r6
   7237c:	lsl	r4, r4, #4
   72380:	bne	72374 <fputs@plt+0x61260>
   72384:	cmp	r0, #0
   72388:	bne	7245c <fputs@plt+0x61348>
   7238c:	mov	sl, #1
   72390:	b	723b4 <fputs@plt+0x612a0>
   72394:	cmp	r4, #0
   72398:	add	r3, r4, #15
   7239c:	movlt	r4, r3
   723a0:	add	sl, sl, #1
   723a4:	cmp	r5, sl
   723a8:	ldr	r7, [r2, #4]
   723ac:	asr	r4, r4, #4
   723b0:	beq	72420 <fputs@plt+0x6130c>
   723b4:	mov	r1, r4
   723b8:	mov	r0, r8
   723bc:	bl	8e518 <fputs@plt+0x7d404>
   723c0:	ldr	r7, [r7, #12]
   723c4:	asr	r3, r0, #31
   723c8:	lsr	r2, r3, #28
   723cc:	add	r3, r0, r2
   723d0:	and	r3, r3, #15
   723d4:	sub	r3, r3, r2
   723d8:	rsb	r3, r3, r3, lsl #3
   723dc:	add	r7, r7, r3, lsl #3
   723e0:	ldr	r2, [r7, #48]	; 0x30
   723e4:	cmp	r2, #0
   723e8:	bne	72394 <fputs@plt+0x61280>
   723ec:	mov	r0, #16
   723f0:	bl	274dc <fputs@plt+0x163c8>
   723f4:	subs	r1, r0, #0
   723f8:	beq	724ac <fputs@plt+0x61398>
   723fc:	add	r2, r7, #48	; 0x30
   72400:	mov	r0, r9
   72404:	bl	27584 <fputs@plt+0x16470>
   72408:	cmp	r0, #0
   7240c:	bne	7245c <fputs@plt+0x61348>
   72410:	ldr	r2, [r7, #48]	; 0x30
   72414:	b	72394 <fputs@plt+0x61280>
   72418:	cmp	r0, #0
   7241c:	bne	7245c <fputs@plt+0x61348>
   72420:	and	r8, r8, #15
   72424:	ldr	r3, [r7, #12]
   72428:	rsb	r8, r8, r8, lsl #3
   7242c:	ldr	r1, [r9, #28]
   72430:	add	r8, r3, r8, lsl #3
   72434:	ldr	r3, [sp, #80]	; 0x50
   72438:	add	r3, r3, #16
   7243c:	mov	r2, r3
   72440:	str	r3, [sp, #80]	; 0x50
   72444:	ldr	r3, [sp, #288]	; 0x120
   72448:	cmp	r2, r1
   7244c:	str	r3, [r8, #48]	; 0x30
   72450:	bge	72268 <fputs@plt+0x61154>
   72454:	ldr	r8, [sp, #192]	; 0xc0
   72458:	b	722b4 <fputs@plt+0x611a0>
   7245c:	mov	r2, r0
   72460:	ldr	r4, [sp, #288]	; 0x120
   72464:	cmp	r4, #0
   72468:	beq	72484 <fputs@plt+0x61370>
   7246c:	ldr	r0, [r4, #4]
   72470:	str	r2, [sp, #192]	; 0xc0
   72474:	bl	1d000 <fputs@plt+0xbeec>
   72478:	mov	r0, r4
   7247c:	bl	1cd68 <fputs@plt+0xbc54>
   72480:	ldr	r2, [sp, #192]	; 0xc0
   72484:	ldr	r1, [sp, #80]	; 0x50
   72488:	ldr	r3, [r9, #28]
   7248c:	add	r1, r1, #16
   72490:	cmp	r1, r3
   72494:	bge	72260 <fputs@plt+0x6114c>
   72498:	ldr	r3, [sp, #152]	; 0x98
   7249c:	ldr	fp, [sp, #136]	; 0x88
   724a0:	str	r3, [sp, #48]	; 0x30
   724a4:	ldr	sl, [sp, #40]	; 0x28
   724a8:	b	722f8 <fputs@plt+0x611e4>
   724ac:	mov	r2, #7
   724b0:	b	72460 <fputs@plt+0x6134c>
   724b4:	lsl	r3, r3, #1
   724b8:	ldr	r8, [r4, #36]	; 0x24
   724bc:	cmp	r7, r3
   724c0:	sub	r8, r8, r0
   724c4:	ble	724d4 <fputs@plt+0x613c0>
   724c8:	lsl	r3, r3, #1
   724cc:	cmp	r7, r3
   724d0:	bgt	724c8 <fputs@plt+0x613b4>
   724d4:	ldr	r2, [r4, #4]
   724d8:	cmp	r3, r2
   724dc:	movge	r3, r2
   724e0:	cmp	r3, r7
   724e4:	movge	r7, r3
   724e8:	mov	r2, r7
   724ec:	asr	r3, r7, #31
   724f0:	bl	29024 <fputs@plt+0x17f10>
   724f4:	cmp	r0, #0
   724f8:	beq	72514 <fputs@plt+0x61400>
   724fc:	add	r3, r0, r8
   72500:	ldr	r2, [r4, #48]	; 0x30
   72504:	str	r3, [r4, #36]	; 0x24
   72508:	str	r0, [r4, #40]	; 0x28
   7250c:	str	r7, [r4, #52]	; 0x34
   72510:	b	71444 <fputs@plt+0x60330>
   72514:	ldr	r3, [sp, #56]	; 0x38
   72518:	str	sl, [sp, #48]	; 0x30
   7251c:	sub	r4, fp, r3
   72520:	mov	r3, #7
   72524:	asr	r4, r4, #2
   72528:	str	r3, [sp, #32]
   7252c:	add	r3, r4, r4, lsl #1
   72530:	ldr	sl, [sp, #40]	; 0x28
   72534:	add	r3, r3, r3, lsl #4
   72538:	add	r3, r3, r3, lsl #8
   7253c:	ldr	r0, [sl, #44]	; 0x2c
   72540:	add	r3, r3, r3, lsl #16
   72544:	add	r4, r4, r3, lsl #2
   72548:	b	6978c <fputs@plt+0x58678>
   7254c:	bl	22c5c <fputs@plt+0x11b48>
   72550:	b	69ca4 <fputs@plt+0x58b90>
   72554:	mov	r2, r5
   72558:	mov	r1, r5
   7255c:	add	r3, sp, #360	; 0x168
   72560:	mov	r0, r8
   72564:	bl	26e88 <fputs@plt+0x15d74>
   72568:	cmp	r0, #0
   7256c:	mov	r5, r0
   72570:	str	r0, [r7, #32]
   72574:	beq	7333c <fputs@plt+0x62228>
   72578:	strh	r4, [r0, #8]
   7257c:	b	6b99c <fputs@plt+0x5a888>
   72580:	add	r1, sp, #256	; 0x100
   72584:	bl	1d8b0 <fputs@plt+0xc79c>
   72588:	ldr	r2, [sp, #256]	; 0x100
   7258c:	b	6fabc <fputs@plt+0x5e9a8>
   72590:	add	r0, r0, #8
   72594:	add	r2, sp, #360	; 0x168
   72598:	ldr	r1, [r4, #4]
   7259c:	bl	175dc <fputs@plt+0x64c8>
   725a0:	cmp	r0, #0
   725a4:	beq	725dc <fputs@plt+0x614c8>
   725a8:	ldr	r3, [r0, #8]
   725ac:	ldr	r2, [r3, #60]	; 0x3c
   725b0:	cmp	r4, r2
   725b4:	bne	725c0 <fputs@plt+0x614ac>
   725b8:	b	73cbc <fputs@plt+0x62ba8>
   725bc:	mov	r2, r3
   725c0:	ldr	r3, [r2, #32]
   725c4:	cmp	r3, r4
   725c8:	bne	725bc <fputs@plt+0x614a8>
   725cc:	add	r2, r2, #32
   725d0:	ldr	r3, [r3, #32]
   725d4:	str	r3, [r2]
   725d8:	b	6bcd8 <fputs@plt+0x5abc4>
   725dc:	ldr	r3, [r0, #60]	; 0x3c
   725e0:	udf	#0
   725e4:	ldr	r3, [sp, #56]	; 0x38
   725e8:	str	sl, [sp, #48]	; 0x30
   725ec:	sub	r4, fp, r3
   725f0:	ldr	sl, [sp, #40]	; 0x28
   725f4:	asr	r4, r4, #2
   725f8:	add	r3, r4, r4, lsl #1
   725fc:	ldr	r0, [sl, #44]	; 0x2c
   72600:	add	r3, r3, r3, lsl #4
   72604:	add	r3, r3, r3, lsl #8
   72608:	add	r3, r3, r3, lsl #16
   7260c:	add	r4, r4, r3, lsl #2
   72610:	b	6978c <fputs@plt+0x58678>
   72614:	ldr	r1, [pc, #-3224]	; 71984 <fputs@plt+0x60870>
   72618:	ldrd	r2, [r7]
   7261c:	add	r1, pc, r1
   72620:	mov	r0, r5
   72624:	bl	4445c <fputs@plt+0x33348>
   72628:	b	71dac <fputs@plt+0x60c98>
   7262c:	cmp	r3, #10
   72630:	ble	7265c <fputs@plt+0x61548>
   72634:	tst	r3, #1
   72638:	beq	7265c <fputs@plt+0x61548>
   7263c:	ldrb	r3, [r4, #60]	; 0x3c
   72640:	and	r3, r3, #2
   72644:	strb	r3, [r4, #60]	; 0x3c
   72648:	b	71350 <fputs@plt+0x6023c>
   7264c:	mov	r0, r9
   72650:	bl	1b340 <fputs@plt+0xa22c>
   72654:	mov	r9, r0
   72658:	b	70354 <fputs@plt+0x5f240>
   7265c:	mov	r3, #0
   72660:	strb	r3, [r4, #60]	; 0x3c
   72664:	b	71350 <fputs@plt+0x6023c>
   72668:	ldr	r2, [sp, #152]	; 0x98
   7266c:	ldr	fp, [sp, #136]	; 0x88
   72670:	str	r2, [sp, #48]	; 0x30
   72674:	ldr	r2, [r9, #28]
   72678:	ldr	sl, [sp, #40]	; 0x28
   7267c:	cmp	r2, #0
   72680:	movle	r2, #7
   72684:	ble	722fc <fputs@plt+0x611e8>
   72688:	bl	1d000 <fputs@plt+0xbeec>
   7268c:	mov	r2, #7
   72690:	b	7230c <fputs@plt+0x611f8>
   72694:	ldr	r3, [r4, #44]	; 0x2c
   72698:	ldr	r1, [r4, #8]
   7269c:	add	r3, r7, r3
   726a0:	str	r3, [r4, #44]	; 0x2c
   726a4:	cmp	r7, r1
   726a8:	mov	r3, #0
   726ac:	str	r3, [sp, #32]
   726b0:	ble	71430 <fputs@plt+0x6031c>
   726b4:	b	71420 <fputs@plt+0x6030c>
   726b8:	vmov	r0, r1, d9
   726bc:	bl	8ec30 <fputs@plt+0x7db1c>
   726c0:	mov	r4, r0
   726c4:	mov	r5, r1
   726c8:	orrs	r3, r4, r5
   726cc:	beq	6e26c <fputs@plt+0x5d158>
   726d0:	mvn	r3, #0
   726d4:	mvn	r2, #0
   726d8:	cmp	r1, r3
   726dc:	cmpeq	r0, r2
   726e0:	beq	7347c <fputs@plt+0x62368>
   726e4:	vmov	r0, r1, d10
   726e8:	bl	8ec30 <fputs@plt+0x7db1c>
   726ec:	mov	r2, r4
   726f0:	mov	r3, r5
   726f4:	bl	8eb10 <fputs@plt+0x7d9fc>
   726f8:	mov	r0, r2
   726fc:	mov	r1, r3
   72700:	bl	8eab0 <fputs@plt+0x7d99c>
   72704:	vmov	d8, r0, r1
   72708:	b	71514 <fputs@plt+0x60400>
   7270c:	ldrh	r3, [r4, #8]
   72710:	ldr	r0, [r4, #16]
   72714:	b	6b934 <fputs@plt+0x5a820>
   72718:	mov	r3, #6
   7271c:	str	sl, [sp, #48]	; 0x30
   72720:	str	r3, [sp, #32]
   72724:	ldr	sl, [sp, #40]	; 0x28
   72728:	b	6c8a8 <fputs@plt+0x5b794>
   7272c:	ldr	r3, [r6, #216]	; 0xd8
   72730:	cmp	r3, #0
   72734:	beq	73484 <fputs@plt+0x62370>
   72738:	mov	r0, r6
   7273c:	bl	1e990 <fputs@plt+0xd87c>
   72740:	subs	r3, r0, #0
   72744:	str	r3, [sp, #32]
   72748:	bne	6e8e0 <fputs@plt+0x5d7cc>
   7274c:	ldr	r3, [r6, #208]	; 0xd0
   72750:	ldr	r2, [r6, #160]	; 0xa0
   72754:	ldrb	r1, [r6, #10]
   72758:	ldr	r0, [r6, #216]	; 0xd8
   7275c:	bl	54c00 <fputs@plt+0x43aec>
   72760:	mov	r3, #0
   72764:	str	r3, [r6, #216]	; 0xd8
   72768:	str	r0, [sp, #32]
   7276c:	mov	r0, r6
   72770:	bl	17efc <fputs@plt+0x6de8>
   72774:	ldr	r3, [sp, #32]
   72778:	cmp	r3, #0
   7277c:	bne	6e8e0 <fputs@plt+0x5d7cc>
   72780:	mov	r1, r5
   72784:	mov	r0, r6
   72788:	bl	4950c <fputs@plt+0x383f8>
   7278c:	cmp	r9, #0
   72790:	bne	6cac0 <fputs@plt+0x5b9ac>
   72794:	mov	r1, #1
   72798:	b	6cac4 <fputs@plt+0x5b9b0>
   7279c:	str	sl, [sp, #48]	; 0x30
   727a0:	ldr	r1, [pc, #-3616]	; 71988 <fputs@plt+0x60874>
   727a4:	ldr	sl, [sp, #40]	; 0x28
   727a8:	add	r1, pc, r1
   727ac:	mov	r0, sl
   727b0:	bl	42e7c <fputs@plt+0x31d68>
   727b4:	ldr	r3, [sp, #56]	; 0x38
   727b8:	ldr	r0, [sl, #44]	; 0x2c
   727bc:	sub	r4, fp, r3
   727c0:	mov	r3, #5
   727c4:	asr	r4, r4, #2
   727c8:	str	r3, [sp, #32]
   727cc:	add	r3, r4, r4, lsl #1
   727d0:	add	r3, r3, r3, lsl #4
   727d4:	add	r3, r3, r3, lsl #8
   727d8:	add	r3, r3, r3, lsl #16
   727dc:	add	r4, r4, r3, lsl #2
   727e0:	b	6978c <fputs@plt+0x58678>
   727e4:	mov	r3, #0
   727e8:	str	r3, [sp, #108]	; 0x6c
   727ec:	b	69cb0 <fputs@plt+0x58b9c>
   727f0:	str	sl, [sp, #48]	; 0x30
   727f4:	ldr	sl, [sp, #40]	; 0x28
   727f8:	mov	r3, #6
   727fc:	str	r3, [sp, #32]
   72800:	ldr	r3, [sp, #56]	; 0x38
   72804:	ldr	r0, [sl, #44]	; 0x2c
   72808:	sub	r4, fp, r3
   7280c:	asr	r4, r4, #2
   72810:	add	r3, r4, r4, lsl #1
   72814:	add	r3, r3, r3, lsl #4
   72818:	add	r3, r3, r3, lsl #8
   7281c:	add	r3, r3, r3, lsl #16
   72820:	add	r4, r4, r3, lsl #2
   72824:	b	6978c <fputs@plt+0x58678>
   72828:	ldr	r3, [r3, #4]
   7282c:	cmp	r3, #0
   72830:	beq	7284c <fputs@plt+0x61738>
   72834:	ldrb	r2, [r3, #87]	; 0x57
   72838:	orr	r2, r2, #1
   7283c:	strb	r2, [r3, #87]	; 0x57
   72840:	ldr	r3, [r3, #52]	; 0x34
   72844:	cmp	r3, #0
   72848:	bne	72834 <fputs@plt+0x61720>
   7284c:	ldr	r6, [sp, #28]
   72850:	mov	r0, r6
   72854:	bl	242c0 <fputs@plt+0x131ac>
   72858:	ldr	r3, [r6, #24]
   7285c:	ldr	r1, [r6, #424]	; 0x1a8
   72860:	orr	r3, r3, #2
   72864:	str	r3, [r6, #24]
   72868:	b	71a28 <fputs@plt+0x60914>
   7286c:	mov	r1, #2
   72870:	mov	r0, r6
   72874:	bl	4950c <fputs@plt+0x383f8>
   72878:	b	6cab4 <fputs@plt+0x5b9a0>
   7287c:	mov	r2, #2
   72880:	ldr	r1, [sp, #128]	; 0x80
   72884:	mov	r0, r5
   72888:	bl	30aac <fputs@plt+0x1f998>
   7288c:	ldr	r4, [r7, #12]
   72890:	cmp	r4, #0
   72894:	ldrgt	r8, [sp, #136]	; 0x88
   72898:	ble	728bc <fputs@plt+0x617a8>
   7289c:	ldr	r3, [r7, #16]
   728a0:	mov	r1, r8
   728a4:	mov	r0, r5
   728a8:	ldrb	r2, [r3, r6]
   728ac:	add	r6, r6, #1
   728b0:	bl	4445c <fputs@plt+0x33348>
   728b4:	cmp	r4, r6
   728b8:	bne	7289c <fputs@plt+0x61788>
   728bc:	mov	r2, #1
   728c0:	ldr	r1, [sp, #152]	; 0x98
   728c4:	mov	r0, r5
   728c8:	bl	30aac <fputs@plt+0x1f998>
   728cc:	b	71dac <fputs@plt+0x60c98>
   728d0:	ldr	r3, [sp, #56]	; 0x38
   728d4:	str	sl, [sp, #48]	; 0x30
   728d8:	sub	r4, fp, r3
   728dc:	mov	r3, #516	; 0x204
   728e0:	asr	r4, r4, #2
   728e4:	str	r3, [sp, #32]
   728e8:	add	r3, r4, r4, lsl #1
   728ec:	ldr	sl, [sp, #40]	; 0x28
   728f0:	add	r3, r3, r3, lsl #4
   728f4:	add	r3, r3, r3, lsl #8
   728f8:	ldr	r0, [sl, #44]	; 0x2c
   728fc:	add	r3, r3, r3, lsl #16
   72900:	add	r4, r4, r3, lsl #2
   72904:	b	6978c <fputs@plt+0x58678>
   72908:	add	r5, lr, #1
   7290c:	mov	r2, r5
   72910:	asr	r3, r5, #31
   72914:	lsr	r1, r5, #7
   72918:	orr	r1, r1, r3, lsl #25
   7291c:	str	r1, [sp, #144]	; 0x90
   72920:	lsr	r1, r3, #7
   72924:	str	r1, [sp, #148]	; 0x94
   72928:	ldrd	r0, [sp, #144]	; 0x90
   7292c:	strd	r2, [sp, #96]	; 0x60
   72930:	mov	r6, r5
   72934:	orrs	r1, r0, r1
   72938:	mov	r7, r3
   7293c:	movne	r2, #1
   72940:	bne	6ece8 <fputs@plt+0x5dbd4>
   72944:	b	6a544 <fputs@plt+0x59430>
   72948:	ldr	r3, [r5, #16]
   7294c:	add	r1, sp, #360	; 0x168
   72950:	mov	r0, r3
   72954:	ldr	r5, [r3]
   72958:	ldr	r3, [r5], #8
   7295c:	ldr	r3, [r3, #48]	; 0x30
   72960:	blx	r3
   72964:	ldr	r3, [sp, #40]	; 0x28
   72968:	mov	r2, r5
   7296c:	add	r1, r3, #44	; 0x2c
   72970:	mov	r6, r0
   72974:	str	r0, [sp, #32]
   72978:	mov	r0, r3
   7297c:	bl	25f20 <fputs@plt+0x14e0c>
   72980:	cmp	r6, #0
   72984:	bne	7435c <fputs@plt+0x63248>
   72988:	add	r3, sp, #360	; 0x168
   7298c:	ldrd	r2, [r3]
   72990:	b	6b800 <fputs@plt+0x5a6ec>
   72994:	mov	r3, #0
   72998:	str	r3, [sp, #32]
   7299c:	b	69cb0 <fputs@plt+0x58b9c>
   729a0:	ldr	r0, [pc, #3704]	; 73820 <fputs@plt+0x6270c>
   729a4:	bl	35a00 <fputs@plt+0x248ec>
   729a8:	str	r0, [sp, #32]
   729ac:	ldr	r3, [sp, #32]
   729b0:	cmp	r3, #0
   729b4:	beq	69cb0 <fputs@plt+0x58b9c>
   729b8:	b	71264 <fputs@plt+0x60150>
   729bc:	ldr	r3, [r7, #16]
   729c0:	ldr	r2, [r7, #12]
   729c4:	ldr	r1, [sp, #184]	; 0xb8
   729c8:	mov	r0, r5
   729cc:	bl	4445c <fputs@plt+0x33348>
   729d0:	b	71dac <fputs@plt+0x60c98>
   729d4:	mov	r0, r4
   729d8:	bl	2cc2c <fputs@plt+0x1bb18>
   729dc:	b	6e6bc <fputs@plt+0x5d5a8>
   729e0:	add	r3, sp, #368	; 0x170
   729e4:	ldrh	r2, [r3]
   729e8:	ldr	r3, [pc, #3696]	; 73860 <fputs@plt+0x6274c>
   729ec:	and	r3, r3, r2
   729f0:	cmp	r3, #0
   729f4:	bne	72a04 <fputs@plt+0x618f0>
   729f8:	ldr	r3, [sp, #384]	; 0x180
   729fc:	cmp	r3, #0
   72a00:	beq	70710 <fputs@plt+0x5f5fc>
   72a04:	add	r0, sp, #360	; 0x168
   72a08:	bl	22434 <fputs@plt+0x11320>
   72a0c:	ldrh	r5, [r9, #14]
   72a10:	b	6fb18 <fputs@plt+0x5ea04>
   72a14:	mov	r3, #1
   72a18:	mov	r7, r1
   72a1c:	strh	r3, [r1, #8]
   72a20:	mov	r2, #0
   72a24:	add	r1, r4, #2
   72a28:	mov	r0, r7
   72a2c:	bl	2c7f0 <fputs@plt+0x1b6dc>
   72a30:	cmp	r0, #0
   72a34:	bne	6de38 <fputs@plt+0x5cd24>
   72a38:	ldr	r0, [r7, #16]
   72a3c:	b	6fbe0 <fputs@plt+0x5eacc>
   72a40:	orrs	r3, r2, r3
   72a44:	bne	71d3c <fputs@plt+0x60c28>
   72a48:	ldrd	r0, [sp, #152]	; 0x98
   72a4c:	ldrd	r8, [sp, #128]	; 0x80
   72a50:	ldr	r2, [sp, #132]	; 0x84
   72a54:	mul	r3, r8, r1
   72a58:	umull	r8, r9, r8, r0
   72a5c:	mla	r3, r0, r2, r3
   72a60:	add	r9, r3, r9
   72a64:	b	6f46c <fputs@plt+0x5e358>
   72a68:	mvn	ip, #80	; 0x50
   72a6c:	mvn	r2, #62	; 0x3e
   72a70:	sub	ip, ip, r3
   72a74:	cmp	r0, r2
   72a78:	mvn	r3, #0
   72a7c:	sbcs	r3, r1, r3
   72a80:	uxtb	r3, ip
   72a84:	blt	70668 <fputs@plt+0x5f554>
   72a88:	rsbs	r0, r0, #0
   72a8c:	cmp	r3, #87	; 0x57
   72a90:	beq	73288 <fputs@plt+0x62174>
   72a94:	lsr	r3, r6, r0
   72a98:	str	r3, [sp, #168]	; 0xa8
   72a9c:	ldr	ip, [sp, #168]	; 0xa8
   72aa0:	rsb	r2, r0, #32
   72aa4:	sub	r3, r0, #32
   72aa8:	orr	r2, ip, r7, lsl r2
   72aac:	orr	r3, r2, r7, lsr r3
   72ab0:	cmp	r6, #0
   72ab4:	str	r3, [sp, #168]	; 0xa8
   72ab8:	sbcs	r3, r7, #0
   72abc:	lsr	r3, r7, r0
   72ac0:	str	r3, [sp, #172]	; 0xac
   72ac4:	bge	72b0c <fputs@plt+0x619f8>
   72ac8:	rsb	r0, r0, #64	; 0x40
   72acc:	mvn	r3, #0
   72ad0:	sub	r2, r0, #32
   72ad4:	lsl	r1, r3, r0
   72ad8:	orr	r2, r1, r3, lsl r2
   72adc:	str	r2, [sp, #204]	; 0xcc
   72ae0:	ldr	r1, [sp, #204]	; 0xcc
   72ae4:	rsb	r2, r0, #32
   72ae8:	orr	r2, r1, r3, lsr r2
   72aec:	lsl	r3, r3, r0
   72af0:	str	r2, [sp, #204]	; 0xcc
   72af4:	str	r3, [sp, #200]	; 0xc8
   72af8:	ldrd	r0, [sp, #168]	; 0xa8
   72afc:	ldrd	r2, [sp, #200]	; 0xc8
   72b00:	orr	r2, r2, r0
   72b04:	orr	r3, r3, r1
   72b08:	strd	r2, [sp, #168]	; 0xa8
   72b0c:	ldrd	r6, [sp, #168]	; 0xa8
   72b10:	b	70684 <fputs@plt+0x5f570>
   72b14:	mov	r2, r6
   72b18:	mov	r3, r7
   72b1c:	bl	22c1c <fputs@plt+0x11b08>
   72b20:	b	69d40 <fputs@plt+0x58c2c>
   72b24:	mov	r1, #0
   72b28:	mov	r0, r4
   72b2c:	bl	185d4 <fputs@plt+0x74c0>
   72b30:	b	6c434 <fputs@plt+0x5b320>
   72b34:	mov	r0, r5
   72b38:	bl	185d4 <fputs@plt+0x74c0>
   72b3c:	b	6c428 <fputs@plt+0x5b314>
   72b40:	ldr	r0, [sp, #80]	; 0x50
   72b44:	bl	22380 <fputs@plt+0x1126c>
   72b48:	b	6b6fc <fputs@plt+0x5a5e8>
   72b4c:	ldr	r3, [sp, #40]	; 0x28
   72b50:	add	r2, r2, #8
   72b54:	add	r1, r3, #44	; 0x2c
   72b58:	mov	r0, r3
   72b5c:	bl	25f20 <fputs@plt+0x14e0c>
   72b60:	mov	r3, #0
   72b64:	str	r3, [sp, #32]
   72b68:	b	69cb0 <fputs@plt+0x58b9c>
   72b6c:	bl	1b340 <fputs@plt+0xa22c>
   72b70:	ldrh	r3, [r4, #26]
   72b74:	str	r0, [r4, #8]
   72b78:	b	70758 <fputs@plt+0x5f644>
   72b7c:	ldr	r3, [sp, #56]	; 0x38
   72b80:	ldr	r0, [sl, #44]	; 0x2c
   72b84:	sub	r4, fp, r3
   72b88:	mov	r3, #6
   72b8c:	asr	r4, r4, #2
   72b90:	str	r3, [sp, #32]
   72b94:	add	r3, r4, r4, lsl #1
   72b98:	add	r3, r3, r3, lsl #4
   72b9c:	add	r3, r3, r3, lsl #8
   72ba0:	add	r3, r3, r3, lsl #16
   72ba4:	add	r4, r4, r3, lsl #2
   72ba8:	b	6978c <fputs@plt+0x58678>
   72bac:	ldr	r3, [sp, #56]	; 0x38
   72bb0:	str	sl, [sp, #48]	; 0x30
   72bb4:	sub	r4, fp, r3
   72bb8:	mov	r3, #2
   72bbc:	ldr	sl, [sp, #40]	; 0x28
   72bc0:	asr	r4, r4, r3
   72bc4:	strb	r3, [sl, #86]	; 0x56
   72bc8:	add	r3, r4, r4, lsl #1
   72bcc:	mov	r2, #6
   72bd0:	add	r3, r3, r3, lsl #4
   72bd4:	ldr	r0, [sl, #44]	; 0x2c
   72bd8:	add	r3, r3, r3, lsl #8
   72bdc:	str	r2, [sp, #32]
   72be0:	add	r3, r3, r3, lsl #16
   72be4:	add	r4, r4, r3, lsl #2
   72be8:	b	6978c <fputs@plt+0x58678>
   72bec:	ldr	r3, [sp, #56]	; 0x38
   72bf0:	str	sl, [sp, #48]	; 0x30
   72bf4:	sub	r4, fp, r3
   72bf8:	ldr	sl, [sp, #40]	; 0x28
   72bfc:	asr	r4, r4, #2
   72c00:	add	r3, r4, r4, lsl #1
   72c04:	ldr	r0, [sl, #44]	; 0x2c
   72c08:	add	r3, r3, r3, lsl #4
   72c0c:	add	r3, r3, r3, lsl #8
   72c10:	add	r3, r3, r3, lsl #16
   72c14:	add	r4, r4, r3, lsl #2
   72c18:	b	6978c <fputs@plt+0x58678>
   72c1c:	ldr	r3, [sp, #56]	; 0x38
   72c20:	str	sl, [sp, #48]	; 0x30
   72c24:	sub	r4, fp, r3
   72c28:	ldr	sl, [sp, #40]	; 0x28
   72c2c:	asr	r4, r4, #2
   72c30:	add	r3, r4, r4, lsl #1
   72c34:	ldr	r0, [sl, #44]	; 0x2c
   72c38:	add	r3, r3, r3, lsl #4
   72c3c:	add	r3, r3, r3, lsl #8
   72c40:	add	r3, r3, r3, lsl #16
   72c44:	add	r4, r4, r3, lsl #2
   72c48:	b	6978c <fputs@plt+0x58678>
   72c4c:	ldr	r4, [sp, #224]	; 0xe0
   72c50:	ldr	r0, [sp, #228]	; 0xe4
   72c54:	mov	r1, r4
   72c58:	ldr	fp, [sp, #136]	; 0x88
   72c5c:	ldr	sl, [sp, #152]	; 0x98
   72c60:	bl	29c94 <fputs@plt+0x18b80>
   72c64:	ldr	r2, [sp, #184]	; 0xb8
   72c68:	str	r4, [r2, #20]
   72c6c:	subs	r3, r0, #0
   72c70:	str	r3, [sp, #32]
   72c74:	bne	73808 <fputs@plt+0x626f4>
   72c78:	ldr	r3, [sp, #96]	; 0x60
   72c7c:	ldrb	r2, [sp, #32]
   72c80:	strb	r2, [r3, #2]
   72c84:	b	69cb0 <fputs@plt+0x58b9c>
   72c88:	ldr	r3, [sp, #56]	; 0x38
   72c8c:	str	sl, [sp, #48]	; 0x30
   72c90:	sub	r4, fp, r3
   72c94:	mov	r3, #7
   72c98:	asr	r4, r4, #2
   72c9c:	str	r3, [sp, #32]
   72ca0:	add	r3, r4, r4, lsl #1
   72ca4:	ldr	sl, [sp, #40]	; 0x28
   72ca8:	add	r3, r3, r3, lsl #4
   72cac:	add	r3, r3, r3, lsl #8
   72cb0:	ldr	r0, [sl, #44]	; 0x2c
   72cb4:	add	r3, r3, r3, lsl #16
   72cb8:	add	r4, r4, r3, lsl #2
   72cbc:	b	6978c <fputs@plt+0x58678>
   72cc0:	ldr	r3, [sp, #56]	; 0x38
   72cc4:	str	sl, [sp, #48]	; 0x30
   72cc8:	sub	r4, fp, r3
   72ccc:	ldr	sl, [sp, #40]	; 0x28
   72cd0:	asr	r4, r4, #2
   72cd4:	add	r3, r4, r4, lsl #1
   72cd8:	ldr	r0, [sl, #44]	; 0x2c
   72cdc:	add	r3, r3, r3, lsl #4
   72ce0:	add	r3, r3, r3, lsl #8
   72ce4:	add	r3, r3, r3, lsl #16
   72ce8:	add	r4, r4, r3, lsl #2
   72cec:	b	6978c <fputs@plt+0x58678>
   72cf0:	ldr	r2, [sp, #32]
   72cf4:	mov	r1, r6
   72cf8:	mov	r0, r5
   72cfc:	bl	50c0c <fputs@plt+0x3faf8>
   72d00:	cmp	r0, #0
   72d04:	str	r0, [sp, #32]
   72d08:	str	r0, [sp, #256]	; 0x100
   72d0c:	beq	7366c <fputs@plt+0x62558>
   72d10:	ldr	r3, [sp, #288]	; 0x120
   72d14:	cmp	r3, #0
   72d18:	beq	73c20 <fputs@plt+0x62b0c>
   72d1c:	ldr	r0, [r3, #72]	; 0x48
   72d20:	bl	4a50c <fputs@plt+0x393f8>
   72d24:	ldr	r3, [sp, #256]	; 0x100
   72d28:	mov	r0, #0
   72d2c:	mov	r1, #0
   72d30:	str	r3, [sp, #32]
   72d34:	cmp	r3, #0
   72d38:	mov	r3, #4
   72d3c:	strd	r0, [r9]
   72d40:	strh	r3, [r9, #8]
   72d44:	beq	69cb0 <fputs@plt+0x58b9c>
   72d48:	ldr	r3, [sp, #56]	; 0x38
   72d4c:	str	sl, [sp, #48]	; 0x30
   72d50:	sub	r4, fp, r3
   72d54:	ldr	sl, [sp, #40]	; 0x28
   72d58:	asr	r4, r4, #2
   72d5c:	add	r3, r4, r4, lsl #1
   72d60:	ldr	r0, [sl, #44]	; 0x2c
   72d64:	add	r3, r3, r3, lsl #4
   72d68:	add	r3, r3, r3, lsl #8
   72d6c:	add	r3, r3, r3, lsl #16
   72d70:	add	r4, r4, r3, lsl #2
   72d74:	b	6978c <fputs@plt+0x58678>
   72d78:	ldr	r0, [pc, #2724]	; 73824 <fputs@plt+0x62710>
   72d7c:	bl	35a00 <fputs@plt+0x248ec>
   72d80:	str	r0, [sp, #32]
   72d84:	b	709d4 <fputs@plt+0x5f8c0>
   72d88:	ldr	r1, [r4]
   72d8c:	cmp	r1, #0
   72d90:	beq	72da8 <fputs@plt+0x61c94>
   72d94:	ldr	r5, [r1]
   72d98:	ldr	r0, [r4, #4]
   72d9c:	bl	1d100 <fputs@plt+0xbfec>
   72da0:	subs	r1, r5, #0
   72da4:	bne	72d94 <fputs@plt+0x61c80>
   72da8:	mov	r3, #0
   72dac:	mov	r2, #1
   72db0:	str	r3, [r4]
   72db4:	strh	r3, [r4, #24]
   72db8:	str	r3, [r4, #8]
   72dbc:	str	r3, [r4, #12]
   72dc0:	str	r3, [r4, #20]
   72dc4:	strh	r2, [r4, #26]
   72dc8:	b	70780 <fputs@plt+0x5f66c>
   72dcc:	ldrb	r3, [r7, #5]
   72dd0:	orr	r3, r3, #2
   72dd4:	strb	r3, [r7, #5]
   72dd8:	b	6fe70 <fputs@plt+0x5ed5c>
   72ddc:	str	sl, [sp, #48]	; 0x30
   72de0:	ldr	sl, [sp, #40]	; 0x28
   72de4:	mov	r4, r3
   72de8:	ldr	r3, [fp, #8]
   72dec:	str	r0, [sl, #80]	; 0x50
   72df0:	strb	r3, [sl, #86]	; 0x56
   72df4:	str	r4, [sl, #76]	; 0x4c
   72df8:	mov	r0, sl
   72dfc:	bl	55c20 <fputs@plt+0x44b0c>
   72e00:	cmp	r0, #5
   72e04:	mov	r4, r0
   72e08:	beq	7105c <fputs@plt+0x5ff48>
   72e0c:	ldr	r4, [sl, #80]	; 0x50
   72e10:	cmp	r4, #0
   72e14:	moveq	r4, #101	; 0x65
   72e18:	movne	r4, #1
   72e1c:	b	69814 <fputs@plt+0x58700>
   72e20:	str	sl, [sp, #48]	; 0x30
   72e24:	ldr	sl, [sp, #40]	; 0x28
   72e28:	mov	r4, r3
   72e2c:	ldr	r3, [fp, #8]
   72e30:	str	r2, [sl, #80]	; 0x50
   72e34:	strb	r3, [sl, #86]	; 0x56
   72e38:	str	r4, [sl, #76]	; 0x4c
   72e3c:	ldrb	r2, [fp, #3]
   72e40:	cmp	r2, #0
   72e44:	bne	735c4 <fputs@plt+0x624b0>
   72e48:	ldr	r2, [fp, #16]
   72e4c:	cmp	r2, #0
   72e50:	beq	73c0c <fputs@plt+0x62af8>
   72e54:	ldr	r1, [pc, #2508]	; 73828 <fputs@plt+0x62714>
   72e58:	mov	r0, sl
   72e5c:	add	r1, pc, r1
   72e60:	bl	42e7c <fputs@plt+0x31d68>
   72e64:	ldr	r1, [sl, #44]	; 0x2c
   72e68:	ldr	r0, [fp, #4]
   72e6c:	ldr	r3, [sl, #168]	; 0xa8
   72e70:	str	r1, [sp]
   72e74:	ldr	r1, [pc, #2480]	; 7382c <fputs@plt+0x62718>
   72e78:	mov	r2, r4
   72e7c:	add	r1, pc, r1
   72e80:	bl	355cc <fputs@plt+0x244b8>
   72e84:	b	72df8 <fputs@plt+0x61ce4>
   72e88:	mov	r3, r1
   72e8c:	ldr	r2, [r5, #184]	; 0xb8
   72e90:	b	6efe8 <fputs@plt+0x5ded4>
   72e94:	add	r1, sp, #236	; 0xec
   72e98:	bl	1d8b0 <fputs@plt+0xc79c>
   72e9c:	ldr	r3, [sp, #236]	; 0xec
   72ea0:	b	69bb4 <fputs@plt+0x58aa0>
   72ea4:	add	r4, sp, #360	; 0x168
   72ea8:	mov	r2, #40	; 0x28
   72eac:	mov	r1, #0
   72eb0:	mov	r0, r4
   72eb4:	bl	10ee0 <memset@plt>
   72eb8:	ldr	r5, [sp, #128]	; 0x80
   72ebc:	ldrb	r3, [r9, #4]
   72ec0:	mov	r1, #0
   72ec4:	ldr	r2, [r5]
   72ec8:	clz	r3, r3
   72ecc:	str	r4, [sp]
   72ed0:	lsr	r3, r3, #5
   72ed4:	ldr	r0, [sp, #136]	; 0x88
   72ed8:	bl	52a70 <fputs@plt+0x4195c>
   72edc:	subs	r3, r0, #0
   72ee0:	str	r3, [sp, #32]
   72ee4:	bne	73030 <fputs@plt+0x61f1c>
   72ee8:	ldr	r3, [sp, #376]	; 0x178
   72eec:	ldr	r4, [r9, #68]	; 0x44
   72ef0:	str	r3, [sp, #176]	; 0xb0
   72ef4:	ldr	r2, [r5]
   72ef8:	b	6fc5c <fputs@plt+0x5eb48>
   72efc:	ldrd	r2, [sp, #80]	; 0x50
   72f00:	cmp	r2, #0
   72f04:	sbcs	r3, r3, #0
   72f08:	bge	71d3c <fputs@plt+0x60c28>
   72f0c:	ldrd	r2, [sp, #80]	; 0x50
   72f10:	adds	r2, r2, #0
   72f14:	adc	r3, r3, #-2147483648	; 0x80000000
   72f18:	b	6f29c <fputs@plt+0x5e188>
   72f1c:	ldr	r3, [sp, #80]	; 0x50
   72f20:	ldr	ip, [r5, #4]
   72f24:	str	r3, [sp, #32]
   72f28:	b	6cdb0 <fputs@plt+0x5bc9c>
   72f2c:	ldrb	r3, [r0, #6]
   72f30:	cmp	r3, #0
   72f34:	beq	711f0 <fputs@plt+0x600dc>
   72f38:	bl	291ec <fputs@plt+0x180d8>
   72f3c:	ldr	ip, [r5, #4]
   72f40:	str	r0, [sp, #32]
   72f44:	b	711f0 <fputs@plt+0x600dc>
   72f48:	str	sl, [sp, #48]	; 0x30
   72f4c:	ldr	sl, [sp, #40]	; 0x28
   72f50:	b	71ba0 <fputs@plt+0x60a8c>
   72f54:	ldrd	r2, [sp, #80]	; 0x50
   72f58:	cmp	r2, #0
   72f5c:	sbcs	r3, r3, #0
   72f60:	bge	6f2f0 <fputs@plt+0x5e1dc>
   72f64:	ldrd	r0, [sp, #80]	; 0x50
   72f68:	mov	r2, #1
   72f6c:	mov	r3, #-2147483648	; 0x80000000
   72f70:	subs	r0, r2, r0
   72f74:	sbc	r1, r3, r1
   72f78:	mov	r2, r0
   72f7c:	adds	r0, r8, #1
   72f80:	mov	r3, r1
   72f84:	adc	r1, r9, #0
   72f88:	cmp	r0, r2
   72f8c:	sbcs	r3, r1, r3
   72f90:	blt	71d3c <fputs@plt+0x60c28>
   72f94:	b	6f2f0 <fputs@plt+0x5e1dc>
   72f98:	ldr	r3, [sp, #56]	; 0x38
   72f9c:	str	sl, [sp, #48]	; 0x30
   72fa0:	sub	r4, fp, r3
   72fa4:	ldr	sl, [sp, #40]	; 0x28
   72fa8:	asr	r4, r4, #2
   72fac:	add	r3, r4, r4, lsl #1
   72fb0:	ldr	r0, [sl, #44]	; 0x2c
   72fb4:	add	r3, r3, r3, lsl #4
   72fb8:	add	r3, r3, r3, lsl #8
   72fbc:	add	r3, r3, r3, lsl #16
   72fc0:	add	r4, r4, r3, lsl #2
   72fc4:	b	6978c <fputs@plt+0x58678>
   72fc8:	ldr	r3, [sp, #56]	; 0x38
   72fcc:	str	sl, [sp, #48]	; 0x30
   72fd0:	sub	r4, fp, r3
   72fd4:	ldr	sl, [sp, #40]	; 0x28
   72fd8:	asr	r4, r4, #2
   72fdc:	str	r5, [sp, #32]
   72fe0:	add	r3, r4, r4, lsl #1
   72fe4:	ldr	r0, [sl, #44]	; 0x2c
   72fe8:	add	r3, r3, r3, lsl #4
   72fec:	add	r3, r3, r3, lsl #8
   72ff0:	add	r3, r3, r3, lsl #16
   72ff4:	add	r4, r4, r3, lsl #2
   72ff8:	b	6978c <fputs@plt+0x58678>
   72ffc:	str	r0, [r4, #52]	; 0x34
   73000:	asr	r1, r0, #31
   73004:	bl	232d8 <fputs@plt+0x121c4>
   73008:	ldrh	r3, [r4, #142]	; 0x8e
   7300c:	ldrh	r2, [r4, #144]	; 0x90
   73010:	add	r3, r3, r2
   73014:	cmp	r0, #0
   73018:	str	r0, [r4, #40]	; 0x28
   7301c:	beq	73ec4 <fputs@plt+0x62db0>
   73020:	cmp	r3, #12
   73024:	strgt	r5, [sp, #32]
   73028:	ble	6d6c8 <fputs@plt+0x5c5b4>
   7302c:	b	69cb0 <fputs@plt+0x58b9c>
   73030:	str	sl, [sp, #48]	; 0x30
   73034:	ldr	sl, [sp, #40]	; 0x28
   73038:	b	7161c <fputs@plt+0x60508>
   7303c:	mov	r0, r4
   73040:	str	sl, [sp, #48]	; 0x30
   73044:	ldr	sl, [sp, #40]	; 0x28
   73048:	bl	3263c <fputs@plt+0x21528>
   7304c:	ldr	r1, [pc, #2012]	; 73830 <fputs@plt+0x6271c>
   73050:	add	r1, pc, r1
   73054:	mov	r2, r0
   73058:	mov	r0, sl
   7305c:	bl	42e7c <fputs@plt+0x31d68>
   73060:	ldr	r3, [sp, #56]	; 0x38
   73064:	ldr	r0, [sl, #44]	; 0x2c
   73068:	sub	r4, fp, r3
   7306c:	asr	r4, r4, #2
   73070:	add	r3, r4, r4, lsl #1
   73074:	add	r3, r3, r3, lsl #4
   73078:	add	r3, r3, r3, lsl #8
   7307c:	add	r3, r3, r3, lsl #16
   73080:	add	r4, r4, r3, lsl #2
   73084:	b	6978c <fputs@plt+0x58678>
   73088:	ldr	r3, [sp, #56]	; 0x38
   7308c:	str	sl, [sp, #48]	; 0x30
   73090:	sub	r4, fp, r3
   73094:	ldr	sl, [sp, #40]	; 0x28
   73098:	asr	r4, r4, #2
   7309c:	add	r3, r4, r4, lsl #1
   730a0:	ldr	r0, [sl, #44]	; 0x2c
   730a4:	add	r3, r3, r3, lsl #4
   730a8:	add	r3, r3, r3, lsl #8
   730ac:	add	r3, r3, r3, lsl #16
   730b0:	add	r4, r4, r3, lsl #2
   730b4:	b	6978c <fputs@plt+0x58678>
   730b8:	ldr	r3, [sp, #56]	; 0x38
   730bc:	str	sl, [sp, #48]	; 0x30
   730c0:	sub	r4, fp, r3
   730c4:	ldr	sl, [sp, #40]	; 0x28
   730c8:	asr	r4, r4, #2
   730cc:	add	r3, r4, r4, lsl #1
   730d0:	ldr	r0, [sl, #44]	; 0x2c
   730d4:	add	r3, r3, r3, lsl #4
   730d8:	add	r3, r3, r3, lsl #8
   730dc:	add	r3, r3, r3, lsl #16
   730e0:	add	r4, r4, r3, lsl #2
   730e4:	b	6978c <fputs@plt+0x58678>
   730e8:	ldr	r3, [sp, #56]	; 0x38
   730ec:	str	sl, [sp, #48]	; 0x30
   730f0:	sub	r4, fp, r3
   730f4:	ldr	sl, [sp, #40]	; 0x28
   730f8:	asr	r4, r4, #2
   730fc:	add	r3, r4, r4, lsl #1
   73100:	ldr	r0, [sl, #44]	; 0x2c
   73104:	add	r3, r3, r3, lsl #4
   73108:	add	r3, r3, r3, lsl #8
   7310c:	add	r3, r3, r3, lsl #16
   73110:	add	r4, r4, r3, lsl #2
   73114:	b	6978c <fputs@plt+0x58678>
   73118:	str	sl, [sp, #48]	; 0x30
   7311c:	ldr	sl, [sp, #40]	; 0x28
   73120:	b	72800 <fputs@plt+0x616ec>
   73124:	cmp	r2, #0
   73128:	str	r0, [sp, #32]
   7312c:	ldr	r4, [sp, #128]	; 0x80
   73130:	bgt	6f740 <fputs@plt+0x5e62c>
   73134:	b	71a14 <fputs@plt+0x60900>
   73138:	ldr	r3, [sp, #32]
   7313c:	mov	r1, r0
   73140:	sub	r2, r3, #1
   73144:	ldr	r0, [sp, #28]
   73148:	bl	19d44 <fputs@plt+0x8c30>
   7314c:	ldr	r3, [sp, #40]	; 0x28
   73150:	ldr	r2, [r4, #8]
   73154:	add	r1, r3, #44	; 0x2c
   73158:	add	r2, r2, #8
   7315c:	mov	r5, r0
   73160:	str	r0, [sp, #32]
   73164:	mov	r0, r3
   73168:	bl	25f20 <fputs@plt+0x14e0c>
   7316c:	cmp	r5, #0
   73170:	beq	69cb0 <fputs@plt+0x58b9c>
   73174:	str	sl, [sp, #48]	; 0x30
   73178:	ldr	sl, [sp, #40]	; 0x28
   7317c:	b	6ade0 <fputs@plt+0x59ccc>
   73180:	ldr	r3, [sp, #56]	; 0x38
   73184:	str	sl, [sp, #48]	; 0x30
   73188:	sub	r4, fp, r3
   7318c:	ldr	sl, [sp, #40]	; 0x28
   73190:	asr	r4, r4, #2
   73194:	add	r3, r4, r4, lsl #1
   73198:	ldr	r0, [sl, #44]	; 0x2c
   7319c:	add	r3, r3, r3, lsl #4
   731a0:	add	r3, r3, r3, lsl #8
   731a4:	add	r3, r3, r3, lsl #16
   731a8:	add	r4, r4, r3, lsl #2
   731ac:	b	6978c <fputs@plt+0x58678>
   731b0:	str	sl, [sp, #48]	; 0x30
   731b4:	ldr	sl, [sp, #40]	; 0x28
   731b8:	b	70958 <fputs@plt+0x5f844>
   731bc:	ldr	r3, [r4, #44]	; 0x2c
   731c0:	ldr	r2, [sp, #32]
   731c4:	cmp	r2, r3
   731c8:	blt	713e8 <fputs@plt+0x602d4>
   731cc:	ldr	r2, [r4]
   731d0:	cmp	r3, r2
   731d4:	ble	731ec <fputs@plt+0x620d8>
   731d8:	ldr	r2, [pc, #1620]	; 73834 <fputs@plt+0x62720>
   731dc:	add	r2, pc, r2
   731e0:	ldr	r2, [r2, #244]	; 0xf4
   731e4:	cmp	r2, #0
   731e8:	bne	713e8 <fputs@plt+0x602d4>
   731ec:	ldr	r2, [r4, #8]
   731f0:	add	r3, r7, r3
   731f4:	cmp	r2, r7
   731f8:	str	r3, [r4, #44]	; 0x2c
   731fc:	movge	r3, #0
   73200:	strge	r3, [sp, #32]
   73204:	movlt	r3, #0
   73208:	strlt	r7, [r4, #8]
   7320c:	strlt	r3, [sp, #32]
   73210:	mov	r0, r5
   73214:	asr	r1, r5, #31
   73218:	bl	232d8 <fputs@plt+0x121c4>
   7321c:	subs	r5, r0, #0
   73220:	beq	73e8c <fputs@plt+0x62d78>
   73224:	ldr	r3, [r4, #36]	; 0x24
   73228:	str	r3, [r5, #4]
   7322c:	b	71464 <fputs@plt+0x60350>
   73230:	ldr	r0, [pc, #1536]	; 73838 <fputs@plt+0x62724>
   73234:	bl	35a00 <fputs@plt+0x248ec>
   73238:	mov	r4, #0
   7323c:	mov	r3, #4
   73240:	mov	r5, #0
   73244:	strh	r3, [r9, #8]
   73248:	strd	r4, [r9]
   7324c:	subs	r3, r0, #0
   73250:	str	r3, [sp, #32]
   73254:	beq	69cb0 <fputs@plt+0x58b9c>
   73258:	ldr	r3, [sp, #56]	; 0x38
   7325c:	str	sl, [sp, #48]	; 0x30
   73260:	sub	r4, fp, r3
   73264:	ldr	sl, [sp, #40]	; 0x28
   73268:	asr	r4, r4, #2
   7326c:	add	r3, r4, r4, lsl #1
   73270:	ldr	r0, [sl, #44]	; 0x2c
   73274:	add	r3, r3, r3, lsl #4
   73278:	add	r3, r3, r3, lsl #8
   7327c:	add	r3, r3, r3, lsl #16
   73280:	add	r4, r4, r3, lsl #2
   73284:	b	6978c <fputs@plt+0x58678>
   73288:	lsl	r3, r7, r0
   7328c:	str	r3, [sp, #172]	; 0xac
   73290:	ldr	ip, [sp, #172]	; 0xac
   73294:	sub	r2, r0, #32
   73298:	rsb	r3, r0, #32
   7329c:	orr	r2, ip, r6, lsl r2
   732a0:	orr	r3, r2, r6, lsr r3
   732a4:	str	r3, [sp, #172]	; 0xac
   732a8:	lsl	r3, r6, r0
   732ac:	str	r3, [sp, #168]	; 0xa8
   732b0:	b	72b0c <fputs@plt+0x619f8>
   732b4:	ldr	r3, [r5, #28]
   732b8:	ldr	r0, [sp, #360]	; 0x168
   732bc:	str	sl, [sp, #48]	; 0x30
   732c0:	ldr	sl, [sp, #40]	; 0x28
   732c4:	blx	r3
   732c8:	b	6de40 <fputs@plt+0x5cd2c>
   732cc:	add	r0, r0, #1
   732d0:	add	r1, sp, #360	; 0x168
   732d4:	bl	1d8b0 <fputs@plt+0xc79c>
   732d8:	ldr	r3, [sp, #360]	; 0x168
   732dc:	b	71324 <fputs@plt+0x60210>
   732e0:	ldr	r2, [pc, #1364]	; 7383c <fputs@plt+0x62728>
   732e4:	cmp	r9, #0
   732e8:	str	sl, [sp, #48]	; 0x30
   732ec:	add	r2, pc, r2
   732f0:	ldr	sl, [sp, #40]	; 0x28
   732f4:	ldreq	r2, [pc, #1348]	; 73840 <fputs@plt+0x6272c>
   732f8:	addeq	r2, pc, r2
   732fc:	ldr	r1, [pc, #1344]	; 73844 <fputs@plt+0x62730>
   73300:	mov	r0, sl
   73304:	add	r1, pc, r1
   73308:	bl	42e7c <fputs@plt+0x31d68>
   7330c:	ldr	r3, [sp, #56]	; 0x38
   73310:	ldr	r0, [sl, #44]	; 0x2c
   73314:	sub	r4, fp, r3
   73318:	mov	r3, #1
   7331c:	asr	r4, r4, #2
   73320:	str	r3, [sp, #32]
   73324:	add	r3, r4, r4, lsl r3
   73328:	add	r3, r3, r3, lsl #4
   7332c:	add	r3, r3, r3, lsl #8
   73330:	add	r3, r3, r3, lsl #16
   73334:	add	r4, r4, r3, lsl #2
   73338:	b	6978c <fputs@plt+0x58678>
   7333c:	ldr	r3, [sp, #56]	; 0x38
   73340:	str	sl, [sp, #48]	; 0x30
   73344:	sub	r4, fp, r3
   73348:	mov	r3, #7
   7334c:	asr	r4, r4, #2
   73350:	str	r3, [sp, #32]
   73354:	add	r3, r4, r4, lsl #1
   73358:	ldr	sl, [sp, #40]	; 0x28
   7335c:	add	r3, r3, r3, lsl #4
   73360:	add	r3, r3, r3, lsl #8
   73364:	ldr	r0, [sl, #44]	; 0x2c
   73368:	add	r3, r3, r3, lsl #16
   7336c:	add	r4, r4, r3, lsl #2
   73370:	b	6978c <fputs@plt+0x58678>
   73374:	ldr	r0, [pc, #1228]	; 73848 <fputs@plt+0x62734>
   73378:	str	sl, [sp, #48]	; 0x30
   7337c:	ldr	sl, [sp, #40]	; 0x28
   73380:	bl	35a00 <fputs@plt+0x248ec>
   73384:	str	r0, [sp, #32]
   73388:	b	7161c <fputs@plt+0x60508>
   7338c:	ldrd	r0, [sp, #80]	; 0x50
   73390:	cmp	r0, #1
   73394:	sbcs	r3, r1, #0
   73398:	blt	6f290 <fputs@plt+0x5e17c>
   7339c:	mvn	r2, #0
   733a0:	subs	r0, r2, r0
   733a4:	mvn	r3, #-2147483648	; 0x80000000
   733a8:	sbc	r1, r3, r1
   733ac:	mov	r2, r0
   733b0:	rsbs	r0, r8, #0
   733b4:	mov	r3, r1
   733b8:	rsc	r1, r9, #0
   733bc:	cmp	r2, r0
   733c0:	sbcs	r3, r3, r1
   733c4:	bge	6f290 <fputs@plt+0x5e17c>
   733c8:	b	71d3c <fputs@plt+0x60c28>
   733cc:	ldrd	r0, [sp, #80]	; 0x50
   733d0:	mov	r2, #1
   733d4:	mov	r3, #-2147483648	; 0x80000000
   733d8:	subs	r0, r2, r0
   733dc:	sbc	r1, r3, r1
   733e0:	mov	r2, r0
   733e4:	mov	r0, #1
   733e8:	mov	r3, r1
   733ec:	subs	r0, r0, r8
   733f0:	mov	r1, #0
   733f4:	sbc	r1, r1, r9
   733f8:	cmp	r0, r2
   733fc:	sbcs	r3, r1, r3
   73400:	bge	6f290 <fputs@plt+0x5e17c>
   73404:	b	71d3c <fputs@plt+0x60c28>
   73408:	ldr	r4, [sp, #28]
   7340c:	ldr	r1, [sp, #80]	; 0x50
   73410:	mvn	r2, #0
   73414:	str	r1, [r4, #84]	; 0x54
   73418:	ldr	r1, [sp, #96]	; 0x60
   7341c:	mov	r3, #1
   73420:	str	r1, [r4, #88]	; 0x58
   73424:	ldr	r1, [sp, #128]	; 0x80
   73428:	str	r7, [r4, #24]
   7342c:	str	r1, [r4, #180]	; 0xb4
   73430:	mov	r0, r9
   73434:	mov	r1, r2
   73438:	str	sl, [sp, #48]	; 0x30
   7343c:	ldr	sl, [sp, #40]	; 0x28
   73440:	bl	282d8 <fputs@plt+0x171c4>
   73444:	mov	r3, #1
   73448:	strb	r3, [r4, #67]	; 0x43
   7344c:	ldr	r0, [sp, #28]
   73450:	bl	242c0 <fputs@plt+0x131ac>
   73454:	ldr	r3, [sp, #56]	; 0x38
   73458:	ldr	r0, [sl, #44]	; 0x2c
   7345c:	sub	r4, fp, r3
   73460:	asr	r4, r4, #2
   73464:	add	r3, r4, r4, lsl #1
   73468:	add	r3, r3, r3, lsl #4
   7346c:	add	r3, r3, r3, lsl #8
   73470:	add	r3, r3, r3, lsl #16
   73474:	add	r4, r4, r3, lsl #2
   73478:	b	6978c <fputs@plt+0x58678>
   7347c:	vldr	d8, [pc, #916]	; 73818 <fputs@plt+0x62704>
   73480:	b	71514 <fputs@plt+0x60400>
   73484:	str	r3, [sp, #360]	; 0x168
   73488:	ldrb	r3, [r6, #18]
   7348c:	cmp	r3, #0
   73490:	cmpne	r3, #5
   73494:	beq	73570 <fputs@plt+0x6245c>
   73498:	ldr	r2, [r6]
   7349c:	add	r3, sp, #360	; 0x168
   734a0:	mov	r0, r2
   734a4:	ldr	r2, [r2, #32]
   734a8:	ldr	r1, [r6, #220]	; 0xdc
   734ac:	mov	ip, r2
   734b0:	mov	r2, #0
   734b4:	blx	ip
   734b8:	subs	r3, r0, #0
   734bc:	str	r3, [sp, #32]
   734c0:	bne	6e8e0 <fputs@plt+0x5d7cc>
   734c4:	ldr	r3, [sp, #360]	; 0x168
   734c8:	cmp	r3, #0
   734cc:	bne	73cf8 <fputs@plt+0x62be4>
   734d0:	ldr	r3, [r6, #216]	; 0xd8
   734d4:	cmp	r3, #0
   734d8:	beq	72780 <fputs@plt+0x6166c>
   734dc:	b	72738 <fputs@plt+0x61624>
   734e0:	ldr	r3, [sp, #56]	; 0x38
   734e4:	str	sl, [sp, #48]	; 0x30
   734e8:	sub	r4, fp, r3
   734ec:	ldr	sl, [sp, #40]	; 0x28
   734f0:	asr	r4, r4, #2
   734f4:	add	r3, r4, r4, lsl #1
   734f8:	ldr	r0, [sl, #44]	; 0x2c
   734fc:	add	r3, r3, r3, lsl #4
   73500:	add	r3, r3, r3, lsl #8
   73504:	add	r3, r3, r3, lsl #16
   73508:	add	r4, r4, r3, lsl #2
   7350c:	b	6978c <fputs@plt+0x58678>
   73510:	ldr	r3, [sp, #56]	; 0x38
   73514:	str	sl, [sp, #48]	; 0x30
   73518:	sub	r4, fp, r3
   7351c:	ldr	sl, [sp, #40]	; 0x28
   73520:	asr	r4, r4, #2
   73524:	add	r3, r4, r4, lsl #1
   73528:	ldr	r0, [sl, #44]	; 0x2c
   7352c:	add	r3, r3, r3, lsl #4
   73530:	add	r3, r3, r3, lsl #8
   73534:	add	r3, r3, r3, lsl #16
   73538:	add	r4, r4, r3, lsl #2
   7353c:	b	6978c <fputs@plt+0x58678>
   73540:	ldr	r3, [sp, #56]	; 0x38
   73544:	str	sl, [sp, #48]	; 0x30
   73548:	sub	r4, fp, r3
   7354c:	ldr	sl, [sp, #40]	; 0x28
   73550:	asr	r4, r4, #2
   73554:	add	r3, r4, r4, lsl #1
   73558:	ldr	r0, [sl, #44]	; 0x2c
   7355c:	add	r3, r3, r3, lsl #4
   73560:	add	r3, r3, r3, lsl #8
   73564:	add	r3, r3, r3, lsl #16
   73568:	add	r4, r4, r3, lsl #2
   7356c:	b	6978c <fputs@plt+0x58678>
   73570:	mov	r1, #1
   73574:	mov	r0, r6
   73578:	bl	1e788 <fputs@plt+0xd674>
   7357c:	subs	r3, r0, #0
   73580:	str	r3, [sp, #32]
   73584:	bne	6e8e0 <fputs@plt+0x5d7cc>
   73588:	b	73498 <fputs@plt+0x62384>
   7358c:	ldrd	r4, [sp, #80]	; 0x50
   73590:	mul	r1, r8, r5
   73594:	umull	r2, r3, r8, r4
   73598:	mla	r1, r4, r9, r1
   7359c:	mov	r0, r4
   735a0:	add	r3, r1, r3
   735a4:	b	6f29c <fputs@plt+0x5e188>
   735a8:	ldr	r2, [sp, #28]
   735ac:	ldr	r3, [r1, #24]
   735b0:	mov	r0, r2
   735b4:	str	r3, [r2, #424]	; 0x1a8
   735b8:	bl	1d100 <fputs@plt+0xbfec>
   735bc:	ldr	r9, [sp, #80]	; 0x50
   735c0:	b	71a80 <fputs@plt+0x6096c>
   735c4:	ldr	r3, [pc, #640]	; 7384c <fputs@plt+0x62738>
   735c8:	add	r3, pc, r3
   735cc:	add	r3, r3, r2, lsl #2
   735d0:	ldr	r2, [r3, #620]	; 0x26c
   735d4:	cmp	r2, #0
   735d8:	beq	72e48 <fputs@plt+0x61d34>
   735dc:	ldr	r3, [fp, #16]
   735e0:	cmp	r3, #0
   735e4:	beq	73c0c <fputs@plt+0x62af8>
   735e8:	ldr	r1, [pc, #608]	; 73850 <fputs@plt+0x6273c>
   735ec:	mov	r0, sl
   735f0:	add	r1, pc, r1
   735f4:	bl	42e7c <fputs@plt+0x31d68>
   735f8:	b	72e64 <fputs@plt+0x61d50>
   735fc:	mov	r4, r3
   73600:	ldr	r3, [sp, #56]	; 0x38
   73604:	str	r4, [sp, #32]
   73608:	sub	r3, fp, r3
   7360c:	str	sl, [sp, #48]	; 0x30
   73610:	asr	r4, r3, #2
   73614:	ldr	sl, [sp, #40]	; 0x28
   73618:	add	r3, r4, r4, lsl #1
   7361c:	add	r3, r3, r3, lsl #4
   73620:	ldr	r0, [sl, #44]	; 0x2c
   73624:	add	r3, r3, r3, lsl #8
   73628:	add	r3, r3, r3, lsl #16
   7362c:	add	r4, r4, r3, lsl #2
   73630:	b	6978c <fputs@plt+0x58678>
   73634:	ldr	r3, [sp, #56]	; 0x38
   73638:	str	sl, [sp, #48]	; 0x30
   7363c:	sub	r2, fp, r3
   73640:	ldr	sl, [sp, #40]	; 0x28
   73644:	asr	r2, r2, #2
   73648:	mov	r4, r0
   7364c:	add	r3, r2, r2, lsl #1
   73650:	str	r0, [sl, #80]	; 0x50
   73654:	add	r3, r3, r3, lsl #4
   73658:	add	r3, r3, r3, lsl #8
   7365c:	add	r3, r3, r3, lsl #16
   73660:	add	r3, r2, r3, lsl #2
   73664:	str	r3, [sl, #76]	; 0x4c
   73668:	b	69814 <fputs@plt+0x58700>
   7366c:	ldrb	r3, [r7, #17]
   73670:	cmp	r3, #0
   73674:	beq	73afc <fputs@plt+0x629e8>
   73678:	ldm	r5, {r1, r3}
   7367c:	ldr	r2, [r3, #12]
   73680:	str	r1, [r3, #4]
   73684:	ldr	r3, [r2, #56]	; 0x38
   73688:	ldr	r3, [r3, #52]	; 0x34
   7368c:	rev	r3, r3
   73690:	cmp	r6, r3
   73694:	str	r3, [sp, #128]	; 0x80
   73698:	beq	73ac0 <fputs@plt+0x629ac>
   7369c:	ldr	r3, [sp, #288]	; 0x120
   736a0:	cmp	r3, #0
   736a4:	beq	736b0 <fputs@plt+0x6259c>
   736a8:	ldr	r0, [r3, #72]	; 0x48
   736ac:	bl	4a50c <fputs@plt+0x393f8>
   736b0:	add	r4, sp, #360	; 0x168
   736b4:	mov	r3, #0
   736b8:	mov	r2, r4
   736bc:	ldr	r1, [sp, #128]	; 0x80
   736c0:	mov	r0, r7
   736c4:	bl	4a4a0 <fputs@plt+0x3938c>
   736c8:	cmp	r0, #0
   736cc:	mov	r3, r0
   736d0:	str	r0, [sp, #32]
   736d4:	str	r0, [sp, #256]	; 0x100
   736d8:	beq	73880 <fputs@plt+0x6276c>
   736dc:	str	sl, [sp, #48]	; 0x30
   736e0:	ldr	sl, [sp, #40]	; 0x28
   736e4:	ldr	r3, [sp, #56]	; 0x38
   736e8:	mov	r2, #0
   736ec:	sub	r4, fp, r3
   736f0:	mov	r3, #0
   736f4:	asr	r4, r4, #2
   736f8:	strd	r2, [r9]
   736fc:	add	r3, r4, r4, lsl #1
   73700:	mov	r2, #4
   73704:	strh	r2, [r9, #8]
   73708:	add	r3, r3, r3, lsl r2
   7370c:	ldr	r0, [sl, #44]	; 0x2c
   73710:	add	r3, r3, r3, lsl #8
   73714:	add	r3, r3, r3, lsl #16
   73718:	add	r4, r4, r3, lsl #2
   7371c:	b	6978c <fputs@plt+0x58678>
   73720:	ldr	r3, [r4, #8]
   73724:	cmp	r3, #0
   73728:	beq	73744 <fputs@plt+0x62630>
   7372c:	ldrb	r2, [r3, #64]	; 0x40
   73730:	bic	r2, r2, #4
   73734:	strb	r2, [r3, #64]	; 0x40
   73738:	ldr	r3, [r3, #8]
   7373c:	cmp	r3, #0
   73740:	bne	7372c <fputs@plt+0x62618>
   73744:	mov	r3, #0
   73748:	mov	r2, r6
   7374c:	mov	r1, r7
   73750:	mov	r0, r4
   73754:	bl	4dbbc <fputs@plt+0x3caa8>
   73758:	subs	r3, r0, #0
   7375c:	str	r3, [sp, #32]
   73760:	bne	71264 <fputs@plt+0x60150>
   73764:	ldr	r3, [r4, #12]
   73768:	ldr	r0, [r3, #72]	; 0x48
   7376c:	bl	47600 <fputs@plt+0x364ec>
   73770:	ldr	r2, [r4, #12]
   73774:	ldr	r3, [r4, #44]	; 0x2c
   73778:	ldr	r2, [r2, #56]	; 0x38
   7377c:	rev	r3, r3
   73780:	str	r3, [r2, #28]
   73784:	str	r0, [sp, #32]
   73788:	b	729ac <fputs@plt+0x61898>
   7378c:	ldr	r3, [sp, #56]	; 0x38
   73790:	str	sl, [sp, #48]	; 0x30
   73794:	sub	r4, fp, r3
   73798:	ldr	sl, [sp, #40]	; 0x28
   7379c:	asr	r4, r4, #2
   737a0:	add	r3, r4, r4, lsl #1
   737a4:	ldr	r0, [sl, #44]	; 0x2c
   737a8:	add	r3, r3, r3, lsl #4
   737ac:	add	r3, r3, r3, lsl #8
   737b0:	add	r3, r3, r3, lsl #16
   737b4:	add	r4, r4, r3, lsl #2
   737b8:	b	6978c <fputs@plt+0x58678>
   737bc:	ldr	r3, [sp, #136]	; 0x88
   737c0:	add	r3, r3, #20
   737c4:	str	r3, [sp, #152]	; 0x98
   737c8:	b	703dc <fputs@plt+0x5f2c8>
   737cc:	mov	r2, #0
   737d0:	mov	r3, #0
   737d4:	b	6f29c <fputs@plt+0x5e188>
   737d8:	ldr	r3, [sp, #56]	; 0x38
   737dc:	str	sl, [sp, #48]	; 0x30
   737e0:	sub	r4, fp, r3
   737e4:	ldr	sl, [sp, #40]	; 0x28
   737e8:	asr	r4, r4, #2
   737ec:	add	r3, r4, r4, lsl #1
   737f0:	ldr	r0, [sl, #44]	; 0x2c
   737f4:	add	r3, r3, r3, lsl #4
   737f8:	add	r3, r3, r3, lsl #8
   737fc:	add	r3, r3, r3, lsl #16
   73800:	add	r4, r4, r3, lsl #2
   73804:	b	6978c <fputs@plt+0x58678>
   73808:	str	sl, [sp, #48]	; 0x30
   7380c:	ldr	sl, [sp, #40]	; 0x28
   73810:	b	72318 <fputs@plt+0x61204>
   73814:	nop			; (mov r0, r0)
	...
   73820:	andeq	lr, r0, r4, lsl r8
   73824:	andeq	lr, r0, r4, lsr sl
   73828:	andeq	r0, r2, r4, ror #31
   7382c:	ldrdeq	r2, [r2], -ip
   73830:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   73834:	andeq	fp, r3, ip, ror #12
   73838:	andeq	pc, r0, r7, ror fp	; <UNPREDICTABLE>
   7383c:	strdeq	r2, [r2], -r0
   73840:	andeq	r2, r2, ip, ror #5
   73844:	strdeq	r2, [r2], -r8
   73848:	muleq	r1, r5, ip
   7384c:	andeq	r6, r3, r0, ror r0
   73850:	andeq	r2, r2, r4, lsr r0
   73854:	andeq	r6, r3, r0, asr r8
   73858:	stclgt	12, cr12, [ip], {205}	; 0xcd
   7385c:	andeq	r1, r2, ip, lsr #20
   73860:	andeq	r2, r0, r0, ror #8
   73864:	andeq	r1, r2, r8, ror r9
   73868:	andeq	r1, r2, ip, ror #19
   7386c:	andeq	r1, r2, r4, lsr sl
   73870:	andeq	r1, r2, r4, lsl #21
   73874:	andeq	r1, r2, r4, lsl fp
   73878:	andeq	r1, r2, r8, ror #22
   7387c:	andeq	r1, r2, r4, ror #23
   73880:	str	r0, [sp, #4]
   73884:	ldr	r1, [sp, #360]	; 0x168
   73888:	str	r6, [sp]
   7388c:	mov	r2, #1
   73890:	mov	r0, r7
   73894:	bl	4d730 <fputs@plt+0x3c61c>
   73898:	ldr	r3, [sp, #360]	; 0x168
   7389c:	cmp	r3, #0
   738a0:	str	r0, [sp, #32]
   738a4:	str	r0, [sp, #256]	; 0x100
   738a8:	beq	738bc <fputs@plt+0x627a8>
   738ac:	ldr	r0, [r3, #72]	; 0x48
   738b0:	bl	4a50c <fputs@plt+0x393f8>
   738b4:	ldr	r3, [sp, #256]	; 0x100
   738b8:	str	r3, [sp, #32]
   738bc:	ldr	r3, [sp, #32]
   738c0:	cmp	r3, #0
   738c4:	bne	736dc <fputs@plt+0x625c8>
   738c8:	mov	r2, r4
   738cc:	ldr	r1, [sp, #128]	; 0x80
   738d0:	mov	r0, r7
   738d4:	str	r3, [sp, #360]	; 0x168
   738d8:	bl	4a4a0 <fputs@plt+0x3938c>
   738dc:	ldr	r3, [sp, #360]	; 0x168
   738e0:	cmp	r0, #0
   738e4:	str	r0, [sp, #256]	; 0x100
   738e8:	beq	73aa4 <fputs@plt+0x62990>
   738ec:	cmp	r3, #0
   738f0:	beq	73a94 <fputs@plt+0x62980>
   738f4:	ldr	r0, [r3, #72]	; 0x48
   738f8:	bl	4a50c <fputs@plt+0x393f8>
   738fc:	ldr	r3, [sp, #256]	; 0x100
   73900:	cmp	r3, #0
   73904:	str	r3, [sp, #32]
   73908:	bne	736dc <fputs@plt+0x625c8>
   7390c:	ldr	r1, [sp, #128]	; 0x80
   73910:	mov	r2, r1
   73914:	asr	r3, r1, #31
   73918:	mov	r8, r1
   7391c:	strd	r2, [sp, #32]
   73920:	ldr	r3, [pc, #-212]	; 73854 <fputs@plt+0x62740>
   73924:	ldr	r2, [sp, #128]	; 0x80
   73928:	add	r3, pc, r3
   7392c:	ldr	r1, [r7, #32]
   73930:	ldr	r0, [r3, #272]	; 0x110
   73934:	sub	r6, r2, #1
   73938:	bl	8e30c <fputs@plt+0x7d1f8>
   7393c:	str	r8, [sp, #128]	; 0x80
   73940:	mov	r2, #0
   73944:	mov	r8, r5
   73948:	add	r3, r0, #1
   7394c:	mov	r5, r3
   73950:	b	73958 <fputs@plt+0x62844>
   73954:	sub	r6, r6, #1
   73958:	cmp	r6, r5
   7395c:	beq	73954 <fputs@plt+0x62840>
   73960:	cmp	r6, #1
   73964:	movls	r1, r2
   73968:	bls	739a4 <fputs@plt+0x62890>
   7396c:	ldr	r3, [pc, #-284]	; 73858 <fputs@plt+0x62744>
   73970:	ldr	r4, [r7, #36]	; 0x24
   73974:	sub	r0, r6, #2
   73978:	str	r2, [sp, #136]	; 0x88
   7397c:	umull	r3, r4, r3, r4
   73980:	lsr	r4, r4, #2
   73984:	add	r4, r4, #1
   73988:	mov	r1, r4
   7398c:	bl	8e30c <fputs@plt+0x7d1f8>
   73990:	ldr	r2, [sp, #136]	; 0x88
   73994:	mul	r0, r4, r0
   73998:	add	r1, r0, #2
   7399c:	cmp	r1, r5
   739a0:	addeq	r1, r0, #3
   739a4:	cmp	r6, r1
   739a8:	beq	73954 <fputs@plt+0x62840>
   739ac:	mov	r5, r8
   739b0:	mov	r0, r5
   739b4:	mov	r2, r6
   739b8:	mov	r1, #4
   739bc:	ldr	r8, [sp, #128]	; 0x80
   739c0:	bl	4ca98 <fputs@plt+0x3b984>
   739c4:	ldrd	r4, [sp, #32]
   739c8:	mov	r3, #4
   739cc:	strh	r3, [r9, #8]
   739d0:	strd	r4, [r9]
   739d4:	subs	r3, r0, #0
   739d8:	str	r3, [sp, #32]
   739dc:	bne	73a64 <fputs@plt+0x62950>
   739e0:	cmp	r8, #0
   739e4:	beq	69cb0 <fputs@plt+0x58b9c>
   739e8:	ldr	r3, [sp, #28]
   739ec:	ldr	r2, [sp, #96]	; 0x60
   739f0:	ldr	r1, [fp, #4]
   739f4:	ldr	r3, [r3, #16]
   739f8:	add	r3, r3, r2
   739fc:	ldr	ip, [r3, #12]
   73a00:	ldr	r3, [ip, #16]
   73a04:	cmp	r3, #0
   73a08:	beq	73a28 <fputs@plt+0x62914>
   73a0c:	ldr	r2, [r3, #8]
   73a10:	ldr	r3, [r3]
   73a14:	ldr	r0, [r2, #28]
   73a18:	cmp	r0, r8
   73a1c:	streq	r1, [r2, #28]
   73a20:	cmp	r3, #0
   73a24:	bne	73a0c <fputs@plt+0x628f8>
   73a28:	ldr	r3, [ip, #32]
   73a2c:	cmp	r3, #0
   73a30:	beq	73a50 <fputs@plt+0x6293c>
   73a34:	ldr	r2, [r3, #8]
   73a38:	ldr	r3, [r3]
   73a3c:	ldr	r0, [r2, #44]	; 0x2c
   73a40:	cmp	r0, r8
   73a44:	streq	r1, [r2, #44]	; 0x2c
   73a48:	cmp	r3, #0
   73a4c:	bne	73a34 <fputs@plt+0x62920>
   73a50:	ldr	r3, [sp, #80]	; 0x50
   73a54:	add	r3, r3, #1
   73a58:	uxtb	r3, r3
   73a5c:	str	r3, [sp, #68]	; 0x44
   73a60:	b	69cb0 <fputs@plt+0x58b9c>
   73a64:	ldr	r3, [sp, #56]	; 0x38
   73a68:	str	sl, [sp, #48]	; 0x30
   73a6c:	sub	r4, fp, r3
   73a70:	ldr	sl, [sp, #40]	; 0x28
   73a74:	asr	r4, r4, #2
   73a78:	add	r3, r4, r4, lsl #1
   73a7c:	ldr	r0, [sl, #44]	; 0x2c
   73a80:	add	r3, r3, r3, lsl #4
   73a84:	add	r3, r3, r3, lsl #8
   73a88:	add	r3, r3, r3, lsl #16
   73a8c:	add	r4, r4, r3, lsl #2
   73a90:	b	6978c <fputs@plt+0x58678>
   73a94:	str	sl, [sp, #48]	; 0x30
   73a98:	str	r0, [sp, #32]
   73a9c:	ldr	sl, [sp, #40]	; 0x28
   73aa0:	b	736e4 <fputs@plt+0x625d0>
   73aa4:	mov	r0, r3
   73aa8:	add	r1, sp, #256	; 0x100
   73aac:	bl	4e3a0 <fputs@plt+0x3d28c>
   73ab0:	ldr	r3, [sp, #360]	; 0x168
   73ab4:	cmp	r3, #0
   73ab8:	bne	738f4 <fputs@plt+0x627e0>
   73abc:	b	738fc <fputs@plt+0x627e8>
   73ac0:	add	r1, sp, #256	; 0x100
   73ac4:	ldr	r0, [sp, #288]	; 0x120
   73ac8:	bl	4e3a0 <fputs@plt+0x3d28c>
   73acc:	ldr	r3, [sp, #288]	; 0x120
   73ad0:	cmp	r3, #0
   73ad4:	beq	73ae0 <fputs@plt+0x629cc>
   73ad8:	ldr	r0, [r3, #72]	; 0x48
   73adc:	bl	4a50c <fputs@plt+0x393f8>
   73ae0:	ldr	r8, [sp, #256]	; 0x100
   73ae4:	cmp	r8, #0
   73ae8:	bne	73b70 <fputs@plt+0x62a5c>
   73aec:	mov	r2, #0
   73af0:	mov	r3, #0
   73af4:	strd	r2, [sp, #32]
   73af8:	b	73920 <fputs@plt+0x6280c>
   73afc:	add	r1, sp, #256	; 0x100
   73b00:	ldr	r0, [sp, #288]	; 0x120
   73b04:	bl	4e3a0 <fputs@plt+0x3d28c>
   73b08:	ldr	r3, [sp, #288]	; 0x120
   73b0c:	cmp	r3, #0
   73b10:	beq	73bb8 <fputs@plt+0x62aa4>
   73b14:	ldr	r0, [r3, #72]	; 0x48
   73b18:	bl	4a50c <fputs@plt+0x393f8>
   73b1c:	ldr	r3, [sp, #256]	; 0x100
   73b20:	mov	r0, #0
   73b24:	mov	r1, #0
   73b28:	str	r3, [sp, #32]
   73b2c:	cmp	r3, #0
   73b30:	mov	r3, #4
   73b34:	strd	r0, [r9]
   73b38:	strh	r3, [r9, #8]
   73b3c:	beq	69cb0 <fputs@plt+0x58b9c>
   73b40:	ldr	r3, [sp, #56]	; 0x38
   73b44:	str	sl, [sp, #48]	; 0x30
   73b48:	sub	r4, fp, r3
   73b4c:	ldr	sl, [sp, #40]	; 0x28
   73b50:	asr	r4, r4, #2
   73b54:	add	r3, r4, r4, lsl #1
   73b58:	ldr	r0, [sl, #44]	; 0x2c
   73b5c:	add	r3, r3, r3, lsl #4
   73b60:	add	r3, r3, r3, lsl #8
   73b64:	add	r3, r3, r3, lsl #16
   73b68:	add	r4, r4, r3, lsl #2
   73b6c:	b	6978c <fputs@plt+0x58678>
   73b70:	ldr	r3, [sp, #56]	; 0x38
   73b74:	mov	r2, #0
   73b78:	sub	r4, fp, r3
   73b7c:	mov	r3, #0
   73b80:	asr	r4, r4, #2
   73b84:	strd	r2, [r9]
   73b88:	add	r1, r4, r4, lsl #1
   73b8c:	str	sl, [sp, #48]	; 0x30
   73b90:	add	r3, r1, r1, lsl #4
   73b94:	ldr	sl, [sp, #40]	; 0x28
   73b98:	add	r3, r3, r3, lsl #8
   73b9c:	mov	r2, #4
   73ba0:	add	r3, r3, r3, lsl #16
   73ba4:	str	r8, [sp, #32]
   73ba8:	strh	r2, [r9, #8]
   73bac:	ldr	r0, [sl, #44]	; 0x2c
   73bb0:	add	r4, r4, r3, lsl #2
   73bb4:	b	6978c <fputs@plt+0x58678>
   73bb8:	ldr	r3, [sp, #256]	; 0x100
   73bbc:	mov	r0, #0
   73bc0:	mov	r1, #0
   73bc4:	str	r3, [sp, #32]
   73bc8:	cmp	r3, #0
   73bcc:	mov	r3, #4
   73bd0:	strd	r0, [r9]
   73bd4:	strh	r3, [r9, #8]
   73bd8:	beq	69cb0 <fputs@plt+0x58b9c>
   73bdc:	ldr	r3, [sp, #56]	; 0x38
   73be0:	str	sl, [sp, #48]	; 0x30
   73be4:	sub	r4, fp, r3
   73be8:	ldr	sl, [sp, #40]	; 0x28
   73bec:	asr	r4, r4, #2
   73bf0:	add	r3, r4, r4, lsl #1
   73bf4:	ldr	r0, [sl, #44]	; 0x2c
   73bf8:	add	r3, r3, r3, lsl #4
   73bfc:	add	r3, r3, r3, lsl #8
   73c00:	add	r3, r3, r3, lsl #16
   73c04:	add	r4, r4, r3, lsl #2
   73c08:	b	6978c <fputs@plt+0x58678>
   73c0c:	ldr	r1, [pc, #-952]	; 7385c <fputs@plt+0x62748>
   73c10:	mov	r0, sl
   73c14:	add	r1, pc, r1
   73c18:	bl	42e7c <fputs@plt+0x31d68>
   73c1c:	b	72e64 <fputs@plt+0x61d50>
   73c20:	ldr	r3, [sp, #56]	; 0x38
   73c24:	mov	r2, #0
   73c28:	sub	r4, fp, r3
   73c2c:	mov	r3, #0
   73c30:	asr	r4, r4, #2
   73c34:	strd	r2, [r9]
   73c38:	add	r3, r4, r4, lsl #1
   73c3c:	mov	r2, #4
   73c40:	str	sl, [sp, #48]	; 0x30
   73c44:	add	r3, r3, r3, lsl r2
   73c48:	ldr	sl, [sp, #40]	; 0x28
   73c4c:	add	r3, r3, r3, lsl #8
   73c50:	strh	r2, [r9, #8]
   73c54:	add	r3, r3, r3, lsl #16
   73c58:	ldr	r0, [sl, #44]	; 0x2c
   73c5c:	add	r4, r4, r3, lsl #2
   73c60:	b	6978c <fputs@plt+0x58678>
   73c64:	ldr	r0, [sp, #304]	; 0x130
   73c68:	sub	r3, ip, r3
   73c6c:	add	r0, r0, r3
   73c70:	add	r2, sp, #360	; 0x168
   73c74:	bl	1b9bc <fputs@plt+0xa8a8>
   73c78:	ldrh	r2, [r5, #8]
   73c7c:	ldr	r3, [pc, #-1060]	; 73860 <fputs@plt+0x6274c>
   73c80:	add	r1, sp, #360	; 0x168
   73c84:	and	r3, r3, r2
   73c88:	cmp	r3, #0
   73c8c:	ldrd	r6, [r1]
   73c90:	bne	73ca0 <fputs@plt+0x62b8c>
   73c94:	ldr	r3, [sp, #312]	; 0x138
   73c98:	cmp	r3, #0
   73c9c:	beq	69c68 <fputs@plt+0x58b54>
   73ca0:	mov	r0, r5
   73ca4:	bl	22434 <fputs@plt+0x11320>
   73ca8:	b	69c68 <fputs@plt+0x58b54>
   73cac:	add	r1, sp, #256	; 0x100
   73cb0:	bl	1d8b0 <fputs@plt+0xc79c>
   73cb4:	ldr	r1, [sp, #256]	; 0x100
   73cb8:	b	69be4 <fputs@plt+0x58ad0>
   73cbc:	add	r2, r3, #60	; 0x3c
   73cc0:	mov	r3, r4
   73cc4:	b	725d0 <fputs@plt+0x614bc>
   73cc8:	ldr	r3, [sp, #56]	; 0x38
   73ccc:	str	sl, [sp, #48]	; 0x30
   73cd0:	sub	r4, fp, r3
   73cd4:	ldr	sl, [sp, #40]	; 0x28
   73cd8:	asr	r4, r4, #2
   73cdc:	add	r3, r4, r4, lsl #1
   73ce0:	ldr	r0, [sl, #44]	; 0x2c
   73ce4:	add	r3, r3, r3, lsl #4
   73ce8:	add	r3, r3, r3, lsl #8
   73cec:	add	r3, r3, r3, lsl #16
   73cf0:	add	r4, r4, r3, lsl #2
   73cf4:	b	6978c <fputs@plt+0x58678>
   73cf8:	mov	r0, r6
   73cfc:	bl	270a0 <fputs@plt+0x15f8c>
   73d00:	subs	r3, r0, #0
   73d04:	str	r3, [sp, #32]
   73d08:	beq	734d0 <fputs@plt+0x623bc>
   73d0c:	b	6e8e0 <fputs@plt+0x5d7cc>
   73d10:	ldr	r3, [sp, #56]	; 0x38
   73d14:	str	sl, [sp, #48]	; 0x30
   73d18:	sub	r2, fp, r3
   73d1c:	ldr	sl, [sp, #40]	; 0x28
   73d20:	asr	r2, r2, #2
   73d24:	mov	r4, r0
   73d28:	add	r3, r2, r2, lsl #1
   73d2c:	add	r3, r3, r3, lsl #4
   73d30:	add	r3, r3, r3, lsl #8
   73d34:	add	r3, r3, r3, lsl #16
   73d38:	add	r3, r2, r3, lsl #2
   73d3c:	str	r3, [sl, #76]	; 0x4c
   73d40:	ldr	r3, [sp, #28]
   73d44:	strb	r8, [r3, #67]	; 0x43
   73d48:	str	r0, [sl, #80]	; 0x50
   73d4c:	b	69814 <fputs@plt+0x58700>
   73d50:	ldr	r3, [sp, #56]	; 0x38
   73d54:	str	r4, [sp, #32]
   73d58:	sub	r3, fp, r3
   73d5c:	str	sl, [sp, #48]	; 0x30
   73d60:	asr	r4, r3, #2
   73d64:	ldr	sl, [sp, #40]	; 0x28
   73d68:	add	r3, r4, r4, lsl #1
   73d6c:	add	r3, r3, r3, lsl #4
   73d70:	ldr	r0, [sl, #44]	; 0x2c
   73d74:	add	r3, r3, r3, lsl #8
   73d78:	add	r3, r3, r3, lsl #16
   73d7c:	add	r4, r4, r3, lsl #2
   73d80:	b	6978c <fputs@plt+0x58678>
   73d84:	ldr	r3, [sp, #56]	; 0x38
   73d88:	str	sl, [sp, #48]	; 0x30
   73d8c:	sub	r4, fp, r3
   73d90:	ldr	sl, [sp, #40]	; 0x28
   73d94:	asr	r4, r4, #2
   73d98:	add	r3, r4, r4, lsl #1
   73d9c:	ldr	r0, [sl, #44]	; 0x2c
   73da0:	add	r3, r3, r3, lsl #4
   73da4:	add	r3, r3, r3, lsl #8
   73da8:	add	r3, r3, r3, lsl #16
   73dac:	add	r4, r4, r3, lsl #2
   73db0:	b	6978c <fputs@plt+0x58678>
   73db4:	mov	r9, #1
   73db8:	b	6f70c <fputs@plt+0x5e5f8>
   73dbc:	str	sl, [sp, #48]	; 0x30
   73dc0:	ldr	sl, [sp, #40]	; 0x28
   73dc4:	b	7344c <fputs@plt+0x62338>
   73dc8:	add	r3, sp, #368	; 0x170
   73dcc:	ldrh	r2, [r3]
   73dd0:	ldr	r3, [pc, #-1400]	; 73860 <fputs@plt+0x6274c>
   73dd4:	and	r3, r3, r2
   73dd8:	cmp	r3, #0
   73ddc:	bne	73dec <fputs@plt+0x62cd8>
   73de0:	ldr	r3, [sp, #384]	; 0x180
   73de4:	cmp	r3, #0
   73de8:	beq	71610 <fputs@plt+0x604fc>
   73dec:	add	r0, sp, #360	; 0x168
   73df0:	bl	22434 <fputs@plt+0x11320>
   73df4:	b	71610 <fputs@plt+0x604fc>
   73df8:	ldr	r3, [sp, #56]	; 0x38
   73dfc:	str	sl, [sp, #48]	; 0x30
   73e00:	sub	r4, fp, r3
   73e04:	ldr	sl, [sp, #40]	; 0x28
   73e08:	asr	r4, r4, #2
   73e0c:	add	r3, r4, r4, lsl #1
   73e10:	ldr	r0, [sl, #44]	; 0x2c
   73e14:	add	r3, r3, r3, lsl #4
   73e18:	add	r3, r3, r3, lsl #8
   73e1c:	add	r3, r3, r3, lsl #16
   73e20:	add	r4, r4, r3, lsl #2
   73e24:	b	6978c <fputs@plt+0x58678>
   73e28:	ldr	r3, [sp, #56]	; 0x38
   73e2c:	str	sl, [sp, #48]	; 0x30
   73e30:	sub	r4, fp, r3
   73e34:	ldr	sl, [sp, #40]	; 0x28
   73e38:	asr	r4, r4, #2
   73e3c:	str	r0, [sp, #32]
   73e40:	add	r3, r4, r4, lsl #1
   73e44:	ldr	r0, [sl, #44]	; 0x2c
   73e48:	add	r3, r3, r3, lsl #4
   73e4c:	add	r3, r3, r3, lsl #8
   73e50:	add	r3, r3, r3, lsl #16
   73e54:	add	r4, r4, r3, lsl #2
   73e58:	b	6978c <fputs@plt+0x58678>
   73e5c:	ldr	r3, [sp, #56]	; 0x38
   73e60:	str	sl, [sp, #48]	; 0x30
   73e64:	sub	r4, fp, r3
   73e68:	ldr	sl, [sp, #40]	; 0x28
   73e6c:	asr	r4, r4, #2
   73e70:	add	r3, r4, r4, lsl #1
   73e74:	ldr	r0, [sl, #44]	; 0x2c
   73e78:	add	r3, r3, r3, lsl #4
   73e7c:	add	r3, r3, r3, lsl #8
   73e80:	add	r3, r3, r3, lsl #16
   73e84:	add	r4, r4, r3, lsl #2
   73e88:	b	6978c <fputs@plt+0x58678>
   73e8c:	ldr	r3, [sp, #56]	; 0x38
   73e90:	str	sl, [sp, #48]	; 0x30
   73e94:	sub	r4, fp, r3
   73e98:	mov	r3, #7
   73e9c:	asr	r4, r4, #2
   73ea0:	str	r3, [sp, #32]
   73ea4:	add	r3, r4, r4, lsl #1
   73ea8:	ldr	sl, [sp, #40]	; 0x28
   73eac:	add	r3, r3, r3, lsl #4
   73eb0:	add	r3, r3, r3, lsl #8
   73eb4:	ldr	r0, [sl, #44]	; 0x2c
   73eb8:	add	r3, r3, r3, lsl #16
   73ebc:	add	r4, r4, r3, lsl #2
   73ec0:	b	6978c <fputs@plt+0x58678>
   73ec4:	cmp	r3, #12
   73ec8:	bgt	740a0 <fputs@plt+0x62f8c>
   73ecc:	mov	r3, #7
   73ed0:	str	r3, [sp, #32]
   73ed4:	b	6d6d0 <fputs@plt+0x5c5bc>
   73ed8:	cmp	r8, #0
   73edc:	beq	7438c <fputs@plt+0x63278>
   73ee0:	ldr	r3, [sp, #28]
   73ee4:	ldrb	r3, [r3, #69]	; 0x45
   73ee8:	cmp	r3, #0
   73eec:	bne	70d58 <fputs@plt+0x5fc44>
   73ef0:	ldr	r3, [sp, #28]
   73ef4:	ldrsb	r3, [r3, #72]	; 0x48
   73ef8:	cmp	r3, #0
   73efc:	blt	74304 <fputs@plt+0x631f0>
   73f00:	ands	r3, r3, #255	; 0xff
   73f04:	movne	r2, #1
   73f08:	moveq	r2, #0
   73f0c:	ldr	r1, [r5, #4]
   73f10:	ldr	ip, [r5]
   73f14:	ldrh	r0, [r1, #22]
   73f18:	str	ip, [r1, #4]
   73f1c:	tst	r0, #2
   73f20:	beq	74218 <fputs@plt+0x63104>
   73f24:	ldrb	r0, [r1, #17]
   73f28:	cmp	r2, r0
   73f2c:	beq	74218 <fputs@plt+0x63104>
   73f30:	ldr	r2, [pc, #-1748]	; 73864 <fputs@plt+0x62750>
   73f34:	mov	r1, r4
   73f38:	add	r2, pc, r2
   73f3c:	ldr	r0, [sp, #28]
   73f40:	bl	13cf8 <fputs@plt+0x2be4>
   73f44:	subs	r3, r0, #0
   73f48:	str	r3, [sp, #32]
   73f4c:	bne	6cb94 <fputs@plt+0x5ba80>
   73f50:	ldr	r2, [pc, #-1776]	; 73868 <fputs@plt+0x62754>
   73f54:	mov	r1, r4
   73f58:	add	r2, pc, r2
   73f5c:	ldr	r0, [sp, #28]
   73f60:	bl	13cf8 <fputs@plt+0x2be4>
   73f64:	subs	r3, r0, #0
   73f68:	str	r3, [sp, #32]
   73f6c:	bne	6cb94 <fputs@plt+0x5ba80>
   73f70:	ldr	r2, [pc, #-1804]	; 7386c <fputs@plt+0x62758>
   73f74:	mov	r1, r4
   73f78:	add	r2, pc, r2
   73f7c:	ldr	r0, [sp, #28]
   73f80:	bl	13cf8 <fputs@plt+0x2be4>
   73f84:	subs	r3, r0, #0
   73f88:	str	r3, [sp, #32]
   73f8c:	bne	6cb94 <fputs@plt+0x5ba80>
   73f90:	ldr	r8, [sp, #28]
   73f94:	ldr	r2, [pc, #-1836]	; 73870 <fputs@plt+0x6275c>
   73f98:	mov	r1, r4
   73f9c:	ldr	r3, [r8, #24]
   73fa0:	add	r2, pc, r2
   73fa4:	orr	r3, r3, #134217728	; 0x8000000
   73fa8:	str	r3, [r8, #24]
   73fac:	mov	r0, r8
   73fb0:	bl	13cf8 <fputs@plt+0x2be4>
   73fb4:	ldr	r3, [r8, #24]
   73fb8:	bic	r3, r3, #134217728	; 0x8000000
   73fbc:	str	r3, [r8, #24]
   73fc0:	subs	r3, r0, #0
   73fc4:	str	r3, [sp, #32]
   73fc8:	bne	6cb94 <fputs@plt+0x5ba80>
   73fcc:	ldr	r2, [pc, #-1888]	; 73874 <fputs@plt+0x62760>
   73fd0:	mov	r1, r4
   73fd4:	add	r2, pc, r2
   73fd8:	ldr	r0, [sp, #28]
   73fdc:	bl	13cf8 <fputs@plt+0x2be4>
   73fe0:	subs	r3, r0, #0
   73fe4:	str	r3, [sp, #32]
   73fe8:	bne	6cb94 <fputs@plt+0x5ba80>
   73fec:	ldr	r2, [pc, #-1916]	; 73878 <fputs@plt+0x62764>
   73ff0:	mov	r1, r4
   73ff4:	add	r2, pc, r2
   73ff8:	ldr	r0, [sp, #28]
   73ffc:	bl	13cf8 <fputs@plt+0x2be4>
   74000:	subs	r3, r0, #0
   74004:	str	r3, [sp, #32]
   74008:	bne	6cb94 <fputs@plt+0x5ba80>
   7400c:	ldr	r2, [pc, #-1944]	; 7387c <fputs@plt+0x62768>
   74010:	mov	r1, r4
   74014:	add	r2, pc, r2
   74018:	ldr	r0, [sp, #28]
   7401c:	bl	8d4d4 <fputs@plt+0x7c3c0>
   74020:	subs	r3, r0, #0
   74024:	str	r3, [sp, #32]
   74028:	bne	6cb94 <fputs@plt+0x5ba80>
   7402c:	ldr	r3, [sp, #116]	; 0x74
   74030:	mov	r2, #1
   74034:	mov	r1, r2
   74038:	add	r4, r3, #12
   7403c:	ldm	r9, {r0, r3}
   74040:	cmp	r1, #15
   74044:	str	r0, [r3, #4]
   74048:	ldrne	r0, [r3, #12]
   7404c:	ldreq	r3, [r3]
   74050:	addne	r3, r1, #9
   74054:	ldrne	r0, [r0, #56]	; 0x38
   74058:	ldreq	r0, [r9, #20]
   7405c:	ldreq	r3, [r3, #108]	; 0x6c
   74060:	ldrne	r3, [r0, r3, lsl #2]
   74064:	addeq	r3, r3, r0
   74068:	revne	r3, r3
   7406c:	add	r2, r2, r3
   74070:	mov	r0, r5
   74074:	bl	4ca98 <fputs@plt+0x3b984>
   74078:	subs	r3, r0, #0
   7407c:	str	r3, [sp, #32]
   74080:	bne	6cb94 <fputs@plt+0x5ba80>
   74084:	ldr	r3, [sp, #120]	; 0x78
   74088:	cmp	r4, r3
   7408c:	beq	740d8 <fputs@plt+0x62fc4>
   74090:	ldrb	r1, [r4, #2]
   74094:	ldrb	r2, [r4, #3]
   74098:	add	r4, r4, #2
   7409c:	b	7403c <fputs@plt+0x62f28>
   740a0:	ldr	r3, [sp, #56]	; 0x38
   740a4:	str	sl, [sp, #48]	; 0x30
   740a8:	sub	r4, fp, r3
   740ac:	mov	r3, #7
   740b0:	asr	r4, r4, #2
   740b4:	str	r3, [sp, #32]
   740b8:	add	r3, r4, r4, lsl #1
   740bc:	ldr	sl, [sp, #40]	; 0x28
   740c0:	add	r3, r3, r3, lsl #4
   740c4:	add	r3, r3, r3, lsl #8
   740c8:	ldr	r0, [sl, #44]	; 0x2c
   740cc:	add	r3, r3, r3, lsl #16
   740d0:	add	r4, r4, r3, lsl #2
   740d4:	b	6978c <fputs@plt+0x58678>
   740d8:	ldm	r9, {r0, r3}
   740dc:	ldr	r2, [r5, #4]
   740e0:	ldr	r1, [r3]
   740e4:	str	r0, [r3, #4]
   740e8:	ldr	r3, [r5]
   740ec:	ldr	ip, [r1, #64]	; 0x40
   740f0:	str	r3, [r2, #4]
   740f4:	ldr	r0, [ip]
   740f8:	cmp	r0, #0
   740fc:	addeq	r4, sp, #360	; 0x168
   74100:	beq	74150 <fputs@plt+0x6303c>
   74104:	ldr	r1, [r2, #32]
   74108:	ldr	lr, [r2, #44]	; 0x2c
   7410c:	ldr	r8, [r0, #40]	; 0x28
   74110:	asr	r3, r1, #31
   74114:	umull	r0, r1, r1, lr
   74118:	mla	r3, lr, r3, r1
   7411c:	strd	r0, [sp, #32]
   74120:	str	r3, [sp, #36]	; 0x24
   74124:	ldrd	r2, [sp, #32]
   74128:	add	r4, sp, #544	; 0x220
   7412c:	mov	r0, ip
   74130:	strd	r2, [r4, #-184]!	; 0xffffff48
   74134:	mov	r1, #11
   74138:	mov	r2, r4
   7413c:	blx	r8
   74140:	cmp	r0, #12
   74144:	cmpne	r0, #0
   74148:	str	r0, [sp, #32]
   7414c:	bne	741c0 <fputs@plt+0x630ac>
   74150:	mov	r2, #48	; 0x30
   74154:	mov	r1, #0
   74158:	mov	r0, r4
   7415c:	bl	10ee0 <memset@plt>
   74160:	ldr	r3, [r5]
   74164:	mvn	r1, #-2147483648	; 0x80000000
   74168:	mov	r8, #1
   7416c:	mov	r0, r4
   74170:	str	r3, [sp, #380]	; 0x17c
   74174:	str	r5, [sp, #384]	; 0x180
   74178:	str	r9, [sp, #364]	; 0x16c
   7417c:	str	r8, [sp, #376]	; 0x178
   74180:	bl	53774 <fputs@plt+0x42660>
   74184:	mov	r0, r4
   74188:	bl	552b0 <fputs@plt+0x4419c>
   7418c:	subs	r3, r0, #0
   74190:	str	r3, [sp, #32]
   74194:	beq	74230 <fputs@plt+0x6311c>
   74198:	ldr	r3, [sp, #364]	; 0x16c
   7419c:	ldr	r3, [r3, #4]
   741a0:	ldr	r0, [r3]
   741a4:	ldrb	r3, [r0, #16]
   741a8:	cmp	r3, #0
   741ac:	bne	741c0 <fputs@plt+0x630ac>
   741b0:	ldrb	r3, [r0, #13]
   741b4:	cmp	r3, #0
   741b8:	bne	741c0 <fputs@plt+0x630ac>
   741bc:	bl	1e2fc <fputs@plt+0xd1e8>
   741c0:	ldr	r4, [sp, #28]
   741c4:	ldr	r1, [sp, #80]	; 0x50
   741c8:	mvn	r2, #0
   741cc:	str	r1, [r4, #84]	; 0x54
   741d0:	ldr	r1, [sp, #96]	; 0x60
   741d4:	mov	r3, #1
   741d8:	str	r1, [r4, #88]	; 0x58
   741dc:	ldr	r1, [sp, #128]	; 0x80
   741e0:	str	r7, [r4, #24]
   741e4:	str	r1, [r4, #180]	; 0xb4
   741e8:	mov	r0, r9
   741ec:	mov	r1, r2
   741f0:	bl	282d8 <fputs@plt+0x171c4>
   741f4:	mov	r3, #1
   741f8:	cmp	r6, #0
   741fc:	strb	r3, [r4, #67]	; 0x43
   74200:	bne	6cbd8 <fputs@plt+0x5bac4>
   74204:	ldr	r0, [sp, #28]
   74208:	str	sl, [sp, #48]	; 0x30
   7420c:	ldr	sl, [sp, #40]	; 0x28
   74210:	bl	242c0 <fputs@plt+0x131ac>
   74214:	b	6cc08 <fputs@plt+0x5baf4>
   74218:	sub	r3, r3, #2
   7421c:	clz	r3, r3
   74220:	lsr	r3, r3, #5
   74224:	strb	r3, [r1, #18]
   74228:	strb	r2, [r1, #17]
   7422c:	b	73f30 <fputs@plt+0x62e1c>
   74230:	ldr	r2, [r9, #4]
   74234:	mov	r0, r5
   74238:	ldrh	r3, [r2, #22]
   7423c:	bic	r3, r3, #2
   74240:	strh	r3, [r2, #22]
   74244:	bl	53734 <fputs@plt+0x42620>
   74248:	subs	r3, r0, #0
   7424c:	str	r3, [sp, #32]
   74250:	bne	6cb94 <fputs@plt+0x5ba80>
   74254:	ldr	r1, [r5, #4]
   74258:	ldr	r2, [r5]
   7425c:	ldrb	r3, [r1, #17]
   74260:	str	r2, [r1, #4]
   74264:	cmp	r3, #0
   74268:	moveq	r8, r3
   7426c:	beq	74280 <fputs@plt+0x6316c>
   74270:	ldrb	r3, [r1, #18]
   74274:	cmp	r3, #0
   74278:	moveq	r3, r8
   7427c:	movne	r3, #2
   74280:	ldr	r2, [r9, #4]
   74284:	ldr	ip, [r9]
   74288:	ldrh	r0, [r2, #22]
   7428c:	str	ip, [r2, #4]
   74290:	tst	r0, #2
   74294:	beq	743b0 <fputs@plt+0x6329c>
   74298:	ldrb	r0, [r2, #17]
   7429c:	cmp	r8, r0
   742a0:	beq	743b0 <fputs@plt+0x6329c>
   742a4:	ldr	r2, [sp, #136]	; 0x88
   742a8:	ldr	r1, [r1, #32]
   742ac:	mov	r3, #1
   742b0:	mov	r0, r9
   742b4:	bl	282d8 <fputs@plt+0x171c4>
   742b8:	ldr	r4, [sp, #28]
   742bc:	ldr	r1, [sp, #80]	; 0x50
   742c0:	mvn	r2, #0
   742c4:	str	r1, [r4, #84]	; 0x54
   742c8:	ldr	r1, [sp, #96]	; 0x60
   742cc:	mov	r3, #1
   742d0:	str	r1, [r4, #88]	; 0x58
   742d4:	ldr	r1, [sp, #128]	; 0x80
   742d8:	str	r7, [r4, #24]
   742dc:	str	r1, [r4, #180]	; 0xb4
   742e0:	mov	r1, r2
   742e4:	str	r0, [sp, #32]
   742e8:	mov	r0, r9
   742ec:	bl	282d8 <fputs@plt+0x171c4>
   742f0:	mov	r3, #1
   742f4:	cmp	r6, #0
   742f8:	strb	r3, [r4, #67]	; 0x43
   742fc:	beq	6cbec <fputs@plt+0x5bad8>
   74300:	b	6cbd8 <fputs@plt+0x5bac4>
   74304:	ldm	r9, {r1, r2}
   74308:	ldrb	r3, [r2, #17]
   7430c:	str	r1, [r2, #4]
   74310:	cmp	r3, #0
   74314:	moveq	r2, r3
   74318:	beq	73f0c <fputs@plt+0x62df8>
   7431c:	ldrb	r3, [r2, #18]
   74320:	mov	r2, #1
   74324:	cmp	r3, #0
   74328:	moveq	r3, r2
   7432c:	movne	r3, #2
   74330:	b	73f0c <fputs@plt+0x62df8>
   74334:	ldr	r3, [sp, #56]	; 0x38
   74338:	ldr	r0, [sl, #44]	; 0x2c
   7433c:	sub	r4, fp, r3
   74340:	asr	r4, r4, #2
   74344:	add	r3, r4, r4, lsl #1
   74348:	add	r3, r3, r3, lsl #4
   7434c:	add	r3, r3, r3, lsl #8
   74350:	add	r3, r3, r3, lsl #16
   74354:	add	r4, r4, r3, lsl #2
   74358:	b	6978c <fputs@plt+0x58678>
   7435c:	ldr	r3, [sp, #56]	; 0x38
   74360:	str	sl, [sp, #48]	; 0x30
   74364:	sub	r4, fp, r3
   74368:	ldr	sl, [sp, #40]	; 0x28
   7436c:	asr	r4, r4, #2
   74370:	add	r3, r4, r4, lsl #1
   74374:	ldr	r0, [sl, #44]	; 0x2c
   74378:	add	r3, r3, r3, lsl #4
   7437c:	add	r3, r3, r3, lsl #8
   74380:	add	r3, r3, r3, lsl #16
   74384:	add	r4, r4, r3, lsl #2
   74388:	b	6978c <fputs@plt+0x58678>
   7438c:	ldr	r1, [sp, #28]
   74390:	mov	r3, r8
   74394:	ldr	r2, [sp, #136]	; 0x88
   74398:	ldr	r1, [r1, #76]	; 0x4c
   7439c:	mov	r0, r5
   743a0:	bl	282d8 <fputs@plt+0x171c4>
   743a4:	cmp	r0, #0
   743a8:	bne	70d58 <fputs@plt+0x5fc44>
   743ac:	b	73ee0 <fputs@plt+0x62dcc>
   743b0:	sub	r3, r3, #2
   743b4:	clz	r3, r3
   743b8:	lsr	r3, r3, #5
   743bc:	strb	r3, [r2, #18]
   743c0:	strb	r8, [r2, #17]
   743c4:	ldr	r1, [r5, #4]
   743c8:	b	742a4 <fputs@plt+0x63190>
   743cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   743d0:	sub	sp, sp, #308	; 0x134
   743d4:	mov	fp, r0
   743d8:	bl	38980 <fputs@plt+0x2786c>
   743dc:	subs	r3, r0, #0
   743e0:	str	r3, [sp, #16]
   743e4:	bne	74b14 <fputs@plt+0x63a00>
   743e8:	ldrb	r3, [fp, #87]	; 0x57
   743ec:	ldr	r8, [fp]
   743f0:	ldr	r9, [pc, #3460]	; 7517c <fputs@plt+0x64068>
   743f4:	bic	r3, r3, #2
   743f8:	strb	r3, [fp, #87]	; 0x57
   743fc:	ldr	r3, [pc, #3452]	; 75180 <fputs@plt+0x6406c>
   74400:	mov	sl, #51	; 0x33
   74404:	add	r3, pc, r3
   74408:	str	r3, [sp, #40]	; 0x28
   7440c:	ldr	r3, [pc, #3440]	; 75184 <fputs@plt+0x64070>
   74410:	add	r3, pc, r3
   74414:	str	r3, [sp, #44]	; 0x2c
   74418:	ldr	r3, [pc, #3432]	; 75188 <fputs@plt+0x64074>
   7441c:	add	r3, pc, r3
   74420:	str	r3, [sp, #36]	; 0x24
   74424:	ldr	r3, [pc, #3424]	; 7518c <fputs@plt+0x64078>
   74428:	add	r3, pc, r3
   7442c:	str	r3, [sp, #48]	; 0x30
   74430:	ldr	r3, [pc, #3416]	; 75190 <fputs@plt+0x6407c>
   74434:	add	r3, pc, r3
   74438:	str	r3, [sp, #52]	; 0x34
   7443c:	ldr	r3, [fp, #40]	; 0x28
   74440:	cmp	r3, r9
   74444:	beq	74450 <fputs@plt+0x6333c>
   74448:	mov	r0, fp
   7444c:	bl	56bb4 <fputs@plt+0x45aa0>
   74450:	ldr	r4, [fp]
   74454:	ldrb	r3, [r4, #69]	; 0x45
   74458:	cmp	r3, #0
   7445c:	beq	74490 <fputs@plt+0x6337c>
   74460:	mov	r4, #7
   74464:	str	r4, [fp, #80]	; 0x50
   74468:	mov	r3, #0
   7446c:	ldrb	r2, [r8, #69]	; 0x45
   74470:	cmp	r2, #0
   74474:	orrne	r3, r3, #1
   74478:	cmp	r3, #0
   7447c:	bne	74764 <fputs@plt+0x63650>
   74480:	ldr	r0, [r8, #56]	; 0x38
   74484:	and	r0, r0, r4
   74488:	add	sp, sp, #308	; 0x134
   7448c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74490:	ldr	r3, [fp, #76]	; 0x4c
   74494:	cmp	r3, #0
   74498:	ble	74884 <fputs@plt+0x63770>
   7449c:	ldrb	r3, [fp, #89]	; 0x59
   744a0:	tst	r3, #3
   744a4:	beq	74634 <fputs@plt+0x63520>
   744a8:	ldr	r5, [fp, #8]
   744ac:	ldr	r6, [fp]
   744b0:	adds	r7, r5, #40	; 0x28
   744b4:	beq	744c4 <fputs@plt+0x633b0>
   744b8:	mov	r1, #8
   744bc:	mov	r0, r7
   744c0:	bl	22488 <fputs@plt+0x11374>
   744c4:	ldr	r2, [fp, #80]	; 0x50
   744c8:	mov	r3, #0
   744cc:	cmp	r2, #7
   744d0:	str	r3, [fp, #20]
   744d4:	beq	74a7c <fputs@plt+0x63968>
   744d8:	ldrb	lr, [fp, #89]	; 0x59
   744dc:	ldr	r2, [fp, #32]
   744e0:	and	lr, lr, #3
   744e4:	cmp	lr, #1
   744e8:	str	r2, [sp, #20]
   744ec:	beq	74abc <fputs@plt+0x639a8>
   744f0:	ldr	ip, [sp, #20]
   744f4:	str	r3, [sp, #32]
   744f8:	str	r3, [sp, #24]
   744fc:	ldr	r3, [sp, #16]
   74500:	str	r3, [sp, #28]
   74504:	ldr	r3, [fp, #76]	; 0x4c
   74508:	add	r2, r3, r3, lsl #2
   7450c:	lsl	r2, r2, #2
   74510:	b	74534 <fputs@plt+0x63420>
   74514:	cmp	lr, #2
   74518:	bne	7494c <fputs@plt+0x63838>
   7451c:	ldr	r0, [fp, #4]
   74520:	ldrb	r0, [r0, r2]
   74524:	add	r2, r2, #20
   74528:	cmp	r0, #161	; 0xa1
   7452c:	beq	7494c <fputs@plt+0x63838>
   74530:	mov	r3, r1
   74534:	cmp	ip, r3
   74538:	add	r1, r3, #1
   7453c:	bgt	74514 <fputs@plt+0x63400>
   74540:	ldrd	r2, [fp, #128]	; 0x80
   74544:	str	r1, [fp, #76]	; 0x4c
   74548:	mov	r1, #0
   7454c:	cmp	r2, #1
   74550:	sbcs	r3, r3, #0
   74554:	str	r1, [fp, #80]	; 0x50
   74558:	blt	7456c <fputs@plt+0x63458>
   7455c:	add	r2, fp, #168	; 0xa8
   74560:	add	r1, fp, #128	; 0x80
   74564:	mov	r0, r4
   74568:	bl	1fa9c <fputs@plt+0xe988>
   7456c:	ldr	lr, [r4, #20]
   74570:	cmp	lr, #0
   74574:	ble	74cf0 <fputs@plt+0x63bdc>
   74578:	ldr	r5, [sp, #16]
   7457c:	mov	r7, #0
   74580:	mov	r0, r5
   74584:	mov	r2, lr
   74588:	ldr	lr, [r4, #16]
   7458c:	lsl	ip, r5, #4
   74590:	add	r3, lr, ip
   74594:	add	r5, r5, #1
   74598:	ldr	r3, [r3, #4]
   7459c:	cmp	r3, #0
   745a0:	beq	74604 <fputs@plt+0x634f0>
   745a4:	ldr	r1, [r3, #4]
   745a8:	ldr	r6, [r3]
   745ac:	ldr	r3, [r1]
   745b0:	str	r6, [r1, #4]
   745b4:	ldr	r1, [r3, #216]	; 0xd8
   745b8:	cmp	r1, #0
   745bc:	beq	74604 <fputs@plt+0x634f0>
   745c0:	ldr	r6, [r4, #220]	; 0xdc
   745c4:	ldr	r3, [r1, #12]
   745c8:	cmp	r6, #0
   745cc:	str	r7, [r1, #12]
   745d0:	beq	74604 <fputs@plt+0x634f0>
   745d4:	cmp	r3, #0
   745d8:	movle	r1, #0
   745dc:	movgt	r1, #1
   745e0:	cmp	r0, #0
   745e4:	movne	r1, #0
   745e8:	cmp	r1, #0
   745ec:	beq	74604 <fputs@plt+0x634f0>
   745f0:	ldr	r2, [lr, ip]
   745f4:	mov	r1, r4
   745f8:	ldr	r0, [r4, #224]	; 0xe0
   745fc:	blx	r6
   74600:	ldr	r2, [r4, #20]
   74604:	cmp	r5, r2
   74608:	blt	74588 <fputs@plt+0x63474>
   7460c:	cmp	r0, #0
   74610:	mov	r2, r0
   74614:	str	r0, [fp, #80]	; 0x50
   74618:	beq	74b78 <fputs@plt+0x63a64>
   7461c:	ldr	r3, [pc, #2928]	; 75194 <fputs@plt+0x64080>
   74620:	mov	r5, #1
   74624:	sub	r3, r2, r3
   74628:	clz	r3, r3
   7462c:	lsr	r3, r3, #5
   74630:	b	7469c <fputs@plt+0x63588>
   74634:	ldr	r3, [r4, #164]	; 0xa4
   74638:	mov	r0, fp
   7463c:	add	r3, r3, #1
   74640:	str	r3, [r4, #164]	; 0xa4
   74644:	bl	696c0 <fputs@plt+0x585ac>
   74648:	ldr	r3, [r4, #164]	; 0xa4
   7464c:	sub	r3, r3, #1
   74650:	str	r3, [r4, #164]	; 0xa4
   74654:	cmp	r0, #100	; 0x64
   74658:	mov	r5, r0
   7465c:	beq	74688 <fputs@plt+0x63574>
   74660:	ldrd	r2, [fp, #128]	; 0x80
   74664:	cmp	r2, #1
   74668:	sbcs	r3, r3, #0
   7466c:	blt	74680 <fputs@plt+0x6356c>
   74670:	add	r2, fp, #168	; 0xa8
   74674:	add	r1, fp, #128	; 0x80
   74678:	mov	r0, r4
   7467c:	bl	1fa9c <fputs@plt+0xe988>
   74680:	cmp	r5, #101	; 0x65
   74684:	beq	7456c <fputs@plt+0x63458>
   74688:	ldr	r2, [fp, #80]	; 0x50
   7468c:	ldr	r3, [pc, #2816]	; 75194 <fputs@plt+0x64080>
   74690:	sub	r3, r2, r3
   74694:	clz	r3, r3
   74698:	lsr	r3, r3, #5
   7469c:	ldr	r0, [fp]
   746a0:	str	r5, [r4, #52]	; 0x34
   746a4:	ldrb	r1, [r0, #69]	; 0x45
   746a8:	cmp	r1, #0
   746ac:	orrne	r3, r3, #1
   746b0:	cmp	r3, #0
   746b4:	bne	7487c <fputs@plt+0x63768>
   746b8:	ldr	r0, [r0, #56]	; 0x38
   746bc:	and	r0, r0, r2
   746c0:	ldrsb	r3, [fp, #89]	; 0x59
   746c4:	cmp	r0, #7
   746c8:	streq	r0, [fp, #80]	; 0x50
   746cc:	cmp	r3, #0
   746d0:	blt	74910 <fputs@plt+0x637fc>
   746d4:	ldr	r4, [r4, #56]	; 0x38
   746d8:	and	r4, r4, r5
   746dc:	cmp	r4, #17
   746e0:	bne	74938 <fputs@plt+0x63824>
   746e4:	subs	sl, sl, #1
   746e8:	beq	74468 <fputs@plt+0x63354>
   746ec:	mov	r0, fp
   746f0:	ldr	r6, [fp, #76]	; 0x4c
   746f4:	bl	2a78c <fputs@plt+0x19678>
   746f8:	ldr	r5, [fp]
   746fc:	mov	r3, #0
   74700:	add	r2, sp, #92	; 0x5c
   74704:	str	r2, [sp, #4]
   74708:	str	fp, [sp]
   7470c:	str	r3, [sp, #8]
   74710:	mvn	r2, #0
   74714:	mov	r1, r0
   74718:	mov	r0, r5
   7471c:	bl	88f20 <fputs@plt+0x77e0c>
   74720:	subs	r4, r0, #0
   74724:	beq	74774 <fputs@plt+0x63660>
   74728:	cmp	r4, #7
   7472c:	beq	7485c <fputs@plt+0x63748>
   74730:	ldr	r0, [r8, #240]	; 0xf0
   74734:	bl	3263c <fputs@plt+0x21528>
   74738:	ldr	r1, [fp, #44]	; 0x2c
   7473c:	mov	r5, r0
   74740:	mov	r0, r8
   74744:	bl	1d100 <fputs@plt+0xbfec>
   74748:	ldrb	r3, [r8, #69]	; 0x45
   7474c:	cmp	r3, #0
   74750:	beq	74cc8 <fputs@plt+0x63bb4>
   74754:	mov	r2, #0
   74758:	mov	r3, #7
   7475c:	str	r2, [fp, #44]	; 0x2c
   74760:	str	r3, [fp, #80]	; 0x50
   74764:	mov	r0, r8
   74768:	bl	22a88 <fputs@plt+0x11974>
   7476c:	add	sp, sp, #308	; 0x134
   74770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74774:	ldr	r7, [sp, #92]	; 0x5c
   74778:	add	r5, sp, #96	; 0x60
   7477c:	mov	r1, r7
   74780:	mov	r2, #208	; 0xd0
   74784:	mov	r0, r5
   74788:	bl	10f7c <memcpy@plt>
   7478c:	mov	r2, #208	; 0xd0
   74790:	mov	r1, fp
   74794:	mov	r0, r7
   74798:	bl	10f7c <memcpy@plt>
   7479c:	mov	r1, r5
   747a0:	mov	r2, #208	; 0xd0
   747a4:	mov	r0, fp
   747a8:	bl	10f7c <memcpy@plt>
   747ac:	ldr	r2, [fp, #52]	; 0x34
   747b0:	ldr	r3, [r7, #168]	; 0xa8
   747b4:	ldr	ip, [r7, #52]	; 0x34
   747b8:	ldr	r1, [r7, #48]	; 0x30
   747bc:	ldr	r0, [fp, #48]	; 0x30
   747c0:	str	r2, [r7, #52]	; 0x34
   747c4:	ldr	r2, [fp, #168]	; 0xa8
   747c8:	str	ip, [fp, #52]	; 0x34
   747cc:	str	r0, [r7, #48]	; 0x30
   747d0:	str	r1, [fp, #48]	; 0x30
   747d4:	str	r2, [r7, #168]	; 0xa8
   747d8:	str	r3, [fp, #168]	; 0xa8
   747dc:	ldrb	r2, [fp, #89]	; 0x59
   747e0:	ldrb	r3, [r7, #89]	; 0x59
   747e4:	bic	r2, r2, #128	; 0x80
   747e8:	and	r3, r3, #128	; 0x80
   747ec:	orr	r3, r3, r2
   747f0:	strb	r3, [fp, #89]	; 0x59
   747f4:	ldrsh	r3, [r7, #68]	; 0x44
   747f8:	cmp	r3, #0
   747fc:	ble	74830 <fputs@plt+0x6371c>
   74800:	mov	r5, r4
   74804:	ldr	r1, [r7, #60]	; 0x3c
   74808:	ldr	r0, [fp, #60]	; 0x3c
   7480c:	add	r1, r1, r5
   74810:	add	r0, r0, r5
   74814:	bl	22988 <fputs@plt+0x11874>
   74818:	ldrsh	r3, [r7, #68]	; 0x44
   7481c:	add	r4, r4, #1
   74820:	add	r5, r5, #40	; 0x28
   74824:	cmp	r4, r3
   74828:	blt	74804 <fputs@plt+0x636f0>
   7482c:	ldr	r7, [sp, #92]	; 0x5c
   74830:	mov	r3, #0
   74834:	str	r3, [r7, #80]	; 0x50
   74838:	mov	r0, r7
   7483c:	bl	56914 <fputs@plt+0x45800>
   74840:	mov	r0, fp
   74844:	bl	56bb4 <fputs@plt+0x45aa0>
   74848:	cmp	r6, #0
   7484c:	ldrbge	r3, [fp, #87]	; 0x57
   74850:	orrge	r3, r3, #2
   74854:	strbge	r3, [fp, #87]	; 0x57
   74858:	b	7443c <fputs@plt+0x63328>
   7485c:	ldr	r3, [r5, #68]	; 0x44
   74860:	bic	r3, r3, #-16777216	; 0xff000000
   74864:	bic	r3, r3, #255	; 0xff
   74868:	cmp	r3, #0
   7486c:	bne	74730 <fputs@plt+0x6361c>
   74870:	mov	r0, r5
   74874:	bl	1d7c4 <fputs@plt+0xc6b0>
   74878:	b	74730 <fputs@plt+0x6361c>
   7487c:	bl	22a88 <fputs@plt+0x11974>
   74880:	b	746c0 <fputs@plt+0x635ac>
   74884:	ldrb	r2, [fp, #87]	; 0x57
   74888:	tst	r2, #1
   7488c:	bne	74a54 <fputs@plt+0x63940>
   74890:	cmp	r3, #0
   74894:	beq	7449c <fputs@plt+0x63388>
   74898:	ldr	r2, [r4, #152]	; 0x98
   7489c:	ldr	r3, [r4, #188]	; 0xbc
   748a0:	cmp	r2, #0
   748a4:	streq	r2, [r4, #248]	; 0xf8
   748a8:	cmp	r3, #0
   748ac:	beq	748d8 <fputs@plt+0x637c4>
   748b0:	ldrb	r3, [r4, #149]	; 0x95
   748b4:	cmp	r3, #0
   748b8:	bne	748d8 <fputs@plt+0x637c4>
   748bc:	ldr	r3, [fp, #168]	; 0xa8
   748c0:	cmp	r3, #0
   748c4:	beq	748d8 <fputs@plt+0x637c4>
   748c8:	add	r1, fp, #128	; 0x80
   748cc:	ldr	r0, [r4]
   748d0:	bl	1cbac <fputs@plt+0xba98>
   748d4:	ldr	r2, [r4, #152]	; 0x98
   748d8:	ldrb	r3, [fp, #89]	; 0x59
   748dc:	add	r2, r2, #1
   748e0:	str	r2, [r4, #152]	; 0x98
   748e4:	tst	r3, #32
   748e8:	ldreq	r2, [r4, #160]	; 0xa0
   748ec:	addeq	r2, r2, #1
   748f0:	streq	r2, [r4, #160]	; 0xa0
   748f4:	tst	r3, #64	; 0x40
   748f8:	ldrne	r2, [r4, #156]	; 0x9c
   748fc:	addne	r2, r2, #1
   74900:	strne	r2, [r4, #156]	; 0x9c
   74904:	mov	r2, #0
   74908:	str	r2, [fp, #76]	; 0x4c
   7490c:	b	744a0 <fputs@plt+0x6338c>
   74910:	sub	r3, r5, #100	; 0x64
   74914:	cmp	r3, #1
   74918:	bls	746d4 <fputs@plt+0x635c0>
   7491c:	mov	r0, fp
   74920:	bl	2d03c <fputs@plt+0x1bf28>
   74924:	mov	r5, r0
   74928:	ldr	r4, [r4, #56]	; 0x38
   7492c:	and	r4, r4, r5
   74930:	cmp	r4, #17
   74934:	beq	746e4 <fputs@plt+0x635d0>
   74938:	ldr	r3, [pc, #2132]	; 75194 <fputs@plt+0x64080>
   7493c:	sub	r3, r4, r3
   74940:	clz	r3, r3
   74944:	lsr	r3, r3, #5
   74948:	b	7446c <fputs@plt+0x63358>
   7494c:	str	r1, [fp, #76]	; 0x4c
   74950:	ldr	r2, [r6, #248]	; 0xf8
   74954:	cmp	r2, #0
   74958:	bne	74cac <fputs@plt+0x63b98>
   7495c:	ldr	r2, [sp, #20]
   74960:	cmp	r2, r3
   74964:	ble	74b38 <fputs@plt+0x63a24>
   74968:	add	r6, r3, r3, lsl #2
   7496c:	ldr	r2, [fp, #4]
   74970:	add	r6, r2, r6, lsl #2
   74974:	cmp	lr, #1
   74978:	beq	74bb4 <fputs@plt+0x63aa0>
   7497c:	ldr	r2, [r6, #4]
   74980:	ldr	ip, [r7, #144]	; 0x90
   74984:	asr	r3, r2, #31
   74988:	cmp	ip, #99	; 0x63
   7498c:	strd	r2, [r7]
   74990:	ldr	r2, [r6, #8]
   74994:	asr	r3, r2, #31
   74998:	strd	r2, [r7, #40]	; 0x28
   7499c:	ldr	r0, [r6, #12]
   749a0:	mov	r3, #4
   749a4:	strh	r3, [r7, #8]
   749a8:	asr	r1, r0, #31
   749ac:	strh	r3, [r7, #48]	; 0x30
   749b0:	strh	r3, [r7, #88]	; 0x58
   749b4:	add	r3, r7, #120	; 0x78
   749b8:	strd	r0, [r7, #80]	; 0x50
   749bc:	str	r3, [sp, #24]
   749c0:	ble	74b90 <fputs@plt+0x63a7c>
   749c4:	ldr	r3, [r7, #140]	; 0x8c
   749c8:	str	r3, [sp, #20]
   749cc:	str	r3, [r7, #136]	; 0x88
   749d0:	ldr	r2, [pc, #1984]	; 75198 <fputs@plt+0x64084>
   749d4:	ldr	r1, [sp, #20]
   749d8:	strh	r2, [r7, #128]	; 0x80
   749dc:	ldrsb	r2, [r6, #1]
   749e0:	mov	r3, #0
   749e4:	str	r1, [sp, #100]	; 0x64
   749e8:	add	r2, r2, #19
   749ec:	str	r1, [sp, #104]	; 0x68
   749f0:	str	ip, [sp, #112]	; 0x70
   749f4:	str	r3, [sp, #96]	; 0x60
   749f8:	str	r3, [sp, #108]	; 0x6c
   749fc:	str	r3, [sp, #116]	; 0x74
   74a00:	strb	r3, [sp, #120]	; 0x78
   74a04:	strb	r3, [sp, #121]	; 0x79
   74a08:	cmp	r2, #15
   74a0c:	addls	pc, pc, r2, lsl #2
   74a10:	b	75048 <fputs@plt+0x63f34>
   74a14:	b	74da8 <fputs@plt+0x63c94>
   74a18:	b	74d94 <fputs@plt+0x63c80>
   74a1c:	b	75048 <fputs@plt+0x63f34>
   74a20:	b	75048 <fputs@plt+0x63f34>
   74a24:	b	74fd0 <fputs@plt+0x63ebc>
   74a28:	b	74fb4 <fputs@plt+0x63ea0>
   74a2c:	b	74f94 <fputs@plt+0x63e80>
   74a30:	b	74f74 <fputs@plt+0x63e60>
   74a34:	b	75048 <fputs@plt+0x63f34>
   74a38:	b	74f58 <fputs@plt+0x63e44>
   74a3c:	b	75048 <fputs@plt+0x63f34>
   74a40:	b	74ef0 <fputs@plt+0x63ddc>
   74a44:	b	75048 <fputs@plt+0x63f34>
   74a48:	b	74de0 <fputs@plt+0x63ccc>
   74a4c:	b	74dbc <fputs@plt+0x63ca8>
   74a50:	b	74d04 <fputs@plt+0x63bf0>
   74a54:	ldrsb	r3, [fp, #89]	; 0x59
   74a58:	mov	r2, #17
   74a5c:	str	r2, [fp, #80]	; 0x50
   74a60:	cmp	r3, #0
   74a64:	movge	r5, #1
   74a68:	bge	746d4 <fputs@plt+0x635c0>
   74a6c:	mov	r0, fp
   74a70:	bl	2d03c <fputs@plt+0x1bf28>
   74a74:	mov	r5, r0
   74a78:	b	74928 <fputs@plt+0x63814>
   74a7c:	ldr	r3, [r6, #68]	; 0x44
   74a80:	bic	r3, r3, #-16777216	; 0xff000000
   74a84:	bic	r3, r3, #255	; 0xff
   74a88:	cmp	r3, #0
   74a8c:	beq	74b84 <fputs@plt+0x63a70>
   74a90:	ldrd	r2, [fp, #128]	; 0x80
   74a94:	cmp	r2, #1
   74a98:	sbcs	r3, r3, #0
   74a9c:	ldrlt	r2, [fp, #80]	; 0x50
   74aa0:	blt	7461c <fputs@plt+0x63508>
   74aa4:	add	r2, fp, #168	; 0xa8
   74aa8:	add	r1, fp, #128	; 0x80
   74aac:	mov	r0, r4
   74ab0:	bl	1fa9c <fputs@plt+0xe988>
   74ab4:	mov	r5, #1
   74ab8:	b	74688 <fputs@plt+0x63574>
   74abc:	ldr	r2, [fp, #8]
   74ac0:	add	r3, r2, #360	; 0x168
   74ac4:	str	r3, [sp, #32]
   74ac8:	ldrh	r3, [r3, #8]
   74acc:	ands	r3, r3, #16
   74ad0:	beq	74b24 <fputs@plt+0x63a10>
   74ad4:	ldr	r3, [r2, #372]	; 0x174
   74ad8:	ldr	r2, [r2, #376]	; 0x178
   74adc:	lsrs	r3, r3, #2
   74ae0:	str	r2, [sp, #24]
   74ae4:	mov	r1, r3
   74ae8:	str	r3, [sp, #28]
   74aec:	beq	750f0 <fputs@plt+0x63fdc>
   74af0:	ldr	ip, [sp, #20]
   74af4:	mov	r3, r2
   74af8:	add	r1, r2, r1, lsl #2
   74afc:	ldr	r2, [r3], #4
   74b00:	cmp	r1, r3
   74b04:	ldr	r2, [r2, #4]
   74b08:	add	ip, ip, r2
   74b0c:	bne	74afc <fputs@plt+0x639e8>
   74b10:	b	74504 <fputs@plt+0x633f0>
   74b14:	ldr	r0, [pc, #1664]	; 7519c <fputs@plt+0x64088>
   74b18:	bl	3566c <fputs@plt+0x24558>
   74b1c:	add	sp, sp, #308	; 0x134
   74b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74b24:	str	r3, [sp, #24]
   74b28:	ldr	r3, [sp, #16]
   74b2c:	ldr	ip, [sp, #20]
   74b30:	str	r3, [sp, #28]
   74b34:	b	74504 <fputs@plt+0x633f0>
   74b38:	ldr	r0, [sp, #24]
   74b3c:	ldr	r2, [sp, #20]
   74b40:	ldr	r1, [r0]
   74b44:	sub	r3, r3, r2
   74b48:	ldr	r2, [r1, #4]
   74b4c:	cmp	r3, r2
   74b50:	blt	74b68 <fputs@plt+0x63a54>
   74b54:	ldr	r1, [r0, #4]!
   74b58:	sub	r3, r3, r2
   74b5c:	ldr	r2, [r1, #4]
   74b60:	cmp	r2, r3
   74b64:	ble	74b54 <fputs@plt+0x63a40>
   74b68:	ldr	r6, [r1]
   74b6c:	add	r2, r3, r3, lsl #2
   74b70:	add	r6, r6, r2, lsl #2
   74b74:	b	74974 <fputs@plt+0x63860>
   74b78:	mov	r3, r0
   74b7c:	mov	r5, #101	; 0x65
   74b80:	b	7469c <fputs@plt+0x63588>
   74b84:	mov	r0, r6
   74b88:	bl	1d7c4 <fputs@plt+0xc6b0>
   74b8c:	b	74a90 <fputs@plt+0x6397c>
   74b90:	mov	r1, #100	; 0x64
   74b94:	mov	r0, r3
   74b98:	bl	2c940 <fputs@plt+0x1b82c>
   74b9c:	cmp	r0, #0
   74ba0:	bne	74a90 <fputs@plt+0x6397c>
   74ba4:	ldr	r3, [r7, #136]	; 0x88
   74ba8:	ldr	ip, [r7, #144]	; 0x90
   74bac:	str	r3, [sp, #20]
   74bb0:	b	749d0 <fputs@plt+0x638bc>
   74bb4:	mov	r2, r3
   74bb8:	asr	r3, r3, #31
   74bbc:	ldr	r1, [pc, #1500]	; 751a0 <fputs@plt+0x6408c>
   74bc0:	strd	r2, [r5, #40]	; 0x28
   74bc4:	mov	r3, #4
   74bc8:	strh	r3, [r5, #48]	; 0x30
   74bcc:	strh	r1, [r5, #88]	; 0x58
   74bd0:	ldrb	r2, [r6]
   74bd4:	ldr	r3, [pc, #1480]	; 751a4 <fputs@plt+0x64090>
   74bd8:	add	r3, pc, r3
   74bdc:	add	r3, r3, r2, lsl #2
   74be0:	ldr	r0, [r3, #664]	; 0x298
   74be4:	cmp	r0, #0
   74be8:	str	r0, [r5, #96]	; 0x60
   74bec:	beq	750c4 <fputs@plt+0x63fb0>
   74bf0:	bl	10f58 <strlen@plt>
   74bf4:	bic	r0, r0, #-1073741824	; 0xc0000000
   74bf8:	mov	r3, #1
   74bfc:	str	r0, [r5, #92]	; 0x5c
   74c00:	strb	r3, [r5, #90]	; 0x5a
   74c04:	ldrsb	r3, [r6, #1]
   74c08:	add	r7, r5, #120	; 0x78
   74c0c:	cmn	r3, #18
   74c10:	bne	7497c <fputs@plt+0x63868>
   74c14:	ldr	r3, [sp, #28]
   74c18:	cmp	r3, #0
   74c1c:	beq	75158 <fputs@plt+0x64044>
   74c20:	ldr	r3, [sp, #24]
   74c24:	ldr	r0, [r6, #16]
   74c28:	ldr	r3, [r3]
   74c2c:	cmp	r0, r3
   74c30:	beq	7497c <fputs@plt+0x63868>
   74c34:	ldr	r2, [sp, #24]
   74c38:	ldr	r3, [sp, #16]
   74c3c:	ldr	ip, [sp, #28]
   74c40:	b	74c50 <fputs@plt+0x63b3c>
   74c44:	ldr	r1, [r2, #4]!
   74c48:	cmp	r0, r1
   74c4c:	beq	7497c <fputs@plt+0x63868>
   74c50:	add	r3, r3, #1
   74c54:	cmp	r3, ip
   74c58:	bne	74c44 <fputs@plt+0x63b30>
   74c5c:	add	r3, r3, #1
   74c60:	ldr	r2, [sp, #28]
   74c64:	lsl	r5, r3, #2
   74c68:	adds	r2, r2, #0
   74c6c:	movne	r2, #1
   74c70:	mov	r1, r5
   74c74:	ldr	r0, [sp, #32]
   74c78:	bl	2c7f0 <fputs@plt+0x1b6dc>
   74c7c:	cmp	r0, #0
   74c80:	bne	7497c <fputs@plt+0x63868>
   74c84:	ldr	r0, [sp, #32]
   74c88:	ldr	ip, [sp, #28]
   74c8c:	ldr	r1, [r6, #16]
   74c90:	ldrh	r3, [r0, #8]
   74c94:	ldr	r2, [r0, #16]
   74c98:	orr	r3, r3, #16
   74c9c:	str	r1, [r2, ip, lsl #2]
   74ca0:	strh	r3, [r0, #8]
   74ca4:	str	r5, [r0, #12]
   74ca8:	b	7497c <fputs@plt+0x63868>
   74cac:	ldr	r1, [pc, #1268]	; 751a8 <fputs@plt+0x64094>
   74cb0:	mov	r3, #9
   74cb4:	str	r3, [fp, #80]	; 0x50
   74cb8:	add	r1, pc, r1
   74cbc:	mov	r0, fp
   74cc0:	bl	42e7c <fputs@plt+0x31d68>
   74cc4:	b	74a90 <fputs@plt+0x6397c>
   74cc8:	mov	r1, r5
   74ccc:	mov	r0, r8
   74cd0:	bl	25ecc <fputs@plt+0x14db8>
   74cd4:	ldr	r3, [pc, #1208]	; 75194 <fputs@plt+0x64080>
   74cd8:	str	r4, [fp, #80]	; 0x50
   74cdc:	sub	r3, r4, r3
   74ce0:	clz	r3, r3
   74ce4:	lsr	r3, r3, #5
   74ce8:	str	r0, [fp, #44]	; 0x2c
   74cec:	b	7446c <fputs@plt+0x63358>
   74cf0:	mov	r3, #0
   74cf4:	str	r3, [fp, #80]	; 0x50
   74cf8:	ldr	r2, [sp, #16]
   74cfc:	mov	r5, #101	; 0x65
   74d00:	b	7469c <fputs@plt+0x63588>
   74d04:	ldr	r3, [r6, #16]
   74d08:	ldr	r1, [pc, #1180]	; 751ac <fputs@plt+0x64098>
   74d0c:	add	r5, sp, #96	; 0x60
   74d10:	mov	r0, r5
   74d14:	ldr	r2, [r3]
   74d18:	add	r1, pc, r1
   74d1c:	bl	4445c <fputs@plt+0x33348>
   74d20:	mov	r0, r5
   74d24:	bl	25400 <fputs@plt+0x142ec>
   74d28:	ldr	r0, [r7, #136]	; 0x88
   74d2c:	ldr	r3, [sp, #20]
   74d30:	cmp	r0, r3
   74d34:	beq	75068 <fputs@plt+0x63f54>
   74d38:	mov	r3, #0
   74d3c:	str	r3, [sp]
   74d40:	ldr	r1, [sp, #20]
   74d44:	ldr	r0, [sp, #24]
   74d48:	mov	r3, #1
   74d4c:	mvn	r2, #0
   74d50:	bl	2cd48 <fputs@plt+0x1bc34>
   74d54:	ldrb	r3, [fp, #89]	; 0x59
   74d58:	and	r2, r3, #3
   74d5c:	cmp	r2, #1
   74d60:	beq	7507c <fputs@plt+0x63f68>
   74d64:	and	r2, r3, #3
   74d68:	rsb	r2, r2, #3
   74d6c:	ldr	r1, [fp, #8]
   74d70:	lsl	r2, r2, #2
   74d74:	add	r1, r1, #40	; 0x28
   74d78:	mov	r3, #0
   74d7c:	strh	r2, [fp, #84]	; 0x54
   74d80:	str	r1, [fp, #20]
   74d84:	str	r3, [fp, #80]	; 0x50
   74d88:	ldr	r2, [sp, #16]
   74d8c:	mov	r5, #100	; 0x64
   74d90:	b	7469c <fputs@plt+0x63588>
   74d94:	add	r5, sp, #96	; 0x60
   74d98:	mov	r0, r5
   74d9c:	ldr	r1, [sp, #44]	; 0x2c
   74da0:	bl	4445c <fputs@plt+0x33348>
   74da4:	b	74d20 <fputs@plt+0x63c0c>
   74da8:	ldr	r2, [sp, #20]
   74dac:	mov	r3, #0
   74db0:	add	r5, sp, #96	; 0x60
   74db4:	strb	r3, [r2]
   74db8:	b	74d20 <fputs@plt+0x63c0c>
   74dbc:	ldr	r2, [r6, #16]
   74dc0:	ldr	r1, [pc, #1000]	; 751b0 <fputs@plt+0x6409c>
   74dc4:	add	r5, sp, #96	; 0x60
   74dc8:	ldrsb	r3, [r2]
   74dcc:	mov	r0, r5
   74dd0:	ldr	r2, [r2, #20]
   74dd4:	add	r1, pc, r1
   74dd8:	bl	4445c <fputs@plt+0x33348>
   74ddc:	b	74d20 <fputs@plt+0x63c0c>
   74de0:	ldr	r3, [r6, #16]
   74de4:	ldr	r1, [pc, #968]	; 751b4 <fputs@plt+0x640a0>
   74de8:	add	r5, sp, #96	; 0x60
   74dec:	ldrh	r2, [r3, #6]
   74df0:	mov	r0, r5
   74df4:	add	r1, pc, r1
   74df8:	str	r3, [sp, #28]
   74dfc:	bl	4445c <fputs@plt+0x33348>
   74e00:	ldr	r3, [sp, #28]
   74e04:	ldrh	r3, [r3, #6]
   74e08:	cmp	r3, #0
   74e0c:	beq	750d8 <fputs@plt+0x63fc4>
   74e10:	ldr	r3, [pc, #928]	; 751b8 <fputs@plt+0x640a4>
   74e14:	str	r8, [sp, #76]	; 0x4c
   74e18:	add	r3, pc, r3
   74e1c:	str	r3, [sp, #72]	; 0x48
   74e20:	ldr	r3, [pc, #916]	; 751bc <fputs@plt+0x640a8>
   74e24:	str	r4, [sp, #80]	; 0x50
   74e28:	add	r3, pc, r3
   74e2c:	str	r3, [sp, #56]	; 0x38
   74e30:	ldr	r3, [pc, #904]	; 751c0 <fputs@plt+0x640ac>
   74e34:	str	r6, [sp, #84]	; 0x54
   74e38:	add	r3, pc, r3
   74e3c:	str	r3, [sp, #60]	; 0x3c
   74e40:	ldr	r3, [pc, #892]	; 751c4 <fputs@plt+0x640b0>
   74e44:	add	r3, pc, r3
   74e48:	str	r3, [sp, #64]	; 0x40
   74e4c:	ldr	r3, [pc, #884]	; 751c8 <fputs@plt+0x640b4>
   74e50:	add	r3, pc, r3
   74e54:	str	r3, [sp, #68]	; 0x44
   74e58:	ldr	r3, [pc, #876]	; 751cc <fputs@plt+0x640b8>
   74e5c:	add	r3, pc, r3
   74e60:	str	r3, [sp, #32]
   74e64:	ldr	r3, [sp, #28]
   74e68:	add	r2, r3, #20
   74e6c:	str	r2, [sp, #28]
   74e70:	ldr	r2, [sp, #16]
   74e74:	mov	r4, r3
   74e78:	mov	r8, r2
   74e7c:	b	74ed0 <fputs@plt+0x63dbc>
   74e80:	ldr	r6, [r3]
   74e84:	mov	r0, r6
   74e88:	bl	110f0 <strcmp@plt>
   74e8c:	ldr	r3, [sp, #60]	; 0x3c
   74e90:	cmp	r0, #0
   74e94:	moveq	r6, r3
   74e98:	ldr	r2, [r4, #16]
   74e9c:	ldr	ip, [sp, #68]	; 0x44
   74ea0:	mov	r3, r6
   74ea4:	ldrb	r2, [r2, r8]
   74ea8:	ldr	r1, [sp, #32]
   74eac:	mov	r0, r5
   74eb0:	cmp	r2, #0
   74eb4:	ldr	r2, [sp, #64]	; 0x40
   74eb8:	movne	r2, ip
   74ebc:	bl	4445c <fputs@plt+0x33348>
   74ec0:	ldrh	r3, [r4, #6]
   74ec4:	add	r8, r8, #1
   74ec8:	cmp	r8, r3
   74ecc:	bge	750cc <fputs@plt+0x63fb8>
   74ed0:	ldr	r2, [sp, #28]
   74ed4:	ldr	r1, [sp, #56]	; 0x38
   74ed8:	ldr	r3, [r2], #4
   74edc:	cmp	r3, #0
   74ee0:	str	r2, [sp, #28]
   74ee4:	bne	74e80 <fputs@plt+0x63d6c>
   74ee8:	ldr	r6, [sp, #72]	; 0x48
   74eec:	b	74e98 <fputs@plt+0x63d84>
   74ef0:	ldr	r2, [r6, #16]
   74ef4:	ldrh	r3, [r2, #8]
   74ef8:	tst	r3, #2
   74efc:	bne	75124 <fputs@plt+0x64010>
   74f00:	tst	r3, #4
   74f04:	bne	75134 <fputs@plt+0x64020>
   74f08:	tst	r3, #8
   74f0c:	bne	75160 <fputs@plt+0x6404c>
   74f10:	tst	r3, #1
   74f14:	bne	75114 <fputs@plt+0x64000>
   74f18:	ldr	r3, [pc, #688]	; 751d0 <fputs@plt+0x640bc>
   74f1c:	add	r3, pc, r3
   74f20:	str	r3, [sp, #20]
   74f24:	add	r0, sp, #96	; 0x60
   74f28:	bl	25400 <fputs@plt+0x142ec>
   74f2c:	ldr	r2, [sp, #20]
   74f30:	ldr	r3, [r7, #136]	; 0x88
   74f34:	cmp	r3, r2
   74f38:	moveq	r0, r2
   74f3c:	bne	74d38 <fputs@plt+0x63c24>
   74f40:	bl	10f58 <strlen@plt>
   74f44:	bic	r0, r0, #-1073741824	; 0xc0000000
   74f48:	mov	r3, #1
   74f4c:	str	r0, [r7, #132]	; 0x84
   74f50:	strb	r3, [r7, #130]	; 0x82
   74f54:	b	74d54 <fputs@plt+0x63c40>
   74f58:	ldr	r3, [r6, #16]
   74f5c:	add	r5, sp, #96	; 0x60
   74f60:	mov	r0, r5
   74f64:	ldr	r2, [r3, #8]
   74f68:	ldr	r1, [sp, #52]	; 0x34
   74f6c:	bl	4445c <fputs@plt+0x33348>
   74f70:	b	74d20 <fputs@plt+0x63c0c>
   74f74:	ldr	r3, [r6, #16]
   74f78:	ldr	r1, [pc, #596]	; 751d4 <fputs@plt+0x640c0>
   74f7c:	add	r5, sp, #96	; 0x60
   74f80:	mov	r0, r5
   74f84:	ldrd	r2, [r3]
   74f88:	add	r1, pc, r1
   74f8c:	bl	4445c <fputs@plt+0x33348>
   74f90:	b	74d20 <fputs@plt+0x63c0c>
   74f94:	ldr	r3, [r6, #16]
   74f98:	ldr	r1, [pc, #568]	; 751d8 <fputs@plt+0x640c4>
   74f9c:	add	r5, sp, #96	; 0x60
   74fa0:	mov	r0, r5
   74fa4:	ldrd	r2, [r3]
   74fa8:	add	r1, pc, r1
   74fac:	bl	4445c <fputs@plt+0x33348>
   74fb0:	b	74d20 <fputs@plt+0x63c0c>
   74fb4:	ldr	r1, [pc, #544]	; 751dc <fputs@plt+0x640c8>
   74fb8:	add	r5, sp, #96	; 0x60
   74fbc:	mov	r0, r5
   74fc0:	ldr	r2, [r6, #16]
   74fc4:	add	r1, pc, r1
   74fc8:	bl	4445c <fputs@plt+0x33348>
   74fcc:	b	74d20 <fputs@plt+0x63c0c>
   74fd0:	ldr	r3, [r6, #16]
   74fd4:	ldr	r2, [r3]
   74fd8:	cmp	r2, #1
   74fdc:	str	r2, [sp, #28]
   74fe0:	ble	75150 <fputs@plt+0x6403c>
   74fe4:	mov	r2, r3
   74fe8:	mov	r3, #1
   74fec:	str	r8, [sp, #32]
   74ff0:	str	r4, [sp, #56]	; 0x38
   74ff4:	add	r5, sp, #96	; 0x60
   74ff8:	mov	r4, r3
   74ffc:	mov	r8, r2
   75000:	ldr	r2, [r8, #4]!
   75004:	ldr	r1, [sp, #36]	; 0x24
   75008:	mov	r0, r5
   7500c:	bl	4445c <fputs@plt+0x33348>
   75010:	ldr	r3, [sp, #28]
   75014:	add	r4, r4, #1
   75018:	cmp	r3, r4
   7501c:	bne	75000 <fputs@plt+0x63eec>
   75020:	ldr	r8, [sp, #32]
   75024:	ldr	r4, [sp, #56]	; 0x38
   75028:	ldr	r2, [sp, #20]
   7502c:	mov	r3, #91	; 0x5b
   75030:	ldr	r1, [sp, #48]	; 0x30
   75034:	strb	r3, [r2]
   75038:	mov	r0, r5
   7503c:	mov	r2, #1
   75040:	bl	30aac <fputs@plt+0x1f998>
   75044:	b	74d20 <fputs@plt+0x63c0c>
   75048:	ldr	r3, [r6, #16]
   7504c:	cmp	r3, #0
   75050:	strne	r3, [sp, #20]
   75054:	bne	74f24 <fputs@plt+0x63e10>
   75058:	ldr	r2, [sp, #20]
   7505c:	add	r5, sp, #96	; 0x60
   75060:	strb	r3, [r2]
   75064:	b	74d20 <fputs@plt+0x63c0c>
   75068:	ldr	r3, [sp, #20]
   7506c:	cmp	r3, #0
   75070:	bne	74f40 <fputs@plt+0x63e2c>
   75074:	ldr	r0, [sp, #16]
   75078:	b	74f48 <fputs@plt+0x63e34>
   7507c:	ldr	r3, [r7, #184]	; 0xb8
   75080:	cmp	r3, #3
   75084:	ble	750f8 <fputs@plt+0x63fe4>
   75088:	ldr	r1, [r7, #180]	; 0xb4
   7508c:	str	r1, [r7, #176]	; 0xb0
   75090:	ldr	r2, [pc, #256]	; 75198 <fputs@plt+0x64084>
   75094:	mov	r3, #2
   75098:	strh	r2, [r7, #168]	; 0xa8
   7509c:	str	r3, [r7, #172]	; 0xac
   750a0:	ldr	r2, [sp, #40]	; 0x28
   750a4:	ldrb	r3, [r6, #3]
   750a8:	mov	r0, #3
   750ac:	bl	32340 <fputs@plt+0x2122c>
   750b0:	mov	r2, #1
   750b4:	strb	r2, [r7, #170]	; 0xaa
   750b8:	ldrb	r3, [fp, #89]	; 0x59
   750bc:	strh	r2, [r7, #208]	; 0xd0
   750c0:	b	74d64 <fputs@plt+0x63c50>
   750c4:	ldr	r0, [sp, #16]
   750c8:	b	74bf8 <fputs@plt+0x63ae4>
   750cc:	ldr	r8, [sp, #76]	; 0x4c
   750d0:	ldr	r4, [sp, #80]	; 0x50
   750d4:	ldr	r6, [sp, #84]	; 0x54
   750d8:	ldr	r1, [pc, #256]	; 751e0 <fputs@plt+0x640cc>
   750dc:	mov	r2, #1
   750e0:	add	r1, pc, r1
   750e4:	mov	r0, r5
   750e8:	bl	30aac <fputs@plt+0x1f998>
   750ec:	b	74d20 <fputs@plt+0x63c0c>
   750f0:	ldr	ip, [sp, #20]
   750f4:	b	74504 <fputs@plt+0x633f0>
   750f8:	mov	r1, #4
   750fc:	add	r0, r7, #160	; 0xa0
   75100:	bl	2c940 <fputs@plt+0x1b82c>
   75104:	cmp	r0, #0
   75108:	bne	74a90 <fputs@plt+0x6397c>
   7510c:	ldr	r1, [r7, #176]	; 0xb0
   75110:	b	75090 <fputs@plt+0x63f7c>
   75114:	ldr	r3, [pc, #200]	; 751e4 <fputs@plt+0x640d0>
   75118:	add	r3, pc, r3
   7511c:	str	r3, [sp, #20]
   75120:	b	74f24 <fputs@plt+0x63e10>
   75124:	ldr	r3, [r2, #16]
   75128:	add	r5, sp, #96	; 0x60
   7512c:	str	r3, [sp, #20]
   75130:	b	74d20 <fputs@plt+0x63c0c>
   75134:	ldr	r1, [pc, #172]	; 751e8 <fputs@plt+0x640d4>
   75138:	add	r5, sp, #96	; 0x60
   7513c:	mov	r0, r5
   75140:	ldrd	r2, [r2]
   75144:	add	r1, pc, r1
   75148:	bl	4445c <fputs@plt+0x33348>
   7514c:	b	74d20 <fputs@plt+0x63c0c>
   75150:	add	r5, sp, #96	; 0x60
   75154:	b	75028 <fputs@plt+0x63f14>
   75158:	ldr	r3, [sp, #28]
   7515c:	b	74c5c <fputs@plt+0x63b48>
   75160:	ldr	r1, [pc, #132]	; 751ec <fputs@plt+0x640d8>
   75164:	add	r5, sp, #96	; 0x60
   75168:	mov	r0, r5
   7516c:	ldrd	r2, [r2]
   75170:	add	r1, pc, r1
   75174:	bl	4445c <fputs@plt+0x33348>
   75178:	b	74d20 <fputs@plt+0x63c0c>
   7517c:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   75180:	andeq	r1, r2, r0, ror #18
   75184:	andeq	r1, r2, ip, asr #18
   75188:	andeq	r1, r2, ip, lsr r9
   7518c:	andeq	r1, r2, ip, lsr #18
   75190:	andeq	r1, r2, r8, lsl r9
   75194:	andeq	r0, r0, sl, lsl #24
   75198:	andeq	r0, r0, r2, lsl #4
   7519c:	andeq	r1, r1, lr, asr #27
   751a0:	andeq	r0, r0, r2, lsl #20
   751a4:	andeq	r4, r3, r0, ror #20
   751a8:	andeq	r1, r2, r8, rrx
   751ac:	andeq	r1, r2, r4, lsr #32
   751b0:	andeq	r0, r2, r0, ror pc
   751b4:	andeq	r0, r2, r8, lsr pc
   751b8:	andeq	sl, r1, ip, lsr r8
   751bc:	andeq	r0, r2, r4, ror r6
   751c0:	ldrdeq	r0, [r2], -ip
   751c4:	andeq	sl, r1, r0, lsl r8
   751c8:	andeq	pc, r1, r8, lsl #25
   751cc:	ldrdeq	r0, [r2], -r8
   751d0:	strdeq	r0, [r2], -ip
   751d4:	andeq	lr, r1, r0, asr #27
   751d8:	andeq	lr, r1, r0, lsr #25
   751dc:	muleq	r1, r4, lr
   751e0:	andeq	sl, r1, r0, lsr #14
   751e4:			; <UNDEFINED> instruction: 0x000211bc
   751e8:	andeq	lr, r1, r4, lsl #22
   751ec:	ldrdeq	lr, [r1], -r8
   751f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   751f4:	mov	r9, r3
   751f8:	ldr	r5, [r0, #20]
   751fc:	mov	r8, r2
   75200:	mov	r4, r0
   75204:	ldr	r3, [r5, #60]	; 0x3c
   75208:	mov	r0, r5
   7520c:	ldr	r7, [sp, #32]
   75210:	strd	r8, [r3]
   75214:	bl	743cc <fputs@plt+0x632b8>
   75218:	cmp	r0, #100	; 0x64
   7521c:	beq	75298 <fputs@plt+0x64184>
   75220:	mov	r6, r0
   75224:	ldr	r0, [r4, #20]
   75228:	cmp	r0, #0
   7522c:	beq	75360 <fputs@plt+0x6424c>
   75230:	bl	5695c <fputs@plt+0x45848>
   75234:	mov	r3, #0
   75238:	str	r3, [r4, #20]
   7523c:	subs	r6, r0, #0
   75240:	beq	75274 <fputs@plt+0x64160>
   75244:	ldr	r4, [r4, #24]
   75248:	mov	r0, r4
   7524c:	bl	57ff8 <fputs@plt+0x46ee4>
   75250:	ldr	r1, [pc, #284]	; 75374 <fputs@plt+0x64260>
   75254:	add	r1, pc, r1
   75258:	mov	r2, r0
   7525c:	mov	r0, r4
   75260:	bl	42ec4 <fputs@plt+0x31db0>
   75264:	mov	r5, r0
   75268:	str	r5, [r7]
   7526c:	mov	r0, r6
   75270:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   75274:	ldr	r1, [pc, #252]	; 75378 <fputs@plt+0x64264>
   75278:	mov	r2, r8
   7527c:	mov	r3, r9
   75280:	ldr	r0, [r4, #24]
   75284:	add	r1, pc, r1
   75288:	bl	42ec4 <fputs@plt+0x31db0>
   7528c:	mov	r6, #1
   75290:	mov	r5, r0
   75294:	b	75268 <fputs@plt+0x64154>
   75298:	ldr	r3, [r5, #56]	; 0x38
   7529c:	ldr	r2, [r4, #12]
   752a0:	ldr	r1, [r3]
   752a4:	add	r3, r2, #20
   752a8:	ldr	r3, [r1, r3, lsl #2]
   752ac:	cmp	r3, #11
   752b0:	bhi	75300 <fputs@plt+0x641ec>
   752b4:	ldr	r2, [pc, #192]	; 7537c <fputs@plt+0x64268>
   752b8:	cmp	r3, #0
   752bc:	add	r2, pc, r2
   752c0:	ldr	r0, [r4, #24]
   752c4:	beq	752d8 <fputs@plt+0x641c4>
   752c8:	cmp	r3, #7
   752cc:	beq	75368 <fputs@plt+0x64254>
   752d0:	ldr	r2, [pc, #168]	; 75380 <fputs@plt+0x6426c>
   752d4:	add	r2, pc, r2
   752d8:	ldr	r1, [pc, #164]	; 75384 <fputs@plt+0x64270>
   752dc:	mov	r6, #1
   752e0:	add	r1, pc, r1
   752e4:	bl	42ec4 <fputs@plt+0x31db0>
   752e8:	mov	r5, r0
   752ec:	ldr	r0, [r4, #20]
   752f0:	bl	5695c <fputs@plt+0x45848>
   752f4:	mov	r3, #0
   752f8:	str	r3, [r4, #20]
   752fc:	b	75268 <fputs@plt+0x64154>
   75300:	ldrsh	r0, [r1, #12]
   75304:	cmp	r3, #127	; 0x7f
   75308:	subhi	r3, r3, #12
   7530c:	add	r2, r2, r0
   75310:	add	r2, r2, #20
   75314:	lsrhi	r3, r3, #1
   75318:	ldr	r2, [r1, r2, lsl #2]
   7531c:	str	r2, [r4, #8]
   75320:	ldrls	r2, [pc, #96]	; 75388 <fputs@plt+0x64274>
   75324:	addls	r2, pc, r2
   75328:	addls	r3, r2, r3
   7532c:	ldrbls	r3, [r3, #2836]	; 0xb14
   75330:	str	r3, [r4, #4]
   75334:	ldr	r3, [r1, #16]
   75338:	mov	r0, #1
   7533c:	str	r3, [r4, #16]
   75340:	ldrb	r2, [r3, #64]	; 0x40
   75344:	ldr	r1, [r3]
   75348:	mov	r5, #0
   7534c:	orr	r2, r2, #16
   75350:	strb	r2, [r3, #64]	; 0x40
   75354:	mov	r6, r5
   75358:	strb	r0, [r1, #11]
   7535c:	b	75268 <fputs@plt+0x64154>
   75360:	mov	r5, r0
   75364:	b	75268 <fputs@plt+0x64154>
   75368:	ldr	r2, [pc, #28]	; 7538c <fputs@plt+0x64278>
   7536c:	add	r2, pc, r2
   75370:	b	752d8 <fputs@plt+0x641c4>
   75374:	andeq	lr, r1, ip, ror #23
   75378:	andeq	r0, r2, r8, lsl #22
   7537c:	andeq	lr, r1, r4, ror #18
   75380:	andeq	lr, r1, r4, lsr r9
   75384:	andeq	r0, r2, ip, lsl #21
   75388:	muleq	r1, ip, r8
   7538c:	andeq	lr, r1, ip, lsr #17
   75390:	subs	r1, r0, #0
   75394:	push	{r4, r5, lr}
   75398:	sub	sp, sp, #20
   7539c:	beq	75444 <fputs@plt+0x64330>
   753a0:	ldr	ip, [r1, #20]
   753a4:	ldr	r5, [r1, #24]
   753a8:	cmp	ip, #0
   753ac:	beq	75424 <fputs@plt+0x64310>
   753b0:	add	r1, sp, #12
   753b4:	str	r1, [sp]
   753b8:	bl	751f0 <fputs@plt+0x640dc>
   753bc:	subs	r4, r0, #0
   753c0:	beq	753f0 <fputs@plt+0x642dc>
   753c4:	ldr	r3, [sp, #12]
   753c8:	cmp	r3, #0
   753cc:	moveq	r2, r3
   753d0:	ldrne	r2, [pc, #120]	; 75450 <fputs@plt+0x6433c>
   753d4:	addne	r2, pc, r2
   753d8:	mov	r1, r4
   753dc:	mov	r0, r5
   753e0:	bl	3909c <fputs@plt+0x27f88>
   753e4:	ldr	r1, [sp, #12]
   753e8:	mov	r0, r5
   753ec:	bl	1d100 <fputs@plt+0xbfec>
   753f0:	ldr	r3, [pc, #92]	; 75454 <fputs@plt+0x64340>
   753f4:	ldrb	r2, [r5, #69]	; 0x45
   753f8:	sub	r3, r4, r3
   753fc:	clz	r3, r3
   75400:	lsr	r3, r3, #5
   75404:	cmp	r2, #0
   75408:	orrne	r3, r3, #1
   7540c:	cmp	r3, #0
   75410:	bne	75434 <fputs@plt+0x64320>
   75414:	ldr	r0, [r5, #56]	; 0x38
   75418:	and	r0, r0, r4
   7541c:	add	sp, sp, #20
   75420:	pop	{r4, r5, pc}
   75424:	ldrb	r3, [r5, #69]	; 0x45
   75428:	cmp	r3, #0
   7542c:	moveq	r4, #4
   75430:	beq	75414 <fputs@plt+0x64300>
   75434:	mov	r0, r5
   75438:	bl	22a88 <fputs@plt+0x11974>
   7543c:	add	sp, sp, #20
   75440:	pop	{r4, r5, pc}
   75444:	ldr	r0, [pc, #12]	; 75458 <fputs@plt+0x64344>
   75448:	bl	3566c <fputs@plt+0x24558>
   7544c:	b	7541c <fputs@plt+0x64308>
   75450:	andeq	lr, r1, ip, ror #20
   75454:	andeq	r0, r0, sl, lsl #24
   75458:	muleq	r1, r1, pc	; <UNPREDICTABLE>
   7545c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75460:	sub	sp, sp, #52	; 0x34
   75464:	mov	ip, #0
   75468:	mov	r4, r1
   7546c:	mov	r7, r2
   75470:	str	r3, [sp, #12]
   75474:	str	ip, [sp, #44]	; 0x2c
   75478:	mov	fp, r0
   7547c:	bl	38800 <fputs@plt+0x276ec>
   75480:	cmp	r0, #0
   75484:	beq	75890 <fputs@plt+0x6477c>
   75488:	cmp	r4, #0
   7548c:	beq	758c0 <fputs@plt+0x647ac>
   75490:	ldr	r3, [fp, #240]	; 0xf0
   75494:	mov	r1, #0
   75498:	cmp	r3, r1
   7549c:	str	r1, [fp, #52]	; 0x34
   754a0:	beq	754ac <fputs@plt+0x64398>
   754a4:	mov	r0, fp
   754a8:	bl	22a20 <fputs@plt+0x1190c>
   754ac:	add	r3, sp, #44	; 0x2c
   754b0:	str	r3, [sp, #24]
   754b4:	add	r3, sp, #40	; 0x28
   754b8:	str	r3, [sp, #28]
   754bc:	ldr	r3, [pc, #1100]	; 75910 <fputs@plt+0x647fc>
   754c0:	add	r3, pc, r3
   754c4:	str	r3, [sp, #32]
   754c8:	ldr	r3, [pc, #1092]	; 75914 <fputs@plt+0x64800>
   754cc:	add	r3, pc, r3
   754d0:	str	r3, [sp, #36]	; 0x24
   754d4:	ldrb	r3, [r4]
   754d8:	cmp	r3, #0
   754dc:	beq	758cc <fputs@plt+0x647b8>
   754e0:	ldr	r3, [sp, #28]
   754e4:	mvn	r2, #0
   754e8:	str	r3, [sp]
   754ec:	mov	ip, #0
   754f0:	ldr	r3, [sp, #24]
   754f4:	mov	r1, r4
   754f8:	mov	r0, fp
   754fc:	str	ip, [sp, #44]	; 0x2c
   75500:	bl	8922c <fputs@plt+0x78118>
   75504:	subs	r3, r0, #0
   75508:	mov	r2, r3
   7550c:	str	r3, [sp, #8]
   75510:	beq	7559c <fputs@plt+0x64488>
   75514:	ldr	r3, [pc, #1020]	; 75918 <fputs@plt+0x64804>
   75518:	mov	r9, #0
   7551c:	sub	r4, r2, r3
   75520:	clz	r4, r4
   75524:	lsr	r4, r4, #5
   75528:	ldr	r0, [sp, #44]	; 0x2c
   7552c:	cmp	r0, #0
   75530:	beq	75538 <fputs@plt+0x64424>
   75534:	bl	56914 <fputs@plt+0x45800>
   75538:	mov	r1, r9
   7553c:	mov	r0, fp
   75540:	bl	1d100 <fputs@plt+0xbfec>
   75544:	ldrb	r3, [fp, #69]	; 0x45
   75548:	cmp	r3, #0
   7554c:	moveq	r3, r4
   75550:	orrne	r3, r4, #1
   75554:	cmp	r3, #0
   75558:	bne	75820 <fputs@plt+0x6470c>
   7555c:	ldr	r4, [fp, #56]	; 0x38
   75560:	ldr	r3, [sp, #8]
   75564:	and	r3, r3, r4
   75568:	mov	r4, r3
   7556c:	ldr	r3, [sp, #88]	; 0x58
   75570:	cmp	r4, #0
   75574:	cmpne	r3, #0
   75578:	movne	r3, #1
   7557c:	moveq	r3, #0
   75580:	bne	75830 <fputs@plt+0x6471c>
   75584:	ldr	r2, [sp, #88]	; 0x58
   75588:	cmp	r2, #0
   7558c:	strne	r3, [r2]
   75590:	mov	r0, r4
   75594:	add	sp, sp, #52	; 0x34
   75598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7559c:	ldr	r0, [sp, #44]	; 0x2c
   755a0:	cmp	r0, #0
   755a4:	ldreq	r4, [sp, #40]	; 0x28
   755a8:	beq	754d4 <fputs@plt+0x643c0>
   755ac:	bl	2ab80 <fputs@plt+0x19a6c>
   755b0:	ldr	r9, [sp, #8]
   755b4:	mov	r6, #0
   755b8:	mov	r8, r9
   755bc:	lsl	r3, r0, #3
   755c0:	add	r3, r3, #1
   755c4:	mov	r5, r0
   755c8:	str	r3, [sp, #20]
   755cc:	lsl	r3, r0, #2
   755d0:	str	r3, [sp, #16]
   755d4:	ldr	r0, [sp, #44]	; 0x2c
   755d8:	bl	743cc <fputs@plt+0x632b8>
   755dc:	cmp	r7, #0
   755e0:	mov	r4, r0
   755e4:	beq	75794 <fputs@plt+0x64680>
   755e8:	cmp	r0, #100	; 0x64
   755ec:	beq	756fc <fputs@plt+0x645e8>
   755f0:	eor	r3, r6, #1
   755f4:	cmp	r0, #101	; 0x65
   755f8:	movne	r3, #0
   755fc:	andeq	r3, r3, #1
   75600:	cmp	r3, #0
   75604:	bne	75684 <fputs@plt+0x64570>
   75608:	ldr	r0, [sp, #44]	; 0x2c
   7560c:	bl	56914 <fputs@plt+0x45800>
   75610:	ldr	r4, [sp, #40]	; 0x28
   75614:	mov	r3, #0
   75618:	str	r3, [sp, #44]	; 0x2c
   7561c:	ldrb	r3, [r4]
   75620:	ldr	r2, [sp, #32]
   75624:	add	r3, r2, r3
   75628:	ldrb	r3, [r3, #64]	; 0x40
   7562c:	tst	r3, #1
   75630:	str	r0, [sp, #8]
   75634:	beq	75650 <fputs@plt+0x6453c>
   75638:	ldr	r2, [sp, #36]	; 0x24
   7563c:	ldrb	r3, [r4, #1]!
   75640:	add	r3, r2, r3
   75644:	ldrb	r3, [r3, #64]	; 0x40
   75648:	tst	r3, #1
   7564c:	bne	7563c <fputs@plt+0x64528>
   75650:	mov	r1, r9
   75654:	mov	r0, fp
   75658:	bl	1d100 <fputs@plt+0xbfec>
   7565c:	ldr	r3, [sp, #8]
   75660:	cmp	r3, #0
   75664:	beq	754d4 <fputs@plt+0x643c0>
   75668:	ldr	r3, [pc, #680]	; 75918 <fputs@plt+0x64804>
   7566c:	ldr	r2, [sp, #8]
   75670:	mov	r9, #0
   75674:	sub	r4, r2, r3
   75678:	clz	r4, r4
   7567c:	lsr	r4, r4, #5
   75680:	b	75528 <fputs@plt+0x64414>
   75684:	ldr	r3, [fp, #24]
   75688:	tst	r3, #256	; 0x100
   7568c:	beq	75608 <fputs@plt+0x644f4>
   75690:	ldr	r2, [sp, #20]
   75694:	ldr	r3, [sp, #8]
   75698:	mov	r0, fp
   7569c:	bl	25490 <fputs@plt+0x1437c>
   756a0:	subs	r9, r0, #0
   756a4:	beq	758dc <fputs@plt+0x647c8>
   756a8:	cmp	r5, #0
   756ac:	ble	757cc <fputs@plt+0x646b8>
   756b0:	ldr	r6, [sp, #8]
   756b4:	sub	sl, r9, #4
   756b8:	mov	r1, r6
   756bc:	ldr	r0, [sp, #44]	; 0x2c
   756c0:	bl	2acf4 <fputs@plt+0x19be0>
   756c4:	add	r6, r6, #1
   756c8:	cmp	r5, r6
   756cc:	str	r0, [sl, #4]!
   756d0:	bne	756b8 <fputs@plt+0x645a4>
   756d4:	cmp	r4, #100	; 0x64
   756d8:	beq	75904 <fputs@plt+0x647f0>
   756dc:	mov	r2, r8
   756e0:	mov	r1, r5
   756e4:	mov	r3, r9
   756e8:	ldr	r0, [sp, #12]
   756ec:	blx	r7
   756f0:	cmp	r0, #0
   756f4:	beq	75608 <fputs@plt+0x644f4>
   756f8:	b	757f0 <fputs@plt+0x646dc>
   756fc:	cmp	r6, #0
   75700:	beq	75690 <fputs@plt+0x6457c>
   75704:	ldr	r3, [sp, #16]
   75708:	cmp	r5, #0
   7570c:	add	r8, r9, r3
   75710:	ble	757a8 <fputs@plt+0x64694>
   75714:	sub	sl, r8, #4
   75718:	ldr	r4, [sp, #8]
   7571c:	b	7572c <fputs@plt+0x64618>
   75720:	add	r4, r4, #1
   75724:	cmp	r5, r4
   75728:	ble	757a8 <fputs@plt+0x64694>
   7572c:	mov	r1, r4
   75730:	ldr	r0, [sp, #44]	; 0x2c
   75734:	bl	329d4 <fputs@plt+0x218c0>
   75738:	cmp	r0, #0
   7573c:	mov	r6, r0
   75740:	str	r0, [sl, #4]!
   75744:	bne	75720 <fputs@plt+0x6460c>
   75748:	mov	r1, r4
   7574c:	ldr	r0, [sp, #44]	; 0x2c
   75750:	bl	2acd0 <fputs@plt+0x19bbc>
   75754:	cmp	r0, #5
   75758:	beq	75720 <fputs@plt+0x6460c>
   7575c:	ldr	r4, [fp, #68]	; 0x44
   75760:	mov	r3, r6
   75764:	bic	r4, r4, #-16777216	; 0xff000000
   75768:	bic	r4, r4, #255	; 0xff
   7576c:	cmp	r4, #0
   75770:	movne	r3, #100	; 0x64
   75774:	movne	r4, r6
   75778:	strne	r3, [sp, #8]
   7577c:	bne	75528 <fputs@plt+0x64414>
   75780:	mov	r0, fp
   75784:	bl	1d7c4 <fputs@plt+0xc6b0>
   75788:	mov	r3, #100	; 0x64
   7578c:	str	r3, [sp, #8]
   75790:	b	75528 <fputs@plt+0x64414>
   75794:	cmp	r0, #100	; 0x64
   75798:	beq	755d4 <fputs@plt+0x644c0>
   7579c:	b	75608 <fputs@plt+0x644f4>
   757a0:	ldr	r3, [sp, #16]
   757a4:	add	r8, r9, r3
   757a8:	mov	r3, r9
   757ac:	mov	r2, r8
   757b0:	mov	r1, r5
   757b4:	ldr	r0, [sp, #12]
   757b8:	blx	r7
   757bc:	cmp	r0, #0
   757c0:	bne	757f0 <fputs@plt+0x646dc>
   757c4:	mov	r6, #1
   757c8:	b	755d4 <fputs@plt+0x644c0>
   757cc:	cmp	r4, #100	; 0x64
   757d0:	beq	757a0 <fputs@plt+0x6468c>
   757d4:	mov	r2, r8
   757d8:	mov	r1, r5
   757dc:	mov	r3, r9
   757e0:	ldr	r0, [sp, #12]
   757e4:	blx	r7
   757e8:	cmp	r0, #0
   757ec:	beq	75608 <fputs@plt+0x644f4>
   757f0:	mov	r4, #4
   757f4:	ldr	r0, [sp, #44]	; 0x2c
   757f8:	bl	56914 <fputs@plt+0x45800>
   757fc:	mov	r3, #0
   75800:	str	r4, [fp, #52]	; 0x34
   75804:	mov	r1, r4
   75808:	mov	r0, fp
   7580c:	str	r4, [sp, #8]
   75810:	str	r3, [sp, #44]	; 0x2c
   75814:	mov	r4, r3
   75818:	bl	22a20 <fputs@plt+0x1190c>
   7581c:	b	75528 <fputs@plt+0x64414>
   75820:	mov	r0, fp
   75824:	bl	22a88 <fputs@plt+0x11974>
   75828:	mov	r4, r0
   7582c:	b	7556c <fputs@plt+0x64458>
   75830:	mov	r0, fp
   75834:	bl	57ff8 <fputs@plt+0x46ee4>
   75838:	cmp	r0, #0
   7583c:	beq	758f4 <fputs@plt+0x647e0>
   75840:	bl	10f58 <strlen@plt>
   75844:	bic	r0, r0, #-1073741824	; 0xc0000000
   75848:	add	r6, r0, #1
   7584c:	mov	r0, r6
   75850:	asr	r1, r6, #31
   75854:	bl	232d8 <fputs@plt+0x121c4>
   75858:	ldr	r3, [sp, #88]	; 0x58
   7585c:	cmp	r0, #0
   75860:	mov	r5, r0
   75864:	str	r0, [r3]
   75868:	beq	758a8 <fputs@plt+0x64794>
   7586c:	mov	r0, fp
   75870:	bl	57ff8 <fputs@plt+0x46ee4>
   75874:	mov	r2, r6
   75878:	mov	r1, r0
   7587c:	mov	r0, r5
   75880:	bl	10f7c <memcpy@plt>
   75884:	mov	r0, r4
   75888:	add	sp, sp, #52	; 0x34
   7588c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75890:	ldr	r0, [pc, #132]	; 7591c <fputs@plt+0x64808>
   75894:	bl	3566c <fputs@plt+0x24558>
   75898:	mov	r4, r0
   7589c:	mov	r0, r4
   758a0:	add	sp, sp, #52	; 0x34
   758a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   758a8:	mov	r4, #7
   758ac:	str	r4, [fp, #52]	; 0x34
   758b0:	mov	r0, fp
   758b4:	mov	r1, r4
   758b8:	bl	22a20 <fputs@plt+0x1190c>
   758bc:	b	75590 <fputs@plt+0x6447c>
   758c0:	ldr	r4, [pc, #88]	; 75920 <fputs@plt+0x6480c>
   758c4:	add	r4, pc, r4
   758c8:	b	75490 <fputs@plt+0x6437c>
   758cc:	mov	r4, r3
   758d0:	mov	r9, r3
   758d4:	str	r3, [sp, #8]
   758d8:	b	75528 <fputs@plt+0x64414>
   758dc:	ldr	r3, [pc, #52]	; 75918 <fputs@plt+0x64804>
   758e0:	str	r4, [sp, #8]
   758e4:	sub	r4, r4, r3
   758e8:	clz	r4, r4
   758ec:	lsr	r4, r4, #5
   758f0:	b	75528 <fputs@plt+0x64414>
   758f4:	mov	r0, #1
   758f8:	mov	r1, #0
   758fc:	mov	r6, #1
   75900:	b	75854 <fputs@plt+0x64740>
   75904:	ldr	r3, [sp, #16]
   75908:	add	r8, r9, r3
   7590c:	b	75714 <fputs@plt+0x64600>
   75910:	andeq	fp, r1, r0, lsl #14
   75914:	strdeq	fp, [r1], -r4
   75918:	andeq	r0, r0, sl, lsl #24
   7591c:	strdeq	r9, [r1], -lr
   75920:	muleq	r1, r0, sp
   75924:	ldr	r3, [r0, #16]
   75928:	push	{r4, r5, r6, lr}
   7592c:	lsl	r6, r1, #4
   75930:	add	r3, r3, r6
   75934:	sub	sp, sp, #16
   75938:	ldr	r2, [r3, #12]
   7593c:	mov	r5, r0
   75940:	ldr	r4, [r2, #32]
   75944:	cmp	r4, #0
   75948:	beq	75968 <fputs@plt+0x64854>
   7594c:	ldr	r0, [r4, #8]
   75950:	bl	1bb5c <fputs@plt+0xaa48>
   75954:	ldr	r4, [r4]
   75958:	cmp	r4, #0
   7595c:	bne	7594c <fputs@plt+0x64838>
   75960:	ldr	r3, [r5, #16]
   75964:	add	r3, r3, r6
   75968:	ldr	r3, [r3]
   7596c:	ldr	r1, [pc, #180]	; 75a28 <fputs@plt+0x64914>
   75970:	mov	r2, r3
   75974:	add	r1, pc, r1
   75978:	mov	r0, r5
   7597c:	str	r3, [sp, #12]
   75980:	str	r5, [sp, #8]
   75984:	bl	18cb0 <fputs@plt+0x7b9c>
   75988:	cmp	r0, #0
   7598c:	moveq	r4, #1
   75990:	beq	759e8 <fputs@plt+0x648d4>
   75994:	ldr	r1, [pc, #144]	; 75a2c <fputs@plt+0x64918>
   75998:	ldr	r2, [sp, #12]
   7599c:	add	r1, pc, r1
   759a0:	mov	r0, r5
   759a4:	bl	42ec4 <fputs@plt+0x31db0>
   759a8:	subs	r6, r0, #0
   759ac:	beq	759f4 <fputs@plt+0x648e0>
   759b0:	ldr	r2, [pc, #120]	; 75a30 <fputs@plt+0x6491c>
   759b4:	mov	r3, #0
   759b8:	str	r3, [sp]
   759bc:	add	r2, pc, r2
   759c0:	add	r3, sp, #8
   759c4:	mov	r1, r6
   759c8:	mov	r0, r5
   759cc:	bl	7545c <fputs@plt+0x64348>
   759d0:	mov	r1, r6
   759d4:	mov	r4, r0
   759d8:	mov	r0, r5
   759dc:	bl	1d100 <fputs@plt+0xbfec>
   759e0:	cmp	r4, #7
   759e4:	beq	759f4 <fputs@plt+0x648e0>
   759e8:	mov	r0, r4
   759ec:	add	sp, sp, #16
   759f0:	pop	{r4, r5, r6, pc}
   759f4:	ldr	r3, [r5, #68]	; 0x44
   759f8:	bic	r3, r3, #-16777216	; 0xff000000
   759fc:	bic	r3, r3, #255	; 0xff
   75a00:	cmp	r3, #0
   75a04:	beq	75a18 <fputs@plt+0x64904>
   75a08:	mov	r4, #7
   75a0c:	mov	r0, r4
   75a10:	add	sp, sp, #16
   75a14:	pop	{r4, r5, r6, pc}
   75a18:	mov	r0, r5
   75a1c:	bl	1d7c4 <fputs@plt+0xc6b0>
   75a20:	mov	r4, #7
   75a24:	b	75a0c <fputs@plt+0x648f8>
   75a28:	andeq	r0, r2, r8, asr #8
   75a2c:	andeq	r0, r2, r4, lsl #8
   75a30:			; <UNDEFINED> instruction: 0xfffb57a0
   75a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75a38:	cmp	r1, #1
   75a3c:	ldr	r9, [pc, #968]	; 75e0c <fputs@plt+0x64cf8>
   75a40:	sub	sp, sp, #76	; 0x4c
   75a44:	mov	r6, r1
   75a48:	add	r9, pc, r9
   75a4c:	mov	r4, r0
   75a50:	mov	r7, r2
   75a54:	ldrne	r9, [pc, #948]	; 75e10 <fputs@plt+0x64cfc>
   75a58:	addne	r9, pc, r9
   75a5c:	ldr	r2, [pc, #944]	; 75e14 <fputs@plt+0x64d00>
   75a60:	ldr	r1, [pc, #944]	; 75e18 <fputs@plt+0x64d04>
   75a64:	mov	ip, #0
   75a68:	add	r2, pc, r2
   75a6c:	add	r1, pc, r1
   75a70:	add	r8, sp, #36	; 0x24
   75a74:	str	r2, [sp, #24]
   75a78:	str	r1, [sp, #28]
   75a7c:	mov	r3, ip
   75a80:	mov	r0, r8
   75a84:	add	r2, sp, #20
   75a88:	mov	r1, #3
   75a8c:	str	r9, [sp, #20]
   75a90:	str	r4, [sp, #36]	; 0x24
   75a94:	str	r6, [sp, #44]	; 0x2c
   75a98:	str	r7, [sp, #40]	; 0x28
   75a9c:	str	ip, [sp, #32]
   75aa0:	str	ip, [sp, #48]	; 0x30
   75aa4:	bl	89028 <fputs@plt+0x77f14>
   75aa8:	ldr	r5, [sp, #48]	; 0x30
   75aac:	cmp	r5, #0
   75ab0:	bne	75c68 <fputs@plt+0x64b54>
   75ab4:	ldr	r3, [r4, #16]
   75ab8:	lsl	fp, r6, #4
   75abc:	add	sl, r3, fp
   75ac0:	ldr	r0, [sl, #4]
   75ac4:	cmp	r0, #0
   75ac8:	beq	75cc8 <fputs@plt+0x64bb4>
   75acc:	ldm	r0, {r3, lr}
   75ad0:	str	r3, [lr, #4]
   75ad4:	ldrb	r3, [r0, #8]
   75ad8:	cmp	r3, #0
   75adc:	strne	r5, [sp, #12]
   75ae0:	beq	75d54 <fputs@plt+0x64c40>
   75ae4:	ldr	r3, [lr, #12]
   75ae8:	add	r1, sp, #52	; 0x34
   75aec:	ldr	ip, [r3, #56]	; 0x38
   75af0:	add	r2, ip, #40	; 0x28
   75af4:	add	ip, ip, #60	; 0x3c
   75af8:	ldr	r3, [r0]
   75afc:	str	r3, [lr, #4]
   75b00:	ldr	r3, [r2], #4
   75b04:	rev	r3, r3
   75b08:	cmp	ip, r2
   75b0c:	str	r3, [r1], #4
   75b10:	bne	75af8 <fputs@plt+0x649e4>
   75b14:	ldr	r3, [sl, #12]
   75b18:	ldr	r1, [sp, #68]	; 0x44
   75b1c:	ldr	r2, [sp, #52]	; 0x34
   75b20:	cmp	r1, #0
   75b24:	str	r2, [r3]
   75b28:	bne	75cac <fputs@plt+0x64b98>
   75b2c:	ldr	r2, [r4, #16]
   75b30:	add	r2, r2, fp
   75b34:	ldr	r1, [r2, #12]
   75b38:	ldrh	r2, [r1, #78]	; 0x4e
   75b3c:	orr	r2, r2, #4
   75b40:	strh	r2, [r1, #78]	; 0x4e
   75b44:	ldrb	r2, [r4, #66]	; 0x42
   75b48:	ldr	r1, [r3, #80]	; 0x50
   75b4c:	strb	r2, [r3, #77]	; 0x4d
   75b50:	cmp	r1, #0
   75b54:	bne	75b78 <fputs@plt+0x64a64>
   75b58:	ldr	r1, [sp, #60]	; 0x3c
   75b5c:	cmp	r1, #0
   75b60:	blt	75dfc <fputs@plt+0x64ce8>
   75b64:	ldreq	r1, [pc, #688]	; 75e1c <fputs@plt+0x64d08>
   75b68:	str	r1, [r3, #80]	; 0x50
   75b6c:	ldr	r0, [sl, #4]
   75b70:	bl	183b8 <fputs@plt+0x72a4>
   75b74:	ldr	r3, [sl, #12]
   75b78:	ldr	r1, [sp, #56]	; 0x38
   75b7c:	uxtb	r2, r1
   75b80:	cmp	r2, #0
   75b84:	strb	r2, [r3, #76]	; 0x4c
   75b88:	moveq	r2, #1
   75b8c:	strbeq	r2, [r3, #76]	; 0x4c
   75b90:	bne	75d24 <fputs@plt+0x64c10>
   75b94:	cmp	r1, #3
   75b98:	movle	r1, #0
   75b9c:	movgt	r1, #1
   75ba0:	cmp	r6, #0
   75ba4:	movne	r1, #0
   75ba8:	cmp	r1, #0
   75bac:	ldr	r2, [r4, #16]
   75bb0:	ldrne	r3, [r4, #24]
   75bb4:	ldr	r1, [pc, #612]	; 75e20 <fputs@plt+0x64d0c>
   75bb8:	bicne	r3, r3, #32768	; 0x8000
   75bbc:	strne	r3, [r4, #24]
   75bc0:	add	r1, pc, r1
   75bc4:	mov	r3, r9
   75bc8:	ldr	r2, [r2, r6, lsl #4]
   75bcc:	mov	r0, r4
   75bd0:	bl	42ec4 <fputs@plt+0x31db0>
   75bd4:	ldr	r2, [pc, #584]	; 75e24 <fputs@plt+0x64d10>
   75bd8:	mov	r3, r8
   75bdc:	add	r2, pc, r2
   75be0:	mov	r7, r0
   75be4:	mov	r0, #0
   75be8:	str	r0, [sp]
   75bec:	mov	r1, r7
   75bf0:	ldr	r8, [r4, #296]	; 0x128
   75bf4:	str	r0, [r4, #296]	; 0x128
   75bf8:	mov	r0, r4
   75bfc:	bl	7545c <fputs@plt+0x64348>
   75c00:	str	r8, [r4, #296]	; 0x128
   75c04:	subs	r8, r0, #0
   75c08:	bne	75ce0 <fputs@plt+0x64bcc>
   75c0c:	ldr	r8, [sp, #48]	; 0x30
   75c10:	mov	r1, r7
   75c14:	mov	r0, r4
   75c18:	bl	1d100 <fputs@plt+0xbfec>
   75c1c:	cmp	r8, #0
   75c20:	bne	75cec <fputs@plt+0x64bd8>
   75c24:	mov	r1, r6
   75c28:	mov	r0, r4
   75c2c:	bl	75924 <fputs@plt+0x64810>
   75c30:	ldrb	r3, [r4, #69]	; 0x45
   75c34:	cmp	r3, #0
   75c38:	bne	75cf8 <fputs@plt+0x64be4>
   75c3c:	ldr	r3, [r4, #16]
   75c40:	add	fp, r3, fp
   75c44:	ldr	r2, [fp, #12]
   75c48:	ldrh	r3, [r2, #78]	; 0x4e
   75c4c:	orr	r3, r3, #1
   75c50:	strh	r3, [r2, #78]	; 0x4e
   75c54:	ldr	r3, [sp, #12]
   75c58:	cmp	r3, #0
   75c5c:	beq	75c8c <fputs@plt+0x64b78>
   75c60:	ldr	r0, [sl, #4]
   75c64:	bl	53734 <fputs@plt+0x42620>
   75c68:	ldr	r3, [pc, #440]	; 75e28 <fputs@plt+0x64d14>
   75c6c:	cmp	r5, r3
   75c70:	cmpne	r5, #7
   75c74:	bne	75c8c <fputs@plt+0x64b78>
   75c78:	ldr	r3, [r4, #68]	; 0x44
   75c7c:	bic	r3, r3, #-16777216	; 0xff000000
   75c80:	bic	r3, r3, #255	; 0xff
   75c84:	cmp	r3, #0
   75c88:	beq	75c98 <fputs@plt+0x64b84>
   75c8c:	mov	r0, r5
   75c90:	add	sp, sp, #76	; 0x4c
   75c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75c98:	mov	r0, r4
   75c9c:	bl	1d7c4 <fputs@plt+0xc6b0>
   75ca0:	mov	r0, r5
   75ca4:	add	sp, sp, #76	; 0x4c
   75ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75cac:	cmp	r6, #0
   75cb0:	bne	75d78 <fputs@plt+0x64c64>
   75cb4:	ands	r2, r1, #3
   75cb8:	moveq	r2, #1
   75cbc:	strb	r2, [r4, #66]	; 0x42
   75cc0:	ldr	r3, [sl, #12]
   75cc4:	b	75b48 <fputs@plt+0x64a34>
   75cc8:	cmp	r6, #1
   75ccc:	ldreq	r2, [r3, #28]
   75cd0:	ldrheq	r3, [r2, #78]	; 0x4e
   75cd4:	orreq	r3, r3, #1
   75cd8:	strheq	r3, [r2, #78]	; 0x4e
   75cdc:	b	75c8c <fputs@plt+0x64b78>
   75ce0:	mov	r1, r7
   75ce4:	mov	r0, r4
   75ce8:	bl	1d100 <fputs@plt+0xbfec>
   75cec:	ldrb	r3, [r4, #69]	; 0x45
   75cf0:	cmp	r3, #0
   75cf4:	beq	75d04 <fputs@plt+0x64bf0>
   75cf8:	mov	r0, r4
   75cfc:	bl	242c0 <fputs@plt+0x131ac>
   75d00:	mov	r8, #7
   75d04:	ldr	r3, [r4, #24]
   75d08:	tst	r3, #65536	; 0x10000
   75d0c:	bne	75c3c <fputs@plt+0x64b28>
   75d10:	ldr	r3, [sp, #12]
   75d14:	mov	r5, r8
   75d18:	cmp	r3, #0
   75d1c:	beq	75c68 <fputs@plt+0x64b54>
   75d20:	b	75c60 <fputs@plt+0x64b4c>
   75d24:	cmp	r2, #4
   75d28:	bls	75b94 <fputs@plt+0x64a80>
   75d2c:	ldr	r1, [r7]
   75d30:	mov	r0, r4
   75d34:	bl	1d100 <fputs@plt+0xbfec>
   75d38:	ldr	r1, [pc, #236]	; 75e2c <fputs@plt+0x64d18>
   75d3c:	mov	r0, r4
   75d40:	add	r1, pc, r1
   75d44:	bl	25ecc <fputs@plt+0x14db8>
   75d48:	mov	r5, #1
   75d4c:	str	r0, [r7]
   75d50:	b	75c54 <fputs@plt+0x64b40>
   75d54:	mov	r1, r5
   75d58:	bl	4c2d4 <fputs@plt+0x3b1c0>
   75d5c:	subs	r3, r0, #0
   75d60:	bne	75dac <fputs@plt+0x64c98>
   75d64:	ldr	r0, [sl, #4]
   75d68:	mov	r3, #1
   75d6c:	str	r3, [sp, #12]
   75d70:	ldr	lr, [r0, #4]
   75d74:	b	75ae4 <fputs@plt+0x649d0>
   75d78:	ldrb	r2, [r4, #66]	; 0x42
   75d7c:	cmp	r1, r2
   75d80:	beq	75b48 <fputs@plt+0x64a34>
   75d84:	ldr	r1, [r7]
   75d88:	mov	r0, r4
   75d8c:	bl	1d100 <fputs@plt+0xbfec>
   75d90:	ldr	r1, [pc, #152]	; 75e30 <fputs@plt+0x64d1c>
   75d94:	mov	r0, r4
   75d98:	add	r1, pc, r1
   75d9c:	bl	25ecc <fputs@plt+0x14db8>
   75da0:	mov	r5, #1
   75da4:	str	r0, [r7]
   75da8:	b	75c54 <fputs@plt+0x64b40>
   75dac:	ldr	r5, [pc, #128]	; 75e34 <fputs@plt+0x64d20>
   75db0:	cmp	r3, #516	; 0x204
   75db4:	add	r5, pc, r5
   75db8:	bne	75de8 <fputs@plt+0x64cd4>
   75dbc:	ldr	r1, [r7]
   75dc0:	mov	r0, r4
   75dc4:	str	r3, [sp, #12]
   75dc8:	bl	1d100 <fputs@plt+0xbfec>
   75dcc:	mov	r1, r5
   75dd0:	mov	r0, r4
   75dd4:	bl	25ecc <fputs@plt+0x14db8>
   75dd8:	ldr	r3, [sp, #12]
   75ddc:	mov	r5, r3
   75de0:	str	r0, [r7]
   75de4:	b	75c68 <fputs@plt+0x64b54>
   75de8:	str	r3, [sp, #12]
   75dec:	bl	20bd0 <fputs@plt+0xfabc>
   75df0:	ldr	r3, [sp, #12]
   75df4:	mov	r5, r0
   75df8:	b	75dbc <fputs@plt+0x64ca8>
   75dfc:	cmp	r1, #-2147483648	; 0x80000000
   75e00:	rsbne	r1, r1, #0
   75e04:	mvneq	r1, #-2147483648	; 0x80000000
   75e08:	b	75b68 <fputs@plt+0x64a54>
   75e0c:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   75e10:	andeq	pc, r1, r4, ror fp	; <UNPREDICTABLE>
   75e14:	andeq	r9, r1, r0, lsl r4
   75e18:	andeq	r0, r2, r0, ror #6
   75e1c:			; <UNDEFINED> instruction: 0xfffff830
   75e20:			; <UNDEFINED> instruction: 0x000202b4
   75e24:	andeq	r3, r1, r4, asr #8
   75e28:	andeq	r0, r0, sl, lsl #24
   75e2c:	andeq	r0, r2, ip, lsl r1
   75e30:	andeq	r0, r2, r0, lsl #1
   75e34:	andeq	sp, r1, r4, lsr #28
   75e38:	ldr	ip, [r0, #16]
   75e3c:	mov	r3, #1
   75e40:	push	{r4, r5, r6, r7, r8, lr}
   75e44:	mov	r5, r0
   75e48:	strb	r3, [r0, #149]	; 0x95
   75e4c:	ldr	r3, [ip, #12]
   75e50:	mov	r7, r1
   75e54:	ldr	r6, [r0, #24]
   75e58:	ldrb	r3, [r3, #77]	; 0x4d
   75e5c:	ldr	lr, [r0, #20]
   75e60:	mov	r4, #0
   75e64:	strb	r3, [r0, #66]	; 0x42
   75e68:	b	75e78 <fputs@plt+0x64d64>
   75e6c:	ldr	ip, [r5, #16]
   75e70:	ldr	lr, [r5, #20]
   75e74:	add	r4, r4, #1
   75e78:	cmp	lr, r4
   75e7c:	mov	r2, r7
   75e80:	mov	r1, r4
   75e84:	mov	r0, r5
   75e88:	add	r3, ip, r4, lsl #4
   75e8c:	ble	75ed0 <fputs@plt+0x64dbc>
   75e90:	ldr	r3, [r3, #12]
   75e94:	ldrh	r3, [r3, #78]	; 0x4e
   75e98:	cmp	r4, #1
   75e9c:	orreq	r3, r3, #1
   75ea0:	tst	r3, #1
   75ea4:	bne	75e74 <fputs@plt+0x64d60>
   75ea8:	bl	75a34 <fputs@plt+0x64920>
   75eac:	subs	r8, r0, #0
   75eb0:	beq	75e6c <fputs@plt+0x64d58>
   75eb4:	mov	r1, r4
   75eb8:	mov	r0, r5
   75ebc:	bl	24350 <fputs@plt+0x1323c>
   75ec0:	mov	r3, #0
   75ec4:	strb	r3, [r5, #149]	; 0x95
   75ec8:	mov	r0, r8
   75ecc:	pop	{r4, r5, r6, r7, r8, pc}
   75ed0:	ldr	r3, [ip, #28]
   75ed4:	ldrh	r3, [r3, #78]	; 0x4e
   75ed8:	tst	r3, #1
   75edc:	beq	75f04 <fputs@plt+0x64df0>
   75ee0:	ands	r8, r6, #2
   75ee4:	mov	r3, #0
   75ee8:	strb	r3, [r5, #149]	; 0x95
   75eec:	ldreq	r3, [r5, #24]
   75ef0:	movne	r8, r3
   75ef4:	biceq	r3, r3, #2
   75ef8:	streq	r3, [r5, #24]
   75efc:	mov	r0, r8
   75f00:	pop	{r4, r5, r6, r7, r8, pc}
   75f04:	mov	r2, r7
   75f08:	mov	r1, #1
   75f0c:	mov	r0, r5
   75f10:	bl	75a34 <fputs@plt+0x64920>
   75f14:	subs	r8, r0, #0
   75f18:	beq	75ee0 <fputs@plt+0x64dcc>
   75f1c:	ldr	r3, [r5, #16]
   75f20:	ldr	r0, [r3, #28]
   75f24:	bl	241d4 <fputs@plt+0x130c0>
   75f28:	b	75ec0 <fputs@plt+0x64dac>
   75f2c:	ldr	r3, [r0]
   75f30:	ldrb	r2, [r3, #149]	; 0x95
   75f34:	cmp	r2, #0
   75f38:	beq	75f44 <fputs@plt+0x64e30>
   75f3c:	mov	r0, #0
   75f40:	bx	lr
   75f44:	push	{r4, lr}
   75f48:	mov	r4, r0
   75f4c:	add	r1, r4, #4
   75f50:	mov	r0, r3
   75f54:	bl	75e38 <fputs@plt+0x64d24>
   75f58:	cmp	r0, #0
   75f5c:	strne	r0, [r4, #12]
   75f60:	ldrne	r3, [r4, #68]	; 0x44
   75f64:	addne	r3, r3, #1
   75f68:	strne	r3, [r4, #68]	; 0x44
   75f6c:	pop	{r4, pc}
   75f70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75f74:	mov	r9, r3
   75f78:	ldr	r5, [r0]
   75f7c:	sub	sp, sp, #20
   75f80:	mov	r4, r0
   75f84:	ldrb	r3, [r5, #149]	; 0x95
   75f88:	mov	r6, r1
   75f8c:	mov	r8, r2
   75f90:	cmp	r3, #0
   75f94:	beq	75fa4 <fputs@plt+0x64e90>
   75f98:	ldr	r3, [r5, #144]	; 0x90
   75f9c:	cmp	r3, #1
   75fa0:	beq	760ec <fputs@plt+0x64fd8>
   75fa4:	mov	r1, r6
   75fa8:	add	r3, sp, #12
   75fac:	mov	r2, r8
   75fb0:	mov	r0, r4
   75fb4:	bl	398ac <fputs@plt+0x28798>
   75fb8:	subs	r7, r0, #0
   75fbc:	blt	76084 <fputs@plt+0x64f70>
   75fc0:	cmp	r9, #0
   75fc4:	bne	7608c <fputs@plt+0x64f78>
   75fc8:	ldr	r1, [sp, #12]
   75fcc:	mov	r0, r5
   75fd0:	bl	24628 <fputs@plt+0x13514>
   75fd4:	ldr	r6, [sp, #12]
   75fd8:	mov	r8, r0
   75fdc:	ldm	r6, {r0, r1}
   75fe0:	add	r3, r4, #500	; 0x1f4
   75fe4:	cmp	r8, #0
   75fe8:	stm	r3, {r0, r1}
   75fec:	beq	76084 <fputs@plt+0x64f70>
   75ff0:	mov	r1, r8
   75ff4:	mov	r0, r4
   75ff8:	bl	39950 <fputs@plt+0x2883c>
   75ffc:	cmp	r0, #0
   76000:	bne	76078 <fputs@plt+0x64f64>
   76004:	ldrb	r3, [r5, #148]	; 0x94
   76008:	cmp	r3, #1
   7600c:	beq	76118 <fputs@plt+0x65004>
   76010:	ldr	r3, [r5, #16]
   76014:	ldr	r2, [pc, #1292]	; 76528 <fputs@plt+0x65414>
   76018:	cmp	r9, #1
   7601c:	add	r2, pc, r2
   76020:	lsl	sl, r7, #4
   76024:	ldr	r6, [r3, r7, lsl #4]
   76028:	beq	7651c <fputs@plt+0x65408>
   7602c:	str	r6, [sp]
   76030:	mov	r3, #0
   76034:	mov	r1, #18
   76038:	mov	r0, r4
   7603c:	bl	39730 <fputs@plt+0x2861c>
   76040:	cmp	r0, #0
   76044:	bne	76078 <fputs@plt+0x64f64>
   76048:	ldr	r3, [sp, #60]	; 0x3c
   7604c:	cmp	r3, #0
   76050:	beq	760b4 <fputs@plt+0x64fa0>
   76054:	ldrb	r3, [r4, #454]	; 0x1c6
   76058:	cmp	r3, #0
   7605c:	bne	76134 <fputs@plt+0x65020>
   76060:	ldr	r3, [r5, #16]
   76064:	mov	r0, r4
   76068:	ldr	r6, [r3, sl]
   7606c:	bl	75f2c <fputs@plt+0x64e18>
   76070:	cmp	r0, #0
   76074:	beq	76418 <fputs@plt+0x65304>
   76078:	mov	r1, r8
   7607c:	mov	r0, r5
   76080:	bl	1d100 <fputs@plt+0xbfec>
   76084:	add	sp, sp, #20
   76088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7608c:	ldr	r3, [r8, #4]
   76090:	cmp	r3, #0
   76094:	cmpne	r7, #1
   76098:	moveq	r7, #1
   7609c:	beq	75fc8 <fputs@plt+0x64eb4>
   760a0:	ldr	r1, [pc, #1156]	; 7652c <fputs@plt+0x65418>
   760a4:	mov	r0, r4
   760a8:	add	r1, pc, r1
   760ac:	bl	39630 <fputs@plt+0x2851c>
   760b0:	b	76084 <fputs@plt+0x64f70>
   760b4:	ldr	r2, [sp, #56]	; 0x38
   760b8:	ldr	r3, [pc, #1136]	; 76530 <fputs@plt+0x6541c>
   760bc:	str	r6, [sp]
   760c0:	add	r3, pc, r3
   760c4:	add	r3, r3, r2, lsl #1
   760c8:	add	r9, r3, r9
   760cc:	mov	r2, r8
   760d0:	ldr	r3, [sp, #60]	; 0x3c
   760d4:	ldrb	r1, [r9, #3352]	; 0xd18
   760d8:	mov	r0, r4
   760dc:	bl	39730 <fputs@plt+0x2861c>
   760e0:	cmp	r0, #0
   760e4:	bne	76078 <fputs@plt+0x64f64>
   760e8:	b	76054 <fputs@plt+0x64f40>
   760ec:	ldrb	r7, [r5, #148]	; 0x94
   760f0:	ldr	r1, [pc, #1084]	; 76534 <fputs@plt+0x65420>
   760f4:	cmp	r7, #1
   760f8:	add	r1, pc, r1
   760fc:	ldrne	r1, [pc, #1076]	; 76538 <fputs@plt+0x65424>
   76100:	addne	r1, pc, r1
   76104:	mov	r0, r5
   76108:	bl	25ecc <fputs@plt+0x14db8>
   7610c:	str	r6, [sp, #12]
   76110:	mov	r8, r0
   76114:	b	75fdc <fputs@plt+0x64ec8>
   76118:	ldr	r2, [r5, #16]
   7611c:	mov	r9, r3
   76120:	lsl	sl, r7, #4
   76124:	ldr	r6, [r2, r7, lsl #4]
   76128:	ldr	r2, [pc, #1036]	; 7653c <fputs@plt+0x65428>
   7612c:	add	r2, pc, r2
   76130:	b	7602c <fputs@plt+0x64f18>
   76134:	mov	r2, #72	; 0x48
   76138:	mov	r3, #0
   7613c:	mov	r0, r5
   76140:	bl	25490 <fputs@plt+0x1437c>
   76144:	subs	r6, r0, #0
   76148:	beq	76484 <fputs@plt+0x65370>
   7614c:	ldr	r3, [r5, #16]
   76150:	mvn	r1, #0
   76154:	add	r3, r3, sl
   76158:	mov	r2, #1
   7615c:	ldr	r9, [r3, #12]
   76160:	mov	r3, #200	; 0xc8
   76164:	str	r8, [r6]
   76168:	str	r9, [r6, #64]	; 0x40
   7616c:	strh	r1, [r6, #32]
   76170:	strh	r2, [r6, #36]	; 0x24
   76174:	strh	r3, [r6, #38]	; 0x26
   76178:	ldrb	r3, [r4, #18]
   7617c:	str	r6, [r4, #488]	; 0x1e8
   76180:	cmp	r3, #0
   76184:	bne	761a0 <fputs@plt+0x6508c>
   76188:	ldr	r1, [pc, #944]	; 76540 <fputs@plt+0x6542c>
   7618c:	mov	r0, r8
   76190:	add	r1, pc, r1
   76194:	bl	110f0 <strcmp@plt>
   76198:	cmp	r0, #0
   7619c:	streq	r6, [r9, #72]	; 0x48
   761a0:	ldrb	r3, [r5, #149]	; 0x95
   761a4:	cmp	r3, #0
   761a8:	bne	76084 <fputs@plt+0x64f70>
   761ac:	ldr	r6, [r4, #8]
   761b0:	cmp	r6, #0
   761b4:	beq	764c8 <fputs@plt+0x653b4>
   761b8:	mov	r2, r7
   761bc:	mov	r1, #1
   761c0:	mov	r0, r4
   761c4:	bl	5aa4c <fputs@plt+0x49938>
   761c8:	ldr	r3, [sp, #60]	; 0x3c
   761cc:	cmp	r3, #0
   761d0:	bne	764ac <fputs@plt+0x65398>
   761d4:	ldr	r8, [r4, #76]	; 0x4c
   761d8:	mov	r2, #2
   761dc:	add	fp, r8, r2
   761e0:	add	r9, r8, #1
   761e4:	add	r8, r8, #3
   761e8:	str	r9, [r4, #392]	; 0x188
   761ec:	str	fp, [r4, #396]	; 0x18c
   761f0:	str	r8, [r4, #76]	; 0x4c
   761f4:	mov	r3, r8
   761f8:	str	r2, [sp]
   761fc:	mov	r1, #51	; 0x33
   76200:	mov	r2, r7
   76204:	mov	r0, r6
   76208:	bl	2e760 <fputs@plt+0x1d64c>
   7620c:	mov	r3, #1
   76210:	ldr	r2, [r6, #96]	; 0x60
   76214:	lsl	r3, r3, r7
   76218:	cmp	r7, #1
   7621c:	orr	r2, r2, r3
   76220:	str	r2, [r6, #96]	; 0x60
   76224:	beq	7624c <fputs@plt+0x65138>
   76228:	ldr	r2, [r6]
   7622c:	ldr	r2, [r2, #16]
   76230:	add	sl, r2, sl
   76234:	ldr	r2, [sl, #4]
   76238:	ldrb	r2, [r2, #9]
   7623c:	cmp	r2, #0
   76240:	ldrne	r2, [r6, #100]	; 0x64
   76244:	orrne	r3, r2, r3
   76248:	strne	r3, [r6, #100]	; 0x64
   7624c:	mov	r3, #0
   76250:	str	r3, [sp]
   76254:	mov	r2, r8
   76258:	mov	r1, #45	; 0x2d
   7625c:	mov	r0, r6
   76260:	bl	2e760 <fputs@plt+0x1d64c>
   76264:	ldr	r2, [r5, #24]
   76268:	mov	r3, #2
   7626c:	tst	r2, #32768	; 0x8000
   76270:	moveq	r2, #4
   76274:	movne	r2, #1
   76278:	str	r2, [sp]
   7627c:	mov	r1, #52	; 0x34
   76280:	mov	r2, r7
   76284:	mov	sl, r0
   76288:	mov	r0, r6
   7628c:	bl	2e760 <fputs@plt+0x1d64c>
   76290:	ldrb	r1, [r5, #66]	; 0x42
   76294:	mov	r3, #5
   76298:	mov	r2, r7
   7629c:	str	r1, [sp]
   762a0:	mov	r0, r6
   762a4:	mov	r1, #52	; 0x34
   762a8:	bl	2e760 <fputs@plt+0x1d64c>
   762ac:	ldr	r2, [r6, #32]
   762b0:	ldr	r1, [r6]
   762b4:	ldr	r0, [r6, #24]
   762b8:	sub	r3, r2, #1
   762bc:	cmp	sl, #0
   762c0:	str	r3, [r0, #96]	; 0x60
   762c4:	ldrb	r1, [r1, #69]	; 0x45
   762c8:	movlt	sl, r3
   762cc:	cmp	r1, #0
   762d0:	bne	76474 <fputs@plt+0x65360>
   762d4:	add	sl, sl, sl, lsl #2
   762d8:	ldr	r3, [r6, #4]
   762dc:	add	sl, r3, sl, lsl #2
   762e0:	ldr	r3, [sp, #60]	; 0x3c
   762e4:	ldr	r1, [sp, #56]	; 0x38
   762e8:	str	r2, [sl, #8]
   762ec:	orrs	r3, r3, r1
   762f0:	beq	76454 <fputs@plt+0x65340>
   762f4:	mov	r2, #0
   762f8:	mov	r3, fp
   762fc:	str	r2, [sp]
   76300:	mov	r1, #22
   76304:	mov	r0, r6
   76308:	bl	2e760 <fputs@plt+0x1d64c>
   7630c:	ldr	r5, [r4, #8]
   76310:	cmp	r5, #0
   76314:	beq	764dc <fputs@plt+0x653c8>
   76318:	ldr	r2, [pc, #548]	; 76544 <fputs@plt+0x65430>
   7631c:	cmp	r7, #1
   76320:	add	r2, pc, r2
   76324:	ldrne	r2, [pc, #540]	; 76548 <fputs@plt+0x65434>
   76328:	addne	r2, pc, r2
   7632c:	mov	r3, #1
   76330:	mov	r0, r4
   76334:	str	r2, [sp]
   76338:	mov	r1, r7
   7633c:	mov	r2, r3
   76340:	bl	2e554 <fputs@plt+0x1d440>
   76344:	mov	r3, #5
   76348:	str	r3, [sp, #4]
   7634c:	mov	r2, #0
   76350:	mov	r3, #1
   76354:	mov	r1, #55	; 0x37
   76358:	str	r7, [sp]
   7635c:	mov	r0, r5
   76360:	bl	2e83c <fputs@plt+0x1d728>
   76364:	ldr	r3, [r4, #72]	; 0x48
   76368:	mov	r1, #74	; 0x4a
   7636c:	cmp	r3, #0
   76370:	moveq	r3, #1
   76374:	streq	r3, [r4, #72]	; 0x48
   76378:	mov	r4, #0
   7637c:	mov	r2, r4
   76380:	mov	r3, r9
   76384:	str	r4, [sp]
   76388:	mov	r0, r6
   7638c:	bl	2e760 <fputs@plt+0x1d64c>
   76390:	mov	r3, r8
   76394:	mov	r2, #6
   76398:	mov	r1, #27
   7639c:	str	r4, [sp]
   763a0:	mov	r0, r6
   763a4:	bl	2e760 <fputs@plt+0x1d64c>
   763a8:	ldr	r2, [pc, #412]	; 7654c <fputs@plt+0x65438>
   763ac:	mvn	r3, #1
   763b0:	add	r2, pc, r2
   763b4:	add	r2, r2, #3344	; 0xd10
   763b8:	add	r2, r2, #12
   763bc:	mov	r1, r0
   763c0:	mov	r0, r6
   763c4:	bl	24588 <fputs@plt+0x13474>
   763c8:	mov	r3, r8
   763cc:	mov	r2, r4
   763d0:	str	r9, [sp]
   763d4:	mov	r1, #75	; 0x4b
   763d8:	mov	r0, r6
   763dc:	bl	2e760 <fputs@plt+0x1d64c>
   763e0:	ldr	r3, [r6]
   763e4:	ldrb	r3, [r3, #69]	; 0x45
   763e8:	cmp	r3, r4
   763ec:	bne	763fc <fputs@plt+0x652e8>
   763f0:	mov	r1, #8
   763f4:	mov	r0, r6
   763f8:	bl	1f968 <fputs@plt+0xe854>
   763fc:	mov	r3, #0
   76400:	mov	r0, r6
   76404:	str	r3, [sp]
   76408:	mov	r2, r3
   7640c:	mov	r1, #61	; 0x3d
   76410:	bl	2e760 <fputs@plt+0x1d64c>
   76414:	b	76084 <fputs@plt+0x64f70>
   76418:	mov	r2, r6
   7641c:	mov	r1, r8
   76420:	mov	r0, r5
   76424:	bl	18cb0 <fputs@plt+0x7b9c>
   76428:	cmp	r0, #0
   7642c:	beq	764ec <fputs@plt+0x653d8>
   76430:	ldr	r3, [sp, #64]	; 0x40
   76434:	cmp	r3, #0
   76438:	bne	7649c <fputs@plt+0x65388>
   7643c:	ldr	r1, [pc, #268]	; 76550 <fputs@plt+0x6543c>
   76440:	mov	r0, r4
   76444:	ldr	r2, [sp, #12]
   76448:	add	r1, pc, r1
   7644c:	bl	39630 <fputs@plt+0x2851c>
   76450:	b	76078 <fputs@plt+0x64f64>
   76454:	str	r3, [sp]
   76458:	mov	r2, r7
   7645c:	mov	r3, fp
   76460:	mov	r1, #122	; 0x7a
   76464:	mov	r0, r6
   76468:	bl	2e760 <fputs@plt+0x1d64c>
   7646c:	str	r0, [r4, #424]	; 0x1a8
   76470:	b	7630c <fputs@plt+0x651f8>
   76474:	ldr	sl, [pc, #216]	; 76554 <fputs@plt+0x65440>
   76478:	add	sl, pc, sl
   7647c:	add	sl, sl, #4
   76480:	b	762e0 <fputs@plt+0x651cc>
   76484:	ldr	r3, [r4, #68]	; 0x44
   76488:	mov	r2, #7
   7648c:	add	r3, r3, #1
   76490:	str	r3, [r4, #68]	; 0x44
   76494:	str	r2, [r4, #12]
   76498:	b	76078 <fputs@plt+0x64f64>
   7649c:	mov	r1, r7
   764a0:	mov	r0, r4
   764a4:	bl	5a9f0 <fputs@plt+0x498dc>
   764a8:	b	76078 <fputs@plt+0x64f64>
   764ac:	mov	r3, #0
   764b0:	str	r3, [sp]
   764b4:	mov	r2, r3
   764b8:	mov	r1, #149	; 0x95
   764bc:	mov	r0, r6
   764c0:	bl	2e760 <fputs@plt+0x1d64c>
   764c4:	b	761d4 <fputs@plt+0x650c0>
   764c8:	mov	r0, r4
   764cc:	bl	2e7d4 <fputs@plt+0x1d6c0>
   764d0:	subs	r6, r0, #0
   764d4:	beq	76084 <fputs@plt+0x64f70>
   764d8:	b	761b8 <fputs@plt+0x650a4>
   764dc:	mov	r0, r4
   764e0:	bl	2e7d4 <fputs@plt+0x1d6c0>
   764e4:	mov	r5, r0
   764e8:	b	76318 <fputs@plt+0x65204>
   764ec:	mov	r2, r6
   764f0:	mov	r1, r8
   764f4:	mov	r0, r5
   764f8:	bl	18de4 <fputs@plt+0x7cd0>
   764fc:	cmp	r0, #0
   76500:	beq	76134 <fputs@plt+0x65020>
   76504:	ldr	r1, [pc, #76]	; 76558 <fputs@plt+0x65444>
   76508:	mov	r0, r4
   7650c:	mov	r2, r8
   76510:	add	r1, pc, r1
   76514:	bl	39630 <fputs@plt+0x2851c>
   76518:	b	76078 <fputs@plt+0x64f64>
   7651c:	ldr	r2, [pc, #56]	; 7655c <fputs@plt+0x65448>
   76520:	add	r2, pc, r2
   76524:	b	7602c <fputs@plt+0x64f18>
   76528:			; <UNDEFINED> instruction: 0x0001f5b0
   7652c:	andeq	pc, r1, r4, lsl #28
   76530:	andeq	sl, r1, r0, lsl #22
   76534:	andeq	pc, r1, r0, asr #9
   76538:	andeq	pc, r1, ip, asr #9
   7653c:	andeq	pc, r1, ip, lsl #9
   76540:	andeq	pc, r1, r4, lsl #27
   76544:	muleq	r1, r8, r2
   76548:	andeq	pc, r1, r4, lsr #5
   7654c:	andeq	sl, r1, r0, lsl r8
   76550:	muleq	r1, r0, sl
   76554:	ldrdeq	r8, [r3], -r0
   76558:	andeq	pc, r1, r0, ror #19
   7655c:	muleq	r1, r8, r0
   76560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76564:	sub	sp, sp, #36	; 0x24
   76568:	mov	r8, r1
   7656c:	mov	r7, r2
   76570:	mov	r5, r3
   76574:	mov	r4, r0
   76578:	bl	75f2c <fputs@plt+0x64e18>
   7657c:	subs	sl, r0, #0
   76580:	movne	r6, #0
   76584:	bne	765a0 <fputs@plt+0x6548c>
   76588:	mov	r2, r5
   7658c:	mov	r1, r7
   76590:	ldr	r0, [r4]
   76594:	bl	18cb0 <fputs@plt+0x7b9c>
   76598:	subs	r6, r0, #0
   7659c:	beq	765ac <fputs@plt+0x65498>
   765a0:	mov	r0, r6
   765a4:	add	sp, sp, #36	; 0x24
   765a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   765ac:	cmp	r8, #0
   765b0:	beq	7660c <fputs@plt+0x654f8>
   765b4:	ldr	r8, [pc, #536]	; 767d4 <fputs@plt+0x656c0>
   765b8:	add	r8, pc, r8
   765bc:	ldr	r9, [r4]
   765c0:	mov	r1, r5
   765c4:	mov	r0, r9
   765c8:	bl	18ef0 <fputs@plt+0x7ddc>
   765cc:	cmp	r0, #0
   765d0:	ble	76634 <fputs@plt+0x65520>
   765d4:	cmp	r5, #0
   765d8:	beq	76618 <fputs@plt+0x65504>
   765dc:	ldr	r1, [pc, #500]	; 767d8 <fputs@plt+0x656c4>
   765e0:	str	r7, [sp]
   765e4:	mov	r3, r5
   765e8:	mov	r2, r8
   765ec:	add	r1, pc, r1
   765f0:	mov	r0, r4
   765f4:	bl	39630 <fputs@plt+0x2851c>
   765f8:	mov	r3, #1
   765fc:	mov	r0, r6
   76600:	strb	r3, [r4, #17]
   76604:	add	sp, sp, #36	; 0x24
   76608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7660c:	ldr	r8, [pc, #456]	; 767dc <fputs@plt+0x656c8>
   76610:	add	r8, pc, r8
   76614:	b	765bc <fputs@plt+0x654a8>
   76618:	ldr	r1, [pc, #448]	; 767e0 <fputs@plt+0x656cc>
   7661c:	mov	r3, r7
   76620:	mov	r2, r8
   76624:	add	r1, pc, r1
   76628:	mov	r0, r4
   7662c:	bl	39630 <fputs@plt+0x2851c>
   76630:	b	765f8 <fputs@plt+0x654e4>
   76634:	add	fp, sp, #28
   76638:	add	r0, r9, #320	; 0x140
   7663c:	mov	r2, fp
   76640:	mov	r1, r7
   76644:	bl	175dc <fputs@plt+0x64c8>
   76648:	cmp	r0, #0
   7664c:	beq	765d4 <fputs@plt+0x654c0>
   76650:	ldr	r9, [r0, #8]
   76654:	cmp	r9, #0
   76658:	beq	765d4 <fputs@plt+0x654c0>
   7665c:	ldr	r3, [r9, #16]
   76660:	mov	r2, #0
   76664:	ldr	r1, [r9]
   76668:	cmp	r3, r2
   7666c:	str	r1, [sp, #8]
   76670:	str	r2, [sp, #28]
   76674:	beq	76680 <fputs@plt+0x6556c>
   76678:	mov	r6, r3
   7667c:	b	765a0 <fputs@plt+0x6548c>
   76680:	ldr	r3, [r1, #4]
   76684:	cmp	r3, #0
   76688:	beq	76698 <fputs@plt+0x65584>
   7668c:	ldr	r2, [r1, #8]
   76690:	cmp	r3, r2
   76694:	bne	765d4 <fputs@plt+0x654c0>
   76698:	ldr	r0, [r9, #4]
   7669c:	cmp	r0, #0
   766a0:	beq	766ac <fputs@plt+0x65598>
   766a4:	bl	10f58 <strlen@plt>
   766a8:	bic	sl, r0, #-1073741824	; 0xc0000000
   766ac:	ldr	r3, [r4]
   766b0:	add	r2, sl, #73	; 0x49
   766b4:	str	r3, [sp, #12]
   766b8:	mov	r0, r3
   766bc:	mov	r3, #0
   766c0:	bl	25490 <fputs@plt+0x1437c>
   766c4:	add	r2, sl, #1
   766c8:	subs	sl, r0, #0
   766cc:	beq	765d4 <fputs@plt+0x654c0>
   766d0:	add	r3, sl, #72	; 0x48
   766d4:	str	sl, [r9, #16]
   766d8:	mov	r0, r3
   766dc:	str	r3, [sl]
   766e0:	ldr	r1, [r9, #4]
   766e4:	bl	10f7c <memcpy@plt>
   766e8:	ldr	r2, [sp, #12]
   766ec:	mvn	lr, #0
   766f0:	ldr	r1, [r2, #16]
   766f4:	ldrb	r2, [sl, #42]	; 0x2a
   766f8:	ldr	ip, [r1, #12]
   766fc:	orr	r2, r2, #16
   76700:	str	ip, [sl, #64]	; 0x40
   76704:	mov	ip, #0
   76708:	strh	lr, [sl, #32]
   7670c:	str	ip, [sl, #48]	; 0x30
   76710:	strb	r2, [sl, #42]	; 0x2a
   76714:	mov	r3, r0
   76718:	mov	r0, #1
   7671c:	mov	r1, r3
   76720:	strh	r0, [sl, #36]	; 0x24
   76724:	ldr	r0, [sp, #12]
   76728:	bl	25ecc <fputs@plt+0x14db8>
   7672c:	add	ip, sl, #52	; 0x34
   76730:	mov	r2, ip
   76734:	add	r1, sl, #48	; 0x30
   76738:	str	ip, [sp, #20]
   7673c:	str	r1, [sp, #16]
   76740:	mov	r3, r0
   76744:	ldr	r0, [sp, #12]
   76748:	bl	2fdcc <fputs@plt+0x1ecb8>
   7674c:	add	r0, sp, #12
   76750:	mov	r3, #0
   76754:	ldm	r0, {r0, r1, r2}
   76758:	bl	2fdcc <fputs@plt+0x1ecb8>
   7675c:	ldr	r1, [sl]
   76760:	ldr	r0, [sp, #12]
   76764:	bl	25ecc <fputs@plt+0x14db8>
   76768:	mov	r3, r0
   7676c:	add	r0, sp, #12
   76770:	ldm	r0, {r0, r1, r2}
   76774:	bl	2fdcc <fputs@plt+0x1ecb8>
   76778:	ldr	r3, [sp, #8]
   7677c:	str	fp, [sp]
   76780:	mov	r1, sl
   76784:	ldr	r3, [r3, #8]
   76788:	mov	r2, r9
   7678c:	ldr	r0, [sp, #12]
   76790:	bl	42fbc <fputs@plt+0x31ea8>
   76794:	cmp	r0, #0
   76798:	ldreq	r3, [r9, #16]
   7679c:	beq	76678 <fputs@plt+0x65564>
   767a0:	ldr	r1, [pc, #60]	; 767e4 <fputs@plt+0x656d0>
   767a4:	ldr	r2, [sp, #28]
   767a8:	mov	r0, r4
   767ac:	add	r1, pc, r1
   767b0:	bl	39630 <fputs@plt+0x2851c>
   767b4:	ldr	sl, [sp, #12]
   767b8:	ldr	r1, [sp, #28]
   767bc:	mov	r0, sl
   767c0:	bl	1d100 <fputs@plt+0xbfec>
   767c4:	add	r1, r9, #16
   767c8:	mov	r0, sl
   767cc:	bl	23c40 <fputs@plt+0x12b2c>
   767d0:	b	765d4 <fputs@plt+0x654c0>
   767d4:	andeq	pc, r1, ip, ror #18
   767d8:	muleq	r1, r8, ip
   767dc:	andeq	pc, r1, r4, lsr #18
   767e0:	andeq	sp, r1, ip, ror #24
   767e4:	muleq	r1, r4, r6
   767e8:	push	{r4, r5, r6, r7, lr}
   767ec:	ldr	r4, [r2]
   767f0:	cmp	r4, #0
   767f4:	beq	7685c <fputs@plt+0x65748>
   767f8:	ldr	r3, [r0]
   767fc:	ldr	r5, [r3, #20]
   76800:	cmp	r5, #0
   76804:	ldrle	r6, [r3, #16]
   76808:	ble	7684c <fputs@plt+0x65738>
   7680c:	ldr	r7, [r3, #16]
   76810:	ldr	r3, [r7, #12]
   76814:	cmp	r4, r3
   76818:	addne	r3, r7, #16
   7681c:	movne	ip, #0
   76820:	bne	76834 <fputs@plt+0x65720>
   76824:	b	7686c <fputs@plt+0x65758>
   76828:	ldr	lr, [r3, #-4]
   7682c:	cmp	r4, lr
   76830:	beq	7684c <fputs@plt+0x65738>
   76834:	add	ip, ip, #1
   76838:	cmp	ip, r5
   7683c:	mov	r6, r3
   76840:	add	r3, r3, #16
   76844:	bne	76828 <fputs@plt+0x65714>
   76848:	add	r6, r7, ip, lsl #4
   7684c:	ldr	r3, [r6]
   76850:	ldr	r2, [r2, #8]
   76854:	pop	{r4, r5, r6, r7, lr}
   76858:	b	76560 <fputs@plt+0x6544c>
   7685c:	ldr	r3, [r2, #4]
   76860:	pop	{r4, r5, r6, r7, lr}
   76864:	ldr	r2, [r2, #8]
   76868:	b	76560 <fputs@plt+0x6544c>
   7686c:	mov	r6, r7
   76870:	b	7684c <fputs@plt+0x65738>
   76874:	ldr	r3, [r0]
   76878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7687c:	mov	r2, r3
   76880:	sub	sp, sp, #132	; 0x84
   76884:	ldr	r2, [r2]
   76888:	str	r3, [sp, #32]
   7688c:	ldr	r3, [r1, #8]
   76890:	mov	ip, r2
   76894:	str	r2, [sp, #48]	; 0x30
   76898:	orr	r2, r3, #32
   7689c:	str	r2, [r1, #8]
   768a0:	ldrb	r2, [ip, #69]	; 0x45
   768a4:	cmp	r2, #0
   768a8:	beq	768c0 <fputs@plt+0x657ac>
   768ac:	mov	r3, #2
   768b0:	str	r3, [sp, #24]
   768b4:	ldr	r0, [sp, #24]
   768b8:	add	sp, sp, #132	; 0x84
   768bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   768c0:	ldr	r2, [r1, #28]
   768c4:	cmp	r2, #0
   768c8:	str	r2, [sp, #44]	; 0x2c
   768cc:	beq	76ad4 <fputs@plt+0x659c0>
   768d0:	ands	r3, r3, #32
   768d4:	str	r3, [sp, #24]
   768d8:	bne	76ad4 <fputs@plt+0x659c0>
   768dc:	ldr	r3, [pc, #4012]	; 77890 <fputs@plt+0x6677c>
   768e0:	ldr	r2, [r0, #12]
   768e4:	add	r3, pc, r3
   768e8:	ldr	ip, [r1]
   768ec:	cmp	r2, r3
   768f0:	str	ip, [sp, #64]	; 0x40
   768f4:	moveq	r3, r1
   768f8:	beq	76aac <fputs@plt+0x65998>
   768fc:	ldr	r4, [sp, #44]	; 0x2c
   76900:	str	r1, [sp, #52]	; 0x34
   76904:	str	r0, [sp, #56]	; 0x38
   76908:	mov	r1, r4
   7690c:	ldr	r0, [sp, #32]
   76910:	bl	19490 <fputs@plt+0x837c>
   76914:	ldr	r3, [r4]
   76918:	add	r2, r4, #8
   7691c:	cmp	r3, #0
   76920:	str	r2, [sp, #72]	; 0x48
   76924:	ble	76cb0 <fputs@plt+0x65b9c>
   76928:	ldr	r2, [pc, #3940]	; 77894 <fputs@plt+0x66780>
   7692c:	ldr	r9, [pc, #3940]	; 77898 <fputs@plt+0x66784>
   76930:	add	r2, pc, r2
   76934:	str	r2, [sp, #96]	; 0x60
   76938:	ldr	r2, [pc, #3932]	; 7789c <fputs@plt+0x66788>
   7693c:	add	r9, pc, r9
   76940:	add	r2, pc, r2
   76944:	str	r2, [sp, #60]	; 0x3c
   76948:	ldr	r2, [pc, #3920]	; 778a0 <fputs@plt+0x6678c>
   7694c:	ldr	fp, [sp, #72]	; 0x48
   76950:	add	r2, pc, r2
   76954:	str	r2, [sp, #16]
   76958:	ldr	r2, [pc, #3908]	; 778a4 <fputs@plt+0x66790>
   7695c:	add	r2, pc, r2
   76960:	str	r2, [sp, #100]	; 0x64
   76964:	ldr	r2, [pc, #3900]	; 778a8 <fputs@plt+0x66794>
   76968:	add	r2, pc, r2
   7696c:	str	r2, [sp, #104]	; 0x68
   76970:	ldr	r2, [sp, #24]
   76974:	str	r2, [sp, #20]
   76978:	b	76994 <fputs@plt+0x65880>
   7697c:	ldr	r2, [sp, #20]
   76980:	add	fp, fp, #72	; 0x48
   76984:	add	r2, r2, #1
   76988:	cmp	r3, r2
   7698c:	str	r2, [sp, #20]
   76990:	ble	76cb0 <fputs@plt+0x65b9c>
   76994:	ldrb	r2, [fp, #37]	; 0x25
   76998:	tst	r2, #32
   7699c:	str	r2, [sp, #36]	; 0x24
   769a0:	bne	7697c <fputs@plt+0x65868>
   769a4:	ldr	r3, [fp, #4]
   769a8:	cmp	r3, #0
   769ac:	bne	76a7c <fputs@plt+0x65968>
   769b0:	ldr	r8, [fp, #8]
   769b4:	cmp	r8, #0
   769b8:	beq	76a7c <fputs@plt+0x65968>
   769bc:	ldr	r3, [sp, #56]	; 0x38
   769c0:	ldr	r3, [r3]
   769c4:	str	r3, [sp, #40]	; 0x28
   769c8:	ldr	r3, [r3, #536]	; 0x218
   769cc:	cmp	r3, #0
   769d0:	str	r3, [sp, #28]
   769d4:	beq	76a7c <fputs@plt+0x65968>
   769d8:	ldr	r3, [sp, #28]
   769dc:	ldr	r6, [r3]
   769e0:	cmp	r6, #0
   769e4:	ble	76a68 <fputs@plt+0x65954>
   769e8:	ldrb	r7, [r8]
   769ec:	ldr	r3, [sp, #60]	; 0x3c
   769f0:	ldr	r5, [sp, #28]
   769f4:	add	r3, r3, r7
   769f8:	ldr	r4, [sp, #24]
   769fc:	ldrb	sl, [r3, #336]	; 0x150
   76a00:	ldr	r2, [r5, #8]
   76a04:	ldr	r1, [sp, #16]
   76a08:	ldrb	r3, [r2]
   76a0c:	add	r3, r1, r3
   76a10:	ldrb	r3, [r3, #336]	; 0x150
   76a14:	cmp	r3, sl
   76a18:	bne	76a58 <fputs@plt+0x65944>
   76a1c:	cmp	r7, #0
   76a20:	beq	76ae8 <fputs@plt+0x659d4>
   76a24:	mov	ip, r2
   76a28:	mov	r0, r8
   76a2c:	b	76a38 <fputs@plt+0x65924>
   76a30:	cmp	r1, #0
   76a34:	beq	76ae8 <fputs@plt+0x659d4>
   76a38:	ldrb	r1, [r0, #1]!
   76a3c:	ldrb	r3, [ip, #1]!
   76a40:	add	lr, r9, r1
   76a44:	add	r3, r9, r3
   76a48:	ldrb	lr, [lr, #336]	; 0x150
   76a4c:	ldrb	r3, [r3, #336]	; 0x150
   76a50:	cmp	lr, r3
   76a54:	beq	76a30 <fputs@plt+0x6591c>
   76a58:	add	r4, r4, #1
   76a5c:	cmp	r4, r6
   76a60:	add	r5, r5, #16
   76a64:	bne	76a00 <fputs@plt+0x658ec>
   76a68:	ldr	r3, [sp, #28]
   76a6c:	ldr	r3, [r3, #4]
   76a70:	cmp	r3, #0
   76a74:	str	r3, [sp, #28]
   76a78:	bne	769d8 <fputs@plt+0x658c4>
   76a7c:	ldr	r4, [fp, #16]
   76a80:	cmp	r4, #0
   76a84:	beq	76bf4 <fputs@plt+0x65ae0>
   76a88:	mov	r1, fp
   76a8c:	ldr	r0, [sp, #32]
   76a90:	bl	399d4 <fputs@plt+0x288c0>
   76a94:	cmp	r0, #0
   76a98:	bne	768ac <fputs@plt+0x65798>
   76a9c:	ldr	r3, [sp, #44]	; 0x2c
   76aa0:	ldr	r3, [r3]
   76aa4:	b	7697c <fputs@plt+0x65868>
   76aa8:	mov	r3, r2
   76aac:	ldr	r2, [r3, #52]	; 0x34
   76ab0:	cmp	r2, #0
   76ab4:	bne	76aa8 <fputs@plt+0x65994>
   76ab8:	ldr	r3, [r3, #64]	; 0x40
   76abc:	cmp	r3, #0
   76ac0:	ldrne	ip, [sp, #32]
   76ac4:	ldrne	r2, [ip, #536]	; 0x218
   76ac8:	strne	r2, [r3, #4]
   76acc:	strne	r3, [ip, #536]	; 0x218
   76ad0:	b	768fc <fputs@plt+0x657e8>
   76ad4:	mov	r3, #1
   76ad8:	str	r3, [sp, #24]
   76adc:	ldr	r0, [sp, #24]
   76ae0:	add	sp, sp, #132	; 0x84
   76ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76ae8:	ldr	r3, [sp, #28]
   76aec:	lsl	sl, r4, #4
   76af0:	add	r4, r3, sl
   76af4:	ldr	r1, [r4, #20]
   76af8:	cmp	r1, #0
   76afc:	beq	76b1c <fputs@plt+0x65a08>
   76b00:	ldr	r0, [sp, #40]	; 0x28
   76b04:	bl	39630 <fputs@plt+0x2851c>
   76b08:	mov	r3, #2
   76b0c:	str	r3, [sp, #24]
   76b10:	ldr	r0, [sp, #24]
   76b14:	add	sp, sp, #132	; 0x84
   76b18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76b1c:	ldr	r3, [sp, #36]	; 0x24
   76b20:	ands	r6, r3, #4
   76b24:	bne	76c88 <fputs@plt+0x65b74>
   76b28:	ldr	r3, [sp, #40]	; 0x28
   76b2c:	mov	r2, #72	; 0x48
   76b30:	ldr	r7, [r3]
   76b34:	mov	r3, #0
   76b38:	mov	r0, r7
   76b3c:	bl	25490 <fputs@plt+0x1437c>
   76b40:	cmp	r0, #0
   76b44:	mov	r5, r0
   76b48:	str	r0, [fp, #16]
   76b4c:	beq	768ac <fputs@plt+0x65798>
   76b50:	mov	r3, #1
   76b54:	strh	r3, [r5, #36]	; 0x24
   76b58:	ldr	r1, [r4, #8]
   76b5c:	mov	r0, r7
   76b60:	bl	25ecc <fputs@plt+0x14db8>
   76b64:	ldrb	r3, [r5, #42]	; 0x2a
   76b68:	mvn	r1, #0
   76b6c:	mov	r2, r6
   76b70:	orr	r3, r3, #66	; 0x42
   76b74:	strb	r3, [r5, #42]	; 0x2a
   76b78:	mov	r3, #200	; 0xc8
   76b7c:	strh	r1, [r5, #32]
   76b80:	strh	r3, [r5, #38]	; 0x26
   76b84:	ldr	r1, [r4, #16]
   76b88:	str	r0, [r5]
   76b8c:	mov	r0, r7
   76b90:	bl	261d4 <fputs@plt+0x150c0>
   76b94:	str	r0, [fp, #20]
   76b98:	ldrb	r3, [r7, #69]	; 0x45
   76b9c:	mov	r6, r0
   76ba0:	cmp	r3, #0
   76ba4:	bne	768ac <fputs@plt+0x65798>
   76ba8:	ldrb	r3, [r0, #4]
   76bac:	sub	r3, r3, #115	; 0x73
   76bb0:	uxtb	r3, r3
   76bb4:	cmp	r3, #1
   76bb8:	str	r3, [sp, #68]	; 0x44
   76bbc:	bls	76ec4 <fputs@plt+0x65db0>
   76bc0:	ldrh	r3, [r5, #36]	; 0x24
   76bc4:	cmp	r3, #2
   76bc8:	bls	77858 <fputs@plt+0x66744>
   76bcc:	ldr	r3, [sp, #28]
   76bd0:	ldr	r1, [pc, #3284]	; 778ac <fputs@plt+0x66798>
   76bd4:	add	r4, r3, sl
   76bd8:	ldr	r0, [sp, #40]	; 0x28
   76bdc:	ldr	r2, [r4, #8]
   76be0:	add	r1, pc, r1
   76be4:	bl	39630 <fputs@plt+0x2851c>
   76be8:	mov	r3, #2
   76bec:	str	r3, [sp, #24]
   76bf0:	b	768b4 <fputs@plt+0x657a0>
   76bf4:	ldr	r3, [fp, #8]
   76bf8:	cmp	r3, #0
   76bfc:	beq	76e00 <fputs@plt+0x65cec>
   76c00:	mov	r2, fp
   76c04:	mov	r1, r4
   76c08:	ldr	r0, [sp, #32]
   76c0c:	bl	767e8 <fputs@plt+0x656d4>
   76c10:	cmp	r0, #0
   76c14:	mov	r5, r0
   76c18:	str	r0, [fp, #16]
   76c1c:	beq	768ac <fputs@plt+0x65798>
   76c20:	ldrh	r3, [r0, #36]	; 0x24
   76c24:	ldr	r2, [pc, #3204]	; 778b0 <fputs@plt+0x6679c>
   76c28:	cmp	r3, r2
   76c2c:	beq	77a60 <fputs@plt+0x6694c>
   76c30:	ldrb	r2, [r0, #42]	; 0x2a
   76c34:	add	r3, r3, #1
   76c38:	strh	r3, [r0, #36]	; 0x24
   76c3c:	tst	r2, #16
   76c40:	beq	76ea4 <fputs@plt+0x65d90>
   76c44:	mov	r1, r5
   76c48:	ldr	r0, [sp, #32]
   76c4c:	bl	57108 <fputs@plt+0x45ff4>
   76c50:	subs	r2, r0, #0
   76c54:	bne	768ac <fputs@plt+0x65798>
   76c58:	ldr	r1, [r5, #12]
   76c5c:	ldr	r0, [sp, #48]	; 0x30
   76c60:	bl	261d4 <fputs@plt+0x150c0>
   76c64:	ldrsh	r4, [r5, #34]	; 0x22
   76c68:	mvn	r3, #0
   76c6c:	str	r0, [fp, #20]
   76c70:	mov	r1, r0
   76c74:	strh	r3, [r5, #34]	; 0x22
   76c78:	ldr	r0, [sp, #56]	; 0x38
   76c7c:	bl	22e40 <fputs@plt+0x11d2c>
   76c80:	strh	r4, [r5, #34]	; 0x22
   76c84:	b	76a88 <fputs@plt+0x65974>
   76c88:	ldr	r1, [pc, #3108]	; 778b4 <fputs@plt+0x667a0>
   76c8c:	ldr	r0, [sp, #40]	; 0x28
   76c90:	mov	r2, r8
   76c94:	add	r1, pc, r1
   76c98:	bl	39630 <fputs@plt+0x2851c>
   76c9c:	mov	r3, #2
   76ca0:	str	r3, [sp, #24]
   76ca4:	ldr	r0, [sp, #24]
   76ca8:	add	sp, sp, #132	; 0x84
   76cac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76cb0:	ldr	r3, [sp, #48]	; 0x30
   76cb4:	ldrb	r3, [r3, #69]	; 0x45
   76cb8:	cmp	r3, #0
   76cbc:	bne	768ac <fputs@plt+0x65798>
   76cc0:	ldr	r3, [sp, #52]	; 0x34
   76cc4:	ldr	r3, [r3, #28]
   76cc8:	add	r2, r3, #8
   76ccc:	str	r3, [sp, #16]
   76cd0:	str	r2, [sp, #40]	; 0x28
   76cd4:	mov	r2, r3
   76cd8:	ldr	r3, [r3]
   76cdc:	add	r7, r2, #80	; 0x50
   76ce0:	cmp	r3, #1
   76ce4:	ble	771b8 <fputs@plt+0x660a4>
   76ce8:	ldr	r2, [pc, #3016]	; 778b8 <fputs@plt+0x667a4>
   76cec:	ldr	r6, [pc, #3016]	; 778bc <fputs@plt+0x667a8>
   76cf0:	add	r2, pc, r2
   76cf4:	str	r2, [sp, #80]	; 0x50
   76cf8:	add	r2, sp, #116	; 0x74
   76cfc:	ldr	r4, [pc, #3004]	; 778c0 <fputs@plt+0x667ac>
   76d00:	str	r2, [sp, #60]	; 0x3c
   76d04:	add	r2, sp, #120	; 0x78
   76d08:	str	r2, [sp, #68]	; 0x44
   76d0c:	ldr	r2, [sp, #52]	; 0x34
   76d10:	add	r6, pc, r6
   76d14:	add	r4, pc, r4
   76d18:	mov	r8, #1
   76d1c:	add	r2, r2, #32
   76d20:	str	r2, [sp, #76]	; 0x4c
   76d24:	ldr	r2, [r7, #16]
   76d28:	mov	r1, r2
   76d2c:	str	r2, [sp, #28]
   76d30:	ldr	r2, [sp, #40]	; 0x28
   76d34:	ldr	r2, [r2, #16]
   76d38:	cmp	r1, #0
   76d3c:	cmpne	r2, #0
   76d40:	beq	77378 <fputs@plt+0x66264>
   76d44:	ldrb	r2, [r7, #36]	; 0x24
   76d48:	ands	r9, r2, #32
   76d4c:	movne	r1, #1
   76d50:	moveq	r1, #0
   76d54:	tst	r2, #4
   76d58:	str	r1, [sp, #56]	; 0x38
   76d5c:	beq	76ffc <fputs@plt+0x65ee8>
   76d60:	ldr	r2, [r7, #48]	; 0x30
   76d64:	cmp	r2, #0
   76d68:	bne	77aec <fputs@plt+0x669d8>
   76d6c:	ldr	r2, [r7, #52]	; 0x34
   76d70:	cmp	r2, #0
   76d74:	bne	77aec <fputs@plt+0x669d8>
   76d78:	ldr	r2, [sp, #28]
   76d7c:	ldrsh	r2, [r2, #34]	; 0x22
   76d80:	cmp	r2, #0
   76d84:	ble	77378 <fputs@plt+0x66264>
   76d88:	ldr	r5, [sp, #24]
   76d8c:	ldr	sl, [sp, #16]
   76d90:	ldr	fp, [sp, #28]
   76d94:	b	76da8 <fputs@plt+0x65c94>
   76d98:	ldrsh	r3, [fp, #34]	; 0x22
   76d9c:	add	r5, r5, #1
   76da0:	cmp	r5, r3
   76da4:	bge	76ffc <fputs@plt+0x65ee8>
   76da8:	ldr	r2, [fp, #4]
   76dac:	ldr	ip, [sp, #68]	; 0x44
   76db0:	ldr	r3, [sp, #60]	; 0x3c
   76db4:	ldr	r2, [r2, r5, lsl #4]
   76db8:	mov	r1, r8
   76dbc:	mov	r0, sl
   76dc0:	str	ip, [sp]
   76dc4:	bl	19b60 <fputs@plt+0x8a4c>
   76dc8:	cmp	r0, #0
   76dcc:	beq	76d98 <fputs@plt+0x65c84>
   76dd0:	ldr	r1, [sp, #76]	; 0x4c
   76dd4:	ldr	r3, [sp, #120]	; 0x78
   76dd8:	str	r1, [sp, #12]
   76ddc:	ldr	r1, [sp, #56]	; 0x38
   76de0:	ldr	r2, [sp, #116]	; 0x74
   76de4:	str	r1, [sp, #8]
   76de8:	str	r5, [sp, #4]
   76dec:	str	r8, [sp]
   76df0:	mov	r1, sl
   76df4:	ldr	r0, [sp, #32]
   76df8:	bl	3bfac <fputs@plt+0x2ae98>
   76dfc:	b	76d98 <fputs@plt+0x65c84>
   76e00:	ldr	r5, [fp, #20]
   76e04:	ldr	r0, [sp, #56]	; 0x38
   76e08:	mov	r1, r5
   76e0c:	bl	22e40 <fputs@plt+0x11d2c>
   76e10:	cmp	r0, #0
   76e14:	bne	768ac <fputs@plt+0x65798>
   76e18:	ldr	r6, [sp, #48]	; 0x30
   76e1c:	mov	r2, #72	; 0x48
   76e20:	mov	r3, #0
   76e24:	mov	r0, r6
   76e28:	bl	25490 <fputs@plt+0x1437c>
   76e2c:	cmp	r0, #0
   76e30:	mov	r4, r0
   76e34:	str	r0, [fp, #16]
   76e38:	beq	768ac <fputs@plt+0x65798>
   76e3c:	mov	r3, #1
   76e40:	strh	r3, [r0, #36]	; 0x24
   76e44:	mov	r2, r0
   76e48:	ldr	r1, [sp, #96]	; 0x60
   76e4c:	mov	r0, r6
   76e50:	bl	42ec4 <fputs@plt+0x31db0>
   76e54:	str	r0, [r4]
   76e58:	b	76e60 <fputs@plt+0x65d4c>
   76e5c:	mov	r5, r3
   76e60:	ldr	r3, [r5, #48]	; 0x30
   76e64:	cmp	r3, #0
   76e68:	bne	76e5c <fputs@plt+0x65d48>
   76e6c:	ldr	r0, [sp, #32]
   76e70:	ldr	r1, [r5]
   76e74:	add	r3, r4, #4
   76e78:	add	r2, r4, #34	; 0x22
   76e7c:	ldr	r0, [r0]
   76e80:	bl	56c78 <fputs@plt+0x45b64>
   76e84:	ldrb	r3, [r4, #42]	; 0x2a
   76e88:	mvn	r1, #0
   76e8c:	mov	r2, #200	; 0xc8
   76e90:	orr	r3, r3, #2
   76e94:	strb	r3, [r4, #42]	; 0x2a
   76e98:	strh	r1, [r4, #32]
   76e9c:	strh	r2, [r4, #38]	; 0x26
   76ea0:	b	76a88 <fputs@plt+0x65974>
   76ea4:	ldr	r3, [fp, #36]	; 0x24
   76ea8:	ldr	r2, [fp, #8]
   76eac:	tst	r3, #1024	; 0x400
   76eb0:	bne	76fe0 <fputs@plt+0x65ecc>
   76eb4:	ldr	r3, [r0, #12]
   76eb8:	cmp	r3, #0
   76ebc:	bne	76c44 <fputs@plt+0x65b30>
   76ec0:	b	76a88 <fputs@plt+0x65974>
   76ec4:	ldr	r3, [r0, #28]
   76ec8:	ldrh	r8, [r5, #36]	; 0x24
   76ecc:	str	r3, [sp, #76]	; 0x4c
   76ed0:	ldr	r2, [r3]
   76ed4:	cmp	r2, #0
   76ed8:	str	r2, [sp, #80]	; 0x50
   76edc:	ble	77ac0 <fputs@plt+0x669ac>
   76ee0:	ldr	r2, [pc, #2524]	; 778c4 <fputs@plt+0x667b0>
   76ee4:	mov	r1, r3
   76ee8:	add	r2, pc, r2
   76eec:	str	r2, [sp, #88]	; 0x58
   76ef0:	ldr	r2, [pc, #2512]	; 778c8 <fputs@plt+0x667b4>
   76ef4:	ldr	r7, [sp, #24]
   76ef8:	add	r2, pc, r2
   76efc:	str	r2, [sp, #92]	; 0x5c
   76f00:	str	r4, [sp, #84]	; 0x54
   76f04:	b	76f1c <fputs@plt+0x65e08>
   76f08:	ldr	r3, [sp, #80]	; 0x50
   76f0c:	add	r7, r7, #1
   76f10:	cmp	r7, r3
   76f14:	add	r1, r1, #72	; 0x48
   76f18:	beq	77ac0 <fputs@plt+0x669ac>
   76f1c:	ldr	r3, [r1, #12]
   76f20:	cmp	r3, #0
   76f24:	bne	76f08 <fputs@plt+0x65df4>
   76f28:	ldr	r3, [r1, #16]
   76f2c:	cmp	r3, #0
   76f30:	beq	76f08 <fputs@plt+0x65df4>
   76f34:	ldr	r2, [sp, #84]	; 0x54
   76f38:	ldrb	ip, [r3]
   76f3c:	ldr	lr, [sp, #88]	; 0x58
   76f40:	ldr	r2, [r2, #8]
   76f44:	add	r0, lr, ip
   76f48:	str	r2, [sp, #36]	; 0x24
   76f4c:	ldrb	r2, [r2]
   76f50:	add	r2, lr, r2
   76f54:	ldrb	lr, [r0, #336]	; 0x150
   76f58:	ldrb	r2, [r2, #336]	; 0x150
   76f5c:	cmp	lr, r2
   76f60:	bne	76f08 <fputs@plt+0x65df4>
   76f64:	cmp	ip, #0
   76f68:	ldrne	r0, [sp, #36]	; 0x24
   76f6c:	strne	r3, [sp, #36]	; 0x24
   76f70:	beq	76fa8 <fputs@plt+0x65e94>
   76f74:	ldr	r3, [sp, #36]	; 0x24
   76f78:	ldrb	r2, [r0, #1]!
   76f7c:	ldr	lr, [sp, #92]	; 0x5c
   76f80:	ldrb	ip, [r3, #1]!
   76f84:	add	r2, lr, r2
   76f88:	str	r3, [sp, #36]	; 0x24
   76f8c:	add	r3, lr, ip
   76f90:	ldrb	r2, [r2, #336]	; 0x150
   76f94:	ldrb	lr, [r3, #336]	; 0x150
   76f98:	cmp	lr, r2
   76f9c:	bne	76f08 <fputs@plt+0x65df4>
   76fa0:	cmp	ip, #0
   76fa4:	bne	76f74 <fputs@plt+0x65e60>
   76fa8:	ldr	r2, [sp, #76]	; 0x4c
   76fac:	add	r3, r7, r7, lsl #3
   76fb0:	str	r5, [r1, #24]
   76fb4:	add	r3, r2, r3, lsl #3
   76fb8:	add	r8, r8, #1
   76fbc:	ldrb	r0, [r3, #45]	; 0x2d
   76fc0:	ldr	r2, [r6, #8]
   76fc4:	uxth	r8, r8
   76fc8:	orr	r0, r0, #32
   76fcc:	orr	r2, r2, #8192	; 0x2000
   76fd0:	strb	r0, [r3, #45]	; 0x2d
   76fd4:	strh	r8, [r5, #36]	; 0x24
   76fd8:	str	r2, [r6, #8]
   76fdc:	b	76f08 <fputs@plt+0x65df4>
   76fe0:	ldr	r1, [pc, #2276]	; 778cc <fputs@plt+0x667b8>
   76fe4:	ldr	r0, [sp, #32]
   76fe8:	add	r1, pc, r1
   76fec:	bl	39630 <fputs@plt+0x2851c>
   76ff0:	mov	r3, #2
   76ff4:	str	r3, [sp, #24]
   76ff8:	b	768b4 <fputs@plt+0x657a0>
   76ffc:	ldr	r2, [r7, #48]	; 0x30
   77000:	cmp	r2, #0
   77004:	beq	77ab4 <fputs@plt+0x669a0>
   77008:	ldr	r3, [r7, #52]	; 0x34
   7700c:	cmp	r3, #0
   77010:	bne	77a98 <fputs@plt+0x66984>
   77014:	cmp	r9, #0
   77018:	bne	77a84 <fputs@plt+0x66970>
   7701c:	ldr	r5, [sp, #52]	; 0x34
   77020:	ldr	r3, [sp, #32]
   77024:	ldr	r1, [r5, #32]
   77028:	ldr	r0, [r3]
   7702c:	bl	2498c <fputs@plt+0x13878>
   77030:	ldr	r3, [r7, #52]	; 0x34
   77034:	str	r3, [sp, #20]
   77038:	mov	r3, #0
   7703c:	str	r0, [r5, #32]
   77040:	str	r3, [r7, #48]	; 0x30
   77044:	ldr	r3, [sp, #20]
   77048:	cmp	r3, #0
   7704c:	beq	77370 <fputs@plt+0x6625c>
   77050:	ldr	r3, [sp, #20]
   77054:	ldr	r3, [r3, #4]
   77058:	cmp	r3, #0
   7705c:	ldrgt	r3, [sp, #24]
   77060:	strgt	r3, [sp, #36]	; 0x24
   77064:	ble	779fc <fputs@plt+0x668e8>
   77068:	ldr	r2, [sp, #28]
   7706c:	ldr	r3, [sp, #20]
   77070:	ldrsh	lr, [r2, #34]	; 0x22
   77074:	ldr	r3, [r3]
   77078:	ldr	fp, [r2, #4]
   7707c:	ldr	r2, [sp, #36]	; 0x24
   77080:	cmp	lr, #0
   77084:	ldr	r9, [r3, r2, lsl #3]
   77088:	ble	770fc <fputs@plt+0x65fe8>
   7708c:	ldrb	r3, [r9]
   77090:	ldr	r2, [sp, #80]	; 0x50
   77094:	ldr	r5, [sp, #24]
   77098:	add	r3, r2, r3
   7709c:	ldrb	sl, [r3, #336]	; 0x150
   770a0:	ldr	r1, [fp, r5, lsl #4]
   770a4:	ldrb	r3, [r1]
   770a8:	add	r2, r6, r3
   770ac:	ldrb	r2, [r2, #336]	; 0x150
   770b0:	cmp	r2, sl
   770b4:	bne	770f0 <fputs@plt+0x65fdc>
   770b8:	cmp	r3, #0
   770bc:	beq	7711c <fputs@plt+0x66008>
   770c0:	mov	r0, r9
   770c4:	b	770d0 <fputs@plt+0x65fbc>
   770c8:	cmp	r2, #0
   770cc:	beq	7711c <fputs@plt+0x66008>
   770d0:	ldrb	r2, [r1, #1]!
   770d4:	ldrb	r3, [r0, #1]!
   770d8:	add	ip, r4, r2
   770dc:	add	r3, r4, r3
   770e0:	ldrb	ip, [ip, #336]	; 0x150
   770e4:	ldrb	r3, [r3, #336]	; 0x150
   770e8:	cmp	ip, r3
   770ec:	beq	770c8 <fputs@plt+0x65fb4>
   770f0:	add	r5, r5, #1
   770f4:	cmp	r5, lr
   770f8:	bne	770a0 <fputs@plt+0x65f8c>
   770fc:	ldr	r1, [pc, #1996]	; 778d0 <fputs@plt+0x667bc>
   77100:	mov	r2, r9
   77104:	ldr	r0, [sp, #32]
   77108:	add	r1, pc, r1
   7710c:	bl	39630 <fputs@plt+0x2851c>
   77110:	mov	r3, #2
   77114:	str	r3, [sp, #24]
   77118:	b	768b4 <fputs@plt+0x657a0>
   7711c:	ldr	r3, [sp, #68]	; 0x44
   77120:	ldr	fp, [sp, #16]
   77124:	str	r3, [sp]
   77128:	mov	r2, r9
   7712c:	ldr	r3, [sp, #60]	; 0x3c
   77130:	mov	r1, r8
   77134:	mov	r0, fp
   77138:	bl	19b60 <fputs@plt+0x8a4c>
   7713c:	mov	sl, r8
   77140:	cmp	r0, #0
   77144:	beq	770fc <fputs@plt+0x65fe8>
   77148:	ldr	r1, [sp, #76]	; 0x4c
   7714c:	ldr	r3, [sp, #120]	; 0x78
   77150:	str	r1, [sp, #12]
   77154:	ldr	r1, [sp, #56]	; 0x38
   77158:	ldr	r2, [sp, #116]	; 0x74
   7715c:	str	r1, [sp, #8]
   77160:	str	r5, [sp, #4]
   77164:	str	r8, [sp]
   77168:	mov	r1, fp
   7716c:	ldr	r0, [sp, #32]
   77170:	bl	3bfac <fputs@plt+0x2ae98>
   77174:	ldr	r3, [sp, #20]
   77178:	ldr	r2, [sp, #36]	; 0x24
   7717c:	ldr	r3, [r3, #4]
   77180:	add	r2, r2, #1
   77184:	cmp	r2, r3
   77188:	str	r2, [sp, #36]	; 0x24
   7718c:	blt	77068 <fputs@plt+0x65f54>
   77190:	ldr	r3, [sp, #16]
   77194:	ldr	r3, [r3]
   77198:	sub	r2, r3, #1
   7719c:	cmp	r2, sl
   771a0:	ldr	r2, [sp, #40]	; 0x28
   771a4:	add	r7, r7, #72	; 0x48
   771a8:	add	r2, r2, #72	; 0x48
   771ac:	str	r2, [sp, #40]	; 0x28
   771b0:	add	r8, r8, #1
   771b4:	bgt	76d24 <fputs@plt+0x65c10>
   771b8:	ldr	r3, [sp, #64]	; 0x40
   771bc:	ldr	lr, [r3]
   771c0:	cmp	lr, #0
   771c4:	ble	77a54 <fputs@plt+0x66940>
   771c8:	ldr	r3, [sp, #64]	; 0x40
   771cc:	ldr	r1, [r3, #4]
   771d0:	ldr	r3, [r1]
   771d4:	ldrb	r2, [r3]
   771d8:	cmp	r2, #158	; 0x9e
   771dc:	movne	ip, r1
   771e0:	ldrne	r0, [sp, #24]
   771e4:	bne	77204 <fputs@plt+0x660f0>
   771e8:	b	77220 <fputs@plt+0x6610c>
   771ec:	cmp	r0, lr
   771f0:	beq	77a54 <fputs@plt+0x66940>
   771f4:	ldr	r3, [ip, #20]!
   771f8:	ldrb	r2, [r3]
   771fc:	cmp	r2, #158	; 0x9e
   77200:	beq	77220 <fputs@plt+0x6610c>
   77204:	cmp	r2, #122	; 0x7a
   77208:	add	r0, r0, #1
   7720c:	bne	771ec <fputs@plt+0x660d8>
   77210:	ldr	r3, [r3, #16]
   77214:	ldrb	r3, [r3]
   77218:	cmp	r3, #158	; 0x9e
   7721c:	bne	771ec <fputs@plt+0x660d8>
   77220:	ldr	r3, [sp, #32]
   77224:	ldr	r2, [sp, #24]
   77228:	mov	r8, #0
   7722c:	ldr	r3, [r3]
   77230:	str	r1, [sp, #56]	; 0x38
   77234:	str	r2, [sp, #76]	; 0x4c
   77238:	ldr	r3, [r3, #24]
   7723c:	mov	fp, r8
   77240:	and	r3, r3, #68	; 0x44
   77244:	str	r3, [sp, #80]	; 0x50
   77248:	ldr	r3, [pc, #1668]	; 778d4 <fputs@plt+0x667c0>
   7724c:	ldr	sl, [sp, #48]	; 0x30
   77250:	add	r3, pc, r3
   77254:	str	r3, [sp, #88]	; 0x58
   77258:	ldr	r3, [pc, #1656]	; 778d8 <fputs@plt+0x667c4>
   7725c:	add	r3, pc, r3
   77260:	str	r3, [sp, #92]	; 0x5c
   77264:	ldr	r3, [pc, #1648]	; 778dc <fputs@plt+0x667c8>
   77268:	add	r3, pc, r3
   7726c:	str	r3, [sp, #96]	; 0x60
   77270:	ldr	r3, [pc, #1640]	; 778e0 <fputs@plt+0x667cc>
   77274:	add	r3, pc, r3
   77278:	str	r3, [sp, #100]	; 0x64
   7727c:	ldr	r3, [pc, #1632]	; 778e4 <fputs@plt+0x667d0>
   77280:	add	r3, pc, r3
   77284:	str	r3, [sp, #104]	; 0x68
   77288:	ldr	r3, [pc, #1624]	; 778e8 <fputs@plt+0x667d4>
   7728c:	add	r3, pc, r3
   77290:	str	r3, [sp, #108]	; 0x6c
   77294:	b	77334 <fputs@plt+0x66220>
   77298:	cmp	r3, #122	; 0x7a
   7729c:	bne	772b0 <fputs@plt+0x6619c>
   772a0:	ldr	r3, [r2, #16]
   772a4:	ldrb	r3, [r3]
   772a8:	cmp	r3, #158	; 0x9e
   772ac:	beq	77380 <fputs@plt+0x6626c>
   772b0:	ldr	r3, [sp, #32]
   772b4:	mov	r1, fp
   772b8:	ldr	r0, [r3]
   772bc:	bl	30588 <fputs@plt+0x1f474>
   772c0:	subs	fp, r0, #0
   772c4:	beq	77300 <fputs@plt+0x661ec>
   772c8:	ldr	r3, [fp]
   772cc:	ldr	r0, [sp, #56]	; 0x38
   772d0:	ldr	r1, [fp, #4]
   772d4:	add	r3, r3, r3, lsl #2
   772d8:	ldr	r2, [r0, #4]
   772dc:	lsl	r3, r3, #2
   772e0:	sub	r3, r3, #20
   772e4:	add	r3, r1, r3
   772e8:	mov	r1, #0
   772ec:	str	r2, [r3, #4]
   772f0:	ldr	r2, [r0, #8]
   772f4:	str	r2, [r3, #8]
   772f8:	str	r1, [r0, #4]
   772fc:	str	r1, [r0, #8]
   77300:	ldr	r2, [sp, #56]	; 0x38
   77304:	mov	r3, #0
   77308:	str	r3, [r2]
   7730c:	ldr	r3, [sp, #64]	; 0x40
   77310:	ldr	r2, [sp, #76]	; 0x4c
   77314:	ldr	r3, [r3]
   77318:	add	r2, r2, #1
   7731c:	cmp	r3, r2
   77320:	ldr	r3, [sp, #56]	; 0x38
   77324:	str	r2, [sp, #76]	; 0x4c
   77328:	add	r3, r3, #20
   7732c:	str	r3, [sp, #56]	; 0x38
   77330:	ble	77a0c <fputs@plt+0x668f8>
   77334:	ldr	r3, [sp, #56]	; 0x38
   77338:	ldr	r2, [r3]
   7733c:	ldrb	r3, [r2]
   77340:	cmp	r3, #158	; 0x9e
   77344:	bne	77298 <fputs@plt+0x66184>
   77348:	ldr	r3, [sp, #44]	; 0x2c
   7734c:	ldr	r5, [r3]
   77350:	cmp	r5, #0
   77354:	movgt	r3, #0
   77358:	strgt	r3, [sp, #16]
   7735c:	bgt	7739c <fputs@plt+0x66288>
   77360:	ldr	r1, [sp, #88]	; 0x58
   77364:	ldr	r0, [sp, #32]
   77368:	bl	39630 <fputs@plt+0x2851c>
   7736c:	b	7730c <fputs@plt+0x661f8>
   77370:	ldr	r3, [sp, #16]
   77374:	ldr	r3, [r3]
   77378:	mov	sl, r8
   7737c:	b	77198 <fputs@plt+0x66084>
   77380:	ldr	r3, [r2, #12]
   77384:	ldr	r2, [sp, #44]	; 0x2c
   77388:	ldr	r3, [r3, #8]
   7738c:	ldr	r5, [r2]
   77390:	str	r3, [sp, #16]
   77394:	cmp	r5, #0
   77398:	ble	774a0 <fputs@plt+0x6638c>
   7739c:	ldr	r3, [pc, #1352]	; 778ec <fputs@plt+0x667d8>
   773a0:	ldr	r2, [sp, #72]	; 0x48
   773a4:	add	r3, pc, r3
   773a8:	str	r3, [sp, #84]	; 0x54
   773ac:	mov	r9, #0
   773b0:	ldr	r3, [sp, #24]
   773b4:	str	r2, [sp, #40]	; 0x28
   773b8:	str	r3, [sp, #60]	; 0x3c
   773bc:	str	r3, [sp, #36]	; 0x24
   773c0:	ldr	r3, [sp, #40]	; 0x28
   773c4:	ldr	r2, [r3, #12]
   773c8:	ldr	r7, [r3, #16]
   773cc:	cmp	r2, #0
   773d0:	ldr	r8, [r3, #20]
   773d4:	ldreq	r3, [r7]
   773d8:	str	r2, [sp, #20]
   773dc:	streq	r3, [sp, #20]
   773e0:	ldrb	r3, [sl, #69]	; 0x45
   773e4:	cmp	r3, #0
   773e8:	bne	77494 <fputs@plt+0x66380>
   773ec:	cmp	r8, #0
   773f0:	beq	77400 <fputs@plt+0x662ec>
   773f4:	ldr	r3, [r8, #8]
   773f8:	tst	r3, #1024	; 0x400
   773fc:	bne	774c0 <fputs@plt+0x663ac>
   77400:	ldr	r3, [sp, #16]
   77404:	cmp	r3, #0
   77408:	beq	777d0 <fputs@plt+0x666bc>
   7740c:	ldrb	r2, [r3]
   77410:	ldr	r3, [sp, #20]
   77414:	ldr	r0, [sp, #108]	; 0x6c
   77418:	ldrb	r3, [r3]
   7741c:	add	r1, r0, r2
   77420:	add	r3, r0, r3
   77424:	ldrb	r1, [r1, #336]	; 0x150
   77428:	ldrb	r3, [r3, #336]	; 0x150
   7742c:	cmp	r3, r1
   77430:	bne	77474 <fputs@plt+0x66360>
   77434:	cmp	r2, #0
   77438:	beq	777d0 <fputs@plt+0x666bc>
   7743c:	ldr	r0, [sp, #20]
   77440:	ldr	r1, [sp, #16]
   77444:	ldr	ip, [sp, #84]	; 0x54
   77448:	b	77454 <fputs@plt+0x66340>
   7744c:	cmp	r2, #0
   77450:	beq	777d0 <fputs@plt+0x666bc>
   77454:	ldrb	r2, [r1, #1]!
   77458:	ldrb	r3, [r0, #1]!
   7745c:	add	lr, ip, r2
   77460:	add	r3, ip, r3
   77464:	ldrb	lr, [lr, #336]	; 0x150
   77468:	ldrb	r3, [r3, #336]	; 0x150
   7746c:	cmp	lr, r3
   77470:	beq	7744c <fputs@plt+0x66338>
   77474:	ldr	r3, [sp, #36]	; 0x24
   77478:	add	r3, r3, #1
   7747c:	str	r3, [sp, #36]	; 0x24
   77480:	cmp	r5, r3
   77484:	ldr	r3, [sp, #40]	; 0x28
   77488:	add	r3, r3, #72	; 0x48
   7748c:	str	r3, [sp, #40]	; 0x28
   77490:	bgt	773c0 <fputs@plt+0x662ac>
   77494:	ldr	r3, [sp, #60]	; 0x3c
   77498:	cmp	r3, #0
   7749c:	bne	7730c <fputs@plt+0x661f8>
   774a0:	ldr	r3, [sp, #16]
   774a4:	cmp	r3, #0
   774a8:	beq	77360 <fputs@plt+0x6624c>
   774ac:	mov	r2, r3
   774b0:	ldr	r1, [sp, #92]	; 0x5c
   774b4:	ldr	r0, [sp, #32]
   774b8:	bl	39630 <fputs@plt+0x2851c>
   774bc:	b	7730c <fputs@plt+0x661f8>
   774c0:	str	r9, [sp, #28]
   774c4:	ldrsh	r3, [r7, #34]	; 0x22
   774c8:	cmp	r3, #0
   774cc:	ble	77474 <fputs@plt+0x66360>
   774d0:	ldr	r3, [sp, #16]
   774d4:	ldr	r4, [sp, #24]
   774d8:	cmp	r3, #0
   774dc:	cmpne	r8, #0
   774e0:	movne	r3, #1
   774e4:	moveq	r3, #0
   774e8:	str	r3, [sp, #68]	; 0x44
   774ec:	b	77598 <fputs@plt+0x66484>
   774f0:	ldr	r3, [sp, #52]	; 0x34
   774f4:	ldr	r3, [r3, #8]
   774f8:	tst	r3, #65536	; 0x10000
   774fc:	bne	77514 <fputs@plt+0x66400>
   77500:	ldr	r3, [r7, #4]
   77504:	add	r6, r3, r6
   77508:	ldrb	r3, [r6, #15]
   7750c:	tst	r3, #2
   77510:	bne	77588 <fputs@plt+0x66474>
   77514:	ldr	r3, [sp, #36]	; 0x24
   77518:	ldr	r2, [sp, #16]
   7751c:	cmp	r3, #0
   77520:	movle	r3, #0
   77524:	movgt	r3, #1
   77528:	cmp	r2, #0
   7752c:	movne	r3, #0
   77530:	cmp	r3, #0
   77534:	beq	775e0 <fputs@plt+0x664cc>
   77538:	ldr	r3, [sp, #40]	; 0x28
   7753c:	ldrb	r3, [r3, #36]	; 0x24
   77540:	tst	r3, #4
   77544:	beq	77568 <fputs@plt+0x66454>
   77548:	str	r9, [sp]
   7754c:	mov	r3, #0
   77550:	mov	r2, r5
   77554:	ldr	r1, [sp, #36]	; 0x24
   77558:	ldr	r0, [sp, #44]	; 0x2c
   7755c:	bl	19b60 <fputs@plt+0x8a4c>
   77560:	cmp	r0, #0
   77564:	bne	77580 <fputs@plt+0x6646c>
   77568:	ldr	r3, [sp, #40]	; 0x28
   7756c:	mov	r1, r5
   77570:	ldr	r0, [r3, #52]	; 0x34
   77574:	bl	193d8 <fputs@plt+0x82c4>
   77578:	cmp	r0, #0
   7757c:	blt	775e0 <fputs@plt+0x664cc>
   77580:	mov	r3, #1
   77584:	str	r3, [sp, #60]	; 0x3c
   77588:	ldrsh	r3, [r7, #34]	; 0x22
   7758c:	add	r4, r4, #1
   77590:	cmp	r3, r4
   77594:	ble	77738 <fputs@plt+0x66624>
   77598:	ldr	r3, [r7, #4]
   7759c:	ldr	r2, [sp, #68]	; 0x44
   775a0:	lsl	r6, r4, #4
   775a4:	cmp	r2, #0
   775a8:	ldr	r5, [r3, r4, lsl #4]
   775ac:	beq	774f0 <fputs@plt+0x663dc>
   775b0:	ldr	r2, [r8]
   775b4:	add	r1, r4, r4, lsl #2
   775b8:	mov	r3, r9
   775bc:	ldr	r0, [r2, #4]
   775c0:	ldr	r2, [sp, #16]
   775c4:	add	r0, r0, r1, lsl #2
   775c8:	mov	r1, #0
   775cc:	ldr	r0, [r0, #8]
   775d0:	bl	2a4d8 <fputs@plt+0x193c4>
   775d4:	cmp	r0, #0
   775d8:	beq	77588 <fputs@plt+0x66474>
   775dc:	b	774f0 <fputs@plt+0x663dc>
   775e0:	mov	r2, r5
   775e4:	mov	r1, #27
   775e8:	mov	r0, sl
   775ec:	bl	24ae8 <fputs@plt+0x139d4>
   775f0:	ldr	r3, [sp, #80]	; 0x50
   775f4:	cmp	r3, #4
   775f8:	mov	r6, r0
   775fc:	beq	77744 <fputs@plt+0x66630>
   77600:	ldr	r3, [sp, #44]	; 0x2c
   77604:	ldr	r3, [r3]
   77608:	cmp	r3, #1
   7760c:	ble	77730 <fputs@plt+0x6661c>
   77610:	ldr	r2, [sp, #20]
   77614:	mov	r1, #27
   77618:	mov	r0, sl
   7761c:	bl	24ae8 <fputs@plt+0x139d4>
   77620:	mov	r3, r6
   77624:	str	r9, [sp]
   77628:	mov	r1, #122	; 0x7a
   7762c:	mov	r2, r0
   77630:	ldr	r0, [sp, #32]
   77634:	bl	3bf0c <fputs@plt+0x2adf8>
   77638:	ldr	r3, [sp, #28]
   7763c:	cmp	r3, #0
   77640:	mov	r6, r0
   77644:	beq	77730 <fputs@plt+0x6661c>
   77648:	ldr	r2, [sp, #28]
   7764c:	mov	r1, #27
   77650:	mov	r0, sl
   77654:	bl	24ae8 <fputs@plt+0x139d4>
   77658:	mov	r3, r6
   7765c:	str	r9, [sp]
   77660:	mov	r1, #122	; 0x7a
   77664:	str	r9, [sp, #60]	; 0x3c
   77668:	mov	r2, r0
   7766c:	ldr	r0, [sp, #32]
   77670:	bl	3bf0c <fputs@plt+0x2adf8>
   77674:	mov	r6, r0
   77678:	ldr	r3, [sp, #32]
   7767c:	mov	r1, fp
   77680:	mov	r2, r6
   77684:	ldr	r0, [r3]
   77688:	bl	30588 <fputs@plt+0x1f474>
   7768c:	cmp	r5, #0
   77690:	str	r5, [sp, #120]	; 0x78
   77694:	mov	fp, r0
   77698:	beq	777c8 <fputs@plt+0x666b4>
   7769c:	mov	r0, r5
   776a0:	bl	10f58 <strlen@plt>
   776a4:	bic	ip, r0, #-1073741824	; 0xc0000000
   776a8:	mov	r3, r9
   776ac:	add	r2, sp, #120	; 0x78
   776b0:	mov	r1, fp
   776b4:	ldr	r0, [sp, #32]
   776b8:	str	ip, [sp, #124]	; 0x7c
   776bc:	bl	246e4 <fputs@plt+0x135d0>
   776c0:	cmp	fp, #0
   776c4:	beq	77720 <fputs@plt+0x6660c>
   776c8:	ldr	r3, [sp, #52]	; 0x34
   776cc:	ldr	r3, [r3, #8]
   776d0:	tst	r3, #1024	; 0x400
   776d4:	beq	77720 <fputs@plt+0x6660c>
   776d8:	ldm	fp, {r3, r6}
   776dc:	cmp	r8, #0
   776e0:	add	r3, r3, r3, lsl #2
   776e4:	lsl	r3, r3, #2
   776e8:	sub	r3, r3, #20
   776ec:	add	r6, r6, r3
   776f0:	beq	77838 <fputs@plt+0x66724>
   776f4:	ldr	r3, [r8]
   776f8:	add	r2, r4, r4, lsl #2
   776fc:	mov	r0, sl
   77700:	ldr	r3, [r3, #4]
   77704:	add	r3, r3, r2, lsl #2
   77708:	ldr	r1, [r3, #8]
   7770c:	bl	25ecc <fputs@plt+0x14db8>
   77710:	str	r0, [r6, #8]
   77714:	ldrb	r3, [r6, #13]
   77718:	orr	r3, r3, #2
   7771c:	strb	r3, [r6, #13]
   77720:	ldr	r1, [sp, #60]	; 0x3c
   77724:	mov	r0, sl
   77728:	bl	1d100 <fputs@plt+0xbfec>
   7772c:	b	77580 <fputs@plt+0x6646c>
   77730:	str	r9, [sp, #60]	; 0x3c
   77734:	b	77678 <fputs@plt+0x66564>
   77738:	ldr	r3, [sp, #44]	; 0x2c
   7773c:	ldr	r5, [r3]
   77740:	b	77474 <fputs@plt+0x66360>
   77744:	ldr	r2, [sp, #20]
   77748:	mov	r1, #27
   7774c:	mov	r0, sl
   77750:	bl	24ae8 <fputs@plt+0x139d4>
   77754:	mov	r3, r6
   77758:	str	r9, [sp]
   7775c:	mov	r1, #122	; 0x7a
   77760:	mov	r2, r0
   77764:	ldr	r0, [sp, #32]
   77768:	bl	3bf0c <fputs@plt+0x2adf8>
   7776c:	ldr	r3, [sp, #28]
   77770:	cmp	r3, #0
   77774:	mov	r6, r0
   77778:	beq	777a8 <fputs@plt+0x66694>
   7777c:	ldr	r2, [sp, #28]
   77780:	mov	r1, #27
   77784:	mov	r0, sl
   77788:	bl	24ae8 <fputs@plt+0x139d4>
   7778c:	mov	r3, r6
   77790:	str	r9, [sp]
   77794:	mov	r1, #122	; 0x7a
   77798:	mov	r2, r0
   7779c:	ldr	r0, [sp, #32]
   777a0:	bl	3bf0c <fputs@plt+0x2adf8>
   777a4:	mov	r6, r0
   777a8:	mov	r3, r5
   777ac:	ldr	r2, [sp, #20]
   777b0:	ldr	r1, [sp, #96]	; 0x60
   777b4:	mov	r0, sl
   777b8:	bl	42ec4 <fputs@plt+0x31db0>
   777bc:	mov	r5, r0
   777c0:	str	r0, [sp, #60]	; 0x3c
   777c4:	b	77678 <fputs@plt+0x66564>
   777c8:	ldr	ip, [sp, #24]
   777cc:	b	776a8 <fputs@plt+0x66594>
   777d0:	ldr	ip, [r7, #64]	; 0x40
   777d4:	cmp	ip, #0
   777d8:	beq	779ec <fputs@plt+0x668d8>
   777dc:	ldr	lr, [sl, #20]
   777e0:	cmp	lr, #0
   777e4:	ble	779e4 <fputs@plt+0x668d0>
   777e8:	ldr	r2, [sl, #16]
   777ec:	ldr	r3, [r2, #12]
   777f0:	cmp	ip, r3
   777f4:	addne	r0, r2, #16
   777f8:	ldrne	r1, [sp, #24]
   777fc:	bne	77810 <fputs@plt+0x666fc>
   77800:	b	779dc <fputs@plt+0x668c8>
   77804:	ldr	r4, [r0, #-4]
   77808:	cmp	ip, r4
   7780c:	beq	77828 <fputs@plt+0x66714>
   77810:	add	r1, r1, #1
   77814:	cmp	r1, lr
   77818:	mov	r3, r0
   7781c:	add	r0, r0, #16
   77820:	bne	77804 <fputs@plt+0x666f0>
   77824:	add	r3, r2, r1, lsl #4
   77828:	ldr	r3, [r3]
   7782c:	mov	r8, r9
   77830:	str	r3, [sp, #28]
   77834:	b	774c4 <fputs@plt+0x663b0>
   77838:	str	r5, [sp]
   7783c:	ldr	r3, [sp, #20]
   77840:	ldr	r2, [sp, #28]
   77844:	ldr	r1, [sp, #100]	; 0x64
   77848:	mov	r0, sl
   7784c:	bl	42ec4 <fputs@plt+0x31db0>
   77850:	str	r0, [r6, #8]
   77854:	b	77714 <fputs@plt+0x66600>
   77858:	ldr	r3, [sp, #100]	; 0x64
   7785c:	ldr	r2, [sp, #28]
   77860:	str	r3, [r4, #20]
   77864:	ldr	r3, [sp, #40]	; 0x28
   77868:	mov	r1, r6
   7786c:	ldr	r7, [r3, #536]	; 0x218
   77870:	str	r2, [r3, #536]	; 0x218
   77874:	ldr	r0, [sp, #56]	; 0x38
   77878:	bl	22e40 <fputs@plt+0x11d2c>
   7787c:	ldr	r3, [sp, #40]	; 0x28
   77880:	ldr	r2, [sp, #28]
   77884:	str	r2, [r3, #536]	; 0x218
   77888:	mov	r3, r6
   7788c:	b	77910 <fputs@plt+0x667fc>
   77890:			; <UNDEFINED> instruction: 0xfffa3424
   77894:	andeq	pc, r1, ip, asr #13
   77898:	andeq	sl, r1, r4, lsl #5
   7789c:	andeq	sl, r1, r0, lsl #5
   778a0:	andeq	sl, r1, r0, ror r2
   778a4:	andeq	pc, r1, ip, asr #15
   778a8:	andeq	pc, r1, ip, ror #12
   778ac:	andeq	pc, r1, ip, ror r3	; <UNPREDICTABLE>
   778b0:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   778b4:			; <UNDEFINED> instruction: 0x0001f2b0
   778b8:	ldrdeq	r9, [r1], -r0
   778bc:			; <UNDEFINED> instruction: 0x00019eb0
   778c0:	andeq	r9, r1, ip, lsr #29
   778c4:	ldrdeq	r9, [r1], -r8
   778c8:	andeq	r9, r1, r8, asr #25
   778cc:	andeq	lr, r1, ip, asr pc
   778d0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   778d4:	andeq	lr, r1, r4, lsr #29
   778d8:	andeq	lr, r1, r4, lsl #29
   778dc:	andeq	sp, r1, r0, lsr #32
   778e0:	andeq	sp, r1, r4
   778e4:	andeq	ip, r1, ip, lsr #17
   778e8:	andeq	r9, r1, r4, lsr r9
   778ec:	andeq	r9, r1, ip, lsl r8
   778f0:	strdeq	lr, [r1], -r4
   778f4:	andeq	lr, r1, ip, ror #11
   778f8:	andeq	lr, r1, r0, asr #13
   778fc:	andeq	lr, r1, r4, lsr #11
   77900:	andeq	lr, r1, r8, asr #11
   77904:	andeq	lr, r1, r4, asr r6
   77908:	andeq	lr, r1, ip, lsr r5
   7790c:	mov	r3, r2
   77910:	ldr	r2, [r3, #48]	; 0x30
   77914:	cmp	r2, #0
   77918:	bne	7790c <fputs@plt+0x667f8>
   7791c:	ldr	r2, [sp, #28]
   77920:	ldr	r3, [r3]
   77924:	add	r2, r2, sl
   77928:	ldr	r1, [r2, #12]
   7792c:	cmp	r1, #0
   77930:	beq	77980 <fputs@plt+0x6686c>
   77934:	cmp	r3, #0
   77938:	beq	7794c <fputs@plt+0x66838>
   7793c:	ldr	r3, [r3]
   77940:	ldr	r0, [r1]
   77944:	cmp	r3, r0
   77948:	bne	77988 <fputs@plt+0x66874>
   7794c:	ldr	r0, [sp, #40]	; 0x28
   77950:	add	r3, r5, #4
   77954:	add	r2, r5, #34	; 0x22
   77958:	ldr	r0, [r0]
   7795c:	bl	56c78 <fputs@plt+0x45b64>
   77960:	ldr	r3, [sp, #68]	; 0x44
   77964:	cmp	r3, #1
   77968:	bls	779b4 <fputs@plt+0x668a0>
   7796c:	mov	r3, #0
   77970:	str	r3, [r4, #20]
   77974:	ldr	r3, [sp, #40]	; 0x28
   77978:	str	r7, [r3, #536]	; 0x218
   7797c:	b	76a7c <fputs@plt+0x65968>
   77980:	mov	r1, r3
   77984:	b	7794c <fputs@plt+0x66838>
   77988:	ldr	r4, [sp, #40]	; 0x28
   7798c:	ldr	r1, [pc, #-164]	; 778f0 <fputs@plt+0x667dc>
   77990:	ldr	r2, [r2, #8]
   77994:	add	r1, pc, r1
   77998:	str	r0, [sp]
   7799c:	mov	r0, r4
   779a0:	bl	39630 <fputs@plt+0x2851c>
   779a4:	mov	r3, #2
   779a8:	str	r3, [sp, #24]
   779ac:	str	r7, [r4, #536]	; 0x218
   779b0:	b	768b4 <fputs@plt+0x657a0>
   779b4:	ldr	r3, [r6, #8]
   779b8:	tst	r3, #8192	; 0x2000
   779bc:	beq	77b0c <fputs@plt+0x669f8>
   779c0:	ldr	r3, [pc, #-212]	; 778f4 <fputs@plt+0x667e0>
   779c4:	add	r3, pc, r3
   779c8:	str	r3, [r4, #20]
   779cc:	mov	r1, r6
   779d0:	ldr	r0, [sp, #56]	; 0x38
   779d4:	bl	22e40 <fputs@plt+0x11d2c>
   779d8:	b	7796c <fputs@plt+0x66858>
   779dc:	mov	r3, r2
   779e0:	b	77828 <fputs@plt+0x66714>
   779e4:	ldr	r3, [sl, #16]
   779e8:	b	77828 <fputs@plt+0x66714>
   779ec:	ldr	r3, [sp, #104]	; 0x68
   779f0:	mov	r8, r9
   779f4:	str	r3, [sp, #28]
   779f8:	b	774c4 <fputs@plt+0x663b0>
   779fc:	ldr	r3, [sp, #16]
   77a00:	mov	sl, r8
   77a04:	ldr	r3, [r3]
   77a08:	b	77198 <fputs@plt+0x66084>
   77a0c:	ldr	r1, [sp, #64]	; 0x40
   77a10:	ldr	r0, [sp, #48]	; 0x30
   77a14:	bl	23aac <fputs@plt+0x12998>
   77a18:	ldr	r3, [sp, #52]	; 0x34
   77a1c:	mov	r8, fp
   77a20:	str	fp, [r3]
   77a24:	cmp	r8, #0
   77a28:	beq	768b4 <fputs@plt+0x657a0>
   77a2c:	ldr	r3, [sp, #48]	; 0x30
   77a30:	ldr	r2, [r8]
   77a34:	ldr	r3, [r3, #100]	; 0x64
   77a38:	cmp	r2, r3
   77a3c:	ble	768b4 <fputs@plt+0x657a0>
   77a40:	ldr	r1, [pc, #-336]	; 778f8 <fputs@plt+0x667e4>
   77a44:	ldr	r0, [sp, #32]
   77a48:	add	r1, pc, r1
   77a4c:	bl	39630 <fputs@plt+0x2851c>
   77a50:	b	768ac <fputs@plt+0x65798>
   77a54:	ldr	r3, [sp, #52]	; 0x34
   77a58:	ldr	r8, [r3]
   77a5c:	b	77a24 <fputs@plt+0x66910>
   77a60:	ldr	r1, [pc, #-364]	; 778fc <fputs@plt+0x667e8>
   77a64:	ldr	r2, [r0]
   77a68:	add	r1, pc, r1
   77a6c:	ldr	r0, [sp, #32]
   77a70:	bl	39630 <fputs@plt+0x2851c>
   77a74:	mov	r3, #2
   77a78:	str	r3, [sp, #24]
   77a7c:	str	r4, [fp, #16]
   77a80:	b	768b4 <fputs@plt+0x657a0>
   77a84:	mov	r0, r2
   77a88:	ldr	r1, [r7, #44]	; 0x2c
   77a8c:	bl	19c74 <fputs@plt+0x8b60>
   77a90:	ldr	r2, [r7, #48]	; 0x30
   77a94:	b	7701c <fputs@plt+0x65f08>
   77a98:	ldr	r1, [pc, #-416]	; 77900 <fputs@plt+0x667ec>
   77a9c:	ldr	r0, [sp, #32]
   77aa0:	add	r1, pc, r1
   77aa4:	bl	39630 <fputs@plt+0x2851c>
   77aa8:	mov	r3, #2
   77aac:	str	r3, [sp, #24]
   77ab0:	b	768b4 <fputs@plt+0x657a0>
   77ab4:	ldr	r3, [r7, #52]	; 0x34
   77ab8:	str	r3, [sp, #20]
   77abc:	b	77044 <fputs@plt+0x65f30>
   77ac0:	cmp	r8, #2
   77ac4:	bhi	76bcc <fputs@plt+0x65ab8>
   77ac8:	ldr	r2, [sp, #40]	; 0x28
   77acc:	ldr	r3, [pc, #-464]	; 77904 <fputs@plt+0x667f0>
   77ad0:	ldr	r1, [r6, #48]	; 0x30
   77ad4:	add	r3, pc, r3
   77ad8:	ldr	r7, [r2, #536]	; 0x218
   77adc:	str	r3, [r4, #20]
   77ae0:	ldr	r3, [sp, #28]
   77ae4:	str	r3, [r2, #536]	; 0x218
   77ae8:	b	77874 <fputs@plt+0x66760>
   77aec:	ldr	r1, [pc, #-492]	; 77908 <fputs@plt+0x667f4>
   77af0:	ldr	r0, [sp, #32]
   77af4:	mov	r2, #0
   77af8:	add	r1, pc, r1
   77afc:	bl	39630 <fputs@plt+0x2851c>
   77b00:	mov	r3, #2
   77b04:	str	r3, [sp, #24]
   77b08:	b	768b4 <fputs@plt+0x657a0>
   77b0c:	ldr	r3, [sp, #104]	; 0x68
   77b10:	str	r3, [r4, #20]
   77b14:	b	779cc <fputs@plt+0x668b8>
   77b18:	push	{r4, r5, r6, r7, r8, lr}
   77b1c:	add	r7, r1, #8
   77b20:	mov	r5, r1
   77b24:	mov	r2, r7
   77b28:	mov	r1, #0
   77b2c:	mov	r6, r0
   77b30:	bl	767e8 <fputs@plt+0x656d4>
   77b34:	ldr	r1, [r5, #24]
   77b38:	mov	r4, r0
   77b3c:	ldr	r0, [r6]
   77b40:	bl	236d0 <fputs@plt+0x125bc>
   77b44:	cmp	r4, #0
   77b48:	str	r4, [r5, #24]
   77b4c:	ldrhne	r3, [r4, #36]	; 0x24
   77b50:	mov	r1, r7
   77b54:	mov	r0, r6
   77b58:	addne	r3, r3, #1
   77b5c:	strhne	r3, [r4, #36]	; 0x24
   77b60:	bl	399d4 <fputs@plt+0x288c0>
   77b64:	cmp	r0, #0
   77b68:	moveq	r0, r4
   77b6c:	movne	r0, #0
   77b70:	pop	{r4, r5, r6, r7, r8, pc}
   77b74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77b78:	sub	sp, sp, #84	; 0x54
   77b7c:	ldr	fp, [r0]
   77b80:	ldr	r9, [sp, #120]	; 0x78
   77b84:	ldr	ip, [fp, #24]
   77b88:	tst	ip, #524288	; 0x80000
   77b8c:	beq	77dd0 <fputs@plt+0x66cbc>
   77b90:	ldr	r4, [r1, #64]	; 0x40
   77b94:	cmp	r4, #0
   77b98:	beq	780b4 <fputs@plt+0x66fa0>
   77b9c:	ldr	r5, [fp, #20]
   77ba0:	cmp	r5, #0
   77ba4:	movle	r6, #0
   77ba8:	ldrle	r7, [fp, #16]
   77bac:	ble	77bf0 <fputs@plt+0x66adc>
   77bb0:	ldr	r8, [fp, #16]
   77bb4:	ldr	ip, [r8, #12]
   77bb8:	cmp	r4, ip
   77bbc:	addne	ip, r8, #16
   77bc0:	movne	r6, #0
   77bc4:	bne	77bd8 <fputs@plt+0x66ac4>
   77bc8:	b	7820c <fputs@plt+0x670f8>
   77bcc:	ldr	lr, [ip, #-4]
   77bd0:	cmp	r4, lr
   77bd4:	beq	77bf0 <fputs@plt+0x66adc>
   77bd8:	add	r6, r6, #1
   77bdc:	cmp	r6, r5
   77be0:	mov	r7, ip
   77be4:	add	ip, ip, #16
   77be8:	bne	77bcc <fputs@plt+0x66ab8>
   77bec:	add	r7, r8, r6, lsl #4
   77bf0:	str	r3, [sp, #52]	; 0x34
   77bf4:	ldr	r3, [r7]
   77bf8:	ldr	r5, [r1, #16]
   77bfc:	str	r3, [sp, #28]
   77c00:	ldrb	r3, [r0, #442]	; 0x1ba
   77c04:	cmp	r5, #0
   77c08:	str	r2, [sp, #56]	; 0x38
   77c0c:	str	r1, [sp, #24]
   77c10:	mov	sl, r0
   77c14:	str	r3, [sp, #36]	; 0x24
   77c18:	beq	77cf4 <fputs@plt+0x66be0>
   77c1c:	add	r3, sp, #68	; 0x44
   77c20:	str	r3, [sp, #40]	; 0x28
   77c24:	add	r3, sp, #72	; 0x48
   77c28:	str	r3, [sp, #44]	; 0x2c
   77c2c:	add	r3, sp, #76	; 0x4c
   77c30:	str	r3, [sp, #60]	; 0x3c
   77c34:	str	r6, [sp, #32]
   77c38:	mov	r3, #0
   77c3c:	cmp	r9, #0
   77c40:	str	r3, [sp, #68]	; 0x44
   77c44:	str	r3, [sp, #72]	; 0x48
   77c48:	beq	77dd8 <fputs@plt+0x66cc4>
   77c4c:	ldr	r4, [sp, #24]
   77c50:	ldr	r1, [r5, #8]
   77c54:	ldr	r0, [r4]
   77c58:	bl	2a2a0 <fputs@plt+0x1918c>
   77c5c:	cmp	r0, #0
   77c60:	beq	77dd8 <fputs@plt+0x66cc4>
   77c64:	ldr	ip, [r5, #20]
   77c68:	cmp	ip, #0
   77c6c:	ble	77ce0 <fputs@plt+0x66bcc>
   77c70:	ldr	r2, [r5, #36]	; 0x24
   77c74:	ldr	r3, [r9, r2, lsl #2]
   77c78:	cmp	r3, #0
   77c7c:	bge	77dd8 <fputs@plt+0x66cc4>
   77c80:	ldr	r3, [sp, #124]	; 0x7c
   77c84:	ldrsh	r4, [r4, #32]
   77c88:	adds	lr, r3, #0
   77c8c:	movne	lr, #1
   77c90:	cmp	r2, r4
   77c94:	movne	r2, #0
   77c98:	andeq	r2, lr, #1
   77c9c:	cmp	r2, #0
   77ca0:	moveq	r1, r5
   77ca4:	beq	77cd4 <fputs@plt+0x66bc0>
   77ca8:	b	77dd8 <fputs@plt+0x66cc4>
   77cac:	ldr	r3, [r1, #44]	; 0x2c
   77cb0:	add	r1, r1, #8
   77cb4:	ldr	r0, [r9, r3, lsl #2]
   77cb8:	cmp	r0, #0
   77cbc:	bge	77dd8 <fputs@plt+0x66cc4>
   77cc0:	cmp	r3, r4
   77cc4:	movne	r3, #0
   77cc8:	andeq	r3, lr, #1
   77ccc:	cmp	r3, #0
   77cd0:	bne	77dd8 <fputs@plt+0x66cc4>
   77cd4:	add	r2, r2, #1
   77cd8:	cmp	r2, ip
   77cdc:	bne	77cac <fputs@plt+0x66b98>
   77ce0:	ldr	r5, [r5, #4]
   77ce4:	cmp	r5, #0
   77ce8:	bne	77c38 <fputs@plt+0x66b24>
   77cec:	ldr	r3, [sp, #24]
   77cf0:	ldr	r4, [r3, #64]	; 0x40
   77cf4:	ldr	r6, [sp, #24]
   77cf8:	add	r8, sp, #76	; 0x4c
   77cfc:	add	r0, r4, #56	; 0x38
   77d00:	mov	r2, r8
   77d04:	ldr	r1, [r6]
   77d08:	bl	175dc <fputs@plt+0x64c8>
   77d0c:	cmp	r0, #0
   77d10:	beq	77dd0 <fputs@plt+0x66cbc>
   77d14:	ldr	r4, [r0, #8]
   77d18:	cmp	r4, #0
   77d1c:	beq	77dd0 <fputs@plt+0x66cbc>
   77d20:	str	r8, [sp, #28]
   77d24:	mov	r5, #0
   77d28:	mvn	r7, #0
   77d2c:	mov	r8, r6
   77d30:	add	r3, sp, #72	; 0x48
   77d34:	str	r3, [sp, #24]
   77d38:	cmp	r9, #0
   77d3c:	str	r5, [sp, #72]	; 0x48
   77d40:	str	r5, [sp, #76]	; 0x4c
   77d44:	beq	77d64 <fputs@plt+0x66c50>
   77d48:	ldr	r3, [sp, #124]	; 0x7c
   77d4c:	mov	r2, r9
   77d50:	mov	r1, r4
   77d54:	mov	r0, r8
   77d58:	bl	19a18 <fputs@plt+0x8904>
   77d5c:	cmp	r0, #0
   77d60:	beq	77dc4 <fputs@plt+0x66cb0>
   77d64:	ldrb	r3, [r4, #24]
   77d68:	cmp	r3, #0
   77d6c:	bne	77d88 <fputs@plt+0x66c74>
   77d70:	ldr	r3, [fp, #24]
   77d74:	tst	r3, #16777216	; 0x1000000
   77d78:	bne	77d88 <fputs@plt+0x66c74>
   77d7c:	ldr	r3, [sl, #416]	; 0x1a0
   77d80:	cmp	r3, #0
   77d84:	beq	78218 <fputs@plt+0x67104>
   77d88:	ldr	r3, [sp, #28]
   77d8c:	mov	r2, r4
   77d90:	str	r3, [sp]
   77d94:	mov	r1, r8
   77d98:	ldr	r3, [sp, #24]
   77d9c:	mov	r0, sl
   77da0:	bl	3d704 <fputs@plt+0x2c5f0>
   77da4:	subs	r2, r0, #0
   77da8:	beq	780c8 <fputs@plt+0x66fb4>
   77dac:	ldr	r3, [sp, #36]	; 0x24
   77db0:	cmp	r3, #0
   77db4:	beq	77dd0 <fputs@plt+0x66cbc>
   77db8:	ldrb	r3, [fp, #69]	; 0x45
   77dbc:	cmp	r3, #0
   77dc0:	bne	77dd0 <fputs@plt+0x66cbc>
   77dc4:	ldr	r4, [r4, #12]
   77dc8:	cmp	r4, #0
   77dcc:	bne	77d38 <fputs@plt+0x66c24>
   77dd0:	add	sp, sp, #84	; 0x54
   77dd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77dd8:	ldrb	r3, [sl, #442]	; 0x1ba
   77ddc:	cmp	r3, #0
   77de0:	beq	78060 <fputs@plt+0x66f4c>
   77de4:	ldr	r2, [sp, #28]
   77de8:	ldr	r1, [r5, #8]
   77dec:	mov	r0, fp
   77df0:	bl	18cb0 <fputs@plt+0x7b9c>
   77df4:	mov	r7, r0
   77df8:	cmp	r7, #0
   77dfc:	beq	77fa4 <fputs@plt+0x66e90>
   77e00:	ldr	r3, [sp, #44]	; 0x2c
   77e04:	mov	r2, r5
   77e08:	str	r3, [sp]
   77e0c:	mov	r1, r7
   77e10:	ldr	r3, [sp, #40]	; 0x28
   77e14:	mov	r0, sl
   77e18:	bl	3d704 <fputs@plt+0x2c5f0>
   77e1c:	subs	r8, r0, #0
   77e20:	bne	77fa4 <fputs@plt+0x66e90>
   77e24:	ldr	r3, [sp, #72]	; 0x48
   77e28:	cmp	r3, #0
   77e2c:	str	r3, [sp, #48]	; 0x30
   77e30:	ldreq	r3, [r5, #36]	; 0x24
   77e34:	ldreq	r2, [sp, #60]	; 0x3c
   77e38:	streq	r3, [sp, #76]	; 0x4c
   77e3c:	ldr	r3, [r5, #20]
   77e40:	streq	r2, [sp, #48]	; 0x30
   77e44:	cmp	r3, #0
   77e48:	ble	77ee0 <fputs@plt+0x66dcc>
   77e4c:	mov	r4, r8
   77e50:	mov	r0, r8
   77e54:	str	r9, [sp, #120]	; 0x78
   77e58:	ldr	r6, [sp, #48]	; 0x30
   77e5c:	ldr	r8, [sp, #32]
   77e60:	ldr	r9, [sp, #24]
   77e64:	ldrsh	r3, [r9, #32]
   77e68:	ldr	r2, [r6]
   77e6c:	lsl	ip, r4, #1
   77e70:	cmp	r2, r3
   77e74:	mvneq	r3, #0
   77e78:	streq	r3, [r6]
   77e7c:	ldr	r3, [fp, #296]	; 0x128
   77e80:	cmp	r3, #0
   77e84:	beq	77ec4 <fputs@plt+0x66db0>
   77e88:	ldr	r3, [sp, #68]	; 0x44
   77e8c:	ldr	r1, [r7, #4]
   77e90:	cmp	r3, #0
   77e94:	mov	r0, sl
   77e98:	ldrne	r3, [r3, #4]
   77e9c:	ldrsheq	r2, [r7, #32]
   77ea0:	ldrshne	r2, [r3, ip]
   77ea4:	mov	r3, r8
   77ea8:	lsl	r2, r2, #4
   77eac:	ldr	r2, [r1, r2]
   77eb0:	ldr	r1, [r7]
   77eb4:	bl	39ba8 <fputs@plt+0x28a94>
   77eb8:	sub	r0, r0, #2
   77ebc:	clz	r0, r0
   77ec0:	lsr	r0, r0, #5
   77ec4:	ldr	r3, [r5, #20]
   77ec8:	add	r4, r4, #1
   77ecc:	cmp	r3, r4
   77ed0:	add	r6, r6, #4
   77ed4:	bgt	77e64 <fputs@plt+0x66d50>
   77ed8:	ldr	r9, [sp, #120]	; 0x78
   77edc:	mov	r8, r0
   77ee0:	ldr	r3, [r7]
   77ee4:	ldr	r2, [r7, #28]
   77ee8:	ldr	r1, [sp, #32]
   77eec:	str	r3, [sp]
   77ef0:	mov	r0, sl
   77ef4:	mov	r3, #0
   77ef8:	bl	2e554 <fputs@plt+0x1d440>
   77efc:	ldr	r3, [sl, #72]	; 0x48
   77f00:	ldr	r2, [sp, #56]	; 0x38
   77f04:	add	r3, r3, #1
   77f08:	cmp	r2, #0
   77f0c:	str	r3, [sl, #72]	; 0x48
   77f10:	bne	7807c <fputs@plt+0x66f68>
   77f14:	ldr	r3, [sp, #52]	; 0x34
   77f18:	cmp	r3, #0
   77f1c:	beq	77f88 <fputs@plt+0x66e74>
   77f20:	ldr	r3, [sl, #416]	; 0x1a0
   77f24:	cmp	r3, #0
   77f28:	moveq	r3, sl
   77f2c:	ldr	r3, [r3, #532]	; 0x214
   77f30:	cmp	r3, #0
   77f34:	beq	77f54 <fputs@plt+0x66e40>
   77f38:	ldr	r3, [r3]
   77f3c:	ldr	r2, [r5, #28]
   77f40:	cmp	r3, r2
   77f44:	beq	781ec <fputs@plt+0x670d8>
   77f48:	ldr	r2, [r5, #32]
   77f4c:	cmp	r3, r2
   77f50:	beq	781fc <fputs@plt+0x670e8>
   77f54:	mov	r2, #1
   77f58:	str	r2, [sp, #12]
   77f5c:	ldr	r2, [sp, #52]	; 0x34
   77f60:	ldr	r3, [sp, #68]	; 0x44
   77f64:	str	r2, [sp, #8]
   77f68:	ldr	r2, [sp, #48]	; 0x30
   77f6c:	str	r8, [sp, #16]
   77f70:	str	r2, [sp, #4]
   77f74:	str	r5, [sp]
   77f78:	mov	r2, r7
   77f7c:	ldr	r1, [sp, #32]
   77f80:	mov	r0, sl
   77f84:	bl	3e314 <fputs@plt+0x2d200>
   77f88:	ldr	r1, [sp, #72]	; 0x48
   77f8c:	mov	r0, fp
   77f90:	bl	1d100 <fputs@plt+0xbfec>
   77f94:	ldr	r5, [r5, #4]
   77f98:	cmp	r5, #0
   77f9c:	bne	77c38 <fputs@plt+0x66b24>
   77fa0:	b	77cec <fputs@plt+0x66bd8>
   77fa4:	ldr	r3, [sp, #36]	; 0x24
   77fa8:	cmp	r3, #0
   77fac:	beq	77dd0 <fputs@plt+0x66cbc>
   77fb0:	ldrb	r3, [fp, #69]	; 0x45
   77fb4:	cmp	r3, #0
   77fb8:	bne	77dd0 <fputs@plt+0x66cbc>
   77fbc:	cmp	r7, #0
   77fc0:	bne	77ce0 <fputs@plt+0x66bcc>
   77fc4:	ldr	r8, [sl, #8]
   77fc8:	cmp	r8, #0
   77fcc:	beq	78228 <fputs@plt+0x67114>
   77fd0:	ldr	r3, [r5, #20]
   77fd4:	ldr	r7, [r8, #32]
   77fd8:	cmp	r3, #0
   77fdc:	add	r3, r3, r7
   77fe0:	add	r7, r3, #1
   77fe4:	ble	78034 <fputs@plt+0x66f20>
   77fe8:	str	fp, [sp, #48]	; 0x30
   77fec:	ldr	fp, [sp, #56]	; 0x38
   77ff0:	mov	r6, r5
   77ff4:	mov	r4, #0
   77ff8:	ldr	r2, [r6, #36]	; 0x24
   77ffc:	mov	r1, #0
   78000:	add	r2, fp, r2
   78004:	mov	r3, r7
   78008:	str	r1, [sp]
   7800c:	add	r2, r2, #1
   78010:	mov	r1, #76	; 0x4c
   78014:	mov	r0, r8
   78018:	bl	2e760 <fputs@plt+0x1d64c>
   7801c:	ldr	r3, [r5, #20]
   78020:	add	r4, r4, #1
   78024:	cmp	r3, r4
   78028:	add	r6, r6, #8
   7802c:	bgt	77ff8 <fputs@plt+0x66ee4>
   78030:	ldr	fp, [sp, #48]	; 0x30
   78034:	mov	r3, #0
   78038:	ldrb	r2, [r5, #24]
   7803c:	mov	r0, r8
   78040:	str	r3, [sp]
   78044:	mov	r1, #135	; 0x87
   78048:	mvn	r3, #0
   7804c:	bl	2e760 <fputs@plt+0x1d64c>
   78050:	ldr	r5, [r5, #4]
   78054:	cmp	r5, #0
   78058:	bne	77c38 <fputs@plt+0x66b24>
   7805c:	b	77cec <fputs@plt+0x66bd8>
   78060:	ldr	r3, [sp, #28]
   78064:	ldr	r2, [r5, #8]
   78068:	mov	r1, #0
   7806c:	mov	r0, sl
   78070:	bl	76560 <fputs@plt+0x6544c>
   78074:	mov	r7, r0
   78078:	b	77df8 <fputs@plt+0x66ce4>
   7807c:	mvn	r2, #0
   78080:	str	r2, [sp, #12]
   78084:	ldr	r2, [sp, #56]	; 0x38
   78088:	ldr	r3, [sp, #68]	; 0x44
   7808c:	str	r2, [sp, #8]
   78090:	ldr	r2, [sp, #48]	; 0x30
   78094:	str	r8, [sp, #16]
   78098:	str	r2, [sp, #4]
   7809c:	str	r5, [sp]
   780a0:	mov	r2, r7
   780a4:	ldr	r1, [sp, #32]
   780a8:	mov	r0, sl
   780ac:	bl	3e314 <fputs@plt+0x2d200>
   780b0:	b	77f14 <fputs@plt+0x66e00>
   780b4:	ldr	r7, [fp, #16]
   780b8:	ldr	r6, [pc, #376]	; 78238 <fputs@plt+0x67124>
   780bc:	sub	r7, r7, #15990784	; 0xf40000
   780c0:	sub	r7, r7, #9216	; 0x2400
   780c4:	b	77bf0 <fputs@plt+0x66adc>
   780c8:	mov	r3, r5
   780cc:	mov	r1, r2
   780d0:	mov	r0, fp
   780d4:	bl	2ffc0 <fputs@plt+0x1eeac>
   780d8:	subs	r6, r0, #0
   780dc:	beq	78134 <fputs@plt+0x67020>
   780e0:	ldr	r3, [r4]
   780e4:	ldr	r2, [sp, #52]	; 0x34
   780e8:	ldr	r1, [sl, #72]	; 0x48
   780ec:	cmp	r2, #0
   780f0:	ldrh	r2, [r3, #36]	; 0x24
   780f4:	ldr	r0, [r3]
   780f8:	str	r3, [r6, #24]
   780fc:	str	r0, [r6, #16]
   78100:	add	r2, r2, #1
   78104:	add	r0, r1, #1
   78108:	strh	r2, [r3, #36]	; 0x24
   7810c:	str	r0, [sl, #72]	; 0x48
   78110:	str	r1, [r6, #52]	; 0x34
   78114:	bne	781bc <fputs@plt+0x670a8>
   78118:	ldr	r3, [sp, #56]	; 0x38
   7811c:	cmp	r3, #0
   78120:	bne	78144 <fputs@plt+0x67030>
   78124:	str	r5, [r6, #16]
   78128:	mov	r1, r6
   7812c:	mov	r0, fp
   78130:	bl	23860 <fputs@plt+0x1274c>
   78134:	ldr	r1, [sp, #76]	; 0x4c
   78138:	mov	r0, fp
   7813c:	bl	1d100 <fputs@plt+0xbfec>
   78140:	b	77dc4 <fputs@plt+0x66cb0>
   78144:	cmp	r9, #0
   78148:	moveq	r1, r4
   7814c:	addne	r1, r4, #1
   78150:	mov	r0, #1
   78154:	ldrb	r1, [r1, #25]
   78158:	ldr	r2, [sp, #76]	; 0x4c
   7815c:	str	r0, [sp, #12]
   78160:	ldr	r0, [sp, #56]	; 0x38
   78164:	ldr	r3, [sp, #72]	; 0x48
   78168:	str	r1, [sp, #32]
   7816c:	str	r0, [sp, #8]
   78170:	str	r2, [sp, #4]
   78174:	str	r4, [sp]
   78178:	mov	r2, r8
   7817c:	mov	r1, r6
   78180:	mov	r0, sl
   78184:	bl	69284 <fputs@plt+0x58170>
   78188:	ldrb	r3, [r4, #24]
   7818c:	cmp	r3, #0
   78190:	bne	78124 <fputs@plt+0x67010>
   78194:	ldr	r1, [sp, #32]
   78198:	sub	r3, r1, #7
   7819c:	tst	r3, #253	; 0xfd
   781a0:	beq	78124 <fputs@plt+0x67010>
   781a4:	ldr	r3, [sl, #416]	; 0x1a0
   781a8:	mov	r2, #1
   781ac:	cmp	r3, #0
   781b0:	moveq	r3, sl
   781b4:	strb	r2, [r3, #21]
   781b8:	b	78124 <fputs@plt+0x67010>
   781bc:	ldr	r2, [sp, #76]	; 0x4c
   781c0:	ldr	r1, [sp, #52]	; 0x34
   781c4:	str	r2, [sp, #4]
   781c8:	str	r1, [sp, #8]
   781cc:	ldr	r3, [sp, #72]	; 0x48
   781d0:	str	r7, [sp, #12]
   781d4:	str	r4, [sp]
   781d8:	mov	r2, r8
   781dc:	mov	r1, r6
   781e0:	mov	r0, sl
   781e4:	bl	69284 <fputs@plt+0x58170>
   781e8:	b	78118 <fputs@plt+0x67004>
   781ec:	ldrb	r2, [r5, #25]
   781f0:	cmp	r2, #7
   781f4:	bne	77f48 <fputs@plt+0x66e34>
   781f8:	b	77f88 <fputs@plt+0x66e74>
   781fc:	ldrb	r3, [r5, #26]
   78200:	cmp	r3, #7
   78204:	bne	77f54 <fputs@plt+0x66e40>
   78208:	b	77f88 <fputs@plt+0x66e74>
   7820c:	mov	r7, r8
   78210:	mov	r6, #0
   78214:	b	77bf0 <fputs@plt+0x66adc>
   78218:	ldrb	r3, [sl, #20]
   7821c:	cmp	r3, #0
   78220:	beq	77dc4 <fputs@plt+0x66cb0>
   78224:	b	77d88 <fputs@plt+0x66c74>
   78228:	mov	r0, sl
   7822c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   78230:	mov	r8, r0
   78234:	b	77fd0 <fputs@plt+0x66ebc>
   78238:			; <UNDEFINED> instruction: 0xfff0bdc0
   7823c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78240:	mov	ip, #0
   78244:	ldr	r9, [r0, #68]	; 0x44
   78248:	sub	sp, sp, #220	; 0xdc
   7824c:	cmp	r9, ip
   78250:	mov	r7, r2
   78254:	str	r3, [sp, #36]	; 0x24
   78258:	ldr	sl, [r0]
   7825c:	str	ip, [sp, #172]	; 0xac
   78260:	str	ip, [sp, #168]	; 0xa8
   78264:	str	r1, [sp, #32]
   78268:	movne	r8, ip
   7826c:	bne	78284 <fputs@plt+0x67170>
   78270:	ldrb	r3, [sl, #69]	; 0x45
   78274:	cmp	r3, ip
   78278:	str	r3, [sp, #44]	; 0x2c
   7827c:	movne	r8, r9
   78280:	beq	782bc <fputs@plt+0x671a8>
   78284:	mov	r1, r8
   78288:	mov	r0, sl
   7828c:	bl	1d100 <fputs@plt+0xbfec>
   78290:	ldr	r1, [sp, #32]
   78294:	mov	r0, sl
   78298:	bl	23860 <fputs@plt+0x1274c>
   7829c:	mov	r1, r7
   782a0:	mov	r0, sl
   782a4:	bl	23aac <fputs@plt+0x12998>
   782a8:	ldr	r1, [sp, #36]	; 0x24
   782ac:	mov	r0, sl
   782b0:	bl	23a00 <fputs@plt+0x128ec>
   782b4:	add	sp, sp, #220	; 0xdc
   782b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   782bc:	mov	fp, r0
   782c0:	bl	77b18 <fputs@plt+0x66a04>
   782c4:	subs	r3, r0, #0
   782c8:	str	r3, [sp, #40]	; 0x28
   782cc:	beq	78d50 <fputs@plt+0x67c3c>
   782d0:	ldr	r3, [sp, #40]	; 0x28
   782d4:	ldr	r1, [r3, #64]	; 0x40
   782d8:	ldr	r3, [fp]
   782dc:	cmp	r1, #0
   782e0:	beq	78d5c <fputs@plt+0x67c48>
   782e4:	ldr	r0, [r3, #20]
   782e8:	cmp	r0, #0
   782ec:	ble	78320 <fputs@plt+0x6720c>
   782f0:	ldr	r3, [r3, #16]
   782f4:	ldr	r2, [r3, #12]
   782f8:	cmp	r1, r2
   782fc:	bne	78310 <fputs@plt+0x671fc>
   78300:	b	78320 <fputs@plt+0x6720c>
   78304:	ldr	r2, [r3, #12]
   78308:	cmp	r1, r2
   7830c:	beq	78320 <fputs@plt+0x6720c>
   78310:	add	r9, r9, #1
   78314:	cmp	r9, r0
   78318:	add	r3, r3, #16
   7831c:	bne	78304 <fputs@plt+0x671f0>
   78320:	ldr	r4, [sp, #40]	; 0x28
   78324:	add	r3, sp, #160	; 0xa0
   78328:	str	r3, [sp]
   7832c:	mov	r2, #110	; 0x6e
   78330:	mov	r3, r7
   78334:	mov	r1, r4
   78338:	mov	r0, fp
   7833c:	bl	20488 <fputs@plt+0xf374>
   78340:	ldr	r3, [r4, #12]
   78344:	mov	r1, r4
   78348:	str	r3, [sp, #88]	; 0x58
   7834c:	str	r0, [sp, #76]	; 0x4c
   78350:	mov	r0, fp
   78354:	bl	57108 <fputs@plt+0x45ff4>
   78358:	subs	r8, r0, #0
   7835c:	beq	78380 <fputs@plt+0x6726c>
   78360:	ldr	r1, [sp, #172]	; 0xac
   78364:	mov	r8, #0
   78368:	cmp	r1, #0
   7836c:	movne	r3, #0
   78370:	ldrne	r2, [sp, #168]	; 0xa8
   78374:	strne	r3, [sp, #172]	; 0xac
   78378:	strne	r2, [r1, #496]	; 0x1f0
   7837c:	b	78284 <fputs@plt+0x67170>
   78380:	ldr	r2, [sp, #160]	; 0xa0
   78384:	ldr	r1, [sp, #40]	; 0x28
   78388:	mov	r0, fp
   7838c:	bl	3d634 <fputs@plt+0x2c520>
   78390:	subs	r3, r0, #0
   78394:	str	r3, [sp, #64]	; 0x40
   78398:	bne	78d18 <fputs@plt+0x67c04>
   7839c:	ldr	r3, [fp, #72]	; 0x48
   783a0:	add	r2, r3, #1
   783a4:	str	r2, [fp, #72]	; 0x48
   783a8:	str	r2, [sp, #92]	; 0x5c
   783ac:	ldr	r2, [sp, #32]
   783b0:	str	r3, [sp, #100]	; 0x64
   783b4:	str	r3, [r2, #52]	; 0x34
   783b8:	ldr	r2, [sp, #40]	; 0x28
   783bc:	ldrb	r3, [r2, #42]	; 0x2a
   783c0:	tst	r3, #32
   783c4:	bne	78d64 <fputs@plt+0x67c50>
   783c8:	ldr	r2, [r2, #8]
   783cc:	ldr	r3, [sp, #64]	; 0x40
   783d0:	cmp	r2, #0
   783d4:	str	r3, [sp, #56]	; 0x38
   783d8:	beq	78e2c <fputs@plt+0x67d18>
   783dc:	ldr	r3, [sp, #56]	; 0x38
   783e0:	ldr	r1, [sp, #92]	; 0x5c
   783e4:	adds	r0, r3, #0
   783e8:	ldr	r3, [sp, #100]	; 0x64
   783ec:	ldr	r6, [sp, #64]	; 0x40
   783f0:	ldr	lr, [sp, #32]
   783f4:	movne	r0, #1
   783f8:	mov	ip, r3
   783fc:	ldrb	r3, [r2, #55]	; 0x37
   78400:	ldr	r2, [r2, #20]
   78404:	add	r6, r6, #1
   78408:	and	r3, r3, #3
   7840c:	cmp	r3, #2
   78410:	movne	r3, #0
   78414:	andeq	r3, r0, #1
   78418:	cmp	r3, #0
   7841c:	movne	ip, r1
   78420:	strne	r1, [lr, #52]	; 0x34
   78424:	cmp	r2, #0
   78428:	add	r1, r1, #1
   7842c:	bne	783fc <fputs@plt+0x672e8>
   78430:	mov	r4, r6
   78434:	add	r2, r6, #2
   78438:	str	ip, [sp, #60]	; 0x3c
   7843c:	str	r1, [fp, #72]	; 0x48
   78440:	ldr	r3, [sp, #40]	; 0x28
   78444:	mov	r5, #0
   78448:	mov	r0, sl
   7844c:	ldrsh	r1, [r3, #34]	; 0x22
   78450:	mov	r3, r5
   78454:	add	r1, r1, r6
   78458:	add	r2, r2, r1, lsl #2
   7845c:	bl	243c8 <fputs@plt+0x132b4>
   78460:	subs	r8, r0, #0
   78464:	beq	78d18 <fputs@plt+0x67c04>
   78468:	ldr	r3, [sp, #40]	; 0x28
   7846c:	add	r2, r6, #1
   78470:	mov	r1, #1
   78474:	ldrsh	r3, [r3, #34]	; 0x22
   78478:	str	r2, [sp, #144]	; 0x90
   7847c:	add	r0, r8, r3, lsl #2
   78480:	add	r3, r0, r4, lsl #2
   78484:	str	r0, [sp, #120]	; 0x78
   78488:	mov	r0, r3
   7848c:	mov	r6, r3
   78490:	str	r3, [sp, #96]	; 0x60
   78494:	bl	10ee0 <memset@plt>
   78498:	ldr	r3, [sp, #40]	; 0x28
   7849c:	add	r4, r6, r4
   784a0:	strb	r5, [r4, #1]
   784a4:	ldrsh	r2, [r3, #34]	; 0x22
   784a8:	cmp	r2, #0
   784ac:	addgt	r2, r8, r2, lsl #2
   784b0:	movgt	r3, r8
   784b4:	mvngt	r1, #0
   784b8:	ble	784c8 <fputs@plt+0x673b4>
   784bc:	str	r1, [r3], #4
   784c0:	cmp	r2, r3
   784c4:	bne	784bc <fputs@plt+0x673a8>
   784c8:	add	r3, sp, #184	; 0xb8
   784cc:	mov	r0, r3
   784d0:	mov	r2, #32
   784d4:	mov	r1, #0
   784d8:	str	r3, [sp, #104]	; 0x68
   784dc:	bl	10ee0 <memset@plt>
   784e0:	ldr	r3, [r7]
   784e4:	str	fp, [sp, #184]	; 0xb8
   784e8:	cmp	r3, #0
   784ec:	ldr	r3, [sp, #32]
   784f0:	str	r3, [sp, #188]	; 0xbc
   784f4:	ble	79578 <fputs@plt+0x68464>
   784f8:	ldr	r3, [pc, #4016]	; 794b0 <fputs@plt+0x6839c>
   784fc:	lsl	r2, r9, #4
   78500:	add	r3, pc, r3
   78504:	str	r3, [sp, #136]	; 0x88
   78508:	ldr	r3, [pc, #4004]	; 794b4 <fputs@plt+0x683a0>
   7850c:	str	r2, [sp, #124]	; 0x7c
   78510:	add	r3, pc, r3
   78514:	ldr	r2, [sp, #44]	; 0x2c
   78518:	str	r3, [sp, #132]	; 0x84
   7851c:	ldr	r3, [pc, #3988]	; 794b8 <fputs@plt+0x683a4>
   78520:	ldr	r6, [pc, #3988]	; 794bc <fputs@plt+0x683a8>
   78524:	add	r3, pc, r3
   78528:	str	r2, [sp, #112]	; 0x70
   7852c:	ldr	r2, [sp, #64]	; 0x40
   78530:	add	r6, pc, r6
   78534:	mov	r5, r3
   78538:	str	r2, [sp, #52]	; 0x34
   7853c:	mov	r2, #0
   78540:	str	r2, [sp, #108]	; 0x6c
   78544:	str	r8, [sp, #72]	; 0x48
   78548:	str	sl, [sp, #68]	; 0x44
   7854c:	str	r9, [sp, #140]	; 0x8c
   78550:	str	fp, [sp, #80]	; 0x50
   78554:	str	r7, [sp, #48]	; 0x30
   78558:	ldr	r3, [sp, #48]	; 0x30
   7855c:	ldr	r2, [sp, #52]	; 0x34
   78560:	ldr	r0, [sp, #104]	; 0x68
   78564:	ldr	r3, [r3, #4]
   78568:	add	r2, r2, r2, lsl #2
   7856c:	mov	r4, r2
   78570:	ldr	r1, [r3, r2, lsl #2]
   78574:	str	r2, [sp, #116]	; 0x74
   78578:	bl	3aff0 <fputs@plt+0x29edc>
   7857c:	mov	r2, r4
   78580:	lsl	r3, r4, #2
   78584:	subs	r4, r0, #0
   78588:	bne	78dd8 <fputs@plt+0x67cc4>
   7858c:	ldr	r2, [sp, #40]	; 0x28
   78590:	ldrsh	r9, [r2, #34]	; 0x22
   78594:	ldr	r2, [sp, #48]	; 0x30
   78598:	cmp	r9, #0
   7859c:	ldr	r2, [r2, #4]
   785a0:	ble	78dc8 <fputs@plt+0x67cb4>
   785a4:	add	r3, r2, r3
   785a8:	str	r3, [sp, #84]	; 0x54
   785ac:	ldr	r8, [r3, #4]
   785b0:	str	r2, [sp, #128]	; 0x80
   785b4:	ldr	r2, [sp, #132]	; 0x84
   785b8:	ldrb	r3, [r8]
   785bc:	ldr	r1, [sp, #40]	; 0x28
   785c0:	add	r3, r2, r3
   785c4:	ldr	sl, [r1, #4]
   785c8:	ldrb	fp, [r3, #336]	; 0x150
   785cc:	mov	r7, sl
   785d0:	ldr	r3, [sl, r4, lsl #4]
   785d4:	ldrb	r2, [r3]
   785d8:	add	r1, r5, r2
   785dc:	ldrb	r1, [r1, #336]	; 0x150
   785e0:	cmp	r1, fp
   785e4:	bne	78624 <fputs@plt+0x67510>
   785e8:	cmp	r2, #0
   785ec:	beq	78c00 <fputs@plt+0x67aec>
   785f0:	mov	ip, r8
   785f4:	mov	r0, r3
   785f8:	b	78604 <fputs@plt+0x674f0>
   785fc:	cmp	r1, #0
   78600:	beq	78c00 <fputs@plt+0x67aec>
   78604:	ldrb	r1, [r0, #1]!
   78608:	ldrb	r2, [ip, #1]!
   7860c:	add	lr, r6, r1
   78610:	add	r2, r6, r2
   78614:	ldrb	lr, [lr, #336]	; 0x150
   78618:	ldrb	r2, [r2, #336]	; 0x150
   7861c:	cmp	lr, r2
   78620:	beq	785fc <fputs@plt+0x674e8>
   78624:	add	r4, r4, #1
   78628:	cmp	r4, r9
   7862c:	add	r7, r7, #16
   78630:	bne	785d0 <fputs@plt+0x674bc>
   78634:	ldr	r3, [sp, #56]	; 0x38
   78638:	cmp	r3, #0
   7863c:	bne	78dec <fputs@plt+0x67cd8>
   78640:	mov	r0, r8
   78644:	bl	1fe00 <fputs@plt+0xecec>
   78648:	cmp	r0, #0
   7864c:	beq	78dec <fputs@plt+0x67cd8>
   78650:	ldr	r3, [sp, #84]	; 0x54
   78654:	mvn	r4, #0
   78658:	ldr	r3, [r3]
   7865c:	str	r3, [sp, #108]	; 0x6c
   78660:	ldr	r3, [sp, #40]	; 0x28
   78664:	ldr	r2, [r3]
   78668:	mov	r3, #1
   7866c:	str	r3, [sp, #112]	; 0x70
   78670:	ldr	r3, [sp, #136]	; 0x88
   78674:	ldr	r1, [sp, #68]	; 0x44
   78678:	ldr	r0, [sp, #124]	; 0x7c
   7867c:	ldr	r1, [r1, #16]
   78680:	ldr	r0, [r1, r0]
   78684:	mov	r1, #23
   78688:	str	r0, [sp]
   7868c:	ldr	r0, [sp, #80]	; 0x50
   78690:	bl	39730 <fputs@plt+0x2861c>
   78694:	cmp	r0, #1
   78698:	beq	78dd8 <fputs@plt+0x67cc4>
   7869c:	cmp	r0, #2
   786a0:	mvneq	r3, #0
   786a4:	ldreq	r2, [sp, #72]	; 0x48
   786a8:	streq	r3, [r2, r4, lsl #2]
   786ac:	ldr	r3, [sp, #48]	; 0x30
   786b0:	ldr	r2, [sp, #52]	; 0x34
   786b4:	ldr	r3, [r3]
   786b8:	add	r2, r2, #1
   786bc:	cmp	r3, r2
   786c0:	str	r2, [sp, #52]	; 0x34
   786c4:	bgt	78558 <fputs@plt+0x67444>
   786c8:	ldr	r3, [sp, #44]	; 0x2c
   786cc:	ldr	r2, [sp, #112]	; 0x70
   786d0:	ldr	r8, [sp, #72]	; 0x48
   786d4:	add	r3, r3, r2
   786d8:	ldr	sl, [sp, #68]	; 0x44
   786dc:	ldr	r9, [sp, #140]	; 0x8c
   786e0:	ldr	fp, [sp, #80]	; 0x50
   786e4:	ldr	r7, [sp, #48]	; 0x30
   786e8:	uxtb	r3, r3
   786ec:	str	r3, [sp, #116]	; 0x74
   786f0:	str	r3, [sp, #128]	; 0x80
   786f4:	ldr	r6, [sp, #40]	; 0x28
   786f8:	ldr	r0, [sp, #32]
   786fc:	mov	r5, #0
   78700:	ldrb	r4, [r6, #42]	; 0x2a
   78704:	ldr	r3, [sp, #128]	; 0x80
   78708:	mov	r2, r8
   7870c:	mov	r1, r6
   78710:	lsr	r4, r4, #4
   78714:	uxtb	r4, r4
   78718:	and	r4, r4, #1
   7871c:	rsbs	r4, r4, #0
   78720:	rsc	r5, r5, #0
   78724:	strd	r4, [r0, #64]	; 0x40
   78728:	ldr	r0, [fp]
   7872c:	bl	20188 <fputs@plt+0xf074>
   78730:	ldr	r3, [r6, #8]
   78734:	cmp	r3, #0
   78738:	str	r0, [sp, #68]	; 0x44
   7873c:	beq	78818 <fputs@plt+0x67704>
   78740:	ldr	r2, [sp, #116]	; 0x74
   78744:	ldr	r1, [sp, #68]	; 0x44
   78748:	mov	r5, #0
   7874c:	cmp	r1, #0
   78750:	cmpeq	r2, #0
   78754:	ldr	r2, [sp, #120]	; 0x78
   78758:	movne	r4, #1
   7875c:	sub	ip, r2, #4
   78760:	ldr	r2, [sp, #96]	; 0x60
   78764:	moveq	r4, #0
   78768:	add	r0, r2, #1
   7876c:	cmp	r4, #0
   78770:	bne	787e8 <fputs@plt+0x676d4>
   78774:	ldr	r2, [sp, #56]	; 0x38
   78778:	ldr	r1, [r3, #36]	; 0x24
   7877c:	sub	r2, r2, r3
   78780:	clz	r2, r2
   78784:	lsr	r2, r2, #5
   78788:	cmp	r1, #0
   7878c:	orrne	r2, r2, #1
   78790:	cmp	r2, #0
   78794:	bne	787e8 <fputs@plt+0x676d4>
   78798:	ldrh	r1, [r3, #50]	; 0x32
   7879c:	cmp	r1, #0
   787a0:	beq	787fc <fputs@plt+0x676e8>
   787a4:	ldr	r2, [r3, #4]
   787a8:	ldrsh	lr, [r2]
   787ac:	cmp	lr, #0
   787b0:	blt	787e8 <fputs@plt+0x676d4>
   787b4:	ldr	lr, [r8, lr, lsl #2]
   787b8:	cmp	lr, #0
   787bc:	addlt	r1, r2, r1, lsl #1
   787c0:	addlt	r2, r2, #2
   787c4:	bge	787e8 <fputs@plt+0x676d4>
   787c8:	cmp	r1, r2
   787cc:	beq	787fc <fputs@plt+0x676e8>
   787d0:	ldrsh	lr, [r2], #2
   787d4:	cmp	lr, #0
   787d8:	blt	787e8 <fputs@plt+0x676d4>
   787dc:	ldr	lr, [r8, lr, lsl #2]
   787e0:	cmp	lr, #0
   787e4:	blt	787c8 <fputs@plt+0x676b4>
   787e8:	ldr	r2, [fp, #76]	; 0x4c
   787ec:	add	r2, r2, #1
   787f0:	cmp	r2, #0
   787f4:	str	r2, [fp, #76]	; 0x4c
   787f8:	bne	78804 <fputs@plt+0x676f0>
   787fc:	ldr	r2, [sp, #64]	; 0x40
   78800:	strb	r5, [r0]
   78804:	ldr	r3, [r3, #20]
   78808:	add	r0, r0, #1
   7880c:	cmp	r3, #0
   78810:	str	r2, [ip, #4]!
   78814:	bne	7876c <fputs@plt+0x67658>
   78818:	ldr	r6, [fp, #8]
   7881c:	cmp	r6, #0
   78820:	beq	795b0 <fputs@plt+0x6849c>
   78824:	ldrb	r3, [fp, #18]
   78828:	mov	r2, r9
   7882c:	mov	r1, #1
   78830:	cmp	r3, #0
   78834:	mov	r0, fp
   78838:	ldrbeq	r3, [r6, #89]	; 0x59
   7883c:	orreq	r3, r3, #4
   78840:	strbeq	r3, [r6, #89]	; 0x59
   78844:	bl	5aa4c <fputs@plt+0x49938>
   78848:	ldr	lr, [sp, #40]	; 0x28
   7884c:	ldrb	r3, [lr, #42]	; 0x2a
   78850:	tst	r3, #16
   78854:	bne	78e44 <fputs@plt+0x67d30>
   78858:	ldr	r2, [sp, #68]	; 0x44
   7885c:	ldr	r0, [sp, #76]	; 0x4c
   78860:	adds	r1, r2, #0
   78864:	ldr	r2, [sp, #44]	; 0x2c
   78868:	movne	r1, #1
   7886c:	and	r2, r2, #1
   78870:	adds	ip, r0, #0
   78874:	orr	r2, r1, r2
   78878:	movne	ip, #1
   7887c:	orrs	r2, ip, r2
   78880:	ldr	r3, [fp, #76]	; 0x4c
   78884:	ldrne	r2, [sp, #40]	; 0x28
   78888:	add	r9, r3, #2
   7888c:	add	r0, r3, #1
   78890:	ldrshne	r2, [r2, #34]	; 0x22
   78894:	addne	r3, r3, #3
   78898:	moveq	r3, lr
   7889c:	ldr	lr, [sp, #116]	; 0x74
   788a0:	strne	r3, [sp, #64]	; 0x40
   788a4:	addne	r3, r9, r2
   788a8:	ldrsheq	r2, [r3, #34]	; 0x22
   788ac:	str	r9, [fp, #76]	; 0x4c
   788b0:	moveq	r3, r9
   788b4:	strne	r3, [fp, #76]	; 0x4c
   788b8:	cmp	lr, #0
   788bc:	orrne	r1, r1, #1
   788c0:	orrs	r1, ip, r1
   788c4:	addne	r3, r3, #1
   788c8:	add	r2, r2, r3
   788cc:	str	r2, [fp, #76]	; 0x4c
   788d0:	ldr	r2, [sp, #64]	; 0x40
   788d4:	strne	r3, [sp, #80]	; 0x50
   788d8:	add	r3, r3, #1
   788dc:	streq	r9, [sp, #80]	; 0x50
   788e0:	str	r2, [sp, #140]	; 0x8c
   788e4:	str	r3, [sp, #136]	; 0x88
   788e8:	str	r0, [sp, #64]	; 0x40
   788ec:	ldr	r3, [sp, #88]	; 0x58
   788f0:	cmp	r3, #0
   788f4:	beq	78928 <fputs@plt+0x67814>
   788f8:	ldr	r1, [sp, #40]	; 0x28
   788fc:	ldr	ip, [fp, #496]	; 0x1f0
   78900:	mov	r0, fp
   78904:	ldr	r3, [r1]
   78908:	ldr	r2, [r1, #64]	; 0x40
   7890c:	str	r3, [fp, #496]	; 0x1f0
   78910:	ldr	r3, [sp, #60]	; 0x3c
   78914:	str	fp, [sp, #172]	; 0xac
   78918:	str	r3, [sp]
   7891c:	ldr	r3, [sp, #36]	; 0x24
   78920:	str	ip, [sp, #168]	; 0xa8
   78924:	bl	69140 <fputs@plt+0x5802c>
   78928:	ldr	r0, [sp, #104]	; 0x68
   7892c:	ldr	r1, [sp, #36]	; 0x24
   78930:	bl	3aff0 <fputs@plt+0x29edc>
   78934:	subs	r3, r0, #0
   78938:	str	r3, [sp, #48]	; 0x30
   7893c:	bne	78d18 <fputs@plt+0x67c04>
   78940:	ldr	r3, [sp, #40]	; 0x28
   78944:	ldrb	r4, [r3, #42]	; 0x2a
   78948:	ands	r5, r4, #16
   7894c:	bne	79908 <fputs@plt+0x687f4>
   78950:	ands	r4, r4, #32
   78954:	bne	796a4 <fputs@plt+0x68590>
   78958:	mov	r2, r4
   7895c:	ldr	r3, [sp, #64]	; 0x40
   78960:	mov	r1, #25
   78964:	str	r9, [sp]
   78968:	mov	r0, r6
   7896c:	bl	2e760 <fputs@plt+0x1d64c>
   78970:	ldr	r3, [sp, #92]	; 0x5c
   78974:	mov	r2, #4
   78978:	str	r3, [sp, #8]
   7897c:	str	r4, [sp]
   78980:	mov	r3, r4
   78984:	str	r2, [sp, #4]
   78988:	ldr	r1, [sp, #32]
   7898c:	ldr	r2, [sp, #36]	; 0x24
   78990:	mov	r0, fp
   78994:	bl	5d6b0 <fputs@plt+0x4c59c>
   78998:	subs	r4, r0, #0
   7899c:	beq	78d18 <fputs@plt+0x67c04>
   789a0:	mov	r1, r4
   789a4:	add	ip, sp, #176	; 0xb0
   789a8:	ldr	r0, [r1, #60]!	; 0x3c
   789ac:	mov	r3, r9
   789b0:	ldr	r2, [sp, #60]	; 0x3c
   789b4:	ldr	r1, [r1, #4]
   789b8:	stmia	ip!, {r0, r1}
   789bc:	ldrb	r1, [r4, #40]	; 0x28
   789c0:	ldr	r0, [sp, #48]	; 0x30
   789c4:	mov	r5, r1
   789c8:	str	r1, [sp, #72]	; 0x48
   789cc:	str	r0, [sp]
   789d0:	mov	r1, #103	; 0x67
   789d4:	mov	r0, r6
   789d8:	bl	2e760 <fputs@plt+0x1d64c>
   789dc:	cmp	r5, #0
   789e0:	bne	78a00 <fputs@plt+0x678ec>
   789e4:	ldr	r3, [sp, #72]	; 0x48
   789e8:	ldr	r2, [sp, #64]	; 0x40
   789ec:	str	r3, [sp]
   789f0:	mov	r1, #129	; 0x81
   789f4:	mov	r3, r9
   789f8:	mov	r0, r6
   789fc:	bl	2e760 <fputs@plt+0x1d64c>
   78a00:	mov	r0, r4
   78a04:	bl	2f46c <fputs@plt+0x1e358>
   78a08:	ldr	r3, [sp, #48]	; 0x30
   78a0c:	str	r3, [sp, #52]	; 0x34
   78a10:	str	r3, [sp, #104]	; 0x68
   78a14:	str	r3, [sp, #84]	; 0x54
   78a18:	ldr	r3, [sl, #24]
   78a1c:	ands	r3, r3, #128	; 0x80
   78a20:	str	r3, [sp, #132]	; 0x84
   78a24:	beq	78a5c <fputs@plt+0x67948>
   78a28:	ldr	r2, [fp, #420]	; 0x1a4
   78a2c:	cmp	r2, #0
   78a30:	ldrne	r3, [sp, #48]	; 0x30
   78a34:	strne	r3, [sp, #132]	; 0x84
   78a38:	bne	78a5c <fputs@plt+0x67948>
   78a3c:	ldr	r3, [fp, #76]	; 0x4c
   78a40:	mov	r1, #22
   78a44:	add	r3, r3, #1
   78a48:	str	r2, [sp]
   78a4c:	mov	r0, r6
   78a50:	str	r3, [fp, #76]	; 0x4c
   78a54:	str	r3, [sp, #132]	; 0x84
   78a58:	bl	2e760 <fputs@plt+0x1d64c>
   78a5c:	ldr	r0, [r6, #24]
   78a60:	bl	2e640 <fputs@plt+0x1d52c>
   78a64:	ldr	r3, [sp, #88]	; 0x58
   78a68:	cmp	r3, #0
   78a6c:	str	r0, [sp, #124]	; 0x7c
   78a70:	beq	797fc <fputs@plt+0x686e8>
   78a74:	ldr	r3, [sp, #72]	; 0x48
   78a78:	cmp	r3, #0
   78a7c:	beq	79630 <fputs@plt+0x6851c>
   78a80:	ldr	r1, [sp, #56]	; 0x38
   78a84:	ldr	r5, [sp, #124]	; 0x7c
   78a88:	cmp	r1, #0
   78a8c:	mov	r3, #0
   78a90:	str	r3, [sp]
   78a94:	ldr	r2, [sp, #52]	; 0x34
   78a98:	mov	r3, r5
   78a9c:	moveq	r2, r9
   78aa0:	mov	r1, #76	; 0x4c
   78aa4:	mov	r0, r6
   78aa8:	bl	2e760 <fputs@plt+0x1d64c>
   78aac:	ldr	r3, [sp, #48]	; 0x30
   78ab0:	str	r3, [sp, #64]	; 0x40
   78ab4:	ldr	r3, [sp, #112]	; 0x70
   78ab8:	cmp	r3, #0
   78abc:	beq	78aec <fputs@plt+0x679d8>
   78ac0:	ldr	r4, [sp, #80]	; 0x50
   78ac4:	ldr	r1, [sp, #108]	; 0x6c
   78ac8:	mov	r2, r4
   78acc:	mov	r0, fp
   78ad0:	bl	63848 <fputs@plt+0x52734>
   78ad4:	mov	r3, #0
   78ad8:	str	r3, [sp]
   78adc:	mov	r2, r4
   78ae0:	mov	r1, #38	; 0x26
   78ae4:	mov	r0, r6
   78ae8:	bl	2e760 <fputs@plt+0x1d64c>
   78aec:	ldr	r2, [sp, #68]	; 0x44
   78af0:	ldr	r3, [sp, #44]	; 0x2c
   78af4:	adds	r2, r2, #0
   78af8:	movne	r2, #1
   78afc:	and	r3, r3, #1
   78b00:	orrs	r3, r2, r3
   78b04:	str	r2, [sp, #108]	; 0x6c
   78b08:	bne	795c4 <fputs@plt+0x684b0>
   78b0c:	ldr	r2, [sp, #76]	; 0x4c
   78b10:	cmp	r2, #0
   78b14:	beq	78e98 <fputs@plt+0x67d84>
   78b18:	mov	r4, r3
   78b1c:	ldr	r2, [sp, #256]	; 0x100
   78b20:	mov	r3, #3
   78b24:	str	r2, [sp, #8]
   78b28:	ldr	r2, [sp, #40]	; 0x28
   78b2c:	str	r3, [sp]
   78b30:	str	r2, [sp, #4]
   78b34:	mov	r3, #0
   78b38:	mov	r2, r7
   78b3c:	ldr	r1, [sp, #76]	; 0x4c
   78b40:	mov	r0, fp
   78b44:	bl	7a2e4 <fputs@plt+0x691d0>
   78b48:	ldr	r2, [sp, #40]	; 0x28
   78b4c:	ldrsh	r3, [r2, #34]	; 0x22
   78b50:	cmp	r3, #0
   78b54:	orr	r3, r4, r0
   78b58:	str	r3, [sp, #144]	; 0x90
   78b5c:	ble	78e5c <fputs@plt+0x67d48>
   78b60:	ldr	r3, [sp, #140]	; 0x8c
   78b64:	ldr	r4, [sp, #48]	; 0x30
   78b68:	str	r3, [sp, #44]	; 0x2c
   78b6c:	b	78b9c <fputs@plt+0x67a88>
   78b70:	ldr	ip, [sp, #44]	; 0x2c
   78b74:	str	ip, [sp]
   78b78:	bl	441ac <fputs@plt+0x33098>
   78b7c:	ldr	r3, [sp, #40]	; 0x28
   78b80:	ldr	r2, [sp, #44]	; 0x2c
   78b84:	add	r4, r4, #1
   78b88:	ldrsh	r3, [r3, #34]	; 0x22
   78b8c:	add	r2, r2, #1
   78b90:	str	r2, [sp, #44]	; 0x2c
   78b94:	cmp	r3, r4
   78b98:	ble	78e5c <fputs@plt+0x67d48>
   78b9c:	ldr	ip, [sp, #144]	; 0x90
   78ba0:	mov	r3, r4
   78ba4:	cmn	ip, #1
   78ba8:	ldr	r2, [sp, #60]	; 0x3c
   78bac:	ldr	r1, [sp, #40]	; 0x28
   78bb0:	mov	r0, r6
   78bb4:	beq	78b70 <fputs@plt+0x67a5c>
   78bb8:	cmp	r4, #31
   78bbc:	bgt	78bcc <fputs@plt+0x67ab8>
   78bc0:	mov	lr, #1
   78bc4:	ands	ip, ip, lr, lsl r4
   78bc8:	bne	78b70 <fputs@plt+0x67a5c>
   78bcc:	ldr	ip, [sp, #40]	; 0x28
   78bd0:	ldr	ip, [ip, #4]
   78bd4:	add	ip, ip, r4, lsl #4
   78bd8:	ldrb	ip, [ip, #15]
   78bdc:	ands	ip, ip, #1
   78be0:	bne	78b70 <fputs@plt+0x67a5c>
   78be4:	str	ip, [sp]
   78be8:	ldr	r3, [sp, #44]	; 0x2c
   78bec:	mov	r2, #0
   78bf0:	mov	r1, #25
   78bf4:	mov	r0, r6
   78bf8:	bl	2e760 <fputs@plt+0x1d64c>
   78bfc:	b	78b7c <fputs@plt+0x67a68>
   78c00:	ldr	r2, [sp, #40]	; 0x28
   78c04:	ldrsh	r2, [r2, #32]
   78c08:	cmp	r2, r4
   78c0c:	beq	78d20 <fputs@plt+0x67c0c>
   78c10:	ldr	r2, [sp, #56]	; 0x38
   78c14:	cmp	r2, #0
   78c18:	beq	78db0 <fputs@plt+0x67c9c>
   78c1c:	ldrb	r2, [r7, #15]
   78c20:	ldr	r1, [sp, #72]	; 0x48
   78c24:	ldr	r0, [sp, #52]	; 0x34
   78c28:	tst	r2, #1
   78c2c:	ldr	r2, [sp, #44]	; 0x2c
   78c30:	movne	r2, #1
   78c34:	cmp	r9, r4
   78c38:	str	r0, [r1, r4, lsl #2]
   78c3c:	str	r2, [sp, #44]	; 0x2c
   78c40:	ble	79598 <fputs@plt+0x68484>
   78c44:	ldr	r2, [sp, #40]	; 0x28
   78c48:	ldr	r2, [r2]
   78c4c:	b	78674 <fputs@plt+0x67560>
   78c50:	ldr	r3, [sp, #92]	; 0x5c
   78c54:	ldr	r2, [sp, #60]	; 0x3c
   78c58:	cmp	r3, r2
   78c5c:	ble	78c78 <fputs@plt+0x67b64>
   78c60:	mov	r3, #0
   78c64:	ldr	r2, [sp, #60]	; 0x3c
   78c68:	str	r3, [sp]
   78c6c:	mov	r1, #61	; 0x3d
   78c70:	mov	r0, r6
   78c74:	bl	2e760 <fputs@plt+0x1d64c>
   78c78:	ldrb	r3, [fp, #18]
   78c7c:	cmp	r3, #0
   78c80:	bne	78ca4 <fputs@plt+0x67b90>
   78c84:	ldr	r3, [fp, #420]	; 0x1a4
   78c88:	cmp	r3, #0
   78c8c:	bne	78d18 <fputs@plt+0x67c04>
   78c90:	ldr	r3, [fp, #412]	; 0x19c
   78c94:	cmp	r3, #0
   78c98:	beq	790dc <fputs@plt+0x67fc8>
   78c9c:	mov	r0, fp
   78ca0:	bl	11aa8 <fputs@plt+0x994>
   78ca4:	ldr	r3, [sl, #24]
   78ca8:	tst	r3, #128	; 0x80
   78cac:	beq	78d18 <fputs@plt+0x67c04>
   78cb0:	ldr	r3, [fp, #420]	; 0x1a4
   78cb4:	cmp	r3, #0
   78cb8:	bne	78d18 <fputs@plt+0x67c04>
   78cbc:	ldrb	r3, [fp, #18]
   78cc0:	cmp	r3, #0
   78cc4:	bne	78d18 <fputs@plt+0x67c04>
   78cc8:	mov	r3, #0
   78ccc:	ldr	r2, [sp, #132]	; 0x84
   78cd0:	str	r3, [sp]
   78cd4:	mov	r1, #33	; 0x21
   78cd8:	mov	r3, #1
   78cdc:	mov	r0, r6
   78ce0:	bl	2e760 <fputs@plt+0x1d64c>
   78ce4:	mov	r1, #1
   78ce8:	mov	r0, r6
   78cec:	bl	25d5c <fputs@plt+0x14c48>
   78cf0:	ldr	r3, [r6]
   78cf4:	ldrb	r2, [r3, #69]	; 0x45
   78cf8:	cmp	r2, #0
   78cfc:	bne	78d18 <fputs@plt+0x67c04>
   78d00:	ldr	r3, [pc, #1976]	; 794c0 <fputs@plt+0x683ac>
   78d04:	str	r2, [sp]
   78d08:	mov	r0, r6
   78d0c:	add	r3, pc, r3
   78d10:	mov	r1, r2
   78d14:	bl	2db48 <fputs@plt+0x1ca34>
   78d18:	ldr	r1, [sp, #172]	; 0xac
   78d1c:	b	78368 <fputs@plt+0x67254>
   78d20:	ldr	r1, [sp, #116]	; 0x74
   78d24:	ldr	r2, [sp, #128]	; 0x80
   78d28:	cmp	r9, r4
   78d2c:	ldr	r2, [r2, r1, lsl #2]
   78d30:	ldr	r1, [sp, #52]	; 0x34
   78d34:	str	r2, [sp, #108]	; 0x6c
   78d38:	ldr	r2, [sp, #72]	; 0x48
   78d3c:	str	r1, [r2, r4, lsl #2]
   78d40:	ble	78634 <fputs@plt+0x67520>
   78d44:	mov	r2, #1
   78d48:	str	r2, [sp, #112]	; 0x70
   78d4c:	b	78c44 <fputs@plt+0x67b30>
   78d50:	mov	r8, r3
   78d54:	ldr	r1, [sp, #172]	; 0xac
   78d58:	b	78368 <fputs@plt+0x67254>
   78d5c:	ldr	r9, [pc, #1888]	; 794c4 <fputs@plt+0x683b0>
   78d60:	b	78320 <fputs@plt+0x6720c>
   78d64:	ldr	r3, [sp, #40]	; 0x28
   78d68:	ldr	r2, [r3, #8]
   78d6c:	cmp	r2, #0
   78d70:	beq	78e24 <fputs@plt+0x67d10>
   78d74:	ldrb	r3, [r2, #55]	; 0x37
   78d78:	and	r3, r3, #3
   78d7c:	cmp	r3, #2
   78d80:	beq	79570 <fputs@plt+0x6845c>
   78d84:	mov	r3, r2
   78d88:	b	78d9c <fputs@plt+0x67c88>
   78d8c:	ldrb	r1, [r3, #55]	; 0x37
   78d90:	and	r1, r1, #3
   78d94:	cmp	r1, #2
   78d98:	beq	78da8 <fputs@plt+0x67c94>
   78d9c:	ldr	r3, [r3, #20]
   78da0:	cmp	r3, #0
   78da4:	bne	78d8c <fputs@plt+0x67c78>
   78da8:	str	r3, [sp, #56]	; 0x38
   78dac:	b	783dc <fputs@plt+0x672c8>
   78db0:	ldr	r2, [sp, #72]	; 0x48
   78db4:	ldr	r1, [sp, #52]	; 0x34
   78db8:	cmp	r9, r4
   78dbc:	str	r1, [r2, r4, lsl #2]
   78dc0:	bgt	78c44 <fputs@plt+0x67b30>
   78dc4:	b	78640 <fputs@plt+0x6752c>
   78dc8:	add	r3, r2, r3
   78dcc:	str	r3, [sp, #84]	; 0x54
   78dd0:	ldr	r8, [r3, #4]
   78dd4:	b	78634 <fputs@plt+0x67520>
   78dd8:	ldr	r8, [sp, #72]	; 0x48
   78ddc:	ldr	sl, [sp, #68]	; 0x44
   78de0:	ldr	r7, [sp, #48]	; 0x30
   78de4:	ldr	r1, [sp, #172]	; 0xac
   78de8:	b	78368 <fputs@plt+0x67254>
   78dec:	mov	r3, r8
   78df0:	ldr	sl, [sp, #68]	; 0x44
   78df4:	ldr	r8, [sp, #72]	; 0x48
   78df8:	ldr	fp, [sp, #80]	; 0x50
   78dfc:	ldr	r7, [sp, #48]	; 0x30
   78e00:	ldr	r1, [pc, #1728]	; 794c8 <fputs@plt+0x683b4>
   78e04:	mov	r2, r3
   78e08:	add	r1, pc, r1
   78e0c:	mov	r0, fp
   78e10:	bl	39630 <fputs@plt+0x2851c>
   78e14:	mov	r3, #1
   78e18:	strb	r3, [fp, #17]
   78e1c:	ldr	r1, [sp, #172]	; 0xac
   78e20:	b	78368 <fputs@plt+0x67254>
   78e24:	ldr	r3, [sp, #64]	; 0x40
   78e28:	str	r3, [sp, #56]	; 0x38
   78e2c:	ldr	r2, [sp, #100]	; 0x64
   78e30:	mov	r6, r3
   78e34:	str	r2, [sp, #60]	; 0x3c
   78e38:	mov	r4, r3
   78e3c:	mov	r2, #2
   78e40:	b	78440 <fputs@plt+0x6732c>
   78e44:	ldr	r3, [sp, #64]	; 0x40
   78e48:	str	r3, [sp, #140]	; 0x8c
   78e4c:	str	r3, [sp, #136]	; 0x88
   78e50:	str	r3, [sp, #80]	; 0x50
   78e54:	mov	r9, r3
   78e58:	b	788ec <fputs@plt+0x677d8>
   78e5c:	ldr	r3, [sp, #112]	; 0x70
   78e60:	ldr	r2, [sp, #56]	; 0x38
   78e64:	eor	r3, r3, #1
   78e68:	cmp	r2, #0
   78e6c:	movne	r3, #0
   78e70:	andeq	r3, r3, #1
   78e74:	cmp	r3, #0
   78e78:	beq	78e98 <fputs@plt+0x67d84>
   78e7c:	mov	r3, #0
   78e80:	str	r3, [sp]
   78e84:	mov	r2, r9
   78e88:	ldr	r3, [sp, #80]	; 0x50
   78e8c:	mov	r1, #30
   78e90:	mov	r0, r6
   78e94:	bl	2e760 <fputs@plt+0x1d64c>
   78e98:	ldr	r2, [sp, #256]	; 0x100
   78e9c:	ldr	r4, [sp, #40]	; 0x28
   78ea0:	mov	r3, #1
   78ea4:	str	r2, [sp, #8]
   78ea8:	str	r3, [sp]
   78eac:	str	r4, [sp, #4]
   78eb0:	mov	r2, r7
   78eb4:	ldr	r1, [sp, #76]	; 0x4c
   78eb8:	mov	r0, fp
   78ebc:	bl	7a2e4 <fputs@plt+0x691d0>
   78ec0:	ldrsh	r3, [r4, #34]	; 0x22
   78ec4:	cmp	r3, #0
   78ec8:	str	r0, [sp, #44]	; 0x2c
   78ecc:	ble	78f80 <fputs@plt+0x67e6c>
   78ed0:	ldr	r3, [sp, #136]	; 0x88
   78ed4:	str	r5, [sp, #112]	; 0x70
   78ed8:	ldr	r4, [sp, #48]	; 0x30
   78edc:	mov	r5, r3
   78ee0:	b	78f34 <fputs@plt+0x67e20>
   78ee4:	ldr	r2, [sp, #160]	; 0xa0
   78ee8:	ldr	r0, [sp, #44]	; 0x2c
   78eec:	mvn	r2, r2
   78ef0:	cmp	r4, #31
   78ef4:	orrgt	r2, r2, #1
   78ef8:	tst	r2, #1
   78efc:	lsr	ip, r0, r4
   78f00:	mov	r2, r4
   78f04:	mov	r0, fp
   78f08:	bne	78f14 <fputs@plt+0x67e00>
   78f0c:	ands	ip, ip, #1
   78f10:	beq	79538 <fputs@plt+0x68424>
   78f14:	str	r5, [sp]
   78f18:	bl	44410 <fputs@plt+0x332fc>
   78f1c:	ldr	r3, [sp, #40]	; 0x28
   78f20:	add	r4, r4, #1
   78f24:	add	r5, r5, #1
   78f28:	ldrsh	r3, [r3, #34]	; 0x22
   78f2c:	cmp	r3, r4
   78f30:	ble	78f7c <fputs@plt+0x67e68>
   78f34:	ldr	r3, [sp, #40]	; 0x28
   78f38:	mov	r2, r5
   78f3c:	mov	r0, fp
   78f40:	ldrsh	r3, [r3, #32]
   78f44:	cmp	r3, r4
   78f48:	moveq	r3, #0
   78f4c:	streq	r3, [sp]
   78f50:	beq	7953c <fputs@plt+0x68428>
   78f54:	ldr	r1, [r8, r4, lsl #2]
   78f58:	ldr	r3, [sp, #60]	; 0x3c
   78f5c:	cmp	r1, #0
   78f60:	add	ip, r1, r1, lsl #2
   78f64:	ldr	r1, [sp, #40]	; 0x28
   78f68:	blt	78ee4 <fputs@plt+0x67dd0>
   78f6c:	ldr	r3, [r7, #4]
   78f70:	ldr	r1, [r3, ip, lsl #2]
   78f74:	bl	63848 <fputs@plt+0x52734>
   78f78:	b	78f1c <fputs@plt+0x67e08>
   78f7c:	ldr	r5, [sp, #112]	; 0x70
   78f80:	ldr	r3, [sp, #160]	; 0xa0
   78f84:	tst	r3, #1
   78f88:	bne	7941c <fputs@plt+0x68308>
   78f8c:	ldr	r3, [sp, #88]	; 0x58
   78f90:	cmp	r3, #0
   78f94:	beq	790ec <fputs@plt+0x67fd8>
   78f98:	ldr	r3, [sl, #24]
   78f9c:	tst	r3, #128	; 0x80
   78fa0:	beq	78fc8 <fputs@plt+0x67eb4>
   78fa4:	ldr	r3, [fp, #420]	; 0x1a4
   78fa8:	cmp	r3, #0
   78fac:	bne	78fc8 <fputs@plt+0x67eb4>
   78fb0:	str	r3, [sp]
   78fb4:	ldr	r2, [sp, #132]	; 0x84
   78fb8:	mov	r3, #1
   78fbc:	mov	r1, #37	; 0x25
   78fc0:	mov	r0, r6
   78fc4:	bl	2e760 <fputs@plt+0x1d64c>
   78fc8:	ldr	r2, [sp, #256]	; 0x100
   78fcc:	mov	r3, #2
   78fd0:	str	r2, [sp, #12]
   78fd4:	ldr	r2, [sp, #40]	; 0x28
   78fd8:	str	r3, [sp]
   78fdc:	str	r2, [sp, #4]
   78fe0:	mov	r3, r7
   78fe4:	str	r5, [sp, #16]
   78fe8:	str	r9, [sp, #8]
   78fec:	ldr	r1, [sp, #76]	; 0x4c
   78ff0:	mov	r2, #110	; 0x6e
   78ff4:	mov	r0, fp
   78ff8:	bl	7abfc <fputs@plt+0x69ae8>
   78ffc:	ldr	r3, [sp, #72]	; 0x48
   79000:	cmp	r3, #0
   79004:	bne	79054 <fputs@plt+0x67f40>
   79008:	ldr	r3, [sp, #56]	; 0x38
   7900c:	cmp	r3, #0
   79010:	beq	793f0 <fputs@plt+0x682dc>
   79014:	ldr	ip, [r6, #24]
   79018:	mvn	r5, r5
   7901c:	mov	r0, #0
   79020:	ldr	r3, [ip, #120]	; 0x78
   79024:	cmp	r3, #0
   79028:	ldrne	r2, [r6, #32]
   7902c:	strne	r2, [r3, r5, lsl #2]
   79030:	ldr	r1, [r6, #32]
   79034:	ldr	r3, [sp, #64]	; 0x40
   79038:	sub	r1, r1, #1
   7903c:	str	r1, [ip, #96]	; 0x60
   79040:	ldr	r2, [sp, #84]	; 0x54
   79044:	str	r0, [sp]
   79048:	mov	r1, #7
   7904c:	mov	r0, r6
   79050:	bl	2e760 <fputs@plt+0x1d64c>
   79054:	ldr	r2, [r6, #24]
   79058:	ldr	r3, [sp, #124]	; 0x7c
   7905c:	mvn	r1, r3
   79060:	ldr	r3, [r2, #120]	; 0x78
   79064:	cmp	r3, #0
   79068:	ldrne	r0, [r6, #32]
   7906c:	strne	r0, [r3, r1, lsl #2]
   79070:	ldr	r3, [sp, #40]	; 0x28
   79074:	ldr	r4, [r3, #8]
   79078:	ldr	r3, [r6, #32]
   7907c:	cmp	r4, #0
   79080:	sub	r3, r3, #1
   79084:	str	r3, [r2, #96]	; 0x60
   79088:	ldrne	r5, [sp, #96]	; 0x60
   7908c:	movne	r9, #61	; 0x3d
   79090:	bne	790a4 <fputs@plt+0x67f90>
   79094:	b	78c50 <fputs@plt+0x67b3c>
   79098:	ldr	r4, [r4, #20]
   7909c:	cmp	r4, #0
   790a0:	beq	78c50 <fputs@plt+0x67b3c>
   790a4:	ldrb	r3, [r5, #1]!
   790a8:	cmp	r3, #0
   790ac:	beq	79098 <fputs@plt+0x67f84>
   790b0:	ldr	r3, [sp, #100]	; 0x64
   790b4:	mov	r1, r9
   790b8:	add	r2, r3, r5
   790bc:	mov	r3, #0
   790c0:	str	r3, [sp]
   790c4:	ldr	r3, [sp, #96]	; 0x60
   790c8:	mov	r0, r6
   790cc:	sub	r2, r2, r3
   790d0:	mov	r3, #0
   790d4:	bl	2e760 <fputs@plt+0x1d64c>
   790d8:	b	79098 <fputs@plt+0x67f84>
   790dc:	ldr	r3, [sl, #24]
   790e0:	tst	r3, #128	; 0x80
   790e4:	bne	78cc8 <fputs@plt+0x67bb4>
   790e8:	b	78d18 <fputs@plt+0x67c04>
   790ec:	ldr	r1, [sp, #116]	; 0x74
   790f0:	ldrb	r2, [sp, #256]	; 0x100
   790f4:	str	r1, [sp, #12]
   790f8:	ldr	r1, [sp, #80]	; 0x50
   790fc:	add	r3, sp, #216	; 0xd8
   79100:	str	r1, [sp, #4]
   79104:	ldr	r1, [sp, #92]	; 0x5c
   79108:	str	r8, [sp, #28]
   7910c:	str	r1, [sp]
   79110:	ldr	r1, [sp, #88]	; 0x58
   79114:	str	r5, [sp, #20]
   79118:	str	r9, [sp, #8]
   7911c:	mov	r0, fp
   79120:	str	r1, [r3, #-52]!	; 0xffffffcc
   79124:	str	r2, [sp, #16]
   79128:	str	r3, [sp, #24]
   7912c:	ldr	r2, [sp, #120]	; 0x78
   79130:	ldr	r3, [sp, #60]	; 0x3c
   79134:	ldr	r1, [sp, #40]	; 0x28
   79138:	bl	12ea4 <fputs@plt+0x1d90>
   7913c:	ldr	r3, [sp, #68]	; 0x44
   79140:	cmp	r3, #0
   79144:	bne	79384 <fputs@plt+0x68270>
   79148:	ldr	r3, [sp, #116]	; 0x74
   7914c:	ldr	r4, [sp, #164]	; 0xa4
   79150:	adds	r3, r3, #0
   79154:	movne	r3, #1
   79158:	str	r3, [sp, #44]	; 0x2c
   7915c:	cmp	r4, #0
   79160:	orrne	r3, r3, #1
   79164:	cmp	r3, #0
   79168:	mov	r4, r3
   7916c:	beq	79378 <fputs@plt+0x68264>
   79170:	ldr	r3, [sp, #56]	; 0x38
   79174:	cmp	r3, #0
   79178:	beq	7928c <fputs@plt+0x68178>
   7917c:	ldr	r4, [sp, #60]	; 0x3c
   79180:	ldr	r3, [sp, #52]	; 0x34
   79184:	mov	r2, r4
   79188:	str	r3, [sp]
   7918c:	mov	r1, #68	; 0x44
   79190:	mov	r3, #0
   79194:	mov	r0, r6
   79198:	bl	2e760 <fputs@plt+0x1d64c>
   7919c:	ldr	r2, [sp, #104]	; 0x68
   791a0:	mvn	r3, #13
   791a4:	mov	r1, r0
   791a8:	str	r0, [sp, #48]	; 0x30
   791ac:	mov	r0, r6
   791b0:	bl	24588 <fputs@plt+0x13474>
   791b4:	ldr	r2, [sp, #120]	; 0x78
   791b8:	mvn	r3, #0
   791bc:	ldr	r1, [sp, #40]	; 0x28
   791c0:	stm	sp, {r2, r3}
   791c4:	mov	r0, fp
   791c8:	mov	r2, r4
   791cc:	ldr	r3, [sp, #92]	; 0x5c
   791d0:	ldr	r4, [sp, #44]	; 0x2c
   791d4:	bl	652f4 <fputs@plt+0x541e0>
   791d8:	mov	r3, #0
   791dc:	str	r3, [sp]
   791e0:	ldr	r2, [sp, #60]	; 0x3c
   791e4:	mov	r1, #95	; 0x5f
   791e8:	mov	r0, r6
   791ec:	bl	2e760 <fputs@plt+0x1d64c>
   791f0:	mov	r3, r4
   791f4:	ldr	r2, [sp, #164]	; 0xa4
   791f8:	cmp	r2, #0
   791fc:	orrne	r3, r3, #1
   79200:	tst	r3, #255	; 0xff
   79204:	beq	79244 <fputs@plt+0x68130>
   79208:	ldr	r1, [r6, #32]
   7920c:	ldr	r0, [r6, #24]
   79210:	ldr	r2, [r6]
   79214:	sub	r3, r1, #1
   79218:	str	r3, [r0, #96]	; 0x60
   7921c:	ldr	r0, [sp, #48]	; 0x30
   79220:	ldrb	r2, [r2, #69]	; 0x45
   79224:	cmp	r0, #0
   79228:	movlt	r0, r3
   7922c:	cmp	r2, #0
   79230:	bne	7940c <fputs@plt+0x682f8>
   79234:	add	r3, r0, r0, lsl #2
   79238:	ldr	r2, [r6, #4]
   7923c:	add	r3, r2, r3, lsl #2
   79240:	str	r1, [r3, #8]
   79244:	ldr	r3, [sp, #68]	; 0x44
   79248:	cmp	r3, #0
   7924c:	bne	792ec <fputs@plt+0x681d8>
   79250:	ldr	r2, [sp, #68]	; 0x44
   79254:	mov	r3, #1
   79258:	str	r2, [sp, #16]
   7925c:	str	r2, [sp, #12]
   79260:	ldr	r2, [sp, #120]	; 0x78
   79264:	str	r3, [sp, #8]
   79268:	str	r2, [sp, #4]
   7926c:	ldr	r2, [sp, #80]	; 0x50
   79270:	ldr	r3, [sp, #92]	; 0x5c
   79274:	str	r2, [sp]
   79278:	ldr	r1, [sp, #40]	; 0x28
   7927c:	ldr	r2, [sp, #60]	; 0x3c
   79280:	mov	r0, fp
   79284:	bl	1155c <fputs@plt+0x448>
   79288:	b	78f98 <fputs@plt+0x67e84>
   7928c:	str	r9, [sp]
   79290:	ldr	r3, [sp, #56]	; 0x38
   79294:	ldr	r2, [sp, #60]	; 0x3c
   79298:	mov	r1, #70	; 0x46
   7929c:	mov	r0, r6
   792a0:	ldr	r4, [sp, #44]	; 0x2c
   792a4:	bl	2e760 <fputs@plt+0x1d64c>
   792a8:	str	r0, [sp, #48]	; 0x30
   792ac:	ldr	r2, [sp, #120]	; 0x78
   792b0:	mvn	r3, #0
   792b4:	ldr	r1, [sp, #40]	; 0x28
   792b8:	stm	sp, {r2, r3}
   792bc:	mov	r0, fp
   792c0:	ldr	r3, [sp, #92]	; 0x5c
   792c4:	ldr	r2, [sp, #60]	; 0x3c
   792c8:	bl	652f4 <fputs@plt+0x541e0>
   792cc:	ldr	r3, [sp, #108]	; 0x6c
   792d0:	ldr	r2, [sp, #56]	; 0x38
   792d4:	cmp	r2, #0
   792d8:	orrne	r3, r3, #1
   792dc:	orr	r3, r4, r3
   792e0:	ands	r3, r3, #255	; 0xff
   792e4:	bne	791d8 <fputs@plt+0x680c4>
   792e8:	b	791f4 <fputs@plt+0x680e0>
   792ec:	ldr	r3, [sp, #128]	; 0x80
   792f0:	ldr	r4, [sp, #80]	; 0x50
   792f4:	str	r3, [sp, #4]
   792f8:	mov	r2, #0
   792fc:	mov	r3, r4
   79300:	ldr	r1, [sp, #40]	; 0x28
   79304:	mov	r0, fp
   79308:	str	r8, [sp]
   7930c:	bl	77b74 <fputs@plt+0x66a60>
   79310:	ldr	r0, [sp, #120]	; 0x78
   79314:	mov	r3, #0
   79318:	mov	r2, #1
   7931c:	str	r0, [sp, #4]
   79320:	str	r3, [sp, #16]
   79324:	str	r3, [sp, #12]
   79328:	str	r2, [sp, #8]
   7932c:	ldr	r3, [sp, #92]	; 0x5c
   79330:	str	r4, [sp]
   79334:	ldr	r2, [sp, #60]	; 0x3c
   79338:	ldr	r1, [sp, #40]	; 0x28
   7933c:	mov	r0, fp
   79340:	bl	1155c <fputs@plt+0x448>
   79344:	ldr	r3, [fp]
   79348:	ldr	r3, [r3, #24]
   7934c:	tst	r3, #524288	; 0x80000
   79350:	beq	78f98 <fputs@plt+0x67e84>
   79354:	ldr	r3, [sp, #128]	; 0x80
   79358:	str	r8, [sp]
   7935c:	str	r3, [sp, #4]
   79360:	mov	r2, r7
   79364:	mov	r3, r9
   79368:	ldr	r1, [sp, #40]	; 0x28
   7936c:	mov	r0, fp
   79370:	bl	7a478 <fputs@plt+0x69364>
   79374:	b	78f98 <fputs@plt+0x67e84>
   79378:	ldr	r3, [sp, #68]	; 0x44
   7937c:	str	r3, [sp, #48]	; 0x30
   79380:	b	792ac <fputs@plt+0x68198>
   79384:	ldr	r3, [sp, #128]	; 0x80
   79388:	str	r8, [sp]
   7938c:	str	r3, [sp, #4]
   79390:	mov	r2, r9
   79394:	ldr	r3, [sp, #88]	; 0x58
   79398:	ldr	r1, [sp, #40]	; 0x28
   7939c:	mov	r0, fp
   793a0:	bl	77b74 <fputs@plt+0x66a60>
   793a4:	ldr	r3, [sp, #116]	; 0x74
   793a8:	ldr	r4, [sp, #164]	; 0xa4
   793ac:	adds	r3, r3, #0
   793b0:	movne	r3, #1
   793b4:	str	r3, [sp, #44]	; 0x2c
   793b8:	cmp	r4, #0
   793bc:	orrne	r3, r3, #1
   793c0:	cmp	r3, #0
   793c4:	mov	r4, r3
   793c8:	bne	79170 <fputs@plt+0x6805c>
   793cc:	ldr	r2, [sp, #120]	; 0x78
   793d0:	mvn	r3, #0
   793d4:	ldr	r1, [sp, #40]	; 0x28
   793d8:	stm	sp, {r2, r3}
   793dc:	mov	r0, fp
   793e0:	ldr	r3, [sp, #92]	; 0x5c
   793e4:	ldr	r2, [sp, #60]	; 0x3c
   793e8:	bl	652f4 <fputs@plt+0x541e0>
   793ec:	b	791d8 <fputs@plt+0x680c4>
   793f0:	ldr	r2, [sp, #56]	; 0x38
   793f4:	mov	r3, r5
   793f8:	str	r2, [sp]
   793fc:	mov	r1, #13
   79400:	mov	r0, r6
   79404:	bl	2e760 <fputs@plt+0x1d64c>
   79408:	b	79054 <fputs@plt+0x67f40>
   7940c:	ldr	r3, [pc, #184]	; 794cc <fputs@plt+0x683b8>
   79410:	add	r3, pc, r3
   79414:	add	r3, r3, #4
   79418:	b	79240 <fputs@plt+0x6812c>
   7941c:	ldr	r4, [sp, #40]	; 0x28
   79420:	ldr	r2, [sp, #136]	; 0x88
   79424:	mov	r1, r4
   79428:	mov	r0, r6
   7942c:	bl	2e980 <fputs@plt+0x1d86c>
   79430:	ldr	r2, [sp, #256]	; 0x100
   79434:	mov	r3, #1
   79438:	str	r2, [sp, #12]
   7943c:	str	r3, [sp]
   79440:	str	r5, [sp, #16]
   79444:	mov	r3, r7
   79448:	str	r9, [sp, #8]
   7944c:	str	r4, [sp, #4]
   79450:	mov	r2, #110	; 0x6e
   79454:	ldr	r1, [sp, #76]	; 0x4c
   79458:	mov	r0, fp
   7945c:	bl	7abfc <fputs@plt+0x69ae8>
   79460:	ldr	r3, [sp, #56]	; 0x38
   79464:	cmp	r3, #0
   79468:	beq	79554 <fputs@plt+0x68440>
   7946c:	ldr	r3, [sp, #104]	; 0x68
   79470:	ldr	r2, [sp, #60]	; 0x3c
   79474:	str	r3, [sp, #4]
   79478:	ldr	r3, [sp, #52]	; 0x34
   7947c:	mov	r1, #68	; 0x44
   79480:	str	r3, [sp]
   79484:	mov	r0, r6
   79488:	mov	r3, r5
   7948c:	bl	2e83c <fputs@plt+0x1d728>
   79490:	ldr	r3, [sp, #40]	; 0x28
   79494:	ldrsh	ip, [r3, #34]	; 0x22
   79498:	cmp	ip, #0
   7949c:	ble	78f8c <fputs@plt+0x67e78>
   794a0:	sub	r3, r8, #4
   794a4:	str	r3, [sp, #44]	; 0x2c
   794a8:	ldr	r4, [sp, #48]	; 0x30
   794ac:	b	794e0 <fputs@plt+0x683cc>
   794b0:	ldrdeq	fp, [r1], -r0
   794b4:			; <UNDEFINED> instruction: 0x000186b0
   794b8:	muleq	r1, ip, r6
   794bc:	muleq	r1, r0, r6
   794c0:	andeq	sp, r1, r8, asr #8
   794c4:			; <UNDEFINED> instruction: 0xfff0bdc0
   794c8:	andeq	sp, r1, r8, lsr r3
   794cc:	andeq	r5, r3, r8, lsr r4
   794d0:	andeq	r4, r3, ip, ror #21
   794d4:	add	r4, r4, #1
   794d8:	cmp	ip, r4
   794dc:	ble	78f8c <fputs@plt+0x67e78>
   794e0:	ldr	r2, [sp, #44]	; 0x2c
   794e4:	ldr	r3, [r2, #4]!
   794e8:	cmp	r3, #0
   794ec:	str	r2, [sp, #44]	; 0x2c
   794f0:	bge	794d4 <fputs@plt+0x683c0>
   794f4:	ldr	lr, [sp, #40]	; 0x28
   794f8:	ldr	r3, [sp, #136]	; 0x88
   794fc:	mov	r1, lr
   79500:	ldrsh	lr, [lr, #32]
   79504:	add	r3, r4, r3
   79508:	str	r3, [sp, #112]	; 0x70
   7950c:	cmp	lr, r4
   79510:	mov	r3, r4
   79514:	ldr	r2, [sp, #60]	; 0x3c
   79518:	mov	r0, r6
   7951c:	beq	794d4 <fputs@plt+0x683c0>
   79520:	ldr	ip, [sp, #112]	; 0x70
   79524:	str	ip, [sp]
   79528:	bl	441ac <fputs@plt+0x33098>
   7952c:	ldr	lr, [sp, #40]	; 0x28
   79530:	ldrsh	ip, [lr, #34]	; 0x22
   79534:	b	794d4 <fputs@plt+0x683c0>
   79538:	str	ip, [sp]
   7953c:	mov	r3, r5
   79540:	mov	r2, #0
   79544:	mov	r1, #25
   79548:	mov	r0, r6
   7954c:	bl	2e760 <fputs@plt+0x1d64c>
   79550:	b	78f1c <fputs@plt+0x67e08>
   79554:	str	r9, [sp]
   79558:	mov	r3, r5
   7955c:	ldr	r2, [sp, #60]	; 0x3c
   79560:	mov	r1, #70	; 0x46
   79564:	mov	r0, r6
   79568:	bl	2e760 <fputs@plt+0x1d64c>
   7956c:	b	79490 <fputs@plt+0x6837c>
   79570:	str	r2, [sp, #56]	; 0x38
   79574:	b	783dc <fputs@plt+0x672c8>
   79578:	ldr	r3, [sp, #64]	; 0x40
   7957c:	str	r3, [sp, #128]	; 0x80
   79580:	ldr	r3, [sp, #44]	; 0x2c
   79584:	str	r3, [sp, #116]	; 0x74
   79588:	str	r3, [sp, #112]	; 0x70
   7958c:	mov	r3, #0
   79590:	str	r3, [sp, #108]	; 0x6c
   79594:	b	786f4 <fputs@plt+0x675e0>
   79598:	mov	r3, r8
   7959c:	ldr	sl, [sp, #68]	; 0x44
   795a0:	mov	r8, r1
   795a4:	ldr	fp, [sp, #80]	; 0x50
   795a8:	ldr	r7, [sp, #48]	; 0x30
   795ac:	b	78e00 <fputs@plt+0x67cec>
   795b0:	mov	r0, fp
   795b4:	bl	2e7d4 <fputs@plt+0x1d6c0>
   795b8:	subs	r6, r0, #0
   795bc:	beq	78d18 <fputs@plt+0x67c04>
   795c0:	b	78824 <fputs@plt+0x67710>
   795c4:	ldr	r3, [sp, #68]	; 0x44
   795c8:	cmp	r3, #0
   795cc:	beq	79ad4 <fputs@plt+0x689c0>
   795d0:	ldr	r3, [fp]
   795d4:	ldr	r3, [r3, #24]
   795d8:	ands	r3, r3, #524288	; 0x80000
   795dc:	beq	78b18 <fputs@plt+0x67a04>
   795e0:	ldr	r1, [sp, #40]	; 0x28
   795e4:	mov	r0, fp
   795e8:	bl	3db2c <fputs@plt+0x2ca18>
   795ec:	mov	r4, r0
   795f0:	b	78b1c <fputs@plt+0x67a08>
   795f4:	ldr	r3, [sp, #40]	; 0x28
   795f8:	ldrb	r3, [r3, #42]	; 0x2a
   795fc:	tst	r3, #16
   79600:	bne	79630 <fputs@plt+0x6851c>
   79604:	ldr	r2, [sp, #96]	; 0x60
   79608:	ldr	r3, [sp, #72]	; 0x48
   7960c:	str	r2, [sp, #4]
   79610:	ldr	r2, [sp, #100]	; 0x64
   79614:	str	r3, [sp, #12]
   79618:	str	r2, [sp]
   7961c:	str	r3, [sp, #8]
   79620:	mov	r2, #55	; 0x37
   79624:	ldr	r1, [sp, #40]	; 0x28
   79628:	mov	r0, fp
   7962c:	bl	3e100 <fputs@plt+0x2cfec>
   79630:	ldr	r3, [sp, #56]	; 0x38
   79634:	cmp	r3, #0
   79638:	beq	79a94 <fputs@plt+0x68980>
   7963c:	ldr	r0, [r6, #24]
   79640:	bl	2e640 <fputs@plt+0x1d52c>
   79644:	mov	r4, #0
   79648:	ldr	r3, [sp, #124]	; 0x7c
   7964c:	ldr	r2, [sp, #84]	; 0x54
   79650:	str	r4, [sp]
   79654:	mov	r1, #108	; 0x6c
   79658:	mov	r5, r0
   7965c:	mov	r0, r6
   79660:	bl	2e760 <fputs@plt+0x1d64c>
   79664:	ldr	r3, [sp, #52]	; 0x34
   79668:	ldr	r2, [sp, #84]	; 0x54
   7966c:	str	r4, [sp]
   79670:	mov	r1, #101	; 0x65
   79674:	mov	r0, r6
   79678:	bl	2e760 <fputs@plt+0x1d64c>
   7967c:	ldr	r3, [sp, #52]	; 0x34
   79680:	str	r4, [sp, #4]
   79684:	str	r3, [sp]
   79688:	ldr	r2, [sp, #60]	; 0x3c
   7968c:	mov	r3, r5
   79690:	mov	r1, #68	; 0x44
   79694:	str	r0, [sp, #64]	; 0x40
   79698:	mov	r0, r6
   7969c:	bl	2e83c <fputs@plt+0x1d728>
   796a0:	b	78ab4 <fputs@plt+0x679a0>
   796a4:	ldr	r3, [sp, #56]	; 0x38
   796a8:	ldr	r2, [fp, #76]	; 0x4c
   796ac:	mov	r1, #25
   796b0:	ldrsh	r4, [r3, #50]	; 0x32
   796b4:	ldr	r3, [fp, #72]	; 0x48
   796b8:	str	r5, [sp]
   796bc:	mov	r0, r3
   796c0:	add	r3, r2, r4
   796c4:	add	r2, r2, #1
   796c8:	add	ip, r3, #1
   796cc:	mov	lr, r2
   796d0:	str	r2, [sp, #52]	; 0x34
   796d4:	add	r2, r0, #1
   796d8:	mov	r3, lr
   796dc:	str	ip, [fp, #76]	; 0x4c
   796e0:	str	r0, [sp, #84]	; 0x54
   796e4:	str	r2, [fp, #72]	; 0x48
   796e8:	mov	r0, r6
   796ec:	mov	r2, r5
   796f0:	str	ip, [sp, #132]	; 0x84
   796f4:	bl	2e760 <fputs@plt+0x1d64c>
   796f8:	mov	r3, r4
   796fc:	ldr	r2, [sp, #84]	; 0x54
   79700:	mov	r1, #57	; 0x39
   79704:	str	r5, [sp]
   79708:	mov	r0, r6
   7970c:	bl	2e760 <fputs@plt+0x1d64c>
   79710:	ldr	r1, [sp, #56]	; 0x38
   79714:	str	r0, [sp, #152]	; 0x98
   79718:	mov	r0, fp
   7971c:	bl	3dfec <fputs@plt+0x2ced8>
   79720:	ldr	r3, [sp, #92]	; 0x5c
   79724:	mov	r2, #4
   79728:	str	r3, [sp, #8]
   7972c:	str	r2, [sp, #4]
   79730:	mov	r3, r5
   79734:	str	r5, [sp]
   79738:	ldr	r2, [sp, #36]	; 0x24
   7973c:	ldr	r1, [sp, #32]
   79740:	mov	r0, fp
   79744:	bl	5d6b0 <fputs@plt+0x4c59c>
   79748:	str	r4, [sp, #104]	; 0x68
   7974c:	subs	r3, r0, #0
   79750:	str	r3, [sp, #148]	; 0x94
   79754:	beq	78d18 <fputs@plt+0x67c04>
   79758:	ldr	ip, [sp, #148]	; 0x94
   7975c:	add	r3, sp, #176	; 0xb0
   79760:	mov	r2, ip
   79764:	cmp	r4, #0
   79768:	ldr	r0, [r2, #60]!	; 0x3c
   7976c:	ldr	r1, [r2, #4]
   79770:	stmia	r3!, {r0, r1}
   79774:	ldrb	r3, [ip, #40]	; 0x28
   79778:	str	r3, [sp, #72]	; 0x48
   7977c:	ble	797d4 <fputs@plt+0x686c0>
   79780:	ldr	r3, [sp, #52]	; 0x34
   79784:	ldr	r5, [sp, #48]	; 0x30
   79788:	str	r3, [sp, #124]	; 0x7c
   7978c:	lsl	r3, r4, #1
   79790:	str	r3, [sp, #156]	; 0x9c
   79794:	ldr	r3, [sp, #56]	; 0x38
   79798:	ldr	ip, [sp, #124]	; 0x7c
   7979c:	ldr	r2, [sp, #60]	; 0x3c
   797a0:	ldr	r3, [r3, #4]
   797a4:	ldr	r1, [sp, #40]	; 0x28
   797a8:	mov	r0, r6
   797ac:	ldrsh	r3, [r3, r5]
   797b0:	str	ip, [sp]
   797b4:	bl	441ac <fputs@plt+0x33098>
   797b8:	ldr	r3, [sp, #156]	; 0x9c
   797bc:	ldr	ip, [sp, #124]	; 0x7c
   797c0:	add	r5, r5, #2
   797c4:	cmp	r5, r3
   797c8:	add	r3, ip, #1
   797cc:	str	r3, [sp, #124]	; 0x7c
   797d0:	bne	79794 <fputs@plt+0x68680>
   797d4:	ldr	r3, [sp, #72]	; 0x48
   797d8:	cmp	r3, #0
   797dc:	beq	79adc <fputs@plt+0x689c8>
   797e0:	ldr	r2, [sp, #152]	; 0x98
   797e4:	add	r1, r6, #4
   797e8:	ldr	r0, [r6]
   797ec:	bl	22894 <fputs@plt+0x11780>
   797f0:	ldr	r0, [sp, #148]	; 0x94
   797f4:	bl	2f46c <fputs@plt+0x1e358>
   797f8:	b	78a18 <fputs@plt+0x67904>
   797fc:	ldr	r3, [sp, #256]	; 0x100
   79800:	cmp	r3, #5
   79804:	beq	79834 <fputs@plt+0x68720>
   79808:	ldr	r3, [sp, #40]	; 0x28
   7980c:	ldr	r3, [r3, #8]
   79810:	cmp	r3, #0
   79814:	bne	79828 <fputs@plt+0x68714>
   79818:	b	79844 <fputs@plt+0x68730>
   7981c:	ldr	r3, [r3, #20]
   79820:	cmp	r3, #0
   79824:	beq	79844 <fputs@plt+0x68730>
   79828:	ldrb	r2, [r3, #54]	; 0x36
   7982c:	cmp	r2, #5
   79830:	bne	7981c <fputs@plt+0x68708>
   79834:	ldr	r2, [sp, #144]	; 0x90
   79838:	mov	r1, #1
   7983c:	ldr	r0, [sp, #96]	; 0x60
   79840:	bl	10ee0 <memset@plt>
   79844:	ldr	r3, [sp, #72]	; 0x48
   79848:	cmp	r3, #0
   7984c:	beq	795f4 <fputs@plt+0x684e0>
   79850:	ldr	r3, [sp, #176]	; 0xb0
   79854:	cmp	r3, #0
   79858:	ldrge	r2, [sp, #100]	; 0x64
   7985c:	ldrge	r1, [sp, #96]	; 0x60
   79860:	subge	r3, r3, r2
   79864:	movge	r2, #0
   79868:	strbge	r2, [r1, r3]
   7986c:	ldr	r3, [sp, #180]	; 0xb4
   79870:	cmp	r3, #0
   79874:	blt	7988c <fputs@plt+0x68778>
   79878:	ldr	r2, [sp, #100]	; 0x64
   7987c:	ldr	r1, [sp, #96]	; 0x60
   79880:	sub	r3, r3, r2
   79884:	mov	r2, #0
   79888:	strb	r2, [r1, r3]
   7988c:	ldr	r3, [sp, #40]	; 0x28
   79890:	ldrb	r3, [r3, #42]	; 0x2a
   79894:	ands	r3, r3, #16
   79898:	bne	798c4 <fputs@plt+0x687b0>
   7989c:	ldr	r2, [sp, #96]	; 0x60
   798a0:	str	r3, [sp, #12]
   798a4:	str	r2, [sp, #4]
   798a8:	ldr	r2, [sp, #100]	; 0x64
   798ac:	str	r3, [sp, #8]
   798b0:	str	r2, [sp]
   798b4:	ldr	r1, [sp, #40]	; 0x28
   798b8:	mov	r2, #55	; 0x37
   798bc:	mov	r0, fp
   798c0:	bl	3e100 <fputs@plt+0x2cfec>
   798c4:	ldr	r2, [sp, #100]	; 0x64
   798c8:	ldr	r3, [sp, #60]	; 0x3c
   798cc:	sub	r3, r3, r2
   798d0:	ldr	r2, [sp, #96]	; 0x60
   798d4:	ldrb	r3, [r2, r3]
   798d8:	cmp	r3, #0
   798dc:	beq	78a80 <fputs@plt+0x6796c>
   798e0:	ldr	r3, [sp, #104]	; 0x68
   798e4:	ldr	r2, [sp, #60]	; 0x3c
   798e8:	str	r3, [sp, #4]
   798ec:	ldr	r3, [sp, #52]	; 0x34
   798f0:	mov	r1, #68	; 0x44
   798f4:	str	r3, [sp]
   798f8:	mov	r0, r6
   798fc:	ldr	r3, [sp, #124]	; 0x7c
   79900:	bl	2e83c <fputs@plt+0x1d728>
   79904:	b	78a80 <fputs@plt+0x6796c>
   79908:	ldr	r6, [r3, #56]	; 0x38
   7990c:	ldr	r5, [fp, #8]
   79910:	cmp	r6, #0
   79914:	ldr	r3, [fp]
   79918:	bne	7992c <fputs@plt+0x68818>
   7991c:	b	79938 <fputs@plt+0x68824>
   79920:	ldr	r6, [r6, #24]
   79924:	cmp	r6, #0
   79928:	beq	79938 <fputs@plt+0x68824>
   7992c:	ldr	r2, [r6]
   79930:	cmp	r3, r2
   79934:	bne	79920 <fputs@plt+0x6880c>
   79938:	ldr	r3, [sp, #40]	; 0x28
   7993c:	ldr	r0, [sp, #32]
   79940:	mov	lr, #0
   79944:	ldrsh	r9, [r3, #34]	; 0x22
   79948:	ldr	r3, [fp, #72]	; 0x48
   7994c:	ldr	ip, [r0, #52]	; 0x34
   79950:	add	r1, r3, #1
   79954:	add	r9, r9, #2
   79958:	mov	r2, r3
   7995c:	str	r1, [fp, #72]	; 0x48
   79960:	str	r3, [sp, #44]	; 0x2c
   79964:	str	lr, [sp]
   79968:	mov	r3, r9
   7996c:	mov	r1, #57	; 0x39
   79970:	mov	r0, r5
   79974:	str	ip, [sp, #52]	; 0x34
   79978:	bl	2e760 <fputs@plt+0x1d64c>
   7997c:	ldr	r4, [fp, #76]	; 0x4c
   79980:	mov	lr, #0
   79984:	add	ip, r9, r4
   79988:	add	r3, ip, #2
   7998c:	mov	r2, #4
   79990:	str	lr, [sp, #8]
   79994:	str	lr, [sp]
   79998:	str	r3, [sp, #72]	; 0x48
   7999c:	str	r3, [fp, #76]	; 0x4c
   799a0:	ldr	r1, [sp, #32]
   799a4:	mov	r3, lr
   799a8:	str	r2, [sp, #4]
   799ac:	add	lr, ip, #1
   799b0:	ldr	r2, [sp, #36]	; 0x24
   799b4:	str	lr, [sp, #68]	; 0x44
   799b8:	str	r0, [sp, #60]	; 0x3c
   799bc:	mov	r0, fp
   799c0:	bl	5d6b0 <fputs@plt+0x4c59c>
   799c4:	add	r3, r4, #1
   799c8:	str	r3, [sp, #64]	; 0x40
   799cc:	subs	r1, r0, #0
   799d0:	str	r1, [sp, #56]	; 0x38
   799d4:	beq	78d18 <fputs@plt+0x67c04>
   799d8:	mov	r1, #0
   799dc:	str	r1, [sp]
   799e0:	ldr	r2, [sp, #52]	; 0x34
   799e4:	mov	r1, #103	; 0x67
   799e8:	mov	r0, r5
   799ec:	bl	2e760 <fputs@plt+0x1d64c>
   799f0:	ldr	r3, [sp, #108]	; 0x6c
   799f4:	cmp	r3, #0
   799f8:	beq	79d38 <fputs@plt+0x68c24>
   799fc:	mov	r1, r3
   79a00:	add	r2, r4, #2
   79a04:	mov	r0, fp
   79a08:	bl	63848 <fputs@plt+0x52734>
   79a0c:	ldr	r3, [sp, #40]	; 0x28
   79a10:	ldrsh	r3, [r3, #34]	; 0x22
   79a14:	cmp	r3, #0
   79a18:	subgt	r3, r8, #4
   79a1c:	addgt	r4, r4, #3
   79a20:	strgt	r3, [sp, #76]	; 0x4c
   79a24:	bgt	79a58 <fputs@plt+0x68944>
   79a28:	b	79b48 <fputs@plt+0x68a34>
   79a2c:	ldr	r1, [r7, #4]
   79a30:	ldr	r1, [r1, r3, lsl #2]
   79a34:	bl	63848 <fputs@plt+0x52734>
   79a38:	ldr	r3, [sp, #40]	; 0x28
   79a3c:	ldr	r2, [sp, #48]	; 0x30
   79a40:	add	r4, r4, #1
   79a44:	ldrsh	r3, [r3, #34]	; 0x22
   79a48:	add	r2, r2, #1
   79a4c:	str	r2, [sp, #48]	; 0x30
   79a50:	cmp	r2, r3
   79a54:	bge	79b48 <fputs@plt+0x68a34>
   79a58:	ldr	r2, [sp, #76]	; 0x4c
   79a5c:	mov	r0, fp
   79a60:	ldr	r3, [r2, #4]!
   79a64:	cmp	r3, #0
   79a68:	str	r2, [sp, #76]	; 0x4c
   79a6c:	add	r3, r3, r3, lsl #2
   79a70:	mov	r2, r4
   79a74:	bge	79a2c <fputs@plt+0x68918>
   79a78:	str	r4, [sp]
   79a7c:	ldr	r3, [sp, #48]	; 0x30
   79a80:	ldr	r2, [sp, #52]	; 0x34
   79a84:	mov	r1, #153	; 0x99
   79a88:	mov	r0, r5
   79a8c:	bl	2e760 <fputs@plt+0x1d64c>
   79a90:	b	79a38 <fputs@plt+0x68924>
   79a94:	ldr	r2, [sp, #64]	; 0x40
   79a98:	ldr	r3, [sp, #124]	; 0x7c
   79a9c:	mov	r1, #130	; 0x82
   79aa0:	str	r9, [sp]
   79aa4:	mov	r0, r6
   79aa8:	bl	2e760 <fputs@plt+0x1d64c>
   79aac:	str	r9, [sp]
   79ab0:	ldr	r2, [sp, #60]	; 0x3c
   79ab4:	mov	r1, #70	; 0x46
   79ab8:	mov	r3, r0
   79abc:	mov	r5, r0
   79ac0:	mov	r0, r6
   79ac4:	bl	2e760 <fputs@plt+0x1d64c>
   79ac8:	ldr	r3, [sp, #48]	; 0x30
   79acc:	str	r3, [sp, #64]	; 0x40
   79ad0:	b	78ab4 <fputs@plt+0x679a0>
   79ad4:	ldr	r4, [sp, #68]	; 0x44
   79ad8:	b	78b1c <fputs@plt+0x67a08>
   79adc:	ldr	r1, [sp, #56]	; 0x38
   79ae0:	mov	r0, sl
   79ae4:	bl	26f78 <fputs@plt+0x15e64>
   79ae8:	ldr	r3, [sp, #132]	; 0x84
   79aec:	ldr	r2, [sp, #52]	; 0x34
   79af0:	str	r3, [sp]
   79af4:	mov	r1, #49	; 0x31
   79af8:	mov	r3, r4
   79afc:	mov	r5, r0
   79b00:	mov	r0, r6
   79b04:	bl	2e760 <fputs@plt+0x1d64c>
   79b08:	mov	r3, r4
   79b0c:	mov	r2, r5
   79b10:	mov	r1, r0
   79b14:	mov	r0, r6
   79b18:	bl	24588 <fputs@plt+0x13474>
   79b1c:	ldr	r5, [sp, #72]	; 0x48
   79b20:	ldr	r4, [sp, #132]	; 0x84
   79b24:	str	r5, [sp]
   79b28:	mov	r3, r4
   79b2c:	ldr	r2, [sp, #84]	; 0x54
   79b30:	mov	r1, #110	; 0x6e
   79b34:	mov	r0, r6
   79b38:	bl	2e760 <fputs@plt+0x1d64c>
   79b3c:	str	r4, [sp, #52]	; 0x34
   79b40:	str	r5, [sp, #104]	; 0x68
   79b44:	b	797f0 <fputs@plt+0x686dc>
   79b48:	ldr	ip, [sp, #56]	; 0x38
   79b4c:	add	r3, sp, #176	; 0xb0
   79b50:	mov	r2, ip
   79b54:	ldr	r0, [r2, #60]!	; 0x3c
   79b58:	ldr	r1, [r2, #4]
   79b5c:	stmia	r3!, {r0, r1}
   79b60:	ldrb	r4, [ip, #40]	; 0x28
   79b64:	cmp	r4, #0
   79b68:	beq	79c80 <fputs@plt+0x68b6c>
   79b6c:	ldr	r2, [sp, #60]	; 0x3c
   79b70:	add	r1, r5, #4
   79b74:	ldr	r0, [r5]
   79b78:	bl	22894 <fputs@plt+0x11780>
   79b7c:	ldr	r3, [fp, #416]	; 0x1a0
   79b80:	cmp	r3, #0
   79b84:	strbeq	r3, [fp, #20]
   79b88:	ldr	r1, [sp, #40]	; 0x28
   79b8c:	mov	r0, fp
   79b90:	bl	45b4c <fputs@plt+0x34a38>
   79b94:	ldr	r3, [sp, #64]	; 0x40
   79b98:	mov	r2, #0
   79b9c:	str	r3, [sp]
   79ba0:	mov	r1, #12
   79ba4:	mov	r3, r9
   79ba8:	mov	r0, r5
   79bac:	bl	2e760 <fputs@plt+0x1d64c>
   79bb0:	ldr	r1, [sp, #256]	; 0x100
   79bb4:	mvn	r3, #9
   79bb8:	cmp	r1, #10
   79bbc:	moveq	r1, #2
   79bc0:	str	r1, [sp, #256]	; 0x100
   79bc4:	mov	r2, r6
   79bc8:	mov	r1, r0
   79bcc:	mov	r0, r5
   79bd0:	bl	24588 <fputs@plt+0x13474>
   79bd4:	ldr	r3, [r5]
   79bd8:	ldrb	r1, [sp, #256]	; 0x100
   79bdc:	ldrb	r3, [r3, #69]	; 0x45
   79be0:	cmp	r3, #0
   79be4:	bne	79bf0 <fputs@plt+0x68adc>
   79be8:	mov	r0, r5
   79bec:	bl	1f968 <fputs@plt+0xe854>
   79bf0:	ldr	r3, [fp, #416]	; 0x1a0
   79bf4:	mov	r2, #1
   79bf8:	cmp	r3, #0
   79bfc:	moveq	r3, fp
   79c00:	cmp	r4, #0
   79c04:	strb	r2, [r3, #21]
   79c08:	bne	79d68 <fputs@plt+0x68c54>
   79c0c:	str	r4, [sp]
   79c10:	ldr	r4, [sp, #60]	; 0x3c
   79c14:	mov	r1, #7
   79c18:	add	r3, r4, r2
   79c1c:	mov	r0, r5
   79c20:	ldr	r2, [sp, #44]	; 0x2c
   79c24:	bl	2e760 <fputs@plt+0x1d64c>
   79c28:	ldr	r1, [r5, #32]
   79c2c:	ldr	r2, [r5]
   79c30:	ldr	r0, [r5, #24]
   79c34:	sub	r3, r1, #1
   79c38:	cmp	r4, #0
   79c3c:	str	r3, [r0, #96]	; 0x60
   79c40:	ldrb	r2, [r2, #69]	; 0x45
   79c44:	movge	r3, r4
   79c48:	cmp	r2, #0
   79c4c:	bne	79d58 <fputs@plt+0x68c44>
   79c50:	add	r3, r3, r3, lsl #2
   79c54:	ldr	r2, [r5, #4]
   79c58:	add	r3, r2, r3, lsl #2
   79c5c:	mov	ip, #0
   79c60:	str	r1, [r3, #8]
   79c64:	ldr	r2, [sp, #44]	; 0x2c
   79c68:	mov	r0, r5
   79c6c:	str	ip, [sp]
   79c70:	mov	r3, ip
   79c74:	mov	r1, #61	; 0x3d
   79c78:	bl	2e760 <fputs@plt+0x1d64c>
   79c7c:	b	78d18 <fputs@plt+0x67c04>
   79c80:	ldr	r3, [sp, #68]	; 0x44
   79c84:	ldr	r2, [sp, #64]	; 0x40
   79c88:	str	r3, [sp]
   79c8c:	mov	r1, #49	; 0x31
   79c90:	mov	r3, r9
   79c94:	mov	r0, r5
   79c98:	bl	2e760 <fputs@plt+0x1d64c>
   79c9c:	ldr	r3, [sp, #72]	; 0x48
   79ca0:	ldr	r2, [sp, #44]	; 0x2c
   79ca4:	mov	r1, #74	; 0x4a
   79ca8:	str	r4, [sp]
   79cac:	mov	r0, r5
   79cb0:	bl	2e760 <fputs@plt+0x1d64c>
   79cb4:	ldr	r2, [sp, #72]	; 0x48
   79cb8:	ldr	r3, [sp, #68]	; 0x44
   79cbc:	mov	r1, #75	; 0x4b
   79cc0:	str	r2, [sp]
   79cc4:	mov	r0, r5
   79cc8:	ldr	r2, [sp, #44]	; 0x2c
   79ccc:	bl	2e760 <fputs@plt+0x1d64c>
   79cd0:	ldr	r0, [sp, #56]	; 0x38
   79cd4:	bl	2f46c <fputs@plt+0x1e358>
   79cd8:	str	r4, [sp]
   79cdc:	mov	r3, r4
   79ce0:	ldr	r2, [sp, #44]	; 0x2c
   79ce4:	mov	r1, #108	; 0x6c
   79ce8:	mov	r0, r5
   79cec:	bl	2e760 <fputs@plt+0x1d64c>
   79cf0:	cmp	r9, #0
   79cf4:	str	r0, [sp, #60]	; 0x3c
   79cf8:	ble	79b88 <fputs@plt+0x68a74>
   79cfc:	str	r8, [sp, #48]	; 0x30
   79d00:	mov	r8, r4
   79d04:	ldr	r3, [sp, #64]	; 0x40
   79d08:	ldr	r2, [sp, #44]	; 0x2c
   79d0c:	add	r3, r3, r8
   79d10:	str	r3, [sp]
   79d14:	mov	r1, #47	; 0x2f
   79d18:	mov	r3, r8
   79d1c:	mov	r0, r5
   79d20:	add	r8, r8, #1
   79d24:	bl	2e760 <fputs@plt+0x1d64c>
   79d28:	cmp	r9, r8
   79d2c:	bgt	79d04 <fputs@plt+0x68bf0>
   79d30:	ldr	r8, [sp, #48]	; 0x30
   79d34:	b	79b88 <fputs@plt+0x68a74>
   79d38:	ldr	r3, [sp, #108]	; 0x6c
   79d3c:	ldr	r2, [sp, #52]	; 0x34
   79d40:	str	r3, [sp]
   79d44:	mov	r1, #103	; 0x67
   79d48:	add	r3, r4, #2
   79d4c:	mov	r0, r5
   79d50:	bl	2e760 <fputs@plt+0x1d64c>
   79d54:	b	79a0c <fputs@plt+0x688f8>
   79d58:	ldr	r3, [pc, #-2192]	; 794d0 <fputs@plt+0x683bc>
   79d5c:	add	r3, pc, r3
   79d60:	add	r3, r3, #4
   79d64:	b	79c5c <fputs@plt+0x68b48>
   79d68:	ldr	r0, [sp, #56]	; 0x38
   79d6c:	bl	2f46c <fputs@plt+0x1e358>
   79d70:	b	78d18 <fputs@plt+0x67c04>
   79d74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79d78:	sub	sp, sp, #108	; 0x6c
   79d7c:	ldr	r5, [r0, #416]	; 0x1a0
   79d80:	cmp	r5, #0
   79d84:	beq	7a064 <fputs@plt+0x68f50>
   79d88:	ldr	r4, [r5, #532]	; 0x214
   79d8c:	cmp	r4, #0
   79d90:	bne	79da4 <fputs@plt+0x68c90>
   79d94:	b	79dd0 <fputs@plt+0x68cbc>
   79d98:	ldr	r4, [r4, #4]
   79d9c:	cmp	r4, #0
   79da0:	beq	79dc8 <fputs@plt+0x68cb4>
   79da4:	ldr	ip, [r4]
   79da8:	cmp	ip, r1
   79dac:	bne	79d98 <fputs@plt+0x68c84>
   79db0:	ldr	ip, [r4, #12]
   79db4:	cmp	ip, r3
   79db8:	bne	79d98 <fputs@plt+0x68c84>
   79dbc:	mov	r0, r4
   79dc0:	add	sp, sp, #108	; 0x6c
   79dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79dc8:	cmp	r5, #0
   79dcc:	moveq	r5, r0
   79dd0:	mov	fp, r3
   79dd4:	ldr	r3, [r0]
   79dd8:	str	r0, [sp, #24]
   79ddc:	str	r3, [sp, #8]
   79de0:	mov	r0, r3
   79de4:	mov	r8, r2
   79de8:	mov	r3, #0
   79dec:	mov	r2, #24
   79df0:	str	r1, [sp, #16]
   79df4:	bl	25490 <fputs@plt+0x1437c>
   79df8:	subs	r4, r0, #0
   79dfc:	beq	7a13c <fputs@plt+0x69028>
   79e00:	ldr	r1, [r5, #532]	; 0x214
   79e04:	ldr	r9, [sp, #8]
   79e08:	str	r1, [r4, #4]
   79e0c:	mov	r2, #28
   79e10:	mov	r3, #0
   79e14:	mov	r0, r9
   79e18:	str	r4, [r5, #532]	; 0x214
   79e1c:	bl	25490 <fputs@plt+0x1437c>
   79e20:	cmp	r0, #0
   79e24:	mov	ip, r0
   79e28:	str	r0, [sp, #32]
   79e2c:	str	r0, [r4, #8]
   79e30:	beq	7a13c <fputs@plt+0x69028>
   79e34:	ldr	r2, [r5, #8]
   79e38:	ldr	sl, [sp, #16]
   79e3c:	mvn	r3, #0
   79e40:	ldr	r1, [r2, #192]	; 0xc0
   79e44:	mov	r0, r9
   79e48:	str	r1, [ip, #24]
   79e4c:	str	ip, [r2, #192]	; 0xc0
   79e50:	str	r3, [r4, #16]
   79e54:	str	r3, [r4, #20]
   79e58:	str	sl, [r4]
   79e5c:	str	fp, [r4, #12]
   79e60:	mov	r2, #544	; 0x220
   79e64:	mov	r3, #0
   79e68:	bl	25490 <fputs@plt+0x1437c>
   79e6c:	subs	r7, r0, #0
   79e70:	beq	7a13c <fputs@plt+0x69028>
   79e74:	add	r6, sp, #72	; 0x48
   79e78:	mov	r2, #32
   79e7c:	mov	r1, #0
   79e80:	mov	r0, r6
   79e84:	bl	10ee0 <memset@plt>
   79e88:	ldr	r2, [sl]
   79e8c:	str	r7, [sp, #72]	; 0x48
   79e90:	str	r8, [r7, #420]	; 0x1a4
   79e94:	str	r9, [r7]
   79e98:	str	r5, [r7, #416]	; 0x1a0
   79e9c:	str	r2, [r7, #496]	; 0x1f0
   79ea0:	ldrb	r3, [sl, #8]
   79ea4:	ldr	r1, [r7, #8]
   79ea8:	strb	r3, [r7, #440]	; 0x1b8
   79eac:	ldr	r3, [sp, #24]
   79eb0:	cmp	r1, #0
   79eb4:	str	r1, [sp, #20]
   79eb8:	ldr	r3, [r3, #428]	; 0x1ac
   79ebc:	str	r3, [r7, #428]	; 0x1ac
   79ec0:	beq	7a270 <fputs@plt+0x6915c>
   79ec4:	ldr	r9, [sp, #8]
   79ec8:	ldr	r1, [pc, #1040]	; 7a2e0 <fputs@plt+0x691cc>
   79ecc:	mov	r0, r9
   79ed0:	add	r1, pc, r1
   79ed4:	bl	42ec4 <fputs@plt+0x31db0>
   79ed8:	mvn	r3, #0
   79edc:	mov	r1, r3
   79ee0:	mov	r2, r0
   79ee4:	ldr	r0, [sp, #20]
   79ee8:	bl	24588 <fputs@plt+0x13474>
   79eec:	ldr	r3, [sp, #16]
   79ef0:	ldr	r1, [r3, #12]
   79ef4:	cmp	r1, #0
   79ef8:	beq	7a078 <fputs@plt+0x68f64>
   79efc:	mov	r3, #0
   79f00:	mov	r2, r3
   79f04:	mov	r0, r9
   79f08:	bl	263b8 <fputs@plt+0x152a4>
   79f0c:	mov	r1, r0
   79f10:	mov	r8, r0
   79f14:	mov	r0, r6
   79f18:	bl	3aff0 <fputs@plt+0x29edc>
   79f1c:	cmp	r0, #0
   79f20:	bne	79f30 <fputs@plt+0x68e1c>
   79f24:	ldrb	r3, [r9, #69]	; 0x45
   79f28:	cmp	r3, #0
   79f2c:	beq	7a290 <fputs@plt+0x6917c>
   79f30:	mov	r1, r8
   79f34:	ldr	r0, [sp, #8]
   79f38:	bl	23a00 <fputs@plt+0x128ec>
   79f3c:	ldr	r3, [sp, #16]
   79f40:	ldr	r9, [r7]
   79f44:	ldr	r6, [r3, #28]
   79f48:	ldr	r3, [r7, #8]
   79f4c:	cmp	r6, #0
   79f50:	str	r3, [sp, #12]
   79f54:	movne	r3, #0
   79f58:	strne	r3, [sp, #36]	; 0x24
   79f5c:	beq	7a098 <fputs@plt+0x68f84>
   79f60:	uxtb	r3, fp
   79f64:	add	r2, sp, #52	; 0x34
   79f68:	str	r4, [sp, #44]	; 0x2c
   79f6c:	mov	r8, #0
   79f70:	str	r2, [sp, #28]
   79f74:	str	r5, [sp, #40]	; 0x28
   79f78:	mov	r4, r3
   79f7c:	b	7a00c <fputs@plt+0x68ef8>
   79f80:	cmp	r3, #110	; 0x6e
   79f84:	beq	7a198 <fputs@plt+0x69084>
   79f88:	cmp	r3, #108	; 0x6c
   79f8c:	beq	7a144 <fputs@plt+0x69030>
   79f90:	mov	r2, r8
   79f94:	ldr	r1, [r6, #8]
   79f98:	mov	r0, r9
   79f9c:	bl	261d4 <fputs@plt+0x150c0>
   79fa0:	ldr	r2, [sp, #28]
   79fa4:	mov	r3, #4
   79fa8:	strb	r3, [sp, #52]	; 0x34
   79fac:	str	r8, [sp, #56]	; 0x38
   79fb0:	strb	r8, [sp, #53]	; 0x35
   79fb4:	str	r8, [sp, #60]	; 0x3c
   79fb8:	str	r8, [sp, #64]	; 0x40
   79fbc:	mov	r1, r0
   79fc0:	mov	r5, r0
   79fc4:	mov	r0, r7
   79fc8:	bl	5f6f0 <fputs@plt+0x4e5dc>
   79fcc:	mov	r2, #1
   79fd0:	mov	r1, r5
   79fd4:	mov	r0, r9
   79fd8:	bl	23944 <fputs@plt+0x12830>
   79fdc:	ldrb	r3, [r6]
   79fe0:	cmp	r3, #119	; 0x77
   79fe4:	beq	7a000 <fputs@plt+0x68eec>
   79fe8:	mov	r3, #0
   79fec:	str	r8, [sp]
   79ff0:	mov	r2, r3
   79ff4:	mov	r1, #98	; 0x62
   79ff8:	ldr	r0, [sp, #12]
   79ffc:	bl	2e760 <fputs@plt+0x1d64c>
   7a000:	ldr	r6, [r6, #28]
   7a004:	cmp	r6, #0
   7a008:	beq	7a1f4 <fputs@plt+0x690e0>
   7a00c:	cmp	fp, #10
   7a010:	movne	r3, r4
   7a014:	ldrbeq	r3, [r6, #1]
   7a018:	strb	r3, [r7, #441]	; 0x1b9
   7a01c:	ldrb	r3, [r6]
   7a020:	cmp	r3, #109	; 0x6d
   7a024:	bne	79f80 <fputs@plt+0x68e6c>
   7a028:	add	r2, r6, #12
   7a02c:	add	r1, r6, #4
   7a030:	ldr	r0, [r7]
   7a034:	bl	300a0 <fputs@plt+0x1ef8c>
   7a038:	ldr	r1, [r6, #16]
   7a03c:	mov	r3, r8
   7a040:	mov	r2, #0
   7a044:	mov	r5, r0
   7a048:	mov	r0, r9
   7a04c:	bl	263b8 <fputs@plt+0x152a4>
   7a050:	mov	r1, r5
   7a054:	mov	r2, r0
   7a058:	mov	r0, r7
   7a05c:	bl	7b04c <fputs@plt+0x69f38>
   7a060:	b	79fdc <fputs@plt+0x68ec8>
   7a064:	ldr	r4, [r0, #532]	; 0x214
   7a068:	cmp	r4, #0
   7a06c:	moveq	r5, r0
   7a070:	bne	79da4 <fputs@plt+0x68c90>
   7a074:	b	79dd0 <fputs@plt+0x68cbc>
   7a078:	ldr	r3, [sp, #16]
   7a07c:	ldr	r9, [r7]
   7a080:	ldr	r6, [r3, #28]
   7a084:	ldr	r3, [r7, #8]
   7a088:	cmp	r6, #0
   7a08c:	str	r3, [sp, #12]
   7a090:	strne	r1, [sp, #36]	; 0x24
   7a094:	bne	79f60 <fputs@plt+0x68e4c>
   7a098:	mov	r3, #0
   7a09c:	str	r3, [sp]
   7a0a0:	mov	r2, r3
   7a0a4:	mov	r1, #21
   7a0a8:	ldr	r0, [sp, #20]
   7a0ac:	bl	2e760 <fputs@plt+0x1d64c>
   7a0b0:	ldr	r1, [sp, #24]
   7a0b4:	ldr	r3, [r1, #68]	; 0x44
   7a0b8:	cmp	r3, #0
   7a0bc:	bne	7a264 <fputs@plt+0x69150>
   7a0c0:	ldr	r3, [r7, #4]
   7a0c4:	ldr	r2, [r7, #68]	; 0x44
   7a0c8:	str	r3, [r1, #4]
   7a0cc:	ldr	r3, [r7, #12]
   7a0d0:	str	r2, [r1, #68]	; 0x44
   7a0d4:	str	r3, [r1, #12]
   7a0d8:	ldr	r3, [sp, #8]
   7a0dc:	ldrb	r6, [r3, #69]	; 0x45
   7a0e0:	cmp	r6, #0
   7a0e4:	beq	7a238 <fputs@plt+0x69124>
   7a0e8:	ldr	r1, [sp, #32]
   7a0ec:	ldr	r3, [r7, #76]	; 0x4c
   7a0f0:	ldr	r2, [r7, #72]	; 0x48
   7a0f4:	str	r3, [r1, #8]
   7a0f8:	ldr	r3, [r7, #84]	; 0x54
   7a0fc:	ldr	ip, [sp, #16]
   7a100:	str	r2, [r1, #12]
   7a104:	ldr	r2, [r7, #432]	; 0x1b0
   7a108:	str	r3, [r1, #16]
   7a10c:	ldr	r3, [r7, #436]	; 0x1b4
   7a110:	ldr	r0, [sp, #20]
   7a114:	str	ip, [r1, #20]
   7a118:	str	r2, [r4, #16]
   7a11c:	str	r3, [r4, #20]
   7a120:	bl	22834 <fputs@plt+0x11720>
   7a124:	mov	r0, r7
   7a128:	bl	23b28 <fputs@plt+0x12a14>
   7a12c:	mov	r1, r7
   7a130:	ldr	r0, [sp, #8]
   7a134:	bl	1d100 <fputs@plt+0xbfec>
   7a138:	b	79dbc <fputs@plt+0x68ca8>
   7a13c:	mov	r4, #0
   7a140:	b	79dbc <fputs@plt+0x68ca8>
   7a144:	add	r2, r6, #12
   7a148:	add	r1, r6, #4
   7a14c:	ldr	r0, [r7]
   7a150:	bl	300a0 <fputs@plt+0x1ef8c>
   7a154:	mov	r2, r8
   7a158:	ldr	r1, [r6, #8]
   7a15c:	mov	r5, r0
   7a160:	mov	r0, r9
   7a164:	bl	261d4 <fputs@plt+0x150c0>
   7a168:	ldr	r1, [r6, #24]
   7a16c:	mov	sl, r0
   7a170:	mov	r0, r9
   7a174:	bl	25f6c <fputs@plt+0x14e58>
   7a178:	ldrb	r3, [r7, #441]	; 0x1b9
   7a17c:	mov	r2, sl
   7a180:	mov	r1, r5
   7a184:	str	r3, [sp]
   7a188:	mov	r3, r0
   7a18c:	mov	r0, r7
   7a190:	bl	7bdd0 <fputs@plt+0x6acbc>
   7a194:	b	79fdc <fputs@plt+0x68ec8>
   7a198:	add	r2, r6, #12
   7a19c:	add	r1, r6, #4
   7a1a0:	ldr	r0, [r7]
   7a1a4:	bl	300a0 <fputs@plt+0x1ef8c>
   7a1a8:	mov	r2, r8
   7a1ac:	ldr	r1, [r6, #20]
   7a1b0:	mov	r5, r0
   7a1b4:	mov	r0, r9
   7a1b8:	bl	26a34 <fputs@plt+0x15920>
   7a1bc:	mov	r3, r8
   7a1c0:	ldr	r1, [r6, #16]
   7a1c4:	mov	r2, #0
   7a1c8:	mov	sl, r0
   7a1cc:	mov	r0, r9
   7a1d0:	bl	263b8 <fputs@plt+0x152a4>
   7a1d4:	ldrb	r3, [r7, #441]	; 0x1b9
   7a1d8:	mov	r2, sl
   7a1dc:	mov	r1, r5
   7a1e0:	str	r3, [sp]
   7a1e4:	mov	r3, r0
   7a1e8:	mov	r0, r7
   7a1ec:	bl	7823c <fputs@plt+0x67128>
   7a1f0:	b	79fdc <fputs@plt+0x68ec8>
   7a1f4:	ldr	r5, [sp, #40]	; 0x28
   7a1f8:	ldr	r4, [sp, #44]	; 0x2c
   7a1fc:	ldr	r3, [sp, #36]	; 0x24
   7a200:	cmp	r3, #0
   7a204:	beq	7a098 <fputs@plt+0x68f84>
   7a208:	ldr	r0, [sp, #20]
   7a20c:	mvn	r3, r3
   7a210:	ldr	r2, [r0, #24]
   7a214:	ldr	r1, [r2, #120]	; 0x78
   7a218:	cmp	r1, #0
   7a21c:	ldrne	r0, [r0, #32]
   7a220:	strne	r0, [r1, r3, lsl #2]
   7a224:	ldr	r3, [sp, #20]
   7a228:	ldr	r3, [r3, #32]
   7a22c:	sub	r3, r3, #1
   7a230:	str	r3, [r2, #96]	; 0x60
   7a234:	b	7a098 <fputs@plt+0x68f84>
   7a238:	ldr	r8, [sp, #20]
   7a23c:	add	r1, r5, #400	; 0x190
   7a240:	mov	r0, r8
   7a244:	ldr	r5, [r8, #4]
   7a248:	bl	1d198 <fputs@plt+0xc084>
   7a24c:	ldr	r1, [sp, #32]
   7a250:	ldr	r3, [r8, #32]
   7a254:	str	r3, [r1, #4]
   7a258:	str	r6, [r8, #4]
   7a25c:	str	r5, [r1]
   7a260:	b	7a0e8 <fputs@plt+0x68fd4>
   7a264:	ldm	r7, {r0, r1}
   7a268:	bl	1d100 <fputs@plt+0xbfec>
   7a26c:	b	7a0d8 <fputs@plt+0x68fc4>
   7a270:	mov	r0, r7
   7a274:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7a278:	subs	r3, r0, #0
   7a27c:	str	r3, [sp, #20]
   7a280:	beq	7a124 <fputs@plt+0x69010>
   7a284:	ldr	r3, [sp, #16]
   7a288:	ldr	r2, [r3]
   7a28c:	b	79ec4 <fputs@plt+0x68db0>
   7a290:	ldr	r3, [sp, #20]
   7a294:	ldr	r0, [r3, #24]
   7a298:	bl	2e640 <fputs@plt+0x1d52c>
   7a29c:	mov	r3, #16
   7a2a0:	mov	r1, r8
   7a2a4:	mov	r2, r0
   7a2a8:	str	r0, [sp, #36]	; 0x24
   7a2ac:	mov	r0, r7
   7a2b0:	bl	649dc <fputs@plt+0x538c8>
   7a2b4:	mov	r1, r8
   7a2b8:	ldr	r0, [sp, #8]
   7a2bc:	bl	23a00 <fputs@plt+0x128ec>
   7a2c0:	ldr	r3, [sp, #16]
   7a2c4:	ldr	r9, [r7]
   7a2c8:	ldr	r6, [r3, #28]
   7a2cc:	ldr	r3, [r7, #8]
   7a2d0:	cmp	r6, #0
   7a2d4:	str	r3, [sp, #12]
   7a2d8:	bne	79f60 <fputs@plt+0x68e4c>
   7a2dc:	b	7a1fc <fputs@plt+0x690e8>
   7a2e0:	muleq	r1, r4, r2
   7a2e4:	cmp	r2, #0
   7a2e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7a2ec:	movne	r5, #110	; 0x6e
   7a2f0:	moveq	r5, #109	; 0x6d
   7a2f4:	subs	r4, r1, #0
   7a2f8:	ldr	r6, [sp, #32]
   7a2fc:	beq	7a390 <fputs@plt+0x6927c>
   7a300:	mov	sl, r0
   7a304:	mov	r8, r2
   7a308:	add	r7, r3, #4
   7a30c:	mov	r9, #0
   7a310:	b	7a320 <fputs@plt+0x6920c>
   7a314:	ldr	r4, [r4, #32]
   7a318:	cmp	r4, #0
   7a31c:	beq	7a374 <fputs@plt+0x69260>
   7a320:	ldrb	r2, [r4, #8]
   7a324:	cmp	r5, r2
   7a328:	bne	7a314 <fputs@plt+0x69200>
   7a32c:	ldrb	r3, [r4, #9]
   7a330:	tst	r3, r6
   7a334:	beq	7a314 <fputs@plt+0x69200>
   7a338:	ldr	r0, [r4, #16]
   7a33c:	cmp	r8, #0
   7a340:	cmpne	r0, #0
   7a344:	bne	7a37c <fputs@plt+0x69268>
   7a348:	ldr	r3, [sp, #40]	; 0x28
   7a34c:	mov	r1, r4
   7a350:	ldr	r2, [sp, #36]	; 0x24
   7a354:	mov	r0, sl
   7a358:	bl	79d74 <fputs@plt+0x68c60>
   7a35c:	ldr	r4, [r4, #32]
   7a360:	cmp	r0, #0
   7a364:	ldrne	r3, [r0, r7, lsl #2]
   7a368:	orrne	r9, r9, r3
   7a36c:	cmp	r4, #0
   7a370:	bne	7a320 <fputs@plt+0x6920c>
   7a374:	mov	r0, r9
   7a378:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7a37c:	mov	r1, r8
   7a380:	bl	20434 <fputs@plt+0xf320>
   7a384:	cmp	r0, #0
   7a388:	beq	7a314 <fputs@plt+0x69200>
   7a38c:	b	7a348 <fputs@plt+0x69234>
   7a390:	mov	r9, r4
   7a394:	b	7a374 <fputs@plt+0x69260>
   7a398:	push	{r4, r5, r6, r7, r8, r9, lr}
   7a39c:	sub	sp, sp, #20
   7a3a0:	ldr	r5, [r0, #8]
   7a3a4:	mov	r6, r3
   7a3a8:	cmp	r5, #0
   7a3ac:	mov	r4, r0
   7a3b0:	mov	r8, r1
   7a3b4:	ldr	r3, [sp, #48]	; 0x30
   7a3b8:	ldr	r7, [sp, #52]	; 0x34
   7a3bc:	beq	7a45c <fputs@plt+0x69348>
   7a3c0:	mov	r1, r8
   7a3c4:	mov	r0, r4
   7a3c8:	bl	79d74 <fputs@plt+0x68c60>
   7a3cc:	cmp	r0, #0
   7a3d0:	beq	7a440 <fputs@plt+0x6932c>
   7a3d4:	ldr	r1, [r8]
   7a3d8:	ldr	r9, [r0, #8]
   7a3dc:	cmp	r1, #0
   7a3e0:	moveq	r8, r1
   7a3e4:	ldrne	r3, [r4]
   7a3e8:	mov	r2, r6
   7a3ec:	ldrne	r1, [r3, #24]
   7a3f0:	ldr	r3, [r4, #76]	; 0x4c
   7a3f4:	lsrne	r1, r1, #18
   7a3f8:	eorne	r1, r1, #1
   7a3fc:	add	r0, r3, #1
   7a400:	andne	r8, r1, #1
   7a404:	str	r0, [r4, #76]	; 0x4c
   7a408:	mov	r3, r7
   7a40c:	str	r0, [sp]
   7a410:	mov	r1, #132	; 0x84
   7a414:	mov	r0, r5
   7a418:	bl	2e760 <fputs@plt+0x1d64c>
   7a41c:	mvn	r3, #17
   7a420:	mov	r2, r9
   7a424:	mov	r1, r0
   7a428:	mov	r0, r5
   7a42c:	bl	24588 <fputs@plt+0x13474>
   7a430:	ldr	r3, [r5]
   7a434:	ldrb	r3, [r3, #69]	; 0x45
   7a438:	cmp	r3, #0
   7a43c:	beq	7a448 <fputs@plt+0x69334>
   7a440:	add	sp, sp, #20
   7a444:	pop	{r4, r5, r6, r7, r8, r9, pc}
   7a448:	mov	r1, r8
   7a44c:	mov	r0, r5
   7a450:	add	sp, sp, #20
   7a454:	pop	{r4, r5, r6, r7, r8, r9, lr}
   7a458:	b	1f968 <fputs@plt+0xe854>
   7a45c:	str	r3, [sp, #12]
   7a460:	str	r2, [sp, #8]
   7a464:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7a468:	ldr	r3, [sp, #12]
   7a46c:	ldr	r2, [sp, #8]
   7a470:	mov	r5, r0
   7a474:	b	7a3c0 <fputs@plt+0x692ac>
   7a478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a47c:	sub	sp, sp, #148	; 0x94
   7a480:	add	ip, sp, #136	; 0x88
   7a484:	mov	lr, ip
   7a488:	str	r1, [sp, #36]	; 0x24
   7a48c:	str	ip, [sp, #28]
   7a490:	mov	ip, r1
   7a494:	ldr	r1, [r1, #64]	; 0x40
   7a498:	str	r2, [sp, #52]	; 0x34
   7a49c:	mov	r7, r0
   7a4a0:	mov	r2, lr
   7a4a4:	add	r0, r1, #56	; 0x38
   7a4a8:	ldr	r1, [ip]
   7a4ac:	str	r3, [sp, #88]	; 0x58
   7a4b0:	bl	175dc <fputs@plt+0x64c8>
   7a4b4:	cmp	r0, #0
   7a4b8:	beq	7aaa8 <fputs@plt+0x69994>
   7a4bc:	ldr	r3, [r0, #8]
   7a4c0:	cmp	r3, #0
   7a4c4:	beq	7aaa8 <fputs@plt+0x69994>
   7a4c8:	ldr	r2, [pc, #1828]	; 7abf4 <fputs@plt+0x69ae0>
   7a4cc:	ldr	r1, [pc, #1828]	; 7abf8 <fputs@plt+0x69ae4>
   7a4d0:	add	r2, pc, r2
   7a4d4:	mov	r9, r3
   7a4d8:	add	r3, r2, #308	; 0x134
   7a4dc:	add	r1, pc, r1
   7a4e0:	str	r3, [sp, #72]	; 0x48
   7a4e4:	add	r3, sp, #104	; 0x68
   7a4e8:	str	r2, [sp, #96]	; 0x60
   7a4ec:	str	r1, [sp, #100]	; 0x64
   7a4f0:	mov	sl, #0
   7a4f4:	str	r3, [sp, #92]	; 0x5c
   7a4f8:	mov	fp, r7
   7a4fc:	b	7a534 <fputs@plt+0x69420>
   7a500:	cmp	r5, #0
   7a504:	beq	7a528 <fputs@plt+0x69414>
   7a508:	mov	r3, #2
   7a50c:	str	r3, [sp]
   7a510:	str	sl, [sp, #4]
   7a514:	mov	r1, r5
   7a518:	ldr	r3, [sp, #88]	; 0x58
   7a51c:	ldr	r2, [sp, #36]	; 0x24
   7a520:	mov	r0, fp
   7a524:	bl	7a398 <fputs@plt+0x69284>
   7a528:	ldr	r9, [r9, #12]
   7a52c:	cmp	r9, #0
   7a530:	beq	7aaa8 <fputs@plt+0x69994>
   7a534:	ldr	r3, [sp, #184]	; 0xb8
   7a538:	cmp	r3, #0
   7a53c:	beq	7a55c <fputs@plt+0x69448>
   7a540:	ldr	r3, [sp, #188]	; 0xbc
   7a544:	ldr	r2, [sp, #184]	; 0xb8
   7a548:	mov	r1, r9
   7a54c:	ldr	r0, [sp, #36]	; 0x24
   7a550:	bl	19a18 <fputs@plt+0x8904>
   7a554:	cmp	r0, #0
   7a558:	beq	7a528 <fputs@plt+0x69414>
   7a55c:	ldr	r3, [sp, #52]	; 0x34
   7a560:	ldr	r4, [fp]
   7a564:	adds	r3, r3, #0
   7a568:	movne	r3, #1
   7a56c:	add	r2, r9, r3
   7a570:	ldrb	r7, [r2, #25]
   7a574:	cmp	r7, #6
   7a578:	beq	7aa90 <fputs@plt+0x6997c>
   7a57c:	add	r3, r9, r3, lsl #2
   7a580:	str	r3, [sp, #84]	; 0x54
   7a584:	ldr	r5, [r3, #28]
   7a588:	adds	r3, r7, #0
   7a58c:	movne	r3, #1
   7a590:	cmp	r5, #0
   7a594:	movne	r3, #0
   7a598:	cmp	r3, #0
   7a59c:	beq	7a500 <fputs@plt+0x693ec>
   7a5a0:	add	r1, sp, #144	; 0x90
   7a5a4:	ldr	r3, [sp, #92]	; 0x5c
   7a5a8:	str	sl, [r1, #-36]!	; 0xffffffdc
   7a5ac:	mov	r2, r9
   7a5b0:	str	r1, [sp]
   7a5b4:	mov	r0, fp
   7a5b8:	ldr	r1, [sp, #36]	; 0x24
   7a5bc:	str	sl, [sp, #104]	; 0x68
   7a5c0:	bl	3d704 <fputs@plt+0x2c5f0>
   7a5c4:	subs	r3, r0, #0
   7a5c8:	mov	r2, r3
   7a5cc:	str	r3, [sp, #80]	; 0x50
   7a5d0:	bne	7a528 <fputs@plt+0x69414>
   7a5d4:	ldr	r3, [r9, #20]
   7a5d8:	cmp	r3, #0
   7a5dc:	ble	7aba8 <fputs@plt+0x69a94>
   7a5e0:	mov	r6, r2
   7a5e4:	str	r2, [sp, #76]	; 0x4c
   7a5e8:	str	r2, [sp, #48]	; 0x30
   7a5ec:	str	r2, [sp, #32]
   7a5f0:	add	r2, sp, #120	; 0x78
   7a5f4:	str	r2, [sp, #44]	; 0x2c
   7a5f8:	add	r2, sp, #128	; 0x80
   7a5fc:	str	r2, [sp, #56]	; 0x38
   7a600:	ldr	r2, [sp, #96]	; 0x60
   7a604:	add	r3, sp, #112	; 0x70
   7a608:	add	r2, r2, #316	; 0x13c
   7a60c:	str	r2, [sp, #68]	; 0x44
   7a610:	mov	r5, #27
   7a614:	str	r7, [sp, #40]	; 0x28
   7a618:	mov	r8, r3
   7a61c:	b	7a760 <fputs@plt+0x6964c>
   7a620:	mov	r3, sl
   7a624:	mov	r2, r8
   7a628:	mov	r1, r5
   7a62c:	mov	r0, r4
   7a630:	bl	247e0 <fputs@plt+0x136cc>
   7a634:	mov	r3, sl
   7a638:	ldr	r2, [sp, #28]
   7a63c:	mov	r1, r5
   7a640:	mov	r7, r0
   7a644:	mov	r0, r4
   7a648:	bl	247e0 <fputs@plt+0x136cc>
   7a64c:	mov	r2, r7
   7a650:	mov	r1, #122	; 0x7a
   7a654:	str	sl, [sp]
   7a658:	mov	r3, r0
   7a65c:	mov	r0, fp
   7a660:	bl	3bf0c <fputs@plt+0x2adf8>
   7a664:	mov	r3, sl
   7a668:	ldr	r2, [sp, #44]	; 0x2c
   7a66c:	mov	r1, r5
   7a670:	mov	r7, r0
   7a674:	mov	r0, r4
   7a678:	bl	247e0 <fputs@plt+0x136cc>
   7a67c:	mov	r3, sl
   7a680:	ldr	r2, [sp, #28]
   7a684:	mov	r1, r5
   7a688:	str	r0, [sp, #60]	; 0x3c
   7a68c:	mov	r0, r4
   7a690:	bl	247e0 <fputs@plt+0x136cc>
   7a694:	ldr	r2, [sp, #60]	; 0x3c
   7a698:	mov	r1, #122	; 0x7a
   7a69c:	str	sl, [sp]
   7a6a0:	mov	r3, r0
   7a6a4:	mov	r0, fp
   7a6a8:	bl	3bf0c <fputs@plt+0x2adf8>
   7a6ac:	mov	r2, r7
   7a6b0:	mov	r1, #73	; 0x49
   7a6b4:	str	sl, [sp]
   7a6b8:	mov	r3, r0
   7a6bc:	mov	r0, fp
   7a6c0:	bl	3bf0c <fputs@plt+0x2adf8>
   7a6c4:	ldr	r1, [sp, #48]	; 0x30
   7a6c8:	mov	r2, r0
   7a6cc:	mov	r0, r4
   7a6d0:	bl	2498c <fputs@plt+0x13878>
   7a6d4:	ldr	r3, [sp, #40]	; 0x28
   7a6d8:	cmp	r3, #6
   7a6dc:	str	r0, [sp, #48]	; 0x30
   7a6e0:	beq	7a750 <fputs@plt+0x6963c>
   7a6e4:	ldr	r3, [sp, #40]	; 0x28
   7a6e8:	cmp	r3, #9
   7a6ec:	beq	7aab0 <fputs@plt+0x6999c>
   7a6f0:	ldr	r3, [sp, #40]	; 0x28
   7a6f4:	cmp	r3, #8
   7a6f8:	bne	7aa60 <fputs@plt+0x6994c>
   7a6fc:	ldr	r3, [r9]
   7a700:	ldr	r2, [sp, #64]	; 0x40
   7a704:	ldr	r3, [r3, #4]
   7a708:	add	r3, r3, r2
   7a70c:	ldr	r1, [r3, #4]
   7a710:	cmp	r1, #0
   7a714:	beq	7aa60 <fputs@plt+0x6994c>
   7a718:	mov	r2, #0
   7a71c:	mov	r3, sl
   7a720:	mov	r0, r4
   7a724:	bl	263b8 <fputs@plt+0x152a4>
   7a728:	mov	r2, r0
   7a72c:	ldr	r1, [sp, #76]	; 0x4c
   7a730:	ldr	r0, [fp]
   7a734:	bl	30588 <fputs@plt+0x1f474>
   7a738:	mov	r3, sl
   7a73c:	ldr	r2, [sp, #56]	; 0x38
   7a740:	mov	r1, r0
   7a744:	str	r0, [sp, #76]	; 0x4c
   7a748:	mov	r0, fp
   7a74c:	bl	246e4 <fputs@plt+0x135d0>
   7a750:	ldr	r3, [r9, #20]
   7a754:	add	r6, r6, #1
   7a758:	cmp	r6, r3
   7a75c:	bge	7a8b4 <fputs@plt+0x697a0>
   7a760:	ldr	r3, [sp, #72]	; 0x48
   7a764:	ldr	r2, [sp, #68]	; 0x44
   7a768:	ldm	r3, {r0, r1}
   7a76c:	ldr	r3, [sp, #108]	; 0x6c
   7a770:	stm	r8, {r0, r1}
   7a774:	ldm	r2, {r0, r1}
   7a778:	ldr	r2, [sp, #44]	; 0x2c
   7a77c:	cmp	r3, #0
   7a780:	stm	r2, {r0, r1}
   7a784:	ldrne	r7, [r3, r6, lsl #2]
   7a788:	ldr	r3, [sp, #104]	; 0x68
   7a78c:	ldreq	r7, [r9, #36]	; 0x24
   7a790:	cmp	r3, #0
   7a794:	ldr	r2, [sp, #36]	; 0x24
   7a798:	ldrne	r1, [r3, #4]
   7a79c:	ldreq	r3, [sp, #36]	; 0x24
   7a7a0:	lslne	r3, r6, #1
   7a7a4:	ldr	r2, [r2, #4]
   7a7a8:	ldrshne	r3, [r1, r3]
   7a7ac:	ldrsheq	r3, [r3, #32]
   7a7b0:	lsl	r3, r3, #4
   7a7b4:	ldr	r0, [r2, r3]
   7a7b8:	cmp	r0, #0
   7a7bc:	str	r0, [sp, #136]	; 0x88
   7a7c0:	beq	7aa88 <fputs@plt+0x69974>
   7a7c4:	bl	10f58 <strlen@plt>
   7a7c8:	bic	r0, r0, #-1073741824	; 0xc0000000
   7a7cc:	ldr	r3, [r9]
   7a7d0:	str	r0, [sp, #140]	; 0x8c
   7a7d4:	lsl	r2, r7, #4
   7a7d8:	ldr	r3, [r3, #4]
   7a7dc:	str	r2, [sp, #64]	; 0x40
   7a7e0:	ldr	r0, [r3, r7, lsl #4]
   7a7e4:	cmp	r0, #0
   7a7e8:	str	r0, [sp, #128]	; 0x80
   7a7ec:	beq	7aa80 <fputs@plt+0x6996c>
   7a7f0:	bl	10f58 <strlen@plt>
   7a7f4:	bic	ip, r0, #-1073741824	; 0xc0000000
   7a7f8:	mov	r3, sl
   7a7fc:	mov	r2, r8
   7a800:	mov	r1, r5
   7a804:	mov	r0, r4
   7a808:	str	ip, [sp, #132]	; 0x84
   7a80c:	bl	247e0 <fputs@plt+0x136cc>
   7a810:	mov	r3, sl
   7a814:	ldr	r2, [sp, #28]
   7a818:	mov	r1, r5
   7a81c:	mov	r7, r0
   7a820:	mov	r0, r4
   7a824:	bl	247e0 <fputs@plt+0x136cc>
   7a828:	mov	r2, r7
   7a82c:	mov	r1, #122	; 0x7a
   7a830:	str	sl, [sp]
   7a834:	mov	r3, r0
   7a838:	mov	r0, fp
   7a83c:	bl	3bf0c <fputs@plt+0x2adf8>
   7a840:	mov	r3, #0
   7a844:	ldr	r2, [sp, #56]	; 0x38
   7a848:	mov	r1, r5
   7a84c:	mov	r7, r0
   7a850:	mov	r0, r4
   7a854:	bl	247e0 <fputs@plt+0x136cc>
   7a858:	mov	r2, r7
   7a85c:	mov	r1, #79	; 0x4f
   7a860:	str	sl, [sp]
   7a864:	mov	r3, r0
   7a868:	mov	r0, fp
   7a86c:	bl	3bf0c <fputs@plt+0x2adf8>
   7a870:	ldr	r1, [sp, #32]
   7a874:	mov	r2, r0
   7a878:	mov	r0, r4
   7a87c:	bl	2498c <fputs@plt+0x13878>
   7a880:	ldr	r3, [sp, #52]	; 0x34
   7a884:	cmp	r3, #0
   7a888:	str	r0, [sp, #32]
   7a88c:	bne	7a620 <fputs@plt+0x6950c>
   7a890:	ldr	r3, [sp, #40]	; 0x28
   7a894:	cmp	r3, #6
   7a898:	beq	7a750 <fputs@plt+0x6963c>
   7a89c:	cmp	r3, #9
   7a8a0:	bne	7a6f0 <fputs@plt+0x695dc>
   7a8a4:	ldr	r3, [r9, #20]
   7a8a8:	add	r6, r6, #1
   7a8ac:	cmp	r6, r3
   7a8b0:	blt	7a760 <fputs@plt+0x6964c>
   7a8b4:	ldr	r7, [sp, #40]	; 0x28
   7a8b8:	ldr	r1, [sp, #108]	; 0x6c
   7a8bc:	mov	r0, r4
   7a8c0:	bl	1d100 <fputs@plt+0xbfec>
   7a8c4:	ldr	r3, [r9]
   7a8c8:	ldr	r6, [r3]
   7a8cc:	cmp	r6, #0
   7a8d0:	beq	7ab10 <fputs@plt+0x699fc>
   7a8d4:	mov	r0, r6
   7a8d8:	bl	10f58 <strlen@plt>
   7a8dc:	cmp	r7, #6
   7a8e0:	strne	sl, [sp, #40]	; 0x28
   7a8e4:	bic	r8, r0, #-1073741824	; 0xc0000000
   7a8e8:	add	r5, r8, #73	; 0x49
   7a8ec:	beq	7ab24 <fputs@plt+0x69a10>
   7a8f0:	ldr	r3, [r4, #256]	; 0x100
   7a8f4:	mov	r2, r5
   7a8f8:	add	r3, r3, #1
   7a8fc:	str	r3, [r4, #256]	; 0x100
   7a900:	mov	r0, r4
   7a904:	mov	r3, sl
   7a908:	bl	25490 <fputs@plt+0x1437c>
   7a90c:	subs	r5, r0, #0
   7a910:	moveq	r8, sl
   7a914:	beq	7a9bc <fputs@plt+0x698a8>
   7a918:	add	r3, r5, #36	; 0x24
   7a91c:	add	r0, r5, #72	; 0x48
   7a920:	mov	r2, r8
   7a924:	mov	r1, r6
   7a928:	str	r3, [r5, #28]
   7a92c:	str	r0, [r5, #48]	; 0x30
   7a930:	str	r3, [sp, #44]	; 0x2c
   7a934:	mov	r8, r3
   7a938:	bl	10f7c <memcpy@plt>
   7a93c:	mov	r3, sl
   7a940:	mov	r2, #1
   7a944:	ldr	r1, [sp, #32]
   7a948:	mov	r0, r4
   7a94c:	bl	263b8 <fputs@plt+0x152a4>
   7a950:	mov	r2, #1
   7a954:	ldr	r1, [sp, #76]	; 0x4c
   7a958:	str	r0, [r5, #52]	; 0x34
   7a95c:	mov	r0, r4
   7a960:	bl	26a34 <fputs@plt+0x15920>
   7a964:	mov	r2, #1
   7a968:	ldr	r1, [sp, #40]	; 0x28
   7a96c:	str	r0, [r5, #56]	; 0x38
   7a970:	mov	r0, r4
   7a974:	bl	261d4 <fputs@plt+0x150c0>
   7a978:	ldr	r3, [sp, #48]	; 0x30
   7a97c:	cmp	r3, #0
   7a980:	str	r0, [r5, #44]	; 0x2c
   7a984:	beq	7ab08 <fputs@plt+0x699f4>
   7a988:	mov	r2, r3
   7a98c:	mov	r1, #19
   7a990:	mov	r3, #0
   7a994:	str	sl, [sp]
   7a998:	mov	r0, fp
   7a99c:	bl	3bf0c <fputs@plt+0x2adf8>
   7a9a0:	mov	r3, #0
   7a9a4:	mov	r2, #1
   7a9a8:	mov	r1, r0
   7a9ac:	str	r0, [sp, #48]	; 0x30
   7a9b0:	mov	r0, r4
   7a9b4:	bl	263b8 <fputs@plt+0x152a4>
   7a9b8:	str	r0, [r5, #12]
   7a9bc:	ldr	r3, [r4, #256]	; 0x100
   7a9c0:	ldr	r1, [sp, #32]
   7a9c4:	sub	r3, r3, #1
   7a9c8:	str	r3, [r4, #256]	; 0x100
   7a9cc:	mov	r0, r4
   7a9d0:	bl	23a00 <fputs@plt+0x128ec>
   7a9d4:	ldr	r1, [sp, #48]	; 0x30
   7a9d8:	mov	r0, r4
   7a9dc:	bl	23a00 <fputs@plt+0x128ec>
   7a9e0:	ldr	r1, [sp, #76]	; 0x4c
   7a9e4:	mov	r0, r4
   7a9e8:	bl	23aac <fputs@plt+0x12998>
   7a9ec:	ldr	r1, [sp, #40]	; 0x28
   7a9f0:	mov	r2, #1
   7a9f4:	mov	r0, r4
   7a9f8:	bl	23944 <fputs@plt+0x12830>
   7a9fc:	ldrb	r3, [r4, #69]	; 0x45
   7aa00:	cmp	r3, #1
   7aa04:	beq	7abe4 <fputs@plt+0x69ad0>
   7aa08:	cmp	r7, #6
   7aa0c:	beq	7aafc <fputs@plt+0x699e8>
   7aa10:	cmp	r7, #9
   7aa14:	bne	7aa24 <fputs@plt+0x69910>
   7aa18:	ldr	r3, [sp, #52]	; 0x34
   7aa1c:	cmp	r3, #0
   7aa20:	beq	7abbc <fputs@plt+0x69aa8>
   7aa24:	mov	r3, #110	; 0x6e
   7aa28:	strb	r3, [r8]
   7aa2c:	ldr	r3, [sp, #36]	; 0x24
   7aa30:	ldr	r2, [sp, #52]	; 0x34
   7aa34:	ldr	r3, [r3, #64]	; 0x40
   7aa38:	cmp	r2, #0
   7aa3c:	str	r5, [r8, #4]
   7aa40:	str	r3, [r5, #20]
   7aa44:	str	r3, [r5, #24]
   7aa48:	ldr	r3, [sp, #84]	; 0x54
   7aa4c:	moveq	r2, #109	; 0x6d
   7aa50:	movne	r2, #110	; 0x6e
   7aa54:	str	r5, [r3, #28]
   7aa58:	strb	r2, [r5, #8]
   7aa5c:	b	7a508 <fputs@plt+0x693f4>
   7aa60:	mov	r3, #0
   7aa64:	mov	r2, r3
   7aa68:	str	sl, [sp]
   7aa6c:	mov	r1, #101	; 0x65
   7aa70:	mov	r0, fp
   7aa74:	bl	3bf0c <fputs@plt+0x2adf8>
   7aa78:	mov	r2, r0
   7aa7c:	b	7a72c <fputs@plt+0x69618>
   7aa80:	ldr	ip, [sp, #80]	; 0x50
   7aa84:	b	7a7f8 <fputs@plt+0x696e4>
   7aa88:	ldr	r0, [sp, #80]	; 0x50
   7aa8c:	b	7a7cc <fputs@plt+0x696b8>
   7aa90:	ldr	r2, [r4, #24]
   7aa94:	tst	r2, #16777216	; 0x1000000
   7aa98:	beq	7a57c <fputs@plt+0x69468>
   7aa9c:	ldr	r9, [r9, #12]
   7aaa0:	cmp	r9, #0
   7aaa4:	bne	7a534 <fputs@plt+0x69420>
   7aaa8:	add	sp, sp, #148	; 0x94
   7aaac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7aab0:	mov	r3, sl
   7aab4:	ldr	r2, [sp, #44]	; 0x2c
   7aab8:	mov	r1, r5
   7aabc:	mov	r0, r4
   7aac0:	bl	247e0 <fputs@plt+0x136cc>
   7aac4:	mov	r3, sl
   7aac8:	ldr	r2, [sp, #28]
   7aacc:	mov	r1, r5
   7aad0:	mov	r7, r0
   7aad4:	mov	r0, r4
   7aad8:	bl	247e0 <fputs@plt+0x136cc>
   7aadc:	mov	r2, r7
   7aae0:	str	sl, [sp]
   7aae4:	mov	r1, #122	; 0x7a
   7aae8:	mov	r3, r0
   7aaec:	mov	r0, fp
   7aaf0:	bl	3bf0c <fputs@plt+0x2adf8>
   7aaf4:	mov	r2, r0
   7aaf8:	b	7a72c <fputs@plt+0x69618>
   7aafc:	mov	r3, #119	; 0x77
   7ab00:	strb	r3, [r8]
   7ab04:	b	7aa2c <fputs@plt+0x69918>
   7ab08:	ldr	r8, [sp, #44]	; 0x2c
   7ab0c:	b	7a9bc <fputs@plt+0x698a8>
   7ab10:	cmp	r7, #6
   7ab14:	mov	r5, #73	; 0x49
   7ab18:	mov	r8, r6
   7ab1c:	strne	sl, [sp, #40]	; 0x28
   7ab20:	bne	7a8f0 <fputs@plt+0x697dc>
   7ab24:	ldr	r2, [sp, #100]	; 0x64
   7ab28:	mov	r1, #57	; 0x39
   7ab2c:	mov	r0, r4
   7ab30:	str	r6, [sp, #136]	; 0x88
   7ab34:	str	r8, [sp, #140]	; 0x8c
   7ab38:	bl	24ae8 <fputs@plt+0x139d4>
   7ab3c:	mov	r1, sl
   7ab40:	subs	r2, r0, #0
   7ab44:	movne	r3, #2
   7ab48:	strbne	r3, [r2, #1]
   7ab4c:	ldr	r0, [fp]
   7ab50:	bl	30588 <fputs@plt+0x1f474>
   7ab54:	mov	r3, sl
   7ab58:	ldr	r2, [sp, #28]
   7ab5c:	mov	r1, #0
   7ab60:	str	r0, [sp, #40]	; 0x28
   7ab64:	mov	r0, r4
   7ab68:	bl	2ffc0 <fputs@plt+0x1eeac>
   7ab6c:	mov	r2, #0
   7ab70:	ldr	r3, [sp, #32]
   7ab74:	ldr	r1, [sp, #40]	; 0x28
   7ab78:	str	r2, [sp, #32]
   7ab7c:	str	sl, [sp, #20]
   7ab80:	str	sl, [sp, #16]
   7ab84:	str	sl, [sp, #12]
   7ab88:	str	sl, [sp, #8]
   7ab8c:	str	sl, [sp, #4]
   7ab90:	str	sl, [sp]
   7ab94:	mov	r2, r0
   7ab98:	mov	r0, fp
   7ab9c:	bl	30768 <fputs@plt+0x1f654>
   7aba0:	str	r0, [sp, #40]	; 0x28
   7aba4:	b	7a8f0 <fputs@plt+0x697dc>
   7aba8:	ldr	r3, [sp, #80]	; 0x50
   7abac:	str	sl, [sp, #76]	; 0x4c
   7abb0:	str	r3, [sp, #48]	; 0x30
   7abb4:	str	r3, [sp, #32]
   7abb8:	b	7a8b8 <fputs@plt+0x697a4>
   7abbc:	ldr	r3, [sp, #36]	; 0x24
   7abc0:	mov	r2, #109	; 0x6d
   7abc4:	strb	r2, [r8]
   7abc8:	ldr	r3, [r3, #64]	; 0x40
   7abcc:	str	r5, [r8, #4]
   7abd0:	str	r3, [r5, #20]
   7abd4:	str	r3, [r5, #24]
   7abd8:	ldr	r3, [sp, #84]	; 0x54
   7abdc:	str	r5, [r3, #28]
   7abe0:	b	7aa58 <fputs@plt+0x69944>
   7abe4:	mov	r1, r5
   7abe8:	mov	r0, r4
   7abec:	bl	23fac <fputs@plt+0x12e98>
   7abf0:	b	7a528 <fputs@plt+0x69414>
   7abf4:	andeq	pc, r2, r8, lsr #25
   7abf8:	andeq	sl, r1, r4, lsl ip
   7abfc:	push	{r4, r5, r6, r7, r8, lr}
   7ac00:	sub	sp, sp, #8
   7ac04:	subs	r4, r1, #0
   7ac08:	ldr	r6, [sp, #32]
   7ac0c:	beq	7ac84 <fputs@plt+0x69b70>
   7ac10:	mov	r8, r0
   7ac14:	mov	r5, r2
   7ac18:	mov	r7, r3
   7ac1c:	b	7ac2c <fputs@plt+0x69b18>
   7ac20:	ldr	r4, [r4, #32]
   7ac24:	cmp	r4, #0
   7ac28:	beq	7ac84 <fputs@plt+0x69b70>
   7ac2c:	ldrb	r3, [r4, #8]
   7ac30:	cmp	r3, r5
   7ac34:	bne	7ac20 <fputs@plt+0x69b0c>
   7ac38:	ldrb	r3, [r4, #9]
   7ac3c:	cmp	r3, r6
   7ac40:	bne	7ac20 <fputs@plt+0x69b0c>
   7ac44:	ldr	r0, [r4, #16]
   7ac48:	cmp	r7, #0
   7ac4c:	cmpne	r0, #0
   7ac50:	bne	7ac8c <fputs@plt+0x69b78>
   7ac54:	ldr	r3, [sp, #48]	; 0x30
   7ac58:	mov	r1, r4
   7ac5c:	str	r3, [sp, #4]
   7ac60:	ldr	r3, [sp, #44]	; 0x2c
   7ac64:	ldr	r2, [sp, #36]	; 0x24
   7ac68:	str	r3, [sp]
   7ac6c:	mov	r0, r8
   7ac70:	ldr	r3, [sp, #40]	; 0x28
   7ac74:	bl	7a398 <fputs@plt+0x69284>
   7ac78:	ldr	r4, [r4, #32]
   7ac7c:	cmp	r4, #0
   7ac80:	bne	7ac2c <fputs@plt+0x69b18>
   7ac84:	add	sp, sp, #8
   7ac88:	pop	{r4, r5, r6, r7, r8, pc}
   7ac8c:	mov	r1, r7
   7ac90:	bl	20434 <fputs@plt+0xf320>
   7ac94:	cmp	r0, #0
   7ac98:	beq	7ac20 <fputs@plt+0x69b0c>
   7ac9c:	b	7ac54 <fputs@plt+0x69b40>
   7aca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7aca4:	sub	sp, sp, #60	; 0x3c
   7aca8:	ldr	r7, [r0, #8]
   7acac:	str	r3, [sp, #24]
   7acb0:	ldrsh	r3, [sp, #104]	; 0x68
   7acb4:	mov	r8, r0
   7acb8:	ldr	r0, [r7, #24]
   7acbc:	str	r3, [sp, #44]	; 0x2c
   7acc0:	ldrb	r3, [sp, #108]	; 0x6c
   7acc4:	mov	r5, r1
   7acc8:	str	r2, [sp, #28]
   7accc:	str	r3, [sp, #52]	; 0x34
   7acd0:	ldrb	r3, [sp, #112]	; 0x70
   7acd4:	str	r3, [sp, #32]
   7acd8:	ldrb	r3, [sp, #116]	; 0x74
   7acdc:	mov	r4, r3
   7ace0:	str	r3, [sp, #48]	; 0x30
   7ace4:	bl	2e640 <fputs@plt+0x1d52c>
   7ace8:	ldrb	r3, [r5, #42]	; 0x2a
   7acec:	tst	r3, #32
   7acf0:	movne	r3, #68	; 0x44
   7acf4:	moveq	r3, #70	; 0x46
   7acf8:	cmp	r4, #0
   7acfc:	str	r3, [sp, #40]	; 0x28
   7ad00:	str	r0, [sp, #36]	; 0x24
   7ad04:	beq	7aed0 <fputs@plt+0x69dbc>
   7ad08:	mov	r3, #0
   7ad0c:	mov	r2, r3
   7ad10:	mov	r1, r5
   7ad14:	ldr	r0, [r8]
   7ad18:	bl	20188 <fputs@plt+0xf074>
   7ad1c:	ldr	r3, [sp, #28]
   7ad20:	cmp	r3, #0
   7ad24:	cmpeq	r0, #0
   7ad28:	movne	sl, #1
   7ad2c:	moveq	sl, #0
   7ad30:	beq	7ae58 <fputs@plt+0x69d44>
   7ad34:	ldr	r1, [sp, #32]
   7ad38:	mov	r2, #3
   7ad3c:	mov	r3, #0
   7ad40:	str	r1, [sp, #8]
   7ad44:	stm	sp, {r2, r5}
   7ad48:	ldr	r1, [sp, #28]
   7ad4c:	mov	r2, r3
   7ad50:	mov	r0, r8
   7ad54:	bl	7a2e4 <fputs@plt+0x691d0>
   7ad58:	ldr	r3, [r8]
   7ad5c:	ldr	r6, [r3, #24]
   7ad60:	ands	r6, r6, #524288	; 0x80000
   7ad64:	mov	fp, r0
   7ad68:	bne	7af40 <fputs@plt+0x69e2c>
   7ad6c:	ldrsh	r3, [r5, #34]	; 0x22
   7ad70:	ldr	r9, [r8, #76]	; 0x4c
   7ad74:	mov	r4, #0
   7ad78:	add	r3, r3, #1
   7ad7c:	add	r3, r3, r9
   7ad80:	add	sl, r9, #1
   7ad84:	str	r3, [r8, #76]	; 0x4c
   7ad88:	ldr	r2, [sp, #100]	; 0x64
   7ad8c:	mov	r3, sl
   7ad90:	str	r4, [sp]
   7ad94:	mov	r1, #30
   7ad98:	mov	r0, r7
   7ad9c:	bl	2e760 <fputs@plt+0x1d64c>
   7ada0:	ldrsh	r3, [r5, #34]	; 0x22
   7ada4:	orr	r6, fp, r6
   7ada8:	cmp	r3, r4
   7adac:	addgt	r9, r9, #2
   7adb0:	movgt	fp, #1
   7adb4:	ble	7adfc <fputs@plt+0x69ce8>
   7adb8:	cmn	r6, #1
   7adbc:	beq	7add0 <fputs@plt+0x69cbc>
   7adc0:	cmp	r4, #31
   7adc4:	bgt	7adf0 <fputs@plt+0x69cdc>
   7adc8:	ands	r2, r6, fp, lsl r4
   7adcc:	beq	7adf0 <fputs@plt+0x69cdc>
   7add0:	add	r3, r9, r4
   7add4:	str	r3, [sp]
   7add8:	ldr	r2, [sp, #24]
   7addc:	mov	r3, r4
   7ade0:	mov	r1, r5
   7ade4:	mov	r0, r7
   7ade8:	bl	441ac <fputs@plt+0x33098>
   7adec:	ldrsh	r3, [r5, #34]	; 0x22
   7adf0:	add	r4, r4, #1
   7adf4:	cmp	r3, r4
   7adf8:	bgt	7adb8 <fputs@plt+0x69ca4>
   7adfc:	mov	r2, #1
   7ae00:	ldr	r4, [r7, #32]
   7ae04:	str	r2, [sp]
   7ae08:	ldr	r2, [sp, #36]	; 0x24
   7ae0c:	mov	r3, #0
   7ae10:	str	r2, [sp, #16]
   7ae14:	ldr	r2, [sp, #32]
   7ae18:	stmib	sp, {r5, sl}
   7ae1c:	str	r2, [sp, #12]
   7ae20:	ldr	r1, [sp, #28]
   7ae24:	mov	r2, #109	; 0x6d
   7ae28:	mov	r0, r8
   7ae2c:	bl	7abfc <fputs@plt+0x69ae8>
   7ae30:	ldr	r3, [r7, #32]
   7ae34:	cmp	r4, r3
   7ae38:	blt	7af18 <fputs@plt+0x69e04>
   7ae3c:	mov	r3, #0
   7ae40:	str	r3, [sp, #4]
   7ae44:	str	r3, [sp]
   7ae48:	mov	r2, sl
   7ae4c:	mov	r1, r5
   7ae50:	mov	r0, r8
   7ae54:	bl	77b74 <fputs@plt+0x66a60>
   7ae58:	ldr	r4, [r5, #12]
   7ae5c:	cmp	r4, #0
   7ae60:	beq	7af54 <fputs@plt+0x69e40>
   7ae64:	ldr	r3, [r8]
   7ae68:	ldr	r3, [r3, #24]
   7ae6c:	tst	r3, #524288	; 0x80000
   7ae70:	bne	7aef8 <fputs@plt+0x69de4>
   7ae74:	ldr	r4, [sp, #36]	; 0x24
   7ae78:	ldr	r2, [sp, #32]
   7ae7c:	mov	r3, #2
   7ae80:	mov	r0, r8
   7ae84:	str	r2, [sp, #12]
   7ae88:	ldr	r1, [sp, #28]
   7ae8c:	str	r3, [sp]
   7ae90:	str	r4, [sp, #16]
   7ae94:	stmib	sp, {r5, sl}
   7ae98:	mov	r3, #0
   7ae9c:	mov	r2, #109	; 0x6d
   7aea0:	bl	7abfc <fputs@plt+0x69ae8>
   7aea4:	ldr	r2, [r7, #24]
   7aea8:	mvn	r1, r4
   7aeac:	ldr	r3, [r2, #120]	; 0x78
   7aeb0:	cmp	r3, #0
   7aeb4:	ldrne	r0, [r7, #32]
   7aeb8:	strne	r0, [r3, r1, lsl #2]
   7aebc:	ldr	r3, [r7, #32]
   7aec0:	sub	r3, r3, #1
   7aec4:	str	r3, [r2, #96]	; 0x60
   7aec8:	add	sp, sp, #60	; 0x3c
   7aecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7aed0:	ldr	r3, [sp, #44]	; 0x2c
   7aed4:	ldr	r2, [sp, #24]
   7aed8:	str	r3, [sp, #4]
   7aedc:	ldr	r3, [sp, #100]	; 0x64
   7aee0:	ldr	r1, [sp, #40]	; 0x28
   7aee4:	str	r3, [sp]
   7aee8:	mov	r3, r0
   7aeec:	mov	r0, r7
   7aef0:	bl	2e83c <fputs@plt+0x1d728>
   7aef4:	b	7ad08 <fputs@plt+0x69bf4>
   7aef8:	mov	r2, #0
   7aefc:	str	r2, [sp, #4]
   7af00:	str	r2, [sp]
   7af04:	mov	r3, sl
   7af08:	mov	r1, r5
   7af0c:	mov	r0, r8
   7af10:	bl	7a478 <fputs@plt+0x69364>
   7af14:	b	7ae74 <fputs@plt+0x69d60>
   7af18:	ldr	r3, [sp, #44]	; 0x2c
   7af1c:	ldr	r1, [sp, #40]	; 0x28
   7af20:	str	r3, [sp, #4]
   7af24:	ldr	r3, [sp, #100]	; 0x64
   7af28:	ldr	r2, [sp, #24]
   7af2c:	str	r3, [sp]
   7af30:	mov	r0, r7
   7af34:	ldr	r3, [sp, #36]	; 0x24
   7af38:	bl	2e83c <fputs@plt+0x1d728>
   7af3c:	b	7ae3c <fputs@plt+0x69d28>
   7af40:	mov	r1, r5
   7af44:	mov	r0, r8
   7af48:	bl	3db2c <fputs@plt+0x2ca18>
   7af4c:	mov	r6, r0
   7af50:	b	7ad6c <fputs@plt+0x69c58>
   7af54:	ldr	r6, [sp, #24]
   7af58:	ldr	r3, [sp, #120]	; 0x78
   7af5c:	mov	r2, r6
   7af60:	str	r3, [sp, #4]
   7af64:	mov	r1, r5
   7af68:	ldr	r3, [sp, #96]	; 0x60
   7af6c:	mov	r0, r8
   7af70:	str	r4, [sp]
   7af74:	bl	652f4 <fputs@plt+0x541e0>
   7af78:	mov	r2, r6
   7af7c:	ldr	r6, [sp, #52]	; 0x34
   7af80:	str	r4, [sp]
   7af84:	adds	r3, r6, #0
   7af88:	movne	r3, #1
   7af8c:	mov	r1, #95	; 0x5f
   7af90:	mov	r0, r7
   7af94:	bl	2e760 <fputs@plt+0x1d64c>
   7af98:	cmp	r6, #0
   7af9c:	bne	7b024 <fputs@plt+0x69f10>
   7afa0:	ldr	r3, [sp, #48]	; 0x30
   7afa4:	cmp	r3, #0
   7afa8:	bne	7b004 <fputs@plt+0x69ef0>
   7afac:	ldr	r3, [sp, #120]	; 0x78
   7afb0:	cmp	r3, #0
   7afb4:	blt	7afdc <fputs@plt+0x69ec8>
   7afb8:	mov	r3, #0
   7afbc:	str	r3, [sp]
   7afc0:	ldr	r2, [sp, #120]	; 0x78
   7afc4:	mov	r1, #95	; 0x5f
   7afc8:	mov	r0, r7
   7afcc:	bl	2e760 <fputs@plt+0x1d64c>
   7afd0:	ldr	r3, [sp, #48]	; 0x30
   7afd4:	cmp	r3, #2
   7afd8:	beq	7afe4 <fputs@plt+0x69ed0>
   7afdc:	mov	r3, #0
   7afe0:	str	r3, [sp, #48]	; 0x30
   7afe4:	ldr	r3, [r7]
   7afe8:	ldrb	r3, [r3, #69]	; 0x45
   7afec:	cmp	r3, #0
   7aff0:	bne	7ae64 <fputs@plt+0x69d50>
   7aff4:	ldr	r1, [sp, #48]	; 0x30
   7aff8:	mov	r0, r7
   7affc:	bl	1f968 <fputs@plt+0xe854>
   7b000:	b	7ae64 <fputs@plt+0x69d50>
   7b004:	ldr	r3, [r7]
   7b008:	ldrb	r3, [r3, #69]	; 0x45
   7b00c:	cmp	r3, #0
   7b010:	beq	7b03c <fputs@plt+0x69f28>
   7b014:	ldr	r3, [sp, #120]	; 0x78
   7b018:	cmp	r3, #0
   7b01c:	bge	7afb8 <fputs@plt+0x69ea4>
   7b020:	b	7afd0 <fputs@plt+0x69ebc>
   7b024:	mov	r3, r4
   7b028:	ldr	r2, [r5]
   7b02c:	mvn	r1, #0
   7b030:	mov	r0, r7
   7b034:	bl	24588 <fputs@plt+0x13474>
   7b038:	b	7afa0 <fputs@plt+0x69e8c>
   7b03c:	mov	r1, #4
   7b040:	mov	r0, r7
   7b044:	bl	1f968 <fputs@plt+0xe854>
   7b048:	b	7b014 <fputs@plt+0x69f00>
   7b04c:	ldr	ip, [r0, #68]	; 0x44
   7b050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b054:	mov	r9, #0
   7b058:	sub	sp, sp, #164	; 0xa4
   7b05c:	cmp	ip, r9
   7b060:	mov	r7, r2
   7b064:	ldr	r4, [r0]
   7b068:	str	r9, [sp, #116]	; 0x74
   7b06c:	str	r9, [sp, #104]	; 0x68
   7b070:	str	r9, [sp, #108]	; 0x6c
   7b074:	str	r9, [sp, #112]	; 0x70
   7b078:	mov	r6, r1
   7b07c:	bne	7b090 <fputs@plt+0x69f7c>
   7b080:	ldrb	r8, [r4, #69]	; 0x45
   7b084:	cmp	r8, r9
   7b088:	movne	r9, ip
   7b08c:	beq	7b0bc <fputs@plt+0x69fa8>
   7b090:	mov	r1, r6
   7b094:	mov	r0, r4
   7b098:	bl	23860 <fputs@plt+0x1274c>
   7b09c:	mov	r1, r7
   7b0a0:	mov	r0, r4
   7b0a4:	bl	23a00 <fputs@plt+0x128ec>
   7b0a8:	mov	r1, r9
   7b0ac:	mov	r0, r4
   7b0b0:	bl	1d100 <fputs@plt+0xbfec>
   7b0b4:	add	sp, sp, #164	; 0xa4
   7b0b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b0bc:	mov	r5, r0
   7b0c0:	bl	77b18 <fputs@plt+0x66a04>
   7b0c4:	subs	fp, r0, #0
   7b0c8:	beq	7b134 <fputs@plt+0x6a020>
   7b0cc:	mov	r3, r8
   7b0d0:	str	r8, [sp]
   7b0d4:	mov	r2, #109	; 0x6d
   7b0d8:	mov	r1, fp
   7b0dc:	mov	r0, r5
   7b0e0:	bl	20488 <fputs@plt+0xf374>
   7b0e4:	ldr	r3, [fp, #12]
   7b0e8:	str	r3, [sp, #36]	; 0x24
   7b0ec:	subs	r3, r0, #0
   7b0f0:	str	r3, [sp, #32]
   7b0f4:	movne	r3, #1
   7b0f8:	strne	r3, [sp, #40]	; 0x28
   7b0fc:	beq	7b6b0 <fputs@plt+0x6a59c>
   7b100:	mov	r1, fp
   7b104:	mov	r0, r5
   7b108:	bl	57108 <fputs@plt+0x45ff4>
   7b10c:	subs	r9, r0, #0
   7b110:	beq	7b140 <fputs@plt+0x6a02c>
   7b114:	ldr	r1, [sp, #116]	; 0x74
   7b118:	mov	r9, #0
   7b11c:	cmp	r1, #0
   7b120:	movne	r3, #0
   7b124:	ldrne	r2, [sp, #112]	; 0x70
   7b128:	strne	r3, [sp, #116]	; 0x74
   7b12c:	strne	r2, [r1, #496]	; 0x1f0
   7b130:	b	7b090 <fputs@plt+0x69f7c>
   7b134:	mov	r9, fp
   7b138:	ldr	r1, [sp, #116]	; 0x74
   7b13c:	b	7b11c <fputs@plt+0x6a008>
   7b140:	ldr	r3, [sp, #32]
   7b144:	mov	r1, fp
   7b148:	adds	r2, r3, #0
   7b14c:	movne	r2, #1
   7b150:	mov	r0, r5
   7b154:	bl	3d634 <fputs@plt+0x2c520>
   7b158:	subs	r8, r0, #0
   7b15c:	bne	7b6a8 <fputs@plt+0x6a594>
   7b160:	ldr	r1, [fp, #64]	; 0x40
   7b164:	cmp	r1, #0
   7b168:	beq	7b6f4 <fputs@plt+0x6a5e0>
   7b16c:	ldr	ip, [r4, #20]
   7b170:	cmp	ip, #0
   7b174:	movle	r9, r8
   7b178:	ldrle	r0, [r4, #16]
   7b17c:	ble	7b1c0 <fputs@plt+0x6a0ac>
   7b180:	ldr	lr, [r4, #16]
   7b184:	ldr	r3, [lr, #12]
   7b188:	cmp	r1, r3
   7b18c:	addne	r3, lr, #16
   7b190:	movne	r9, r8
   7b194:	bne	7b1b0 <fputs@plt+0x6a09c>
   7b198:	b	7b9e4 <fputs@plt+0x6a8d0>
   7b19c:	mov	r0, r3
   7b1a0:	add	r3, r3, #16
   7b1a4:	ldr	r2, [r3, #-4]
   7b1a8:	cmp	r1, r2
   7b1ac:	beq	7b1c0 <fputs@plt+0x6a0ac>
   7b1b0:	add	r9, r9, #1
   7b1b4:	cmp	r9, ip
   7b1b8:	bne	7b19c <fputs@plt+0x6a088>
   7b1bc:	add	r0, lr, r9, lsl #4
   7b1c0:	ldr	r1, [r0]
   7b1c4:	ldr	r2, [fp]
   7b1c8:	mov	r3, #0
   7b1cc:	str	r1, [sp]
   7b1d0:	mov	r0, r5
   7b1d4:	mov	r1, #9
   7b1d8:	bl	39730 <fputs@plt+0x2861c>
   7b1dc:	cmp	r0, #1
   7b1e0:	mov	sl, r0
   7b1e4:	beq	7b114 <fputs@plt+0x6a000>
   7b1e8:	ldr	r3, [r5, #72]	; 0x48
   7b1ec:	mov	r2, r3
   7b1f0:	str	r3, [sp, #48]	; 0x30
   7b1f4:	ldr	r3, [fp, #8]
   7b1f8:	add	r1, r2, #1
   7b1fc:	cmp	r3, #0
   7b200:	str	r1, [r5, #72]	; 0x48
   7b204:	str	r1, [sp, #56]	; 0x38
   7b208:	str	r2, [r6, #52]	; 0x34
   7b20c:	beq	7b22c <fputs@plt+0x6a118>
   7b210:	add	r1, r2, #2
   7b214:	ldr	r3, [r3, #20]
   7b218:	add	r2, r1, r8
   7b21c:	cmp	r3, #0
   7b220:	add	r8, r8, #1
   7b224:	bne	7b214 <fputs@plt+0x6a100>
   7b228:	str	r2, [r5, #72]	; 0x48
   7b22c:	ldr	r3, [sp, #36]	; 0x24
   7b230:	cmp	r3, #0
   7b234:	ldrne	r3, [r5, #496]	; 0x1f0
   7b238:	ldrne	r2, [fp]
   7b23c:	strne	r3, [sp, #112]	; 0x70
   7b240:	ldr	r3, [r5, #8]
   7b244:	strne	r5, [sp, #116]	; 0x74
   7b248:	strne	r2, [r5, #496]	; 0x1f0
   7b24c:	cmp	r3, #0
   7b250:	str	r3, [sp, #44]	; 0x2c
   7b254:	beq	7b708 <fputs@plt+0x6a5f4>
   7b258:	ldrb	r3, [r5, #18]
   7b25c:	mov	r1, #1
   7b260:	mov	r0, r5
   7b264:	cmp	r3, #0
   7b268:	ldreq	r2, [sp, #44]	; 0x2c
   7b26c:	moveq	r3, r2
   7b270:	ldrbeq	r3, [r3, #89]	; 0x59
   7b274:	orreq	r3, r3, #4
   7b278:	strbeq	r3, [r2, #89]	; 0x59
   7b27c:	mov	r2, r9
   7b280:	bl	5aa4c <fputs@plt+0x49938>
   7b284:	ldr	r3, [sp, #36]	; 0x24
   7b288:	cmp	r3, #0
   7b28c:	beq	7b2b8 <fputs@plt+0x6a1a4>
   7b290:	ldr	r1, [sp, #48]	; 0x30
   7b294:	ldr	r2, [fp, #64]	; 0x40
   7b298:	mov	r3, r7
   7b29c:	str	r1, [sp]
   7b2a0:	mov	r0, r5
   7b2a4:	mov	r1, fp
   7b2a8:	bl	69140 <fputs@plt+0x5802c>
   7b2ac:	ldr	r1, [sp, #48]	; 0x30
   7b2b0:	str	r1, [sp, #108]	; 0x6c
   7b2b4:	str	r1, [sp, #104]	; 0x68
   7b2b8:	add	r3, sp, #128	; 0x80
   7b2bc:	mov	r0, r3
   7b2c0:	mov	r2, #32
   7b2c4:	mov	r1, #0
   7b2c8:	str	r3, [sp, #52]	; 0x34
   7b2cc:	bl	10ee0 <memset@plt>
   7b2d0:	ldr	r3, [sp, #52]	; 0x34
   7b2d4:	mov	r1, r7
   7b2d8:	mov	r0, r3
   7b2dc:	str	r5, [sp, #128]	; 0x80
   7b2e0:	str	r6, [sp, #132]	; 0x84
   7b2e4:	bl	3aff0 <fputs@plt+0x29edc>
   7b2e8:	subs	r3, r0, #0
   7b2ec:	str	r3, [sp, #52]	; 0x34
   7b2f0:	bne	7b114 <fputs@plt+0x6a000>
   7b2f4:	ldr	r3, [r4, #24]
   7b2f8:	tst	r3, #128	; 0x80
   7b2fc:	mvneq	r3, #0
   7b300:	streq	r3, [sp, #80]	; 0x50
   7b304:	bne	7b848 <fputs@plt+0x6a734>
   7b308:	cmp	sl, #0
   7b30c:	cmpeq	r7, #0
   7b310:	ldr	r3, [sp, #40]	; 0x28
   7b314:	bne	7b6dc <fputs@plt+0x6a5c8>
   7b318:	cmp	r3, #0
   7b31c:	bne	7b8b0 <fputs@plt+0x6a79c>
   7b320:	ldrb	r3, [fp, #42]	; 0x2a
   7b324:	tst	r3, #16
   7b328:	ldrne	r2, [pc, #2696]	; 7bdb8 <fputs@plt+0x6aca4>
   7b32c:	strne	r2, [sp, #64]	; 0x40
   7b330:	beq	7ba64 <fputs@plt+0x6a950>
   7b334:	ands	r2, r3, #32
   7b338:	beq	7b870 <fputs@plt+0x6a75c>
   7b33c:	ldr	sl, [fp, #8]
   7b340:	cmp	sl, #0
   7b344:	bne	7b358 <fputs@plt+0x6a244>
   7b348:	b	7b6d0 <fputs@plt+0x6a5bc>
   7b34c:	ldr	sl, [sl, #20]
   7b350:	cmp	sl, #0
   7b354:	beq	7b6d0 <fputs@plt+0x6a5bc>
   7b358:	ldrb	r3, [sl, #55]	; 0x37
   7b35c:	and	r3, r3, #3
   7b360:	cmp	r3, #2
   7b364:	bne	7b34c <fputs@plt+0x6a238>
   7b368:	ldrsh	r3, [sl, #50]	; 0x32
   7b36c:	ldr	r2, [r5, #72]	; 0x48
   7b370:	ldr	ip, [r5, #76]	; 0x4c
   7b374:	mov	lr, r2
   7b378:	mov	r0, r3
   7b37c:	str	r3, [sp, #60]	; 0x3c
   7b380:	str	r2, [sp, #76]	; 0x4c
   7b384:	mov	r1, #0
   7b388:	add	r2, ip, r3
   7b38c:	add	r3, lr, #1
   7b390:	str	r2, [r5, #76]	; 0x4c
   7b394:	str	r3, [r5, #72]	; 0x48
   7b398:	add	ip, ip, #1
   7b39c:	mov	r3, r0
   7b3a0:	mov	r2, lr
   7b3a4:	str	r1, [sp]
   7b3a8:	ldr	r0, [sp, #44]	; 0x2c
   7b3ac:	mov	r1, #57	; 0x39
   7b3b0:	str	ip, [sp, #72]	; 0x48
   7b3b4:	bl	2e760 <fputs@plt+0x1d64c>
   7b3b8:	mov	r1, sl
   7b3bc:	str	r0, [sp, #88]	; 0x58
   7b3c0:	mov	r0, r5
   7b3c4:	bl	3dfec <fputs@plt+0x2ced8>
   7b3c8:	ldr	r3, [sp, #52]	; 0x34
   7b3cc:	str	r3, [sp, #84]	; 0x54
   7b3d0:	ldr	r3, [sp, #56]	; 0x38
   7b3d4:	mov	r9, #0
   7b3d8:	str	r3, [sp, #8]
   7b3dc:	ldr	r3, [sp, #64]	; 0x40
   7b3e0:	str	r9, [sp]
   7b3e4:	str	r3, [sp, #4]
   7b3e8:	mov	r2, r7
   7b3ec:	mov	r3, r9
   7b3f0:	mov	r1, r6
   7b3f4:	mov	r0, r5
   7b3f8:	bl	5d6b0 <fputs@plt+0x4c59c>
   7b3fc:	subs	r3, r0, #0
   7b400:	str	r3, [sp, #64]	; 0x40
   7b404:	beq	7b71c <fputs@plt+0x6a608>
   7b408:	ldr	lr, [sp, #64]	; 0x40
   7b40c:	ldr	ip, [r4, #24]
   7b410:	mov	r2, lr
   7b414:	add	r3, sp, #120	; 0x78
   7b418:	ldr	r0, [r2, #60]!	; 0x3c
   7b41c:	tst	ip, #128	; 0x80
   7b420:	ldr	r1, [r2, #4]
   7b424:	ldrb	r2, [lr, #40]	; 0x28
   7b428:	stmia	r3!, {r0, r1}
   7b42c:	str	r2, [sp, #56]	; 0x38
   7b430:	bne	7b9b8 <fputs@plt+0x6a8a4>
   7b434:	cmp	sl, #0
   7b438:	beq	7bb04 <fputs@plt+0x6a9f0>
   7b43c:	ldr	r3, [sp, #60]	; 0x3c
   7b440:	cmp	r3, #0
   7b444:	ble	7b4b0 <fputs@plt+0x6a39c>
   7b448:	ldr	r2, [sp, #72]	; 0x48
   7b44c:	lsl	r3, r3, #1
   7b450:	str	r5, [sp, #96]	; 0x60
   7b454:	str	r6, [sp, #100]	; 0x64
   7b458:	ldr	r5, [sp, #48]	; 0x30
   7b45c:	ldr	r6, [sp, #44]	; 0x2c
   7b460:	str	r4, [sp, #68]	; 0x44
   7b464:	str	r8, [sp, #92]	; 0x5c
   7b468:	mov	r9, #0
   7b46c:	mov	r8, r3
   7b470:	mov	r4, r2
   7b474:	ldr	r3, [sl, #4]
   7b478:	mov	r2, r5
   7b47c:	mov	r1, fp
   7b480:	ldrsh	r3, [r3, r9]
   7b484:	mov	r0, r6
   7b488:	str	r4, [sp]
   7b48c:	add	r9, r9, #2
   7b490:	bl	441ac <fputs@plt+0x33098>
   7b494:	cmp	r9, r8
   7b498:	add	r4, r4, #1
   7b49c:	bne	7b474 <fputs@plt+0x6a360>
   7b4a0:	ldr	r4, [sp, #68]	; 0x44
   7b4a4:	ldr	r8, [sp, #92]	; 0x5c
   7b4a8:	ldr	r5, [sp, #96]	; 0x60
   7b4ac:	ldr	r6, [sp, #100]	; 0x64
   7b4b0:	ldr	r3, [sp, #56]	; 0x38
   7b4b4:	cmp	r3, #0
   7b4b8:	bne	7b8d0 <fputs@plt+0x6a7bc>
   7b4bc:	ldr	r3, [r5, #76]	; 0x4c
   7b4c0:	mov	r1, sl
   7b4c4:	add	r3, r3, #1
   7b4c8:	str	r3, [r5, #76]	; 0x4c
   7b4cc:	ldr	r0, [r5]
   7b4d0:	mov	r9, r3
   7b4d4:	str	r3, [sp, #68]	; 0x44
   7b4d8:	bl	26f78 <fputs@plt+0x15e64>
   7b4dc:	ldr	r2, [sp, #72]	; 0x48
   7b4e0:	ldr	r3, [sp, #60]	; 0x3c
   7b4e4:	mov	r1, #49	; 0x31
   7b4e8:	str	r9, [sp]
   7b4ec:	mov	r8, r0
   7b4f0:	ldr	r0, [sp, #44]	; 0x2c
   7b4f4:	bl	2e760 <fputs@plt+0x1d64c>
   7b4f8:	mov	r2, r8
   7b4fc:	ldr	r8, [sp, #44]	; 0x2c
   7b500:	ldr	r3, [sp, #60]	; 0x3c
   7b504:	mov	r1, r0
   7b508:	mov	r0, r8
   7b50c:	bl	24588 <fputs@plt+0x13474>
   7b510:	ldr	r3, [sp, #56]	; 0x38
   7b514:	ldr	r2, [sp, #76]	; 0x4c
   7b518:	str	r3, [sp]
   7b51c:	mov	r1, #110	; 0x6e
   7b520:	mov	r3, r9
   7b524:	mov	r0, r8
   7b528:	bl	2e760 <fputs@plt+0x1d64c>
   7b52c:	ldr	r3, [sp, #56]	; 0x38
   7b530:	str	r3, [sp, #60]	; 0x3c
   7b534:	ldr	r0, [sp, #64]	; 0x40
   7b538:	bl	2f46c <fputs@plt+0x1e358>
   7b53c:	ldr	r3, [sp, #36]	; 0x24
   7b540:	cmp	r3, #0
   7b544:	ldr	r3, [sp, #52]	; 0x34
   7b548:	movne	r9, #0
   7b54c:	str	r3, [sp, #72]	; 0x48
   7b550:	beq	7b77c <fputs@plt+0x6a668>
   7b554:	cmp	sl, #0
   7b558:	beq	7bc5c <fputs@plt+0x6ab48>
   7b55c:	mov	r8, #0
   7b560:	mov	r3, r8
   7b564:	ldr	r2, [sp, #76]	; 0x4c
   7b568:	mov	r1, #108	; 0x6c
   7b56c:	str	r8, [sp]
   7b570:	ldr	r0, [sp, #44]	; 0x2c
   7b574:	bl	2e760 <fputs@plt+0x1d64c>
   7b578:	str	r8, [sp]
   7b57c:	ldr	r3, [sp, #68]	; 0x44
   7b580:	ldr	r2, [sp, #76]	; 0x4c
   7b584:	mov	r1, #101	; 0x65
   7b588:	str	r0, [sp, #48]	; 0x30
   7b58c:	ldr	r0, [sp, #44]	; 0x2c
   7b590:	bl	2e760 <fputs@plt+0x1d64c>
   7b594:	ldrb	r3, [fp, #42]	; 0x2a
   7b598:	tst	r3, #16
   7b59c:	ldreq	r3, [sp, #104]	; 0x68
   7b5a0:	bne	7b7a0 <fputs@plt+0x6a68c>
   7b5a4:	ldr	r2, [sp, #40]	; 0x28
   7b5a8:	cmp	r2, #0
   7b5ac:	mvnne	r1, #0
   7b5b0:	ldrb	r2, [r5, #18]
   7b5b4:	clz	r2, r2
   7b5b8:	lsr	r2, r2, #5
   7b5bc:	bne	7b5cc <fputs@plt+0x6a4b8>
   7b5c0:	ldr	r1, [sp, #124]	; 0x7c
   7b5c4:	cmp	r1, r3
   7b5c8:	mvneq	r1, #0
   7b5cc:	str	r2, [sp, #12]
   7b5d0:	ldr	r2, [sp, #60]	; 0x3c
   7b5d4:	ldr	r0, [sp, #108]	; 0x6c
   7b5d8:	ldr	ip, [sp, #56]	; 0x38
   7b5dc:	str	r2, [sp, #8]
   7b5e0:	ldr	r2, [sp, #68]	; 0x44
   7b5e4:	str	r1, [sp, #24]
   7b5e8:	mov	r1, #10
   7b5ec:	str	r2, [sp, #4]
   7b5f0:	str	r0, [sp]
   7b5f4:	str	r1, [sp, #16]
   7b5f8:	str	ip, [sp, #20]
   7b5fc:	ldr	r2, [sp, #32]
   7b600:	mov	r1, fp
   7b604:	mov	r0, r5
   7b608:	bl	7aca0 <fputs@plt+0x69b8c>
   7b60c:	ldr	r3, [sp, #56]	; 0x38
   7b610:	cmp	r3, #0
   7b614:	bne	7b740 <fputs@plt+0x6a62c>
   7b618:	cmp	sl, #0
   7b61c:	beq	7bbfc <fputs@plt+0x6aae8>
   7b620:	ldr	r3, [sp, #56]	; 0x38
   7b624:	ldr	r8, [sp, #44]	; 0x2c
   7b628:	str	r3, [sp]
   7b62c:	ldr	r3, [sp, #48]	; 0x30
   7b630:	ldr	r2, [sp, #76]	; 0x4c
   7b634:	add	r3, r3, #1
   7b638:	mov	r1, #7
   7b63c:	mov	r0, r8
   7b640:	bl	2e760 <fputs@plt+0x1d64c>
   7b644:	ldr	r2, [r8, #32]
   7b648:	ldr	r0, [r8, #24]
   7b64c:	ldr	r1, [r8]
   7b650:	sub	r3, r2, #1
   7b654:	str	r3, [r0, #96]	; 0x60
   7b658:	ldr	r0, [sp, #48]	; 0x30
   7b65c:	ldrb	r1, [r1, #69]	; 0x45
   7b660:	cmp	r0, #0
   7b664:	movge	r3, r0
   7b668:	cmp	r1, #0
   7b66c:	mov	ip, r8
   7b670:	beq	7b9d4 <fputs@plt+0x6a8c0>
   7b674:	ldr	r3, [pc, #1856]	; 7bdbc <fputs@plt+0x6aca8>
   7b678:	add	r3, pc, r3
   7b67c:	add	r3, r3, #4
   7b680:	str	r2, [r3, #8]
   7b684:	ldr	r3, [sp, #36]	; 0x24
   7b688:	cmp	r3, #0
   7b68c:	beq	7b9f0 <fputs@plt+0x6a8dc>
   7b690:	ldrb	r3, [r5, #18]
   7b694:	cmp	r3, #0
   7b698:	bne	7b6a8 <fputs@plt+0x6a594>
   7b69c:	ldr	r3, [r5, #420]	; 0x1a4
   7b6a0:	cmp	r3, #0
   7b6a4:	beq	7bb6c <fputs@plt+0x6aa58>
   7b6a8:	ldr	r1, [sp, #116]	; 0x74
   7b6ac:	b	7b11c <fputs@plt+0x6a008>
   7b6b0:	mov	r2, r3
   7b6b4:	mov	r1, fp
   7b6b8:	ldr	r0, [r5]
   7b6bc:	bl	20188 <fputs@plt+0xf074>
   7b6c0:	adds	r3, r0, #0
   7b6c4:	movne	r3, #1
   7b6c8:	str	r3, [sp, #40]	; 0x28
   7b6cc:	b	7b100 <fputs@plt+0x69fec>
   7b6d0:	mov	r3, #0
   7b6d4:	ldrh	r3, [r3, #50]	; 0x32
   7b6d8:	udf	#0
   7b6dc:	cmp	r3, #0
   7b6e0:	bne	7b8c0 <fputs@plt+0x6a7ac>
   7b6e4:	ldr	r3, [pc, #1740]	; 7bdb8 <fputs@plt+0x6aca4>
   7b6e8:	str	r3, [sp, #64]	; 0x40
   7b6ec:	ldrb	r3, [fp, #42]	; 0x2a
   7b6f0:	b	7b334 <fputs@plt+0x6a220>
   7b6f4:	ldr	r0, [r4, #16]
   7b6f8:	ldr	r9, [pc, #1728]	; 7bdc0 <fputs@plt+0x6acac>
   7b6fc:	sub	r0, r0, #15990784	; 0xf40000
   7b700:	sub	r0, r0, #9216	; 0x2400
   7b704:	b	7b1c0 <fputs@plt+0x6a0ac>
   7b708:	mov	r0, r5
   7b70c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7b710:	subs	r3, r0, #0
   7b714:	str	r3, [sp, #44]	; 0x2c
   7b718:	bne	7b258 <fputs@plt+0x6a144>
   7b71c:	mov	r9, r3
   7b720:	ldr	r1, [sp, #116]	; 0x74
   7b724:	b	7b11c <fputs@plt+0x6a008>
   7b728:	ldr	r2, [sp, #56]	; 0x38
   7b72c:	cmp	r2, #1
   7b730:	mov	r2, #1
   7b734:	strb	r2, [r5, #21]
   7b738:	bne	7b60c <fputs@plt+0x6a4f8>
   7b73c:	strb	r3, [r5, #20]
   7b740:	ldr	r0, [sp, #44]	; 0x2c
   7b744:	ldr	r3, [sp, #72]	; 0x48
   7b748:	ldr	r2, [r0, #24]
   7b74c:	mvn	r1, r3
   7b750:	ldr	r3, [r2, #120]	; 0x78
   7b754:	cmp	r3, #0
   7b758:	ldrne	r0, [r0, #32]
   7b75c:	strne	r0, [r3, r1, lsl #2]
   7b760:	ldr	r3, [sp, #44]	; 0x2c
   7b764:	ldr	r0, [sp, #64]	; 0x40
   7b768:	ldr	r3, [r3, #32]
   7b76c:	sub	r3, r3, #1
   7b770:	str	r3, [r2, #96]	; 0x60
   7b774:	bl	2f46c <fputs@plt+0x1e358>
   7b778:	b	7b684 <fputs@plt+0x6a570>
   7b77c:	ldr	r9, [sp, #36]	; 0x24
   7b780:	ldrb	r3, [fp, #42]	; 0x2a
   7b784:	tst	r3, #16
   7b788:	beq	7bd4c <fputs@plt+0x6ac38>
   7b78c:	ldr	r3, [sp, #56]	; 0x38
   7b790:	cmp	r3, #0
   7b794:	beq	7b554 <fputs@plt+0x6a440>
   7b798:	ldr	r3, [sp, #52]	; 0x34
   7b79c:	str	r3, [sp, #48]	; 0x30
   7b7a0:	ldr	r8, [fp, #56]	; 0x38
   7b7a4:	cmp	r8, #0
   7b7a8:	beq	7b7d4 <fputs@plt+0x6a6c0>
   7b7ac:	ldr	r3, [r8]
   7b7b0:	cmp	r3, r4
   7b7b4:	bne	7b7c8 <fputs@plt+0x6a6b4>
   7b7b8:	b	7b7d4 <fputs@plt+0x6a6c0>
   7b7bc:	ldr	r3, [r8]
   7b7c0:	cmp	r4, r3
   7b7c4:	beq	7b7d4 <fputs@plt+0x6a6c0>
   7b7c8:	ldr	r8, [r8, #24]
   7b7cc:	cmp	r8, #0
   7b7d0:	bne	7b7bc <fputs@plt+0x6a6a8>
   7b7d4:	mov	r1, fp
   7b7d8:	mov	r0, r5
   7b7dc:	bl	45b4c <fputs@plt+0x34a38>
   7b7e0:	ldr	r3, [sp, #68]	; 0x44
   7b7e4:	mov	r2, #0
   7b7e8:	str	r3, [sp]
   7b7ec:	mov	r1, #12
   7b7f0:	mov	r3, #1
   7b7f4:	ldr	r0, [sp, #44]	; 0x2c
   7b7f8:	bl	2e760 <fputs@plt+0x1d64c>
   7b7fc:	mov	r2, r8
   7b800:	ldr	r8, [sp, #44]	; 0x2c
   7b804:	mvn	r3, #9
   7b808:	mov	r1, r0
   7b80c:	mov	r0, r8
   7b810:	bl	24588 <fputs@plt+0x13474>
   7b814:	ldr	r3, [r8]
   7b818:	ldrb	r3, [r3, #69]	; 0x45
   7b81c:	cmp	r3, #0
   7b820:	beq	7ba54 <fputs@plt+0x6a940>
   7b824:	ldr	r3, [r5, #416]	; 0x1a0
   7b828:	cmp	r3, #0
   7b82c:	beq	7b728 <fputs@plt+0x6a614>
   7b830:	ldr	r2, [sp, #56]	; 0x38
   7b834:	cmp	r2, #1
   7b838:	mov	r2, #1
   7b83c:	strb	r2, [r3, #21]
   7b840:	bne	7b60c <fputs@plt+0x6a4f8>
   7b844:	b	7b740 <fputs@plt+0x6a62c>
   7b848:	ldr	r3, [r5, #76]	; 0x4c
   7b84c:	ldr	r2, [sp, #52]	; 0x34
   7b850:	add	r3, r3, #1
   7b854:	str	r2, [sp]
   7b858:	mov	r1, #22
   7b85c:	str	r3, [r5, #76]	; 0x4c
   7b860:	ldr	r0, [sp, #44]	; 0x2c
   7b864:	str	r3, [sp, #80]	; 0x50
   7b868:	bl	2e760 <fputs@plt+0x1d64c>
   7b86c:	b	7b308 <fputs@plt+0x6a1f4>
   7b870:	ldr	r3, [r5, #76]	; 0x4c
   7b874:	mov	r1, #25
   7b878:	add	r3, r3, #1
   7b87c:	str	r2, [sp]
   7b880:	ldr	r0, [sp, #44]	; 0x2c
   7b884:	str	r3, [r5, #76]	; 0x4c
   7b888:	str	r3, [sp, #84]	; 0x54
   7b88c:	mov	sl, r2
   7b890:	bl	2e760 <fputs@plt+0x1d64c>
   7b894:	ldr	r3, [sp, #52]	; 0x34
   7b898:	str	r3, [sp, #88]	; 0x58
   7b89c:	str	r3, [sp, #76]	; 0x4c
   7b8a0:	str	r3, [sp, #72]	; 0x48
   7b8a4:	mov	r3, #1
   7b8a8:	str	r3, [sp, #60]	; 0x3c
   7b8ac:	b	7b3d0 <fputs@plt+0x6a2bc>
   7b8b0:	mov	r3, #12
   7b8b4:	str	r3, [sp, #64]	; 0x40
   7b8b8:	ldrb	r3, [fp, #42]	; 0x2a
   7b8bc:	b	7b334 <fputs@plt+0x6a220>
   7b8c0:	mov	r2, #12
   7b8c4:	ldrb	r3, [fp, #42]	; 0x2a
   7b8c8:	str	r2, [sp, #64]	; 0x40
   7b8cc:	b	7b334 <fputs@plt+0x6a220>
   7b8d0:	ldr	r3, [sp, #72]	; 0x48
   7b8d4:	str	r3, [sp, #68]	; 0x44
   7b8d8:	add	r2, r8, #2
   7b8dc:	mov	r0, r4
   7b8e0:	asr	r3, r2, #31
   7b8e4:	bl	243c8 <fputs@plt+0x132b4>
   7b8e8:	subs	r9, r0, #0
   7b8ec:	beq	7bc98 <fputs@plt+0x6ab84>
   7b8f0:	add	r2, r8, #1
   7b8f4:	mov	r1, #1
   7b8f8:	bl	10ee0 <memset@plt>
   7b8fc:	add	r8, r9, r8
   7b900:	mov	r2, #0
   7b904:	strb	r2, [r8, #1]
   7b908:	ldr	r3, [sp, #120]	; 0x78
   7b90c:	cmp	r3, r2
   7b910:	ldrge	r1, [sp, #48]	; 0x30
   7b914:	subge	r3, r3, r1
   7b918:	strbge	r2, [r9, r3]
   7b91c:	ldr	r3, [sp, #124]	; 0x7c
   7b920:	cmp	r3, #0
   7b924:	ldrge	r2, [sp, #48]	; 0x30
   7b928:	subge	r3, r3, r2
   7b92c:	movge	r2, #0
   7b930:	strbge	r2, [r9, r3]
   7b934:	ldr	r3, [sp, #88]	; 0x58
   7b938:	cmp	r3, #0
   7b93c:	bne	7bc80 <fputs@plt+0x6ab6c>
   7b940:	ldr	r3, [sp, #44]	; 0x2c
   7b944:	ldr	r0, [r3, #24]
   7b948:	bl	2e640 <fputs@plt+0x1d52c>
   7b94c:	ldr	r3, [sp, #36]	; 0x24
   7b950:	cmp	r3, #0
   7b954:	str	r0, [sp, #72]	; 0x48
   7b958:	beq	7bcb8 <fputs@plt+0x6aba4>
   7b95c:	ldrb	r3, [fp, #42]	; 0x2a
   7b960:	tst	r3, #16
   7b964:	bne	7b798 <fputs@plt+0x6a684>
   7b968:	ldr	r2, [sp, #48]	; 0x30
   7b96c:	ldr	r3, [sp, #104]	; 0x68
   7b970:	sub	r2, r3, r2
   7b974:	ldrb	r2, [r9, r2]
   7b978:	cmp	r2, #0
   7b97c:	ldreq	r2, [sp, #52]	; 0x34
   7b980:	streq	r2, [sp, #48]	; 0x30
   7b984:	beq	7b5a4 <fputs@plt+0x6a490>
   7b988:	ldr	r2, [sp, #60]	; 0x3c
   7b98c:	mov	r1, #68	; 0x44
   7b990:	str	r2, [sp, #4]
   7b994:	ldr	r2, [sp, #68]	; 0x44
   7b998:	ldr	r0, [sp, #44]	; 0x2c
   7b99c:	str	r2, [sp]
   7b9a0:	mov	r2, r3
   7b9a4:	ldr	r3, [sp, #72]	; 0x48
   7b9a8:	bl	2e83c <fputs@plt+0x1d728>
   7b9ac:	ldr	r3, [sp, #52]	; 0x34
   7b9b0:	str	r3, [sp, #48]	; 0x30
   7b9b4:	b	7b594 <fputs@plt+0x6a480>
   7b9b8:	str	r9, [sp]
   7b9bc:	mov	r3, #1
   7b9c0:	ldr	r2, [sp, #80]	; 0x50
   7b9c4:	mov	r1, #37	; 0x25
   7b9c8:	ldr	r0, [sp, #44]	; 0x2c
   7b9cc:	bl	2e760 <fputs@plt+0x1d64c>
   7b9d0:	b	7b434 <fputs@plt+0x6a320>
   7b9d4:	mov	r0, #20
   7b9d8:	ldr	r1, [ip, #4]
   7b9dc:	mla	r3, r0, r3, r1
   7b9e0:	b	7b680 <fputs@plt+0x6a56c>
   7b9e4:	mov	r0, lr
   7b9e8:	mov	r9, r8
   7b9ec:	b	7b1c0 <fputs@plt+0x6a0ac>
   7b9f0:	ldrb	r3, [fp, #42]	; 0x2a
   7b9f4:	tst	r3, #16
   7b9f8:	bne	7b690 <fputs@plt+0x6a57c>
   7b9fc:	cmp	sl, #0
   7ba00:	beq	7bd9c <fputs@plt+0x6ac88>
   7ba04:	ldr	r8, [fp, #8]
   7ba08:	cmp	r8, #0
   7ba0c:	beq	7b690 <fputs@plt+0x6a57c>
   7ba10:	str	r9, [sp, #32]
   7ba14:	ldr	r9, [sp, #52]	; 0x34
   7ba18:	mov	fp, #0
   7ba1c:	mov	sl, #61	; 0x3d
   7ba20:	ldr	r2, [sp, #108]	; 0x6c
   7ba24:	str	fp, [sp]
   7ba28:	add	r2, r9, r2
   7ba2c:	mov	r3, #0
   7ba30:	mov	r1, sl
   7ba34:	ldr	r0, [sp, #44]	; 0x2c
   7ba38:	bl	2e760 <fputs@plt+0x1d64c>
   7ba3c:	ldr	r8, [r8, #20]
   7ba40:	add	r9, r9, #1
   7ba44:	cmp	r8, #0
   7ba48:	bne	7ba20 <fputs@plt+0x6a90c>
   7ba4c:	ldr	r9, [sp, #32]
   7ba50:	b	7b690 <fputs@plt+0x6a57c>
   7ba54:	mov	r1, #2
   7ba58:	ldr	r0, [sp, #44]	; 0x2c
   7ba5c:	bl	1f968 <fputs@plt+0xe854>
   7ba60:	b	7b824 <fputs@plt+0x6a710>
   7ba64:	ldr	r2, [fp]
   7ba68:	mov	r3, #1
   7ba6c:	str	r2, [sp]
   7ba70:	mov	r1, r9
   7ba74:	ldr	r2, [fp, #28]
   7ba78:	mov	r0, r5
   7ba7c:	bl	2e554 <fputs@plt+0x1d440>
   7ba80:	ldrb	r3, [fp, #42]	; 0x2a
   7ba84:	tst	r3, #32
   7ba88:	bne	7bac4 <fputs@plt+0x6a9b0>
   7ba8c:	ldr	r2, [sp, #80]	; 0x50
   7ba90:	ldr	sl, [sp, #44]	; 0x2c
   7ba94:	ldr	r8, [fp]
   7ba98:	str	r2, [sp]
   7ba9c:	mov	r3, r9
   7baa0:	mov	r1, #119	; 0x77
   7baa4:	ldr	r2, [fp, #28]
   7baa8:	mov	r0, sl
   7baac:	bl	2e760 <fputs@plt+0x1d64c>
   7bab0:	mov	r2, r8
   7bab4:	mvn	r3, #1
   7bab8:	mov	r1, r0
   7babc:	mov	r0, sl
   7bac0:	bl	24588 <fputs@plt+0x13474>
   7bac4:	ldr	r8, [fp, #8]
   7bac8:	cmp	r8, #0
   7bacc:	movne	fp, #0
   7bad0:	movne	sl, #119	; 0x77
   7bad4:	beq	7bafc <fputs@plt+0x6a9e8>
   7bad8:	ldr	r2, [r8, #44]	; 0x2c
   7badc:	mov	r3, r9
   7bae0:	str	fp, [sp]
   7bae4:	mov	r1, sl
   7bae8:	ldr	r0, [sp, #44]	; 0x2c
   7baec:	bl	2e760 <fputs@plt+0x1d64c>
   7baf0:	ldr	r8, [r8, #20]
   7baf4:	cmp	r8, #0
   7baf8:	bne	7bad8 <fputs@plt+0x6a9c4>
   7bafc:	mov	r9, #0
   7bb00:	b	7b690 <fputs@plt+0x6a57c>
   7bb04:	ldr	r3, [r5, #76]	; 0x4c
   7bb08:	mvn	r2, #0
   7bb0c:	add	r3, r3, #1
   7bb10:	str	r3, [sp]
   7bb14:	str	sl, [sp, #4]
   7bb18:	ldr	r3, [sp, #48]	; 0x30
   7bb1c:	mov	r1, fp
   7bb20:	mov	r0, r5
   7bb24:	bl	44308 <fputs@plt+0x331f4>
   7bb28:	ldr	r3, [r5, #76]	; 0x4c
   7bb2c:	cmp	r0, r3
   7bb30:	ldr	r3, [sp, #56]	; 0x38
   7bb34:	strgt	r0, [r5, #76]	; 0x4c
   7bb38:	cmp	r3, #0
   7bb3c:	str	r0, [sp, #68]	; 0x44
   7bb40:	bne	7b8d8 <fputs@plt+0x6a7c4>
   7bb44:	ldr	r3, [sp, #56]	; 0x38
   7bb48:	ldr	r2, [sp, #84]	; 0x54
   7bb4c:	str	r3, [sp]
   7bb50:	mov	r1, #129	; 0x81
   7bb54:	ldr	r3, [sp, #68]	; 0x44
   7bb58:	ldr	r0, [sp, #44]	; 0x2c
   7bb5c:	bl	2e760 <fputs@plt+0x1d64c>
   7bb60:	mov	r3, #1
   7bb64:	str	r3, [sp, #60]	; 0x3c
   7bb68:	b	7b534 <fputs@plt+0x6a420>
   7bb6c:	ldr	r3, [r5, #412]	; 0x19c
   7bb70:	cmp	r3, #0
   7bb74:	beq	7bca8 <fputs@plt+0x6ab94>
   7bb78:	mov	r0, r5
   7bb7c:	bl	11aa8 <fputs@plt+0x994>
   7bb80:	ldr	r3, [r4, #24]
   7bb84:	tst	r3, #128	; 0x80
   7bb88:	beq	7b6a8 <fputs@plt+0x6a594>
   7bb8c:	ldrb	r3, [r5, #18]
   7bb90:	cmp	r3, #0
   7bb94:	bne	7b6a8 <fputs@plt+0x6a594>
   7bb98:	ldr	r3, [r5, #420]	; 0x1a4
   7bb9c:	cmp	r3, #0
   7bba0:	bne	7b6a8 <fputs@plt+0x6a594>
   7bba4:	ldr	r5, [sp, #44]	; 0x2c
   7bba8:	mov	r3, #0
   7bbac:	ldr	r2, [sp, #80]	; 0x50
   7bbb0:	str	r3, [sp]
   7bbb4:	mov	r1, #33	; 0x21
   7bbb8:	mov	r3, #1
   7bbbc:	mov	r0, r5
   7bbc0:	bl	2e760 <fputs@plt+0x1d64c>
   7bbc4:	mov	r1, #1
   7bbc8:	mov	r0, r5
   7bbcc:	bl	25d5c <fputs@plt+0x14c48>
   7bbd0:	ldr	r3, [r5]
   7bbd4:	ldrb	r2, [r3, #69]	; 0x45
   7bbd8:	cmp	r2, #0
   7bbdc:	bne	7b6a8 <fputs@plt+0x6a594>
   7bbe0:	ldr	r3, [pc, #476]	; 7bdc4 <fputs@plt+0x6acb0>
   7bbe4:	str	r2, [sp]
   7bbe8:	ldr	r0, [sp, #44]	; 0x2c
   7bbec:	add	r3, pc, r3
   7bbf0:	mov	r1, r2
   7bbf4:	bl	2db48 <fputs@plt+0x1ca34>
   7bbf8:	b	7b6a8 <fputs@plt+0x6a594>
   7bbfc:	ldr	r8, [sp, #44]	; 0x2c
   7bc00:	ldr	r3, [sp, #48]	; 0x30
   7bc04:	mov	r2, sl
   7bc08:	mov	r1, #13
   7bc0c:	str	sl, [sp]
   7bc10:	mov	r0, r8
   7bc14:	bl	2e760 <fputs@plt+0x1d64c>
   7bc18:	ldr	r2, [r8, #32]
   7bc1c:	ldr	r0, [r8, #24]
   7bc20:	ldr	r1, [r8]
   7bc24:	sub	r3, r2, #1
   7bc28:	str	r3, [r0, #96]	; 0x60
   7bc2c:	ldr	r0, [sp, #48]	; 0x30
   7bc30:	ldrb	r1, [r1, #69]	; 0x45
   7bc34:	cmp	r0, #0
   7bc38:	movlt	r0, r3
   7bc3c:	cmp	r1, #0
   7bc40:	mov	ip, r8
   7bc44:	mov	r3, r0
   7bc48:	beq	7b9d4 <fputs@plt+0x6a8c0>
   7bc4c:	ldr	r3, [pc, #372]	; 7bdc8 <fputs@plt+0x6acb4>
   7bc50:	add	r3, pc, r3
   7bc54:	add	r3, r3, #4
   7bc58:	b	7b680 <fputs@plt+0x6a56c>
   7bc5c:	ldr	r3, [sp, #68]	; 0x44
   7bc60:	ldr	r2, [sp, #84]	; 0x54
   7bc64:	str	r3, [sp]
   7bc68:	mov	r1, #130	; 0x82
   7bc6c:	mov	r3, sl
   7bc70:	ldr	r0, [sp, #44]	; 0x2c
   7bc74:	bl	2e760 <fputs@plt+0x1d64c>
   7bc78:	str	r0, [sp, #48]	; 0x30
   7bc7c:	b	7b594 <fputs@plt+0x6a480>
   7bc80:	mov	r2, r3
   7bc84:	ldr	r3, [sp, #44]	; 0x2c
   7bc88:	add	r1, r3, #4
   7bc8c:	ldr	r0, [r3]
   7bc90:	bl	22894 <fputs@plt+0x11780>
   7bc94:	b	7b940 <fputs@plt+0x6a82c>
   7bc98:	ldr	r0, [sp, #64]	; 0x40
   7bc9c:	bl	2f46c <fputs@plt+0x1e358>
   7bca0:	ldr	r1, [sp, #116]	; 0x74
   7bca4:	b	7b11c <fputs@plt+0x6a008>
   7bca8:	ldr	r3, [r4, #24]
   7bcac:	tst	r3, #128	; 0x80
   7bcb0:	bne	7bba4 <fputs@plt+0x6aa90>
   7bcb4:	b	7b6a8 <fputs@plt+0x6a594>
   7bcb8:	ldr	r3, [sp, #56]	; 0x38
   7bcbc:	cmp	r3, #2
   7bcc0:	bne	7b780 <fputs@plt+0x6a66c>
   7bcc4:	mov	r0, r5
   7bcc8:	bl	2ec48 <fputs@plt+0x1db34>
   7bccc:	ldrb	r3, [fp, #42]	; 0x2a
   7bcd0:	tst	r3, #16
   7bcd4:	mov	r8, r0
   7bcd8:	bne	7bd0c <fputs@plt+0x6abf8>
   7bcdc:	ldr	r3, [sp, #48]	; 0x30
   7bce0:	str	r9, [sp, #4]
   7bce4:	str	r3, [sp]
   7bce8:	add	r3, sp, #108	; 0x6c
   7bcec:	str	r3, [sp, #12]
   7bcf0:	add	r3, sp, #104	; 0x68
   7bcf4:	str	r3, [sp, #8]
   7bcf8:	mov	r2, #55	; 0x37
   7bcfc:	mov	r3, #8
   7bd00:	mov	r1, fp
   7bd04:	mov	r0, r5
   7bd08:	bl	3e100 <fputs@plt+0x2cfec>
   7bd0c:	ldr	ip, [sp, #44]	; 0x2c
   7bd10:	cmp	r8, #0
   7bd14:	ldr	r2, [ip, #32]
   7bd18:	ldr	r1, [ip]
   7bd1c:	ldr	r0, [ip, #24]
   7bd20:	sub	r3, r2, #1
   7bd24:	str	r3, [r0, #96]	; 0x60
   7bd28:	ldrb	r1, [r1, #69]	; 0x45
   7bd2c:	movge	r3, r8
   7bd30:	cmp	r1, #0
   7bd34:	bne	7bd8c <fputs@plt+0x6ac78>
   7bd38:	mov	r0, #20
   7bd3c:	ldr	r1, [ip, #4]
   7bd40:	mla	r3, r0, r3, r1
   7bd44:	str	r2, [r3, #8]
   7bd48:	b	7b95c <fputs@plt+0x6a848>
   7bd4c:	ldr	r3, [sp, #48]	; 0x30
   7bd50:	str	r9, [sp, #4]
   7bd54:	str	r3, [sp]
   7bd58:	add	r3, sp, #108	; 0x6c
   7bd5c:	str	r3, [sp, #12]
   7bd60:	add	r3, sp, #104	; 0x68
   7bd64:	str	r3, [sp, #8]
   7bd68:	mov	r2, #55	; 0x37
   7bd6c:	mov	r3, #8
   7bd70:	mov	r1, fp
   7bd74:	mov	r0, r5
   7bd78:	bl	3e100 <fputs@plt+0x2cfec>
   7bd7c:	ldr	r3, [sp, #56]	; 0x38
   7bd80:	cmp	r3, #0
   7bd84:	beq	7b554 <fputs@plt+0x6a440>
   7bd88:	b	7b95c <fputs@plt+0x6a848>
   7bd8c:	ldr	r3, [pc, #56]	; 7bdcc <fputs@plt+0x6acb8>
   7bd90:	add	r3, pc, r3
   7bd94:	add	r3, r3, #4
   7bd98:	b	7bd44 <fputs@plt+0x6ac30>
   7bd9c:	str	sl, [sp]
   7bda0:	mov	r3, sl
   7bda4:	ldr	r2, [sp, #104]	; 0x68
   7bda8:	mov	r1, #61	; 0x3d
   7bdac:	ldr	r0, [sp, #44]	; 0x2c
   7bdb0:	bl	2e760 <fputs@plt+0x1d64c>
   7bdb4:	b	7ba04 <fputs@plt+0x6a8f0>
   7bdb8:	andeq	r2, r0, ip
   7bdbc:	ldrdeq	r3, [r3], -r0
   7bdc0:			; <UNDEFINED> instruction: 0xfff0bdc0
   7bdc4:	andeq	sl, r1, r8, lsl #11
   7bdc8:	strdeq	r2, [r3], -r8
   7bdcc:			; <UNDEFINED> instruction: 0x00032ab8
   7bdd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7bdd4:	mov	sl, r0
   7bdd8:	sub	sp, sp, #204	; 0xcc
   7bddc:	ldr	r8, [sl, #68]	; 0x44
   7bde0:	mov	r7, #0
   7bde4:	add	r0, sp, #148	; 0x94
   7bde8:	cmp	r8, r7
   7bdec:	str	r0, [sp, #64]	; 0x40
   7bdf0:	str	r1, [sp, #40]	; 0x28
   7bdf4:	str	r2, [sp, #32]
   7bdf8:	str	r3, [sp, #36]	; 0x24
   7bdfc:	ldr	fp, [sl]
   7be00:	str	r7, [sp, #152]	; 0x98
   7be04:	str	r7, [sp, #136]	; 0x88
   7be08:	str	r7, [sp, #140]	; 0x8c
   7be0c:	str	r7, [sp, #148]	; 0x94
   7be10:	str	r7, [sp, #156]	; 0x9c
   7be14:	str	r7, [sp, #160]	; 0xa0
   7be18:	str	r7, [sp, #164]	; 0xa4
   7be1c:	bne	7bf40 <fputs@plt+0x6ae2c>
   7be20:	ldrb	r3, [fp, #69]	; 0x45
   7be24:	cmp	r3, r7
   7be28:	str	r3, [sp, #52]	; 0x34
   7be2c:	bne	7bef4 <fputs@plt+0x6ade0>
   7be30:	cmp	r2, r7
   7be34:	beq	7c9f4 <fputs@plt+0x6b8e0>
   7be38:	ldr	r3, [r2, #8]
   7be3c:	tst	r3, #256	; 0x100
   7be40:	bne	7bf4c <fputs@plt+0x6ae38>
   7be44:	ldr	r3, [sp, #52]	; 0x34
   7be48:	str	r3, [sp, #44]	; 0x2c
   7be4c:	ldr	r3, [sp, #40]	; 0x28
   7be50:	ldr	r7, [r3, #16]
   7be54:	cmp	r7, #0
   7be58:	beq	7c9ec <fputs@plt+0x6b8d8>
   7be5c:	mov	r1, r3
   7be60:	mov	r0, sl
   7be64:	bl	77b18 <fputs@plt+0x66a04>
   7be68:	subs	r9, r0, #0
   7be6c:	beq	7beec <fputs@plt+0x6add8>
   7be70:	ldr	r0, [r9, #64]	; 0x40
   7be74:	cmp	r0, #0
   7be78:	beq	7ca40 <fputs@plt+0x6b92c>
   7be7c:	ldr	ip, [fp, #20]
   7be80:	cmp	ip, #0
   7be84:	ldrle	r1, [fp, #16]
   7be88:	ble	7bec8 <fputs@plt+0x6adb4>
   7be8c:	ldr	lr, [fp, #16]
   7be90:	ldr	r3, [lr, #12]
   7be94:	cmp	r0, r3
   7be98:	addne	r3, lr, #16
   7be9c:	bne	7beb8 <fputs@plt+0x6ada4>
   7bea0:	b	7cb08 <fputs@plt+0x6b9f4>
   7bea4:	mov	r1, r3
   7bea8:	add	r3, r3, #16
   7beac:	ldr	r2, [r3, #-4]
   7beb0:	cmp	r0, r2
   7beb4:	beq	7bec8 <fputs@plt+0x6adb4>
   7beb8:	add	r8, r8, #1
   7bebc:	cmp	r8, ip
   7bec0:	bne	7bea4 <fputs@plt+0x6ad90>
   7bec4:	add	r1, lr, r8, lsl #4
   7bec8:	ldr	r1, [r1]
   7becc:	ldr	r2, [r9]
   7bed0:	mov	r3, #0
   7bed4:	str	r1, [sp]
   7bed8:	mov	r0, sl
   7bedc:	mov	r1, #18
   7bee0:	bl	39730 <fputs@plt+0x2861c>
   7bee4:	subs	r7, r0, #0
   7bee8:	beq	7bf84 <fputs@plt+0x6ae70>
   7beec:	mov	r8, #0
   7bef0:	b	7bef8 <fputs@plt+0x6ade4>
   7bef4:	str	r8, [sp, #44]	; 0x2c
   7bef8:	ldr	r1, [sp, #40]	; 0x28
   7befc:	mov	r0, fp
   7bf00:	bl	23860 <fputs@plt+0x1274c>
   7bf04:	ldr	r1, [sp, #44]	; 0x2c
   7bf08:	mov	r0, fp
   7bf0c:	bl	23aac <fputs@plt+0x12998>
   7bf10:	mov	r2, #1
   7bf14:	ldr	r1, [sp, #32]
   7bf18:	mov	r0, fp
   7bf1c:	bl	23944 <fputs@plt+0x12830>
   7bf20:	ldr	r1, [sp, #36]	; 0x24
   7bf24:	mov	r0, fp
   7bf28:	bl	1d3a4 <fputs@plt+0xc290>
   7bf2c:	mov	r1, r8
   7bf30:	mov	r0, fp
   7bf34:	bl	1d100 <fputs@plt+0xbfec>
   7bf38:	add	sp, sp, #204	; 0xcc
   7bf3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7bf40:	mov	r8, r7
   7bf44:	str	r7, [sp, #44]	; 0x2c
   7bf48:	b	7bef8 <fputs@plt+0x6ade4>
   7bf4c:	ldr	r3, [r2, #48]	; 0x30
   7bf50:	cmp	r3, r7
   7bf54:	bne	7be44 <fputs@plt+0x6ad30>
   7bf58:	mov	r3, r2
   7bf5c:	ldr	r4, [sp, #52]	; 0x34
   7bf60:	ldr	r2, [r2]
   7bf64:	mov	r1, r3
   7bf68:	str	r2, [sp, #44]	; 0x2c
   7bf6c:	str	r4, [r3]
   7bf70:	mov	r2, #1
   7bf74:	mov	r0, fp
   7bf78:	bl	23944 <fputs@plt+0x12830>
   7bf7c:	str	r4, [sp, #32]
   7bf80:	b	7be4c <fputs@plt+0x6ad38>
   7bf84:	ldrb	r3, [r9, #42]	; 0x2a
   7bf88:	add	r2, sp, #144	; 0x90
   7bf8c:	str	r2, [sp]
   7bf90:	str	r3, [sp, #112]	; 0x70
   7bf94:	mov	r2, #108	; 0x6c
   7bf98:	mov	r3, r7
   7bf9c:	mov	r1, r9
   7bfa0:	mov	r0, sl
   7bfa4:	bl	20488 <fputs@plt+0xf374>
   7bfa8:	ldr	r3, [r9, #12]
   7bfac:	mov	r1, r9
   7bfb0:	str	r3, [sp, #92]	; 0x5c
   7bfb4:	str	r0, [sp, #104]	; 0x68
   7bfb8:	mov	r0, sl
   7bfbc:	bl	57108 <fputs@plt+0x45ff4>
   7bfc0:	subs	r4, r0, #0
   7bfc4:	bne	7beec <fputs@plt+0x6add8>
   7bfc8:	ldr	r2, [sp, #144]	; 0x90
   7bfcc:	mov	r1, r9
   7bfd0:	mov	r0, sl
   7bfd4:	bl	3d634 <fputs@plt+0x2c520>
   7bfd8:	subs	r3, r0, #0
   7bfdc:	str	r3, [sp, #56]	; 0x38
   7bfe0:	bne	7beec <fputs@plt+0x6add8>
   7bfe4:	ldr	r3, [sl, #8]
   7bfe8:	cmp	r3, #0
   7bfec:	str	r3, [sp, #48]	; 0x30
   7bff0:	beq	7d904 <fputs@plt+0x6c7f0>
   7bff4:	ldrb	r3, [sl, #18]
   7bff8:	ldr	r1, [sp, #104]	; 0x68
   7bffc:	mov	r0, sl
   7c000:	cmp	r3, #0
   7c004:	ldreq	r2, [sp, #48]	; 0x30
   7c008:	moveq	r3, r2
   7c00c:	ldrbeq	r3, [r3, #89]	; 0x59
   7c010:	orreq	r3, r3, #4
   7c014:	strbeq	r3, [r2, #89]	; 0x59
   7c018:	ldr	r3, [sp, #32]
   7c01c:	mov	r2, r8
   7c020:	cmp	r1, #0
   7c024:	cmpeq	r3, #0
   7c028:	movne	r1, #1
   7c02c:	moveq	r1, #0
   7c030:	bl	5aa4c <fputs@plt+0x49938>
   7c034:	ldr	r3, [sp, #36]	; 0x24
   7c038:	cmp	r3, #0
   7c03c:	beq	7ca54 <fputs@plt+0x6b940>
   7c040:	ldrb	r3, [r9, #42]	; 0x2a
   7c044:	tst	r3, #8
   7c048:	bne	7cb10 <fputs@plt+0x6b9fc>
   7c04c:	ldr	r2, [sp, #56]	; 0x38
   7c050:	str	r2, [sp, #96]	; 0x60
   7c054:	ldrsh	r5, [r9, #34]	; 0x22
   7c058:	ldr	r1, [sl, #76]	; 0x4c
   7c05c:	tst	r3, #16
   7c060:	add	r2, r5, #1
   7c064:	add	r0, r1, #1
   7c068:	add	r2, r2, r1
   7c06c:	str	r0, [sp, #68]	; 0x44
   7c070:	beq	7caf8 <fputs@plt+0x6b9e4>
   7c074:	ldr	r0, [sp, #68]	; 0x44
   7c078:	add	r1, r1, #2
   7c07c:	add	r2, r2, #1
   7c080:	str	r0, [sp, #108]	; 0x6c
   7c084:	str	r1, [sp, #68]	; 0x44
   7c088:	str	r2, [sl, #76]	; 0x4c
   7c08c:	eor	r3, r3, #128	; 0x80
   7c090:	ldr	r2, [sp, #36]	; 0x24
   7c094:	lsr	r3, r3, #7
   7c098:	str	r3, [sp, #76]	; 0x4c
   7c09c:	ldr	r3, [sp, #112]	; 0x70
   7c0a0:	cmp	r2, #0
   7c0a4:	and	r3, r3, #32
   7c0a8:	str	r3, [sp, #112]	; 0x70
   7c0ac:	beq	7cb2c <fputs@plt+0x6ba18>
   7c0b0:	ldr	r3, [r2, #4]
   7c0b4:	cmp	r3, #0
   7c0b8:	mov	r0, r3
   7c0bc:	str	r3, [sp, #84]	; 0x54
   7c0c0:	ble	7cb2c <fputs@plt+0x6ba18>
   7c0c4:	ldr	r3, [r2]
   7c0c8:	mvn	r1, #0
   7c0cc:	add	r2, r3, r0, lsl #3
   7c0d0:	str	r3, [sp, #88]	; 0x58
   7c0d4:	str	r1, [r3, #4]
   7c0d8:	add	r3, r3, #8
   7c0dc:	cmp	r2, r3
   7c0e0:	bne	7c0d4 <fputs@plt+0x6afc0>
   7c0e4:	mvn	r2, #0
   7c0e8:	str	r2, [sp, #60]	; 0x3c
   7c0ec:	ldr	r2, [pc, #4052]	; 7d0c8 <fputs@plt+0x6bfb4>
   7c0f0:	ldr	r3, [sp, #56]	; 0x38
   7c0f4:	add	r2, pc, r2
   7c0f8:	str	r2, [sp, #100]	; 0x64
   7c0fc:	ldr	r2, [pc, #4040]	; 7d0cc <fputs@plt+0x6bfb8>
   7c100:	ldr	r4, [pc, #4040]	; 7d0d0 <fputs@plt+0x6bfbc>
   7c104:	add	r2, pc, r2
   7c108:	str	r9, [sp, #72]	; 0x48
   7c10c:	str	r8, [sp, #124]	; 0x7c
   7c110:	add	r4, pc, r4
   7c114:	mov	r9, r3
   7c118:	mov	r8, r2
   7c11c:	str	fp, [sp, #116]	; 0x74
   7c120:	str	sl, [sp, #120]	; 0x78
   7c124:	ldr	r3, [sp, #88]	; 0x58
   7c128:	cmp	r5, #0
   7c12c:	ldr	r6, [r3, r9, lsl #3]
   7c130:	ble	7c1b4 <fputs@plt+0x6b0a0>
   7c134:	add	r3, r3, r9, lsl #3
   7c138:	ldrb	r7, [r6]
   7c13c:	str	r3, [sp, #80]	; 0x50
   7c140:	ldr	r3, [sp, #100]	; 0x64
   7c144:	ldr	r2, [sp, #72]	; 0x48
   7c148:	add	r3, r3, r7
   7c14c:	ldr	lr, [sp, #56]	; 0x38
   7c150:	ldrb	sl, [r3, #336]	; 0x150
   7c154:	ldr	fp, [r2, #4]
   7c158:	ldr	r1, [fp, lr, lsl #4]
   7c15c:	ldrb	r3, [r1]
   7c160:	add	r3, r8, r3
   7c164:	ldrb	r3, [r3, #336]	; 0x150
   7c168:	cmp	r3, sl
   7c16c:	bne	7c1a8 <fputs@plt+0x6b094>
   7c170:	cmp	r7, #0
   7c174:	beq	7ca00 <fputs@plt+0x6b8ec>
   7c178:	mov	r0, r6
   7c17c:	b	7c188 <fputs@plt+0x6b074>
   7c180:	cmp	r2, #0
   7c184:	beq	7ca00 <fputs@plt+0x6b8ec>
   7c188:	ldrb	r2, [r0, #1]!
   7c18c:	ldrb	r3, [r1, #1]!
   7c190:	add	ip, r4, r2
   7c194:	add	r3, r4, r3
   7c198:	ldrb	ip, [ip, #336]	; 0x150
   7c19c:	ldrb	r3, [r3, #336]	; 0x150
   7c1a0:	cmp	ip, r3
   7c1a4:	beq	7c180 <fputs@plt+0x6b06c>
   7c1a8:	add	lr, lr, #1
   7c1ac:	cmp	lr, r5
   7c1b0:	bne	7c158 <fputs@plt+0x6b044>
   7c1b4:	mov	r0, r6
   7c1b8:	bl	1fe00 <fputs@plt+0xecec>
   7c1bc:	ldr	r3, [sp, #112]	; 0x70
   7c1c0:	clz	r3, r3
   7c1c4:	lsr	r3, r3, #5
   7c1c8:	cmp	r0, #0
   7c1cc:	moveq	r3, #0
   7c1d0:	cmp	r3, #0
   7c1d4:	beq	7cb38 <fputs@plt+0x6ba24>
   7c1d8:	ldr	r3, [sp, #52]	; 0x34
   7c1dc:	str	r9, [sp, #60]	; 0x3c
   7c1e0:	str	r3, [sp, #76]	; 0x4c
   7c1e4:	ldr	r3, [sp, #84]	; 0x54
   7c1e8:	add	r9, r9, #1
   7c1ec:	cmp	r9, r3
   7c1f0:	bne	7c124 <fputs@plt+0x6b010>
   7c1f4:	ldr	fp, [sp, #116]	; 0x74
   7c1f8:	ldr	r9, [sp, #72]	; 0x48
   7c1fc:	ldr	r8, [sp, #124]	; 0x7c
   7c200:	ldr	sl, [sp, #120]	; 0x78
   7c204:	ldr	r6, [sp, #32]
   7c208:	ldr	r3, [sp, #68]	; 0x44
   7c20c:	cmp	r6, #0
   7c210:	add	r3, r3, #1
   7c214:	mov	r7, r3
   7c218:	str	r3, [sp, #116]	; 0x74
   7c21c:	beq	7d990 <fputs@plt+0x6c87c>
   7c220:	ldr	r4, [sl, #76]	; 0x4c
   7c224:	ldr	r0, [sp, #48]	; 0x30
   7c228:	add	r4, r4, #1
   7c22c:	str	r4, [sl, #76]	; 0x4c
   7c230:	ldr	r5, [r0, #32]
   7c234:	mov	r3, #0
   7c238:	add	r1, r5, #1
   7c23c:	mov	r2, r4
   7c240:	str	r1, [sp]
   7c244:	mov	r1, #16
   7c248:	bl	2e760 <fputs@plt+0x1d64c>
   7c24c:	ldr	r1, [sp, #76]	; 0x4c
   7c250:	ldrsh	r3, [r9, #34]	; 0x22
   7c254:	cmp	r1, #0
   7c258:	ldr	ip, [sp, #56]	; 0x38
   7c25c:	mov	lr, #13
   7c260:	movne	ip, r7
   7c264:	ldr	r2, [sp, #64]	; 0x40
   7c268:	mov	r7, #0
   7c26c:	mov	r1, r6
   7c270:	mov	r0, sl
   7c274:	str	r4, [sp, #152]	; 0x98
   7c278:	str	ip, [sp, #156]	; 0x9c
   7c27c:	str	r3, [sp, #160]	; 0xa0
   7c280:	strb	lr, [sp, #148]	; 0x94
   7c284:	strb	r7, [sp, #149]	; 0x95
   7c288:	bl	5f6f0 <fputs@plt+0x4e5dc>
   7c28c:	cmp	r0, #0
   7c290:	bne	7beec <fputs@plt+0x6add8>
   7c294:	ldrb	r7, [fp, #69]	; 0x45
   7c298:	cmp	r7, #0
   7c29c:	bne	7beec <fputs@plt+0x6add8>
   7c2a0:	ldr	r6, [sl, #68]	; 0x44
   7c2a4:	cmp	r6, #0
   7c2a8:	bne	7c9ec <fputs@plt+0x6b8d8>
   7c2ac:	mov	r2, r4
   7c2b0:	ldr	r4, [sp, #48]	; 0x30
   7c2b4:	ldr	ip, [sp, #156]	; 0x9c
   7c2b8:	mov	r3, r6
   7c2bc:	mov	r1, #17
   7c2c0:	str	r6, [sp]
   7c2c4:	mov	r0, r4
   7c2c8:	str	ip, [sp, #88]	; 0x58
   7c2cc:	bl	2e760 <fputs@plt+0x1d64c>
   7c2d0:	ldr	r2, [r4, #24]
   7c2d4:	cmp	r5, #0
   7c2d8:	strb	r6, [r2, #19]
   7c2dc:	ldr	r1, [r4, #32]
   7c2e0:	ldr	r0, [r4]
   7c2e4:	sub	r3, r1, #1
   7c2e8:	str	r3, [r2, #96]	; 0x60
   7c2ec:	str	r6, [r2, #60]	; 0x3c
   7c2f0:	ldrb	r2, [r0, #69]	; 0x45
   7c2f4:	movge	r3, r5
   7c2f8:	cmp	r2, #0
   7c2fc:	bne	7d980 <fputs@plt+0x6c86c>
   7c300:	add	r3, r3, r3, lsl #2
   7c304:	ldr	r2, [r4, #4]
   7c308:	add	r3, r2, r3, lsl #2
   7c30c:	ldr	r2, [sp, #32]
   7c310:	ldr	r0, [sp, #104]	; 0x68
   7c314:	ldr	r2, [r2]
   7c318:	str	r1, [r3, #8]
   7c31c:	cmp	r0, #0
   7c320:	ldr	r3, [r2]
   7c324:	str	r3, [sp, #64]	; 0x40
   7c328:	beq	7d804 <fputs@plt+0x6c6f0>
   7c32c:	ldrb	r3, [sl, #19]
   7c330:	ldr	r6, [sl, #72]	; 0x48
   7c334:	cmp	r3, #0
   7c338:	add	r2, r6, #1
   7c33c:	str	r2, [sl, #72]	; 0x48
   7c340:	bne	7d7e0 <fputs@plt+0x6c6cc>
   7c344:	ldr	r5, [sl, #76]	; 0x4c
   7c348:	add	r5, r5, #1
   7c34c:	mov	r7, r5
   7c350:	add	r7, r7, #1
   7c354:	str	r7, [sl, #76]	; 0x4c
   7c358:	ldr	r8, [sp, #48]	; 0x30
   7c35c:	mov	r4, #0
   7c360:	str	r4, [sp]
   7c364:	ldr	r3, [sp, #64]	; 0x40
   7c368:	mov	r2, r6
   7c36c:	mov	r1, #57	; 0x39
   7c370:	mov	r0, r8
   7c374:	bl	2e760 <fputs@plt+0x1d64c>
   7c378:	mov	r3, r4
   7c37c:	ldr	r2, [sp, #152]	; 0x98
   7c380:	str	r4, [sp]
   7c384:	mov	r1, #18
   7c388:	mov	r0, r8
   7c38c:	str	r8, [sp, #48]	; 0x30
   7c390:	bl	2e760 <fputs@plt+0x1d64c>
   7c394:	ldr	r3, [sp, #64]	; 0x40
   7c398:	ldr	r2, [sp, #88]	; 0x58
   7c39c:	mov	r1, #49	; 0x31
   7c3a0:	str	r5, [sp]
   7c3a4:	mov	r8, r0
   7c3a8:	ldr	r0, [sp, #48]	; 0x30
   7c3ac:	bl	2e760 <fputs@plt+0x1d64c>
   7c3b0:	str	r4, [sp]
   7c3b4:	mov	r3, r7
   7c3b8:	mov	r2, r6
   7c3bc:	mov	r1, #74	; 0x4a
   7c3c0:	ldr	r0, [sp, #48]	; 0x30
   7c3c4:	bl	2e760 <fputs@plt+0x1d64c>
   7c3c8:	mov	r3, r5
   7c3cc:	mov	r2, r6
   7c3d0:	mov	r1, #75	; 0x4b
   7c3d4:	str	r7, [sp]
   7c3d8:	ldr	r0, [sp, #48]	; 0x30
   7c3dc:	bl	2e760 <fputs@plt+0x1d64c>
   7c3e0:	mov	r2, r4
   7c3e4:	str	r4, [sp]
   7c3e8:	ldr	r4, [sp, #48]	; 0x30
   7c3ec:	mov	r3, r8
   7c3f0:	mov	r1, #13
   7c3f4:	mov	r0, r4
   7c3f8:	bl	2e760 <fputs@plt+0x1d64c>
   7c3fc:	ldr	r1, [r4, #32]
   7c400:	ldr	r2, [r4]
   7c404:	ldr	r0, [r4, #24]
   7c408:	sub	r3, r1, #1
   7c40c:	cmp	r8, #0
   7c410:	str	r3, [r0, #96]	; 0x60
   7c414:	ldrb	r2, [r2, #69]	; 0x45
   7c418:	movge	r3, r8
   7c41c:	cmp	r2, #0
   7c420:	bne	7d8f4 <fputs@plt+0x6c7e0>
   7c424:	add	r3, r3, r3, lsl #2
   7c428:	ldr	r2, [r4, #4]
   7c42c:	add	r3, r2, r3, lsl #2
   7c430:	cmp	r5, #0
   7c434:	str	r1, [r3, #8]
   7c438:	beq	7c448 <fputs@plt+0x6b334>
   7c43c:	mov	r1, r5
   7c440:	mov	r0, sl
   7c444:	bl	200f0 <fputs@plt+0xefdc>
   7c448:	cmp	r7, #0
   7c44c:	beq	7c45c <fputs@plt+0x6b348>
   7c450:	mov	r1, r7
   7c454:	mov	r0, sl
   7c458:	bl	200f0 <fputs@plt+0xefdc>
   7c45c:	ldr	r3, [sp, #64]	; 0x40
   7c460:	mov	r7, #1
   7c464:	cmp	r3, #0
   7c468:	ldr	r3, [sp, #36]	; 0x24
   7c46c:	clz	r8, r3
   7c470:	lsr	r8, r8, #5
   7c474:	andgt	r3, r8, #1
   7c478:	movle	r3, #0
   7c47c:	moveq	r8, #0
   7c480:	andne	r8, r8, #1
   7c484:	cmp	r3, #0
   7c488:	ldrshne	r3, [r9, #32]
   7c48c:	strne	r3, [sp, #60]	; 0x3c
   7c490:	ldrsh	r3, [r9, #34]	; 0x22
   7c494:	cmp	r3, #0
   7c498:	ble	7ce2c <fputs@plt+0x6bd18>
   7c49c:	ldr	r2, [r9, #4]
   7c4a0:	ldr	r1, [sp, #56]	; 0x38
   7c4a4:	add	ip, r2, r3, lsl #4
   7c4a8:	ldrb	r0, [r2, #15]
   7c4ac:	add	r2, r2, #16
   7c4b0:	cmp	r2, ip
   7c4b4:	lsl	r0, r0, #30
   7c4b8:	add	r1, r1, r0, lsr #31
   7c4bc:	bne	7c4a8 <fputs@plt+0x6b394>
   7c4c0:	cmp	r8, #0
   7c4c4:	beq	7cb6c <fputs@plt+0x6ba58>
   7c4c8:	ldr	r2, [sp, #64]	; 0x40
   7c4cc:	sub	r3, r3, r1
   7c4d0:	cmp	r2, r3
   7c4d4:	bne	7cd74 <fputs@plt+0x6bc60>
   7c4d8:	ldr	r3, [fp, #24]
   7c4dc:	ands	r3, r3, #128	; 0x80
   7c4e0:	str	r3, [sp, #72]	; 0x48
   7c4e4:	beq	7c50c <fputs@plt+0x6b3f8>
   7c4e8:	ldr	r3, [sl, #76]	; 0x4c
   7c4ec:	mov	r2, #0
   7c4f0:	add	r3, r3, #1
   7c4f4:	str	r3, [sl, #76]	; 0x4c
   7c4f8:	mov	r1, #22
   7c4fc:	str	r2, [sp]
   7c500:	ldr	r0, [sp, #48]	; 0x30
   7c504:	str	r3, [sp, #72]	; 0x48
   7c508:	bl	2e760 <fputs@plt+0x1d64c>
   7c50c:	ldr	r3, [sp, #92]	; 0x5c
   7c510:	cmp	r3, #0
   7c514:	movne	r8, #0
   7c518:	beq	7cd4c <fputs@plt+0x6bc38>
   7c51c:	cmp	r7, #0
   7c520:	bne	7cd20 <fputs@plt+0x6bc0c>
   7c524:	ldr	r3, [sp, #32]
   7c528:	cmp	r3, #0
   7c52c:	beq	7d7c0 <fputs@plt+0x6c6ac>
   7c530:	ldr	r2, [sp, #152]	; 0x98
   7c534:	str	r7, [sp]
   7c538:	mov	r3, r7
   7c53c:	mov	r1, #18
   7c540:	ldr	r0, [sp, #48]	; 0x30
   7c544:	bl	2e760 <fputs@plt+0x1d64c>
   7c548:	str	r0, [sp, #80]	; 0x50
   7c54c:	str	r0, [sp, #84]	; 0x54
   7c550:	ldr	r3, [sp, #48]	; 0x30
   7c554:	ldr	r0, [r3, #24]
   7c558:	bl	2e640 <fputs@plt+0x1d52c>
   7c55c:	ldr	r3, [sp, #144]	; 0x90
   7c560:	tst	r3, #1
   7c564:	str	r0, [sp, #76]	; 0x4c
   7c568:	beq	7c7a8 <fputs@plt+0x6b694>
   7c56c:	ldrsh	r3, [r9, #34]	; 0x22
   7c570:	ldr	r2, [sl, #60]	; 0x3c
   7c574:	ldr	r5, [sl, #64]	; 0x40
   7c578:	add	r3, r3, #1
   7c57c:	cmp	r3, r2
   7c580:	suble	r2, r2, r3
   7c584:	ldrgt	r2, [sl, #76]	; 0x4c
   7c588:	addle	r3, r3, r5
   7c58c:	addgt	r3, r3, r2
   7c590:	strle	r3, [sl, #64]	; 0x40
   7c594:	strgt	r3, [sl, #76]	; 0x4c
   7c598:	ldr	r3, [sp, #60]	; 0x3c
   7c59c:	strle	r2, [sl, #60]	; 0x3c
   7c5a0:	addgt	r5, r2, #1
   7c5a4:	cmp	r3, #0
   7c5a8:	blt	7cd00 <fputs@plt+0x6bbec>
   7c5ac:	cmp	r7, #0
   7c5b0:	beq	7ccdc <fputs@plt+0x6bbc8>
   7c5b4:	str	r5, [sp]
   7c5b8:	ldr	r3, [sp, #60]	; 0x3c
   7c5bc:	mov	r2, r6
   7c5c0:	mov	r1, #47	; 0x2f
   7c5c4:	ldr	r0, [sp, #48]	; 0x30
   7c5c8:	bl	2e760 <fputs@plt+0x1d64c>
   7c5cc:	mov	r4, #0
   7c5d0:	mov	r3, r4
   7c5d4:	str	r4, [sp]
   7c5d8:	mov	r2, r5
   7c5dc:	mov	r1, #77	; 0x4d
   7c5e0:	ldr	r0, [sp, #48]	; 0x30
   7c5e4:	bl	2e760 <fputs@plt+0x1d64c>
   7c5e8:	str	r4, [sp]
   7c5ec:	ldr	r4, [sp, #48]	; 0x30
   7c5f0:	mov	r3, r5
   7c5f4:	mvn	r2, #0
   7c5f8:	mov	r1, #22
   7c5fc:	str	r0, [sp, #100]	; 0x64
   7c600:	mov	r0, r4
   7c604:	bl	2e760 <fputs@plt+0x1d64c>
   7c608:	ldr	r1, [r4, #32]
   7c60c:	ldr	r0, [r4, #24]
   7c610:	ldr	r2, [r4]
   7c614:	sub	r3, r1, #1
   7c618:	str	r3, [r0, #96]	; 0x60
   7c61c:	ldr	r0, [sp, #100]	; 0x64
   7c620:	ldrb	r2, [r2, #69]	; 0x45
   7c624:	cmp	r0, #0
   7c628:	movlt	r0, r3
   7c62c:	cmp	r2, #0
   7c630:	bne	7d15c <fputs@plt+0x6c048>
   7c634:	add	r3, r0, r0, lsl #2
   7c638:	ldr	r2, [r4, #4]
   7c63c:	add	r3, r2, r3, lsl #2
   7c640:	mov	r2, #0
   7c644:	str	r1, [r3, #8]
   7c648:	ldr	r0, [sp, #48]	; 0x30
   7c64c:	mov	r3, r2
   7c650:	str	r2, [sp]
   7c654:	mov	r1, #38	; 0x26
   7c658:	mov	r2, r5
   7c65c:	bl	2e760 <fputs@plt+0x1d64c>
   7c660:	ldrsh	r3, [r9, #34]	; 0x22
   7c664:	cmp	r3, #0
   7c668:	ble	7c730 <fputs@plt+0x6b61c>
   7c66c:	eor	r3, r7, #1
   7c670:	and	r3, r3, #1
   7c674:	str	r3, [sp, #100]	; 0x64
   7c678:	add	r3, r5, #1
   7c67c:	mov	r2, r3
   7c680:	ldr	r3, [sp, #56]	; 0x38
   7c684:	str	r6, [sp, #120]	; 0x78
   7c688:	str	r5, [sp, #132]	; 0x84
   7c68c:	mov	r4, r3
   7c690:	mov	r6, r2
   7c694:	mov	r5, r3
   7c698:	str	r8, [sp, #124]	; 0x7c
   7c69c:	str	fp, [sp, #128]	; 0x80
   7c6a0:	ldr	r3, [sp, #36]	; 0x24
   7c6a4:	cmp	r3, #0
   7c6a8:	beq	7d118 <fputs@plt+0x6c004>
   7c6ac:	ldr	r2, [r3, #4]
   7c6b0:	cmp	r2, #0
   7c6b4:	ble	7d0c0 <fputs@plt+0x6bfac>
   7c6b8:	ldr	r3, [r3]
   7c6bc:	ldr	r1, [r3, #4]
   7c6c0:	cmp	r1, r5
   7c6c4:	ldrne	r4, [sp, #56]	; 0x38
   7c6c8:	bne	7c6e0 <fputs@plt+0x6b5cc>
   7c6cc:	b	7d138 <fputs@plt+0x6c024>
   7c6d0:	add	r3, r3, #8
   7c6d4:	ldr	r1, [r3, #4]
   7c6d8:	cmp	r1, r5
   7c6dc:	beq	7cb9c <fputs@plt+0x6ba88>
   7c6e0:	add	r4, r4, #1
   7c6e4:	cmp	r2, r4
   7c6e8:	bne	7c6d0 <fputs@plt+0x6b5bc>
   7c6ec:	ldr	r3, [r9, #4]
   7c6f0:	mov	r2, r6
   7c6f4:	add	r3, r3, r5, lsl #4
   7c6f8:	mov	r0, sl
   7c6fc:	ldr	r1, [r3, #4]
   7c700:	bl	63848 <fputs@plt+0x52734>
   7c704:	ldr	r3, [sp, #36]	; 0x24
   7c708:	add	r5, r5, #1
   7c70c:	cmp	r3, #0
   7c710:	ldrsh	r3, [r9, #34]	; 0x22
   7c714:	addeq	r4, r4, #1
   7c718:	add	r6, r6, #1
   7c71c:	cmp	r3, r5
   7c720:	bgt	7c6a0 <fputs@plt+0x6b58c>
   7c724:	add	r6, sp, #120	; 0x78
   7c728:	ldr	r5, [sp, #132]	; 0x84
   7c72c:	ldm	r6, {r6, r8, fp}
   7c730:	ldr	r3, [sp, #92]	; 0x5c
   7c734:	cmp	r3, #0
   7c738:	beq	7d16c <fputs@plt+0x6c058>
   7c73c:	ldr	r3, [sp, #76]	; 0x4c
   7c740:	mov	r2, #1
   7c744:	str	r3, [sp, #16]
   7c748:	ldr	r3, [sp, #240]	; 0xf0
   7c74c:	ldr	r1, [sp, #104]	; 0x68
   7c750:	str	r3, [sp, #12]
   7c754:	ldrsh	r3, [r9, #34]	; 0x22
   7c758:	mov	r0, sl
   7c75c:	str	r2, [sp]
   7c760:	sub	r3, r5, r3
   7c764:	sub	r3, r3, #1
   7c768:	str	r3, [sp, #8]
   7c76c:	mov	r2, #108	; 0x6c
   7c770:	mov	r3, #0
   7c774:	str	r9, [sp, #4]
   7c778:	bl	7abfc <fputs@plt+0x69ae8>
   7c77c:	ldrsh	r4, [r9, #34]	; 0x22
   7c780:	mov	r1, r5
   7c784:	mov	r0, sl
   7c788:	add	r4, r4, #1
   7c78c:	mov	r2, r4
   7c790:	bl	22234 <fputs@plt+0x11120>
   7c794:	ldr	r3, [sl, #60]	; 0x3c
   7c798:	cmp	r3, r4
   7c79c:	bge	7c7b4 <fputs@plt+0x6b6a0>
   7c7a0:	str	r4, [sl, #60]	; 0x3c
   7c7a4:	str	r5, [sl, #64]	; 0x40
   7c7a8:	ldr	r3, [sp, #92]	; 0x5c
   7c7ac:	cmp	r3, #0
   7c7b0:	beq	7d1e0 <fputs@plt+0x6c0cc>
   7c7b4:	ldr	r3, [fp, #24]
   7c7b8:	tst	r3, #128	; 0x80
   7c7bc:	beq	7c7dc <fputs@plt+0x6b6c8>
   7c7c0:	mov	r3, #0
   7c7c4:	str	r3, [sp]
   7c7c8:	ldr	r2, [sp, #72]	; 0x48
   7c7cc:	mov	r3, #1
   7c7d0:	mov	r1, #37	; 0x25
   7c7d4:	ldr	r0, [sp, #48]	; 0x30
   7c7d8:	bl	2e760 <fputs@plt+0x1d64c>
   7c7dc:	ldr	r0, [sp, #104]	; 0x68
   7c7e0:	cmp	r0, #0
   7c7e4:	beq	7c828 <fputs@plt+0x6b714>
   7c7e8:	ldr	r3, [sp, #76]	; 0x4c
   7c7ec:	mov	r2, #2
   7c7f0:	str	r3, [sp, #16]
   7c7f4:	ldr	r3, [sp, #240]	; 0xf0
   7c7f8:	str	r3, [sp, #12]
   7c7fc:	ldr	r3, [sp, #68]	; 0x44
   7c800:	ldrsh	r1, [r9, #34]	; 0x22
   7c804:	sub	r3, r3, #1
   7c808:	stm	sp, {r2, r9}
   7c80c:	sub	r3, r3, r1
   7c810:	str	r3, [sp, #8]
   7c814:	mov	r1, r0
   7c818:	mov	r3, #0
   7c81c:	mov	r2, #108	; 0x6c
   7c820:	mov	r0, sl
   7c824:	bl	7abfc <fputs@plt+0x69ae8>
   7c828:	ldr	r0, [sp, #48]	; 0x30
   7c82c:	ldr	r3, [sp, #76]	; 0x4c
   7c830:	ldr	r2, [r0, #24]
   7c834:	mvn	r1, r3
   7c838:	ldr	r3, [r2, #120]	; 0x78
   7c83c:	cmp	r3, #0
   7c840:	ldrne	r0, [r0, #32]
   7c844:	strne	r0, [r3, r1, lsl #2]
   7c848:	ldr	r3, [sp, #48]	; 0x30
   7c84c:	cmp	r7, #0
   7c850:	ldr	r3, [r3, #32]
   7c854:	sub	r3, r3, #1
   7c858:	str	r3, [r2, #96]	; 0x60
   7c85c:	bne	7cbe4 <fputs@plt+0x6bad0>
   7c860:	ldr	r3, [sp, #32]
   7c864:	cmp	r3, #0
   7c868:	beq	7c8c4 <fputs@plt+0x6b7b0>
   7c86c:	ldr	r4, [sp, #48]	; 0x30
   7c870:	ldr	r3, [sp, #84]	; 0x54
   7c874:	mov	r2, r7
   7c878:	mov	r1, #13
   7c87c:	str	r7, [sp]
   7c880:	mov	r0, r4
   7c884:	bl	2e760 <fputs@plt+0x1d64c>
   7c888:	ldr	r1, [r4, #32]
   7c88c:	ldr	r0, [r4, #24]
   7c890:	ldr	r2, [r4]
   7c894:	sub	r3, r1, #1
   7c898:	str	r3, [r0, #96]	; 0x60
   7c89c:	ldr	r0, [sp, #80]	; 0x50
   7c8a0:	ldrb	r2, [r2, #69]	; 0x45
   7c8a4:	cmp	r0, #0
   7c8a8:	movlt	r0, r3
   7c8ac:	cmp	r2, #0
   7c8b0:	bne	7d7d0 <fputs@plt+0x6c6bc>
   7c8b4:	add	r3, r0, r0, lsl #2
   7c8b8:	ldr	r2, [r4, #4]
   7c8bc:	add	r3, r2, r3, lsl #2
   7c8c0:	str	r1, [r3, #8]
   7c8c4:	ldrb	r4, [r9, #42]	; 0x2a
   7c8c8:	ldr	r3, [sp, #92]	; 0x5c
   7c8cc:	and	r4, r4, #16
   7c8d0:	cmp	r3, #0
   7c8d4:	orrne	r4, r4, #1
   7c8d8:	cmp	r4, #0
   7c8dc:	bne	7c944 <fputs@plt+0x6b830>
   7c8e0:	ldr	r2, [sp, #136]	; 0x88
   7c8e4:	ldr	r3, [sp, #140]	; 0x8c
   7c8e8:	cmp	r2, r3
   7c8ec:	bge	7c904 <fputs@plt+0x6b7f0>
   7c8f0:	str	r4, [sp]
   7c8f4:	mov	r3, r4
   7c8f8:	mov	r1, #61	; 0x3d
   7c8fc:	ldr	r0, [sp, #48]	; 0x30
   7c900:	bl	2e760 <fputs@plt+0x1d64c>
   7c904:	ldr	r5, [r9, #8]
   7c908:	cmp	r5, #0
   7c90c:	beq	7c944 <fputs@plt+0x6b830>
   7c910:	mov	r7, #0
   7c914:	mov	r6, #61	; 0x3d
   7c918:	ldr	r2, [sp, #140]	; 0x8c
   7c91c:	str	r7, [sp]
   7c920:	add	r2, r4, r2
   7c924:	mov	r3, #0
   7c928:	mov	r1, r6
   7c92c:	ldr	r0, [sp, #48]	; 0x30
   7c930:	bl	2e760 <fputs@plt+0x1d64c>
   7c934:	ldr	r5, [r5, #20]
   7c938:	add	r4, r4, #1
   7c93c:	cmp	r5, #0
   7c940:	bne	7c918 <fputs@plt+0x6b804>
   7c944:	ldrb	r3, [sl, #18]
   7c948:	cmp	r3, #0
   7c94c:	bne	7bef8 <fputs@plt+0x6ade4>
   7c950:	ldr	r3, [sl, #420]	; 0x1a4
   7c954:	cmp	r3, #0
   7c958:	bne	7bef8 <fputs@plt+0x6ade4>
   7c95c:	ldr	r3, [sl, #412]	; 0x19c
   7c960:	cmp	r3, #0
   7c964:	beq	7cd9c <fputs@plt+0x6bc88>
   7c968:	mov	r0, sl
   7c96c:	bl	11aa8 <fputs@plt+0x994>
   7c970:	ldr	r3, [fp, #24]
   7c974:	tst	r3, #128	; 0x80
   7c978:	beq	7bef8 <fputs@plt+0x6ade4>
   7c97c:	ldrb	r3, [sl, #18]
   7c980:	cmp	r3, #0
   7c984:	bne	7bef8 <fputs@plt+0x6ade4>
   7c988:	ldr	r3, [sl, #420]	; 0x1a4
   7c98c:	cmp	r3, #0
   7c990:	bne	7bef8 <fputs@plt+0x6ade4>
   7c994:	ldr	r4, [sp, #48]	; 0x30
   7c998:	mov	r3, #0
   7c99c:	ldr	r2, [sp, #72]	; 0x48
   7c9a0:	str	r3, [sp]
   7c9a4:	mov	r1, #33	; 0x21
   7c9a8:	mov	r3, #1
   7c9ac:	mov	r0, r4
   7c9b0:	bl	2e760 <fputs@plt+0x1d64c>
   7c9b4:	mov	r1, #1
   7c9b8:	mov	r0, r4
   7c9bc:	bl	25d5c <fputs@plt+0x14c48>
   7c9c0:	ldr	r3, [r4]
   7c9c4:	ldrb	r2, [r3, #69]	; 0x45
   7c9c8:	cmp	r2, #0
   7c9cc:	bne	7bef8 <fputs@plt+0x6ade4>
   7c9d0:	ldr	r3, [pc, #1788]	; 7d0d4 <fputs@plt+0x6bfc0>
   7c9d4:	str	r2, [sp]
   7c9d8:	ldr	r0, [sp, #48]	; 0x30
   7c9dc:	add	r3, pc, r3
   7c9e0:	mov	r1, r2
   7c9e4:	bl	2db48 <fputs@plt+0x1ca34>
   7c9e8:	b	7bef8 <fputs@plt+0x6ade4>
   7c9ec:	mov	r8, r7
   7c9f0:	b	7bef8 <fputs@plt+0x6ade4>
   7c9f4:	ldr	r3, [sp, #32]
   7c9f8:	str	r3, [sp, #44]	; 0x2c
   7c9fc:	b	7be4c <fputs@plt+0x6ad38>
   7ca00:	ldr	r3, [sp, #72]	; 0x48
   7ca04:	ldr	r1, [sp, #52]	; 0x34
   7ca08:	ldr	r2, [sp, #76]	; 0x4c
   7ca0c:	cmp	r9, lr
   7ca10:	movne	r2, r1
   7ca14:	ldrsh	r3, [r3, #32]
   7ca18:	str	r2, [sp, #76]	; 0x4c
   7ca1c:	ldr	r2, [sp, #80]	; 0x50
   7ca20:	cmp	r3, lr
   7ca24:	str	lr, [r2, #4]
   7ca28:	ldr	r2, [sp, #60]	; 0x3c
   7ca2c:	moveq	r2, r9
   7ca30:	cmp	r5, lr
   7ca34:	str	r2, [sp, #60]	; 0x3c
   7ca38:	bgt	7c1e4 <fputs@plt+0x6b0d0>
   7ca3c:	b	7c1b4 <fputs@plt+0x6b0a0>
   7ca40:	ldr	r1, [fp, #16]
   7ca44:	ldr	r8, [pc, #1676]	; 7d0d8 <fputs@plt+0x6bfc4>
   7ca48:	sub	r1, r1, #15990784	; 0xf40000
   7ca4c:	sub	r1, r1, #9216	; 0x2400
   7ca50:	b	7bec8 <fputs@plt+0x6adb4>
   7ca54:	ldr	r3, [sp, #32]
   7ca58:	cmp	r3, #0
   7ca5c:	ldr	r3, [sl]
   7ca60:	str	r3, [sp, #84]	; 0x54
   7ca64:	beq	7c040 <fputs@plt+0x6af2c>
   7ca68:	ldr	r3, [sl, #536]	; 0x218
   7ca6c:	cmp	r3, #0
   7ca70:	bne	7c040 <fputs@plt+0x6af2c>
   7ca74:	ldr	r3, [sp, #32]
   7ca78:	ldr	r3, [r3, #64]	; 0x40
   7ca7c:	cmp	r3, #0
   7ca80:	bne	7c040 <fputs@plt+0x6af2c>
   7ca84:	mov	r2, r9
   7ca88:	ldrb	r1, [sl, #442]	; 0x1ba
   7ca8c:	ldr	r0, [sp, #84]	; 0x54
   7ca90:	bl	20344 <fputs@plt+0xf230>
   7ca94:	ldrb	r3, [r9, #42]	; 0x2a
   7ca98:	cmp	r0, #0
   7ca9c:	bne	7c044 <fputs@plt+0x6af30>
   7caa0:	tst	r3, #16
   7caa4:	bne	7d088 <fputs@plt+0x6bf74>
   7caa8:	ldr	r2, [sp, #240]	; 0xf0
   7caac:	cmp	r2, #10
   7cab0:	beq	7d064 <fputs@plt+0x6bf50>
   7cab4:	ldr	r2, [sp, #240]	; 0xf0
   7cab8:	str	r2, [sp, #96]	; 0x60
   7cabc:	ldr	r2, [sp, #32]
   7cac0:	ldr	r2, [r2, #28]
   7cac4:	ldr	r1, [r2]
   7cac8:	cmp	r1, #1
   7cacc:	beq	7ce34 <fputs@plt+0x6bd20>
   7cad0:	tst	r3, #8
   7cad4:	bne	7cb10 <fputs@plt+0x6b9fc>
   7cad8:	ldrsh	r5, [r9, #34]	; 0x22
   7cadc:	ldr	r2, [sp, #56]	; 0x38
   7cae0:	ldr	r1, [sl, #76]	; 0x4c
   7cae4:	str	r2, [sp, #96]	; 0x60
   7cae8:	add	r2, r5, #1
   7caec:	add	r2, r2, r1
   7caf0:	add	r1, r1, #1
   7caf4:	str	r1, [sp, #68]	; 0x44
   7caf8:	str	r2, [sl, #76]	; 0x4c
   7cafc:	ldr	r2, [sp, #68]	; 0x44
   7cb00:	str	r2, [sp, #108]	; 0x6c
   7cb04:	b	7c08c <fputs@plt+0x6af78>
   7cb08:	mov	r1, lr
   7cb0c:	b	7bec8 <fputs@plt+0x6adb4>
   7cb10:	mov	r2, r9
   7cb14:	mov	r1, r8
   7cb18:	mov	r0, sl
   7cb1c:	bl	251b0 <fputs@plt+0x1409c>
   7cb20:	ldrb	r3, [r9, #42]	; 0x2a
   7cb24:	str	r0, [sp, #96]	; 0x60
   7cb28:	b	7c054 <fputs@plt+0x6af40>
   7cb2c:	mvn	r3, #0
   7cb30:	str	r3, [sp, #60]	; 0x3c
   7cb34:	b	7c204 <fputs@plt+0x6b0f0>
   7cb38:	ldr	sl, [sp, #120]	; 0x78
   7cb3c:	ldr	r1, [pc, #1432]	; 7d0dc <fputs@plt+0x6bfc8>
   7cb40:	str	r6, [sp]
   7cb44:	ldr	r2, [sp, #40]	; 0x28
   7cb48:	add	r1, pc, r1
   7cb4c:	mov	r0, sl
   7cb50:	mov	r7, r3
   7cb54:	ldr	fp, [sp, #116]	; 0x74
   7cb58:	bl	39630 <fputs@plt+0x2851c>
   7cb5c:	mov	r3, #1
   7cb60:	mov	r8, r7
   7cb64:	strb	r3, [sl, #17]
   7cb68:	b	7bef8 <fputs@plt+0x6ade4>
   7cb6c:	ldr	r3, [sp, #36]	; 0x24
   7cb70:	cmp	r3, #0
   7cb74:	beq	7c4d8 <fputs@plt+0x6b3c4>
   7cb78:	ldr	r3, [r3, #4]
   7cb7c:	ldr	r2, [sp, #64]	; 0x40
   7cb80:	cmp	r2, r3
   7cb84:	beq	7c4d8 <fputs@plt+0x6b3c4>
   7cb88:	ldr	r1, [pc, #1360]	; 7d0e0 <fputs@plt+0x6bfcc>
   7cb8c:	mov	r0, sl
   7cb90:	add	r1, pc, r1
   7cb94:	bl	39630 <fputs@plt+0x2851c>
   7cb98:	b	7bef8 <fputs@plt+0x6ade4>
   7cb9c:	ldr	r3, [sp, #100]	; 0x64
   7cba0:	ldr	r1, [sp, #44]	; 0x2c
   7cba4:	cmp	r1, #0
   7cba8:	movne	r3, #0
   7cbac:	andeq	r3, r3, #1
   7cbb0:	cmp	r3, #0
   7cbb4:	bne	7c6ec <fputs@plt+0x6b5d8>
   7cbb8:	cmp	r2, r4
   7cbbc:	ble	7c6ec <fputs@plt+0x6b5d8>
   7cbc0:	cmp	r7, #0
   7cbc4:	beq	7cc60 <fputs@plt+0x6bb4c>
   7cbc8:	str	r6, [sp]
   7cbcc:	mov	r3, r4
   7cbd0:	ldr	r2, [sp, #120]	; 0x78
   7cbd4:	mov	r1, #47	; 0x2f
   7cbd8:	ldr	r0, [sp, #48]	; 0x30
   7cbdc:	bl	2e760 <fputs@plt+0x1d64c>
   7cbe0:	b	7c704 <fputs@plt+0x6b5f0>
   7cbe4:	ldr	r4, [sp, #48]	; 0x30
   7cbe8:	mov	r2, #0
   7cbec:	ldr	r3, [sp, #84]	; 0x54
   7cbf0:	str	r2, [sp]
   7cbf4:	mov	r1, #7
   7cbf8:	mov	r2, r6
   7cbfc:	mov	r0, r4
   7cc00:	bl	2e760 <fputs@plt+0x1d64c>
   7cc04:	ldr	r1, [r4, #32]
   7cc08:	ldr	r0, [r4, #24]
   7cc0c:	ldr	r2, [r4]
   7cc10:	sub	r3, r1, #1
   7cc14:	str	r3, [r0, #96]	; 0x60
   7cc18:	ldr	r0, [sp, #80]	; 0x50
   7cc1c:	ldrb	r2, [r2, #69]	; 0x45
   7cc20:	cmp	r0, #0
   7cc24:	movlt	r0, r3
   7cc28:	cmp	r2, #0
   7cc2c:	bne	7cccc <fputs@plt+0x6bbb8>
   7cc30:	add	r3, r0, r0, lsl #2
   7cc34:	ldr	r2, [r4, #4]
   7cc38:	add	r3, r2, r3, lsl #2
   7cc3c:	mov	r0, #0
   7cc40:	str	r1, [r3, #8]
   7cc44:	mov	r2, r6
   7cc48:	str	r0, [sp]
   7cc4c:	mov	r3, r0
   7cc50:	mov	r1, #61	; 0x3d
   7cc54:	ldr	r0, [sp, #48]	; 0x30
   7cc58:	bl	2e760 <fputs@plt+0x1d64c>
   7cc5c:	b	7c8c4 <fputs@plt+0x6b7b0>
   7cc60:	ldr	r3, [sp, #44]	; 0x2c
   7cc64:	mov	r2, r6
   7cc68:	mov	r0, sl
   7cc6c:	ldr	r1, [r3, #4]
   7cc70:	add	r3, r4, r4, lsl #2
   7cc74:	ldr	fp, [sl, #8]
   7cc78:	ldr	r8, [r1, r3, lsl #2]
   7cc7c:	mov	r1, r8
   7cc80:	bl	63848 <fputs@plt+0x52734>
   7cc84:	ldr	r3, [sl, #76]	; 0x4c
   7cc88:	mov	r0, fp
   7cc8c:	add	fp, r3, #1
   7cc90:	str	r7, [sp]
   7cc94:	mov	r3, fp
   7cc98:	mov	r2, r6
   7cc9c:	str	fp, [sl, #76]	; 0x4c
   7cca0:	mov	r1, #30
   7cca4:	bl	2e760 <fputs@plt+0x1d64c>
   7cca8:	ldrb	r2, [r8]
   7ccac:	ldr	r3, [r8, #4]
   7ccb0:	str	fp, [r8, #28]
   7ccb4:	bic	r3, r3, #4096	; 0x1000
   7ccb8:	strb	r2, [r8, #38]	; 0x26
   7ccbc:	mvn	r2, #98	; 0x62
   7ccc0:	strb	r2, [r8]
   7ccc4:	str	r3, [r8, #4]
   7ccc8:	b	7c704 <fputs@plt+0x6b5f0>
   7cccc:	ldr	r3, [pc, #1040]	; 7d0e4 <fputs@plt+0x6bfd0>
   7ccd0:	add	r3, pc, r3
   7ccd4:	add	r3, r3, #4
   7ccd8:	b	7cc3c <fputs@plt+0x6bb28>
   7ccdc:	ldr	r3, [sp, #44]	; 0x2c
   7cce0:	mov	r2, r5
   7cce4:	mov	r0, sl
   7cce8:	ldr	r1, [r3, #4]
   7ccec:	ldr	r3, [sp, #60]	; 0x3c
   7ccf0:	add	r3, r3, r3, lsl #2
   7ccf4:	ldr	r1, [r1, r3, lsl #2]
   7ccf8:	bl	63848 <fputs@plt+0x52734>
   7ccfc:	b	7c5cc <fputs@plt+0x6b4b8>
   7cd00:	mov	r3, #0
   7cd04:	str	r3, [sp]
   7cd08:	mvn	r2, #0
   7cd0c:	mov	r3, r5
   7cd10:	mov	r1, #22
   7cd14:	ldr	r0, [sp, #48]	; 0x30
   7cd18:	bl	2e760 <fputs@plt+0x1d64c>
   7cd1c:	b	7c660 <fputs@plt+0x6b54c>
   7cd20:	ldr	r4, [sp, #48]	; 0x30
   7cd24:	mov	r3, #0
   7cd28:	str	r3, [sp]
   7cd2c:	mov	r2, r6
   7cd30:	mov	r1, #108	; 0x6c
   7cd34:	mov	r0, r4
   7cd38:	bl	2e760 <fputs@plt+0x1d64c>
   7cd3c:	ldr	r3, [r4, #32]
   7cd40:	str	r3, [sp, #84]	; 0x54
   7cd44:	str	r0, [sp, #80]	; 0x50
   7cd48:	b	7c550 <fputs@plt+0x6b43c>
   7cd4c:	ldrb	r3, [r9, #42]	; 0x2a
   7cd50:	tst	r3, #16
   7cd54:	beq	7cdac <fputs@plt+0x6bc98>
   7cd58:	mov	r2, #4
   7cd5c:	mov	r3, #0
   7cd60:	mov	r0, fp
   7cd64:	bl	243c8 <fputs@plt+0x132b4>
   7cd68:	subs	r8, r0, #0
   7cd6c:	bne	7c51c <fputs@plt+0x6b408>
   7cd70:	b	7bef8 <fputs@plt+0x6ade4>
   7cd74:	ldr	r1, [pc, #876]	; 7d0e8 <fputs@plt+0x6bfd4>
   7cd78:	str	r2, [sp, #4]
   7cd7c:	str	r3, [sp]
   7cd80:	mov	r0, sl
   7cd84:	mov	r3, #0
   7cd88:	ldr	r2, [sp, #40]	; 0x28
   7cd8c:	add	r1, pc, r1
   7cd90:	bl	39630 <fputs@plt+0x2851c>
   7cd94:	mov	r8, #0
   7cd98:	b	7bef8 <fputs@plt+0x6ade4>
   7cd9c:	ldr	r3, [fp, #24]
   7cda0:	tst	r3, #128	; 0x80
   7cda4:	bne	7c994 <fputs@plt+0x6b880>
   7cda8:	b	7bef8 <fputs@plt+0x6ade4>
   7cdac:	ldr	r5, [sp, #92]	; 0x5c
   7cdb0:	add	r3, sp, #140	; 0x8c
   7cdb4:	mvn	r2, #0
   7cdb8:	str	r3, [sp, #12]
   7cdbc:	add	r3, sp, #136	; 0x88
   7cdc0:	str	r3, [sp, #8]
   7cdc4:	str	r2, [sp]
   7cdc8:	mov	r3, r5
   7cdcc:	mov	r2, #55	; 0x37
   7cdd0:	mov	r1, r9
   7cdd4:	str	r5, [sp, #4]
   7cdd8:	mov	r0, sl
   7cddc:	bl	3e100 <fputs@plt+0x2cfec>
   7cde0:	mov	r3, r5
   7cde4:	add	r2, r0, #1
   7cde8:	mov	r4, r0
   7cdec:	lsl	r2, r2, #2
   7cdf0:	mov	r0, fp
   7cdf4:	bl	243c8 <fputs@plt+0x132b4>
   7cdf8:	subs	r8, r0, #0
   7cdfc:	beq	7bef8 <fputs@plt+0x6ade4>
   7ce00:	cmp	r4, #0
   7ce04:	ble	7c51c <fputs@plt+0x6b408>
   7ce08:	add	r4, r8, r4, lsl #2
   7ce0c:	mov	r2, r8
   7ce10:	ldr	r3, [sl, #76]	; 0x4c
   7ce14:	add	r3, r3, #1
   7ce18:	str	r3, [sl, #76]	; 0x4c
   7ce1c:	str	r3, [r2], #4
   7ce20:	cmp	r2, r4
   7ce24:	bne	7ce10 <fputs@plt+0x6bcfc>
   7ce28:	b	7c51c <fputs@plt+0x6b408>
   7ce2c:	ldr	r1, [sp, #56]	; 0x38
   7ce30:	b	7c4c0 <fputs@plt+0x6b3ac>
   7ce34:	ldr	r1, [r2, #28]
   7ce38:	cmp	r1, #0
   7ce3c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ce40:	ldr	r1, [sp, #32]
   7ce44:	ldr	r1, [r1, #32]
   7ce48:	cmp	r1, #0
   7ce4c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ce50:	ldr	r1, [sp, #32]
   7ce54:	ldr	r1, [r1, #44]	; 0x2c
   7ce58:	cmp	r1, #0
   7ce5c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ce60:	ldr	r1, [sp, #32]
   7ce64:	ldr	r1, [r1, #36]	; 0x24
   7ce68:	cmp	r1, #0
   7ce6c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ce70:	ldr	r1, [sp, #32]
   7ce74:	ldr	r1, [r1, #56]	; 0x38
   7ce78:	cmp	r1, #0
   7ce7c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ce80:	ldr	r1, [sp, #32]
   7ce84:	ldr	r1, [r1, #48]	; 0x30
   7ce88:	cmp	r1, #0
   7ce8c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ce90:	ldr	r0, [sp, #32]
   7ce94:	ldr	r1, [r0, #8]
   7ce98:	tst	r1, #1
   7ce9c:	bne	7cad0 <fputs@plt+0x6b9bc>
   7cea0:	ldr	r1, [r0]
   7cea4:	ldr	r0, [r1]
   7cea8:	cmp	r0, #1
   7ceac:	str	r0, [sp, #60]	; 0x3c
   7ceb0:	bne	7cad0 <fputs@plt+0x6b9bc>
   7ceb4:	ldr	r1, [r1, #4]
   7ceb8:	ldr	r1, [r1]
   7cebc:	ldrb	r1, [r1]
   7cec0:	cmp	r1, #158	; 0x9e
   7cec4:	bne	7cad0 <fputs@plt+0x6b9bc>
   7cec8:	add	r2, r2, #8
   7cecc:	mov	r1, #0
   7ced0:	mov	r0, sl
   7ced4:	bl	767e8 <fputs@plt+0x656d4>
   7ced8:	ldrb	r3, [r9, #42]	; 0x2a
   7cedc:	cmp	r9, r0
   7cee0:	cmpne	r0, #0
   7cee4:	mov	r6, r0
   7cee8:	beq	7c044 <fputs@plt+0x6af30>
   7ceec:	ldrb	r0, [r0, #42]	; 0x2a
   7cef0:	lsr	r1, r3, #5
   7cef4:	eor	r1, r1, #1
   7cef8:	and	r1, r1, #1
   7cefc:	lsr	r2, r0, #5
   7cf00:	eor	r2, r2, #1
   7cf04:	and	r2, r2, #1
   7cf08:	cmp	r1, r2
   7cf0c:	bne	7c044 <fputs@plt+0x6af30>
   7cf10:	tst	r0, #16
   7cf14:	bne	7c044 <fputs@plt+0x6af30>
   7cf18:	ldr	r2, [r6, #12]
   7cf1c:	cmp	r2, #0
   7cf20:	bne	7c044 <fputs@plt+0x6af30>
   7cf24:	ldrsh	r1, [r9, #34]	; 0x22
   7cf28:	ldrsh	r2, [r6, #34]	; 0x22
   7cf2c:	cmp	r2, r1
   7cf30:	bne	7c044 <fputs@plt+0x6af30>
   7cf34:	ldrsh	r0, [r9, #32]
   7cf38:	ldrsh	r1, [r6, #32]
   7cf3c:	cmp	r0, r1
   7cf40:	bne	7c044 <fputs@plt+0x6af30>
   7cf44:	cmp	r2, #0
   7cf48:	ble	7d010 <fputs@plt+0x6befc>
   7cf4c:	ldr	r5, [r9, #4]
   7cf50:	ldr	r4, [r6, #4]
   7cf54:	ldrb	r1, [r5, #13]
   7cf58:	ldrb	r2, [r4, #13]
   7cf5c:	cmp	r1, r2
   7cf60:	bne	7c044 <fputs@plt+0x6af30>
   7cf64:	ldr	r7, [sp, #56]	; 0x38
   7cf68:	ldr	r1, [r4, #8]
   7cf6c:	ldr	r0, [r5, #8]
   7cf70:	bl	2a2a0 <fputs@plt+0x1918c>
   7cf74:	cmp	r0, #0
   7cf78:	bne	7c040 <fputs@plt+0x6af2c>
   7cf7c:	ldrb	r3, [r5, #12]
   7cf80:	cmp	r3, #0
   7cf84:	beq	7cf94 <fputs@plt+0x6be80>
   7cf88:	ldrb	r3, [r4, #12]
   7cf8c:	cmp	r3, #0
   7cf90:	beq	7c040 <fputs@plt+0x6af2c>
   7cf94:	cmp	r7, #0
   7cf98:	beq	7cfd8 <fputs@plt+0x6bec4>
   7cf9c:	ldr	r3, [r5, #4]
   7cfa0:	ldr	r0, [r4, #4]
   7cfa4:	clz	r1, r3
   7cfa8:	clz	r2, r0
   7cfac:	lsr	r1, r1, #5
   7cfb0:	lsr	r2, r2, #5
   7cfb4:	cmp	r1, r2
   7cfb8:	bne	7c040 <fputs@plt+0x6af2c>
   7cfbc:	cmp	r3, #0
   7cfc0:	beq	7cfd8 <fputs@plt+0x6bec4>
   7cfc4:	ldr	r1, [r0, #8]
   7cfc8:	ldr	r0, [r3, #8]
   7cfcc:	bl	110f0 <strcmp@plt>
   7cfd0:	cmp	r0, #0
   7cfd4:	bne	7c040 <fputs@plt+0x6af2c>
   7cfd8:	ldrsh	r3, [r9, #34]	; 0x22
   7cfdc:	add	r7, r7, #1
   7cfe0:	cmp	r7, r3
   7cfe4:	bge	7d010 <fputs@plt+0x6befc>
   7cfe8:	ldr	r5, [r9, #4]
   7cfec:	ldr	r4, [r6, #4]
   7cff0:	lsl	r3, r7, #4
   7cff4:	add	r5, r5, r3
   7cff8:	add	r4, r4, r3
   7cffc:	ldrb	r2, [r5, #13]
   7d000:	ldrb	r3, [r4, #13]
   7d004:	cmp	r2, r3
   7d008:	beq	7cf68 <fputs@plt+0x6be54>
   7d00c:	b	7c040 <fputs@plt+0x6af2c>
   7d010:	ldr	r4, [r9, #8]
   7d014:	ldr	r3, [sp, #56]	; 0x38
   7d018:	cmp	r4, #0
   7d01c:	streq	r3, [sp, #72]	; 0x48
   7d020:	beq	7da3c <fputs@plt+0x6c928>
   7d024:	mov	r7, r3
   7d028:	ldrb	r3, [r4, #54]	; 0x36
   7d02c:	ldr	r5, [r6, #8]
   7d030:	ldr	r2, [sp, #60]	; 0x3c
   7d034:	cmp	r3, #0
   7d038:	movne	r7, r2
   7d03c:	cmp	r5, #0
   7d040:	beq	7c040 <fputs@plt+0x6af2c>
   7d044:	ldrh	r2, [r4, #50]	; 0x32
   7d048:	ldrh	r3, [r5, #50]	; 0x32
   7d04c:	cmp	r2, r3
   7d050:	beq	7da08 <fputs@plt+0x6c8f4>
   7d054:	ldr	r5, [r5, #20]
   7d058:	cmp	r5, #0
   7d05c:	bne	7d044 <fputs@plt+0x6bf30>
   7d060:	b	7c040 <fputs@plt+0x6af2c>
   7d064:	ldrsh	r2, [r9, #32]
   7d068:	cmp	r2, #0
   7d06c:	blt	7d0b4 <fputs@plt+0x6bfa0>
   7d070:	ldrb	r2, [r9, #43]	; 0x2b
   7d074:	cmp	r2, #10
   7d078:	mov	r1, r2
   7d07c:	moveq	r1, #2
   7d080:	str	r1, [sp, #96]	; 0x60
   7d084:	b	7cabc <fputs@plt+0x6b9a8>
   7d088:	tst	r3, #8
   7d08c:	bne	7cb10 <fputs@plt+0x6b9fc>
   7d090:	ldrsh	r5, [r9, #34]	; 0x22
   7d094:	ldr	r1, [sl, #76]	; 0x4c
   7d098:	ldr	r2, [sp, #56]	; 0x38
   7d09c:	add	r0, r1, #1
   7d0a0:	str	r2, [sp, #96]	; 0x60
   7d0a4:	add	r2, r5, #1
   7d0a8:	add	r2, r2, r1
   7d0ac:	str	r0, [sp, #68]	; 0x44
   7d0b0:	b	7c074 <fputs@plt+0x6af60>
   7d0b4:	mov	r2, #2
   7d0b8:	str	r2, [sp, #96]	; 0x60
   7d0bc:	b	7cabc <fputs@plt+0x6b9a8>
   7d0c0:	ldr	r4, [sp, #56]	; 0x38
   7d0c4:	b	7c6ec <fputs@plt+0x6b5d8>
   7d0c8:	andeq	r4, r1, ip, asr #21
   7d0cc:			; <UNDEFINED> instruction: 0x00014abc
   7d0d0:			; <UNDEFINED> instruction: 0x00014ab0
   7d0d4:	andeq	r9, r1, r8, lsl r8
   7d0d8:			; <UNDEFINED> instruction: 0xfff0bdc0
   7d0dc:	andeq	r9, r1, ip, lsr r6
   7d0e0:	andeq	r9, r1, r8, asr #12
   7d0e4:	andeq	r1, r3, r8, ror fp
   7d0e8:	andeq	r9, r1, r8, lsl r4
   7d0ec:	andeq	r1, r3, r8, ror #13
   7d0f0:	andeq	r1, r3, r4, asr r2
   7d0f4:	andeq	r1, r3, r4, lsl r1
   7d0f8:	andeq	r1, r3, r4, ror r0
   7d0fc:	andeq	r0, r3, r4, ror #31
   7d100:	andeq	r0, r3, r0, asr pc
   7d104:	andeq	r0, r3, r4, asr #29
   7d108:	andeq	r2, r1, r0, ror #27
   7d10c:	andeq	r0, r3, ip, asr sl
   7d110:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   7d114:	andeq	r0, r3, r8, lsl #15
   7d118:	ldr	r3, [sp, #100]	; 0x64
   7d11c:	ldr	r2, [sp, #44]	; 0x2c
   7d120:	cmp	r2, #0
   7d124:	movne	r3, #0
   7d128:	andeq	r3, r3, #1
   7d12c:	cmp	r3, #0
   7d130:	bne	7c6ec <fputs@plt+0x6b5d8>
   7d134:	b	7cbc0 <fputs@plt+0x6baac>
   7d138:	ldr	r3, [sp, #100]	; 0x64
   7d13c:	ldr	r2, [sp, #44]	; 0x2c
   7d140:	cmp	r2, #0
   7d144:	movne	r3, #0
   7d148:	andeq	r3, r3, #1
   7d14c:	cmp	r3, #0
   7d150:	bne	7d0c0 <fputs@plt+0x6bfac>
   7d154:	ldr	r4, [sp, #56]	; 0x38
   7d158:	b	7cbc0 <fputs@plt+0x6baac>
   7d15c:	ldr	r3, [pc, #-120]	; 7d0ec <fputs@plt+0x6bfd8>
   7d160:	add	r3, pc, r3
   7d164:	add	r3, r3, #4
   7d168:	b	7c640 <fputs@plt+0x6b52c>
   7d16c:	add	r2, r5, #1
   7d170:	mov	r1, r9
   7d174:	ldr	r0, [sp, #48]	; 0x30
   7d178:	bl	2e980 <fputs@plt+0x1d86c>
   7d17c:	ldr	r3, [sp, #76]	; 0x4c
   7d180:	mov	r2, #1
   7d184:	str	r3, [sp, #16]
   7d188:	ldr	r3, [sp, #240]	; 0xf0
   7d18c:	ldr	r1, [sp, #104]	; 0x68
   7d190:	str	r3, [sp, #12]
   7d194:	ldrsh	r3, [r9, #34]	; 0x22
   7d198:	mov	r0, sl
   7d19c:	str	r2, [sp]
   7d1a0:	sub	r3, r5, r3
   7d1a4:	sub	r3, r3, #1
   7d1a8:	str	r3, [sp, #8]
   7d1ac:	mov	r2, #108	; 0x6c
   7d1b0:	ldr	r3, [sp, #92]	; 0x5c
   7d1b4:	str	r9, [sp, #4]
   7d1b8:	bl	7abfc <fputs@plt+0x69ae8>
   7d1bc:	ldrsh	r4, [r9, #34]	; 0x22
   7d1c0:	mov	r1, r5
   7d1c4:	mov	r0, sl
   7d1c8:	add	r4, r4, #1
   7d1cc:	mov	r2, r4
   7d1d0:	bl	22234 <fputs@plt+0x11120>
   7d1d4:	ldr	r3, [sl, #60]	; 0x3c
   7d1d8:	cmp	r4, r3
   7d1dc:	bgt	7c7a0 <fputs@plt+0x6b68c>
   7d1e0:	ldrb	r3, [r9, #42]	; 0x2a
   7d1e4:	tst	r3, #16
   7d1e8:	bne	7d740 <fputs@plt+0x6c62c>
   7d1ec:	ldr	r3, [sp, #60]	; 0x3c
   7d1f0:	cmp	r3, #0
   7d1f4:	blt	7d770 <fputs@plt+0x6c65c>
   7d1f8:	cmp	r7, #0
   7d1fc:	bne	7d710 <fputs@plt+0x6c5fc>
   7d200:	ldr	r3, [sp, #32]
   7d204:	cmp	r3, #0
   7d208:	beq	7d680 <fputs@plt+0x6c56c>
   7d20c:	ldr	r1, [sp, #88]	; 0x58
   7d210:	ldr	r2, [sp, #60]	; 0x3c
   7d214:	str	r7, [sp]
   7d218:	add	r2, r2, r1
   7d21c:	ldr	r3, [sp, #68]	; 0x44
   7d220:	mov	r1, #30
   7d224:	ldr	r0, [sp, #48]	; 0x30
   7d228:	bl	2e760 <fputs@plt+0x1d64c>
   7d22c:	ldrb	r3, [r9, #42]	; 0x2a
   7d230:	ands	r3, r3, #16
   7d234:	beq	7d42c <fputs@plt+0x6c318>
   7d238:	ldr	r3, [sp, #48]	; 0x30
   7d23c:	ldr	r3, [r3, #32]
   7d240:	mov	r2, #0
   7d244:	str	r2, [sp]
   7d248:	add	r3, r3, #2
   7d24c:	ldr	r2, [sp, #68]	; 0x44
   7d250:	mov	r1, #76	; 0x4c
   7d254:	ldr	r0, [sp, #48]	; 0x30
   7d258:	bl	2e760 <fputs@plt+0x1d64c>
   7d25c:	mov	r3, #0
   7d260:	str	r3, [sp]
   7d264:	ldr	r2, [sp, #68]	; 0x44
   7d268:	mov	r1, #38	; 0x26
   7d26c:	ldr	r0, [sp, #48]	; 0x30
   7d270:	bl	2e760 <fputs@plt+0x1d64c>
   7d274:	ldr	r2, [sp, #96]	; 0x60
   7d278:	cmp	r2, #0
   7d27c:	ble	7d298 <fputs@plt+0x6c184>
   7d280:	mov	r3, #0
   7d284:	ldr	r0, [sl, #8]
   7d288:	mov	r1, #137	; 0x89
   7d28c:	str	r3, [sp]
   7d290:	ldr	r3, [sp, #68]	; 0x44
   7d294:	bl	2e760 <fputs@plt+0x1d64c>
   7d298:	ldrsh	r3, [r9, #34]	; 0x22
   7d29c:	cmp	r3, #0
   7d2a0:	ble	7d378 <fputs@plt+0x6c264>
   7d2a4:	ldr	r2, [sp, #56]	; 0x38
   7d2a8:	mov	r5, r2
   7d2ac:	str	r2, [sp, #96]	; 0x60
   7d2b0:	ldrsh	r2, [r9, #32]
   7d2b4:	ldr	r1, [sp, #116]	; 0x74
   7d2b8:	cmp	r2, r5
   7d2bc:	add	r4, r1, r5
   7d2c0:	beq	7d660 <fputs@plt+0x6c54c>
   7d2c4:	ldr	r2, [sp, #36]	; 0x24
   7d2c8:	cmp	r2, #0
   7d2cc:	beq	7d5c8 <fputs@plt+0x6c4b4>
   7d2d0:	ldr	r0, [r2, #4]
   7d2d4:	cmp	r0, #0
   7d2d8:	ble	7d5c0 <fputs@plt+0x6c4ac>
   7d2dc:	ldr	r1, [r2]
   7d2e0:	ldr	r2, [r1, #4]
   7d2e4:	cmp	r2, r5
   7d2e8:	ldrne	r2, [sp, #56]	; 0x38
   7d2ec:	bne	7d304 <fputs@plt+0x6c1f0>
   7d2f0:	b	7d5c0 <fputs@plt+0x6c4ac>
   7d2f4:	add	r1, r1, #8
   7d2f8:	ldr	ip, [r1, #4]
   7d2fc:	cmp	ip, r5
   7d300:	beq	7d310 <fputs@plt+0x6c1fc>
   7d304:	add	r2, r2, #1
   7d308:	cmp	r2, r0
   7d30c:	bne	7d2f4 <fputs@plt+0x6c1e0>
   7d310:	ldr	r1, [sp, #64]	; 0x40
   7d314:	cmp	r1, #0
   7d318:	bne	7d4a0 <fputs@plt+0x6c38c>
   7d31c:	ldr	r0, [r9, #4]
   7d320:	lsl	r1, r5, #4
   7d324:	add	r2, r0, r1
   7d328:	ldrb	r1, [sl, #23]
   7d32c:	ldr	r3, [r2, #4]
   7d330:	cmp	r1, #0
   7d334:	beq	7d358 <fputs@plt+0x6c244>
   7d338:	mov	r0, r3
   7d33c:	mov	r2, #0
   7d340:	mov	r1, #1
   7d344:	str	r3, [sp, #100]	; 0x64
   7d348:	bl	23188 <fputs@plt+0x12074>
   7d34c:	ldr	r3, [sp, #100]	; 0x64
   7d350:	cmp	r0, #0
   7d354:	bne	7d644 <fputs@plt+0x6c530>
   7d358:	mov	r1, r3
   7d35c:	mov	r2, r4
   7d360:	mov	r0, sl
   7d364:	bl	63848 <fputs@plt+0x52734>
   7d368:	ldrsh	r3, [r9, #34]	; 0x22
   7d36c:	add	r5, r5, #1
   7d370:	cmp	r3, r5
   7d374:	bgt	7d2b0 <fputs@plt+0x6c19c>
   7d378:	ldrb	r4, [r9, #42]	; 0x2a
   7d37c:	ands	r4, r4, #16
   7d380:	beq	7d4b4 <fputs@plt+0x6c3a0>
   7d384:	ldr	r4, [r9, #56]	; 0x38
   7d388:	cmp	r4, #0
   7d38c:	beq	7d3a8 <fputs@plt+0x6c294>
   7d390:	ldr	r3, [r4]
   7d394:	cmp	fp, r3
   7d398:	beq	7d3a8 <fputs@plt+0x6c294>
   7d39c:	ldr	r4, [r4, #24]
   7d3a0:	cmp	r4, #0
   7d3a4:	bne	7d390 <fputs@plt+0x6c27c>
   7d3a8:	mov	r1, r9
   7d3ac:	mov	r0, sl
   7d3b0:	bl	45b4c <fputs@plt+0x34a38>
   7d3b4:	ldrsh	r3, [r9, #34]	; 0x22
   7d3b8:	ldr	r5, [sp, #48]	; 0x30
   7d3bc:	ldr	r1, [sp, #108]	; 0x6c
   7d3c0:	mov	r2, #1
   7d3c4:	str	r1, [sp]
   7d3c8:	add	r3, r3, #2
   7d3cc:	mov	r1, #12
   7d3d0:	mov	r0, r5
   7d3d4:	bl	2e760 <fputs@plt+0x1d64c>
   7d3d8:	mvn	r3, #9
   7d3dc:	mov	r2, r4
   7d3e0:	mov	r1, r0
   7d3e4:	mov	r0, r5
   7d3e8:	bl	24588 <fputs@plt+0x13474>
   7d3ec:	ldr	r3, [r5]
   7d3f0:	ldr	r1, [sp, #240]	; 0xf0
   7d3f4:	ldrb	r3, [r3, #69]	; 0x45
   7d3f8:	cmp	r1, #10
   7d3fc:	moveq	r1, #2
   7d400:	cmp	r3, #0
   7d404:	uxtb	r1, r1
   7d408:	bne	7d414 <fputs@plt+0x6c300>
   7d40c:	ldr	r0, [sp, #48]	; 0x30
   7d410:	bl	1f968 <fputs@plt+0xe854>
   7d414:	ldr	r3, [sl, #416]	; 0x1a0
   7d418:	mov	r2, #1
   7d41c:	cmp	r3, #0
   7d420:	moveq	r3, sl
   7d424:	strb	r2, [r3, #21]
   7d428:	b	7c7b4 <fputs@plt+0x6b6a0>
   7d42c:	ldr	r5, [sp, #48]	; 0x30
   7d430:	str	r3, [sp]
   7d434:	ldr	r2, [sp, #68]	; 0x44
   7d438:	mov	r1, #77	; 0x4d
   7d43c:	mov	r0, r5
   7d440:	bl	2e760 <fputs@plt+0x1d64c>
   7d444:	ldr	r1, [sp, #96]	; 0x60
   7d448:	ldr	r2, [sp, #136]	; 0x88
   7d44c:	str	r1, [sp]
   7d450:	ldr	r3, [sp, #68]	; 0x44
   7d454:	mov	r1, #74	; 0x4a
   7d458:	mov	r4, r0
   7d45c:	mov	r0, r5
   7d460:	bl	2e760 <fputs@plt+0x1d64c>
   7d464:	ldr	r1, [r5, #32]
   7d468:	ldr	r2, [r5]
   7d46c:	ldr	r0, [r5, #24]
   7d470:	sub	r3, r1, #1
   7d474:	cmp	r4, #0
   7d478:	str	r3, [r0, #96]	; 0x60
   7d47c:	ldrb	r2, [r2, #69]	; 0x45
   7d480:	movge	r3, r4
   7d484:	cmp	r2, #0
   7d488:	bne	7d5f0 <fputs@plt+0x6c4dc>
   7d48c:	add	r3, r3, r3, lsl #2
   7d490:	ldr	r2, [r5, #4]
   7d494:	add	r3, r2, r3, lsl #2
   7d498:	str	r1, [r3, #8]
   7d49c:	b	7d25c <fputs@plt+0x6c148>
   7d4a0:	cmp	r0, r2
   7d4a4:	bgt	7d57c <fputs@plt+0x6c468>
   7d4a8:	ldr	r2, [r9, #4]
   7d4ac:	add	r2, r2, r5, lsl #4
   7d4b0:	b	7d328 <fputs@plt+0x6c214>
   7d4b4:	ldr	r1, [sp, #60]	; 0x3c
   7d4b8:	ldr	r2, [sp, #140]	; 0x8c
   7d4bc:	mvn	r0, r1
   7d4c0:	ldrb	r1, [sp, #240]	; 0xf0
   7d4c4:	lsr	r0, r0, #31
   7d4c8:	ldr	r5, [sp, #108]	; 0x6c
   7d4cc:	str	r0, [sp, #12]
   7d4d0:	ldr	r0, [sp, #76]	; 0x4c
   7d4d4:	str	r2, [sp]
   7d4d8:	add	r2, sp, #168	; 0xa8
   7d4dc:	ldr	r3, [sp, #136]	; 0x88
   7d4e0:	str	r0, [sp, #20]
   7d4e4:	str	r2, [sp, #24]
   7d4e8:	str	r1, [sp, #16]
   7d4ec:	mov	r2, r8
   7d4f0:	mov	r1, r9
   7d4f4:	mov	r0, sl
   7d4f8:	str	r4, [sp, #28]
   7d4fc:	str	r4, [sp, #8]
   7d500:	str	r5, [sp, #4]
   7d504:	bl	12ea4 <fputs@plt+0x1d90>
   7d508:	mov	r3, r5
   7d50c:	mov	r2, r4
   7d510:	mov	r1, r9
   7d514:	mov	r0, sl
   7d518:	str	r4, [sp, #4]
   7d51c:	str	r4, [sp]
   7d520:	bl	77b74 <fputs@plt+0x66a60>
   7d524:	ldr	r0, [sp, #52]	; 0x34
   7d528:	ldr	r1, [sp, #168]	; 0xa8
   7d52c:	clz	r1, r1
   7d530:	lsr	r1, r1, #5
   7d534:	str	r0, [sp, #12]
   7d538:	str	r1, [sp, #16]
   7d53c:	ldr	r3, [sp, #140]	; 0x8c
   7d540:	ldr	r2, [sp, #136]	; 0x88
   7d544:	str	r4, [sp, #8]
   7d548:	str	r8, [sp, #4]
   7d54c:	str	r5, [sp]
   7d550:	mov	r1, r9
   7d554:	mov	r0, sl
   7d558:	bl	1155c <fputs@plt+0x448>
   7d55c:	b	7c7b4 <fputs@plt+0x6b6a0>
   7d560:	ldr	r2, [sp, #96]	; 0x60
   7d564:	ldr	ip, [sp, #64]	; 0x40
   7d568:	sub	r2, r5, r2
   7d56c:	clz	ip, ip
   7d570:	lsr	ip, ip, #5
   7d574:	orrs	ip, ip, r2, lsr #31
   7d578:	bne	7d324 <fputs@plt+0x6c210>
   7d57c:	cmp	r7, #0
   7d580:	bne	7d624 <fputs@plt+0x6c510>
   7d584:	ldr	r1, [sp, #32]
   7d588:	cmp	r1, #0
   7d58c:	beq	7d600 <fputs@plt+0x6c4ec>
   7d590:	ldr	r1, [sp, #88]	; 0x58
   7d594:	ldr	r0, [sp, #116]	; 0x74
   7d598:	cmp	r1, r0
   7d59c:	beq	7d36c <fputs@plt+0x6c258>
   7d5a0:	mov	r3, r4
   7d5a4:	add	r2, r1, r2
   7d5a8:	str	r7, [sp]
   7d5ac:	mov	r1, #31
   7d5b0:	ldr	r0, [sp, #48]	; 0x30
   7d5b4:	bl	2e760 <fputs@plt+0x1d64c>
   7d5b8:	ldrsh	r3, [r9, #34]	; 0x22
   7d5bc:	b	7d36c <fputs@plt+0x6c258>
   7d5c0:	ldr	r2, [sp, #56]	; 0x38
   7d5c4:	b	7d310 <fputs@plt+0x6c1fc>
   7d5c8:	ldr	r0, [r9, #4]
   7d5cc:	lsl	r1, r5, #4
   7d5d0:	add	r2, r0, r1
   7d5d4:	ldrb	ip, [r2, #15]
   7d5d8:	tst	ip, #2
   7d5dc:	beq	7d560 <fputs@plt+0x6c44c>
   7d5e0:	ldr	r3, [sp, #96]	; 0x60
   7d5e4:	add	r3, r3, #1
   7d5e8:	str	r3, [sp, #96]	; 0x60
   7d5ec:	b	7d328 <fputs@plt+0x6c214>
   7d5f0:	ldr	r3, [pc, #-1288]	; 7d0f0 <fputs@plt+0x6bfdc>
   7d5f4:	add	r3, pc, r3
   7d5f8:	add	r3, r3, #4
   7d5fc:	b	7d498 <fputs@plt+0x6c384>
   7d600:	ldr	r3, [sp, #44]	; 0x2c
   7d604:	add	r1, r2, r2, lsl #2
   7d608:	mov	r0, sl
   7d60c:	ldr	r3, [r3, #4]
   7d610:	mov	r2, r4
   7d614:	ldr	r1, [r3, r1, lsl #2]
   7d618:	bl	63848 <fputs@plt+0x52734>
   7d61c:	ldrsh	r3, [r9, #34]	; 0x22
   7d620:	b	7d36c <fputs@plt+0x6c258>
   7d624:	mov	r3, r2
   7d628:	str	r4, [sp]
   7d62c:	mov	r2, r6
   7d630:	mov	r1, #47	; 0x2f
   7d634:	ldr	r0, [sp, #48]	; 0x30
   7d638:	bl	2e760 <fputs@plt+0x1d64c>
   7d63c:	ldrsh	r3, [r9, #34]	; 0x22
   7d640:	b	7d36c <fputs@plt+0x6c258>
   7d644:	mov	r1, r3
   7d648:	mov	r2, r4
   7d64c:	mov	r3, #0
   7d650:	mov	r0, sl
   7d654:	bl	3066c <fputs@plt+0x1f558>
   7d658:	ldrsh	r3, [r9, #34]	; 0x22
   7d65c:	b	7d36c <fputs@plt+0x6c258>
   7d660:	mov	r3, #0
   7d664:	str	r3, [sp]
   7d668:	mov	r2, r4
   7d66c:	mov	r1, #26
   7d670:	ldr	r0, [sp, #48]	; 0x30
   7d674:	bl	2e760 <fputs@plt+0x1d64c>
   7d678:	ldrsh	r3, [r9, #34]	; 0x22
   7d67c:	b	7d36c <fputs@plt+0x6c258>
   7d680:	ldr	r3, [sp, #44]	; 0x2c
   7d684:	ldr	r2, [sp, #68]	; 0x44
   7d688:	mov	r0, sl
   7d68c:	ldr	r1, [r3, #4]
   7d690:	ldr	r3, [sp, #60]	; 0x3c
   7d694:	add	r3, r3, r3, lsl #2
   7d698:	ldr	r1, [r1, r3, lsl #2]
   7d69c:	bl	63848 <fputs@plt+0x52734>
   7d6a0:	ldr	r0, [sp, #48]	; 0x30
   7d6a4:	ldr	r2, [r0]
   7d6a8:	ldr	r3, [r0, #32]
   7d6ac:	ldrb	r1, [r2, #69]	; 0x45
   7d6b0:	sub	r2, r3, #1
   7d6b4:	cmp	r1, #0
   7d6b8:	bne	7d730 <fputs@plt+0x6c61c>
   7d6bc:	add	r1, r2, r2, lsl #2
   7d6c0:	ldr	r2, [r0, #4]
   7d6c4:	adds	r2, r2, r1, lsl #2
   7d6c8:	beq	7d22c <fputs@plt+0x6c118>
   7d6cc:	ldrb	r1, [r2]
   7d6d0:	cmp	r1, #25
   7d6d4:	bne	7d22c <fputs@plt+0x6c118>
   7d6d8:	ldrb	r1, [r9, #42]	; 0x2a
   7d6dc:	tst	r1, #16
   7d6e0:	bne	7d240 <fputs@plt+0x6c12c>
   7d6e4:	mov	r3, #74	; 0x4a
   7d6e8:	ldr	r1, [sp, #68]	; 0x44
   7d6ec:	strb	r3, [r2]
   7d6f0:	ldr	r3, [sp, #136]	; 0x88
   7d6f4:	str	r1, [r2, #8]
   7d6f8:	ldr	r1, [sp, #96]	; 0x60
   7d6fc:	str	r3, [r2, #4]
   7d700:	mov	r3, #1
   7d704:	str	r1, [r2, #12]
   7d708:	str	r3, [sp, #52]	; 0x34
   7d70c:	b	7d274 <fputs@plt+0x6c160>
   7d710:	ldr	r3, [sp, #68]	; 0x44
   7d714:	mov	r2, r6
   7d718:	str	r3, [sp]
   7d71c:	mov	r1, #47	; 0x2f
   7d720:	ldr	r3, [sp, #60]	; 0x3c
   7d724:	ldr	r0, [sp, #48]	; 0x30
   7d728:	bl	2e760 <fputs@plt+0x1d64c>
   7d72c:	b	7d22c <fputs@plt+0x6c118>
   7d730:	ldr	r2, [pc, #-1604]	; 7d0f4 <fputs@plt+0x6bfe0>
   7d734:	add	r2, pc, r2
   7d738:	add	r2, r2, #4
   7d73c:	b	7d6cc <fputs@plt+0x6c5b8>
   7d740:	mov	r2, #0
   7d744:	ldr	r3, [sp, #108]	; 0x6c
   7d748:	str	r2, [sp]
   7d74c:	mov	r1, #25
   7d750:	ldr	r0, [sp, #48]	; 0x30
   7d754:	bl	2e760 <fputs@plt+0x1d64c>
   7d758:	ldr	r3, [sp, #60]	; 0x3c
   7d75c:	cmp	r3, #0
   7d760:	bge	7d1f8 <fputs@plt+0x6c0e4>
   7d764:	ldrb	r3, [r9, #42]	; 0x2a
   7d768:	tst	r3, #16
   7d76c:	bne	7d77c <fputs@plt+0x6c668>
   7d770:	ldr	r3, [sp, #112]	; 0x70
   7d774:	cmp	r3, #0
   7d778:	beq	7d798 <fputs@plt+0x6c684>
   7d77c:	mov	r2, #0
   7d780:	str	r2, [sp]
   7d784:	ldr	r3, [sp, #68]	; 0x44
   7d788:	mov	r1, #25
   7d78c:	ldr	r0, [sp, #48]	; 0x30
   7d790:	bl	2e760 <fputs@plt+0x1d64c>
   7d794:	b	7d274 <fputs@plt+0x6c160>
   7d798:	ldr	r3, [sp, #96]	; 0x60
   7d79c:	ldr	r2, [sp, #136]	; 0x88
   7d7a0:	str	r3, [sp]
   7d7a4:	mov	r1, #74	; 0x4a
   7d7a8:	ldr	r3, [sp, #68]	; 0x44
   7d7ac:	ldr	r0, [sp, #48]	; 0x30
   7d7b0:	bl	2e760 <fputs@plt+0x1d64c>
   7d7b4:	mov	r3, #1
   7d7b8:	str	r3, [sp, #52]	; 0x34
   7d7bc:	b	7d274 <fputs@plt+0x6c160>
   7d7c0:	ldr	r3, [sp, #56]	; 0x38
   7d7c4:	str	r3, [sp, #84]	; 0x54
   7d7c8:	str	r3, [sp, #80]	; 0x50
   7d7cc:	b	7c550 <fputs@plt+0x6b43c>
   7d7d0:	ldr	r3, [pc, #-1760]	; 7d0f8 <fputs@plt+0x6bfe4>
   7d7d4:	add	r3, pc, r3
   7d7d8:	add	r3, r3, #4
   7d7dc:	b	7c8c0 <fputs@plt+0x6b7ac>
   7d7e0:	sub	r2, r3, #1
   7d7e4:	uxtb	r2, r2
   7d7e8:	cmp	r2, #0
   7d7ec:	add	r1, sl, r2, lsl #2
   7d7f0:	strb	r2, [sl, #19]
   7d7f4:	ldr	r5, [r1, #28]
   7d7f8:	bne	7d8dc <fputs@plt+0x6c7c8>
   7d7fc:	ldr	r7, [sl, #76]	; 0x4c
   7d800:	b	7c350 <fputs@plt+0x6b23c>
   7d804:	ldr	r0, [sl, #8]
   7d808:	cmp	r0, #0
   7d80c:	bne	7d818 <fputs@plt+0x6c704>
   7d810:	mov	r0, sl
   7d814:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7d818:	ldrb	r3, [r9, #42]	; 0x2a
   7d81c:	ldr	r5, [r0, #32]
   7d820:	ands	r3, r3, #16
   7d824:	beq	7d850 <fputs@plt+0x6c73c>
   7d828:	ldr	r3, [r9, #56]	; 0x38
   7d82c:	ldr	r2, [sl]
   7d830:	cmp	r3, #0
   7d834:	beq	7d850 <fputs@plt+0x6c73c>
   7d838:	ldr	r1, [r3]
   7d83c:	cmp	r2, r1
   7d840:	beq	7d850 <fputs@plt+0x6c73c>
   7d844:	ldr	r3, [r3, #24]
   7d848:	cmp	r3, #0
   7d84c:	bne	7d838 <fputs@plt+0x6c724>
   7d850:	cmp	r5, #1
   7d854:	ble	7d8b4 <fputs@plt+0x6c7a0>
   7d858:	ldr	r2, [r0]
   7d85c:	ldr	ip, [pc, #-1896]	; 7d0fc <fputs@plt+0x6bfe8>
   7d860:	mov	r1, #20
   7d864:	add	ip, pc, ip
   7d868:	ldrb	r2, [r2, #69]	; 0x45
   7d86c:	add	lr, ip, #4
   7d870:	mov	r4, #1
   7d874:	str	r2, [sp, #72]	; 0x48
   7d878:	str	r3, [sp, #76]	; 0x4c
   7d87c:	ldr	r2, [sp, #72]	; 0x48
   7d880:	cmp	r2, #0
   7d884:	movne	r2, lr
   7d888:	ldreq	r2, [r0, #4]
   7d88c:	addeq	r2, r2, r1
   7d890:	ldrb	ip, [r2]
   7d894:	cmp	ip, #54	; 0x36
   7d898:	beq	7d930 <fputs@plt+0x6c81c>
   7d89c:	cmp	ip, #152	; 0x98
   7d8a0:	beq	7d91c <fputs@plt+0x6c808>
   7d8a4:	add	r4, r4, #1
   7d8a8:	cmp	r5, r4
   7d8ac:	add	r1, r1, #20
   7d8b0:	bne	7d87c <fputs@plt+0x6c768>
   7d8b4:	ldr	r3, [sp, #64]	; 0x40
   7d8b8:	cmp	r3, #0
   7d8bc:	ldr	r3, [sp, #36]	; 0x24
   7d8c0:	clz	r8, r3
   7d8c4:	lsr	r8, r8, #5
   7d8c8:	andgt	r3, r8, #1
   7d8cc:	movle	r3, #0
   7d8d0:	moveq	r8, #0
   7d8d4:	andne	r8, r8, #1
   7d8d8:	b	7c484 <fputs@plt+0x6b370>
   7d8dc:	sub	r3, r3, #2
   7d8e0:	uxtb	r3, r3
   7d8e4:	strb	r3, [sl, #19]
   7d8e8:	add	r3, sl, r3, lsl #2
   7d8ec:	ldr	r7, [r3, #28]
   7d8f0:	b	7c358 <fputs@plt+0x6b244>
   7d8f4:	ldr	r3, [pc, #-2044]	; 7d100 <fputs@plt+0x6bfec>
   7d8f8:	add	r3, pc, r3
   7d8fc:	add	r3, r3, #4
   7d900:	b	7c430 <fputs@plt+0x6b31c>
   7d904:	mov	r0, sl
   7d908:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7d90c:	subs	r3, r0, #0
   7d910:	str	r3, [sp, #48]	; 0x30
   7d914:	beq	7beec <fputs@plt+0x6add8>
   7d918:	b	7bff4 <fputs@plt+0x6aee0>
   7d91c:	ldr	r2, [r2, #16]
   7d920:	ldr	r3, [sp, #76]	; 0x4c
   7d924:	cmp	r2, r3
   7d928:	bne	7d8a4 <fputs@plt+0x6c790>
   7d92c:	b	7c32c <fputs@plt+0x6b218>
   7d930:	ldr	ip, [r2, #12]
   7d934:	cmp	r8, ip
   7d938:	bne	7d8a4 <fputs@plt+0x6c790>
   7d93c:	ldr	ip, [r2, #8]
   7d940:	ldr	r2, [r9, #28]
   7d944:	cmp	ip, r2
   7d948:	beq	7c32c <fputs@plt+0x6b218>
   7d94c:	ldr	r2, [r9, #8]
   7d950:	cmp	r2, #0
   7d954:	beq	7d8a4 <fputs@plt+0x6c790>
   7d958:	ldr	r3, [r2, #44]	; 0x2c
   7d95c:	cmp	r3, ip
   7d960:	beq	7c32c <fputs@plt+0x6b218>
   7d964:	ldr	r2, [r2, #20]
   7d968:	cmp	r2, #0
   7d96c:	beq	7d8a4 <fputs@plt+0x6c790>
   7d970:	ldr	r3, [r2, #44]	; 0x2c
   7d974:	cmp	ip, r3
   7d978:	bne	7d964 <fputs@plt+0x6c850>
   7d97c:	b	7c32c <fputs@plt+0x6b218>
   7d980:	ldr	r3, [pc, #-2180]	; 7d104 <fputs@plt+0x6bff0>
   7d984:	add	r3, pc, r3
   7d988:	add	r3, r3, #4
   7d98c:	b	7c30c <fputs@plt+0x6b1f8>
   7d990:	add	r4, sp, #168	; 0xa8
   7d994:	mov	r0, r4
   7d998:	mov	r2, #32
   7d99c:	ldr	r1, [sp, #32]
   7d9a0:	bl	10ee0 <memset@plt>
   7d9a4:	ldr	r3, [sp, #44]	; 0x2c
   7d9a8:	str	sl, [sp, #168]	; 0xa8
   7d9ac:	cmp	r3, #0
   7d9b0:	beq	7de40 <fputs@plt+0x6cd2c>
   7d9b4:	mov	r1, r3
   7d9b8:	ldr	r3, [r3]
   7d9bc:	mov	r0, r4
   7d9c0:	str	r3, [sp, #64]	; 0x40
   7d9c4:	mov	r4, r3
   7d9c8:	bl	3b11c <fputs@plt+0x2a008>
   7d9cc:	cmp	r0, #0
   7d9d0:	bne	7beec <fputs@plt+0x6add8>
   7d9d4:	cmp	r4, #0
   7d9d8:	ldr	r3, [sp, #36]	; 0x24
   7d9dc:	clz	r8, r3
   7d9e0:	lsr	r8, r8, #5
   7d9e4:	andgt	r3, r8, #1
   7d9e8:	movle	r3, #0
   7d9ec:	moveq	r8, #0
   7d9f0:	andne	r8, r8, #1
   7d9f4:	ldr	r2, [sp, #56]	; 0x38
   7d9f8:	ldr	r7, [sp, #52]	; 0x34
   7d9fc:	str	r2, [sp, #88]	; 0x58
   7da00:	mvn	r6, #0
   7da04:	b	7c484 <fputs@plt+0x6b370>
   7da08:	ldrb	r2, [r4, #54]	; 0x36
   7da0c:	ldrb	r3, [r5, #54]	; 0x36
   7da10:	cmp	r2, r3
   7da14:	bne	7d054 <fputs@plt+0x6bf40>
   7da18:	mov	r1, r5
   7da1c:	mov	r0, r4
   7da20:	bl	1131c <fputs@plt+0x208>
   7da24:	cmp	r0, #0
   7da28:	beq	7d054 <fputs@plt+0x6bf40>
   7da2c:	ldr	r4, [r4, #20]
   7da30:	cmp	r4, #0
   7da34:	bne	7d028 <fputs@plt+0x6bf14>
   7da38:	str	r7, [sp, #72]	; 0x48
   7da3c:	ldr	r1, [r9, #24]
   7da40:	cmp	r1, #0
   7da44:	beq	7da5c <fputs@plt+0x6c948>
   7da48:	mvn	r2, #0
   7da4c:	ldr	r0, [r6, #24]
   7da50:	bl	11178 <fputs@plt+0x64>
   7da54:	cmp	r0, #0
   7da58:	bne	7c040 <fputs@plt+0x6af2c>
   7da5c:	ldr	r3, [sp, #84]	; 0x54
   7da60:	ldr	r3, [r3, #24]
   7da64:	tst	r3, #524288	; 0x80000
   7da68:	beq	7da78 <fputs@plt+0x6c964>
   7da6c:	ldr	r2, [r9, #16]
   7da70:	cmp	r2, #0
   7da74:	bne	7c040 <fputs@plt+0x6af2c>
   7da78:	ands	r3, r3, #128	; 0x80
   7da7c:	str	r3, [sp, #76]	; 0x4c
   7da80:	bne	7c040 <fputs@plt+0x6af2c>
   7da84:	ldr	r2, [r6, #64]	; 0x40
   7da88:	cmp	r2, #0
   7da8c:	beq	7e2b4 <fputs@plt+0x6d1a0>
   7da90:	ldr	r3, [sp, #84]	; 0x54
   7da94:	ldr	r1, [r3, #20]
   7da98:	cmp	r1, #0
   7da9c:	ble	7e2a8 <fputs@plt+0x6d194>
   7daa0:	ldr	r3, [r3, #16]
   7daa4:	ldr	r0, [r3, #12]
   7daa8:	cmp	r2, r0
   7daac:	ldrne	r0, [sp, #76]	; 0x4c
   7dab0:	beq	7e2a8 <fputs@plt+0x6d194>
   7dab4:	add	r0, r0, #1
   7dab8:	cmp	r0, r1
   7dabc:	beq	7dad0 <fputs@plt+0x6c9bc>
   7dac0:	add	r3, r3, #16
   7dac4:	ldr	ip, [r3, #12]
   7dac8:	cmp	r2, ip
   7dacc:	bne	7dab4 <fputs@plt+0x6c9a0>
   7dad0:	str	r0, [sp, #68]	; 0x44
   7dad4:	ldr	r7, [sl, #8]
   7dad8:	cmp	r7, #0
   7dadc:	bne	7daec <fputs@plt+0x6c9d8>
   7dae0:	mov	r0, sl
   7dae4:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7dae8:	mov	r7, r0
   7daec:	ldr	r1, [sp, #68]	; 0x44
   7daf0:	mov	r0, sl
   7daf4:	bl	5a9f0 <fputs@plt+0x498dc>
   7daf8:	ldr	r5, [sl, #72]	; 0x48
   7dafc:	add	r3, r5, #2
   7db00:	str	r3, [sl, #72]	; 0x48
   7db04:	ldrb	r3, [r9, #42]	; 0x2a
   7db08:	add	r2, r5, #1
   7db0c:	str	r2, [sp, #88]	; 0x58
   7db10:	tst	r3, #8
   7db14:	bne	7e25c <fputs@plt+0x6d148>
   7db18:	ldr	r3, [sp, #76]	; 0x4c
   7db1c:	str	r3, [sp, #116]	; 0x74
   7db20:	ldrb	r3, [sl, #19]
   7db24:	cmp	r3, #0
   7db28:	bne	7e280 <fputs@plt+0x6d16c>
   7db2c:	ldr	r3, [sl, #76]	; 0x4c
   7db30:	add	r3, r3, #1
   7db34:	str	r3, [sp, #80]	; 0x50
   7db38:	add	r3, r3, #1
   7db3c:	str	r3, [sp, #60]	; 0x3c
   7db40:	str	r3, [sl, #76]	; 0x4c
   7db44:	mov	r3, #55	; 0x37
   7db48:	str	r3, [sp]
   7db4c:	mov	r2, r8
   7db50:	mov	r3, r9
   7db54:	add	r1, r5, #1
   7db58:	mov	r0, sl
   7db5c:	bl	3e010 <fputs@plt+0x2cefc>
   7db60:	ldr	r3, [sp, #84]	; 0x54
   7db64:	ldr	r3, [r3, #24]
   7db68:	tst	r3, #134217728	; 0x8000000
   7db6c:	bne	7e274 <fputs@plt+0x6d160>
   7db70:	ldrsh	r3, [r9, #32]
   7db74:	cmp	r3, #0
   7db78:	blt	7e24c <fputs@plt+0x6d138>
   7db7c:	ldr	r3, [sp, #72]	; 0x48
   7db80:	cmp	r3, #0
   7db84:	bne	7db98 <fputs@plt+0x6ca84>
   7db88:	ldr	r3, [sp, #96]	; 0x60
   7db8c:	sub	r3, r3, #1
   7db90:	cmp	r3, #1
   7db94:	bls	7dc10 <fputs@plt+0x6cafc>
   7db98:	mov	r4, #0
   7db9c:	mov	r3, r4
   7dba0:	add	r2, r5, #1
   7dba4:	mov	r1, #108	; 0x6c
   7dba8:	str	r4, [sp]
   7dbac:	mov	r0, r7
   7dbb0:	bl	2e760 <fputs@plt+0x1d64c>
   7dbb4:	mov	r3, r4
   7dbb8:	mov	r2, r4
   7dbbc:	mov	r1, #13
   7dbc0:	str	r4, [sp]
   7dbc4:	str	r0, [sp, #100]	; 0x64
   7dbc8:	mov	r0, r7
   7dbcc:	bl	2e760 <fputs@plt+0x1d64c>
   7dbd0:	ldr	r1, [r7, #32]
   7dbd4:	ldr	r2, [r7]
   7dbd8:	sub	r3, r1, #1
   7dbdc:	str	r0, [sp, #72]	; 0x48
   7dbe0:	ldr	r0, [r7, #24]
   7dbe4:	str	r3, [r0, #96]	; 0x60
   7dbe8:	ldr	r0, [sp, #100]	; 0x64
   7dbec:	ldrb	r2, [r2, #69]	; 0x45
   7dbf0:	cmp	r0, r4
   7dbf4:	movlt	r0, r3
   7dbf8:	cmp	r2, r4
   7dbfc:	bne	7e23c <fputs@plt+0x6d128>
   7dc00:	add	r3, r0, r0, lsl #2
   7dc04:	ldr	r2, [r7, #4]
   7dc08:	add	r3, r2, r3, lsl #2
   7dc0c:	str	r1, [r3, #8]
   7dc10:	ldrb	r4, [r6, #42]	; 0x2a
   7dc14:	ands	r4, r4, #32
   7dc18:	bne	7e1ec <fputs@plt+0x6d0d8>
   7dc1c:	mov	r3, #54	; 0x36
   7dc20:	str	r3, [sp]
   7dc24:	ldr	r2, [sp, #68]	; 0x44
   7dc28:	mov	r3, r6
   7dc2c:	mov	r1, r5
   7dc30:	mov	r0, sl
   7dc34:	bl	3e010 <fputs@plt+0x2cefc>
   7dc38:	mov	r3, r4
   7dc3c:	str	r4, [sp]
   7dc40:	mov	r2, r5
   7dc44:	mov	r1, #108	; 0x6c
   7dc48:	mov	r0, r7
   7dc4c:	bl	2e760 <fputs@plt+0x1d64c>
   7dc50:	ldrsh	r3, [r9, #32]
   7dc54:	cmp	r3, #0
   7dc58:	str	r0, [sp, #108]	; 0x6c
   7dc5c:	blt	7e1b4 <fputs@plt+0x6d0a0>
   7dc60:	str	r4, [sp]
   7dc64:	ldr	r3, [sp, #60]	; 0x3c
   7dc68:	mov	r2, r5
   7dc6c:	mov	r1, #103	; 0x67
   7dc70:	mov	r0, r7
   7dc74:	bl	2e760 <fputs@plt+0x1d64c>
   7dc78:	ldr	r3, [sp, #60]	; 0x3c
   7dc7c:	add	r2, r5, #1
   7dc80:	str	r3, [sp]
   7dc84:	mov	r1, #70	; 0x46
   7dc88:	mov	r3, r4
   7dc8c:	str	r0, [sp, #100]	; 0x64
   7dc90:	mov	r0, r7
   7dc94:	bl	2e760 <fputs@plt+0x1d64c>
   7dc98:	mov	r2, r9
   7dc9c:	ldr	r1, [sp, #96]	; 0x60
   7dca0:	mov	r4, r0
   7dca4:	mov	r0, sl
   7dca8:	bl	11d90 <fputs@plt+0xc7c>
   7dcac:	ldr	r2, [r7, #32]
   7dcb0:	ldr	r1, [r7]
   7dcb4:	ldr	r0, [r7, #24]
   7dcb8:	sub	r3, r2, #1
   7dcbc:	cmp	r4, #0
   7dcc0:	str	r3, [r0, #96]	; 0x60
   7dcc4:	ldrb	r1, [r1, #69]	; 0x45
   7dcc8:	movge	r3, r4
   7dccc:	cmp	r1, #0
   7dcd0:	bne	7de54 <fputs@plt+0x6cd40>
   7dcd4:	add	r3, r3, r3, lsl #2
   7dcd8:	ldr	r1, [r7, #4]
   7dcdc:	add	r3, r1, r3, lsl #2
   7dce0:	ldr	r1, [sp, #116]	; 0x74
   7dce4:	str	r2, [r3, #8]
   7dce8:	cmp	r1, #0
   7dcec:	ble	7dd0c <fputs@plt+0x6cbf8>
   7dcf0:	mov	r3, #0
   7dcf4:	ldr	r0, [sl, #8]
   7dcf8:	mov	r2, r1
   7dcfc:	str	r3, [sp]
   7dd00:	mov	r1, #137	; 0x89
   7dd04:	ldr	r3, [sp, #60]	; 0x3c
   7dd08:	bl	2e760 <fputs@plt+0x1d64c>
   7dd0c:	mov	r4, #0
   7dd10:	ldr	r3, [sp, #80]	; 0x50
   7dd14:	mov	r2, r5
   7dd18:	mov	r1, #102	; 0x66
   7dd1c:	str	r4, [sp]
   7dd20:	mov	r0, r7
   7dd24:	bl	2e760 <fputs@plt+0x1d64c>
   7dd28:	ldr	r2, [r9]
   7dd2c:	ldr	r1, [sp, #60]	; 0x3c
   7dd30:	str	r2, [sp, #96]	; 0x60
   7dd34:	ldr	r3, [sp, #80]	; 0x50
   7dd38:	str	r1, [sp]
   7dd3c:	add	r2, r5, #1
   7dd40:	mov	r1, #75	; 0x4b
   7dd44:	mov	r0, r7
   7dd48:	bl	2e760 <fputs@plt+0x1d64c>
   7dd4c:	mov	r3, r4
   7dd50:	ldr	r2, [sp, #96]	; 0x60
   7dd54:	mov	r1, r0
   7dd58:	mov	r0, r7
   7dd5c:	bl	24588 <fputs@plt+0x13474>
   7dd60:	ldr	r3, [r7]
   7dd64:	ldrb	r3, [r3, #69]	; 0x45
   7dd68:	cmp	r3, r4
   7dd6c:	bne	7dd7c <fputs@plt+0x6cc68>
   7dd70:	mov	r1, #11
   7dd74:	mov	r0, r7
   7dd78:	bl	1f968 <fputs@plt+0xe854>
   7dd7c:	mov	r4, #0
   7dd80:	ldr	r3, [sp, #100]	; 0x64
   7dd84:	mov	r2, r5
   7dd88:	mov	r1, #7
   7dd8c:	str	r4, [sp]
   7dd90:	mov	r0, r7
   7dd94:	bl	2e760 <fputs@plt+0x1d64c>
   7dd98:	mov	r3, r4
   7dd9c:	mov	r2, r5
   7dda0:	mov	r1, #61	; 0x3d
   7dda4:	str	r4, [sp]
   7dda8:	mov	r0, r7
   7ddac:	bl	2e760 <fputs@plt+0x1d64c>
   7ddb0:	mov	r3, r4
   7ddb4:	mov	r1, #61	; 0x3d
   7ddb8:	str	r4, [sp]
   7ddbc:	add	r2, r5, #1
   7ddc0:	mov	r0, r7
   7ddc4:	bl	2e760 <fputs@plt+0x1d64c>
   7ddc8:	ldr	r3, [r9, #8]
   7ddcc:	cmp	r3, r4
   7ddd0:	mov	r1, r3
   7ddd4:	beq	7e038 <fputs@plt+0x6cf24>
   7ddd8:	ldr	r3, [pc, #-3288]	; 7d108 <fputs@plt+0x6bff4>
   7dddc:	ldr	r2, [pc, #-3288]	; 7d10c <fputs@plt+0x6bff8>
   7dde0:	add	r3, pc, r3
   7dde4:	add	r3, r3, #3024	; 0xbd0
   7dde8:	add	r3, r3, #8
   7ddec:	add	r2, pc, r2
   7ddf0:	str	r9, [sp, #124]	; 0x7c
   7ddf4:	mov	r9, r1
   7ddf8:	str	r3, [sp, #100]	; 0x64
   7ddfc:	add	r3, r2, #4
   7de00:	str	r3, [sp, #116]	; 0x74
   7de04:	str	fp, [sp, #120]	; 0x78
   7de08:	str	r8, [sp, #96]	; 0x60
   7de0c:	ldr	r4, [r6, #8]
   7de10:	cmp	r4, #0
   7de14:	beq	7de34 <fputs@plt+0x6cd20>
   7de18:	ldrh	r2, [r9, #50]	; 0x32
   7de1c:	ldrh	r3, [r4, #50]	; 0x32
   7de20:	cmp	r2, r3
   7de24:	beq	7de64 <fputs@plt+0x6cd50>
   7de28:	ldr	r4, [r4, #20]
   7de2c:	cmp	r4, #0
   7de30:	bne	7de18 <fputs@plt+0x6cd04>
   7de34:	mov	r3, #0
   7de38:	ldr	r3, [r3, #44]	; 0x2c
   7de3c:	udf	#0
   7de40:	ldr	r3, [sp, #56]	; 0x38
   7de44:	str	r3, [sp, #64]	; 0x40
   7de48:	ldr	r3, [sp, #44]	; 0x2c
   7de4c:	mov	r8, r3
   7de50:	b	7d9f4 <fputs@plt+0x6c8e0>
   7de54:	ldr	r3, [pc, #-3404]	; 7d110 <fputs@plt+0x6bffc>
   7de58:	add	r3, pc, r3
   7de5c:	add	r3, r3, #4
   7de60:	b	7dce0 <fputs@plt+0x6cbcc>
   7de64:	ldrb	r2, [r9, #54]	; 0x36
   7de68:	ldrb	r3, [r4, #54]	; 0x36
   7de6c:	cmp	r2, r3
   7de70:	bne	7de28 <fputs@plt+0x6cd14>
   7de74:	mov	r1, r4
   7de78:	mov	r0, r9
   7de7c:	bl	1131c <fputs@plt+0x208>
   7de80:	cmp	r0, #0
   7de84:	beq	7de28 <fputs@plt+0x6cd14>
   7de88:	ldr	r1, [sp, #68]	; 0x44
   7de8c:	ldr	r3, [r4, #44]	; 0x2c
   7de90:	mov	r2, r5
   7de94:	str	r1, [sp]
   7de98:	mov	r0, r7
   7de9c:	mov	r1, #54	; 0x36
   7dea0:	bl	2e760 <fputs@plt+0x1d64c>
   7dea4:	mov	r1, r4
   7dea8:	mov	r0, sl
   7deac:	bl	3dfec <fputs@plt+0x2ced8>
   7deb0:	ldr	r1, [sp, #96]	; 0x60
   7deb4:	ldr	r3, [r9, #44]	; 0x2c
   7deb8:	ldr	r2, [sp, #88]	; 0x58
   7debc:	str	r1, [sp]
   7dec0:	mov	r0, r7
   7dec4:	mov	r1, #55	; 0x37
   7dec8:	bl	2e760 <fputs@plt+0x1d64c>
   7decc:	mov	r1, r9
   7ded0:	mov	r0, sl
   7ded4:	bl	3dfec <fputs@plt+0x2ced8>
   7ded8:	ldr	r3, [r7]
   7dedc:	ldrb	r3, [r3, #69]	; 0x45
   7dee0:	cmp	r3, #0
   7dee4:	bne	7def4 <fputs@plt+0x6cde0>
   7dee8:	mov	r1, #1
   7deec:	mov	r0, r7
   7def0:	bl	1f968 <fputs@plt+0xe854>
   7def4:	mov	fp, #0
   7def8:	mov	r3, fp
   7defc:	mov	r2, r5
   7df00:	mov	r1, #108	; 0x6c
   7df04:	str	fp, [sp]
   7df08:	mov	r0, r7
   7df0c:	bl	2e760 <fputs@plt+0x1d64c>
   7df10:	ldr	r3, [sp, #80]	; 0x50
   7df14:	str	fp, [sp]
   7df18:	mov	r2, r5
   7df1c:	mov	r1, #101	; 0x65
   7df20:	mov	r8, r0
   7df24:	mov	r0, r7
   7df28:	bl	2e760 <fputs@plt+0x1d64c>
   7df2c:	ldr	r3, [sp, #84]	; 0x54
   7df30:	ldr	r3, [r3, #24]
   7df34:	tst	r3, #134217728	; 0x8000000
   7df38:	bne	7e140 <fputs@plt+0x6d02c>
   7df3c:	ldr	r4, [sp, #52]	; 0x34
   7df40:	ldrb	r3, [r6, #42]	; 0x2a
   7df44:	tst	r3, #32
   7df48:	beq	7df60 <fputs@plt+0x6ce4c>
   7df4c:	ldrb	r3, [r9, #55]	; 0x37
   7df50:	and	r3, r3, #3
   7df54:	cmp	r3, #2
   7df58:	orreq	r4, r4, #1
   7df5c:	uxtbeq	r4, r4
   7df60:	mov	r3, #1
   7df64:	str	r3, [sp]
   7df68:	ldr	r2, [sp, #88]	; 0x58
   7df6c:	ldr	r3, [sp, #80]	; 0x50
   7df70:	mov	r1, #110	; 0x6e
   7df74:	mov	r0, r7
   7df78:	bl	2e760 <fputs@plt+0x1d64c>
   7df7c:	ldr	r3, [r7]
   7df80:	ldrb	r3, [r3, #69]	; 0x45
   7df84:	cmp	r3, #0
   7df88:	bne	7df98 <fputs@plt+0x6ce84>
   7df8c:	mov	r1, r4
   7df90:	mov	r0, r7
   7df94:	bl	1f968 <fputs@plt+0xe854>
   7df98:	mov	r3, #0
   7df9c:	str	r3, [sp]
   7dfa0:	mov	r2, r5
   7dfa4:	add	r3, r8, #1
   7dfa8:	mov	r1, #7
   7dfac:	mov	r0, r7
   7dfb0:	bl	2e760 <fputs@plt+0x1d64c>
   7dfb4:	ldr	r1, [r7, #32]
   7dfb8:	ldr	r0, [r7, #24]
   7dfbc:	ldr	r2, [r7]
   7dfc0:	sub	r3, r1, #1
   7dfc4:	str	r3, [r0, #96]	; 0x60
   7dfc8:	ldrb	r2, [r2, #69]	; 0x45
   7dfcc:	cmp	r8, #0
   7dfd0:	movge	r3, r8
   7dfd4:	cmp	r2, #0
   7dfd8:	addeq	r3, r3, r3, lsl #2
   7dfdc:	ldreq	r2, [r7, #4]
   7dfe0:	ldrne	r3, [sp, #116]	; 0x74
   7dfe4:	addeq	r3, r2, r3, lsl #2
   7dfe8:	mov	r4, #0
   7dfec:	str	r1, [r3, #8]
   7dff0:	mov	r2, r5
   7dff4:	mov	r3, r4
   7dff8:	mov	r1, #61	; 0x3d
   7dffc:	str	r4, [sp]
   7e000:	mov	r0, r7
   7e004:	bl	2e760 <fputs@plt+0x1d64c>
   7e008:	str	r4, [sp]
   7e00c:	mov	r3, r4
   7e010:	ldr	r2, [sp, #88]	; 0x58
   7e014:	mov	r1, #61	; 0x3d
   7e018:	mov	r0, r7
   7e01c:	bl	2e760 <fputs@plt+0x1d64c>
   7e020:	ldr	r9, [r9, #20]
   7e024:	cmp	r9, r4
   7e028:	bne	7de0c <fputs@plt+0x6ccf8>
   7e02c:	ldr	fp, [sp, #120]	; 0x78
   7e030:	ldr	r9, [sp, #124]	; 0x7c
   7e034:	ldr	r8, [sp, #96]	; 0x60
   7e038:	ldr	r0, [sp, #108]	; 0x6c
   7e03c:	cmp	r0, #0
   7e040:	beq	7e078 <fputs@plt+0x6cf64>
   7e044:	ldr	r1, [r7, #32]
   7e048:	ldr	r2, [r7, #24]
   7e04c:	sub	r3, r1, #1
   7e050:	str	r3, [r2, #96]	; 0x60
   7e054:	ldr	r2, [r7]
   7e058:	movge	r3, r0
   7e05c:	ldrb	r2, [r2, #69]	; 0x45
   7e060:	cmp	r2, #0
   7e064:	bne	7e0bc <fputs@plt+0x6cfa8>
   7e068:	add	r2, r3, r3, lsl #2
   7e06c:	ldr	r3, [r7, #4]
   7e070:	add	r3, r3, r2, lsl #2
   7e074:	str	r1, [r3, #8]
   7e078:	ldr	r3, [sp, #60]	; 0x3c
   7e07c:	cmp	r3, #0
   7e080:	beq	7e090 <fputs@plt+0x6cf7c>
   7e084:	mov	r1, r3
   7e088:	mov	r0, sl
   7e08c:	bl	200f0 <fputs@plt+0xefdc>
   7e090:	ldr	r3, [sp, #80]	; 0x50
   7e094:	cmp	r3, #0
   7e098:	beq	7e0a8 <fputs@plt+0x6cf94>
   7e09c:	mov	r1, r3
   7e0a0:	mov	r0, sl
   7e0a4:	bl	200f0 <fputs@plt+0xefdc>
   7e0a8:	ldr	r3, [sp, #72]	; 0x48
   7e0ac:	cmp	r3, #0
   7e0b0:	bne	7e0cc <fputs@plt+0x6cfb8>
   7e0b4:	ldr	r8, [sp, #72]	; 0x48
   7e0b8:	b	7c944 <fputs@plt+0x6b830>
   7e0bc:	ldr	r3, [pc, #-4016]	; 7d114 <fputs@plt+0x6c000>
   7e0c0:	add	r3, pc, r3
   7e0c4:	add	r3, r3, #4
   7e0c8:	b	7e074 <fputs@plt+0x6cf60>
   7e0cc:	mov	r3, #0
   7e0d0:	mov	r2, r3
   7e0d4:	str	r3, [sp]
   7e0d8:	mov	r1, #21
   7e0dc:	mov	r0, r7
   7e0e0:	bl	2e760 <fputs@plt+0x1d64c>
   7e0e4:	ldr	r1, [r7, #32]
   7e0e8:	ldr	r0, [r7, #24]
   7e0ec:	ldr	r2, [r7]
   7e0f0:	sub	r3, r1, #1
   7e0f4:	str	r3, [r0, #96]	; 0x60
   7e0f8:	ldr	r0, [sp, #72]	; 0x48
   7e0fc:	ldrb	r2, [r2, #69]	; 0x45
   7e100:	cmp	r0, #0
   7e104:	movlt	r0, r3
   7e108:	cmp	r2, #0
   7e10c:	bne	7e1a4 <fputs@plt+0x6d090>
   7e110:	add	r3, r0, r0, lsl #2
   7e114:	ldr	r2, [r7, #4]
   7e118:	add	r3, r2, r3, lsl #2
   7e11c:	mov	ip, #0
   7e120:	str	r1, [r3, #8]
   7e124:	ldr	r2, [sp, #88]	; 0x58
   7e128:	mov	r0, r7
   7e12c:	str	ip, [sp]
   7e130:	mov	r3, ip
   7e134:	mov	r1, #61	; 0x3d
   7e138:	bl	2e760 <fputs@plt+0x1d64c>
   7e13c:	b	7c040 <fputs@plt+0x6af2c>
   7e140:	ldrh	r3, [r4, #52]	; 0x34
   7e144:	cmp	r3, #0
   7e148:	beq	7e180 <fputs@plt+0x6d06c>
   7e14c:	ldr	fp, [sp, #76]	; 0x4c
   7e150:	ldr	r3, [r4, #32]
   7e154:	ldr	r0, [sp, #100]	; 0x64
   7e158:	ldr	r1, [r3, fp, lsl #2]
   7e15c:	bl	2a2a0 <fputs@plt+0x1918c>
   7e160:	ldrh	r3, [r4, #52]	; 0x34
   7e164:	cmp	r0, #0
   7e168:	bne	7e178 <fputs@plt+0x6d064>
   7e16c:	add	fp, fp, #1
   7e170:	cmp	fp, r3
   7e174:	blt	7e150 <fputs@plt+0x6d03c>
   7e178:	cmp	r3, fp
   7e17c:	bne	7df3c <fputs@plt+0x6ce28>
   7e180:	mvn	r3, #0
   7e184:	str	r3, [sp]
   7e188:	ldr	r2, [sp, #88]	; 0x58
   7e18c:	mov	r3, #0
   7e190:	mov	r1, #105	; 0x69
   7e194:	mov	r0, r7
   7e198:	bl	2e760 <fputs@plt+0x1d64c>
   7e19c:	mov	r4, #16
   7e1a0:	b	7df40 <fputs@plt+0x6ce2c>
   7e1a4:	ldr	r3, [pc, #304]	; 7e2dc <fputs@plt+0x6d1c8>
   7e1a8:	add	r3, pc, r3
   7e1ac:	add	r3, r3, #4
   7e1b0:	b	7e11c <fputs@plt+0x6d008>
   7e1b4:	ldr	r3, [r9, #8]
   7e1b8:	mov	r0, r7
   7e1bc:	cmp	r3, #0
   7e1c0:	streq	r3, [sp]
   7e1c4:	addeq	r2, r5, #1
   7e1c8:	ldreq	r3, [sp, #60]	; 0x3c
   7e1cc:	moveq	r1, #74	; 0x4a
   7e1d0:	strne	r4, [sp]
   7e1d4:	ldrne	r3, [sp, #60]	; 0x3c
   7e1d8:	movne	r2, r5
   7e1dc:	movne	r1, #103	; 0x67
   7e1e0:	bl	2e760 <fputs@plt+0x1d64c>
   7e1e4:	str	r0, [sp, #100]	; 0x64
   7e1e8:	b	7dd0c <fputs@plt+0x6cbf8>
   7e1ec:	ldr	r3, [r9]
   7e1f0:	ldr	r2, [r9, #28]
   7e1f4:	mov	r1, r8
   7e1f8:	str	r3, [sp]
   7e1fc:	mov	r0, sl
   7e200:	mov	r3, #1
   7e204:	bl	2e554 <fputs@plt+0x1d440>
   7e208:	ldr	r3, [r6]
   7e20c:	ldr	r2, [r6, #28]
   7e210:	ldr	r1, [sp, #68]	; 0x44
   7e214:	str	r3, [sp]
   7e218:	mov	r0, sl
   7e21c:	mov	r3, #0
   7e220:	bl	2e554 <fputs@plt+0x1d440>
   7e224:	ldr	r3, [r9, #8]
   7e228:	subs	r1, r3, #0
   7e22c:	beq	7e078 <fputs@plt+0x6cf64>
   7e230:	ldr	r3, [sp, #76]	; 0x4c
   7e234:	str	r3, [sp, #108]	; 0x6c
   7e238:	b	7ddd8 <fputs@plt+0x6ccc4>
   7e23c:	ldr	r3, [pc, #156]	; 7e2e0 <fputs@plt+0x6d1cc>
   7e240:	add	r3, pc, r3
   7e244:	add	r3, r3, #4
   7e248:	b	7dc0c <fputs@plt+0x6caf8>
   7e24c:	ldr	r3, [r9, #8]
   7e250:	cmp	r3, #0
   7e254:	bne	7db98 <fputs@plt+0x6ca84>
   7e258:	b	7db7c <fputs@plt+0x6ca68>
   7e25c:	mov	r2, r9
   7e260:	mov	r1, r8
   7e264:	mov	r0, sl
   7e268:	bl	251b0 <fputs@plt+0x1409c>
   7e26c:	str	r0, [sp, #116]	; 0x74
   7e270:	b	7db20 <fputs@plt+0x6ca0c>
   7e274:	ldr	r3, [sp, #76]	; 0x4c
   7e278:	str	r3, [sp, #72]	; 0x48
   7e27c:	b	7dc10 <fputs@plt+0x6cafc>
   7e280:	sub	r2, r3, #1
   7e284:	uxtb	r2, r2
   7e288:	cmp	r2, #0
   7e28c:	add	r1, sl, r2, lsl #2
   7e290:	strb	r2, [sl, #19]
   7e294:	ldr	r2, [r1, #28]
   7e298:	str	r2, [sp, #80]	; 0x50
   7e29c:	bne	7e2c0 <fputs@plt+0x6d1ac>
   7e2a0:	ldr	r3, [sl, #76]	; 0x4c
   7e2a4:	b	7db38 <fputs@plt+0x6ca24>
   7e2a8:	ldr	r3, [sp, #76]	; 0x4c
   7e2ac:	str	r3, [sp, #68]	; 0x44
   7e2b0:	b	7dad4 <fputs@plt+0x6c9c0>
   7e2b4:	ldr	r3, [pc, #40]	; 7e2e4 <fputs@plt+0x6d1d0>
   7e2b8:	str	r3, [sp, #68]	; 0x44
   7e2bc:	b	7dad4 <fputs@plt+0x6c9c0>
   7e2c0:	sub	r3, r3, #2
   7e2c4:	uxtb	r3, r3
   7e2c8:	strb	r3, [sl, #19]
   7e2cc:	add	r3, sl, r3, lsl #2
   7e2d0:	ldr	r3, [r3, #28]
   7e2d4:	str	r3, [sp, #60]	; 0x3c
   7e2d8:	b	7db44 <fputs@plt+0x6ca30>
   7e2dc:	andeq	r0, r3, r0, lsr #13
   7e2e0:	andeq	r0, r3, r8, lsl #12
   7e2e4:			; <UNDEFINED> instruction: 0xfff0bdc0
   7e2e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e2ec:	sub	sp, sp, #60	; 0x3c
   7e2f0:	mov	r5, r3
   7e2f4:	ldr	r3, [sp, #108]	; 0x6c
   7e2f8:	mov	r4, #0
   7e2fc:	str	r2, [sp, #32]
   7e300:	str	r4, [r3]
   7e304:	mov	r2, #28
   7e308:	mov	r3, #0
   7e30c:	str	r1, [sp, #36]	; 0x24
   7e310:	str	r4, [sp, #52]	; 0x34
   7e314:	mov	r6, r0
   7e318:	bl	25490 <fputs@plt+0x1437c>
   7e31c:	subs	r3, r0, #0
   7e320:	str	r3, [sp, #16]
   7e324:	beq	7e9ac <fputs@plt+0x6d898>
   7e328:	mov	r2, #544	; 0x220
   7e32c:	mov	r3, #0
   7e330:	mov	r0, r6
   7e334:	bl	253e0 <fputs@plt+0x142cc>
   7e338:	subs	r7, r0, #0
   7e33c:	beq	7ea20 <fputs@plt+0x6d90c>
   7e340:	ldr	r3, [pc, #1824]	; 7ea68 <fputs@plt+0x6d954>
   7e344:	ldr	r2, [pc, #1824]	; 7ea6c <fputs@plt+0x6d958>
   7e348:	add	r3, pc, r3
   7e34c:	add	r3, r3, #3360	; 0xd20
   7e350:	add	r3, r3, #4
   7e354:	str	r3, [sp, #44]	; 0x2c
   7e358:	ldr	r3, [sp, #104]	; 0x68
   7e35c:	add	r2, pc, r2
   7e360:	subs	r3, r3, r4
   7e364:	add	r2, r2, #3360	; 0xd20
   7e368:	add	r2, r2, #4
   7e36c:	movne	r3, #1
   7e370:	str	r4, [sp, #20]
   7e374:	str	r2, [sp, #40]	; 0x28
   7e378:	str	r4, [sp, #24]
   7e37c:	str	r3, [sp, #28]
   7e380:	mov	r2, #544	; 0x220
   7e384:	mov	r1, #0
   7e388:	mov	r0, r7
   7e38c:	bl	10ee0 <memset@plt>
   7e390:	mov	r0, r6
   7e394:	str	r6, [r7]
   7e398:	ldr	r1, [sp, #52]	; 0x34
   7e39c:	bl	1d100 <fputs@plt+0xbfec>
   7e3a0:	ldr	r0, [r6, #20]
   7e3a4:	mov	r3, #0
   7e3a8:	cmp	r0, r3
   7e3ac:	str	r3, [sp, #52]	; 0x34
   7e3b0:	ldrgt	r3, [r6, #16]
   7e3b4:	addgt	r0, r3, r0, lsl #4
   7e3b8:	ble	7e3dc <fputs@plt+0x6d2c8>
   7e3bc:	ldr	r2, [r3, #4]
   7e3c0:	add	r3, r3, #16
   7e3c4:	cmp	r2, #0
   7e3c8:	ldrne	r1, [r2, #4]
   7e3cc:	ldrne	r2, [r2]
   7e3d0:	strne	r2, [r1, #4]
   7e3d4:	cmp	r0, r3
   7e3d8:	bne	7e3bc <fputs@plt+0x6d2a8>
   7e3dc:	ldr	r3, [sp, #36]	; 0x24
   7e3e0:	ldr	r2, [sp, #32]
   7e3e4:	mov	r1, #0
   7e3e8:	mov	r0, r7
   7e3ec:	bl	76560 <fputs@plt+0x6544c>
   7e3f0:	subs	r3, r0, #0
   7e3f4:	str	r3, [sp, #12]
   7e3f8:	beq	7e438 <fputs@plt+0x6d324>
   7e3fc:	ldr	r3, [sp, #12]
   7e400:	ldrb	r3, [r3, #42]	; 0x2a
   7e404:	tst	r3, #16
   7e408:	bne	7e520 <fputs@plt+0x6d40c>
   7e40c:	tst	r3, #32
   7e410:	bne	7e508 <fputs@plt+0x6d3f4>
   7e414:	ldr	r3, [sp, #12]
   7e418:	ldr	r4, [r3, #12]
   7e41c:	cmp	r4, #0
   7e420:	beq	7e538 <fputs@plt+0x6d424>
   7e424:	ldr	r1, [pc, #1604]	; 7ea70 <fputs@plt+0x6d95c>
   7e428:	ldr	r2, [sp, #32]
   7e42c:	add	r1, pc, r1
   7e430:	mov	r0, r7
   7e434:	bl	39630 <fputs@plt+0x2851c>
   7e438:	ldr	r3, [r7, #4]
   7e43c:	cmp	r3, #0
   7e440:	moveq	r4, r3
   7e444:	moveq	r3, #1
   7e448:	streq	r3, [sp, #20]
   7e44c:	beq	7e478 <fputs@plt+0x6d364>
   7e450:	ldr	r1, [sp, #52]	; 0x34
   7e454:	mov	r0, r6
   7e458:	bl	1d100 <fputs@plt+0xbfec>
   7e45c:	mov	r3, #0
   7e460:	ldr	r2, [r7, #4]
   7e464:	mov	r4, r3
   7e468:	str	r3, [r7, #4]
   7e46c:	mov	r3, #1
   7e470:	str	r2, [sp, #52]	; 0x34
   7e474:	str	r3, [sp, #20]
   7e478:	ldr	r3, [sp, #16]
   7e47c:	ldr	r0, [r3, #20]
   7e480:	cmp	r0, #0
   7e484:	beq	7e48c <fputs@plt+0x6d378>
   7e488:	bl	56914 <fputs@plt+0x45800>
   7e48c:	ldr	r1, [sp, #16]
   7e490:	mov	r0, r6
   7e494:	bl	1d100 <fputs@plt+0xbfec>
   7e498:	ldr	r3, [sp, #52]	; 0x34
   7e49c:	cmp	r3, #0
   7e4a0:	moveq	r2, r3
   7e4a4:	ldrne	r2, [pc, #1480]	; 7ea74 <fputs@plt+0x6d960>
   7e4a8:	addne	r2, pc, r2
   7e4ac:	ldr	r1, [sp, #20]
   7e4b0:	mov	r0, r6
   7e4b4:	bl	3909c <fputs@plt+0x27f88>
   7e4b8:	ldr	r1, [sp, #52]	; 0x34
   7e4bc:	mov	r0, r6
   7e4c0:	bl	1d100 <fputs@plt+0xbfec>
   7e4c4:	mov	r0, r7
   7e4c8:	bl	23b28 <fputs@plt+0x12a14>
   7e4cc:	mov	r1, r7
   7e4d0:	mov	r0, r6
   7e4d4:	bl	1d100 <fputs@plt+0xbfec>
   7e4d8:	ldrb	r3, [r6, #69]	; 0x45
   7e4dc:	cmp	r3, #0
   7e4e0:	moveq	r3, r4
   7e4e4:	orrne	r3, r4, #1
   7e4e8:	cmp	r3, #0
   7e4ec:	bne	7e93c <fputs@plt+0x6d828>
   7e4f0:	ldr	r0, [r6, #56]	; 0x38
   7e4f4:	ldr	r3, [sp, #20]
   7e4f8:	and	r3, r3, r0
   7e4fc:	mov	r0, r3
   7e500:	add	sp, sp, #60	; 0x3c
   7e504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e508:	ldr	r1, [pc, #1384]	; 7ea78 <fputs@plt+0x6d964>
   7e50c:	ldr	r2, [sp, #32]
   7e510:	add	r1, pc, r1
   7e514:	mov	r0, r7
   7e518:	bl	39630 <fputs@plt+0x2851c>
   7e51c:	b	7e438 <fputs@plt+0x6d324>
   7e520:	ldr	r1, [pc, #1364]	; 7ea7c <fputs@plt+0x6d968>
   7e524:	ldr	r2, [sp, #32]
   7e528:	add	r1, pc, r1
   7e52c:	mov	r0, r7
   7e530:	bl	39630 <fputs@plt+0x2851c>
   7e534:	b	7e438 <fputs@plt+0x6d324>
   7e538:	ldrsh	r8, [r3, #34]	; 0x22
   7e53c:	cmp	r8, #0
   7e540:	ble	7e5f8 <fputs@plt+0x6d4e4>
   7e544:	ldrb	r3, [r5]
   7e548:	ldr	r9, [pc, #1328]	; 7ea80 <fputs@plt+0x6d96c>
   7e54c:	ldr	r2, [sp, #12]
   7e550:	add	r9, pc, r9
   7e554:	add	r3, r9, r3
   7e558:	ldr	ip, [pc, #1316]	; 7ea84 <fputs@plt+0x6d970>
   7e55c:	ldrb	sl, [r3, #336]	; 0x150
   7e560:	ldr	fp, [r2, #4]
   7e564:	add	ip, pc, ip
   7e568:	ldr	r1, [fp, r4, lsl #4]
   7e56c:	ldrb	r3, [r1]
   7e570:	add	r2, r9, r3
   7e574:	ldrb	r2, [r2, #336]	; 0x150
   7e578:	cmp	r2, sl
   7e57c:	bne	7e5b8 <fputs@plt+0x6d4a4>
   7e580:	cmp	r3, #0
   7e584:	beq	7e5f8 <fputs@plt+0x6d4e4>
   7e588:	mov	r0, r5
   7e58c:	b	7e598 <fputs@plt+0x6d484>
   7e590:	cmp	r2, #0
   7e594:	beq	7e5f8 <fputs@plt+0x6d4e4>
   7e598:	ldrb	r2, [r1, #1]!
   7e59c:	ldrb	r3, [r0, #1]!
   7e5a0:	add	lr, ip, r2
   7e5a4:	add	r3, ip, r3
   7e5a8:	ldrb	lr, [lr, #336]	; 0x150
   7e5ac:	ldrb	r3, [r3, #336]	; 0x150
   7e5b0:	cmp	lr, r3
   7e5b4:	beq	7e590 <fputs@plt+0x6d47c>
   7e5b8:	add	r4, r4, #1
   7e5bc:	cmp	r8, r4
   7e5c0:	bne	7e568 <fputs@plt+0x6d454>
   7e5c4:	ldr	r1, [sp, #52]	; 0x34
   7e5c8:	mov	r0, r6
   7e5cc:	bl	1d100 <fputs@plt+0xbfec>
   7e5d0:	ldr	r1, [pc, #1200]	; 7ea88 <fputs@plt+0x6d974>
   7e5d4:	mov	r2, r5
   7e5d8:	add	r1, pc, r1
   7e5dc:	mov	r0, r6
   7e5e0:	bl	42ec4 <fputs@plt+0x31db0>
   7e5e4:	mov	r3, #1
   7e5e8:	mov	r4, #0
   7e5ec:	str	r3, [sp, #20]
   7e5f0:	str	r0, [sp, #52]	; 0x34
   7e5f4:	b	7e478 <fputs@plt+0x6d364>
   7e5f8:	cmp	r8, r4
   7e5fc:	beq	7e5c4 <fputs@plt+0x6d4b0>
   7e600:	ldr	r3, [sp, #104]	; 0x68
   7e604:	cmp	r3, #0
   7e608:	beq	7e6c8 <fputs@plt+0x6d5b4>
   7e60c:	ldr	r3, [r6, #24]
   7e610:	ands	r8, r3, #524288	; 0x80000
   7e614:	ldr	r3, [sp, #12]
   7e618:	beq	7e914 <fputs@plt+0x6d800>
   7e61c:	ldr	lr, [r3, #16]
   7e620:	ldr	ip, [pc, #1124]	; 7ea8c <fputs@plt+0x6d978>
   7e624:	cmp	lr, #0
   7e628:	add	ip, pc, ip
   7e62c:	mov	r8, #0
   7e630:	beq	7e9d4 <fputs@plt+0x6d8c0>
   7e634:	ldr	r0, [lr, #20]
   7e638:	cmp	r0, #0
   7e63c:	movgt	r2, lr
   7e640:	movgt	r3, #0
   7e644:	ble	7e664 <fputs@plt+0x6d550>
   7e648:	ldr	r1, [r2, #36]	; 0x24
   7e64c:	add	r3, r3, #1
   7e650:	cmp	r1, r4
   7e654:	moveq	r8, ip
   7e658:	cmp	r3, r0
   7e65c:	add	r2, r2, #8
   7e660:	bne	7e648 <fputs@plt+0x6d534>
   7e664:	ldr	lr, [lr, #4]
   7e668:	cmp	lr, #0
   7e66c:	bne	7e634 <fputs@plt+0x6d520>
   7e670:	ldr	r3, [sp, #12]
   7e674:	ldr	r0, [r3, #8]
   7e678:	cmp	r0, #0
   7e67c:	beq	7e6c0 <fputs@plt+0x6d5ac>
   7e680:	ldr	ip, [pc, #1032]	; 7ea90 <fputs@plt+0x6d97c>
   7e684:	add	ip, pc, ip
   7e688:	ldrh	r1, [r0, #50]	; 0x32
   7e68c:	cmp	r1, #0
   7e690:	beq	7e6b4 <fputs@plt+0x6d5a0>
   7e694:	ldr	r3, [r0, #4]
   7e698:	add	r1, r3, r1, lsl #1
   7e69c:	ldrsh	r2, [r3], #2
   7e6a0:	cmn	r2, #2
   7e6a4:	cmpne	r2, r4
   7e6a8:	moveq	r8, ip
   7e6ac:	cmp	r3, r1
   7e6b0:	bne	7e69c <fputs@plt+0x6d588>
   7e6b4:	ldr	r0, [r0, #20]
   7e6b8:	cmp	r0, #0
   7e6bc:	bne	7e688 <fputs@plt+0x6d574>
   7e6c0:	cmp	r8, #0
   7e6c4:	bne	7ea4c <fputs@plt+0x6d938>
   7e6c8:	mov	r0, r7
   7e6cc:	bl	254b8 <fputs@plt+0x143a4>
   7e6d0:	ldr	r3, [sp, #16]
   7e6d4:	cmp	r0, #0
   7e6d8:	mov	r9, r0
   7e6dc:	str	r0, [r3, #20]
   7e6e0:	beq	7e898 <fputs@plt+0x6d784>
   7e6e4:	ldr	r3, [sp, #12]
   7e6e8:	ldr	r1, [r3, #64]	; 0x40
   7e6ec:	cmp	r1, #0
   7e6f0:	beq	7e934 <fputs@plt+0x6d820>
   7e6f4:	ldr	r0, [r6, #20]
   7e6f8:	cmp	r0, #0
   7e6fc:	ble	7e94c <fputs@plt+0x6d838>
   7e700:	ldr	r3, [r6, #16]
   7e704:	ldr	r2, [r3, #12]
   7e708:	cmp	r1, r2
   7e70c:	movne	r8, #0
   7e710:	bne	7e728 <fputs@plt+0x6d614>
   7e714:	b	7e94c <fputs@plt+0x6d838>
   7e718:	add	r3, r3, #16
   7e71c:	ldr	r2, [r3, #12]
   7e720:	cmp	r1, r2
   7e724:	beq	7e734 <fputs@plt+0x6d620>
   7e728:	add	r8, r8, #1
   7e72c:	cmp	r8, r0
   7e730:	bne	7e718 <fputs@plt+0x6d604>
   7e734:	ldr	r2, [r1, #4]
   7e738:	ldr	r3, [sp, #28]
   7e73c:	str	r2, [sp, #4]
   7e740:	ldr	r1, [r1]
   7e744:	mov	r2, r8
   7e748:	str	r1, [sp]
   7e74c:	mov	r0, r9
   7e750:	mov	r1, #2
   7e754:	bl	2e83c <fputs@plt+0x1d728>
   7e758:	ldr	r3, [r9]
   7e75c:	mov	fp, #1
   7e760:	ldrb	r3, [r3, #69]	; 0x45
   7e764:	lsl	fp, fp, r8
   7e768:	cmp	r3, #0
   7e76c:	beq	7e924 <fputs@plt+0x6d810>
   7e770:	ldr	r2, [pc, #796]	; 7ea94 <fputs@plt+0x6d980>
   7e774:	mov	r1, #9
   7e778:	add	r2, pc, r2
   7e77c:	add	r2, r2, #3360	; 0xd20
   7e780:	add	r2, r2, #4
   7e784:	mov	r0, r9
   7e788:	bl	2fcf0 <fputs@plt+0x1ebdc>
   7e78c:	ldr	r3, [r9, #96]	; 0x60
   7e790:	cmp	r8, #1
   7e794:	orr	r3, r3, fp
   7e798:	str	r3, [r9, #96]	; 0x60
   7e79c:	mov	sl, r0
   7e7a0:	beq	7e7c8 <fputs@plt+0x6d6b4>
   7e7a4:	ldr	r3, [r9]
   7e7a8:	ldr	r3, [r3, #16]
   7e7ac:	add	r3, r3, r8, lsl #4
   7e7b0:	ldr	r3, [r3, #4]
   7e7b4:	ldrb	r3, [r3, #9]
   7e7b8:	cmp	r3, #0
   7e7bc:	ldrne	r3, [r9, #100]	; 0x64
   7e7c0:	orrne	fp, r3, fp
   7e7c4:	strne	fp, [r9, #100]	; 0x64
   7e7c8:	ldrb	r3, [r6, #69]	; 0x45
   7e7cc:	cmp	r3, #0
   7e7d0:	beq	7e80c <fputs@plt+0x6d6f8>
   7e7d4:	ldr	r3, [sp, #16]
   7e7d8:	ldr	r2, [sp, #28]
   7e7dc:	str	r4, [r3, #12]
   7e7e0:	str	r2, [r3]
   7e7e4:	str	r6, [r3, #24]
   7e7e8:	ldr	r3, [sp, #20]
   7e7ec:	cmp	r3, #0
   7e7f0:	beq	7ea20 <fputs@plt+0x6d90c>
   7e7f4:	ldr	r3, [pc, #668]	; 7ea98 <fputs@plt+0x6d984>
   7e7f8:	ldr	r2, [sp, #20]
   7e7fc:	sub	r4, r2, r3
   7e800:	clz	r4, r4
   7e804:	lsr	r4, r4, #5
   7e808:	b	7e478 <fputs@plt+0x6d364>
   7e80c:	ldr	r1, [sp, #12]
   7e810:	mov	r0, r9
   7e814:	ldr	r2, [r1, #28]
   7e818:	str	r8, [sl, #4]
   7e81c:	str	r2, [sl, #8]
   7e820:	ldr	r2, [sp, #28]
   7e824:	str	r2, [sl, #12]
   7e828:	ldr	r2, [r1]
   7e82c:	mov	r1, #1
   7e830:	bl	24588 <fputs@plt+0x13474>
   7e834:	ldrb	r3, [r6, #69]	; 0x45
   7e838:	cmp	r3, #0
   7e83c:	bne	7e7d4 <fputs@plt+0x6d6c0>
   7e840:	ldr	r3, [sp, #104]	; 0x68
   7e844:	ldr	r2, [sp, #12]
   7e848:	cmp	r3, #0
   7e84c:	movne	r3, #55	; 0x37
   7e850:	strbne	r3, [sl, #20]
   7e854:	mvn	r3, #13
   7e858:	ldr	r1, [r2, #28]
   7e85c:	strb	r3, [sl, #21]
   7e860:	ldrsh	r3, [r2, #34]	; 0x22
   7e864:	add	ip, r7, #444	; 0x1bc
   7e868:	mov	r2, #1
   7e86c:	str	r3, [sl, #88]	; 0x58
   7e870:	add	r3, r3, r2
   7e874:	str	r1, [sl, #28]
   7e878:	str	r3, [sl, #36]	; 0x24
   7e87c:	str	r8, [sl, #32]
   7e880:	mov	r0, r9
   7e884:	strh	r2, [ip]
   7e888:	mov	r1, r7
   7e88c:	str	r2, [r7, #76]	; 0x4c
   7e890:	str	r2, [r7, #72]	; 0x48
   7e894:	bl	258c0 <fputs@plt+0x147ac>
   7e898:	ldrb	r3, [r6, #69]	; 0x45
   7e89c:	ldr	r2, [sp, #28]
   7e8a0:	cmp	r3, #0
   7e8a4:	ldr	r3, [sp, #16]
   7e8a8:	str	r4, [r3, #12]
   7e8ac:	str	r2, [r3]
   7e8b0:	mov	r4, r3
   7e8b4:	str	r6, [r3, #24]
   7e8b8:	bne	7e7e8 <fputs@plt+0x6d6d4>
   7e8bc:	ldrd	r2, [sp, #96]	; 0x60
   7e8c0:	mov	r1, #1
   7e8c4:	ldr	r0, [r4, #20]
   7e8c8:	bl	38df4 <fputs@plt+0x27ce0>
   7e8cc:	ldr	r1, [sp, #24]
   7e8d0:	add	r3, sp, #52	; 0x34
   7e8d4:	add	r1, r1, #1
   7e8d8:	str	r3, [sp]
   7e8dc:	mov	r0, r4
   7e8e0:	ldrd	r2, [sp, #96]	; 0x60
   7e8e4:	mov	r4, r1
   7e8e8:	str	r1, [sp, #24]
   7e8ec:	bl	751f0 <fputs@plt+0x640dc>
   7e8f0:	cmp	r4, #50	; 0x32
   7e8f4:	sub	r3, r0, #17
   7e8f8:	clz	r3, r3
   7e8fc:	lsr	r3, r3, #5
   7e900:	moveq	r3, #0
   7e904:	cmp	r3, #0
   7e908:	str	r0, [sp, #20]
   7e90c:	bne	7e380 <fputs@plt+0x6d26c>
   7e910:	b	7e7e8 <fputs@plt+0x6d6d4>
   7e914:	ldr	r0, [r3, #8]
   7e918:	cmp	r0, #0
   7e91c:	bne	7e680 <fputs@plt+0x6d56c>
   7e920:	b	7e6c8 <fputs@plt+0x6d5b4>
   7e924:	mov	r1, #1
   7e928:	mov	r0, r9
   7e92c:	bl	1f968 <fputs@plt+0xe854>
   7e930:	b	7e770 <fputs@plt+0x6d65c>
   7e934:	ldr	r3, [r1]
   7e938:	udf	#0
   7e93c:	mov	r0, r6
   7e940:	bl	22a88 <fputs@plt+0x11974>
   7e944:	add	sp, sp, #60	; 0x3c
   7e948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e94c:	ldr	r2, [r1, #4]
   7e950:	ldr	r3, [sp, #28]
   7e954:	str	r2, [sp, #4]
   7e958:	ldr	r1, [r1]
   7e95c:	mov	r2, #0
   7e960:	str	r1, [sp]
   7e964:	mov	r0, r9
   7e968:	mov	r1, #2
   7e96c:	bl	2e83c <fputs@plt+0x1d728>
   7e970:	ldr	r3, [r9]
   7e974:	ldrb	r8, [r3, #69]	; 0x45
   7e978:	cmp	r8, #0
   7e97c:	beq	7e9ec <fputs@plt+0x6d8d8>
   7e980:	ldr	r2, [sp, #44]	; 0x2c
   7e984:	mov	r1, #9
   7e988:	mov	r0, r9
   7e98c:	bl	2fcf0 <fputs@plt+0x1ebdc>
   7e990:	ldr	r3, [r9, #96]	; 0x60
   7e994:	mov	fp, #1
   7e998:	orr	r3, r3, fp
   7e99c:	str	r3, [r9, #96]	; 0x60
   7e9a0:	mov	r8, #0
   7e9a4:	mov	sl, r0
   7e9a8:	b	7e7a4 <fputs@plt+0x6d690>
   7e9ac:	ldrb	r3, [r6, #69]	; 0x45
   7e9b0:	cmp	r3, #0
   7e9b4:	ldreq	r7, [sp, #16]
   7e9b8:	bne	7ea38 <fputs@plt+0x6d924>
   7e9bc:	ldr	r3, [sp, #108]	; 0x6c
   7e9c0:	ldr	r2, [sp, #16]
   7e9c4:	mov	r4, #0
   7e9c8:	str	r2, [r3]
   7e9cc:	str	r4, [sp, #20]
   7e9d0:	b	7e498 <fputs@plt+0x6d384>
   7e9d4:	ldr	r3, [sp, #12]
   7e9d8:	ldr	r0, [r3, #8]
   7e9dc:	cmp	r0, #0
   7e9e0:	movne	r8, lr
   7e9e4:	bne	7e680 <fputs@plt+0x6d56c>
   7e9e8:	b	7e6c8 <fputs@plt+0x6d5b4>
   7e9ec:	mov	r1, #1
   7e9f0:	mov	r0, r9
   7e9f4:	bl	1f968 <fputs@plt+0xe854>
   7e9f8:	ldr	r2, [sp, #40]	; 0x28
   7e9fc:	mov	r1, #9
   7ea00:	mov	r0, r9
   7ea04:	bl	2fcf0 <fputs@plt+0x1ebdc>
   7ea08:	ldr	r3, [r9, #96]	; 0x60
   7ea0c:	mov	fp, #1
   7ea10:	orr	r3, r3, #1
   7ea14:	str	r3, [r9, #96]	; 0x60
   7ea18:	mov	sl, r0
   7ea1c:	b	7e7a4 <fputs@plt+0x6d690>
   7ea20:	ldrb	r3, [r6, #69]	; 0x45
   7ea24:	cmp	r3, #0
   7ea28:	beq	7e9bc <fputs@plt+0x6d8a8>
   7ea2c:	mov	r4, #0
   7ea30:	str	r4, [sp, #20]
   7ea34:	b	7e478 <fputs@plt+0x6d364>
   7ea38:	ldr	r3, [sp, #16]
   7ea3c:	mov	r4, r3
   7ea40:	mov	r7, r3
   7ea44:	str	r3, [sp, #20]
   7ea48:	b	7e48c <fputs@plt+0x6d378>
   7ea4c:	ldr	r1, [sp, #52]	; 0x34
   7ea50:	mov	r0, r6
   7ea54:	bl	1d100 <fputs@plt+0xbfec>
   7ea58:	ldr	r1, [pc, #60]	; 7ea9c <fputs@plt+0x6d988>
   7ea5c:	mov	r2, r8
   7ea60:	add	r1, pc, r1
   7ea64:	b	7e5dc <fputs@plt+0x6d4c8>
   7ea68:	andeq	r2, r1, r8, ror r8
   7ea6c:	andeq	r2, r1, r4, ror #16
   7ea70:	andeq	r7, r1, r8, lsr #28
   7ea74:	muleq	r1, r8, r9
   7ea78:	andeq	r7, r1, r0, lsr #26
   7ea7c:	andeq	r7, r1, r8, ror #25
   7ea80:	andeq	r2, r1, r0, ror r6
   7ea84:	andeq	r2, r1, ip, asr r6
   7ea88:	muleq	r1, r4, ip
   7ea8c:	ldrdeq	r7, [r1], -ip
   7ea90:	andeq	r8, r1, ip, asr #20
   7ea94:	andeq	r2, r1, r8, asr #8
   7ea98:	andeq	r0, r0, sl, lsl #24
   7ea9c:	andeq	r7, r1, r4, lsr #16
   7eaa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7eaa4:	mov	r8, r0
   7eaa8:	ldr	sl, [r0, #8]
   7eaac:	ldr	r5, [pc, #3752]	; 7f95c <fputs@plt+0x6e848>
   7eab0:	cmp	sl, #0
   7eab4:	sub	sp, sp, #180	; 0xb4
   7eab8:	mov	r4, r2
   7eabc:	mov	r7, r3
   7eac0:	ldr	r9, [r0]
   7eac4:	add	r5, pc, r5
   7eac8:	beq	7ec48 <fputs@plt+0x6db34>
   7eacc:	ldrb	r3, [sl, #89]	; 0x59
   7ead0:	mov	r2, #2
   7ead4:	mov	r0, r8
   7ead8:	orr	r3, r3, #8
   7eadc:	strb	r3, [sl, #89]	; 0x59
   7eae0:	add	r3, sp, #124	; 0x7c
   7eae4:	str	r2, [r8, #76]	; 0x4c
   7eae8:	mov	r2, r4
   7eaec:	bl	398ac <fputs@plt+0x28798>
   7eaf0:	subs	r3, r0, #0
   7eaf4:	str	r3, [sp, #40]	; 0x28
   7eaf8:	blt	7eb98 <fputs@plt+0x6da84>
   7eafc:	cmp	r3, #1
   7eb00:	ldr	r6, [r9, #16]
   7eb04:	beq	7ebbc <fputs@plt+0x6daa8>
   7eb08:	ldr	r1, [sp, #124]	; 0x7c
   7eb0c:	mov	r0, r9
   7eb10:	bl	24628 <fputs@plt+0x13514>
   7eb14:	subs	r3, r0, #0
   7eb18:	str	r3, [sp, #32]
   7eb1c:	beq	7eb98 <fputs@plt+0x6da84>
   7eb20:	ldr	r3, [sp, #216]	; 0xd8
   7eb24:	cmp	r3, #0
   7eb28:	bne	7eba0 <fputs@plt+0x6da8c>
   7eb2c:	mov	r1, r7
   7eb30:	mov	r0, r9
   7eb34:	bl	24628 <fputs@plt+0x13514>
   7eb38:	str	r0, [sp, #36]	; 0x24
   7eb3c:	ldr	r3, [r4, #4]
   7eb40:	ldr	r2, [sp, #40]	; 0x28
   7eb44:	cmp	r3, #0
   7eb48:	mov	r0, r8
   7eb4c:	ldrne	r3, [r6, r2, lsl #4]
   7eb50:	lsl	r7, r2, #4
   7eb54:	str	r3, [sp, #44]	; 0x2c
   7eb58:	ldr	r3, [sp, #44]	; 0x2c
   7eb5c:	add	r1, r6, r7
   7eb60:	str	r1, [sp, #48]	; 0x30
   7eb64:	str	r3, [sp]
   7eb68:	ldr	r2, [sp, #32]
   7eb6c:	ldr	r3, [sp, #36]	; 0x24
   7eb70:	mov	r1, #19
   7eb74:	bl	39730 <fputs@plt+0x2861c>
   7eb78:	subs	r6, r0, #0
   7eb7c:	beq	7ebd0 <fputs@plt+0x6dabc>
   7eb80:	ldr	r1, [sp, #32]
   7eb84:	mov	r0, r9
   7eb88:	bl	1d100 <fputs@plt+0xbfec>
   7eb8c:	ldr	r1, [sp, #36]	; 0x24
   7eb90:	mov	r0, r9
   7eb94:	bl	1d100 <fputs@plt+0xbfec>
   7eb98:	add	sp, sp, #180	; 0xb4
   7eb9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7eba0:	ldr	r1, [pc, #3512]	; 7f960 <fputs@plt+0x6e84c>
   7eba4:	mov	r2, r7
   7eba8:	add	r1, pc, r1
   7ebac:	mov	r0, r9
   7ebb0:	bl	42ec4 <fputs@plt+0x31db0>
   7ebb4:	str	r0, [sp, #36]	; 0x24
   7ebb8:	b	7eb3c <fputs@plt+0x6da28>
   7ebbc:	mov	r0, r8
   7ebc0:	bl	5a6ec <fputs@plt+0x495d8>
   7ebc4:	cmp	r0, #0
   7ebc8:	bne	7eb98 <fputs@plt+0x6da84>
   7ebcc:	b	7eb08 <fputs@plt+0x6d9f4>
   7ebd0:	ldr	ip, [sp, #32]
   7ebd4:	str	r6, [r9, #388]	; 0x184
   7ebd8:	str	ip, [sp, #164]	; 0xa4
   7ebdc:	ldr	ip, [sp, #36]	; 0x24
   7ebe0:	add	r3, sp, #160	; 0xa0
   7ebe4:	mov	r2, #14
   7ebe8:	ldr	r1, [sp, #44]	; 0x2c
   7ebec:	mov	r0, r9
   7ebf0:	str	r6, [sp, #160]	; 0xa0
   7ebf4:	str	ip, [sp, #168]	; 0xa8
   7ebf8:	str	r6, [sp, #172]	; 0xac
   7ebfc:	bl	58560 <fputs@plt+0x4744c>
   7ec00:	subs	fp, r0, #0
   7ec04:	beq	7ec60 <fputs@plt+0x6db4c>
   7ec08:	cmp	fp, #12
   7ec0c:	beq	7ec80 <fputs@plt+0x6db6c>
   7ec10:	ldr	r2, [sp, #160]	; 0xa0
   7ec14:	cmp	r2, #0
   7ec18:	beq	7ec34 <fputs@plt+0x6db20>
   7ec1c:	ldr	r1, [pc, #3392]	; 7f964 <fputs@plt+0x6e850>
   7ec20:	mov	r0, r8
   7ec24:	add	r1, pc, r1
   7ec28:	bl	39630 <fputs@plt+0x2851c>
   7ec2c:	ldr	r0, [sp, #160]	; 0xa0
   7ec30:	bl	1cd68 <fputs@plt+0xbc54>
   7ec34:	ldr	r3, [r8, #68]	; 0x44
   7ec38:	str	fp, [r8, #12]
   7ec3c:	add	r3, r3, #1
   7ec40:	str	r3, [r8, #68]	; 0x44
   7ec44:	b	7eb80 <fputs@plt+0x6da6c>
   7ec48:	str	r1, [sp, #32]
   7ec4c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   7ec50:	ldr	r1, [sp, #32]
   7ec54:	subs	sl, r0, #0
   7ec58:	beq	7eb98 <fputs@plt+0x6da84>
   7ec5c:	b	7eacc <fputs@plt+0x6d9b8>
   7ec60:	ldr	r1, [pc, #3328]	; 7f968 <fputs@plt+0x6e854>
   7ec64:	mov	r0, sl
   7ec68:	ldr	r2, [sp, #160]	; 0xa0
   7ec6c:	add	r1, pc, r1
   7ec70:	bl	2eeb0 <fputs@plt+0x1dd9c>
   7ec74:	ldr	r0, [sp, #160]	; 0xa0
   7ec78:	bl	1cd68 <fputs@plt+0xbc54>
   7ec7c:	b	7eb80 <fputs@plt+0x6da6c>
   7ec80:	ldr	r2, [pc, #3300]	; 7f96c <fputs@plt+0x6e858>
   7ec84:	ldr	r1, [pc, #3300]	; 7f970 <fputs@plt+0x6e85c>
   7ec88:	mov	r3, #57	; 0x39
   7ec8c:	add	r2, pc, r2
   7ec90:	add	r1, pc, r1
   7ec94:	str	r7, [sp, #56]	; 0x38
   7ec98:	str	sl, [sp, #60]	; 0x3c
   7ec9c:	str	r4, [sp, #64]	; 0x40
   7eca0:	str	r5, [sp, #68]	; 0x44
   7eca4:	mov	fp, r3
   7eca8:	mov	r5, r6
   7ecac:	ldr	sl, [sp, #32]
   7ecb0:	mov	r7, r2
   7ecb4:	mov	r6, r3
   7ecb8:	mov	r4, r1
   7ecbc:	b	7ece4 <fputs@plt+0x6dbd0>
   7ecc0:	sublt	r6, fp, #1
   7ecc4:	addge	r5, fp, #1
   7ecc8:	add	fp, r5, r6
   7eccc:	cmp	r5, r6
   7ecd0:	asr	r1, fp, #1
   7ecd4:	bgt	7eb80 <fputs@plt+0x6da6c>
   7ecd8:	add	r1, r1, r1, lsl #1
   7ecdc:	add	r1, r4, r1, lsl #2
   7ece0:	ldr	r7, [r1, #1312]	; 0x520
   7ece4:	mov	r1, r7
   7ece8:	mov	r0, sl
   7ecec:	bl	2a2a0 <fputs@plt+0x1918c>
   7ecf0:	asr	fp, fp, #1
   7ecf4:	cmp	r0, #0
   7ecf8:	bne	7ecc0 <fputs@plt+0x6dbac>
   7ecfc:	mov	r3, r6
   7ed00:	mov	r6, r5
   7ed04:	cmp	r6, r3
   7ed08:	ldr	sl, [sp, #60]	; 0x3c
   7ed0c:	str	r0, [sp, #52]	; 0x34
   7ed10:	str	r7, [sp, #60]	; 0x3c
   7ed14:	ldr	r4, [sp, #64]	; 0x40
   7ed18:	ldr	r7, [sp, #56]	; 0x38
   7ed1c:	ldr	r5, [sp, #68]	; 0x44
   7ed20:	bgt	7eb80 <fputs@plt+0x6da6c>
   7ed24:	lsl	r1, fp, #1
   7ed28:	ldr	r3, [pc, #3140]	; 7f974 <fputs@plt+0x6e860>
   7ed2c:	add	r2, r1, fp
   7ed30:	add	r3, pc, r3
   7ed34:	add	r3, r3, r2, lsl #2
   7ed38:	ldrb	r6, [r3, #1317]	; 0x525
   7ed3c:	tst	r6, #1
   7ed40:	bne	8178c <fputs@plt+0x70678>
   7ed44:	ldr	r3, [pc, #3116]	; 7f978 <fputs@plt+0x6e864>
   7ed48:	add	r2, r1, fp
   7ed4c:	add	r3, pc, r3
   7ed50:	add	r3, r3, r2, lsl #2
   7ed54:	ldrb	r3, [r3, #1316]	; 0x524
   7ed58:	cmp	r3, #36	; 0x24
   7ed5c:	addls	pc, pc, r3, lsl #2
   7ed60:	b	81138 <fputs@plt+0x70024>
   7ed64:	b	808a0 <fputs@plt+0x6f78c>
   7ed68:	b	80734 <fputs@plt+0x6f620>
   7ed6c:	b	809b8 <fputs@plt+0x6f8a4>
   7ed70:	b	81138 <fputs@plt+0x70024>
   7ed74:	b	8097c <fputs@plt+0x6f868>
   7ed78:	b	80270 <fputs@plt+0x6f15c>
   7ed7c:	b	80174 <fputs@plt+0x6f060>
   7ed80:	b	81034 <fputs@plt+0x6ff20>
   7ed84:	b	80fc4 <fputs@plt+0x6feb0>
   7ed88:	b	81138 <fputs@plt+0x70024>
   7ed8c:	b	803f0 <fputs@plt+0x6f2dc>
   7ed90:	b	80338 <fputs@plt+0x6f224>
   7ed94:	b	80ef8 <fputs@plt+0x6fde4>
   7ed98:	b	80cc8 <fputs@plt+0x6fbb4>
   7ed9c:	b	7f304 <fputs@plt+0x6e1f0>
   7eda0:	b	7f208 <fputs@plt+0x6e0f4>
   7eda4:	b	805e0 <fputs@plt+0x6f4cc>
   7eda8:	b	804bc <fputs@plt+0x6f3a8>
   7edac:	b	7fa80 <fputs@plt+0x6e96c>
   7edb0:	b	7f7f0 <fputs@plt+0x6e6dc>
   7edb4:	b	7f774 <fputs@plt+0x6e660>
   7edb8:	b	81138 <fputs@plt+0x70024>
   7edbc:	b	7f6c4 <fputs@plt+0x6e5b0>
   7edc0:	b	7f5e0 <fputs@plt+0x6e4cc>
   7edc4:	b	7f4f0 <fputs@plt+0x6e3dc>
   7edc8:	b	810d0 <fputs@plt+0x6ffbc>
   7edcc:	b	80bf0 <fputs@plt+0x6fadc>
   7edd0:	b	8032c <fputs@plt+0x6f218>
   7edd4:	b	802dc <fputs@plt+0x6f1c8>
   7edd8:	b	7f0d0 <fputs@plt+0x6dfbc>
   7eddc:	b	7f0a4 <fputs@plt+0x6df90>
   7ede0:	b	80a40 <fputs@plt+0x6f92c>
   7ede4:	b	7effc <fputs@plt+0x6dee8>
   7ede8:	b	7ef98 <fputs@plt+0x6de84>
   7edec:	b	7ef2c <fputs@plt+0x6de18>
   7edf0:	b	7eed0 <fputs@plt+0x6ddbc>
   7edf4:	b	7edf8 <fputs@plt+0x6dce4>
   7edf8:	ldr	r3, [r4]
   7edfc:	ldr	r2, [sp, #40]	; 0x28
   7ee00:	cmp	r3, #0
   7ee04:	ldr	r3, [sp, #36]	; 0x24
   7ee08:	moveq	r2, #10
   7ee0c:	cmp	r3, #0
   7ee10:	str	r2, [sp, #40]	; 0x28
   7ee14:	beq	7ee74 <fputs@plt+0x6dd60>
   7ee18:	ldrb	r2, [r3]
   7ee1c:	ldr	r3, [pc, #2904]	; 7f97c <fputs@plt+0x6e868>
   7ee20:	add	r3, pc, r3
   7ee24:	add	r1, r3, r2
   7ee28:	ldrb	r1, [r1, #336]	; 0x150
   7ee2c:	cmp	r1, #102	; 0x66
   7ee30:	bne	82214 <fputs@plt+0x71100>
   7ee34:	cmp	r2, #0
   7ee38:	beq	81f0c <fputs@plt+0x70df8>
   7ee3c:	ldr	ip, [pc, #2876]	; 7f980 <fputs@plt+0x6e86c>
   7ee40:	ldr	r0, [sp, #36]	; 0x24
   7ee44:	add	ip, pc, ip
   7ee48:	b	7ee54 <fputs@plt+0x6dd40>
   7ee4c:	cmp	r1, #0
   7ee50:	beq	81f0c <fputs@plt+0x70df8>
   7ee54:	ldrb	r1, [r0, #1]!
   7ee58:	ldrb	r2, [ip, #1]!
   7ee5c:	add	lr, r3, r1
   7ee60:	add	r2, r3, r2
   7ee64:	ldrb	lr, [lr, #336]	; 0x150
   7ee68:	ldrb	r2, [r2, #336]	; 0x150
   7ee6c:	cmp	lr, r2
   7ee70:	beq	7ee4c <fputs@plt+0x6dd38>
   7ee74:	ldr	r2, [pc, #2824]	; 7f984 <fputs@plt+0x6e870>
   7ee78:	mov	r1, #3
   7ee7c:	add	r2, pc, r2
   7ee80:	mov	r5, r1
   7ee84:	mov	r0, sl
   7ee88:	mov	r4, #1
   7ee8c:	add	r2, r2, #2496	; 0x9c0
   7ee90:	bl	2db78 <fputs@plt+0x1ca64>
   7ee94:	ldr	r3, [sp, #52]	; 0x34
   7ee98:	ldr	r2, [sp, #40]	; 0x28
   7ee9c:	str	r5, [r8, #76]	; 0x4c
   7eea0:	mov	r1, #8
   7eea4:	str	r4, [sp]
   7eea8:	mov	r0, sl
   7eeac:	bl	2e760 <fputs@plt+0x1d64c>
   7eeb0:	mov	r1, #0
   7eeb4:	str	r1, [sp]
   7eeb8:	mov	r3, r5
   7eebc:	mov	r2, r4
   7eec0:	mov	r0, sl
   7eec4:	mov	r1, #33	; 0x21
   7eec8:	bl	2e760 <fputs@plt+0x1d64c>
   7eecc:	b	7eb80 <fputs@plt+0x6da6c>
   7eed0:	ldr	r0, [sp, #36]	; 0x24
   7eed4:	cmp	r0, #0
   7eed8:	beq	7eef8 <fputs@plt+0x6dde4>
   7eedc:	add	r1, sp, #176	; 0xb0
   7eee0:	mov	r3, #0
   7eee4:	str	r3, [r1, #-32]!	; 0xffffffe0
   7eee8:	bl	170c0 <fputs@plt+0x5fac>
   7eeec:	ldr	r1, [sp, #144]	; 0x90
   7eef0:	mov	r0, r9
   7eef4:	bl	57e18 <fputs@plt+0x46d04>
   7eef8:	ldr	r3, [pc, #2696]	; 7f988 <fputs@plt+0x6e874>
   7eefc:	ldr	r2, [r9, #220]	; 0xdc
   7ef00:	add	r3, pc, r3
   7ef04:	cmp	r2, r3
   7ef08:	ldr	r1, [pc, #2684]	; 7f98c <fputs@plt+0x6e878>
   7ef0c:	ldreq	r3, [r9, #224]	; 0xe0
   7ef10:	mov	r0, sl
   7ef14:	streq	r3, [sp, #52]	; 0x34
   7ef18:	ldr	r2, [sp, #52]	; 0x34
   7ef1c:	add	r1, pc, r1
   7ef20:	asr	r3, r2, #31
   7ef24:	bl	117a4 <fputs@plt+0x690>
   7ef28:	b	7eb80 <fputs@plt+0x6da6c>
   7ef2c:	ldr	r3, [sp, #36]	; 0x24
   7ef30:	cmp	r3, #0
   7ef34:	beq	7ef6c <fputs@plt+0x6de58>
   7ef38:	add	r1, sp, #144	; 0x90
   7ef3c:	mov	r0, r3
   7ef40:	bl	211d8 <fputs@plt+0x100c4>
   7ef44:	cmp	r0, #0
   7ef48:	bne	7ef6c <fputs@plt+0x6de58>
   7ef4c:	ldrd	r2, [sp, #144]	; 0x90
   7ef50:	cmp	r2, #0
   7ef54:	sbcs	r1, r3, #0
   7ef58:	blt	7ef6c <fputs@plt+0x6de58>
   7ef5c:	bic	r2, r2, #-2147483648	; 0x80000000
   7ef60:	mov	r1, #11
   7ef64:	mov	r0, r9
   7ef68:	bl	58338 <fputs@plt+0x47224>
   7ef6c:	mvn	r2, #0
   7ef70:	mov	r1, #11
   7ef74:	mov	r0, r9
   7ef78:	bl	58338 <fputs@plt+0x47224>
   7ef7c:	ldr	r1, [pc, #2572]	; 7f990 <fputs@plt+0x6e87c>
   7ef80:	add	r1, pc, r1
   7ef84:	mov	r2, r0
   7ef88:	asr	r3, r0, #31
   7ef8c:	mov	r0, sl
   7ef90:	bl	117a4 <fputs@plt+0x690>
   7ef94:	b	7eb80 <fputs@plt+0x6da6c>
   7ef98:	ldr	r3, [sp, #36]	; 0x24
   7ef9c:	cmp	r3, #0
   7efa0:	beq	822b8 <fputs@plt+0x711a4>
   7efa4:	ldr	r3, [sp, #36]	; 0x24
   7efa8:	ldrb	r3, [r3]
   7efac:	cmp	r3, #0
   7efb0:	bne	820dc <fputs@plt+0x70fc8>
   7efb4:	ldrb	r3, [r9, #68]	; 0x44
   7efb8:	cmp	r3, #1
   7efbc:	bls	8231c <fputs@plt+0x71208>
   7efc0:	ldr	r3, [pc, #2508]	; 7f994 <fputs@plt+0x6e880>
   7efc4:	ldr	r4, [r5, r3]
   7efc8:	ldr	r0, [r4]
   7efcc:	bl	1cd68 <fputs@plt+0xbc54>
   7efd0:	ldr	r3, [sp, #36]	; 0x24
   7efd4:	ldrb	r3, [r3]
   7efd8:	cmp	r3, #0
   7efdc:	streq	r3, [r4]
   7efe0:	beq	7eb80 <fputs@plt+0x6da6c>
   7efe4:	ldr	r0, [pc, #2476]	; 7f998 <fputs@plt+0x6e884>
   7efe8:	ldr	r1, [sp, #36]	; 0x24
   7efec:	add	r0, pc, r0
   7eff0:	bl	45f84 <fputs@plt+0x34e70>
   7eff4:	str	r0, [r4]
   7eff8:	b	7eb80 <fputs@plt+0x6da6c>
   7effc:	ldr	r3, [sp, #36]	; 0x24
   7f000:	cmp	r3, #0
   7f004:	beq	81f24 <fputs@plt+0x70e10>
   7f008:	ldr	r3, [sp, #36]	; 0x24
   7f00c:	ldrb	r2, [r3]
   7f010:	sub	r3, r2, #48	; 0x30
   7f014:	uxtb	r1, r3
   7f018:	cmp	r1, #2
   7f01c:	bls	81f1c <fputs@plt+0x70e08>
   7f020:	ldr	r3, [pc, #2420]	; 7f99c <fputs@plt+0x6e888>
   7f024:	add	r3, pc, r3
   7f028:	add	r1, r3, r2
   7f02c:	ldrb	r1, [r1, #336]	; 0x150
   7f030:	cmp	r1, #102	; 0x66
   7f034:	bne	823b8 <fputs@plt+0x712a4>
   7f038:	cmp	r2, #0
   7f03c:	beq	81fb4 <fputs@plt+0x70ea0>
   7f040:	ldr	ip, [pc, #2392]	; 7f9a0 <fputs@plt+0x6e88c>
   7f044:	ldr	r0, [sp, #36]	; 0x24
   7f048:	add	ip, pc, ip
   7f04c:	b	7f058 <fputs@plt+0x6df44>
   7f050:	cmp	r1, #0
   7f054:	beq	81fb4 <fputs@plt+0x70ea0>
   7f058:	ldrb	r1, [r0, #1]!
   7f05c:	ldrb	r2, [ip, #1]!
   7f060:	add	lr, r3, r1
   7f064:	add	r2, r3, r2
   7f068:	ldrb	lr, [lr, #336]	; 0x150
   7f06c:	ldrb	r2, [r2, #336]	; 0x150
   7f070:	cmp	lr, r2
   7f074:	beq	7f050 <fputs@plt+0x6df3c>
   7f078:	ldr	r4, [r8]
   7f07c:	ldr	r5, [sp, #52]	; 0x34
   7f080:	ldrb	r3, [r4, #68]	; 0x44
   7f084:	cmp	r3, r5
   7f088:	beq	7eb80 <fputs@plt+0x6da6c>
   7f08c:	mov	r0, r8
   7f090:	bl	12008 <fputs@plt+0xef4>
   7f094:	cmp	r0, #0
   7f098:	moveq	r3, r5
   7f09c:	strbeq	r3, [r4, #68]	; 0x44
   7f0a0:	b	7eb80 <fputs@plt+0x6da6c>
   7f0a4:	ldr	r3, [sp, #36]	; 0x24
   7f0a8:	cmp	r3, #0
   7f0ac:	beq	82384 <fputs@plt+0x71270>
   7f0b0:	ldrb	r3, [r9, #67]	; 0x43
   7f0b4:	cmp	r3, #0
   7f0b8:	bne	81e90 <fputs@plt+0x70d7c>
   7f0bc:	ldr	r1, [pc, #2272]	; 7f9a4 <fputs@plt+0x6e890>
   7f0c0:	mov	r0, r8
   7f0c4:	add	r1, pc, r1
   7f0c8:	bl	39630 <fputs@plt+0x2851c>
   7f0cc:	b	7eb80 <fputs@plt+0x6da6c>
   7f0d0:	ldr	r5, [r8, #8]
   7f0d4:	cmp	r5, #0
   7f0d8:	beq	82364 <fputs@plt+0x71250>
   7f0dc:	mov	r4, #4
   7f0e0:	ldr	r1, [sp, #40]	; 0x28
   7f0e4:	mov	r0, r8
   7f0e8:	str	r4, [r8, #76]	; 0x4c
   7f0ec:	bl	5a9f0 <fputs@plt+0x498dc>
   7f0f0:	ldr	r2, [pc, #2224]	; 7f9a8 <fputs@plt+0x6e894>
   7f0f4:	mov	r1, r4
   7f0f8:	add	r2, pc, r2
   7f0fc:	add	r2, r2, #2368	; 0x940
   7f100:	mov	r0, r5
   7f104:	bl	2db78 <fputs@plt+0x1ca64>
   7f108:	ldr	r3, [sp, #48]	; 0x30
   7f10c:	ldr	r3, [r3, #12]
   7f110:	ldr	r3, [r3, #16]
   7f114:	cmp	r3, #0
   7f118:	str	r3, [sp, #40]	; 0x28
   7f11c:	beq	7eb80 <fputs@plt+0x6da6c>
   7f120:	ldr	r3, [pc, #2180]	; 7f9ac <fputs@plt+0x6e898>
   7f124:	mov	r8, r4
   7f128:	add	r3, pc, r3
   7f12c:	str	r3, [sp, #44]	; 0x2c
   7f130:	ldr	r3, [pc, #2168]	; 7f9b0 <fputs@plt+0x6e89c>
   7f134:	mov	r7, #0
   7f138:	add	r3, pc, r3
   7f13c:	mov	r6, #1
   7f140:	mov	fp, #33	; 0x21
   7f144:	mov	sl, r3
   7f148:	str	r9, [sp, #48]	; 0x30
   7f14c:	ldr	r3, [sp, #40]	; 0x28
   7f150:	ldr	r2, [sp, #44]	; 0x2c
   7f154:	mov	r1, r6
   7f158:	ldr	r4, [r3, #8]
   7f15c:	mov	r0, r5
   7f160:	ldrsh	ip, [r4, #38]	; 0x26
   7f164:	ldr	r3, [r4]
   7f168:	str	ip, [sp, #8]
   7f16c:	ldrsh	ip, [r4, #40]	; 0x28
   7f170:	stm	sp, {r7, ip}
   7f174:	bl	2eddc <fputs@plt+0x1dcc8>
   7f178:	str	r7, [sp]
   7f17c:	mov	r3, r8
   7f180:	mov	r2, r6
   7f184:	mov	r1, fp
   7f188:	mov	r0, r5
   7f18c:	bl	2e760 <fputs@plt+0x1d64c>
   7f190:	ldr	r4, [r4, #8]
   7f194:	cmp	r4, #0
   7f198:	movne	r9, #2
   7f19c:	beq	7f1ec <fputs@plt+0x6e0d8>
   7f1a0:	ldr	r1, [r4, #8]
   7f1a4:	ldr	r3, [r4]
   7f1a8:	mov	r2, sl
   7f1ac:	ldrsh	r0, [r1]
   7f1b0:	mov	r1, r9
   7f1b4:	str	r0, [sp, #4]
   7f1b8:	ldrsh	ip, [r4, #48]	; 0x30
   7f1bc:	mov	r0, r5
   7f1c0:	str	ip, [sp]
   7f1c4:	bl	2eddc <fputs@plt+0x1dcc8>
   7f1c8:	str	r7, [sp]
   7f1cc:	mov	r3, r8
   7f1d0:	mov	r2, r6
   7f1d4:	mov	r1, fp
   7f1d8:	mov	r0, r5
   7f1dc:	bl	2e760 <fputs@plt+0x1d64c>
   7f1e0:	ldr	r4, [r4, #20]
   7f1e4:	cmp	r4, #0
   7f1e8:	bne	7f1a0 <fputs@plt+0x6e08c>
   7f1ec:	ldr	r3, [sp, #40]	; 0x28
   7f1f0:	ldr	r3, [r3]
   7f1f4:	cmp	r3, #0
   7f1f8:	str	r3, [sp, #40]	; 0x28
   7f1fc:	bne	7f14c <fputs@plt+0x6e038>
   7f200:	ldr	r9, [sp, #48]	; 0x30
   7f204:	b	7eb80 <fputs@plt+0x6da6c>
   7f208:	ldr	r3, [sp, #36]	; 0x24
   7f20c:	cmp	r3, #0
   7f210:	beq	81cc0 <fputs@plt+0x70bac>
   7f214:	add	r1, sp, #144	; 0x90
   7f218:	ldr	r0, [sp, #36]	; 0x24
   7f21c:	bl	170c0 <fputs@plt+0x5fac>
   7f220:	cmp	r0, #0
   7f224:	beq	81cc0 <fputs@plt+0x70bac>
   7f228:	ldr	r3, [sp, #144]	; 0x90
   7f22c:	cmp	r3, #0
   7f230:	ble	81cc0 <fputs@plt+0x70bac>
   7f234:	ldr	r5, [sp, #40]	; 0x28
   7f238:	mov	r1, #0
   7f23c:	mov	r4, r1
   7f240:	mov	r2, r5
   7f244:	mov	r0, r8
   7f248:	bl	5aa4c <fputs@plt+0x49938>
   7f24c:	mov	r3, #1
   7f250:	ldr	r2, [sp, #144]	; 0x90
   7f254:	mov	r1, #22
   7f258:	str	r4, [sp]
   7f25c:	mov	r0, sl
   7f260:	bl	2e760 <fputs@plt+0x1d64c>
   7f264:	mov	r2, r5
   7f268:	mov	r3, r4
   7f26c:	mov	r1, #146	; 0x92
   7f270:	str	r4, [sp]
   7f274:	mov	r0, sl
   7f278:	bl	2e760 <fputs@plt+0x1d64c>
   7f27c:	mov	r3, r4
   7f280:	mov	r2, #1
   7f284:	mov	r1, #33	; 0x21
   7f288:	str	r4, [sp]
   7f28c:	mov	r5, r0
   7f290:	mov	r0, sl
   7f294:	bl	2e760 <fputs@plt+0x1d64c>
   7f298:	mvn	r3, #0
   7f29c:	mov	r2, #1
   7f2a0:	mov	r1, #37	; 0x25
   7f2a4:	str	r4, [sp]
   7f2a8:	mov	r0, sl
   7f2ac:	bl	2e760 <fputs@plt+0x1d64c>
   7f2b0:	mov	r3, r5
   7f2b4:	mov	r2, #1
   7f2b8:	mov	r1, #138	; 0x8a
   7f2bc:	str	r4, [sp]
   7f2c0:	mov	r0, sl
   7f2c4:	bl	2e760 <fputs@plt+0x1d64c>
   7f2c8:	ldr	r2, [sl, #32]
   7f2cc:	ldr	r1, [sl]
   7f2d0:	ldr	r0, [sl, #24]
   7f2d4:	sub	r3, r2, #1
   7f2d8:	cmp	r5, r4
   7f2dc:	str	r3, [r0, #96]	; 0x60
   7f2e0:	ldrb	r1, [r1, #69]	; 0x45
   7f2e4:	movge	r3, r5
   7f2e8:	cmp	r1, r4
   7f2ec:	bne	81ee4 <fputs@plt+0x70dd0>
   7f2f0:	ldr	r1, [sl, #4]
   7f2f4:	mov	r0, #20
   7f2f8:	mla	r3, r0, r3, r1
   7f2fc:	str	r2, [r3, #8]
   7f300:	b	7eb80 <fputs@plt+0x6da6c>
   7f304:	ldr	r3, [sp, #36]	; 0x24
   7f308:	cmp	r3, #0
   7f30c:	beq	7eb80 <fputs@plt+0x6da6c>
   7f310:	ldr	r2, [sp, #44]	; 0x2c
   7f314:	mov	r1, r3
   7f318:	mov	r0, r9
   7f31c:	bl	18cb0 <fputs@plt+0x7b9c>
   7f320:	subs	r6, r0, #0
   7f324:	beq	7eb80 <fputs@plt+0x6da6c>
   7f328:	ldr	r5, [r8, #8]
   7f32c:	cmp	r5, #0
   7f330:	beq	82374 <fputs@plt+0x71260>
   7f334:	ldr	r4, [r6, #16]
   7f338:	cmp	r4, #0
   7f33c:	beq	7eb80 <fputs@plt+0x6da6c>
   7f340:	mov	r7, #8
   7f344:	ldr	r1, [sp, #40]	; 0x28
   7f348:	mov	r0, r8
   7f34c:	str	r7, [r8, #76]	; 0x4c
   7f350:	bl	5a9f0 <fputs@plt+0x498dc>
   7f354:	ldr	r2, [pc, #1624]	; 7f9b4 <fputs@plt+0x6e8a0>
   7f358:	mov	r1, r7
   7f35c:	add	r2, pc, r2
   7f360:	add	r2, r2, #2448	; 0x990
   7f364:	mov	r0, r5
   7f368:	bl	2db78 <fputs@plt+0x1ca64>
   7f36c:	ldr	r2, [pc, #1604]	; 7f9b8 <fputs@plt+0x6e8a4>
   7f370:	ldr	r3, [pc, #1604]	; 7f9bc <fputs@plt+0x6e8a8>
   7f374:	add	r2, pc, r2
   7f378:	str	r2, [sp, #40]	; 0x28
   7f37c:	ldr	r2, [pc, #1596]	; 7f9c0 <fputs@plt+0x6e8ac>
   7f380:	ldr	fp, [pc, #1596]	; 7f9c4 <fputs@plt+0x6e8b0>
   7f384:	add	r2, pc, r2
   7f388:	str	r2, [sp, #44]	; 0x2c
   7f38c:	ldr	r2, [pc, #1588]	; 7f9c8 <fputs@plt+0x6e8b4>
   7f390:	add	r3, pc, r3
   7f394:	add	r2, pc, r2
   7f398:	str	r2, [sp, #48]	; 0x30
   7f39c:	ldr	sl, [sp, #52]	; 0x34
   7f3a0:	ldr	r2, [pc, #1572]	; 7f9cc <fputs@plt+0x6e8b8>
   7f3a4:	str	r9, [sp, #60]	; 0x3c
   7f3a8:	add	fp, pc, fp
   7f3ac:	mov	r9, r3
   7f3b0:	add	r2, pc, r2
   7f3b4:	str	r2, [sp, #56]	; 0x38
   7f3b8:	ldr	r3, [r4, #20]
   7f3bc:	cmp	r3, #0
   7f3c0:	movgt	r8, r4
   7f3c4:	ldrgt	r7, [sp, #52]	; 0x34
   7f3c8:	ble	7f49c <fputs@plt+0x6e388>
   7f3cc:	ldrb	r3, [r4, #26]
   7f3d0:	ldr	r0, [r8, #36]	; 0x24
   7f3d4:	ldr	r1, [r6, #4]
   7f3d8:	sub	r3, r3, #6
   7f3dc:	ldr	r2, [r4, #8]
   7f3e0:	ldr	r1, [r1, r0, lsl #4]
   7f3e4:	ldr	r0, [r8, #40]	; 0x28
   7f3e8:	cmp	r3, #3
   7f3ec:	addls	pc, pc, r3, lsl #2
   7f3f0:	b	817a8 <fputs@plt+0x70694>
   7f3f4:	b	7f4e0 <fputs@plt+0x6e3cc>
   7f3f8:	b	7f4cc <fputs@plt+0x6e3b8>
   7f3fc:	b	7f404 <fputs@plt+0x6e2f0>
   7f400:	b	7f4e8 <fputs@plt+0x6e3d4>
   7f404:	mov	ip, r9
   7f408:	ldrb	r3, [r4, #25]
   7f40c:	sub	r3, r3, #6
   7f410:	cmp	r3, #3
   7f414:	addls	pc, pc, r3, lsl #2
   7f418:	b	817b0 <fputs@plt+0x7069c>
   7f41c:	b	7f4c0 <fputs@plt+0x6e3ac>
   7f420:	b	7f4b4 <fputs@plt+0x6e3a0>
   7f424:	b	7f42c <fputs@plt+0x6e318>
   7f428:	b	7f4d4 <fputs@plt+0x6e3c0>
   7f42c:	mov	lr, fp
   7f430:	ldr	r3, [pc, #1432]	; 7f9d0 <fputs@plt+0x6e8bc>
   7f434:	str	r2, [sp, #4]
   7f438:	ldr	r2, [pc, #1428]	; 7f9d4 <fputs@plt+0x6e8c0>
   7f43c:	add	r3, pc, r3
   7f440:	str	lr, [sp, #20]
   7f444:	str	ip, [sp, #16]
   7f448:	str	r0, [sp, #12]
   7f44c:	str	r1, [sp, #8]
   7f450:	str	r7, [sp]
   7f454:	str	r3, [sp, #24]
   7f458:	add	r2, pc, r2
   7f45c:	mov	r3, sl
   7f460:	mov	r1, #1
   7f464:	mov	r0, r5
   7f468:	bl	2eddc <fputs@plt+0x1dcc8>
   7f46c:	mov	r3, #0
   7f470:	str	r3, [sp]
   7f474:	mov	r2, #1
   7f478:	mov	r3, #8
   7f47c:	mov	r1, #33	; 0x21
   7f480:	mov	r0, r5
   7f484:	bl	2e760 <fputs@plt+0x1d64c>
   7f488:	ldr	r3, [r4, #20]
   7f48c:	add	r7, r7, #1
   7f490:	cmp	r3, r7
   7f494:	add	r8, r8, #8
   7f498:	bgt	7f3cc <fputs@plt+0x6e2b8>
   7f49c:	ldr	r4, [r4, #4]
   7f4a0:	add	sl, sl, #1
   7f4a4:	cmp	r4, #0
   7f4a8:	bne	7f3b8 <fputs@plt+0x6e2a4>
   7f4ac:	ldr	r9, [sp, #60]	; 0x3c
   7f4b0:	b	7eb80 <fputs@plt+0x6da6c>
   7f4b4:	ldr	lr, [pc, #1308]	; 7f9d8 <fputs@plt+0x6e8c4>
   7f4b8:	add	lr, pc, lr
   7f4bc:	b	7f430 <fputs@plt+0x6e31c>
   7f4c0:	ldr	lr, [pc, #1300]	; 7f9dc <fputs@plt+0x6e8c8>
   7f4c4:	add	lr, pc, lr
   7f4c8:	b	7f430 <fputs@plt+0x6e31c>
   7f4cc:	ldr	ip, [sp, #56]	; 0x38
   7f4d0:	b	7f408 <fputs@plt+0x6e2f4>
   7f4d4:	ldr	lr, [pc, #1284]	; 7f9e0 <fputs@plt+0x6e8cc>
   7f4d8:	add	lr, pc, lr
   7f4dc:	b	7f430 <fputs@plt+0x6e31c>
   7f4e0:	ldr	ip, [sp, #44]	; 0x2c
   7f4e4:	b	7f408 <fputs@plt+0x6e2f4>
   7f4e8:	ldr	ip, [sp, #48]	; 0x30
   7f4ec:	b	7f408 <fputs@plt+0x6e2f4>
   7f4f0:	ldr	r3, [sp, #36]	; 0x24
   7f4f4:	add	r7, sp, #144	; 0x90
   7f4f8:	cmp	r3, #0
   7f4fc:	beq	7f5a0 <fputs@plt+0x6e48c>
   7f500:	mov	r1, r7
   7f504:	ldr	r0, [sp, #36]	; 0x24
   7f508:	bl	211d8 <fputs@plt+0x100c4>
   7f50c:	ldrd	r2, [sp, #144]	; 0x90
   7f510:	cmp	r2, #0
   7f514:	sbcs	r3, r3, #0
   7f518:	ldrlt	r3, [pc, #1220]	; 7f9e4 <fputs@plt+0x6e8d0>
   7f51c:	addlt	r3, pc, r3
   7f520:	ldrdlt	r2, [r3, #176]	; 0xb0
   7f524:	strdlt	r2, [sp, #144]	; 0x90
   7f528:	ldr	r3, [r4, #4]
   7f52c:	cmp	r3, #0
   7f530:	ldrdeq	r2, [sp, #144]	; 0x90
   7f534:	strdeq	r2, [r9, #40]	; 0x28
   7f538:	ldr	r5, [r9, #20]
   7f53c:	subs	r5, r5, #1
   7f540:	bmi	7f5a0 <fputs@plt+0x6e48c>
   7f544:	ldr	fp, [sp, #40]	; 0x28
   7f548:	lsl	r6, r5, #4
   7f54c:	ldr	r3, [r9, #16]
   7f550:	add	r3, r3, r6
   7f554:	sub	r6, r6, #16
   7f558:	ldr	r1, [r3, #4]
   7f55c:	cmp	r1, #0
   7f560:	beq	7f598 <fputs@plt+0x6e484>
   7f564:	cmp	fp, r5
   7f568:	beq	7f578 <fputs@plt+0x6e464>
   7f56c:	ldr	r3, [r4, #4]
   7f570:	cmp	r3, #0
   7f574:	bne	7f598 <fputs@plt+0x6e484>
   7f578:	ldr	r0, [r1, #4]
   7f57c:	ldrd	r2, [sp, #144]	; 0x90
   7f580:	ldr	ip, [r1]
   7f584:	ldr	r1, [r0]
   7f588:	str	ip, [r0, #4]
   7f58c:	mov	r0, r1
   7f590:	strd	r2, [r1, #136]	; 0x88
   7f594:	bl	17efc <fputs@plt+0x6de8>
   7f598:	subs	r5, r5, #1
   7f59c:	bcs	7f54c <fputs@plt+0x6e438>
   7f5a0:	mvn	r4, #0
   7f5a4:	mvn	r5, #0
   7f5a8:	mov	r3, r7
   7f5ac:	ldr	r1, [sp, #44]	; 0x2c
   7f5b0:	mov	r2, #18
   7f5b4:	mov	r0, r9
   7f5b8:	strd	r4, [sp, #144]	; 0x90
   7f5bc:	bl	58560 <fputs@plt+0x4744c>
   7f5c0:	cmp	r0, #0
   7f5c4:	beq	821cc <fputs@plt+0x710b8>
   7f5c8:	cmp	r0, #12
   7f5cc:	ldrne	r3, [r8, #68]	; 0x44
   7f5d0:	strne	r0, [r8, #12]
   7f5d4:	addne	r3, r3, #1
   7f5d8:	strne	r3, [r8, #68]	; 0x44
   7f5dc:	b	7eb80 <fputs@plt+0x6da6c>
   7f5e0:	ldr	r1, [sp, #40]	; 0x28
   7f5e4:	mov	r0, r8
   7f5e8:	bl	5a9f0 <fputs@plt+0x498dc>
   7f5ec:	ldr	r4, [r8, #76]	; 0x4c
   7f5f0:	ldr	r2, [sp, #32]
   7f5f4:	add	r4, r4, #1
   7f5f8:	ldr	r3, [pc, #1000]	; 7f9e8 <fputs@plt+0x6e8d4>
   7f5fc:	str	r4, [r8, #76]	; 0x4c
   7f600:	ldrb	r2, [r2]
   7f604:	add	r3, pc, r3
   7f608:	add	r3, r3, r2
   7f60c:	ldrb	r3, [r3, #336]	; 0x150
   7f610:	cmp	r3, #112	; 0x70
   7f614:	beq	820bc <fputs@plt+0x70fa8>
   7f618:	ldr	r0, [sp, #36]	; 0x24
   7f61c:	mov	r3, #0
   7f620:	cmp	r0, #0
   7f624:	str	r3, [sp, #144]	; 0x90
   7f628:	beq	7f654 <fputs@plt+0x6e540>
   7f62c:	add	r1, sp, #144	; 0x90
   7f630:	bl	170c0 <fputs@plt+0x5fac>
   7f634:	ldr	r3, [sp, #144]	; 0x90
   7f638:	cmp	r3, #0
   7f63c:	str	r3, [sp, #52]	; 0x34
   7f640:	bge	7f654 <fputs@plt+0x6e540>
   7f644:	cmp	r3, #-2147483648	; 0x80000000
   7f648:	rsbne	r3, r3, #0
   7f64c:	mvneq	r3, #-2147483648	; 0x80000000
   7f650:	str	r3, [sp, #52]	; 0x34
   7f654:	ldr	r3, [sp, #52]	; 0x34
   7f658:	ldr	r2, [sp, #40]	; 0x28
   7f65c:	str	r3, [sp]
   7f660:	mov	r1, #157	; 0x9d
   7f664:	mov	r3, r4
   7f668:	mov	r0, sl
   7f66c:	bl	2e760 <fputs@plt+0x1d64c>
   7f670:	mov	r3, #0
   7f674:	mov	r2, r4
   7f678:	str	r3, [sp]
   7f67c:	mov	r1, #33	; 0x21
   7f680:	mov	r3, #1
   7f684:	mov	r0, sl
   7f688:	bl	2e760 <fputs@plt+0x1d64c>
   7f68c:	mov	r1, #1
   7f690:	mov	r0, sl
   7f694:	bl	25d5c <fputs@plt+0x14c48>
   7f698:	ldr	r3, [sl]
   7f69c:	ldrb	r2, [r3, #69]	; 0x45
   7f6a0:	cmp	r2, #0
   7f6a4:	bne	7eb80 <fputs@plt+0x6da6c>
   7f6a8:	mvn	r3, #0
   7f6ac:	str	r3, [sp]
   7f6b0:	mov	r0, sl
   7f6b4:	ldr	r3, [sp, #32]
   7f6b8:	mov	r1, r2
   7f6bc:	bl	2db48 <fputs@plt+0x1ca34>
   7f6c0:	b	7eb80 <fputs@plt+0x6da6c>
   7f6c4:	ldr	r3, [sp, #36]	; 0x24
   7f6c8:	cmp	r3, #0
   7f6cc:	beq	7f72c <fputs@plt+0x6e618>
   7f6d0:	ldrb	r2, [r3]
   7f6d4:	ldr	r3, [pc, #784]	; 7f9ec <fputs@plt+0x6e8d8>
   7f6d8:	add	r3, pc, r3
   7f6dc:	add	r1, r3, r2
   7f6e0:	ldrb	r1, [r1, #336]	; 0x150
   7f6e4:	cmp	r1, #101	; 0x65
   7f6e8:	bne	82404 <fputs@plt+0x712f0>
   7f6ec:	cmp	r2, #0
   7f6f0:	beq	81d18 <fputs@plt+0x70c04>
   7f6f4:	ldr	ip, [pc, #756]	; 7f9f0 <fputs@plt+0x6e8dc>
   7f6f8:	ldr	r0, [sp, #36]	; 0x24
   7f6fc:	add	ip, pc, ip
   7f700:	b	7f70c <fputs@plt+0x6e5f8>
   7f704:	cmp	r1, #0
   7f708:	beq	81d18 <fputs@plt+0x70c04>
   7f70c:	ldrb	r1, [r0, #1]!
   7f710:	ldrb	r2, [ip, #1]!
   7f714:	add	lr, r3, r1
   7f718:	add	r2, r3, r2
   7f71c:	ldrb	lr, [lr, #336]	; 0x150
   7f720:	ldrb	r2, [r2, #336]	; 0x150
   7f724:	cmp	lr, r2
   7f728:	beq	7f704 <fputs@plt+0x6e5f0>
   7f72c:	ldr	r3, [r4, #4]
   7f730:	cmp	r3, #0
   7f734:	ldrbeq	r3, [r9, #71]	; 0x47
   7f738:	beq	7f750 <fputs@plt+0x6e63c>
   7f73c:	ldr	r3, [sp, #48]	; 0x30
   7f740:	ldr	r3, [r3, #4]
   7f744:	ldr	r3, [r3, #4]
   7f748:	ldr	r3, [r3]
   7f74c:	ldrb	r3, [r3, #4]
   7f750:	cmp	r3, #1
   7f754:	beq	81fc0 <fputs@plt+0x70eac>
   7f758:	ldr	r2, [pc, #660]	; 7f9f4 <fputs@plt+0x6e8e0>
   7f75c:	add	r2, pc, r2
   7f760:	ldr	r1, [pc, #656]	; 7f9f8 <fputs@plt+0x6e8e4>
   7f764:	mov	r0, sl
   7f768:	add	r1, pc, r1
   7f76c:	bl	2eeb0 <fputs@plt+0x1dd9c>
   7f770:	b	7eb80 <fputs@plt+0x6da6c>
   7f774:	ldr	r3, [sp, #48]	; 0x30
   7f778:	ldr	r0, [sp, #36]	; 0x24
   7f77c:	mvn	r2, #1
   7f780:	ldr	r1, [r3, #4]
   7f784:	mvn	r3, #0
   7f788:	cmp	r0, #0
   7f78c:	ldr	r1, [r1, #4]
   7f790:	ldr	r4, [r1]
   7f794:	strd	r2, [sp, #144]	; 0x90
   7f798:	beq	7f7d4 <fputs@plt+0x6e6c0>
   7f79c:	add	r1, sp, #144	; 0x90
   7f7a0:	bl	211d8 <fputs@plt+0x100c4>
   7f7a4:	ldrd	r2, [sp, #144]	; 0x90
   7f7a8:	mvn	r0, #0
   7f7ac:	mvn	r1, #0
   7f7b0:	cmp	r2, r0
   7f7b4:	sbcs	ip, r3, r1
   7f7b8:	movlt	r2, r0
   7f7bc:	movlt	r3, r1
   7f7c0:	strdlt	r0, [sp, #144]	; 0x90
   7f7c4:	ldr	r1, [r4, #216]	; 0xd8
   7f7c8:	strd	r2, [r4, #168]	; 0xa8
   7f7cc:	cmp	r1, #0
   7f7d0:	strdne	r2, [r1, #16]
   7f7d4:	ldrd	r2, [r4, #168]	; 0xa8
   7f7d8:	ldr	r1, [pc, #540]	; 7f9fc <fputs@plt+0x6e8e8>
   7f7dc:	mov	r0, sl
   7f7e0:	add	r1, pc, r1
   7f7e4:	strd	r2, [sp, #144]	; 0x90
   7f7e8:	bl	117a4 <fputs@plt+0x690>
   7f7ec:	b	7eb80 <fputs@plt+0x6da6c>
   7f7f0:	ldr	r3, [pc, #520]	; 7fa00 <fputs@plt+0x6e8ec>
   7f7f4:	add	r2, sp, #176	; 0xb0
   7f7f8:	add	r3, pc, r3
   7f7fc:	str	r3, [r2, #-40]!	; 0xffffffd8
   7f800:	mov	r1, #1
   7f804:	mov	r0, sl
   7f808:	bl	2db78 <fputs@plt+0x1ca64>
   7f80c:	ldr	r3, [sp, #36]	; 0x24
   7f810:	cmp	r3, #0
   7f814:	beq	7f870 <fputs@plt+0x6e75c>
   7f818:	ldr	r8, [sp, #36]	; 0x24
   7f81c:	ldr	r5, [pc, #480]	; 7fa04 <fputs@plt+0x6e8f0>
   7f820:	mov	r0, r8
   7f824:	bl	10f58 <strlen@plt>
   7f828:	ldr	r1, [pc, #472]	; 7fa08 <fputs@plt+0x6e8f4>
   7f82c:	add	r5, pc, r5
   7f830:	add	r1, pc, r1
   7f834:	add	r5, r5, #644	; 0x284
   7f838:	ldr	r7, [sp, #52]	; 0x34
   7f83c:	bic	r6, r0, #-1073741824	; 0xc0000000
   7f840:	b	7f850 <fputs@plt+0x6e73c>
   7f844:	ldr	r1, [r5], #4
   7f848:	cmp	r1, #0
   7f84c:	beq	7f870 <fputs@plt+0x6e75c>
   7f850:	mov	r2, r6
   7f854:	mov	r0, r8
   7f858:	bl	2a320 <fputs@plt+0x1920c>
   7f85c:	cmp	r0, #0
   7f860:	beq	7f894 <fputs@plt+0x6e780>
   7f864:	add	r7, r7, #1
   7f868:	cmp	r7, #6
   7f86c:	bne	7f844 <fputs@plt+0x6e730>
   7f870:	ldr	r3, [r4, #4]
   7f874:	cmp	r3, #0
   7f878:	mvnne	r7, #0
   7f87c:	bne	7f894 <fputs@plt+0x6e780>
   7f880:	ldr	r3, [sp, #52]	; 0x34
   7f884:	mvn	r7, #0
   7f888:	str	r3, [sp, #40]	; 0x28
   7f88c:	mov	r3, #1
   7f890:	str	r3, [r4, #4]
   7f894:	ldr	r5, [r9, #20]
   7f898:	subs	r5, r5, #1
   7f89c:	movpl	r8, #1
   7f8a0:	lslpl	r6, r5, #4
   7f8a4:	movpl	fp, #9
   7f8a8:	bmi	7f93c <fputs@plt+0x6e828>
   7f8ac:	ldr	ip, [r9, #16]
   7f8b0:	mov	r2, r5
   7f8b4:	add	ip, ip, r6
   7f8b8:	mov	r3, r8
   7f8bc:	ldr	ip, [ip, #4]
   7f8c0:	mov	r1, fp
   7f8c4:	cmp	ip, #0
   7f8c8:	mov	r0, sl
   7f8cc:	lsl	lr, r8, r5
   7f8d0:	beq	7f92c <fputs@plt+0x6e818>
   7f8d4:	ldr	ip, [sp, #40]	; 0x28
   7f8d8:	cmp	ip, r5
   7f8dc:	beq	7f8ec <fputs@plt+0x6e7d8>
   7f8e0:	ldr	ip, [r4, #4]
   7f8e4:	cmp	ip, #0
   7f8e8:	bne	7f92c <fputs@plt+0x6e818>
   7f8ec:	ldr	ip, [sl, #96]	; 0x60
   7f8f0:	cmp	r5, #1
   7f8f4:	orr	ip, ip, lr
   7f8f8:	str	ip, [sl, #96]	; 0x60
   7f8fc:	beq	7f924 <fputs@plt+0x6e810>
   7f900:	ldr	ip, [sl]
   7f904:	ldr	ip, [ip, #16]
   7f908:	add	ip, ip, r6
   7f90c:	ldr	ip, [ip, #4]
   7f910:	ldrb	ip, [ip, #9]
   7f914:	cmp	ip, #0
   7f918:	ldrne	ip, [sl, #100]	; 0x64
   7f91c:	orrne	lr, ip, lr
   7f920:	strne	lr, [sl, #100]	; 0x64
   7f924:	str	r7, [sp]
   7f928:	bl	2e760 <fputs@plt+0x1d64c>
   7f92c:	sub	r5, r5, #1
   7f930:	cmn	r5, #1
   7f934:	sub	r6, r6, #16
   7f938:	bne	7f8ac <fputs@plt+0x6e798>
   7f93c:	mov	r2, #0
   7f940:	mov	r3, #1
   7f944:	str	r2, [sp]
   7f948:	mov	r0, sl
   7f94c:	mov	r2, r3
   7f950:	mov	r1, #33	; 0x21
   7f954:	bl	2e760 <fputs@plt+0x1d64c>
   7f958:	b	7eb80 <fputs@plt+0x6da6c>
   7f95c:	andeq	fp, r2, r4, lsr r5
   7f960:	andeq	r7, r1, r8, ror #14
   7f964:	andeq	r5, r1, ip, lsl r2
   7f968:	andeq	r7, r1, r8, lsr #13
   7f96c:	andeq	r7, r1, ip, lsl r6
   7f970:	andeq	sl, r2, r8, lsr #19
   7f974:	andeq	sl, r2, r8, lsl #18
   7f978:	andeq	sl, r2, ip, ror #17
   7f97c:	andeq	r1, r1, r0, lsr #27
   7f980:	andeq	r9, r1, r4, asr #5
   7f984:	muleq	r2, ip, r5
   7f988:			; <UNDEFINED> instruction: 0xfffd9088
   7f98c:	andeq	r7, r1, r8, lsr #12
   7f990:	strdeq	r7, [r1], -r0
   7f994:	andeq	r0, r0, r8, lsr #2
   7f998:	andeq	r4, r1, r4, asr lr
   7f99c:	muleq	r1, ip, fp
   7f9a0:	andeq	r9, r1, r0, ror #1
   7f9a4:	andeq	r7, r1, r4, lsr r3
   7f9a8:	andeq	fp, r2, r0, lsr #6
   7f9ac:	andeq	r7, r1, r0, lsl r3
   7f9b0:	andeq	r7, r1, r8, lsl #6
   7f9b4:	strheq	fp, [r2], -ip
   7f9b8:	andeq	r6, r1, r8, lsl #31
   7f9bc:	andeq	r6, r1, ip, asr #30
   7f9c0:	andeq	r6, r1, ip, ror #30
   7f9c4:	andeq	r6, r1, r4, lsr pc
   7f9c8:	andeq	r6, r1, r4, asr pc
   7f9cc:	andeq	r6, r1, r0, lsr #30
   7f9d0:	andeq	r7, r1, ip, lsr #32
   7f9d4:	andeq	r7, r1, r4
   7f9d8:	andeq	r6, r1, r8, lsl lr
   7f9dc:	andeq	r6, r1, ip, lsr #28
   7f9e0:	andeq	r6, r1, r0, lsl lr
   7f9e4:	andeq	sl, r2, ip, asr ip
   7f9e8:			; <UNDEFINED> instruction: 0x000115bc
   7f9ec:	andeq	r1, r1, r8, ror #9
   7f9f0:	andeq	r6, r1, r0, asr #23
   7f9f4:	andeq	r6, r1, r8, asr fp
   7f9f8:	ldrdeq	r6, [r1], -r0
   7f9fc:	andeq	r6, r1, r8, ror fp
   7fa00:	andeq	r6, r1, r0, asr fp
   7fa04:	andeq	r9, r2, ip, lsl #28
   7fa08:	muleq	r1, r8, sl
   7fa0c:	andeq	r1, r1, r8, lsr #2
   7fa10:	ldrdeq	r6, [r1], -ip
   7fa14:	andeq	lr, r2, r8, lsl sp
   7fa18:	andeq	lr, r2, r8, lsl #26
   7fa1c:	andeq	lr, r2, r4, lsl #26
   7fa20:	andeq	r6, r1, r4, ror #13
   7fa24:	andeq	r6, r1, ip, asr #9
   7fa28:	andeq	r0, r1, r0, lsr #20
   7fa2c:			; <UNDEFINED> instruction: 0x000162bc
   7fa30:			; <UNDEFINED> instruction: 0xfffb26c4
   7fa34:	andeq	r6, r1, r4, ror #6
   7fa38:	andeq	r6, r1, ip, lsl #4
   7fa3c:	andeq	r6, r1, r4, asr #4
   7fa40:	andeq	sl, r2, r0, lsr #32
   7fa44:	andeq	r6, r1, ip, lsr #32
   7fa48:	andeq	pc, r0, r0, lsr #4
   7fa4c:	andeq	r9, r2, r0, lsl pc
   7fa50:	andeq	r9, r2, r8, asr #24
   7fa54:	andeq	r5, r1, ip, lsl #30
   7fa58:	andeq	r9, r2, ip, lsr #32
   7fa5c:	andeq	r9, r2, ip, asr #27
   7fa60:	ldrdeq	r5, [r1], -r8
   7fa64:	andeq	r5, r1, ip, asr #27
   7fa68:	andeq	r0, r1, r0, ror r4
   7fa6c:	andeq	r5, r1, r4, lsl #24
   7fa70:	muleq	r1, r8, r3
   7fa74:	muleq	r2, r0, sp
   7fa78:	andeq	r0, r1, ip, lsr #5
   7fa7c:	andeq	r8, r2, ip, ror #24
   7fa80:	ldr	r3, [sp, #32]
   7fa84:	ldr	r1, [pc, #-128]	; 7fa0c <fputs@plt+0x6e8f8>
   7fa88:	ldr	r0, [r4]
   7fa8c:	ldrb	ip, [r3]
   7fa90:	ldr	r3, [pc, #-136]	; 7fa10 <fputs@plt+0x6e8fc>
   7fa94:	add	r2, sp, #176	; 0xb0
   7fa98:	add	r1, pc, r1
   7fa9c:	add	r3, pc, r3
   7faa0:	cmp	r0, #0
   7faa4:	add	ip, r1, ip
   7faa8:	str	r3, [r2, #-36]!	; 0xffffffdc
   7faac:	ldr	r3, [sp, #40]	; 0x28
   7fab0:	mvneq	r3, #0
   7fab4:	str	r3, [sp, #40]	; 0x28
   7fab8:	ldrb	r3, [ip, #336]	; 0x150
   7fabc:	mov	r1, #6
   7fac0:	str	r1, [r8, #76]	; 0x4c
   7fac4:	mov	r0, sl
   7fac8:	mov	r1, #1
   7facc:	str	r3, [sp, #104]	; 0x68
   7fad0:	bl	2db78 <fputs@plt+0x1ca64>
   7fad4:	ldr	r3, [sp, #36]	; 0x24
   7fad8:	mov	r4, #100	; 0x64
   7fadc:	cmp	r3, #0
   7fae0:	str	r4, [sp, #128]	; 0x80
   7fae4:	beq	7fb00 <fputs@plt+0x6e9ec>
   7fae8:	mov	r0, r3
   7faec:	add	r1, sp, #128	; 0x80
   7faf0:	bl	170c0 <fputs@plt+0x5fac>
   7faf4:	ldr	r3, [sp, #128]	; 0x80
   7faf8:	cmp	r3, #0
   7fafc:	strle	r4, [sp, #128]	; 0x80
   7fb00:	mov	r3, #0
   7fb04:	str	r3, [sp]
   7fb08:	ldr	r2, [sp, #128]	; 0x80
   7fb0c:	mov	r3, #1
   7fb10:	mov	r1, #22
   7fb14:	mov	r0, sl
   7fb18:	bl	2e760 <fputs@plt+0x1d64c>
   7fb1c:	ldr	r3, [r9, #20]
   7fb20:	cmp	r3, #0
   7fb24:	ble	81cd4 <fputs@plt+0x70bc0>
   7fb28:	ldr	r2, [pc, #-284]	; 7fa14 <fputs@plt+0x6e900>
   7fb2c:	ldr	r1, [pc, #-284]	; 7fa18 <fputs@plt+0x6e904>
   7fb30:	add	r2, pc, r2
   7fb34:	mov	r0, r2
   7fb38:	str	r2, [sp, #88]	; 0x58
   7fb3c:	ldr	r2, [pc, #-296]	; 7fa1c <fputs@plt+0x6e908>
   7fb40:	add	r1, pc, r1
   7fb44:	add	r2, pc, r2
   7fb48:	add	r2, r2, #4
   7fb4c:	str	r2, [sp, #96]	; 0x60
   7fb50:	ldr	r2, [sp, #40]	; 0x28
   7fb54:	add	r0, r0, #4
   7fb58:	mvn	r2, r2
   7fb5c:	add	r1, r1, #4
   7fb60:	lsr	r2, r2, #31
   7fb64:	str	r2, [sp, #100]	; 0x64
   7fb68:	ldr	r2, [sp, #52]	; 0x34
   7fb6c:	str	r9, [sp, #76]	; 0x4c
   7fb70:	str	r0, [sp, #92]	; 0x5c
   7fb74:	str	r1, [sp, #68]	; 0x44
   7fb78:	str	r2, [sp, #84]	; 0x54
   7fb7c:	mov	r9, sl
   7fb80:	str	r8, [sp, #48]	; 0x30
   7fb84:	b	7fb9c <fputs@plt+0x6ea88>
   7fb88:	ldr	r2, [sp, #84]	; 0x54
   7fb8c:	add	r2, r2, #1
   7fb90:	cmp	r3, r2
   7fb94:	str	r2, [sp, #84]	; 0x54
   7fb98:	ble	81ccc <fputs@plt+0x70bb8>
   7fb9c:	ldr	r4, [sp, #100]	; 0x64
   7fba0:	ldr	r2, [sp, #40]	; 0x28
   7fba4:	ldr	r1, [sp, #84]	; 0x54
   7fba8:	cmp	r2, r1
   7fbac:	moveq	r4, #0
   7fbb0:	andne	r4, r4, #1
   7fbb4:	cmp	r4, #0
   7fbb8:	bne	7fb88 <fputs@plt+0x6ea74>
   7fbbc:	ldr	r1, [sp, #84]	; 0x54
   7fbc0:	ldr	r0, [sp, #48]	; 0x30
   7fbc4:	bl	5a9f0 <fputs@plt+0x498dc>
   7fbc8:	mov	r3, r4
   7fbcc:	mov	r2, #1
   7fbd0:	mov	r1, #138	; 0x8a
   7fbd4:	str	r4, [sp]
   7fbd8:	mov	r0, r9
   7fbdc:	bl	2e760 <fputs@plt+0x1d64c>
   7fbe0:	mov	r3, r4
   7fbe4:	mov	r2, r4
   7fbe8:	mov	r1, #21
   7fbec:	str	r4, [sp]
   7fbf0:	mov	r5, r0
   7fbf4:	mov	r0, r9
   7fbf8:	bl	2e760 <fputs@plt+0x1d64c>
   7fbfc:	ldr	r2, [r9, #32]
   7fc00:	ldr	r1, [r9]
   7fc04:	ldr	r0, [r9, #24]
   7fc08:	sub	r3, r2, #1
   7fc0c:	cmp	r5, #0
   7fc10:	str	r3, [r0, #96]	; 0x60
   7fc14:	ldrb	r1, [r1, #69]	; 0x45
   7fc18:	movlt	r5, r3
   7fc1c:	cmp	r1, #0
   7fc20:	bne	81ca0 <fputs@plt+0x70b8c>
   7fc24:	add	r5, r5, r5, lsl #2
   7fc28:	ldr	r3, [r9, #4]
   7fc2c:	add	r5, r3, r5, lsl #2
   7fc30:	ldr	r3, [sp, #76]	; 0x4c
   7fc34:	ldr	r1, [sp, #84]	; 0x54
   7fc38:	ldr	r3, [r3, #16]
   7fc3c:	lsl	r6, r1, #4
   7fc40:	add	r3, r3, r6
   7fc44:	str	r2, [r5, #8]
   7fc48:	ldr	r8, [r3, #12]
   7fc4c:	ldr	r3, [sp, #52]	; 0x34
   7fc50:	ldr	ip, [r8, #16]
   7fc54:	mov	r5, r3
   7fc58:	cmp	ip, #0
   7fc5c:	beq	7fcac <fputs@plt+0x6eb98>
   7fc60:	ldr	r2, [ip, #8]
   7fc64:	ldrb	r1, [r2, #42]	; 0x2a
   7fc68:	ldr	r2, [r2, #8]
   7fc6c:	tst	r1, #32
   7fc70:	addeq	r0, r3, #1
   7fc74:	movne	r0, r3
   7fc78:	cmp	r2, #0
   7fc7c:	mov	r3, r0
   7fc80:	beq	81c30 <fputs@plt+0x70b1c>
   7fc84:	ldr	r2, [r2, #20]
   7fc88:	add	r3, r3, #1
   7fc8c:	cmp	r2, #0
   7fc90:	sub	r1, r3, r0
   7fc94:	bne	7fc84 <fputs@plt+0x6eb70>
   7fc98:	ldr	ip, [ip]
   7fc9c:	cmp	r5, r1
   7fca0:	movlt	r5, r1
   7fca4:	cmp	ip, #0
   7fca8:	bne	7fc60 <fputs@plt+0x6eb4c>
   7fcac:	add	r2, r3, #1
   7fcb0:	ldr	r0, [sp, #76]	; 0x4c
   7fcb4:	mov	r3, #0
   7fcb8:	lsl	r2, r2, #2
   7fcbc:	bl	243c8 <fputs@plt+0x132b4>
   7fcc0:	subs	r4, r0, #0
   7fcc4:	beq	81ccc <fputs@plt+0x70bb8>
   7fcc8:	ldr	ip, [r8, #16]
   7fccc:	ldr	r3, [sp, #52]	; 0x34
   7fcd0:	cmp	ip, #0
   7fcd4:	beq	7fd24 <fputs@plt+0x6ec10>
   7fcd8:	ldr	r2, [ip, #8]
   7fcdc:	ldrb	r1, [r2, #42]	; 0x2a
   7fce0:	tst	r1, #32
   7fce4:	ldreq	r1, [r2, #28]
   7fce8:	ldr	r2, [r2, #8]
   7fcec:	streq	r1, [r4, r3, lsl #2]
   7fcf0:	addeq	r3, r3, #1
   7fcf4:	cmp	r2, #0
   7fcf8:	beq	7fd18 <fputs@plt+0x6ec04>
   7fcfc:	add	r1, r4, r3, lsl #2
   7fd00:	ldr	r0, [r2, #44]	; 0x2c
   7fd04:	ldr	r2, [r2, #20]
   7fd08:	add	r3, r3, #1
   7fd0c:	cmp	r2, #0
   7fd10:	str	r0, [r1], #4
   7fd14:	bne	7fd00 <fputs@plt+0x6ebec>
   7fd18:	ldr	ip, [ip]
   7fd1c:	cmp	ip, #0
   7fd20:	bne	7fcd8 <fputs@plt+0x6ebc4>
   7fd24:	ldr	r1, [sp, #48]	; 0x30
   7fd28:	mov	r2, #0
   7fd2c:	str	r2, [r4, r3, lsl #2]
   7fd30:	ldr	r2, [r1, #76]	; 0x4c
   7fd34:	add	r5, r5, #8
   7fd38:	cmp	r2, r5
   7fd3c:	movge	r5, r2
   7fd40:	mov	r2, #1
   7fd44:	str	r5, [r1, #76]	; 0x4c
   7fd48:	mov	r0, r9
   7fd4c:	str	r2, [sp]
   7fd50:	mov	r1, #128	; 0x80
   7fd54:	mov	r2, #2
   7fd58:	bl	2e760 <fputs@plt+0x1d64c>
   7fd5c:	mvn	r3, #14
   7fd60:	mov	r2, r4
   7fd64:	mov	r1, r0
   7fd68:	mov	r0, r9
   7fd6c:	bl	24588 <fputs@plt+0x13474>
   7fd70:	ldr	r3, [r9]
   7fd74:	ldrb	r3, [r3, #69]	; 0x45
   7fd78:	cmp	r3, #0
   7fd7c:	beq	81cb0 <fputs@plt+0x70b9c>
   7fd80:	mov	r5, #0
   7fd84:	mov	r3, r5
   7fd88:	mov	r2, #2
   7fd8c:	mov	r1, #76	; 0x4c
   7fd90:	str	r5, [sp]
   7fd94:	mov	r0, r9
   7fd98:	bl	2e760 <fputs@plt+0x1d64c>
   7fd9c:	ldr	r1, [pc, #-900]	; 7fa20 <fputs@plt+0x6e90c>
   7fda0:	mov	r7, #1
   7fda4:	add	r1, pc, r1
   7fda8:	mov	r4, r0
   7fdac:	ldr	r0, [sp, #76]	; 0x4c
   7fdb0:	ldr	r3, [r0, #16]
   7fdb4:	ldr	r2, [r3, r6]
   7fdb8:	bl	42ec4 <fputs@plt+0x31db0>
   7fdbc:	mov	r2, r5
   7fdc0:	mov	r3, #3
   7fdc4:	mov	r1, #97	; 0x61
   7fdc8:	str	r5, [sp]
   7fdcc:	mov	r6, r0
   7fdd0:	mov	r0, r9
   7fdd4:	bl	2e760 <fputs@plt+0x1d64c>
   7fdd8:	mov	r2, r6
   7fddc:	mvn	r3, #0
   7fde0:	mov	r6, #2
   7fde4:	mov	r1, r0
   7fde8:	mov	r0, r9
   7fdec:	bl	24588 <fputs@plt+0x13474>
   7fdf0:	mov	r3, #4
   7fdf4:	mov	r2, r6
   7fdf8:	mov	r1, #29
   7fdfc:	str	r7, [sp]
   7fe00:	mov	r0, r9
   7fe04:	bl	2e760 <fputs@plt+0x1d64c>
   7fe08:	mov	r3, #3
   7fe0c:	mov	r2, #4
   7fe10:	mov	r1, #94	; 0x5e
   7fe14:	str	r6, [sp]
   7fe18:	mov	r0, r9
   7fe1c:	bl	2e760 <fputs@plt+0x1d64c>
   7fe20:	mov	r3, r7
   7fe24:	mov	r2, r6
   7fe28:	mov	r1, #33	; 0x21
   7fe2c:	str	r5, [sp]
   7fe30:	mov	r0, r9
   7fe34:	bl	2e760 <fputs@plt+0x1d64c>
   7fe38:	ldr	r2, [r9, #32]
   7fe3c:	ldr	r1, [r9]
   7fe40:	ldr	r0, [r9, #24]
   7fe44:	sub	r3, r2, #1
   7fe48:	cmp	r4, r5
   7fe4c:	str	r3, [r0, #96]	; 0x60
   7fe50:	ldrb	r1, [r1, #69]	; 0x45
   7fe54:	movlt	r4, r3
   7fe58:	cmp	r1, r5
   7fe5c:	bne	81c90 <fputs@plt+0x70b7c>
   7fe60:	add	r4, r4, r4, lsl r6
   7fe64:	ldr	r3, [r9, #4]
   7fe68:	add	r4, r3, r4, lsl r6
   7fe6c:	ldr	r3, [r8, #16]
   7fe70:	str	r2, [r4, #8]
   7fe74:	ldr	r2, [sp, #104]	; 0x68
   7fe78:	str	r3, [sp, #72]	; 0x48
   7fe7c:	cmp	r2, #113	; 0x71
   7fe80:	cmpne	r3, #0
   7fe84:	beq	81190 <fputs@plt+0x7007c>
   7fe88:	ldr	r3, [sp, #72]	; 0x48
   7fe8c:	ldr	r8, [r3, #8]
   7fe90:	ldr	sl, [r8, #8]
   7fe94:	cmp	sl, #0
   7fe98:	beq	8117c <fputs@plt+0x70068>
   7fe9c:	ldrb	r3, [r8, #42]	; 0x2a
   7fea0:	ands	r3, r3, #32
   7fea4:	moveq	sl, r3
   7fea8:	bne	80154 <fputs@plt+0x6f040>
   7feac:	mov	r5, #0
   7feb0:	mov	r3, r5
   7feb4:	mov	r2, #1
   7feb8:	mov	r1, #138	; 0x8a
   7febc:	str	r5, [sp]
   7fec0:	mov	r0, r9
   7fec4:	bl	2e760 <fputs@plt+0x1d64c>
   7fec8:	mov	r3, r5
   7fecc:	mov	r2, r5
   7fed0:	mov	r1, #21
   7fed4:	str	r5, [sp]
   7fed8:	mov	r4, r0
   7fedc:	mov	r0, r9
   7fee0:	bl	2e760 <fputs@plt+0x1d64c>
   7fee4:	ldr	r2, [r9, #32]
   7fee8:	ldr	r1, [r9]
   7feec:	ldr	r0, [r9, #24]
   7fef0:	sub	r3, r2, #1
   7fef4:	cmp	r4, r5
   7fef8:	str	r3, [r0, #96]	; 0x60
   7fefc:	ldrb	r1, [r1, #69]	; 0x45
   7ff00:	movlt	r4, r3
   7ff04:	cmp	r1, r5
   7ff08:	bne	8173c <fputs@plt+0x70628>
   7ff0c:	add	r4, r4, r4, lsl #2
   7ff10:	ldr	r3, [r9, #4]
   7ff14:	add	r4, r3, r4, lsl #2
   7ff18:	str	r2, [r4, #8]
   7ff1c:	ldr	r0, [sp, #48]	; 0x30
   7ff20:	bl	221a4 <fputs@plt+0x11090>
   7ff24:	ldrb	r3, [r8, #42]	; 0x2a
   7ff28:	ands	r3, r3, #16
   7ff2c:	beq	8175c <fputs@plt+0x70648>
   7ff30:	mov	r6, #0
   7ff34:	str	r6, [sp]
   7ff38:	mov	r2, r6
   7ff3c:	mov	r3, #7
   7ff40:	mov	r1, #22
   7ff44:	mov	r0, r9
   7ff48:	bl	2e760 <fputs@plt+0x1d64c>
   7ff4c:	ldr	r4, [r8, #8]
   7ff50:	cmp	r4, r6
   7ff54:	movne	r5, #8
   7ff58:	movne	r7, #22
   7ff5c:	beq	7ff88 <fputs@plt+0x6ee74>
   7ff60:	mov	r3, r5
   7ff64:	str	r6, [sp]
   7ff68:	mov	r2, #0
   7ff6c:	mov	r1, r7
   7ff70:	mov	r0, r9
   7ff74:	bl	2e760 <fputs@plt+0x1d64c>
   7ff78:	ldr	r4, [r4, #20]
   7ff7c:	add	r5, r5, #1
   7ff80:	cmp	r4, #0
   7ff84:	bne	7ff60 <fputs@plt+0x6ee4c>
   7ff88:	mov	r6, #0
   7ff8c:	ldr	r2, [sp, #132]	; 0x84
   7ff90:	mov	r3, r6
   7ff94:	mov	r1, #108	; 0x6c
   7ff98:	str	r6, [sp]
   7ff9c:	mov	r0, r9
   7ffa0:	bl	2e760 <fputs@plt+0x1d64c>
   7ffa4:	mov	r1, #37	; 0x25
   7ffa8:	str	r6, [sp]
   7ffac:	mov	r3, #1
   7ffb0:	mov	r2, #7
   7ffb4:	mov	r0, r9
   7ffb8:	bl	2e760 <fputs@plt+0x1d64c>
   7ffbc:	ldrsh	r1, [r8, #34]	; 0x22
   7ffc0:	cmp	r1, r6
   7ffc4:	str	r0, [sp, #80]	; 0x50
   7ffc8:	ble	811b0 <fputs@plt+0x7009c>
   7ffcc:	ldr	r3, [pc, #-1456]	; 7fa24 <fputs@plt+0x6e910>
   7ffd0:	ldr	r4, [sp, #52]	; 0x34
   7ffd4:	add	r3, pc, r3
   7ffd8:	str	r3, [sp, #44]	; 0x2c
   7ffdc:	mov	fp, #3
   7ffe0:	b	7fff0 <fputs@plt+0x6eedc>
   7ffe4:	add	r4, r4, #1
   7ffe8:	cmp	r1, r4
   7ffec:	ble	811b0 <fputs@plt+0x7009c>
   7fff0:	ldrsh	r3, [r8, #32]
   7fff4:	lsl	r5, r4, #4
   7fff8:	cmp	r3, r4
   7fffc:	beq	7ffe4 <fputs@plt+0x6eed0>
   80000:	ldr	r3, [r8, #4]
   80004:	add	r3, r3, r5
   80008:	ldrb	r3, [r3, #12]
   8000c:	cmp	r3, #0
   80010:	beq	7ffe4 <fputs@plt+0x6eed0>
   80014:	mov	r3, r4
   80018:	ldr	r2, [sp, #132]	; 0x84
   8001c:	str	fp, [sp]
   80020:	mov	r1, r8
   80024:	mov	r0, r9
   80028:	bl	441ac <fputs@plt+0x33098>
   8002c:	ldr	r3, [r9]
   80030:	ldrb	r3, [r3, #69]	; 0x45
   80034:	cmp	r3, #0
   80038:	beq	8172c <fputs@plt+0x70618>
   8003c:	mov	r3, #0
   80040:	mov	r2, fp
   80044:	mov	r1, #77	; 0x4d
   80048:	str	r6, [sp]
   8004c:	mov	r0, r9
   80050:	bl	2e760 <fputs@plt+0x1d64c>
   80054:	mvn	r3, #0
   80058:	mov	r2, #1
   8005c:	mov	r1, #37	; 0x25
   80060:	str	r6, [sp]
   80064:	mov	r7, r0
   80068:	mov	r0, r9
   8006c:	bl	2e760 <fputs@plt+0x1d64c>
   80070:	ldm	r8, {r2, r3}
   80074:	ldr	r1, [sp, #44]	; 0x2c
   80078:	ldr	r0, [sp, #76]	; 0x4c
   8007c:	ldr	r3, [r3, r5]
   80080:	bl	42ec4 <fputs@plt+0x31db0>
   80084:	mov	r3, fp
   80088:	mov	r2, #0
   8008c:	mov	r1, #97	; 0x61
   80090:	str	r6, [sp]
   80094:	mov	r5, r0
   80098:	mov	r0, r9
   8009c:	bl	2e760 <fputs@plt+0x1d64c>
   800a0:	mov	r2, r5
   800a4:	mvn	r3, #0
   800a8:	mov	r1, r0
   800ac:	mov	r0, r9
   800b0:	bl	24588 <fputs@plt+0x13474>
   800b4:	mov	r3, #1
   800b8:	mov	r2, fp
   800bc:	mov	r1, #33	; 0x21
   800c0:	str	r6, [sp]
   800c4:	mov	r0, r9
   800c8:	bl	2e760 <fputs@plt+0x1d64c>
   800cc:	mov	r3, #0
   800d0:	mov	r2, #1
   800d4:	mov	r1, #138	; 0x8a
   800d8:	str	r6, [sp]
   800dc:	mov	r0, r9
   800e0:	bl	2e760 <fputs@plt+0x1d64c>
   800e4:	mov	r3, #0
   800e8:	mov	r2, r3
   800ec:	mov	r1, #21
   800f0:	str	r6, [sp]
   800f4:	mov	r5, r0
   800f8:	mov	r0, r9
   800fc:	bl	2e760 <fputs@plt+0x1d64c>
   80100:	ldr	r2, [r9]
   80104:	ldr	r3, [r9, #32]
   80108:	cmp	r7, #0
   8010c:	ldrb	r1, [r2, #69]	; 0x45
   80110:	sub	r2, r3, #1
   80114:	movlt	r7, r2
   80118:	cmp	r1, #0
   8011c:	ldr	r0, [r9, #24]
   80120:	add	r7, r7, r7, lsl #2
   80124:	bne	8119c <fputs@plt+0x70088>
   80128:	cmp	r5, #0
   8012c:	movlt	r5, r2
   80130:	ldr	r1, [r9, #4]
   80134:	add	r5, r5, r5, lsl #2
   80138:	add	r7, r1, r7, lsl #2
   8013c:	add	r5, r1, r5, lsl #2
   80140:	str	r3, [r7, #8]
   80144:	str	r2, [r0, #96]	; 0x60
   80148:	ldrsh	r1, [r8, #34]	; 0x22
   8014c:	str	r3, [r5, #8]
   80150:	b	7ffe4 <fputs@plt+0x6eed0>
   80154:	ldrb	r3, [sl, #55]	; 0x37
   80158:	and	r3, r3, #3
   8015c:	cmp	r3, #2
   80160:	beq	7feac <fputs@plt+0x6ed98>
   80164:	ldr	sl, [sl, #20]
   80168:	cmp	sl, #0
   8016c:	bne	80154 <fputs@plt+0x6f040>
   80170:	b	7feac <fputs@plt+0x6ed98>
   80174:	ldr	r3, [sp, #36]	; 0x24
   80178:	cmp	r3, #0
   8017c:	beq	7eb80 <fputs@plt+0x6da6c>
   80180:	mov	r2, #0
   80184:	mov	r1, #1
   80188:	mov	r0, r3
   8018c:	bl	2a628 <fputs@plt+0x19514>
   80190:	subs	r5, r0, #0
   80194:	beq	81dd4 <fputs@plt+0x70cc0>
   80198:	ldr	r5, [pc, #-1912]	; 7fa28 <fputs@plt+0x6e914>
   8019c:	ldr	r7, [pc, #-1912]	; 7fa2c <fputs@plt+0x6e918>
   801a0:	add	r5, pc, r5
   801a4:	ldr	r6, [pc, #-1916]	; 7fa30 <fputs@plt+0x6e91c>
   801a8:	add	r8, r5, #3488	; 0xda0
   801ac:	mov	r4, #0
   801b0:	add	r6, pc, r6
   801b4:	add	r7, pc, r7
   801b8:	add	r8, r8, #4
   801bc:	mov	r1, r7
   801c0:	str	r4, [sp, #16]
   801c4:	str	r4, [sp, #12]
   801c8:	str	r4, [sp, #8]
   801cc:	mov	r3, #1
   801d0:	mov	r2, #2
   801d4:	str	r8, [sp]
   801d8:	str	r6, [sp, #4]
   801dc:	mov	r0, r9
   801e0:	bl	391c4 <fputs@plt+0x280b0>
   801e4:	str	r4, [sp, #16]
   801e8:	str	r4, [sp, #12]
   801ec:	str	r4, [sp, #8]
   801f0:	mov	r1, r7
   801f4:	mov	r3, #1
   801f8:	mov	r2, #3
   801fc:	str	r8, [sp]
   80200:	str	r6, [sp, #4]
   80204:	mov	r0, r9
   80208:	bl	391c4 <fputs@plt+0x280b0>
   8020c:	ldr	r2, [pc, #-2016]	; 7fa34 <fputs@plt+0x6e920>
   80210:	add	r3, r5, #2528	; 0x9e0
   80214:	add	r2, pc, r2
   80218:	add	r3, r3, #12
   8021c:	mov	r1, r2
   80220:	str	r3, [sp]
   80224:	str	r4, [sp, #16]
   80228:	str	r4, [sp, #12]
   8022c:	str	r4, [sp, #8]
   80230:	mov	r3, #1
   80234:	mov	r4, r2
   80238:	str	r6, [sp, #4]
   8023c:	mov	r2, #2
   80240:	mov	r0, r9
   80244:	bl	391c4 <fputs@plt+0x280b0>
   80248:	mov	r2, #12
   8024c:	mov	r1, r4
   80250:	mov	r0, r9
   80254:	bl	11230 <fputs@plt+0x11c>
   80258:	mov	r2, #12
   8025c:	ldr	r1, [pc, #-2092]	; 7fa38 <fputs@plt+0x6e924>
   80260:	mov	r0, r9
   80264:	add	r1, pc, r1
   80268:	bl	11230 <fputs@plt+0x11c>
   8026c:	b	7eb80 <fputs@plt+0x6da6c>
   80270:	ldr	r3, [sp, #36]	; 0x24
   80274:	cmp	r3, #0
   80278:	beq	82170 <fputs@plt+0x7105c>
   8027c:	add	r1, sp, #176	; 0xb0
   80280:	mov	r3, #1
   80284:	str	r3, [r1, #-32]!	; 0xffffffe0
   80288:	ldr	r0, [sp, #36]	; 0x24
   8028c:	bl	170c0 <fputs@plt+0x5fac>
   80290:	cmp	r0, #0
   80294:	bne	82120 <fputs@plt+0x7100c>
   80298:	ldr	r2, [sp, #144]	; 0x90
   8029c:	adds	r2, r2, #0
   802a0:	movne	r2, #1
   802a4:	mov	r1, #1
   802a8:	ldr	r0, [sp, #36]	; 0x24
   802ac:	bl	2a628 <fputs@plt+0x19514>
   802b0:	ldr	r3, [r9, #24]
   802b4:	cmp	r0, #0
   802b8:	orrne	r3, r3, #32
   802bc:	biceq	r3, r3, #32
   802c0:	str	r3, [r9, #24]
   802c4:	ldrb	r3, [r9, #67]	; 0x43
   802c8:	cmp	r3, #0
   802cc:	beq	7eb80 <fputs@plt+0x6da6c>
   802d0:	mov	r0, r9
   802d4:	bl	11120 <fputs@plt+0xc>
   802d8:	b	7eb80 <fputs@plt+0x6da6c>
   802dc:	ldr	r3, [sp, #36]	; 0x24
   802e0:	cmp	r3, #0
   802e4:	beq	80304 <fputs@plt+0x6f1f0>
   802e8:	add	r1, sp, #144	; 0x90
   802ec:	mov	r0, r3
   802f0:	bl	211d8 <fputs@plt+0x100c4>
   802f4:	cmp	r0, #0
   802f8:	bne	80304 <fputs@plt+0x6f1f0>
   802fc:	ldrd	r0, [sp, #144]	; 0x90
   80300:	bl	45e68 <fputs@plt+0x34d54>
   80304:	mvn	r0, #0
   80308:	mvn	r1, #0
   8030c:	bl	45e68 <fputs@plt+0x34d54>
   80310:	mov	r3, r1
   80314:	ldr	r1, [pc, #-2272]	; 7fa3c <fputs@plt+0x6e928>
   80318:	mov	r2, r0
   8031c:	add	r1, pc, r1
   80320:	mov	r0, sl
   80324:	bl	117a4 <fputs@plt+0x690>
   80328:	b	7eb80 <fputs@plt+0x6da6c>
   8032c:	mov	r0, r9
   80330:	bl	576a0 <fputs@plt+0x4658c>
   80334:	b	7eb80 <fputs@plt+0x6da6c>
   80338:	ldr	r1, [sp, #40]	; 0x28
   8033c:	mov	r2, #1
   80340:	ldr	r3, [sl, #96]	; 0x60
   80344:	lsl	r2, r2, r1
   80348:	cmp	r1, #1
   8034c:	orr	r3, r3, r2
   80350:	str	r3, [sl, #96]	; 0x60
   80354:	beq	8037c <fputs@plt+0x6f268>
   80358:	ldr	r3, [sl]
   8035c:	ldr	r3, [r3, #16]
   80360:	add	r7, r3, r7
   80364:	ldr	r3, [r7, #4]
   80368:	ldrb	r3, [r3, #9]
   8036c:	cmp	r3, #0
   80370:	ldrne	r3, [sl, #100]	; 0x64
   80374:	orrne	r3, r3, r2
   80378:	strne	r3, [sl, #100]	; 0x64
   8037c:	ldr	r3, [sp, #36]	; 0x24
   80380:	cmp	r3, #0
   80384:	beq	82060 <fputs@plt+0x70f4c>
   80388:	add	r1, sp, #176	; 0xb0
   8038c:	mov	r3, #0
   80390:	str	r3, [r1, #-32]!	; 0xffffffe0
   80394:	ldr	r0, [sp, #36]	; 0x24
   80398:	bl	170c0 <fputs@plt+0x5fac>
   8039c:	ldr	r4, [sp, #144]	; 0x90
   803a0:	cmp	r4, #0
   803a4:	blt	82050 <fputs@plt+0x70f3c>
   803a8:	ldr	r5, [sp, #40]	; 0x28
   803ac:	mov	r0, r8
   803b0:	mov	r2, r5
   803b4:	mov	r1, #0
   803b8:	bl	5aa4c <fputs@plt+0x49938>
   803bc:	mov	r2, r5
   803c0:	str	r4, [sp]
   803c4:	mov	r0, sl
   803c8:	mov	r3, #3
   803cc:	mov	r1, #52	; 0x34
   803d0:	bl	2e760 <fputs@plt+0x1d64c>
   803d4:	ldr	r2, [sp, #48]	; 0x30
   803d8:	mov	r1, r4
   803dc:	ldr	r3, [r2, #12]
   803e0:	ldr	r0, [r2, #4]
   803e4:	str	r4, [r3, #80]	; 0x50
   803e8:	bl	183b8 <fputs@plt+0x72a4>
   803ec:	b	7eb80 <fputs@plt+0x6da6c>
   803f0:	ldr	r2, [pc, #-2488]	; 7fa40 <fputs@plt+0x6e92c>
   803f4:	mov	r4, #3
   803f8:	add	r2, pc, r2
   803fc:	add	r2, r2, #2416	; 0x970
   80400:	add	r2, r2, #12
   80404:	str	r4, [r8, #76]	; 0x4c
   80408:	mov	r1, r4
   8040c:	mov	r0, sl
   80410:	bl	2db78 <fputs@plt+0x1ca64>
   80414:	ldr	r3, [r9, #20]
   80418:	cmp	r3, #0
   8041c:	ble	7eb80 <fputs@plt+0x6da6c>
   80420:	ldr	r7, [pc, #-2532]	; 7fa44 <fputs@plt+0x6e930>
   80424:	ldr	r6, [pc, #-2532]	; 7fa48 <fputs@plt+0x6e934>
   80428:	add	r7, pc, r7
   8042c:	str	r7, [sp, #40]	; 0x28
   80430:	ldr	r7, [sp, #52]	; 0x34
   80434:	add	r6, pc, r6
   80438:	mov	r5, #1
   8043c:	mov	r8, #0
   80440:	mov	fp, #33	; 0x21
   80444:	ldr	r2, [r9, #16]
   80448:	mov	r0, r6
   8044c:	add	r1, r2, r7, lsl #4
   80450:	ldr	r1, [r1, #4]
   80454:	cmp	r1, #0
   80458:	beq	804ac <fputs@plt+0x6f398>
   8045c:	ldr	r3, [r1, #4]
   80460:	ldr	r2, [r2, r7, lsl #4]
   80464:	ldr	r3, [r3]
   80468:	ldrb	r1, [r3, #16]
   8046c:	cmp	r1, #0
   80470:	mov	r1, r5
   80474:	ldreq	r0, [r3, #176]	; 0xb0
   80478:	str	r2, [sp]
   8047c:	str	r0, [sp, #4]
   80480:	mov	r3, r7
   80484:	ldr	r2, [sp, #40]	; 0x28
   80488:	mov	r0, sl
   8048c:	bl	2eddc <fputs@plt+0x1dcc8>
   80490:	mov	r3, r4
   80494:	str	r8, [sp]
   80498:	mov	r2, r5
   8049c:	mov	r1, fp
   804a0:	mov	r0, sl
   804a4:	bl	2e760 <fputs@plt+0x1d64c>
   804a8:	ldr	r3, [r9, #20]
   804ac:	add	r7, r7, #1
   804b0:	cmp	r3, r7
   804b4:	bgt	80444 <fputs@plt+0x6f330>
   804b8:	b	7eb80 <fputs@plt+0x6da6c>
   804bc:	ldr	r3, [sp, #36]	; 0x24
   804c0:	cmp	r3, #0
   804c4:	beq	7eb80 <fputs@plt+0x6da6c>
   804c8:	ldr	r2, [sp, #44]	; 0x2c
   804cc:	mov	r1, r3
   804d0:	mov	r0, r9
   804d4:	bl	18cb0 <fputs@plt+0x7b9c>
   804d8:	subs	r5, r0, #0
   804dc:	beq	7eb80 <fputs@plt+0x6da6c>
   804e0:	ldr	r4, [r8, #8]
   804e4:	cmp	r4, #0
   804e8:	beq	82204 <fputs@plt+0x710f0>
   804ec:	mov	r6, #5
   804f0:	ldr	r1, [sp, #40]	; 0x28
   804f4:	mov	r0, r8
   804f8:	str	r6, [r8, #76]	; 0x4c
   804fc:	bl	5a9f0 <fputs@plt+0x498dc>
   80500:	ldr	r2, [pc, #-2748]	; 7fa4c <fputs@plt+0x6e938>
   80504:	mov	r1, r6
   80508:	add	r2, pc, r2
   8050c:	add	r2, r2, #2400	; 0x960
   80510:	add	r2, r2, #8
   80514:	mov	r0, r4
   80518:	bl	2db78 <fputs@plt+0x1ca64>
   8051c:	ldr	r5, [r5, #8]
   80520:	cmp	r5, #0
   80524:	beq	7eb80 <fputs@plt+0x6da6c>
   80528:	ldr	sl, [pc, #-2784]	; 7fa50 <fputs@plt+0x6e93c>
   8052c:	ldr	r8, [pc, #-2784]	; 7fa54 <fputs@plt+0x6e940>
   80530:	add	sl, pc, sl
   80534:	str	r9, [sp, #44]	; 0x2c
   80538:	ldr	r9, [sp, #52]	; 0x34
   8053c:	str	r6, [sp, #40]	; 0x28
   80540:	add	r8, pc, r8
   80544:	add	sl, sl, #324	; 0x144
   80548:	add	r7, sp, #144	; 0x90
   8054c:	mov	r6, #1
   80550:	mov	fp, #0
   80554:	ldr	ip, [r5, #36]	; 0x24
   80558:	ldm	sl, {r0, r1, r2}
   8055c:	adds	ip, ip, #0
   80560:	movne	ip, #1
   80564:	str	ip, [sp, #12]
   80568:	stm	r7, {r0, r1, r2}
   8056c:	add	lr, sp, #176	; 0xb0
   80570:	ldrb	ip, [r5, #55]	; 0x37
   80574:	mov	r3, r9
   80578:	mov	r2, r8
   8057c:	and	ip, ip, #3
   80580:	mov	r1, r6
   80584:	add	ip, lr, ip, lsl #2
   80588:	mov	r0, r4
   8058c:	ldr	ip, [ip, #-32]	; 0xffffffe0
   80590:	add	r9, r9, #1
   80594:	str	ip, [sp, #8]
   80598:	ldrb	ip, [r5, #54]	; 0x36
   8059c:	adds	ip, ip, #0
   805a0:	movne	ip, #1
   805a4:	str	ip, [sp, #4]
   805a8:	ldr	ip, [r5]
   805ac:	str	ip, [sp]
   805b0:	bl	2eddc <fputs@plt+0x1dcc8>
   805b4:	str	fp, [sp]
   805b8:	ldr	r3, [sp, #40]	; 0x28
   805bc:	mov	r2, r6
   805c0:	mov	r1, #33	; 0x21
   805c4:	mov	r0, r4
   805c8:	bl	2e760 <fputs@plt+0x1d64c>
   805cc:	ldr	r5, [r5, #20]
   805d0:	cmp	r5, #0
   805d4:	bne	80554 <fputs@plt+0x6f440>
   805d8:	ldr	r9, [sp, #44]	; 0x2c
   805dc:	b	7eb80 <fputs@plt+0x6da6c>
   805e0:	ldr	r3, [sp, #36]	; 0x24
   805e4:	cmp	r3, #0
   805e8:	beq	7eb80 <fputs@plt+0x6da6c>
   805ec:	ldr	r2, [sp, #44]	; 0x2c
   805f0:	mov	r1, r3
   805f4:	mov	r0, r9
   805f8:	bl	18de4 <fputs@plt+0x7cd0>
   805fc:	subs	r4, r0, #0
   80600:	beq	7eb80 <fputs@plt+0x6da6c>
   80604:	ldr	r2, [pc, #-2996]	; 7fa58 <fputs@plt+0x6e944>
   80608:	mov	r3, #12
   8060c:	add	r2, pc, r2
   80610:	mla	fp, r3, fp, r2
   80614:	ldr	r1, [sp, #40]	; 0x28
   80618:	mov	r0, r8
   8061c:	ldr	r3, [fp, #1320]	; 0x528
   80620:	ldr	r7, [r4, #12]
   80624:	cmp	r3, #0
   80628:	str	r3, [sp, #44]	; 0x2c
   8062c:	movne	r3, #6
   80630:	moveq	r3, #3
   80634:	ldrhne	r6, [r4, #52]	; 0x34
   80638:	ldrheq	r6, [r4, #50]	; 0x32
   8063c:	str	r3, [r8, #76]	; 0x4c
   80640:	bl	5a9f0 <fputs@plt+0x498dc>
   80644:	ldr	r2, [pc, #-3056]	; 7fa5c <fputs@plt+0x6e948>
   80648:	ldr	r1, [r8, #76]	; 0x4c
   8064c:	add	r2, pc, r2
   80650:	add	r2, r2, #2384	; 0x950
   80654:	mov	r0, sl
   80658:	bl	2db78 <fputs@plt+0x1ca64>
   8065c:	cmp	r6, #0
   80660:	beq	7eb80 <fputs@plt+0x6da6c>
   80664:	ldr	r3, [pc, #-3084]	; 7fa60 <fputs@plt+0x6e94c>
   80668:	str	r9, [sp, #56]	; 0x38
   8066c:	add	r3, pc, r3
   80670:	str	r3, [sp, #40]	; 0x28
   80674:	ldr	r3, [pc, #-3096]	; 7fa64 <fputs@plt+0x6e950>
   80678:	mov	fp, #0
   8067c:	add	r3, pc, r3
   80680:	str	r3, [sp, #48]	; 0x30
   80684:	mov	r5, #1
   80688:	ldr	r9, [sp, #52]	; 0x34
   8068c:	b	806b4 <fputs@plt+0x6f5a0>
   80690:	ldr	r3, [r8, #76]	; 0x4c
   80694:	add	r9, r9, #1
   80698:	str	fp, [sp]
   8069c:	mov	r2, r5
   806a0:	mov	r1, #33	; 0x21
   806a4:	mov	r0, sl
   806a8:	bl	2e760 <fputs@plt+0x1d64c>
   806ac:	cmp	r6, r9
   806b0:	beq	81a48 <fputs@plt+0x70934>
   806b4:	ldr	r2, [r4, #4]
   806b8:	lsl	r3, r9, #1
   806bc:	mov	r1, r5
   806c0:	ldrsh	r3, [r2, r3]
   806c4:	mov	r0, sl
   806c8:	cmp	r3, #0
   806cc:	movlt	r2, fp
   806d0:	ldrge	r2, [r7, #4]
   806d4:	ldrge	r2, [r2, r3, lsl #4]
   806d8:	str	r3, [sp]
   806dc:	str	r2, [sp, #4]
   806e0:	mov	r3, r9
   806e4:	ldr	r2, [sp, #40]	; 0x28
   806e8:	bl	2eddc <fputs@plt+0x1dcc8>
   806ec:	ldr	r3, [sp, #44]	; 0x2c
   806f0:	cmp	r3, #0
   806f4:	beq	80690 <fputs@plt+0x6f57c>
   806f8:	ldrh	r1, [r4, #50]	; 0x32
   806fc:	ldr	r3, [r4, #28]
   80700:	ldr	r2, [sp, #48]	; 0x30
   80704:	cmp	r1, r9
   80708:	movle	r1, #0
   8070c:	movgt	r1, #1
   80710:	ldrb	r3, [r3, r9]
   80714:	str	r1, [sp, #4]
   80718:	ldr	r0, [r4, #32]
   8071c:	mov	r1, #4
   80720:	ldr	ip, [r0, r9, lsl #2]
   80724:	mov	r0, sl
   80728:	str	ip, [sp]
   8072c:	bl	2eddc <fputs@plt+0x1dcc8>
   80730:	b	80690 <fputs@plt+0x6f57c>
   80734:	ldr	r3, [sp, #36]	; 0x24
   80738:	ldr	r2, [sp, #48]	; 0x30
   8073c:	cmp	r3, #0
   80740:	ldr	r4, [r2, #4]
   80744:	beq	81f68 <fputs@plt+0x70e54>
   80748:	ldrb	r2, [r3]
   8074c:	ldr	r3, [pc, #-3308]	; 7fa68 <fputs@plt+0x6e954>
   80750:	add	r3, pc, r3
   80754:	add	r1, r3, r2
   80758:	ldrb	r1, [r1, #336]	; 0x150
   8075c:	cmp	r1, #110	; 0x6e
   80760:	bne	82450 <fputs@plt+0x7133c>
   80764:	cmp	r2, #0
   80768:	beq	81fac <fputs@plt+0x70e98>
   8076c:	ldr	ip, [pc, #-3336]	; 7fa6c <fputs@plt+0x6e958>
   80770:	ldr	r0, [sp, #36]	; 0x24
   80774:	add	ip, pc, ip
   80778:	b	80784 <fputs@plt+0x6f670>
   8077c:	cmp	r1, #0
   80780:	beq	81fac <fputs@plt+0x70e98>
   80784:	ldrb	r1, [r0, #1]!
   80788:	ldrb	r2, [ip, #1]!
   8078c:	add	lr, r3, r1
   80790:	add	r2, r3, r2
   80794:	ldrb	lr, [lr, #336]	; 0x150
   80798:	ldrb	r2, [r2, #336]	; 0x150
   8079c:	cmp	lr, r2
   807a0:	beq	8077c <fputs@plt+0x6f668>
   807a4:	add	r1, sp, #176	; 0xb0
   807a8:	mov	r3, #0
   807ac:	str	r3, [r1, #-32]!	; 0xffffffe0
   807b0:	ldr	r0, [sp, #36]	; 0x24
   807b4:	bl	170c0 <fputs@plt+0x5fac>
   807b8:	ldr	r3, [sp, #144]	; 0x90
   807bc:	cmp	r3, #2
   807c0:	bhi	81fac <fputs@plt+0x70e98>
   807c4:	strb	r3, [r9, #72]	; 0x48
   807c8:	ldr	r2, [r4, #4]
   807cc:	ldr	ip, [r4]
   807d0:	uxtb	r1, r3
   807d4:	ldrh	r0, [r2, #22]
   807d8:	str	ip, [r2, #4]
   807dc:	tst	r0, #2
   807e0:	beq	807f8 <fputs@plt+0x6f6e4>
   807e4:	ldrb	r0, [r2, #17]
   807e8:	adds	ip, r1, #0
   807ec:	movne	ip, #1
   807f0:	cmp	ip, r0
   807f4:	bne	7eb80 <fputs@plt+0x6da6c>
   807f8:	adds	r0, r1, #0
   807fc:	sub	r4, r3, #1
   80800:	movne	r0, #1
   80804:	sub	r3, r1, #2
   80808:	cmp	r4, #1
   8080c:	clz	r3, r3
   80810:	lsr	r3, r3, #5
   80814:	strb	r0, [r2, #17]
   80818:	strb	r3, [r2, #18]
   8081c:	bhi	7eb80 <fputs@plt+0x6da6c>
   80820:	ldr	r2, [pc, #-3512]	; 7fa70 <fputs@plt+0x6e95c>
   80824:	mov	r1, #5
   80828:	add	r2, pc, r2
   8082c:	add	r2, r2, #3424	; 0xd60
   80830:	add	r2, r2, #12
   80834:	mov	r0, sl
   80838:	ldr	r5, [sl, #32]
   8083c:	bl	2fcf0 <fputs@plt+0x1ebdc>
   80840:	ldr	r1, [sp, #40]	; 0x28
   80844:	mov	r3, #1
   80848:	ldr	r2, [sl, #96]	; 0x60
   8084c:	lsl	r3, r3, r1
   80850:	add	r5, r5, #4
   80854:	orr	r2, r2, r3
   80858:	cmp	r1, #1
   8085c:	str	r5, [r0, #48]	; 0x30
   80860:	str	r1, [r0, #4]
   80864:	str	r1, [r0, #24]
   80868:	str	r1, [r0, #84]	; 0x54
   8086c:	str	r4, [r0, #92]	; 0x5c
   80870:	str	r2, [sl, #96]	; 0x60
   80874:	beq	7eb80 <fputs@plt+0x6da6c>
   80878:	ldr	r2, [sl]
   8087c:	ldr	r2, [r2, #16]
   80880:	add	r7, r2, r7
   80884:	ldr	r2, [r7, #4]
   80888:	ldrb	r2, [r2, #9]
   8088c:	cmp	r2, #0
   80890:	ldrne	r2, [sl, #100]	; 0x64
   80894:	orrne	r3, r2, r3
   80898:	strne	r3, [sl, #100]	; 0x64
   8089c:	b	7eb80 <fputs@plt+0x6da6c>
   808a0:	ldr	r2, [pc, #-3636]	; 7fa74 <fputs@plt+0x6e960>
   808a4:	mov	r1, #12
   808a8:	add	r2, pc, r2
   808ac:	mla	fp, r1, fp, r2
   808b0:	ldr	r1, [sp, #40]	; 0x28
   808b4:	mov	r3, #1
   808b8:	ldr	r2, [sl, #96]	; 0x60
   808bc:	lsl	r3, r3, r1
   808c0:	cmp	r1, #1
   808c4:	orr	r2, r2, r3
   808c8:	str	r2, [sl, #96]	; 0x60
   808cc:	ldr	r4, [fp, #1320]	; 0x528
   808d0:	beq	808f8 <fputs@plt+0x6f7e4>
   808d4:	ldr	r2, [sl]
   808d8:	ldr	r2, [r2, #16]
   808dc:	add	r7, r2, r7
   808e0:	ldr	r2, [r7, #4]
   808e4:	ldrb	r2, [r2, #9]
   808e8:	cmp	r2, #0
   808ec:	ldrne	r2, [sl, #100]	; 0x64
   808f0:	orrne	r3, r2, r3
   808f4:	strne	r3, [sl, #100]	; 0x64
   808f8:	ldr	r3, [sp, #36]	; 0x24
   808fc:	cmp	r3, #0
   80900:	beq	8090c <fputs@plt+0x6f7f8>
   80904:	ands	r6, r6, #2
   80908:	beq	81fe4 <fputs@plt+0x70ed0>
   8090c:	ldr	r2, [pc, #-3740]	; 7fa78 <fputs@plt+0x6e964>
   80910:	mov	r1, #3
   80914:	add	r2, pc, r2
   80918:	add	r2, r2, #3472	; 0xd90
   8091c:	add	r2, r2, #8
   80920:	mov	r0, sl
   80924:	bl	2fcf0 <fputs@plt+0x1ebdc>
   80928:	ldr	r3, [sp, #40]	; 0x28
   8092c:	mov	r1, #1
   80930:	str	r3, [r0, #4]
   80934:	str	r3, [r0, #24]
   80938:	str	r4, [r0, #32]
   8093c:	mov	r0, sl
   80940:	bl	25d5c <fputs@plt+0x14c48>
   80944:	ldr	r3, [sl]
   80948:	ldrb	r2, [r3, #69]	; 0x45
   8094c:	cmp	r2, #0
   80950:	bne	8096c <fputs@plt+0x6f858>
   80954:	mvn	r3, #0
   80958:	str	r3, [sp]
   8095c:	mov	r1, r2
   80960:	ldr	r3, [sp, #32]
   80964:	mov	r0, sl
   80968:	bl	2db48 <fputs@plt+0x1ca34>
   8096c:	ldrb	r3, [sl, #89]	; 0x59
   80970:	bic	r3, r3, #8
   80974:	strb	r3, [sl, #89]	; 0x59
   80978:	b	7eb80 <fputs@plt+0x6da6c>
   8097c:	ldr	r3, [sp, #36]	; 0x24
   80980:	cmp	r3, #0
   80984:	beq	8202c <fputs@plt+0x70f18>
   80988:	add	r1, sp, #176	; 0xb0
   8098c:	mov	r3, #0
   80990:	str	r3, [r1, #-32]!	; 0xffffffe0
   80994:	ldr	r0, [sp, #36]	; 0x24
   80998:	bl	170c0 <fputs@plt+0x5fac>
   8099c:	ldr	r2, [sp, #48]	; 0x30
   809a0:	ldr	r1, [sp, #144]	; 0x90
   809a4:	ldr	r3, [r2, #12]
   809a8:	ldr	r0, [r2, #4]
   809ac:	str	r1, [r3, #80]	; 0x50
   809b0:	bl	183b8 <fputs@plt+0x72a4>
   809b4:	b	7eb80 <fputs@plt+0x6da6c>
   809b8:	ldr	r3, [sp, #36]	; 0x24
   809bc:	cmp	r3, #0
   809c0:	beq	822e4 <fputs@plt+0x711d0>
   809c4:	ldr	r2, [pc, #-3920]	; 7fa7c <fputs@plt+0x6e968>
   809c8:	mov	r3, #12
   809cc:	add	r2, pc, r2
   809d0:	mla	fp, r3, fp, r2
   809d4:	ldrb	r1, [r9, #67]	; 0x43
   809d8:	mov	r2, #0
   809dc:	ldr	r4, [fp, #1320]	; 0x528
   809e0:	cmp	r1, #0
   809e4:	ldr	r0, [sp, #36]	; 0x24
   809e8:	mov	r1, #1
   809ec:	biceq	r4, r4, #524288	; 0x80000
   809f0:	bl	2a628 <fputs@plt+0x19514>
   809f4:	ldr	r3, [r9, #24]
   809f8:	cmp	r0, #0
   809fc:	orrne	r4, r3, r4
   80a00:	strne	r4, [r9, #24]
   80a04:	bne	80a24 <fputs@plt+0x6f910>
   80a08:	cmp	r4, #16777216	; 0x1000000
   80a0c:	bic	r4, r3, r4
   80a10:	str	r4, [r9, #24]
   80a14:	addeq	r3, r9, #448	; 0x1c0
   80a18:	moveq	r0, #0
   80a1c:	moveq	r1, #0
   80a20:	strdeq	r0, [r3]
   80a24:	mov	r3, #0
   80a28:	mov	r0, sl
   80a2c:	str	r3, [sp]
   80a30:	mov	r2, r3
   80a34:	mov	r1, #147	; 0x93
   80a38:	bl	2e760 <fputs@plt+0x1d64c>
   80a3c:	b	802c4 <fputs@plt+0x6f1b0>
   80a40:	ldr	r3, [sp, #36]	; 0x24
   80a44:	cmp	r3, #0
   80a48:	beq	7eb80 <fputs@plt+0x6da6c>
   80a4c:	ldr	r2, [sp, #44]	; 0x2c
   80a50:	mov	r1, r3
   80a54:	mov	r0, r9
   80a58:	bl	18cb0 <fputs@plt+0x7b9c>
   80a5c:	subs	r7, r0, #0
   80a60:	beq	7eb80 <fputs@plt+0x6da6c>
   80a64:	ldr	r4, [r7, #8]
   80a68:	cmp	r4, #0
   80a6c:	bne	80a80 <fputs@plt+0x6f96c>
   80a70:	b	80a90 <fputs@plt+0x6f97c>
   80a74:	ldr	r4, [r4, #20]
   80a78:	cmp	r4, #0
   80a7c:	beq	80a90 <fputs@plt+0x6f97c>
   80a80:	ldrb	r3, [r4, #55]	; 0x37
   80a84:	and	r3, r3, #3
   80a88:	cmp	r3, #2
   80a8c:	bne	80a74 <fputs@plt+0x6f960>
   80a90:	mov	r5, #6
   80a94:	ldr	r1, [sp, #40]	; 0x28
   80a98:	mov	r0, r8
   80a9c:	str	r5, [r8, #76]	; 0x4c
   80aa0:	bl	5a9f0 <fputs@plt+0x498dc>
   80aa4:	ldr	r2, [pc, #4032]	; 81a6c <fputs@plt+0x70958>
   80aa8:	mov	r1, r5
   80aac:	add	r2, pc, r2
   80ab0:	add	r2, r2, #2336	; 0x920
   80ab4:	add	r2, r2, #8
   80ab8:	mov	r0, sl
   80abc:	bl	2db78 <fputs@plt+0x1ca64>
   80ac0:	mov	r1, r7
   80ac4:	mov	r0, r8
   80ac8:	bl	57108 <fputs@plt+0x45ff4>
   80acc:	ldrsh	r0, [r7, #34]	; 0x22
   80ad0:	ldr	r6, [r7, #4]
   80ad4:	cmp	r0, #0
   80ad8:	ble	7eb80 <fputs@plt+0x6da6c>
   80adc:	ldr	r3, [pc, #3980]	; 81a70 <fputs@plt+0x7095c>
   80ae0:	str	r5, [sp, #44]	; 0x2c
   80ae4:	add	r3, pc, r3
   80ae8:	ldr	r5, [sp, #52]	; 0x34
   80aec:	str	r3, [sp, #40]	; 0x28
   80af0:	ldr	r3, [pc, #3964]	; 81a74 <fputs@plt+0x70960>
   80af4:	add	r6, r6, #16
   80af8:	mov	r8, r5
   80afc:	mov	fp, #0
   80b00:	add	r3, pc, r3
   80b04:	str	r3, [sp, #48]	; 0x30
   80b08:	ldrb	ip, [r6, #-1]
   80b0c:	tst	ip, #2
   80b10:	addne	r8, r8, #1
   80b14:	bne	80bdc <fputs@plt+0x6fac8>
   80b18:	tst	ip, #1
   80b1c:	ldreq	r2, [sp, #52]	; 0x34
   80b20:	beq	80b58 <fputs@plt+0x6fa44>
   80b24:	cmp	r4, #0
   80b28:	moveq	r2, #1
   80b2c:	beq	80b58 <fputs@plt+0x6fa44>
   80b30:	ldr	r3, [r4, #4]
   80b34:	mov	r2, #1
   80b38:	sub	r3, r3, #2
   80b3c:	b	80b4c <fputs@plt+0x6fa38>
   80b40:	add	r2, r2, #1
   80b44:	cmp	r2, r0
   80b48:	bgt	80b58 <fputs@plt+0x6fa44>
   80b4c:	ldrsh	r1, [r3, #2]!
   80b50:	cmp	r1, r5
   80b54:	bne	80b40 <fputs@plt+0x6fa2c>
   80b58:	tst	ip, #4
   80b5c:	sub	r3, r5, r8
   80b60:	ldr	r1, [r6, #-16]
   80b64:	ldreq	r0, [sp, #48]	; 0x30
   80b68:	beq	80b88 <fputs@plt+0x6fa74>
   80b6c:	mov	r0, r1
   80b70:	str	r3, [sp, #64]	; 0x40
   80b74:	str	r2, [sp, #60]	; 0x3c
   80b78:	str	r1, [sp, #56]	; 0x38
   80b7c:	bl	20c58 <fputs@plt+0xfb44>
   80b80:	add	r1, sp, #56	; 0x38
   80b84:	ldm	r1, {r1, r2, r3}
   80b88:	ldrb	ip, [r6, #-4]
   80b8c:	ldr	lr, [r6, #-12]
   80b90:	adds	ip, ip, #0
   80b94:	movne	ip, #1
   80b98:	cmp	lr, #0
   80b9c:	moveq	lr, fp
   80ba0:	ldrne	lr, [lr, #8]
   80ba4:	str	r2, [sp, #16]
   80ba8:	str	r1, [sp]
   80bac:	stmib	sp, {r0, ip, lr}
   80bb0:	mov	r1, #1
   80bb4:	ldr	r2, [sp, #40]	; 0x28
   80bb8:	mov	r0, sl
   80bbc:	bl	2eddc <fputs@plt+0x1dcc8>
   80bc0:	str	fp, [sp]
   80bc4:	ldr	r3, [sp, #44]	; 0x2c
   80bc8:	mov	r2, #1
   80bcc:	mov	r1, #33	; 0x21
   80bd0:	mov	r0, sl
   80bd4:	bl	2e760 <fputs@plt+0x1d64c>
   80bd8:	ldrsh	r0, [r7, #34]	; 0x22
   80bdc:	add	r5, r5, #1
   80be0:	cmp	r0, r5
   80be4:	add	r6, r6, #16
   80be8:	bgt	80b08 <fputs@plt+0x6f9f4>
   80bec:	b	7eb80 <fputs@plt+0x6da6c>
   80bf0:	ldr	r3, [sp, #36]	; 0x24
   80bf4:	ldr	r2, [sp, #48]	; 0x30
   80bf8:	cmp	r3, #0
   80bfc:	ldr	r5, [r2, #4]
   80c00:	beq	81fcc <fputs@plt+0x70eb8>
   80c04:	mov	r0, r3
   80c08:	mov	r2, #0
   80c0c:	mov	r1, #1
   80c10:	bl	2a628 <fputs@plt+0x19514>
   80c14:	ldr	r3, [r4, #4]
   80c18:	cmp	r3, #0
   80c1c:	bne	80c74 <fputs@plt+0x6fb60>
   80c20:	ldr	r3, [r9, #20]
   80c24:	cmp	r3, #0
   80c28:	ble	80c74 <fputs@plt+0x6fb60>
   80c2c:	ldr	r2, [r9, #16]
   80c30:	add	r1, r2, r3, lsl #4
   80c34:	ldr	r3, [r2, #4]
   80c38:	cmp	r3, #0
   80c3c:	beq	80c68 <fputs@plt+0x6fb54>
   80c40:	ldr	ip, [r3, #4]
   80c44:	ldr	lr, [r3]
   80c48:	cmp	r0, #0
   80c4c:	ldrh	r3, [ip, #22]
   80c50:	str	lr, [ip, #4]
   80c54:	bic	r3, r3, #4
   80c58:	uxth	r3, r3
   80c5c:	orr	lr, r3, #4
   80c60:	strheq	r3, [ip, #22]
   80c64:	strhne	lr, [ip, #22]
   80c68:	add	r2, r2, #16
   80c6c:	cmp	r1, r2
   80c70:	bne	80c34 <fputs@plt+0x6fb20>
   80c74:	cmp	r5, #0
   80c78:	beq	80cac <fputs@plt+0x6fb98>
   80c7c:	ldm	r5, {r1, r2}
   80c80:	cmp	r0, #0
   80c84:	ldrh	r3, [r2, #22]
   80c88:	str	r1, [r2, #4]
   80c8c:	bic	r3, r3, #4
   80c90:	uxth	r3, r3
   80c94:	orrne	r3, r3, #4
   80c98:	strh	r3, [r2, #22]
   80c9c:	ldrh	r3, [r2, #22]
   80ca0:	lsr	r3, r3, #2
   80ca4:	and	r3, r3, #1
   80ca8:	str	r3, [sp, #52]	; 0x34
   80cac:	ldr	r2, [sp, #52]	; 0x34
   80cb0:	ldr	r1, [pc, #3520]	; 81a78 <fputs@plt+0x70964>
   80cb4:	mov	r0, sl
   80cb8:	asr	r3, r2, #31
   80cbc:	add	r1, pc, r1
   80cc0:	bl	117a4 <fputs@plt+0x690>
   80cc4:	b	7eb80 <fputs@plt+0x6da6c>
   80cc8:	ldr	r3, [r8, #76]	; 0x4c
   80ccc:	ldr	sl, [r8, #8]
   80cd0:	add	r2, r3, #6
   80cd4:	str	r3, [sp, #104]	; 0x68
   80cd8:	str	r2, [sp, #100]	; 0x64
   80cdc:	str	r2, [r8, #76]	; 0x4c
   80ce0:	cmp	sl, #0
   80ce4:	add	r2, r3, #1
   80ce8:	add	r3, r3, #5
   80cec:	str	r2, [sp, #72]	; 0x48
   80cf0:	str	r3, [sp, #88]	; 0x58
   80cf4:	beq	823a8 <fputs@plt+0x71294>
   80cf8:	ldr	r2, [pc, #3452]	; 81a7c <fputs@plt+0x70968>
   80cfc:	mov	r1, #4
   80d00:	add	r2, pc, r2
   80d04:	add	r2, r2, #2480	; 0x9b0
   80d08:	mov	r0, sl
   80d0c:	bl	2db78 <fputs@plt+0x1ca64>
   80d10:	ldr	r1, [sp, #40]	; 0x28
   80d14:	mov	r0, r8
   80d18:	bl	5a9f0 <fputs@plt+0x498dc>
   80d1c:	ldr	r3, [r9, #16]
   80d20:	add	r7, r3, r7
   80d24:	ldr	r3, [r7, #12]
   80d28:	ldr	r3, [r3, #16]
   80d2c:	cmp	r3, #0
   80d30:	str	r3, [sp, #96]	; 0x60
   80d34:	beq	7eb80 <fputs@plt+0x6da6c>
   80d38:	ldr	r2, [pc, #3392]	; 81a80 <fputs@plt+0x7096c>
   80d3c:	ldr	r3, [pc, #3392]	; 81a84 <fputs@plt+0x70970>
   80d40:	ldr	r1, [pc, #3392]	; 81a88 <fputs@plt+0x70974>
   80d44:	add	r2, pc, r2
   80d48:	add	r3, pc, r3
   80d4c:	mov	fp, #0
   80d50:	add	r1, pc, r1
   80d54:	add	r2, r2, #4
   80d58:	add	r3, r3, #4
   80d5c:	str	r1, [sp, #84]	; 0x54
   80d60:	str	r2, [sp, #112]	; 0x70
   80d64:	str	r3, [sp, #116]	; 0x74
   80d68:	str	r9, [sp, #56]	; 0x38
   80d6c:	str	r8, [sp, #68]	; 0x44
   80d70:	ldr	r2, [sp, #36]	; 0x24
   80d74:	cmp	r2, #0
   80d78:	beq	81c38 <fputs@plt+0x70b24>
   80d7c:	ldr	r3, [sp, #44]	; 0x2c
   80d80:	mov	r1, fp
   80d84:	ldr	r0, [sp, #68]	; 0x44
   80d88:	bl	76560 <fputs@plt+0x6544c>
   80d8c:	subs	r9, r0, #0
   80d90:	beq	81a48 <fputs@plt+0x70934>
   80d94:	ldr	r3, [r9, #16]
   80d98:	cmp	r3, #0
   80d9c:	beq	81a48 <fputs@plt+0x70934>
   80da0:	mov	r3, #0
   80da4:	str	r3, [sp, #96]	; 0x60
   80da8:	ldr	r4, [sp, #68]	; 0x44
   80dac:	ldr	r3, [r9]
   80db0:	ldr	r2, [r9, #28]
   80db4:	mov	r0, r4
   80db8:	str	r3, [sp]
   80dbc:	ldr	r1, [sp, #40]	; 0x28
   80dc0:	mov	r3, fp
   80dc4:	bl	2e554 <fputs@plt+0x1d440>
   80dc8:	ldrsh	r3, [r9, #34]	; 0x22
   80dcc:	ldr	r0, [sp, #100]	; 0x64
   80dd0:	ldr	r2, [r4, #76]	; 0x4c
   80dd4:	add	r3, r3, r0
   80dd8:	cmp	r3, r2
   80ddc:	movgt	r2, r4
   80de0:	ldr	r5, [sp, #68]	; 0x44
   80de4:	mov	r7, #54	; 0x36
   80de8:	strgt	r3, [r2, #76]	; 0x4c
   80dec:	mov	r1, fp
   80df0:	mov	r3, r9
   80df4:	ldr	r2, [sp, #40]	; 0x28
   80df8:	mov	r0, r5
   80dfc:	str	r7, [sp]
   80e00:	bl	3e010 <fputs@plt+0x2cefc>
   80e04:	ldr	r2, [r9]
   80e08:	ldr	r1, [sp, #72]	; 0x48
   80e0c:	mov	r0, sl
   80e10:	bl	2e878 <fputs@plt+0x1d764>
   80e14:	ldr	r4, [r9, #16]
   80e18:	mov	r6, #1
   80e1c:	cmp	r4, #0
   80e20:	beq	817c4 <fputs@plt+0x706b0>
   80e24:	add	r8, sp, #140	; 0x8c
   80e28:	str	r9, [sp, #64]	; 0x40
   80e2c:	str	sl, [sp, #48]	; 0x30
   80e30:	str	r8, [sp, #60]	; 0x3c
   80e34:	ldr	r9, [sp, #40]	; 0x28
   80e38:	ldr	sl, [sp, #44]	; 0x2c
   80e3c:	mov	r8, r5
   80e40:	b	80e6c <fputs@plt+0x6fd58>
   80e44:	ldr	r3, [r3, #44]	; 0x2c
   80e48:	str	r9, [sp]
   80e4c:	bl	2e760 <fputs@plt+0x1d64c>
   80e50:	ldr	r1, [sp, #140]	; 0x8c
   80e54:	mov	r0, r8
   80e58:	bl	3dfec <fputs@plt+0x2ced8>
   80e5c:	ldr	r4, [r4, #4]
   80e60:	add	r6, r6, #1
   80e64:	cmp	r4, #0
   80e68:	beq	817bc <fputs@plt+0x706a8>
   80e6c:	ldr	r1, [r4, #8]
   80e70:	mov	r2, sl
   80e74:	ldr	r0, [sp, #56]	; 0x38
   80e78:	bl	18cb0 <fputs@plt+0x7b9c>
   80e7c:	mov	r1, r9
   80e80:	mov	r3, #0
   80e84:	subs	r5, r0, #0
   80e88:	mov	r0, r8
   80e8c:	beq	80e5c <fputs@plt+0x6fd48>
   80e90:	ldr	ip, [r5]
   80e94:	ldr	r2, [r5, #28]
   80e98:	str	ip, [sp]
   80e9c:	str	fp, [sp, #140]	; 0x8c
   80ea0:	bl	2e554 <fputs@plt+0x1d440>
   80ea4:	mov	r2, r4
   80ea8:	mov	r1, r5
   80eac:	str	fp, [sp]
   80eb0:	ldr	r3, [sp, #60]	; 0x3c
   80eb4:	mov	r0, r8
   80eb8:	bl	3d704 <fputs@plt+0x2c5f0>
   80ebc:	mov	r2, r6
   80ec0:	mov	r1, r7
   80ec4:	cmp	r0, #0
   80ec8:	ldr	r0, [sp, #48]	; 0x30
   80ecc:	bne	81a48 <fputs@plt+0x70934>
   80ed0:	ldr	r3, [sp, #140]	; 0x8c
   80ed4:	cmp	r3, #0
   80ed8:	bne	80e44 <fputs@plt+0x6fd30>
   80edc:	str	r7, [sp]
   80ee0:	mov	r3, r5
   80ee4:	mov	r2, r9
   80ee8:	mov	r1, r6
   80eec:	mov	r0, r8
   80ef0:	bl	3e010 <fputs@plt+0x2cefc>
   80ef4:	b	80e5c <fputs@plt+0x6fd48>
   80ef8:	ldr	r3, [sp, #36]	; 0x24
   80efc:	cmp	r3, #0
   80f00:	beq	82328 <fputs@plt+0x71214>
   80f04:	ldr	r3, [r9, #16]
   80f08:	ldr	sl, [r3, #12]
   80f0c:	ldrh	r3, [sl, #78]	; 0x4e
   80f10:	and	r3, r3, #5
   80f14:	cmp	r3, #1
   80f18:	beq	7eb80 <fputs@plt+0x6da6c>
   80f1c:	ldr	lr, [sp, #36]	; 0x24
   80f20:	ldr	r5, [pc, #2916]	; 81a8c <fputs@plt+0x70978>
   80f24:	ldr	r4, [pc, #2916]	; 81a90 <fputs@plt+0x7097c>
   80f28:	ldrb	r6, [lr]
   80f2c:	add	r5, pc, r5
   80f30:	add	r4, pc, r4
   80f34:	add	r3, r5, r6
   80f38:	ldr	r1, [pc, #2900]	; 81a94 <fputs@plt+0x70980>
   80f3c:	ldr	ip, [pc, #2900]	; 81a98 <fputs@plt+0x70984>
   80f40:	ldrb	r7, [r3, #336]	; 0x150
   80f44:	add	r4, r4, #2000	; 0x7d0
   80f48:	add	r1, pc, r1
   80f4c:	add	ip, pc, ip
   80f50:	add	r4, r4, #8
   80f54:	ldrb	r3, [r1]
   80f58:	add	r3, r5, r3
   80f5c:	ldrb	r3, [r3, #336]	; 0x150
   80f60:	cmp	r3, r7
   80f64:	bne	80fa0 <fputs@plt+0x6fe8c>
   80f68:	cmp	r6, #0
   80f6c:	beq	81ecc <fputs@plt+0x70db8>
   80f70:	mov	r0, lr
   80f74:	b	80f80 <fputs@plt+0x6fe6c>
   80f78:	cmp	r2, #0
   80f7c:	beq	81ecc <fputs@plt+0x70db8>
   80f80:	ldrb	r2, [r0, #1]!
   80f84:	ldrb	r3, [r1, #1]!
   80f88:	add	fp, ip, r2
   80f8c:	add	r3, ip, r3
   80f90:	ldrb	fp, [fp, #336]	; 0x150
   80f94:	ldrb	r3, [r3, #336]	; 0x150
   80f98:	cmp	fp, r3
   80f9c:	beq	80f78 <fputs@plt+0x6fe64>
   80fa0:	ldr	r1, [r4, #8]!
   80fa4:	cmp	r1, #0
   80fa8:	bne	80f54 <fputs@plt+0x6fe40>
   80fac:	ldr	r1, [pc, #2792]	; 81a9c <fputs@plt+0x70988>
   80fb0:	mov	r0, r8
   80fb4:	ldr	r2, [sp, #36]	; 0x24
   80fb8:	add	r1, pc, r1
   80fbc:	bl	39630 <fputs@plt+0x2851c>
   80fc0:	b	7eb80 <fputs@plt+0x6da6c>
   80fc4:	ldr	r3, [pc, #2772]	; 81aa0 <fputs@plt+0x7098c>
   80fc8:	add	r2, sp, #176	; 0xb0
   80fcc:	mov	r1, #1
   80fd0:	add	r3, pc, r3
   80fd4:	str	r3, [r2, #-32]!	; 0xffffffe0
   80fd8:	str	r1, [r8, #76]	; 0x4c
   80fdc:	mov	r0, sl
   80fe0:	mov	r4, r1
   80fe4:	mov	r6, #0
   80fe8:	bl	2db78 <fputs@plt+0x1ca64>
   80fec:	mov	r5, #33	; 0x21
   80ff0:	ldr	r7, [sp, #52]	; 0x34
   80ff4:	b	81014 <fputs@plt+0x6ff00>
   80ff8:	bl	2e878 <fputs@plt+0x1d764>
   80ffc:	str	r6, [sp]
   81000:	mov	r3, r4
   81004:	mov	r2, #1
   81008:	mov	r1, r5
   8100c:	mov	r0, sl
   81010:	bl	2e760 <fputs@plt+0x1d64c>
   81014:	mov	r0, r7
   81018:	bl	23298 <fputs@plt+0x12184>
   8101c:	add	r7, r7, #1
   81020:	mov	r1, r4
   81024:	subs	r2, r0, #0
   81028:	mov	r0, sl
   8102c:	bne	80ff8 <fputs@plt+0x6fee4>
   81030:	b	8096c <fputs@plt+0x6f858>
   81034:	ldr	r2, [pc, #2664]	; 81aa4 <fputs@plt+0x70990>
   81038:	mov	r6, #2
   8103c:	add	r2, pc, r2
   81040:	add	r2, r2, #2432	; 0x980
   81044:	add	r2, r2, #8
   81048:	str	r6, [r8, #76]	; 0x4c
   8104c:	mov	r1, r6
   81050:	mov	r0, sl
   81054:	bl	2db78 <fputs@plt+0x1ca64>
   81058:	ldr	r4, [r9, #372]	; 0x174
   8105c:	cmp	r4, #0
   81060:	beq	7eb80 <fputs@plt+0x6da6c>
   81064:	ldr	fp, [pc, #2620]	; 81aa8 <fputs@plt+0x70994>
   81068:	str	r9, [sp, #40]	; 0x28
   8106c:	ldr	r9, [sp, #52]	; 0x34
   81070:	add	fp, pc, fp
   81074:	mov	r5, #1
   81078:	mov	r8, #0
   8107c:	mov	r7, #33	; 0x21
   81080:	ldr	r1, [r4, #8]
   81084:	mov	r3, r9
   81088:	mov	r2, fp
   8108c:	ldr	r0, [r1]
   81090:	mov	r1, r5
   81094:	str	r0, [sp]
   81098:	mov	r0, sl
   8109c:	bl	2eddc <fputs@plt+0x1dcc8>
   810a0:	str	r8, [sp]
   810a4:	mov	r3, r6
   810a8:	mov	r2, r5
   810ac:	mov	r1, r7
   810b0:	mov	r0, sl
   810b4:	bl	2e760 <fputs@plt+0x1d64c>
   810b8:	ldr	r4, [r4]
   810bc:	add	r9, r9, #1
   810c0:	cmp	r4, #0
   810c4:	bne	81080 <fputs@plt+0x6ff6c>
   810c8:	ldr	r9, [sp, #40]	; 0x28
   810cc:	b	7eb80 <fputs@plt+0x6da6c>
   810d0:	ldr	r3, [sp, #36]	; 0x24
   810d4:	cmp	r3, #0
   810d8:	ldr	r3, [sp, #48]	; 0x30
   810dc:	ldr	r4, [r3, #4]
   810e0:	beq	81f40 <fputs@plt+0x70e2c>
   810e4:	add	r1, sp, #176	; 0xb0
   810e8:	mov	r5, #0
   810ec:	str	r5, [r1, #-32]!	; 0xffffffe0
   810f0:	ldr	r0, [sp, #36]	; 0x24
   810f4:	bl	170c0 <fputs@plt+0x5fac>
   810f8:	ldr	r1, [sp, #144]	; 0x90
   810fc:	mov	r3, r5
   81100:	mov	r0, r4
   81104:	str	r1, [r9, #76]	; 0x4c
   81108:	mvn	r2, #0
   8110c:	bl	282d8 <fputs@plt+0x171c4>
   81110:	cmp	r0, #7
   81114:	bne	7eb80 <fputs@plt+0x6da6c>
   81118:	ldr	r3, [r9, #68]	; 0x44
   8111c:	bic	r3, r3, #-16777216	; 0xff000000
   81120:	bic	r3, r3, #255	; 0xff
   81124:	cmp	r3, r5
   81128:	bne	7eb80 <fputs@plt+0x6da6c>
   8112c:	mov	r0, r9
   81130:	bl	1d7c4 <fputs@plt+0xc6b0>
   81134:	b	7eb80 <fputs@plt+0x6da6c>
   81138:	ldr	r0, [sp, #36]	; 0x24
   8113c:	cmp	r0, #0
   81140:	beq	81160 <fputs@plt+0x7004c>
   81144:	add	r1, sp, #176	; 0xb0
   81148:	mov	r3, #0
   8114c:	str	r3, [r1, #-32]!	; 0xffffffe0
   81150:	bl	170c0 <fputs@plt+0x5fac>
   81154:	ldr	r1, [sp, #144]	; 0x90
   81158:	mov	r0, r9
   8115c:	bl	57ab0 <fputs@plt+0x4699c>
   81160:	ldr	r2, [r9, #428]	; 0x1ac
   81164:	ldr	r1, [pc, #2368]	; 81aac <fputs@plt+0x70998>
   81168:	mov	r0, sl
   8116c:	asr	r3, r2, #31
   81170:	add	r1, pc, r1
   81174:	bl	117a4 <fputs@plt+0x690>
   81178:	b	7eb80 <fputs@plt+0x6da6c>
   8117c:	ldr	r3, [sp, #72]	; 0x48
   81180:	ldr	r3, [r3]
   81184:	cmp	r3, #0
   81188:	str	r3, [sp, #72]	; 0x48
   8118c:	bne	7fe88 <fputs@plt+0x6ed74>
   81190:	ldr	r3, [sp, #76]	; 0x4c
   81194:	ldr	r3, [r3, #20]
   81198:	b	7fb88 <fputs@plt+0x6ea74>
   8119c:	ldr	r1, [sp, #88]	; 0x58
   811a0:	str	r2, [r0, #96]	; 0x60
   811a4:	ldr	r5, [sp, #92]	; 0x5c
   811a8:	str	r3, [r1, #12]
   811ac:	b	80148 <fputs@plt+0x6f034>
   811b0:	ldr	fp, [r8, #8]
   811b4:	cmp	fp, #0
   811b8:	beq	8159c <fputs@plt+0x70488>
   811bc:	ldr	r3, [pc, #2284]	; 81ab0 <fputs@plt+0x7099c>
   811c0:	ldr	r2, [sp, #52]	; 0x34
   811c4:	add	r3, pc, r3
   811c8:	add	r3, r3, #4
   811cc:	mvn	r7, #0
   811d0:	str	r3, [sp, #60]	; 0x3c
   811d4:	mov	r3, r8
   811d8:	str	sl, [sp, #44]	; 0x2c
   811dc:	mov	r8, r7
   811e0:	mov	r5, #0
   811e4:	mov	sl, r2
   811e8:	mov	r7, r3
   811ec:	b	81234 <fputs@plt+0x70120>
   811f0:	cmp	r5, #0
   811f4:	movlt	r5, r3
   811f8:	cmp	r1, #0
   811fc:	str	r3, [r0, #96]	; 0x60
   81200:	addeq	r5, r5, r5, lsl #2
   81204:	ldreq	r3, [r9, #4]
   81208:	ldrne	r5, [sp, #68]	; 0x44
   8120c:	addeq	r5, r3, r5, lsl #2
   81210:	str	r2, [r5, #8]
   81214:	ldr	r1, [sp, #144]	; 0x90
   81218:	cmp	r1, #0
   8121c:	bne	81578 <fputs@plt+0x70464>
   81220:	mov	r5, fp
   81224:	ldr	fp, [fp, #20]
   81228:	add	sl, sl, #1
   8122c:	cmp	fp, #0
   81230:	beq	81594 <fputs@plt+0x70480>
   81234:	ldr	r0, [r9, #24]
   81238:	bl	2e640 <fputs@plt+0x1d52c>
   8123c:	ldr	r3, [sp, #44]	; 0x2c
   81240:	cmp	r3, fp
   81244:	mov	r6, r0
   81248:	beq	81224 <fputs@plt+0x70110>
   8124c:	mov	r4, #0
   81250:	add	r3, sp, #144	; 0x90
   81254:	ldr	r2, [sp, #132]	; 0x84
   81258:	str	r8, [sp, #12]
   8125c:	str	r5, [sp, #8]
   81260:	str	r3, [sp, #4]
   81264:	mov	r1, fp
   81268:	mov	r3, r4
   8126c:	str	r4, [sp]
   81270:	ldr	r0, [sp, #48]	; 0x30
   81274:	bl	650fc <fputs@plt+0x53fe8>
   81278:	mov	r3, #1
   8127c:	add	r2, sl, #8
   81280:	mov	r1, #37	; 0x25
   81284:	str	r4, [sp]
   81288:	mov	r8, r0
   8128c:	mov	r0, r9
   81290:	bl	2e760 <fputs@plt+0x1d64c>
   81294:	ldr	r2, [sp, #136]	; 0x88
   81298:	ldrh	r5, [fp, #52]	; 0x34
   8129c:	mov	r3, r6
   812a0:	add	r2, sl, r2
   812a4:	mov	r1, #69	; 0x45
   812a8:	str	r8, [sp]
   812ac:	mov	r0, r9
   812b0:	bl	2e760 <fputs@plt+0x1d64c>
   812b4:	mov	r2, r5
   812b8:	mvn	r3, #13
   812bc:	mov	r5, #3
   812c0:	mov	r6, r0
   812c4:	mov	r1, r0
   812c8:	mov	r0, r9
   812cc:	bl	24588 <fputs@plt+0x13474>
   812d0:	mvn	r3, #0
   812d4:	mov	r2, #1
   812d8:	mov	r1, #37	; 0x25
   812dc:	str	r4, [sp]
   812e0:	mov	r0, r9
   812e4:	bl	2e760 <fputs@plt+0x1d64c>
   812e8:	ldr	r2, [pc, #1988]	; 81ab4 <fputs@plt+0x709a0>
   812ec:	mov	r1, r5
   812f0:	add	r2, pc, r2
   812f4:	mov	r0, r9
   812f8:	bl	2e878 <fputs@plt+0x1d764>
   812fc:	mov	r3, r5
   81300:	str	r5, [sp]
   81304:	mov	r2, #7
   81308:	mov	r1, #94	; 0x5e
   8130c:	mov	r0, r9
   81310:	bl	2e760 <fputs@plt+0x1d64c>
   81314:	ldr	r2, [pc, #1948]	; 81ab8 <fputs@plt+0x709a4>
   81318:	mov	r1, #4
   8131c:	add	r2, pc, r2
   81320:	mov	r0, r9
   81324:	bl	2e878 <fputs@plt+0x1d764>
   81328:	mov	r3, r5
   8132c:	str	r5, [sp]
   81330:	mov	r2, #4
   81334:	mov	r1, #94	; 0x5e
   81338:	mov	r0, r9
   8133c:	bl	2e760 <fputs@plt+0x1d64c>
   81340:	ldr	r2, [fp]
   81344:	mov	r1, #4
   81348:	mov	r0, r9
   8134c:	bl	2e878 <fputs@plt+0x1d764>
   81350:	mov	r3, r5
   81354:	str	r5, [sp]
   81358:	mov	r2, #4
   8135c:	mov	r1, #94	; 0x5e
   81360:	str	r0, [sp, #56]	; 0x38
   81364:	mov	r0, r9
   81368:	bl	2e760 <fputs@plt+0x1d64c>
   8136c:	mov	r2, r5
   81370:	mov	r3, #1
   81374:	mov	r1, #33	; 0x21
   81378:	str	r4, [sp]
   8137c:	mov	r0, r9
   81380:	bl	2e760 <fputs@plt+0x1d64c>
   81384:	mov	r3, r4
   81388:	mov	r2, #1
   8138c:	mov	r1, #138	; 0x8a
   81390:	str	r4, [sp]
   81394:	mov	r0, r9
   81398:	bl	2e760 <fputs@plt+0x1d64c>
   8139c:	mov	r3, r4
   813a0:	mov	r2, r4
   813a4:	mov	r1, #21
   813a8:	str	r4, [sp]
   813ac:	mov	r5, r0
   813b0:	mov	r0, r9
   813b4:	bl	2e760 <fputs@plt+0x1d64c>
   813b8:	ldr	r2, [r9, #32]
   813bc:	ldr	r1, [r9]
   813c0:	ldr	r0, [r9, #24]
   813c4:	sub	r3, r2, #1
   813c8:	cmp	r6, r4
   813cc:	str	r3, [r0, #96]	; 0x60
   813d0:	ldrb	r1, [r1, #69]	; 0x45
   813d4:	movlt	r6, r3
   813d8:	cmp	r1, r4
   813dc:	addeq	r6, r6, r6, lsl #2
   813e0:	ldreq	ip, [r9, #4]
   813e4:	ldrne	r6, [sp, #60]	; 0x3c
   813e8:	addeq	r6, ip, r6, lsl #2
   813ec:	str	r2, [r6, #8]
   813f0:	ldrb	ip, [fp, #54]	; 0x36
   813f4:	cmp	ip, #0
   813f8:	beq	811f0 <fputs@plt+0x700dc>
   813fc:	bl	2e640 <fputs@plt+0x1d52c>
   81400:	ldrh	lr, [fp, #50]	; 0x32
   81404:	cmp	lr, #0
   81408:	strne	sl, [sp, #64]	; 0x40
   8140c:	ldrne	r4, [sp, #52]	; 0x34
   81410:	mov	r6, r0
   81414:	beq	81470 <fputs@plt+0x7035c>
   81418:	ldr	sl, [fp, #4]
   8141c:	lsl	ip, r4, #1
   81420:	add	r2, r8, r4
   81424:	ldrsh	sl, [sl, ip]
   81428:	mov	r3, r6
   8142c:	mov	r1, #76	; 0x4c
   81430:	cmp	sl, #0
   81434:	mov	r0, r9
   81438:	add	r4, r4, #1
   8143c:	blt	81454 <fputs@plt+0x70340>
   81440:	ldr	ip, [r7, #4]
   81444:	add	ip, ip, sl, lsl #4
   81448:	ldrb	ip, [ip, #12]
   8144c:	cmp	ip, #0
   81450:	bne	81464 <fputs@plt+0x70350>
   81454:	mov	ip, #0
   81458:	str	ip, [sp]
   8145c:	bl	2e760 <fputs@plt+0x1d64c>
   81460:	ldrh	lr, [fp, #50]	; 0x32
   81464:	cmp	lr, r4
   81468:	bgt	81418 <fputs@plt+0x70304>
   8146c:	ldr	sl, [sp, #64]	; 0x40
   81470:	ldr	r2, [sp, #136]	; 0x88
   81474:	mov	r3, #0
   81478:	add	r2, sl, r2
   8147c:	str	r3, [sp]
   81480:	mov	r1, #7
   81484:	mov	r0, r9
   81488:	bl	2e760 <fputs@plt+0x1d64c>
   8148c:	mov	r3, #0
   81490:	mov	r2, r3
   81494:	str	r3, [sp]
   81498:	mov	r1, #13
   8149c:	mov	r3, r6
   814a0:	mov	r4, r0
   814a4:	mov	r0, r9
   814a8:	bl	2e760 <fputs@plt+0x1d64c>
   814ac:	ldr	r2, [r9, #32]
   814b0:	ldr	r1, [r9]
   814b4:	ldr	r0, [r9, #24]
   814b8:	sub	r3, r2, #1
   814bc:	cmp	r4, #0
   814c0:	str	r3, [r0, #96]	; 0x60
   814c4:	ldrb	r1, [r1, #69]	; 0x45
   814c8:	movlt	r4, r3
   814cc:	cmp	r1, #0
   814d0:	beq	81584 <fputs@plt+0x70470>
   814d4:	ldr	r4, [sp, #96]	; 0x60
   814d8:	str	r2, [r4, #8]
   814dc:	ldrh	r3, [fp, #50]	; 0x32
   814e0:	ldr	r2, [sp, #136]	; 0x88
   814e4:	mov	r4, #0
   814e8:	add	r2, sl, r2
   814ec:	str	r3, [sp, #4]
   814f0:	mov	r1, #115	; 0x73
   814f4:	mov	r3, r6
   814f8:	str	r8, [sp]
   814fc:	mov	r0, r9
   81500:	bl	2e83c <fputs@plt+0x1d728>
   81504:	mvn	r3, #0
   81508:	mov	r2, #1
   8150c:	mov	r1, #37	; 0x25
   81510:	str	r4, [sp]
   81514:	mov	r0, r9
   81518:	bl	2e760 <fputs@plt+0x1d64c>
   8151c:	ldr	r2, [pc, #1432]	; 81abc <fputs@plt+0x709a8>
   81520:	mov	r1, #3
   81524:	add	r2, pc, r2
   81528:	mov	r0, r9
   8152c:	bl	2e878 <fputs@plt+0x1d764>
   81530:	mov	r2, r4
   81534:	ldr	r3, [sp, #56]	; 0x38
   81538:	mov	r1, #13
   8153c:	str	r4, [sp]
   81540:	mov	r0, r9
   81544:	bl	2e760 <fputs@plt+0x1d64c>
   81548:	ldr	r0, [r9, #24]
   8154c:	mvn	r6, r6
   81550:	ldr	r1, [r9]
   81554:	ldr	r3, [r0, #120]	; 0x78
   81558:	cmp	r3, r4
   8155c:	ldrne	r2, [r9, #32]
   81560:	strne	r2, [r3, r6, lsl #2]
   81564:	ldr	r2, [r9, #32]
   81568:	sub	r3, r2, #1
   8156c:	str	r3, [r0, #96]	; 0x60
   81570:	ldrb	r1, [r1, #69]	; 0x45
   81574:	b	811f0 <fputs@plt+0x700dc>
   81578:	ldr	r0, [sp, #48]	; 0x30
   8157c:	bl	20140 <fputs@plt+0xf02c>
   81580:	b	81220 <fputs@plt+0x7010c>
   81584:	add	r4, r4, r4, lsl #2
   81588:	ldr	r3, [r9, #4]
   8158c:	add	r4, r3, r4, lsl #2
   81590:	b	814d8 <fputs@plt+0x703c4>
   81594:	ldr	sl, [sp, #44]	; 0x2c
   81598:	mov	r8, r7
   8159c:	ldr	r4, [sp, #80]	; 0x50
   815a0:	mov	r3, #0
   815a4:	ldr	r2, [sp, #132]	; 0x84
   815a8:	str	r3, [sp]
   815ac:	mov	r1, #7
   815b0:	mov	r3, r4
   815b4:	mov	r0, r9
   815b8:	bl	2e760 <fputs@plt+0x1d64c>
   815bc:	ldr	r3, [r9]
   815c0:	ldr	r1, [r9, #32]
   815c4:	ldr	r0, [r9, #24]
   815c8:	sub	r2, r1, #1
   815cc:	str	r2, [r0, #96]	; 0x60
   815d0:	ldrb	r0, [r3, #69]	; 0x45
   815d4:	subs	r3, r4, #1
   815d8:	movmi	r3, r2
   815dc:	cmp	r0, #0
   815e0:	beq	8174c <fputs@plt+0x70638>
   815e4:	ldr	r3, [pc, #1236]	; 81ac0 <fputs@plt+0x709ac>
   815e8:	add	r3, pc, r3
   815ec:	add	r3, r3, #4
   815f0:	ldr	r2, [pc, #1228]	; 81ac4 <fputs@plt+0x709b0>
   815f4:	str	r1, [r3, #8]
   815f8:	add	r2, pc, r2
   815fc:	mov	r1, #2
   81600:	mov	r0, r9
   81604:	bl	2e878 <fputs@plt+0x1d764>
   81608:	ldr	r4, [r8, #8]
   8160c:	cmp	r4, #0
   81610:	beq	8117c <fputs@plt+0x70068>
   81614:	ldr	r6, [sp, #52]	; 0x34
   81618:	mov	r5, #0
   8161c:	mov	r8, #1
   81620:	mov	r7, #3
   81624:	str	sl, [sp, #44]	; 0x2c
   81628:	b	81694 <fputs@plt+0x70580>
   8162c:	mvn	r3, #0
   81630:	mov	r2, r8
   81634:	mov	r1, #37	; 0x25
   81638:	str	r5, [sp]
   8163c:	mov	r0, r9
   81640:	bl	2e760 <fputs@plt+0x1d64c>
   81644:	ldr	r2, [r4]
   81648:	mov	r1, r7
   8164c:	mov	r0, r9
   81650:	bl	2e878 <fputs@plt+0x1d764>
   81654:	mov	r3, #2
   81658:	mov	r2, r7
   8165c:	mov	r1, #94	; 0x5e
   81660:	str	sl, [sp]
   81664:	mov	r0, r9
   81668:	bl	2e760 <fputs@plt+0x1d64c>
   8166c:	str	r5, [sp]
   81670:	mov	r2, sl
   81674:	mov	r3, r8
   81678:	mov	r1, #33	; 0x21
   8167c:	mov	r0, r9
   81680:	bl	2e760 <fputs@plt+0x1d64c>
   81684:	ldr	r4, [r4, #20]
   81688:	add	r6, r6, #1
   8168c:	cmp	r4, #0
   81690:	beq	8117c <fputs@plt+0x70068>
   81694:	ldr	r3, [sp, #44]	; 0x2c
   81698:	mov	sl, #7
   8169c:	cmp	r3, r4
   816a0:	mov	r2, r8
   816a4:	mov	r1, #138	; 0x8a
   816a8:	mov	r0, r9
   816ac:	beq	81684 <fputs@plt+0x70570>
   816b0:	ldr	fp, [r9, #32]
   816b4:	str	r5, [sp]
   816b8:	add	r3, fp, #2
   816bc:	bl	2e760 <fputs@plt+0x1d64c>
   816c0:	mov	r3, #0
   816c4:	mov	r2, r3
   816c8:	mov	r1, #21
   816cc:	str	r5, [sp]
   816d0:	mov	r0, r9
   816d4:	bl	2e760 <fputs@plt+0x1d64c>
   816d8:	ldr	r2, [sp, #136]	; 0x88
   816dc:	mov	r3, r7
   816e0:	add	r2, r6, r2
   816e4:	mov	r1, #50	; 0x32
   816e8:	str	r5, [sp]
   816ec:	mov	r0, r9
   816f0:	bl	2e760 <fputs@plt+0x1d64c>
   816f4:	add	r3, fp, #8
   816f8:	str	r7, [sp]
   816fc:	add	r2, r6, #8
   81700:	mov	r1, #79	; 0x4f
   81704:	mov	r0, r9
   81708:	bl	2e760 <fputs@plt+0x1d64c>
   8170c:	ldr	r3, [r9]
   81710:	ldrb	r3, [r3, #69]	; 0x45
   81714:	cmp	r3, #0
   81718:	bne	8162c <fputs@plt+0x70518>
   8171c:	mov	r1, #144	; 0x90
   81720:	mov	r0, r9
   81724:	bl	1f968 <fputs@plt+0xe854>
   81728:	b	8162c <fputs@plt+0x70518>
   8172c:	mov	r1, #128	; 0x80
   81730:	mov	r0, r9
   81734:	bl	1f968 <fputs@plt+0xe854>
   81738:	b	8003c <fputs@plt+0x6ef28>
   8173c:	ldr	r4, [pc, #900]	; 81ac8 <fputs@plt+0x709b4>
   81740:	add	r4, pc, r4
   81744:	add	r4, r4, #4
   81748:	b	7ff18 <fputs@plt+0x6ee04>
   8174c:	add	r3, r3, r3, lsl #2
   81750:	ldr	r2, [r9, #4]
   81754:	add	r3, r2, r3, lsl #2
   81758:	b	815f0 <fputs@plt+0x704dc>
   8175c:	add	r2, sp, #136	; 0x88
   81760:	mov	r1, #1
   81764:	str	r2, [sp, #12]
   81768:	add	r2, sp, #132	; 0x84
   8176c:	str	r2, [sp, #8]
   81770:	str	r1, [sp]
   81774:	str	r3, [sp, #4]
   81778:	mov	r2, #54	; 0x36
   8177c:	mov	r1, r8
   81780:	ldr	r0, [sp, #48]	; 0x30
   81784:	bl	3e100 <fputs@plt+0x2cfec>
   81788:	b	7ff30 <fputs@plt+0x6ee1c>
   8178c:	mov	r0, r8
   81790:	str	r1, [sp, #56]	; 0x38
   81794:	bl	75f2c <fputs@plt+0x64e18>
   81798:	ldr	r1, [sp, #56]	; 0x38
   8179c:	cmp	r0, #0
   817a0:	beq	7ed44 <fputs@plt+0x6dc30>
   817a4:	b	7eb80 <fputs@plt+0x6da6c>
   817a8:	ldr	ip, [sp, #40]	; 0x28
   817ac:	b	7f408 <fputs@plt+0x6e2f4>
   817b0:	ldr	lr, [pc, #788]	; 81acc <fputs@plt+0x709b8>
   817b4:	add	lr, pc, lr
   817b8:	b	7f430 <fputs@plt+0x6e31c>
   817bc:	ldr	r9, [sp, #64]	; 0x40
   817c0:	ldr	sl, [sp, #48]	; 0x30
   817c4:	ldr	r3, [sp, #68]	; 0x44
   817c8:	ldr	r3, [r3, #72]	; 0x48
   817cc:	cmp	r3, r6
   817d0:	ldrlt	r3, [sp, #68]	; 0x44
   817d4:	strlt	r6, [r3, #72]	; 0x48
   817d8:	mov	r3, #0
   817dc:	str	fp, [sp]
   817e0:	mov	r2, r3
   817e4:	mov	r1, #108	; 0x6c
   817e8:	mov	r0, sl
   817ec:	bl	2e760 <fputs@plt+0x1d64c>
   817f0:	ldr	r7, [r9, #16]
   817f4:	cmp	r7, #0
   817f8:	str	r0, [sp, #92]	; 0x5c
   817fc:	beq	819e8 <fputs@plt+0x708d4>
   81800:	ldr	r3, [sp, #104]	; 0x68
   81804:	str	r9, [sp, #48]	; 0x30
   81808:	add	r2, r3, #2
   8180c:	add	r3, r3, #3
   81810:	str	r3, [sp, #80]	; 0x50
   81814:	mov	r3, #1
   81818:	str	r3, [sp, #60]	; 0x3c
   8181c:	add	r3, r9, #4
   81820:	ldr	r9, [sp, #100]	; 0x64
   81824:	str	r2, [sp, #76]	; 0x4c
   81828:	str	r3, [sp, #108]	; 0x6c
   8182c:	ldr	r1, [r7, #8]
   81830:	ldr	r2, [sp, #44]	; 0x2c
   81834:	ldr	r0, [sp, #56]	; 0x38
   81838:	bl	18cb0 <fputs@plt+0x7b9c>
   8183c:	str	fp, [sp, #140]	; 0x8c
   81840:	str	fp, [sp, #144]	; 0x90
   81844:	subs	r1, r0, #0
   81848:	str	r1, [sp, #64]	; 0x40
   8184c:	beq	81a50 <fputs@plt+0x7093c>
   81850:	add	r3, sp, #144	; 0x90
   81854:	str	r3, [sp]
   81858:	mov	r2, r7
   8185c:	add	r3, sp, #140	; 0x8c
   81860:	ldr	r0, [sp, #68]	; 0x44
   81864:	bl	3d704 <fputs@plt+0x2c5f0>
   81868:	ldr	r0, [sl, #24]
   8186c:	bl	2e640 <fputs@plt+0x1d52c>
   81870:	ldr	r1, [sp, #140]	; 0x8c
   81874:	cmp	r1, #0
   81878:	mov	r8, r0
   8187c:	beq	81b58 <fputs@plt+0x70a44>
   81880:	ldr	r3, [r7, #20]
   81884:	cmp	r3, #0
   81888:	ble	818f8 <fputs@plt+0x707e4>
   8188c:	ldr	r4, [sp, #52]	; 0x34
   81890:	mov	r6, r7
   81894:	ldr	r3, [sp, #144]	; 0x90
   81898:	add	r5, r9, r4
   8189c:	cmp	r3, #0
   818a0:	mov	r2, fp
   818a4:	ldrne	r3, [r3, r4, lsl #2]
   818a8:	ldreq	r3, [r6, #36]	; 0x24
   818ac:	ldr	r1, [sp, #48]	; 0x30
   818b0:	mov	r0, sl
   818b4:	str	r5, [sp]
   818b8:	bl	441ac <fputs@plt+0x33098>
   818bc:	mov	r3, r8
   818c0:	mov	r2, r5
   818c4:	str	fp, [sp]
   818c8:	mov	r1, #76	; 0x4c
   818cc:	mov	r0, sl
   818d0:	bl	2e760 <fputs@plt+0x1d64c>
   818d4:	ldr	r3, [r7, #20]
   818d8:	add	r4, r4, #1
   818dc:	cmp	r3, r4
   818e0:	add	r6, r6, #8
   818e4:	bgt	81894 <fputs@plt+0x70780>
   818e8:	ldr	r3, [sp, #64]	; 0x40
   818ec:	cmp	r3, #0
   818f0:	beq	81950 <fputs@plt+0x7083c>
   818f4:	ldr	r1, [sp, #140]	; 0x8c
   818f8:	ldr	r0, [sp, #56]	; 0x38
   818fc:	bl	26f78 <fputs@plt+0x15e64>
   81900:	ldr	r4, [r7, #20]
   81904:	ldr	r6, [sp, #88]	; 0x58
   81908:	mov	r2, r9
   8190c:	mov	r3, r4
   81910:	mov	r1, #49	; 0x31
   81914:	str	r6, [sp]
   81918:	mov	r5, r0
   8191c:	mov	r0, sl
   81920:	bl	2e760 <fputs@plt+0x1d64c>
   81924:	mov	r3, r4
   81928:	mov	r2, r5
   8192c:	mov	r1, r0
   81930:	mov	r0, sl
   81934:	bl	24588 <fputs@plt+0x13474>
   81938:	stm	sp, {r6, fp}
   8193c:	mov	r3, r8
   81940:	ldr	r2, [sp, #60]	; 0x3c
   81944:	mov	r1, #69	; 0x45
   81948:	mov	r0, sl
   8194c:	bl	2e83c <fputs@plt+0x1d728>
   81950:	ldr	r3, [sp, #76]	; 0x4c
   81954:	mov	r2, #0
   81958:	mov	r1, #103	; 0x67
   8195c:	str	fp, [sp]
   81960:	mov	r0, sl
   81964:	bl	2e760 <fputs@plt+0x1d64c>
   81968:	ldr	r2, [sp, #60]	; 0x3c
   8196c:	ldr	r3, [r7, #8]
   81970:	sub	r2, r2, #1
   81974:	str	r2, [sp]
   81978:	ldr	r1, [sp, #80]	; 0x50
   8197c:	ldr	r2, [sp, #84]	; 0x54
   81980:	mov	r0, sl
   81984:	bl	2eddc <fputs@plt+0x1dcc8>
   81988:	mov	r1, #33	; 0x21
   8198c:	mov	r3, #4
   81990:	ldr	r2, [sp, #72]	; 0x48
   81994:	str	fp, [sp]
   81998:	mov	r0, sl
   8199c:	bl	2e760 <fputs@plt+0x1d64c>
   819a0:	ldr	r2, [sl, #24]
   819a4:	mvn	r8, r8
   819a8:	ldr	r0, [sp, #56]	; 0x38
   819ac:	ldr	r3, [r2, #120]	; 0x78
   819b0:	cmp	r3, #0
   819b4:	ldrne	r1, [sl, #32]
   819b8:	strne	r1, [r3, r8, lsl #2]
   819bc:	ldr	r1, [sp, #60]	; 0x3c
   819c0:	ldr	r3, [sl, #32]
   819c4:	add	r1, r1, #1
   819c8:	sub	r3, r3, #1
   819cc:	str	r1, [sp, #60]	; 0x3c
   819d0:	str	r3, [r2, #96]	; 0x60
   819d4:	ldr	r1, [sp, #144]	; 0x90
   819d8:	bl	1d100 <fputs@plt+0xbfec>
   819dc:	ldr	r7, [r7, #4]
   819e0:	cmp	r7, #0
   819e4:	bne	8182c <fputs@plt+0x70718>
   819e8:	ldr	r4, [sp, #92]	; 0x5c
   819ec:	mov	r2, #0
   819f0:	add	r3, r4, #1
   819f4:	mov	r1, #7
   819f8:	str	fp, [sp]
   819fc:	mov	r0, sl
   81a00:	bl	2e760 <fputs@plt+0x1d64c>
   81a04:	ldr	r2, [sl, #32]
   81a08:	ldr	r0, [sl, #24]
   81a0c:	ldr	r1, [sl]
   81a10:	sub	r3, r2, #1
   81a14:	str	r3, [r0, #96]	; 0x60
   81a18:	ldrb	r1, [r1, #69]	; 0x45
   81a1c:	cmp	r4, #0
   81a20:	mov	r0, r4
   81a24:	movlt	r0, r3
   81a28:	cmp	r1, #0
   81a2c:	str	r0, [sp, #92]	; 0x5c
   81a30:	beq	81c60 <fputs@plt+0x70b4c>
   81a34:	ldr	r3, [sp, #116]	; 0x74
   81a38:	str	r2, [r3, #8]
   81a3c:	ldr	r3, [sp, #96]	; 0x60
   81a40:	cmp	r3, #0
   81a44:	bne	80d70 <fputs@plt+0x6fc5c>
   81a48:	ldr	r9, [sp, #56]	; 0x38
   81a4c:	b	7eb80 <fputs@plt+0x6da6c>
   81a50:	ldr	r0, [sl, #24]
   81a54:	bl	2e640 <fputs@plt+0x1d52c>
   81a58:	ldr	r3, [r7, #20]
   81a5c:	cmp	r3, #0
   81a60:	mov	r8, r0
   81a64:	bgt	8188c <fputs@plt+0x70778>
   81a68:	b	81950 <fputs@plt+0x7083c>
   81a6c:	andeq	r9, r2, ip, ror #18
   81a70:	andeq	r5, r1, ip, asr #18
   81a74:	andeq	lr, r0, r4, asr fp
   81a78:	andeq	r5, r1, ip, ror #12
   81a7c:	andeq	r9, r2, r8, lsl r7
   81a80:	andeq	sp, r2, r4, lsl #22
   81a84:	andeq	sp, r2, r0, lsl #22
   81a88:	andeq	r5, r1, r4, ror #13
   81a8c:	muleq	r0, r4, ip
   81a90:	andeq	r8, r2, r8, lsl #14
   81a94:	andeq	r5, r1, r0, asr #7
   81a98:	andeq	pc, r0, r4, ror ip	; <UNPREDICTABLE>
   81a9c:	andeq	r5, r1, r8, asr #11
   81aa0:	andeq	r5, r1, r0, asr r5
   81aa4:	ldrdeq	r9, [r2], -ip
   81aa8:	andeq	r5, r1, r8, ror #7
   81aac:	andeq	r5, r1, r8, ror #7
   81ab0:	andeq	sp, r2, r4, lsl #13
   81ab4:	andeq	r5, r1, r4, asr #3
   81ab8:	andeq	r5, r1, r0, lsr #3
   81abc:			; <UNDEFINED> instruction: 0x00014fb0
   81ac0:	andeq	sp, r2, r0, ror #4
   81ac4:	strdeq	r4, [r1], -r8
   81ac8:	andeq	sp, r2, r8, lsl #2
   81acc:	andeq	r4, r1, r8, asr #22
   81ad0:			; <UNDEFINED> instruction: 0x0002cbb4
   81ad4:	andeq	ip, r2, r4, lsr #23
   81ad8:	andeq	lr, r0, r4, ror #29
   81adc:	andeq	r4, r1, r0, lsl r8
   81ae0:	andeq	lr, r0, r0, ror #27
   81ae4:	andeq	r4, r1, r4, lsl #13
   81ae8:			; <UNDEFINED> instruction: 0xfffb0a90
   81aec:	andeq	r4, r1, ip, lsr #14
   81af0:	andeq	ip, r2, r0, ror #18
   81af4:	andeq	r4, r1, r0, ror r4
   81af8:	andeq	r4, r1, r4, asr #7
   81afc:	andeq	r4, r1, ip, asr #7
   81b00:	strdeq	r4, [r1], -r8
   81b04:	ldrdeq	lr, [r0], -r4
   81b08:	andeq	r6, r1, r0, lsl #6
   81b0c:	ldrdeq	r6, [r1], -r4
   81b10:	andeq	lr, r0, ip, lsr fp
   81b14:			; <UNDEFINED> instruction: 0xfffff830
   81b18:			; <UNDEFINED> instruction: 0x000142bc
   81b1c:	andeq	r4, r1, ip, asr #3
   81b20:	andeq	r4, r1, r0, asr #3
   81b24:			; <UNDEFINED> instruction: 0xfffffc00
   81b28:	andeq	r4, r1, r4, lsl #6
   81b2c:			; <UNDEFINED> instruction: 0x000142b4
   81b30:	andeq	r0, r0, r8, lsr #2
   81b34:	strdeq	r4, [r1], -r0
   81b38:	andeq	r7, r2, ip, asr #6
   81b3c:	strdeq	r7, [r2], -r0
   81b40:	andeq	r4, r1, r4, asr #3
   81b44:	andeq	r4, r1, r8, asr r0
   81b48:	andeq	r3, r1, r0, ror #31
   81b4c:	muleq	r1, r8, lr
   81b50:	andeq	r5, r1, r0, lsr #25
   81b54:	andeq	r3, r1, r4, asr #29
   81b58:	ldr	r5, [sp, #48]	; 0x30
   81b5c:	ldr	r4, [r7, #36]	; 0x24
   81b60:	ldrsh	r3, [r5, #32]
   81b64:	cmp	r4, r3
   81b68:	beq	81c74 <fputs@plt+0x70b60>
   81b6c:	mov	r3, r4
   81b70:	str	r9, [sp]
   81b74:	mov	r2, fp
   81b78:	mov	r1, #47	; 0x2f
   81b7c:	mov	r0, sl
   81b80:	bl	2e760 <fputs@plt+0x1d64c>
   81b84:	ldr	r3, [r5, #12]
   81b88:	cmp	r3, #0
   81b8c:	beq	81ef4 <fputs@plt+0x70de0>
   81b90:	mov	r3, r8
   81b94:	mov	r2, r9
   81b98:	mov	r1, #76	; 0x4c
   81b9c:	str	fp, [sp]
   81ba0:	mov	r0, sl
   81ba4:	bl	2e760 <fputs@plt+0x1d64c>
   81ba8:	ldr	r3, [sl, #32]
   81bac:	mov	r2, r9
   81bb0:	add	r3, r3, #3
   81bb4:	str	fp, [sp]
   81bb8:	mov	r1, #38	; 0x26
   81bbc:	mov	r0, sl
   81bc0:	bl	2e760 <fputs@plt+0x1d64c>
   81bc4:	mov	r3, fp
   81bc8:	ldr	r2, [sp, #60]	; 0x3c
   81bcc:	mov	r1, #70	; 0x46
   81bd0:	str	r9, [sp]
   81bd4:	mov	r0, sl
   81bd8:	bl	2e760 <fputs@plt+0x1d64c>
   81bdc:	mov	r3, r8
   81be0:	mov	r2, #0
   81be4:	mov	r1, #13
   81be8:	str	fp, [sp]
   81bec:	mov	r0, sl
   81bf0:	bl	2e760 <fputs@plt+0x1d64c>
   81bf4:	ldr	r3, [sl, #32]
   81bf8:	ldr	r2, [sl]
   81bfc:	ldr	r0, [sl, #24]
   81c00:	sub	r1, r3, #1
   81c04:	str	r1, [r0, #96]	; 0x60
   81c08:	ldrb	r0, [r2, #69]	; 0x45
   81c0c:	subs	r2, r3, #2
   81c10:	movmi	r2, r1
   81c14:	cmp	r0, #0
   81c18:	addeq	r2, r2, r2, lsl #2
   81c1c:	ldreq	r1, [sl, #4]
   81c20:	ldrne	r2, [sp, #112]	; 0x70
   81c24:	addeq	r2, r1, r2, lsl #2
   81c28:	str	r3, [r2, #8]
   81c2c:	b	81950 <fputs@plt+0x7083c>
   81c30:	ldr	r1, [sp, #52]	; 0x34
   81c34:	b	7fc98 <fputs@plt+0x6eb84>
   81c38:	ldr	r3, [sp, #96]	; 0x60
   81c3c:	ldr	r9, [r3, #8]
   81c40:	ldr	r3, [r3]
   81c44:	cmp	r9, #0
   81c48:	str	r3, [sp, #96]	; 0x60
   81c4c:	beq	81a3c <fputs@plt+0x70928>
   81c50:	ldr	r3, [r9, #16]
   81c54:	cmp	r3, #0
   81c58:	bne	80da8 <fputs@plt+0x6fc94>
   81c5c:	b	81a3c <fputs@plt+0x70928>
   81c60:	ldr	r3, [sp, #92]	; 0x5c
   81c64:	ldr	r1, [sl, #4]
   81c68:	add	r3, r3, r3, lsl #2
   81c6c:	add	r3, r1, r3, lsl #2
   81c70:	b	81a38 <fputs@plt+0x70924>
   81c74:	str	r1, [sp]
   81c78:	mov	r3, r9
   81c7c:	mov	r2, fp
   81c80:	mov	r1, #103	; 0x67
   81c84:	mov	r0, sl
   81c88:	bl	2e760 <fputs@plt+0x1d64c>
   81c8c:	b	81bc4 <fputs@plt+0x70ab0>
   81c90:	ldr	r4, [pc, #-456]	; 81ad0 <fputs@plt+0x709bc>
   81c94:	add	r4, pc, r4
   81c98:	add	r4, r4, #4
   81c9c:	b	7fe6c <fputs@plt+0x6ed58>
   81ca0:	ldr	r5, [pc, #-468]	; 81ad4 <fputs@plt+0x709c0>
   81ca4:	add	r5, pc, r5
   81ca8:	add	r5, r5, #4
   81cac:	b	7fc30 <fputs@plt+0x6eb1c>
   81cb0:	ldrb	r1, [sp, #84]	; 0x54
   81cb4:	mov	r0, r9
   81cb8:	bl	1f968 <fputs@plt+0xe854>
   81cbc:	b	7fd80 <fputs@plt+0x6ec6c>
   81cc0:	mvn	r3, #-2147483648	; 0x80000000
   81cc4:	str	r3, [sp, #144]	; 0x90
   81cc8:	b	7f234 <fputs@plt+0x6e120>
   81ccc:	mov	sl, r9
   81cd0:	ldr	r9, [sp, #76]	; 0x4c
   81cd4:	ldr	r2, [pc, #-516]	; 81ad8 <fputs@plt+0x709c4>
   81cd8:	mov	r0, sl
   81cdc:	add	r2, pc, r2
   81ce0:	add	r2, r2, #3456	; 0xd80
   81ce4:	mov	r1, #4
   81ce8:	bl	2fcf0 <fputs@plt+0x1ebdc>
   81cec:	cmp	r0, #0
   81cf0:	beq	7eb80 <fputs@plt+0x6da6c>
   81cf4:	ldr	r2, [sp, #128]	; 0x80
   81cf8:	ldr	r3, [pc, #-548]	; 81adc <fputs@plt+0x709c8>
   81cfc:	rsb	r2, r2, #0
   81d00:	add	r3, pc, r3
   81d04:	mvn	r1, #1
   81d08:	str	r2, [r0, #8]
   81d0c:	str	r3, [r0, #56]	; 0x38
   81d10:	strb	r1, [r0, #41]	; 0x29
   81d14:	b	7eb80 <fputs@plt+0x6da6c>
   81d18:	mov	r3, #1
   81d1c:	str	r3, [sp, #52]	; 0x34
   81d20:	ldr	r3, [r4, #4]
   81d24:	cmp	r3, #0
   81d28:	beq	81d6c <fputs@plt+0x70c58>
   81d2c:	ldr	r3, [sp, #48]	; 0x30
   81d30:	ldr	r3, [r3, #4]
   81d34:	ldr	r3, [r3, #4]
   81d38:	ldr	r3, [r3]
   81d3c:	ldrb	r2, [r3, #13]
   81d40:	cmp	r2, #0
   81d44:	bne	7f74c <fputs@plt+0x6e638>
   81d48:	ldr	r2, [r3, #216]	; 0xd8
   81d4c:	cmp	r2, #0
   81d50:	beq	81d60 <fputs@plt+0x70c4c>
   81d54:	ldrb	r2, [r2, #43]	; 0x2b
   81d58:	cmp	r2, #2
   81d5c:	beq	7f74c <fputs@plt+0x6e638>
   81d60:	ldrb	r2, [sp, #52]	; 0x34
   81d64:	strb	r2, [r3, #4]
   81d68:	b	7f74c <fputs@plt+0x6e638>
   81d6c:	ldr	r3, [r9, #20]
   81d70:	cmp	r3, #2
   81d74:	subgt	r3, r3, #-268435454	; 0xf0000002
   81d78:	ldrgt	r2, [r9, #16]
   81d7c:	addgt	r3, r2, r3, lsl #4
   81d80:	ble	81dc8 <fputs@plt+0x70cb4>
   81d84:	ldr	r1, [r2, #36]	; 0x24
   81d88:	ldr	r1, [r1, #4]
   81d8c:	ldr	r1, [r1]
   81d90:	ldrb	r0, [r1, #13]
   81d94:	cmp	r0, #0
   81d98:	bne	81dbc <fputs@plt+0x70ca8>
   81d9c:	ldr	r0, [r1, #216]	; 0xd8
   81da0:	cmp	r0, #0
   81da4:	beq	81db4 <fputs@plt+0x70ca0>
   81da8:	ldrb	r0, [r0, #43]	; 0x2b
   81dac:	cmp	r0, #2
   81db0:	beq	81dbc <fputs@plt+0x70ca8>
   81db4:	ldrb	r0, [sp, #52]	; 0x34
   81db8:	strb	r0, [r1, #4]
   81dbc:	add	r2, r2, #16
   81dc0:	cmp	r2, r3
   81dc4:	bne	81d84 <fputs@plt+0x70c70>
   81dc8:	ldrb	r3, [sp, #52]	; 0x34
   81dcc:	strb	r3, [r9, #71]	; 0x47
   81dd0:	b	81d2c <fputs@plt+0x70c18>
   81dd4:	ldr	r4, [pc, #-764]	; 81ae0 <fputs@plt+0x709cc>
   81dd8:	ldr	r7, [pc, #-764]	; 81ae4 <fputs@plt+0x709d0>
   81ddc:	ldr	r6, [pc, #-764]	; 81ae8 <fputs@plt+0x709d4>
   81de0:	add	r4, pc, r4
   81de4:	add	r6, pc, r6
   81de8:	add	r8, r4, #2544	; 0x9f0
   81dec:	add	r7, pc, r7
   81df0:	mov	r1, r7
   81df4:	mov	r3, #1
   81df8:	mov	r2, #2
   81dfc:	str	r5, [sp, #16]
   81e00:	str	r5, [sp, #12]
   81e04:	str	r5, [sp, #8]
   81e08:	str	r8, [sp]
   81e0c:	str	r6, [sp, #4]
   81e10:	mov	r0, r9
   81e14:	bl	391c4 <fputs@plt+0x280b0>
   81e18:	mov	r1, r7
   81e1c:	mov	r3, #1
   81e20:	mov	r2, #3
   81e24:	str	r8, [sp]
   81e28:	str	r6, [sp, #4]
   81e2c:	str	r5, [sp, #16]
   81e30:	str	r5, [sp, #12]
   81e34:	str	r5, [sp, #8]
   81e38:	mov	r0, r9
   81e3c:	bl	391c4 <fputs@plt+0x280b0>
   81e40:	add	r3, r4, #2528	; 0x9e0
   81e44:	ldr	r2, [pc, #-864]	; 81aec <fputs@plt+0x709d8>
   81e48:	add	r3, r3, #12
   81e4c:	add	r2, pc, r2
   81e50:	mov	r1, r2
   81e54:	stm	sp, {r3, r6}
   81e58:	mov	r4, r2
   81e5c:	mov	r3, #1
   81e60:	mov	r2, #2
   81e64:	str	r5, [sp, #16]
   81e68:	str	r5, [sp, #12]
   81e6c:	str	r5, [sp, #8]
   81e70:	mov	r0, r9
   81e74:	bl	391c4 <fputs@plt+0x280b0>
   81e78:	mov	r2, #12
   81e7c:	mov	r1, r4
   81e80:	mov	r0, r9
   81e84:	bl	11230 <fputs@plt+0x11c>
   81e88:	mov	r2, #4
   81e8c:	b	8025c <fputs@plt+0x6f148>
   81e90:	mov	r2, #1
   81e94:	mov	r1, #0
   81e98:	ldr	r0, [sp, #36]	; 0x24
   81e9c:	bl	2a628 <fputs@plt+0x19514>
   81ea0:	ldr	r2, [sp, #48]	; 0x30
   81ea4:	mov	r3, #1
   81ea8:	strb	r3, [r2, #9]
   81eac:	add	r3, r0, r3
   81eb0:	ands	r3, r3, #7
   81eb4:	moveq	r3, #1
   81eb8:	strb	r3, [r2, #8]
   81ebc:	ldrb	r3, [r9, #67]	; 0x43
   81ec0:	cmp	r3, #0
   81ec4:	beq	7eb80 <fputs@plt+0x6da6c>
   81ec8:	b	802d0 <fputs@plt+0x6f1bc>
   81ecc:	ldrb	r3, [r4, #4]
   81ed0:	cmp	r3, #0
   81ed4:	moveq	r3, #2
   81ed8:	strb	r3, [r9, #66]	; 0x42
   81edc:	strb	r3, [sl, #77]	; 0x4d
   81ee0:	b	7eb80 <fputs@plt+0x6da6c>
   81ee4:	ldr	r3, [pc, #-1020]	; 81af0 <fputs@plt+0x709dc>
   81ee8:	add	r3, pc, r3
   81eec:	add	r3, r3, #4
   81ef0:	b	7f2fc <fputs@plt+0x6e1e8>
   81ef4:	mov	r2, r4
   81ef8:	mov	r3, r9
   81efc:	ldr	r1, [sp, #108]	; 0x6c
   81f00:	mov	r0, sl
   81f04:	bl	4410c <fputs@plt+0x32ff8>
   81f08:	b	81b90 <fputs@plt+0x70a7c>
   81f0c:	mov	r3, #1
   81f10:	str	r3, [sp, #52]	; 0x34
   81f14:	b	7ee74 <fputs@plt+0x6dd60>
   81f18:	mov	r3, #2
   81f1c:	str	r3, [sp, #52]	; 0x34
   81f20:	b	7f078 <fputs@plt+0x6df64>
   81f24:	ldr	r1, [pc, #-1080]	; 81af4 <fputs@plt+0x709e0>
   81f28:	mov	r0, sl
   81f2c:	ldrb	r2, [r9, #68]	; 0x44
   81f30:	mov	r3, #0
   81f34:	add	r1, pc, r1
   81f38:	bl	117a4 <fputs@plt+0x690>
   81f3c:	b	7eb80 <fputs@plt+0x6da6c>
   81f40:	cmp	r4, #0
   81f44:	ldr	r1, [pc, #-1108]	; 81af8 <fputs@plt+0x709e4>
   81f48:	ldrne	r3, [r4, #4]
   81f4c:	ldreq	r2, [sp, #36]	; 0x24
   81f50:	mov	r0, sl
   81f54:	ldrne	r2, [r3, #32]
   81f58:	add	r1, pc, r1
   81f5c:	asr	r3, r2, #31
   81f60:	bl	117a4 <fputs@plt+0x690>
   81f64:	b	7eb80 <fputs@plt+0x6da6c>
   81f68:	ldm	r4, {r1, r3}
   81f6c:	ldrb	r2, [r3, #17]
   81f70:	str	r1, [r3, #4]
   81f74:	cmp	r2, #0
   81f78:	beq	81f90 <fputs@plt+0x70e7c>
   81f7c:	ldrb	r3, [r3, #18]
   81f80:	cmp	r3, #0
   81f84:	movne	r3, #2
   81f88:	moveq	r3, #1
   81f8c:	str	r3, [sp, #52]	; 0x34
   81f90:	ldr	r2, [sp, #52]	; 0x34
   81f94:	ldr	r1, [pc, #-1184]	; 81afc <fputs@plt+0x709e8>
   81f98:	mov	r0, sl
   81f9c:	asr	r3, r2, #31
   81fa0:	add	r1, pc, r1
   81fa4:	bl	117a4 <fputs@plt+0x690>
   81fa8:	b	7eb80 <fputs@plt+0x6da6c>
   81fac:	ldr	r3, [sp, #52]	; 0x34
   81fb0:	b	807c4 <fputs@plt+0x6f6b0>
   81fb4:	mov	r3, #1
   81fb8:	str	r3, [sp, #52]	; 0x34
   81fbc:	b	7f078 <fputs@plt+0x6df64>
   81fc0:	ldr	r2, [pc, #-1224]	; 81b00 <fputs@plt+0x709ec>
   81fc4:	add	r2, pc, r2
   81fc8:	b	7f760 <fputs@plt+0x6e64c>
   81fcc:	cmp	r5, #0
   81fd0:	ldrne	r2, [r5, #4]
   81fd4:	ldrne	r3, [r5]
   81fd8:	strne	r3, [r2, #4]
   81fdc:	bne	80c9c <fputs@plt+0x6fb88>
   81fe0:	b	80cac <fputs@plt+0x6fb98>
   81fe4:	ldr	r2, [pc, #-1256]	; 81b04 <fputs@plt+0x709f0>
   81fe8:	mov	r1, #2
   81fec:	add	r2, pc, r2
   81ff0:	add	r2, r2, #3472	; 0xd90
   81ff4:	mov	r0, sl
   81ff8:	bl	2fcf0 <fputs@plt+0x1ebdc>
   81ffc:	ldr	r3, [sp, #40]	; 0x28
   82000:	add	r1, sp, #176	; 0xb0
   82004:	str	r3, [r0, #4]
   82008:	str	r3, [r0, #24]
   8200c:	str	r4, [r0, #28]
   82010:	mov	r5, r0
   82014:	str	r6, [r1, #-32]!	; 0xffffffe0
   82018:	ldr	r0, [sp, #36]	; 0x24
   8201c:	bl	170c0 <fputs@plt+0x5fac>
   82020:	ldr	r3, [sp, #144]	; 0x90
   82024:	str	r3, [r5, #32]
   82028:	b	7eb80 <fputs@plt+0x6da6c>
   8202c:	ldr	r3, [sp, #48]	; 0x30
   82030:	ldr	r1, [pc, #-1328]	; 81b08 <fputs@plt+0x709f4>
   82034:	mov	r0, sl
   82038:	ldr	r3, [r3, #12]
   8203c:	add	r1, pc, r1
   82040:	ldr	r2, [r3, #80]	; 0x50
   82044:	asr	r3, r2, #31
   82048:	bl	117a4 <fputs@plt+0x690>
   8204c:	b	7eb80 <fputs@plt+0x6da6c>
   82050:	cmp	r4, #-2147483648	; 0x80000000
   82054:	rsbne	r4, r4, #0
   82058:	mvneq	r4, #-2147483648	; 0x80000000
   8205c:	b	803a8 <fputs@plt+0x6f294>
   82060:	ldr	r3, [pc, #-1372]	; 81b0c <fputs@plt+0x709f8>
   82064:	add	r2, sp, #176	; 0xb0
   82068:	add	r3, pc, r3
   8206c:	str	r3, [r2, #-44]!	; 0xffffffd4
   82070:	mov	r1, #1
   82074:	mov	r0, sl
   82078:	bl	2db78 <fputs@plt+0x1ca64>
   8207c:	ldr	r2, [pc, #-1396]	; 81b10 <fputs@plt+0x709fc>
   82080:	ldr	r3, [r8, #76]	; 0x4c
   82084:	add	r2, pc, r2
   82088:	add	r3, r3, #2
   8208c:	add	r2, r2, #3392	; 0xd40
   82090:	str	r3, [r8, #76]	; 0x4c
   82094:	add	r2, r2, #8
   82098:	mov	r0, sl
   8209c:	mov	r1, #9
   820a0:	bl	2fcf0 <fputs@plt+0x1ebdc>
   820a4:	ldr	r2, [sp, #40]	; 0x28
   820a8:	ldr	r3, [pc, #-1436]	; 81b14 <fputs@plt+0x70a00>
   820ac:	str	r2, [r0, #4]
   820b0:	str	r2, [r0, #24]
   820b4:	str	r3, [r0, #124]	; 0x7c
   820b8:	b	7eb80 <fputs@plt+0x6da6c>
   820bc:	mov	r3, #0
   820c0:	str	r3, [sp]
   820c4:	ldr	r2, [sp, #40]	; 0x28
   820c8:	mov	r3, r4
   820cc:	mov	r1, #156	; 0x9c
   820d0:	mov	r0, sl
   820d4:	bl	2e760 <fputs@plt+0x1d64c>
   820d8:	b	7f670 <fputs@plt+0x6e55c>
   820dc:	ldr	r2, [r9]
   820e0:	add	r3, sp, #144	; 0x90
   820e4:	mov	r0, r2
   820e8:	ldr	r4, [r2, #32]
   820ec:	ldr	r1, [sp, #36]	; 0x24
   820f0:	mov	r2, #1
   820f4:	blx	r4
   820f8:	cmp	r0, #0
   820fc:	bne	8210c <fputs@plt+0x70ff8>
   82100:	ldr	r3, [sp, #144]	; 0x90
   82104:	cmp	r3, #0
   82108:	bne	7efb4 <fputs@plt+0x6dea0>
   8210c:	ldr	r1, [pc, #-1532]	; 81b18 <fputs@plt+0x70a04>
   82110:	mov	r0, r8
   82114:	add	r1, pc, r1
   82118:	bl	39630 <fputs@plt+0x2851c>
   8211c:	b	7eb80 <fputs@plt+0x6da6c>
   82120:	ldr	r3, [sp, #48]	; 0x30
   82124:	ldr	r0, [sp, #144]	; 0x90
   82128:	ldr	r2, [r3, #4]
   8212c:	cmp	r0, #0
   82130:	ldm	r2, {r2, r3}
   82134:	str	r2, [r3, #4]
   82138:	mov	r2, r0
   8213c:	beq	8029c <fputs@plt+0x6f188>
   82140:	ldr	r3, [r3]
   82144:	ldr	r4, [r3, #212]	; 0xd4
   82148:	bge	82168 <fputs@plt+0x71054>
   8214c:	ldr	r3, [r4, #28]
   82150:	ldr	r2, [r4, #24]
   82154:	ldr	r1, [pc, #-1592]	; 81b24 <fputs@plt+0x70a10>
   82158:	add	r2, r2, r3
   8215c:	smull	r0, r1, r0, r1
   82160:	asr	r3, r2, #31
   82164:	bl	8eb10 <fputs@plt+0x7d9fc>
   82168:	str	r0, [r4, #20]
   8216c:	b	80298 <fputs@plt+0x6f184>
   82170:	ldr	r3, [r9, #24]
   82174:	tst	r3, #32
   82178:	moveq	r2, #0
   8217c:	moveq	r3, #0
   82180:	beq	821b8 <fputs@plt+0x710a4>
   82184:	ldr	r3, [sp, #48]	; 0x30
   82188:	ldr	r2, [r3, #4]
   8218c:	ldm	r2, {r1, r3}
   82190:	ldr	r2, [r3]
   82194:	str	r1, [r3, #4]
   82198:	ldr	r4, [r2, #212]	; 0xd4
   8219c:	ldr	r0, [r4, #16]
   821a0:	cmp	r0, #0
   821a4:	blt	821e4 <fputs@plt+0x710d0>
   821a8:	ldr	r2, [r4, #20]
   821ac:	cmp	r0, r2
   821b0:	movge	r2, r0
   821b4:	asr	r3, r2, #31
   821b8:	ldr	r1, [pc, #-1700]	; 81b1c <fputs@plt+0x70a08>
   821bc:	mov	r0, sl
   821c0:	add	r1, pc, r1
   821c4:	bl	117a4 <fputs@plt+0x690>
   821c8:	b	7eb80 <fputs@plt+0x6da6c>
   821cc:	ldr	r1, [pc, #-1716]	; 81b20 <fputs@plt+0x70a0c>
   821d0:	mov	r0, sl
   821d4:	ldrd	r2, [sp, #144]	; 0x90
   821d8:	add	r1, pc, r1
   821dc:	bl	117a4 <fputs@plt+0x690>
   821e0:	b	7eb80 <fputs@plt+0x6da6c>
   821e4:	ldr	r3, [r4, #28]
   821e8:	ldr	r2, [r4, #24]
   821ec:	ldr	r1, [pc, #-1744]	; 81b24 <fputs@plt+0x70a10>
   821f0:	add	r2, r2, r3
   821f4:	smull	r0, r1, r0, r1
   821f8:	asr	r3, r2, #31
   821fc:	bl	8eb10 <fputs@plt+0x7d9fc>
   82200:	b	821a8 <fputs@plt+0x71094>
   82204:	mov	r0, r8
   82208:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8220c:	mov	r4, r0
   82210:	b	804ec <fputs@plt+0x6f3d8>
   82214:	cmp	r1, #114	; 0x72
   82218:	bne	8226c <fputs@plt+0x71158>
   8221c:	cmp	r2, #0
   82220:	beq	82260 <fputs@plt+0x7114c>
   82224:	ldr	r0, [pc, #-1796]	; 81b28 <fputs@plt+0x70a14>
   82228:	ldr	r1, [sp, #36]	; 0x24
   8222c:	add	r0, pc, r0
   82230:	b	8223c <fputs@plt+0x71128>
   82234:	cmp	ip, #0
   82238:	beq	82260 <fputs@plt+0x7114c>
   8223c:	ldrb	ip, [r1, #1]!
   82240:	ldrb	r2, [r0, #1]!
   82244:	add	lr, r3, ip
   82248:	add	r2, r3, r2
   8224c:	ldrb	lr, [lr, #336]	; 0x150
   82250:	ldrb	r2, [r2, #336]	; 0x150
   82254:	cmp	lr, r2
   82258:	beq	82234 <fputs@plt+0x71120>
   8225c:	b	7ee74 <fputs@plt+0x6dd60>
   82260:	mov	r3, #2
   82264:	str	r3, [sp, #52]	; 0x34
   82268:	b	7ee74 <fputs@plt+0x6dd60>
   8226c:	cmp	r1, #116	; 0x74
   82270:	bne	7ee74 <fputs@plt+0x6dd60>
   82274:	cmp	r2, #0
   82278:	beq	822d8 <fputs@plt+0x711c4>
   8227c:	ldr	r0, [pc, #-1880]	; 81b2c <fputs@plt+0x70a18>
   82280:	ldr	r1, [sp, #36]	; 0x24
   82284:	add	r0, pc, r0
   82288:	b	82294 <fputs@plt+0x71180>
   8228c:	cmp	ip, #0
   82290:	beq	822d8 <fputs@plt+0x711c4>
   82294:	ldrb	ip, [r1, #1]!
   82298:	ldrb	r2, [r0, #1]!
   8229c:	add	lr, r3, ip
   822a0:	add	r2, r3, r2
   822a4:	ldrb	lr, [lr, #336]	; 0x150
   822a8:	ldrb	r2, [r2, #336]	; 0x150
   822ac:	cmp	lr, r2
   822b0:	beq	8228c <fputs@plt+0x71178>
   822b4:	b	7ee74 <fputs@plt+0x6dd60>
   822b8:	ldr	r3, [pc, #-1936]	; 81b30 <fputs@plt+0x70a1c>
   822bc:	ldr	r1, [pc, #-1936]	; 81b34 <fputs@plt+0x70a20>
   822c0:	mov	r0, sl
   822c4:	ldr	r3, [r5, r3]
   822c8:	add	r1, pc, r1
   822cc:	ldr	r2, [r3]
   822d0:	bl	2eeb0 <fputs@plt+0x1dd9c>
   822d4:	b	7eb80 <fputs@plt+0x6da6c>
   822d8:	mov	r3, #3
   822dc:	str	r3, [sp, #52]	; 0x34
   822e0:	b	7ee74 <fputs@plt+0x6dd60>
   822e4:	ldr	r2, [pc, #-1972]	; 81b38 <fputs@plt+0x70a24>
   822e8:	mov	r3, #12
   822ec:	add	r2, pc, r2
   822f0:	mla	fp, r3, fp, r2
   822f4:	ldr	ip, [r9, #24]
   822f8:	ldr	r1, [sp, #60]	; 0x3c
   822fc:	ldr	r2, [fp, #1320]	; 0x528
   82300:	mov	r0, sl
   82304:	tst	ip, r2
   82308:	ldr	r3, [sp, #36]	; 0x24
   8230c:	movne	r2, #1
   82310:	moveq	r2, #0
   82314:	bl	117a4 <fputs@plt+0x690>
   82318:	b	7eb80 <fputs@plt+0x6da6c>
   8231c:	mov	r0, r8
   82320:	bl	12008 <fputs@plt+0xef4>
   82324:	b	7efc0 <fputs@plt+0x6deac>
   82328:	mov	r0, r8
   8232c:	bl	75f2c <fputs@plt+0x64e18>
   82330:	cmp	r0, #0
   82334:	bne	7eb80 <fputs@plt+0x6da6c>
   82338:	ldr	r2, [r8]
   8233c:	ldr	r3, [pc, #-2056]	; 81b3c <fputs@plt+0x70a28>
   82340:	ldr	r1, [pc, #-2056]	; 81b40 <fputs@plt+0x70a2c>
   82344:	ldrb	r2, [r2, #66]	; 0x42
   82348:	add	r3, pc, r3
   8234c:	mov	r0, sl
   82350:	add	r1, pc, r1
   82354:	add	r3, r3, r2, lsl #3
   82358:	ldr	r2, [r3, #2008]	; 0x7d8
   8235c:	bl	2eeb0 <fputs@plt+0x1dd9c>
   82360:	b	7eb80 <fputs@plt+0x6da6c>
   82364:	mov	r0, r8
   82368:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8236c:	mov	r5, r0
   82370:	b	7f0dc <fputs@plt+0x6dfc8>
   82374:	mov	r0, r8
   82378:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8237c:	mov	r5, r0
   82380:	b	7f334 <fputs@plt+0x6e220>
   82384:	ldr	r3, [sp, #48]	; 0x30
   82388:	ldr	r1, [pc, #-2124]	; 81b44 <fputs@plt+0x70a30>
   8238c:	mov	r0, sl
   82390:	ldrb	r2, [r3, #8]
   82394:	add	r1, pc, r1
   82398:	sub	r2, r2, #1
   8239c:	asr	r3, r2, #31
   823a0:	bl	117a4 <fputs@plt+0x690>
   823a4:	b	7eb80 <fputs@plt+0x6da6c>
   823a8:	mov	r0, r8
   823ac:	bl	2e7d4 <fputs@plt+0x1d6c0>
   823b0:	mov	sl, r0
   823b4:	b	80cf8 <fputs@plt+0x6fbe4>
   823b8:	cmp	r1, #109	; 0x6d
   823bc:	bne	7f078 <fputs@plt+0x6df64>
   823c0:	cmp	r2, #0
   823c4:	beq	81f18 <fputs@plt+0x70e04>
   823c8:	ldr	r0, [pc, #-2184]	; 81b48 <fputs@plt+0x70a34>
   823cc:	ldr	r1, [sp, #36]	; 0x24
   823d0:	add	r0, pc, r0
   823d4:	b	823e0 <fputs@plt+0x712cc>
   823d8:	cmp	ip, #0
   823dc:	beq	81f18 <fputs@plt+0x70e04>
   823e0:	ldrb	ip, [r1, #1]!
   823e4:	ldrb	r2, [r0, #1]!
   823e8:	add	lr, r3, ip
   823ec:	add	r2, r3, r2
   823f0:	ldrb	lr, [lr, #336]	; 0x150
   823f4:	ldrb	r2, [r2, #336]	; 0x150
   823f8:	cmp	lr, r2
   823fc:	beq	823d8 <fputs@plt+0x712c4>
   82400:	b	7f078 <fputs@plt+0x6df64>
   82404:	cmp	r1, #110	; 0x6e
   82408:	bne	7f72c <fputs@plt+0x6e618>
   8240c:	cmp	r2, #0
   82410:	beq	81d20 <fputs@plt+0x70c0c>
   82414:	ldr	ip, [pc, #-2256]	; 81b4c <fputs@plt+0x70a38>
   82418:	ldr	r0, [sp, #36]	; 0x24
   8241c:	add	ip, pc, ip
   82420:	b	8242c <fputs@plt+0x71318>
   82424:	cmp	r1, #0
   82428:	beq	81d20 <fputs@plt+0x70c0c>
   8242c:	ldrb	r1, [r0, #1]!
   82430:	ldrb	r2, [ip, #1]!
   82434:	add	lr, r3, r1
   82438:	add	r2, r3, r2
   8243c:	ldrb	lr, [lr, #336]	; 0x150
   82440:	ldrb	r2, [r2, #336]	; 0x150
   82444:	cmp	lr, r2
   82448:	beq	82424 <fputs@plt+0x71310>
   8244c:	b	7f72c <fputs@plt+0x6e618>
   82450:	cmp	r1, #102	; 0x66
   82454:	bne	824a4 <fputs@plt+0x71390>
   82458:	cmp	r2, #0
   8245c:	beq	8249c <fputs@plt+0x71388>
   82460:	ldr	ip, [pc, #-2328]	; 81b50 <fputs@plt+0x70a3c>
   82464:	ldr	r0, [sp, #36]	; 0x24
   82468:	add	ip, pc, ip
   8246c:	b	82478 <fputs@plt+0x71364>
   82470:	cmp	r1, #0
   82474:	beq	8249c <fputs@plt+0x71388>
   82478:	ldrb	r1, [r0, #1]!
   8247c:	ldrb	r2, [ip, #1]!
   82480:	add	lr, r3, r1
   82484:	add	r2, r3, r2
   82488:	ldrb	lr, [lr, #336]	; 0x150
   8248c:	ldrb	r2, [r2, #336]	; 0x150
   82490:	cmp	lr, r2
   82494:	beq	82470 <fputs@plt+0x7135c>
   82498:	b	807a4 <fputs@plt+0x6f690>
   8249c:	mov	r3, #1
   824a0:	b	807c4 <fputs@plt+0x6f6b0>
   824a4:	cmp	r1, #105	; 0x69
   824a8:	bne	807a4 <fputs@plt+0x6f690>
   824ac:	cmp	r2, #0
   824b0:	beq	824f0 <fputs@plt+0x713dc>
   824b4:	ldr	r0, [pc, #-2408]	; 81b54 <fputs@plt+0x70a40>
   824b8:	ldr	r1, [sp, #36]	; 0x24
   824bc:	add	r0, pc, r0
   824c0:	b	824cc <fputs@plt+0x713b8>
   824c4:	cmp	ip, #0
   824c8:	beq	824f0 <fputs@plt+0x713dc>
   824cc:	ldrb	ip, [r1, #1]!
   824d0:	ldrb	r2, [r0, #1]!
   824d4:	add	lr, r3, ip
   824d8:	add	r2, r3, r2
   824dc:	ldrb	lr, [lr, #336]	; 0x150
   824e0:	ldrb	r2, [r2, #336]	; 0x150
   824e4:	cmp	lr, r2
   824e8:	beq	824c4 <fputs@plt+0x713b0>
   824ec:	b	807a4 <fputs@plt+0x6f690>
   824f0:	mov	r3, #2
   824f4:	b	807c4 <fputs@plt+0x6f6b0>
   824f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824fc:	mov	r8, r0
   82500:	sub	sp, sp, #188	; 0xbc
   82504:	ldr	fp, [r8]
   82508:	add	r0, sp, #104	; 0x68
   8250c:	cmp	fp, #0
   82510:	stm	r0, {r2, r3}
   82514:	movlt	r2, #0
   82518:	movlt	r3, r2
   8251c:	strlt	r2, [r8]
   82520:	strhlt	r2, [r8, #8]
   82524:	strblt	r2, [r8, #10]
   82528:	ldr	r2, [pc, #4060]	; 8350c <fputs@plt+0x723f8>
   8252c:	str	r0, [sp, #44]	; 0x2c
   82530:	ldr	r0, [pc, #4056]	; 83510 <fputs@plt+0x723fc>
   82534:	str	r1, [sp, #36]	; 0x24
   82538:	add	r2, pc, r2
   8253c:	ldrb	r9, [sp, #36]	; 0x24
   82540:	add	r0, pc, r0
   82544:	add	r2, r2, #3488	; 0xda0
   82548:	add	r2, r2, #8
   8254c:	ldr	r1, [sp, #224]	; 0xe0
   82550:	addge	r3, r8, fp, lsl #4
   82554:	str	r0, [sp, #40]	; 0x28
   82558:	movlt	fp, r3
   8255c:	sub	r0, r0, #1344	; 0x540
   82560:	str	r2, [sp, #32]
   82564:	sub	r2, r0, #12
   82568:	ldrhge	r3, [r3, #8]
   8256c:	str	r2, [sp, #48]	; 0x30
   82570:	str	r1, [r8, #4]
   82574:	ldr	r2, [pc, #3992]	; 83514 <fputs@plt+0x72400>
   82578:	cmp	r3, r2
   8257c:	bgt	8261c <fputs@plt+0x71508>
   82580:	lsl	r2, r3, #1
   82584:	ldr	r3, [sp, #32]
   82588:	ldr	r4, [pc, #3976]	; 83518 <fputs@plt+0x72404>
   8258c:	ldr	lr, [pc, #3976]	; 8351c <fputs@plt+0x72408>
   82590:	ldr	ip, [pc, #3976]	; 83520 <fputs@plt+0x7240c>
   82594:	ldrsh	r1, [r3, r2]
   82598:	add	r4, pc, r4
   8259c:	add	lr, pc, lr
   825a0:	mov	r3, r9
   825a4:	cmn	r1, #72	; 0x48
   825a8:	beq	82de0 <fputs@plt+0x71ccc>
   825ac:	add	r0, r3, r1
   825b0:	cmp	r0, ip
   825b4:	bhi	825c8 <fputs@plt+0x714b4>
   825b8:	add	r5, r4, r0
   825bc:	ldrb	r5, [r5, #-2928]	; 0xfffff490
   825c0:	cmp	r5, r3
   825c4:	beq	82df4 <fputs@plt+0x71ce0>
   825c8:	cmp	r3, #0
   825cc:	beq	8260c <fputs@plt+0x714f8>
   825d0:	cmp	r3, #69	; 0x45
   825d4:	bhi	825e8 <fputs@plt+0x714d4>
   825d8:	add	r3, lr, r3
   825dc:	ldrb	r3, [r3, #-1428]	; 0xfffffa6c
   825e0:	cmp	r3, #0
   825e4:	bne	825a4 <fputs@plt+0x71490>
   825e8:	ldr	r3, [pc, #3888]	; 83520 <fputs@plt+0x7240c>
   825ec:	add	r1, r1, #70	; 0x46
   825f0:	cmp	r1, r3
   825f4:	bhi	8260c <fputs@plt+0x714f8>
   825f8:	ldr	r3, [sp, #40]	; 0x28
   825fc:	add	r3, r3, r1
   82600:	ldrb	r3, [r3, #-2928]	; 0xfffff490
   82604:	cmp	r3, #70	; 0x46
   82608:	beq	82d6c <fputs@plt+0x71c58>
   8260c:	ldr	r3, [pc, #3856]	; 83524 <fputs@plt+0x72410>
   82610:	add	r3, pc, r3
   82614:	sub	r3, r3, #3808	; 0xee0
   82618:	ldrh	r3, [r3, r2]
   8261c:	ldr	r2, [pc, #3824]	; 83514 <fputs@plt+0x72400>
   82620:	cmp	r3, r2
   82624:	bhi	82674 <fputs@plt+0x71560>
   82628:	cmp	r3, #440	; 0x1b8
   8262c:	addcs	r3, r3, #324	; 0x144
   82630:	add	fp, fp, #1
   82634:	addcs	r3, r3, #2
   82638:	cmp	fp, #99	; 0x63
   8263c:	str	fp, [r8]
   82640:	ldr	r0, [sp, #104]	; 0x68
   82644:	ldr	r1, [sp, #108]	; 0x6c
   82648:	bgt	82d60 <fputs@plt+0x71c4c>
   8264c:	lsl	fp, fp, #4
   82650:	add	r2, fp, #12
   82654:	add	ip, r8, r2
   82658:	add	fp, r8, fp
   8265c:	strh	r3, [fp, #8]
   82660:	strb	r9, [fp, #10]
   82664:	str	r0, [r8, r2]
   82668:	str	r1, [ip, #4]
   8266c:	add	sp, sp, #188	; 0xbc
   82670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82674:	ldr	r2, [pc, #3756]	; 83528 <fputs@plt+0x72414>
   82678:	cmp	r3, r2
   8267c:	bhi	82d10 <fputs@plt+0x71bfc>
   82680:	sub	r3, r3, #972	; 0x3cc
   82684:	sub	r3, r3, #3
   82688:	ldr	r2, [pc, #3740]	; 8352c <fputs@plt+0x72418>
   8268c:	lsl	sl, r3, #1
   82690:	add	r2, pc, r2
   82694:	add	r2, r2, sl
   82698:	cmp	fp, #98	; 0x62
   8269c:	ldrb	r4, [r2, #1645]	; 0x66d
   826a0:	movle	r2, #0
   826a4:	movgt	r2, #1
   826a8:	cmp	r4, #0
   826ac:	lsl	r6, fp, #4
   826b0:	movne	r2, #0
   826b4:	add	r5, r6, #8
   826b8:	cmp	r2, #0
   826bc:	add	r5, r8, r5
   826c0:	ldr	r7, [r8, #4]
   826c4:	bne	82dd4 <fputs@plt+0x71cc0>
   826c8:	ldr	r2, [pc, #3680]	; 83530 <fputs@plt+0x7241c>
   826cc:	cmp	r3, r2
   826d0:	addls	pc, pc, r3, lsl #2
   826d4:	b	82c80 <fputs@plt+0x71b6c>
   826d8:	b	85ec4 <fputs@plt+0x74db0>
   826dc:	b	85eb8 <fputs@plt+0x74da4>
   826e0:	b	85a20 <fputs@plt+0x7490c>
   826e4:	b	85918 <fputs@plt+0x74804>
   826e8:	b	85908 <fputs@plt+0x747f4>
   826ec:	b	858f8 <fputs@plt+0x747e4>
   826f0:	b	858f8 <fputs@plt+0x747e4>
   826f4:	b	858f8 <fputs@plt+0x747e4>
   826f8:	b	858ac <fputs@plt+0x74798>
   826fc:	b	858ac <fputs@plt+0x74798>
   82700:	b	8585c <fputs@plt+0x74748>
   82704:	b	85840 <fputs@plt+0x7472c>
   82708:	b	85824 <fputs@plt+0x74710>
   8270c:	b	85808 <fputs@plt+0x746f4>
   82710:	b	857d8 <fputs@plt+0x746c4>
   82714:	b	857b4 <fputs@plt+0x746a0>
   82718:	b	857a4 <fputs@plt+0x74690>
   8271c:	b	85794 <fputs@plt+0x74680>
   82720:	b	85784 <fputs@plt+0x74670>
   82724:	b	857a4 <fputs@plt+0x74690>
   82728:	b	8575c <fputs@plt+0x74648>
   8272c:	b	85724 <fputs@plt+0x74610>
   82730:	b	857a4 <fputs@plt+0x74690>
   82734:	b	856e8 <fputs@plt+0x745d4>
   82738:	b	855b0 <fputs@plt+0x7449c>
   8273c:	b	8559c <fputs@plt+0x74488>
   82740:	b	85578 <fputs@plt+0x74464>
   82744:	b	85554 <fputs@plt+0x74440>
   82748:	b	85530 <fputs@plt+0x7441c>
   8274c:	b	85518 <fputs@plt+0x74404>
   82750:	b	85500 <fputs@plt+0x743ec>
   82754:	b	854ec <fputs@plt+0x743d8>
   82758:	b	85500 <fputs@plt+0x743ec>
   8275c:	b	854a4 <fputs@plt+0x74390>
   82760:	b	8544c <fputs@plt+0x74338>
   82764:	b	8541c <fputs@plt+0x74308>
   82768:	b	853f4 <fputs@plt+0x742e0>
   8276c:	b	853b8 <fputs@plt+0x742a4>
   82770:	b	853a4 <fputs@plt+0x74290>
   82774:	b	8537c <fputs@plt+0x74268>
   82778:	b	85358 <fputs@plt+0x74244>
   8277c:	b	85298 <fputs@plt+0x74184>
   82780:	b	857a4 <fputs@plt+0x74690>
   82784:	b	85784 <fputs@plt+0x74670>
   82788:	b	85288 <fputs@plt+0x74174>
   8278c:	b	85264 <fputs@plt+0x74150>
   82790:	b	85250 <fputs@plt+0x7413c>
   82794:	b	8523c <fputs@plt+0x74128>
   82798:	b	85220 <fputs@plt+0x7410c>
   8279c:	b	85200 <fputs@plt+0x740ec>
   827a0:	b	851f0 <fputs@plt+0x740dc>
   827a4:	b	851e0 <fputs@plt+0x740cc>
   827a8:	b	851d0 <fputs@plt+0x740bc>
   827ac:	b	851c0 <fputs@plt+0x740ac>
   827b0:	b	851b0 <fputs@plt+0x7409c>
   827b4:	b	851a0 <fputs@plt+0x7408c>
   827b8:	b	8518c <fputs@plt+0x74078>
   827bc:	b	857a4 <fputs@plt+0x74690>
   827c0:	b	8517c <fputs@plt+0x74068>
   827c4:	b	8516c <fputs@plt+0x74058>
   827c8:	b	8559c <fputs@plt+0x74488>
   827cc:	b	85160 <fputs@plt+0x7404c>
   827d0:	b	85518 <fputs@plt+0x74404>
   827d4:	b	85138 <fputs@plt+0x74024>
   827d8:	b	850f8 <fputs@plt+0x73fe4>
   827dc:	b	850e4 <fputs@plt+0x73fd0>
   827e0:	b	8509c <fputs@plt+0x73f88>
   827e4:	b	857a4 <fputs@plt+0x74690>
   827e8:	b	8508c <fputs@plt+0x73f78>
   827ec:	b	85078 <fputs@plt+0x73f64>
   827f0:	b	8508c <fputs@plt+0x73f78>
   827f4:	b	8518c <fputs@plt+0x74078>
   827f8:	b	85068 <fputs@plt+0x73f54>
   827fc:	b	85058 <fputs@plt+0x73f44>
   82800:	b	85038 <fputs@plt+0x73f24>
   82804:	b	8517c <fputs@plt+0x74068>
   82808:	b	857a4 <fputs@plt+0x74690>
   8280c:	b	84fcc <fputs@plt+0x73eb8>
   82810:	b	84fac <fputs@plt+0x73e98>
   82814:	b	84f60 <fputs@plt+0x73e4c>
   82818:	b	860d0 <fputs@plt+0x74fbc>
   8281c:	b	85ff0 <fputs@plt+0x74edc>
   82820:	b	85fe0 <fputs@plt+0x74ecc>
   82824:	b	85fd0 <fputs@plt+0x74ebc>
   82828:	b	85fe0 <fputs@plt+0x74ecc>
   8282c:	b	85f80 <fputs@plt+0x74e6c>
   82830:	b	85f44 <fputs@plt+0x74e30>
   82834:	b	85ee0 <fputs@plt+0x74dcc>
   82838:	b	85ed0 <fputs@plt+0x74dbc>
   8283c:	b	861e0 <fputs@plt+0x750cc>
   82840:	b	857a4 <fputs@plt+0x74690>
   82844:	b	861d0 <fputs@plt+0x750bc>
   82848:	b	861f0 <fputs@plt+0x750dc>
   8284c:	b	86100 <fputs@plt+0x74fec>
   82850:	b	86158 <fputs@plt+0x75044>
   82854:	b	8613c <fputs@plt+0x75028>
   82858:	b	8559c <fputs@plt+0x74488>
   8285c:	b	84f44 <fputs@plt+0x73e30>
   82860:	b	84ef0 <fputs@plt+0x73ddc>
   82864:	b	84ebc <fputs@plt+0x73da8>
   82868:	b	84eac <fputs@plt+0x73d98>
   8286c:	b	84e58 <fputs@plt+0x73d44>
   82870:	b	84de4 <fputs@plt+0x73cd0>
   82874:	b	84da4 <fputs@plt+0x73c90>
   82878:	b	84cec <fputs@plt+0x73bd8>
   8287c:	b	84cd8 <fputs@plt+0x73bc4>
   82880:	b	8613c <fputs@plt+0x75028>
   82884:	b	84cb4 <fputs@plt+0x73ba0>
   82888:	b	84ca4 <fputs@plt+0x73b90>
   8288c:	b	84c84 <fputs@plt+0x73b70>
   82890:	b	84c64 <fputs@plt+0x73b50>
   82894:	b	84c44 <fputs@plt+0x73b30>
   82898:	b	84c30 <fputs@plt+0x73b1c>
   8289c:	b	84c20 <fputs@plt+0x73b0c>
   828a0:	b	84cd8 <fputs@plt+0x73bc4>
   828a4:	b	84c04 <fputs@plt+0x73af0>
   828a8:	b	84bec <fputs@plt+0x73ad8>
   828ac:	b	84bdc <fputs@plt+0x73ac8>
   828b0:	b	84bcc <fputs@plt+0x73ab8>
   828b4:	b	861d0 <fputs@plt+0x750bc>
   828b8:	b	84bb8 <fputs@plt+0x73aa4>
   828bc:	b	84b74 <fputs@plt+0x73a60>
   828c0:	b	84b30 <fputs@plt+0x73a1c>
   828c4:	b	84b20 <fputs@plt+0x73a0c>
   828c8:	b	84b10 <fputs@plt+0x739fc>
   828cc:	b	84b00 <fputs@plt+0x739ec>
   828d0:	b	861d0 <fputs@plt+0x750bc>
   828d4:	b	84bb8 <fputs@plt+0x73aa4>
   828d8:	b	84c20 <fputs@plt+0x73b0c>
   828dc:	b	84c30 <fputs@plt+0x73b1c>
   828e0:	b	84aec <fputs@plt+0x739d8>
   828e4:	b	84ad0 <fputs@plt+0x739bc>
   828e8:	b	84ab4 <fputs@plt+0x739a0>
   828ec:	b	84a98 <fputs@plt+0x73984>
   828f0:	b	84a54 <fputs@plt+0x73940>
   828f4:	b	84c20 <fputs@plt+0x73b0c>
   828f8:	b	84c30 <fputs@plt+0x73b1c>
   828fc:	b	849e8 <fputs@plt+0x738d4>
   82900:	b	849b4 <fputs@plt+0x738a0>
   82904:	b	8497c <fputs@plt+0x73868>
   82908:	b	8493c <fputs@plt+0x73828>
   8290c:	b	84900 <fputs@plt+0x737ec>
   82910:	b	8518c <fputs@plt+0x74078>
   82914:	b	85058 <fputs@plt+0x73f44>
   82918:	b	84bcc <fputs@plt+0x73ab8>
   8291c:	b	848f0 <fputs@plt+0x737dc>
   82920:	b	848d0 <fputs@plt+0x737bc>
   82924:	b	848ac <fputs@plt+0x73798>
   82928:	b	84880 <fputs@plt+0x7376c>
   8292c:	b	8482c <fputs@plt+0x73718>
   82930:	b	847dc <fputs@plt+0x736c8>
   82934:	b	847dc <fputs@plt+0x736c8>
   82938:	b	84758 <fputs@plt+0x73644>
   8293c:	b	8469c <fputs@plt+0x73588>
   82940:	b	8482c <fputs@plt+0x73718>
   82944:	b	8482c <fputs@plt+0x73718>
   82948:	b	845a4 <fputs@plt+0x73490>
   8294c:	b	84540 <fputs@plt+0x7342c>
   82950:	b	844fc <fputs@plt+0x733e8>
   82954:	b	84478 <fputs@plt+0x73364>
   82958:	b	84440 <fputs@plt+0x7332c>
   8295c:	b	84400 <fputs@plt+0x732ec>
   82960:	b	84064 <fputs@plt+0x72f50>
   82964:	b	84064 <fputs@plt+0x72f50>
   82968:	b	84064 <fputs@plt+0x72f50>
   8296c:	b	84064 <fputs@plt+0x72f50>
   82970:	b	84064 <fputs@plt+0x72f50>
   82974:	b	84064 <fputs@plt+0x72f50>
   82978:	b	84064 <fputs@plt+0x72f50>
   8297c:	b	84064 <fputs@plt+0x72f50>
   82980:	b	84050 <fputs@plt+0x72f3c>
   82984:	b	8402c <fputs@plt+0x72f18>
   82988:	b	83fb0 <fputs@plt+0x72e9c>
   8298c:	b	83f24 <fputs@plt+0x72e10>
   82990:	b	83eec <fputs@plt+0x72dd8>
   82994:	b	83eb4 <fputs@plt+0x72da0>
   82998:	b	83e5c <fputs@plt+0x72d48>
   8299c:	b	84150 <fputs@plt+0x7303c>
   829a0:	b	84114 <fputs@plt+0x73000>
   829a4:	b	84114 <fputs@plt+0x73000>
   829a8:	b	840d8 <fputs@plt+0x72fc4>
   829ac:	b	8409c <fputs@plt+0x72f88>
   829b0:	b	842b4 <fputs@plt+0x731a0>
   829b4:	b	8517c <fputs@plt+0x74068>
   829b8:	b	841a8 <fputs@plt+0x73094>
   829bc:	b	842b4 <fputs@plt+0x731a0>
   829c0:	b	8517c <fputs@plt+0x74068>
   829c4:	b	84224 <fputs@plt+0x73110>
   829c8:	b	839cc <fputs@plt+0x728b8>
   829cc:	b	83cf4 <fputs@plt+0x72be0>
   829d0:	b	83c18 <fputs@plt+0x72b04>
   829d4:	b	83ba8 <fputs@plt+0x72a94>
   829d8:	b	83b30 <fputs@plt+0x72a1c>
   829dc:	b	83afc <fputs@plt+0x729e8>
   829e0:	b	83ac8 <fputs@plt+0x729b4>
   829e4:	b	84c30 <fputs@plt+0x73b1c>
   829e8:	b	84c20 <fputs@plt+0x73b0c>
   829ec:	b	82c80 <fputs@plt+0x71b6c>
   829f0:	b	84c20 <fputs@plt+0x73b0c>
   829f4:	b	861d0 <fputs@plt+0x750bc>
   829f8:	b	83a80 <fputs@plt+0x7296c>
   829fc:	b	83e00 <fputs@plt+0x72cec>
   82a00:	b	83da0 <fputs@plt+0x72c8c>
   82a04:	b	83d90 <fputs@plt+0x72c7c>
   82a08:	b	83d80 <fputs@plt+0x72c6c>
   82a0c:	b	861d0 <fputs@plt+0x750bc>
   82a10:	b	83e4c <fputs@plt+0x72d38>
   82a14:	b	83e20 <fputs@plt+0x72d0c>
   82a18:	b	835ec <fputs@plt+0x724d8>
   82a1c:	b	857a4 <fputs@plt+0x74690>
   82a20:	b	8517c <fputs@plt+0x74068>
   82a24:	b	835b8 <fputs@plt+0x724a4>
   82a28:	b	83970 <fputs@plt+0x7285c>
   82a2c:	b	83970 <fputs@plt+0x7285c>
   82a30:	b	8394c <fputs@plt+0x72838>
   82a34:	b	83924 <fputs@plt+0x72810>
   82a38:	b	83900 <fputs@plt+0x727ec>
   82a3c:	b	838d8 <fputs@plt+0x727c4>
   82a40:	b	838b4 <fputs@plt+0x727a0>
   82a44:	b	8613c <fputs@plt+0x75028>
   82a48:	b	8613c <fputs@plt+0x75028>
   82a4c:	b	836b0 <fputs@plt+0x7259c>
   82a50:	b	82b10 <fputs@plt+0x719fc>
   82a54:	b	836a0 <fputs@plt+0x7258c>
   82a58:	b	83690 <fputs@plt+0x7257c>
   82a5c:	b	83680 <fputs@plt+0x7256c>
   82a60:	b	83670 <fputs@plt+0x7255c>
   82a64:	b	83658 <fputs@plt+0x72544>
   82a68:	b	83658 <fputs@plt+0x72544>
   82a6c:	b	8363c <fputs@plt+0x72528>
   82a70:	b	8362c <fputs@plt+0x72518>
   82a74:	b	83618 <fputs@plt+0x72504>
   82a78:	b	843e8 <fputs@plt+0x732d4>
   82a7c:	b	843dc <fputs@plt+0x732c8>
   82a80:	b	83a54 <fputs@plt+0x72940>
   82a84:	b	83a3c <fputs@plt+0x72928>
   82a88:	b	84350 <fputs@plt+0x7323c>
   82a8c:	b	842c4 <fputs@plt+0x731b0>
   82a90:	b	84368 <fputs@plt+0x73254>
   82a94:	b	8355c <fputs@plt+0x72448>
   82a98:	b	834bc <fputs@plt+0x723a8>
   82a9c:	b	83470 <fputs@plt+0x7235c>
   82aa0:	b	83420 <fputs@plt+0x7230c>
   82aa4:	b	83410 <fputs@plt+0x722fc>
   82aa8:	b	83d90 <fputs@plt+0x72c7c>
   82aac:	b	83400 <fputs@plt+0x722ec>
   82ab0:	b	833cc <fputs@plt+0x722b8>
   82ab4:	b	83390 <fputs@plt+0x7227c>
   82ab8:	b	83354 <fputs@plt+0x72240>
   82abc:	b	8362c <fputs@plt+0x72518>
   82ac0:	b	83618 <fputs@plt+0x72504>
   82ac4:	b	832d4 <fputs@plt+0x721c0>
   82ac8:	b	83214 <fputs@plt+0x72100>
   82acc:	b	8333c <fputs@plt+0x72228>
   82ad0:	b	831f8 <fputs@plt+0x720e4>
   82ad4:	b	832ec <fputs@plt+0x721d8>
   82ad8:	b	830a0 <fputs@plt+0x71f8c>
   82adc:	b	83058 <fputs@plt+0x71f44>
   82ae0:	b	83044 <fputs@plt+0x71f30>
   82ae4:	b	8302c <fputs@plt+0x71f18>
   82ae8:	b	82eb0 <fputs@plt+0x71d9c>
   82aec:	b	82e94 <fputs@plt+0x71d80>
   82af0:	b	82e64 <fputs@plt+0x71d50>
   82af4:	b	82e64 <fputs@plt+0x71d50>
   82af8:	b	82e64 <fputs@plt+0x71d50>
   82afc:	b	82e54 <fputs@plt+0x71d40>
   82b00:	b	82e40 <fputs@plt+0x71d2c>
   82b04:	b	82e2c <fputs@plt+0x71d18>
   82b08:	b	82e04 <fputs@plt+0x71cf0>
   82b0c:	b	83aa0 <fputs@plt+0x7298c>
   82b10:	ldr	r3, [r5, #-156]	; 0xffffff64
   82b14:	add	r6, r8, r6
   82b18:	str	r3, [sp, #72]	; 0x48
   82b1c:	cmp	r3, #0
   82b20:	ldr	r3, [r6, #12]
   82b24:	ldr	fp, [r7]
   82b28:	str	r3, [sp, #80]	; 0x50
   82b2c:	sub	r3, r5, #108	; 0x6c
   82b30:	str	r3, [sp, #100]	; 0x64
   82b34:	ldr	r3, [r5, #-76]	; 0xffffffb4
   82b38:	str	r3, [sp, #68]	; 0x44
   82b3c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   82b40:	str	r3, [sp, #88]	; 0x58
   82b44:	ldr	r3, [r5, #-56]	; 0xffffffc8
   82b48:	str	r3, [sp, #76]	; 0x4c
   82b4c:	ldr	r3, [r5, #-28]	; 0xffffffe4
   82b50:	str	r3, [sp, #56]	; 0x38
   82b54:	ldr	r3, [r5, #-124]	; 0xffffff84
   82b58:	str	r3, [sp, #92]	; 0x5c
   82b5c:	beq	86850 <fputs@plt+0x7573c>
   82b60:	ldr	r3, [r5, #-88]	; 0xffffffa8
   82b64:	cmp	r3, #0
   82b68:	subeq	r3, r5, #108	; 0x6c
   82b6c:	streq	r3, [sp, #116]	; 0x74
   82b70:	moveq	r6, #1
   82b74:	bne	86ba0 <fputs@plt+0x75a8c>
   82b78:	ldr	r1, [sp, #56]	; 0x38
   82b7c:	cmp	r1, #0
   82b80:	beq	82c10 <fputs@plt+0x71afc>
   82b84:	ldrb	r2, [fp, #69]	; 0x45
   82b88:	cmp	r2, #0
   82b8c:	str	r2, [sp, #52]	; 0x34
   82b90:	bne	82c10 <fputs@plt+0x71afc>
   82b94:	ldrb	r3, [fp, #149]	; 0x95
   82b98:	cmp	r3, #0
   82b9c:	cmpne	r6, #1
   82ba0:	beq	82bbc <fputs@plt+0x71aa8>
   82ba4:	ldr	r1, [r1, #12]
   82ba8:	mov	r0, fp
   82bac:	bl	1d100 <fputs@plt+0xbfec>
   82bb0:	ldr	r3, [sp, #56]	; 0x38
   82bb4:	ldr	r2, [sp, #52]	; 0x34
   82bb8:	str	r2, [r3, #12]
   82bbc:	ldr	r1, [sp, #56]	; 0x38
   82bc0:	mov	r0, r7
   82bc4:	bl	77b18 <fputs@plt+0x66a04>
   82bc8:	ldrb	r3, [fp, #149]	; 0x95
   82bcc:	cmp	r3, #0
   82bd0:	bne	82c04 <fputs@plt+0x71af0>
   82bd4:	cmp	r0, #0
   82bd8:	ldr	r2, [r5, #-88]	; 0xffffffa8
   82bdc:	clz	r3, r2
   82be0:	lsr	r3, r3, #5
   82be4:	moveq	r3, #0
   82be8:	cmp	r3, #0
   82bec:	beq	82c04 <fputs@plt+0x71af0>
   82bf0:	ldr	r3, [fp, #16]
   82bf4:	ldr	r2, [r0, #64]	; 0x40
   82bf8:	ldr	r3, [r3, #28]
   82bfc:	cmp	r2, r3
   82c00:	moveq	r6, #1
   82c04:	ldrb	r3, [fp, #69]	; 0x45
   82c08:	cmp	r3, #0
   82c0c:	beq	86fe0 <fputs@plt+0x75ecc>
   82c10:	mov	r3, #0
   82c14:	mov	r6, r3
   82c18:	str	r3, [sp, #52]	; 0x34
   82c1c:	ldr	r1, [sp, #52]	; 0x34
   82c20:	mov	r0, fp
   82c24:	bl	1d100 <fputs@plt+0xbfec>
   82c28:	ldr	r1, [sp, #56]	; 0x38
   82c2c:	mov	r0, fp
   82c30:	bl	23860 <fputs@plt+0x1274c>
   82c34:	ldr	r1, [sp, #76]	; 0x4c
   82c38:	mov	r0, fp
   82c3c:	bl	1d3a4 <fputs@plt+0xc290>
   82c40:	ldr	r1, [sp, #80]	; 0x50
   82c44:	mov	r0, fp
   82c48:	bl	23a00 <fputs@plt+0x128ec>
   82c4c:	ldr	r3, [r7, #492]	; 0x1ec
   82c50:	cmp	r3, #0
   82c54:	beq	86e88 <fputs@plt+0x75d74>
   82c58:	ldr	r3, [r5, #-88]	; 0xffffffa8
   82c5c:	cmp	r3, #0
   82c60:	subne	r2, r5, #92	; 0x5c
   82c64:	ldreq	r3, [sp, #100]	; 0x64
   82c68:	ldmne	r2, {r0, r1}
   82c6c:	subne	r3, r5, #156	; 0x9c
   82c70:	ldmeq	r3, {r0, r1}
   82c74:	subeq	r3, r5, #156	; 0x9c
   82c78:	stm	r3, {r0, r1}
   82c7c:	ldr	fp, [r8]
   82c80:	rsb	r2, r4, r4, lsl #28
   82c84:	ldr	r3, [pc, #2216]	; 83534 <fputs@plt+0x72420>
   82c88:	lsl	r2, r2, #4
   82c8c:	add	r3, pc, r3
   82c90:	ldrh	lr, [r5, r2]
   82c94:	add	r1, r3, sl
   82c98:	add	ip, r3, #2336	; 0x920
   82c9c:	ldrb	r1, [r1, #1644]	; 0x66c
   82ca0:	lsl	lr, lr, #1
   82ca4:	sub	r3, r3, #1344	; 0x540
   82ca8:	ldrsh	ip, [ip, lr]
   82cac:	ldr	r0, [pc, #2144]	; 83514 <fputs@plt+0x72400>
   82cb0:	add	ip, r1, ip
   82cb4:	add	r3, r3, ip, lsl #1
   82cb8:	ldrh	r3, [r3, #-12]
   82cbc:	cmp	r3, r0
   82cc0:	bgt	82d7c <fputs@plt+0x71c68>
   82cc4:	cmp	r3, #440	; 0x1b8
   82cc8:	add	r2, r2, #16
   82ccc:	addge	r3, r3, #324	; 0x144
   82cd0:	sub	r4, r4, #1
   82cd4:	add	r0, r5, r2
   82cd8:	addge	r3, r3, #2
   82cdc:	sub	fp, fp, r4
   82ce0:	str	fp, [r8]
   82ce4:	strh	r3, [r5, r2]
   82ce8:	strb	r1, [r0, #2]
   82cec:	ldr	r3, [sp, #36]	; 0x24
   82cf0:	cmp	r3, #251	; 0xfb
   82cf4:	beq	8266c <fputs@plt+0x71558>
   82cf8:	ldr	fp, [r8]
   82cfc:	cmp	fp, #0
   82d00:	blt	8266c <fputs@plt+0x71558>
   82d04:	add	r3, r8, fp, lsl #4
   82d08:	ldrh	r3, [r3, #8]
   82d0c:	b	82574 <fputs@plt+0x71460>
   82d10:	ldr	r3, [sp, #44]	; 0x2c
   82d14:	add	r4, sp, #160	; 0xa0
   82d18:	ldr	r5, [r8, #4]
   82d1c:	ldm	r3, {r0, r1}
   82d20:	add	r3, sp, #152	; 0x98
   82d24:	mov	r2, r3
   82d28:	stm	r4, {r0, r1}
   82d2c:	stm	r3, {r0, r1}
   82d30:	ldr	r1, [pc, #2048]	; 83538 <fputs@plt+0x72424>
   82d34:	mov	r0, r5
   82d38:	add	r1, pc, r1
   82d3c:	bl	39630 <fputs@plt+0x2851c>
   82d40:	str	r5, [r8, #4]
   82d44:	mov	r2, r4
   82d48:	mov	r0, r5
   82d4c:	mov	r1, r9
   82d50:	add	r3, sp, #164	; 0xa4
   82d54:	bl	24000 <fputs@plt+0x12eec>
   82d58:	add	sp, sp, #188	; 0xbc
   82d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d60:	mov	r0, r8
   82d64:	bl	396bc <fputs@plt+0x285a8>
   82d68:	b	8266c <fputs@plt+0x71558>
   82d6c:	ldr	r3, [sp, #48]	; 0x30
   82d70:	lsl	r1, r1, #1
   82d74:	ldrh	r3, [r3, r1]
   82d78:	b	8261c <fputs@plt+0x71508>
   82d7c:	sub	fp, fp, r4
   82d80:	cmp	fp, #0
   82d84:	str	fp, [r8]
   82d88:	ldr	r5, [r8, #4]
   82d8c:	blt	82dcc <fputs@plt+0x71cb8>
   82d90:	mov	r0, r5
   82d94:	b	82d9c <fputs@plt+0x71c88>
   82d98:	ldr	r0, [r8, #4]
   82d9c:	lsl	r3, fp, #4
   82da0:	add	r2, r3, #12
   82da4:	add	r1, r8, r3
   82da8:	sub	fp, fp, #1
   82dac:	add	r2, r8, r2
   82db0:	str	fp, [r8]
   82db4:	add	r3, r2, #4
   82db8:	ldrb	r1, [r1, #10]
   82dbc:	bl	24000 <fputs@plt+0x12eec>
   82dc0:	ldr	fp, [r8]
   82dc4:	cmp	fp, #0
   82dc8:	bge	82d98 <fputs@plt+0x71c84>
   82dcc:	str	r5, [r8, #4]
   82dd0:	b	82cec <fputs@plt+0x71bd8>
   82dd4:	mov	r0, r8
   82dd8:	bl	396bc <fputs@plt+0x285a8>
   82ddc:	b	82cec <fputs@plt+0x71bd8>
   82de0:	ldr	r3, [pc, #1876]	; 8353c <fputs@plt+0x72428>
   82de4:	add	r3, pc, r3
   82de8:	sub	r3, r3, #3808	; 0xee0
   82dec:	ldrh	r3, [r3, r2]
   82df0:	b	8261c <fputs@plt+0x71508>
   82df4:	sub	r4, r4, #1344	; 0x540
   82df8:	add	r0, r4, r0, lsl #1
   82dfc:	ldrh	r3, [r0, #-12]
   82e00:	b	8261c <fputs@plt+0x71508>
   82e04:	ldr	r2, [r5, #-12]
   82e08:	ldr	r3, [r5, #-60]	; 0xffffffc4
   82e0c:	mov	r0, r7
   82e10:	str	r2, [sp]
   82e14:	mov	r1, #0
   82e18:	sub	r2, r5, #76	; 0x4c
   82e1c:	bl	42ccc <fputs@plt+0x31bb8>
   82e20:	str	r0, [r5, #-76]	; 0xffffffb4
   82e24:	ldr	fp, [r8]
   82e28:	b	82c80 <fputs@plt+0x71b6c>
   82e2c:	add	r6, r8, r6
   82e30:	ldr	r3, [r6, #12]
   82e34:	str	r3, [r5, #-28]	; 0xffffffe4
   82e38:	ldr	fp, [r8]
   82e3c:	b	82c80 <fputs@plt+0x71b6c>
   82e40:	add	r6, r8, r6
   82e44:	ldr	r3, [r6, #12]
   82e48:	str	r3, [r5, #-12]
   82e4c:	ldr	fp, [r8]
   82e50:	b	82c80 <fputs@plt+0x71b6c>
   82e54:	mov	r3, #0
   82e58:	str	r3, [r5, #20]
   82e5c:	ldr	fp, [r8]
   82e60:	b	82c80 <fputs@plt+0x71b6c>
   82e64:	ldr	r2, [r7, #516]	; 0x204
   82e68:	add	r6, r8, r6
   82e6c:	cmp	r2, #0
   82e70:	ldr	r3, [r6, #12]
   82e74:	ldrne	r1, [r6, #16]
   82e78:	ldr	fp, [r8]
   82e7c:	addne	r3, r3, r1
   82e80:	streq	r3, [r7, #516]	; 0x204
   82e84:	ldreq	r3, [r6, #16]
   82e88:	subne	r3, r3, r2
   82e8c:	str	r3, [r7, #520]	; 0x208
   82e90:	b	82c80 <fputs@plt+0x71b6c>
   82e94:	mov	r0, r7
   82e98:	bl	2fe34 <fputs@plt+0x1ed20>
   82e9c:	mov	r3, #0
   82ea0:	str	r3, [r7, #516]	; 0x204
   82ea4:	str	r3, [r7, #520]	; 0x208
   82ea8:	ldr	fp, [r8]
   82eac:	b	82c80 <fputs@plt+0x71b6c>
   82eb0:	ldr	r2, [r5, #-60]	; 0xffffffc4
   82eb4:	mov	fp, #0
   82eb8:	mov	r3, #1
   82ebc:	add	ip, r6, #12
   82ec0:	str	r2, [sp, #8]
   82ec4:	str	r3, [sp, #4]
   82ec8:	str	fp, [sp]
   82ecc:	mov	r3, fp
   82ed0:	add	ip, r8, ip
   82ed4:	sub	r2, r5, #28
   82ed8:	sub	r1, r5, #44	; 0x2c
   82edc:	mov	r0, r7
   82ee0:	str	ip, [sp, #60]	; 0x3c
   82ee4:	bl	75f70 <fputs@plt+0x64e5c>
   82ee8:	ldr	r3, [r7, #488]	; 0x1e8
   82eec:	cmp	r3, fp
   82ef0:	str	r3, [sp, #52]	; 0x34
   82ef4:	ldreq	fp, [r8]
   82ef8:	beq	82c80 <fputs@plt+0x71b6c>
   82efc:	ldr	r3, [sp, #52]	; 0x34
   82f00:	ldr	r1, [r3, #64]	; 0x40
   82f04:	ldr	r3, [r7]
   82f08:	cmp	r1, #0
   82f0c:	str	r3, [sp, #56]	; 0x38
   82f10:	beq	86d4c <fputs@plt+0x75c38>
   82f14:	ldr	r0, [r3, #20]
   82f18:	cmp	r0, #0
   82f1c:	ble	82f50 <fputs@plt+0x71e3c>
   82f20:	ldr	r3, [r3, #16]
   82f24:	ldr	r2, [r3, #12]
   82f28:	cmp	r1, r2
   82f2c:	bne	82f44 <fputs@plt+0x71e30>
   82f30:	b	82f50 <fputs@plt+0x71e3c>
   82f34:	add	r3, r3, #16
   82f38:	ldr	r2, [r3, #12]
   82f3c:	cmp	r1, r2
   82f40:	beq	82f50 <fputs@plt+0x71e3c>
   82f44:	add	fp, fp, #1
   82f48:	cmp	fp, r0
   82f4c:	bne	82f34 <fputs@plt+0x71e20>
   82f50:	ldr	r2, [sp, #52]	; 0x34
   82f54:	mov	ip, #0
   82f58:	ldr	r1, [sp, #60]	; 0x3c
   82f5c:	ldrb	r3, [r2, #42]	; 0x2a
   82f60:	ldr	r0, [sp, #56]	; 0x38
   82f64:	add	r6, r8, r6
   82f68:	orr	r3, r3, #16
   82f6c:	strb	r3, [r2, #42]	; 0x2a
   82f70:	mov	r3, r2
   82f74:	str	ip, [r3, #48]!	; 0x30
   82f78:	str	r3, [sp, #60]	; 0x3c
   82f7c:	bl	24628 <fputs@plt+0x13514>
   82f80:	ldr	r2, [sp, #52]	; 0x34
   82f84:	ldr	r1, [sp, #60]	; 0x3c
   82f88:	add	r3, r2, #52	; 0x34
   82f8c:	mov	r2, r3
   82f90:	str	r3, [sp, #64]	; 0x40
   82f94:	mov	r3, r0
   82f98:	ldr	r0, [sp, #56]	; 0x38
   82f9c:	bl	2fdcc <fputs@plt+0x1ecb8>
   82fa0:	add	r0, sp, #56	; 0x38
   82fa4:	mov	r3, #0
   82fa8:	ldm	r0, {r0, r1, r2}
   82fac:	bl	2fdcc <fputs@plt+0x1ecb8>
   82fb0:	ldr	r3, [sp, #52]	; 0x34
   82fb4:	ldr	r0, [sp, #56]	; 0x38
   82fb8:	ldr	r1, [r3]
   82fbc:	bl	25ecc <fputs@plt+0x14db8>
   82fc0:	mov	r3, r0
   82fc4:	add	r0, sp, #56	; 0x38
   82fc8:	ldm	r0, {r0, r1, r2}
   82fcc:	bl	2fdcc <fputs@plt+0x1ecb8>
   82fd0:	ldr	r2, [sp, #52]	; 0x34
   82fd4:	ldr	r3, [r6, #12]
   82fd8:	ldr	r0, [r6, #16]
   82fdc:	ldr	r2, [r2, #52]	; 0x34
   82fe0:	ldr	r1, [r7, #500]	; 0x1f4
   82fe4:	add	r3, r3, r0
   82fe8:	cmp	r2, #0
   82fec:	sub	r3, r3, r1
   82ff0:	str	r3, [r7, #504]	; 0x1f8
   82ff4:	ldreq	fp, [r8]
   82ff8:	beq	82c80 <fputs@plt+0x71b6c>
   82ffc:	ldr	r1, [r7]
   83000:	ldr	r3, [r2]
   83004:	ldr	r2, [sp, #52]	; 0x34
   83008:	ldr	r1, [r1, #16]
   8300c:	mov	r0, r7
   83010:	ldr	r2, [r2]
   83014:	ldr	r1, [r1, fp, lsl #4]
   83018:	str	r1, [sp]
   8301c:	mov	r1, #29
   83020:	bl	39730 <fputs@plt+0x2861c>
   83024:	ldr	fp, [r8]
   83028:	b	82c80 <fputs@plt+0x71b6c>
   8302c:	add	r1, r6, #12
   83030:	add	r1, r8, r1
   83034:	mov	r0, r7
   83038:	bl	8cb10 <fputs@plt+0x7b9fc>
   8303c:	ldr	fp, [r8]
   83040:	b	82c80 <fputs@plt+0x71b6c>
   83044:	mov	r0, r7
   83048:	mov	r1, #0
   8304c:	bl	8cb10 <fputs@plt+0x7b9fc>
   83050:	ldr	fp, [r8]
   83054:	b	82c80 <fputs@plt+0x71b6c>
   83058:	ldrb	r3, [r7, #24]
   8305c:	ldr	fp, [r7]
   83060:	add	r6, r8, r6
   83064:	add	r3, r3, #1
   83068:	strb	r3, [r7, #24]
   8306c:	ldr	r3, [fp, #256]	; 0x100
   83070:	ldrb	r1, [fp, #69]	; 0x45
   83074:	add	r3, r3, #1
   83078:	str	r3, [fp, #256]	; 0x100
   8307c:	ldr	r3, [r6, #12]
   83080:	cmp	r1, #0
   83084:	str	r3, [sp, #64]	; 0x40
   83088:	beq	862cc <fputs@plt+0x751b8>
   8308c:	mov	r0, fp
   83090:	ldr	r1, [sp, #64]	; 0x40
   83094:	bl	23860 <fputs@plt+0x1274c>
   83098:	ldr	fp, [r8]
   8309c:	b	82c80 <fputs@plt+0x71b6c>
   830a0:	ldr	r3, [r7, #508]	; 0x1fc
   830a4:	ldr	r1, [r5, #-12]
   830a8:	ldr	r2, [r7, #512]	; 0x200
   830ac:	sub	r3, r3, r1
   830b0:	add	r3, r3, r2
   830b4:	str	r3, [r5, #-8]
   830b8:	ldr	r3, [r7, #68]	; 0x44
   830bc:	cmp	r3, #0
   830c0:	str	r3, [sp, #52]	; 0x34
   830c4:	bne	86688 <fputs@plt+0x75574>
   830c8:	ldr	fp, [r7]
   830cc:	ldrb	r3, [fp, #69]	; 0x45
   830d0:	cmp	r3, #0
   830d4:	bne	86d24 <fputs@plt+0x75c10>
   830d8:	ldr	r3, [r7, #488]	; 0x1e8
   830dc:	str	r3, [sp, #56]	; 0x38
   830e0:	ldr	ip, [r3, #64]	; 0x40
   830e4:	cmp	ip, #0
   830e8:	beq	870b8 <fputs@plt+0x75fa4>
   830ec:	ldr	lr, [fp, #20]
   830f0:	cmp	lr, #0
   830f4:	ldrle	r2, [fp, #16]
   830f8:	ble	83140 <fputs@plt+0x7202c>
   830fc:	ldr	r0, [fp, #16]
   83100:	ldr	r3, [r0, #12]
   83104:	cmp	ip, r3
   83108:	addne	r3, r0, #16
   8310c:	ldrne	r1, [sp, #52]	; 0x34
   83110:	bne	8312c <fputs@plt+0x72018>
   83114:	b	87c00 <fputs@plt+0x76aec>
   83118:	mov	r2, r3
   8311c:	add	r3, r3, #16
   83120:	ldr	r6, [r3, #-4]
   83124:	cmp	ip, r6
   83128:	beq	87214 <fputs@plt+0x76100>
   8312c:	add	r1, r1, #1
   83130:	cmp	r1, lr
   83134:	bne	83118 <fputs@plt+0x72004>
   83138:	add	r2, r0, r1, lsl #4
   8313c:	str	r1, [sp, #52]	; 0x34
   83140:	ldr	r0, [sp, #56]	; 0x38
   83144:	ldr	r2, [r2]
   83148:	ldrsh	r3, [r0, #34]	; 0x22
   8314c:	ldr	r1, [r0, #4]
   83150:	ldr	r0, [r0]
   83154:	sub	r3, r3, #-268435455	; 0xf0000001
   83158:	str	r2, [sp, #60]	; 0x3c
   8315c:	add	r3, r1, r3, lsl #4
   83160:	str	r3, [sp, #64]	; 0x40
   83164:	ldr	r6, [r3, #4]
   83168:	ldr	r3, [r7, #8]
   8316c:	add	r1, r0, #16
   83170:	mov	r0, fp
   83174:	str	r1, [sp, #72]	; 0x48
   83178:	str	r3, [sp, #68]	; 0x44
   8317c:	bl	18cb0 <fputs@plt+0x7b9c>
   83180:	mov	r1, #0
   83184:	ldr	r2, [sp, #60]	; 0x3c
   83188:	ldr	r3, [r0]
   8318c:	str	r0, [sp, #76]	; 0x4c
   83190:	str	r1, [sp]
   83194:	mov	r0, r7
   83198:	mov	r1, #26
   8319c:	bl	39730 <fputs@plt+0x2861c>
   831a0:	cmp	r0, #0
   831a4:	bne	86d44 <fputs@plt+0x75c30>
   831a8:	cmp	r6, #0
   831ac:	beq	831c0 <fputs@plt+0x720ac>
   831b0:	ldr	r3, [r6, #12]
   831b4:	ldrb	r3, [r3]
   831b8:	cmp	r3, #101	; 0x65
   831bc:	moveq	r6, #0
   831c0:	ldr	r3, [sp, #64]	; 0x40
   831c4:	ldrb	r3, [r3, #15]
   831c8:	tst	r3, #1
   831cc:	bne	87dc4 <fputs@plt+0x76cb0>
   831d0:	ldr	r3, [sp, #56]	; 0x38
   831d4:	ldr	r3, [r3, #8]
   831d8:	cmp	r3, #0
   831dc:	beq	87500 <fputs@plt+0x763ec>
   831e0:	ldr	r1, [pc, #856]	; 83540 <fputs@plt+0x7242c>
   831e4:	mov	r0, r7
   831e8:	add	r1, pc, r1
   831ec:	bl	39630 <fputs@plt+0x2851c>
   831f0:	ldr	fp, [r8]
   831f4:	b	82c80 <fputs@plt+0x71b6c>
   831f8:	add	r2, r6, #12
   831fc:	add	r2, r8, r2
   83200:	mov	r0, r7
   83204:	sub	r1, r5, #12
   83208:	bl	8c914 <fputs@plt+0x7b800>
   8320c:	ldr	fp, [r8]
   83210:	b	82c80 <fputs@plt+0x71b6c>
   83214:	mov	r0, r7
   83218:	ldr	fp, [r7]
   8321c:	bl	75f2c <fputs@plt+0x64e18>
   83220:	cmp	r0, #0
   83224:	bne	832cc <fputs@plt+0x721b8>
   83228:	add	r3, r8, r6
   8322c:	sub	r2, r5, #12
   83230:	str	r2, [sp, #52]	; 0x34
   83234:	ldr	r2, [r3, #12]
   83238:	cmp	r2, #0
   8323c:	beq	86df4 <fputs@plt+0x75ce0>
   83240:	add	r2, r6, #12
   83244:	add	r3, sp, #160	; 0xa0
   83248:	add	r2, r8, r2
   8324c:	sub	r1, r5, #12
   83250:	mov	r0, r7
   83254:	bl	398ac <fputs@plt+0x28798>
   83258:	subs	r3, r0, #0
   8325c:	mov	r6, r3
   83260:	str	r3, [sp, #56]	; 0x38
   83264:	blt	832cc <fputs@plt+0x721b8>
   83268:	ldr	r1, [sp, #160]	; 0xa0
   8326c:	mov	r0, fp
   83270:	bl	24628 <fputs@plt+0x13514>
   83274:	subs	r3, r0, #0
   83278:	mov	r2, r3
   8327c:	beq	832cc <fputs@plt+0x721b8>
   83280:	ldr	r3, [fp, #16]
   83284:	str	r2, [sp, #52]	; 0x34
   83288:	mov	r1, r2
   8328c:	ldr	r6, [r3, r6, lsl #4]
   83290:	mov	r0, fp
   83294:	mov	r2, r6
   83298:	bl	18cb0 <fputs@plt+0x7b9c>
   8329c:	subs	r2, r0, #0
   832a0:	mov	ip, r2
   832a4:	str	r2, [sp, #60]	; 0x3c
   832a8:	beq	87924 <fputs@plt+0x76810>
   832ac:	mov	r0, r7
   832b0:	ldr	r1, [ip, #8]
   832b4:	mov	r3, #0
   832b8:	add	r2, r2, #64	; 0x40
   832bc:	bl	6597c <fputs@plt+0x54868>
   832c0:	ldr	r1, [sp, #52]	; 0x34
   832c4:	mov	r0, fp
   832c8:	bl	1d100 <fputs@plt+0xbfec>
   832cc:	ldr	fp, [r8]
   832d0:	b	82c80 <fputs@plt+0x71b6c>
   832d4:	mov	r0, r7
   832d8:	bl	75f2c <fputs@plt+0x64e18>
   832dc:	subs	r1, r0, #0
   832e0:	beq	86280 <fputs@plt+0x7516c>
   832e4:	ldr	fp, [r8]
   832e8:	b	82c80 <fputs@plt+0x71b6c>
   832ec:	ldr	fp, [r7]
   832f0:	ldr	r3, [r5, #-44]	; 0xffffffd4
   832f4:	str	r3, [sp, #76]	; 0x4c
   832f8:	ldrb	r3, [fp, #69]	; 0x45
   832fc:	ldr	r2, [fp, #24]
   83300:	cmp	r3, #0
   83304:	movne	r3, #0
   83308:	str	r2, [sp, #80]	; 0x50
   8330c:	strne	r3, [sp, #56]	; 0x38
   83310:	beq	86690 <fputs@plt+0x7557c>
   83314:	mov	r0, fp
   83318:	ldr	r1, [sp, #76]	; 0x4c
   8331c:	bl	23860 <fputs@plt+0x1274c>
   83320:	mov	r0, fp
   83324:	ldr	r1, [sp, #56]	; 0x38
   83328:	bl	1d100 <fputs@plt+0xbfec>
   8332c:	ldr	r3, [sp, #80]	; 0x50
   83330:	str	r3, [fp, #24]
   83334:	ldr	fp, [r8]
   83338:	b	82c80 <fputs@plt+0x71b6c>
   8333c:	mov	r2, #0
   83340:	mov	r0, r7
   83344:	mov	r1, r2
   83348:	bl	8c914 <fputs@plt+0x7b800>
   8334c:	ldr	fp, [r8]
   83350:	b	82c80 <fputs@plt+0x71b6c>
   83354:	add	r6, r8, r6
   83358:	ldr	r2, [pc, #484]	; 83544 <fputs@plt+0x72430>
   8335c:	ldr	r3, [r6, #12]
   83360:	add	r2, pc, r2
   83364:	mov	r1, #0
   83368:	add	r2, r2, #2096	; 0x830
   8336c:	str	r1, [sp, #4]
   83370:	str	r1, [sp]
   83374:	str	r3, [sp, #8]
   83378:	mov	r0, r7
   8337c:	add	r2, r2, #12
   83380:	mov	r1, #25
   83384:	bl	63a90 <fputs@plt+0x5297c>
   83388:	ldr	fp, [r8]
   8338c:	b	82c80 <fputs@plt+0x71b6c>
   83390:	add	r6, r8, r6
   83394:	ldr	r2, [pc, #428]	; 83548 <fputs@plt+0x72434>
   83398:	ldr	r0, [r6, #12]
   8339c:	ldr	r1, [r5, #-12]
   833a0:	ldr	r3, [r5, #-44]	; 0xffffffd4
   833a4:	add	r2, pc, r2
   833a8:	str	r0, [sp, #8]
   833ac:	str	r1, [sp, #4]
   833b0:	mov	r0, r7
   833b4:	str	r3, [sp]
   833b8:	add	r2, r2, #2080	; 0x820
   833bc:	mov	r1, #24
   833c0:	bl	63a90 <fputs@plt+0x5297c>
   833c4:	ldr	fp, [r8]
   833c8:	b	82c80 <fputs@plt+0x71b6c>
   833cc:	ldr	r3, [r7]
   833d0:	add	r6, r8, r6
   833d4:	str	r3, [sp, #60]	; 0x3c
   833d8:	ldrb	r3, [r3, #69]	; 0x45
   833dc:	ldr	r2, [r6, #12]
   833e0:	cmp	r3, #0
   833e4:	str	r2, [sp, #52]	; 0x34
   833e8:	beq	8631c <fputs@plt+0x75208>
   833ec:	ldr	r1, [sp, #52]	; 0x34
   833f0:	ldr	r0, [sp, #60]	; 0x3c
   833f4:	bl	23860 <fputs@plt+0x1274c>
   833f8:	ldr	fp, [r8]
   833fc:	b	82c80 <fputs@plt+0x71b6c>
   83400:	add	r6, r8, r6
   83404:	mov	r3, #3
   83408:	str	r3, [r6, #12]
   8340c:	b	82c80 <fputs@plt+0x71b6c>
   83410:	add	r6, r8, r6
   83414:	mov	r3, #1
   83418:	str	r3, [r6, #12]
   8341c:	b	82c80 <fputs@plt+0x71b6c>
   83420:	ldr	r3, [r5, #-76]	; 0xffffffb4
   83424:	add	r6, r8, r6
   83428:	str	r3, [r5, #-72]	; 0xffffffb8
   8342c:	ldr	r0, [r6, #16]
   83430:	ldr	r1, [r6, #12]
   83434:	mov	r3, #0
   83438:	add	r1, r1, r0
   8343c:	sub	r2, r5, #12
   83440:	str	r1, [r5, #-68]	; 0xffffffbc
   83444:	mov	r0, r7
   83448:	str	r2, [sp]
   8344c:	mov	r1, #57	; 0x39
   83450:	mov	r2, r3
   83454:	bl	3bf0c <fputs@plt+0x2adf8>
   83458:	cmp	r0, #0
   8345c:	str	r0, [r5, #-76]	; 0xffffffb4
   83460:	ldrne	r3, [r5, #-44]	; 0xffffffd4
   83464:	strbne	r3, [r0, #1]
   83468:	ldr	fp, [r8]
   8346c:	b	82c80 <fputs@plt+0x71b6c>
   83470:	ldr	r2, [r5, #-44]	; 0xffffffd4
   83474:	add	r6, r8, r6
   83478:	str	r2, [r5, #-40]	; 0xffffffd8
   8347c:	ldr	r1, [r6, #16]
   83480:	ldr	r2, [r6, #12]
   83484:	mov	r3, #0
   83488:	add	r2, r2, r1
   8348c:	str	r2, [r5, #-36]	; 0xffffffdc
   83490:	mov	r0, r7
   83494:	str	r3, [sp]
   83498:	mov	r2, r3
   8349c:	mov	r1, #57	; 0x39
   834a0:	bl	3bf0c <fputs@plt+0x2adf8>
   834a4:	cmp	r0, #0
   834a8:	movne	r3, #4
   834ac:	str	r0, [r5, #-44]	; 0xffffffd4
   834b0:	strbne	r3, [r0, #1]
   834b4:	ldr	fp, [r8]
   834b8:	b	82c80 <fputs@plt+0x71b6c>
   834bc:	add	r1, r8, r6
   834c0:	ldr	r7, [r7]
   834c4:	ldr	r1, [r1, #12]
   834c8:	mov	r0, r7
   834cc:	mov	r2, #36	; 0x24
   834d0:	mov	r3, #0
   834d4:	str	r1, [sp, #52]	; 0x34
   834d8:	bl	25490 <fputs@plt+0x1437c>
   834dc:	ldr	r1, [sp, #52]	; 0x34
   834e0:	subs	fp, r0, #0
   834e4:	beq	87e54 <fputs@plt+0x76d40>
   834e8:	mov	r2, #119	; 0x77
   834ec:	mov	r3, #10
   834f0:	str	r1, [fp, #8]
   834f4:	strb	r2, [fp]
   834f8:	strb	r3, [fp, #1]
   834fc:	add	r6, r8, r6
   83500:	str	fp, [r6, #12]
   83504:	ldr	fp, [r8]
   83508:	b	82c80 <fputs@plt+0x71b6c>
   8350c:	andeq	lr, r0, r8, lsl #13
   83510:	andeq	r0, r1, r8, ror r6
   83514:	andeq	r0, r0, lr, asr #7
   83518:	andeq	r0, r1, r0, lsr #12
   8351c:	andeq	r0, r1, ip, lsl r6
   83520:	ldrdeq	r0, [r0], -sl
   83524:	andeq	r0, r1, r8, lsr #11
   83528:	andeq	r0, r0, r4, lsl r5
   8352c:	andeq	r0, r1, r8, lsr #10
   83530:	andeq	r0, r0, sp, lsl #2
   83534:	andeq	pc, r0, ip, lsr #30
   83538:	andeq	r3, r1, r8, lsr #18
   8353c:	ldrdeq	pc, [r0], -r4
   83540:	andeq	r3, r1, r0, lsl fp
   83544:	ldrdeq	r6, [r2], -r8
   83548:	muleq	r2, r4, r2
   8354c:	andeq	r0, r1, r8, asr r3
   83550:	andeq	r2, r1, ip, ror #29
   83554:	andeq	r2, r1, r0, ror #28
   83558:	andeq	r2, r1, ip, lsr #12
   8355c:	ldr	r7, [r7]
   83560:	add	r6, r8, r6
   83564:	mov	r0, r7
   83568:	sub	r2, r5, #28
   8356c:	mov	r1, #109	; 0x6d
   83570:	ldr	fp, [r6, #12]
   83574:	bl	25d10 <fputs@plt+0x14bfc>
   83578:	subs	r6, r0, #0
   8357c:	beq	835a0 <fputs@plt+0x7248c>
   83580:	mov	r3, #0
   83584:	mov	r2, #1
   83588:	mov	r1, fp
   8358c:	mov	r0, r7
   83590:	bl	263b8 <fputs@plt+0x152a4>
   83594:	mov	r3, #10
   83598:	strb	r3, [r6, #1]
   8359c:	str	r0, [r6, #16]
   835a0:	mov	r1, fp
   835a4:	mov	r0, r7
   835a8:	bl	23a00 <fputs@plt+0x128ec>
   835ac:	str	r6, [r5, #-60]	; 0xffffffc4
   835b0:	ldr	fp, [r8]
   835b4:	b	82c80 <fputs@plt+0x71b6c>
   835b8:	ldr	r3, [r7]
   835bc:	add	r6, r8, r6
   835c0:	str	r3, [sp, #56]	; 0x38
   835c4:	ldrb	r3, [r3, #69]	; 0x45
   835c8:	ldr	r2, [r6, #12]
   835cc:	cmp	r3, #0
   835d0:	str	r2, [sp, #64]	; 0x40
   835d4:	beq	8647c <fputs@plt+0x75368>
   835d8:	ldr	r1, [sp, #64]	; 0x40
   835dc:	ldr	r0, [sp, #56]	; 0x38
   835e0:	bl	23860 <fputs@plt+0x1274c>
   835e4:	ldr	fp, [r8]
   835e8:	b	82c80 <fputs@plt+0x71b6c>
   835ec:	add	r6, r8, r6
   835f0:	ldr	r3, [r5, #-12]
   835f4:	ldr	r2, [r6, #12]
   835f8:	mov	r0, r7
   835fc:	str	r2, [sp]
   83600:	mov	r1, #0
   83604:	sub	r2, r5, #28
   83608:	bl	42c50 <fputs@plt+0x31b3c>
   8360c:	str	r0, [r5, #-28]	; 0xffffffe4
   83610:	ldr	fp, [r8]
   83614:	b	82c80 <fputs@plt+0x71b6c>
   83618:	add	r6, r8, r6
   8361c:	ldr	r3, [r6, #12]
   83620:	str	r3, [r5, #-12]
   83624:	ldr	fp, [r8]
   83628:	b	82c80 <fputs@plt+0x71b6c>
   8362c:	mov	r3, #0
   83630:	str	r3, [r5, #20]
   83634:	ldr	fp, [r8]
   83638:	b	82c80 <fputs@plt+0x71b6c>
   8363c:	add	r6, r8, r6
   83640:	mov	r3, #110	; 0x6e
   83644:	str	r3, [r5, #-28]	; 0xffffffe4
   83648:	ldr	r3, [r6, #12]
   8364c:	str	r3, [r5, #-24]	; 0xffffffe8
   83650:	ldr	fp, [r8]
   83654:	b	82c80 <fputs@plt+0x71b6c>
   83658:	add	r6, r8, r6
   8365c:	mov	r2, #0
   83660:	ldrb	r3, [r6, #10]
   83664:	str	r2, [r6, #16]
   83668:	str	r3, [r6, #12]
   8366c:	b	82c80 <fputs@plt+0x71b6c>
   83670:	mov	r3, #35	; 0x23
   83674:	str	r3, [r5, #20]
   83678:	ldr	fp, [r8]
   8367c:	b	82c80 <fputs@plt+0x71b6c>
   83680:	mov	r3, #49	; 0x31
   83684:	str	r3, [r5, #-12]
   83688:	ldr	fp, [r8]
   8368c:	b	82c80 <fputs@plt+0x71b6c>
   83690:	add	r6, r8, r6
   83694:	mov	r3, #31
   83698:	str	r3, [r6, #12]
   8369c:	b	82c80 <fputs@plt+0x71b6c>
   836a0:	add	r6, r8, r6
   836a4:	mov	r3, #35	; 0x23
   836a8:	str	r3, [r6, #12]
   836ac:	b	82c80 <fputs@plt+0x71b6c>
   836b0:	add	r6, r8, r6
   836b4:	ldr	r1, [r7, #68]	; 0x44
   836b8:	ldr	r3, [r6, #12]
   836bc:	mov	r2, #0
   836c0:	str	r3, [sp, #84]	; 0x54
   836c4:	ldr	r3, [r6, #16]
   836c8:	cmp	r1, #0
   836cc:	str	r3, [sp, #88]	; 0x58
   836d0:	ldr	r3, [r5, #-44]	; 0xffffffd4
   836d4:	ldr	r6, [r5, #-12]
   836d8:	str	r3, [sp, #80]	; 0x50
   836dc:	ldr	r3, [r7]
   836e0:	ldr	fp, [r7, #492]	; 0x1ec
   836e4:	str	r3, [sp, #52]	; 0x34
   836e8:	str	r2, [r7, #492]	; 0x1ec
   836ec:	bne	83890 <fputs@plt+0x7277c>
   836f0:	cmp	fp, r2
   836f4:	beq	83890 <fputs@plt+0x7277c>
   836f8:	ldr	r3, [fp, #20]
   836fc:	ldr	r2, [fp]
   83700:	cmp	r3, #0
   83704:	str	r3, [sp, #56]	; 0x38
   83708:	str	r2, [sp, #60]	; 0x3c
   8370c:	ldr	r3, [sp, #52]	; 0x34
   83710:	beq	86f28 <fputs@plt+0x75e14>
   83714:	ldr	r0, [r3, #20]
   83718:	cmp	r0, #0
   8371c:	ble	87c34 <fputs@plt+0x76b20>
   83720:	ldr	r3, [sp, #52]	; 0x34
   83724:	ldr	ip, [r3, #16]
   83728:	ldr	r3, [sp, #56]	; 0x38
   8372c:	ldr	r2, [ip, #12]
   83730:	cmp	r2, r3
   83734:	addne	r2, ip, #16
   83738:	strne	r7, [sp, #64]	; 0x40
   8373c:	strne	ip, [sp, #68]	; 0x44
   83740:	bne	83764 <fputs@plt+0x72650>
   83744:	b	87c24 <fputs@plt+0x76b10>
   83748:	mov	r3, r2
   8374c:	add	r2, r2, #16
   83750:	ldr	ip, [sp, #56]	; 0x38
   83754:	ldr	lr, [r2, #-4]
   83758:	lsl	r7, r1, #4
   8375c:	cmp	ip, lr
   83760:	beq	86d04 <fputs@plt+0x75bf0>
   83764:	add	r1, r1, #1
   83768:	cmp	r1, r0
   8376c:	bne	83748 <fputs@plt+0x72634>
   83770:	ldr	ip, [sp, #68]	; 0x44
   83774:	lsl	r3, r1, #4
   83778:	str	r3, [sp, #72]	; 0x48
   8377c:	add	r3, ip, r3
   83780:	ldr	r7, [sp, #64]	; 0x40
   83784:	str	r3, [sp, #68]	; 0x44
   83788:	str	r1, [sp, #64]	; 0x40
   8378c:	ldr	r3, [r3, #12]
   83790:	sub	r1, r1, #1
   83794:	clz	r1, r1
   83798:	lsr	r1, r1, #5
   8379c:	str	r3, [sp, #56]	; 0x38
   837a0:	cmp	r6, #0
   837a4:	str	r6, [fp, #28]
   837a8:	beq	87c90 <fputs@plt+0x76b7c>
   837ac:	mov	r2, r6
   837b0:	str	fp, [r2, #4]
   837b4:	ldr	r2, [r2, #28]
   837b8:	cmp	r2, #0
   837bc:	bne	837b0 <fputs@plt+0x7269c>
   837c0:	ldr	r3, [sp, #60]	; 0x3c
   837c4:	cmp	r3, #0
   837c8:	str	r3, [sp, #152]	; 0x98
   837cc:	beq	872e4 <fputs@plt+0x761d0>
   837d0:	ldr	r0, [sp, #60]	; 0x3c
   837d4:	str	r1, [sp, #76]	; 0x4c
   837d8:	bl	10f58 <strlen@plt>
   837dc:	ldr	r3, [sp, #68]	; 0x44
   837e0:	ldr	r2, [pc, #-668]	; 8354c <fputs@plt+0x72438>
   837e4:	ldr	r1, [sp, #76]	; 0x4c
   837e8:	ldr	r3, [r3]
   837ec:	add	r2, pc, r2
   837f0:	str	r3, [sp, #172]	; 0xac
   837f4:	ldr	r3, [sp, #56]	; 0x38
   837f8:	str	r2, [sp, #176]	; 0xb0
   837fc:	cmp	r6, #0
   83800:	add	r2, sp, #152	; 0x98
   83804:	str	r7, [sp, #160]	; 0xa0
   83808:	str	r3, [sp, #164]	; 0xa4
   8380c:	str	r1, [sp, #168]	; 0xa8
   83810:	str	r2, [sp, #180]	; 0xb4
   83814:	bic	r0, r0, #-1073741824	; 0xc0000000
   83818:	str	r0, [sp, #156]	; 0x9c
   8381c:	beq	87cd8 <fputs@plt+0x76bc4>
   83820:	add	r3, sp, #160	; 0xa0
   83824:	str	r5, [sp, #68]	; 0x44
   83828:	str	r3, [sp, #56]	; 0x38
   8382c:	str	r7, [sp, #92]	; 0x5c
   83830:	str	r4, [sp, #76]	; 0x4c
   83834:	mov	r5, r3
   83838:	b	83870 <fputs@plt+0x7275c>
   8383c:	ldr	r1, [r6, #16]
   83840:	mov	r0, r5
   83844:	bl	3c80c <fputs@plt+0x2b6f8>
   83848:	subs	r7, r0, #0
   8384c:	bne	86de4 <fputs@plt+0x75cd0>
   83850:	ldr	r1, [r6, #20]
   83854:	mov	r0, r5
   83858:	bl	3c8dc <fputs@plt+0x2b7c8>
   8385c:	cmp	r0, #0
   83860:	bne	874d8 <fputs@plt+0x763c4>
   83864:	ldr	r6, [r6, #28]
   83868:	cmp	r6, #0
   8386c:	beq	87448 <fputs@plt+0x76334>
   83870:	ldr	r1, [r6, #8]
   83874:	mov	r0, r5
   83878:	bl	3c73c <fputs@plt+0x2b628>
   8387c:	subs	r4, r0, #0
   83880:	beq	8383c <fputs@plt+0x72728>
   83884:	ldr	r5, [sp, #68]	; 0x44
   83888:	ldr	r4, [sp, #76]	; 0x4c
   8388c:	mov	r6, #0
   83890:	ldr	r7, [sp, #52]	; 0x34
   83894:	mov	r1, fp
   83898:	mov	r0, r7
   8389c:	bl	23ee0 <fputs@plt+0x12dcc>
   838a0:	mov	r1, r6
   838a4:	mov	r0, r7
   838a8:	bl	23e7c <fputs@plt+0x12d68>
   838ac:	ldr	fp, [r8]
   838b0:	b	82c80 <fputs@plt+0x71b6c>
   838b4:	mov	r3, #1
   838b8:	str	r3, [sp]
   838bc:	mov	r0, r7
   838c0:	sub	r3, r5, #12
   838c4:	sub	r2, r5, #44	; 0x2c
   838c8:	sub	r1, r5, #60	; 0x3c
   838cc:	bl	7eaa0 <fputs@plt+0x6d98c>
   838d0:	ldr	fp, [r8]
   838d4:	b	82c80 <fputs@plt+0x71b6c>
   838d8:	mov	r2, #1
   838dc:	add	r3, r6, #12
   838e0:	str	r2, [sp]
   838e4:	add	r3, r8, r3
   838e8:	mov	r0, r7
   838ec:	sub	r2, r5, #28
   838f0:	sub	r1, r5, #44	; 0x2c
   838f4:	bl	7eaa0 <fputs@plt+0x6d98c>
   838f8:	ldr	fp, [r8]
   838fc:	b	82c80 <fputs@plt+0x71b6c>
   83900:	mov	r3, #0
   83904:	str	r3, [sp]
   83908:	mov	r0, r7
   8390c:	sub	r3, r5, #12
   83910:	sub	r2, r5, #44	; 0x2c
   83914:	sub	r1, r5, #60	; 0x3c
   83918:	bl	7eaa0 <fputs@plt+0x6d98c>
   8391c:	ldr	fp, [r8]
   83920:	b	82c80 <fputs@plt+0x71b6c>
   83924:	mov	r2, #0
   83928:	add	r3, r6, #12
   8392c:	str	r2, [sp]
   83930:	add	r3, r8, r3
   83934:	mov	r0, r7
   83938:	sub	r2, r5, #28
   8393c:	sub	r1, r5, #44	; 0x2c
   83940:	bl	7eaa0 <fputs@plt+0x6d98c>
   83944:	ldr	fp, [r8]
   83948:	b	82c80 <fputs@plt+0x71b6c>
   8394c:	mov	r3, #0
   83950:	add	r2, r6, #12
   83954:	add	r2, r8, r2
   83958:	mov	r0, r7
   8395c:	str	r3, [sp]
   83960:	sub	r1, r5, #12
   83964:	bl	7eaa0 <fputs@plt+0x6d98c>
   83968:	ldr	fp, [r8]
   8396c:	b	82c80 <fputs@plt+0x71b6c>
   83970:	ldr	r6, [r7, #8]
   83974:	cmp	r6, #0
   83978:	beq	86d94 <fputs@plt+0x75c80>
   8397c:	mov	r3, #0
   83980:	mov	r2, r3
   83984:	str	r3, [sp]
   83988:	mov	r1, #10
   8398c:	mov	r0, r6
   83990:	bl	2e760 <fputs@plt+0x1d64c>
   83994:	ldr	r2, [r6]
   83998:	ldr	r3, [r6, #96]	; 0x60
   8399c:	ldr	r2, [r2, #16]
   839a0:	orr	r3, r3, #1
   839a4:	str	r3, [r6, #96]	; 0x60
   839a8:	ldr	r3, [r2, #4]
   839ac:	ldrb	r3, [r3, #9]
   839b0:	cmp	r3, #0
   839b4:	ldrne	r3, [r6, #100]	; 0x64
   839b8:	ldrne	fp, [r8]
   839bc:	orrne	r3, r3, #1
   839c0:	ldreq	fp, [r8]
   839c4:	strne	r3, [r6, #100]	; 0x64
   839c8:	b	82c80 <fputs@plt+0x71b6c>
   839cc:	ldr	r2, [r5, #-28]	; 0xffffffe4
   839d0:	add	r6, r8, r6
   839d4:	str	r2, [r5, #-24]	; 0xffffffe8
   839d8:	ldr	r1, [r6, #16]
   839dc:	ldr	r2, [r6, #12]
   839e0:	mov	r3, #0
   839e4:	add	r2, r2, r1
   839e8:	str	r3, [sp]
   839ec:	mov	r1, #119	; 0x77
   839f0:	str	r2, [r5, #-20]	; 0xffffffec
   839f4:	mov	r0, r7
   839f8:	mov	r2, r3
   839fc:	bl	3bf0c <fputs@plt+0x2adf8>
   83a00:	cmp	r0, #0
   83a04:	mov	r1, r0
   83a08:	str	r0, [r5, #-28]	; 0xffffffe4
   83a0c:	beq	874e8 <fputs@plt+0x763d4>
   83a10:	ldr	r2, [r5, #-12]
   83a14:	ldr	r3, [r0, #4]
   83a18:	str	r2, [r0, #20]
   83a1c:	ldr	r2, [r7, #68]	; 0x44
   83a20:	orr	r3, r3, #2097152	; 0x200000
   83a24:	orr	r3, r3, #2048	; 0x800
   83a28:	cmp	r2, #0
   83a2c:	str	r3, [r0, #4]
   83a30:	beq	86ab4 <fputs@plt+0x759a0>
   83a34:	ldr	fp, [r8]
   83a38:	b	82c80 <fputs@plt+0x71b6c>
   83a3c:	ldr	r1, [pc, #-1268]	; 83550 <fputs@plt+0x7243c>
   83a40:	mov	r0, r7
   83a44:	add	r1, pc, r1
   83a48:	bl	39630 <fputs@plt+0x2851c>
   83a4c:	ldr	fp, [r8]
   83a50:	b	82c80 <fputs@plt+0x71b6c>
   83a54:	add	r2, r8, r6
   83a58:	add	r2, r2, #12
   83a5c:	sub	r3, r5, #28
   83a60:	ldm	r2, {r0, r1}
   83a64:	stm	r3, {r0, r1}
   83a68:	ldr	r1, [pc, #-1308]	; 83554 <fputs@plt+0x72440>
   83a6c:	mov	r0, r7
   83a70:	add	r1, pc, r1
   83a74:	bl	39630 <fputs@plt+0x2851c>
   83a78:	ldr	fp, [r8]
   83a7c:	b	82c80 <fputs@plt+0x71b6c>
   83a80:	add	r6, r8, r6
   83a84:	ldr	r0, [r7]
   83a88:	ldr	r2, [r6, #12]
   83a8c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   83a90:	bl	30588 <fputs@plt+0x1f474>
   83a94:	str	r0, [r5, #-28]	; 0xffffffe4
   83a98:	ldr	fp, [r8]
   83a9c:	b	82c80 <fputs@plt+0x71b6c>
   83aa0:	ldr	r2, [r5, #-12]
   83aa4:	ldr	r3, [r5, #-60]	; 0xffffffc4
   83aa8:	ldr	r1, [r5, #-108]	; 0xffffff94
   83aac:	mov	r0, r7
   83ab0:	str	r2, [sp]
   83ab4:	sub	r2, r5, #76	; 0x4c
   83ab8:	bl	42ccc <fputs@plt+0x31bb8>
   83abc:	str	r0, [r5, #-108]	; 0xffffff94
   83ac0:	ldr	fp, [r8]
   83ac4:	b	82c80 <fputs@plt+0x71b6c>
   83ac8:	ldr	r2, [r5, #-28]	; 0xffffffe4
   83acc:	mov	r1, #0
   83ad0:	ldr	r0, [r7]
   83ad4:	bl	30588 <fputs@plt+0x1f474>
   83ad8:	add	r6, r8, r6
   83adc:	str	r0, [r5, #-44]	; 0xffffffd4
   83ae0:	mov	r1, r0
   83ae4:	ldr	r2, [r6, #12]
   83ae8:	ldr	r0, [r7]
   83aec:	bl	30588 <fputs@plt+0x1f474>
   83af0:	str	r0, [r5, #-44]	; 0xffffffd4
   83af4:	ldr	fp, [r8]
   83af8:	b	82c80 <fputs@plt+0x71b6c>
   83afc:	ldr	r2, [r5, #-28]	; 0xffffffe4
   83b00:	ldr	r1, [r5, #-60]	; 0xffffffc4
   83b04:	ldr	r0, [r7]
   83b08:	bl	30588 <fputs@plt+0x1f474>
   83b0c:	add	r6, r8, r6
   83b10:	str	r0, [r5, #-60]	; 0xffffffc4
   83b14:	mov	r1, r0
   83b18:	ldr	r2, [r6, #12]
   83b1c:	ldr	r0, [r7]
   83b20:	bl	30588 <fputs@plt+0x1f474>
   83b24:	str	r0, [r5, #-60]	; 0xffffffc4
   83b28:	ldr	fp, [r8]
   83b2c:	b	82c80 <fputs@plt+0x71b6c>
   83b30:	ldr	r3, [r5, #-60]	; 0xffffffc4
   83b34:	add	r6, r8, r6
   83b38:	str	r3, [r5, #-56]	; 0xffffffc8
   83b3c:	ldr	r0, [r6, #16]
   83b40:	ldr	r1, [r6, #12]
   83b44:	mov	r3, #0
   83b48:	add	r1, r1, r0
   83b4c:	str	r1, [r5, #-52]	; 0xffffffcc
   83b50:	ldr	r2, [r5, #-44]	; 0xffffffd4
   83b54:	mov	r1, #136	; 0x88
   83b58:	str	r3, [sp]
   83b5c:	mov	r0, r7
   83b60:	bl	3bf0c <fputs@plt+0x2adf8>
   83b64:	cmp	r0, #0
   83b68:	mov	r6, r0
   83b6c:	str	r0, [r5, #-60]	; 0xffffffc4
   83b70:	beq	86dac <fputs@plt+0x75c98>
   83b74:	ldr	r2, [r5, #-12]
   83b78:	cmp	r2, #0
   83b7c:	beq	86a98 <fputs@plt+0x75984>
   83b80:	ldr	r1, [r5, #-28]	; 0xffffffe4
   83b84:	ldr	r0, [r7]
   83b88:	bl	30588 <fputs@plt+0x1f474>
   83b8c:	ldr	r1, [r5, #-60]	; 0xffffffc4
   83b90:	str	r0, [r6, #20]
   83b94:	ldr	r3, [r7, #68]	; 0x44
   83b98:	cmp	r3, #0
   83b9c:	beq	86a88 <fputs@plt+0x75974>
   83ba0:	ldr	fp, [r8]
   83ba4:	b	82c80 <fputs@plt+0x71b6c>
   83ba8:	ldr	r2, [r5, #-44]	; 0xffffffd4
   83bac:	add	r6, r8, r6
   83bb0:	str	r2, [r5, #-40]	; 0xffffffd8
   83bb4:	ldr	r1, [r6, #16]
   83bb8:	ldr	r2, [r6, #12]
   83bbc:	mov	r3, #0
   83bc0:	add	r2, r2, r1
   83bc4:	str	r3, [sp]
   83bc8:	mov	r1, #20
   83bcc:	str	r2, [r5, #-36]	; 0xffffffdc
   83bd0:	mov	r0, r7
   83bd4:	mov	r2, r3
   83bd8:	bl	3bf0c <fputs@plt+0x2adf8>
   83bdc:	cmp	r0, #0
   83be0:	mov	r1, r0
   83be4:	str	r0, [r5, #-44]	; 0xffffffd4
   83be8:	beq	86dcc <fputs@plt+0x75cb8>
   83bec:	ldr	r2, [r5, #-12]
   83bf0:	ldr	r3, [r0, #4]
   83bf4:	str	r2, [r0, #20]
   83bf8:	ldr	r2, [r7, #68]	; 0x44
   83bfc:	orr	r3, r3, #2097152	; 0x200000
   83c00:	orr	r3, r3, #2048	; 0x800
   83c04:	cmp	r2, #0
   83c08:	str	r3, [r0, #4]
   83c0c:	beq	86aa4 <fputs@plt+0x75990>
   83c10:	ldr	fp, [r8]
   83c14:	b	82c80 <fputs@plt+0x71b6c>
   83c18:	add	r3, r6, #12
   83c1c:	add	r3, r8, r3
   83c20:	sub	r2, r5, #12
   83c24:	mov	r1, #0
   83c28:	ldr	r0, [r7]
   83c2c:	bl	2ffc0 <fputs@plt+0x1eeac>
   83c30:	mov	r4, #0
   83c34:	ldr	r2, [r5, #-44]	; 0xffffffd4
   83c38:	mov	r3, r4
   83c3c:	str	r4, [sp]
   83c40:	mov	r1, #75	; 0x4b
   83c44:	str	r0, [sp, #52]	; 0x34
   83c48:	mov	r0, r7
   83c4c:	bl	3bf0c <fputs@plt+0x2adf8>
   83c50:	cmp	r0, r4
   83c54:	mov	fp, r0
   83c58:	str	r0, [r5, #-44]	; 0xffffffd4
   83c5c:	beq	87404 <fputs@plt+0x762f0>
   83c60:	ldr	r2, [sp, #52]	; 0x34
   83c64:	mov	r3, r4
   83c68:	mov	r1, r4
   83c6c:	str	r4, [sp, #20]
   83c70:	str	r4, [sp, #16]
   83c74:	str	r4, [sp, #12]
   83c78:	str	r4, [sp, #8]
   83c7c:	str	r4, [sp, #4]
   83c80:	str	r4, [sp]
   83c84:	mov	r0, r7
   83c88:	bl	30768 <fputs@plt+0x1f654>
   83c8c:	str	r0, [fp, #20]
   83c90:	ldr	r1, [r5, #-44]	; 0xffffffd4
   83c94:	ldr	r2, [r7, #68]	; 0x44
   83c98:	ldr	r3, [r1, #4]
   83c9c:	cmp	r2, r4
   83ca0:	orr	r3, r3, #2097152	; 0x200000
   83ca4:	orr	r3, r3, #2048	; 0x800
   83ca8:	str	r3, [r1, #4]
   83cac:	beq	86c80 <fputs@plt+0x75b6c>
   83cb0:	ldr	r3, [r5, #-28]	; 0xffffffe4
   83cb4:	cmp	r3, #0
   83cb8:	beq	83cc8 <fputs@plt+0x72bb4>
   83cbc:	mov	r0, r7
   83cc0:	sub	r1, r5, #44	; 0x2c
   83cc4:	bl	3c040 <fputs@plt+0x2af2c>
   83cc8:	add	r6, r8, r6
   83ccc:	mov	r4, #4
   83cd0:	ldr	r3, [r6, #12]
   83cd4:	cmp	r3, #0
   83cd8:	ldrne	r2, [r6, #16]
   83cdc:	ldreq	r3, [r5, #-12]
   83ce0:	ldreq	r2, [r5, #-8]
   83ce4:	add	r3, r3, r2
   83ce8:	str	r3, [r5, #-36]	; 0xffffffdc
   83cec:	ldr	fp, [r8]
   83cf0:	b	82c80 <fputs@plt+0x71b6c>
   83cf4:	mov	r3, #0
   83cf8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   83cfc:	mov	r1, #75	; 0x4b
   83d00:	str	r3, [sp]
   83d04:	mov	r0, r7
   83d08:	bl	3bf0c <fputs@plt+0x2adf8>
   83d0c:	cmp	r0, #0
   83d10:	mov	r1, r0
   83d14:	str	r0, [r5, #-60]	; 0xffffffc4
   83d18:	beq	86e98 <fputs@plt+0x75d84>
   83d1c:	ldr	r2, [r5, #-12]
   83d20:	ldr	r3, [r0, #4]
   83d24:	str	r2, [r0, #20]
   83d28:	ldr	r2, [r7, #68]	; 0x44
   83d2c:	orr	r3, r3, #2097152	; 0x200000
   83d30:	orr	r3, r3, #2048	; 0x800
   83d34:	cmp	r2, #0
   83d38:	str	r3, [r0, #4]
   83d3c:	bne	83d48 <fputs@plt+0x72c34>
   83d40:	mov	r0, r7
   83d44:	bl	3be70 <fputs@plt+0x2ad5c>
   83d48:	ldr	r3, [r5, #-44]	; 0xffffffd4
   83d4c:	cmp	r3, #0
   83d50:	beq	83d60 <fputs@plt+0x72c4c>
   83d54:	mov	r0, r7
   83d58:	sub	r1, r5, #60	; 0x3c
   83d5c:	bl	3c040 <fputs@plt+0x2af2c>
   83d60:	add	r6, r8, r6
   83d64:	mov	r4, #5
   83d68:	ldr	r3, [r6, #12]
   83d6c:	ldr	r2, [r6, #16]
   83d70:	add	r3, r3, r2
   83d74:	str	r3, [r5, #-52]	; 0xffffffcc
   83d78:	ldr	fp, [r8]
   83d7c:	b	82c80 <fputs@plt+0x71b6c>
   83d80:	mov	r3, #0
   83d84:	str	r3, [r5, #20]
   83d88:	ldr	fp, [r8]
   83d8c:	b	82c80 <fputs@plt+0x71b6c>
   83d90:	add	r6, r8, r6
   83d94:	mov	r3, #2
   83d98:	str	r3, [r6, #12]
   83d9c:	b	82c80 <fputs@plt+0x71b6c>
   83da0:	mov	r3, #0
   83da4:	mov	r1, r3
   83da8:	sub	r2, r5, #60	; 0x3c
   83dac:	ldr	r0, [r7]
   83db0:	bl	2ffc0 <fputs@plt+0x1eeac>
   83db4:	add	r6, r8, r6
   83db8:	ldr	r1, [r5, #-28]	; 0xffffffe4
   83dbc:	ldr	r3, [r6, #12]
   83dc0:	ldr	ip, [r5, #-156]	; 0xffffff64
   83dc4:	ldr	lr, [r5, #-124]	; 0xffffff84
   83dc8:	mov	r2, #0
   83dcc:	str	r3, [sp, #12]
   83dd0:	sub	r3, r5, #172	; 0xac
   83dd4:	stm	sp, {r1, ip}
   83dd8:	str	r2, [sp, #16]
   83ddc:	str	r3, [sp, #8]
   83de0:	str	lr, [sp, #20]
   83de4:	sub	r2, r5, #92	; 0x5c
   83de8:	sub	r1, r5, #108	; 0x6c
   83dec:	mov	r3, r0
   83df0:	mov	r0, r7
   83df4:	bl	8a190 <fputs@plt+0x7907c>
   83df8:	ldr	fp, [r8]
   83dfc:	b	82c80 <fputs@plt+0x71b6c>
   83e00:	add	r6, r8, r6
   83e04:	ldr	r0, [r7]
   83e08:	ldr	r2, [r6, #12]
   83e0c:	mov	r1, #0
   83e10:	bl	30588 <fputs@plt+0x1f474>
   83e14:	str	r0, [r6, #12]
   83e18:	ldr	fp, [r8]
   83e1c:	b	82c80 <fputs@plt+0x71b6c>
   83e20:	add	r6, r8, r6
   83e24:	ldr	r3, [r5, #-12]
   83e28:	ldr	r2, [r6, #12]
   83e2c:	ldr	r1, [r5, #-60]	; 0xffffffc4
   83e30:	mov	r0, r7
   83e34:	str	r2, [sp]
   83e38:	sub	r2, r5, #28
   83e3c:	bl	42c50 <fputs@plt+0x31b3c>
   83e40:	str	r0, [r5, #-60]	; 0xffffffc4
   83e44:	ldr	fp, [r8]
   83e48:	b	82c80 <fputs@plt+0x71b6c>
   83e4c:	ldr	r3, [r5, #-12]
   83e50:	str	r3, [r5, #-28]	; 0xffffffe4
   83e54:	ldr	fp, [r8]
   83e58:	b	82c80 <fputs@plt+0x71b6c>
   83e5c:	add	r1, r6, #12
   83e60:	mov	fp, #0
   83e64:	ldr	r3, [r8, r1]
   83e68:	add	r1, r8, r1
   83e6c:	ldr	r2, [r5, #-28]	; 0xffffffe4
   83e70:	str	r1, [sp, #52]	; 0x34
   83e74:	str	fp, [sp]
   83e78:	mov	r1, #73	; 0x49
   83e7c:	mov	r0, r7
   83e80:	bl	3bf0c <fputs@plt+0x2adf8>
   83e84:	ldr	r1, [sp, #52]	; 0x34
   83e88:	add	r6, r8, r6
   83e8c:	ldr	r2, [r1, #8]
   83e90:	str	r2, [r5, #-20]	; 0xffffffec
   83e94:	str	r0, [r5, #-28]	; 0xffffffe4
   83e98:	ldr	r2, [r6, #12]
   83e9c:	mov	r3, r0
   83ea0:	cmp	r0, fp
   83ea4:	cmpne	r2, fp
   83ea8:	bne	86290 <fputs@plt+0x7517c>
   83eac:	ldr	fp, [r8]
   83eb0:	b	82c80 <fputs@plt+0x71b6c>
   83eb4:	mov	r3, #0
   83eb8:	ldr	r2, [r5, #-28]	; 0xffffffe4
   83ebc:	mov	r0, r7
   83ec0:	str	r3, [sp]
   83ec4:	mov	r1, #77	; 0x4d
   83ec8:	bl	3bf0c <fputs@plt+0x2adf8>
   83ecc:	add	r6, r8, r6
   83ed0:	ldr	fp, [r8]
   83ed4:	str	r0, [r5, #-28]	; 0xffffffe4
   83ed8:	ldr	r3, [r6, #12]
   83edc:	ldr	r2, [r6, #16]
   83ee0:	add	r3, r3, r2
   83ee4:	str	r3, [r5, #-20]	; 0xffffffec
   83ee8:	b	82c80 <fputs@plt+0x71b6c>
   83eec:	add	r6, r8, r6
   83ef0:	mov	r3, #0
   83ef4:	ldr	r2, [r5, #-12]
   83ef8:	ldrb	r1, [r6, #10]
   83efc:	mov	r0, r7
   83f00:	str	r3, [sp]
   83f04:	bl	3bf0c <fputs@plt+0x2adf8>
   83f08:	ldr	fp, [r8]
   83f0c:	str	r0, [r5, #-12]
   83f10:	ldr	r3, [r6, #12]
   83f14:	ldr	r2, [r6, #16]
   83f18:	add	r3, r3, r2
   83f1c:	str	r3, [r5, #-4]
   83f20:	b	82c80 <fputs@plt+0x71b6c>
   83f24:	ldr	r2, [r5, #-28]	; 0xffffffe4
   83f28:	mov	r1, #0
   83f2c:	ldr	r0, [r7]
   83f30:	bl	30588 <fputs@plt+0x1f474>
   83f34:	ldr	r2, [r5, #-60]	; 0xffffffc4
   83f38:	add	r6, r8, r6
   83f3c:	mov	r1, r0
   83f40:	ldr	r0, [r7]
   83f44:	bl	30588 <fputs@plt+0x1f474>
   83f48:	ldr	r2, [r6, #12]
   83f4c:	mov	r1, r0
   83f50:	ldr	r0, [r7]
   83f54:	bl	30588 <fputs@plt+0x1f474>
   83f58:	sub	r2, r5, #44	; 0x2c
   83f5c:	mov	r1, r0
   83f60:	mov	r0, r7
   83f64:	bl	3beb0 <fputs@plt+0x2ad9c>
   83f68:	ldr	r3, [r5, #-36]	; 0xffffffdc
   83f6c:	cmp	r3, #0
   83f70:	str	r0, [r5, #-60]	; 0xffffffc4
   83f74:	beq	83f88 <fputs@plt+0x72e74>
   83f78:	mov	r0, r7
   83f7c:	sub	r1, r5, #60	; 0x3c
   83f80:	bl	3c040 <fputs@plt+0x2af2c>
   83f84:	ldr	r0, [r5, #-60]	; 0xffffffc4
   83f88:	add	fp, r8, fp, lsl #4
   83f8c:	cmp	r0, #0
   83f90:	ldr	r3, [fp, #20]
   83f94:	str	r3, [r5, #-52]	; 0xffffffcc
   83f98:	ldrne	r3, [r0, #4]
   83f9c:	ldrne	fp, [r8]
   83fa0:	orrne	r3, r3, #128	; 0x80
   83fa4:	ldreq	fp, [r8]
   83fa8:	strne	r3, [r0, #4]
   83fac:	b	82c80 <fputs@plt+0x71b6c>
   83fb0:	add	r6, r8, r6
   83fb4:	mov	r1, #0
   83fb8:	ldr	r2, [r6, #12]
   83fbc:	ldr	r0, [r7]
   83fc0:	bl	30588 <fputs@plt+0x1f474>
   83fc4:	ldr	r2, [r5, #-28]	; 0xffffffe4
   83fc8:	mov	r1, r0
   83fcc:	ldr	r0, [r7]
   83fd0:	bl	30588 <fputs@plt+0x1f474>
   83fd4:	sub	r2, r5, #12
   83fd8:	mov	r1, r0
   83fdc:	mov	r0, r7
   83fe0:	bl	3beb0 <fputs@plt+0x2ad9c>
   83fe4:	ldr	r3, [r5, #-4]
   83fe8:	cmp	r3, #0
   83fec:	str	r0, [r5, #-28]	; 0xffffffe4
   83ff0:	beq	84004 <fputs@plt+0x72ef0>
   83ff4:	mov	r0, r7
   83ff8:	sub	r1, r5, #28
   83ffc:	bl	3c040 <fputs@plt+0x2af2c>
   84000:	ldr	r0, [r5, #-28]	; 0xffffffe4
   84004:	add	fp, r8, fp, lsl #4
   84008:	cmp	r0, #0
   8400c:	ldr	r3, [fp, #20]
   84010:	str	r3, [r5, #-20]	; 0xffffffec
   84014:	ldrne	r3, [r0, #4]
   84018:	ldrne	fp, [r8]
   8401c:	orrne	r3, r3, #128	; 0x80
   84020:	ldreq	fp, [r8]
   84024:	strne	r3, [r0, #4]
   84028:	b	82c80 <fputs@plt+0x71b6c>
   8402c:	add	r2, r8, r6
   84030:	add	r2, r2, #12
   84034:	sub	r3, r5, #12
   84038:	ldm	r2, {r0, r1}
   8403c:	mov	r2, #1
   84040:	stm	r3, {r0, r1}
   84044:	str	r2, [r5, #-4]
   84048:	ldr	fp, [r8]
   8404c:	b	82c80 <fputs@plt+0x71b6c>
   84050:	add	r3, fp, #1
   84054:	mov	ip, #0
   84058:	add	r3, r8, r3, lsl #4
   8405c:	str	ip, [r3, #4]
   84060:	b	82c80 <fputs@plt+0x71b6c>
   84064:	add	r6, r6, #12
   84068:	mov	ip, #0
   8406c:	ldr	r3, [r8, r6]
   84070:	ldrb	r1, [r5, #-14]
   84074:	ldr	r2, [r5, #-28]	; 0xffffffe4
   84078:	mov	r0, r7
   8407c:	str	ip, [sp]
   84080:	bl	3bf0c <fputs@plt+0x2adf8>
   84084:	add	r6, r8, r6
   84088:	ldr	fp, [r8]
   8408c:	ldr	r3, [r6, #8]
   84090:	str	r3, [r5, #-20]	; 0xffffffec
   84094:	str	r0, [r5, #-28]	; 0xffffffe4
   84098:	b	82c80 <fputs@plt+0x71b6c>
   8409c:	ldr	r1, [r5, #-12]
   840a0:	add	r6, r6, #12
   840a4:	mov	r3, #0
   840a8:	ldr	r2, [r8, r6]
   840ac:	mov	r0, r7
   840b0:	str	r1, [r5, #-8]
   840b4:	str	r3, [sp]
   840b8:	mov	r1, #156	; 0x9c
   840bc:	bl	3bf0c <fputs@plt+0x2adf8>
   840c0:	add	r6, r8, r6
   840c4:	ldr	fp, [r8]
   840c8:	ldr	r3, [r6, #8]
   840cc:	str	r3, [r5, #-4]
   840d0:	str	r0, [r5, #-12]
   840d4:	b	82c80 <fputs@plt+0x71b6c>
   840d8:	ldr	r1, [r5, #-12]
   840dc:	add	r6, r6, #12
   840e0:	mov	r3, #0
   840e4:	ldr	r2, [r8, r6]
   840e8:	mov	r0, r7
   840ec:	str	r1, [r5, #-8]
   840f0:	str	r3, [sp]
   840f4:	mov	r1, #155	; 0x9b
   840f8:	bl	3bf0c <fputs@plt+0x2adf8>
   840fc:	add	r6, r8, r6
   84100:	ldr	fp, [r8]
   84104:	ldr	r3, [r6, #8]
   84108:	str	r3, [r5, #-4]
   8410c:	str	r0, [r5, #-12]
   84110:	b	82c80 <fputs@plt+0x71b6c>
   84114:	ldr	ip, [r5, #-12]
   84118:	add	r6, r6, #12
   8411c:	mov	r3, #0
   84120:	ldr	r2, [r8, r6]
   84124:	ldrb	r1, [r5, #-14]
   84128:	str	ip, [r5, #-8]
   8412c:	mov	r0, r7
   84130:	str	r3, [sp]
   84134:	bl	3bf0c <fputs@plt+0x2adf8>
   84138:	add	r6, r8, r6
   8413c:	ldr	fp, [r8]
   84140:	ldr	r3, [r6, #8]
   84144:	str	r3, [r5, #-4]
   84148:	str	r0, [r5, #-12]
   8414c:	b	82c80 <fputs@plt+0x71b6c>
   84150:	add	r1, r6, #12
   84154:	mov	fp, #0
   84158:	ldr	r3, [r8, r1]
   8415c:	add	r1, r8, r1
   84160:	ldr	r2, [r5, #-44]	; 0xffffffd4
   84164:	str	r1, [sp, #52]	; 0x34
   84168:	str	fp, [sp]
   8416c:	mov	r1, #148	; 0x94
   84170:	mov	r0, r7
   84174:	bl	3bf0c <fputs@plt+0x2adf8>
   84178:	ldr	r1, [sp, #52]	; 0x34
   8417c:	add	r6, r8, r6
   84180:	ldr	r2, [r1, #8]
   84184:	str	r2, [r5, #-36]	; 0xffffffdc
   84188:	str	r0, [r5, #-44]	; 0xffffffd4
   8418c:	ldr	r2, [r6, #12]
   84190:	mov	r3, r0
   84194:	cmp	r0, fp
   84198:	cmpne	r2, fp
   8419c:	bne	862a4 <fputs@plt+0x75190>
   841a0:	ldr	fp, [r8]
   841a4:	b	82c80 <fputs@plt+0x71b6c>
   841a8:	ldr	r2, [r5, #-28]	; 0xffffffe4
   841ac:	mov	r1, #0
   841b0:	ldr	r0, [r7]
   841b4:	bl	30588 <fputs@plt+0x1f474>
   841b8:	add	r6, r8, r6
   841bc:	ldr	r2, [r6, #12]
   841c0:	mov	r1, r0
   841c4:	ldr	r0, [r7]
   841c8:	bl	30588 <fputs@plt+0x1f474>
   841cc:	mov	r3, #0
   841d0:	ldr	r2, [r5, #-60]	; 0xffffffc4
   841d4:	mov	r1, #74	; 0x4a
   841d8:	str	r3, [sp]
   841dc:	mov	r6, r0
   841e0:	mov	r0, r7
   841e4:	bl	3bf0c <fputs@plt+0x2adf8>
   841e8:	cmp	r0, #0
   841ec:	str	r0, [r5, #-60]	; 0xffffffc4
   841f0:	beq	86f18 <fputs@plt+0x75e04>
   841f4:	str	r6, [r0, #20]
   841f8:	ldr	r3, [r5, #-44]	; 0xffffffd4
   841fc:	cmp	r3, #0
   84200:	beq	84210 <fputs@plt+0x730fc>
   84204:	mov	r0, r7
   84208:	sub	r1, r5, #60	; 0x3c
   8420c:	bl	3c040 <fputs@plt+0x2af2c>
   84210:	add	fp, r8, fp, lsl #4
   84214:	ldr	r3, [fp, #20]
   84218:	str	r3, [r5, #-52]	; 0xffffffcc
   8421c:	ldr	fp, [r8]
   84220:	b	82c80 <fputs@plt+0x71b6c>
   84224:	ldr	fp, [r5, #-12]
   84228:	cmp	fp, #0
   8422c:	beq	86d54 <fputs@plt+0x75c40>
   84230:	ldr	r3, [fp]
   84234:	cmp	r3, #1
   84238:	beq	86ca4 <fputs@plt+0x75b90>
   8423c:	mov	r3, #0
   84240:	ldr	r2, [r5, #-60]	; 0xffffffc4
   84244:	mov	r1, #75	; 0x4b
   84248:	str	r3, [sp]
   8424c:	mov	r0, r7
   84250:	bl	3bf0c <fputs@plt+0x2adf8>
   84254:	cmp	r0, #0
   84258:	mov	r1, r0
   8425c:	str	r0, [r5, #-60]	; 0xffffffc4
   84260:	beq	87c50 <fputs@plt+0x76b3c>
   84264:	ldr	r3, [r5, #-12]
   84268:	str	r3, [r0, #20]
   8426c:	ldr	r3, [r7, #68]	; 0x44
   84270:	cmp	r3, #0
   84274:	bne	84280 <fputs@plt+0x7316c>
   84278:	mov	r0, r7
   8427c:	bl	3be70 <fputs@plt+0x2ad5c>
   84280:	ldr	r3, [r5, #-44]	; 0xffffffd4
   84284:	cmp	r3, #0
   84288:	beq	84298 <fputs@plt+0x73184>
   8428c:	mov	r0, r7
   84290:	sub	r1, r5, #60	; 0x3c
   84294:	bl	3c040 <fputs@plt+0x2af2c>
   84298:	add	r6, r8, r6
   8429c:	ldr	r3, [r6, #12]
   842a0:	ldr	r2, [r6, #16]
   842a4:	add	r3, r3, r2
   842a8:	str	r3, [r5, #-52]	; 0xffffffcc
   842ac:	ldr	fp, [r8]
   842b0:	b	82c80 <fputs@plt+0x71b6c>
   842b4:	add	r6, r8, r6
   842b8:	mov	r3, #0
   842bc:	str	r3, [r6, #12]
   842c0:	b	82c80 <fputs@plt+0x71b6c>
   842c4:	add	r6, r8, r6
   842c8:	ldr	r7, [r7]
   842cc:	ldrb	ip, [r5, #-76]	; 0xffffffb4
   842d0:	ldr	r3, [r6, #12]
   842d4:	mov	r0, r7
   842d8:	sub	r2, r5, #60	; 0x3c
   842dc:	mov	r1, #110	; 0x6e
   842e0:	str	r3, [sp, #52]	; 0x34
   842e4:	ldr	fp, [r5, #-12]
   842e8:	str	ip, [sp, #56]	; 0x38
   842ec:	bl	25d10 <fputs@plt+0x14bfc>
   842f0:	subs	r6, r0, #0
   842f4:	beq	8432c <fputs@plt+0x73218>
   842f8:	mov	r2, #1
   842fc:	mov	r1, fp
   84300:	mov	r0, r7
   84304:	bl	26a34 <fputs@plt+0x15920>
   84308:	mov	r3, #0
   8430c:	mov	r2, #1
   84310:	ldr	r1, [sp, #52]	; 0x34
   84314:	str	r0, [r6, #20]
   84318:	mov	r0, r7
   8431c:	bl	263b8 <fputs@plt+0x152a4>
   84320:	ldrb	r3, [sp, #56]	; 0x38
   84324:	strb	r3, [r6, #1]
   84328:	str	r0, [r6, #16]
   8432c:	mov	r1, fp
   84330:	mov	r0, r7
   84334:	bl	23aac <fputs@plt+0x12998>
   84338:	ldr	r1, [sp, #52]	; 0x34
   8433c:	mov	r0, r7
   84340:	bl	23a00 <fputs@plt+0x128ec>
   84344:	str	r6, [r5, #-92]	; 0xffffffa4
   84348:	ldr	fp, [r8]
   8434c:	b	82c80 <fputs@plt+0x71b6c>
   84350:	ldr	r1, [pc, #-3584]	; 83558 <fputs@plt+0x72444>
   84354:	mov	r0, r7
   84358:	add	r1, pc, r1
   8435c:	bl	39630 <fputs@plt+0x2851c>
   84360:	ldr	fp, [r8]
   84364:	b	82c80 <fputs@plt+0x71b6c>
   84368:	ldr	r7, [r7]
   8436c:	ldrb	ip, [r5, #-60]	; 0xffffffc4
   84370:	add	r6, r8, r6
   84374:	ldr	r3, [r5, #-12]
   84378:	mov	r0, r7
   8437c:	sub	r2, r5, #28
   84380:	mov	r1, #108	; 0x6c
   84384:	ldr	fp, [r6, #12]
   84388:	str	r3, [sp, #52]	; 0x34
   8438c:	str	ip, [sp, #56]	; 0x38
   84390:	bl	25d10 <fputs@plt+0x14bfc>
   84394:	subs	r6, r0, #0
   84398:	beq	86b58 <fputs@plt+0x75a44>
   8439c:	mov	r2, #1
   843a0:	mov	r1, fp
   843a4:	mov	r0, r7
   843a8:	bl	261d4 <fputs@plt+0x150c0>
   843ac:	ldr	r3, [sp, #52]	; 0x34
   843b0:	str	r3, [r6, #24]
   843b4:	ldrb	r3, [sp, #56]	; 0x38
   843b8:	strb	r3, [r6, #1]
   843bc:	str	r0, [r6, #8]
   843c0:	mov	r1, fp
   843c4:	mov	r0, r7
   843c8:	mov	r2, #1
   843cc:	bl	23944 <fputs@plt+0x12830>
   843d0:	str	r6, [r5, #-60]	; 0xffffffc4
   843d4:	ldr	fp, [r8]
   843d8:	b	82c80 <fputs@plt+0x71b6c>
   843dc:	ldr	r3, [r5, #-12]
   843e0:	str	r3, [r3, #32]
   843e4:	b	82c80 <fputs@plt+0x71b6c>
   843e8:	ldr	r3, [r5, #-28]	; 0xffffffe4
   843ec:	ldr	r2, [r5, #-12]
   843f0:	ldr	r1, [r3, #32]
   843f4:	str	r2, [r1, #28]
   843f8:	str	r2, [r3, #32]
   843fc:	b	82c80 <fputs@plt+0x71b6c>
   84400:	add	fp, r6, #12
   84404:	add	r3, r8, fp
   84408:	mov	r2, r3
   8440c:	mov	r0, r7
   84410:	mov	r1, #0
   84414:	mov	r7, r3
   84418:	bl	3beb0 <fputs@plt+0x2ad9c>
   8441c:	add	r6, r8, r6
   84420:	ldr	r2, [r8, fp]
   84424:	ldr	r3, [r6, #16]
   84428:	add	r3, r2, r3
   8442c:	str	r0, [r8, fp]
   84430:	str	r3, [r7, #8]
   84434:	str	r2, [r7, #4]
   84438:	ldr	fp, [r8]
   8443c:	b	82c80 <fputs@plt+0x71b6c>
   84440:	sub	r2, r5, #44	; 0x2c
   84444:	mov	r1, #0
   84448:	mov	r0, r7
   8444c:	bl	3beb0 <fputs@plt+0x2ad9c>
   84450:	add	r6, r8, r6
   84454:	ldr	r1, [r5, #-44]	; 0xffffffd4
   84458:	ldr	r3, [r6, #12]
   8445c:	ldr	r2, [r6, #16]
   84460:	str	r1, [r5, #-40]	; 0xffffffd8
   84464:	add	r3, r3, r2
   84468:	str	r3, [r5, #-36]	; 0xffffffdc
   8446c:	str	r0, [r5, #-44]	; 0xffffffd4
   84470:	ldr	fp, [r8]
   84474:	b	82c80 <fputs@plt+0x71b6c>
   84478:	ldr	r1, [r5, #-12]
   8447c:	cmp	r1, #0
   84480:	subeq	fp, r5, #60	; 0x3c
   84484:	beq	844a0 <fputs@plt+0x7338c>
   84488:	ldr	r3, [r7]
   8448c:	ldr	r2, [r1]
   84490:	sub	fp, r5, #60	; 0x3c
   84494:	ldr	r3, [r3, #116]	; 0x74
   84498:	cmp	r2, r3
   8449c:	bgt	86b3c <fputs@plt+0x75a28>
   844a0:	mov	r2, fp
   844a4:	mov	r0, r7
   844a8:	bl	3beb0 <fputs@plt+0x2ad9c>
   844ac:	ldr	lr, [r5, #-28]	; 0xffffffe4
   844b0:	add	r6, r8, r6
   844b4:	sub	r2, lr, #1
   844b8:	clz	r2, r2
   844bc:	lsr	r2, r2, #5
   844c0:	ldr	ip, [r6, #12]
   844c4:	ldr	r3, [r6, #16]
   844c8:	ldr	r1, [r5, #-60]	; 0xffffffc4
   844cc:	add	r3, ip, r3
   844d0:	cmp	r0, #0
   844d4:	moveq	r2, #0
   844d8:	cmp	r2, #0
   844dc:	ldrne	r2, [r0, #4]
   844e0:	orrne	r2, r2, #16
   844e4:	strne	r2, [r0, #4]
   844e8:	str	r0, [r5, #-60]	; 0xffffffc4
   844ec:	str	r1, [r5, #-56]	; 0xffffffc8
   844f0:	str	r3, [r5, #-52]	; 0xffffffcc
   844f4:	ldr	fp, [r8]
   844f8:	b	82c80 <fputs@plt+0x71b6c>
   844fc:	ldr	r3, [r5, #-76]	; 0xffffffb4
   84500:	add	r6, r8, r6
   84504:	str	r3, [r5, #-72]	; 0xffffffb8
   84508:	ldr	r0, [r6, #16]
   8450c:	ldr	r1, [r6, #12]
   84510:	sub	r3, r5, #12
   84514:	add	r1, r1, r0
   84518:	str	r1, [r5, #-68]	; 0xffffffbc
   8451c:	ldr	r2, [r5, #-44]	; 0xffffffd4
   84520:	mov	r0, r7
   84524:	str	r3, [sp]
   84528:	mov	r1, #38	; 0x26
   8452c:	mov	r3, #0
   84530:	bl	3bf0c <fputs@plt+0x2adf8>
   84534:	str	r0, [r5, #-76]	; 0xffffffb4
   84538:	ldr	fp, [r8]
   8453c:	b	82c80 <fputs@plt+0x71b6c>
   84540:	add	r3, r8, r6
   84544:	ldr	fp, [r5, #-28]	; 0xffffffe4
   84548:	ldr	r3, [r3, #16]
   8454c:	cmp	r3, #0
   84550:	beq	84584 <fputs@plt+0x73470>
   84554:	add	r2, r6, #12
   84558:	mov	r3, #1
   8455c:	ldr	r0, [r7]
   84560:	add	r2, r8, r2
   84564:	mov	r1, #95	; 0x5f
   84568:	bl	247e0 <fputs@plt+0x136cc>
   8456c:	cmp	r0, #0
   84570:	ldrne	r3, [r0, #4]
   84574:	strne	fp, [r0, #12]
   84578:	movne	fp, r0
   8457c:	orrne	r3, r3, #4352	; 0x1100
   84580:	strne	r3, [r0, #4]
   84584:	add	r6, r8, r6
   84588:	str	fp, [r5, #-28]	; 0xffffffe4
   8458c:	ldr	r3, [r6, #12]
   84590:	ldr	r2, [r6, #16]
   84594:	add	r3, r3, r2
   84598:	str	r3, [r5, #-20]	; 0xffffffec
   8459c:	ldr	fp, [r8]
   845a0:	b	82c80 <fputs@plt+0x71b6c>
   845a4:	add	r3, r8, r6
   845a8:	str	r3, [sp, #52]	; 0x34
   845ac:	add	r3, r3, #12
   845b0:	add	r2, sp, #160	; 0xa0
   845b4:	ldm	r3, {r0, r1}
   845b8:	str	r2, [sp, #56]	; 0x38
   845bc:	stm	r2, {r0, r1}
   845c0:	ldr	r2, [sp, #164]	; 0xa4
   845c4:	cmp	r2, #1
   845c8:	bls	845dc <fputs@plt+0x734c8>
   845cc:	ldrb	r3, [r0]
   845d0:	mov	r1, r0
   845d4:	cmp	r3, #35	; 0x23
   845d8:	beq	86ae4 <fputs@plt+0x759d0>
   845dc:	ldr	r3, [sp, #56]	; 0x38
   845e0:	add	r2, sp, #144	; 0x90
   845e4:	add	r6, r8, r6
   845e8:	ldm	r3, {r0, r1}
   845ec:	mov	r3, #0
   845f0:	add	fp, r8, fp, lsl #4
   845f4:	stm	r2, {r0, r1}
   845f8:	str	r2, [sp]
   845fc:	mov	r1, #135	; 0x87
   84600:	mov	r2, r3
   84604:	mov	r0, r7
   84608:	bl	3bf0c <fputs@plt+0x2adf8>
   8460c:	ldr	r2, [sp, #144]	; 0x90
   84610:	ldr	r3, [sp, #148]	; 0x94
   84614:	str	r2, [r6, #16]
   84618:	add	r3, r2, r3
   8461c:	str	r0, [r6, #12]
   84620:	str	r3, [fp, #20]
   84624:	ldr	fp, [r6, #12]
   84628:	ldr	r3, [r7]
   8462c:	cmp	fp, #0
   84630:	str	r3, [sp, #52]	; 0x34
   84634:	beq	84694 <fputs@plt+0x73580>
   84638:	ldr	r6, [fp, #8]
   8463c:	ldrb	r3, [r6, #1]
   84640:	cmp	r3, #0
   84644:	bne	86784 <fputs@plt+0x75670>
   84648:	add	r2, r7, #444	; 0x1bc
   8464c:	ldrh	r3, [r2]
   84650:	add	r3, r3, #1
   84654:	sxth	r3, r3
   84658:	strh	r3, [r2]
   8465c:	strh	r3, [fp, #32]
   84660:	ldr	r3, [r7, #68]	; 0x44
   84664:	cmp	r3, #0
   84668:	bne	84694 <fputs@plt+0x73580>
   8466c:	add	r3, r7, #444	; 0x1bc
   84670:	ldr	r2, [sp, #52]	; 0x34
   84674:	ldrsh	r3, [r3]
   84678:	ldr	r2, [r2, #128]	; 0x80
   8467c:	cmp	r3, r2
   84680:	ble	84694 <fputs@plt+0x73580>
   84684:	ldr	r1, [pc, #4036]	; 85650 <fputs@plt+0x7453c>
   84688:	mov	r0, r7
   8468c:	add	r1, pc, r1
   84690:	bl	39630 <fputs@plt+0x2851c>
   84694:	ldr	fp, [r8]
   84698:	b	82c80 <fputs@plt+0x71b6c>
   8469c:	mov	r3, #0
   846a0:	sub	r2, r5, #60	; 0x3c
   846a4:	str	r2, [sp]
   846a8:	mov	r1, #27
   846ac:	mov	r2, r3
   846b0:	mov	r0, r7
   846b4:	bl	3bf0c <fputs@plt+0x2adf8>
   846b8:	mov	r3, #0
   846bc:	sub	r2, r5, #28
   846c0:	str	r2, [sp]
   846c4:	mov	r1, #27
   846c8:	mov	r2, r3
   846cc:	mov	fp, #0
   846d0:	str	r0, [sp, #52]	; 0x34
   846d4:	mov	r0, r7
   846d8:	bl	3bf0c <fputs@plt+0x2adf8>
   846dc:	add	r2, r6, #12
   846e0:	mov	r3, #0
   846e4:	add	r2, r8, r2
   846e8:	str	r2, [sp]
   846ec:	mov	r1, #27
   846f0:	mov	r2, r3
   846f4:	add	r6, r8, r6
   846f8:	str	r0, [sp, #56]	; 0x38
   846fc:	mov	r0, r7
   84700:	bl	3bf0c <fputs@plt+0x2adf8>
   84704:	ldr	r2, [sp, #56]	; 0x38
   84708:	str	fp, [sp]
   8470c:	mov	r1, #122	; 0x7a
   84710:	mov	r3, r0
   84714:	mov	r0, r7
   84718:	bl	3bf0c <fputs@plt+0x2adf8>
   8471c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   84720:	str	fp, [sp]
   84724:	str	r3, [r5, #-56]	; 0xffffffc8
   84728:	ldr	r1, [r6, #16]
   8472c:	ldr	r3, [r6, #12]
   84730:	ldr	r2, [sp, #52]	; 0x34
   84734:	add	r3, r3, r1
   84738:	str	r3, [r5, #-52]	; 0xffffffcc
   8473c:	mov	r1, #122	; 0x7a
   84740:	mov	r3, r0
   84744:	mov	r0, r7
   84748:	bl	3bf0c <fputs@plt+0x2adf8>
   8474c:	str	r0, [r5, #-60]	; 0xffffffc4
   84750:	ldr	fp, [r8]
   84754:	b	82c80 <fputs@plt+0x71b6c>
   84758:	mov	r3, #0
   8475c:	sub	r2, r5, #28
   84760:	str	r2, [sp]
   84764:	mov	r1, #27
   84768:	mov	r2, r3
   8476c:	mov	r0, r7
   84770:	bl	3bf0c <fputs@plt+0x2adf8>
   84774:	add	r2, r6, #12
   84778:	mov	r3, #0
   8477c:	add	r2, r8, r2
   84780:	str	r2, [sp]
   84784:	mov	r1, #27
   84788:	mov	r2, r3
   8478c:	add	r6, r8, r6
   84790:	mov	fp, r0
   84794:	mov	r0, r7
   84798:	bl	3bf0c <fputs@plt+0x2adf8>
   8479c:	ldr	r3, [r5, #-28]	; 0xffffffe4
   847a0:	mov	r1, #0
   847a4:	str	r3, [r5, #-24]	; 0xffffffe8
   847a8:	ldr	r3, [r6, #12]
   847ac:	ldr	ip, [r6, #16]
   847b0:	mov	r2, fp
   847b4:	add	r3, r3, ip
   847b8:	str	r3, [r5, #-20]	; 0xffffffec
   847bc:	str	r1, [sp]
   847c0:	mov	r1, #122	; 0x7a
   847c4:	mov	r3, r0
   847c8:	mov	r0, r7
   847cc:	bl	3bf0c <fputs@plt+0x2adf8>
   847d0:	str	r0, [r5, #-28]	; 0xffffffe4
   847d4:	ldr	fp, [r8]
   847d8:	b	82c80 <fputs@plt+0x71b6c>
   847dc:	add	r6, r8, r6
   847e0:	add	r3, r6, #12
   847e4:	add	r2, sp, #120	; 0x78
   847e8:	ldm	r3, {r0, r1}
   847ec:	mov	r3, #0
   847f0:	str	r2, [sp]
   847f4:	stm	r2, {r0, r1}
   847f8:	mov	r2, r3
   847fc:	mov	r0, r7
   84800:	mov	r1, #27
   84804:	bl	3bf0c <fputs@plt+0x2adf8>
   84808:	ldr	r2, [sp, #120]	; 0x78
   8480c:	ldr	r3, [sp, #124]	; 0x7c
   84810:	add	fp, r8, fp, lsl #4
   84814:	add	r3, r2, r3
   84818:	str	r2, [r6, #16]
   8481c:	str	r0, [r6, #12]
   84820:	str	r3, [fp, #20]
   84824:	ldr	fp, [r8]
   84828:	b	82c80 <fputs@plt+0x71b6c>
   8482c:	add	r6, r8, r6
   84830:	add	r3, r6, #12
   84834:	ldrb	r2, [r6, #10]
   84838:	ldm	r3, {r0, r1}
   8483c:	add	r3, sp, #128	; 0x80
   84840:	str	r3, [sp]
   84844:	stm	r3, {r0, r1}
   84848:	mov	r3, #0
   8484c:	mov	r1, r2
   84850:	mov	r0, r7
   84854:	mov	r2, r3
   84858:	bl	3bf0c <fputs@plt+0x2adf8>
   8485c:	ldr	r2, [sp, #128]	; 0x80
   84860:	ldr	r3, [sp, #132]	; 0x84
   84864:	add	fp, r8, fp, lsl #4
   84868:	add	r3, r2, r3
   8486c:	str	r2, [r6, #16]
   84870:	str	r0, [r6, #12]
   84874:	str	r3, [fp, #20]
   84878:	ldr	fp, [r8]
   8487c:	b	82c80 <fputs@plt+0x71b6c>
   84880:	ldr	r3, [r5, #-28]	; 0xffffffe4
   84884:	add	r6, r8, r6
   84888:	str	r3, [r5, #-24]	; 0xffffffe8
   8488c:	ldr	r3, [r6, #12]
   84890:	ldr	r2, [r6, #16]
   84894:	ldr	r1, [r5, #-12]
   84898:	add	r3, r3, r2
   8489c:	str	r1, [r5, #-28]	; 0xffffffe4
   848a0:	str	r3, [r5, #-20]	; 0xffffffec
   848a4:	ldr	fp, [r8]
   848a8:	b	82c80 <fputs@plt+0x71b6c>
   848ac:	add	r2, r6, #12
   848b0:	ldr	r0, [r7]
   848b4:	add	r2, r8, r2
   848b8:	mov	r1, #0
   848bc:	bl	304f8 <fputs@plt+0x1f3e4>
   848c0:	add	r6, r8, r6
   848c4:	str	r0, [r6, #12]
   848c8:	ldr	fp, [r8]
   848cc:	b	82c80 <fputs@plt+0x71b6c>
   848d0:	add	r2, r6, #12
   848d4:	add	r2, r8, r2
   848d8:	ldr	r0, [r7]
   848dc:	ldr	r1, [r5, #-28]	; 0xffffffe4
   848e0:	bl	304f8 <fputs@plt+0x1f3e4>
   848e4:	str	r0, [r5, #-28]	; 0xffffffe4
   848e8:	ldr	fp, [r8]
   848ec:	b	82c80 <fputs@plt+0x71b6c>
   848f0:	ldr	r3, [r5, #-12]
   848f4:	str	r3, [r5, #-28]	; 0xffffffe4
   848f8:	ldr	fp, [r8]
   848fc:	b	82c80 <fputs@plt+0x71b6c>
   84900:	ldr	r3, [r5, #-92]	; 0xffffffa4
   84904:	mov	r0, r7
   84908:	cmp	r3, #0
   8490c:	ldrne	r2, [r7, #536]	; 0x218
   84910:	strne	r2, [r3, #4]
   84914:	strne	r3, [r7, #536]	; 0x218
   84918:	strne	r3, [r7, #540]	; 0x21c
   8491c:	ldr	r2, [r5, #-76]	; 0xffffffb4
   84920:	ldr	r3, [r5, #-28]	; 0xffffffe4
   84924:	ldr	r1, [r5, #-44]	; 0xffffffd4
   84928:	str	r2, [sp]
   8492c:	mov	r2, #0
   84930:	bl	7bdd0 <fputs@plt+0x6acbc>
   84934:	ldr	fp, [r8]
   84938:	b	82c80 <fputs@plt+0x71b6c>
   8493c:	ldr	r3, [r5, #-76]	; 0xffffffb4
   84940:	add	r6, r8, r6
   84944:	cmp	r3, #0
   84948:	mov	r0, r7
   8494c:	ldrne	r2, [r7, #536]	; 0x218
   84950:	strne	r2, [r3, #4]
   84954:	strne	r3, [r7, #536]	; 0x218
   84958:	strne	r3, [r7, #540]	; 0x21c
   8495c:	ldr	ip, [r5, #-60]	; 0xffffffc4
   84960:	ldr	r3, [r5, #-12]
   84964:	ldr	r2, [r6, #12]
   84968:	ldr	r1, [r5, #-28]	; 0xffffffe4
   8496c:	str	ip, [sp]
   84970:	bl	7bdd0 <fputs@plt+0x6acbc>
   84974:	ldr	fp, [r8]
   84978:	b	82c80 <fputs@plt+0x71b6c>
   8497c:	add	r6, r8, r6
   84980:	mov	r1, #0
   84984:	ldr	r2, [r6, #12]
   84988:	ldr	r0, [r7]
   8498c:	bl	30588 <fputs@plt+0x1f474>
   84990:	mov	r3, #1
   84994:	sub	r2, r5, #28
   84998:	mov	r6, r0
   8499c:	mov	r1, r0
   849a0:	mov	r0, r7
   849a4:	bl	246e4 <fputs@plt+0x135d0>
   849a8:	str	r6, [r5, #-28]	; 0xffffffe4
   849ac:	ldr	fp, [r8]
   849b0:	b	82c80 <fputs@plt+0x71b6c>
   849b4:	add	r6, r8, r6
   849b8:	ldr	r1, [r5, #-60]	; 0xffffffc4
   849bc:	ldr	r2, [r6, #12]
   849c0:	ldr	r0, [r7]
   849c4:	bl	30588 <fputs@plt+0x1f474>
   849c8:	mov	r3, #1
   849cc:	sub	r2, r5, #28
   849d0:	mov	r1, r0
   849d4:	str	r0, [r5, #-60]	; 0xffffffc4
   849d8:	mov	r0, r7
   849dc:	bl	246e4 <fputs@plt+0x135d0>
   849e0:	ldr	fp, [r8]
   849e4:	b	82c80 <fputs@plt+0x71b6c>
   849e8:	ldr	r3, [r5, #-108]	; 0xffffff94
   849ec:	mov	r0, r7
   849f0:	cmp	r3, #0
   849f4:	ldrne	r2, [r7, #536]	; 0x218
   849f8:	strne	r2, [r3, #4]
   849fc:	strne	r3, [r7, #536]	; 0x218
   84a00:	strne	r3, [r7, #540]	; 0x21c
   84a04:	sub	r2, r5, #44	; 0x2c
   84a08:	ldr	r1, [r5, #-60]	; 0xffffffc4
   84a0c:	bl	24658 <fputs@plt+0x13544>
   84a10:	ldr	r2, [r5, #-12]
   84a14:	ldr	r3, [r7]
   84a18:	cmp	r2, #0
   84a1c:	ldr	r1, [r3, #100]	; 0x64
   84a20:	beq	84a30 <fputs@plt+0x7391c>
   84a24:	ldr	r3, [r2]
   84a28:	cmp	r1, r3
   84a2c:	blt	86c60 <fputs@plt+0x75b4c>
   84a30:	ldr	ip, [r5, #-76]	; 0xffffffb4
   84a34:	add	r6, r8, r6
   84a38:	ldr	r1, [r5, #-60]	; 0xffffffc4
   84a3c:	ldr	r3, [r6, #12]
   84a40:	mov	r0, r7
   84a44:	str	ip, [sp]
   84a48:	bl	7823c <fputs@plt+0x67128>
   84a4c:	ldr	fp, [r8]
   84a50:	b	82c80 <fputs@plt+0x71b6c>
   84a54:	ldr	r3, [r5, #-76]	; 0xffffffb4
   84a58:	add	r6, r8, r6
   84a5c:	cmp	r3, #0
   84a60:	mov	r0, r7
   84a64:	ldrne	r2, [r7, #536]	; 0x218
   84a68:	strne	r2, [r3, #4]
   84a6c:	strne	r3, [r7, #536]	; 0x218
   84a70:	strne	r3, [r7, #540]	; 0x21c
   84a74:	sub	r2, r5, #12
   84a78:	ldr	r1, [r5, #-28]	; 0xffffffe4
   84a7c:	bl	24658 <fputs@plt+0x13544>
   84a80:	mov	r0, r7
   84a84:	ldr	r2, [r6, #12]
   84a88:	ldr	r1, [r5, #-28]	; 0xffffffe4
   84a8c:	bl	7b04c <fputs@plt+0x69f38>
   84a90:	ldr	fp, [r8]
   84a94:	b	82c80 <fputs@plt+0x71b6c>
   84a98:	ldr	r3, [r5, #-28]	; 0xffffffe4
   84a9c:	add	r6, r8, r6
   84aa0:	str	r3, [r5, #-40]	; 0xffffffd8
   84aa4:	ldr	r3, [r6, #12]
   84aa8:	str	r3, [r5, #-44]	; 0xffffffd4
   84aac:	ldr	fp, [r8]
   84ab0:	b	82c80 <fputs@plt+0x71b6c>
   84ab4:	ldr	r3, [r5, #-28]	; 0xffffffe4
   84ab8:	add	r6, r8, r6
   84abc:	str	r3, [r5, #-44]	; 0xffffffd4
   84ac0:	ldr	r3, [r6, #12]
   84ac4:	str	r3, [r5, #-40]	; 0xffffffd8
   84ac8:	ldr	fp, [r8]
   84acc:	b	82c80 <fputs@plt+0x71b6c>
   84ad0:	add	r6, r8, r6
   84ad4:	mov	r2, #0
   84ad8:	ldr	r3, [r6, #12]
   84adc:	str	r2, [r5, #-8]
   84ae0:	str	r3, [r5, #-12]
   84ae4:	ldr	fp, [r8]
   84ae8:	b	82c80 <fputs@plt+0x71b6c>
   84aec:	mov	r3, #0
   84af0:	str	r3, [r5, #20]
   84af4:	str	r3, [r5, #24]
   84af8:	ldr	fp, [r8]
   84afc:	b	82c80 <fputs@plt+0x71b6c>
   84b00:	mvn	r3, #0
   84b04:	str	r3, [r5, #20]
   84b08:	ldr	fp, [r8]
   84b0c:	b	82c80 <fputs@plt+0x71b6c>
   84b10:	add	r6, r8, r6
   84b14:	mov	r3, #1
   84b18:	str	r3, [r6, #12]
   84b1c:	b	82c80 <fputs@plt+0x71b6c>
   84b20:	add	r6, r8, r6
   84b24:	mov	r3, #0
   84b28:	str	r3, [r6, #12]
   84b2c:	b	82c80 <fputs@plt+0x71b6c>
   84b30:	ldr	r2, [r5, #-12]
   84b34:	mov	r1, #0
   84b38:	ldr	r0, [r7]
   84b3c:	bl	30588 <fputs@plt+0x1f474>
   84b40:	add	r6, r8, r6
   84b44:	str	r0, [r5, #-12]
   84b48:	ldr	r1, [r6, #12]
   84b4c:	clz	r3, r0
   84b50:	lsr	r3, r3, #5
   84b54:	orrs	r3, r3, r1, lsr #31
   84b58:	ldreq	r3, [r0]
   84b5c:	ldreq	r2, [r0, #4]
   84b60:	addeq	r3, r3, r3, lsl #2
   84b64:	addeq	r3, r2, r3, lsl #2
   84b68:	strbeq	r1, [r3, #-8]
   84b6c:	ldr	fp, [r8]
   84b70:	b	82c80 <fputs@plt+0x71b6c>
   84b74:	ldr	r2, [r5, #-12]
   84b78:	ldr	r1, [r5, #-44]	; 0xffffffd4
   84b7c:	ldr	r0, [r7]
   84b80:	bl	30588 <fputs@plt+0x1f474>
   84b84:	add	r6, r8, r6
   84b88:	str	r0, [r5, #-44]	; 0xffffffd4
   84b8c:	ldr	r1, [r6, #12]
   84b90:	clz	r3, r0
   84b94:	lsr	r3, r3, #5
   84b98:	orrs	r3, r3, r1, lsr #31
   84b9c:	ldreq	r3, [r0]
   84ba0:	ldreq	r2, [r0, #4]
   84ba4:	addeq	r3, r3, r3, lsl #2
   84ba8:	addeq	r3, r2, r3, lsl #2
   84bac:	strbeq	r1, [r3, #-8]
   84bb0:	ldr	fp, [r8]
   84bb4:	b	82c80 <fputs@plt+0x71b6c>
   84bb8:	add	r6, r8, r6
   84bbc:	ldr	r3, [r6, #12]
   84bc0:	str	r3, [r5, #-28]	; 0xffffffe4
   84bc4:	ldr	fp, [r8]
   84bc8:	b	82c80 <fputs@plt+0x71b6c>
   84bcc:	mov	r3, #0
   84bd0:	str	r3, [r5, #20]
   84bd4:	ldr	fp, [r8]
   84bd8:	b	82c80 <fputs@plt+0x71b6c>
   84bdc:	ldr	r3, [r5, #-12]
   84be0:	str	r3, [r5, #-44]	; 0xffffffd4
   84be4:	ldr	fp, [r8]
   84be8:	b	82c80 <fputs@plt+0x71b6c>
   84bec:	mov	r2, #0
   84bf0:	mov	r3, #1
   84bf4:	str	r2, [r5, #-12]
   84bf8:	str	r3, [r5, #-8]
   84bfc:	ldr	fp, [r8]
   84c00:	b	82c80 <fputs@plt+0x71b6c>
   84c04:	add	r2, r8, r6
   84c08:	add	r2, r2, #12
   84c0c:	sub	r3, r5, #28
   84c10:	ldm	r2, {r0, r1}
   84c14:	stm	r3, {r0, r1}
   84c18:	ldr	fp, [r8]
   84c1c:	b	82c80 <fputs@plt+0x71b6c>
   84c20:	mov	r3, #0
   84c24:	str	r3, [r5, #20]
   84c28:	ldr	fp, [r8]
   84c2c:	b	82c80 <fputs@plt+0x71b6c>
   84c30:	add	r6, r8, r6
   84c34:	ldr	r3, [r6, #12]
   84c38:	str	r3, [r5, #-12]
   84c3c:	ldr	fp, [r8]
   84c40:	b	82c80 <fputs@plt+0x71b6c>
   84c44:	mov	r0, r7
   84c48:	sub	r3, r5, #12
   84c4c:	sub	r2, r5, #28
   84c50:	sub	r1, r5, #44	; 0x2c
   84c54:	bl	3d4a8 <fputs@plt+0x2c394>
   84c58:	str	r0, [r5, #-44]	; 0xffffffd4
   84c5c:	ldr	fp, [r8]
   84c60:	b	82c80 <fputs@plt+0x71b6c>
   84c64:	mov	r0, r7
   84c68:	mov	r3, #0
   84c6c:	sub	r2, r5, #12
   84c70:	sub	r1, r5, #28
   84c74:	bl	3d4a8 <fputs@plt+0x2c394>
   84c78:	str	r0, [r5, #-28]	; 0xffffffe4
   84c7c:	ldr	fp, [r8]
   84c80:	b	82c80 <fputs@plt+0x71b6c>
   84c84:	mov	r3, #0
   84c88:	mov	r0, r7
   84c8c:	mov	r2, r3
   84c90:	sub	r1, r5, #12
   84c94:	bl	3d4a8 <fputs@plt+0x2c394>
   84c98:	str	r0, [r5, #-12]
   84c9c:	ldr	fp, [r8]
   84ca0:	b	82c80 <fputs@plt+0x71b6c>
   84ca4:	add	r6, r8, r6
   84ca8:	mov	r3, #1
   84cac:	str	r3, [r6, #12]
   84cb0:	b	82c80 <fputs@plt+0x71b6c>
   84cb4:	add	r3, r6, #12
   84cb8:	add	r3, r8, r3
   84cbc:	ldr	r0, [r7]
   84cc0:	sub	r2, r5, #12
   84cc4:	mov	r1, #0
   84cc8:	bl	2ffc0 <fputs@plt+0x1eeac>
   84ccc:	str	r0, [r5, #-12]
   84cd0:	ldr	fp, [r8]
   84cd4:	b	82c80 <fputs@plt+0x71b6c>
   84cd8:	mov	r3, #0
   84cdc:	str	r3, [r5, #20]
   84ce0:	str	r3, [r5, #24]
   84ce4:	ldr	fp, [r8]
   84ce8:	b	82c80 <fputs@plt+0x71b6c>
   84cec:	ldr	r1, [r5, #-92]	; 0xffffffa4
   84cf0:	cmp	r1, #0
   84cf4:	beq	873cc <fputs@plt+0x762b8>
   84cf8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   84cfc:	ldr	r3, [r2]
   84d00:	cmp	r3, #1
   84d04:	beq	87340 <fputs@plt+0x7622c>
   84d08:	sub	r1, r3, #1
   84d0c:	cmp	r1, #0
   84d10:	addgt	r3, r3, r3, lsl #3
   84d14:	addgt	r3, r2, r3, lsl #3
   84d18:	ble	84d30 <fputs@plt+0x73c1c>
   84d1c:	ldrb	r0, [r3, #-100]	; 0xffffff9c
   84d20:	subs	r1, r1, #1
   84d24:	sub	r3, r3, #72	; 0x48
   84d28:	strb	r0, [r3, #44]	; 0x2c
   84d2c:	bne	84d1c <fputs@plt+0x73c08>
   84d30:	mov	fp, #0
   84d34:	mov	r0, #1024	; 0x400
   84d38:	strb	fp, [r2, #44]	; 0x2c
   84d3c:	mov	r3, fp
   84d40:	mov	r1, fp
   84d44:	str	fp, [sp, #20]
   84d48:	str	fp, [sp, #16]
   84d4c:	str	fp, [sp, #8]
   84d50:	str	fp, [sp, #4]
   84d54:	str	fp, [sp]
   84d58:	str	r0, [sp, #12]
   84d5c:	mov	r0, r7
   84d60:	bl	30768 <fputs@plt+0x1f654>
   84d64:	add	r6, r8, r6
   84d68:	ldr	lr, [r5, #-12]
   84d6c:	ldr	r3, [r6, #12]
   84d70:	sub	ip, r5, #28
   84d74:	ldr	r1, [r5, #-92]	; 0xffffffa4
   84d78:	mov	r2, fp
   84d7c:	str	r3, [sp, #12]
   84d80:	str	lr, [sp, #8]
   84d84:	mov	r3, fp
   84d88:	str	ip, [sp]
   84d8c:	str	r0, [sp, #4]
   84d90:	mov	r0, r7
   84d94:	bl	42990 <fputs@plt+0x3187c>
   84d98:	str	r0, [r5, #-92]	; 0xffffffa4
   84d9c:	ldr	fp, [r8]
   84da0:	b	82c80 <fputs@plt+0x71b6c>
   84da4:	add	r6, r8, r6
   84da8:	ldr	r3, [r5, #-12]
   84dac:	ldr	r2, [r6, #12]
   84db0:	ldr	ip, [r5, #-60]	; 0xffffffc4
   84db4:	ldr	r1, [r5, #-92]	; 0xffffffa4
   84db8:	str	r2, [sp, #12]
   84dbc:	sub	r2, r5, #28
   84dc0:	str	r3, [sp, #8]
   84dc4:	mov	r3, #0
   84dc8:	stm	sp, {r2, ip}
   84dcc:	mov	r0, r7
   84dd0:	mov	r2, r3
   84dd4:	bl	42990 <fputs@plt+0x3187c>
   84dd8:	str	r0, [r5, #-92]	; 0xffffffa4
   84ddc:	ldr	fp, [r8]
   84de0:	b	82c80 <fputs@plt+0x71b6c>
   84de4:	add	r6, r8, r6
   84de8:	ldr	r0, [r5, #-12]
   84dec:	ldr	ip, [r6, #12]
   84df0:	mov	r2, #0
   84df4:	sub	r3, r5, #28
   84df8:	ldr	r1, [r5, #-124]	; 0xffffff84
   84dfc:	str	r0, [sp, #8]
   84e00:	str	r2, [sp, #4]
   84e04:	str	r3, [sp]
   84e08:	str	ip, [sp, #12]
   84e0c:	sub	r3, r5, #92	; 0x5c
   84e10:	sub	r2, r5, #108	; 0x6c
   84e14:	mov	r0, r7
   84e18:	bl	42990 <fputs@plt+0x3187c>
   84e1c:	ldr	r1, [r5, #-60]	; 0xffffffc4
   84e20:	cmp	r0, #0
   84e24:	str	r0, [r5, #-124]	; 0xffffff84
   84e28:	beq	87330 <fputs@plt+0x7621c>
   84e2c:	ldr	r2, [r0]
   84e30:	sub	r3, r2, #1
   84e34:	add	r2, r2, r2, lsl #3
   84e38:	add	r3, r3, r3, lsl #3
   84e3c:	str	r1, [r0, r2, lsl #3]
   84e40:	add	r3, r0, r3, lsl #3
   84e44:	ldr	fp, [r8]
   84e48:	ldrb	r2, [r3, #45]	; 0x2d
   84e4c:	orr	r2, r2, #4
   84e50:	strb	r2, [r3, #45]	; 0x2d
   84e54:	b	82c80 <fputs@plt+0x71b6c>
   84e58:	add	r6, r8, r6
   84e5c:	ldr	r0, [r5, #-12]
   84e60:	ldr	ip, [r6, #12]
   84e64:	mov	r2, #0
   84e68:	sub	r3, r5, #44	; 0x2c
   84e6c:	ldr	r1, [r5, #-92]	; 0xffffffa4
   84e70:	str	ip, [sp, #12]
   84e74:	str	r0, [sp, #8]
   84e78:	str	r2, [sp, #4]
   84e7c:	str	r3, [sp]
   84e80:	sub	r2, r5, #76	; 0x4c
   84e84:	sub	r3, r5, #60	; 0x3c
   84e88:	mov	r0, r7
   84e8c:	bl	42990 <fputs@plt+0x3187c>
   84e90:	sub	r2, r5, #28
   84e94:	mov	r1, r0
   84e98:	str	r0, [r5, #-92]	; 0xffffffa4
   84e9c:	mov	r0, r7
   84ea0:	bl	24658 <fputs@plt+0x13544>
   84ea4:	ldr	fp, [r8]
   84ea8:	b	82c80 <fputs@plt+0x71b6c>
   84eac:	mov	r3, #0
   84eb0:	str	r3, [r5, #20]
   84eb4:	ldr	fp, [r8]
   84eb8:	b	82c80 <fputs@plt+0x71b6c>
   84ebc:	ldr	r2, [r5, #-12]
   84ec0:	cmp	r2, #0
   84ec4:	beq	82c80 <fputs@plt+0x71b6c>
   84ec8:	ldr	r3, [r2]
   84ecc:	cmp	r3, #0
   84ed0:	ble	82c80 <fputs@plt+0x71b6c>
   84ed4:	sub	r3, r3, #1
   84ed8:	add	r6, r8, r6
   84edc:	add	r3, r3, r3, lsl #3
   84ee0:	ldr	r1, [r6, #12]
   84ee4:	add	r3, r2, r3, lsl #3
   84ee8:	strb	r1, [r3, #44]	; 0x2c
   84eec:	b	82c80 <fputs@plt+0x71b6c>
   84ef0:	add	r6, r8, r6
   84ef4:	ldr	r0, [r6, #12]
   84ef8:	cmp	r0, #0
   84efc:	str	r0, [r5, #-12]
   84f00:	ldreq	fp, [r8]
   84f04:	beq	82c80 <fputs@plt+0x71b6c>
   84f08:	ldr	r3, [r0]
   84f0c:	sub	r2, r3, #1
   84f10:	cmp	r2, #0
   84f14:	addgt	r3, r3, r3, lsl #3
   84f18:	addgt	r3, r0, r3, lsl #3
   84f1c:	ble	84f34 <fputs@plt+0x73e20>
   84f20:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   84f24:	subs	r2, r2, #1
   84f28:	sub	r3, r3, #72	; 0x48
   84f2c:	strb	r1, [r3, #44]	; 0x2c
   84f30:	bne	84f20 <fputs@plt+0x73e0c>
   84f34:	mov	r3, #0
   84f38:	strb	r3, [r0, #44]	; 0x2c
   84f3c:	ldr	fp, [r8]
   84f40:	b	82c80 <fputs@plt+0x71b6c>
   84f44:	ldr	r0, [r7]
   84f48:	mov	r2, #80	; 0x50
   84f4c:	mov	r3, #0
   84f50:	bl	25490 <fputs@plt+0x1437c>
   84f54:	str	r0, [r5, #20]
   84f58:	ldr	fp, [r8]
   84f5c:	b	82c80 <fputs@plt+0x71b6c>
   84f60:	add	r6, r8, r6
   84f64:	mov	r0, #9
   84f68:	mov	r3, #0
   84f6c:	ldr	r1, [r6, #12]
   84f70:	add	r2, sp, #160	; 0xa0
   84f74:	strb	r0, [sp, #160]	; 0xa0
   84f78:	mov	r0, r7
   84f7c:	strb	r3, [sp, #161]	; 0xa1
   84f80:	str	r3, [sp, #164]	; 0xa4
   84f84:	str	r3, [sp, #168]	; 0xa8
   84f88:	str	r3, [sp, #172]	; 0xac
   84f8c:	str	r3, [sp, #176]	; 0xb0
   84f90:	bl	5f6f0 <fputs@plt+0x4e5dc>
   84f94:	ldr	r1, [r6, #12]
   84f98:	ldr	r0, [r7]
   84f9c:	mov	r2, #1
   84fa0:	bl	23944 <fputs@plt+0x12830>
   84fa4:	ldr	fp, [r8]
   84fa8:	b	82c80 <fputs@plt+0x71b6c>
   84fac:	add	r6, r8, r6
   84fb0:	mov	r0, r7
   84fb4:	ldr	r1, [r6, #12]
   84fb8:	ldr	r3, [r5, #-12]
   84fbc:	mov	r2, #1
   84fc0:	bl	898d4 <fputs@plt+0x787c0>
   84fc4:	ldr	fp, [r8]
   84fc8:	b	82c80 <fputs@plt+0x71b6c>
   84fcc:	mov	r3, r7
   84fd0:	add	r6, r8, r6
   84fd4:	ldr	fp, [r3], #444	; 0x1bc
   84fd8:	ldr	r1, [r6, #12]
   84fdc:	mov	r2, #0
   84fe0:	ldrsh	r3, [r3]
   84fe4:	str	r1, [sp, #52]	; 0x34
   84fe8:	ldr	r1, [r5, #-28]	; 0xffffffe4
   84fec:	cmp	r3, r2
   84ff0:	str	r1, [sp, #56]	; 0x38
   84ff4:	str	r2, [sp, #116]	; 0x74
   84ff8:	ldr	r3, [r5, #-108]	; 0xffffff94
   84ffc:	ldr	r1, [r5, #-76]	; 0xffffffb4
   85000:	ble	86870 <fputs@plt+0x7575c>
   85004:	ldr	r1, [pc, #1608]	; 85654 <fputs@plt+0x74540>
   85008:	mov	r0, r7
   8500c:	add	r1, pc, r1
   85010:	bl	39630 <fputs@plt+0x2851c>
   85014:	mov	r0, fp
   85018:	ldr	r1, [sp, #52]	; 0x34
   8501c:	mov	r2, #1
   85020:	bl	23944 <fputs@plt+0x12830>
   85024:	mov	r0, fp
   85028:	ldr	r1, [sp, #56]	; 0x38
   8502c:	bl	23aac <fputs@plt+0x12998>
   85030:	ldr	fp, [r8]
   85034:	b	82c80 <fputs@plt+0x71b6c>
   85038:	add	r6, r8, r6
   8503c:	mov	r0, r7
   85040:	ldr	r1, [r6, #12]
   85044:	ldr	r3, [r5, #-12]
   85048:	mov	r2, #0
   8504c:	bl	898d4 <fputs@plt+0x787c0>
   85050:	ldr	fp, [r8]
   85054:	b	82c80 <fputs@plt+0x71b6c>
   85058:	add	r6, r8, r6
   8505c:	mov	r3, #5
   85060:	str	r3, [r6, #12]
   85064:	b	82c80 <fputs@plt+0x71b6c>
   85068:	add	r6, r8, r6
   8506c:	mov	r3, #4
   85070:	str	r3, [r6, #12]
   85074:	b	82c80 <fputs@plt+0x71b6c>
   85078:	add	r6, r8, r6
   8507c:	ldr	r3, [r6, #12]
   85080:	str	r3, [r5, #-28]	; 0xffffffe4
   85084:	ldr	fp, [r8]
   85088:	b	82c80 <fputs@plt+0x71b6c>
   8508c:	mov	r3, #10
   85090:	str	r3, [r5, #20]
   85094:	ldr	fp, [r8]
   85098:	b	82c80 <fputs@plt+0x71b6c>
   8509c:	ldr	r2, [r5, #-12]
   850a0:	ldr	r3, [r5, #-28]	; 0xffffffe4
   850a4:	ldr	r1, [r5, #-92]	; 0xffffffa4
   850a8:	mov	r0, r7
   850ac:	str	r2, [sp]
   850b0:	sub	r2, r5, #44	; 0x2c
   850b4:	bl	3c160 <fputs@plt+0x2b04c>
   850b8:	ldr	r3, [r7, #488]	; 0x1e8
   850bc:	cmp	r3, #0
   850c0:	ldreq	fp, [r8]
   850c4:	beq	82c80 <fputs@plt+0x71b6c>
   850c8:	ldr	r3, [r3, #16]
   850cc:	cmp	r3, #0
   850d0:	addne	r6, r8, r6
   850d4:	ldrne	r2, [r6, #12]
   850d8:	strbne	r2, [r3, #24]
   850dc:	ldr	fp, [r8]
   850e0:	b	82c80 <fputs@plt+0x71b6c>
   850e4:	mov	r0, r7
   850e8:	ldr	r1, [r5, #-28]	; 0xffffffe4
   850ec:	bl	306e0 <fputs@plt+0x1f5cc>
   850f0:	ldr	fp, [r8]
   850f4:	b	82c80 <fputs@plt+0x71b6c>
   850f8:	add	r6, r8, r6
   850fc:	ldr	r2, [r5, #-28]	; 0xffffffe4
   85100:	ldr	r1, [r6, #12]
   85104:	mov	r3, #0
   85108:	str	r1, [sp, #4]
   8510c:	str	r2, [sp]
   85110:	mov	r0, r7
   85114:	str	r3, [sp, #20]
   85118:	str	r3, [sp, #16]
   8511c:	str	r3, [sp, #12]
   85120:	str	r3, [sp, #8]
   85124:	mov	r2, r3
   85128:	mov	r1, r3
   8512c:	bl	8a190 <fputs@plt+0x7907c>
   85130:	ldr	fp, [r8]
   85134:	b	82c80 <fputs@plt+0x71b6c>
   85138:	add	r6, r8, r6
   8513c:	mov	ip, #0
   85140:	ldr	r3, [r5, #-28]	; 0xffffffe4
   85144:	ldr	r2, [r6, #12]
   85148:	ldr	r1, [r5, #-44]	; 0xffffffd4
   8514c:	mov	r0, r7
   85150:	str	ip, [sp]
   85154:	bl	8b31c <fputs@plt+0x7a208>
   85158:	ldr	fp, [r8]
   8515c:	b	82c80 <fputs@plt+0x71b6c>
   85160:	mov	r3, #0
   85164:	str	r3, [r7, #332]	; 0x14c
   85168:	b	82c80 <fputs@plt+0x71b6c>
   8516c:	mov	r3, #0
   85170:	str	r3, [r5, #-12]
   85174:	ldr	fp, [r8]
   85178:	b	82c80 <fputs@plt+0x71b6c>
   8517c:	mov	r3, #1
   85180:	str	r3, [r5, #-12]
   85184:	ldr	fp, [r8]
   85188:	b	82c80 <fputs@plt+0x71b6c>
   8518c:	add	r6, r8, r6
   85190:	ldr	r3, [r6, #12]
   85194:	str	r3, [r5, #-12]
   85198:	ldr	fp, [r8]
   8519c:	b	82c80 <fputs@plt+0x71b6c>
   851a0:	mov	r3, #0
   851a4:	str	r3, [r5, #-28]	; 0xffffffe4
   851a8:	ldr	fp, [r8]
   851ac:	b	82c80 <fputs@plt+0x71b6c>
   851b0:	mov	r3, #0
   851b4:	str	r3, [r5, #-12]
   851b8:	ldr	fp, [r8]
   851bc:	b	82c80 <fputs@plt+0x71b6c>
   851c0:	add	r6, r8, r6
   851c4:	mov	r3, #6
   851c8:	str	r3, [r6, #12]
   851cc:	b	82c80 <fputs@plt+0x71b6c>
   851d0:	add	r6, r8, r6
   851d4:	mov	r3, #9
   851d8:	str	r3, [r6, #12]
   851dc:	b	82c80 <fputs@plt+0x71b6c>
   851e0:	mov	r3, #8
   851e4:	str	r3, [r5, #-12]
   851e8:	ldr	fp, [r8]
   851ec:	b	82c80 <fputs@plt+0x71b6c>
   851f0:	mov	r3, #7
   851f4:	str	r3, [r5, #-12]
   851f8:	ldr	fp, [r8]
   851fc:	b	82c80 <fputs@plt+0x71b6c>
   85200:	add	r6, r8, r6
   85204:	mov	r2, #65280	; 0xff00
   85208:	ldr	r3, [r6, #12]
   8520c:	str	r2, [r5, #-24]	; 0xffffffe8
   85210:	lsl	r3, r3, #8
   85214:	str	r3, [r5, #-28]	; 0xffffffe4
   85218:	ldr	fp, [r8]
   8521c:	b	82c80 <fputs@plt+0x71b6c>
   85220:	add	r6, r8, r6
   85224:	mov	r2, #255	; 0xff
   85228:	ldr	r3, [r6, #12]
   8522c:	str	r2, [r5, #-24]	; 0xffffffe8
   85230:	str	r3, [r5, #-28]	; 0xffffffe4
   85234:	ldr	fp, [r8]
   85238:	b	82c80 <fputs@plt+0x71b6c>
   8523c:	mov	r3, #0
   85240:	str	r3, [r5, #-28]	; 0xffffffe4
   85244:	str	r3, [r5, #-24]	; 0xffffffe8
   85248:	ldr	fp, [r8]
   8524c:	b	82c80 <fputs@plt+0x71b6c>
   85250:	mov	r3, #0
   85254:	str	r3, [r5, #-12]
   85258:	str	r3, [r5, #-8]
   8525c:	ldr	fp, [r8]
   85260:	b	82c80 <fputs@plt+0x71b6c>
   85264:	add	r6, r8, r6
   85268:	ldr	r3, [r5, #-12]
   8526c:	ldr	r1, [r6, #16]
   85270:	ldr	r2, [r6, #12]
   85274:	bic	r3, r3, r1
   85278:	orr	r3, r3, r2
   8527c:	str	r3, [r5, #-12]
   85280:	ldr	fp, [r8]
   85284:	b	82c80 <fputs@plt+0x71b6c>
   85288:	mov	r3, #0
   8528c:	str	r3, [r5, #20]
   85290:	ldr	fp, [r8]
   85294:	b	82c80 <fputs@plt+0x71b6c>
   85298:	ldr	r3, [r7, #488]	; 0x1e8
   8529c:	add	r1, r6, #12
   852a0:	cmp	r3, #0
   852a4:	add	r1, r8, r1
   852a8:	beq	82c80 <fputs@plt+0x71b6c>
   852ac:	ldr	fp, [r7]
   852b0:	ldrsh	r6, [r3, #34]	; 0x22
   852b4:	mov	r0, fp
   852b8:	str	r3, [sp, #56]	; 0x38
   852bc:	bl	24628 <fputs@plt+0x13514>
   852c0:	subs	r3, r0, #0
   852c4:	str	r3, [sp, #52]	; 0x34
   852c8:	ldreq	fp, [r8]
   852cc:	ldr	r3, [sp, #56]	; 0x38
   852d0:	beq	82c80 <fputs@plt+0x71b6c>
   852d4:	mov	r0, r7
   852d8:	ldr	r1, [sp, #52]	; 0x34
   852dc:	str	r3, [sp, #56]	; 0x38
   852e0:	bl	3de7c <fputs@plt+0x2cd68>
   852e4:	cmp	r0, #0
   852e8:	beq	86e74 <fputs@plt+0x75d60>
   852ec:	ldr	r3, [sp, #56]	; 0x38
   852f0:	sub	r6, r6, #1
   852f4:	mov	r0, fp
   852f8:	ldr	r2, [r3, #4]
   852fc:	lsl	r7, r6, #4
   85300:	add	r2, r2, r7
   85304:	ldr	r1, [r2, #8]
   85308:	bl	1d100 <fputs@plt+0xbfec>
   8530c:	ldr	r3, [sp, #56]	; 0x38
   85310:	ldmib	r3, {r1, r2}
   85314:	ldr	r3, [sp, #52]	; 0x34
   85318:	add	r7, r1, r7
   8531c:	cmp	r2, #0
   85320:	str	r3, [r7, #8]
   85324:	ldreq	fp, [r8]
   85328:	beq	82c80 <fputs@plt+0x71b6c>
   8532c:	ldr	r3, [r2, #4]
   85330:	ldrsh	r3, [r3]
   85334:	cmp	r6, r3
   85338:	ldreq	r3, [r2, #32]
   8533c:	ldreq	r1, [r7, #8]
   85340:	ldr	r2, [r2, #20]
   85344:	streq	r1, [r3]
   85348:	cmp	r2, #0
   8534c:	bne	8532c <fputs@plt+0x74218>
   85350:	ldr	fp, [r8]
   85354:	b	82c80 <fputs@plt+0x71b6c>
   85358:	ldr	r3, [r7, #488]	; 0x1e8
   8535c:	cmp	r3, #0
   85360:	beq	82c80 <fputs@plt+0x71b6c>
   85364:	ldr	r3, [r3, #16]
   85368:	cmp	r3, #0
   8536c:	addne	r6, r8, r6
   85370:	ldrne	r2, [r6, #12]
   85374:	strbne	r2, [r3, #24]
   85378:	b	82c80 <fputs@plt+0x71b6c>
   8537c:	add	r6, r8, r6
   85380:	ldr	r3, [r5, #-12]
   85384:	ldr	r2, [r6, #12]
   85388:	mov	r0, r7
   8538c:	str	r2, [sp]
   85390:	mov	r1, #0
   85394:	sub	r2, r5, #28
   85398:	bl	3c160 <fputs@plt+0x2b04c>
   8539c:	ldr	fp, [r8]
   853a0:	b	82c80 <fputs@plt+0x71b6c>
   853a4:	mov	r0, r7
   853a8:	ldr	r1, [r5, #-12]
   853ac:	bl	306e0 <fputs@plt+0x1f5cc>
   853b0:	ldr	fp, [r8]
   853b4:	b	82c80 <fputs@plt+0x71b6c>
   853b8:	add	r6, r8, r6
   853bc:	mov	r3, #0
   853c0:	ldr	r2, [r6, #12]
   853c4:	mov	r0, r7
   853c8:	str	r2, [sp, #4]
   853cc:	str	r3, [sp, #20]
   853d0:	str	r3, [sp, #16]
   853d4:	str	r3, [sp, #12]
   853d8:	str	r3, [sp, #8]
   853dc:	str	r3, [sp]
   853e0:	mov	r2, r3
   853e4:	mov	r1, r3
   853e8:	bl	8a190 <fputs@plt+0x7907c>
   853ec:	ldr	fp, [r8]
   853f0:	b	82c80 <fputs@plt+0x71b6c>
   853f4:	ldr	r1, [r5, #-28]	; 0xffffffe4
   853f8:	add	r6, r8, r6
   853fc:	ldr	r2, [r5, #-12]
   85400:	ldr	r3, [r6, #12]
   85404:	mov	r0, r7
   85408:	str	r1, [sp]
   8540c:	mov	r1, #0
   85410:	bl	8b31c <fputs@plt+0x7a208>
   85414:	ldr	fp, [r8]
   85418:	b	82c80 <fputs@plt+0x71b6c>
   8541c:	ldr	r3, [r7, #488]	; 0x1e8
   85420:	cmp	r3, #0
   85424:	beq	82c80 <fputs@plt+0x71b6c>
   85428:	ldrsh	r2, [r3, #34]	; 0x22
   8542c:	cmp	r2, #0
   85430:	ble	82c80 <fputs@plt+0x71b6c>
   85434:	ldr	r3, [r3, #4]
   85438:	add	r6, r8, r6
   8543c:	add	r3, r3, r2, lsl #4
   85440:	ldr	r2, [r6, #12]
   85444:	strb	r2, [r3, #-4]
   85448:	b	82c80 <fputs@plt+0x71b6c>
   8544c:	add	r3, r8, r6
   85450:	add	r3, r3, #12
   85454:	add	r2, sp, #136	; 0x88
   85458:	ldm	r3, {r0, r1}
   8545c:	mov	r3, #0
   85460:	str	r2, [sp]
   85464:	stm	r2, {r0, r1}
   85468:	mov	r2, r3
   8546c:	mov	r1, #97	; 0x61
   85470:	mov	r0, r7
   85474:	bl	3bf0c <fputs@plt+0x2adf8>
   85478:	ldr	r2, [sp, #136]	; 0x88
   8547c:	ldr	r3, [sp, #140]	; 0x8c
   85480:	add	r1, sp, #160	; 0xa0
   85484:	add	r3, r2, r3
   85488:	str	r2, [sp, #164]	; 0xa4
   8548c:	str	r3, [sp, #168]	; 0xa8
   85490:	str	r0, [sp, #160]	; 0xa0
   85494:	mov	r0, r7
   85498:	bl	3c06c <fputs@plt+0x2af58>
   8549c:	ldr	fp, [r8]
   854a0:	b	82c80 <fputs@plt+0x71b6c>
   854a4:	add	r6, r8, r6
   854a8:	mov	r3, #0
   854ac:	ldr	r2, [r6, #12]
   854b0:	mov	r1, #155	; 0x9b
   854b4:	str	r3, [sp]
   854b8:	mov	r0, r7
   854bc:	bl	3bf0c <fputs@plt+0x2adf8>
   854c0:	add	fp, r8, fp, lsl #4
   854c4:	ldr	r3, [r5, #-12]
   854c8:	ldr	r2, [fp, #20]
   854cc:	add	r1, sp, #160	; 0xa0
   854d0:	str	r2, [sp, #168]	; 0xa8
   854d4:	str	r3, [sp, #164]	; 0xa4
   854d8:	str	r0, [sp, #160]	; 0xa0
   854dc:	mov	r0, r7
   854e0:	bl	3c06c <fputs@plt+0x2af58>
   854e4:	ldr	fp, [r8]
   854e8:	b	82c80 <fputs@plt+0x71b6c>
   854ec:	mov	r0, r7
   854f0:	sub	r1, r5, #12
   854f4:	bl	3c06c <fputs@plt+0x2af58>
   854f8:	ldr	fp, [r8]
   854fc:	b	82c80 <fputs@plt+0x71b6c>
   85500:	add	r1, r6, #12
   85504:	add	r1, r8, r1
   85508:	mov	r0, r7
   8550c:	bl	3c06c <fputs@plt+0x2af58>
   85510:	ldr	fp, [r8]
   85514:	b	82c80 <fputs@plt+0x71b6c>
   85518:	add	r3, r8, r6
   8551c:	add	r3, r3, #12
   85520:	add	r7, r7, #328	; 0x148
   85524:	ldm	r3, {r0, r1}
   85528:	stm	r7, {r0, r1}
   8552c:	b	82c80 <fputs@plt+0x71b6c>
   85530:	add	r6, r8, r6
   85534:	ldr	r1, [r5, #-12]
   85538:	ldr	r3, [r6, #12]
   8553c:	ldr	r2, [r6, #16]
   85540:	sub	r3, r3, r1
   85544:	add	r3, r3, r2
   85548:	str	r3, [r5, #-8]
   8554c:	ldr	fp, [r8]
   85550:	b	82c80 <fputs@plt+0x71b6c>
   85554:	add	r6, r8, r6
   85558:	ldr	r2, [r5, #-76]	; 0xffffffb4
   8555c:	ldr	r3, [r6, #12]
   85560:	ldr	r1, [r6, #16]
   85564:	add	r3, r3, r1
   85568:	sub	r3, r3, r2
   8556c:	str	r3, [r5, #-72]	; 0xffffffb8
   85570:	ldr	fp, [r8]
   85574:	b	82c80 <fputs@plt+0x71b6c>
   85578:	add	r6, r8, r6
   8557c:	ldr	r2, [r5, #-44]	; 0xffffffd4
   85580:	ldr	r3, [r6, #12]
   85584:	ldr	r1, [r6, #16]
   85588:	add	r3, r3, r1
   8558c:	sub	r3, r3, r2
   85590:	str	r3, [r5, #-40]	; 0xffffffd8
   85594:	ldr	fp, [r8]
   85598:	b	82c80 <fputs@plt+0x71b6c>
   8559c:	mov	r3, #0
   855a0:	str	r3, [r5, #24]
   855a4:	str	r3, [r5, #20]
   855a8:	ldr	fp, [r8]
   855ac:	b	82c80 <fputs@plt+0x71b6c>
   855b0:	ldr	r3, [r7, #488]	; 0x1e8
   855b4:	ldr	r2, [r7]
   855b8:	cmp	r3, #0
   855bc:	str	r3, [sp, #52]	; 0x34
   855c0:	mov	r1, r2
   855c4:	str	r2, [sp, #56]	; 0x38
   855c8:	beq	82c80 <fputs@plt+0x71b6c>
   855cc:	ldrsh	r2, [r3, #34]	; 0x22
   855d0:	ldr	r3, [r1, #100]	; 0x64
   855d4:	cmp	r2, r3
   855d8:	bge	86ac4 <fputs@plt+0x759b0>
   855dc:	add	r3, r8, r6
   855e0:	ldr	r2, [r5, #-8]
   855e4:	ldr	r3, [r3, #16]
   855e8:	ldr	r0, [sp, #56]	; 0x38
   855ec:	add	r3, r3, #2
   855f0:	add	r2, r3, r2
   855f4:	mov	r3, #0
   855f8:	bl	253e0 <fputs@plt+0x142cc>
   855fc:	subs	fp, r0, #0
   85600:	ldreq	fp, [r8]
   85604:	beq	82c80 <fputs@plt+0x71b6c>
   85608:	ldr	r1, [r5, #-12]
   8560c:	ldr	r2, [r5, #-8]
   85610:	bl	10f7c <memcpy@plt>
   85614:	ldr	r3, [r5, #-8]
   85618:	mov	r2, #0
   8561c:	mov	r0, fp
   85620:	strb	r2, [fp, r3]
   85624:	bl	164b0 <fputs@plt+0x539c>
   85628:	ldr	r1, [sp, #52]	; 0x34
   8562c:	ldrsh	r2, [r1, #34]	; 0x22
   85630:	cmp	r2, #0
   85634:	ble	86bcc <fputs@plt+0x75ab8>
   85638:	mov	r3, #0
   8563c:	str	r5, [sp, #60]	; 0x3c
   85640:	str	r4, [sp, #64]	; 0x40
   85644:	mov	r5, r3
   85648:	mov	r4, r1
   8564c:	b	856a0 <fputs@plt+0x7458c>
   85650:	andeq	r2, r1, r8, lsl r0
   85654:	andeq	r1, r1, ip, lsl #12
   85658:	andeq	r0, r1, r8, lsr pc
   8565c:			; <UNDEFINED> instruction: 0x00010ebc
   85660:	andeq	r0, r1, r4, asr sp
   85664:	strdeq	r0, [r1], -ip
   85668:	andeq	r0, r1, r8, ror ip
   8566c:	muleq	r0, r8, lr
   85670:	andeq	r0, r1, r4, asr #22
   85674:	andeq	sl, r0, r0, ror #16
   85678:	andeq	sl, r0, r4, asr r8
   8567c:	andeq	r0, r1, r8, lsr #11
   85680:	andeq	pc, r0, r4, ror r0	; <UNPREDICTABLE>
   85684:	andeq	pc, r0, r0, asr #32
   85688:	andeq	r0, r1, r0, asr #2
   8568c:	andeq	r0, r1, r4, asr r1
   85690:	ldrsh	r1, [r4, #34]	; 0x22
   85694:	add	r5, r5, #1
   85698:	cmp	r5, r1
   8569c:	bge	86bc0 <fputs@plt+0x75aac>
   856a0:	ldr	r1, [r4, #4]
   856a4:	mov	r0, fp
   856a8:	ldr	r1, [r1, r5, lsl #4]
   856ac:	bl	2a2a0 <fputs@plt+0x1918c>
   856b0:	cmp	r0, #0
   856b4:	bne	85690 <fputs@plt+0x7457c>
   856b8:	ldr	r1, [pc, #-104]	; 85658 <fputs@plt+0x74544>
   856bc:	mov	r2, fp
   856c0:	mov	r0, r7
   856c4:	add	r1, pc, r1
   856c8:	ldr	r5, [sp, #60]	; 0x3c
   856cc:	ldr	r4, [sp, #64]	; 0x40
   856d0:	bl	39630 <fputs@plt+0x2851c>
   856d4:	mov	r1, fp
   856d8:	ldr	r0, [sp, #56]	; 0x38
   856dc:	bl	1d100 <fputs@plt+0xbfec>
   856e0:	ldr	fp, [r8]
   856e4:	b	82c80 <fputs@plt+0x71b6c>
   856e8:	add	r3, r8, r6
   856ec:	ldr	r2, [r3, #16]
   856f0:	cmp	r2, #5
   856f4:	beq	86a60 <fputs@plt+0x7594c>
   856f8:	add	r6, r8, r6
   856fc:	ldr	r1, [pc, #-168]	; 8565c <fputs@plt+0x74548>
   85700:	mov	r3, #0
   85704:	str	r3, [r5, #-12]
   85708:	mov	r0, r7
   8570c:	add	r1, pc, r1
   85710:	ldr	r3, [r6, #12]
   85714:	ldr	r2, [r6, #16]
   85718:	bl	39630 <fputs@plt+0x2851c>
   8571c:	ldr	fp, [r8]
   85720:	b	82c80 <fputs@plt+0x71b6c>
   85724:	add	r6, r8, r6
   85728:	mov	r3, #0
   8572c:	ldr	r1, [r6, #12]
   85730:	mov	r2, r3
   85734:	str	r1, [sp]
   85738:	mov	r0, r7
   8573c:	mov	r1, r3
   85740:	bl	8b6ec <fputs@plt+0x7a5d8>
   85744:	ldr	r1, [r6, #12]
   85748:	ldr	r0, [r7]
   8574c:	mov	r2, #1
   85750:	bl	23944 <fputs@plt+0x12830>
   85754:	ldr	fp, [r8]
   85758:	b	82c80 <fputs@plt+0x71b6c>
   8575c:	add	r6, r8, r6
   85760:	mov	r2, #0
   85764:	ldrb	r3, [r6, #12]
   85768:	mov	r0, r7
   8576c:	str	r2, [sp]
   85770:	sub	r1, r5, #28
   85774:	sub	r2, r5, #12
   85778:	bl	8b6ec <fputs@plt+0x7a5d8>
   8577c:	ldr	fp, [r8]
   85780:	b	82c80 <fputs@plt+0x71b6c>
   85784:	add	r6, r8, r6
   85788:	mov	r3, #1
   8578c:	str	r3, [r6, #12]
   85790:	b	82c80 <fputs@plt+0x71b6c>
   85794:	mov	r3, #1
   85798:	str	r3, [r5, #-28]	; 0xffffffe4
   8579c:	ldr	fp, [r8]
   857a0:	b	82c80 <fputs@plt+0x71b6c>
   857a4:	mov	r3, #0
   857a8:	str	r3, [r5, #20]
   857ac:	ldr	fp, [r8]
   857b0:	b	82c80 <fputs@plt+0x71b6c>
   857b4:	ldrb	r3, [r7, #24]
   857b8:	ldr	r2, [r7]
   857bc:	add	r3, r3, #1
   857c0:	strb	r3, [r7, #24]
   857c4:	ldr	r3, [r2, #256]	; 0x100
   857c8:	ldr	fp, [r8]
   857cc:	add	r3, r3, #1
   857d0:	str	r3, [r2, #256]	; 0x100
   857d4:	b	82c80 <fputs@plt+0x71b6c>
   857d8:	ldr	ip, [r5, #-28]	; 0xffffffe4
   857dc:	mov	r1, #0
   857e0:	add	r2, r6, #12
   857e4:	ldr	r3, [r5, #-60]	; 0xffffffc4
   857e8:	add	r2, r8, r2
   857ec:	stmib	sp, {r1, ip}
   857f0:	str	r1, [sp]
   857f4:	mov	r0, r7
   857f8:	sub	r1, r5, #12
   857fc:	bl	75f70 <fputs@plt+0x64e5c>
   85800:	ldr	fp, [r8]
   85804:	b	82c80 <fputs@plt+0x71b6c>
   85808:	add	r2, r6, #12
   8580c:	add	r2, r8, r2
   85810:	mov	r0, r7
   85814:	mov	r1, #2
   85818:	bl	397e8 <fputs@plt+0x286d4>
   8581c:	ldr	fp, [r8]
   85820:	b	82c80 <fputs@plt+0x71b6c>
   85824:	add	r2, r6, #12
   85828:	add	r2, r8, r2
   8582c:	mov	r0, r7
   85830:	mov	r1, #1
   85834:	bl	397e8 <fputs@plt+0x286d4>
   85838:	ldr	fp, [r8]
   8583c:	b	82c80 <fputs@plt+0x71b6c>
   85840:	add	r2, r6, #12
   85844:	add	r2, r8, r2
   85848:	mov	r0, r7
   8584c:	mov	r1, #0
   85850:	bl	397e8 <fputs@plt+0x286d4>
   85854:	ldr	fp, [r8]
   85858:	b	82c80 <fputs@plt+0x71b6c>
   8585c:	ldr	r2, [pc, #-516]	; 85660 <fputs@plt+0x7454c>
   85860:	mov	r3, #0
   85864:	str	r3, [sp]
   85868:	add	r2, pc, r2
   8586c:	mov	r1, #22
   85870:	mov	r0, r7
   85874:	bl	39730 <fputs@plt+0x2861c>
   85878:	cmp	r0, #0
   8587c:	bne	8677c <fputs@plt+0x75668>
   85880:	ldr	r0, [r7, #8]
   85884:	cmp	r0, #0
   85888:	beq	878c4 <fputs@plt+0x767b0>
   8588c:	mov	r3, #1
   85890:	mov	r2, #0
   85894:	str	r2, [sp]
   85898:	mov	r1, r3
   8589c:	mov	r2, r3
   858a0:	bl	2e760 <fputs@plt+0x1d64c>
   858a4:	ldr	fp, [r8]
   858a8:	b	82c80 <fputs@plt+0x71b6c>
   858ac:	ldr	r2, [pc, #-592]	; 85664 <fputs@plt+0x74550>
   858b0:	mov	r3, #0
   858b4:	str	r3, [sp]
   858b8:	add	r2, pc, r2
   858bc:	mov	r1, #22
   858c0:	mov	r0, r7
   858c4:	bl	39730 <fputs@plt+0x2861c>
   858c8:	cmp	r0, #0
   858cc:	bne	86848 <fputs@plt+0x75734>
   858d0:	ldr	r0, [r7, #8]
   858d4:	cmp	r0, #0
   858d8:	beq	88570 <fputs@plt+0x7745c>
   858dc:	mov	r3, #0
   858e0:	mov	r2, #1
   858e4:	str	r3, [sp]
   858e8:	mov	r1, r2
   858ec:	bl	2e760 <fputs@plt+0x1d64c>
   858f0:	ldr	fp, [r8]
   858f4:	b	82c80 <fputs@plt+0x71b6c>
   858f8:	add	r6, r8, r6
   858fc:	ldrb	r3, [r6, #10]
   85900:	str	r3, [r6, #12]
   85904:	b	82c80 <fputs@plt+0x71b6c>
   85908:	mov	r3, #7
   8590c:	str	r3, [r5, #20]
   85910:	ldr	fp, [r8]
   85914:	b	82c80 <fputs@plt+0x71b6c>
   85918:	ldr	r3, [r7]
   8591c:	mov	r2, #0
   85920:	str	r2, [sp]
   85924:	str	r3, [sp, #56]	; 0x38
   85928:	mov	r3, r2
   8592c:	ldr	r2, [pc, #-716]	; 85668 <fputs@plt+0x74554>
   85930:	ldr	ip, [r5, #-12]
   85934:	add	r2, pc, r2
   85938:	mov	r1, #22
   8593c:	mov	r0, r7
   85940:	str	ip, [sp, #52]	; 0x34
   85944:	bl	39730 <fputs@plt+0x2861c>
   85948:	subs	r6, r0, #0
   8594c:	bne	86314 <fputs@plt+0x75200>
   85950:	ldr	fp, [r7, #8]
   85954:	cmp	fp, #0
   85958:	beq	87970 <fputs@plt+0x7685c>
   8595c:	ldr	r3, [sp, #52]	; 0x34
   85960:	cmp	r3, #7
   85964:	beq	85a00 <fputs@plt+0x748ec>
   85968:	ldr	r2, [sp, #56]	; 0x38
   8596c:	ldr	r3, [r2, #20]
   85970:	cmp	r3, #0
   85974:	ble	85a00 <fputs@plt+0x748ec>
   85978:	ldr	r3, [sp, #52]	; 0x34
   8597c:	str	r4, [sp, #52]	; 0x34
   85980:	cmp	r3, #9
   85984:	moveq	r7, #2
   85988:	movne	r7, #1
   8598c:	mov	r4, r2
   85990:	mov	r3, #0
   85994:	str	r3, [sp]
   85998:	mov	r2, r6
   8599c:	mov	r3, r7
   859a0:	mov	r1, #2
   859a4:	mov	r0, fp
   859a8:	bl	2e760 <fputs@plt+0x1d64c>
   859ac:	mov	r3, #1
   859b0:	cmp	r6, #1
   859b4:	lsl	r2, r3, r6
   859b8:	ldr	r3, [fp, #96]	; 0x60
   859bc:	orr	r3, r3, r2
   859c0:	str	r3, [fp, #96]	; 0x60
   859c4:	beq	859ec <fputs@plt+0x748d8>
   859c8:	ldr	r3, [fp]
   859cc:	ldr	r3, [r3, #16]
   859d0:	add	r3, r3, r6, lsl #4
   859d4:	ldr	r3, [r3, #4]
   859d8:	ldrb	r3, [r3, #9]
   859dc:	cmp	r3, #0
   859e0:	ldrne	r3, [fp, #100]	; 0x64
   859e4:	orrne	r2, r3, r2
   859e8:	strne	r2, [fp, #100]	; 0x64
   859ec:	ldr	r3, [r4, #20]
   859f0:	add	r6, r6, #1
   859f4:	cmp	r6, r3
   859f8:	blt	85990 <fputs@plt+0x7487c>
   859fc:	ldr	r4, [sp, #52]	; 0x34
   85a00:	mov	r3, #0
   85a04:	mov	r0, fp
   85a08:	str	r3, [sp]
   85a0c:	mov	r2, r3
   85a10:	mov	r1, #1
   85a14:	bl	2e760 <fputs@plt+0x1d64c>
   85a18:	ldr	fp, [r8]
   85a1c:	b	82c80 <fputs@plt+0x71b6c>
   85a20:	ldrb	r3, [r7, #18]
   85a24:	cmp	r3, #0
   85a28:	bne	82c80 <fputs@plt+0x71b6c>
   85a2c:	ldr	r3, [r7]
   85a30:	str	r3, [sp, #56]	; 0x38
   85a34:	ldrb	r3, [r3, #69]	; 0x45
   85a38:	cmp	r3, #0
   85a3c:	bne	862b8 <fputs@plt+0x751a4>
   85a40:	ldr	r3, [r7, #68]	; 0x44
   85a44:	cmp	r3, #0
   85a48:	bne	862b8 <fputs@plt+0x751a4>
   85a4c:	ldr	fp, [r7, #8]
   85a50:	cmp	fp, #0
   85a54:	beq	871f4 <fputs@plt+0x760e0>
   85a58:	mov	r6, #61	; 0x3d
   85a5c:	mov	r1, r6
   85a60:	mov	r0, fp
   85a64:	bl	228e0 <fputs@plt+0x117cc>
   85a68:	subs	r3, r0, #0
   85a6c:	str	r3, [sp, #52]	; 0x34
   85a70:	bne	85a5c <fputs@plt+0x74948>
   85a74:	mov	r2, r3
   85a78:	str	r3, [sp]
   85a7c:	mov	r1, #21
   85a80:	mov	r0, fp
   85a84:	bl	2e760 <fputs@plt+0x1d64c>
   85a88:	ldr	r3, [sp, #56]	; 0x38
   85a8c:	ldrb	r3, [r3, #69]	; 0x45
   85a90:	cmp	r3, #0
   85a94:	bne	87204 <fputs@plt+0x760f0>
   85a98:	ldr	r1, [r7, #340]	; 0x154
   85a9c:	cmp	r1, #0
   85aa0:	bne	85ab0 <fputs@plt+0x7499c>
   85aa4:	ldr	r3, [r7, #324]	; 0x144
   85aa8:	cmp	r3, #0
   85aac:	beq	87c60 <fputs@plt+0x76b4c>
   85ab0:	ldr	r0, [fp, #32]
   85ab4:	ldr	r3, [fp]
   85ab8:	ldr	r2, [fp, #24]
   85abc:	sub	ip, r0, #1
   85ac0:	str	ip, [r2, #96]	; 0x60
   85ac4:	ldrb	r3, [r3, #69]	; 0x45
   85ac8:	cmp	r3, #0
   85acc:	bne	86e64 <fputs@plt+0x75d50>
   85ad0:	ldr	r2, [fp, #4]
   85ad4:	ldr	ip, [sp, #56]	; 0x38
   85ad8:	ldr	r3, [ip, #20]
   85adc:	str	r0, [r2, #8]
   85ae0:	cmp	r3, #0
   85ae4:	ble	85be4 <fputs@plt+0x74ad0>
   85ae8:	add	r2, r7, #344	; 0x158
   85aec:	str	r2, [sp, #64]	; 0x40
   85af0:	mov	r2, #0
   85af4:	str	r4, [sp, #68]	; 0x44
   85af8:	ldr	r6, [sp, #52]	; 0x34
   85afc:	str	r2, [sp, #60]	; 0x3c
   85b00:	mov	r4, ip
   85b04:	b	85b0c <fputs@plt+0x749f8>
   85b08:	ldr	r1, [r7, #340]	; 0x154
   85b0c:	mov	r2, #1
   85b10:	lsl	r2, r2, r6
   85b14:	tst	r2, r1
   85b18:	beq	85bbc <fputs@plt+0x74aa8>
   85b1c:	ldr	r3, [fp, #96]	; 0x60
   85b20:	cmp	r6, #1
   85b24:	orr	r3, r3, r2
   85b28:	str	r3, [fp, #96]	; 0x60
   85b2c:	beq	85b58 <fputs@plt+0x74a44>
   85b30:	ldr	r3, [fp]
   85b34:	ldr	r1, [sp, #60]	; 0x3c
   85b38:	ldr	r3, [r3, #16]
   85b3c:	add	r3, r3, r1
   85b40:	ldr	r3, [r3, #4]
   85b44:	ldrb	r3, [r3, #9]
   85b48:	cmp	r3, #0
   85b4c:	ldrne	r3, [fp, #100]	; 0x64
   85b50:	orrne	r3, r3, r2
   85b54:	strne	r3, [fp, #100]	; 0x64
   85b58:	ldr	r3, [r4, #16]
   85b5c:	ldr	r0, [sp, #60]	; 0x3c
   85b60:	ldr	r1, [r7, #336]	; 0x150
   85b64:	add	r3, r3, r0
   85b68:	tst	r2, r1
   85b6c:	ldr	r1, [r3, #12]
   85b70:	mov	r2, r6
   85b74:	movne	r3, #1
   85b78:	ldr	r0, [r1, #4]
   85b7c:	moveq	r3, #0
   85b80:	str	r0, [sp, #4]
   85b84:	ldr	r0, [sp, #64]	; 0x40
   85b88:	mov	r1, #2
   85b8c:	ldr	ip, [r0]
   85b90:	mov	r0, fp
   85b94:	str	ip, [sp]
   85b98:	bl	2e83c <fputs@plt+0x1d728>
   85b9c:	ldrb	r3, [r4, #149]	; 0x95
   85ba0:	cmp	r3, #0
   85ba4:	bne	85bb8 <fputs@plt+0x74aa4>
   85ba8:	ldr	r3, [fp]
   85bac:	ldrb	r3, [r3, #69]	; 0x45
   85bb0:	cmp	r3, #0
   85bb4:	beq	87c80 <fputs@plt+0x76b6c>
   85bb8:	ldr	r3, [r4, #20]
   85bbc:	ldr	r2, [sp, #60]	; 0x3c
   85bc0:	add	r6, r6, #1
   85bc4:	add	r2, r2, #16
   85bc8:	str	r2, [sp, #60]	; 0x3c
   85bcc:	ldr	r2, [sp, #64]	; 0x40
   85bd0:	cmp	r6, r3
   85bd4:	add	r2, r2, #4
   85bd8:	str	r2, [sp, #64]	; 0x40
   85bdc:	blt	85b08 <fputs@plt+0x749f4>
   85be0:	ldr	r4, [sp, #68]	; 0x44
   85be4:	ldr	r3, [r7, #456]	; 0x1c8
   85be8:	cmp	r3, #0
   85bec:	ble	85c7c <fputs@plt+0x74b68>
   85bf0:	str	r4, [sp, #64]	; 0x40
   85bf4:	ldr	r4, [sp, #56]	; 0x38
   85bf8:	ldr	r3, [sp, #52]	; 0x34
   85bfc:	str	r3, [sp, #60]	; 0x3c
   85c00:	ldr	r3, [r7, #524]	; 0x20c
   85c04:	ldr	r2, [sp, #60]	; 0x3c
   85c08:	ldr	r3, [r3, r2, lsl #2]
   85c0c:	ldr	r6, [r3, #56]	; 0x38
   85c10:	cmp	r6, #0
   85c14:	bne	85c28 <fputs@plt+0x74b14>
   85c18:	b	85c34 <fputs@plt+0x74b20>
   85c1c:	ldr	r6, [r6, #24]
   85c20:	cmp	r6, #0
   85c24:	beq	85c34 <fputs@plt+0x74b20>
   85c28:	ldr	r3, [r6]
   85c2c:	cmp	r4, r3
   85c30:	bne	85c1c <fputs@plt+0x74b08>
   85c34:	mov	r3, #0
   85c38:	mov	r2, r3
   85c3c:	str	r3, [sp]
   85c40:	mov	r1, #149	; 0x95
   85c44:	mov	r0, fp
   85c48:	bl	2e760 <fputs@plt+0x1d64c>
   85c4c:	mvn	r3, #9
   85c50:	mov	r2, r6
   85c54:	mov	r1, r0
   85c58:	mov	r0, fp
   85c5c:	bl	24588 <fputs@plt+0x13474>
   85c60:	ldr	r2, [sp, #60]	; 0x3c
   85c64:	ldr	r3, [r7, #456]	; 0x1c8
   85c68:	add	r2, r2, #1
   85c6c:	cmp	r2, r3
   85c70:	str	r2, [sp, #60]	; 0x3c
   85c74:	blt	85c00 <fputs@plt+0x74aec>
   85c78:	ldr	r4, [sp, #64]	; 0x40
   85c7c:	ldr	r3, [r7, #8]
   85c80:	mov	r2, r3
   85c84:	str	r3, [sp, #60]	; 0x3c
   85c88:	mov	r3, #0
   85c8c:	cmp	r2, r3
   85c90:	str	r3, [r7, #456]	; 0x1c8
   85c94:	beq	87c70 <fputs@plt+0x76b5c>
   85c98:	ldr	r3, [r7, #404]	; 0x194
   85c9c:	cmp	r3, #0
   85ca0:	strgt	r5, [sp, #64]	; 0x40
   85ca4:	ldrgt	r6, [sp, #52]	; 0x34
   85ca8:	ble	85cfc <fputs@plt+0x74be8>
   85cac:	ldr	r3, [r7, #408]	; 0x198
   85cb0:	mov	r1, #148	; 0x94
   85cb4:	add	r0, r3, r6, lsl #4
   85cb8:	ldr	r2, [r3, r6, lsl #4]
   85cbc:	ldrb	ip, [r0, #8]
   85cc0:	ldr	r3, [r0, #4]
   85cc4:	ldr	r5, [r0, #12]
   85cc8:	str	ip, [sp]
   85ccc:	ldr	r0, [sp, #60]	; 0x3c
   85cd0:	bl	2e760 <fputs@plt+0x1d64c>
   85cd4:	mvn	r3, #1
   85cd8:	mov	r2, r5
   85cdc:	add	r6, r6, #1
   85ce0:	mov	r1, r0
   85ce4:	ldr	r0, [sp, #60]	; 0x3c
   85ce8:	bl	24588 <fputs@plt+0x13474>
   85cec:	ldr	r3, [r7, #404]	; 0x194
   85cf0:	cmp	r6, r3
   85cf4:	blt	85cac <fputs@plt+0x74b98>
   85cf8:	ldr	r5, [sp, #64]	; 0x40
   85cfc:	ldr	r3, [r7]
   85d00:	ldr	r6, [r7, #412]	; 0x19c
   85d04:	str	r3, [sp, #68]	; 0x44
   85d08:	ldr	r3, [r7, #8]
   85d0c:	cmp	r6, #0
   85d10:	str	r3, [sp, #60]	; 0x3c
   85d14:	beq	85ddc <fputs@plt+0x74cc8>
   85d18:	ldr	r3, [pc, #-1716]	; 8566c <fputs@plt+0x74558>
   85d1c:	str	r5, [sp, #64]	; 0x40
   85d20:	add	r3, pc, r3
   85d24:	add	r3, r3, #2288	; 0x8f0
   85d28:	add	r3, r3, #8
   85d2c:	str	r3, [sp, #72]	; 0x48
   85d30:	b	85d70 <fputs@plt+0x74c5c>
   85d34:	mov	r3, #16
   85d38:	strb	r3, [r0, #63]	; 0x3f
   85d3c:	ldr	r6, [r6]
   85d40:	ldr	r3, [sp, #76]	; 0x4c
   85d44:	add	r2, r5, #1
   85d48:	cmp	r6, #0
   85d4c:	str	r5, [r0, #8]
   85d50:	str	r5, [r0, #52]	; 0x34
   85d54:	str	r3, [r0, #64]	; 0x40
   85d58:	str	r5, [r0, #72]	; 0x48
   85d5c:	str	r5, [r0, #112]	; 0x70
   85d60:	str	r5, [r0, #168]	; 0xa8
   85d64:	str	r2, [r0, #12]
   85d68:	str	r2, [r0, #88]	; 0x58
   85d6c:	beq	85dd8 <fputs@plt+0x74cc4>
   85d70:	ldr	r3, [sp, #68]	; 0x44
   85d74:	ldr	r1, [r6, #8]
   85d78:	mov	ip, #54	; 0x36
   85d7c:	ldr	r3, [r3, #16]
   85d80:	mov	r2, r1
   85d84:	add	r3, r3, r1, lsl #4
   85d88:	ldr	r5, [r6, #12]
   85d8c:	ldr	r3, [r3, #12]
   85d90:	mov	r1, #0
   85d94:	mov	r0, r7
   85d98:	ldr	r3, [r3, #72]	; 0x48
   85d9c:	str	ip, [sp]
   85da0:	bl	3e010 <fputs@plt+0x2cefc>
   85da4:	ldr	r2, [r6, #4]
   85da8:	sub	r3, r5, #1
   85dac:	mov	r1, r3
   85db0:	ldr	r2, [r2]
   85db4:	ldr	r0, [sp, #60]	; 0x3c
   85db8:	str	r3, [sp, #76]	; 0x4c
   85dbc:	bl	2e878 <fputs@plt+0x1d764>
   85dc0:	ldr	r2, [sp, #72]	; 0x48
   85dc4:	mov	r1, #10
   85dc8:	ldr	r0, [sp, #60]	; 0x3c
   85dcc:	bl	2fcf0 <fputs@plt+0x1ebdc>
   85dd0:	cmp	r0, #0
   85dd4:	bne	85d34 <fputs@plt+0x74c20>
   85dd8:	ldr	r5, [sp, #64]	; 0x40
   85ddc:	ldr	r3, [r7, #324]	; 0x144
   85de0:	cmp	r3, #0
   85de4:	beq	85e4c <fputs@plt+0x74d38>
   85de8:	mov	r6, #0
   85dec:	strb	r6, [r7, #23]
   85df0:	ldr	r2, [r3]
   85df4:	cmp	r2, r6
   85df8:	ble	85e4c <fputs@plt+0x74d38>
   85dfc:	str	sl, [sp, #60]	; 0x3c
   85e00:	mov	sl, r8
   85e04:	mov	r8, r4
   85e08:	mov	r4, r3
   85e0c:	ldr	r2, [r4, #4]
   85e10:	mov	r0, r7
   85e14:	add	ip, r2, r6
   85e18:	ldr	r1, [r2, r6]
   85e1c:	ldr	r2, [ip, #16]
   85e20:	bl	63848 <fputs@plt+0x52734>
   85e24:	ldr	r3, [sp, #52]	; 0x34
   85e28:	ldr	r2, [r4]
   85e2c:	add	r3, r3, #1
   85e30:	cmp	r3, r2
   85e34:	str	r3, [sp, #52]	; 0x34
   85e38:	add	r6, r6, #20
   85e3c:	blt	85e0c <fputs@plt+0x74cf8>
   85e40:	mov	r4, r8
   85e44:	mov	r8, sl
   85e48:	ldr	sl, [sp, #60]	; 0x3c
   85e4c:	mov	r2, #0
   85e50:	mov	r3, #1
   85e54:	str	r2, [sp]
   85e58:	mov	r1, #13
   85e5c:	mov	r0, fp
   85e60:	bl	2e760 <fputs@plt+0x1d64c>
   85e64:	ldr	r3, [r7, #68]	; 0x44
   85e68:	cmp	r3, #0
   85e6c:	bne	87204 <fputs@plt+0x760f0>
   85e70:	ldr	r3, [sp, #56]	; 0x38
   85e74:	ldrb	r3, [r3, #69]	; 0x45
   85e78:	cmp	r3, #0
   85e7c:	bne	87204 <fputs@plt+0x760f0>
   85e80:	ldr	r3, [r7, #412]	; 0x19c
   85e84:	cmp	r3, #0
   85e88:	beq	85e9c <fputs@plt+0x74d88>
   85e8c:	ldr	r3, [r7, #72]	; 0x48
   85e90:	cmp	r3, #0
   85e94:	moveq	r3, #1
   85e98:	streq	r3, [r7, #72]	; 0x48
   85e9c:	mov	r0, fp
   85ea0:	mov	r1, r7
   85ea4:	bl	258c0 <fputs@plt+0x147ac>
   85ea8:	mov	r3, #101	; 0x65
   85eac:	str	r3, [r7, #12]
   85eb0:	ldr	fp, [r8]
   85eb4:	b	82c80 <fputs@plt+0x71b6c>
   85eb8:	mov	r3, #2
   85ebc:	strb	r3, [r7, #453]	; 0x1c5
   85ec0:	b	82c80 <fputs@plt+0x71b6c>
   85ec4:	mov	r3, #1
   85ec8:	strb	r3, [r7, #453]	; 0x1c5
   85ecc:	b	82c80 <fputs@plt+0x71b6c>
   85ed0:	add	r6, r8, r6
   85ed4:	mov	r3, #1
   85ed8:	str	r3, [r6, #12]
   85edc:	b	82c80 <fputs@plt+0x71b6c>
   85ee0:	mov	r3, #0
   85ee4:	mov	ip, #768	; 0x300
   85ee8:	ldr	r6, [r5, #-60]	; 0xffffffc4
   85eec:	ldr	r1, [r5, #-12]
   85ef0:	mov	r2, r3
   85ef4:	str	r3, [sp, #20]
   85ef8:	str	r3, [sp, #16]
   85efc:	str	r3, [sp, #8]
   85f00:	str	r3, [sp, #4]
   85f04:	str	r3, [sp]
   85f08:	mov	r0, r7
   85f0c:	str	ip, [sp, #12]
   85f10:	bl	30768 <fputs@plt+0x1f654>
   85f14:	cmp	r6, #0
   85f18:	ldrne	r3, [r6, #8]
   85f1c:	bicne	r3, r3, #512	; 0x200
   85f20:	strne	r3, [r6, #8]
   85f24:	cmp	r0, #0
   85f28:	movne	r3, #116	; 0x74
   85f2c:	strbne	r3, [r0, #4]
   85f30:	strne	r6, [r0, #48]	; 0x30
   85f34:	streq	r6, [r5, #-60]	; 0xffffffc4
   85f38:	strne	r0, [r5, #-60]	; 0xffffffc4
   85f3c:	ldr	fp, [r8]
   85f40:	b	82c80 <fputs@plt+0x71b6c>
   85f44:	mov	r3, #0
   85f48:	mov	ip, #256	; 0x100
   85f4c:	ldr	r1, [r5, #-12]
   85f50:	mov	r0, r7
   85f54:	str	r3, [sp, #20]
   85f58:	str	r3, [sp, #16]
   85f5c:	str	r3, [sp, #8]
   85f60:	str	r3, [sp, #4]
   85f64:	str	r3, [sp]
   85f68:	mov	r2, r3
   85f6c:	str	ip, [sp, #12]
   85f70:	bl	30768 <fputs@plt+0x1f654>
   85f74:	str	r0, [r5, #-44]	; 0xffffffd4
   85f78:	ldr	fp, [r8]
   85f7c:	b	82c80 <fputs@plt+0x71b6c>
   85f80:	add	r6, r8, r6
   85f84:	ldr	r3, [r5, #-60]	; 0xffffffc4
   85f88:	ldr	lr, [r6, #16]
   85f8c:	ldr	ip, [r6, #12]
   85f90:	ldr	r2, [r5, #-76]	; 0xffffffb4
   85f94:	ldr	r1, [r5, #-92]	; 0xffffffa4
   85f98:	str	lr, [sp, #20]
   85f9c:	ldr	lr, [r5, #-108]	; 0xffffff94
   85fa0:	str	ip, [sp, #16]
   85fa4:	ldr	ip, [r5, #-12]
   85fa8:	str	lr, [sp, #12]
   85fac:	ldr	lr, [r5, #-28]	; 0xffffffe4
   85fb0:	str	ip, [sp, #8]
   85fb4:	ldr	ip, [r5, #-44]	; 0xffffffd4
   85fb8:	mov	r0, r7
   85fbc:	stm	sp, {ip, lr}
   85fc0:	bl	30768 <fputs@plt+0x1f654>
   85fc4:	str	r0, [r5, #-124]	; 0xffffff84
   85fc8:	ldr	fp, [r8]
   85fcc:	b	82c80 <fputs@plt+0x71b6c>
   85fd0:	mov	r3, #116	; 0x74
   85fd4:	str	r3, [r5, #-12]
   85fd8:	ldr	fp, [r8]
   85fdc:	b	82c80 <fputs@plt+0x71b6c>
   85fe0:	add	r6, r8, r6
   85fe4:	ldrb	r3, [r6, #10]
   85fe8:	str	r3, [r6, #12]
   85fec:	b	82c80 <fputs@plt+0x71b6c>
   85ff0:	add	r6, r8, r6
   85ff4:	ldr	fp, [r5, #-28]	; 0xffffffe4
   85ff8:	ldr	r3, [r6, #12]
   85ffc:	cmp	r3, #0
   86000:	beq	86d2c <fputs@plt+0x75c18>
   86004:	ldr	r2, [r3, #48]	; 0x30
   86008:	cmp	r2, #0
   8600c:	beq	86090 <fputs@plt+0x74f7c>
   86010:	mov	r6, #0
   86014:	mov	r1, r3
   86018:	str	r3, [sp, #52]	; 0x34
   8601c:	mov	r0, r7
   86020:	add	r3, sp, #160	; 0xa0
   86024:	str	r3, [sp, #56]	; 0x38
   86028:	str	r6, [sp, #164]	; 0xa4
   8602c:	bl	3d42c <fputs@plt+0x2c318>
   86030:	ldr	r3, [sp, #52]	; 0x34
   86034:	ldr	r0, [sp, #56]	; 0x38
   86038:	str	r3, [sp, #4]
   8603c:	mov	r2, r6
   86040:	mov	r3, r6
   86044:	mov	r1, r6
   86048:	str	r0, [sp]
   8604c:	str	r6, [sp, #12]
   86050:	str	r6, [sp, #8]
   86054:	mov	r0, r7
   86058:	bl	42990 <fputs@plt+0x3187c>
   8605c:	mov	r3, r6
   86060:	str	r6, [sp, #20]
   86064:	str	r6, [sp, #16]
   86068:	str	r6, [sp, #12]
   8606c:	str	r6, [sp, #8]
   86070:	str	r6, [sp, #4]
   86074:	str	r6, [sp]
   86078:	mov	r1, r6
   8607c:	mov	r2, r0
   86080:	mov	r0, r7
   86084:	bl	30768 <fputs@plt+0x1f654>
   86088:	subs	r3, r0, #0
   8608c:	beq	86d2c <fputs@plt+0x75c18>
   86090:	ldr	r1, [r5, #-12]
   86094:	cmp	fp, #0
   86098:	strb	r1, [r3, #4]
   8609c:	ldrne	r2, [fp, #8]
   860a0:	str	fp, [r3, #48]	; 0x30
   860a4:	bicne	r2, r2, #512	; 0x200
   860a8:	strne	r2, [fp, #8]
   860ac:	ldr	r2, [r3, #8]
   860b0:	cmp	r1, #116	; 0x74
   860b4:	bic	r2, r2, #512	; 0x200
   860b8:	str	r2, [r3, #8]
   860bc:	movne	r2, #1
   860c0:	strbne	r2, [r7, #22]
   860c4:	str	r3, [r5, #-28]	; 0xffffffe4
   860c8:	ldr	fp, [r8]
   860cc:	b	82c80 <fputs@plt+0x71b6c>
   860d0:	add	r6, r8, r6
   860d4:	ldr	r6, [r6, #12]
   860d8:	cmp	r6, #0
   860dc:	beq	87320 <fputs@plt+0x7620c>
   860e0:	ldr	r3, [r5, #-12]
   860e4:	mov	r0, r7
   860e8:	str	r3, [r6, #64]	; 0x40
   860ec:	mov	r1, r6
   860f0:	bl	3d42c <fputs@plt+0x2c318>
   860f4:	str	r6, [r5, #-12]
   860f8:	ldr	fp, [r8]
   860fc:	b	82c80 <fputs@plt+0x71b6c>
   86100:	mov	ip, #0
   86104:	ldr	r0, [r7]
   86108:	mov	r3, ip
   8610c:	add	r2, sp, #160	; 0xa0
   86110:	mov	r1, #158	; 0x9e
   86114:	str	ip, [sp, #160]	; 0xa0
   86118:	str	ip, [sp, #164]	; 0xa4
   8611c:	bl	247e0 <fputs@plt+0x136cc>
   86120:	ldr	r1, [r5, #-12]
   86124:	mov	r2, r0
   86128:	ldr	r0, [r7]
   8612c:	bl	30588 <fputs@plt+0x1f474>
   86130:	str	r0, [r5, #-12]
   86134:	ldr	fp, [r8]
   86138:	b	82c80 <fputs@plt+0x71b6c>
   8613c:	add	r2, r8, r6
   86140:	add	r2, r2, #12
   86144:	sub	r3, r5, #12
   86148:	ldm	r2, {r0, r1}
   8614c:	stm	r3, {r0, r1}
   86150:	ldr	fp, [r8]
   86154:	b	82c80 <fputs@plt+0x71b6c>
   86158:	add	r2, r6, #12
   8615c:	mov	r3, #0
   86160:	add	r2, r8, r2
   86164:	str	r2, [sp]
   86168:	mov	r1, #158	; 0x9e
   8616c:	mov	r2, r3
   86170:	mov	r0, r7
   86174:	bl	3bf0c <fputs@plt+0x2adf8>
   86178:	mov	r3, #0
   8617c:	sub	r2, r5, #28
   86180:	str	r2, [sp]
   86184:	mov	r1, #27
   86188:	mov	r2, r3
   8618c:	mov	r6, r0
   86190:	mov	r0, r7
   86194:	bl	3bf0c <fputs@plt+0x2adf8>
   86198:	mov	r2, #0
   8619c:	mov	r3, r6
   861a0:	str	r2, [sp]
   861a4:	mov	r1, #122	; 0x7a
   861a8:	mov	r2, r0
   861ac:	mov	r0, r7
   861b0:	bl	3bf0c <fputs@plt+0x2adf8>
   861b4:	ldr	r1, [r5, #-44]	; 0xffffffd4
   861b8:	mov	r2, r0
   861bc:	ldr	r0, [r7]
   861c0:	bl	30588 <fputs@plt+0x1f474>
   861c4:	str	r0, [r5, #-44]	; 0xffffffd4
   861c8:	ldr	fp, [r8]
   861cc:	b	82c80 <fputs@plt+0x71b6c>
   861d0:	mov	r3, #0
   861d4:	str	r3, [r5, #20]
   861d8:	ldr	fp, [r8]
   861dc:	b	82c80 <fputs@plt+0x71b6c>
   861e0:	add	r6, r8, r6
   861e4:	mov	r3, #2
   861e8:	str	r3, [r6, #12]
   861ec:	b	82c80 <fputs@plt+0x71b6c>
   861f0:	ldr	r1, [r5, #-28]	; 0xffffffe4
   861f4:	ldr	r2, [r5, #-12]
   861f8:	ldr	r0, [r7]
   861fc:	bl	30588 <fputs@plt+0x1f474>
   86200:	add	r3, r8, r6
   86204:	str	r0, [r5, #-28]	; 0xffffffe4
   86208:	ldr	r3, [r3, #16]
   8620c:	mov	r1, r0
   86210:	cmp	r3, #0
   86214:	beq	86230 <fputs@plt+0x7511c>
   86218:	add	r2, r6, #12
   8621c:	add	r2, r8, r2
   86220:	mov	r3, #1
   86224:	mov	r0, r7
   86228:	bl	246e4 <fputs@plt+0x135d0>
   8622c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   86230:	cmp	r1, #0
   86234:	ldreq	fp, [r8]
   86238:	beq	82c80 <fputs@plt+0x71b6c>
   8623c:	ldm	r1, {r3, r6}
   86240:	ldr	r7, [r7]
   86244:	add	r3, r3, r3, lsl #2
   86248:	mov	r0, r7
   8624c:	lsl	r3, r3, #2
   86250:	sub	r3, r3, #20
   86254:	add	r6, r6, r3
   86258:	ldr	r1, [r6, #8]
   8625c:	bl	1d100 <fputs@plt+0xbfec>
   86260:	ldmdb	r5, {r1, r2}
   86264:	mov	r0, r7
   86268:	sub	r2, r2, r1
   8626c:	asr	r3, r2, #31
   86270:	bl	24478 <fputs@plt+0x13364>
   86274:	ldr	fp, [r8]
   86278:	str	r0, [r6, #8]
   8627c:	b	82c80 <fputs@plt+0x71b6c>
   86280:	mov	r0, r7
   86284:	bl	12e40 <fputs@plt+0x1d2c>
   86288:	ldr	fp, [r8]
   8628c:	b	82c80 <fputs@plt+0x71b6c>
   86290:	ldrb	r2, [r2]
   86294:	cmp	r2, #101	; 0x65
   86298:	beq	86ef0 <fputs@plt+0x75ddc>
   8629c:	ldr	fp, [r8]
   862a0:	b	82c80 <fputs@plt+0x71b6c>
   862a4:	ldrb	r2, [r2]
   862a8:	cmp	r2, #101	; 0x65
   862ac:	beq	87090 <fputs@plt+0x75f7c>
   862b0:	ldr	fp, [r8]
   862b4:	b	82c80 <fputs@plt+0x71b6c>
   862b8:	ldr	r3, [r7, #12]
   862bc:	cmp	r3, #0
   862c0:	moveq	r3, #1
   862c4:	streq	r3, [r7, #12]
   862c8:	b	82c80 <fputs@plt+0x71b6c>
   862cc:	add	r2, r3, #8
   862d0:	mov	r0, r7
   862d4:	bl	767e8 <fputs@plt+0x656d4>
   862d8:	subs	r3, r0, #0
   862dc:	str	r3, [sp, #52]	; 0x34
   862e0:	beq	8308c <fputs@plt+0x71f78>
   862e4:	ldrb	r3, [r3, #42]	; 0x2a
   862e8:	tst	r3, #16
   862ec:	bne	86fcc <fputs@plt+0x75eb8>
   862f0:	ldr	r3, [sp, #52]	; 0x34
   862f4:	ldr	r3, [r3, #12]
   862f8:	cmp	r3, #0
   862fc:	beq	86f5c <fputs@plt+0x75e48>
   86300:	ldr	r1, [pc, #-3224]	; 85670 <fputs@plt+0x7455c>
   86304:	mov	r0, r7
   86308:	add	r1, pc, r1
   8630c:	bl	39630 <fputs@plt+0x2851c>
   86310:	b	8308c <fputs@plt+0x71f78>
   86314:	ldr	fp, [r8]
   86318:	b	82c80 <fputs@plt+0x71b6c>
   8631c:	ldr	r3, [r5, #-12]
   86320:	mov	r0, r7
   86324:	str	r3, [sp, #56]	; 0x38
   86328:	bl	75f2c <fputs@plt+0x64e18>
   8632c:	subs	fp, r0, #0
   86330:	bne	833ec <fputs@plt+0x722d8>
   86334:	ldr	r3, [sp, #60]	; 0x3c
   86338:	ldr	r2, [sp, #52]	; 0x34
   8633c:	ldr	lr, [r3, #20]
   86340:	ldr	r1, [r2, #12]
   86344:	ldr	r2, [r2, #16]
   86348:	cmp	lr, #0
   8634c:	str	r1, [sp, #88]	; 0x58
   86350:	str	r2, [sp, #64]	; 0x40
   86354:	ble	8641c <fputs@plt+0x75308>
   86358:	ldr	r2, [pc, #-3308]	; 85674 <fputs@plt+0x74560>
   8635c:	ldr	r6, [pc, #-3308]	; 85678 <fputs@plt+0x74564>
   86360:	add	r2, pc, r2
   86364:	str	r7, [sp, #76]	; 0x4c
   86368:	str	r4, [sp, #84]	; 0x54
   8636c:	add	r6, pc, r6
   86370:	mov	r7, r3
   86374:	mov	r4, r1
   86378:	str	r2, [sp, #72]	; 0x48
   8637c:	add	r2, sp, #160	; 0xa0
   86380:	str	r2, [sp, #68]	; 0x44
   86384:	str	r5, [sp, #80]	; 0x50
   86388:	cmp	fp, #1
   8638c:	eorle	r3, fp, #1
   86390:	movgt	r3, fp
   86394:	cmp	r4, #0
   86398:	ldr	r1, [r7, #16]
   8639c:	beq	86c3c <fputs@plt+0x75b28>
   863a0:	add	r5, r1, r3, lsl #4
   863a4:	ldr	r1, [r1, r3, lsl #4]
   863a8:	ldrb	r2, [r4]
   863ac:	ldr	r0, [sp, #72]	; 0x48
   863b0:	ldrb	r3, [r1]
   863b4:	add	r2, r0, r2
   863b8:	add	r0, r0, r3
   863bc:	ldrb	r2, [r2, #336]	; 0x150
   863c0:	ldrb	r0, [r0, #336]	; 0x150
   863c4:	cmp	r0, r2
   863c8:	bne	86404 <fputs@plt+0x752f0>
   863cc:	cmp	r3, #0
   863d0:	movne	r0, r4
   863d4:	bne	863e4 <fputs@plt+0x752d0>
   863d8:	b	8644c <fputs@plt+0x75338>
   863dc:	cmp	r2, #0
   863e0:	beq	8644c <fputs@plt+0x75338>
   863e4:	ldrb	r2, [r1, #1]!
   863e8:	ldrb	r3, [r0, #1]!
   863ec:	add	ip, r6, r2
   863f0:	add	r3, r6, r3
   863f4:	ldrb	ip, [ip, #336]	; 0x150
   863f8:	ldrb	r3, [r3, #336]	; 0x150
   863fc:	cmp	ip, r3
   86400:	beq	863dc <fputs@plt+0x752c8>
   86404:	add	fp, fp, #1
   86408:	cmp	fp, lr
   8640c:	blt	86388 <fputs@plt+0x75274>
   86410:	ldr	r7, [sp, #76]	; 0x4c
   86414:	ldr	r5, [sp, #80]	; 0x50
   86418:	ldr	r4, [sp, #84]	; 0x54
   8641c:	ldr	r3, [sp, #56]	; 0x38
   86420:	cmp	r3, #0
   86424:	bne	87db4 <fputs@plt+0x76ca0>
   86428:	ldr	r1, [pc, #-3508]	; 8567c <fputs@plt+0x74568>
   8642c:	ldr	r3, [sp, #56]	; 0x38
   86430:	ldr	r2, [sp, #52]	; 0x34
   86434:	add	r1, pc, r1
   86438:	mov	r0, r7
   8643c:	bl	39630 <fputs@plt+0x2851c>
   86440:	mov	r3, #1
   86444:	strb	r3, [r7, #17]
   86448:	b	833ec <fputs@plt+0x722d8>
   8644c:	ldr	r0, [r5, #12]
   86450:	ldr	r2, [sp, #68]	; 0x44
   86454:	add	r0, r0, #40	; 0x28
   86458:	ldr	r1, [sp, #64]	; 0x40
   8645c:	bl	175dc <fputs@plt+0x64c8>
   86460:	cmp	r0, #0
   86464:	beq	86474 <fputs@plt+0x75360>
   86468:	ldr	r1, [r0, #8]
   8646c:	cmp	r1, #0
   86470:	bne	86c8c <fputs@plt+0x75b78>
   86474:	ldr	lr, [r7, #20]
   86478:	b	86404 <fputs@plt+0x752f0>
   8647c:	mov	r0, r7
   86480:	ldr	r6, [r5, #-12]
   86484:	bl	75f2c <fputs@plt+0x64e18>
   86488:	subs	r3, r0, #0
   8648c:	str	r3, [sp, #72]	; 0x48
   86490:	bne	835d8 <fputs@plt+0x724c4>
   86494:	ldr	r3, [sp, #64]	; 0x40
   86498:	ldr	r0, [sp, #56]	; 0x38
   8649c:	ldr	r2, [r3, #12]
   864a0:	ldr	r1, [r3, #16]
   864a4:	bl	18de4 <fputs@plt+0x7cd0>
   864a8:	subs	r3, r0, #0
   864ac:	str	r3, [sp, #52]	; 0x34
   864b0:	beq	87a60 <fputs@plt+0x7694c>
   864b4:	ldr	r3, [sp, #52]	; 0x34
   864b8:	ldrb	r3, [r3, #55]	; 0x37
   864bc:	tst	r3, #3
   864c0:	bne	87a48 <fputs@plt+0x76934>
   864c4:	ldr	r3, [sp, #52]	; 0x34
   864c8:	ldr	r2, [sp, #56]	; 0x38
   864cc:	ldr	r3, [r3, #24]
   864d0:	cmp	r3, #0
   864d4:	beq	879ec <fputs@plt+0x768d8>
   864d8:	ldr	ip, [r2, #20]
   864dc:	cmp	ip, #0
   864e0:	ble	879a0 <fputs@plt+0x7688c>
   864e4:	ldr	r2, [r2, #16]
   864e8:	ldr	r1, [r2, #12]
   864ec:	cmp	r3, r1
   864f0:	addne	r1, r2, #16
   864f4:	ldrne	fp, [sp, #72]	; 0x48
   864f8:	bne	8651c <fputs@plt+0x75408>
   864fc:	b	879a8 <fputs@plt+0x76894>
   86500:	mov	r0, r1
   86504:	add	r1, r1, #16
   86508:	lsl	lr, fp, #4
   8650c:	str	lr, [sp, #68]	; 0x44
   86510:	ldr	lr, [r1, #-4]
   86514:	cmp	r3, lr
   86518:	beq	86534 <fputs@plt+0x75420>
   8651c:	add	fp, fp, #1
   86520:	cmp	ip, fp
   86524:	bne	86500 <fputs@plt+0x753ec>
   86528:	lsl	r3, fp, #4
   8652c:	add	r0, r2, r3
   86530:	str	r3, [sp, #68]	; 0x44
   86534:	ldr	r3, [r0]
   86538:	cmp	fp, #1
   8653c:	str	r3, [sp, #60]	; 0x3c
   86540:	ldr	r3, [sp, #52]	; 0x34
   86544:	ldr	r3, [r3, #12]
   86548:	str	r3, [sp, #76]	; 0x4c
   8654c:	beq	87414 <fputs@plt+0x76300>
   86550:	ldr	r6, [pc, #-3800]	; 85680 <fputs@plt+0x7456c>
   86554:	ldr	r3, [sp, #60]	; 0x3c
   86558:	add	r6, pc, r6
   8655c:	str	r3, [sp]
   86560:	mov	r2, r6
   86564:	mov	r3, #0
   86568:	mov	r1, #9
   8656c:	mov	r0, r7
   86570:	bl	39730 <fputs@plt+0x2861c>
   86574:	cmp	r0, #0
   86578:	bne	835d8 <fputs@plt+0x724c4>
   8657c:	cmp	fp, #0
   86580:	bne	87440 <fputs@plt+0x7632c>
   86584:	ldr	r6, [pc, #-3848]	; 85684 <fputs@plt+0x74570>
   86588:	ldr	fp, [sp, #72]	; 0x48
   8658c:	add	r6, pc, r6
   86590:	mov	r1, #10
   86594:	ldr	r3, [sp, #76]	; 0x4c
   86598:	ldr	r2, [sp, #52]	; 0x34
   8659c:	ldr	r0, [sp, #60]	; 0x3c
   865a0:	ldr	r3, [r3]
   865a4:	ldr	r2, [r2]
   865a8:	str	r0, [sp]
   865ac:	mov	r0, r7
   865b0:	bl	39730 <fputs@plt+0x2861c>
   865b4:	cmp	r0, #0
   865b8:	bne	835d8 <fputs@plt+0x724c4>
   865bc:	ldr	r3, [r7, #8]
   865c0:	cmp	r3, #0
   865c4:	str	r3, [sp, #60]	; 0x3c
   865c8:	beq	878dc <fputs@plt+0x767c8>
   865cc:	mov	r2, fp
   865d0:	mov	r0, r7
   865d4:	mov	r1, #1
   865d8:	bl	5aa4c <fputs@plt+0x49938>
   865dc:	ldr	r3, [sp, #56]	; 0x38
   865e0:	ldr	r1, [sp, #68]	; 0x44
   865e4:	ldr	r2, [r3, #16]
   865e8:	ldr	r3, [sp, #52]	; 0x34
   865ec:	ldr	r2, [r2, r1]
   865f0:	ldr	r0, [r3]
   865f4:	ldr	r1, [pc, #-3956]	; 85688 <fputs@plt+0x74574>
   865f8:	mov	r3, r6
   865fc:	str	r0, [sp]
   86600:	add	r1, pc, r1
   86604:	mov	r0, r7
   86608:	bl	89484 <fputs@plt+0x78370>
   8660c:	ldr	r6, [sp, #52]	; 0x34
   86610:	ldr	r2, [pc, #-3980]	; 8568c <fputs@plt+0x74578>
   86614:	mov	r1, fp
   86618:	ldr	r3, [r6]
   8661c:	mov	r0, r7
   86620:	add	r2, pc, r2
   86624:	bl	89564 <fputs@plt+0x78450>
   86628:	mov	r2, fp
   8662c:	ldr	r1, [r7, #8]
   86630:	ldr	r0, [r7]
   86634:	bl	2ef08 <fputs@plt+0x1ddf4>
   86638:	mov	r2, fp
   8663c:	mov	r0, r7
   86640:	ldr	r1, [r6, #44]	; 0x2c
   86644:	bl	897e0 <fputs@plt+0x786cc>
   86648:	mov	r7, r6
   8664c:	mov	r2, fp
   86650:	ldr	fp, [sp, #60]	; 0x3c
   86654:	mov	r6, #0
   86658:	ldr	r7, [r7]
   8665c:	mov	r3, r6
   86660:	str	r6, [sp]
   86664:	mov	r1, #126	; 0x7e
   86668:	mov	r0, fp
   8666c:	bl	2e760 <fputs@plt+0x1d64c>
   86670:	mov	r3, r6
   86674:	mov	r2, r7
   86678:	mov	r1, r0
   8667c:	mov	r0, fp
   86680:	bl	24588 <fputs@plt+0x13474>
   86684:	b	835d8 <fputs@plt+0x724c4>
   86688:	ldr	fp, [r8]
   8668c:	b	82c80 <fputs@plt+0x71b6c>
   86690:	ldr	r2, [sp, #76]	; 0x4c
   86694:	mov	r1, r3
   86698:	add	r2, r2, #8
   8669c:	mov	r0, r7
   866a0:	str	r3, [sp, #56]	; 0x38
   866a4:	bl	767e8 <fputs@plt+0x656d4>
   866a8:	subs	r3, r0, #0
   866ac:	str	r3, [sp, #52]	; 0x34
   866b0:	beq	87918 <fputs@plt+0x76804>
   866b4:	ldr	r1, [r3, #64]	; 0x40
   866b8:	ldr	r2, [r7]
   866bc:	cmp	r1, #0
   866c0:	beq	87908 <fputs@plt+0x767f4>
   866c4:	ldr	r0, [r2, #20]
   866c8:	ldr	r3, [sp, #56]	; 0x38
   866cc:	cmp	r0, #0
   866d0:	ble	87e4c <fputs@plt+0x76d38>
   866d4:	ldr	r2, [r2, #16]
   866d8:	ldr	ip, [r2, #12]
   866dc:	cmp	r1, ip
   866e0:	movne	ip, r3
   866e4:	bne	86700 <fputs@plt+0x755ec>
   866e8:	b	87e4c <fputs@plt+0x76d38>
   866ec:	add	r2, r2, #16
   866f0:	ldr	lr, [r2, #12]
   866f4:	lsl	r3, ip, #4
   866f8:	cmp	r1, lr
   866fc:	beq	8721c <fputs@plt+0x76108>
   86700:	add	ip, ip, #1
   86704:	cmp	ip, r0
   86708:	bne	866ec <fputs@plt+0x755d8>
   8670c:	lsl	r3, ip, #4
   86710:	str	ip, [sp, #60]	; 0x3c
   86714:	ldr	r0, [fp, #16]
   86718:	ldr	r2, [fp, #24]
   8671c:	add	r1, r6, #12
   86720:	ldr	r3, [r0, r3]
   86724:	orr	r2, r2, #2097152	; 0x200000
   86728:	add	r1, r8, r1
   8672c:	str	r2, [fp, #24]
   86730:	mov	r0, fp
   86734:	mov	r6, r3
   86738:	str	r3, [sp, #64]	; 0x40
   8673c:	bl	24628 <fputs@plt+0x13514>
   86740:	subs	r3, r0, #0
   86744:	str	r3, [sp, #56]	; 0x38
   86748:	beq	83314 <fputs@plt+0x72200>
   8674c:	mov	r2, r6
   86750:	mov	r1, r3
   86754:	mov	r0, fp
   86758:	bl	18cb0 <fputs@plt+0x7b9c>
   8675c:	cmp	r0, #0
   86760:	beq	87278 <fputs@plt+0x76164>
   86764:	ldr	r1, [pc, #3928]	; 876c4 <fputs@plt+0x765b0>
   86768:	mov	r0, r7
   8676c:	ldr	r2, [sp, #56]	; 0x38
   86770:	add	r1, pc, r1
   86774:	bl	39630 <fputs@plt+0x2851c>
   86778:	b	83314 <fputs@plt+0x72200>
   8677c:	ldr	fp, [r8]
   86780:	b	82c80 <fputs@plt+0x71b6c>
   86784:	mov	r0, r6
   86788:	bl	10f58 <strlen@plt>
   8678c:	ldrb	r3, [r6]
   86790:	cmp	r3, #63	; 0x3f
   86794:	bic	r3, r0, #-1073741824	; 0xc0000000
   86798:	str	r3, [sp, #64]	; 0x40
   8679c:	beq	87160 <fputs@plt+0x7604c>
   867a0:	ldr	r3, [r7, #448]	; 0x1c0
   867a4:	cmp	r3, #0
   867a8:	str	r3, [sp, #56]	; 0x38
   867ac:	ble	867f0 <fputs@plt+0x756dc>
   867b0:	ldr	r3, [r7, #476]	; 0x1dc
   867b4:	mov	r4, #0
   867b8:	str	r3, [sp, #60]	; 0x3c
   867bc:	ldr	r3, [sp, #60]	; 0x3c
   867c0:	ldr	r0, [r3, r4, lsl #2]
   867c4:	add	r3, r4, #1
   867c8:	cmp	r0, #0
   867cc:	sxth	r4, r3
   867d0:	beq	867e4 <fputs@plt+0x756d0>
   867d4:	mov	r1, r6
   867d8:	bl	110f0 <strcmp@plt>
   867dc:	cmp	r0, #0
   867e0:	beq	87224 <fputs@plt+0x76110>
   867e4:	ldr	r3, [sp, #56]	; 0x38
   867e8:	cmp	r4, r3
   867ec:	blt	867bc <fputs@plt+0x756a8>
   867f0:	add	r3, r7, #444	; 0x1bc
   867f4:	ldrh	r4, [r3]
   867f8:	add	r4, r4, #1
   867fc:	sxth	r4, r4
   86800:	strh	r4, [r3]
   86804:	strh	r4, [fp, #32]
   86808:	cmp	r4, #0
   8680c:	ble	86840 <fputs@plt+0x7572c>
   86810:	ldr	r3, [r7, #448]	; 0x1c0
   86814:	cmp	r4, r3
   86818:	bgt	87234 <fputs@plt+0x76120>
   8681c:	ldrb	r3, [r6]
   86820:	sub	r4, r4, #-1073741823	; 0xc0000001
   86824:	cmp	r3, #63	; 0x3f
   86828:	ldr	r3, [r7, #476]	; 0x1dc
   8682c:	bne	86b68 <fputs@plt+0x75a54>
   86830:	ldr	r1, [r3, r4, lsl #2]
   86834:	lsl	fp, r4, #2
   86838:	cmp	r1, #0
   8683c:	beq	86b70 <fputs@plt+0x75a5c>
   86840:	mov	r4, #1
   86844:	b	84660 <fputs@plt+0x7354c>
   86848:	ldr	fp, [r8]
   8684c:	b	82c80 <fputs@plt+0x71b6c>
   86850:	add	r3, sp, #116	; 0x74
   86854:	sub	r2, r5, #92	; 0x5c
   86858:	sub	r1, r5, #108	; 0x6c
   8685c:	mov	r0, r7
   86860:	bl	398ac <fputs@plt+0x28798>
   86864:	subs	r6, r0, #0
   86868:	bge	82b78 <fputs@plt+0x71a64>
   8686c:	b	82c10 <fputs@plt+0x71afc>
   86870:	sub	r0, r5, #60	; 0x3c
   86874:	mov	ip, r0
   86878:	str	r0, [sp, #64]	; 0x40
   8687c:	sub	r0, r5, #44	; 0x2c
   86880:	mov	lr, r0
   86884:	str	r0, [sp, #68]	; 0x44
   86888:	mov	r0, #1
   8688c:	str	r1, [sp, #8]
   86890:	str	r2, [sp, #4]
   86894:	str	r0, [sp]
   86898:	mov	r1, ip
   8689c:	mov	r2, lr
   868a0:	mov	r0, r7
   868a4:	bl	75f70 <fputs@plt+0x64e5c>
   868a8:	ldr	r3, [r7, #488]	; 0x1e8
   868ac:	cmp	r3, #0
   868b0:	str	r3, [sp, #60]	; 0x3c
   868b4:	beq	85014 <fputs@plt+0x73f00>
   868b8:	ldr	r6, [r7, #68]	; 0x44
   868bc:	cmp	r6, #0
   868c0:	bne	85014 <fputs@plt+0x73f00>
   868c4:	ldr	r1, [sp, #64]	; 0x40
   868c8:	add	r3, sp, #116	; 0x74
   868cc:	ldr	r2, [sp, #68]	; 0x44
   868d0:	mov	r0, r7
   868d4:	bl	398ac <fputs@plt+0x28798>
   868d8:	ldr	r3, [sp, #60]	; 0x3c
   868dc:	ldr	r1, [r3, #64]	; 0x40
   868e0:	cmp	r1, #0
   868e4:	beq	88568 <fputs@plt+0x77454>
   868e8:	ldr	r0, [fp, #20]
   868ec:	cmp	r0, #0
   868f0:	ble	88560 <fputs@plt+0x7744c>
   868f4:	ldr	r3, [fp, #16]
   868f8:	ldr	r2, [r3, #12]
   868fc:	cmp	r1, r2
   86900:	bne	8691c <fputs@plt+0x75808>
   86904:	b	88560 <fputs@plt+0x7744c>
   86908:	add	r3, r3, #16
   8690c:	ldr	ip, [r3, #12]
   86910:	lsl	r2, r6, #4
   86914:	cmp	r1, ip
   86918:	beq	8692c <fputs@plt+0x75818>
   8691c:	add	r6, r6, #1
   86920:	cmp	r0, r6
   86924:	bne	86908 <fputs@plt+0x757f4>
   86928:	lsl	r2, r6, #4
   8692c:	sub	r6, r6, #1
   86930:	clz	r6, r6
   86934:	lsr	r6, r6, #5
   86938:	ldr	r3, [r7]
   8693c:	ldr	ip, [sp, #116]	; 0x74
   86940:	add	r0, sp, #160	; 0xa0
   86944:	ldr	r3, [r3, #16]
   86948:	str	r7, [sp, #160]	; 0xa0
   8694c:	add	r1, r3, r2
   86950:	ldr	r2, [r3, r2]
   86954:	ldr	r1, [r1, #12]
   86958:	ldr	r3, [pc, #3432]	; 876c8 <fputs@plt+0x765b4>
   8695c:	str	r1, [sp, #164]	; 0xa4
   86960:	add	r3, pc, r3
   86964:	ldr	r1, [sp, #52]	; 0x34
   86968:	str	r2, [sp, #172]	; 0xac
   8696c:	str	r6, [sp, #168]	; 0xa8
   86970:	str	ip, [sp, #180]	; 0xb4
   86974:	str	r3, [sp, #176]	; 0xb0
   86978:	bl	3c73c <fputs@plt+0x2b628>
   8697c:	cmp	r0, #0
   86980:	bne	85014 <fputs@plt+0x73f00>
   86984:	mov	r2, #1
   86988:	ldr	r1, [sp, #52]	; 0x34
   8698c:	mov	r0, fp
   86990:	bl	261d4 <fputs@plt+0x150c0>
   86994:	ldr	r6, [sp, #60]	; 0x3c
   86998:	mov	r2, #1
   8699c:	ldr	r1, [sp, #56]	; 0x38
   869a0:	str	r0, [r6, #12]
   869a4:	mov	r0, fp
   869a8:	bl	26a34 <fputs@plt+0x15920>
   869ac:	str	r0, [r6, #24]
   869b0:	ldrb	r3, [fp, #69]	; 0x45
   869b4:	cmp	r3, #0
   869b8:	bne	85014 <fputs@plt+0x73f00>
   869bc:	add	r3, r7, #508	; 0x1fc
   869c0:	add	r2, sp, #152	; 0x98
   869c4:	ldm	r3, {r0, r1}
   869c8:	stm	r2, {r0, r1}
   869cc:	ldrb	r1, [r0]
   869d0:	mov	r3, r0
   869d4:	cmp	r1, #59	; 0x3b
   869d8:	ldrne	r1, [sp, #156]	; 0x9c
   869dc:	addne	r3, r0, r1
   869e0:	ldr	r0, [r5, #-124]	; 0xffffff84
   869e4:	strne	r3, [sp, #152]	; 0x98
   869e8:	sub	r3, r3, r0
   869ec:	sub	ip, r3, #1
   869f0:	mov	r1, #0
   869f4:	str	r1, [sp, #156]	; 0x9c
   869f8:	ldr	r1, [pc, #3276]	; 876cc <fputs@plt+0x765b8>
   869fc:	ldrb	lr, [r0, ip]
   86a00:	add	r1, pc, r1
   86a04:	add	ip, r0, ip
   86a08:	add	lr, r1, lr
   86a0c:	ldrb	lr, [lr, #64]	; 0x40
   86a10:	tst	lr, #1
   86a14:	beq	86a3c <fputs@plt+0x75928>
   86a18:	sub	r3, r3, #2
   86a1c:	add	r3, r0, r3
   86a20:	mov	ip, r3
   86a24:	sub	r3, r3, #1
   86a28:	ldrb	r0, [ip]
   86a2c:	add	r0, r1, r0
   86a30:	ldrb	r0, [r0, #64]	; 0x40
   86a34:	tst	r0, #1
   86a38:	bne	86a20 <fputs@plt+0x7590c>
   86a3c:	mov	r3, #0
   86a40:	mov	lr, #1
   86a44:	mov	r0, r7
   86a48:	str	r3, [sp]
   86a4c:	mov	r1, r3
   86a50:	str	ip, [sp, #152]	; 0x98
   86a54:	str	lr, [sp, #156]	; 0x9c
   86a58:	bl	8b6ec <fputs@plt+0x7a5d8>
   86a5c:	b	85014 <fputs@plt+0x73f00>
   86a60:	ldr	r1, [pc, #3176]	; 876d0 <fputs@plt+0x765bc>
   86a64:	ldr	r0, [r3, #12]
   86a68:	add	r1, pc, r1
   86a6c:	bl	2a320 <fputs@plt+0x1920c>
   86a70:	cmp	r0, #0
   86a74:	bne	856f8 <fputs@plt+0x745e4>
   86a78:	mov	r3, #96	; 0x60
   86a7c:	str	r3, [r5, #-12]
   86a80:	ldr	fp, [r8]
   86a84:	b	82c80 <fputs@plt+0x71b6c>
   86a88:	mov	r0, r7
   86a8c:	bl	3be70 <fputs@plt+0x2ad5c>
   86a90:	ldr	fp, [r8]
   86a94:	b	82c80 <fputs@plt+0x71b6c>
   86a98:	ldr	r0, [r5, #-28]	; 0xffffffe4
   86a9c:	mov	r1, r6
   86aa0:	b	83b90 <fputs@plt+0x72a7c>
   86aa4:	mov	r0, r7
   86aa8:	bl	3be70 <fputs@plt+0x2ad5c>
   86aac:	ldr	fp, [r8]
   86ab0:	b	82c80 <fputs@plt+0x71b6c>
   86ab4:	mov	r0, r7
   86ab8:	bl	3be70 <fputs@plt+0x2ad5c>
   86abc:	ldr	fp, [r8]
   86ac0:	b	82c80 <fputs@plt+0x71b6c>
   86ac4:	ldr	r3, [sp, #52]	; 0x34
   86ac8:	ldr	r1, [pc, #3076]	; 876d4 <fputs@plt+0x765c0>
   86acc:	mov	r0, r7
   86ad0:	ldr	r2, [r3]
   86ad4:	add	r1, pc, r1
   86ad8:	bl	39630 <fputs@plt+0x2851c>
   86adc:	ldr	fp, [r8]
   86ae0:	b	82c80 <fputs@plt+0x71b6c>
   86ae4:	ldrb	r0, [r0, #1]
   86ae8:	ldr	r3, [pc, #3048]	; 876d8 <fputs@plt+0x765c4>
   86aec:	add	r3, pc, r3
   86af0:	add	r3, r3, r0
   86af4:	ldrb	r3, [r3, #64]	; 0x40
   86af8:	tst	r3, #4
   86afc:	beq	845dc <fputs@plt+0x734c8>
   86b00:	add	r3, r6, #12
   86b04:	add	r3, r8, r3
   86b08:	add	r2, r1, r2
   86b0c:	stmib	r3, {r1, r2}
   86b10:	ldrb	r6, [r7, #18]
   86b14:	cmp	r6, #0
   86b18:	bne	86eac <fputs@plt+0x75d98>
   86b1c:	ldr	r1, [pc, #3000]	; 876dc <fputs@plt+0x765c8>
   86b20:	ldr	r2, [sp, #56]	; 0x38
   86b24:	mov	r0, r7
   86b28:	add	r1, pc, r1
   86b2c:	bl	39630 <fputs@plt+0x2851c>
   86b30:	ldr	r3, [sp, #52]	; 0x34
   86b34:	str	r6, [r3, #12]
   86b38:	b	84694 <fputs@plt+0x73580>
   86b3c:	ldr	r1, [pc, #2972]	; 876e0 <fputs@plt+0x765cc>
   86b40:	mov	r2, fp
   86b44:	add	r1, pc, r1
   86b48:	mov	r0, r7
   86b4c:	bl	39630 <fputs@plt+0x2851c>
   86b50:	ldr	r1, [r5, #-12]
   86b54:	b	844a0 <fputs@plt+0x7338c>
   86b58:	ldr	r1, [sp, #52]	; 0x34
   86b5c:	mov	r0, r7
   86b60:	bl	1d3a4 <fputs@plt+0xc290>
   86b64:	b	843c0 <fputs@plt+0x732ac>
   86b68:	ldr	r1, [r3, r4, lsl #2]
   86b6c:	lsl	fp, r4, #2
   86b70:	ldr	r4, [sp, #52]	; 0x34
   86b74:	mov	r0, r4
   86b78:	bl	1d100 <fputs@plt+0xbfec>
   86b7c:	ldr	r2, [sp, #64]	; 0x40
   86b80:	mov	r1, r6
   86b84:	mov	r0, r4
   86b88:	asr	r3, r2, #31
   86b8c:	ldr	r6, [r7, #476]	; 0x1dc
   86b90:	bl	24478 <fputs@plt+0x13364>
   86b94:	mov	r4, #1
   86b98:	str	r0, [r6, fp]
   86b9c:	b	84660 <fputs@plt+0x7354c>
   86ba0:	ldr	r1, [pc, #2876]	; 876e4 <fputs@plt+0x765d0>
   86ba4:	mov	r3, #0
   86ba8:	add	r1, pc, r1
   86bac:	mov	r0, r7
   86bb0:	mov	r6, r3
   86bb4:	str	r3, [sp, #52]	; 0x34
   86bb8:	bl	39630 <fputs@plt+0x2851c>
   86bbc:	b	82c1c <fputs@plt+0x71b08>
   86bc0:	ldr	r5, [sp, #60]	; 0x3c
   86bc4:	ldr	r4, [sp, #64]	; 0x40
   86bc8:	mov	r2, r1
   86bcc:	ands	r3, r2, #7
   86bd0:	beq	87130 <fputs@plt+0x7601c>
   86bd4:	ldr	r3, [sp, #52]	; 0x34
   86bd8:	ldr	r0, [r3, #4]
   86bdc:	add	r3, r8, r6
   86be0:	mov	r1, r3
   86be4:	add	r6, r0, r2, lsl #4
   86be8:	str	r3, [sp, #56]	; 0x38
   86bec:	mov	r3, #0
   86bf0:	str	r3, [r6, #4]
   86bf4:	str	r3, [r6, #8]
   86bf8:	str	r3, [r6, #12]
   86bfc:	str	fp, [r0, r2, lsl #4]
   86c00:	ldr	r2, [r1, #16]
   86c04:	cmp	r2, r3
   86c08:	bne	870d0 <fputs@plt+0x75fbc>
   86c0c:	mov	r2, #65	; 0x41
   86c10:	mov	r3, #1
   86c14:	strb	r2, [r6, #13]
   86c18:	strb	r3, [r6, #14]
   86c1c:	ldr	r1, [sp, #52]	; 0x34
   86c20:	mov	r2, #0
   86c24:	ldr	fp, [r8]
   86c28:	ldrh	r3, [r1, #34]	; 0x22
   86c2c:	add	r3, r3, #1
   86c30:	strh	r3, [r1, #34]	; 0x22
   86c34:	str	r2, [r7, #332]	; 0x14c
   86c38:	b	82c80 <fputs@plt+0x71b6c>
   86c3c:	add	r3, r1, r3, lsl #4
   86c40:	ldr	r2, [sp, #68]	; 0x44
   86c44:	ldr	r0, [r3, #12]
   86c48:	ldr	r1, [sp, #64]	; 0x40
   86c4c:	add	r0, r0, #40	; 0x28
   86c50:	bl	175dc <fputs@plt+0x64c8>
   86c54:	cmp	r0, #0
   86c58:	bne	86468 <fputs@plt+0x75354>
   86c5c:	b	86474 <fputs@plt+0x75360>
   86c60:	ldr	r2, [pc, #2688]	; 876e8 <fputs@plt+0x765d4>
   86c64:	ldr	r1, [pc, #2688]	; 876ec <fputs@plt+0x765d8>
   86c68:	add	r2, pc, r2
   86c6c:	add	r1, pc, r1
   86c70:	mov	r0, r7
   86c74:	bl	39630 <fputs@plt+0x2851c>
   86c78:	ldr	r2, [r5, #-12]
   86c7c:	b	84a30 <fputs@plt+0x7391c>
   86c80:	mov	r0, r7
   86c84:	bl	3be70 <fputs@plt+0x2ad5c>
   86c88:	b	83cb0 <fputs@plt+0x72b9c>
   86c8c:	ldr	r7, [sp, #76]	; 0x4c
   86c90:	ldr	r5, [sp, #80]	; 0x50
   86c94:	mov	r0, r7
   86c98:	ldr	r4, [sp, #84]	; 0x54
   86c9c:	bl	89604 <fputs@plt+0x784f0>
   86ca0:	b	833ec <fputs@plt+0x722d8>
   86ca4:	ldr	r3, [fp, #4]
   86ca8:	mov	r2, #0
   86cac:	mov	r1, fp
   86cb0:	ldr	r0, [r7]
   86cb4:	ldr	fp, [r3]
   86cb8:	str	r2, [r3]
   86cbc:	bl	23aac <fputs@plt+0x12998>
   86cc0:	cmp	fp, #0
   86cc4:	mov	ip, #0
   86cc8:	ldrne	r2, [fp, #4]
   86ccc:	mov	r3, fp
   86cd0:	mov	r0, r7
   86cd4:	bicne	r2, r2, #256	; 0x100
   86cd8:	orrne	r2, r2, #512	; 0x200
   86cdc:	strne	r2, [fp, #4]
   86ce0:	ldr	r1, [r5, #-44]	; 0xffffffd4
   86ce4:	ldr	r2, [r5, #-60]	; 0xffffffc4
   86ce8:	cmp	r1, ip
   86cec:	moveq	r1, #79	; 0x4f
   86cf0:	movne	r1, #78	; 0x4e
   86cf4:	str	ip, [sp]
   86cf8:	bl	3bf0c <fputs@plt+0x2adf8>
   86cfc:	str	r0, [r5, #-60]	; 0xffffffc4
   86d00:	b	84298 <fputs@plt+0x73184>
   86d04:	str	r7, [sp, #72]	; 0x48
   86d08:	str	r3, [sp, #68]	; 0x44
   86d0c:	ldr	r7, [sp, #64]	; 0x40
   86d10:	str	r1, [sp, #64]	; 0x40
   86d14:	sub	r1, r1, #1
   86d18:	clz	r1, r1
   86d1c:	lsr	r1, r1, #5
   86d20:	b	837a0 <fputs@plt+0x7268c>
   86d24:	ldr	fp, [r8]
   86d28:	b	82c80 <fputs@plt+0x71b6c>
   86d2c:	mov	r1, fp
   86d30:	ldr	r0, [r7]
   86d34:	mov	r2, #1
   86d38:	bl	23944 <fputs@plt+0x12830>
   86d3c:	mov	r3, #0
   86d40:	b	860c4 <fputs@plt+0x74fb0>
   86d44:	ldr	fp, [r8]
   86d48:	b	82c80 <fputs@plt+0x71b6c>
   86d4c:	ldr	fp, [pc, #2648]	; 877ac <fputs@plt+0x76698>
   86d50:	b	82f50 <fputs@plt+0x71e3c>
   86d54:	ldr	r1, [r5, #-60]	; 0xffffffc4
   86d58:	ldr	r0, [r7]
   86d5c:	bl	23a00 <fputs@plt+0x128ec>
   86d60:	ldr	r2, [pc, #2440]	; 876f0 <fputs@plt+0x765dc>
   86d64:	ldr	r3, [r5, #-44]	; 0xffffffd4
   86d68:	add	r2, pc, r2
   86d6c:	add	r2, r2, #424	; 0x1a8
   86d70:	add	r2, r2, r3, lsl #3
   86d74:	str	r2, [sp]
   86d78:	mov	r0, r7
   86d7c:	mov	r3, fp
   86d80:	mov	r2, fp
   86d84:	mov	r1, #132	; 0x84
   86d88:	bl	3bf0c <fputs@plt+0x2adf8>
   86d8c:	str	r0, [r5, #-60]	; 0xffffffc4
   86d90:	b	84298 <fputs@plt+0x73184>
   86d94:	mov	r0, r7
   86d98:	bl	2e7d4 <fputs@plt+0x1d6c0>
   86d9c:	subs	r6, r0, #0
   86da0:	bne	8397c <fputs@plt+0x72868>
   86da4:	ldr	fp, [r8]
   86da8:	b	82c80 <fputs@plt+0x71b6c>
   86dac:	ldr	r1, [r5, #-28]	; 0xffffffe4
   86db0:	ldr	r0, [r7]
   86db4:	bl	23aac <fputs@plt+0x12998>
   86db8:	ldr	r0, [r7]
   86dbc:	ldr	r1, [r5, #-12]
   86dc0:	bl	23a00 <fputs@plt+0x128ec>
   86dc4:	ldr	fp, [r8]
   86dc8:	b	82c80 <fputs@plt+0x71b6c>
   86dcc:	ldr	r0, [r7]
   86dd0:	mov	r2, #1
   86dd4:	ldr	r1, [r5, #-12]
   86dd8:	bl	23944 <fputs@plt+0x12830>
   86ddc:	ldr	fp, [r8]
   86de0:	b	82c80 <fputs@plt+0x71b6c>
   86de4:	mov	r6, r4
   86de8:	ldr	r5, [sp, #68]	; 0x44
   86dec:	ldr	r4, [sp, #76]	; 0x4c
   86df0:	b	83890 <fputs@plt+0x7277c>
   86df4:	sub	r1, r5, #12
   86df8:	ldr	r0, [r7]
   86dfc:	str	r2, [sp, #52]	; 0x34
   86e00:	bl	24628 <fputs@plt+0x13514>
   86e04:	subs	r3, r0, #0
   86e08:	beq	832cc <fputs@plt+0x721b8>
   86e0c:	ldrb	ip, [fp, #66]	; 0x42
   86e10:	ldr	r2, [sp, #52]	; 0x34
   86e14:	mov	r1, r3
   86e18:	mov	r0, fp
   86e1c:	str	r3, [sp, #52]	; 0x34
   86e20:	str	ip, [sp, #56]	; 0x38
   86e24:	bl	25510 <fputs@plt+0x143fc>
   86e28:	cmp	r0, #0
   86e2c:	beq	87c14 <fputs@plt+0x76b00>
   86e30:	ldr	ip, [sp, #56]	; 0x38
   86e34:	mov	r3, #20
   86e38:	mla	r3, r3, ip, r0
   86e3c:	cmp	r3, #20
   86e40:	beq	87c14 <fputs@plt+0x76b00>
   86e44:	ldr	r6, [sp, #52]	; 0x34
   86e48:	mov	r0, r7
   86e4c:	mov	r1, r6
   86e50:	bl	12e40 <fputs@plt+0x1d2c>
   86e54:	mov	r1, r6
   86e58:	mov	r0, fp
   86e5c:	bl	1d100 <fputs@plt+0xbfec>
   86e60:	b	832cc <fputs@plt+0x721b8>
   86e64:	ldr	r2, [pc, #2184]	; 876f4 <fputs@plt+0x765e0>
   86e68:	add	r2, pc, r2
   86e6c:	add	r2, r2, #4
   86e70:	b	85ad4 <fputs@plt+0x749c0>
   86e74:	mov	r0, fp
   86e78:	ldr	r1, [sp, #52]	; 0x34
   86e7c:	bl	1d100 <fputs@plt+0xbfec>
   86e80:	ldr	fp, [r8]
   86e84:	b	82c80 <fputs@plt+0x71b6c>
   86e88:	mov	r1, r6
   86e8c:	mov	r0, fp
   86e90:	bl	23ee0 <fputs@plt+0x12dcc>
   86e94:	b	82c58 <fputs@plt+0x71b44>
   86e98:	mov	r2, #1
   86e9c:	ldr	r1, [r5, #-12]
   86ea0:	ldr	r0, [r7]
   86ea4:	bl	23944 <fputs@plt+0x12830>
   86ea8:	b	83d48 <fputs@plt+0x72c34>
   86eac:	ldr	r2, [sp, #56]	; 0x38
   86eb0:	mov	r3, #0
   86eb4:	str	r2, [sp]
   86eb8:	mov	r1, #157	; 0x9d
   86ebc:	mov	r2, r3
   86ec0:	mov	r0, r7
   86ec4:	bl	3bf0c <fputs@plt+0x2adf8>
   86ec8:	ldr	r3, [sp, #52]	; 0x34
   86ecc:	cmp	r0, #0
   86ed0:	mov	r1, r0
   86ed4:	str	r0, [r3, #12]
   86ed8:	beq	84694 <fputs@plt+0x73580>
   86edc:	ldr	r0, [sp, #160]	; 0xa0
   86ee0:	add	r1, r1, #28
   86ee4:	add	r0, r0, #1
   86ee8:	bl	170c0 <fputs@plt+0x5fac>
   86eec:	b	84694 <fputs@plt+0x73580>
   86ef0:	mov	r2, #76	; 0x4c
   86ef4:	ldr	r0, [r7]
   86ef8:	ldr	r1, [r3, #16]
   86efc:	strb	r2, [r3]
   86f00:	str	r3, [sp, #52]	; 0x34
   86f04:	bl	23a00 <fputs@plt+0x128ec>
   86f08:	ldr	r3, [sp, #52]	; 0x34
   86f0c:	str	fp, [r3, #16]
   86f10:	ldr	fp, [r8]
   86f14:	b	82c80 <fputs@plt+0x71b6c>
   86f18:	mov	r1, r6
   86f1c:	ldr	r0, [r7]
   86f20:	bl	23aac <fputs@plt+0x12998>
   86f24:	b	841f8 <fputs@plt+0x730e4>
   86f28:	ldr	r2, [r3, #16]
   86f2c:	ldr	r3, [pc, #2172]	; 877b0 <fputs@plt+0x7669c>
   86f30:	str	r3, [sp, #72]	; 0x48
   86f34:	add	r3, r2, #-16777216	; 0xff000000
   86f38:	add	r3, r3, #778240	; 0xbe000
   86f3c:	sub	r2, r2, #15990784	; 0xf40000
   86f40:	ldr	r3, [r3, #-1012]	; 0xfffffc0c
   86f44:	str	r3, [sp, #56]	; 0x38
   86f48:	sub	r3, r2, #9216	; 0x2400
   86f4c:	str	r3, [sp, #68]	; 0x44
   86f50:	ldr	r3, [pc, #2132]	; 877ac <fputs@plt+0x76698>
   86f54:	str	r3, [sp, #64]	; 0x40
   86f58:	b	837a0 <fputs@plt+0x7268c>
   86f5c:	ldr	r6, [sp, #52]	; 0x34
   86f60:	mov	r0, r7
   86f64:	ldr	r1, [r6]
   86f68:	bl	11a3c <fputs@plt+0x928>
   86f6c:	subs	r3, r0, #0
   86f70:	str	r3, [sp, #60]	; 0x3c
   86f74:	bne	8308c <fputs@plt+0x71f78>
   86f78:	ldr	r2, [r6, #64]	; 0x40
   86f7c:	cmp	r2, #0
   86f80:	beq	87e64 <fputs@plt+0x76d50>
   86f84:	ldr	r1, [fp, #20]
   86f88:	cmp	r1, #0
   86f8c:	ble	87a8c <fputs@plt+0x76978>
   86f90:	ldr	r3, [fp, #16]
   86f94:	ldr	r0, [r3, #12]
   86f98:	cmp	r2, r0
   86f9c:	ldrne	r0, [sp, #60]	; 0x3c
   86fa0:	bne	86fb8 <fputs@plt+0x75ea4>
   86fa4:	b	87a8c <fputs@plt+0x76978>
   86fa8:	add	r3, r3, #16
   86fac:	ldr	ip, [r3, #12]
   86fb0:	cmp	r2, ip
   86fb4:	beq	86fc4 <fputs@plt+0x75eb0>
   86fb8:	add	r0, r0, #1
   86fbc:	cmp	r0, r1
   86fc0:	bne	86fa8 <fputs@plt+0x75e94>
   86fc4:	str	r0, [sp, #56]	; 0x38
   86fc8:	b	87a94 <fputs@plt+0x76980>
   86fcc:	ldr	r1, [pc, #1828]	; 876f8 <fputs@plt+0x765e4>
   86fd0:	mov	r0, r7
   86fd4:	add	r1, pc, r1
   86fd8:	bl	39630 <fputs@plt+0x2851c>
   86fdc:	b	8308c <fputs@plt+0x71f78>
   86fe0:	ldr	r3, [r7]
   86fe4:	lsl	r2, r6, #4
   86fe8:	str	r2, [sp, #84]	; 0x54
   86fec:	ldr	r3, [r3, #16]
   86ff0:	ldr	r1, [sp, #116]	; 0x74
   86ff4:	add	r2, r3, r2
   86ff8:	ldr	r3, [r3, r6, lsl #4]
   86ffc:	ldr	r2, [r2, #12]
   87000:	str	r3, [sp, #172]	; 0xac
   87004:	ldr	r3, [pc, #1776]	; 876fc <fputs@plt+0x765e8>
   87008:	str	r2, [sp, #164]	; 0xa4
   8700c:	add	r3, pc, r3
   87010:	str	r1, [sp, #180]	; 0xb4
   87014:	sub	r2, r6, #1
   87018:	ldr	r1, [sp, #56]	; 0x38
   8701c:	clz	r2, r2
   87020:	add	r0, sp, #160	; 0xa0
   87024:	lsr	r2, r2, #5
   87028:	str	r2, [sp, #168]	; 0xa8
   8702c:	str	r7, [sp, #160]	; 0xa0
   87030:	str	r3, [sp, #176]	; 0xb0
   87034:	bl	3c5f4 <fputs@plt+0x2b4e0>
   87038:	subs	r2, r0, #0
   8703c:	bne	82c10 <fputs@plt+0x71afc>
   87040:	ldr	r1, [sp, #56]	; 0x38
   87044:	mov	r0, r7
   87048:	str	r2, [sp, #52]	; 0x34
   8704c:	bl	77b18 <fputs@plt+0x66a04>
   87050:	ldr	r2, [sp, #52]	; 0x34
   87054:	subs	r3, r0, #0
   87058:	str	r3, [sp, #60]	; 0x3c
   8705c:	beq	87d98 <fputs@plt+0x76c84>
   87060:	ldr	r3, [sp, #60]	; 0x3c
   87064:	ldrb	r3, [r3, #42]	; 0x2a
   87068:	ands	r3, r3, #16
   8706c:	str	r3, [sp, #96]	; 0x60
   87070:	beq	87d60 <fputs@plt+0x76c4c>
   87074:	ldr	r1, [pc, #1668]	; 87700 <fputs@plt+0x765ec>
   87078:	mov	r0, r7
   8707c:	add	r1, pc, r1
   87080:	str	r2, [sp, #52]	; 0x34
   87084:	mov	r6, r2
   87088:	bl	39630 <fputs@plt+0x2851c>
   8708c:	b	82c1c <fputs@plt+0x71b08>
   87090:	mov	r2, #77	; 0x4d
   87094:	ldr	r0, [r7]
   87098:	ldr	r1, [r3, #16]
   8709c:	strb	r2, [r3]
   870a0:	str	r3, [sp, #52]	; 0x34
   870a4:	bl	23a00 <fputs@plt+0x128ec>
   870a8:	ldr	r3, [sp, #52]	; 0x34
   870ac:	str	fp, [r3, #16]
   870b0:	ldr	fp, [r8]
   870b4:	b	82c80 <fputs@plt+0x71b6c>
   870b8:	ldr	r2, [fp, #16]
   870bc:	ldr	r3, [pc, #1768]	; 877ac <fputs@plt+0x76698>
   870c0:	sub	r2, r2, #15990784	; 0xf40000
   870c4:	str	r3, [sp, #52]	; 0x34
   870c8:	sub	r2, r2, #9216	; 0x2400
   870cc:	b	83140 <fputs@plt+0x7202c>
   870d0:	mov	r0, fp
   870d4:	str	r3, [sp, #64]	; 0x40
   870d8:	str	r2, [sp, #60]	; 0x3c
   870dc:	bl	10f58 <strlen@plt>
   870e0:	ldr	r3, [sp, #56]	; 0x38
   870e4:	ldr	r2, [sp, #60]	; 0x3c
   870e8:	ldr	r1, [r3, #12]
   870ec:	bic	r0, r0, #-1073741824	; 0xc0000000
   870f0:	add	r0, r0, #1
   870f4:	add	fp, fp, r0
   870f8:	mov	r0, fp
   870fc:	bl	10f7c <memcpy@plt>
   87100:	ldr	r3, [sp, #56]	; 0x38
   87104:	mov	r0, fp
   87108:	add	r1, r6, #14
   8710c:	ldr	r2, [r3, #16]
   87110:	ldr	r3, [sp, #64]	; 0x40
   87114:	strb	r3, [fp, r2]
   87118:	bl	18fb4 <fputs@plt+0x7ea0>
   8711c:	ldrb	r3, [r6, #15]
   87120:	orr	r3, r3, #4
   87124:	strb	r3, [r6, #15]
   87128:	strb	r0, [r6, #13]
   8712c:	b	86c1c <fputs@plt+0x75b08>
   87130:	ldr	r1, [sp, #52]	; 0x34
   87134:	add	r2, r2, #8
   87138:	ldr	r0, [sp, #56]	; 0x38
   8713c:	lsl	r2, r2, #4
   87140:	ldr	r1, [r1, #4]
   87144:	bl	2c750 <fputs@plt+0x1b63c>
   87148:	cmp	r0, #0
   8714c:	beq	878f4 <fputs@plt+0x767e0>
   87150:	ldr	r3, [sp, #52]	; 0x34
   87154:	ldrsh	r2, [r3, #34]	; 0x22
   87158:	str	r0, [r3, #4]
   8715c:	b	86bdc <fputs@plt+0x75ac8>
   87160:	ldr	r2, [sp, #64]	; 0x40
   87164:	mov	r3, #1
   87168:	sub	r2, r2, #1
   8716c:	add	r1, sp, #152	; 0x98
   87170:	add	r0, r6, r3
   87174:	bl	16dd4 <fputs@plt+0x5cc0>
   87178:	ldrd	r2, [sp, #152]	; 0x98
   8717c:	cmp	r2, #1
   87180:	sbcs	r1, r3, #0
   87184:	movlt	r1, #1
   87188:	movge	r1, #0
   8718c:	sxth	r4, r2
   87190:	strh	r4, [fp, #32]
   87194:	cmp	r0, #0
   87198:	orrne	r1, r1, #1
   8719c:	cmp	r1, #0
   871a0:	bne	87c08 <fputs@plt+0x76af4>
   871a4:	ldr	r1, [sp, #52]	; 0x34
   871a8:	ldr	ip, [r1, #128]	; 0x80
   871ac:	cmp	ip, r2
   871b0:	asr	r1, ip, #31
   871b4:	sbcs	r1, r1, r3
   871b8:	bge	871d8 <fputs@plt+0x760c4>
   871bc:	ldr	r1, [pc, #1344]	; 87704 <fputs@plt+0x765f0>
   871c0:	mov	r2, ip
   871c4:	add	r1, pc, r1
   871c8:	mov	r0, r7
   871cc:	bl	39630 <fputs@plt+0x2851c>
   871d0:	ldrd	r2, [sp, #152]	; 0x98
   871d4:	mov	r4, #0
   871d8:	add	ip, r7, #444	; 0x1bc
   871dc:	ldrsh	r0, [ip]
   871e0:	cmp	r0, r2
   871e4:	asr	r1, r0, #31
   871e8:	sbcs	r1, r1, r3
   871ec:	strhlt	r2, [ip]
   871f0:	b	86808 <fputs@plt+0x756f4>
   871f4:	mov	r0, r7
   871f8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   871fc:	subs	fp, r0, #0
   87200:	bne	85a58 <fputs@plt+0x74944>
   87204:	mov	r3, #1
   87208:	str	r3, [r7, #12]
   8720c:	ldr	fp, [r8]
   87210:	b	82c80 <fputs@plt+0x71b6c>
   87214:	str	r1, [sp, #52]	; 0x34
   87218:	b	83140 <fputs@plt+0x7202c>
   8721c:	str	ip, [sp, #60]	; 0x3c
   87220:	b	86714 <fputs@plt+0x75600>
   87224:	cmp	r4, #0
   87228:	strh	r4, [fp, #32]
   8722c:	bne	86808 <fputs@plt+0x756f4>
   87230:	b	867f0 <fputs@plt+0x756dc>
   87234:	lsl	r2, r4, #2
   87238:	mov	r3, #0
   8723c:	ldr	r1, [r7, #476]	; 0x1dc
   87240:	ldr	r0, [sp, #52]	; 0x34
   87244:	bl	2c750 <fputs@plt+0x1b63c>
   87248:	cmp	r0, #0
   8724c:	moveq	r4, #1
   87250:	beq	84694 <fputs@plt+0x73580>
   87254:	ldr	r3, [r7, #448]	; 0x1c0
   87258:	str	r0, [r7, #476]	; 0x1dc
   8725c:	sub	r2, r4, r3
   87260:	add	r0, r0, r3, lsl #2
   87264:	lsl	r2, r2, #2
   87268:	mov	r1, #0
   8726c:	bl	10ee0 <memset@plt>
   87270:	str	r4, [r7, #448]	; 0x1c0
   87274:	b	8681c <fputs@plt+0x75708>
   87278:	ldr	r2, [sp, #64]	; 0x40
   8727c:	ldr	r1, [sp, #56]	; 0x38
   87280:	mov	r0, fp
   87284:	bl	18de4 <fputs@plt+0x7cd0>
   87288:	cmp	r0, #0
   8728c:	bne	86764 <fputs@plt+0x75650>
   87290:	ldr	r3, [sp, #52]	; 0x34
   87294:	mov	r0, r7
   87298:	ldr	r1, [r3]
   8729c:	bl	11a3c <fputs@plt+0x928>
   872a0:	cmp	r0, #0
   872a4:	bne	83314 <fputs@plt+0x72200>
   872a8:	ldr	r1, [sp, #56]	; 0x38
   872ac:	mov	r0, r7
   872b0:	bl	39950 <fputs@plt+0x2883c>
   872b4:	cmp	r0, #0
   872b8:	bne	83314 <fputs@plt+0x72200>
   872bc:	ldr	r3, [sp, #52]	; 0x34
   872c0:	ldr	r1, [r3, #12]
   872c4:	cmp	r1, #0
   872c8:	beq	87ce4 <fputs@plt+0x76bd0>
   872cc:	ldr	r1, [pc, #1076]	; 87708 <fputs@plt+0x765f4>
   872d0:	ldr	r2, [r3]
   872d4:	mov	r0, r7
   872d8:	add	r1, pc, r1
   872dc:	bl	39630 <fputs@plt+0x2851c>
   872e0:	b	83314 <fputs@plt+0x72200>
   872e4:	ldr	r3, [sp, #68]	; 0x44
   872e8:	ldr	r2, [pc, #1052]	; 8770c <fputs@plt+0x765f8>
   872ec:	ldr	r3, [r3]
   872f0:	add	r2, pc, r2
   872f4:	str	r3, [sp, #172]	; 0xac
   872f8:	ldr	r3, [sp, #60]	; 0x3c
   872fc:	str	r2, [sp, #176]	; 0xb0
   87300:	str	r3, [sp, #156]	; 0x9c
   87304:	ldr	r3, [sp, #56]	; 0x38
   87308:	add	r2, sp, #152	; 0x98
   8730c:	str	r7, [sp, #160]	; 0xa0
   87310:	str	r3, [sp, #164]	; 0xa4
   87314:	str	r1, [sp, #168]	; 0xa8
   87318:	str	r2, [sp, #180]	; 0xb4
   8731c:	b	83820 <fputs@plt+0x7270c>
   87320:	ldr	r0, [r7]
   87324:	ldr	r1, [r5, #-12]
   87328:	bl	23f38 <fputs@plt+0x12e24>
   8732c:	b	860f4 <fputs@plt+0x74fe0>
   87330:	ldr	r0, [r7]
   87334:	bl	23aac <fputs@plt+0x12998>
   87338:	ldr	fp, [r8]
   8733c:	b	82c80 <fputs@plt+0x71b6c>
   87340:	add	r6, r8, r6
   87344:	ldr	r3, [r5, #-12]
   87348:	ldr	r2, [r6, #12]
   8734c:	sub	r0, r5, #28
   87350:	mov	r6, #0
   87354:	str	r2, [sp, #12]
   87358:	str	r3, [sp, #8]
   8735c:	str	r0, [sp]
   87360:	str	r6, [sp, #4]
   87364:	mov	r3, r6
   87368:	mov	r2, r6
   8736c:	mov	r0, r7
   87370:	bl	42990 <fputs@plt+0x3187c>
   87374:	cmp	r0, r6
   87378:	str	r0, [r5, #-92]	; 0xffffffa4
   8737c:	ldreq	r1, [r5, #-60]	; 0xffffffc4
   87380:	beq	873bc <fputs@plt+0x762a8>
   87384:	ldr	r3, [r0]
   87388:	ldr	r1, [r5, #-60]	; 0xffffffc4
   8738c:	sub	r3, r3, #1
   87390:	add	r3, r3, r3, lsl #3
   87394:	ldr	r2, [r1, #16]
   87398:	add	r0, r0, r3, lsl #3
   8739c:	str	r2, [r0, #16]
   873a0:	ldr	r3, [r1, #12]
   873a4:	str	r3, [r0, #12]
   873a8:	ldr	r3, [r1, #28]
   873ac:	str	r3, [r0, #28]
   873b0:	str	r6, [r1, #12]
   873b4:	str	r6, [r1, #16]
   873b8:	str	r6, [r1, #28]
   873bc:	ldr	r0, [r7]
   873c0:	bl	23860 <fputs@plt+0x1274c>
   873c4:	ldr	fp, [r8]
   873c8:	b	82c80 <fputs@plt+0x71b6c>
   873cc:	ldr	r3, [r5, #-24]	; 0xffffffe8
   873d0:	cmp	r3, #0
   873d4:	bne	84cf8 <fputs@plt+0x73be4>
   873d8:	ldr	r3, [r5, #-12]
   873dc:	cmp	r3, #0
   873e0:	bne	84cf8 <fputs@plt+0x73be4>
   873e4:	add	r3, r8, r6
   873e8:	ldr	r3, [r3, #12]
   873ec:	cmp	r3, #0
   873f0:	bne	84cf8 <fputs@plt+0x73be4>
   873f4:	ldr	r3, [r5, #-60]	; 0xffffffc4
   873f8:	str	r3, [r5, #-92]	; 0xffffffa4
   873fc:	ldr	fp, [r8]
   87400:	b	82c80 <fputs@plt+0x71b6c>
   87404:	ldr	r1, [sp, #52]	; 0x34
   87408:	ldr	r0, [r7]
   8740c:	bl	23860 <fputs@plt+0x1274c>
   87410:	b	83cb0 <fputs@plt+0x72b9c>
   87414:	ldr	r6, [pc, #756]	; 87710 <fputs@plt+0x765fc>
   87418:	ldr	r3, [sp, #60]	; 0x3c
   8741c:	add	r6, pc, r6
   87420:	str	r3, [sp]
   87424:	mov	r2, r6
   87428:	mov	r3, #0
   8742c:	mov	r1, #9
   87430:	mov	r0, r7
   87434:	bl	39730 <fputs@plt+0x2861c>
   87438:	cmp	r0, #0
   8743c:	bne	835d8 <fputs@plt+0x724c4>
   87440:	mov	r1, #12
   87444:	b	86594 <fputs@plt+0x75480>
   87448:	ldr	r7, [sp, #92]	; 0x5c
   8744c:	ldr	r5, [sp, #68]	; 0x44
   87450:	ldr	r4, [sp, #76]	; 0x4c
   87454:	ldr	r0, [sp, #56]	; 0x38
   87458:	ldr	r1, [fp, #12]
   8745c:	bl	3c80c <fputs@plt+0x2b6f8>
   87460:	cmp	r0, #0
   87464:	bne	87618 <fputs@plt+0x76504>
   87468:	ldr	r3, [sp, #52]	; 0x34
   8746c:	ldrb	r3, [r3, #149]	; 0x95
   87470:	cmp	r3, #0
   87474:	beq	87538 <fputs@plt+0x76424>
   87478:	ldr	r3, [sp, #52]	; 0x34
   8747c:	ldr	r2, [sp, #72]	; 0x48
   87480:	ldr	r1, [sp, #60]	; 0x3c
   87484:	ldr	r3, [r3, #16]
   87488:	add	r3, r3, r2
   8748c:	mov	r2, fp
   87490:	ldr	r0, [r3, #12]
   87494:	add	r0, r0, #40	; 0x28
   87498:	bl	2341c <fputs@plt+0x12308>
   8749c:	subs	r6, r0, #0
   874a0:	beq	87ddc <fputs@plt+0x76cc8>
   874a4:	ldr	r3, [sp, #52]	; 0x34
   874a8:	ldr	r3, [r3, #68]	; 0x44
   874ac:	bic	r3, r3, #-16777216	; 0xff000000
   874b0:	bic	r3, r3, #255	; 0xff
   874b4:	cmp	r3, #0
   874b8:	movne	fp, r6
   874bc:	movne	r6, #0
   874c0:	bne	83890 <fputs@plt+0x7277c>
   874c4:	ldr	r0, [sp, #52]	; 0x34
   874c8:	mov	fp, r6
   874cc:	mov	r6, r3
   874d0:	bl	1d7c4 <fputs@plt+0xc6b0>
   874d4:	b	83890 <fputs@plt+0x7277c>
   874d8:	ldr	r5, [sp, #68]	; 0x44
   874dc:	ldr	r4, [sp, #76]	; 0x4c
   874e0:	mov	r6, r7
   874e4:	b	83890 <fputs@plt+0x7277c>
   874e8:	ldr	r0, [r7]
   874ec:	mov	r2, #1
   874f0:	ldr	r1, [r5, #-12]
   874f4:	bl	23944 <fputs@plt+0x12830>
   874f8:	ldr	fp, [r8]
   874fc:	b	82c80 <fputs@plt+0x71b6c>
   87500:	ldr	r3, [fp, #24]
   87504:	tst	r3, #524288	; 0x80000
   87508:	beq	87620 <fputs@plt+0x7650c>
   8750c:	ldr	r3, [sp, #56]	; 0x38
   87510:	ldr	r3, [r3, #16]
   87514:	cmp	r3, #0
   87518:	cmpne	r6, #0
   8751c:	beq	87620 <fputs@plt+0x7650c>
   87520:	ldr	r1, [pc, #492]	; 87714 <fputs@plt+0x76600>
   87524:	mov	r0, r7
   87528:	add	r1, pc, r1
   8752c:	bl	39630 <fputs@plt+0x2851c>
   87530:	ldr	fp, [r8]
   87534:	b	82c80 <fputs@plt+0x71b6c>
   87538:	ldr	r6, [r7, #8]
   8753c:	cmp	r6, #0
   87540:	beq	87e30 <fputs@plt+0x76d1c>
   87544:	ldr	r2, [sp, #64]	; 0x40
   87548:	mov	r1, #0
   8754c:	mov	r0, r7
   87550:	bl	5aa4c <fputs@plt+0x49938>
   87554:	ldr	r3, [sp, #80]	; 0x50
   87558:	ldr	r1, [sp, #84]	; 0x54
   8755c:	ldr	r0, [sp, #52]	; 0x34
   87560:	sub	r2, r1, r3
   87564:	ldr	r1, [sp, #88]	; 0x58
   87568:	add	r2, r2, r1
   8756c:	mov	r1, r3
   87570:	mov	r3, #0
   87574:	bl	24478 <fputs@plt+0x13364>
   87578:	ldr	r3, [sp, #52]	; 0x34
   8757c:	ldr	r2, [sp, #64]	; 0x40
   87580:	ldr	r3, [r3, #16]
   87584:	cmp	r2, #1
   87588:	ldr	r2, [sp, #72]	; 0x48
   8758c:	ldr	r2, [r3, r2]
   87590:	str	r0, [sp, #56]	; 0x38
   87594:	beq	87e24 <fputs@plt+0x76d10>
   87598:	ldr	r3, [pc, #376]	; 87718 <fputs@plt+0x76604>
   8759c:	add	r3, pc, r3
   875a0:	ldr	r1, [sp, #56]	; 0x38
   875a4:	ldr	r0, [sp, #60]	; 0x3c
   875a8:	str	r1, [sp, #8]
   875ac:	ldr	r1, [fp, #4]
   875b0:	str	r0, [sp]
   875b4:	str	r1, [sp, #4]
   875b8:	ldr	r1, [pc, #348]	; 8771c <fputs@plt+0x76608>
   875bc:	mov	r0, r7
   875c0:	add	r1, pc, r1
   875c4:	bl	89484 <fputs@plt+0x78370>
   875c8:	ldr	r1, [sp, #56]	; 0x38
   875cc:	ldr	r0, [sp, #52]	; 0x34
   875d0:	bl	1d100 <fputs@plt+0xbfec>
   875d4:	ldr	r1, [r7, #8]
   875d8:	ldr	r0, [r7]
   875dc:	ldr	r2, [sp, #64]	; 0x40
   875e0:	bl	2ef08 <fputs@plt+0x1ddf4>
   875e4:	ldr	r7, [sp, #52]	; 0x34
   875e8:	ldr	r1, [pc, #304]	; 87720 <fputs@plt+0x7660c>
   875ec:	ldr	r2, [sp, #60]	; 0x3c
   875f0:	add	r1, pc, r1
   875f4:	mov	r0, r7
   875f8:	bl	42ec4 <fputs@plt+0x31db0>
   875fc:	ldr	r1, [sp, #64]	; 0x40
   87600:	mov	r2, r0
   87604:	mov	r0, r6
   87608:	bl	2eabc <fputs@plt+0x1d9a8>
   8760c:	ldrb	r3, [r7, #149]	; 0x95
   87610:	cmp	r3, #0
   87614:	bne	87478 <fputs@plt+0x76364>
   87618:	mov	r6, #0
   8761c:	b	83890 <fputs@plt+0x7277c>
   87620:	ldr	r3, [sp, #64]	; 0x40
   87624:	ldrb	r3, [r3, #12]
   87628:	cmp	r3, #0
   8762c:	beq	878b8 <fputs@plt+0x767a4>
   87630:	cmp	r6, #0
   87634:	beq	87894 <fputs@plt+0x76780>
   87638:	add	r3, sp, #184	; 0xb8
   8763c:	mov	r2, r3
   87640:	mov	r3, #0
   87644:	str	r3, [r2, #-24]!	; 0xffffffe8
   87648:	mov	r1, r6
   8764c:	str	r2, [sp]
   87650:	mov	r3, #65	; 0x41
   87654:	mov	r2, #1
   87658:	mov	r0, fp
   8765c:	bl	43cf0 <fputs@plt+0x32bdc>
   87660:	cmp	r0, #0
   87664:	bne	8788c <fputs@plt+0x76778>
   87668:	ldr	r0, [sp, #160]	; 0xa0
   8766c:	cmp	r0, #0
   87670:	beq	8787c <fputs@plt+0x76768>
   87674:	bl	22548 <fputs@plt+0x11434>
   87678:	ldr	r2, [r5, #-8]
   8767c:	mov	r3, #0
   87680:	ldr	r1, [r5, #-12]
   87684:	mov	r0, fp
   87688:	bl	24478 <fputs@plt+0x13364>
   8768c:	subs	r6, r0, #0
   87690:	beq	87844 <fputs@plt+0x76730>
   87694:	ldr	r3, [r5, #-8]
   87698:	ldr	r2, [fp, #24]
   8769c:	sub	r3, r3, #1
   876a0:	add	r3, r6, r3
   876a4:	cmp	r6, r3
   876a8:	str	r2, [sp, #64]	; 0x40
   876ac:	movcs	r3, r2
   876b0:	bcs	877e0 <fputs@plt+0x766cc>
   876b4:	ldr	r0, [pc, #104]	; 87724 <fputs@plt+0x76610>
   876b8:	mov	r1, #0
   876bc:	add	r0, pc, r0
   876c0:	b	877c0 <fputs@plt+0x766ac>
   876c4:			; <UNDEFINED> instruction: 0x000102b0
   876c8:	andeq	pc, r0, ip, asr #11
   876cc:	andeq	sl, r0, r0, asr #3
   876d0:	andeq	r0, r1, r4, ror #25
   876d4:	andeq	pc, r0, r0, lsl fp	; <UNPREDICTABLE>
   876d8:	ldrdeq	sl, [r0], -r4
   876dc:	andeq	pc, r0, r8, lsr fp	; <UNPREDICTABLE>
   876e0:	andeq	pc, r0, r8, ror fp	; <UNPREDICTABLE>
   876e4:	andeq	pc, r0, r0, lsr ip	; <UNPREDICTABLE>
   876e8:	ldrdeq	pc, [r0], -r4
   876ec:	ldrdeq	pc, [r0], -ip
   876f0:	ldrdeq	r2, [r2], -r0
   876f4:	andeq	r7, r2, r0, ror #19
   876f8:	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
   876fc:	andeq	ip, r0, r8, lsr fp
   87700:	andeq	pc, r0, ip, lsl #15
   87704:			; <UNDEFINED> instruction: 0x0000f4b4
   87708:	andeq	pc, r0, r4, lsl #15
   8770c:	andeq	ip, r0, r4, asr r8
   87710:	muleq	r0, ip, r1
   87714:	andeq	pc, r0, ip, ror #15
   87718:	andeq	lr, r0, r0, lsr r0
   8771c:			; <UNDEFINED> instruction: 0x0000f1b8
   87720:	andeq	pc, r0, r8, asr #3
   87724:	andeq	r9, r0, r4, lsl #10
   87728:	ldrdeq	sp, [r0], -r4
   8772c:	muleq	r0, r4, r5
   87730:	andeq	pc, r0, r4, lsl #10
   87734:			; <UNDEFINED> instruction: 0x0000f4b4
   87738:	andeq	sp, r0, r8, lsl #26
   8773c:	andeq	pc, r0, r0, rrx
   87740:	strdeq	sp, [r0], -ip
   87744:	ldrdeq	sp, [r0], -r0
   87748:	andeq	lr, r0, r0, lsr #25
   8774c:	andeq	lr, r0, ip, ror #24
   87750:	andeq	pc, r0, ip, ror r3	; <UNPREDICTABLE>
   87754:	muleq	r0, r0, lr
   87758:	andeq	lr, r0, ip, lsl #30
   8775c:	muleq	r0, r0, r7
   87760:	andeq	lr, r0, r4, asr #16
   87764:	andeq	sp, r0, ip, ror r5
   87768:	andeq	lr, r0, r4, asr sl
   8776c:	andeq	sp, r0, ip, ror lr
   87770:	andeq	lr, r0, r4, lsl #23
   87774:	andeq	lr, r0, ip, lsl #23
   87778:	andeq	sp, r0, r4, lsl #9
   8777c:	andeq	sp, r0, r4, asr #7
   87780:	andeq	lr, r0, r0, asr r8
   87784:	andeq	fp, r0, ip, lsr #29
   87788:	ldrdeq	lr, [r0], -r0
   8778c:	ldrdeq	lr, [r0], -r0
   87790:	muleq	r0, r0, r5
   87794:	andeq	sp, r0, r4, lsr r2
   87798:	andeq	lr, r0, r8, lsl r4
   8779c:	andeq	lr, r0, ip, lsr #7
   877a0:	andeq	sp, r0, r4, lsl #2
   877a4:	andeq	sp, r0, ip, ror #1
   877a8:	strheq	sp, [r0], -r8
   877ac:			; <UNDEFINED> instruction: 0xfff0bdc0
   877b0:			; <UNDEFINED> instruction: 0xff0bdc00
   877b4:	strb	r1, [r3], #-1
   877b8:	cmp	r6, r3
   877bc:	beq	877dc <fputs@plt+0x766c8>
   877c0:	ldrb	r2, [r3]
   877c4:	cmp	r2, #59	; 0x3b
   877c8:	beq	877b4 <fputs@plt+0x766a0>
   877cc:	add	r2, r0, r2
   877d0:	ldrb	r2, [r2, #64]	; 0x40
   877d4:	tst	r2, #1
   877d8:	bne	877b4 <fputs@plt+0x766a0>
   877dc:	ldr	r3, [fp, #24]
   877e0:	ldr	r2, [sp, #52]	; 0x34
   877e4:	orr	r3, r3, #2097152	; 0x200000
   877e8:	cmp	r2, #1
   877ec:	str	r3, [fp, #24]
   877f0:	beq	878ac <fputs@plt+0x76798>
   877f4:	ldr	r3, [pc, #-212]	; 87728 <fputs@plt+0x76614>
   877f8:	add	r3, pc, r3
   877fc:	ldr	r2, [sp, #56]	; 0x38
   87800:	mov	r0, r7
   87804:	ldr	r2, [r2, #44]	; 0x2c
   87808:	str	r6, [sp, #4]
   8780c:	add	r1, r2, #1
   87810:	str	r2, [sp]
   87814:	str	r1, [sp, #8]
   87818:	ldr	r2, [sp, #72]	; 0x48
   8781c:	ldr	r1, [pc, #-248]	; 8772c <fputs@plt+0x76618>
   87820:	str	r2, [sp, #12]
   87824:	add	r1, pc, r1
   87828:	ldr	r2, [sp, #60]	; 0x3c
   8782c:	bl	89484 <fputs@plt+0x78370>
   87830:	mov	r1, r6
   87834:	mov	r0, fp
   87838:	bl	1d100 <fputs@plt+0xbfec>
   8783c:	ldr	r3, [sp, #64]	; 0x40
   87840:	str	r3, [fp, #24]
   87844:	mov	r3, #4
   87848:	ldr	r2, [sp, #52]	; 0x34
   8784c:	str	r3, [sp]
   87850:	mov	r1, #52	; 0x34
   87854:	mov	r3, #2
   87858:	ldr	r0, [sp, #68]	; 0x44
   8785c:	bl	2e760 <fputs@plt+0x1d64c>
   87860:	ldr	r3, [sp, #76]	; 0x4c
   87864:	mov	r0, r7
   87868:	mov	r1, r3
   8786c:	ldr	r2, [r3]
   87870:	bl	11e7c <fputs@plt+0xd68>
   87874:	ldr	fp, [r8]
   87878:	b	82c80 <fputs@plt+0x71b6c>
   8787c:	ldr	r1, [pc, #-340]	; 87730 <fputs@plt+0x7661c>
   87880:	mov	r0, r7
   87884:	add	r1, pc, r1
   87888:	bl	39630 <fputs@plt+0x2851c>
   8788c:	ldr	fp, [r8]
   87890:	b	82c80 <fputs@plt+0x71b6c>
   87894:	ldr	r1, [pc, #-360]	; 87734 <fputs@plt+0x76620>
   87898:	mov	r0, r7
   8789c:	add	r1, pc, r1
   878a0:	bl	39630 <fputs@plt+0x2851c>
   878a4:	ldr	fp, [r8]
   878a8:	b	82c80 <fputs@plt+0x71b6c>
   878ac:	ldr	r3, [pc, #-380]	; 87738 <fputs@plt+0x76624>
   878b0:	add	r3, pc, r3
   878b4:	b	877fc <fputs@plt+0x766e8>
   878b8:	cmp	r6, #0
   878bc:	bne	87638 <fputs@plt+0x76524>
   878c0:	b	87678 <fputs@plt+0x76564>
   878c4:	mov	r0, r7
   878c8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   878cc:	cmp	r0, #0
   878d0:	bne	8588c <fputs@plt+0x74778>
   878d4:	ldr	fp, [r8]
   878d8:	b	82c80 <fputs@plt+0x71b6c>
   878dc:	mov	r0, r7
   878e0:	bl	2e7d4 <fputs@plt+0x1d6c0>
   878e4:	subs	r3, r0, #0
   878e8:	str	r3, [sp, #60]	; 0x3c
   878ec:	bne	865cc <fputs@plt+0x754b8>
   878f0:	b	835d8 <fputs@plt+0x724c4>
   878f4:	mov	r1, fp
   878f8:	ldr	r0, [sp, #56]	; 0x38
   878fc:	bl	1d100 <fputs@plt+0xbfec>
   87900:	ldr	fp, [r8]
   87904:	b	82c80 <fputs@plt+0x71b6c>
   87908:	ldr	r2, [pc, #-356]	; 877ac <fputs@plt+0x76698>
   8790c:	ldr	r3, [pc, #-356]	; 877b0 <fputs@plt+0x7669c>
   87910:	str	r2, [sp, #60]	; 0x3c
   87914:	b	86714 <fputs@plt+0x75600>
   87918:	ldr	r3, [sp, #52]	; 0x34
   8791c:	str	r3, [sp, #56]	; 0x38
   87920:	b	83314 <fputs@plt+0x72200>
   87924:	mov	r2, r6
   87928:	ldr	r1, [sp, #52]	; 0x34
   8792c:	mov	r0, fp
   87930:	bl	18de4 <fputs@plt+0x7cd0>
   87934:	ldr	r1, [sp, #52]	; 0x34
   87938:	mov	r6, r0
   8793c:	mov	r0, fp
   87940:	bl	1d100 <fputs@plt+0xbfec>
   87944:	cmp	r6, #0
   87948:	beq	87988 <fputs@plt+0x76874>
   8794c:	ldr	r2, [sp, #56]	; 0x38
   87950:	ldr	r1, [sp, #60]	; 0x3c
   87954:	mov	r0, r7
   87958:	bl	5aa4c <fputs@plt+0x49938>
   8795c:	mov	r1, r6
   87960:	mov	r0, r7
   87964:	mvn	r2, #0
   87968:	bl	6543c <fputs@plt+0x54328>
   8796c:	b	832cc <fputs@plt+0x721b8>
   87970:	mov	r0, r7
   87974:	bl	2e7d4 <fputs@plt+0x1d6c0>
   87978:	subs	fp, r0, #0
   8797c:	bne	8595c <fputs@plt+0x74848>
   87980:	ldr	fp, [r8]
   87984:	b	82c80 <fputs@plt+0x71b6c>
   87988:	ldr	r1, [pc, #-596]	; 8773c <fputs@plt+0x76628>
   8798c:	mov	r0, r7
   87990:	add	r1, pc, r1
   87994:	bl	39630 <fputs@plt+0x2851c>
   87998:	ldr	fp, [r8]
   8799c:	b	82c80 <fputs@plt+0x71b6c>
   879a0:	ldr	r3, [sp, #56]	; 0x38
   879a4:	ldr	r2, [r3, #16]
   879a8:	ldr	r3, [r2]
   879ac:	mov	r1, #9
   879b0:	mov	r2, r3
   879b4:	str	r3, [sp, #60]	; 0x3c
   879b8:	ldr	r3, [sp, #52]	; 0x34
   879bc:	mov	r0, r7
   879c0:	ldr	r3, [r3, #12]
   879c4:	str	r2, [sp]
   879c8:	ldr	r2, [pc, #-656]	; 87740 <fputs@plt+0x7662c>
   879cc:	str	r3, [sp, #76]	; 0x4c
   879d0:	add	r2, pc, r2
   879d4:	mov	r3, #0
   879d8:	bl	39730 <fputs@plt+0x2861c>
   879dc:	cmp	r0, #0
   879e0:	streq	r0, [sp, #68]	; 0x44
   879e4:	beq	86584 <fputs@plt+0x75470>
   879e8:	b	835d8 <fputs@plt+0x724c4>
   879ec:	ldr	r2, [r2, #16]
   879f0:	ldr	r6, [pc, #-692]	; 87744 <fputs@plt+0x76630>
   879f4:	add	r2, r2, #-16777216	; 0xff000000
   879f8:	add	r2, r2, #778240	; 0xbe000
   879fc:	add	r6, pc, r6
   87a00:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   87a04:	mov	r0, r7
   87a08:	mov	r1, r2
   87a0c:	str	r2, [sp, #60]	; 0x3c
   87a10:	ldr	r2, [sp, #52]	; 0x34
   87a14:	ldr	r2, [r2, #12]
   87a18:	str	r1, [sp]
   87a1c:	str	r2, [sp, #76]	; 0x4c
   87a20:	mov	r1, #9
   87a24:	mov	r2, r6
   87a28:	bl	39730 <fputs@plt+0x2861c>
   87a2c:	cmp	r0, #0
   87a30:	bne	835d8 <fputs@plt+0x724c4>
   87a34:	ldr	r3, [pc, #-652]	; 877b0 <fputs@plt+0x7669c>
   87a38:	ldr	fp, [pc, #-660]	; 877ac <fputs@plt+0x76698>
   87a3c:	str	r3, [sp, #68]	; 0x44
   87a40:	mov	r1, #12
   87a44:	b	86594 <fputs@plt+0x75480>
   87a48:	ldr	r1, [pc, #-776]	; 87748 <fputs@plt+0x76634>
   87a4c:	ldr	r2, [sp, #72]	; 0x48
   87a50:	mov	r0, r7
   87a54:	add	r1, pc, r1
   87a58:	bl	39630 <fputs@plt+0x2851c>
   87a5c:	b	835d8 <fputs@plt+0x724c4>
   87a60:	cmp	r6, #0
   87a64:	bne	87e70 <fputs@plt+0x76d5c>
   87a68:	ldr	r1, [pc, #-804]	; 8774c <fputs@plt+0x76638>
   87a6c:	mov	r3, r6
   87a70:	ldr	r2, [sp, #64]	; 0x40
   87a74:	add	r1, pc, r1
   87a78:	mov	r0, r7
   87a7c:	bl	39630 <fputs@plt+0x2851c>
   87a80:	mov	r3, #1
   87a84:	strb	r3, [r7, #17]
   87a88:	b	835d8 <fputs@plt+0x724c4>
   87a8c:	ldr	r3, [sp, #60]	; 0x3c
   87a90:	str	r3, [sp, #56]	; 0x38
   87a94:	mov	r2, #72	; 0x48
   87a98:	mov	r3, #0
   87a9c:	mov	r0, fp
   87aa0:	bl	25490 <fputs@plt+0x1437c>
   87aa4:	subs	r6, r0, #0
   87aa8:	beq	8308c <fputs@plt+0x71f78>
   87aac:	ldr	r3, [sp, #52]	; 0x34
   87ab0:	mov	r1, #1
   87ab4:	mov	r0, fp
   87ab8:	ldrsh	r3, [r3, #34]	; 0x22
   87abc:	str	r6, [r7, #488]	; 0x1e8
   87ac0:	strh	r1, [r6, #36]	; 0x24
   87ac4:	subs	r2, r3, #1
   87ac8:	addmi	r2, r3, #6
   87acc:	strh	r3, [r6, #34]	; 0x22
   87ad0:	asr	r2, r2, #3
   87ad4:	add	r2, r2, r1
   87ad8:	mov	r3, #0
   87adc:	lsl	r2, r2, #7
   87ae0:	bl	25490 <fputs@plt+0x1437c>
   87ae4:	ldr	r3, [sp, #52]	; 0x34
   87ae8:	ldr	r1, [pc, #-928]	; 87750 <fputs@plt+0x7663c>
   87aec:	ldr	r2, [r3]
   87af0:	add	r1, pc, r1
   87af4:	str	r0, [r6, #4]
   87af8:	mov	r0, fp
   87afc:	bl	42ec4 <fputs@plt+0x31db0>
   87b00:	ldr	r3, [r6, #4]
   87b04:	cmp	r0, #0
   87b08:	cmpne	r3, #0
   87b0c:	moveq	r2, #1
   87b10:	movne	r2, #0
   87b14:	str	r0, [r6]
   87b18:	str	r2, [sp, #68]	; 0x44
   87b1c:	beq	8308c <fputs@plt+0x71f78>
   87b20:	ldrsh	r2, [r6, #34]	; 0x22
   87b24:	mov	r0, r3
   87b28:	ldr	r3, [sp, #52]	; 0x34
   87b2c:	lsl	r2, r2, #4
   87b30:	ldr	r1, [r3, #4]
   87b34:	bl	10f7c <memcpy@plt>
   87b38:	ldrsh	r3, [r6, #34]	; 0x22
   87b3c:	cmp	r3, #0
   87b40:	ble	87bac <fputs@plt+0x76a98>
   87b44:	str	r7, [sp, #72]	; 0x48
   87b48:	str	sl, [sp, #76]	; 0x4c
   87b4c:	ldr	r7, [sp, #60]	; 0x3c
   87b50:	mov	sl, r9
   87b54:	str	r8, [sp, #60]	; 0x3c
   87b58:	mov	r9, r4
   87b5c:	mov	r8, r5
   87b60:	ldr	r4, [r6, #4]
   87b64:	mov	r0, fp
   87b68:	add	r5, r4, r7, lsl #4
   87b6c:	ldr	r1, [r4, r7, lsl #4]
   87b70:	bl	25ecc <fputs@plt+0x14db8>
   87b74:	ldrsh	r1, [r6, #34]	; 0x22
   87b78:	ldr	r3, [sp, #68]	; 0x44
   87b7c:	str	r0, [r4, r7, lsl #4]
   87b80:	add	r7, r7, #1
   87b84:	cmp	r7, r1
   87b88:	str	r3, [r5, #8]
   87b8c:	str	r3, [r5, #4]
   87b90:	blt	87b60 <fputs@plt+0x76a4c>
   87b94:	mov	r5, r8
   87b98:	mov	r4, r9
   87b9c:	ldr	r7, [sp, #72]	; 0x48
   87ba0:	mov	r9, sl
   87ba4:	ldr	r8, [sp, #60]	; 0x3c
   87ba8:	ldr	sl, [sp, #76]	; 0x4c
   87bac:	ldr	r0, [sp, #56]	; 0x38
   87bb0:	ldr	r3, [fp, #16]
   87bb4:	ldr	r2, [sp, #52]	; 0x34
   87bb8:	add	r3, r3, r0, lsl #4
   87bbc:	ldr	r1, [r2, #44]	; 0x2c
   87bc0:	ldr	r3, [r3, #12]
   87bc4:	mov	r2, #1
   87bc8:	str	r1, [r6, #44]	; 0x2c
   87bcc:	strh	r2, [r6, #36]	; 0x24
   87bd0:	mov	r1, #0
   87bd4:	mov	r2, r0
   87bd8:	str	r3, [r6, #64]	; 0x40
   87bdc:	mov	r0, r7
   87be0:	bl	5aa4c <fputs@plt+0x49938>
   87be4:	ldr	r1, [r7, #8]
   87be8:	cmp	r1, #0
   87bec:	beq	88588 <fputs@plt+0x77474>
   87bf0:	ldr	r2, [sp, #56]	; 0x38
   87bf4:	ldr	r0, [r7]
   87bf8:	bl	2ef08 <fputs@plt+0x1ddf4>
   87bfc:	b	8308c <fputs@plt+0x71f78>
   87c00:	mov	r2, r0
   87c04:	b	83140 <fputs@plt+0x7202c>
   87c08:	ldr	r3, [sp, #52]	; 0x34
   87c0c:	ldr	ip, [r3, #128]	; 0x80
   87c10:	b	871bc <fputs@plt+0x760a8>
   87c14:	ldr	r1, [sp, #52]	; 0x34
   87c18:	mov	r0, fp
   87c1c:	bl	1d100 <fputs@plt+0xbfec>
   87c20:	b	83240 <fputs@plt+0x7212c>
   87c24:	str	ip, [sp, #68]	; 0x44
   87c28:	str	r1, [sp, #64]	; 0x40
   87c2c:	str	r1, [sp, #72]	; 0x48
   87c30:	b	837a0 <fputs@plt+0x7268c>
   87c34:	ldr	r3, [r3, #16]
   87c38:	str	r1, [sp, #64]	; 0x40
   87c3c:	str	r3, [sp, #68]	; 0x44
   87c40:	ldr	r3, [r3, #12]
   87c44:	str	r1, [sp, #72]	; 0x48
   87c48:	str	r3, [sp, #56]	; 0x38
   87c4c:	b	837a0 <fputs@plt+0x7268c>
   87c50:	ldr	r1, [r5, #-12]
   87c54:	ldr	r0, [r7]
   87c58:	bl	23aac <fputs@plt+0x12998>
   87c5c:	b	84280 <fputs@plt+0x7316c>
   87c60:	ldr	r3, [r7, #68]	; 0x44
   87c64:	cmp	r3, #0
   87c68:	beq	85e80 <fputs@plt+0x74d6c>
   87c6c:	b	87204 <fputs@plt+0x760f0>
   87c70:	mov	r0, r7
   87c74:	bl	2e7d4 <fputs@plt+0x1d6c0>
   87c78:	str	r0, [sp, #60]	; 0x3c
   87c7c:	b	85c98 <fputs@plt+0x74b84>
   87c80:	mov	r1, #1
   87c84:	mov	r0, fp
   87c88:	bl	1f968 <fputs@plt+0xe854>
   87c8c:	b	85bb8 <fputs@plt+0x74aa4>
   87c90:	ldr	r3, [sp, #60]	; 0x3c
   87c94:	cmp	r3, #0
   87c98:	str	r3, [sp, #152]	; 0x98
   87c9c:	bne	837d0 <fputs@plt+0x726bc>
   87ca0:	ldr	r3, [sp, #68]	; 0x44
   87ca4:	ldr	r2, [r3]
   87ca8:	ldr	r3, [pc, #-1372]	; 87754 <fputs@plt+0x76640>
   87cac:	str	r2, [sp, #172]	; 0xac
   87cb0:	ldr	r2, [sp, #60]	; 0x3c
   87cb4:	add	r3, pc, r3
   87cb8:	str	r2, [sp, #156]	; 0x9c
   87cbc:	ldr	r2, [sp, #56]	; 0x38
   87cc0:	str	r3, [sp, #176]	; 0xb0
   87cc4:	add	r3, sp, #152	; 0x98
   87cc8:	str	r7, [sp, #160]	; 0xa0
   87ccc:	str	r2, [sp, #164]	; 0xa4
   87cd0:	str	r1, [sp, #168]	; 0xa8
   87cd4:	str	r3, [sp, #180]	; 0xb4
   87cd8:	add	r3, sp, #160	; 0xa0
   87cdc:	str	r3, [sp, #56]	; 0x38
   87ce0:	b	87454 <fputs@plt+0x76340>
   87ce4:	ldr	r3, [sp, #52]	; 0x34
   87ce8:	ldr	r2, [sp, #64]	; 0x40
   87cec:	mov	r0, r7
   87cf0:	ldr	r3, [r3]
   87cf4:	str	r1, [sp]
   87cf8:	mov	r1, #26
   87cfc:	bl	39730 <fputs@plt+0x2861c>
   87d00:	cmp	r0, #0
   87d04:	bne	83314 <fputs@plt+0x72200>
   87d08:	ldr	r6, [sp, #52]	; 0x34
   87d0c:	mov	r0, r7
   87d10:	mov	r1, r6
   87d14:	bl	57108 <fputs@plt+0x45ff4>
   87d18:	subs	r3, r0, #0
   87d1c:	str	r3, [sp, #72]	; 0x48
   87d20:	bne	83314 <fputs@plt+0x72200>
   87d24:	ldrb	r3, [r6, #42]	; 0x2a
   87d28:	tst	r3, #16
   87d2c:	beq	87e84 <fputs@plt+0x76d70>
   87d30:	ldr	r6, [r6, #56]	; 0x38
   87d34:	cmp	r6, #0
   87d38:	beq	87d54 <fputs@plt+0x76c40>
   87d3c:	ldr	r3, [r6]
   87d40:	cmp	fp, r3
   87d44:	beq	87ef8 <fputs@plt+0x76de4>
   87d48:	ldr	r6, [r6, #24]
   87d4c:	cmp	r6, #0
   87d50:	bne	87d3c <fputs@plt+0x76c28>
   87d54:	mov	r3, #0
   87d58:	ldr	r3, [r3, #8]
   87d5c:	udf	#0
   87d60:	ldr	r1, [sp, #116]	; 0x74
   87d64:	mov	r0, fp
   87d68:	bl	24628 <fputs@plt+0x13514>
   87d6c:	subs	r3, r0, #0
   87d70:	str	r3, [sp, #52]	; 0x34
   87d74:	beq	82c10 <fputs@plt+0x71afc>
   87d78:	mov	r1, r3
   87d7c:	mov	r0, r7
   87d80:	bl	39950 <fputs@plt+0x2883c>
   87d84:	subs	r3, r0, #0
   87d88:	str	r3, [sp, #64]	; 0x40
   87d8c:	beq	87fa8 <fputs@plt+0x76e94>
   87d90:	mov	r6, #0
   87d94:	b	82c1c <fputs@plt+0x71b08>
   87d98:	ldrb	r3, [fp, #148]	; 0x94
   87d9c:	cmp	r3, #1
   87da0:	bne	82c10 <fputs@plt+0x71afc>
   87da4:	str	r0, [sp, #52]	; 0x34
   87da8:	strb	r3, [fp, #150]	; 0x96
   87dac:	mov	r6, r0
   87db0:	b	82c1c <fputs@plt+0x71b08>
   87db4:	ldr	r1, [sp, #88]	; 0x58
   87db8:	mov	r0, r7
   87dbc:	bl	5aa8c <fputs@plt+0x49978>
   87dc0:	b	86440 <fputs@plt+0x7532c>
   87dc4:	ldr	r1, [pc, #-1652]	; 87758 <fputs@plt+0x76644>
   87dc8:	mov	r0, r7
   87dcc:	add	r1, pc, r1
   87dd0:	bl	39630 <fputs@plt+0x2851c>
   87dd4:	ldr	fp, [r8]
   87dd8:	b	82c80 <fputs@plt+0x71b6c>
   87ddc:	ldr	r0, [fp, #20]
   87de0:	ldr	r3, [fp, #24]
   87de4:	cmp	r0, r3
   87de8:	movne	fp, r6
   87dec:	movne	r6, fp
   87df0:	bne	83890 <fputs@plt+0x7277c>
   87df4:	add	r0, r0, #8
   87df8:	add	r2, sp, #116	; 0x74
   87dfc:	ldr	r1, [fp, #4]
   87e00:	bl	175dc <fputs@plt+0x64c8>
   87e04:	cmp	r0, #0
   87e08:	beq	87e44 <fputs@plt+0x76d30>
   87e0c:	ldr	r3, [r0, #8]
   87e10:	ldr	r2, [r3, #60]	; 0x3c
   87e14:	str	r2, [fp, #32]
   87e18:	str	fp, [r3, #60]	; 0x3c
   87e1c:	mov	fp, r6
   87e20:	b	83890 <fputs@plt+0x7277c>
   87e24:	ldr	r3, [pc, #-1744]	; 8775c <fputs@plt+0x76648>
   87e28:	add	r3, pc, r3
   87e2c:	b	875a0 <fputs@plt+0x7648c>
   87e30:	mov	r0, r7
   87e34:	bl	2e7d4 <fputs@plt+0x1d6c0>
   87e38:	subs	r6, r0, #0
   87e3c:	beq	83890 <fputs@plt+0x7277c>
   87e40:	b	87544 <fputs@plt+0x76430>
   87e44:	ldr	r3, [r0, #60]	; 0x3c
   87e48:	udf	#0
   87e4c:	str	r3, [sp, #60]	; 0x3c
   87e50:	b	86714 <fputs@plt+0x75600>
   87e54:	mov	r0, r7
   87e58:	mov	r2, #1
   87e5c:	bl	23944 <fputs@plt+0x12830>
   87e60:	b	834fc <fputs@plt+0x723e8>
   87e64:	ldr	r3, [pc, #-1728]	; 877ac <fputs@plt+0x76698>
   87e68:	str	r3, [sp, #56]	; 0x38
   87e6c:	b	87a94 <fputs@plt+0x76980>
   87e70:	ldr	r3, [sp, #64]	; 0x40
   87e74:	mov	r0, r7
   87e78:	ldr	r1, [r3, #12]
   87e7c:	bl	5aa8c <fputs@plt+0x49978>
   87e80:	b	87a80 <fputs@plt+0x7696c>
   87e84:	ldr	r6, [r7, #8]
   87e88:	cmp	r6, #0
   87e8c:	beq	88240 <fputs@plt+0x7712c>
   87e90:	ldr	r4, [sp, #60]	; 0x3c
   87e94:	mov	r1, #0
   87e98:	mov	r2, r4
   87e9c:	mov	r0, r7
   87ea0:	bl	5aa4c <fputs@plt+0x49938>
   87ea4:	mov	r2, r4
   87ea8:	ldr	r1, [r7, #8]
   87eac:	ldr	r0, [r7]
   87eb0:	bl	2ef08 <fputs@plt+0x1ddf4>
   87eb4:	ldr	r3, [sp, #52]	; 0x34
   87eb8:	ldr	r6, [r3]
   87ebc:	ldrb	r3, [r6]
   87ec0:	cmp	r3, #0
   87ec4:	cmnne	r6, #1
   87ec8:	beq	88034 <fputs@plt+0x76f20>
   87ecc:	ldr	r0, [sp, #72]	; 0x48
   87ed0:	mov	r2, r6
   87ed4:	cmp	r3, #191	; 0xbf
   87ed8:	add	r1, r2, #1
   87edc:	ldrb	r3, [r2, #1]
   87ee0:	bls	88004 <fputs@plt+0x76ef0>
   87ee4:	and	r2, r3, #192	; 0xc0
   87ee8:	cmp	r2, #128	; 0x80
   87eec:	bne	88004 <fputs@plt+0x76ef0>
   87ef0:	ldrb	r3, [r1, #1]!
   87ef4:	b	87ee4 <fputs@plt+0x76dd0>
   87ef8:	ldr	r3, [r6, #8]
   87efc:	ldr	r3, [r3]
   87f00:	ldr	r3, [r3, #76]	; 0x4c
   87f04:	cmp	r3, #0
   87f08:	beq	87e84 <fputs@plt+0x76d70>
   87f0c:	ldr	r3, [r7, #8]
   87f10:	cmp	r3, #0
   87f14:	str	r3, [sp, #68]	; 0x44
   87f18:	beq	88240 <fputs@plt+0x7712c>
   87f1c:	ldr	r4, [sp, #60]	; 0x3c
   87f20:	adds	r1, r6, #0
   87f24:	mov	r2, r4
   87f28:	movne	r1, #1
   87f2c:	mov	r0, r7
   87f30:	bl	5aa4c <fputs@plt+0x49938>
   87f34:	mov	r2, r4
   87f38:	ldr	r1, [r7, #8]
   87f3c:	ldr	r0, [r7]
   87f40:	bl	2ef08 <fputs@plt+0x1ddf4>
   87f44:	ldr	r4, [r7, #76]	; 0x4c
   87f48:	ldr	r2, [sp, #56]	; 0x38
   87f4c:	add	r4, r4, #1
   87f50:	mov	r1, r4
   87f54:	str	r4, [r7, #76]	; 0x4c
   87f58:	ldr	r0, [sp, #68]	; 0x44
   87f5c:	bl	2e878 <fputs@plt+0x1d764>
   87f60:	mov	r2, r4
   87f64:	ldr	r4, [sp, #68]	; 0x44
   87f68:	mov	r3, #0
   87f6c:	str	r3, [sp]
   87f70:	mov	r1, #155	; 0x9b
   87f74:	mov	r0, r4
   87f78:	bl	2e760 <fputs@plt+0x1d64c>
   87f7c:	mov	r2, r6
   87f80:	mvn	r3, #9
   87f84:	mov	r1, r0
   87f88:	mov	r0, r4
   87f8c:	bl	24588 <fputs@plt+0x13474>
   87f90:	ldr	r3, [r7, #416]	; 0x1a0
   87f94:	mov	r2, #1
   87f98:	cmp	r3, #0
   87f9c:	moveq	r3, r7
   87fa0:	strb	r2, [r3, #21]
   87fa4:	b	87eb4 <fputs@plt+0x76da0>
   87fa8:	ldr	r1, [sp, #84]	; 0x54
   87fac:	ldr	r3, [fp, #16]
   87fb0:	add	r2, sp, #152	; 0x98
   87fb4:	add	r3, r3, r1
   87fb8:	ldr	r1, [sp, #52]	; 0x34
   87fbc:	ldr	r0, [r3, #12]
   87fc0:	add	r0, r0, #40	; 0x28
   87fc4:	bl	175dc <fputs@plt+0x64c8>
   87fc8:	cmp	r0, #0
   87fcc:	beq	88288 <fputs@plt+0x77174>
   87fd0:	ldr	r3, [r0, #8]
   87fd4:	cmp	r3, #0
   87fd8:	beq	88288 <fputs@plt+0x77174>
   87fdc:	ldr	r3, [sp, #92]	; 0x5c
   87fe0:	cmp	r3, #0
   87fe4:	bne	8801c <fputs@plt+0x76f08>
   87fe8:	ldr	r1, [pc, #-2192]	; 87760 <fputs@plt+0x7664c>
   87fec:	ldr	r2, [sp, #116]	; 0x74
   87ff0:	add	r1, pc, r1
   87ff4:	mov	r0, r7
   87ff8:	mov	r6, r3
   87ffc:	bl	39630 <fputs@plt+0x2851c>
   88000:	b	82c1c <fputs@plt+0x71b08>
   88004:	cmp	r3, #0
   88008:	cmnne	r1, #1
   8800c:	add	r0, r0, #1
   88010:	beq	88030 <fputs@plt+0x76f1c>
   88014:	mov	r2, r1
   88018:	b	87ed4 <fputs@plt+0x76dc0>
   8801c:	mov	r1, r6
   88020:	mov	r0, r7
   88024:	ldr	r6, [sp, #64]	; 0x40
   88028:	bl	5a9f0 <fputs@plt+0x498dc>
   8802c:	b	82c1c <fputs@plt+0x71b08>
   88030:	str	r0, [sp, #72]	; 0x48
   88034:	ldr	r3, [fp, #24]
   88038:	tst	r3, #524288	; 0x80000
   8803c:	bne	88194 <fputs@plt+0x77080>
   88040:	ldr	r3, [sp, #60]	; 0x3c
   88044:	cmp	r3, #1
   88048:	beq	88130 <fputs@plt+0x7701c>
   8804c:	ldr	r3, [pc, #-2288]	; 87764 <fputs@plt+0x76650>
   88050:	add	r3, pc, r3
   88054:	ldr	r4, [sp, #56]	; 0x38
   88058:	ldr	r2, [sp, #72]	; 0x48
   8805c:	str	r6, [sp, #24]
   88060:	ldr	r1, [pc, #-2304]	; 87768 <fputs@plt+0x76654>
   88064:	ldr	r6, [sp, #64]	; 0x40
   88068:	str	r2, [sp, #20]
   8806c:	add	r1, pc, r1
   88070:	mov	r2, r6
   88074:	mov	r0, r7
   88078:	str	r4, [sp, #16]
   8807c:	str	r4, [sp, #12]
   88080:	str	r4, [sp, #8]
   88084:	str	r4, [sp, #4]
   88088:	str	r4, [sp]
   8808c:	bl	89484 <fputs@plt+0x78370>
   88090:	ldr	r1, [pc, #-2348]	; 8776c <fputs@plt+0x76658>
   88094:	mov	r2, r6
   88098:	add	r1, pc, r1
   8809c:	mov	r0, fp
   880a0:	bl	18cb0 <fputs@plt+0x7b9c>
   880a4:	cmp	r0, #0
   880a8:	beq	880d0 <fputs@plt+0x76fbc>
   880ac:	ldr	r3, [sp, #52]	; 0x34
   880b0:	ldr	r1, [pc, #-2376]	; 87770 <fputs@plt+0x7665c>
   880b4:	mov	r2, r6
   880b8:	ldr	r3, [r3]
   880bc:	add	r1, pc, r1
   880c0:	str	r3, [sp]
   880c4:	mov	r0, r7
   880c8:	mov	r3, r4
   880cc:	bl	89484 <fputs@plt+0x78370>
   880d0:	ldr	r1, [sp, #52]	; 0x34
   880d4:	mov	r0, r7
   880d8:	bl	11ce8 <fputs@plt+0xbd4>
   880dc:	subs	r4, r0, #0
   880e0:	beq	8810c <fputs@plt+0x76ff8>
   880e4:	ldr	r2, [sp, #56]	; 0x38
   880e8:	ldr	r1, [pc, #-2428]	; 87774 <fputs@plt+0x76660>
   880ec:	mov	r0, r7
   880f0:	add	r1, pc, r1
   880f4:	str	r4, [sp]
   880f8:	mov	r3, r2
   880fc:	bl	89484 <fputs@plt+0x78370>
   88100:	mov	r1, r4
   88104:	mov	r0, fp
   88108:	bl	1d100 <fputs@plt+0xbfec>
   8810c:	ldr	r3, [fp, #24]
   88110:	tst	r3, #524288	; 0x80000
   88114:	bne	8813c <fputs@plt+0x77028>
   88118:	ldr	r1, [sp, #52]	; 0x34
   8811c:	mov	r0, r7
   88120:	ldr	r2, [sp, #56]	; 0x38
   88124:	bl	11e7c <fputs@plt+0xd68>
   88128:	mov	r4, #6
   8812c:	b	83314 <fputs@plt+0x72200>
   88130:	ldr	r3, [pc, #-2496]	; 87778 <fputs@plt+0x76664>
   88134:	add	r3, pc, r3
   88138:	b	88054 <fputs@plt+0x76f40>
   8813c:	ldr	r3, [sp, #52]	; 0x34
   88140:	add	r2, sp, #160	; 0xa0
   88144:	ldr	r0, [r3, #64]	; 0x40
   88148:	ldr	r1, [r3]
   8814c:	add	r0, r0, #56	; 0x38
   88150:	bl	175dc <fputs@plt+0x64c8>
   88154:	cmp	r0, #0
   88158:	beq	88118 <fputs@plt+0x77004>
   8815c:	ldr	r4, [r0, #8]
   88160:	cmp	r4, #0
   88164:	beq	88118 <fputs@plt+0x77004>
   88168:	ldr	r1, [r4]
   8816c:	ldr	r3, [sp, #52]	; 0x34
   88170:	cmp	r3, r1
   88174:	beq	88184 <fputs@plt+0x77070>
   88178:	ldr	r2, [r1]
   8817c:	mov	r0, r7
   88180:	bl	11e7c <fputs@plt+0xd68>
   88184:	ldr	r4, [r4, #12]
   88188:	cmp	r4, #0
   8818c:	bne	88168 <fputs@plt+0x77054>
   88190:	b	88118 <fputs@plt+0x77004>
   88194:	ldr	r3, [sp, #52]	; 0x34
   88198:	add	r2, sp, #160	; 0xa0
   8819c:	mov	r1, r6
   881a0:	ldr	r0, [r3, #64]	; 0x40
   881a4:	add	r0, r0, #56	; 0x38
   881a8:	bl	175dc <fputs@plt+0x64c8>
   881ac:	cmp	r0, #0
   881b0:	beq	88040 <fputs@plt+0x76f2c>
   881b4:	ldr	r3, [r0, #8]
   881b8:	cmp	r3, #0
   881bc:	beq	88040 <fputs@plt+0x76f2c>
   881c0:	mov	r4, #0
   881c4:	mov	r1, r4
   881c8:	mov	r4, r3
   881cc:	ldr	r3, [r4]
   881d0:	ldr	r0, [r7]
   881d4:	ldr	r2, [r3]
   881d8:	bl	11c94 <fputs@plt+0xb80>
   881dc:	ldr	r4, [r4, #12]
   881e0:	cmp	r4, #0
   881e4:	mov	r1, r0
   881e8:	bne	881cc <fputs@plt+0x770b8>
   881ec:	cmp	r0, #0
   881f0:	mov	r4, r0
   881f4:	beq	88040 <fputs@plt+0x76f2c>
   881f8:	ldr	r3, [sp, #60]	; 0x3c
   881fc:	cmp	r3, #1
   88200:	beq	884b0 <fputs@plt+0x7739c>
   88204:	ldr	r3, [pc, #-2704]	; 8777c <fputs@plt+0x76668>
   88208:	add	r3, pc, r3
   8820c:	ldr	r2, [sp, #56]	; 0x38
   88210:	ldr	r1, [pc, #-2712]	; 87780 <fputs@plt+0x7666c>
   88214:	str	r2, [sp, #4]
   88218:	mov	r0, r7
   8821c:	str	r4, [sp, #8]
   88220:	str	r6, [sp]
   88224:	ldr	r2, [sp, #64]	; 0x40
   88228:	add	r1, pc, r1
   8822c:	bl	89484 <fputs@plt+0x78370>
   88230:	mov	r1, r4
   88234:	mov	r0, fp
   88238:	bl	1d100 <fputs@plt+0xbfec>
   8823c:	b	88040 <fputs@plt+0x76f2c>
   88240:	mov	r0, r7
   88244:	bl	2e7d4 <fputs@plt+0x1d6c0>
   88248:	subs	r3, r0, #0
   8824c:	str	r3, [sp, #68]	; 0x44
   88250:	beq	83314 <fputs@plt+0x72200>
   88254:	ldr	r4, [sp, #60]	; 0x3c
   88258:	adds	r1, r6, #0
   8825c:	movne	r1, #1
   88260:	mov	r2, r4
   88264:	mov	r0, r7
   88268:	bl	5aa4c <fputs@plt+0x49938>
   8826c:	mov	r2, r4
   88270:	ldr	r1, [r7, #8]
   88274:	ldr	r0, [r7]
   88278:	bl	2ef08 <fputs@plt+0x1ddf4>
   8827c:	cmp	r6, #0
   88280:	bne	87f44 <fputs@plt+0x76e30>
   88284:	b	87eb4 <fputs@plt+0x76da0>
   88288:	ldr	r3, [sp, #60]	; 0x3c
   8828c:	ldr	r1, [pc, #-2832]	; 87784 <fputs@plt+0x76670>
   88290:	mov	r2, #7
   88294:	add	r1, pc, r1
   88298:	ldr	r0, [r3]
   8829c:	bl	2a320 <fputs@plt+0x1920c>
   882a0:	subs	r6, r0, #0
   882a4:	beq	8849c <fputs@plt+0x77388>
   882a8:	ldr	r3, [sp, #60]	; 0x3c
   882ac:	ldr	r3, [r3, #12]
   882b0:	cmp	r3, #0
   882b4:	beq	88474 <fputs@plt+0x77360>
   882b8:	ldr	r3, [sp, #68]	; 0x44
   882bc:	cmp	r3, #49	; 0x31
   882c0:	beq	882f8 <fputs@plt+0x771e4>
   882c4:	ldr	r2, [pc, #-2884]	; 87788 <fputs@plt+0x76674>
   882c8:	cmp	r3, #35	; 0x23
   882cc:	add	r2, pc, r2
   882d0:	ldrne	r2, [pc, #-2892]	; 8778c <fputs@plt+0x76678>
   882d4:	addne	r2, pc, r2
   882d8:	ldr	r1, [pc, #-2896]	; 87790 <fputs@plt+0x7667c>
   882dc:	mov	r6, #0
   882e0:	str	r6, [sp]
   882e4:	ldr	r3, [sp, #56]	; 0x38
   882e8:	add	r1, pc, r1
   882ec:	mov	r0, r7
   882f0:	bl	39630 <fputs@plt+0x2851c>
   882f4:	b	82c1c <fputs@plt+0x71b08>
   882f8:	ldr	r3, [sp, #60]	; 0x3c
   882fc:	ldr	r0, [r3, #64]	; 0x40
   88300:	cmp	r0, #0
   88304:	beq	8854c <fputs@plt+0x77438>
   88308:	ldr	ip, [fp, #20]
   8830c:	ldr	r2, [fp, #16]
   88310:	cmp	ip, #0
   88314:	ble	88510 <fputs@plt+0x773fc>
   88318:	ldr	r3, [r2, #12]
   8831c:	cmp	r3, r0
   88320:	addne	r3, r2, #16
   88324:	ldrne	lr, [sp, #64]	; 0x40
   88328:	beq	88510 <fputs@plt+0x773fc>
   8832c:	add	lr, lr, #1
   88330:	cmp	lr, ip
   88334:	beq	884bc <fputs@plt+0x773a8>
   88338:	mov	r1, r3
   8833c:	add	r3, r3, #16
   88340:	ldr	r6, [r3, #-4]
   88344:	cmp	r0, r6
   88348:	bne	8832c <fputs@plt+0x77218>
   8834c:	str	lr, [sp, #64]	; 0x40
   88350:	ldr	r3, [sp, #72]	; 0x48
   88354:	ldr	r6, [r1]
   88358:	cmp	r3, #0
   8835c:	beq	884d4 <fputs@plt+0x773c0>
   88360:	ldr	r3, [sp, #60]	; 0x3c
   88364:	ldr	r1, [r2, #16]
   88368:	mov	r0, r7
   8836c:	ldr	r3, [r3]
   88370:	ldr	r2, [sp, #52]	; 0x34
   88374:	str	r1, [sp]
   88378:	mov	r1, #5
   8837c:	bl	39730 <fputs@plt+0x2861c>
   88380:	cmp	r0, #0
   88384:	bne	87d90 <fputs@plt+0x76c7c>
   88388:	ldr	r3, [sp, #64]	; 0x40
   8838c:	cmp	r3, #1
   88390:	beq	884c8 <fputs@plt+0x773b4>
   88394:	ldr	r2, [pc, #-3080]	; 87794 <fputs@plt+0x76680>
   88398:	add	r2, pc, r2
   8839c:	mov	r3, #0
   883a0:	str	r6, [sp]
   883a4:	mov	r1, #18
   883a8:	mov	r0, r7
   883ac:	bl	39730 <fputs@plt+0x2861c>
   883b0:	subs	r3, r0, #0
   883b4:	str	r3, [sp, #64]	; 0x40
   883b8:	bne	87d90 <fputs@plt+0x76c7c>
   883bc:	mov	r2, #36	; 0x24
   883c0:	mov	r3, #0
   883c4:	mov	r0, fp
   883c8:	bl	25490 <fputs@plt+0x1437c>
   883cc:	ldr	r1, [sp, #68]	; 0x44
   883d0:	cmp	r1, #49	; 0x31
   883d4:	mov	r2, r1
   883d8:	moveq	r2, #35	; 0x23
   883dc:	str	r2, [sp, #68]	; 0x44
   883e0:	subs	r6, r0, #0
   883e4:	beq	82c1c <fputs@plt+0x71b08>
   883e8:	ldr	r1, [sp, #52]	; 0x34
   883ec:	mov	r0, fp
   883f0:	str	r1, [r6]
   883f4:	ldr	r1, [sp, #56]	; 0x38
   883f8:	ldr	r1, [r1, #16]
   883fc:	bl	25ecc <fputs@plt+0x14db8>
   88400:	ldr	r3, [fp, #16]
   88404:	ldr	r2, [sp, #68]	; 0x44
   88408:	ldr	ip, [sp, #84]	; 0x54
   8840c:	ldr	r1, [sp, #60]	; 0x3c
   88410:	cmp	r2, #35	; 0x23
   88414:	add	r3, r3, ip
   88418:	movne	r2, #2
   8841c:	moveq	r2, #1
   88420:	ldr	ip, [r3, #12]
   88424:	ldr	r1, [r1, #64]	; 0x40
   88428:	strb	r2, [r6, #9]
   8842c:	ldrb	r2, [sp, #88]	; 0x58
   88430:	ldr	r3, [sp, #64]	; 0x40
   88434:	str	r1, [r6, #24]
   88438:	str	ip, [r6, #20]
   8843c:	strb	r2, [r6, #8]
   88440:	ldr	r1, [sp, #80]	; 0x50
   88444:	mov	r2, #1
   88448:	str	r3, [sp, #52]	; 0x34
   8844c:	str	r0, [r6, #4]
   88450:	mov	r0, fp
   88454:	bl	263b8 <fputs@plt+0x152a4>
   88458:	ldr	r1, [sp, #76]	; 0x4c
   8845c:	str	r0, [r6, #12]
   88460:	mov	r0, fp
   88464:	bl	25f6c <fputs@plt+0x14e58>
   88468:	str	r0, [r6, #16]
   8846c:	str	r6, [r7, #492]	; 0x1ec
   88470:	b	82c1c <fputs@plt+0x71b08>
   88474:	ldr	r2, [sp, #68]	; 0x44
   88478:	cmp	r2, #49	; 0x31
   8847c:	bne	882f8 <fputs@plt+0x771e4>
   88480:	ldr	r1, [pc, #-3312]	; 87798 <fputs@plt+0x76684>
   88484:	ldr	r2, [sp, #56]	; 0x38
   88488:	add	r1, pc, r1
   8848c:	mov	r0, r7
   88490:	mov	r6, r3
   88494:	bl	39630 <fputs@plt+0x2851c>
   88498:	b	82c1c <fputs@plt+0x71b08>
   8849c:	ldr	r1, [pc, #-3336]	; 8779c <fputs@plt+0x76688>
   884a0:	mov	r0, r7
   884a4:	add	r1, pc, r1
   884a8:	bl	39630 <fputs@plt+0x2851c>
   884ac:	b	82c1c <fputs@plt+0x71b08>
   884b0:	ldr	r3, [pc, #-3352]	; 877a0 <fputs@plt+0x7668c>
   884b4:	add	r3, pc, r3
   884b8:	b	8820c <fputs@plt+0x770f8>
   884bc:	str	lr, [sp, #64]	; 0x40
   884c0:	add	r1, r2, lr, lsl #4
   884c4:	b	88350 <fputs@plt+0x7723c>
   884c8:	ldr	r2, [pc, #-3372]	; 877a4 <fputs@plt+0x76690>
   884cc:	add	r2, pc, r2
   884d0:	b	8839c <fputs@plt+0x77288>
   884d4:	ldr	r3, [sp, #64]	; 0x40
   884d8:	ldr	r2, [sp, #52]	; 0x34
   884dc:	cmp	r3, #1
   884e0:	ldr	r3, [sp, #60]	; 0x3c
   884e4:	ldr	r3, [r3]
   884e8:	str	r6, [sp]
   884ec:	bne	88534 <fputs@plt+0x77420>
   884f0:	mov	r1, #5
   884f4:	mov	r0, r7
   884f8:	bl	39730 <fputs@plt+0x2861c>
   884fc:	ldr	r2, [pc, #-3420]	; 877a8 <fputs@plt+0x76694>
   88500:	add	r2, pc, r2
   88504:	cmp	r0, #0
   88508:	beq	8839c <fputs@plt+0x77288>
   8850c:	b	87d90 <fputs@plt+0x76c7c>
   88510:	mov	r3, #0
   88514:	ldr	r1, [sp, #72]	; 0x48
   88518:	ldr	r6, [r2, r3]
   8851c:	cmp	r1, #0
   88520:	bne	88360 <fputs@plt+0x7724c>
   88524:	ldr	r3, [sp, #60]	; 0x3c
   88528:	ldr	r2, [sp, #52]	; 0x34
   8852c:	ldr	r3, [r3]
   88530:	str	r6, [sp]
   88534:	mov	r1, #7
   88538:	mov	r0, r7
   8853c:	bl	39730 <fputs@plt+0x2861c>
   88540:	cmp	r0, #0
   88544:	bne	87d90 <fputs@plt+0x76c7c>
   88548:	b	88394 <fputs@plt+0x77280>
   8854c:	ldr	r1, [pc, #-3496]	; 877ac <fputs@plt+0x76698>
   88550:	ldr	r2, [fp, #16]
   88554:	ldr	r3, [pc, #-3500]	; 877b0 <fputs@plt+0x7669c>
   88558:	str	r1, [sp, #64]	; 0x40
   8855c:	b	88514 <fputs@plt+0x77400>
   88560:	mov	r2, r6
   88564:	b	86938 <fputs@plt+0x75824>
   88568:	ldr	r2, [pc, #-3520]	; 877b0 <fputs@plt+0x7669c>
   8856c:	b	86938 <fputs@plt+0x75824>
   88570:	mov	r0, r7
   88574:	bl	2e7d4 <fputs@plt+0x1d6c0>
   88578:	cmp	r0, #0
   8857c:	bne	858dc <fputs@plt+0x747c8>
   88580:	ldr	fp, [r8]
   88584:	b	82c80 <fputs@plt+0x71b6c>
   88588:	mov	r0, r7
   8858c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   88590:	cmp	r0, #0
   88594:	beq	8308c <fputs@plt+0x71f78>
   88598:	ldr	r1, [r7, #8]
   8859c:	b	87bf0 <fputs@plt+0x76adc>
   885a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   885a4:	mov	r4, r0
   885a8:	ldr	r7, [r0]
   885ac:	sub	sp, sp, #28
   885b0:	mov	r5, #0
   885b4:	ldr	r3, [r7, #152]	; 0x98
   885b8:	ldr	sl, [r7, #96]	; 0x60
   885bc:	cmp	r3, #0
   885c0:	streq	r3, [r7, #248]	; 0xf8
   885c4:	mov	r8, r1
   885c8:	str	r1, [r4, #484]	; 0x1e4
   885cc:	str	r5, [r0, #12]
   885d0:	mov	r1, #0
   885d4:	ldr	r0, [pc, #912]	; 8896c <fputs@plt+0x77858>
   885d8:	str	r2, [sp, #12]
   885dc:	bl	232d8 <fputs@plt+0x121c4>
   885e0:	subs	r6, r0, #0
   885e4:	beq	888e4 <fputs@plt+0x777d0>
   885e8:	add	r9, sp, #20
   885ec:	mvn	fp, #0
   885f0:	add	r3, r4, #508	; 0x1fc
   885f4:	str	fp, [r6]
   885f8:	str	r3, [sp, #8]
   885fc:	ldrb	r2, [r8, r5]
   88600:	add	r3, r8, r5
   88604:	mov	r1, r9
   88608:	cmp	r2, #0
   8860c:	mov	r0, r3
   88610:	beq	886a8 <fputs@plt+0x77594>
   88614:	str	r3, [r4, #508]	; 0x1fc
   88618:	bl	1a4f4 <fputs@plt+0x93e0>
   8861c:	add	r5, r5, r0
   88620:	cmp	sl, r5
   88624:	str	r0, [r4, #512]	; 0x200
   88628:	blt	888d0 <fputs@plt+0x777bc>
   8862c:	ldr	r1, [sp, #20]
   88630:	cmp	r1, #159	; 0x9f
   88634:	ble	8866c <fputs@plt+0x77558>
   88638:	ldr	r3, [r7, #248]	; 0xf8
   8863c:	cmp	r3, #0
   88640:	bne	8890c <fputs@plt+0x777f8>
   88644:	cmp	r1, #161	; 0xa1
   88648:	bne	885fc <fputs@plt+0x774e8>
   8864c:	ldr	r1, [pc, #796]	; 88970 <fputs@plt+0x7785c>
   88650:	add	r2, r4, #508	; 0x1fc
   88654:	add	r1, pc, r1
   88658:	mov	r0, r4
   8865c:	bl	39630 <fputs@plt+0x2851c>
   88660:	add	r3, r8, r5
   88664:	ldr	r2, [r4, #12]
   88668:	b	886ac <fputs@plt+0x77598>
   8866c:	ldr	r3, [sp, #8]
   88670:	str	r4, [sp]
   88674:	mov	r0, r6
   88678:	ldm	r3, {r2, r3}
   8867c:	bl	824f8 <fputs@plt+0x713e4>
   88680:	ldr	r3, [r4, #12]
   88684:	ldr	fp, [sp, #20]
   88688:	cmp	r3, #0
   8868c:	bne	8891c <fputs@plt+0x77808>
   88690:	ldrb	r3, [r7, #69]	; 0x45
   88694:	cmp	r3, #0
   88698:	beq	885fc <fputs@plt+0x774e8>
   8869c:	add	r5, r8, r5
   886a0:	str	r5, [r4, #484]	; 0x1e4
   886a4:	b	886b8 <fputs@plt+0x775a4>
   886a8:	ldr	r2, [r4, #12]
   886ac:	cmp	r2, #0
   886b0:	str	r3, [r4, #484]	; 0x1e4
   886b4:	bne	8873c <fputs@plt+0x77628>
   886b8:	ldrb	r3, [r7, #69]	; 0x45
   886bc:	cmp	r3, #0
   886c0:	bne	8873c <fputs@plt+0x77628>
   886c4:	cmp	fp, #1
   886c8:	add	r5, r4, #508	; 0x1fc
   886cc:	beq	886fc <fputs@plt+0x775e8>
   886d0:	str	r4, [sp]
   886d4:	mov	r1, #1
   886d8:	ldm	r5, {r2, r3}
   886dc:	mov	r0, r6
   886e0:	bl	824f8 <fputs@plt+0x713e4>
   886e4:	ldr	r3, [r4, #12]
   886e8:	cmp	r3, #0
   886ec:	bne	8873c <fputs@plt+0x77628>
   886f0:	ldrb	r3, [r7, #69]	; 0x45
   886f4:	cmp	r3, #0
   886f8:	bne	8873c <fputs@plt+0x77628>
   886fc:	str	r4, [sp]
   88700:	mov	r1, #0
   88704:	ldm	r5, {r2, r3}
   88708:	mov	r0, r6
   8870c:	bl	824f8 <fputs@plt+0x713e4>
   88710:	b	8873c <fputs@plt+0x77628>
   88714:	lsl	r1, r3, #4
   88718:	add	r2, r1, #12
   8871c:	add	r1, r6, r1
   88720:	sub	r3, r3, #1
   88724:	add	r2, r6, r2
   88728:	str	r3, [r6]
   8872c:	ldr	r0, [r6, #4]
   88730:	add	r3, r2, #4
   88734:	ldrb	r1, [r1, #10]
   88738:	bl	24000 <fputs@plt+0x12eec>
   8873c:	ldr	r3, [r6]
   88740:	cmp	r3, #0
   88744:	bge	88714 <fputs@plt+0x77600>
   88748:	mov	r0, r6
   8874c:	bl	1cd68 <fputs@plt+0xbc54>
   88750:	ldrb	r3, [r7, #69]	; 0x45
   88754:	cmp	r3, #0
   88758:	beq	88894 <fputs@plt+0x77780>
   8875c:	ldr	r2, [r4, #4]
   88760:	mov	r0, #7
   88764:	cmp	r2, #0
   88768:	str	r0, [r4, #12]
   8876c:	beq	88924 <fputs@plt+0x77810>
   88770:	ldr	r3, [sp, #12]
   88774:	ldr	r1, [pc, #504]	; 88974 <fputs@plt+0x77860>
   88778:	mov	r8, #1
   8877c:	str	r2, [r3]
   88780:	add	r1, pc, r1
   88784:	bl	355cc <fputs@plt+0x244b8>
   88788:	mov	r3, #0
   8878c:	str	r3, [r4, #4]
   88790:	ldr	r0, [r4, #8]
   88794:	cmp	r0, #0
   88798:	beq	88870 <fputs@plt+0x7775c>
   8879c:	ldr	r3, [r4, #68]	; 0x44
   887a0:	cmp	r3, #0
   887a4:	ble	88870 <fputs@plt+0x7775c>
   887a8:	ldrb	r5, [r4, #18]
   887ac:	cmp	r5, #0
   887b0:	beq	88868 <fputs@plt+0x77754>
   887b4:	ldr	r0, [r4, #524]	; 0x20c
   887b8:	bl	1cd68 <fputs@plt+0xbc54>
   887bc:	ldrb	r3, [r4, #454]	; 0x1c6
   887c0:	cmp	r3, #0
   887c4:	beq	888c0 <fputs@plt+0x777ac>
   887c8:	ldr	r1, [r4, #540]	; 0x21c
   887cc:	mov	r0, r7
   887d0:	bl	23f38 <fputs@plt+0x12e24>
   887d4:	ldr	r1, [r4, #492]	; 0x1ec
   887d8:	mov	r0, r7
   887dc:	bl	23ee0 <fputs@plt+0x12dcc>
   887e0:	ldr	r5, [r4, #448]	; 0x1c0
   887e4:	subs	r5, r5, #1
   887e8:	lslpl	r6, r5, #2
   887ec:	bmi	88810 <fputs@plt+0x776fc>
   887f0:	ldr	r3, [r4, #476]	; 0x1dc
   887f4:	sub	r5, r5, #1
   887f8:	mov	r0, r7
   887fc:	ldr	r1, [r3, r6]
   88800:	bl	1d100 <fputs@plt+0xbfec>
   88804:	cmn	r5, #1
   88808:	sub	r6, r6, #4
   8880c:	bne	887f0 <fputs@plt+0x776dc>
   88810:	ldr	r1, [r4, #476]	; 0x1dc
   88814:	b	88820 <fputs@plt+0x7770c>
   88818:	ldr	r3, [r1]
   8881c:	str	r3, [r4, #412]	; 0x19c
   88820:	mov	r0, r7
   88824:	bl	1d100 <fputs@plt+0xbfec>
   88828:	ldr	r1, [r4, #412]	; 0x19c
   8882c:	cmp	r1, #0
   88830:	bne	88818 <fputs@plt+0x77704>
   88834:	ldr	r1, [r4, #528]	; 0x210
   88838:	cmp	r1, #0
   8883c:	beq	8885c <fputs@plt+0x77748>
   88840:	ldr	r3, [r1, #68]	; 0x44
   88844:	mov	r0, r7
   88848:	str	r3, [r4, #528]	; 0x210
   8884c:	bl	236d0 <fputs@plt+0x125bc>
   88850:	ldr	r1, [r4, #528]	; 0x210
   88854:	cmp	r1, #0
   88858:	bne	88840 <fputs@plt+0x7772c>
   8885c:	mov	r0, r8
   88860:	add	sp, sp, #28
   88864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88868:	bl	22834 <fputs@plt+0x11720>
   8886c:	str	r5, [r4, #8]
   88870:	ldrb	r5, [r4, #18]
   88874:	cmp	r5, #0
   88878:	bne	887b4 <fputs@plt+0x776a0>
   8887c:	ldr	r1, [r4, #408]	; 0x198
   88880:	mov	r0, r7
   88884:	bl	1d100 <fputs@plt+0xbfec>
   88888:	str	r5, [r4, #408]	; 0x198
   8888c:	str	r5, [r4, #404]	; 0x194
   88890:	b	887b4 <fputs@plt+0x776a0>
   88894:	ldr	r0, [r4, #12]
   88898:	ldr	r2, [r4, #4]
   8889c:	cmp	r0, #0
   888a0:	cmpne	r0, #101	; 0x65
   888a4:	mov	r3, r0
   888a8:	bne	88950 <fputs@plt+0x7783c>
   888ac:	cmp	r2, #0
   888b0:	moveq	r8, r2
   888b4:	beq	88790 <fputs@plt+0x7767c>
   888b8:	ldr	r0, [r4, #12]
   888bc:	b	88770 <fputs@plt+0x7765c>
   888c0:	ldr	r1, [r4, #488]	; 0x1e8
   888c4:	mov	r0, r7
   888c8:	bl	236d0 <fputs@plt+0x125bc>
   888cc:	b	887c8 <fputs@plt+0x776b4>
   888d0:	add	r5, r8, r5
   888d4:	mov	r3, #18
   888d8:	str	r3, [r4, #12]
   888dc:	str	r5, [r4, #484]	; 0x1e4
   888e0:	b	8873c <fputs@plt+0x77628>
   888e4:	ldr	r3, [r7, #68]	; 0x44
   888e8:	bic	r3, r3, #-16777216	; 0xff000000
   888ec:	bic	r3, r3, #255	; 0xff
   888f0:	cmp	r3, #0
   888f4:	movne	r8, #7
   888f8:	bne	8885c <fputs@plt+0x77748>
   888fc:	mov	r0, r7
   88900:	bl	1d7c4 <fputs@plt+0xc6b0>
   88904:	mov	r8, #7
   88908:	b	8885c <fputs@plt+0x77748>
   8890c:	mov	r3, #9
   88910:	add	r5, r8, r5
   88914:	str	r3, [r4, #12]
   88918:	b	888dc <fputs@plt+0x777c8>
   8891c:	add	r5, r8, r5
   88920:	b	888dc <fputs@plt+0x777c8>
   88924:	mov	r3, r0
   88928:	mov	r0, r3
   8892c:	bl	20bd0 <fputs@plt+0xfabc>
   88930:	mov	r2, r0
   88934:	ldr	r1, [pc, #60]	; 88978 <fputs@plt+0x77864>
   88938:	mov	r0, r7
   8893c:	add	r1, pc, r1
   88940:	bl	42ec4 <fputs@plt+0x31db0>
   88944:	mov	r2, r0
   88948:	str	r0, [r4, #4]
   8894c:	b	888ac <fputs@plt+0x77798>
   88950:	cmp	r2, #0
   88954:	bne	88770 <fputs@plt+0x7765c>
   88958:	ldr	r2, [pc, #28]	; 8897c <fputs@plt+0x77868>
   8895c:	cmp	r0, #516	; 0x204
   88960:	add	r2, pc, r2
   88964:	beq	88934 <fputs@plt+0x77820>
   88968:	b	88928 <fputs@plt+0x77814>
   8896c:	andeq	r0, r0, r8, asr #12
   88970:	andeq	lr, r0, ip, lsr #16
   88974:	andeq	fp, r0, r0, asr #13
   88978:	andeq	fp, r0, r4, lsl #10
   8897c:	andeq	fp, r0, r8, ror r2
   88980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88984:	sub	sp, sp, #28
   88988:	mov	r9, r2
   8898c:	str	r3, [sp, #12]
   88990:	mov	r7, #0
   88994:	mov	r2, #544	; 0x220
   88998:	mov	r3, #0
   8899c:	str	r1, [sp, #8]
   889a0:	str	r7, [sp, #20]
   889a4:	mov	r4, r0
   889a8:	bl	25490 <fputs@plt+0x1437c>
   889ac:	subs	r5, r0, #0
   889b0:	beq	88d94 <fputs@plt+0x77c80>
   889b4:	ldr	ip, [r4, #20]
   889b8:	ldr	r3, [sp, #64]	; 0x40
   889bc:	cmp	ip, r7
   889c0:	str	r3, [r5, #480]	; 0x1e0
   889c4:	movgt	r8, #1
   889c8:	ble	88a10 <fputs@plt+0x778fc>
   889cc:	ldr	r3, [r4, #16]
   889d0:	lsl	sl, r7, #4
   889d4:	add	r3, r3, sl
   889d8:	mov	r2, r8
   889dc:	ldr	r3, [r3, #4]
   889e0:	mov	r1, #1
   889e4:	subs	r0, r3, #0
   889e8:	beq	88a04 <fputs@plt+0x778f0>
   889ec:	ldm	r3, {r3, ip}
   889f0:	str	r3, [ip, #4]
   889f4:	bl	181e4 <fputs@plt+0x70d0>
   889f8:	cmp	r0, #0
   889fc:	bne	88b90 <fputs@plt+0x77a7c>
   88a00:	ldr	ip, [r4, #20]
   88a04:	add	r7, r7, #1
   88a08:	cmp	ip, r7
   88a0c:	bgt	889cc <fputs@plt+0x778b8>
   88a10:	mov	r0, r4
   88a14:	bl	1d448 <fputs@plt+0xc334>
   88a18:	mov	r3, #0
   88a1c:	cmp	r9, #0
   88a20:	str	r4, [r5]
   88a24:	str	r3, [r5, #428]	; 0x1ac
   88a28:	blt	88c50 <fputs@plt+0x77b3c>
   88a2c:	beq	88a44 <fputs@plt+0x77930>
   88a30:	ldr	r3, [sp, #8]
   88a34:	add	r3, r3, r9
   88a38:	ldrb	r3, [r3, #-1]
   88a3c:	cmp	r3, #0
   88a40:	beq	88c50 <fputs@plt+0x77b3c>
   88a44:	ldr	r3, [r4, #96]	; 0x60
   88a48:	cmp	r9, r3
   88a4c:	bgt	88bf8 <fputs@plt+0x77ae4>
   88a50:	ldr	r7, [sp, #8]
   88a54:	mov	r2, r9
   88a58:	asr	r3, r9, #31
   88a5c:	mov	r1, r7
   88a60:	mov	r0, r4
   88a64:	bl	24478 <fputs@plt+0x13364>
   88a68:	subs	r6, r0, #0
   88a6c:	beq	88ea8 <fputs@plt+0x77d94>
   88a70:	mov	r1, r6
   88a74:	add	r2, sp, #20
   88a78:	mov	r0, r5
   88a7c:	bl	885a0 <fputs@plt+0x7748c>
   88a80:	ldr	r3, [r5, #484]	; 0x1e4
   88a84:	mov	r1, r6
   88a88:	sub	r3, r3, r6
   88a8c:	add	r3, r7, r3
   88a90:	str	r3, [r5, #484]	; 0x1e4
   88a94:	mov	r0, r4
   88a98:	bl	1d100 <fputs@plt+0xbfec>
   88a9c:	ldr	r3, [r5, #12]
   88aa0:	cmp	r3, #101	; 0x65
   88aa4:	moveq	r3, #0
   88aa8:	streq	r3, [r5, #12]
   88aac:	ldrb	r3, [r5, #17]
   88ab0:	cmp	r3, #0
   88ab4:	bne	88d9c <fputs@plt+0x77c88>
   88ab8:	ldrb	r3, [r4, #69]	; 0x45
   88abc:	cmp	r3, #0
   88ac0:	beq	88d34 <fputs@plt+0x77c20>
   88ac4:	ldr	r3, [sp, #72]	; 0x48
   88ac8:	mov	r6, #7
   88acc:	cmp	r3, #0
   88ad0:	str	r6, [r5, #12]
   88ad4:	movne	r9, #0
   88ad8:	beq	88ed8 <fputs@plt+0x77dc4>
   88adc:	ldr	r2, [sp, #72]	; 0x48
   88ae0:	ldr	r3, [r5, #484]	; 0x1e4
   88ae4:	str	r3, [r2]
   88ae8:	cmp	r6, #0
   88aec:	ldr	r8, [r5, #8]
   88af0:	bne	88c6c <fputs@plt+0x77b58>
   88af4:	cmp	r8, #0
   88af8:	beq	88d58 <fputs@plt+0x77c44>
   88afc:	ldrb	r3, [r5, #453]	; 0x1c5
   88b00:	cmp	r3, #0
   88b04:	beq	88e8c <fputs@plt+0x77d78>
   88b08:	cmp	r3, #2
   88b0c:	mov	r0, r8
   88b10:	beq	88ee4 <fputs@plt+0x77dd0>
   88b14:	mov	r1, #8
   88b18:	bl	25d5c <fputs@plt+0x14c48>
   88b1c:	ldr	r3, [pc, #988]	; 88f00 <fputs@plt+0x77dec>
   88b20:	mov	fp, #8
   88b24:	mov	r1, r6
   88b28:	add	r3, pc, r3
   88b2c:	ldr	sl, [pc, #976]	; 88f04 <fputs@plt+0x77df0>
   88b30:	ldr	r8, [r5, #8]
   88b34:	add	sl, pc, sl
   88b38:	add	r7, r1, #1
   88b3c:	add	sl, sl, #2128	; 0x850
   88b40:	add	sl, sl, #8
   88b44:	mov	r0, r8
   88b48:	add	sl, sl, r7, lsl #2
   88b4c:	mov	r8, r4
   88b50:	mov	r4, r1
   88b54:	b	88b6c <fputs@plt+0x77a58>
   88b58:	cmp	r7, fp
   88b5c:	mov	r1, r7
   88b60:	add	r7, r7, #1
   88b64:	bge	88c64 <fputs@plt+0x77b50>
   88b68:	ldr	r3, [sl], #4
   88b6c:	ldr	r2, [r0]
   88b70:	ldrb	r2, [r2, #69]	; 0x45
   88b74:	cmp	r2, #0
   88b78:	bne	88b58 <fputs@plt+0x77a44>
   88b7c:	str	r2, [sp]
   88b80:	sub	r1, r1, r4
   88b84:	bl	2db48 <fputs@plt+0x1ca34>
   88b88:	ldr	r0, [r5, #8]
   88b8c:	b	88b58 <fputs@plt+0x77a44>
   88b90:	ldr	r3, [r4, #16]
   88b94:	ldr	r2, [pc, #876]	; 88f08 <fputs@plt+0x77df4>
   88b98:	mov	r6, r0
   88b9c:	mov	r1, r0
   88ba0:	add	r2, pc, r2
   88ba4:	ldr	r3, [r3, sl]
   88ba8:	mov	r0, r4
   88bac:	bl	3909c <fputs@plt+0x27f88>
   88bb0:	ldr	r9, [pc, #852]	; 88f0c <fputs@plt+0x77df8>
   88bb4:	sub	r9, r6, r9
   88bb8:	clz	r9, r9
   88bbc:	lsr	r9, r9, #5
   88bc0:	mov	r0, r5
   88bc4:	bl	23b28 <fputs@plt+0x12a14>
   88bc8:	mov	r1, r5
   88bcc:	mov	r0, r4
   88bd0:	bl	1d100 <fputs@plt+0xbfec>
   88bd4:	ldrb	r3, [r4, #69]	; 0x45
   88bd8:	cmp	r3, #0
   88bdc:	orrne	r9, r9, #1
   88be0:	cmp	r9, #0
   88be4:	bne	88c40 <fputs@plt+0x77b2c>
   88be8:	ldr	r0, [r4, #56]	; 0x38
   88bec:	and	r0, r0, r6
   88bf0:	add	sp, sp, #28
   88bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88bf8:	ldr	r2, [pc, #784]	; 88f10 <fputs@plt+0x77dfc>
   88bfc:	mov	r1, #18
   88c00:	add	r2, pc, r2
   88c04:	mov	r0, r4
   88c08:	bl	3909c <fputs@plt+0x27f88>
   88c0c:	ldrb	r3, [r4, #69]	; 0x45
   88c10:	cmp	r3, #0
   88c14:	bne	88eb8 <fputs@plt+0x77da4>
   88c18:	ldr	r6, [r4, #56]	; 0x38
   88c1c:	and	r6, r6, #18
   88c20:	mov	r0, r5
   88c24:	bl	23b28 <fputs@plt+0x12a14>
   88c28:	mov	r1, r5
   88c2c:	mov	r0, r4
   88c30:	bl	1d100 <fputs@plt+0xbfec>
   88c34:	ldrb	r3, [r4, #69]	; 0x45
   88c38:	cmp	r3, #0
   88c3c:	beq	88be8 <fputs@plt+0x77ad4>
   88c40:	mov	r0, r4
   88c44:	bl	22a88 <fputs@plt+0x11974>
   88c48:	add	sp, sp, #28
   88c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88c50:	add	r2, sp, #20
   88c54:	ldr	r1, [sp, #8]
   88c58:	mov	r0, r5
   88c5c:	bl	885a0 <fputs@plt+0x7748c>
   88c60:	b	88a9c <fputs@plt+0x77988>
   88c64:	mov	r4, r8
   88c68:	mov	r8, r0
   88c6c:	ldrb	r3, [r4, #149]	; 0x95
   88c70:	cmp	r3, #0
   88c74:	bne	88cbc <fputs@plt+0x77ba8>
   88c78:	cmp	r8, #0
   88c7c:	beq	88d58 <fputs@plt+0x77c44>
   88c80:	ldr	r3, [sp, #8]
   88c84:	ldr	r2, [r5, #484]	; 0x1e4
   88c88:	ldr	r0, [r8]
   88c8c:	sub	r2, r2, r3
   88c90:	ldr	r1, [sp, #8]
   88c94:	asr	r3, r2, #31
   88c98:	bl	24478 <fputs@plt+0x13364>
   88c9c:	ldrb	r3, [r8, #89]	; 0x59
   88ca0:	ldr	r2, [sp, #12]
   88ca4:	and	r2, r2, #1
   88ca8:	bic	r3, r3, #128	; 0x80
   88cac:	orr	r3, r3, r2, lsl #7
   88cb0:	strb	r3, [r8, #89]	; 0x59
   88cb4:	str	r0, [r8, #168]	; 0xa8
   88cb8:	ldr	r8, [r5, #8]
   88cbc:	cmp	r8, #0
   88cc0:	beq	88d58 <fputs@plt+0x77c44>
   88cc4:	cmp	r6, #0
   88cc8:	bne	88cdc <fputs@plt+0x77bc8>
   88ccc:	ldrb	r6, [r4, #69]	; 0x45
   88cd0:	cmp	r6, #0
   88cd4:	beq	88d58 <fputs@plt+0x77c44>
   88cd8:	mov	r6, #0
   88cdc:	mov	r0, r8
   88ce0:	bl	56914 <fputs@plt+0x45800>
   88ce4:	ldr	r3, [sp, #20]
   88ce8:	cmp	r3, #0
   88cec:	beq	88d6c <fputs@plt+0x77c58>
   88cf0:	ldr	r2, [pc, #540]	; 88f14 <fputs@plt+0x77e00>
   88cf4:	mov	r1, r6
   88cf8:	mov	r0, r4
   88cfc:	add	r2, pc, r2
   88d00:	bl	3909c <fputs@plt+0x27f88>
   88d04:	ldr	r1, [sp, #20]
   88d08:	mov	r0, r4
   88d0c:	bl	1d100 <fputs@plt+0xbfec>
   88d10:	b	88d24 <fputs@plt+0x77c10>
   88d14:	ldr	r3, [r1, #4]
   88d18:	mov	r0, r4
   88d1c:	str	r3, [r5, #532]	; 0x214
   88d20:	bl	1d100 <fputs@plt+0xbfec>
   88d24:	ldr	r1, [r5, #532]	; 0x214
   88d28:	cmp	r1, #0
   88d2c:	bne	88d14 <fputs@plt+0x77c00>
   88d30:	b	88bc0 <fputs@plt+0x77aac>
   88d34:	ldr	r3, [sp, #72]	; 0x48
   88d38:	ldr	r6, [r5, #12]
   88d3c:	ldr	r9, [pc, #456]	; 88f0c <fputs@plt+0x77df8>
   88d40:	cmp	r3, #0
   88d44:	sub	r9, r6, r9
   88d48:	clz	r9, r9
   88d4c:	lsr	r9, r9, #5
   88d50:	bne	88adc <fputs@plt+0x779c8>
   88d54:	b	88ae8 <fputs@plt+0x779d4>
   88d58:	ldr	r3, [sp, #68]	; 0x44
   88d5c:	str	r8, [r3]
   88d60:	ldr	r3, [sp, #20]
   88d64:	cmp	r3, #0
   88d68:	bne	88cf0 <fputs@plt+0x77bdc>
   88d6c:	cmp	r6, #0
   88d70:	str	r6, [r4, #52]	; 0x34
   88d74:	bne	88d84 <fputs@plt+0x77c70>
   88d78:	ldr	r3, [r4, #240]	; 0xf0
   88d7c:	cmp	r3, #0
   88d80:	beq	88d24 <fputs@plt+0x77c10>
   88d84:	mov	r1, r6
   88d88:	mov	r0, r4
   88d8c:	bl	22a20 <fputs@plt+0x1190c>
   88d90:	b	88d24 <fputs@plt+0x77c10>
   88d94:	mov	r6, #7
   88d98:	b	88c20 <fputs@plt+0x77b0c>
   88d9c:	ldr	r8, [r5]
   88da0:	ldr	r2, [r8, #20]
   88da4:	cmp	r2, #0
   88da8:	ble	88ab8 <fputs@plt+0x779a4>
   88dac:	mov	r7, #0
   88db0:	mov	r9, r7
   88db4:	b	88e10 <fputs@plt+0x77cfc>
   88db8:	ldr	r2, [r6, #4]
   88dbc:	ldr	r1, [r3, #12]
   88dc0:	ldr	r0, [r6]
   88dc4:	ldr	r3, [r2, #12]
   88dc8:	str	r0, [r2, #4]
   88dcc:	ldr	r2, [r1]
   88dd0:	ldr	r3, [r3, #56]	; 0x38
   88dd4:	ldr	r3, [r3, #40]	; 0x28
   88dd8:	rev	r3, r3
   88ddc:	cmp	r3, r2
   88de0:	beq	88df8 <fputs@plt+0x77ce4>
   88de4:	mov	r1, r7
   88de8:	mov	r0, r8
   88dec:	bl	24350 <fputs@plt+0x1323c>
   88df0:	mov	r3, #17
   88df4:	str	r3, [r5, #12]
   88df8:	cmp	fp, #0
   88dfc:	bne	88e80 <fputs@plt+0x77d6c>
   88e00:	ldr	r2, [r8, #20]
   88e04:	add	r7, r7, #1
   88e08:	cmp	r7, r2
   88e0c:	bge	88ab8 <fputs@plt+0x779a4>
   88e10:	ldr	r3, [r8, #16]
   88e14:	lsl	sl, r7, #4
   88e18:	add	r3, r3, sl
   88e1c:	ldr	r6, [r3, #4]
   88e20:	cmp	r6, #0
   88e24:	beq	88e04 <fputs@plt+0x77cf0>
   88e28:	ldrb	r2, [r6, #8]
   88e2c:	cmp	r2, #0
   88e30:	movne	fp, r9
   88e34:	bne	88db8 <fputs@plt+0x77ca4>
   88e38:	mov	r1, r9
   88e3c:	mov	r0, r6
   88e40:	bl	4c2d4 <fputs@plt+0x3b1c0>
   88e44:	ldr	r3, [pc, #192]	; 88f0c <fputs@plt+0x77df8>
   88e48:	cmp	r0, r3
   88e4c:	cmpne	r0, #7
   88e50:	mov	r1, r0
   88e54:	bne	88e68 <fputs@plt+0x77d54>
   88e58:	ldr	r3, [r8, #68]	; 0x44
   88e5c:	ldr	r2, [pc, #180]	; 88f18 <fputs@plt+0x77e04>
   88e60:	tst	r3, r2
   88e64:	beq	88e9c <fputs@plt+0x77d88>
   88e68:	cmp	r1, #0
   88e6c:	bne	88ab8 <fputs@plt+0x779a4>
   88e70:	ldr	r3, [r8, #16]
   88e74:	mov	fp, #1
   88e78:	add	r3, r3, sl
   88e7c:	b	88db8 <fputs@plt+0x77ca4>
   88e80:	mov	r0, r6
   88e84:	bl	53734 <fputs@plt+0x42620>
   88e88:	b	88e00 <fputs@plt+0x77cec>
   88e8c:	ldrb	r3, [r4, #149]	; 0x95
   88e90:	cmp	r3, #0
   88e94:	beq	88c80 <fputs@plt+0x77b6c>
   88e98:	b	88ccc <fputs@plt+0x77bb8>
   88e9c:	mov	r0, r8
   88ea0:	bl	1d7c4 <fputs@plt+0xc6b0>
   88ea4:	b	88e68 <fputs@plt+0x77d54>
   88ea8:	ldr	r3, [sp, #8]
   88eac:	add	r9, r3, r9
   88eb0:	str	r9, [r5, #484]	; 0x1e4
   88eb4:	b	88a9c <fputs@plt+0x77988>
   88eb8:	mov	r0, r4
   88ebc:	bl	22a88 <fputs@plt+0x11974>
   88ec0:	ldr	r9, [pc, #68]	; 88f0c <fputs@plt+0x77df8>
   88ec4:	mov	r6, r0
   88ec8:	sub	r9, r0, r9
   88ecc:	clz	r9, r9
   88ed0:	lsr	r9, r9, #5
   88ed4:	b	88bc0 <fputs@plt+0x77aac>
   88ed8:	ldr	r8, [r5, #8]
   88edc:	ldr	r9, [sp, #72]	; 0x48
   88ee0:	b	88c6c <fputs@plt+0x77b58>
   88ee4:	mov	r1, #4
   88ee8:	bl	25d5c <fputs@plt+0x14c48>
   88eec:	ldr	r3, [pc, #40]	; 88f1c <fputs@plt+0x77e08>
   88ef0:	mov	fp, #12
   88ef4:	add	r3, pc, r3
   88ef8:	mov	r1, #8
   88efc:	b	88b2c <fputs@plt+0x77a18>
   88f00:	andeq	lr, r0, r4, ror r3
   88f04:	andeq	r0, r2, r4, lsl #22
   88f08:	andeq	lr, r0, r0, lsl r3
   88f0c:	andeq	r0, r0, sl, lsl #24
   88f10:	ldrdeq	lr, [r0], -r0
   88f14:	andeq	fp, r0, r4, asr #2
   88f18:	rscseq	pc, pc, r0, lsl #30
   88f1c:			; <UNDEFINED> instruction: 0x0000dfb0
   88f20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   88f24:	sub	sp, sp, #16
   88f28:	mov	ip, #0
   88f2c:	ldr	r5, [sp, #52]	; 0x34
   88f30:	mov	r6, r1
   88f34:	mov	r7, r2
   88f38:	str	ip, [r5]
   88f3c:	mov	r8, r3
   88f40:	mov	r4, r0
   88f44:	ldr	r9, [sp, #48]	; 0x30
   88f48:	ldr	sl, [sp, #56]	; 0x38
   88f4c:	bl	38800 <fputs@plt+0x276ec>
   88f50:	cmp	r0, #0
   88f54:	cmpne	r6, #0
   88f58:	beq	88fbc <fputs@plt+0x77ea8>
   88f5c:	ldr	r0, [r4, #20]
   88f60:	cmp	r0, #0
   88f64:	ldrgt	r3, [r4, #16]
   88f68:	addgt	r0, r3, r0, lsl #4
   88f6c:	ble	88f90 <fputs@plt+0x77e7c>
   88f70:	ldr	r2, [r3, #4]
   88f74:	add	r3, r3, #16
   88f78:	cmp	r2, #0
   88f7c:	ldrne	r1, [r2, #4]
   88f80:	ldrne	r2, [r2]
   88f84:	strne	r2, [r1, #4]
   88f88:	cmp	r0, r3
   88f8c:	bne	88f70 <fputs@plt+0x77e5c>
   88f90:	stmib	sp, {r5, sl}
   88f94:	str	r9, [sp]
   88f98:	mov	r3, r8
   88f9c:	mov	r2, r7
   88fa0:	mov	r1, r6
   88fa4:	mov	r0, r4
   88fa8:	bl	88980 <fputs@plt+0x7786c>
   88fac:	cmp	r0, #17
   88fb0:	beq	88fcc <fputs@plt+0x77eb8>
   88fb4:	add	sp, sp, #16
   88fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   88fbc:	ldr	r0, [pc, #56]	; 88ffc <fputs@plt+0x77ee8>
   88fc0:	add	sp, sp, #16
   88fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   88fc8:	b	3566c <fputs@plt+0x24558>
   88fcc:	ldr	r0, [r5]
   88fd0:	bl	5695c <fputs@plt+0x45848>
   88fd4:	str	sl, [sp, #56]	; 0x38
   88fd8:	str	r5, [sp, #52]	; 0x34
   88fdc:	str	r9, [sp, #48]	; 0x30
   88fe0:	mov	r3, r8
   88fe4:	mov	r2, r7
   88fe8:	mov	r1, r6
   88fec:	mov	r0, r4
   88ff0:	add	sp, sp, #16
   88ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   88ff8:	b	88980 <fputs@plt+0x7786c>
   88ffc:	andeq	sl, r1, r9, ror #29
   89000:	push	{lr}		; (str lr, [sp, #-4]!)
   89004:	sub	sp, sp, #20
   89008:	mov	ip, #0
   8900c:	ldr	lr, [sp, #24]
   89010:	str	ip, [sp]
   89014:	stmib	sp, {r3, lr}
   89018:	mov	r3, ip
   8901c:	bl	88f20 <fputs@plt+0x77e0c>
   89020:	add	sp, sp, #20
   89024:	pop	{pc}		; (ldr pc, [sp], #4)
   89028:	push	{r4, r5, r6, r7, r8, r9, lr}
   8902c:	mov	r5, r2
   89030:	ldr	r4, [r0]
   89034:	ldr	r8, [r0, #8]
   89038:	sub	sp, sp, #20
   8903c:	ldr	r3, [r4, #16]
   89040:	add	r3, r3, r8, lsl #4
   89044:	ldr	r2, [r3, #12]
   89048:	ldrh	r3, [r2, #78]	; 0x4e
   8904c:	bic	r3, r3, #4
   89050:	strh	r3, [r2, #78]	; 0x4e
   89054:	ldrb	r3, [r4, #69]	; 0x45
   89058:	cmp	r3, #0
   8905c:	bne	891cc <fputs@plt+0x780b8>
   89060:	cmp	r5, #0
   89064:	beq	891bc <fputs@plt+0x780a8>
   89068:	ldr	r6, [r5, #4]
   8906c:	cmp	r6, #0
   89070:	beq	891f4 <fputs@plt+0x780e0>
   89074:	ldr	r1, [pc, #424]	; 89224 <fputs@plt+0x78110>
   89078:	mov	r7, r0
   8907c:	mov	r2, #7
   89080:	add	r1, pc, r1
   89084:	ldr	r0, [r5, #8]
   89088:	bl	2a320 <fputs@plt+0x1920c>
   8908c:	subs	r6, r0, #0
   89090:	bne	89148 <fputs@plt+0x78034>
   89094:	strb	r8, [r4, #148]	; 0x94
   89098:	ldr	r0, [r5, #4]
   8909c:	str	r6, [sp, #12]
   890a0:	cmp	r0, #0
   890a4:	beq	891e8 <fputs@plt+0x780d4>
   890a8:	add	r9, sp, #12
   890ac:	mov	r1, r9
   890b0:	bl	170c0 <fputs@plt+0x5fac>
   890b4:	ldr	r3, [sp, #12]
   890b8:	mov	r8, #0
   890bc:	strb	r8, [r4, #150]	; 0x96
   890c0:	mvn	r2, #0
   890c4:	ldr	r1, [r5, #8]
   890c8:	mov	r0, r4
   890cc:	str	r3, [r4, #144]	; 0x90
   890d0:	mov	r3, r9
   890d4:	str	r8, [sp]
   890d8:	bl	89000 <fputs@plt+0x77eec>
   890dc:	ldr	r3, [r4, #52]	; 0x34
   890e0:	strb	r8, [r4, #148]	; 0x94
   890e4:	cmp	r3, r8
   890e8:	beq	89134 <fputs@plt+0x78020>
   890ec:	ldrb	r2, [r4, #150]	; 0x96
   890f0:	cmp	r2, r8
   890f4:	bne	89134 <fputs@plt+0x78020>
   890f8:	cmp	r3, #7
   890fc:	str	r3, [r7, #12]
   89100:	beq	89204 <fputs@plt+0x780f0>
   89104:	cmp	r3, #9
   89108:	beq	89134 <fputs@plt+0x78020>
   8910c:	uxtb	r3, r3
   89110:	cmp	r3, #6
   89114:	beq	89134 <fputs@plt+0x78020>
   89118:	mov	r0, r4
   8911c:	ldr	r5, [r5]
   89120:	bl	57ff8 <fputs@plt+0x46ee4>
   89124:	mov	r1, r5
   89128:	mov	r2, r0
   8912c:	mov	r0, r7
   89130:	bl	42ef4 <fputs@plt+0x31de0>
   89134:	ldr	r0, [sp, #12]
   89138:	bl	5695c <fputs@plt+0x45848>
   8913c:	mov	r0, r6
   89140:	add	sp, sp, #20
   89144:	pop	{r4, r5, r6, r7, r8, r9, pc}
   89148:	ldr	r1, [r5]
   8914c:	cmp	r1, #0
   89150:	beq	891b0 <fputs@plt+0x7809c>
   89154:	ldr	r3, [r5, #8]
   89158:	cmp	r3, #0
   8915c:	beq	8916c <fputs@plt+0x78058>
   89160:	ldrb	r3, [r3]
   89164:	cmp	r3, #0
   89168:	bne	891b0 <fputs@plt+0x7809c>
   8916c:	ldr	r3, [r4, #16]
   89170:	mov	r0, r4
   89174:	ldr	r2, [r3, r8, lsl #4]
   89178:	bl	18de4 <fputs@plt+0x7cd0>
   8917c:	cmp	r0, #0
   89180:	beq	891bc <fputs@plt+0x780a8>
   89184:	add	r1, r0, #44	; 0x2c
   89188:	ldr	r0, [r5, #4]
   8918c:	bl	170c0 <fputs@plt+0x5fac>
   89190:	subs	r6, r0, #0
   89194:	bne	891bc <fputs@plt+0x780a8>
   89198:	ldr	r2, [pc, #136]	; 89228 <fputs@plt+0x78114>
   8919c:	ldr	r1, [r5]
   891a0:	mov	r0, r7
   891a4:	add	r2, pc, r2
   891a8:	bl	42ef4 <fputs@plt+0x31de0>
   891ac:	b	8913c <fputs@plt+0x78028>
   891b0:	mov	r0, r7
   891b4:	mov	r2, #0
   891b8:	bl	42ef4 <fputs@plt+0x31de0>
   891bc:	mov	r6, #0
   891c0:	mov	r0, r6
   891c4:	add	sp, sp, #20
   891c8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   891cc:	ldr	r1, [r5]
   891d0:	mov	r2, #0
   891d4:	bl	42ef4 <fputs@plt+0x31de0>
   891d8:	mov	r6, #1
   891dc:	mov	r0, r6
   891e0:	add	sp, sp, #20
   891e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   891e8:	mov	r3, r6
   891ec:	add	r9, sp, #12
   891f0:	b	890b8 <fputs@plt+0x77fa4>
   891f4:	ldr	r1, [r5]
   891f8:	mov	r2, r6
   891fc:	bl	42ef4 <fputs@plt+0x31de0>
   89200:	b	8913c <fputs@plt+0x78028>
   89204:	ldr	r3, [r4, #68]	; 0x44
   89208:	bic	r3, r3, #-16777216	; 0xff000000
   8920c:	bic	r3, r3, #255	; 0xff
   89210:	cmp	r3, r8
   89214:	bne	89134 <fputs@plt+0x78020>
   89218:	mov	r0, r4
   8921c:	bl	1d7c4 <fputs@plt+0xc6b0>
   89220:	b	89134 <fputs@plt+0x78020>
   89224:	andeq	sp, r0, r4, ror #28
   89228:	andeq	sp, r0, r8, asr #26
   8922c:	push	{lr}		; (str lr, [sp, #-4]!)
   89230:	sub	sp, sp, #20
   89234:	mov	ip, #0
   89238:	ldr	lr, [sp, #24]
   8923c:	str	ip, [sp]
   89240:	stmib	sp, {r3, lr}
   89244:	mov	r3, #1
   89248:	bl	88f20 <fputs@plt+0x77e0c>
   8924c:	add	sp, sp, #20
   89250:	pop	{pc}		; (ldr pc, [sp], #4)
   89254:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   89258:	sub	sp, sp, #24
   8925c:	mov	ip, #0
   89260:	ldr	r9, [sp, #56]	; 0x38
   89264:	mov	r8, r1
   89268:	mov	r6, r2
   8926c:	str	ip, [r9]
   89270:	mov	sl, r3
   89274:	str	ip, [sp, #20]
   89278:	mov	r5, r0
   8927c:	ldr	r7, [sp, #60]	; 0x3c
   89280:	bl	38800 <fputs@plt+0x276ec>
   89284:	cmp	r8, #0
   89288:	cmpne	r0, #0
   8928c:	moveq	r4, #1
   89290:	movne	r4, #0
   89294:	beq	89410 <fputs@plt+0x782fc>
   89298:	cmp	r6, #0
   8929c:	movlt	r3, r6
   892a0:	blt	892d4 <fputs@plt+0x781c0>
   892a4:	mov	r3, r4
   892a8:	beq	892d4 <fputs@plt+0x781c0>
   892ac:	ldrb	r1, [r8, r3]
   892b0:	add	r0, r8, r3
   892b4:	cmp	r1, #0
   892b8:	bne	892c8 <fputs@plt+0x781b4>
   892bc:	ldrb	r2, [r0, #1]
   892c0:	cmp	r2, #0
   892c4:	beq	892d4 <fputs@plt+0x781c0>
   892c8:	add	r3, r3, #2
   892cc:	cmp	r6, r3
   892d0:	bgt	892ac <fputs@plt+0x78198>
   892d4:	mov	r2, r3
   892d8:	mov	r1, r8
   892dc:	mov	r0, r5
   892e0:	bl	2e298 <fputs@plt+0x1d184>
   892e4:	subs	r6, r0, #0
   892e8:	moveq	r9, r6
   892ec:	beq	8932c <fputs@plt+0x78218>
   892f0:	mov	r1, #0
   892f4:	add	r2, sp, #20
   892f8:	str	r9, [sp, #4]
   892fc:	str	r2, [sp, #8]
   89300:	str	r1, [sp]
   89304:	mov	r3, sl
   89308:	mvn	r2, #0
   8930c:	mov	r1, r6
   89310:	mov	r0, r5
   89314:	bl	88f20 <fputs@plt+0x77e0c>
   89318:	ldr	r4, [pc, #280]	; 89438 <fputs@plt+0x78324>
   8931c:	mov	r9, r0
   89320:	sub	r4, r0, r4
   89324:	clz	r4, r4
   89328:	lsr	r4, r4, #5
   8932c:	ldr	ip, [sp, #20]
   89330:	cmp	ip, #0
   89334:	cmpne	r7, #0
   89338:	beq	893e0 <fputs@plt+0x782cc>
   8933c:	sub	r3, ip, r6
   89340:	ldrb	r2, [r6]
   89344:	cmp	r3, #0
   89348:	mvnlt	ip, #0
   8934c:	cmp	r2, #0
   89350:	cmpne	r6, ip
   89354:	bcs	89430 <fputs@plt+0x7831c>
   89358:	mov	r3, r6
   8935c:	mov	r0, #0
   89360:	cmp	r2, #191	; 0xbf
   89364:	add	r1, r3, #1
   89368:	ldrb	r2, [r3, #1]
   8936c:	movls	r3, r1
   89370:	bls	89394 <fputs@plt+0x78280>
   89374:	and	r3, r2, #192	; 0xc0
   89378:	cmp	r3, #128	; 0x80
   8937c:	mov	r3, r1
   89380:	bne	89394 <fputs@plt+0x78280>
   89384:	ldrb	r2, [r3, #1]!
   89388:	and	r1, r2, #192	; 0xc0
   8938c:	cmp	r1, #128	; 0x80
   89390:	beq	89384 <fputs@plt+0x78270>
   89394:	cmp	r2, #0
   89398:	cmpne	ip, r3
   8939c:	movhi	r1, #1
   893a0:	movls	r1, #0
   893a4:	add	r0, r0, #1
   893a8:	bhi	89360 <fputs@plt+0x7824c>
   893ac:	ldr	ip, [pc, #136]	; 8943c <fputs@plt+0x78328>
   893b0:	mov	r3, r8
   893b4:	ldrb	lr, [r3, #1]
   893b8:	ldrb	r2, [r3]
   893bc:	add	r1, r1, #1
   893c0:	add	r2, r2, lr, lsl #8
   893c4:	sub	r2, r2, #55296	; 0xd800
   893c8:	cmp	r2, ip
   893cc:	addhi	r3, r3, #2
   893d0:	addls	r3, r3, #4
   893d4:	cmp	r1, r0
   893d8:	bne	893b4 <fputs@plt+0x782a0>
   893dc:	str	r3, [r7]
   893e0:	mov	r1, r6
   893e4:	mov	r0, r5
   893e8:	bl	1d100 <fputs@plt+0xbfec>
   893ec:	ldrb	r3, [r5, #69]	; 0x45
   893f0:	cmp	r3, #0
   893f4:	orrne	r4, r4, #1
   893f8:	cmp	r4, #0
   893fc:	bne	89420 <fputs@plt+0x7830c>
   89400:	ldr	r0, [r5, #56]	; 0x38
   89404:	and	r0, r0, r9
   89408:	add	sp, sp, #24
   8940c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   89410:	ldr	r0, [pc, #40]	; 89440 <fputs@plt+0x7832c>
   89414:	bl	3566c <fputs@plt+0x24558>
   89418:	add	sp, sp, #24
   8941c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   89420:	mov	r0, r5
   89424:	bl	22a88 <fputs@plt+0x11974>
   89428:	add	sp, sp, #24
   8942c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   89430:	mov	r3, r8
   89434:	b	893dc <fputs@plt+0x782c8>
   89438:	andeq	r0, r0, sl, lsl #24
   8943c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   89440:	andeq	sl, r1, r8, asr pc
   89444:	push	{lr}		; (str lr, [sp, #-4]!)
   89448:	sub	sp, sp, #12
   8944c:	ldr	ip, [sp, #16]
   89450:	stm	sp, {r3, ip}
   89454:	mov	r3, #0
   89458:	bl	89254 <fputs@plt+0x78140>
   8945c:	add	sp, sp, #12
   89460:	pop	{pc}		; (ldr pc, [sp], #4)
   89464:	push	{lr}		; (str lr, [sp, #-4]!)
   89468:	sub	sp, sp, #12
   8946c:	ldr	ip, [sp, #16]
   89470:	stm	sp, {r3, ip}
   89474:	mov	r3, #1
   89478:	bl	89254 <fputs@plt+0x78140>
   8947c:	add	sp, sp, #12
   89480:	pop	{pc}		; (ldr pc, [sp], #4)
   89484:	push	{r1, r2, r3}
   89488:	mov	r3, #0
   8948c:	push	{r4, r5, r6, r7, r8, r9, lr}
   89490:	sub	sp, sp, #112	; 0x70
   89494:	ldr	r5, [r0, #68]	; 0x44
   89498:	str	r3, [sp, #8]
   8949c:	cmp	r5, r3
   894a0:	beq	894b4 <fputs@plt+0x783a0>
   894a4:	add	sp, sp, #112	; 0x70
   894a8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   894ac:	add	sp, sp, #12
   894b0:	bx	lr
   894b4:	ldr	r6, [r0]
   894b8:	add	r3, sp, #144	; 0x90
   894bc:	mov	r4, r0
   894c0:	mov	r2, r3
   894c4:	mov	r0, r6
   894c8:	ldr	r1, [sp, #140]	; 0x8c
   894cc:	str	r3, [sp, #4]
   894d0:	bl	39024 <fputs@plt+0x27f10>
   894d4:	subs	r9, r0, #0
   894d8:	beq	894a4 <fputs@plt+0x78390>
   894dc:	ldrb	r3, [r4, #18]
   894e0:	add	r8, r4, #444	; 0x1bc
   894e4:	add	r7, sp, #12
   894e8:	add	r3, r3, #1
   894ec:	strb	r3, [r4, #18]
   894f0:	mov	r1, r8
   894f4:	mov	r0, r7
   894f8:	mov	r2, #100	; 0x64
   894fc:	bl	10f7c <memcpy@plt>
   89500:	mov	r1, r5
   89504:	mov	r0, r8
   89508:	mov	r2, #100	; 0x64
   8950c:	bl	10ee0 <memset@plt>
   89510:	add	r2, sp, #8
   89514:	mov	r1, r9
   89518:	mov	r0, r4
   8951c:	bl	885a0 <fputs@plt+0x7748c>
   89520:	ldr	r1, [sp, #8]
   89524:	mov	r0, r6
   89528:	bl	1d100 <fputs@plt+0xbfec>
   8952c:	mov	r1, r9
   89530:	mov	r0, r6
   89534:	bl	1d100 <fputs@plt+0xbfec>
   89538:	mov	r1, r7
   8953c:	mov	r0, r8
   89540:	mov	r2, #100	; 0x64
   89544:	bl	10f7c <memcpy@plt>
   89548:	ldrb	r3, [r4, #18]
   8954c:	sub	r3, r3, #1
   89550:	strb	r3, [r4, #18]
   89554:	add	sp, sp, #112	; 0x70
   89558:	pop	{r4, r5, r6, r7, r8, r9, lr}
   8955c:	add	sp, sp, #12
   89560:	bx	lr
   89564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89568:	mov	r6, r0
   8956c:	ldr	r0, [r0]
   89570:	mov	fp, r2
   89574:	ldr	sl, [pc, #128]	; 895fc <fputs@plt+0x784e8>
   89578:	ldr	r2, [r0, #16]
   8957c:	ldr	r9, [pc, #124]	; 89600 <fputs@plt+0x784ec>
   89580:	sub	sp, sp, #44	; 0x2c
   89584:	ldr	r7, [r2, r1, lsl #4]
   89588:	add	sl, pc, sl
   8958c:	add	r9, pc, r9
   89590:	mov	r4, #1
   89594:	add	r5, sp, #16
   89598:	mov	r8, #24
   8959c:	str	r3, [sp, #12]
   895a0:	mov	r3, r4
   895a4:	mov	r2, sl
   895a8:	mov	r1, r5
   895ac:	mov	r0, r8
   895b0:	bl	32340 <fputs@plt+0x2122c>
   895b4:	mov	r2, r7
   895b8:	mov	r1, r5
   895bc:	ldr	r0, [r6]
   895c0:	bl	18cb0 <fputs@plt+0x7b9c>
   895c4:	add	r4, r4, #1
   895c8:	mov	r3, r5
   895cc:	mov	r2, r7
   895d0:	mov	r1, r9
   895d4:	cmp	r0, #0
   895d8:	mov	r0, r6
   895dc:	beq	895ec <fputs@plt+0x784d8>
   895e0:	ldr	ip, [sp, #12]
   895e4:	stm	sp, {fp, ip}
   895e8:	bl	89484 <fputs@plt+0x78370>
   895ec:	cmp	r4, #5
   895f0:	bne	895a0 <fputs@plt+0x7848c>
   895f4:	add	sp, sp, #44	; 0x2c
   895f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   895fc:	andeq	sp, r0, r8, ror r9
   89600:	andeq	sp, r0, r4, lsl #19
   89604:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   89608:	mov	r5, r1
   8960c:	ldr	r1, [r1, #20]
   89610:	sub	sp, sp, #16
   89614:	cmp	r1, #0
   89618:	mov	r6, r0
   8961c:	ldr	r7, [r0]
   89620:	beq	8976c <fputs@plt+0x78658>
   89624:	ldr	r0, [r7, #20]
   89628:	cmp	r0, #0
   8962c:	ble	897a8 <fputs@plt+0x78694>
   89630:	ldr	r3, [r7, #16]
   89634:	ldr	r2, [r3, #12]
   89638:	cmp	r2, r1
   8963c:	movne	r4, #0
   89640:	bne	89658 <fputs@plt+0x78544>
   89644:	b	897a8 <fputs@plt+0x78694>
   89648:	ldr	r2, [r3, #12]
   8964c:	lsl	r8, r4, #4
   89650:	cmp	r1, r2
   89654:	beq	8966c <fputs@plt+0x78558>
   89658:	add	r4, r4, #1
   8965c:	cmp	r4, r0
   89660:	add	r3, r3, #16
   89664:	bne	89648 <fputs@plt+0x78534>
   89668:	lsl	r8, r4, #4
   8966c:	ldr	r0, [r5, #24]
   89670:	add	r2, sp, #12
   89674:	add	r0, r0, #8
   89678:	ldr	r1, [r5, #4]
   8967c:	bl	175dc <fputs@plt+0x64c8>
   89680:	cmp	r0, #0
   89684:	beq	8968c <fputs@plt+0x78578>
   89688:	ldr	r0, [r0, #8]
   8968c:	ldr	r3, [r7, #16]
   89690:	ldr	sl, [pc, #304]	; 897c8 <fputs@plt+0x786b4>
   89694:	cmp	r4, #1
   89698:	add	sl, pc, sl
   8969c:	mov	r1, #14
   896a0:	ldr	r9, [r3, r8]
   896a4:	ldrne	sl, [pc, #288]	; 897cc <fputs@plt+0x786b8>
   896a8:	movne	r1, #16
   896ac:	addne	sl, pc, sl
   896b0:	ldr	r3, [r0]
   896b4:	ldr	r2, [r5]
   896b8:	mov	r0, r6
   896bc:	str	r9, [sp]
   896c0:	bl	39730 <fputs@plt+0x2861c>
   896c4:	subs	r3, r0, #0
   896c8:	beq	896d4 <fputs@plt+0x785c0>
   896cc:	add	sp, sp, #16
   896d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   896d4:	str	r9, [sp]
   896d8:	mov	r2, sl
   896dc:	mov	r1, #9
   896e0:	mov	r0, r6
   896e4:	bl	39730 <fputs@plt+0x2861c>
   896e8:	cmp	r0, #0
   896ec:	bne	896cc <fputs@plt+0x785b8>
   896f0:	ldr	r9, [r6, #8]
   896f4:	cmp	r9, #0
   896f8:	beq	897b4 <fputs@plt+0x786a0>
   896fc:	ldr	r2, [r7, #16]
   89700:	ldr	r0, [r5]
   89704:	ldr	r1, [pc, #196]	; 897d0 <fputs@plt+0x786bc>
   89708:	mov	r3, sl
   8970c:	ldr	r2, [r2, r8]
   89710:	add	r1, pc, r1
   89714:	str	r0, [sp]
   89718:	mov	r0, r6
   8971c:	bl	89484 <fputs@plt+0x78370>
   89720:	mov	r2, r4
   89724:	ldr	r1, [r6, #8]
   89728:	ldr	r0, [r6]
   8972c:	mov	r6, #0
   89730:	bl	2ef08 <fputs@plt+0x1ddf4>
   89734:	ldr	r5, [r5]
   89738:	mov	r2, r4
   8973c:	mov	r3, r6
   89740:	str	r6, [sp]
   89744:	mov	r1, #127	; 0x7f
   89748:	mov	r0, r9
   8974c:	bl	2e760 <fputs@plt+0x1d64c>
   89750:	mov	r3, r6
   89754:	mov	r2, r5
   89758:	mov	r1, r0
   8975c:	mov	r0, r9
   89760:	bl	24588 <fputs@plt+0x13474>
   89764:	add	sp, sp, #16
   89768:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   8976c:	ldr	r8, [pc, #96]	; 897d4 <fputs@plt+0x786c0>
   89770:	ldr	r4, [pc, #96]	; 897d8 <fputs@plt+0x786c4>
   89774:	ldr	r0, [r5, #24]
   89778:	add	r2, sp, #12
   8977c:	add	r0, r0, #8
   89780:	ldr	r1, [r5, #4]
   89784:	bl	175dc <fputs@plt+0x64c8>
   89788:	cmp	r0, #0
   8978c:	bne	89688 <fputs@plt+0x78574>
   89790:	ldr	r3, [r7, #16]
   89794:	ldr	sl, [pc, #64]	; 897dc <fputs@plt+0x786c8>
   89798:	mov	r1, #16
   8979c:	add	sl, pc, sl
   897a0:	ldr	r9, [r3, r8]
   897a4:	b	896b0 <fputs@plt+0x7859c>
   897a8:	mov	r8, #0
   897ac:	mov	r4, r8
   897b0:	b	89774 <fputs@plt+0x78660>
   897b4:	mov	r0, r6
   897b8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   897bc:	subs	r9, r0, #0
   897c0:	beq	896cc <fputs@plt+0x785b8>
   897c4:	b	896fc <fputs@plt+0x785e8>
   897c8:	andeq	fp, r0, r0, lsr #30
   897cc:	andeq	fp, r0, r0, lsr #30
   897d0:	andeq	sp, r0, r0, lsr #16
   897d4:			; <UNDEFINED> instruction: 0xff0bdc00
   897d8:			; <UNDEFINED> instruction: 0xfff0bdc0
   897dc:	andeq	fp, r0, r0, lsr lr
   897e0:	push	{r4, r5, r6, r7, lr}
   897e4:	mov	r7, r1
   897e8:	ldr	r1, [r0, #8]
   897ec:	sub	sp, sp, #20
   897f0:	cmp	r1, #0
   897f4:	mov	r4, r0
   897f8:	mov	r6, r2
   897fc:	beq	898bc <fputs@plt+0x787a8>
   89800:	ldrb	r3, [r4, #19]
   89804:	mov	r0, r1
   89808:	mov	r2, r7
   8980c:	cmp	r3, #0
   89810:	subne	r3, r3, #1
   89814:	ldreq	r5, [r4, #76]	; 0x4c
   89818:	uxtbne	r3, r3
   8981c:	strbne	r3, [r4, #19]
   89820:	addne	r3, r4, r3, lsl #2
   89824:	addeq	r5, r5, #1
   89828:	ldrne	r5, [r3, #28]
   8982c:	streq	r5, [r4, #76]	; 0x4c
   89830:	mov	r3, r5
   89834:	str	r6, [sp]
   89838:	mov	r1, #118	; 0x76
   8983c:	bl	2e760 <fputs@plt+0x1d64c>
   89840:	ldr	r3, [r4, #416]	; 0x1a0
   89844:	mov	r2, #1
   89848:	cmp	r3, #0
   8984c:	moveq	r3, r4
   89850:	cmp	r6, r2
   89854:	strb	r2, [r3, #21]
   89858:	ldr	r3, [r4]
   8985c:	ldr	r3, [r3, #16]
   89860:	ldr	r2, [r3, r6, lsl #4]
   89864:	beq	898b0 <fputs@plt+0x7879c>
   89868:	ldr	r3, [pc, #88]	; 898c8 <fputs@plt+0x787b4>
   8986c:	add	r3, pc, r3
   89870:	ldr	r1, [pc, #84]	; 898cc <fputs@plt+0x787b8>
   89874:	str	r5, [sp, #8]
   89878:	str	r5, [sp, #4]
   8987c:	str	r7, [sp]
   89880:	add	r1, pc, r1
   89884:	mov	r0, r4
   89888:	bl	89484 <fputs@plt+0x78370>
   8988c:	cmp	r5, #0
   89890:	bne	8989c <fputs@plt+0x78788>
   89894:	add	sp, sp, #20
   89898:	pop	{r4, r5, r6, r7, pc}
   8989c:	mov	r1, r5
   898a0:	mov	r0, r4
   898a4:	add	sp, sp, #20
   898a8:	pop	{r4, r5, r6, r7, lr}
   898ac:	b	200f0 <fputs@plt+0xefdc>
   898b0:	ldr	r3, [pc, #24]	; 898d0 <fputs@plt+0x787bc>
   898b4:	add	r3, pc, r3
   898b8:	b	89870 <fputs@plt+0x7875c>
   898bc:	bl	2e7d4 <fputs@plt+0x1d6c0>
   898c0:	mov	r1, r0
   898c4:	b	89800 <fputs@plt+0x786ec>
   898c8:	andeq	fp, r0, r0, ror #26
   898cc:	andeq	sp, r0, r4, ror #13
   898d0:	andeq	fp, r0, r4, lsl #26
   898d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   898d8:	mov	r8, r2
   898dc:	ldr	r5, [r0]
   898e0:	sub	sp, sp, #36	; 0x24
   898e4:	mov	r7, r1
   898e8:	ldrb	r2, [r5, #69]	; 0x45
   898ec:	cmp	r2, #0
   898f0:	beq	89908 <fputs@plt+0x787f4>
   898f4:	mov	r1, r7
   898f8:	mov	r0, r5
   898fc:	bl	23860 <fputs@plt+0x1274c>
   89900:	add	sp, sp, #36	; 0x24
   89904:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89908:	mov	r6, r0
   8990c:	mov	r9, r3
   89910:	bl	75f2c <fputs@plt+0x64e18>
   89914:	subs	r4, r0, #0
   89918:	bne	898f4 <fputs@plt+0x787e0>
   8991c:	cmp	r9, #0
   89920:	bne	89c6c <fputs@plt+0x78b58>
   89924:	add	r2, r7, #8
   89928:	mov	r1, r8
   8992c:	mov	r0, r6
   89930:	bl	767e8 <fputs@plt+0x656d4>
   89934:	subs	r9, r0, #0
   89938:	beq	898f4 <fputs@plt+0x787e0>
   8993c:	ldr	r1, [r9, #64]	; 0x40
   89940:	cmp	r1, #0
   89944:	beq	89d34 <fputs@plt+0x78c20>
   89948:	ldr	r0, [r5, #20]
   8994c:	cmp	r0, #0
   89950:	ble	89d68 <fputs@plt+0x78c54>
   89954:	ldr	ip, [r5, #16]
   89958:	ldr	r3, [ip, #12]
   8995c:	cmp	r1, r3
   89960:	movne	r3, ip
   89964:	bne	8997c <fputs@plt+0x78868>
   89968:	b	89d68 <fputs@plt+0x78c54>
   8996c:	add	r3, r3, #16
   89970:	ldr	r2, [r3, #12]
   89974:	cmp	r1, r2
   89978:	beq	89988 <fputs@plt+0x78874>
   8997c:	add	r4, r4, #1
   89980:	cmp	r0, r4
   89984:	bne	8996c <fputs@plt+0x78858>
   89988:	ldrb	r3, [r9, #42]	; 0x2a
   8998c:	tst	r3, #16
   89990:	bne	89d18 <fputs@plt+0x78c04>
   89994:	cmp	r4, #1
   89998:	beq	89cf0 <fputs@plt+0x78bdc>
   8999c:	ldr	fp, [pc, #1964]	; 8a150 <fputs@plt+0x7903c>
   899a0:	lsl	r3, r4, #4
   899a4:	add	fp, pc, fp
   899a8:	str	r3, [sp, #8]
   899ac:	ldr	r3, [sp, #8]
   899b0:	mov	r2, fp
   899b4:	mov	r1, #9
   899b8:	ldr	sl, [ip, r3]
   899bc:	mov	r0, r6
   899c0:	mov	r3, #0
   899c4:	str	sl, [sp]
   899c8:	bl	39730 <fputs@plt+0x2861c>
   899cc:	subs	r3, r0, #0
   899d0:	bne	898f4 <fputs@plt+0x787e0>
   899d4:	cmp	r8, #0
   899d8:	beq	89cac <fputs@plt+0x78b98>
   899dc:	cmp	r4, #1
   899e0:	movne	r1, #17
   899e4:	moveq	r1, #15
   899e8:	ldr	r2, [r9]
   899ec:	mov	r0, r6
   899f0:	str	sl, [sp]
   899f4:	bl	39730 <fputs@plt+0x2861c>
   899f8:	subs	r3, r0, #0
   899fc:	bne	898f4 <fputs@plt+0x787e0>
   89a00:	ldr	r2, [r9]
   89a04:	mov	r1, #9
   89a08:	str	sl, [sp]
   89a0c:	mov	r0, r6
   89a10:	bl	39730 <fputs@plt+0x2861c>
   89a14:	cmp	r0, #0
   89a18:	bne	898f4 <fputs@plt+0x787e0>
   89a1c:	ldr	r1, [pc, #1840]	; 8a154 <fputs@plt+0x79040>
   89a20:	mov	r2, #7
   89a24:	add	r1, pc, r1
   89a28:	ldr	r0, [r9]
   89a2c:	bl	2a320 <fputs@plt+0x1920c>
   89a30:	cmp	r0, #0
   89a34:	beq	89de8 <fputs@plt+0x78cd4>
   89a38:	cmp	r8, #0
   89a3c:	ldr	r3, [r9, #12]
   89a40:	beq	89db8 <fputs@plt+0x78ca4>
   89a44:	cmp	r3, #0
   89a48:	beq	89ff4 <fputs@plt+0x78ee0>
   89a4c:	ldr	r3, [r6, #8]
   89a50:	cmp	r3, #0
   89a54:	beq	89f48 <fputs@plt+0x78e34>
   89a58:	mov	r2, r4
   89a5c:	mov	r1, #1
   89a60:	mov	r0, r6
   89a64:	bl	5aa4c <fputs@plt+0x49938>
   89a68:	ldr	r2, [pc, #1768]	; 8a158 <fputs@plt+0x79044>
   89a6c:	ldr	r3, [r9]
   89a70:	add	r2, pc, r2
   89a74:	mov	r1, r4
   89a78:	mov	r0, r6
   89a7c:	bl	89564 <fputs@plt+0x78450>
   89a80:	ldr	r3, [r6]
   89a84:	str	r3, [sp, #12]
   89a88:	ldr	r3, [r3, #24]
   89a8c:	tst	r3, #524288	; 0x80000
   89a90:	beq	89aac <fputs@plt+0x78998>
   89a94:	ldrb	r3, [r9, #42]	; 0x2a
   89a98:	tst	r3, #16
   89a9c:	bne	89aac <fputs@plt+0x78998>
   89aa0:	ldr	r3, [r9, #12]
   89aa4:	cmp	r3, #0
   89aa8:	beq	89f5c <fputs@plt+0x78e48>
   89aac:	ldr	r3, [r6, #8]
   89ab0:	mov	r2, r3
   89ab4:	str	r3, [sp, #16]
   89ab8:	ldr	r3, [sp, #12]
   89abc:	cmp	r2, #0
   89ac0:	ldr	r2, [sp, #8]
   89ac4:	ldr	r3, [r3, #16]
   89ac8:	add	r3, r3, r2
   89acc:	str	r3, [sp, #20]
   89ad0:	beq	89fe4 <fputs@plt+0x78ed0>
   89ad4:	mov	r2, r4
   89ad8:	mov	r1, #1
   89adc:	mov	r0, r6
   89ae0:	bl	5aa4c <fputs@plt+0x49938>
   89ae4:	ldrb	r3, [r9, #42]	; 0x2a
   89ae8:	tst	r3, #16
   89aec:	bne	89e3c <fputs@plt+0x78d28>
   89af0:	mov	r2, r9
   89af4:	ldrb	r1, [r6, #442]	; 0x1ba
   89af8:	ldr	r0, [r6]
   89afc:	bl	20344 <fputs@plt+0xf230>
   89b00:	subs	sl, r0, #0
   89b04:	beq	89b20 <fputs@plt+0x78a0c>
   89b08:	mov	r1, sl
   89b0c:	mov	r0, r6
   89b10:	bl	89604 <fputs@plt+0x784f0>
   89b14:	ldr	sl, [sl, #32]
   89b18:	cmp	sl, #0
   89b1c:	bne	89b08 <fputs@plt+0x789f4>
   89b20:	ldrb	r3, [r9, #42]	; 0x2a
   89b24:	tst	r3, #8
   89b28:	bne	89e1c <fputs@plt+0x78d08>
   89b2c:	ldr	r3, [sp, #20]
   89b30:	ldr	r1, [r9]
   89b34:	mov	r0, r6
   89b38:	ldr	r2, [r3]
   89b3c:	str	r1, [sp]
   89b40:	ldr	r1, [pc, #1556]	; 8a15c <fputs@plt+0x79048>
   89b44:	mov	r3, fp
   89b48:	add	r1, pc, r1
   89b4c:	bl	89484 <fputs@plt+0x78370>
   89b50:	cmp	r8, #0
   89b54:	bne	89dd8 <fputs@plt+0x78cc4>
   89b58:	ldrb	r3, [r9, #42]	; 0x2a
   89b5c:	tst	r3, #16
   89b60:	beq	89e58 <fputs@plt+0x78d44>
   89b64:	ldr	fp, [sp, #16]
   89b68:	mov	r8, #0
   89b6c:	ldr	sl, [r9]
   89b70:	mov	r3, r8
   89b74:	mov	r2, r4
   89b78:	mov	r1, #151	; 0x97
   89b7c:	str	r8, [sp]
   89b80:	mov	r0, fp
   89b84:	bl	2e760 <fputs@plt+0x1d64c>
   89b88:	mov	r3, r8
   89b8c:	mov	r2, sl
   89b90:	mov	r1, r0
   89b94:	mov	r0, fp
   89b98:	bl	24588 <fputs@plt+0x13474>
   89b9c:	ldr	sl, [sp, #16]
   89ba0:	mov	r8, #0
   89ba4:	ldr	r9, [r9]
   89ba8:	mov	r3, r8
   89bac:	mov	r2, r4
   89bb0:	mov	r1, #125	; 0x7d
   89bb4:	str	r8, [sp]
   89bb8:	mov	r0, sl
   89bbc:	bl	2e760 <fputs@plt+0x1d64c>
   89bc0:	mov	r3, r8
   89bc4:	mov	r2, r9
   89bc8:	mov	r1, r0
   89bcc:	mov	r0, sl
   89bd0:	bl	24588 <fputs@plt+0x13474>
   89bd4:	mov	r2, r4
   89bd8:	ldr	r1, [r6, #8]
   89bdc:	ldr	r0, [r6]
   89be0:	bl	2ef08 <fputs@plt+0x1ddf4>
   89be4:	ldr	r3, [sp, #12]
   89be8:	ldr	r2, [sp, #8]
   89bec:	ldr	r3, [r3, #16]
   89bf0:	add	r2, r3, r2
   89bf4:	ldr	r2, [r2, #12]
   89bf8:	ldrh	r1, [r2, #78]	; 0x4e
   89bfc:	tst	r1, #2
   89c00:	beq	898f4 <fputs@plt+0x787e0>
   89c04:	ldr	r6, [r2, #16]
   89c08:	cmp	r6, r8
   89c0c:	ldrne	r9, [sp, #12]
   89c10:	beq	89c50 <fputs@plt+0x78b3c>
   89c14:	ldr	r4, [r6, #8]
   89c18:	ldr	r3, [r4, #12]
   89c1c:	cmp	r3, #0
   89c20:	beq	89c3c <fputs@plt+0x78b28>
   89c24:	add	r2, r4, #34	; 0x22
   89c28:	add	r1, r4, #4
   89c2c:	mov	r0, r9
   89c30:	bl	23bc4 <fputs@plt+0x12ab0>
   89c34:	str	r8, [r4, #4]
   89c38:	strh	r8, [r4, #34]	; 0x22
   89c3c:	ldr	r6, [r6]
   89c40:	cmp	r6, #0
   89c44:	bne	89c14 <fputs@plt+0x78b00>
   89c48:	ldr	r3, [sp, #12]
   89c4c:	ldr	r3, [r3, #16]
   89c50:	ldr	r2, [sp, #8]
   89c54:	add	r3, r3, r2
   89c58:	ldr	r2, [r3, #12]
   89c5c:	ldrh	r3, [r2, #78]	; 0x4e
   89c60:	bic	r3, r3, #2
   89c64:	strh	r3, [r2, #78]	; 0x4e
   89c68:	b	898f4 <fputs@plt+0x787e0>
   89c6c:	ldrb	r3, [r5, #73]	; 0x49
   89c70:	add	r2, r7, #8
   89c74:	mov	r1, r8
   89c78:	add	r3, r3, #1
   89c7c:	strb	r3, [r5, #73]	; 0x49
   89c80:	mov	r0, r6
   89c84:	bl	767e8 <fputs@plt+0x656d4>
   89c88:	ldrb	r3, [r5, #73]	; 0x49
   89c8c:	sub	r3, r3, #1
   89c90:	strb	r3, [r5, #73]	; 0x49
   89c94:	subs	r9, r0, #0
   89c98:	bne	8993c <fputs@plt+0x78828>
   89c9c:	mov	r0, r6
   89ca0:	ldr	r1, [r7, #12]
   89ca4:	bl	5aa8c <fputs@plt+0x49978>
   89ca8:	b	898f4 <fputs@plt+0x787e0>
   89cac:	ldrb	r3, [r9, #42]	; 0x2a
   89cb0:	tst	r3, #16
   89cb4:	beq	89d04 <fputs@plt+0x78bf0>
   89cb8:	ldr	r3, [r9, #56]	; 0x38
   89cbc:	cmp	r3, #0
   89cc0:	bne	89cd4 <fputs@plt+0x78bc0>
   89cc4:	b	89d5c <fputs@plt+0x78c48>
   89cc8:	ldr	r3, [r3, #24]
   89ccc:	cmp	r3, #0
   89cd0:	beq	89d5c <fputs@plt+0x78c48>
   89cd4:	ldr	r2, [r3]
   89cd8:	cmp	r5, r2
   89cdc:	bne	89cc8 <fputs@plt+0x78bb4>
   89ce0:	ldr	r3, [r3, #4]
   89ce4:	mov	r1, #30
   89ce8:	ldr	r3, [r3, #4]
   89cec:	b	899e8 <fputs@plt+0x788d4>
   89cf0:	ldr	fp, [pc, #1128]	; 8a160 <fputs@plt+0x7904c>
   89cf4:	mov	r3, #16
   89cf8:	add	fp, pc, fp
   89cfc:	str	r3, [sp, #8]
   89d00:	b	899ac <fputs@plt+0x78898>
   89d04:	cmp	r4, #1
   89d08:	mov	r3, r8
   89d0c:	movne	r1, #11
   89d10:	moveq	r1, #13
   89d14:	b	899e8 <fputs@plt+0x788d4>
   89d18:	mov	r1, r9
   89d1c:	mov	r0, r6
   89d20:	bl	57108 <fputs@plt+0x45ff4>
   89d24:	cmp	r0, #0
   89d28:	bne	898f4 <fputs@plt+0x787e0>
   89d2c:	ldr	ip, [r5, #16]
   89d30:	b	89994 <fputs@plt+0x78880>
   89d34:	ldrb	r3, [r9, #42]	; 0x2a
   89d38:	tst	r3, #16
   89d3c:	bne	89d88 <fputs@plt+0x78c74>
   89d40:	ldr	r3, [pc, #1052]	; 8a164 <fputs@plt+0x79050>
   89d44:	ldr	fp, [pc, #1052]	; 8a168 <fputs@plt+0x79054>
   89d48:	ldr	ip, [r5, #16]
   89d4c:	str	r3, [sp, #8]
   89d50:	ldr	r4, [pc, #1044]	; 8a16c <fputs@plt+0x79058>
   89d54:	add	fp, pc, fp
   89d58:	b	899ac <fputs@plt+0x78898>
   89d5c:	mov	r3, #0
   89d60:	ldr	r3, [r3, #4]
   89d64:	udf	#0
   89d68:	ldrb	r3, [r9, #42]	; 0x2a
   89d6c:	ands	r3, r3, #16
   89d70:	bne	89d18 <fputs@plt+0x78c04>
   89d74:	ldr	fp, [pc, #1012]	; 8a170 <fputs@plt+0x7905c>
   89d78:	str	r3, [sp, #8]
   89d7c:	ldr	ip, [r5, #16]
   89d80:	add	fp, pc, fp
   89d84:	b	899ac <fputs@plt+0x78898>
   89d88:	mov	r1, r9
   89d8c:	mov	r0, r6
   89d90:	bl	57108 <fputs@plt+0x45ff4>
   89d94:	cmp	r0, #0
   89d98:	bne	898f4 <fputs@plt+0x787e0>
   89d9c:	ldr	r3, [pc, #960]	; 8a164 <fputs@plt+0x79050>
   89da0:	ldr	fp, [pc, #972]	; 8a174 <fputs@plt+0x79060>
   89da4:	ldr	ip, [r5, #16]
   89da8:	str	r3, [sp, #8]
   89dac:	ldr	r4, [pc, #952]	; 8a16c <fputs@plt+0x79058>
   89db0:	add	fp, pc, fp
   89db4:	b	899ac <fputs@plt+0x78898>
   89db8:	cmp	r3, #0
   89dbc:	beq	89a4c <fputs@plt+0x78938>
   89dc0:	ldr	r1, [pc, #944]	; 8a178 <fputs@plt+0x79064>
   89dc4:	ldr	r2, [r9]
   89dc8:	mov	r0, r6
   89dcc:	add	r1, pc, r1
   89dd0:	bl	39630 <fputs@plt+0x2851c>
   89dd4:	b	898f4 <fputs@plt+0x787e0>
   89dd8:	ldrb	r3, [r9, #42]	; 0x2a
   89ddc:	tst	r3, #16
   89de0:	beq	89b9c <fputs@plt+0x78a88>
   89de4:	b	89b64 <fputs@plt+0x78a50>
   89de8:	ldr	r1, [pc, #908]	; 8a17c <fputs@plt+0x79068>
   89dec:	mov	r2, #11
   89df0:	add	r1, pc, r1
   89df4:	ldr	r0, [r9]
   89df8:	bl	2a320 <fputs@plt+0x1920c>
   89dfc:	cmp	r0, #0
   89e00:	beq	89a38 <fputs@plt+0x78924>
   89e04:	ldr	r1, [pc, #884]	; 8a180 <fputs@plt+0x7906c>
   89e08:	ldr	r2, [r9]
   89e0c:	mov	r0, r6
   89e10:	add	r1, pc, r1
   89e14:	bl	39630 <fputs@plt+0x2851c>
   89e18:	b	898f4 <fputs@plt+0x787e0>
   89e1c:	ldr	r2, [sp, #20]
   89e20:	ldr	r1, [pc, #860]	; 8a184 <fputs@plt+0x79070>
   89e24:	ldr	r3, [r9]
   89e28:	ldr	r2, [r2]
   89e2c:	add	r1, pc, r1
   89e30:	mov	r0, r6
   89e34:	bl	89484 <fputs@plt+0x78370>
   89e38:	b	89b2c <fputs@plt+0x78a18>
   89e3c:	mov	r3, #0
   89e40:	str	r3, [sp]
   89e44:	mov	r2, r3
   89e48:	mov	r1, #149	; 0x95
   89e4c:	ldr	r0, [sp, #16]
   89e50:	bl	2e760 <fputs@plt+0x1d64c>
   89e54:	b	89af0 <fputs@plt+0x789dc>
   89e58:	ldr	sl, [r9, #28]
   89e5c:	mov	ip, r8
   89e60:	clz	r0, ip
   89e64:	lsr	r0, r0, #5
   89e68:	cmp	sl, ip
   89e6c:	movge	r3, r0
   89e70:	orrlt	r3, r0, #1
   89e74:	cmp	r3, #0
   89e78:	ldr	r3, [r9, #8]
   89e7c:	bne	89f28 <fputs@plt+0x78e14>
   89e80:	cmp	r3, #0
   89e84:	beq	89dd8 <fputs@plt+0x78cc4>
   89e88:	mov	fp, r8
   89e8c:	ldr	r2, [r3, #44]	; 0x2c
   89e90:	ldr	r3, [r3, #20]
   89e94:	cmp	ip, r2
   89e98:	movle	r1, r0
   89e9c:	orrgt	r1, r0, #1
   89ea0:	cmp	r2, fp
   89ea4:	movle	r1, #0
   89ea8:	andgt	r1, r1, #1
   89eac:	cmp	r1, #0
   89eb0:	movne	fp, r2
   89eb4:	cmp	r3, #0
   89eb8:	bne	89e8c <fputs@plt+0x78d78>
   89ebc:	cmp	fp, #0
   89ec0:	beq	89dd8 <fputs@plt+0x78cc4>
   89ec4:	ldr	r0, [r9, #64]	; 0x40
   89ec8:	ldr	r3, [r6]
   89ecc:	cmp	r0, #0
   89ed0:	beq	89f38 <fputs@plt+0x78e24>
   89ed4:	ldr	ip, [r3, #20]
   89ed8:	cmp	ip, #0
   89edc:	ble	89f40 <fputs@plt+0x78e2c>
   89ee0:	ldr	r3, [r3, #16]
   89ee4:	ldr	r2, [r3, #12]
   89ee8:	cmp	r0, r2
   89eec:	movne	r2, r8
   89ef0:	bne	89f08 <fputs@plt+0x78df4>
   89ef4:	b	89f40 <fputs@plt+0x78e2c>
   89ef8:	add	r3, r3, #16
   89efc:	ldr	r1, [r3, #12]
   89f00:	cmp	r0, r1
   89f04:	beq	89f14 <fputs@plt+0x78e00>
   89f08:	add	r2, r2, #1
   89f0c:	cmp	r2, ip
   89f10:	bne	89ef8 <fputs@plt+0x78de4>
   89f14:	mov	r1, fp
   89f18:	mov	r0, r6
   89f1c:	bl	897e0 <fputs@plt+0x786cc>
   89f20:	mov	ip, fp
   89f24:	b	89e60 <fputs@plt+0x78d4c>
   89f28:	cmp	r3, #0
   89f2c:	mov	fp, sl
   89f30:	bne	89e8c <fputs@plt+0x78d78>
   89f34:	b	89ebc <fputs@plt+0x78da8>
   89f38:	ldr	r2, [pc, #556]	; 8a16c <fputs@plt+0x79058>
   89f3c:	b	89f14 <fputs@plt+0x78e00>
   89f40:	mov	r2, r8
   89f44:	b	89f14 <fputs@plt+0x78e00>
   89f48:	mov	r0, r6
   89f4c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   89f50:	cmp	r0, #0
   89f54:	beq	898f4 <fputs@plt+0x787e0>
   89f58:	b	89a58 <fputs@plt+0x78944>
   89f5c:	ldr	r3, [r6, #8]
   89f60:	cmp	r3, #0
   89f64:	str	r3, [sp, #16]
   89f68:	beq	8a140 <fputs@plt+0x7902c>
   89f6c:	ldr	r0, [r9, #64]	; 0x40
   89f70:	add	r2, sp, #28
   89f74:	add	r0, r0, #56	; 0x38
   89f78:	ldr	r1, [r9]
   89f7c:	bl	175dc <fputs@plt+0x64c8>
   89f80:	cmp	r0, #0
   89f84:	beq	8a00c <fputs@plt+0x78ef8>
   89f88:	ldr	r3, [r0, #8]
   89f8c:	cmp	r3, #0
   89f90:	beq	8a00c <fputs@plt+0x78ef8>
   89f94:	ldr	sl, [sp, #12]
   89f98:	mov	r3, #1
   89f9c:	strb	r3, [r6, #442]	; 0x1ba
   89fa0:	mov	r2, #0
   89fa4:	mov	r1, r7
   89fa8:	mov	r0, sl
   89fac:	bl	26030 <fputs@plt+0x14f1c>
   89fb0:	mov	r2, #0
   89fb4:	mov	r1, r0
   89fb8:	mov	r0, r6
   89fbc:	bl	7b04c <fputs@plt+0x69f38>
   89fc0:	mov	r3, #0
   89fc4:	strb	r3, [r6, #442]	; 0x1ba
   89fc8:	ldr	r3, [sl, #24]
   89fcc:	ands	r3, r3, #16777216	; 0x1000000
   89fd0:	str	r3, [sp, #20]
   89fd4:	beq	8a0b4 <fputs@plt+0x78fa0>
   89fd8:	ldr	r3, [r6]
   89fdc:	str	r3, [sp, #12]
   89fe0:	b	89aac <fputs@plt+0x78998>
   89fe4:	mov	r0, r6
   89fe8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   89fec:	str	r0, [sp, #16]
   89ff0:	b	89ad4 <fputs@plt+0x789c0>
   89ff4:	ldr	r1, [pc, #396]	; 8a188 <fputs@plt+0x79074>
   89ff8:	ldr	r2, [r9]
   89ffc:	mov	r0, r6
   8a000:	add	r1, pc, r1
   8a004:	bl	39630 <fputs@plt+0x2851c>
   8a008:	b	898f4 <fputs@plt+0x787e0>
   8a00c:	ldr	r3, [r9, #16]
   8a010:	cmp	r3, #0
   8a014:	beq	89fd8 <fputs@plt+0x78ec4>
   8a018:	ldrb	r2, [r3, #24]
   8a01c:	cmp	r2, #0
   8a020:	bne	8a04c <fputs@plt+0x78f38>
   8a024:	ldr	r2, [sp, #12]
   8a028:	ldr	r2, [r2, #24]
   8a02c:	tst	r2, #16777216	; 0x1000000
   8a030:	bne	8a04c <fputs@plt+0x78f38>
   8a034:	ldr	r3, [r3, #4]
   8a038:	cmp	r3, #0
   8a03c:	beq	89fd8 <fputs@plt+0x78ec4>
   8a040:	ldrb	r2, [r3, #24]
   8a044:	cmp	r2, #0
   8a048:	beq	8a034 <fputs@plt+0x78f20>
   8a04c:	ldr	r3, [sp, #16]
   8a050:	mov	sl, #0
   8a054:	ldr	r0, [r3, #24]
   8a058:	bl	2e640 <fputs@plt+0x1d52c>
   8a05c:	mov	r2, #1
   8a060:	mov	r1, #136	; 0x88
   8a064:	str	sl, [sp]
   8a068:	mov	r3, r0
   8a06c:	str	r0, [sp, #20]
   8a070:	ldr	r0, [sp, #16]
   8a074:	bl	2e760 <fputs@plt+0x1d64c>
   8a078:	mov	r3, #1
   8a07c:	strb	r3, [r6, #442]	; 0x1ba
   8a080:	mov	r2, sl
   8a084:	mov	r1, r7
   8a088:	ldr	r0, [sp, #12]
   8a08c:	bl	26030 <fputs@plt+0x14f1c>
   8a090:	mov	r2, sl
   8a094:	mov	r1, r0
   8a098:	mov	r0, r6
   8a09c:	bl	7b04c <fputs@plt+0x69f38>
   8a0a0:	ldr	r3, [sp, #12]
   8a0a4:	strb	sl, [r6, #442]	; 0x1ba
   8a0a8:	ldr	r3, [r3, #24]
   8a0ac:	tst	r3, #16777216	; 0x1000000
   8a0b0:	bne	8a0f8 <fputs@plt+0x78fe4>
   8a0b4:	ldr	r0, [sp, #16]
   8a0b8:	mov	sl, #0
   8a0bc:	mov	r2, sl
   8a0c0:	ldr	r3, [r0, #32]
   8a0c4:	mov	r1, #136	; 0x88
   8a0c8:	add	r3, r3, #2
   8a0cc:	str	sl, [sp]
   8a0d0:	bl	2e760 <fputs@plt+0x1d64c>
   8a0d4:	mov	r1, #4
   8a0d8:	mvn	r2, #1
   8a0dc:	str	r1, [sp, #4]
   8a0e0:	str	r2, [sp]
   8a0e4:	mov	r3, sl
   8a0e8:	mov	r2, #2
   8a0ec:	ldr	r1, [pc, #152]	; 8a18c <fputs@plt+0x79078>
   8a0f0:	mov	r0, r6
   8a0f4:	bl	2e8c4 <fputs@plt+0x1d7b0>
   8a0f8:	ldr	r3, [sp, #20]
   8a0fc:	cmp	r3, #0
   8a100:	beq	89fd8 <fputs@plt+0x78ec4>
   8a104:	ldr	r0, [sp, #16]
   8a108:	ldr	r3, [sp, #20]
   8a10c:	ldr	r2, [r0, #24]
   8a110:	mvn	r1, r3
   8a114:	ldr	r3, [r2, #120]	; 0x78
   8a118:	cmp	r3, #0
   8a11c:	ldrne	r0, [r0, #32]
   8a120:	strne	r0, [r3, r1, lsl #2]
   8a124:	ldr	r3, [sp, #16]
   8a128:	ldr	r1, [r6]
   8a12c:	ldr	r3, [r3, #32]
   8a130:	str	r1, [sp, #12]
   8a134:	sub	r3, r3, #1
   8a138:	str	r3, [r2, #96]	; 0x60
   8a13c:	b	89aac <fputs@plt+0x78998>
   8a140:	mov	r0, r6
   8a144:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8a148:	str	r0, [sp, #16]
   8a14c:	b	89f6c <fputs@plt+0x78e58>
   8a150:	andeq	fp, r0, r8, lsr #24
   8a154:	andeq	sl, r0, ip, lsl r7
   8a158:	muleq	r0, r8, r5
   8a15c:	strdeq	sp, [r0], -r4
   8a160:	andeq	fp, r0, r0, asr #17
   8a164:			; <UNDEFINED> instruction: 0xff0bdc00
   8a168:	andeq	fp, r0, r8, ror r8
   8a16c:			; <UNDEFINED> instruction: 0xfff0bdc0
   8a170:	andeq	fp, r0, ip, asr #16
   8a174:	andeq	fp, r0, ip, lsl r8
   8a178:	andeq	sp, r0, ip, lsl r2
   8a17c:	andeq	sp, r0, ip, lsr #3
   8a180:	muleq	r0, r8, r1
   8a184:	andeq	sp, r0, r0, ror #3
   8a188:	andeq	ip, r0, r4, asr #31
   8a18c:	andeq	r0, r0, r3, lsl r3
   8a190:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a194:	mov	r6, r2
   8a198:	ldr	r4, [r0]
   8a19c:	sub	sp, sp, #100	; 0x64
   8a1a0:	ldrb	r2, [r4, #69]	; 0x45
   8a1a4:	str	r3, [sp, #16]
   8a1a8:	mov	r3, #0
   8a1ac:	cmp	r2, r3
   8a1b0:	str	r3, [sp, #56]	; 0x38
   8a1b4:	str	r3, [sp, #60]	; 0x3c
   8a1b8:	bne	8a400 <fputs@plt+0x792ec>
   8a1bc:	ldrb	r3, [r0, #454]	; 0x1c6
   8a1c0:	mov	r5, r0
   8a1c4:	cmp	r3, #0
   8a1c8:	bne	8a400 <fputs@plt+0x792ec>
   8a1cc:	ldr	r3, [r0, #68]	; 0x44
   8a1d0:	cmp	r3, #0
   8a1d4:	bgt	8a400 <fputs@plt+0x792ec>
   8a1d8:	mov	r7, r1
   8a1dc:	bl	75f2c <fputs@plt+0x64e18>
   8a1e0:	subs	sl, r0, #0
   8a1e4:	bne	8a400 <fputs@plt+0x792ec>
   8a1e8:	ldr	r3, [sp, #16]
   8a1ec:	cmp	r3, #0
   8a1f0:	beq	8a484 <fputs@plt+0x79370>
   8a1f4:	mov	r1, r7
   8a1f8:	add	r3, sp, #56	; 0x38
   8a1fc:	mov	r2, r6
   8a200:	mov	r0, r5
   8a204:	bl	398ac <fputs@plt+0x28798>
   8a208:	subs	sl, r0, #0
   8a20c:	blt	8a400 <fputs@plt+0x792ec>
   8a210:	ldrb	r3, [r4, #149]	; 0x95
   8a214:	cmp	r3, #0
   8a218:	beq	8a5f8 <fputs@plt+0x794e4>
   8a21c:	sub	r0, sl, #1
   8a220:	clz	r0, r0
   8a224:	lsr	r0, r0, #5
   8a228:	lsl	r3, sl, #4
   8a22c:	str	r3, [sp, #24]
   8a230:	ldr	r3, [r5]
   8a234:	ldr	ip, [sp, #24]
   8a238:	ldr	r6, [sp, #16]
   8a23c:	ldr	r3, [r3, #16]
   8a240:	ldr	r2, [sp, #56]	; 0x38
   8a244:	add	r1, r3, ip
   8a248:	ldr	r3, [r3, ip]
   8a24c:	ldr	r1, [r1, #12]
   8a250:	str	r3, [sp, #84]	; 0x54
   8a254:	ldr	r3, [pc, #4064]	; 8b23c <fputs@plt+0x7a128>
   8a258:	str	r1, [sp, #76]	; 0x4c
   8a25c:	add	r3, pc, r3
   8a260:	mov	r1, r6
   8a264:	str	r0, [sp, #80]	; 0x50
   8a268:	add	r0, sp, #72	; 0x48
   8a26c:	str	r2, [sp, #92]	; 0x5c
   8a270:	str	r3, [sp, #88]	; 0x58
   8a274:	str	r5, [sp, #72]	; 0x48
   8a278:	bl	3c5f4 <fputs@plt+0x2b4e0>
   8a27c:	add	r2, r6, #8
   8a280:	mov	r1, #0
   8a284:	mov	r0, r5
   8a288:	bl	767e8 <fputs@plt+0x656d4>
   8a28c:	subs	fp, r0, #0
   8a290:	beq	8a400 <fputs@plt+0x792ec>
   8a294:	cmp	sl, #1
   8a298:	ldr	r8, [r4, #16]
   8a29c:	beq	8a448 <fputs@plt+0x79334>
   8a2a0:	ldr	r3, [sp, #24]
   8a2a4:	add	r8, r8, r3
   8a2a8:	ldrb	r7, [fp, #42]	; 0x2a
   8a2ac:	ands	r7, r7, #32
   8a2b0:	beq	8a2e0 <fputs@plt+0x791cc>
   8a2b4:	ldr	r7, [fp, #8]
   8a2b8:	cmp	r7, #0
   8a2bc:	bne	8a2d0 <fputs@plt+0x791bc>
   8a2c0:	b	8a2e0 <fputs@plt+0x791cc>
   8a2c4:	ldr	r7, [r7, #20]
   8a2c8:	cmp	r7, #0
   8a2cc:	beq	8a2e0 <fputs@plt+0x791cc>
   8a2d0:	ldrb	r3, [r7, #55]	; 0x37
   8a2d4:	and	r3, r3, #3
   8a2d8:	cmp	r3, #2
   8a2dc:	bne	8a2c4 <fputs@plt+0x791b0>
   8a2e0:	ldr	r1, [pc, #3928]	; 8b240 <fputs@plt+0x7a12c>
   8a2e4:	mov	r2, #7
   8a2e8:	add	r1, pc, r1
   8a2ec:	ldr	r0, [fp]
   8a2f0:	bl	2a320 <fputs@plt+0x1920c>
   8a2f4:	cmp	r0, #0
   8a2f8:	bne	8a308 <fputs@plt+0x791f4>
   8a2fc:	ldrb	r6, [r4, #149]	; 0x95
   8a300:	cmp	r6, #0
   8a304:	beq	8ad8c <fputs@plt+0x79c78>
   8a308:	ldr	r3, [fp, #12]
   8a30c:	cmp	r3, #0
   8a310:	bne	8ad24 <fputs@plt+0x79c10>
   8a314:	ldrb	r6, [fp, #42]	; 0x2a
   8a318:	ands	r6, r6, #16
   8a31c:	bne	8af80 <fputs@plt+0x79e6c>
   8a320:	ldr	r1, [sp, #56]	; 0x38
   8a324:	cmp	r1, #0
   8a328:	beq	8a3c0 <fputs@plt+0x792ac>
   8a32c:	mov	r0, r4
   8a330:	bl	24628 <fputs@plt+0x13514>
   8a334:	subs	r3, r0, #0
   8a338:	mov	r9, r3
   8a33c:	str	r3, [sp, #20]
   8a340:	beq	8a400 <fputs@plt+0x792ec>
   8a344:	mov	r1, r3
   8a348:	mov	r0, r5
   8a34c:	bl	39950 <fputs@plt+0x2883c>
   8a350:	cmp	r0, #0
   8a354:	bne	8a40c <fputs@plt+0x792f8>
   8a358:	ldrb	r6, [r4, #149]	; 0x95
   8a35c:	cmp	r6, #0
   8a360:	bne	8a37c <fputs@plt+0x79268>
   8a364:	mov	r2, r6
   8a368:	mov	r1, r9
   8a36c:	mov	r0, r4
   8a370:	bl	18cb0 <fputs@plt+0x7b9c>
   8a374:	cmp	r0, #0
   8a378:	bne	8aeac <fputs@plt+0x79d98>
   8a37c:	ldr	r6, [sp, #20]
   8a380:	ldr	r2, [r8]
   8a384:	mov	r1, r6
   8a388:	mov	r0, r4
   8a38c:	bl	18de4 <fputs@plt+0x7cd0>
   8a390:	cmp	r0, #0
   8a394:	beq	8a4f8 <fputs@plt+0x793e4>
   8a398:	ldr	r3, [sp, #156]	; 0x9c
   8a39c:	cmp	r3, #0
   8a3a0:	bne	8ad78 <fputs@plt+0x79c64>
   8a3a4:	ldr	r1, [pc, #3736]	; 8b244 <fputs@plt+0x7a130>
   8a3a8:	mov	r2, r6
   8a3ac:	mov	r0, r5
   8a3b0:	add	r1, pc, r1
   8a3b4:	bl	39630 <fputs@plt+0x2851c>
   8a3b8:	ldr	r6, [sp, #156]	; 0x9c
   8a3bc:	b	8a40c <fputs@plt+0x792f8>
   8a3c0:	ldr	r2, [fp, #8]
   8a3c4:	mov	r3, #1
   8a3c8:	cmp	r2, #0
   8a3cc:	beq	8a3e0 <fputs@plt+0x792cc>
   8a3d0:	ldr	r2, [r2, #20]
   8a3d4:	add	r3, r3, #1
   8a3d8:	cmp	r2, #0
   8a3dc:	bne	8a3d0 <fputs@plt+0x792bc>
   8a3e0:	ldr	r1, [pc, #3680]	; 8b248 <fputs@plt+0x7a134>
   8a3e4:	ldr	r2, [fp]
   8a3e8:	add	r1, pc, r1
   8a3ec:	mov	r0, r4
   8a3f0:	bl	42ec4 <fputs@plt+0x31db0>
   8a3f4:	subs	r3, r0, #0
   8a3f8:	str	r3, [sp, #20]
   8a3fc:	bne	8a4f8 <fputs@plt+0x793e4>
   8a400:	mov	r3, #0
   8a404:	mov	r6, r3
   8a408:	str	r3, [sp, #20]
   8a40c:	ldr	r1, [sp, #148]	; 0x94
   8a410:	mov	r0, r4
   8a414:	bl	23a00 <fputs@plt+0x128ec>
   8a418:	ldr	r1, [sp, #136]	; 0x88
   8a41c:	mov	r0, r4
   8a420:	bl	23aac <fputs@plt+0x12998>
   8a424:	ldr	r1, [sp, #16]
   8a428:	mov	r0, r4
   8a42c:	bl	23860 <fputs@plt+0x1274c>
   8a430:	mov	r0, r4
   8a434:	ldr	r1, [sp, #20]
   8a438:	bl	1d100 <fputs@plt+0xbfec>
   8a43c:	mov	r0, r6
   8a440:	add	sp, sp, #100	; 0x64
   8a444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a448:	ldr	r2, [sp, #24]
   8a44c:	ldr	r3, [fp, #64]	; 0x40
   8a450:	add	r8, r8, r2
   8a454:	ldr	r2, [r8, #12]
   8a458:	cmp	r2, r3
   8a45c:	beq	8a2a8 <fputs@plt+0x79194>
   8a460:	ldr	r1, [pc, #3556]	; 8b24c <fputs@plt+0x7a138>
   8a464:	mov	r3, #0
   8a468:	ldr	r2, [fp]
   8a46c:	mov	r0, r5
   8a470:	add	r1, pc, r1
   8a474:	mov	r6, r3
   8a478:	str	r3, [sp, #20]
   8a47c:	bl	39630 <fputs@plt+0x2851c>
   8a480:	b	8a40c <fputs@plt+0x792f8>
   8a484:	ldr	fp, [r5, #488]	; 0x1e8
   8a488:	cmp	fp, #0
   8a48c:	beq	8a400 <fputs@plt+0x792ec>
   8a490:	ldr	r1, [fp, #64]	; 0x40
   8a494:	cmp	r1, #0
   8a498:	beq	8ae8c <fputs@plt+0x79d78>
   8a49c:	ldr	r0, [r4, #20]
   8a4a0:	cmp	r0, #0
   8a4a4:	ble	8b018 <fputs@plt+0x79f04>
   8a4a8:	ldr	ip, [r4, #16]
   8a4ac:	ldr	r3, [ip, #12]
   8a4b0:	cmp	r1, r3
   8a4b4:	addne	r3, ip, #16
   8a4b8:	bne	8a4d8 <fputs@plt+0x793c4>
   8a4bc:	b	8b004 <fputs@plt+0x79ef0>
   8a4c0:	mov	r8, r3
   8a4c4:	add	r3, r3, #16
   8a4c8:	ldr	r2, [r3, #-4]
   8a4cc:	lsl	lr, sl, #4
   8a4d0:	cmp	r1, r2
   8a4d4:	beq	8ae08 <fputs@plt+0x79cf4>
   8a4d8:	add	sl, sl, #1
   8a4dc:	cmp	sl, r0
   8a4e0:	bne	8a4c0 <fputs@plt+0x793ac>
   8a4e4:	lsl	r3, sl, #4
   8a4e8:	str	r3, [sp, #24]
   8a4ec:	add	r8, ip, r3
   8a4f0:	mov	r7, #0
   8a4f4:	b	8a2e0 <fputs@plt+0x791cc>
   8a4f8:	cmp	sl, #1
   8a4fc:	ldr	r6, [r8]
   8a500:	beq	8ae2c <fputs@plt+0x79d18>
   8a504:	ldr	r9, [pc, #3396]	; 8b250 <fputs@plt+0x7a13c>
   8a508:	str	r6, [sp]
   8a50c:	add	r9, pc, r9
   8a510:	mov	r2, r9
   8a514:	mov	r3, #0
   8a518:	mov	r1, #18
   8a51c:	mov	r0, r5
   8a520:	bl	39730 <fputs@plt+0x2861c>
   8a524:	cmp	r0, #0
   8a528:	bne	8ae5c <fputs@plt+0x79d48>
   8a52c:	mov	r1, #1
   8a530:	str	r9, [sp, #44]	; 0x2c
   8a534:	ldr	r3, [fp]
   8a538:	ldr	r2, [sp, #20]
   8a53c:	str	r6, [sp]
   8a540:	mov	r0, r5
   8a544:	bl	39730 <fputs@plt+0x2861c>
   8a548:	subs	r3, r0, #0
   8a54c:	str	r3, [sp, #36]	; 0x24
   8a550:	bne	8ae5c <fputs@plt+0x79d48>
   8a554:	ldr	r3, [sp, #136]	; 0x88
   8a558:	cmp	r3, #0
   8a55c:	beq	8aef0 <fputs@plt+0x79ddc>
   8a560:	ldr	r3, [r5]
   8a564:	ldr	r2, [sp, #136]	; 0x88
   8a568:	ldr	r3, [r3, #100]	; 0x64
   8a56c:	ldr	r2, [r2]
   8a570:	cmp	r3, r2
   8a574:	str	r2, [sp, #28]
   8a578:	blt	8ae64 <fputs@plt+0x79d50>
   8a57c:	ldr	r3, [sp, #28]
   8a580:	cmp	r3, #0
   8a584:	ble	8afac <fputs@plt+0x79e98>
   8a588:	add	r2, r3, r3, lsl #2
   8a58c:	ldr	r3, [sp, #136]	; 0x88
   8a590:	lsl	r9, r2, #2
   8a594:	ldr	r2, [sp, #36]	; 0x24
   8a598:	ldr	r3, [r3, #4]
   8a59c:	str	r4, [sp, #32]
   8a5a0:	str	r5, [sp, #40]	; 0x28
   8a5a4:	mov	r6, #0
   8a5a8:	mov	r5, r9
   8a5ac:	mov	r4, r3
   8a5b0:	mov	r9, r2
   8a5b4:	b	8a5c4 <fputs@plt+0x794b0>
   8a5b8:	add	r6, r6, #20
   8a5bc:	cmp	r5, r6
   8a5c0:	beq	8a648 <fputs@plt+0x79534>
   8a5c4:	ldr	r2, [r4, r6]
   8a5c8:	ldrb	r0, [r2]
   8a5cc:	cmp	r0, #95	; 0x5f
   8a5d0:	bne	8a5b8 <fputs@plt+0x794a4>
   8a5d4:	ldr	r0, [r2, #8]
   8a5d8:	cmp	r0, #0
   8a5dc:	moveq	r0, #1
   8a5e0:	beq	8a5f0 <fputs@plt+0x794dc>
   8a5e4:	bl	10f58 <strlen@plt>
   8a5e8:	bic	r0, r0, #-1073741824	; 0xc0000000
   8a5ec:	add	r0, r0, #1
   8a5f0:	add	r9, r9, r0
   8a5f4:	b	8a5b8 <fputs@plt+0x794a4>
   8a5f8:	ldr	r1, [sp, #16]
   8a5fc:	mov	r0, r5
   8a600:	bl	77b18 <fputs@plt+0x66a04>
   8a604:	ldr	r3, [r6, #4]
   8a608:	clz	r3, r3
   8a60c:	lsr	r3, r3, #5
   8a610:	cmp	r0, #0
   8a614:	moveq	r3, #0
   8a618:	cmp	r3, #0
   8a61c:	beq	8a21c <fputs@plt+0x79108>
   8a620:	ldr	r3, [r4, #16]
   8a624:	ldr	r2, [r0, #64]	; 0x40
   8a628:	ldr	r3, [r3, #28]
   8a62c:	cmp	r2, r3
   8a630:	bne	8a21c <fputs@plt+0x79108>
   8a634:	mov	r0, #1
   8a638:	mov	r3, #16
   8a63c:	mov	sl, r0
   8a640:	str	r3, [sp, #24]
   8a644:	b	8a230 <fputs@plt+0x7911c>
   8a648:	ldr	r4, [sp, #32]
   8a64c:	ldr	r5, [sp, #40]	; 0x28
   8a650:	ldr	r0, [sp, #20]
   8a654:	bl	10f58 <strlen@plt>
   8a658:	cmp	r7, #0
   8a65c:	ldr	r3, [sp, #28]
   8a660:	ldrhne	r1, [r7, #50]	; 0x32
   8a664:	moveq	r1, #1
   8a668:	bic	r6, r0, #-1073741824	; 0xc0000000
   8a66c:	add	r1, r1, r3
   8a670:	add	r2, r6, r9
   8a674:	add	r3, sp, #60	; 0x3c
   8a678:	sxth	r1, r1
   8a67c:	add	r2, r2, #1
   8a680:	mov	r0, r4
   8a684:	bl	25c84 <fputs@plt+0x14b70>
   8a688:	ldrb	r3, [r4, #69]	; 0x45
   8a68c:	cmp	r3, #0
   8a690:	str	r3, [sp, #28]
   8a694:	mov	r9, r0
   8a698:	bne	8aec4 <fputs@plt+0x79db0>
   8a69c:	ldr	r0, [sp, #60]	; 0x3c
   8a6a0:	add	r2, r6, #1
   8a6a4:	add	r3, r0, r2
   8a6a8:	str	r0, [r9]
   8a6ac:	ldr	r1, [sp, #20]
   8a6b0:	str	r3, [sp, #60]	; 0x3c
   8a6b4:	bl	10f7c <memcpy@plt>
   8a6b8:	ldrb	r3, [r9, #55]	; 0x37
   8a6bc:	ldr	r1, [sp, #140]	; 0x8c
   8a6c0:	ldrb	r2, [sp, #140]	; 0x8c
   8a6c4:	cmp	r1, #0
   8a6c8:	movne	r0, #8
   8a6cc:	moveq	r0, #0
   8a6d0:	ldr	r1, [sp, #56]	; 0x38
   8a6d4:	and	r3, r3, #244	; 0xf4
   8a6d8:	strb	r2, [r9, #54]	; 0x36
   8a6dc:	ldr	r2, [r4, #16]
   8a6e0:	orr	r3, r3, r0
   8a6e4:	cmp	r1, #0
   8a6e8:	orreq	r3, r3, #1
   8a6ec:	ldr	r0, [sp, #24]
   8a6f0:	ldr	r1, [sp, #136]	; 0x88
   8a6f4:	add	r2, r2, r0
   8a6f8:	strb	r3, [r9, #55]	; 0x37
   8a6fc:	ldr	r3, [r1]
   8a700:	ldr	r1, [sp, #148]	; 0x94
   8a704:	ldr	r2, [r2, #12]
   8a708:	cmp	r1, #0
   8a70c:	str	fp, [r9, #12]
   8a710:	str	r2, [r9, #24]
   8a714:	strh	r3, [r9, #50]	; 0x32
   8a718:	beq	8a748 <fputs@plt+0x79634>
   8a71c:	ldr	r3, [sp, #28]
   8a720:	mov	r2, #16
   8a724:	str	r3, [sp]
   8a728:	mov	r0, r5
   8a72c:	mov	r3, r1
   8a730:	mov	r1, fp
   8a734:	bl	3b180 <fputs@plt+0x2a06c>
   8a738:	ldr	r3, [sp, #136]	; 0x88
   8a73c:	ldr	r2, [sp, #148]	; 0x94
   8a740:	ldr	r3, [r3]
   8a744:	str	r2, [r9, #36]	; 0x24
   8a748:	ldr	r2, [r8, #12]
   8a74c:	ldr	r1, [sp, #136]	; 0x88
   8a750:	ldrb	r2, [r2, #76]	; 0x4c
   8a754:	ldr	r8, [r1, #4]
   8a758:	cmp	r2, #3
   8a75c:	movls	r2, #0
   8a760:	mvnhi	r2, #0
   8a764:	cmp	r3, #0
   8a768:	mov	r1, r2
   8a76c:	ble	8b2ec <fputs@plt+0x7a1d8>
   8a770:	ldr	r2, [pc, #2780]	; 8b254 <fputs@plt+0x7a140>
   8a774:	ldr	r3, [pc, #2780]	; 8b258 <fputs@plt+0x7a144>
   8a778:	add	r2, pc, r2
   8a77c:	add	r3, pc, r3
   8a780:	str	r7, [sp, #52]	; 0x34
   8a784:	ldr	r6, [sp, #36]	; 0x24
   8a788:	ldr	r7, [sp, #136]	; 0x88
   8a78c:	add	r2, r2, #3024	; 0xbd0
   8a790:	add	r3, r3, #3024	; 0xbd0
   8a794:	str	sl, [sp, #48]	; 0x30
   8a798:	mov	sl, r1
   8a79c:	add	r2, r2, #8
   8a7a0:	add	r3, r3, #8
   8a7a4:	str	r2, [sp, #32]
   8a7a8:	str	r3, [sp, #40]	; 0x28
   8a7ac:	ldr	r3, [r8]
   8a7b0:	ldrb	r2, [r3]
   8a7b4:	cmp	r2, #97	; 0x61
   8a7b8:	beq	8ac20 <fputs@plt+0x79b0c>
   8a7bc:	cmp	r2, #95	; 0x5f
   8a7c0:	beq	8ad0c <fputs@plt+0x79bf8>
   8a7c4:	mov	r2, #0
   8a7c8:	str	r2, [sp]
   8a7cc:	mov	r1, fp
   8a7d0:	mov	r2, #32
   8a7d4:	mov	r0, r5
   8a7d8:	bl	3b180 <fputs@plt+0x2a06c>
   8a7dc:	ldr	r3, [r5, #68]	; 0x44
   8a7e0:	cmp	r3, #0
   8a7e4:	bne	8ac4c <fputs@plt+0x79b38>
   8a7e8:	ldr	r1, [r8]
   8a7ec:	cmp	r1, #0
   8a7f0:	beq	8a830 <fputs@plt+0x7971c>
   8a7f4:	ldr	r2, [r1, #4]
   8a7f8:	mov	r3, r1
   8a7fc:	tst	r2, #4096	; 0x1000
   8a800:	bne	8a814 <fputs@plt+0x79700>
   8a804:	b	8a83c <fputs@plt+0x79728>
   8a808:	ldr	r2, [r3, #4]
   8a80c:	tst	r2, #4096	; 0x1000
   8a810:	beq	8a83c <fputs@plt+0x79728>
   8a814:	tst	r2, #262144	; 0x40000
   8a818:	ldrne	r3, [r3, #20]
   8a81c:	ldreq	r3, [r3, #12]
   8a820:	ldrne	r3, [r3, #4]
   8a824:	ldrne	r3, [r3]
   8a828:	cmp	r3, #0
   8a82c:	bne	8a808 <fputs@plt+0x796f4>
   8a830:	mov	r3, #0
   8a834:	ldrb	r3, [r3]
   8a838:	udf	#0
   8a83c:	ldrb	r2, [r3]
   8a840:	cmp	r2, #152	; 0x98
   8a844:	beq	8ac64 <fputs@plt+0x79b50>
   8a848:	ldr	r3, [r5, #488]	; 0x1e8
   8a84c:	cmp	fp, r3
   8a850:	beq	8aed4 <fputs@plt+0x79dc0>
   8a854:	ldr	r2, [r9, #40]	; 0x28
   8a858:	cmp	r2, #0
   8a85c:	beq	8add8 <fputs@plt+0x79cc4>
   8a860:	ldr	r2, [r9, #4]
   8a864:	lsl	r3, r6, #1
   8a868:	mvn	r0, #1
   8a86c:	strh	r0, [r2, r3]
   8a870:	ldrb	r3, [r9, #55]	; 0x37
   8a874:	bic	r3, r3, #8
   8a878:	strb	r3, [r9, #55]	; 0x37
   8a87c:	ldrb	r3, [r1]
   8a880:	cmp	r3, #95	; 0x5f
   8a884:	beq	8acc0 <fputs@plt+0x79bac>
   8a888:	ldr	r2, [pc, #2508]	; 8b25c <fputs@plt+0x7a148>
   8a88c:	add	r2, pc, r2
   8a890:	add	r2, r2, #3024	; 0xbd0
   8a894:	add	r2, r2, #8
   8a898:	ldrb	r3, [r4, #149]	; 0x95
   8a89c:	cmp	r3, #0
   8a8a0:	beq	8ac30 <fputs@plt+0x79b1c>
   8a8a4:	ldr	r3, [r9, #32]
   8a8a8:	ldr	r1, [r9, #28]
   8a8ac:	add	r8, r8, #20
   8a8b0:	str	r2, [r3, r6, lsl #2]
   8a8b4:	ldrb	r3, [r8, #-8]
   8a8b8:	and	r3, r3, sl
   8a8bc:	strb	r3, [r1, r6]
   8a8c0:	ldr	r3, [r7]
   8a8c4:	add	r6, r6, #1
   8a8c8:	cmp	r3, r6
   8a8cc:	bgt	8a7ac <fputs@plt+0x79698>
   8a8d0:	ldr	sl, [sp, #48]	; 0x30
   8a8d4:	ldr	r7, [sp, #52]	; 0x34
   8a8d8:	cmp	r7, #0
   8a8dc:	beq	8b1dc <fputs@plt+0x7a0c8>
   8a8e0:	ldrh	r8, [r7, #50]	; 0x32
   8a8e4:	cmp	r8, #0
   8a8e8:	beq	8a960 <fputs@plt+0x7984c>
   8a8ec:	ldr	ip, [sp, #36]	; 0x24
   8a8f0:	ldrh	r1, [r9, #50]	; 0x32
   8a8f4:	ldr	r0, [r7, #4]
   8a8f8:	ldr	lr, [r9, #4]
   8a8fc:	lsl	r2, ip, #1
   8a900:	add	r1, lr, r1, lsl #1
   8a904:	mov	r3, lr
   8a908:	ldrsh	r0, [r0, r2]
   8a90c:	b	8a91c <fputs@plt+0x79808>
   8a910:	ldrsh	r2, [r3], #2
   8a914:	cmp	r2, r0
   8a918:	beq	8adc8 <fputs@plt+0x79cb4>
   8a91c:	cmp	r3, r1
   8a920:	bne	8a910 <fputs@plt+0x797fc>
   8a924:	ldr	r2, [r7, #32]
   8a928:	ldr	r1, [r9, #32]
   8a92c:	lsl	r3, r6, #1
   8a930:	ldr	r8, [r2, ip, lsl #2]
   8a934:	ldr	r2, [r7, #28]
   8a938:	strh	r0, [lr, r3]
   8a93c:	ldr	r3, [r9, #28]
   8a940:	str	r8, [r1, r6, lsl #2]
   8a944:	ldrb	r2, [r2, ip]
   8a948:	strb	r2, [r3, r6]
   8a94c:	ldrh	r8, [r7, #50]	; 0x32
   8a950:	add	r6, r6, #1
   8a954:	add	ip, ip, #1
   8a958:	cmp	r8, ip
   8a95c:	bgt	8a8f0 <fputs@plt+0x797dc>
   8a960:	mov	r0, r9
   8a964:	bl	1bb5c <fputs@plt+0xaa48>
   8a968:	ldr	r6, [r5, #488]	; 0x1e8
   8a96c:	cmp	r6, #0
   8a970:	beq	8b2b4 <fputs@plt+0x7a1a0>
   8a974:	ldr	r3, [sp, #16]
   8a978:	cmp	r3, #0
   8a97c:	beq	8a9fc <fputs@plt+0x798e8>
   8a980:	ldrh	r0, [r9, #52]	; 0x34
   8a984:	ldrsh	r7, [fp, #34]	; 0x22
   8a988:	cmp	r0, r7
   8a98c:	blt	8a9fc <fputs@plt+0x798e8>
   8a990:	ldrb	r3, [r9, #55]	; 0x37
   8a994:	cmp	r7, #0
   8a998:	orr	r3, r3, #32
   8a99c:	strb	r3, [r9, #55]	; 0x37
   8a9a0:	ble	8a9fc <fputs@plt+0x798e8>
   8a9a4:	ldrsh	r8, [fp, #32]
   8a9a8:	ldr	lr, [sp, #36]	; 0x24
   8a9ac:	cmp	lr, r8
   8a9b0:	beq	8ae1c <fputs@plt+0x79d08>
   8a9b4:	cmp	r0, #0
   8a9b8:	sxth	ip, lr
   8a9bc:	ldr	r2, [r9, #4]
   8a9c0:	beq	8a9f0 <fputs@plt+0x798dc>
   8a9c4:	ldrsh	r3, [r2]
   8a9c8:	cmp	r3, ip
   8a9cc:	ldrne	r3, [sp, #36]	; 0x24
   8a9d0:	bne	8a9e4 <fputs@plt+0x798d0>
   8a9d4:	b	8ae1c <fputs@plt+0x79d08>
   8a9d8:	ldrsh	r1, [r2, #2]!
   8a9dc:	cmp	r1, ip
   8a9e0:	beq	8ae14 <fputs@plt+0x79d00>
   8a9e4:	add	r3, r3, #1
   8a9e8:	cmp	r0, r3
   8a9ec:	bne	8a9d8 <fputs@plt+0x798c4>
   8a9f0:	ldrb	r3, [r9, #55]	; 0x37
   8a9f4:	bic	r3, r3, #32
   8a9f8:	strb	r3, [r9, #55]	; 0x37
   8a9fc:	cmp	fp, r6
   8aa00:	beq	8b07c <fputs@plt+0x79f68>
   8aa04:	ldrb	r2, [r4, #149]	; 0x95
   8aa08:	cmp	r2, #0
   8aa0c:	bne	8afc4 <fputs@plt+0x79eb0>
   8aa10:	ldrb	r3, [fp, #42]	; 0x2a
   8aa14:	ldr	r1, [sp, #16]
   8aa18:	lsr	r3, r3, #5
   8aa1c:	eor	r3, r3, #1
   8aa20:	cmp	r1, #0
   8aa24:	orrne	r3, r3, #1
   8aa28:	tst	r3, #1
   8aa2c:	beq	8abdc <fputs@plt+0x79ac8>
   8aa30:	ldr	r8, [r5, #76]	; 0x4c
   8aa34:	ldr	r7, [r5, #8]
   8aa38:	add	r8, r8, #1
   8aa3c:	cmp	r7, #0
   8aa40:	str	r8, [r5, #76]	; 0x4c
   8aa44:	beq	8b2f4 <fputs@plt+0x7a1e0>
   8aa48:	mov	r6, #0
   8aa4c:	mov	r2, sl
   8aa50:	mov	r1, #1
   8aa54:	mov	r0, r5
   8aa58:	bl	5aa4c <fputs@plt+0x49938>
   8aa5c:	mov	r3, r6
   8aa60:	mov	r2, r6
   8aa64:	mov	r1, #160	; 0xa0
   8aa68:	str	r6, [sp]
   8aa6c:	mov	r0, r7
   8aa70:	bl	2e760 <fputs@plt+0x1d64c>
   8aa74:	mov	r3, r8
   8aa78:	mov	r2, sl
   8aa7c:	mov	r1, #121	; 0x79
   8aa80:	str	r0, [r9, #44]	; 0x2c
   8aa84:	str	r6, [sp]
   8aa88:	mov	r0, r7
   8aa8c:	bl	2e760 <fputs@plt+0x1d64c>
   8aa90:	ldr	r3, [sp, #144]	; 0x90
   8aa94:	cmp	r3, r6
   8aa98:	beq	8b21c <fputs@plt+0x7a108>
   8aa9c:	ldr	r1, [sp, #56]	; 0x38
   8aaa0:	ldr	r3, [r5, #508]	; 0x1fc
   8aaa4:	ldr	r2, [r5, #512]	; 0x200
   8aaa8:	ldr	r1, [r1]
   8aaac:	sub	r3, r3, r1
   8aab0:	add	r3, r3, r2
   8aab4:	add	r2, r1, r3
   8aab8:	ldrb	r2, [r2, #-1]
   8aabc:	cmp	r2, #59	; 0x3b
   8aac0:	ldr	r2, [sp, #140]	; 0x8c
   8aac4:	subeq	r3, r3, #1
   8aac8:	cmp	r2, #0
   8aacc:	bne	8afb8 <fputs@plt+0x79ea4>
   8aad0:	ldr	r2, [pc, #1928]	; 8b260 <fputs@plt+0x7a14c>
   8aad4:	add	r2, pc, r2
   8aad8:	str	r1, [sp]
   8aadc:	ldr	r1, [pc, #1920]	; 8b264 <fputs@plt+0x7a150>
   8aae0:	mov	r0, r4
   8aae4:	add	r1, pc, r1
   8aae8:	bl	42ec4 <fputs@plt+0x31db0>
   8aaec:	mov	r6, r0
   8aaf0:	ldr	r2, [r4, #16]
   8aaf4:	ldr	r0, [sp, #24]
   8aaf8:	ldr	r1, [pc, #1896]	; 8b268 <fputs@plt+0x7a154>
   8aafc:	ldr	r3, [sp, #44]	; 0x2c
   8ab00:	ldr	r2, [r2, r0]
   8ab04:	str	r6, [sp, #12]
   8ab08:	str	r8, [sp, #8]
   8ab0c:	ldr	r0, [fp]
   8ab10:	add	r1, pc, r1
   8ab14:	str	r0, [sp, #4]
   8ab18:	ldr	ip, [r9]
   8ab1c:	mov	r0, r5
   8ab20:	str	ip, [sp]
   8ab24:	bl	89484 <fputs@plt+0x78370>
   8ab28:	mov	r1, r6
   8ab2c:	mov	r0, r4
   8ab30:	bl	1d100 <fputs@plt+0xbfec>
   8ab34:	ldr	r3, [sp, #16]
   8ab38:	cmp	r3, #0
   8ab3c:	beq	8ab9c <fputs@plt+0x79a88>
   8ab40:	mov	r2, r8
   8ab44:	mov	r1, r9
   8ab48:	mov	r0, r5
   8ab4c:	bl	6543c <fputs@plt+0x54328>
   8ab50:	mov	r2, sl
   8ab54:	ldr	r1, [r5, #8]
   8ab58:	ldr	r0, [r5]
   8ab5c:	bl	2ef08 <fputs@plt+0x1ddf4>
   8ab60:	ldr	r1, [pc, #1796]	; 8b26c <fputs@plt+0x7a158>
   8ab64:	ldr	r2, [r9]
   8ab68:	add	r1, pc, r1
   8ab6c:	mov	r0, r4
   8ab70:	bl	42ec4 <fputs@plt+0x31db0>
   8ab74:	mov	r1, sl
   8ab78:	mov	r2, r0
   8ab7c:	mov	r0, r7
   8ab80:	bl	2eabc <fputs@plt+0x1d9a8>
   8ab84:	mov	r3, #0
   8ab88:	str	r3, [sp]
   8ab8c:	mov	r2, r3
   8ab90:	mov	r1, #147	; 0x93
   8ab94:	mov	r0, r7
   8ab98:	bl	2e760 <fputs@plt+0x1d64c>
   8ab9c:	ldr	r1, [r7, #32]
   8aba0:	ldr	r0, [r7]
   8aba4:	ldr	ip, [r7, #24]
   8aba8:	sub	r2, r1, #1
   8abac:	ldr	r3, [r9, #44]	; 0x2c
   8abb0:	str	r2, [ip, #96]	; 0x60
   8abb4:	ldrb	r0, [r0, #69]	; 0x45
   8abb8:	cmp	r3, #0
   8abbc:	movlt	r3, r2
   8abc0:	cmp	r0, #0
   8abc4:	bne	8af9c <fputs@plt+0x79e88>
   8abc8:	add	r3, r3, r3, lsl #2
   8abcc:	ldr	r2, [r7, #4]
   8abd0:	add	r3, r2, r3, lsl #2
   8abd4:	str	r1, [r3, #8]
   8abd8:	ldrb	r2, [r4, #149]	; 0x95
   8abdc:	ldr	r3, [sp, #16]
   8abe0:	clz	r3, r3
   8abe4:	lsr	r3, r3, #5
   8abe8:	cmp	r2, #0
   8abec:	orrne	r3, r3, #1
   8abf0:	cmp	r3, #0
   8abf4:	beq	8ac4c <fputs@plt+0x79b38>
   8abf8:	ldr	r3, [sp, #140]	; 0x8c
   8abfc:	cmp	r3, #5
   8ac00:	ldrne	r3, [fp, #8]
   8ac04:	beq	8b02c <fputs@plt+0x79f18>
   8ac08:	str	r3, [r9, #20]
   8ac0c:	mov	r3, #0
   8ac10:	mov	r6, r9
   8ac14:	str	r9, [fp, #8]
   8ac18:	str	r3, [sp, #148]	; 0x94
   8ac1c:	b	8a40c <fputs@plt+0x792f8>
   8ac20:	mov	r2, #27
   8ac24:	strb	r2, [r3]
   8ac28:	ldr	r3, [r8]
   8ac2c:	b	8a7c4 <fputs@plt+0x796b0>
   8ac30:	mov	r1, r2
   8ac34:	mov	r0, r5
   8ac38:	str	r2, [sp, #28]
   8ac3c:	bl	3de7c <fputs@plt+0x2cd68>
   8ac40:	ldr	r2, [sp, #28]
   8ac44:	cmp	r0, #0
   8ac48:	bne	8a8a4 <fputs@plt+0x79790>
   8ac4c:	mov	r6, #0
   8ac50:	str	r6, [sp, #148]	; 0x94
   8ac54:	mov	r1, r9
   8ac58:	mov	r0, r4
   8ac5c:	bl	23b70 <fputs@plt+0x12a5c>
   8ac60:	b	8a40c <fputs@plt+0x792f8>
   8ac64:	ldrsh	r0, [r3, #32]
   8ac68:	cmp	r0, #0
   8ac6c:	blt	8ad44 <fputs@plt+0x79c30>
   8ac70:	ldr	r3, [fp, #4]
   8ac74:	lsl	r2, r0, #4
   8ac78:	add	ip, r3, r2
   8ac7c:	ldrb	ip, [ip, #12]
   8ac80:	cmp	ip, #0
   8ac84:	ldrbeq	ip, [r9, #55]	; 0x37
   8ac88:	biceq	ip, ip, #8
   8ac8c:	strbeq	ip, [r9, #55]	; 0x37
   8ac90:	ldr	lr, [r9, #4]
   8ac94:	lsl	ip, r6, #1
   8ac98:	strh	r0, [lr, ip]
   8ac9c:	ldrb	r0, [r1]
   8aca0:	cmp	r0, #95	; 0x5f
   8aca4:	beq	8acc0 <fputs@plt+0x79bac>
   8aca8:	add	r3, r3, r2
   8acac:	ldr	r2, [r3, #8]
   8acb0:	ldr	r3, [sp, #32]
   8acb4:	cmp	r2, #0
   8acb8:	moveq	r2, r3
   8acbc:	b	8a898 <fputs@plt+0x79784>
   8acc0:	ldr	r1, [r1, #8]
   8acc4:	cmp	r1, #0
   8acc8:	moveq	r3, #1
   8accc:	beq	8ace8 <fputs@plt+0x79bd4>
   8acd0:	mov	r0, r1
   8acd4:	str	r1, [sp, #28]
   8acd8:	bl	10f58 <strlen@plt>
   8acdc:	ldr	r1, [sp, #28]
   8ace0:	bic	r0, r0, #-1073741824	; 0xc0000000
   8ace4:	add	r3, r0, #1
   8ace8:	mov	r2, r3
   8acec:	ldr	r0, [sp, #60]	; 0x3c
   8acf0:	str	r3, [sp, #28]
   8acf4:	bl	10f7c <memcpy@plt>
   8acf8:	ldr	r2, [sp, #60]	; 0x3c
   8acfc:	ldr	r3, [sp, #28]
   8ad00:	add	r3, r2, r3
   8ad04:	str	r3, [sp, #60]	; 0x3c
   8ad08:	b	8acb0 <fputs@plt+0x79b9c>
   8ad0c:	ldr	r2, [r3, #12]
   8ad10:	ldrb	r1, [r2]
   8ad14:	cmp	r1, #97	; 0x61
   8ad18:	moveq	r1, #27
   8ad1c:	strbeq	r1, [r2]
   8ad20:	b	8a7c4 <fputs@plt+0x796b0>
   8ad24:	ldr	r1, [pc, #1348]	; 8b270 <fputs@plt+0x7a15c>
   8ad28:	mov	r3, #0
   8ad2c:	mov	r0, r5
   8ad30:	add	r1, pc, r1
   8ad34:	mov	r6, r3
   8ad38:	str	r3, [sp, #20]
   8ad3c:	bl	39630 <fputs@plt+0x2851c>
   8ad40:	b	8a40c <fputs@plt+0x792f8>
   8ad44:	ldrsh	r2, [fp, #32]
   8ad48:	ldr	r0, [r9, #4]
   8ad4c:	lsl	r3, r6, #1
   8ad50:	strh	r2, [r0, r3]
   8ad54:	ldrb	r3, [r1]
   8ad58:	cmp	r3, #95	; 0x5f
   8ad5c:	beq	8acc0 <fputs@plt+0x79bac>
   8ad60:	cmp	r2, #0
   8ad64:	ldrlt	r2, [sp, #40]	; 0x28
   8ad68:	blt	8a898 <fputs@plt+0x79784>
   8ad6c:	ldr	r3, [fp, #4]
   8ad70:	lsl	r2, r2, #4
   8ad74:	b	8aca8 <fputs@plt+0x79b94>
   8ad78:	mov	r1, sl
   8ad7c:	mov	r0, r5
   8ad80:	bl	5a9f0 <fputs@plt+0x498dc>
   8ad84:	mov	r6, #0
   8ad88:	b	8a40c <fputs@plt+0x792f8>
   8ad8c:	ldr	r0, [fp]
   8ad90:	ldr	r1, [pc, #1244]	; 8b274 <fputs@plt+0x7a160>
   8ad94:	mov	r2, #9
   8ad98:	add	r0, r0, #7
   8ad9c:	add	r1, pc, r1
   8ada0:	bl	2a320 <fputs@plt+0x1920c>
   8ada4:	cmp	r0, #0
   8ada8:	beq	8a308 <fputs@plt+0x791f4>
   8adac:	ldr	r1, [pc, #1220]	; 8b278 <fputs@plt+0x7a164>
   8adb0:	ldr	r2, [fp]
   8adb4:	mov	r0, r5
   8adb8:	add	r1, pc, r1
   8adbc:	str	r6, [sp, #20]
   8adc0:	bl	39630 <fputs@plt+0x2851c>
   8adc4:	b	8a40c <fputs@plt+0x792f8>
   8adc8:	ldrh	r3, [r9, #52]	; 0x34
   8adcc:	sub	r3, r3, #1
   8add0:	strh	r3, [r9, #52]	; 0x34
   8add4:	b	8a954 <fputs@plt+0x79840>
   8add8:	mov	r1, r7
   8addc:	mov	r0, r4
   8ade0:	bl	26a34 <fputs@plt+0x15920>
   8ade4:	str	r0, [r9, #40]	; 0x28
   8ade8:	ldrb	r3, [r4, #69]	; 0x45
   8adec:	cmp	r3, #0
   8adf0:	addeq	r3, r6, r6, lsl #2
   8adf4:	ldreq	r8, [r0, #4]
   8adf8:	ldrne	r1, [r8]
   8adfc:	ldreq	r1, [r8, r3, lsl #2]
   8ae00:	addeq	r8, r8, r3, lsl #2
   8ae04:	b	8a860 <fputs@plt+0x7974c>
   8ae08:	str	lr, [sp, #24]
   8ae0c:	mov	r7, #0
   8ae10:	b	8a2e0 <fputs@plt+0x791cc>
   8ae14:	tst	r3, #32768	; 0x8000
   8ae18:	bne	8a9f0 <fputs@plt+0x798dc>
   8ae1c:	add	lr, lr, #1
   8ae20:	cmp	r7, lr
   8ae24:	bne	8a9ac <fputs@plt+0x79898>
   8ae28:	b	8a9fc <fputs@plt+0x798e8>
   8ae2c:	ldr	r9, [pc, #1096]	; 8b27c <fputs@plt+0x7a168>
   8ae30:	str	r6, [sp]
   8ae34:	add	r9, pc, r9
   8ae38:	mov	r2, r9
   8ae3c:	mov	r3, #0
   8ae40:	mov	r1, #18
   8ae44:	mov	r0, r5
   8ae48:	bl	39730 <fputs@plt+0x2861c>
   8ae4c:	cmp	r0, #0
   8ae50:	streq	r9, [sp, #44]	; 0x2c
   8ae54:	moveq	r1, #3
   8ae58:	beq	8a534 <fputs@plt+0x79420>
   8ae5c:	mov	r6, #0
   8ae60:	b	8a40c <fputs@plt+0x792f8>
   8ae64:	ldr	r2, [pc, #1044]	; 8b280 <fputs@plt+0x7a16c>
   8ae68:	ldr	r1, [pc, #1044]	; 8b284 <fputs@plt+0x7a170>
   8ae6c:	add	r2, pc, r2
   8ae70:	add	r1, pc, r1
   8ae74:	mov	r0, r5
   8ae78:	bl	39630 <fputs@plt+0x2851c>
   8ae7c:	ldr	r3, [sp, #136]	; 0x88
   8ae80:	ldr	r3, [r3]
   8ae84:	str	r3, [sp, #28]
   8ae88:	b	8a57c <fputs@plt+0x79468>
   8ae8c:	ldr	r8, [r4, #16]
   8ae90:	ldr	r3, [pc, #1008]	; 8b288 <fputs@plt+0x7a174>
   8ae94:	sub	r8, r8, #15990784	; 0xf40000
   8ae98:	str	r3, [sp, #24]
   8ae9c:	sub	r8, r8, #9216	; 0x2400
   8aea0:	ldr	r7, [sp, #16]
   8aea4:	ldr	sl, [pc, #992]	; 8b28c <fputs@plt+0x7a178>
   8aea8:	b	8a2e0 <fputs@plt+0x791cc>
   8aeac:	ldr	r1, [pc, #988]	; 8b290 <fputs@plt+0x7a17c>
   8aeb0:	mov	r0, r5
   8aeb4:	ldr	r2, [sp, #20]
   8aeb8:	add	r1, pc, r1
   8aebc:	bl	39630 <fputs@plt+0x2851c>
   8aec0:	b	8a40c <fputs@plt+0x792f8>
   8aec4:	cmp	r0, #0
   8aec8:	beq	8ae5c <fputs@plt+0x79d48>
   8aecc:	mov	r6, #0
   8aed0:	b	8ac54 <fputs@plt+0x79b40>
   8aed4:	ldr	r1, [pc, #952]	; 8b294 <fputs@plt+0x7a180>
   8aed8:	mov	r0, r5
   8aedc:	add	r1, pc, r1
   8aee0:	mov	r6, #0
   8aee4:	bl	39630 <fputs@plt+0x2851c>
   8aee8:	str	r6, [sp, #148]	; 0x94
   8aeec:	b	8ac54 <fputs@plt+0x79b40>
   8aef0:	ldrsh	r3, [fp, #34]	; 0x22
   8aef4:	ldr	r2, [fp, #4]
   8aef8:	sub	r3, r3, #-268435455	; 0xf0000001
   8aefc:	ldr	r0, [r2, r3, lsl #4]
   8af00:	cmp	r0, #0
   8af04:	str	r0, [sp, #64]	; 0x40
   8af08:	beq	8b214 <fputs@plt+0x7a100>
   8af0c:	bl	10f58 <strlen@plt>
   8af10:	bic	ip, r0, #-1073741824	; 0xc0000000
   8af14:	mov	r3, #0
   8af18:	add	r2, sp, #64	; 0x40
   8af1c:	mov	r1, #27
   8af20:	mov	r0, r4
   8af24:	str	ip, [sp, #68]	; 0x44
   8af28:	bl	247e0 <fputs@plt+0x136cc>
   8af2c:	mov	r1, #0
   8af30:	mov	r2, r0
   8af34:	ldr	r0, [r5]
   8af38:	bl	30588 <fputs@plt+0x1f474>
   8af3c:	subs	r3, r0, #0
   8af40:	str	r3, [sp, #136]	; 0x88
   8af44:	beq	8ae5c <fputs@plt+0x79d48>
   8af48:	ldr	r3, [sp, #152]	; 0x98
   8af4c:	cmp	r3, #0
   8af50:	blt	8b208 <fputs@plt+0x7a0f4>
   8af54:	ldr	r3, [sp, #136]	; 0x88
   8af58:	ldr	r3, [r3]
   8af5c:	mov	r2, r3
   8af60:	str	r3, [sp, #28]
   8af64:	ldr	r3, [sp, #136]	; 0x88
   8af68:	add	r2, r2, r2, lsl #2
   8af6c:	ldr	r3, [r3, #4]
   8af70:	add	r3, r3, r2, lsl #2
   8af74:	ldrb	r2, [sp, #152]	; 0x98
   8af78:	strb	r2, [r3, #-8]
   8af7c:	b	8a57c <fputs@plt+0x79468>
   8af80:	ldr	r1, [pc, #784]	; 8b298 <fputs@plt+0x7a184>
   8af84:	mov	r0, r5
   8af88:	add	r1, pc, r1
   8af8c:	mov	r6, r3
   8af90:	str	r3, [sp, #20]
   8af94:	bl	39630 <fputs@plt+0x2851c>
   8af98:	b	8a40c <fputs@plt+0x792f8>
   8af9c:	ldr	r3, [pc, #760]	; 8b29c <fputs@plt+0x7a188>
   8afa0:	add	r3, pc, r3
   8afa4:	add	r3, r3, #4
   8afa8:	b	8abd4 <fputs@plt+0x79ac0>
   8afac:	ldr	r3, [sp, #36]	; 0x24
   8afb0:	mov	r9, r3
   8afb4:	b	8a650 <fputs@plt+0x7953c>
   8afb8:	ldr	r2, [pc, #736]	; 8b2a0 <fputs@plt+0x7a18c>
   8afbc:	add	r2, pc, r2
   8afc0:	b	8aad8 <fputs@plt+0x799c4>
   8afc4:	ldr	r0, [r9, #24]
   8afc8:	mov	r2, r9
   8afcc:	add	r0, r0, #24
   8afd0:	ldr	r1, [r9]
   8afd4:	bl	2341c <fputs@plt+0x12308>
   8afd8:	cmp	r0, #0
   8afdc:	beq	8b2c4 <fputs@plt+0x7a1b0>
   8afe0:	ldr	r6, [r4, #68]	; 0x44
   8afe4:	bic	r6, r6, #-16777216	; 0xff000000
   8afe8:	bic	r6, r6, #255	; 0xff
   8afec:	cmp	r6, #0
   8aff0:	bne	8ac4c <fputs@plt+0x79b38>
   8aff4:	mov	r0, r4
   8aff8:	str	r6, [sp, #148]	; 0x94
   8affc:	bl	1d7c4 <fputs@plt+0xc6b0>
   8b000:	b	8ac54 <fputs@plt+0x79b40>
   8b004:	ldr	r3, [sp, #16]
   8b008:	mov	r8, ip
   8b00c:	str	r3, [sp, #24]
   8b010:	mov	r7, r3
   8b014:	b	8a2e0 <fputs@plt+0x791cc>
   8b018:	ldr	r3, [sp, #16]
   8b01c:	ldr	r8, [r4, #16]
   8b020:	str	r3, [sp, #24]
   8b024:	mov	r7, r3
   8b028:	b	8a2e0 <fputs@plt+0x791cc>
   8b02c:	ldr	r3, [fp, #8]
   8b030:	cmp	r3, #0
   8b034:	beq	8ac08 <fputs@plt+0x79af4>
   8b038:	ldrb	r2, [r3, #54]	; 0x36
   8b03c:	cmp	r2, #5
   8b040:	bne	8b058 <fputs@plt+0x79f44>
   8b044:	b	8ac08 <fputs@plt+0x79af4>
   8b048:	ldrb	r1, [r2, #54]	; 0x36
   8b04c:	cmp	r1, #5
   8b050:	beq	8b064 <fputs@plt+0x79f50>
   8b054:	mov	r3, r2
   8b058:	ldr	r2, [r3, #20]
   8b05c:	cmp	r2, #0
   8b060:	bne	8b048 <fputs@plt+0x79f34>
   8b064:	str	r2, [r9, #20]
   8b068:	str	r9, [r3, #20]
   8b06c:	mov	r3, #0
   8b070:	mov	r6, r9
   8b074:	str	r3, [sp, #148]	; 0x94
   8b078:	b	8a40c <fputs@plt+0x792f8>
   8b07c:	ldr	r6, [fp, #8]
   8b080:	cmp	r6, #0
   8b084:	beq	8aa04 <fputs@plt+0x798f0>
   8b088:	ldrh	r3, [r9, #50]	; 0x32
   8b08c:	ldr	r2, [pc, #528]	; 8b2a4 <fputs@plt+0x7a190>
   8b090:	ldr	ip, [pc, #528]	; 8b2a8 <fputs@plt+0x7a194>
   8b094:	add	r2, pc, r2
   8b098:	str	fp, [sp, #48]	; 0x30
   8b09c:	str	sl, [sp, #52]	; 0x34
   8b0a0:	add	ip, pc, ip
   8b0a4:	str	r4, [sp, #32]
   8b0a8:	str	r9, [sp, #28]
   8b0ac:	mov	fp, r3
   8b0b0:	str	r5, [sp, #40]	; 0x28
   8b0b4:	mov	sl, r2
   8b0b8:	b	8b0c8 <fputs@plt+0x79fb4>
   8b0bc:	ldr	r6, [r6, #20]
   8b0c0:	cmp	r6, #0
   8b0c4:	beq	8b224 <fputs@plt+0x7a110>
   8b0c8:	ldrh	r3, [r6, #50]	; 0x32
   8b0cc:	cmp	r3, fp
   8b0d0:	bne	8b0bc <fputs@plt+0x79fa8>
   8b0d4:	cmp	fp, #0
   8b0d8:	beq	8b188 <fputs@plt+0x7a074>
   8b0dc:	ldr	r1, [sp, #28]
   8b0e0:	ldr	r9, [r6, #4]
   8b0e4:	ldr	r8, [r1, #4]
   8b0e8:	ldrsh	r2, [r9]
   8b0ec:	ldrsh	r3, [r8]
   8b0f0:	cmp	r2, r3
   8b0f4:	bne	8b0bc <fputs@plt+0x79fa8>
   8b0f8:	ldr	r7, [r6, #32]
   8b0fc:	ldr	r5, [r1, #32]
   8b100:	ldr	r4, [sp, #36]	; 0x24
   8b104:	sub	r7, r7, #4
   8b108:	sub	r5, r5, #4
   8b10c:	ldr	r1, [r7, #4]!
   8b110:	ldr	r0, [r5, #4]!
   8b114:	ldrb	r2, [r1]
   8b118:	ldrb	r3, [r0]
   8b11c:	add	lr, sl, r2
   8b120:	add	r3, sl, r3
   8b124:	ldrb	lr, [lr, #336]	; 0x150
   8b128:	ldrb	r3, [r3, #336]	; 0x150
   8b12c:	cmp	r3, lr
   8b130:	beq	8b158 <fputs@plt+0x7a044>
   8b134:	b	8b180 <fputs@plt+0x7a06c>
   8b138:	ldrb	r2, [r1, #1]!
   8b13c:	ldrb	r3, [r0, #1]!
   8b140:	add	lr, ip, r2
   8b144:	add	r3, ip, r3
   8b148:	ldrb	lr, [lr, #336]	; 0x150
   8b14c:	ldrb	r3, [r3, #336]	; 0x150
   8b150:	cmp	lr, r3
   8b154:	bne	8b180 <fputs@plt+0x7a06c>
   8b158:	cmp	r2, #0
   8b15c:	bne	8b138 <fputs@plt+0x7a024>
   8b160:	add	r4, r4, #1
   8b164:	cmp	r4, fp
   8b168:	beq	8b188 <fputs@plt+0x7a074>
   8b16c:	ldrsh	r2, [r9, #2]!
   8b170:	ldrsh	r3, [r8, #2]!
   8b174:	cmp	r2, r3
   8b178:	beq	8b10c <fputs@plt+0x79ff8>
   8b17c:	b	8b0bc <fputs@plt+0x79fa8>
   8b180:	cmp	r4, fp
   8b184:	bne	8b0bc <fputs@plt+0x79fa8>
   8b188:	ldr	r9, [sp, #28]
   8b18c:	ldrb	r3, [r6, #54]	; 0x36
   8b190:	ldr	r4, [sp, #32]
   8b194:	ldrb	r2, [r9, #54]	; 0x36
   8b198:	ldr	r5, [sp, #40]	; 0x28
   8b19c:	cmp	r3, r2
   8b1a0:	beq	8b1d0 <fputs@plt+0x7a0bc>
   8b1a4:	cmp	r3, #10
   8b1a8:	cmpne	r2, #10
   8b1ac:	beq	8b1c8 <fputs@plt+0x7a0b4>
   8b1b0:	ldr	r1, [pc, #244]	; 8b2ac <fputs@plt+0x7a198>
   8b1b4:	mov	r0, r5
   8b1b8:	mov	r2, #0
   8b1bc:	add	r1, pc, r1
   8b1c0:	bl	39630 <fputs@plt+0x2851c>
   8b1c4:	ldrb	r3, [r6, #54]	; 0x36
   8b1c8:	cmp	r3, #10
   8b1cc:	beq	8b308 <fputs@plt+0x7a1f4>
   8b1d0:	mov	r3, #0
   8b1d4:	str	r3, [sp, #148]	; 0x94
   8b1d8:	b	8ac54 <fputs@plt+0x79b40>
   8b1dc:	ldr	r3, [pc, #204]	; 8b2b0 <fputs@plt+0x7a19c>
   8b1e0:	ldr	r1, [r9, #4]
   8b1e4:	ldr	r2, [r9, #32]
   8b1e8:	add	r3, pc, r3
   8b1ec:	add	r3, r3, #3024	; 0xbd0
   8b1f0:	lsl	r0, r6, #1
   8b1f4:	add	r3, r3, #8
   8b1f8:	mvn	ip, #0
   8b1fc:	strh	ip, [r1, r0]
   8b200:	str	r3, [r2, r6, lsl #2]
   8b204:	b	8a960 <fputs@plt+0x7984c>
   8b208:	ldr	r3, [r0]
   8b20c:	str	r3, [sp, #28]
   8b210:	b	8a57c <fputs@plt+0x79468>
   8b214:	ldr	ip, [sp, #36]	; 0x24
   8b218:	b	8af14 <fputs@plt+0x79e00>
   8b21c:	ldr	r6, [sp, #144]	; 0x90
   8b220:	b	8aaf0 <fputs@plt+0x799dc>
   8b224:	ldr	fp, [sp, #48]	; 0x30
   8b228:	ldr	sl, [sp, #52]	; 0x34
   8b22c:	ldr	r4, [sp, #32]
   8b230:	ldr	r9, [sp, #28]
   8b234:	ldr	r5, [sp, #40]	; 0x28
   8b238:	b	8aa04 <fputs@plt+0x798f0>
   8b23c:	muleq	r0, r8, r7
   8b240:	andeq	r9, r0, r8, asr lr
   8b244:	andeq	ip, r0, ip, lsl #27
   8b248:	andeq	ip, r0, ip, ror #26
   8b24c:	andeq	ip, r0, ip, lsl #24
   8b250:	andeq	fp, r0, r0, asr #1
   8b254:	andeq	r6, r0, r8, asr #8
   8b258:	andeq	r6, r0, r4, asr #8
   8b25c:	andeq	r6, r0, r4, lsr r3
   8b260:	andeq	r4, r0, r0, lsl #23
   8b264:	strdeq	ip, [r0], -r4
   8b268:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   8b26c:			; <UNDEFINED> instruction: 0x0000c6b4
   8b270:	andeq	ip, r0, r8, lsr #7
   8b274:	andeq	ip, r0, r4, lsl r3
   8b278:	andeq	ip, r0, r4, lsl #6
   8b27c:	andeq	sl, r0, r4, lsl #15
   8b280:	andeq	ip, r0, r8, lsl #23
   8b284:	ldrdeq	fp, [r0], -r8
   8b288:			; <UNDEFINED> instruction: 0xff0bdc00
   8b28c:			; <UNDEFINED> instruction: 0xfff0bdc0
   8b290:	andeq	ip, r0, r0, ror #4
   8b294:	muleq	r0, r0, r2
   8b298:	andeq	ip, r0, ip, ror #2
   8b29c:	andeq	r3, r2, r8, lsr #17
   8b2a0:	strheq	ip, [r0], -r8
   8b2a4:	andeq	r5, r0, ip, lsr #22
   8b2a8:	andeq	r5, r0, r0, lsr #22
   8b2ac:	strdeq	fp, [r0], -r0
   8b2b0:	ldrdeq	r5, [r0], -r8
   8b2b4:	mov	r0, r9
   8b2b8:	bl	19370 <fputs@plt+0x825c>
   8b2bc:	ldr	r6, [r5, #488]	; 0x1e8
   8b2c0:	b	8a974 <fputs@plt+0x79860>
   8b2c4:	ldr	r3, [r4, #24]
   8b2c8:	ldr	r2, [sp, #16]
   8b2cc:	orr	r3, r3, #2
   8b2d0:	cmp	r2, #0
   8b2d4:	str	r3, [r4, #24]
   8b2d8:	beq	8abf8 <fputs@plt+0x79ae4>
   8b2dc:	ldr	r3, [r4, #144]	; 0x90
   8b2e0:	str	r3, [r9, #44]	; 0x2c
   8b2e4:	ldrb	r2, [r4, #149]	; 0x95
   8b2e8:	b	8abdc <fputs@plt+0x79ac8>
   8b2ec:	ldr	r6, [sp, #36]	; 0x24
   8b2f0:	b	8a8d8 <fputs@plt+0x797c4>
   8b2f4:	mov	r0, r5
   8b2f8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8b2fc:	subs	r7, r0, #0
   8b300:	beq	8ac4c <fputs@plt+0x79b38>
   8b304:	b	8aa48 <fputs@plt+0x79934>
   8b308:	ldrb	r3, [r9, #54]	; 0x36
   8b30c:	mov	r2, #0
   8b310:	str	r2, [sp, #148]	; 0x94
   8b314:	strb	r3, [r6, #54]	; 0x36
   8b318:	b	8ac54 <fputs@plt+0x79b40>
   8b31c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b320:	sub	sp, sp, #76	; 0x4c
   8b324:	ldr	ip, [r0, #488]	; 0x1e8
   8b328:	str	r3, [sp, #52]	; 0x34
   8b32c:	ldr	r3, [sp, #112]	; 0x70
   8b330:	cmp	ip, #0
   8b334:	str	r0, [sp, #48]	; 0x30
   8b338:	str	r1, [sp, #36]	; 0x24
   8b33c:	str	ip, [sp, #44]	; 0x2c
   8b340:	str	r2, [sp, #60]	; 0x3c
   8b344:	str	r3, [sp, #64]	; 0x40
   8b348:	beq	8b444 <fputs@plt+0x7a330>
   8b34c:	ldrb	r3, [r0, #454]	; 0x1c6
   8b350:	cmp	r3, #0
   8b354:	bne	8b444 <fputs@plt+0x7a330>
   8b358:	ldrb	r3, [ip, #42]	; 0x2a
   8b35c:	ands	r9, r3, #4
   8b360:	bne	8b68c <fputs@plt+0x7a578>
   8b364:	ldr	r2, [sp, #36]	; 0x24
   8b368:	orr	r3, r3, #4
   8b36c:	cmp	r2, #0
   8b370:	ldr	r2, [sp, #44]	; 0x2c
   8b374:	strb	r3, [r2, #42]	; 0x2a
   8b378:	beq	8b6a0 <fputs@plt+0x7a58c>
   8b37c:	ldr	r3, [sp, #36]	; 0x24
   8b380:	ldr	r3, [r3]
   8b384:	cmp	r3, #0
   8b388:	str	r3, [sp, #40]	; 0x28
   8b38c:	ble	8b4c0 <fputs@plt+0x7a3ac>
   8b390:	ldr	r3, [pc, #824]	; 8b6d0 <fputs@plt+0x7a5bc>
   8b394:	ldr	ip, [pc, #824]	; 8b6d4 <fputs@plt+0x7a5c0>
   8b398:	add	r3, pc, r3
   8b39c:	str	r3, [sp, #68]	; 0x44
   8b3a0:	ldr	r3, [pc, #816]	; 8b6d8 <fputs@plt+0x7a5c4>
   8b3a4:	add	ip, pc, ip
   8b3a8:	mvn	r4, #0
   8b3ac:	add	r3, pc, r3
   8b3b0:	str	r3, [sp, #28]
   8b3b4:	str	r9, [sp, #32]
   8b3b8:	str	r9, [sp, #56]	; 0x38
   8b3bc:	ldr	r3, [sp, #36]	; 0x24
   8b3c0:	ldr	r3, [r3, #4]
   8b3c4:	ldr	r3, [r3, r9]
   8b3c8:	b	8b3ec <fputs@plt+0x7a2d8>
   8b3cc:	ldr	r2, [r3, #4]
   8b3d0:	tst	r2, #4096	; 0x1000
   8b3d4:	beq	8b45c <fputs@plt+0x7a348>
   8b3d8:	tst	r2, #262144	; 0x40000
   8b3dc:	ldrne	r3, [r3, #20]
   8b3e0:	ldreq	r3, [r3, #12]
   8b3e4:	ldrne	r3, [r3, #4]
   8b3e8:	ldrne	r3, [r3]
   8b3ec:	cmp	r3, #0
   8b3f0:	bne	8b3cc <fputs@plt+0x7a2b8>
   8b3f4:	mov	r3, #0
   8b3f8:	ldrb	r3, [r3]
   8b3fc:	udf	#0
   8b400:	ldr	r3, [sp, #64]	; 0x40
   8b404:	cmp	r3, #1
   8b408:	beq	8b4c0 <fputs@plt+0x7a3ac>
   8b40c:	ldr	r2, [sp, #44]	; 0x2c
   8b410:	ldr	r0, [sp, #52]	; 0x34
   8b414:	ldr	r1, [sp, #36]	; 0x24
   8b418:	ldrb	r3, [r2, #42]	; 0x2a
   8b41c:	cmp	r1, #0
   8b420:	strh	r4, [r2, #32]
   8b424:	orr	r3, r3, r0, lsl #3
   8b428:	ldrb	r0, [sp, #60]	; 0x3c
   8b42c:	strb	r3, [r2, #42]	; 0x2a
   8b430:	strb	r0, [r2, #43]	; 0x2b
   8b434:	ldrne	r3, [r1, #4]
   8b438:	ldrne	r2, [sp, #48]	; 0x30
   8b43c:	ldrbne	r3, [r3, #12]
   8b440:	strbne	r3, [r2, #452]	; 0x1c4
   8b444:	ldr	r3, [sp, #48]	; 0x30
   8b448:	ldr	r1, [sp, #36]	; 0x24
   8b44c:	ldr	r0, [r3]
   8b450:	add	sp, sp, #76	; 0x4c
   8b454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b458:	b	23aac <fputs@plt+0x12998>
   8b45c:	ldrb	r2, [r3]
   8b460:	cmp	r2, #97	; 0x61
   8b464:	moveq	r2, #27
   8b468:	strbeq	r2, [r3]
   8b46c:	beq	8b530 <fputs@plt+0x7a41c>
   8b470:	cmp	r2, #95	; 0x5f
   8b474:	beq	8b5dc <fputs@plt+0x7a4c8>
   8b478:	cmp	r2, #27
   8b47c:	beq	8b530 <fputs@plt+0x7a41c>
   8b480:	ldr	r3, [sp, #32]
   8b484:	ldr	r2, [sp, #40]	; 0x28
   8b488:	add	r3, r3, #1
   8b48c:	cmp	r2, r3
   8b490:	str	r3, [sp, #32]
   8b494:	add	r9, r9, #20
   8b498:	bne	8b3bc <fputs@plt+0x7a2a8>
   8b49c:	mov	r3, r2
   8b4a0:	ldr	r2, [sp, #56]	; 0x38
   8b4a4:	sub	r3, r3, #1
   8b4a8:	cmp	r2, #0
   8b4ac:	clz	r3, r3
   8b4b0:	lsr	r3, r3, #5
   8b4b4:	moveq	r3, #0
   8b4b8:	cmp	r3, #0
   8b4bc:	bne	8b5fc <fputs@plt+0x7a4e8>
   8b4c0:	ldr	r3, [sp, #52]	; 0x34
   8b4c4:	cmp	r3, #0
   8b4c8:	bne	8b678 <fputs@plt+0x7a564>
   8b4cc:	ldr	r2, [sp, #64]	; 0x40
   8b4d0:	ldr	r4, [sp, #52]	; 0x34
   8b4d4:	str	r2, [sp, #16]
   8b4d8:	ldr	r2, [sp, #60]	; 0x3c
   8b4dc:	mov	r3, r4
   8b4e0:	str	r2, [sp, #4]
   8b4e4:	ldr	r2, [sp, #36]	; 0x24
   8b4e8:	str	r4, [sp, #20]
   8b4ec:	str	r2, [sp]
   8b4f0:	str	r4, [sp, #12]
   8b4f4:	mov	r2, r4
   8b4f8:	str	r4, [sp, #8]
   8b4fc:	mov	r1, r4
   8b500:	ldr	r0, [sp, #48]	; 0x30
   8b504:	bl	8a190 <fputs@plt+0x7907c>
   8b508:	cmp	r0, #0
   8b50c:	movne	r2, r4
   8b510:	ldrbne	r3, [r0, #55]	; 0x37
   8b514:	ldreq	r3, [sp, #52]	; 0x34
   8b518:	strne	r2, [sp, #36]	; 0x24
   8b51c:	bicne	r3, r3, #1
   8b520:	orrne	r3, r3, #2
   8b524:	strbne	r3, [r0, #55]	; 0x37
   8b528:	streq	r3, [sp, #36]	; 0x24
   8b52c:	b	8b444 <fputs@plt+0x7a330>
   8b530:	ldr	r2, [sp, #44]	; 0x2c
   8b534:	ldr	fp, [r3, #8]
   8b538:	ldrsh	r7, [r2, #34]	; 0x22
   8b53c:	cmp	r7, #0
   8b540:	ble	8b6c8 <fputs@plt+0x7a5b4>
   8b544:	ldrb	r8, [fp]
   8b548:	ldr	r3, [sp, #68]	; 0x44
   8b54c:	ldr	r6, [r2, #4]
   8b550:	add	r3, r3, r8
   8b554:	mov	r4, #0
   8b558:	ldrb	sl, [r3, #336]	; 0x150
   8b55c:	mov	r5, r6
   8b560:	ldr	r1, [r6, r4, lsl #4]
   8b564:	ldr	r2, [sp, #28]
   8b568:	ldrb	r3, [r1]
   8b56c:	add	r3, r2, r3
   8b570:	ldrb	r3, [r3, #336]	; 0x150
   8b574:	cmp	r3, sl
   8b578:	bne	8b5b4 <fputs@plt+0x7a4a0>
   8b57c:	cmp	r8, #0
   8b580:	beq	8b5c8 <fputs@plt+0x7a4b4>
   8b584:	mov	r0, fp
   8b588:	b	8b594 <fputs@plt+0x7a480>
   8b58c:	cmp	r2, #0
   8b590:	beq	8b5c8 <fputs@plt+0x7a4b4>
   8b594:	ldrb	r2, [r0, #1]!
   8b598:	ldrb	r3, [r1, #1]!
   8b59c:	add	lr, ip, r2
   8b5a0:	add	r3, ip, r3
   8b5a4:	ldrb	lr, [lr, #336]	; 0x150
   8b5a8:	ldrb	r3, [r3, #336]	; 0x150
   8b5ac:	cmp	lr, r3
   8b5b0:	beq	8b58c <fputs@plt+0x7a478>
   8b5b4:	add	r4, r4, #1
   8b5b8:	cmp	r4, r7
   8b5bc:	add	r5, r5, #16
   8b5c0:	bne	8b560 <fputs@plt+0x7a44c>
   8b5c4:	b	8b480 <fputs@plt+0x7a36c>
   8b5c8:	ldrb	r3, [r5, #15]
   8b5cc:	str	r5, [sp, #56]	; 0x38
   8b5d0:	orr	r3, r3, #1
   8b5d4:	strb	r3, [r5, #15]
   8b5d8:	b	8b480 <fputs@plt+0x7a36c>
   8b5dc:	ldr	r2, [r3, #12]
   8b5e0:	ldrb	r1, [r2]
   8b5e4:	cmp	r1, #97	; 0x61
   8b5e8:	bne	8b480 <fputs@plt+0x7a36c>
   8b5ec:	mov	r1, #27
   8b5f0:	strb	r1, [r2]
   8b5f4:	ldrb	r2, [r3]
   8b5f8:	b	8b478 <fputs@plt+0x7a364>
   8b5fc:	ldrb	r3, [r2, #15]
   8b600:	tst	r3, #4
   8b604:	beq	8b4c0 <fputs@plt+0x7a3ac>
   8b608:	ldr	r3, [sp, #56]	; 0x38
   8b60c:	ldr	r0, [r3]
   8b610:	bl	20c58 <fputs@plt+0xfb44>
   8b614:	ldr	r1, [pc, #192]	; 8b6dc <fputs@plt+0x7a5c8>
   8b618:	add	r1, pc, r1
   8b61c:	ldrb	r3, [r0]
   8b620:	add	r2, r1, r3
   8b624:	ldrb	r2, [r2, #336]	; 0x150
   8b628:	cmp	r2, #105	; 0x69
   8b62c:	bne	8b4c0 <fputs@plt+0x7a3ac>
   8b630:	ldr	ip, [pc, #168]	; 8b6e0 <fputs@plt+0x7a5cc>
   8b634:	cmp	r3, #0
   8b638:	add	ip, pc, ip
   8b63c:	bne	8b64c <fputs@plt+0x7a538>
   8b640:	b	8b400 <fputs@plt+0x7a2ec>
   8b644:	cmp	r2, #0
   8b648:	beq	8b400 <fputs@plt+0x7a2ec>
   8b64c:	ldrb	r2, [r0, #1]!
   8b650:	ldrb	r3, [ip, #1]!
   8b654:	add	lr, r1, r2
   8b658:	add	r3, r1, r3
   8b65c:	ldrb	lr, [lr, #336]	; 0x150
   8b660:	ldrb	r3, [r3, #336]	; 0x150
   8b664:	cmp	lr, r3
   8b668:	beq	8b644 <fputs@plt+0x7a530>
   8b66c:	ldr	r3, [sp, #52]	; 0x34
   8b670:	cmp	r3, #0
   8b674:	beq	8b4cc <fputs@plt+0x7a3b8>
   8b678:	ldr	r1, [pc, #100]	; 8b6e4 <fputs@plt+0x7a5d0>
   8b67c:	ldr	r0, [sp, #48]	; 0x30
   8b680:	add	r1, pc, r1
   8b684:	bl	39630 <fputs@plt+0x2851c>
   8b688:	b	8b444 <fputs@plt+0x7a330>
   8b68c:	ldr	r1, [pc, #84]	; 8b6e8 <fputs@plt+0x7a5d4>
   8b690:	ldr	r2, [ip]
   8b694:	add	r1, pc, r1
   8b698:	bl	39630 <fputs@plt+0x2851c>
   8b69c:	b	8b444 <fputs@plt+0x7a330>
   8b6a0:	ldrsh	r4, [r2, #34]	; 0x22
   8b6a4:	ldr	r3, [r2, #4]
   8b6a8:	sub	r4, r4, #1
   8b6ac:	add	r3, r3, r4, lsl #4
   8b6b0:	mov	r2, r3
   8b6b4:	str	r3, [sp, #56]	; 0x38
   8b6b8:	ldrb	r3, [r3, #15]
   8b6bc:	orr	r3, r3, #1
   8b6c0:	strb	r3, [r2, #15]
   8b6c4:	b	8b600 <fputs@plt+0x7a4ec>
   8b6c8:	mov	r4, #0
   8b6cc:	b	8b480 <fputs@plt+0x7a36c>
   8b6d0:	andeq	r5, r0, r8, lsr #16
   8b6d4:	andeq	r5, r0, ip, lsl r8
   8b6d8:	andeq	r5, r0, r4, lsl r8
   8b6dc:	andeq	r5, r0, r8, lsr #11
   8b6e0:	muleq	r0, r8, lr
   8b6e4:	andeq	fp, r0, r4, ror #23
   8b6e8:	andeq	fp, r0, r4, lsr #23
   8b6ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b6f0:	sub	sp, sp, #100	; 0x64
   8b6f4:	ldr	ip, [sp, #136]	; 0x88
   8b6f8:	cmp	r2, #0
   8b6fc:	cmpeq	ip, #0
   8b700:	beq	8bdc0 <fputs@plt+0x7acac>
   8b704:	ldr	r9, [r0, #488]	; 0x1e8
   8b708:	cmp	r9, #0
   8b70c:	beq	8bdc0 <fputs@plt+0x7acac>
   8b710:	ldr	lr, [r0]
   8b714:	str	lr, [sp, #28]
   8b718:	ldrb	ip, [lr, #149]	; 0x95
   8b71c:	cmp	ip, #0
   8b720:	beq	8b73c <fputs@plt+0x7a628>
   8b724:	ldr	ip, [lr, #144]	; 0x90
   8b728:	cmp	ip, #1
   8b72c:	str	ip, [r9, #28]
   8b730:	ldrbeq	ip, [r9, #42]	; 0x2a
   8b734:	orreq	ip, ip, #1
   8b738:	strbeq	ip, [r9, #42]	; 0x2a
   8b73c:	tst	r3, #32
   8b740:	str	r2, [sp, #48]	; 0x30
   8b744:	str	r3, [sp, #44]	; 0x2c
   8b748:	str	r1, [sp, #52]	; 0x34
   8b74c:	str	r0, [sp, #32]
   8b750:	bne	8bdc8 <fputs@plt+0x7acb4>
   8b754:	ldr	r1, [r9, #64]	; 0x40
   8b758:	cmp	r1, #0
   8b75c:	beq	8c180 <fputs@plt+0x7b06c>
   8b760:	ldr	r3, [sp, #28]
   8b764:	ldr	r0, [r3, #20]
   8b768:	cmp	r0, #0
   8b76c:	ble	8c198 <fputs@plt+0x7b084>
   8b770:	ldr	r3, [r3, #16]
   8b774:	ldr	r2, [r3, #12]
   8b778:	cmp	r1, r2
   8b77c:	movne	r4, #0
   8b780:	bne	8b794 <fputs@plt+0x7a680>
   8b784:	b	8c198 <fputs@plt+0x7b084>
   8b788:	ldr	r2, [r3, #12]
   8b78c:	cmp	r1, r2
   8b790:	beq	8b7a4 <fputs@plt+0x7a690>
   8b794:	add	r4, r4, #1
   8b798:	cmp	r4, r0
   8b79c:	add	r3, r3, #16
   8b7a0:	bne	8b788 <fputs@plt+0x7a674>
   8b7a4:	ldr	r3, [r9, #24]
   8b7a8:	cmp	r3, #0
   8b7ac:	beq	8b7c8 <fputs@plt+0x7a6b4>
   8b7b0:	str	r3, [sp]
   8b7b4:	mov	r2, #4
   8b7b8:	mov	r3, #0
   8b7bc:	mov	r1, r9
   8b7c0:	ldr	r0, [sp, #32]
   8b7c4:	bl	3b180 <fputs@plt+0x2a06c>
   8b7c8:	ldrsh	r3, [r9, #34]	; 0x22
   8b7cc:	ldr	r2, [r9, #4]
   8b7d0:	mov	r0, #0
   8b7d4:	cmp	r3, #0
   8b7d8:	ble	8b7f0 <fputs@plt+0x7a6dc>
   8b7dc:	ldrb	r1, [r2, #14]
   8b7e0:	subs	r3, r3, #1
   8b7e4:	add	r2, r2, #16
   8b7e8:	add	r0, r0, r1
   8b7ec:	bne	8b7dc <fputs@plt+0x7a6c8>
   8b7f0:	ldrsh	r3, [r9, #32]
   8b7f4:	mov	r1, #0
   8b7f8:	cmp	r3, #0
   8b7fc:	addlt	r0, r0, #1
   8b800:	lsl	r0, r0, #2
   8b804:	bl	174f8 <fputs@plt+0x63e4>
   8b808:	ldr	r5, [r9, #8]
   8b80c:	cmp	r5, #0
   8b810:	strh	r0, [r9, #40]	; 0x28
   8b814:	beq	8b82c <fputs@plt+0x7a718>
   8b818:	mov	r0, r5
   8b81c:	bl	19370 <fputs@plt+0x825c>
   8b820:	ldr	r5, [r5, #20]
   8b824:	cmp	r5, #0
   8b828:	bne	8b818 <fputs@plt+0x7a704>
   8b82c:	ldr	r3, [sp, #28]
   8b830:	ldrb	r3, [r3, #149]	; 0x95
   8b834:	cmp	r3, #0
   8b838:	bne	8c058 <fputs@plt+0x7af44>
   8b83c:	ldr	r3, [sp, #32]
   8b840:	ldr	r5, [r3, #8]
   8b844:	cmp	r5, #0
   8b848:	beq	8c480 <fputs@plt+0x7b36c>
   8b84c:	mov	r3, #0
   8b850:	str	r3, [sp]
   8b854:	mov	r2, r3
   8b858:	mov	r1, #61	; 0x3d
   8b85c:	mov	r0, r5
   8b860:	bl	2e760 <fputs@plt+0x1d64c>
   8b864:	ldr	r3, [r9, #12]
   8b868:	cmp	r3, #0
   8b86c:	beq	8c1b8 <fputs@plt+0x7b0a4>
   8b870:	ldr	r2, [pc, #3232]	; 8c518 <fputs@plt+0x7b404>
   8b874:	ldr	r3, [pc, #3232]	; 8c51c <fputs@plt+0x7b408>
   8b878:	add	r2, pc, r2
   8b87c:	add	r3, pc, r3
   8b880:	str	r3, [sp, #64]	; 0x40
   8b884:	ldr	r3, [sp, #136]	; 0x88
   8b888:	cmp	r3, #0
   8b88c:	beq	8c310 <fputs@plt+0x7b1fc>
   8b890:	ldr	r1, [sp, #32]
   8b894:	mov	r2, #1
   8b898:	mov	r0, r5
   8b89c:	ldr	r3, [r1, #416]	; 0x1a0
   8b8a0:	ldr	fp, [r1, #76]	; 0x4c
   8b8a4:	cmp	r3, #0
   8b8a8:	moveq	r3, r1
   8b8ac:	add	sl, fp, #3
   8b8b0:	str	sl, [r1, #76]	; 0x4c
   8b8b4:	strb	r2, [r3, #21]
   8b8b8:	ldr	r3, [r1, #396]	; 0x18c
   8b8bc:	str	r4, [sp]
   8b8c0:	mov	r1, #55	; 0x37
   8b8c4:	bl	2e760 <fputs@plt+0x1d64c>
   8b8c8:	ldr	r3, [r5]
   8b8cc:	add	r8, fp, #1
   8b8d0:	ldrb	r3, [r3, #69]	; 0x45
   8b8d4:	cmp	r3, #0
   8b8d8:	beq	8c1a0 <fputs@plt+0x7b08c>
   8b8dc:	ldr	r2, [sp, #32]
   8b8e0:	mov	r3, #2
   8b8e4:	add	ip, sp, #76	; 0x4c
   8b8e8:	str	r3, [r2, #72]	; 0x48
   8b8ec:	ldr	r6, [r5, #32]
   8b8f0:	mov	r3, #0
   8b8f4:	add	r2, r6, #1
   8b8f8:	str	r2, [sp]
   8b8fc:	mov	r1, #16
   8b900:	mov	r2, r8
   8b904:	mov	r0, r5
   8b908:	mov	r7, #0
   8b90c:	str	ip, [sp, #44]	; 0x2c
   8b910:	bl	2e760 <fputs@plt+0x1d64c>
   8b914:	mov	r3, #13
   8b918:	ldr	r2, [sp, #44]	; 0x2c
   8b91c:	ldr	r1, [sp, #136]	; 0x88
   8b920:	ldr	r0, [sp, #32]
   8b924:	strb	r3, [sp, #76]	; 0x4c
   8b928:	str	r8, [sp, #80]	; 0x50
   8b92c:	strb	r7, [sp, #77]	; 0x4d
   8b930:	str	r7, [sp, #84]	; 0x54
   8b934:	str	r7, [sp, #88]	; 0x58
   8b938:	bl	5f6f0 <fputs@plt+0x4e5dc>
   8b93c:	mov	r2, r8
   8b940:	mov	r3, r7
   8b944:	mov	r1, #17
   8b948:	str	r7, [sp]
   8b94c:	mov	r0, r5
   8b950:	bl	2e760 <fputs@plt+0x1d64c>
   8b954:	ldr	r3, [r5, #24]
   8b958:	cmp	r6, r7
   8b95c:	strb	r7, [r3, #19]
   8b960:	ldr	r2, [r5, #32]
   8b964:	ldr	r0, [r5]
   8b968:	sub	r1, r2, #1
   8b96c:	str	r7, [r3, #60]	; 0x3c
   8b970:	str	r1, [r3, #96]	; 0x60
   8b974:	ldrb	r3, [r0, #69]	; 0x45
   8b978:	movlt	r6, r1
   8b97c:	cmp	r3, r7
   8b980:	bne	8c170 <fputs@plt+0x7b05c>
   8b984:	add	r6, r6, r6, lsl #2
   8b988:	ldr	r3, [r5, #4]
   8b98c:	add	r6, r3, r6, lsl #2
   8b990:	ldr	r3, [sp, #32]
   8b994:	ldr	r7, [r3, #68]	; 0x44
   8b998:	str	r2, [r6, #8]
   8b99c:	cmp	r7, #0
   8b9a0:	bne	8bdc0 <fputs@plt+0x7acac>
   8b9a4:	mov	r0, r3
   8b9a8:	ldr	r1, [sp, #136]	; 0x88
   8b9ac:	bl	57028 <fputs@plt+0x45f14>
   8b9b0:	subs	r3, r0, #0
   8b9b4:	beq	8bdc0 <fputs@plt+0x7acac>
   8b9b8:	ldrsh	r0, [r3, #34]	; 0x22
   8b9bc:	ldr	r2, [r3, #4]
   8b9c0:	mov	r1, r3
   8b9c4:	strh	r0, [r9, #34]	; 0x22
   8b9c8:	str	r2, [r9, #4]
   8b9cc:	ldr	r0, [sp, #28]
   8b9d0:	strh	r7, [r3, #34]	; 0x22
   8b9d4:	str	r7, [r3, #4]
   8b9d8:	bl	236d0 <fputs@plt+0x125bc>
   8b9dc:	ldr	r2, [sp, #80]	; 0x50
   8b9e0:	mov	r3, r7
   8b9e4:	mov	r1, #18
   8b9e8:	str	r7, [sp]
   8b9ec:	mov	r0, r5
   8b9f0:	bl	2e760 <fputs@plt+0x1d64c>
   8b9f4:	add	r8, fp, #2
   8b9f8:	ldr	r3, [sp, #88]	; 0x58
   8b9fc:	ldr	r2, [sp, #84]	; 0x54
   8ba00:	mov	r1, #49	; 0x31
   8ba04:	str	r8, [sp]
   8ba08:	mov	r6, r0
   8ba0c:	mov	r0, r5
   8ba10:	bl	2e760 <fputs@plt+0x1d64c>
   8ba14:	mov	r2, r7
   8ba18:	mov	r1, r9
   8ba1c:	mov	r0, r5
   8ba20:	bl	2e980 <fputs@plt+0x1d86c>
   8ba24:	mov	r3, sl
   8ba28:	mov	r2, #1
   8ba2c:	mov	r1, #74	; 0x4a
   8ba30:	str	r7, [sp]
   8ba34:	mov	r0, r5
   8ba38:	bl	2e760 <fputs@plt+0x1d64c>
   8ba3c:	mov	r3, r8
   8ba40:	mov	r2, #1
   8ba44:	mov	r1, #75	; 0x4b
   8ba48:	str	sl, [sp]
   8ba4c:	mov	r0, r5
   8ba50:	bl	2e760 <fputs@plt+0x1d64c>
   8ba54:	mov	r3, r6
   8ba58:	mov	r2, r7
   8ba5c:	mov	r1, #13
   8ba60:	str	r7, [sp]
   8ba64:	mov	r0, r5
   8ba68:	bl	2e760 <fputs@plt+0x1d64c>
   8ba6c:	ldr	r1, [r5, #32]
   8ba70:	ldr	r2, [r5]
   8ba74:	ldr	r0, [r5, #24]
   8ba78:	sub	r3, r1, #1
   8ba7c:	cmp	r6, #0
   8ba80:	str	r3, [r0, #96]	; 0x60
   8ba84:	ldrb	r2, [r2, #69]	; 0x45
   8ba88:	movlt	r6, r3
   8ba8c:	cmp	r2, #0
   8ba90:	bne	8c1e0 <fputs@plt+0x7b0cc>
   8ba94:	add	r6, r6, r6, lsl #2
   8ba98:	ldr	r3, [r5, #4]
   8ba9c:	add	r6, r3, r6, lsl #2
   8baa0:	mov	r2, #0
   8baa4:	str	r1, [r6, #8]
   8baa8:	mov	r3, r2
   8baac:	str	r2, [sp]
   8bab0:	mov	r1, #61	; 0x3d
   8bab4:	mov	r2, #1
   8bab8:	mov	r0, r5
   8babc:	bl	2e760 <fputs@plt+0x1d64c>
   8bac0:	ldrsh	r6, [r9, #34]	; 0x22
   8bac4:	ldr	r8, [r9, #4]
   8bac8:	cmp	r6, #0
   8bacc:	ble	8c4b4 <fputs@plt+0x7b3a0>
   8bad0:	mov	ip, r7
   8bad4:	mov	lr, r7
   8bad8:	mov	sl, #7
   8badc:	ldr	r0, [r8, ip, lsl #4]
   8bae0:	ldrb	r3, [r0]
   8bae4:	cmp	r3, #0
   8bae8:	beq	8c1f0 <fputs@plt+0x7b0dc>
   8baec:	mov	r1, r7
   8baf0:	cmp	r3, #34	; 0x22
   8baf4:	ldrb	r3, [r0, #1]!
   8baf8:	mov	r2, r1
   8bafc:	addeq	r2, r1, #1
   8bb00:	cmp	r3, #0
   8bb04:	add	r1, r2, #1
   8bb08:	bne	8baf0 <fputs@plt+0x7a9dc>
   8bb0c:	add	r2, r2, #8
   8bb10:	add	ip, ip, #1
   8bb14:	cmp	r6, ip
   8bb18:	add	lr, lr, r2
   8bb1c:	bne	8badc <fputs@plt+0x7a9c8>
   8bb20:	ldr	r2, [r9]
   8bb24:	ldrb	r3, [r2]
   8bb28:	cmp	r3, #0
   8bb2c:	beq	8c4f0 <fputs@plt+0x7b3dc>
   8bb30:	mov	r0, r7
   8bb34:	cmp	r3, #34	; 0x22
   8bb38:	ldrb	r3, [r2, #1]!
   8bb3c:	mov	r1, r0
   8bb40:	addeq	r1, r0, #1
   8bb44:	cmp	r3, #0
   8bb48:	add	r0, r1, #1
   8bb4c:	bne	8bb34 <fputs@plt+0x7aa20>
   8bb50:	add	r1, r1, #3
   8bb54:	add	lr, lr, r1
   8bb58:	cmp	lr, #49	; 0x31
   8bb5c:	bgt	8c1f8 <fputs@plt+0x7b0e4>
   8bb60:	ldr	r3, [pc, #2488]	; 8c520 <fputs@plt+0x7b40c>
   8bb64:	ldr	fp, [pc, #2488]	; 8c524 <fputs@plt+0x7b410>
   8bb68:	add	r3, pc, r3
   8bb6c:	str	r3, [sp, #56]	; 0x38
   8bb70:	ldr	r3, [pc, #2480]	; 8c528 <fputs@plt+0x7b414>
   8bb74:	add	fp, pc, fp
   8bb78:	add	r3, pc, r3
   8bb7c:	str	r3, [sp, #40]	; 0x28
   8bb80:	mov	sl, #6
   8bb84:	mla	lr, r6, sl, lr
   8bb88:	add	r3, lr, #35	; 0x23
   8bb8c:	mov	r0, r3
   8bb90:	asr	r1, r3, #31
   8bb94:	str	r3, [sp, #36]	; 0x24
   8bb98:	bl	232d8 <fputs@plt+0x121c4>
   8bb9c:	subs	r6, r0, #0
   8bba0:	beq	8c424 <fputs@plt+0x7b310>
   8bba4:	ldr	r2, [pc, #2432]	; 8c52c <fputs@plt+0x7b418>
   8bba8:	mov	r1, r6
   8bbac:	add	r2, pc, r2
   8bbb0:	ldr	r0, [sp, #36]	; 0x24
   8bbb4:	bl	32340 <fputs@plt+0x2122c>
   8bbb8:	mov	r0, r6
   8bbbc:	bl	10f58 <strlen@plt>
   8bbc0:	ldr	r2, [r9]
   8bbc4:	ldr	r1, [sp, #44]	; 0x2c
   8bbc8:	bic	r3, r0, #-1073741824	; 0xc0000000
   8bbcc:	mov	r0, r6
   8bbd0:	str	r3, [sp, #76]	; 0x4c
   8bbd4:	bl	1a37c <fputs@plt+0x9268>
   8bbd8:	ldr	r3, [sp, #76]	; 0x4c
   8bbdc:	mov	r2, #40	; 0x28
   8bbe0:	add	r1, r3, #1
   8bbe4:	str	r1, [sp, #76]	; 0x4c
   8bbe8:	strb	r2, [r6, r3]
   8bbec:	ldrsh	r3, [r9, #34]	; 0x22
   8bbf0:	ldr	r8, [r9, #4]
   8bbf4:	ldr	ip, [sp, #76]	; 0x4c
   8bbf8:	cmp	r3, #0
   8bbfc:	ble	8bcd0 <fputs@plt+0x7abbc>
   8bc00:	ldr	r3, [pc, #2344]	; 8c530 <fputs@plt+0x7b41c>
   8bc04:	mov	r2, fp
   8bc08:	add	r3, pc, r3
   8bc0c:	str	r3, [sp, #60]	; 0x3c
   8bc10:	add	r8, r8, #16
   8bc14:	mov	sl, r7
   8bc18:	str	r4, [sp, #68]	; 0x44
   8bc1c:	mov	fp, r5
   8bc20:	b	8bc64 <fputs@plt+0x7ab50>
   8bc24:	bl	10f58 <strlen@plt>
   8bc28:	bic	r4, r0, #-1073741824	; 0xc0000000
   8bc2c:	mov	r2, r4
   8bc30:	ldr	r0, [sp, #76]	; 0x4c
   8bc34:	mov	r1, r5
   8bc38:	add	r0, r6, r0
   8bc3c:	bl	10f7c <memcpy@plt>
   8bc40:	ldrsh	r2, [r9, #34]	; 0x22
   8bc44:	ldr	ip, [sp, #76]	; 0x4c
   8bc48:	add	sl, sl, #1
   8bc4c:	cmp	sl, r2
   8bc50:	add	ip, r4, ip
   8bc54:	add	r8, r8, #16
   8bc58:	str	ip, [sp, #76]	; 0x4c
   8bc5c:	ldr	r2, [sp, #40]	; 0x28
   8bc60:	bge	8bcc8 <fputs@plt+0x7abb4>
   8bc64:	ldr	r3, [sp, #36]	; 0x24
   8bc68:	add	r1, r6, ip
   8bc6c:	sub	r0, r3, ip
   8bc70:	bl	32340 <fputs@plt+0x2122c>
   8bc74:	ldr	r4, [sp, #76]	; 0x4c
   8bc78:	adds	r0, r6, r4
   8bc7c:	moveq	r0, r7
   8bc80:	beq	8bc8c <fputs@plt+0x7ab78>
   8bc84:	bl	10f58 <strlen@plt>
   8bc88:	bic	r0, r0, #-1073741824	; 0xc0000000
   8bc8c:	add	r3, r4, r0
   8bc90:	ldr	r2, [r8, #-16]
   8bc94:	mov	r0, r6
   8bc98:	ldr	r1, [sp, #44]	; 0x2c
   8bc9c:	str	r3, [sp, #76]	; 0x4c
   8bca0:	bl	1a37c <fputs@plt+0x9268>
   8bca4:	ldrb	r3, [r8, #-3]
   8bca8:	ldr	r2, [sp, #60]	; 0x3c
   8bcac:	add	r3, r2, r3, lsl #2
   8bcb0:	ldr	r5, [r3, #1924]	; 0x784
   8bcb4:	subs	r0, r5, #0
   8bcb8:	bne	8bc24 <fputs@plt+0x7ab10>
   8bcbc:	mov	r4, r7
   8bcc0:	mov	r2, #0
   8bcc4:	b	8bc30 <fputs@plt+0x7ab1c>
   8bcc8:	ldr	r4, [sp, #68]	; 0x44
   8bccc:	mov	r5, fp
   8bcd0:	ldr	r2, [sp, #36]	; 0x24
   8bcd4:	ldr	r3, [sp, #56]	; 0x38
   8bcd8:	sub	r0, r2, ip
   8bcdc:	ldr	r2, [pc, #2128]	; 8c534 <fputs@plt+0x7b420>
   8bce0:	add	r1, r6, ip
   8bce4:	add	r2, pc, r2
   8bce8:	bl	32340 <fputs@plt+0x2122c>
   8bcec:	ldr	r3, [sp, #28]
   8bcf0:	cmp	r4, #1
   8bcf4:	lsl	r7, r4, #4
   8bcf8:	ldr	r3, [r3, #16]
   8bcfc:	ldr	r2, [r3, r4, lsl #4]
   8bd00:	beq	8c410 <fputs@plt+0x7b2fc>
   8bd04:	ldr	r3, [pc, #2092]	; 8c538 <fputs@plt+0x7b424>
   8bd08:	add	r3, pc, r3
   8bd0c:	ldr	r8, [sp, #32]
   8bd10:	ldr	r1, [r9]
   8bd14:	ldr	lr, [sp, #64]	; 0x40
   8bd18:	ldr	r0, [r8, #392]	; 0x188
   8bd1c:	str	r1, [sp, #8]
   8bd20:	str	r1, [sp, #4]
   8bd24:	ldr	r1, [r8, #396]	; 0x18c
   8bd28:	str	lr, [sp]
   8bd2c:	str	r1, [sp, #12]
   8bd30:	ldr	r1, [pc, #2052]	; 8c53c <fputs@plt+0x7b428>
   8bd34:	str	r6, [sp, #16]
   8bd38:	str	r0, [sp, #20]
   8bd3c:	add	r1, pc, r1
   8bd40:	mov	r0, r8
   8bd44:	bl	89484 <fputs@plt+0x78370>
   8bd48:	mov	r1, r6
   8bd4c:	ldr	r6, [sp, #28]
   8bd50:	mov	r0, r6
   8bd54:	bl	1d100 <fputs@plt+0xbfec>
   8bd58:	mov	r2, r4
   8bd5c:	ldr	r1, [r8, #8]
   8bd60:	ldr	r0, [r8]
   8bd64:	bl	2ef08 <fputs@plt+0x1ddf4>
   8bd68:	ldrb	r3, [r9, #42]	; 0x2a
   8bd6c:	tst	r3, #8
   8bd70:	beq	8bd8c <fputs@plt+0x7ac78>
   8bd74:	ldr	r3, [r6, #16]
   8bd78:	add	r2, r3, r7
   8bd7c:	ldr	r2, [r2, #12]
   8bd80:	ldr	r2, [r2, #72]	; 0x48
   8bd84:	cmp	r2, #0
   8bd88:	beq	8c4f8 <fputs@plt+0x7b3e4>
   8bd8c:	ldr	r6, [sp, #28]
   8bd90:	ldr	r1, [pc, #1960]	; 8c540 <fputs@plt+0x7b42c>
   8bd94:	ldr	r2, [r9]
   8bd98:	add	r1, pc, r1
   8bd9c:	mov	r0, r6
   8bda0:	bl	42ec4 <fputs@plt+0x31db0>
   8bda4:	mov	r1, r4
   8bda8:	mov	r2, r0
   8bdac:	mov	r0, r5
   8bdb0:	bl	2eabc <fputs@plt+0x1d9a8>
   8bdb4:	ldrb	r3, [r6, #149]	; 0x95
   8bdb8:	cmp	r3, #0
   8bdbc:	bne	8c058 <fputs@plt+0x7af44>
   8bdc0:	add	sp, sp, #100	; 0x64
   8bdc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8bdc8:	ldrb	r3, [r9, #42]	; 0x2a
   8bdcc:	tst	r3, #8
   8bdd0:	bne	8c188 <fputs@plt+0x7b074>
   8bdd4:	tst	r3, #4
   8bdd8:	beq	8c098 <fputs@plt+0x7af84>
   8bddc:	ldr	r2, [sp, #32]
   8bde0:	orr	r3, r3, #96	; 0x60
   8bde4:	strb	r3, [r9, #42]	; 0x2a
   8bde8:	ldr	r3, [r2, #424]	; 0x1a8
   8bdec:	ldr	r2, [r2, #8]
   8bdf0:	cmp	r3, #0
   8bdf4:	beq	8be24 <fputs@plt+0x7ad10>
   8bdf8:	ldr	r1, [r2]
   8bdfc:	ldrlt	r3, [r2, #32]
   8be00:	ldrb	r1, [r1, #69]	; 0x45
   8be04:	sublt	r3, r3, #1
   8be08:	cmp	r1, #0
   8be0c:	beq	8c1d0 <fputs@plt+0x7b0bc>
   8be10:	ldr	r3, [pc, #1836]	; 8c544 <fputs@plt+0x7b430>
   8be14:	add	r3, pc, r3
   8be18:	add	r3, r3, #4
   8be1c:	mov	r1, #121	; 0x79
   8be20:	strb	r1, [r3]
   8be24:	ldrsh	r3, [r9, #32]
   8be28:	cmp	r3, #0
   8be2c:	blt	8c21c <fputs@plt+0x7b108>
   8be30:	ldr	r2, [r9, #4]
   8be34:	ldr	r0, [r2, r3, lsl #4]
   8be38:	cmp	r0, #0
   8be3c:	str	r0, [sp, #76]	; 0x4c
   8be40:	moveq	ip, r0
   8be44:	beq	8be50 <fputs@plt+0x7ad3c>
   8be48:	bl	10f58 <strlen@plt>
   8be4c:	bic	ip, r0, #-1073741824	; 0xc0000000
   8be50:	mov	r3, #0
   8be54:	add	r2, sp, #76	; 0x4c
   8be58:	mov	r1, #27
   8be5c:	ldr	r0, [sp, #28]
   8be60:	str	ip, [sp, #80]	; 0x50
   8be64:	bl	247e0 <fputs@plt+0x136cc>
   8be68:	ldr	r4, [sp, #32]
   8be6c:	mov	r1, #0
   8be70:	mov	r2, r0
   8be74:	ldr	r0, [r4]
   8be78:	bl	30588 <fputs@plt+0x1f474>
   8be7c:	cmp	r0, #0
   8be80:	beq	8b754 <fputs@plt+0x7a640>
   8be84:	ldr	r2, [r0, #4]
   8be88:	ldrb	r1, [r4, #452]	; 0x1c4
   8be8c:	mov	r3, #0
   8be90:	strb	r1, [r2, #12]
   8be94:	str	r3, [sp, #20]
   8be98:	str	r3, [sp, #16]
   8be9c:	str	r3, [sp, #12]
   8bea0:	str	r3, [sp, #8]
   8bea4:	ldrb	r1, [r9, #43]	; 0x2b
   8bea8:	mov	r2, r3
   8beac:	str	r0, [sp]
   8beb0:	str	r1, [sp, #4]
   8beb4:	mov	r0, r4
   8beb8:	mov	r1, r3
   8bebc:	bl	8a190 <fputs@plt+0x7907c>
   8bec0:	subs	r6, r0, #0
   8bec4:	beq	8b754 <fputs@plt+0x7a640>
   8bec8:	ldrb	r3, [r6, #55]	; 0x37
   8becc:	ldrh	r1, [r6, #50]	; 0x32
   8bed0:	mvn	r2, #0
   8bed4:	bic	r3, r3, #1
   8bed8:	orr	r3, r3, #2
   8bedc:	strb	r3, [r6, #55]	; 0x37
   8bee0:	ldr	r5, [r9, #8]
   8bee4:	str	r1, [sp, #36]	; 0x24
   8bee8:	strh	r2, [r9, #32]
   8beec:	ldrb	r3, [r6, #55]	; 0x37
   8bef0:	orr	r3, r3, #32
   8bef4:	strb	r3, [r6, #55]	; 0x37
   8bef8:	ldr	r3, [sp, #28]
   8befc:	ldrb	r3, [r3, #151]	; 0x97
   8bf00:	cmp	r3, #0
   8bf04:	bne	8bf48 <fputs@plt+0x7ae34>
   8bf08:	ldr	r3, [sp, #36]	; 0x24
   8bf0c:	cmp	r3, #0
   8bf10:	beq	8bf3c <fputs@plt+0x7ae28>
   8bf14:	ldr	r3, [sp, #36]	; 0x24
   8bf18:	ldr	r2, [r6, #4]
   8bf1c:	ldr	ip, [r9, #4]
   8bf20:	add	r0, r2, r3, lsl #1
   8bf24:	mov	r1, #2
   8bf28:	ldrsh	r3, [r2], #2
   8bf2c:	cmp	r0, r2
   8bf30:	add	r3, ip, r3, lsl #4
   8bf34:	strb	r1, [r3, #12]
   8bf38:	bne	8bf28 <fputs@plt+0x7ae14>
   8bf3c:	ldrb	r3, [r6, #55]	; 0x37
   8bf40:	orr	r3, r3, #8
   8bf44:	strb	r3, [r6, #55]	; 0x37
   8bf48:	ldr	r3, [r9, #28]
   8bf4c:	cmp	r5, #0
   8bf50:	str	r3, [r6, #44]	; 0x2c
   8bf54:	beq	8c0c4 <fputs@plt+0x7afb0>
   8bf58:	ldr	r3, [sp, #36]	; 0x24
   8bf5c:	str	r9, [sp, #56]	; 0x38
   8bf60:	lsl	r3, r3, #1
   8bf64:	str	r3, [sp, #40]	; 0x28
   8bf68:	ldrb	r3, [r5, #55]	; 0x37
   8bf6c:	and	r3, r3, #3
   8bf70:	cmp	r3, #2
   8bf74:	beq	8c0b4 <fputs@plt+0x7afa0>
   8bf78:	ldr	r3, [sp, #36]	; 0x24
   8bf7c:	ldrh	fp, [r5, #50]	; 0x32
   8bf80:	cmp	r3, #0
   8bf84:	beq	8c0b0 <fputs@plt+0x7af9c>
   8bf88:	ldr	r7, [r6, #4]
   8bf8c:	ldr	r4, [r5, #4]
   8bf90:	ldr	r3, [sp, #40]	; 0x28
   8bf94:	lsl	ip, fp, #1
   8bf98:	mov	sl, fp
   8bf9c:	add	r0, r4, ip
   8bfa0:	mov	lr, r7
   8bfa4:	add	r9, r7, r3
   8bfa8:	mov	r8, #0
   8bfac:	ldrsh	r1, [lr], #2
   8bfb0:	mov	r3, r4
   8bfb4:	b	8bfc4 <fputs@plt+0x7aeb0>
   8bfb8:	ldrsh	r2, [r3], #2
   8bfbc:	cmp	r2, r1
   8bfc0:	beq	8bfd0 <fputs@plt+0x7aebc>
   8bfc4:	cmp	r3, r0
   8bfc8:	bne	8bfb8 <fputs@plt+0x7aea4>
   8bfcc:	add	r8, r8, #1
   8bfd0:	cmp	r9, lr
   8bfd4:	bne	8bfac <fputs@plt+0x7ae98>
   8bfd8:	cmp	r8, #0
   8bfdc:	beq	8c0b0 <fputs@plt+0x7af9c>
   8bfe0:	ldrh	r3, [r5, #52]	; 0x34
   8bfe4:	add	r2, r8, fp
   8bfe8:	cmp	r2, r3
   8bfec:	bgt	8c148 <fputs@plt+0x7b034>
   8bff0:	ldr	r3, [sp, #40]	; 0x28
   8bff4:	mov	r0, #0
   8bff8:	add	lr, r7, r3
   8bffc:	mov	r1, ip
   8c000:	add	r1, r4, r1
   8c004:	ldrsh	ip, [r7], #2
   8c008:	mov	r3, r4
   8c00c:	b	8c01c <fputs@plt+0x7af08>
   8c010:	ldrsh	r2, [r3], #2
   8c014:	cmp	r2, ip
   8c018:	beq	8c040 <fputs@plt+0x7af2c>
   8c01c:	cmp	r3, r1
   8c020:	bne	8c010 <fputs@plt+0x7aefc>
   8c024:	ldr	r2, [r6, #32]
   8c028:	ldr	r3, [r5, #32]
   8c02c:	lsl	r1, sl, #1
   8c030:	ldr	r2, [r2, r0]
   8c034:	strh	ip, [r4, r1]
   8c038:	str	r2, [r3, sl, lsl #2]
   8c03c:	add	sl, sl, #1
   8c040:	cmp	lr, r7
   8c044:	add	r0, r0, #4
   8c048:	beq	8c0b4 <fputs@plt+0x7afa0>
   8c04c:	ldrh	r1, [r5, #50]	; 0x32
   8c050:	lsl	r1, r1, #1
   8c054:	b	8c000 <fputs@plt+0x7aeec>
   8c058:	ldr	r0, [r9, #64]	; 0x40
   8c05c:	mov	r2, r9
   8c060:	add	r0, r0, #8
   8c064:	ldr	r1, [r9]
   8c068:	bl	2341c <fputs@plt+0x12308>
   8c06c:	cmp	r0, #0
   8c070:	beq	8c360 <fputs@plt+0x7b24c>
   8c074:	ldr	r3, [sp, #28]
   8c078:	ldr	r3, [r3, #68]	; 0x44
   8c07c:	bic	r3, r3, #-16777216	; 0xff000000
   8c080:	bic	r3, r3, #255	; 0xff
   8c084:	cmp	r3, #0
   8c088:	bne	8bdc0 <fputs@plt+0x7acac>
   8c08c:	ldr	r0, [sp, #28]
   8c090:	bl	1d7c4 <fputs@plt+0xc6b0>
   8c094:	b	8bdc0 <fputs@plt+0x7acac>
   8c098:	ldr	r1, [pc, #1192]	; 8c548 <fputs@plt+0x7b434>
   8c09c:	ldr	r2, [r9]
   8c0a0:	add	r1, pc, r1
   8c0a4:	ldr	r0, [sp, #32]
   8c0a8:	bl	39630 <fputs@plt+0x2851c>
   8c0ac:	b	8b754 <fputs@plt+0x7a640>
   8c0b0:	strh	fp, [r5, #52]	; 0x34
   8c0b4:	ldr	r5, [r5, #20]
   8c0b8:	cmp	r5, #0
   8c0bc:	bne	8bf68 <fputs@plt+0x7ae54>
   8c0c0:	ldr	r9, [sp, #56]	; 0x38
   8c0c4:	ldrsh	r2, [r9, #34]	; 0x22
   8c0c8:	ldr	r3, [sp, #36]	; 0x24
   8c0cc:	cmp	r2, r3
   8c0d0:	ble	8c1b0 <fputs@plt+0x7b09c>
   8c0d4:	ldrh	r3, [r6, #52]	; 0x34
   8c0d8:	cmp	r2, r3
   8c0dc:	bgt	8c44c <fputs@plt+0x7b338>
   8c0e0:	cmp	r2, #0
   8c0e4:	ble	8b754 <fputs@plt+0x7a640>
   8c0e8:	ldr	lr, [pc, #1116]	; 8c54c <fputs@plt+0x7b438>
   8c0ec:	ldr	r4, [r6, #4]
   8c0f0:	add	lr, pc, lr
   8c0f4:	add	lr, lr, #3024	; 0xbd0
   8c0f8:	ldr	r5, [sp, #36]	; 0x24
   8c0fc:	add	lr, lr, #8
   8c100:	mov	r0, #0
   8c104:	add	ip, r4, r5, lsl #1
   8c108:	mov	r3, r4
   8c10c:	b	8c11c <fputs@plt+0x7b008>
   8c110:	ldrsh	r1, [r3], #2
   8c114:	cmp	r1, r0
   8c118:	beq	8c138 <fputs@plt+0x7b024>
   8c11c:	cmp	r3, ip
   8c120:	bne	8c110 <fputs@plt+0x7affc>
   8c124:	ldr	r1, [r6, #32]
   8c128:	strh	r0, [r3]
   8c12c:	ldrsh	r2, [r9, #34]	; 0x22
   8c130:	str	lr, [r1, r5, lsl #2]
   8c134:	add	r5, r5, #1
   8c138:	add	r0, r0, #1
   8c13c:	cmp	r0, r2
   8c140:	blt	8c104 <fputs@plt+0x7aff0>
   8c144:	b	8b754 <fputs@plt+0x7a640>
   8c148:	mov	r1, r5
   8c14c:	ldr	r0, [sp, #28]
   8c150:	bl	25bfc <fputs@plt+0x14ae8>
   8c154:	cmp	r0, #0
   8c158:	bne	8c478 <fputs@plt+0x7b364>
   8c15c:	ldrh	sl, [r5, #50]	; 0x32
   8c160:	ldr	r7, [r6, #4]
   8c164:	ldr	r4, [r5, #4]
   8c168:	lsl	ip, sl, #1
   8c16c:	b	8bff0 <fputs@plt+0x7aedc>
   8c170:	ldr	r6, [pc, #984]	; 8c550 <fputs@plt+0x7b43c>
   8c174:	add	r6, pc, r6
   8c178:	add	r6, r6, #4
   8c17c:	b	8b990 <fputs@plt+0x7a87c>
   8c180:	ldr	r4, [pc, #972]	; 8c554 <fputs@plt+0x7b440>
   8c184:	b	8b7a4 <fputs@plt+0x7a690>
   8c188:	ldr	r1, [pc, #968]	; 8c558 <fputs@plt+0x7b444>
   8c18c:	add	r1, pc, r1
   8c190:	bl	39630 <fputs@plt+0x2851c>
   8c194:	b	8bdc0 <fputs@plt+0x7acac>
   8c198:	mov	r4, #0
   8c19c:	b	8b7a4 <fputs@plt+0x7a690>
   8c1a0:	mov	r1, #16
   8c1a4:	mov	r0, r5
   8c1a8:	bl	1f968 <fputs@plt+0xe854>
   8c1ac:	b	8b8dc <fputs@plt+0x7a7c8>
   8c1b0:	strh	r2, [r6, #52]	; 0x34
   8c1b4:	b	8b754 <fputs@plt+0x7a640>
   8c1b8:	ldr	r3, [pc, #924]	; 8c55c <fputs@plt+0x7b448>
   8c1bc:	ldr	r2, [pc, #924]	; 8c560 <fputs@plt+0x7b44c>
   8c1c0:	add	r3, pc, r3
   8c1c4:	add	r2, pc, r2
   8c1c8:	str	r3, [sp, #64]	; 0x40
   8c1cc:	b	8b884 <fputs@plt+0x7a770>
   8c1d0:	add	r3, r3, r3, lsl #2
   8c1d4:	ldr	r1, [r2, #4]
   8c1d8:	add	r3, r1, r3, lsl #2
   8c1dc:	b	8be1c <fputs@plt+0x7ad08>
   8c1e0:	ldr	r6, [pc, #892]	; 8c564 <fputs@plt+0x7b450>
   8c1e4:	add	r6, pc, r6
   8c1e8:	add	r6, r6, #4
   8c1ec:	b	8baa0 <fputs@plt+0x7a98c>
   8c1f0:	mov	r2, sl
   8c1f4:	b	8bb10 <fputs@plt+0x7a9fc>
   8c1f8:	ldr	r3, [pc, #872]	; 8c568 <fputs@plt+0x7b454>
   8c1fc:	ldr	fp, [pc, #872]	; 8c56c <fputs@plt+0x7b458>
   8c200:	add	r3, pc, r3
   8c204:	str	r3, [sp, #56]	; 0x38
   8c208:	ldr	r3, [pc, #864]	; 8c570 <fputs@plt+0x7b45c>
   8c20c:	add	fp, pc, fp
   8c210:	add	r3, pc, r3
   8c214:	str	r3, [sp, #40]	; 0x28
   8c218:	b	8bb80 <fputs@plt+0x7aa6c>
   8c21c:	ldr	r5, [r9, #8]
   8c220:	cmp	r5, #0
   8c224:	beq	8c4a0 <fputs@plt+0x7b38c>
   8c228:	ldrb	r3, [r5, #55]	; 0x37
   8c22c:	mov	r6, r5
   8c230:	and	r3, r3, #3
   8c234:	cmp	r3, #2
   8c238:	bne	8c250 <fputs@plt+0x7b13c>
   8c23c:	b	8c25c <fputs@plt+0x7b148>
   8c240:	ldrb	r3, [r6, #55]	; 0x37
   8c244:	and	r3, r3, #3
   8c248:	cmp	r3, #2
   8c24c:	beq	8c25c <fputs@plt+0x7b148>
   8c250:	ldr	r6, [r6, #20]
   8c254:	cmp	r6, #0
   8c258:	bne	8c240 <fputs@plt+0x7b12c>
   8c25c:	cmp	r2, #0
   8c260:	beq	8c298 <fputs@plt+0x7b184>
   8c264:	ldr	r3, [r6, #44]	; 0x2c
   8c268:	ldr	r1, [r2]
   8c26c:	cmp	r3, #0
   8c270:	ldrb	r1, [r1, #69]	; 0x45
   8c274:	ldrlt	r3, [r2, #32]
   8c278:	sublt	r3, r3, #1
   8c27c:	cmp	r1, #0
   8c280:	bne	8c468 <fputs@plt+0x7b354>
   8c284:	add	r3, r3, r3, lsl #2
   8c288:	ldr	r2, [r2, #4]
   8c28c:	add	r3, r2, r3, lsl #2
   8c290:	mov	r2, #13
   8c294:	strb	r2, [r3]
   8c298:	ldrh	r8, [r6, #50]	; 0x32
   8c29c:	cmp	r8, #1
   8c2a0:	ble	8c494 <fputs@plt+0x7b380>
   8c2a4:	ldr	r4, [r6, #4]
   8c2a8:	mov	ip, #1
   8c2ac:	mov	r7, r4
   8c2b0:	mov	lr, ip
   8c2b4:	ldrsh	r0, [r7, #2]!
   8c2b8:	add	r1, r4, ip, lsl #1
   8c2bc:	mov	r3, r4
   8c2c0:	b	8c2d0 <fputs@plt+0x7b1bc>
   8c2c4:	ldrsh	r2, [r3], #2
   8c2c8:	cmp	r2, r0
   8c2cc:	beq	8c300 <fputs@plt+0x7b1ec>
   8c2d0:	cmp	r3, r1
   8c2d4:	bne	8c2c4 <fputs@plt+0x7b1b0>
   8c2d8:	strh	r0, [r3]
   8c2dc:	ldrh	r8, [r6, #50]	; 0x32
   8c2e0:	add	ip, ip, #1
   8c2e4:	add	lr, lr, #1
   8c2e8:	cmp	lr, r8
   8c2ec:	blt	8c2b4 <fputs@plt+0x7b1a0>
   8c2f0:	uxth	r3, ip
   8c2f4:	str	r3, [sp, #36]	; 0x24
   8c2f8:	strh	r3, [r6, #50]	; 0x32
   8c2fc:	b	8beec <fputs@plt+0x7add8>
   8c300:	ldrh	r3, [r6, #52]	; 0x34
   8c304:	sub	r3, r3, #1
   8c308:	strh	r3, [r6, #52]	; 0x34
   8c30c:	b	8c2e4 <fputs@plt+0x7b1d0>
   8c310:	ldr	r3, [sp, #44]	; 0x2c
   8c314:	cmp	r3, #0
   8c318:	beq	8c41c <fputs@plt+0x7b308>
   8c31c:	ldr	r3, [sp, #32]
   8c320:	add	r1, r3, #508	; 0x1fc
   8c324:	ldr	r3, [r1]
   8c328:	ldr	r0, [sp, #32]
   8c32c:	ldrb	ip, [r3]
   8c330:	ldr	r0, [r0, #500]	; 0x1f4
   8c334:	cmp	ip, #59	; 0x3b
   8c338:	sub	r3, r3, r0
   8c33c:	ldrne	r1, [r1, #4]
   8c340:	str	r0, [sp]
   8c344:	addne	r3, r3, r1
   8c348:	ldr	r1, [pc, #548]	; 8c574 <fputs@plt+0x7b460>
   8c34c:	ldr	r0, [sp, #28]
   8c350:	add	r1, pc, r1
   8c354:	bl	42ec4 <fputs@plt+0x31db0>
   8c358:	mov	r6, r0
   8c35c:	b	8bcec <fputs@plt+0x7abd8>
   8c360:	ldr	r1, [sp, #28]
   8c364:	ldr	r2, [r9, #12]
   8c368:	ldr	r3, [r1, #24]
   8c36c:	cmp	r2, #0
   8c370:	ldr	r2, [sp, #32]
   8c374:	orr	r3, r3, #2
   8c378:	str	r0, [r2, #488]	; 0x1e8
   8c37c:	mov	r2, r1
   8c380:	str	r3, [r1, #24]
   8c384:	bne	8bdc0 <fputs@plt+0x7acac>
   8c388:	ldr	r3, [sp, #52]	; 0x34
   8c38c:	ldr	r1, [r3]
   8c390:	ldr	r3, [sp, #32]
   8c394:	cmp	r1, #0
   8c398:	ldreq	r2, [sp, #48]	; 0x30
   8c39c:	ldr	r3, [r3, #500]	; 0x1f4
   8c3a0:	ldreq	r1, [r2]
   8c3a4:	ldrb	r2, [r3]
   8c3a8:	sub	r0, r1, r3
   8c3ac:	cmp	r0, #0
   8c3b0:	mvnlt	r1, #0
   8c3b4:	cmp	r2, #0
   8c3b8:	cmpne	r3, r1
   8c3bc:	bcs	8c4a8 <fputs@plt+0x7b394>
   8c3c0:	mov	r0, #0
   8c3c4:	cmp	r2, #191	; 0xbf
   8c3c8:	add	ip, r3, #1
   8c3cc:	ldrb	r2, [r3, #1]
   8c3d0:	movls	r3, ip
   8c3d4:	bls	8c3f8 <fputs@plt+0x7b2e4>
   8c3d8:	and	r3, r2, #192	; 0xc0
   8c3dc:	cmp	r3, #128	; 0x80
   8c3e0:	mov	r3, ip
   8c3e4:	bne	8c3f8 <fputs@plt+0x7b2e4>
   8c3e8:	ldrb	r2, [r3, #1]!
   8c3ec:	and	ip, r2, #192	; 0xc0
   8c3f0:	cmp	ip, #128	; 0x80
   8c3f4:	beq	8c3e8 <fputs@plt+0x7b2d4>
   8c3f8:	cmp	r2, #0
   8c3fc:	cmpne	r1, r3
   8c400:	add	ip, r0, #1
   8c404:	bls	8c510 <fputs@plt+0x7b3fc>
   8c408:	mov	r0, ip
   8c40c:	b	8c3c4 <fputs@plt+0x7b2b0>
   8c410:	ldr	r3, [pc, #352]	; 8c578 <fputs@plt+0x7b464>
   8c414:	add	r3, pc, r3
   8c418:	b	8bd0c <fputs@plt+0x7abf8>
   8c41c:	ldr	r1, [sp, #48]	; 0x30
   8c420:	b	8c324 <fputs@plt+0x7b210>
   8c424:	ldr	r3, [sp, #28]
   8c428:	ldr	r3, [r3, #68]	; 0x44
   8c42c:	bic	r3, r3, #-16777216	; 0xff000000
   8c430:	bic	r3, r3, #255	; 0xff
   8c434:	cmp	r3, #0
   8c438:	bne	8bcec <fputs@plt+0x7abd8>
   8c43c:	ldr	r0, [sp, #28]
   8c440:	mov	r6, r3
   8c444:	bl	1d7c4 <fputs@plt+0xc6b0>
   8c448:	b	8bcec <fputs@plt+0x7abd8>
   8c44c:	mov	r1, r6
   8c450:	ldr	r0, [sp, #28]
   8c454:	bl	25bfc <fputs@plt+0x14ae8>
   8c458:	cmp	r0, #0
   8c45c:	bne	8b754 <fputs@plt+0x7a640>
   8c460:	ldrsh	r2, [r9, #34]	; 0x22
   8c464:	b	8c0e0 <fputs@plt+0x7afcc>
   8c468:	ldr	r3, [pc, #268]	; 8c57c <fputs@plt+0x7b468>
   8c46c:	add	r3, pc, r3
   8c470:	add	r3, r3, #4
   8c474:	b	8c290 <fputs@plt+0x7b17c>
   8c478:	ldr	r9, [sp, #56]	; 0x38
   8c47c:	b	8b754 <fputs@plt+0x7a640>
   8c480:	mov	r0, r3
   8c484:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8c488:	subs	r5, r0, #0
   8c48c:	beq	8bdc0 <fputs@plt+0x7acac>
   8c490:	b	8b84c <fputs@plt+0x7a738>
   8c494:	mov	r3, #1
   8c498:	str	r3, [sp, #36]	; 0x24
   8c49c:	b	8c2f8 <fputs@plt+0x7b1e4>
   8c4a0:	mov	r6, r5
   8c4a4:	b	8c25c <fputs@plt+0x7b148>
   8c4a8:	mov	r0, #13
   8c4ac:	str	r0, [r9, #44]	; 0x2c
   8c4b0:	b	8bdc0 <fputs@plt+0x7acac>
   8c4b4:	ldr	r2, [r9]
   8c4b8:	ldrb	r3, [r2]
   8c4bc:	cmp	r3, #0
   8c4c0:	movne	lr, r7
   8c4c4:	bne	8bb30 <fputs@plt+0x7aa1c>
   8c4c8:	ldr	r3, [pc, #176]	; 8c580 <fputs@plt+0x7b46c>
   8c4cc:	ldr	fp, [pc, #176]	; 8c584 <fputs@plt+0x7b470>
   8c4d0:	add	r3, pc, r3
   8c4d4:	str	r3, [sp, #56]	; 0x38
   8c4d8:	ldr	r3, [pc, #168]	; 8c588 <fputs@plt+0x7b474>
   8c4dc:	mov	lr, #2
   8c4e0:	add	r3, pc, r3
   8c4e4:	str	r3, [sp, #40]	; 0x28
   8c4e8:	add	fp, pc, fp
   8c4ec:	b	8bb80 <fputs@plt+0x7aa6c>
   8c4f0:	mov	r1, #2
   8c4f4:	b	8bb54 <fputs@plt+0x7aa40>
   8c4f8:	ldr	r1, [pc, #140]	; 8c58c <fputs@plt+0x7b478>
   8c4fc:	ldr	r2, [r3, r7]
   8c500:	add	r1, pc, r1
   8c504:	ldr	r0, [sp, #32]
   8c508:	bl	89484 <fputs@plt+0x78370>
   8c50c:	b	8bd8c <fputs@plt+0x7ac78>
   8c510:	add	r0, r0, #14
   8c514:	b	8c4ac <fputs@plt+0x7b398>
   8c518:	andeq	fp, r0, ip, lsr #20
   8c51c:			; <UNDEFINED> instruction: 0x0000a6b0
   8c520:	muleq	r0, r8, ip
   8c524:	andeq	r3, r0, r0, ror #21
   8c528:	andeq	r8, r0, r4, lsr #3
   8c52c:	andeq	fp, r0, r4, ror #14
   8c530:	andeq	sp, r1, r0, lsr sl
   8c534:	andeq	r8, r0, ip, asr r1
   8c538:	andeq	r9, r0, r4, asr #17
   8c53c:	strdeq	fp, [r0], -r4
   8c540:	andeq	fp, r0, ip, lsl r6
   8c544:	andeq	r2, r2, r4, lsr sl
   8c548:	andeq	fp, r0, r0, asr r2
   8c54c:	ldrdeq	r4, [r0], -r0
   8c550:	ldrdeq	r2, [r2], -r4
   8c554:			; <UNDEFINED> instruction: 0xfff0bdc0
   8c558:	andeq	fp, r0, r0, lsr r1
   8c55c:	ldrdeq	r8, [r0], -ip
   8c560:	ldrdeq	fp, [r0], -r8
   8c564:	andeq	r2, r2, r4, ror #12
   8c568:	andeq	fp, r0, ip, lsr #1
   8c56c:	andeq	fp, r0, ip, lsr #1
   8c570:	andeq	fp, r0, r0, lsr #1
   8c574:	ldrdeq	sl, [r0], -r0
   8c578:	andeq	r9, r0, r4, lsr #3
   8c57c:	ldrdeq	r2, [r2], -ip
   8c580:	andeq	r3, r0, r0, lsr r3
   8c584:	andeq	r3, r0, ip, ror #2
   8c588:	andeq	r7, r0, ip, lsr r8
   8c58c:	andeq	sl, r0, r8, lsl #29
   8c590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c594:	sub	sp, sp, #52	; 0x34
   8c598:	ldr	sl, [r0, #8]
   8c59c:	str	r3, [sp, #8]
   8c5a0:	ldr	r3, [sp, #88]	; 0x58
   8c5a4:	cmp	sl, #0
   8c5a8:	mov	r6, r0
   8c5ac:	mov	r9, r1
   8c5b0:	str	r2, [sp, #24]
   8c5b4:	ldr	fp, [r0]
   8c5b8:	str	r3, [sp, #16]
   8c5bc:	beq	8c740 <fputs@plt+0x7b62c>
   8c5c0:	ldr	r2, [pc, #392]	; 8c750 <fputs@plt+0x7b63c>
   8c5c4:	ldr	r3, [pc, #392]	; 8c754 <fputs@plt+0x7b640>
   8c5c8:	ldr	r7, [fp, #16]
   8c5cc:	ldr	r5, [pc, #388]	; 8c758 <fputs@plt+0x7b644>
   8c5d0:	add	r2, pc, r2
   8c5d4:	add	r3, pc, r3
   8c5d8:	add	r2, r2, #2192	; 0x890
   8c5dc:	add	r3, r3, #2192	; 0x890
   8c5e0:	add	r5, pc, r5
   8c5e4:	add	r7, r7, r9, lsl #4
   8c5e8:	mov	r4, #0
   8c5ec:	add	r2, r2, #12
   8c5f0:	add	r3, r3, #12
   8c5f4:	str	r2, [sp, #28]
   8c5f8:	str	r3, [sp, #12]
   8c5fc:	str	sl, [sp, #20]
   8c600:	ldr	r2, [r7]
   8c604:	mov	r1, r5
   8c608:	mov	r0, fp
   8c60c:	bl	18cb0 <fputs@plt+0x7b9c>
   8c610:	add	sl, sp, #36	; 0x24
   8c614:	add	ip, sp, #32
   8c618:	mov	r1, r9
   8c61c:	mov	lr, #0
   8c620:	mov	r3, #1
   8c624:	subs	r2, r0, #0
   8c628:	mov	r0, r6
   8c62c:	beq	8c6c4 <fputs@plt+0x7b5b0>
   8c630:	ldr	r8, [r2, #28]
   8c634:	str	r5, [sp]
   8c638:	mov	r2, r8
   8c63c:	strb	lr, [r4, ip]
   8c640:	str	r8, [sl, r4, lsl #2]
   8c644:	bl	2e554 <fputs@plt+0x1d440>
   8c648:	ldr	ip, [sp, #8]
   8c64c:	ldr	r1, [pc, #264]	; 8c75c <fputs@plt+0x7b648>
   8c650:	cmp	ip, #0
   8c654:	mov	r3, r5
   8c658:	add	r1, pc, r1
   8c65c:	mov	r0, r6
   8c660:	beq	8c720 <fputs@plt+0x7b60c>
   8c664:	ldr	r2, [r7]
   8c668:	str	ip, [sp, #4]
   8c66c:	ldr	ip, [sp, #16]
   8c670:	str	ip, [sp]
   8c674:	bl	89484 <fputs@plt+0x78370>
   8c678:	add	r4, r4, #1
   8c67c:	cmp	r4, #3
   8c680:	ldrne	r3, [sp, #12]
   8c684:	ldrne	r5, [r3, r4, lsl #3]
   8c688:	bne	8c600 <fputs@plt+0x7b4ec>
   8c68c:	ldr	sl, [sp, #20]
   8c690:	ldr	r3, [sp, #36]	; 0x24
   8c694:	str	r4, [sp, #4]
   8c698:	str	r9, [sp]
   8c69c:	ldr	r2, [sp, #24]
   8c6a0:	mov	r1, #55	; 0x37
   8c6a4:	mov	r0, sl
   8c6a8:	bl	2e83c <fputs@plt+0x1d728>
   8c6ac:	ldr	r3, [sl]
   8c6b0:	ldrb	r3, [r3, #69]	; 0x45
   8c6b4:	cmp	r3, #0
   8c6b8:	beq	8c70c <fputs@plt+0x7b5f8>
   8c6bc:	add	sp, sp, #52	; 0x34
   8c6c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c6c4:	ldr	r3, [sp, #28]
   8c6c8:	ldr	r1, [pc, #144]	; 8c760 <fputs@plt+0x7b64c>
   8c6cc:	add	r2, r3, r4, lsl #3
   8c6d0:	add	r1, pc, r1
   8c6d4:	ldr	ip, [r2, #4]
   8c6d8:	mov	r3, r5
   8c6dc:	cmp	ip, lr
   8c6e0:	beq	8c678 <fputs@plt+0x7b564>
   8c6e4:	ldr	r2, [r7]
   8c6e8:	str	ip, [sp]
   8c6ec:	bl	89484 <fputs@plt+0x78370>
   8c6f0:	add	r3, sp, #36	; 0x24
   8c6f4:	ldr	r1, [r6, #396]	; 0x18c
   8c6f8:	mov	r2, #16
   8c6fc:	str	r1, [r3, r4, lsl #2]
   8c700:	add	r3, sp, #32
   8c704:	strb	r2, [r4, r3]
   8c708:	b	8c678 <fputs@plt+0x7b564>
   8c70c:	mov	r0, sl
   8c710:	ldrb	r1, [sp, #32]
   8c714:	add	sp, sp, #52	; 0x34
   8c718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c71c:	b	1f968 <fputs@plt+0xe854>
   8c720:	ldr	r3, [sp, #8]
   8c724:	mov	r2, r8
   8c728:	str	r3, [sp]
   8c72c:	mov	r1, #119	; 0x77
   8c730:	mov	r3, r9
   8c734:	ldr	r0, [sp, #20]
   8c738:	bl	2e760 <fputs@plt+0x1d64c>
   8c73c:	b	8c678 <fputs@plt+0x7b564>
   8c740:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8c744:	subs	sl, r0, #0
   8c748:	beq	8c6bc <fputs@plt+0x7b5a8>
   8c74c:	b	8c5c0 <fputs@plt+0x7b4ac>
   8c750:	andeq	sp, r1, r8, rrx
   8c754:	andeq	sp, r1, r4, rrx
   8c758:	ldrdeq	r9, [r0], -ip
   8c75c:			; <UNDEFINED> instruction: 0x0000a8b8
   8c760:	andeq	sl, r0, r8, lsl #26
   8c764:	ldr	r3, [r0]
   8c768:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   8c76c:	mov	sl, r1
   8c770:	ldr	r3, [r3, #16]
   8c774:	mov	r5, r0
   8c778:	add	r3, r3, sl, lsl #4
   8c77c:	sub	sp, sp, #8
   8c780:	mov	r2, r1
   8c784:	mov	r1, #0
   8c788:	mov	r6, r1
   8c78c:	ldr	r4, [r3, #12]
   8c790:	bl	5aa4c <fputs@plt+0x49938>
   8c794:	ldr	r7, [r5, #72]	; 0x48
   8c798:	mov	r1, sl
   8c79c:	add	r3, r7, #3
   8c7a0:	str	r3, [r5, #72]	; 0x48
   8c7a4:	mov	r2, r7
   8c7a8:	mov	r0, r5
   8c7ac:	str	r6, [sp]
   8c7b0:	mov	r3, r6
   8c7b4:	bl	8c590 <fputs@plt+0x7b47c>
   8c7b8:	ldr	r4, [r4, #16]
   8c7bc:	ldr	r8, [r5, #76]	; 0x4c
   8c7c0:	cmp	r4, r6
   8c7c4:	ldr	r9, [r5, #72]	; 0x48
   8c7c8:	addne	r8, r8, #1
   8c7cc:	beq	8c7f4 <fputs@plt+0x7b6e0>
   8c7d0:	ldr	r1, [r4, #8]
   8c7d4:	mov	r3, r7
   8c7d8:	stm	sp, {r8, r9}
   8c7dc:	mov	r2, r6
   8c7e0:	mov	r0, r5
   8c7e4:	bl	3e974 <fputs@plt+0x2d860>
   8c7e8:	ldr	r4, [r4]
   8c7ec:	cmp	r4, #0
   8c7f0:	bne	8c7d0 <fputs@plt+0x7b6bc>
   8c7f4:	mov	r1, sl
   8c7f8:	mov	r0, r5
   8c7fc:	add	sp, sp, #8
   8c800:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   8c804:	b	2ec94 <fputs@plt+0x1db80>
   8c808:	push	{r4, r5, r6, r7, r8, lr}
   8c80c:	mov	r7, r1
   8c810:	ldr	r1, [r1, #64]	; 0x40
   8c814:	sub	sp, sp, #8
   8c818:	cmp	r1, #0
   8c81c:	mov	r5, r0
   8c820:	mov	r6, r2
   8c824:	ldr	r3, [r0]
   8c828:	beq	8c8f8 <fputs@plt+0x7b7e4>
   8c82c:	ldr	r0, [r3, #20]
   8c830:	cmp	r0, #0
   8c834:	ble	8c900 <fputs@plt+0x7b7ec>
   8c838:	ldr	r3, [r3, #16]
   8c83c:	mov	r4, #0
   8c840:	ldr	r2, [r3, #12]
   8c844:	cmp	r1, r2
   8c848:	bne	8c85c <fputs@plt+0x7b748>
   8c84c:	b	8c86c <fputs@plt+0x7b758>
   8c850:	ldr	r2, [r3, #12]
   8c854:	cmp	r1, r2
   8c858:	beq	8c86c <fputs@plt+0x7b758>
   8c85c:	add	r4, r4, #1
   8c860:	cmp	r4, r0
   8c864:	add	r3, r3, #16
   8c868:	bne	8c850 <fputs@plt+0x7b73c>
   8c86c:	mov	r2, r4
   8c870:	mov	r1, #0
   8c874:	mov	r0, r5
   8c878:	bl	5aa4c <fputs@plt+0x49938>
   8c87c:	ldr	r8, [r5, #72]	; 0x48
   8c880:	cmp	r6, #0
   8c884:	add	r3, r8, #3
   8c888:	str	r3, [r5, #72]	; 0x48
   8c88c:	beq	8c8e8 <fputs@plt+0x7b7d4>
   8c890:	ldr	r2, [pc, #112]	; 8c908 <fputs@plt+0x7b7f4>
   8c894:	ldr	r3, [r6]
   8c898:	add	r2, pc, r2
   8c89c:	str	r2, [sp]
   8c8a0:	mov	r1, r4
   8c8a4:	mov	r2, r8
   8c8a8:	mov	r0, r5
   8c8ac:	bl	8c590 <fputs@plt+0x7b47c>
   8c8b0:	ldr	r0, [r5, #76]	; 0x4c
   8c8b4:	ldr	ip, [r5, #72]	; 0x48
   8c8b8:	add	r0, r0, #1
   8c8bc:	mov	r1, r7
   8c8c0:	stm	sp, {r0, ip}
   8c8c4:	mov	r3, r8
   8c8c8:	mov	r0, r5
   8c8cc:	mov	r2, r6
   8c8d0:	bl	3e974 <fputs@plt+0x2d860>
   8c8d4:	mov	r1, r4
   8c8d8:	mov	r0, r5
   8c8dc:	add	sp, sp, #8
   8c8e0:	pop	{r4, r5, r6, r7, r8, lr}
   8c8e4:	b	2ec94 <fputs@plt+0x1db80>
   8c8e8:	ldr	r2, [pc, #28]	; 8c90c <fputs@plt+0x7b7f8>
   8c8ec:	ldr	r3, [r7]
   8c8f0:	add	r2, pc, r2
   8c8f4:	b	8c89c <fputs@plt+0x7b788>
   8c8f8:	ldr	r4, [pc, #16]	; 8c910 <fputs@plt+0x7b7fc>
   8c8fc:	b	8c86c <fputs@plt+0x7b758>
   8c900:	mov	r4, #0
   8c904:	b	8c86c <fputs@plt+0x7b758>
   8c908:	ldrdeq	r9, [r0], -ip
   8c90c:	andeq	sl, r0, r8, lsl r7
   8c910:			; <UNDEFINED> instruction: 0xfff0bdc0
   8c914:	push	{r4, r5, r6, r7, r8, r9, lr}
   8c918:	sub	sp, sp, #20
   8c91c:	mov	r5, r0
   8c920:	mov	r7, r1
   8c924:	mov	r8, r2
   8c928:	ldr	r6, [r0]
   8c92c:	bl	75f2c <fputs@plt+0x64e18>
   8c930:	subs	r4, r0, #0
   8c934:	bne	8c9ac <fputs@plt+0x7b898>
   8c938:	cmp	r7, #0
   8c93c:	beq	8ca24 <fputs@plt+0x7b910>
   8c940:	ldr	r4, [r8, #4]
   8c944:	cmp	r4, #0
   8c948:	bne	8c9b4 <fputs@plt+0x7b8a0>
   8c94c:	mov	r1, r7
   8c950:	mov	r0, r6
   8c954:	bl	24628 <fputs@plt+0x13514>
   8c958:	mov	r1, r0
   8c95c:	mov	r8, r0
   8c960:	mov	r0, r6
   8c964:	bl	18ef0 <fputs@plt+0x7ddc>
   8c968:	mov	r1, r8
   8c96c:	mov	r9, r0
   8c970:	mov	r0, r6
   8c974:	bl	1d100 <fputs@plt+0xbfec>
   8c978:	cmp	r9, #0
   8c97c:	blt	8ca58 <fputs@plt+0x7b944>
   8c980:	mov	r1, r9
   8c984:	mov	r0, r5
   8c988:	bl	8c764 <fputs@plt+0x7b650>
   8c98c:	ldr	r0, [r5, #8]
   8c990:	cmp	r0, #0
   8c994:	beq	8caa4 <fputs@plt+0x7b990>
   8c998:	mov	r3, #0
   8c99c:	str	r3, [sp]
   8c9a0:	mov	r2, r3
   8c9a4:	mov	r1, #147	; 0x93
   8c9a8:	bl	2e760 <fputs@plt+0x1d64c>
   8c9ac:	add	sp, sp, #20
   8c9b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   8c9b4:	add	r3, sp, #12
   8c9b8:	mov	r2, r8
   8c9bc:	mov	r1, r7
   8c9c0:	mov	r0, r5
   8c9c4:	bl	398ac <fputs@plt+0x28798>
   8c9c8:	subs	r3, r0, #0
   8c9cc:	blt	8c98c <fputs@plt+0x7b878>
   8c9d0:	ldr	r2, [r6, #16]
   8c9d4:	ldr	r1, [sp, #12]
   8c9d8:	mov	r0, r6
   8c9dc:	ldr	r7, [r2, r3, lsl #4]
   8c9e0:	bl	24628 <fputs@plt+0x13514>
   8c9e4:	subs	r4, r0, #0
   8c9e8:	beq	8c98c <fputs@plt+0x7b878>
   8c9ec:	mov	r2, r7
   8c9f0:	mov	r1, r4
   8c9f4:	mov	r0, r6
   8c9f8:	bl	18de4 <fputs@plt+0x7cd0>
   8c9fc:	subs	r8, r0, #0
   8ca00:	beq	8cab8 <fputs@plt+0x7b9a4>
   8ca04:	mov	r2, r8
   8ca08:	ldr	r1, [r8, #12]
   8ca0c:	mov	r0, r5
   8ca10:	bl	8c808 <fputs@plt+0x7b6f4>
   8ca14:	mov	r1, r4
   8ca18:	mov	r0, r6
   8ca1c:	bl	1d100 <fputs@plt+0xbfec>
   8ca20:	b	8c98c <fputs@plt+0x7b878>
   8ca24:	ldr	r3, [r6, #20]
   8ca28:	cmp	r3, #0
   8ca2c:	ble	8c98c <fputs@plt+0x7b878>
   8ca30:	cmp	r4, #1
   8ca34:	mov	r1, r4
   8ca38:	mov	r0, r5
   8ca3c:	add	r4, r4, #1
   8ca40:	beq	8ca4c <fputs@plt+0x7b938>
   8ca44:	bl	8c764 <fputs@plt+0x7b650>
   8ca48:	ldr	r3, [r6, #20]
   8ca4c:	cmp	r3, r4
   8ca50:	bgt	8ca30 <fputs@plt+0x7b91c>
   8ca54:	b	8c98c <fputs@plt+0x7b878>
   8ca58:	mov	r1, r7
   8ca5c:	mov	r0, r6
   8ca60:	bl	24628 <fputs@plt+0x13514>
   8ca64:	subs	r7, r0, #0
   8ca68:	beq	8c98c <fputs@plt+0x7b878>
   8ca6c:	mov	r2, r4
   8ca70:	mov	r1, r7
   8ca74:	mov	r0, r6
   8ca78:	bl	18de4 <fputs@plt+0x7cd0>
   8ca7c:	subs	r4, r0, #0
   8ca80:	beq	8cae4 <fputs@plt+0x7b9d0>
   8ca84:	mov	r2, r4
   8ca88:	ldr	r1, [r4, #12]
   8ca8c:	mov	r0, r5
   8ca90:	bl	8c808 <fputs@plt+0x7b6f4>
   8ca94:	mov	r1, r7
   8ca98:	mov	r0, r6
   8ca9c:	bl	1d100 <fputs@plt+0xbfec>
   8caa0:	b	8c98c <fputs@plt+0x7b878>
   8caa4:	mov	r0, r5
   8caa8:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8caac:	cmp	r0, #0
   8cab0:	beq	8c9ac <fputs@plt+0x7b898>
   8cab4:	b	8c998 <fputs@plt+0x7b884>
   8cab8:	mov	r1, r8
   8cabc:	mov	r3, r7
   8cac0:	mov	r2, r4
   8cac4:	mov	r0, r5
   8cac8:	bl	76560 <fputs@plt+0x6544c>
   8cacc:	subs	r1, r0, #0
   8cad0:	beq	8ca14 <fputs@plt+0x7b900>
   8cad4:	mov	r2, r8
   8cad8:	mov	r0, r5
   8cadc:	bl	8c808 <fputs@plt+0x7b6f4>
   8cae0:	b	8ca14 <fputs@plt+0x7b900>
   8cae4:	mov	r1, r4
   8cae8:	mov	r3, r4
   8caec:	mov	r2, r7
   8caf0:	mov	r0, r5
   8caf4:	bl	76560 <fputs@plt+0x6544c>
   8caf8:	subs	r1, r0, #0
   8cafc:	beq	8ca94 <fputs@plt+0x7b980>
   8cb00:	mov	r2, r4
   8cb04:	mov	r0, r5
   8cb08:	bl	8c808 <fputs@plt+0x7b6f4>
   8cb0c:	b	8ca94 <fputs@plt+0x7b980>
   8cb10:	push	{r4, r5, r6, r7, r8, r9, lr}
   8cb14:	sub	sp, sp, #20
   8cb18:	ldr	r6, [r0, #488]	; 0x1e8
   8cb1c:	cmp	r6, #0
   8cb20:	beq	8ccc0 <fputs@plt+0x7bbac>
   8cb24:	mov	r5, r0
   8cb28:	mov	r4, r1
   8cb2c:	ldr	r7, [r0]
   8cb30:	bl	2fe34 <fputs@plt+0x1ed20>
   8cb34:	ldr	r2, [r6, #48]	; 0x30
   8cb38:	mov	r3, #0
   8cb3c:	cmp	r2, r3
   8cb40:	str	r3, [r5, #516]	; 0x204
   8cb44:	ble	8ccc0 <fputs@plt+0x7bbac>
   8cb48:	ldrb	r3, [r7, #149]	; 0x95
   8cb4c:	cmp	r3, #0
   8cb50:	bne	8ccc8 <fputs@plt+0x7bbb4>
   8cb54:	cmp	r4, #0
   8cb58:	beq	8cb74 <fputs@plt+0x7ba60>
   8cb5c:	ldr	r3, [r4]
   8cb60:	ldr	r1, [r5, #500]	; 0x1f4
   8cb64:	ldr	r2, [r4, #4]
   8cb68:	sub	r3, r3, r1
   8cb6c:	add	r3, r3, r2
   8cb70:	str	r3, [r5, #504]	; 0x1f8
   8cb74:	ldr	r1, [pc, #476]	; 8cd58 <fputs@plt+0x7bc44>
   8cb78:	add	r2, r5, #500	; 0x1f4
   8cb7c:	add	r1, pc, r1
   8cb80:	mov	r0, r7
   8cb84:	bl	42ec4 <fputs@plt+0x31db0>
   8cb88:	ldr	r1, [r6, #64]	; 0x40
   8cb8c:	cmp	r1, #0
   8cb90:	mov	r8, r0
   8cb94:	beq	8cd08 <fputs@plt+0x7bbf4>
   8cb98:	ldr	r0, [r7, #20]
   8cb9c:	ldr	lr, [r7, #16]
   8cba0:	cmp	r0, #0
   8cba4:	ble	8cd3c <fputs@plt+0x7bc28>
   8cba8:	ldr	r3, [lr, #12]
   8cbac:	cmp	r1, r3
   8cbb0:	addne	r3, lr, #16
   8cbb4:	movne	r4, #0
   8cbb8:	bne	8cbcc <fputs@plt+0x7bab8>
   8cbbc:	b	8cd3c <fputs@plt+0x7bc28>
   8cbc0:	ldr	r2, [r3, #-4]
   8cbc4:	cmp	r1, r2
   8cbc8:	beq	8cbe4 <fputs@plt+0x7bad0>
   8cbcc:	add	r4, r4, #1
   8cbd0:	cmp	r4, r0
   8cbd4:	mov	ip, r3
   8cbd8:	add	r3, r3, #16
   8cbdc:	bne	8cbc0 <fputs@plt+0x7baac>
   8cbe0:	add	ip, lr, r4, lsl #4
   8cbe4:	ldr	r3, [pc, #368]	; 8cd5c <fputs@plt+0x7bc48>
   8cbe8:	cmp	r4, #1
   8cbec:	add	r3, pc, r3
   8cbf0:	ldr	r2, [ip]
   8cbf4:	ldrne	r3, [pc, #356]	; 8cd60 <fputs@plt+0x7bc4c>
   8cbf8:	addne	r3, pc, r3
   8cbfc:	ldr	r1, [r6]
   8cc00:	ldr	r0, [r5, #392]	; 0x188
   8cc04:	str	r1, [sp, #4]
   8cc08:	str	r1, [sp]
   8cc0c:	ldr	r1, [pc, #336]	; 8cd64 <fputs@plt+0x7bc50>
   8cc10:	str	r8, [sp, #8]
   8cc14:	str	r0, [sp, #12]
   8cc18:	add	r1, pc, r1
   8cc1c:	mov	r0, r5
   8cc20:	bl	89484 <fputs@plt+0x78370>
   8cc24:	mov	r1, r8
   8cc28:	mov	r0, r7
   8cc2c:	bl	1d100 <fputs@plt+0xbfec>
   8cc30:	ldr	r8, [r5, #8]
   8cc34:	cmp	r8, #0
   8cc38:	movne	r1, r8
   8cc3c:	beq	8cd28 <fputs@plt+0x7bc14>
   8cc40:	mov	r9, #0
   8cc44:	mov	r2, r4
   8cc48:	ldr	r0, [r5]
   8cc4c:	bl	2ef08 <fputs@plt+0x1ddf4>
   8cc50:	mov	r3, r9
   8cc54:	mov	r2, r9
   8cc58:	mov	r1, #147	; 0x93
   8cc5c:	str	r9, [sp]
   8cc60:	mov	r0, r8
   8cc64:	bl	2e760 <fputs@plt+0x1d64c>
   8cc68:	ldr	r1, [pc, #248]	; 8cd68 <fputs@plt+0x7bc54>
   8cc6c:	ldr	r2, [r6]
   8cc70:	add	r1, pc, r1
   8cc74:	mov	r0, r7
   8cc78:	bl	42ec4 <fputs@plt+0x31db0>
   8cc7c:	mov	r1, r4
   8cc80:	mov	r2, r0
   8cc84:	mov	r0, r8
   8cc88:	bl	2eabc <fputs@plt+0x1d9a8>
   8cc8c:	ldr	r3, [r5, #76]	; 0x4c
   8cc90:	ldr	r2, [r6]
   8cc94:	add	r6, r3, #1
   8cc98:	mov	r1, r6
   8cc9c:	str	r6, [r5, #76]	; 0x4c
   8cca0:	mov	r0, r8
   8cca4:	bl	2e878 <fputs@plt+0x1d764>
   8cca8:	mov	r3, r6
   8ccac:	str	r9, [sp]
   8ccb0:	mov	r2, r4
   8ccb4:	mov	r0, r8
   8ccb8:	mov	r1, #150	; 0x96
   8ccbc:	bl	2e760 <fputs@plt+0x1d64c>
   8ccc0:	add	sp, sp, #20
   8ccc4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   8ccc8:	ldr	r0, [r6, #64]	; 0x40
   8cccc:	mov	r2, r6
   8ccd0:	add	r0, r0, #8
   8ccd4:	ldr	r1, [r6]
   8ccd8:	bl	2341c <fputs@plt+0x12308>
   8ccdc:	cmp	r0, #0
   8cce0:	beq	8cd50 <fputs@plt+0x7bc3c>
   8cce4:	ldr	r3, [r7, #68]	; 0x44
   8cce8:	bic	r3, r3, #-16777216	; 0xff000000
   8ccec:	bic	r3, r3, #255	; 0xff
   8ccf0:	cmp	r3, #0
   8ccf4:	bne	8ccc0 <fputs@plt+0x7bbac>
   8ccf8:	mov	r0, r7
   8ccfc:	add	sp, sp, #20
   8cd00:	pop	{r4, r5, r6, r7, r8, r9, lr}
   8cd04:	b	1d7c4 <fputs@plt+0xc6b0>
   8cd08:	ldr	r2, [r7, #16]
   8cd0c:	ldr	r3, [pc, #88]	; 8cd6c <fputs@plt+0x7bc58>
   8cd10:	add	r2, r2, #-16777216	; 0xff000000
   8cd14:	add	r2, r2, #778240	; 0xbe000
   8cd18:	ldr	r4, [pc, #80]	; 8cd70 <fputs@plt+0x7bc5c>
   8cd1c:	add	r3, pc, r3
   8cd20:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   8cd24:	b	8cbfc <fputs@plt+0x7bae8>
   8cd28:	mov	r0, r5
   8cd2c:	bl	2e7d4 <fputs@plt+0x1d6c0>
   8cd30:	ldr	r1, [r5, #8]
   8cd34:	mov	r8, r0
   8cd38:	b	8cc40 <fputs@plt+0x7bb2c>
   8cd3c:	ldr	r3, [pc, #48]	; 8cd74 <fputs@plt+0x7bc60>
   8cd40:	ldr	r2, [lr]
   8cd44:	mov	r4, #0
   8cd48:	add	r3, pc, r3
   8cd4c:	b	8cbfc <fputs@plt+0x7bae8>
   8cd50:	str	r0, [r5, #488]	; 0x1e8
   8cd54:	b	8ccc0 <fputs@plt+0x7bbac>
   8cd58:	andeq	sl, r0, r4, ror r8
   8cd5c:	andeq	r8, r0, ip, asr #19
   8cd60:	ldrdeq	r8, [r0], -r4
   8cd64:	strdeq	sl, [r0], -r0
   8cd68:	strdeq	sl, [r0], -r0
   8cd6c:			; <UNDEFINED> instruction: 0x000088b0
   8cd70:			; <UNDEFINED> instruction: 0xfff0bdc0
   8cd74:	andeq	r8, r0, r4, lsl #17
   8cd78:	push	{r4, r5, r6, r7, r8, lr}
   8cd7c:	mov	r3, #0
   8cd80:	ldr	r5, [r0, #336]	; 0x150
   8cd84:	sub	sp, sp, #8
   8cd88:	cmp	r5, r3
   8cd8c:	mov	r4, r0
   8cd90:	str	r3, [sp, #4]
   8cd94:	beq	8cda4 <fputs@plt+0x7bc90>
   8cd98:	ldr	r3, [r5, #12]
   8cd9c:	cmp	r3, #0
   8cda0:	beq	8cdc4 <fputs@plt+0x7bcb0>
   8cda4:	mov	r1, #21
   8cda8:	mov	r0, r4
   8cdac:	str	r1, [r4, #52]	; 0x34
   8cdb0:	bl	22a20 <fputs@plt+0x1190c>
   8cdb4:	ldr	r0, [pc, #320]	; 8cefc <fputs@plt+0x7bde8>
   8cdb8:	bl	3566c <fputs@plt+0x24558>
   8cdbc:	add	sp, sp, #8
   8cdc0:	pop	{r4, r5, r6, r7, r8, pc}
   8cdc4:	mov	r2, #544	; 0x220
   8cdc8:	mov	r3, #0
   8cdcc:	mov	r6, r1
   8cdd0:	ldr	r8, [r5, #4]
   8cdd4:	bl	25490 <fputs@plt+0x1437c>
   8cdd8:	subs	r7, r0, #0
   8cddc:	moveq	r6, #7
   8cde0:	beq	8ce70 <fputs@plt+0x7bd5c>
   8cde4:	mov	r3, #1
   8cde8:	mov	r1, r6
   8cdec:	str	r4, [r7]
   8cdf0:	strb	r3, [r7, #454]	; 0x1c6
   8cdf4:	str	r3, [r7, #428]	; 0x1ac
   8cdf8:	add	r2, sp, #4
   8cdfc:	bl	885a0 <fputs@plt+0x7748c>
   8ce00:	subs	r6, r0, #0
   8ce04:	beq	8ce8c <fputs@plt+0x7bd78>
   8ce08:	ldr	r3, [sp, #4]
   8ce0c:	cmp	r3, #0
   8ce10:	moveq	r2, r3
   8ce14:	ldrne	r2, [pc, #228]	; 8cf00 <fputs@plt+0x7bdec>
   8ce18:	addne	r2, pc, r2
   8ce1c:	mov	r1, #1
   8ce20:	mov	r0, r4
   8ce24:	bl	3909c <fputs@plt+0x27f88>
   8ce28:	ldr	r1, [sp, #4]
   8ce2c:	mov	r0, r4
   8ce30:	bl	1d100 <fputs@plt+0xbfec>
   8ce34:	mov	r6, #1
   8ce38:	ldr	r0, [r7, #8]
   8ce3c:	mov	r3, #0
   8ce40:	cmp	r0, r3
   8ce44:	strb	r3, [r7, #454]	; 0x1c6
   8ce48:	beq	8ce50 <fputs@plt+0x7bd3c>
   8ce4c:	bl	56914 <fputs@plt+0x45800>
   8ce50:	ldr	r1, [r7, #488]	; 0x1e8
   8ce54:	mov	r0, r4
   8ce58:	bl	236d0 <fputs@plt+0x125bc>
   8ce5c:	mov	r0, r7
   8ce60:	bl	23b28 <fputs@plt+0x12a14>
   8ce64:	mov	r1, r7
   8ce68:	mov	r0, r4
   8ce6c:	bl	1d100 <fputs@plt+0xbfec>
   8ce70:	ldrb	r3, [r4, #69]	; 0x45
   8ce74:	cmp	r3, #0
   8ce78:	bne	8ced4 <fputs@plt+0x7bdc0>
   8ce7c:	ldr	r0, [r4, #56]	; 0x38
   8ce80:	and	r0, r0, r6
   8ce84:	add	sp, sp, #8
   8ce88:	pop	{r4, r5, r6, r7, r8, pc}
   8ce8c:	ldr	r3, [r7, #488]	; 0x1e8
   8ce90:	cmp	r3, #0
   8ce94:	beq	8ce08 <fputs@plt+0x7bcf4>
   8ce98:	ldrb	r2, [r4, #69]	; 0x45
   8ce9c:	cmp	r2, #0
   8cea0:	bne	8ce08 <fputs@plt+0x7bcf4>
   8cea4:	ldr	r2, [r3, #12]
   8cea8:	cmp	r2, #0
   8ceac:	bne	8ce08 <fputs@plt+0x7bcf4>
   8ceb0:	ldrb	r2, [r3, #42]	; 0x2a
   8ceb4:	tst	r2, #16
   8ceb8:	bne	8ce08 <fputs@plt+0x7bcf4>
   8cebc:	ldr	r2, [r8, #4]
   8cec0:	cmp	r2, #0
   8cec4:	beq	8cee0 <fputs@plt+0x7bdcc>
   8cec8:	mov	r3, #1
   8cecc:	str	r3, [r5, #12]
   8ced0:	b	8ce38 <fputs@plt+0x7bd24>
   8ced4:	mov	r0, r4
   8ced8:	bl	22a88 <fputs@plt+0x11974>
   8cedc:	b	8cdbc <fputs@plt+0x7bca8>
   8cee0:	ldrsh	r1, [r3, #34]	; 0x22
   8cee4:	ldr	r2, [r3, #4]
   8cee8:	strh	r1, [r8, #34]	; 0x22
   8ceec:	str	r2, [r8, #4]
   8cef0:	strh	r6, [r3, #34]	; 0x22
   8cef4:	str	r6, [r3, #4]
   8cef8:	b	8cec8 <fputs@plt+0x7bdb4>
   8cefc:	andeq	sp, r1, r7, asr r2
   8cf00:	andeq	r7, r0, r8, lsr #32
   8cf04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8cf08:	mov	r4, r0
   8cf0c:	ldr	r0, [r0, #20]
   8cf10:	mov	ip, #0
   8cf14:	cmp	r0, ip
   8cf18:	sub	sp, sp, #28
   8cf1c:	mov	r6, r3
   8cf20:	ldrgt	r3, [r4, #16]
   8cf24:	mov	r8, r1
   8cf28:	mov	r7, r2
   8cf2c:	str	ip, [sp, #20]
   8cf30:	addgt	r0, r3, r0, lsl #4
   8cf34:	ble	8cf58 <fputs@plt+0x7be44>
   8cf38:	ldr	r2, [r3, #4]
   8cf3c:	add	r3, r3, #16
   8cf40:	cmp	r2, #0
   8cf44:	ldrne	r1, [r2, #4]
   8cf48:	ldrne	r2, [r2]
   8cf4c:	strne	r2, [r1, #4]
   8cf50:	cmp	r0, r3
   8cf54:	bne	8cf38 <fputs@plt+0x7be24>
   8cf58:	add	r1, sp, #20
   8cf5c:	mov	r0, r4
   8cf60:	bl	75e38 <fputs@plt+0x64d24>
   8cf64:	subs	r5, r0, #0
   8cf68:	beq	8d080 <fputs@plt+0x7bf6c>
   8cf6c:	mov	r2, #0
   8cf70:	mov	fp, r2
   8cf74:	mov	r3, r2
   8cf78:	mov	r1, r2
   8cf7c:	mov	r0, r2
   8cf80:	mov	r8, #1
   8cf84:	ldr	ip, [sp, #64]	; 0x40
   8cf88:	cmp	ip, #0
   8cf8c:	strne	r0, [ip]
   8cf90:	ldr	r0, [sp, #68]	; 0x44
   8cf94:	cmp	r0, #0
   8cf98:	strne	r1, [r0]
   8cf9c:	ldr	r1, [sp, #72]	; 0x48
   8cfa0:	cmp	r1, #0
   8cfa4:	strne	r3, [r1]
   8cfa8:	ldr	r3, [sp, #76]	; 0x4c
   8cfac:	cmp	r3, #0
   8cfb0:	strne	fp, [r3]
   8cfb4:	ldr	r3, [sp, #80]	; 0x50
   8cfb8:	cmp	r3, #0
   8cfbc:	strne	r2, [r3]
   8cfc0:	cmp	r5, #0
   8cfc4:	movne	r8, #0
   8cfc8:	andeq	r8, r8, #1
   8cfcc:	cmp	r8, #0
   8cfd0:	bne	8d048 <fputs@plt+0x7bf34>
   8cfd4:	ldr	r6, [pc, #776]	; 8d2e4 <fputs@plt+0x7c1d0>
   8cfd8:	ldr	r3, [sp, #20]
   8cfdc:	sub	r6, r5, r6
   8cfe0:	clz	r6, r6
   8cfe4:	lsr	r6, r6, #5
   8cfe8:	cmp	r3, #0
   8cfec:	moveq	r2, r3
   8cff0:	ldrne	r2, [pc, #752]	; 8d2e8 <fputs@plt+0x7c1d4>
   8cff4:	addne	r2, pc, r2
   8cff8:	mov	r1, r5
   8cffc:	mov	r0, r4
   8d000:	bl	3909c <fputs@plt+0x27f88>
   8d004:	ldr	r1, [sp, #20]
   8d008:	mov	r0, r4
   8d00c:	bl	1d100 <fputs@plt+0xbfec>
   8d010:	ldrb	r3, [r4, #69]	; 0x45
   8d014:	cmp	r3, #0
   8d018:	moveq	r3, r6
   8d01c:	orrne	r3, r6, #1
   8d020:	cmp	r3, #0
   8d024:	bne	8d038 <fputs@plt+0x7bf24>
   8d028:	ldr	r0, [r4, #56]	; 0x38
   8d02c:	and	r0, r0, r5
   8d030:	add	sp, sp, #28
   8d034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d038:	mov	r0, r4
   8d03c:	bl	22a88 <fputs@plt+0x11974>
   8d040:	add	sp, sp, #28
   8d044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d048:	ldr	r1, [sp, #20]
   8d04c:	mov	r0, r4
   8d050:	bl	1d100 <fputs@plt+0xbfec>
   8d054:	ldr	r1, [pc, #656]	; 8d2ec <fputs@plt+0x7c1d8>
   8d058:	mov	r3, r6
   8d05c:	mov	r2, r7
   8d060:	add	r1, pc, r1
   8d064:	mov	r0, r4
   8d068:	bl	42ec4 <fputs@plt+0x31db0>
   8d06c:	mov	r6, #0
   8d070:	mov	r5, #1
   8d074:	mov	r3, r0
   8d078:	str	r0, [sp, #20]
   8d07c:	b	8cfe8 <fputs@plt+0x7bed4>
   8d080:	mov	r2, r8
   8d084:	mov	r1, r7
   8d088:	mov	r0, r4
   8d08c:	bl	18cb0 <fputs@plt+0x7b9c>
   8d090:	subs	sl, r0, #0
   8d094:	beq	8cf6c <fputs@plt+0x7be58>
   8d098:	ldr	r3, [sl, #12]
   8d09c:	cmp	r3, #0
   8d0a0:	bne	8cf6c <fputs@plt+0x7be58>
   8d0a4:	cmp	r6, #0
   8d0a8:	beq	8d238 <fputs@plt+0x7c124>
   8d0ac:	ldrsh	r3, [sl, #34]	; 0x22
   8d0b0:	cmp	r3, #0
   8d0b4:	str	r3, [sp]
   8d0b8:	ble	8d264 <fputs@plt+0x7c150>
   8d0bc:	ldrb	r2, [r6]
   8d0c0:	ldr	r3, [pc, #552]	; 8d2f0 <fputs@plt+0x7c1dc>
   8d0c4:	ldr	r1, [sl, #4]
   8d0c8:	add	r3, pc, r3
   8d0cc:	add	r2, r3, r2
   8d0d0:	ldr	r0, [pc, #540]	; 8d2f4 <fputs@plt+0x7c1e0>
   8d0d4:	ldrb	r2, [r2, #336]	; 0x150
   8d0d8:	mov	r9, r5
   8d0dc:	str	r5, [sp, #4]
   8d0e0:	str	r4, [sp, #8]
   8d0e4:	str	r7, [sp, #12]
   8d0e8:	add	r0, pc, r0
   8d0ec:	mov	fp, r1
   8d0f0:	mov	r5, r2
   8d0f4:	mov	r4, r1
   8d0f8:	mov	r7, r3
   8d0fc:	ldr	r1, [r4, r9, lsl #4]
   8d100:	mov	r8, fp
   8d104:	ldrb	r3, [r1]
   8d108:	add	r2, r7, r3
   8d10c:	ldrb	r2, [r2, #336]	; 0x150
   8d110:	cmp	r2, r5
   8d114:	bne	8d150 <fputs@plt+0x7c03c>
   8d118:	cmp	r3, #0
   8d11c:	beq	8d21c <fputs@plt+0x7c108>
   8d120:	mov	ip, r6
   8d124:	b	8d130 <fputs@plt+0x7c01c>
   8d128:	cmp	r2, #0
   8d12c:	beq	8d21c <fputs@plt+0x7c108>
   8d130:	ldrb	r2, [r1, #1]!
   8d134:	ldrb	r3, [ip, #1]!
   8d138:	add	lr, r0, r2
   8d13c:	add	r3, r0, r3
   8d140:	ldrb	lr, [lr, #336]	; 0x150
   8d144:	ldrb	r3, [r3, #336]	; 0x150
   8d148:	cmp	lr, r3
   8d14c:	beq	8d128 <fputs@plt+0x7c014>
   8d150:	ldr	r3, [sp]
   8d154:	add	r9, r9, #1
   8d158:	cmp	r9, r3
   8d15c:	add	fp, fp, #16
   8d160:	bne	8d0fc <fputs@plt+0x7bfe8>
   8d164:	ldr	r5, [sp, #4]
   8d168:	ldr	r4, [sp, #8]
   8d16c:	ldr	r7, [sp, #12]
   8d170:	ldrb	r8, [sl, #42]	; 0x2a
   8d174:	ands	r8, r8, #32
   8d178:	bne	8cf6c <fputs@plt+0x7be58>
   8d17c:	mov	r0, r6
   8d180:	bl	1fe00 <fputs@plt+0xecec>
   8d184:	cmp	r0, #0
   8d188:	beq	8cf6c <fputs@plt+0x7be58>
   8d18c:	ldrsh	r9, [sl, #32]
   8d190:	cmp	r9, #0
   8d194:	blt	8d2bc <fputs@plt+0x7c1a8>
   8d198:	ldr	r8, [sl, #4]
   8d19c:	add	r8, r8, r9, lsl #4
   8d1a0:	cmp	r8, #0
   8d1a4:	beq	8d294 <fputs@plt+0x7c180>
   8d1a8:	ldrb	fp, [r8, #15]
   8d1ac:	ands	r0, fp, #4
   8d1b0:	moveq	ip, r0
   8d1b4:	beq	8d1c4 <fputs@plt+0x7c0b0>
   8d1b8:	ldr	r0, [r8]
   8d1bc:	bl	20c58 <fputs@plt+0xfb44>
   8d1c0:	mov	ip, r0
   8d1c4:	ldrb	r3, [r8, #12]
   8d1c8:	ldrsh	r2, [sl, #32]
   8d1cc:	ldr	r1, [r8, #8]
   8d1d0:	adds	r3, r3, #0
   8d1d4:	movne	r3, #1
   8d1d8:	cmp	r9, r2
   8d1dc:	movne	r2, #0
   8d1e0:	ldrbeq	r2, [sl, #42]	; 0x2a
   8d1e4:	and	fp, fp, #1
   8d1e8:	lsreq	r2, r2, #3
   8d1ec:	andeq	r2, r2, #1
   8d1f0:	cmp	r1, #0
   8d1f4:	movne	r0, ip
   8d1f8:	movne	r8, #0
   8d1fc:	bne	8cf84 <fputs@plt+0x7be70>
   8d200:	ldr	r0, [pc, #240]	; 8d2f8 <fputs@plt+0x7c1e4>
   8d204:	mov	r8, r1
   8d208:	add	r0, pc, r0
   8d20c:	add	r1, r0, #3024	; 0xbd0
   8d210:	add	r1, r1, #8
   8d214:	mov	r0, ip
   8d218:	b	8cf84 <fputs@plt+0x7be70>
   8d21c:	ldr	r3, [sp]
   8d220:	ldr	r5, [sp, #4]
   8d224:	cmp	r9, r3
   8d228:	ldr	r4, [sp, #8]
   8d22c:	ldr	r7, [sp, #12]
   8d230:	bne	8d1a0 <fputs@plt+0x7c08c>
   8d234:	b	8d170 <fputs@plt+0x7c05c>
   8d238:	ldr	r1, [pc, #188]	; 8d2fc <fputs@plt+0x7c1e8>
   8d23c:	ldr	r0, [pc, #188]	; 8d300 <fputs@plt+0x7c1ec>
   8d240:	add	r1, pc, r1
   8d244:	add	r1, r1, #3024	; 0xbd0
   8d248:	mov	r2, r6
   8d24c:	add	r1, r1, #8
   8d250:	mov	r3, r6
   8d254:	mov	r8, r6
   8d258:	mov	fp, #1
   8d25c:	add	r0, pc, r0
   8d260:	b	8cf84 <fputs@plt+0x7be70>
   8d264:	beq	8d170 <fputs@plt+0x7c05c>
   8d268:	ldr	r1, [pc, #148]	; 8d304 <fputs@plt+0x7c1f0>
   8d26c:	ldr	r0, [pc, #148]	; 8d308 <fputs@plt+0x7c1f4>
   8d270:	add	r1, pc, r1
   8d274:	add	r1, r1, #3024	; 0xbd0
   8d278:	mov	r2, r5
   8d27c:	add	r1, r1, #8
   8d280:	mov	r3, r5
   8d284:	mov	r8, r5
   8d288:	mov	fp, #1
   8d28c:	add	r0, pc, r0
   8d290:	b	8cf84 <fputs@plt+0x7be70>
   8d294:	ldr	r1, [pc, #112]	; 8d30c <fputs@plt+0x7c1f8>
   8d298:	ldr	r0, [pc, #112]	; 8d310 <fputs@plt+0x7c1fc>
   8d29c:	add	r1, pc, r1
   8d2a0:	add	r1, r1, #3024	; 0xbd0
   8d2a4:	add	r1, r1, #8
   8d2a8:	mov	r2, r5
   8d2ac:	mov	r3, r5
   8d2b0:	mov	fp, #1
   8d2b4:	add	r0, pc, r0
   8d2b8:	b	8cf84 <fputs@plt+0x7be70>
   8d2bc:	ldr	r1, [pc, #80]	; 8d314 <fputs@plt+0x7c200>
   8d2c0:	ldr	r0, [pc, #80]	; 8d318 <fputs@plt+0x7c204>
   8d2c4:	add	r1, pc, r1
   8d2c8:	add	r1, r1, #3024	; 0xbd0
   8d2cc:	add	r1, r1, #8
   8d2d0:	mov	r2, r5
   8d2d4:	mov	r3, r5
   8d2d8:	mov	fp, #1
   8d2dc:	add	r0, pc, r0
   8d2e0:	b	8cf84 <fputs@plt+0x7be70>
   8d2e4:	andeq	r0, r0, sl, lsl #24
   8d2e8:	andeq	r6, r0, ip, asr #28
   8d2ec:	andeq	sl, r0, ip, lsl r4
   8d2f0:	strdeq	r3, [r0], -r8
   8d2f4:	ldrdeq	r3, [r0], -r8
   8d2f8:			; <UNDEFINED> instruction: 0x000039b8
   8d2fc:	andeq	r3, r0, r0, lsl #19
   8d300:	andeq	r2, r0, r4, ror r2
   8d304:	andeq	r3, r0, r0, asr r9
   8d308:	andeq	r2, r0, r4, asr #4
   8d30c:	andeq	r3, r0, r4, lsr #18
   8d310:	andeq	r2, r0, ip, lsl r2
   8d314:	strdeq	r3, [r0], -ip
   8d318:	strdeq	r2, [r0], -r4
   8d31c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   8d320:	sub	sp, sp, #40	; 0x28
   8d324:	mov	r8, r2
   8d328:	ldr	r7, [sp, #72]	; 0x48
   8d32c:	mov	r2, #0
   8d330:	cmp	r7, r2
   8d334:	str	r2, [r8]
   8d338:	mov	r6, r3
   8d33c:	strne	r2, [r7]
   8d340:	ldr	r5, [sp, #76]	; 0x4c
   8d344:	cmp	r3, #0
   8d348:	movne	r3, #0
   8d34c:	strne	r3, [r6]
   8d350:	cmp	r5, #0
   8d354:	movne	r3, #0
   8d358:	mov	r4, #0
   8d35c:	strne	r3, [r5]
   8d360:	mov	r2, #1
   8d364:	mov	r3, #20
   8d368:	mov	r9, r0
   8d36c:	mov	sl, r1
   8d370:	mov	r0, #80	; 0x50
   8d374:	mov	r1, #0
   8d378:	str	r4, [sp, #16]
   8d37c:	str	r4, [sp, #24]
   8d380:	str	r4, [sp, #28]
   8d384:	str	r4, [sp, #36]	; 0x24
   8d388:	str	r2, [sp, #32]
   8d38c:	str	r3, [sp, #20]
   8d390:	bl	2c600 <fputs@plt+0x1b4ec>
   8d394:	cmp	r0, r4
   8d398:	str	r0, [sp, #12]
   8d39c:	beq	8d450 <fputs@plt+0x7c33c>
   8d3a0:	ldr	r2, [pc, #292]	; 8d4cc <fputs@plt+0x7c3b8>
   8d3a4:	str	r4, [r0]
   8d3a8:	add	r3, sp, #12
   8d3ac:	add	r2, pc, r2
   8d3b0:	mov	r1, sl
   8d3b4:	str	r5, [sp]
   8d3b8:	mov	r0, r9
   8d3bc:	bl	7545c <fputs@plt+0x64348>
   8d3c0:	ldr	r3, [sp, #32]
   8d3c4:	mov	r4, r0
   8d3c8:	ldr	r0, [sp, #12]
   8d3cc:	uxtb	r2, r4
   8d3d0:	cmp	r2, #4
   8d3d4:	str	r3, [r0]
   8d3d8:	beq	8d464 <fputs@plt+0x7c350>
   8d3dc:	ldr	r0, [sp, #16]
   8d3e0:	bl	1cd68 <fputs@plt+0xbc54>
   8d3e4:	cmp	r4, #0
   8d3e8:	bne	8d4bc <fputs@plt+0x7c3a8>
   8d3ec:	ldr	r2, [sp, #32]
   8d3f0:	ldr	r3, [sp, #20]
   8d3f4:	cmp	r3, r2
   8d3f8:	bhi	8d42c <fputs@plt+0x7c318>
   8d3fc:	ldr	r0, [sp, #12]
   8d400:	cmp	r7, #0
   8d404:	add	r0, r0, #4
   8d408:	ldrne	r3, [sp, #28]
   8d40c:	str	r0, [r8]
   8d410:	strne	r3, [r7]
   8d414:	cmp	r6, #0
   8d418:	ldrne	r3, [sp, #24]
   8d41c:	strne	r3, [r6]
   8d420:	mov	r0, r4
   8d424:	add	sp, sp, #40	; 0x28
   8d428:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   8d42c:	lsl	r2, r2, #2
   8d430:	mov	r3, r4
   8d434:	ldr	r0, [sp, #12]
   8d438:	bl	2c664 <fputs@plt+0x1b550>
   8d43c:	cmp	r0, #0
   8d440:	bne	8d400 <fputs@plt+0x7c2ec>
   8d444:	ldr	r0, [sp, #12]
   8d448:	add	r0, r0, #4
   8d44c:	bl	2b328 <fputs@plt+0x1a214>
   8d450:	mov	r4, #7
   8d454:	mov	r0, r4
   8d458:	str	r4, [r9, #52]	; 0x34
   8d45c:	add	sp, sp, #40	; 0x28
   8d460:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   8d464:	add	r0, r0, #4
   8d468:	bl	2b328 <fputs@plt+0x1a214>
   8d46c:	ldr	r3, [sp, #16]
   8d470:	cmp	r3, #0
   8d474:	beq	8d4a8 <fputs@plt+0x7c394>
   8d478:	cmp	r5, #0
   8d47c:	beq	8d4a0 <fputs@plt+0x7c38c>
   8d480:	ldr	r0, [r5]
   8d484:	bl	1cd68 <fputs@plt+0xbc54>
   8d488:	ldr	r0, [pc, #64]	; 8d4d0 <fputs@plt+0x7c3bc>
   8d48c:	ldr	r1, [sp, #16]
   8d490:	add	r0, pc, r0
   8d494:	bl	45f84 <fputs@plt+0x34e70>
   8d498:	ldr	r3, [sp, #16]
   8d49c:	str	r0, [r5]
   8d4a0:	mov	r0, r3
   8d4a4:	bl	1cd68 <fputs@plt+0xbc54>
   8d4a8:	ldr	r4, [sp, #36]	; 0x24
   8d4ac:	mov	r0, r4
   8d4b0:	str	r4, [r9, #52]	; 0x34
   8d4b4:	add	sp, sp, #40	; 0x28
   8d4b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   8d4bc:	ldr	r0, [sp, #12]
   8d4c0:	add	r0, r0, #4
   8d4c4:	bl	2b328 <fputs@plt+0x1a214>
   8d4c8:	b	8d420 <fputs@plt+0x7c30c>
   8d4cc:			; <UNDEFINED> instruction: 0xfffb9310
   8d4d0:			; <UNDEFINED> instruction: 0x000069b0
   8d4d4:	cmp	r2, #0
   8d4d8:	push	{r4, r5, r6, lr}
   8d4dc:	moveq	r6, #7
   8d4e0:	sub	sp, sp, #16
   8d4e4:	beq	8d528 <fputs@plt+0x7c414>
   8d4e8:	mov	r3, #0
   8d4ec:	str	r3, [sp]
   8d4f0:	mov	r5, r1
   8d4f4:	add	r3, sp, #12
   8d4f8:	mov	r1, r2
   8d4fc:	mvn	r2, #0
   8d500:	mov	r4, r0
   8d504:	bl	89000 <fputs@plt+0x77eec>
   8d508:	cmp	r0, #0
   8d50c:	bne	8d534 <fputs@plt+0x7c420>
   8d510:	ldr	r0, [sp, #12]
   8d514:	bl	743cc <fputs@plt+0x632b8>
   8d518:	ldr	r0, [sp, #12]
   8d51c:	bl	56914 <fputs@plt+0x45800>
   8d520:	subs	r6, r0, #0
   8d524:	bne	8d574 <fputs@plt+0x7c460>
   8d528:	mov	r0, r6
   8d52c:	add	sp, sp, #16
   8d530:	pop	{r4, r5, r6, pc}
   8d534:	mov	r0, r4
   8d538:	bl	57ff8 <fputs@plt+0x46ee4>
   8d53c:	ldr	r1, [r5]
   8d540:	mov	r6, r0
   8d544:	mov	r0, r4
   8d548:	bl	1d100 <fputs@plt+0xbfec>
   8d54c:	mov	r1, r6
   8d550:	mov	r0, r4
   8d554:	bl	25ecc <fputs@plt+0x14db8>
   8d558:	str	r0, [r5]
   8d55c:	mov	r0, r4
   8d560:	bl	58200 <fputs@plt+0x470ec>
   8d564:	mov	r6, r0
   8d568:	mov	r0, r6
   8d56c:	add	sp, sp, #16
   8d570:	pop	{r4, r5, r6, pc}
   8d574:	mov	r0, r4
   8d578:	mov	r1, r5
   8d57c:	bl	580c4 <fputs@plt+0x46fb0>
   8d580:	mov	r0, r6
   8d584:	add	sp, sp, #16
   8d588:	pop	{r4, r5, r6, pc}
   8d58c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8d590:	sub	sp, sp, #44	; 0x2c
   8d594:	mov	r5, r2
   8d598:	str	r0, [sp, #12]
   8d59c:	bl	2aa4c <fputs@plt+0x19938>
   8d5a0:	mov	r3, #0
   8d5a4:	str	r3, [sp, #20]
   8d5a8:	str	r3, [sp, #24]
   8d5ac:	str	r3, [sp, #32]
   8d5b0:	mov	r4, r0
   8d5b4:	ldr	r0, [r5]
   8d5b8:	bl	3263c <fputs@plt+0x21528>
   8d5bc:	mov	r6, r0
   8d5c0:	ldr	r0, [r5, #4]
   8d5c4:	bl	3263c <fputs@plt+0x21528>
   8d5c8:	cmp	r6, #0
   8d5cc:	mov	r5, r0
   8d5d0:	beq	8d8e4 <fputs@plt+0x7c7d0>
   8d5d4:	cmp	r5, #0
   8d5d8:	beq	8d8d8 <fputs@plt+0x7c7c4>
   8d5dc:	ldr	r2, [r4, #120]	; 0x78
   8d5e0:	ldr	r9, [r4, #20]
   8d5e4:	add	r3, r2, #1
   8d5e8:	cmp	r3, r9
   8d5ec:	blt	8d72c <fputs@plt+0x7c618>
   8d5f0:	ldrb	r3, [r4, #67]	; 0x43
   8d5f4:	cmp	r3, #0
   8d5f8:	beq	8d788 <fputs@plt+0x7c674>
   8d5fc:	cmp	r9, #0
   8d600:	ble	8d8f0 <fputs@plt+0x7c7dc>
   8d604:	ldrb	r3, [r5]
   8d608:	ldr	sl, [pc, #1364]	; 8db64 <fputs@plt+0x7ca50>
   8d60c:	ldr	lr, [pc, #1364]	; 8db68 <fputs@plt+0x7ca54>
   8d610:	add	sl, pc, sl
   8d614:	add	r3, sl, r3
   8d618:	ldr	r1, [r4, #16]
   8d61c:	ldrb	fp, [r3, #336]	; 0x150
   8d620:	add	lr, pc, lr
   8d624:	mov	r8, #0
   8d628:	ldr	r0, [r1, r8, lsl #4]
   8d62c:	ldrb	r3, [r0]
   8d630:	add	r2, sl, r3
   8d634:	ldrb	r2, [r2, #336]	; 0x150
   8d638:	cmp	r2, fp
   8d63c:	bne	8d678 <fputs@plt+0x7c564>
   8d640:	cmp	r3, #0
   8d644:	beq	8d76c <fputs@plt+0x7c658>
   8d648:	mov	ip, r5
   8d64c:	b	8d658 <fputs@plt+0x7c544>
   8d650:	cmp	r2, #0
   8d654:	beq	8d76c <fputs@plt+0x7c658>
   8d658:	ldrb	r2, [r0, #1]!
   8d65c:	ldrb	r3, [ip, #1]!
   8d660:	add	r7, lr, r2
   8d664:	add	r3, lr, r3
   8d668:	ldrb	r7, [r7, #336]	; 0x150
   8d66c:	ldrb	r3, [r3, #336]	; 0x150
   8d670:	cmp	r7, r3
   8d674:	beq	8d650 <fputs@plt+0x7c53c>
   8d678:	add	r8, r8, #1
   8d67c:	cmp	r9, r8
   8d680:	bne	8d628 <fputs@plt+0x7c514>
   8d684:	add	r3, r4, #392	; 0x188
   8d688:	cmp	r1, r3
   8d68c:	beq	8da8c <fputs@plt+0x7c978>
   8d690:	add	r2, r9, #1
   8d694:	mov	r3, #0
   8d698:	lsl	r2, r2, #4
   8d69c:	mov	r0, r4
   8d6a0:	bl	2c750 <fputs@plt+0x1b63c>
   8d6a4:	cmp	r0, #0
   8d6a8:	beq	8d724 <fputs@plt+0x7c610>
   8d6ac:	ldr	r2, [r4, #20]
   8d6b0:	mov	r3, #0
   8d6b4:	str	r0, [r4, #16]
   8d6b8:	add	r7, r0, r2, lsl #4
   8d6bc:	str	r3, [r0, r2, lsl #4]
   8d6c0:	str	r3, [r7, #4]
   8d6c4:	str	r3, [r7, #8]
   8d6c8:	str	r3, [r7, #12]
   8d6cc:	ldr	r3, [r4]
   8d6d0:	ldr	ip, [r4, #48]	; 0x30
   8d6d4:	add	r2, sp, #28
   8d6d8:	ldr	r0, [r3, #16]
   8d6dc:	add	r3, sp, #24
   8d6e0:	str	r3, [sp, #4]
   8d6e4:	add	r3, sp, #20
   8d6e8:	str	r3, [sp]
   8d6ec:	mov	r1, r6
   8d6f0:	add	r3, sp, #36	; 0x24
   8d6f4:	str	ip, [sp, #28]
   8d6f8:	bl	45fc4 <fputs@plt+0x34eb0>
   8d6fc:	subs	r9, r0, #0
   8d700:	beq	8d7a0 <fputs@plt+0x7c68c>
   8d704:	cmp	r9, #7
   8d708:	beq	8da6c <fputs@plt+0x7c958>
   8d70c:	ldr	r0, [sp, #12]
   8d710:	mvn	r2, #0
   8d714:	ldr	r1, [sp, #24]
   8d718:	bl	2d140 <fputs@plt+0x1c02c>
   8d71c:	ldr	r0, [sp, #24]
   8d720:	bl	1cd68 <fputs@plt+0xbc54>
   8d724:	add	sp, sp, #44	; 0x2c
   8d728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d72c:	ldr	r1, [pc, #1080]	; 8db6c <fputs@plt+0x7ca58>
   8d730:	mov	r0, r4
   8d734:	add	r1, pc, r1
   8d738:	bl	42ec4 <fputs@plt+0x31db0>
   8d73c:	str	r0, [sp, #32]
   8d740:	cmp	r0, #0
   8d744:	beq	8d724 <fputs@plt+0x7c610>
   8d748:	mov	r1, r0
   8d74c:	mvn	r2, #0
   8d750:	ldr	r0, [sp, #12]
   8d754:	bl	2d140 <fputs@plt+0x1c02c>
   8d758:	mov	r0, r4
   8d75c:	ldr	r1, [sp, #32]
   8d760:	bl	1d100 <fputs@plt+0xbfec>
   8d764:	add	sp, sp, #44	; 0x2c
   8d768:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d76c:	ldr	r1, [pc, #1020]	; 8db70 <fputs@plt+0x7ca5c>
   8d770:	mov	r2, r5
   8d774:	add	r1, pc, r1
   8d778:	mov	r0, r4
   8d77c:	bl	42ec4 <fputs@plt+0x31db0>
   8d780:	str	r0, [sp, #32]
   8d784:	b	8d740 <fputs@plt+0x7c62c>
   8d788:	ldr	r1, [pc, #996]	; 8db74 <fputs@plt+0x7ca60>
   8d78c:	mov	r0, r4
   8d790:	add	r1, pc, r1
   8d794:	bl	42ec4 <fputs@plt+0x31db0>
   8d798:	str	r0, [sp, #32]
   8d79c:	b	8d740 <fputs@plt+0x7c62c>
   8d7a0:	ldr	ip, [sp, #28]
   8d7a4:	add	r3, r7, #4
   8d7a8:	orr	ip, ip, #256	; 0x100
   8d7ac:	ldr	r1, [sp, #20]
   8d7b0:	stm	sp, {r9, ip}
   8d7b4:	mov	r2, r4
   8d7b8:	ldr	r0, [sp, #36]	; 0x24
   8d7bc:	str	ip, [sp, #28]
   8d7c0:	bl	599f4 <fputs@plt+0x488e0>
   8d7c4:	mov	r8, r0
   8d7c8:	ldr	r0, [sp, #20]
   8d7cc:	bl	1cd68 <fputs@plt+0xbc54>
   8d7d0:	ldr	r3, [r4, #20]
   8d7d4:	cmp	r8, #19
   8d7d8:	add	r3, r3, #1
   8d7dc:	str	r3, [r4, #20]
   8d7e0:	beq	8db20 <fputs@plt+0x7ca0c>
   8d7e4:	cmp	r8, #0
   8d7e8:	beq	8d8f8 <fputs@plt+0x7c7e4>
   8d7ec:	ldr	r9, [pc, #900]	; 8db78 <fputs@plt+0x7ca64>
   8d7f0:	cmp	r8, r9
   8d7f4:	cmpne	r8, #7
   8d7f8:	moveq	r9, #1
   8d7fc:	movne	r9, #0
   8d800:	mov	r3, #3
   8d804:	mov	r1, r5
   8d808:	strb	r3, [r7, #8]
   8d80c:	mov	r0, r4
   8d810:	bl	25ecc <fputs@plt+0x14db8>
   8d814:	str	r0, [r7]
   8d818:	ldr	r5, [r4, #20]
   8d81c:	ldr	r3, [r4, #16]
   8d820:	sub	r5, r5, #1
   8d824:	lsl	r7, r5, #4
   8d828:	add	r3, r3, r7
   8d82c:	ldr	r0, [r3, #4]
   8d830:	cmp	r0, #0
   8d834:	beq	8d850 <fputs@plt+0x7c73c>
   8d838:	bl	54f10 <fputs@plt+0x43dfc>
   8d83c:	ldr	r3, [r4, #16]
   8d840:	mov	r2, #0
   8d844:	add	r3, r3, r7
   8d848:	str	r2, [r3, #4]
   8d84c:	str	r2, [r3, #12]
   8d850:	mov	r0, r4
   8d854:	bl	242c0 <fputs@plt+0x131ac>
   8d858:	cmp	r9, #0
   8d85c:	str	r5, [r4, #20]
   8d860:	beq	8daec <fputs@plt+0x7c9d8>
   8d864:	ldr	r3, [r4, #68]	; 0x44
   8d868:	bic	r3, r3, #-16777216	; 0xff000000
   8d86c:	bic	r3, r3, #255	; 0xff
   8d870:	cmp	r3, #0
   8d874:	bne	8d880 <fputs@plt+0x7c76c>
   8d878:	mov	r0, r4
   8d87c:	bl	1d7c4 <fputs@plt+0xc6b0>
   8d880:	ldr	r1, [sp, #32]
   8d884:	mov	r0, r4
   8d888:	bl	1d100 <fputs@plt+0xbfec>
   8d88c:	ldr	r1, [pc, #744]	; 8db7c <fputs@plt+0x7ca68>
   8d890:	mov	r0, r4
   8d894:	add	r1, pc, r1
   8d898:	bl	42ec4 <fputs@plt+0x31db0>
   8d89c:	str	r0, [sp, #32]
   8d8a0:	cmp	r0, #0
   8d8a4:	beq	8d8c4 <fputs@plt+0x7c7b0>
   8d8a8:	mov	r1, r0
   8d8ac:	mvn	r2, #0
   8d8b0:	ldr	r0, [sp, #12]
   8d8b4:	bl	2d140 <fputs@plt+0x1c02c>
   8d8b8:	mov	r0, r4
   8d8bc:	ldr	r1, [sp, #32]
   8d8c0:	bl	1d100 <fputs@plt+0xbfec>
   8d8c4:	mov	r1, r8
   8d8c8:	ldr	r0, [sp, #12]
   8d8cc:	bl	2d4b0 <fputs@plt+0x1c39c>
   8d8d0:	add	sp, sp, #44	; 0x2c
   8d8d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d8d8:	ldr	r5, [pc, #672]	; 8db80 <fputs@plt+0x7ca6c>
   8d8dc:	add	r5, pc, r5
   8d8e0:	b	8d5dc <fputs@plt+0x7c4c8>
   8d8e4:	ldr	r6, [pc, #664]	; 8db84 <fputs@plt+0x7ca70>
   8d8e8:	add	r6, pc, r6
   8d8ec:	b	8d5d4 <fputs@plt+0x7c4c0>
   8d8f0:	ldr	r1, [r4, #16]
   8d8f4:	b	8d684 <fputs@plt+0x7c570>
   8d8f8:	ldr	r1, [r7, #4]
   8d8fc:	mov	r0, r4
   8d900:	bl	25df4 <fputs@plt+0x14ce0>
   8d904:	cmp	r0, #0
   8d908:	str	r0, [r7, #12]
   8d90c:	moveq	r8, #7
   8d910:	beq	8d948 <fputs@plt+0x7c834>
   8d914:	ldrb	r3, [r0, #76]	; 0x4c
   8d918:	cmp	r3, #0
   8d91c:	beq	8d948 <fputs@plt+0x7c834>
   8d920:	ldrb	r2, [r0, #77]	; 0x4d
   8d924:	ldrb	r3, [r4, #66]	; 0x42
   8d928:	cmp	r2, r3
   8d92c:	beq	8d948 <fputs@plt+0x7c834>
   8d930:	ldr	r1, [pc, #592]	; 8db88 <fputs@plt+0x7ca74>
   8d934:	mov	r0, r4
   8d938:	add	r1, pc, r1
   8d93c:	bl	42ec4 <fputs@plt+0x31db0>
   8d940:	mov	r8, #1
   8d944:	str	r0, [sp, #32]
   8d948:	ldr	r1, [r7, #4]
   8d94c:	ldm	r1, {r2, r3}
   8d950:	ldr	r0, [r3]
   8d954:	str	r2, [r3, #4]
   8d958:	ldrb	r2, [r0, #13]
   8d95c:	cmp	r2, #0
   8d960:	bne	8d98c <fputs@plt+0x7c878>
   8d964:	ldr	r2, [r0, #216]	; 0xd8
   8d968:	cmp	r2, #0
   8d96c:	beq	8d97c <fputs@plt+0x7c868>
   8d970:	ldrb	r2, [r2, #43]	; 0x2b
   8d974:	cmp	r2, #2
   8d978:	beq	8d98c <fputs@plt+0x7c878>
   8d97c:	ldrb	r3, [r4, #71]	; 0x47
   8d980:	strb	r3, [r0, #4]
   8d984:	ldr	r3, [r1, #4]
   8d988:	ldr	r0, [r3]
   8d98c:	ldr	r2, [r4, #16]
   8d990:	ldr	ip, [r2, #4]
   8d994:	cmp	ip, #0
   8d998:	beq	8db4c <fputs@plt+0x7ca38>
   8d99c:	ldr	lr, [ip, #4]
   8d9a0:	ldrh	r2, [r3, #22]
   8d9a4:	ldr	ip, [ip]
   8d9a8:	ldrh	r9, [lr, #22]
   8d9ac:	bic	r2, r2, #4
   8d9b0:	str	ip, [lr, #4]
   8d9b4:	uxth	r2, r2
   8d9b8:	ldr	ip, [r1]
   8d9bc:	tst	r9, #4
   8d9c0:	orrne	r2, r2, #4
   8d9c4:	str	ip, [r3, #4]
   8d9c8:	strh	r2, [r3, #22]
   8d9cc:	ldr	r2, [r4, #24]
   8d9d0:	ldr	ip, [r1]
   8d9d4:	and	r1, r2, #56	; 0x38
   8d9d8:	str	ip, [r3, #4]
   8d9dc:	orr	r1, r1, #3
   8d9e0:	bl	17f5c <fputs@plt+0x6e48>
   8d9e4:	mov	r3, #3
   8d9e8:	mov	r1, r5
   8d9ec:	strb	r3, [r7, #8]
   8d9f0:	mov	r0, r4
   8d9f4:	bl	25ecc <fputs@plt+0x14db8>
   8d9f8:	cmp	r8, #0
   8d9fc:	str	r0, [r7]
   8da00:	bne	8db3c <fputs@plt+0x7ca28>
   8da04:	cmp	r0, #0
   8da08:	beq	8db14 <fputs@plt+0x7ca00>
   8da0c:	ldr	r1, [r4, #20]
   8da10:	cmp	r1, #0
   8da14:	ldrgt	r3, [r4, #16]
   8da18:	addgt	r1, r3, r1, lsl #4
   8da1c:	ble	8da40 <fputs@plt+0x7c92c>
   8da20:	ldr	r2, [r3, #4]
   8da24:	add	r3, r3, #16
   8da28:	cmp	r2, #0
   8da2c:	ldrne	r0, [r2, #4]
   8da30:	ldrne	r2, [r2]
   8da34:	strne	r2, [r0, #4]
   8da38:	cmp	r1, r3
   8da3c:	bne	8da20 <fputs@plt+0x7c90c>
   8da40:	add	r1, sp, #32
   8da44:	mov	r0, r4
   8da48:	bl	75e38 <fputs@plt+0x64d24>
   8da4c:	subs	r8, r0, #0
   8da50:	beq	8d724 <fputs@plt+0x7c610>
   8da54:	ldr	r9, [pc, #284]	; 8db78 <fputs@plt+0x7ca64>
   8da58:	cmp	r8, r9
   8da5c:	cmpne	r8, #7
   8da60:	moveq	r9, #1
   8da64:	movne	r9, #0
   8da68:	b	8d818 <fputs@plt+0x7c704>
   8da6c:	ldr	r3, [r4, #68]	; 0x44
   8da70:	bic	r3, r3, #-16777216	; 0xff000000
   8da74:	bic	r3, r3, #255	; 0xff
   8da78:	cmp	r3, #0
   8da7c:	bne	8d70c <fputs@plt+0x7c5f8>
   8da80:	mov	r0, r4
   8da84:	bl	1d7c4 <fputs@plt+0xc6b0>
   8da88:	b	8d70c <fputs@plt+0x7c5f8>
   8da8c:	mov	r2, #48	; 0x30
   8da90:	mov	r3, #0
   8da94:	mov	r0, r4
   8da98:	bl	243c8 <fputs@plt+0x132b4>
   8da9c:	cmp	r0, #0
   8daa0:	beq	8d724 <fputs@plt+0x7c610>
   8daa4:	ldr	r3, [r4, #16]
   8daa8:	ldr	lr, [r3]
   8daac:	ldr	ip, [r3, #4]
   8dab0:	ldr	r1, [r3, #8]
   8dab4:	ldr	r2, [r3, #12]
   8dab8:	str	lr, [r0]
   8dabc:	str	ip, [r0, #4]
   8dac0:	str	r1, [r0, #8]
   8dac4:	str	r2, [r0, #12]
   8dac8:	ldr	lr, [r3, #16]
   8dacc:	ldr	ip, [r3, #20]
   8dad0:	ldr	r1, [r3, #24]
   8dad4:	ldr	r2, [r3, #28]
   8dad8:	str	lr, [r0, #16]
   8dadc:	str	ip, [r0, #20]
   8dae0:	str	r1, [r0, #24]
   8dae4:	str	r2, [r0, #28]
   8dae8:	b	8d6ac <fputs@plt+0x7c598>
   8daec:	ldr	r0, [sp, #32]
   8daf0:	cmp	r0, #0
   8daf4:	bne	8d8a8 <fputs@plt+0x7c794>
   8daf8:	ldr	r1, [pc, #140]	; 8db8c <fputs@plt+0x7ca78>
   8dafc:	mov	r2, r6
   8db00:	add	r1, pc, r1
   8db04:	mov	r0, r4
   8db08:	bl	42ec4 <fputs@plt+0x31db0>
   8db0c:	str	r0, [sp, #32]
   8db10:	b	8d8a0 <fputs@plt+0x7c78c>
   8db14:	mov	r9, #1
   8db18:	mov	r8, #7
   8db1c:	b	8d818 <fputs@plt+0x7c704>
   8db20:	ldr	r1, [pc, #104]	; 8db90 <fputs@plt+0x7ca7c>
   8db24:	mov	r0, r4
   8db28:	add	r1, pc, r1
   8db2c:	bl	42ec4 <fputs@plt+0x31db0>
   8db30:	mov	r8, #1
   8db34:	str	r0, [sp, #32]
   8db38:	b	8d800 <fputs@plt+0x7c6ec>
   8db3c:	sub	r9, r8, #7
   8db40:	clz	r9, r9
   8db44:	lsr	r9, r9, #5
   8db48:	b	8d818 <fputs@plt+0x7c704>
   8db4c:	ldrh	r2, [r3, #22]
   8db50:	ldr	ip, [r1]
   8db54:	bic	r2, r2, #4
   8db58:	strh	r2, [r3, #22]
   8db5c:	str	ip, [r3, #4]
   8db60:	b	8d9cc <fputs@plt+0x7c8b8>
   8db64:			; <UNDEFINED> instruction: 0x000035b0
   8db68:	andeq	r3, r0, r0, lsr #11
   8db6c:	andeq	r9, r0, r4, ror #26
   8db70:	andeq	r9, r0, r8, ror sp
   8db74:	andeq	r9, r0, r0, lsr sp
   8db78:	andeq	r0, r0, sl, lsl #24
   8db7c:	andeq	r6, r0, r4, lsr #29
   8db80:	andeq	r1, r0, r8, ror sp
   8db84:	andeq	r1, r0, ip, ror #26
   8db88:	andeq	r8, r0, r0, ror #9
   8db8c:	andeq	r9, r0, ip, lsr #20
   8db90:	andeq	r9, r0, r4, ror #19
   8db94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8db98:	mov	r6, r1
   8db9c:	sub	sp, sp, #36	; 0x24
   8dba0:	mov	r1, #0
   8dba4:	str	r1, [r6]
   8dba8:	mov	r7, r0
   8dbac:	str	r2, [sp, #12]
   8dbb0:	mov	r5, r3
   8dbb4:	str	r1, [sp, #20]
   8dbb8:	str	r1, [sp, #24]
   8dbbc:	bl	2bd58 <fputs@plt+0x1ac44>
   8dbc0:	cmp	r0, #0
   8dbc4:	bne	8de04 <fputs@plt+0x7ccf0>
   8dbc8:	ldr	r2, [sp, #12]
   8dbcc:	mov	r3, #70	; 0x46
   8dbd0:	and	r1, r2, #7
   8dbd4:	asr	r3, r3, r1
   8dbd8:	ands	r3, r3, #1
   8dbdc:	beq	8de0c <fputs@plt+0x7ccf8>
   8dbe0:	ldr	r1, [pc, #1328]	; 8e118 <fputs@plt+0x7d004>
   8dbe4:	add	r1, pc, r1
   8dbe8:	ldr	r8, [r1, #4]
   8dbec:	cmp	r8, #0
   8dbf0:	beq	8dc00 <fputs@plt+0x7caec>
   8dbf4:	tst	r2, #32768	; 0x8000
   8dbf8:	movne	r8, r0
   8dbfc:	beq	8de1c <fputs@plt+0x7cd08>
   8dc00:	tst	r2, #262144	; 0x40000
   8dc04:	bicne	r2, r2, #131072	; 0x20000
   8dc08:	bne	8dc20 <fputs@plt+0x7cb0c>
   8dc0c:	ldr	r3, [pc, #1288]	; 8e11c <fputs@plt+0x7d008>
   8dc10:	add	r3, pc, r3
   8dc14:	ldr	r3, [r3, #220]	; 0xdc
   8dc18:	cmp	r3, #0
   8dc1c:	orrne	r2, r2, #131072	; 0x20000
   8dc20:	ldr	r3, [pc, #1272]	; 8e120 <fputs@plt+0x7d00c>
   8dc24:	mov	r0, #464	; 0x1d0
   8dc28:	and	r3, r3, r2
   8dc2c:	mov	r1, #0
   8dc30:	str	r3, [sp, #12]
   8dc34:	bl	27078 <fputs@plt+0x15f64>
   8dc38:	subs	r4, r0, #0
   8dc3c:	beq	8ddd4 <fputs@plt+0x7ccc0>
   8dc40:	cmp	r8, #0
   8dc44:	movne	r3, #8
   8dc48:	strne	r3, [r4, #12]
   8dc4c:	ldr	r3, [pc, #1232]	; 8e124 <fputs@plt+0x7d010>
   8dc50:	ldr	r2, [pc, #1232]	; 8e128 <fputs@plt+0x7d014>
   8dc54:	add	r3, pc, r3
   8dc58:	add	r3, r3, #3216	; 0xc90
   8dc5c:	add	r9, r3, #8
   8dc60:	add	r8, r3, #56	; 0x38
   8dc64:	mov	r3, #255	; 0xff
   8dc68:	str	r3, [r4, #56]	; 0x38
   8dc6c:	add	lr, r4, #92	; 0x5c
   8dc70:	mov	r3, #2
   8dc74:	str	r3, [r4, #20]
   8dc78:	add	r3, r4, #392	; 0x188
   8dc7c:	str	r2, [r4, #80]	; 0x50
   8dc80:	str	r3, [r4, #16]
   8dc84:	mov	ip, r9
   8dc88:	add	lr, lr, #16
   8dc8c:	ldm	ip!, {r0, r1, r2, r3}
   8dc90:	add	r9, r9, #16
   8dc94:	cmp	ip, r8
   8dc98:	str	r0, [lr, #-16]
   8dc9c:	str	r1, [lr, #-12]
   8dca0:	str	r2, [lr, #-8]
   8dca4:	str	r3, [lr, #-4]
   8dca8:	bne	8dc84 <fputs@plt+0x7cb70>
   8dcac:	ldr	r3, [pc, #1144]	; 8e12c <fputs@plt+0x7d018>
   8dcb0:	ldr	r9, [pc, #1144]	; 8e130 <fputs@plt+0x7d01c>
   8dcb4:	add	r3, pc, r3
   8dcb8:	ldr	r1, [r4, #24]
   8dcbc:	ldrd	r2, [r3, #176]	; 0xb0
   8dcc0:	add	r9, pc, r9
   8dcc4:	ldr	r0, [pc, #1128]	; 8e134 <fputs@plt+0x7d020>
   8dcc8:	orr	r1, r1, #9437184	; 0x900000
   8dccc:	add	r9, r9, #3024	; 0xbd0
   8dcd0:	mov	r8, #0
   8dcd4:	mvn	lr, #0
   8dcd8:	mvn	ip, #-2147483648	; 0x80000000
   8dcdc:	mov	sl, #1
   8dce0:	add	r0, pc, r0
   8dce4:	add	r9, r9, #8
   8dce8:	orr	r1, r1, #96	; 0x60
   8dcec:	strb	lr, [r4, #72]	; 0x48
   8dcf0:	str	ip, [r4, #140]	; 0x8c
   8dcf4:	strd	r2, [r4, #40]	; 0x28
   8dcf8:	str	r1, [r4, #24]
   8dcfc:	mov	fp, r0
   8dd00:	str	r8, [r4, #136]	; 0x88
   8dd04:	str	r8, [r4, #76]	; 0x4c
   8dd08:	str	r8, [r4, #372]	; 0x174
   8dd0c:	str	r8, [r4, #368]	; 0x170
   8dd10:	str	r8, [r4, #364]	; 0x16c
   8dd14:	str	r8, [r4, #376]	; 0x178
   8dd18:	str	r8, [r4, #328]	; 0x148
   8dd1c:	str	r8, [r4, #324]	; 0x144
   8dd20:	str	r8, [r4, #320]	; 0x140
   8dd24:	str	r8, [r4, #332]	; 0x14c
   8dd28:	strb	sl, [r4, #67]	; 0x43
   8dd2c:	mov	r1, r9
   8dd30:	mov	r3, r8
   8dd34:	mov	r2, sl
   8dd38:	str	r0, [sp]
   8dd3c:	str	r8, [sp, #4]
   8dd40:	mov	r0, r4
   8dd44:	bl	39428 <fputs@plt+0x28314>
   8dd48:	mov	r1, r9
   8dd4c:	mov	r3, r8
   8dd50:	mov	r2, #3
   8dd54:	str	r8, [sp, #4]
   8dd58:	str	fp, [sp]
   8dd5c:	mov	r0, r4
   8dd60:	bl	39428 <fputs@plt+0x28314>
   8dd64:	mov	r1, r9
   8dd68:	mov	r3, r8
   8dd6c:	mov	r2, #2
   8dd70:	str	r8, [sp, #4]
   8dd74:	str	fp, [sp]
   8dd78:	mov	r0, r4
   8dd7c:	bl	39428 <fputs@plt+0x28314>
   8dd80:	ldr	r1, [pc, #944]	; 8e138 <fputs@plt+0x7d024>
   8dd84:	mov	r3, r8
   8dd88:	add	r1, pc, r1
   8dd8c:	str	r1, [sp]
   8dd90:	ldr	r1, [pc, #932]	; 8e13c <fputs@plt+0x7d028>
   8dd94:	mov	r2, sl
   8dd98:	add	r1, pc, r1
   8dd9c:	str	r8, [sp, #4]
   8dda0:	mov	r0, r4
   8dda4:	bl	39428 <fputs@plt+0x28314>
   8dda8:	ldr	r1, [pc, #912]	; 8e140 <fputs@plt+0x7d02c>
   8ddac:	mov	r2, sl
   8ddb0:	str	r8, [sp, #4]
   8ddb4:	str	fp, [sp]
   8ddb8:	mov	r3, sl
   8ddbc:	add	r1, pc, r1
   8ddc0:	mov	r0, r4
   8ddc4:	bl	39428 <fputs@plt+0x28314>
   8ddc8:	ldrb	r2, [r4, #69]	; 0x45
   8ddcc:	cmp	r2, r8
   8ddd0:	beq	8de2c <fputs@plt+0x7cd18>
   8ddd4:	mov	r0, r4
   8ddd8:	bl	58200 <fputs@plt+0x470ec>
   8dddc:	cmp	r0, #7
   8dde0:	mov	r5, r0
   8dde4:	beq	8dea0 <fputs@plt+0x7cd8c>
   8dde8:	cmp	r0, #0
   8ddec:	ldrne	r3, [pc, #848]	; 8e144 <fputs@plt+0x7d030>
   8ddf0:	strne	r3, [r4, #80]	; 0x50
   8ddf4:	ldr	r0, [sp, #20]
   8ddf8:	str	r4, [r6]
   8ddfc:	bl	1cd68 <fputs@plt+0xbc54>
   8de00:	uxtb	r0, r5
   8de04:	add	sp, sp, #36	; 0x24
   8de08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8de0c:	ldr	r0, [pc, #820]	; 8e148 <fputs@plt+0x7d034>
   8de10:	bl	3566c <fputs@plt+0x24558>
   8de14:	add	sp, sp, #36	; 0x24
   8de18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8de1c:	tst	r2, #65536	; 0x10000
   8de20:	movne	r8, r3
   8de24:	ldreq	r8, [r1, #8]
   8de28:	b	8dc00 <fputs@plt+0x7caec>
   8de2c:	mov	r1, r9
   8de30:	mov	r0, r4
   8de34:	bl	25510 <fputs@plt+0x143fc>
   8de38:	add	r2, sp, #32
   8de3c:	add	ip, sp, #24
   8de40:	ldr	r3, [r2, #-20]!	; 0xffffffec
   8de44:	mov	r1, r7
   8de48:	str	r3, [r4, #48]	; 0x30
   8de4c:	mov	r3, r4
   8de50:	str	r0, [r4, #8]
   8de54:	str	ip, [sp, #4]
   8de58:	add	ip, sp, #20
   8de5c:	mov	r0, r5
   8de60:	str	ip, [sp]
   8de64:	bl	45fc4 <fputs@plt+0x34eb0>
   8de68:	subs	r1, r0, #0
   8de6c:	beq	8deb0 <fputs@plt+0x7cd9c>
   8de70:	cmp	r1, #7
   8de74:	beq	8defc <fputs@plt+0x7cde8>
   8de78:	ldr	r3, [sp, #24]
   8de7c:	cmp	r3, #0
   8de80:	moveq	r2, r3
   8de84:	ldrne	r2, [pc, #704]	; 8e14c <fputs@plt+0x7d038>
   8de88:	addne	r2, pc, r2
   8de8c:	mov	r0, r4
   8de90:	bl	3909c <fputs@plt+0x27f88>
   8de94:	ldr	r0, [sp, #24]
   8de98:	bl	1cd68 <fputs@plt+0xbc54>
   8de9c:	b	8ddd4 <fputs@plt+0x7ccc0>
   8dea0:	mov	r0, r4
   8dea4:	bl	57a64 <fputs@plt+0x46950>
   8dea8:	mov	r4, #0
   8deac:	b	8ddf4 <fputs@plt+0x7cce0>
   8deb0:	ldr	r2, [sp, #12]
   8deb4:	ldr	r3, [r4, #16]
   8deb8:	ldr	ip, [sp, #20]
   8debc:	orr	r2, r2, #256	; 0x100
   8dec0:	ldr	r0, [r4]
   8dec4:	add	r3, r3, #4
   8dec8:	stm	sp, {r1, r2}
   8decc:	mov	r1, ip
   8ded0:	mov	r2, r4
   8ded4:	bl	599f4 <fputs@plt+0x488e0>
   8ded8:	subs	r1, r0, #0
   8dedc:	beq	8df1c <fputs@plt+0x7ce08>
   8dee0:	ldr	r3, [pc, #616]	; 8e150 <fputs@plt+0x7d03c>
   8dee4:	mov	r0, r4
   8dee8:	cmp	r1, r3
   8deec:	moveq	r1, #7
   8def0:	str	r1, [r4, #52]	; 0x34
   8def4:	bl	22a20 <fputs@plt+0x1190c>
   8def8:	b	8ddd4 <fputs@plt+0x7ccc0>
   8defc:	ldr	r3, [r4, #68]	; 0x44
   8df00:	bic	r3, r3, #-16777216	; 0xff000000
   8df04:	bic	r3, r3, #255	; 0xff
   8df08:	cmp	r3, r8
   8df0c:	bne	8de78 <fputs@plt+0x7cd64>
   8df10:	mov	r0, r4
   8df14:	bl	1d7c4 <fputs@plt+0xc6b0>
   8df18:	b	8de78 <fputs@plt+0x7cd64>
   8df1c:	ldr	r5, [r4, #16]
   8df20:	mov	r0, r4
   8df24:	mov	r7, #1
   8df28:	ldr	r3, [r5, #4]
   8df2c:	mov	r1, r3
   8df30:	ldr	r2, [r3, #4]
   8df34:	ldr	r3, [r3]
   8df38:	str	r3, [r2, #4]
   8df3c:	bl	25df4 <fputs@plt+0x14ce0>
   8df40:	mov	r1, #0
   8df44:	str	r0, [r5, #12]
   8df48:	ldrb	r3, [r4, #69]	; 0x45
   8df4c:	ldr	r5, [r4, #16]
   8df50:	mov	r0, r4
   8df54:	cmp	r3, #0
   8df58:	ldreq	r3, [r5, #12]
   8df5c:	ldrbeq	r3, [r3, #77]	; 0x4d
   8df60:	strbeq	r3, [r4, #66]	; 0x42
   8df64:	bl	25df4 <fputs@plt+0x14ce0>
   8df68:	ldr	ip, [r4, #16]
   8df6c:	mov	r1, #3
   8df70:	ldr	r2, [pc, #476]	; 8e154 <fputs@plt+0x7d040>
   8df74:	ldr	r3, [pc, #476]	; 8e158 <fputs@plt+0x7d044>
   8df78:	add	r2, pc, r2
   8df7c:	add	r3, pc, r3
   8df80:	ldr	lr, [pc, #468]	; 8e15c <fputs@plt+0x7d048>
   8df84:	str	r0, [r5, #28]
   8df88:	strb	r1, [ip, #8]
   8df8c:	ldr	r1, [r4, #16]
   8df90:	str	r2, [ip]
   8df94:	str	r3, [r1, #16]
   8df98:	strb	r7, [r1, #24]
   8df9c:	ldrb	r1, [r4, #69]	; 0x45
   8dfa0:	str	lr, [r4, #80]	; 0x50
   8dfa4:	cmp	r1, #0
   8dfa8:	bne	8ddd4 <fputs@plt+0x7ccc0>
   8dfac:	ldr	r3, [r4, #240]	; 0xf0
   8dfb0:	str	r1, [r4, #52]	; 0x34
   8dfb4:	cmp	r3, #0
   8dfb8:	beq	8dfc4 <fputs@plt+0x7ceb0>
   8dfbc:	mov	r0, r4
   8dfc0:	bl	22a20 <fputs@plt+0x1190c>
   8dfc4:	ldr	r1, [pc, #404]	; 8e160 <fputs@plt+0x7d04c>
   8dfc8:	mov	r2, #2
   8dfcc:	add	r1, pc, r1
   8dfd0:	mov	r0, r4
   8dfd4:	bl	57cec <fputs@plt+0x46bd8>
   8dfd8:	cmp	r0, #7
   8dfdc:	beq	8e018 <fputs@plt+0x7cf04>
   8dfe0:	mov	r0, r4
   8dfe4:	bl	58200 <fputs@plt+0x470ec>
   8dfe8:	subs	r1, r0, #0
   8dfec:	beq	8e038 <fputs@plt+0x7cf24>
   8dff0:	str	r1, [r4, #52]	; 0x34
   8dff4:	mov	r0, r4
   8dff8:	bl	22a20 <fputs@plt+0x1190c>
   8dffc:	ldr	r1, [r4, #264]	; 0x108
   8e000:	cmp	r1, #0
   8e004:	beq	8e0fc <fputs@plt+0x7cfe8>
   8e008:	mov	r1, #1000	; 0x3e8
   8e00c:	mov	r0, r4
   8e010:	bl	57e18 <fputs@plt+0x46d04>
   8e014:	b	8ddd4 <fputs@plt+0x7ccc0>
   8e018:	ldr	r3, [r4, #68]	; 0x44
   8e01c:	bic	r3, r3, #-16777216	; 0xff000000
   8e020:	bic	r3, r3, #255	; 0xff
   8e024:	cmp	r3, #0
   8e028:	bne	8dfe0 <fputs@plt+0x7cecc>
   8e02c:	mov	r0, r4
   8e030:	bl	1d7c4 <fputs@plt+0xc6b0>
   8e034:	b	8dfe0 <fputs@plt+0x7cecc>
   8e038:	ldr	r7, [pc, #292]	; 8e164 <fputs@plt+0x7d050>
   8e03c:	add	r7, pc, r7
   8e040:	ldr	r3, [r7, #336]	; 0x150
   8e044:	cmp	r3, #0
   8e048:	beq	8e084 <fputs@plt+0x7cf70>
   8e04c:	ldr	r8, [pc, #276]	; 8e168 <fputs@plt+0x7d054>
   8e050:	mov	r5, r1
   8e054:	add	r8, pc, r8
   8e058:	add	r8, r8, #2960	; 0xb90
   8e05c:	add	r8, r8, #8
   8e060:	mov	r9, r1
   8e064:	add	sl, sp, #28
   8e068:	ldr	r3, [r7, #336]	; 0x150
   8e06c:	cmp	r3, r5
   8e070:	bhi	8e098 <fputs@plt+0x7cf84>
   8e074:	mov	r3, #0
   8e078:	mov	r0, r3
   8e07c:	str	r3, [sp, #28]
   8e080:	bl	1cd68 <fputs@plt+0xbc54>
   8e084:	mov	r0, r4
   8e088:	bl	58200 <fputs@plt+0x470ec>
   8e08c:	cmp	r0, #0
   8e090:	bne	8ddd4 <fputs@plt+0x7ccc0>
   8e094:	b	8dffc <fputs@plt+0x7cee8>
   8e098:	ldr	r3, [r7, #340]	; 0x154
   8e09c:	mov	r2, r8
   8e0a0:	mov	r1, sl
   8e0a4:	ldr	r3, [r3, r5, lsl #2]
   8e0a8:	mov	r0, r4
   8e0ac:	cmp	r3, #0
   8e0b0:	str	r9, [sp, #28]
   8e0b4:	beq	8e0f4 <fputs@plt+0x7cfe0>
   8e0b8:	blx	r3
   8e0bc:	subs	r1, r0, #0
   8e0c0:	bne	8e0d4 <fputs@plt+0x7cfc0>
   8e0c4:	ldr	r0, [sp, #28]
   8e0c8:	bl	1cd68 <fputs@plt+0xbc54>
   8e0cc:	add	r5, r5, #1
   8e0d0:	b	8e068 <fputs@plt+0x7cf54>
   8e0d4:	ldr	r2, [pc, #144]	; 8e16c <fputs@plt+0x7d058>
   8e0d8:	mov	r0, r4
   8e0dc:	ldr	r3, [sp, #28]
   8e0e0:	add	r2, pc, r2
   8e0e4:	bl	3909c <fputs@plt+0x27f88>
   8e0e8:	ldr	r0, [sp, #28]
   8e0ec:	bl	1cd68 <fputs@plt+0xbc54>
   8e0f0:	b	8e084 <fputs@plt+0x7cf70>
   8e0f4:	mov	r0, r9
   8e0f8:	b	8e0c8 <fputs@plt+0x7cfb4>
   8e0fc:	ldr	r2, [pc, #108]	; 8e170 <fputs@plt+0x7d05c>
   8e100:	mov	r0, r4
   8e104:	add	r2, pc, r2
   8e108:	ldr	r3, [r2, #32]
   8e10c:	ldr	r2, [r2, #28]
   8e110:	bl	28e8c <fputs@plt+0x17d78>
   8e114:	b	8e008 <fputs@plt+0x7cef4>
   8e118:	muleq	r1, r4, r5
   8e11c:	andeq	ip, r1, r8, ror #10
   8e120:			; <UNDEFINED> instruction: 0xfff600e7
   8e124:	andeq	r2, r0, ip, ror #30
   8e128:			; <UNDEFINED> instruction: 0xf03b7906
   8e12c:	andeq	ip, r1, r4, asr #9
   8e130:	andeq	r2, r0, r0, lsl #30
   8e134:			; <UNDEFINED> instruction: 0xfff8e6d8
   8e138:			; <UNDEFINED> instruction: 0xfff9c99c
   8e13c:	strdeq	r7, [r0], -ip
   8e140:	andeq	r9, r0, ip, lsl #15
   8e144:	blmi	1e52b8c <fputs@plt+0x1e41a78>
   8e148:	strdeq	r1, [r2], -r7
   8e14c:			; <UNDEFINED> instruction: 0x00005fb8
   8e150:	andeq	r0, r0, sl, lsl #24
   8e154:	ldrdeq	r9, [r0], -r8
   8e158:	ldrdeq	r5, [r0], -r0
   8e15c:	mlage	r9, r7, r6, sl
   8e160:	andeq	r9, r0, ip, lsl #11
   8e164:	andeq	r0, r2, ip, lsl #16
   8e168:	andeq	r4, r0, r4, ror #22
   8e16c:	andeq	r9, r0, r0, lsl #9
   8e170:	andeq	ip, r1, r4, ror r0
   8e174:	mov	r3, #0
   8e178:	mov	r2, #6
   8e17c:	b	8db94 <fputs@plt+0x7ca80>
   8e180:	b	8db94 <fputs@plt+0x7ca80>
   8e184:	mov	r3, #0
   8e188:	push	{r4, r5, r6, r7, lr}
   8e18c:	sub	sp, sp, #12
   8e190:	str	r3, [r1]
   8e194:	mov	r6, r1
   8e198:	mov	r7, r0
   8e19c:	bl	2bd58 <fputs@plt+0x1ac44>
   8e1a0:	subs	r4, r0, #0
   8e1a4:	bne	8e248 <fputs@plt+0x7d134>
   8e1a8:	cmp	r7, #0
   8e1ac:	beq	8e254 <fputs@plt+0x7d140>
   8e1b0:	mov	r2, #40	; 0x28
   8e1b4:	mov	r3, #0
   8e1b8:	mov	r0, #0
   8e1bc:	bl	25490 <fputs@plt+0x1437c>
   8e1c0:	subs	r5, r0, #0
   8e1c4:	beq	8e1ec <fputs@plt+0x7d0d8>
   8e1c8:	mov	r2, #0
   8e1cc:	mov	r3, #1
   8e1d0:	strh	r3, [r5, #8]
   8e1d4:	str	r2, [r5, #32]
   8e1d8:	mov	r1, r7
   8e1dc:	str	r2, [sp]
   8e1e0:	mov	r3, #2
   8e1e4:	mvn	r2, #0
   8e1e8:	bl	2cd48 <fputs@plt+0x1bc34>
   8e1ec:	mov	r1, #1
   8e1f0:	mov	r0, r5
   8e1f4:	bl	325f8 <fputs@plt+0x214e4>
   8e1f8:	cmp	r0, #0
   8e1fc:	moveq	r4, #7
   8e200:	beq	8e240 <fputs@plt+0x7d12c>
   8e204:	mov	r3, #0
   8e208:	mov	r2, #6
   8e20c:	mov	r1, r6
   8e210:	bl	8db94 <fputs@plt+0x7ca80>
   8e214:	subs	r4, r0, #0
   8e218:	uxtbne	r4, r4
   8e21c:	bne	8e240 <fputs@plt+0x7d12c>
   8e220:	ldr	r2, [r6]
   8e224:	ldr	r3, [r2, #16]
   8e228:	ldr	r3, [r3, #12]
   8e22c:	ldrh	r1, [r3, #78]	; 0x4e
   8e230:	tst	r1, #1
   8e234:	moveq	r1, #2
   8e238:	strbeq	r1, [r2, #66]	; 0x42
   8e23c:	strbeq	r1, [r3, #77]	; 0x4d
   8e240:	mov	r0, r5
   8e244:	bl	22548 <fputs@plt+0x11434>
   8e248:	mov	r0, r4
   8e24c:	add	sp, sp, #12
   8e250:	pop	{r4, r5, r6, r7, pc}
   8e254:	ldr	r7, [pc, #8]	; 8e264 <fputs@plt+0x7d150>
   8e258:	add	r7, pc, r7
   8e25c:	add	r7, r7, #3824	; 0xef0
   8e260:	b	8e1b0 <fputs@plt+0x7d09c>
   8e264:	andeq	r4, r0, r0, ror #18
   8e268:	push	{r4, r5, lr}
   8e26c:	sub	sp, sp, #12
   8e270:	mov	r5, r2
   8e274:	mov	r4, r3
   8e278:	bl	58b84 <fputs@plt+0x47a70>
   8e27c:	cmp	r0, #0
   8e280:	beq	8e2a0 <fputs@plt+0x7d18c>
   8e284:	mov	r1, sp
   8e288:	bl	211d8 <fputs@plt+0x100c4>
   8e28c:	cmp	r0, #0
   8e290:	bne	8e2a0 <fputs@plt+0x7d18c>
   8e294:	ldm	sp, {r0, r1}
   8e298:	add	sp, sp, #12
   8e29c:	pop	{r4, r5, pc}
   8e2a0:	mov	r0, r5
   8e2a4:	mov	r1, r4
   8e2a8:	add	sp, sp, #12
   8e2ac:	pop	{r4, r5, pc}
   8e2b0:	push	{r4, lr}
   8e2b4:	bl	1ae78 <fputs@plt+0x9d64>
   8e2b8:	cmp	r0, #0
   8e2bc:	popeq	{r4, pc}
   8e2c0:	ldr	r3, [r0, #4]
   8e2c4:	ldr	r3, [r3]
   8e2c8:	ldrb	r2, [r3, #16]
   8e2cc:	cmp	r2, #0
   8e2d0:	bne	8e2dc <fputs@plt+0x7d1c8>
   8e2d4:	ldr	r0, [r3, #176]	; 0xb0
   8e2d8:	pop	{r4, pc}
   8e2dc:	ldr	r0, [pc, #4]	; 8e2e8 <fputs@plt+0x7d1d4>
   8e2e0:	add	r0, pc, r0
   8e2e4:	pop	{r4, pc}
   8e2e8:	andeq	r1, r0, r4, ror r3
   8e2ec:	push	{r4, lr}
   8e2f0:	bl	1ae78 <fputs@plt+0x9d64>
   8e2f4:	cmp	r0, #0
   8e2f8:	ldrne	r3, [r0, #4]
   8e2fc:	ldrhne	r0, [r3, #22]
   8e300:	andne	r0, r0, #1
   8e304:	mvneq	r0, #0
   8e308:	pop	{r4, pc}
   8e30c:	subs	r2, r1, #1
   8e310:	bxeq	lr
   8e314:	bcc	8e4ec <fputs@plt+0x7d3d8>
   8e318:	cmp	r0, r1
   8e31c:	bls	8e4d0 <fputs@plt+0x7d3bc>
   8e320:	tst	r1, r2
   8e324:	beq	8e4dc <fputs@plt+0x7d3c8>
   8e328:	clz	r3, r0
   8e32c:	clz	r2, r1
   8e330:	sub	r3, r2, r3
   8e334:	rsbs	r3, r3, #31
   8e338:	addne	r3, r3, r3, lsl #1
   8e33c:	mov	r2, #0
   8e340:	addne	pc, pc, r3, lsl #2
   8e344:	nop			; (mov r0, r0)
   8e348:	cmp	r0, r1, lsl #31
   8e34c:	adc	r2, r2, r2
   8e350:	subcs	r0, r0, r1, lsl #31
   8e354:	cmp	r0, r1, lsl #30
   8e358:	adc	r2, r2, r2
   8e35c:	subcs	r0, r0, r1, lsl #30
   8e360:	cmp	r0, r1, lsl #29
   8e364:	adc	r2, r2, r2
   8e368:	subcs	r0, r0, r1, lsl #29
   8e36c:	cmp	r0, r1, lsl #28
   8e370:	adc	r2, r2, r2
   8e374:	subcs	r0, r0, r1, lsl #28
   8e378:	cmp	r0, r1, lsl #27
   8e37c:	adc	r2, r2, r2
   8e380:	subcs	r0, r0, r1, lsl #27
   8e384:	cmp	r0, r1, lsl #26
   8e388:	adc	r2, r2, r2
   8e38c:	subcs	r0, r0, r1, lsl #26
   8e390:	cmp	r0, r1, lsl #25
   8e394:	adc	r2, r2, r2
   8e398:	subcs	r0, r0, r1, lsl #25
   8e39c:	cmp	r0, r1, lsl #24
   8e3a0:	adc	r2, r2, r2
   8e3a4:	subcs	r0, r0, r1, lsl #24
   8e3a8:	cmp	r0, r1, lsl #23
   8e3ac:	adc	r2, r2, r2
   8e3b0:	subcs	r0, r0, r1, lsl #23
   8e3b4:	cmp	r0, r1, lsl #22
   8e3b8:	adc	r2, r2, r2
   8e3bc:	subcs	r0, r0, r1, lsl #22
   8e3c0:	cmp	r0, r1, lsl #21
   8e3c4:	adc	r2, r2, r2
   8e3c8:	subcs	r0, r0, r1, lsl #21
   8e3cc:	cmp	r0, r1, lsl #20
   8e3d0:	adc	r2, r2, r2
   8e3d4:	subcs	r0, r0, r1, lsl #20
   8e3d8:	cmp	r0, r1, lsl #19
   8e3dc:	adc	r2, r2, r2
   8e3e0:	subcs	r0, r0, r1, lsl #19
   8e3e4:	cmp	r0, r1, lsl #18
   8e3e8:	adc	r2, r2, r2
   8e3ec:	subcs	r0, r0, r1, lsl #18
   8e3f0:	cmp	r0, r1, lsl #17
   8e3f4:	adc	r2, r2, r2
   8e3f8:	subcs	r0, r0, r1, lsl #17
   8e3fc:	cmp	r0, r1, lsl #16
   8e400:	adc	r2, r2, r2
   8e404:	subcs	r0, r0, r1, lsl #16
   8e408:	cmp	r0, r1, lsl #15
   8e40c:	adc	r2, r2, r2
   8e410:	subcs	r0, r0, r1, lsl #15
   8e414:	cmp	r0, r1, lsl #14
   8e418:	adc	r2, r2, r2
   8e41c:	subcs	r0, r0, r1, lsl #14
   8e420:	cmp	r0, r1, lsl #13
   8e424:	adc	r2, r2, r2
   8e428:	subcs	r0, r0, r1, lsl #13
   8e42c:	cmp	r0, r1, lsl #12
   8e430:	adc	r2, r2, r2
   8e434:	subcs	r0, r0, r1, lsl #12
   8e438:	cmp	r0, r1, lsl #11
   8e43c:	adc	r2, r2, r2
   8e440:	subcs	r0, r0, r1, lsl #11
   8e444:	cmp	r0, r1, lsl #10
   8e448:	adc	r2, r2, r2
   8e44c:	subcs	r0, r0, r1, lsl #10
   8e450:	cmp	r0, r1, lsl #9
   8e454:	adc	r2, r2, r2
   8e458:	subcs	r0, r0, r1, lsl #9
   8e45c:	cmp	r0, r1, lsl #8
   8e460:	adc	r2, r2, r2
   8e464:	subcs	r0, r0, r1, lsl #8
   8e468:	cmp	r0, r1, lsl #7
   8e46c:	adc	r2, r2, r2
   8e470:	subcs	r0, r0, r1, lsl #7
   8e474:	cmp	r0, r1, lsl #6
   8e478:	adc	r2, r2, r2
   8e47c:	subcs	r0, r0, r1, lsl #6
   8e480:	cmp	r0, r1, lsl #5
   8e484:	adc	r2, r2, r2
   8e488:	subcs	r0, r0, r1, lsl #5
   8e48c:	cmp	r0, r1, lsl #4
   8e490:	adc	r2, r2, r2
   8e494:	subcs	r0, r0, r1, lsl #4
   8e498:	cmp	r0, r1, lsl #3
   8e49c:	adc	r2, r2, r2
   8e4a0:	subcs	r0, r0, r1, lsl #3
   8e4a4:	cmp	r0, r1, lsl #2
   8e4a8:	adc	r2, r2, r2
   8e4ac:	subcs	r0, r0, r1, lsl #2
   8e4b0:	cmp	r0, r1, lsl #1
   8e4b4:	adc	r2, r2, r2
   8e4b8:	subcs	r0, r0, r1, lsl #1
   8e4bc:	cmp	r0, r1
   8e4c0:	adc	r2, r2, r2
   8e4c4:	subcs	r0, r0, r1
   8e4c8:	mov	r0, r2
   8e4cc:	bx	lr
   8e4d0:	moveq	r0, #1
   8e4d4:	movne	r0, #0
   8e4d8:	bx	lr
   8e4dc:	clz	r2, r1
   8e4e0:	rsb	r2, r2, #31
   8e4e4:	lsr	r0, r0, r2
   8e4e8:	bx	lr
   8e4ec:	cmp	r0, #0
   8e4f0:	mvnne	r0, #0
   8e4f4:	b	8ec20 <fputs@plt+0x7db0c>
   8e4f8:	cmp	r1, #0
   8e4fc:	beq	8e4ec <fputs@plt+0x7d3d8>
   8e500:	push	{r0, r1, lr}
   8e504:	bl	8e30c <fputs@plt+0x7d1f8>
   8e508:	pop	{r1, r2, lr}
   8e50c:	mul	r3, r2, r0
   8e510:	sub	r1, r1, r3
   8e514:	bx	lr
   8e518:	cmp	r1, #0
   8e51c:	beq	8e728 <fputs@plt+0x7d614>
   8e520:	eor	ip, r0, r1
   8e524:	rsbmi	r1, r1, #0
   8e528:	subs	r2, r1, #1
   8e52c:	beq	8e6f4 <fputs@plt+0x7d5e0>
   8e530:	movs	r3, r0
   8e534:	rsbmi	r3, r0, #0
   8e538:	cmp	r3, r1
   8e53c:	bls	8e700 <fputs@plt+0x7d5ec>
   8e540:	tst	r1, r2
   8e544:	beq	8e710 <fputs@plt+0x7d5fc>
   8e548:	clz	r2, r3
   8e54c:	clz	r0, r1
   8e550:	sub	r2, r0, r2
   8e554:	rsbs	r2, r2, #31
   8e558:	addne	r2, r2, r2, lsl #1
   8e55c:	mov	r0, #0
   8e560:	addne	pc, pc, r2, lsl #2
   8e564:	nop			; (mov r0, r0)
   8e568:	cmp	r3, r1, lsl #31
   8e56c:	adc	r0, r0, r0
   8e570:	subcs	r3, r3, r1, lsl #31
   8e574:	cmp	r3, r1, lsl #30
   8e578:	adc	r0, r0, r0
   8e57c:	subcs	r3, r3, r1, lsl #30
   8e580:	cmp	r3, r1, lsl #29
   8e584:	adc	r0, r0, r0
   8e588:	subcs	r3, r3, r1, lsl #29
   8e58c:	cmp	r3, r1, lsl #28
   8e590:	adc	r0, r0, r0
   8e594:	subcs	r3, r3, r1, lsl #28
   8e598:	cmp	r3, r1, lsl #27
   8e59c:	adc	r0, r0, r0
   8e5a0:	subcs	r3, r3, r1, lsl #27
   8e5a4:	cmp	r3, r1, lsl #26
   8e5a8:	adc	r0, r0, r0
   8e5ac:	subcs	r3, r3, r1, lsl #26
   8e5b0:	cmp	r3, r1, lsl #25
   8e5b4:	adc	r0, r0, r0
   8e5b8:	subcs	r3, r3, r1, lsl #25
   8e5bc:	cmp	r3, r1, lsl #24
   8e5c0:	adc	r0, r0, r0
   8e5c4:	subcs	r3, r3, r1, lsl #24
   8e5c8:	cmp	r3, r1, lsl #23
   8e5cc:	adc	r0, r0, r0
   8e5d0:	subcs	r3, r3, r1, lsl #23
   8e5d4:	cmp	r3, r1, lsl #22
   8e5d8:	adc	r0, r0, r0
   8e5dc:	subcs	r3, r3, r1, lsl #22
   8e5e0:	cmp	r3, r1, lsl #21
   8e5e4:	adc	r0, r0, r0
   8e5e8:	subcs	r3, r3, r1, lsl #21
   8e5ec:	cmp	r3, r1, lsl #20
   8e5f0:	adc	r0, r0, r0
   8e5f4:	subcs	r3, r3, r1, lsl #20
   8e5f8:	cmp	r3, r1, lsl #19
   8e5fc:	adc	r0, r0, r0
   8e600:	subcs	r3, r3, r1, lsl #19
   8e604:	cmp	r3, r1, lsl #18
   8e608:	adc	r0, r0, r0
   8e60c:	subcs	r3, r3, r1, lsl #18
   8e610:	cmp	r3, r1, lsl #17
   8e614:	adc	r0, r0, r0
   8e618:	subcs	r3, r3, r1, lsl #17
   8e61c:	cmp	r3, r1, lsl #16
   8e620:	adc	r0, r0, r0
   8e624:	subcs	r3, r3, r1, lsl #16
   8e628:	cmp	r3, r1, lsl #15
   8e62c:	adc	r0, r0, r0
   8e630:	subcs	r3, r3, r1, lsl #15
   8e634:	cmp	r3, r1, lsl #14
   8e638:	adc	r0, r0, r0
   8e63c:	subcs	r3, r3, r1, lsl #14
   8e640:	cmp	r3, r1, lsl #13
   8e644:	adc	r0, r0, r0
   8e648:	subcs	r3, r3, r1, lsl #13
   8e64c:	cmp	r3, r1, lsl #12
   8e650:	adc	r0, r0, r0
   8e654:	subcs	r3, r3, r1, lsl #12
   8e658:	cmp	r3, r1, lsl #11
   8e65c:	adc	r0, r0, r0
   8e660:	subcs	r3, r3, r1, lsl #11
   8e664:	cmp	r3, r1, lsl #10
   8e668:	adc	r0, r0, r0
   8e66c:	subcs	r3, r3, r1, lsl #10
   8e670:	cmp	r3, r1, lsl #9
   8e674:	adc	r0, r0, r0
   8e678:	subcs	r3, r3, r1, lsl #9
   8e67c:	cmp	r3, r1, lsl #8
   8e680:	adc	r0, r0, r0
   8e684:	subcs	r3, r3, r1, lsl #8
   8e688:	cmp	r3, r1, lsl #7
   8e68c:	adc	r0, r0, r0
   8e690:	subcs	r3, r3, r1, lsl #7
   8e694:	cmp	r3, r1, lsl #6
   8e698:	adc	r0, r0, r0
   8e69c:	subcs	r3, r3, r1, lsl #6
   8e6a0:	cmp	r3, r1, lsl #5
   8e6a4:	adc	r0, r0, r0
   8e6a8:	subcs	r3, r3, r1, lsl #5
   8e6ac:	cmp	r3, r1, lsl #4
   8e6b0:	adc	r0, r0, r0
   8e6b4:	subcs	r3, r3, r1, lsl #4
   8e6b8:	cmp	r3, r1, lsl #3
   8e6bc:	adc	r0, r0, r0
   8e6c0:	subcs	r3, r3, r1, lsl #3
   8e6c4:	cmp	r3, r1, lsl #2
   8e6c8:	adc	r0, r0, r0
   8e6cc:	subcs	r3, r3, r1, lsl #2
   8e6d0:	cmp	r3, r1, lsl #1
   8e6d4:	adc	r0, r0, r0
   8e6d8:	subcs	r3, r3, r1, lsl #1
   8e6dc:	cmp	r3, r1
   8e6e0:	adc	r0, r0, r0
   8e6e4:	subcs	r3, r3, r1
   8e6e8:	cmp	ip, #0
   8e6ec:	rsbmi	r0, r0, #0
   8e6f0:	bx	lr
   8e6f4:	teq	ip, r0
   8e6f8:	rsbmi	r0, r0, #0
   8e6fc:	bx	lr
   8e700:	movcc	r0, #0
   8e704:	asreq	r0, ip, #31
   8e708:	orreq	r0, r0, #1
   8e70c:	bx	lr
   8e710:	clz	r2, r1
   8e714:	rsb	r2, r2, #31
   8e718:	cmp	ip, #0
   8e71c:	lsr	r0, r3, r2
   8e720:	rsbmi	r0, r0, #0
   8e724:	bx	lr
   8e728:	cmp	r0, #0
   8e72c:	mvngt	r0, #-2147483648	; 0x80000000
   8e730:	movlt	r0, #-2147483648	; 0x80000000
   8e734:	b	8ec20 <fputs@plt+0x7db0c>
   8e738:	cmp	r1, #0
   8e73c:	beq	8e728 <fputs@plt+0x7d614>
   8e740:	push	{r0, r1, lr}
   8e744:	bl	8e520 <fputs@plt+0x7d40c>
   8e748:	pop	{r1, r2, lr}
   8e74c:	mul	r3, r2, r0
   8e750:	sub	r1, r1, r3
   8e754:	bx	lr
   8e758:	eor	r1, r1, #-2147483648	; 0x80000000
   8e75c:	b	8e764 <fputs@plt+0x7d650>
   8e760:	eor	r3, r3, #-2147483648	; 0x80000000
   8e764:	push	{r4, r5, lr}
   8e768:	lsl	r4, r1, #1
   8e76c:	lsl	r5, r3, #1
   8e770:	teq	r4, r5
   8e774:	teqeq	r0, r2
   8e778:	orrsne	ip, r4, r0
   8e77c:	orrsne	ip, r5, r2
   8e780:	mvnsne	ip, r4, asr #21
   8e784:	mvnsne	ip, r5, asr #21
   8e788:	beq	8e974 <fputs@plt+0x7d860>
   8e78c:	lsr	r4, r4, #21
   8e790:	rsbs	r5, r4, r5, lsr #21
   8e794:	rsblt	r5, r5, #0
   8e798:	ble	8e7b8 <fputs@plt+0x7d6a4>
   8e79c:	add	r4, r4, r5
   8e7a0:	eor	r2, r0, r2
   8e7a4:	eor	r3, r1, r3
   8e7a8:	eor	r0, r2, r0
   8e7ac:	eor	r1, r3, r1
   8e7b0:	eor	r2, r0, r2
   8e7b4:	eor	r3, r1, r3
   8e7b8:	cmp	r5, #54	; 0x36
   8e7bc:	pophi	{r4, r5, pc}
   8e7c0:	tst	r1, #-2147483648	; 0x80000000
   8e7c4:	lsl	r1, r1, #12
   8e7c8:	mov	ip, #1048576	; 0x100000
   8e7cc:	orr	r1, ip, r1, lsr #12
   8e7d0:	beq	8e7dc <fputs@plt+0x7d6c8>
   8e7d4:	rsbs	r0, r0, #0
   8e7d8:	rsc	r1, r1, #0
   8e7dc:	tst	r3, #-2147483648	; 0x80000000
   8e7e0:	lsl	r3, r3, #12
   8e7e4:	orr	r3, ip, r3, lsr #12
   8e7e8:	beq	8e7f4 <fputs@plt+0x7d6e0>
   8e7ec:	rsbs	r2, r2, #0
   8e7f0:	rsc	r3, r3, #0
   8e7f4:	teq	r4, r5
   8e7f8:	beq	8e95c <fputs@plt+0x7d848>
   8e7fc:	sub	r4, r4, #1
   8e800:	rsbs	lr, r5, #32
   8e804:	blt	8e820 <fputs@plt+0x7d70c>
   8e808:	lsl	ip, r2, lr
   8e80c:	adds	r0, r0, r2, lsr r5
   8e810:	adc	r1, r1, #0
   8e814:	adds	r0, r0, r3, lsl lr
   8e818:	adcs	r1, r1, r3, asr r5
   8e81c:	b	8e83c <fputs@plt+0x7d728>
   8e820:	sub	r5, r5, #32
   8e824:	add	lr, lr, #32
   8e828:	cmp	r2, #1
   8e82c:	lsl	ip, r3, lr
   8e830:	orrcs	ip, ip, #2
   8e834:	adds	r0, r0, r3, asr r5
   8e838:	adcs	r1, r1, r3, asr #31
   8e83c:	and	r5, r1, #-2147483648	; 0x80000000
   8e840:	bpl	8e850 <fputs@plt+0x7d73c>
   8e844:	rsbs	ip, ip, #0
   8e848:	rscs	r0, r0, #0
   8e84c:	rsc	r1, r1, #0
   8e850:	cmp	r1, #1048576	; 0x100000
   8e854:	bcc	8e894 <fputs@plt+0x7d780>
   8e858:	cmp	r1, #2097152	; 0x200000
   8e85c:	bcc	8e87c <fputs@plt+0x7d768>
   8e860:	lsrs	r1, r1, #1
   8e864:	rrxs	r0, r0
   8e868:	rrx	ip, ip
   8e86c:	add	r4, r4, #1
   8e870:	lsl	r2, r4, #21
   8e874:	cmn	r2, #4194304	; 0x400000
   8e878:	bcs	8e9d4 <fputs@plt+0x7d8c0>
   8e87c:	cmp	ip, #-2147483648	; 0x80000000
   8e880:	lsrseq	ip, r0, #1
   8e884:	adcs	r0, r0, #0
   8e888:	adc	r1, r1, r4, lsl #20
   8e88c:	orr	r1, r1, r5
   8e890:	pop	{r4, r5, pc}
   8e894:	lsls	ip, ip, #1
   8e898:	adcs	r0, r0, r0
   8e89c:	adc	r1, r1, r1
   8e8a0:	tst	r1, #1048576	; 0x100000
   8e8a4:	sub	r4, r4, #1
   8e8a8:	bne	8e87c <fputs@plt+0x7d768>
   8e8ac:	teq	r1, #0
   8e8b0:	moveq	r1, r0
   8e8b4:	moveq	r0, #0
   8e8b8:	clz	r3, r1
   8e8bc:	addeq	r3, r3, #32
   8e8c0:	sub	r3, r3, #11
   8e8c4:	subs	r2, r3, #32
   8e8c8:	bge	8e8ec <fputs@plt+0x7d7d8>
   8e8cc:	adds	r2, r2, #12
   8e8d0:	ble	8e8e8 <fputs@plt+0x7d7d4>
   8e8d4:	add	ip, r2, #20
   8e8d8:	rsb	r2, r2, #12
   8e8dc:	lsl	r0, r1, ip
   8e8e0:	lsr	r1, r1, r2
   8e8e4:	b	8e8fc <fputs@plt+0x7d7e8>
   8e8e8:	add	r2, r2, #20
   8e8ec:	rsble	ip, r2, #32
   8e8f0:	lsl	r1, r1, r2
   8e8f4:	orrle	r1, r1, r0, lsr ip
   8e8f8:	lslle	r0, r0, r2
   8e8fc:	subs	r4, r4, r3
   8e900:	addge	r1, r1, r4, lsl #20
   8e904:	orrge	r1, r1, r5
   8e908:	popge	{r4, r5, pc}
   8e90c:	mvn	r4, r4
   8e910:	subs	r4, r4, #31
   8e914:	bge	8e950 <fputs@plt+0x7d83c>
   8e918:	adds	r4, r4, #12
   8e91c:	bgt	8e938 <fputs@plt+0x7d824>
   8e920:	add	r4, r4, #20
   8e924:	rsb	r2, r4, #32
   8e928:	lsr	r0, r0, r4
   8e92c:	orr	r0, r0, r1, lsl r2
   8e930:	orr	r1, r5, r1, lsr r4
   8e934:	pop	{r4, r5, pc}
   8e938:	rsb	r4, r4, #12
   8e93c:	rsb	r2, r4, #32
   8e940:	lsr	r0, r0, r2
   8e944:	orr	r0, r0, r1, lsl r4
   8e948:	mov	r1, r5
   8e94c:	pop	{r4, r5, pc}
   8e950:	lsr	r0, r1, r4
   8e954:	mov	r1, r5
   8e958:	pop	{r4, r5, pc}
   8e95c:	teq	r4, #0
   8e960:	eor	r3, r3, #1048576	; 0x100000
   8e964:	eoreq	r1, r1, #1048576	; 0x100000
   8e968:	addeq	r4, r4, #1
   8e96c:	subne	r5, r5, #1
   8e970:	b	8e7fc <fputs@plt+0x7d6e8>
   8e974:	mvns	ip, r4, asr #21
   8e978:	mvnsne	ip, r5, asr #21
   8e97c:	beq	8e9e4 <fputs@plt+0x7d8d0>
   8e980:	teq	r4, r5
   8e984:	teqeq	r0, r2
   8e988:	beq	8e99c <fputs@plt+0x7d888>
   8e98c:	orrs	ip, r4, r0
   8e990:	moveq	r1, r3
   8e994:	moveq	r0, r2
   8e998:	pop	{r4, r5, pc}
   8e99c:	teq	r1, r3
   8e9a0:	movne	r1, #0
   8e9a4:	movne	r0, #0
   8e9a8:	popne	{r4, r5, pc}
   8e9ac:	lsrs	ip, r4, #21
   8e9b0:	bne	8e9c4 <fputs@plt+0x7d8b0>
   8e9b4:	lsls	r0, r0, #1
   8e9b8:	adcs	r1, r1, r1
   8e9bc:	orrcs	r1, r1, #-2147483648	; 0x80000000
   8e9c0:	pop	{r4, r5, pc}
   8e9c4:	adds	r4, r4, #4194304	; 0x400000
   8e9c8:	addcc	r1, r1, #1048576	; 0x100000
   8e9cc:	popcc	{r4, r5, pc}
   8e9d0:	and	r5, r1, #-2147483648	; 0x80000000
   8e9d4:	orr	r1, r5, #2130706432	; 0x7f000000
   8e9d8:	orr	r1, r1, #15728640	; 0xf00000
   8e9dc:	mov	r0, #0
   8e9e0:	pop	{r4, r5, pc}
   8e9e4:	mvns	ip, r4, asr #21
   8e9e8:	movne	r1, r3
   8e9ec:	movne	r0, r2
   8e9f0:	mvnseq	ip, r5, asr #21
   8e9f4:	movne	r3, r1
   8e9f8:	movne	r2, r0
   8e9fc:	orrs	r4, r0, r1, lsl #12
   8ea00:	orrseq	r5, r2, r3, lsl #12
   8ea04:	teqeq	r1, r3
   8ea08:	orrne	r1, r1, #524288	; 0x80000
   8ea0c:	pop	{r4, r5, pc}
   8ea10:	teq	r0, #0
   8ea14:	moveq	r1, #0
   8ea18:	bxeq	lr
   8ea1c:	push	{r4, r5, lr}
   8ea20:	mov	r4, #1024	; 0x400
   8ea24:	add	r4, r4, #50	; 0x32
   8ea28:	mov	r5, #0
   8ea2c:	mov	r1, #0
   8ea30:	b	8e8ac <fputs@plt+0x7d798>
   8ea34:	teq	r0, #0
   8ea38:	moveq	r1, #0
   8ea3c:	bxeq	lr
   8ea40:	push	{r4, r5, lr}
   8ea44:	mov	r4, #1024	; 0x400
   8ea48:	add	r4, r4, #50	; 0x32
   8ea4c:	ands	r5, r0, #-2147483648	; 0x80000000
   8ea50:	rsbmi	r0, r0, #0
   8ea54:	mov	r1, #0
   8ea58:	b	8e8ac <fputs@plt+0x7d798>
   8ea5c:	lsls	r2, r0, #1
   8ea60:	asr	r1, r2, #3
   8ea64:	rrx	r1, r1
   8ea68:	lsl	r0, r2, #28
   8ea6c:	andsne	r3, r2, #-16777216	; 0xff000000
   8ea70:	teqne	r3, #-16777216	; 0xff000000
   8ea74:	eorne	r1, r1, #939524096	; 0x38000000
   8ea78:	bxne	lr
   8ea7c:	teq	r2, #0
   8ea80:	teqne	r3, #-16777216	; 0xff000000
   8ea84:	bxeq	lr
   8ea88:	push	{r4, r5, lr}
   8ea8c:	mov	r4, #896	; 0x380
   8ea90:	and	r5, r1, #-2147483648	; 0x80000000
   8ea94:	bic	r1, r1, #-2147483648	; 0x80000000
   8ea98:	b	8e8ac <fputs@plt+0x7d798>
   8ea9c:	orrs	r2, r0, r1
   8eaa0:	bxeq	lr
   8eaa4:	push	{r4, r5, lr}
   8eaa8:	mov	r5, #0
   8eaac:	b	8eacc <fputs@plt+0x7d9b8>
   8eab0:	orrs	r2, r0, r1
   8eab4:	bxeq	lr
   8eab8:	push	{r4, r5, lr}
   8eabc:	ands	r5, r1, #-2147483648	; 0x80000000
   8eac0:	bpl	8eacc <fputs@plt+0x7d9b8>
   8eac4:	rsbs	r0, r0, #0
   8eac8:	rsc	r1, r1, #0
   8eacc:	mov	r4, #1024	; 0x400
   8ead0:	add	r4, r4, #50	; 0x32
   8ead4:	lsrs	ip, r1, #22
   8ead8:	beq	8e850 <fputs@plt+0x7d73c>
   8eadc:	mov	r2, #3
   8eae0:	lsrs	ip, ip, #3
   8eae4:	addne	r2, r2, #3
   8eae8:	lsrs	ip, ip, #3
   8eaec:	addne	r2, r2, #3
   8eaf0:	add	r2, r2, ip, lsr #3
   8eaf4:	rsb	r3, r2, #32
   8eaf8:	lsl	ip, r0, r3
   8eafc:	lsr	r0, r0, r2
   8eb00:	orr	r0, r0, r1, lsl r3
   8eb04:	lsr	r1, r1, r2
   8eb08:	add	r4, r4, r2
   8eb0c:	b	8e850 <fputs@plt+0x7d73c>
   8eb10:	cmp	r3, #0
   8eb14:	cmpeq	r2, #0
   8eb18:	bne	8eb3c <fputs@plt+0x7da28>
   8eb1c:	cmp	r1, #0
   8eb20:	movlt	r1, #-2147483648	; 0x80000000
   8eb24:	movlt	r0, #0
   8eb28:	blt	8eb38 <fputs@plt+0x7da24>
   8eb2c:	cmpeq	r0, #0
   8eb30:	mvnne	r1, #-2147483648	; 0x80000000
   8eb34:	mvnne	r0, #0
   8eb38:	b	8ec20 <fputs@plt+0x7db0c>
   8eb3c:	sub	sp, sp, #8
   8eb40:	push	{sp, lr}
   8eb44:	cmp	r1, #0
   8eb48:	blt	8eb68 <fputs@plt+0x7da54>
   8eb4c:	cmp	r3, #0
   8eb50:	blt	8eb9c <fputs@plt+0x7da88>
   8eb54:	bl	8eca8 <fputs@plt+0x7db94>
   8eb58:	ldr	lr, [sp, #4]
   8eb5c:	add	sp, sp, #8
   8eb60:	pop	{r2, r3}
   8eb64:	bx	lr
   8eb68:	rsbs	r0, r0, #0
   8eb6c:	sbc	r1, r1, r1, lsl #1
   8eb70:	cmp	r3, #0
   8eb74:	blt	8ebc0 <fputs@plt+0x7daac>
   8eb78:	bl	8eca8 <fputs@plt+0x7db94>
   8eb7c:	ldr	lr, [sp, #4]
   8eb80:	add	sp, sp, #8
   8eb84:	pop	{r2, r3}
   8eb88:	rsbs	r0, r0, #0
   8eb8c:	sbc	r1, r1, r1, lsl #1
   8eb90:	rsbs	r2, r2, #0
   8eb94:	sbc	r3, r3, r3, lsl #1
   8eb98:	bx	lr
   8eb9c:	rsbs	r2, r2, #0
   8eba0:	sbc	r3, r3, r3, lsl #1
   8eba4:	bl	8eca8 <fputs@plt+0x7db94>
   8eba8:	ldr	lr, [sp, #4]
   8ebac:	add	sp, sp, #8
   8ebb0:	pop	{r2, r3}
   8ebb4:	rsbs	r0, r0, #0
   8ebb8:	sbc	r1, r1, r1, lsl #1
   8ebbc:	bx	lr
   8ebc0:	rsbs	r2, r2, #0
   8ebc4:	sbc	r3, r3, r3, lsl #1
   8ebc8:	bl	8eca8 <fputs@plt+0x7db94>
   8ebcc:	ldr	lr, [sp, #4]
   8ebd0:	add	sp, sp, #8
   8ebd4:	pop	{r2, r3}
   8ebd8:	rsbs	r2, r2, #0
   8ebdc:	sbc	r3, r3, r3, lsl #1
   8ebe0:	bx	lr
   8ebe4:	cmp	r3, #0
   8ebe8:	cmpeq	r2, #0
   8ebec:	bne	8ec04 <fputs@plt+0x7daf0>
   8ebf0:	cmp	r1, #0
   8ebf4:	cmpeq	r0, #0
   8ebf8:	mvnne	r1, #0
   8ebfc:	mvnne	r0, #0
   8ec00:	b	8ec20 <fputs@plt+0x7db0c>
   8ec04:	sub	sp, sp, #8
   8ec08:	push	{sp, lr}
   8ec0c:	bl	8eca8 <fputs@plt+0x7db94>
   8ec10:	ldr	lr, [sp, #4]
   8ec14:	add	sp, sp, #8
   8ec18:	pop	{r2, r3}
   8ec1c:	bx	lr
   8ec20:	push	{r1, lr}
   8ec24:	mov	r0, #8
   8ec28:	bl	10fa0 <raise@plt>
   8ec2c:	pop	{r1, pc}
   8ec30:	vmov	d7, r0, r1
   8ec34:	vcmpe.f64	d7, #0.0
   8ec38:	vmrs	APSR_nzcv, fpscr
   8ec3c:	bmi	8ec44 <fputs@plt+0x7db30>
   8ec40:	b	8ec60 <fputs@plt+0x7db4c>
   8ec44:	push	{r4, lr}
   8ec48:	eor	r1, r1, #-2147483648	; 0x80000000
   8ec4c:	bl	8ec60 <fputs@plt+0x7db4c>
   8ec50:	rsbs	r0, r0, #0
   8ec54:	rsc	r1, r1, #0
   8ec58:	pop	{r4, pc}
   8ec5c:	andeq	r0, r0, r0
   8ec60:	vmov	d7, r0, r1
   8ec64:	vldr	d6, [pc, #44]	; 8ec98 <fputs@plt+0x7db84>
   8ec68:	vldr	d5, [pc, #48]	; 8eca0 <fputs@plt+0x7db8c>
   8ec6c:	mov	r0, #0
   8ec70:	vmul.f64	d6, d7, d6
   8ec74:	vcvt.u32.f64	s12, d6
   8ec78:	vcvt.f64.u32	d4, s12
   8ec7c:	vmov	r1, s12
   8ec80:	vmls.f64	d7, d4, d5
   8ec84:	vcvt.u32.f64	s14, d7
   8ec88:	vmov	r3, s14
   8ec8c:	orr	r0, r0, r3
   8ec90:	bx	lr
   8ec94:	nop			; (mov r0, r0)
   8ec98:	andeq	r0, r0, r0
   8ec9c:	ldclcc	0, cr0, [r0]
   8eca0:	andeq	r0, r0, r0
   8eca4:	mvnsmi	r0, r0
   8eca8:	cmp	r1, r3
   8ecac:	push	{r4, r5, r6, r7, r8, r9, lr}
   8ecb0:	cmpeq	r0, r2
   8ecb4:	mov	r4, r0
   8ecb8:	mov	r5, r1
   8ecbc:	ldr	r9, [sp, #28]
   8ecc0:	movcc	r0, #0
   8ecc4:	movcc	r1, #0
   8ecc8:	bcc	8edc0 <fputs@plt+0x7dcac>
   8eccc:	cmp	r3, #0
   8ecd0:	clzeq	ip, r2
   8ecd4:	clzne	ip, r3
   8ecd8:	addeq	ip, ip, #32
   8ecdc:	cmp	r5, #0
   8ece0:	clzeq	r1, r4
   8ece4:	addeq	r1, r1, #32
   8ece8:	clzne	r1, r5
   8ecec:	sub	ip, ip, r1
   8ecf0:	sub	lr, ip, #32
   8ecf4:	lsl	r7, r3, ip
   8ecf8:	rsb	r8, ip, #32
   8ecfc:	orr	r7, r7, r2, lsl lr
   8ed00:	orr	r7, r7, r2, lsr r8
   8ed04:	lsl	r6, r2, ip
   8ed08:	cmp	r5, r7
   8ed0c:	cmpeq	r4, r6
   8ed10:	movcc	r0, #0
   8ed14:	movcc	r1, #0
   8ed18:	bcc	8ed34 <fputs@plt+0x7dc20>
   8ed1c:	mov	r3, #1
   8ed20:	subs	r4, r4, r6
   8ed24:	lsl	r1, r3, lr
   8ed28:	lsl	r0, r3, ip
   8ed2c:	orr	r1, r1, r3, lsr r8
   8ed30:	sbc	r5, r5, r7
   8ed34:	cmp	ip, #0
   8ed38:	beq	8edc0 <fputs@plt+0x7dcac>
   8ed3c:	lsrs	r3, r7, #1
   8ed40:	rrx	r2, r6
   8ed44:	mov	r6, ip
   8ed48:	b	8ed6c <fputs@plt+0x7dc58>
   8ed4c:	subs	r4, r4, r2
   8ed50:	sbc	r5, r5, r3
   8ed54:	adds	r4, r4, r4
   8ed58:	adc	r5, r5, r5
   8ed5c:	adds	r4, r4, #1
   8ed60:	adc	r5, r5, #0
   8ed64:	subs	r6, r6, #1
   8ed68:	beq	8ed88 <fputs@plt+0x7dc74>
   8ed6c:	cmp	r5, r3
   8ed70:	cmpeq	r4, r2
   8ed74:	bcs	8ed4c <fputs@plt+0x7dc38>
   8ed78:	adds	r4, r4, r4
   8ed7c:	adc	r5, r5, r5
   8ed80:	subs	r6, r6, #1
   8ed84:	bne	8ed6c <fputs@plt+0x7dc58>
   8ed88:	lsr	r6, r4, ip
   8ed8c:	lsr	r7, r5, ip
   8ed90:	orr	r6, r6, r5, lsl r8
   8ed94:	adds	r2, r0, r4
   8ed98:	orr	r6, r6, r5, lsr lr
   8ed9c:	adc	r3, r1, r5
   8eda0:	lsl	r1, r7, ip
   8eda4:	orr	r1, r1, r6, lsl lr
   8eda8:	lsl	r0, r6, ip
   8edac:	orr	r1, r1, r6, lsr r8
   8edb0:	subs	r0, r2, r0
   8edb4:	mov	r4, r6
   8edb8:	mov	r5, r7
   8edbc:	sbc	r1, r3, r1
   8edc0:	cmp	r9, #0
   8edc4:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   8edc8:	strd	r4, [r9]
   8edcc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   8edd0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   8edd4:	mov	r7, r0
   8edd8:	ldr	r6, [pc, #72]	; 8ee28 <fputs@plt+0x7dd14>
   8eddc:	ldr	r5, [pc, #72]	; 8ee2c <fputs@plt+0x7dd18>
   8ede0:	add	r6, pc, r6
   8ede4:	add	r5, pc, r5
   8ede8:	sub	r6, r6, r5
   8edec:	mov	r8, r1
   8edf0:	mov	r9, r2
   8edf4:	bl	10ddc <rb_sleep@plt-0x20>
   8edf8:	asrs	r6, r6, #2
   8edfc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   8ee00:	mov	r4, #0
   8ee04:	add	r4, r4, #1
   8ee08:	ldr	r3, [r5], #4
   8ee0c:	mov	r2, r9
   8ee10:	mov	r1, r8
   8ee14:	mov	r0, r7
   8ee18:	blx	r3
   8ee1c:	cmp	r6, r4
   8ee20:	bne	8ee04 <fputs@plt+0x7dcf0>
   8ee24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   8ee28:	andeq	r9, r1, r0, ror r8
   8ee2c:	andeq	r9, r1, r8, ror #16
   8ee30:	bx	lr
   8ee34:	mov	r2, r1
   8ee38:	mov	r1, r0
   8ee3c:	mov	r0, #3
   8ee40:	b	10ff4 <__xstat64@plt>
   8ee44:	mov	r2, r1
   8ee48:	mov	r1, r0
   8ee4c:	mov	r0, #3
   8ee50:	b	10ef8 <__fxstat64@plt>
   8ee54:	mov	r2, r1
   8ee58:	mov	r1, r0
   8ee5c:	mov	r0, #3
   8ee60:	b	11084 <__lxstat64@plt>

Disassembly of section .fini:

0008ee64 <.fini>:
   8ee64:	push	{r3, lr}
   8ee68:	pop	{r3, pc}
