# digital-design-of-final-system
  this repo contain the implementation of system project under supervision of eng ali eltemsah it includes modules like: 
    1) UART(TX-RX) and wrapping them into UART top module
    2) clock gating
    3) clock divider
    4) data synchroizer
    5) pulse generator
    6) memory
    7) async FIFO
    8) 8-bit ALU
    9) reset synchroizer
    10) system control unit
    11) wrapping above modules in system top module
