{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726100623973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726100623981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:23:43 2024 " "Processing started: Wed Sep 11 21:23:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726100623981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726100623981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registrador_32bits -c registrador_32bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off registrador_32bits -c registrador_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726100623992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1726100625505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_32bits " "Found entity 1: registrador_32bits" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726100625903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726100625903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registrador_32bits " "Elaborating entity \"registrador_32bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726100626184 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst31 " "Primitive \"DFF\" of instance \"inst31\" not used" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 2040 2104 328 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1726100626263 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 360 424 200 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 472 536 200 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 584 648 200 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 696 760 200 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst4 inst4~_emulated inst~1 " "Register \"inst4\" is converted into an equivalent circuit using register \"inst4~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 808 872 200 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 920 984 200 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst6 inst6~_emulated inst~1 " "Register \"inst6\" is converted into an equivalent circuit using register \"inst6~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1032 1096 200 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst7 inst7~_emulated inst~1 " "Register \"inst7\" is converted into an equivalent circuit using register \"inst7~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1144 1208 200 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst16 inst16~_emulated inst~1 " "Register \"inst16\" is converted into an equivalent circuit using register \"inst16~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1256 1320 200 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst17 inst17~_emulated inst~1 " "Register \"inst17\" is converted into an equivalent circuit using register \"inst17~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1368 1432 200 "inst17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst18 inst18~_emulated inst~1 " "Register \"inst18\" is converted into an equivalent circuit using register \"inst18~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1480 1544 200 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst19 inst19~_emulated inst~1 " "Register \"inst19\" is converted into an equivalent circuit using register \"inst19~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1592 1656 200 "inst19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1704 1768 200 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst21 inst21~_emulated inst~1 " "Register \"inst21\" is converted into an equivalent circuit using register \"inst21~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1816 1880 200 "inst21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst22 inst22~_emulated inst~1 " "Register \"inst22\" is converted into an equivalent circuit using register \"inst22~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1928 1992 200 "inst22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst23 inst23~_emulated inst~1 " "Register \"inst23\" is converted into an equivalent circuit using register \"inst23~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 2040 2104 200 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst8 inst8~_emulated inst~1 " "Register \"inst8\" is converted into an equivalent circuit using register \"inst8~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 360 424 328 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst9 inst9~_emulated inst~1 " "Register \"inst9\" is converted into an equivalent circuit using register \"inst9~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 472 536 328 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst~1 " "Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 584 648 328 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst~1 " "Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 696 760 328 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 808 872 328 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst~1 " "Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 920 984 328 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst14 inst14~_emulated inst~1 " "Register \"inst14\" is converted into an equivalent circuit using register \"inst14~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1032 1096 328 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst15 inst15~_emulated inst~1 " "Register \"inst15\" is converted into an equivalent circuit using register \"inst15~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1144 1208 328 "inst15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst24 inst24~_emulated inst~1 " "Register \"inst24\" is converted into an equivalent circuit using register \"inst24~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1256 1320 328 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst25 inst25~_emulated inst~1 " "Register \"inst25\" is converted into an equivalent circuit using register \"inst25~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1368 1432 328 "inst25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst26 inst26~_emulated inst~1 " "Register \"inst26\" is converted into an equivalent circuit using register \"inst26~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1480 1544 328 "inst26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst27 inst27~_emulated inst~1 " "Register \"inst27\" is converted into an equivalent circuit using register \"inst27~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1592 1656 328 "inst27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst28 inst28~_emulated inst~1 " "Register \"inst28\" is converted into an equivalent circuit using register \"inst28~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1704 1768 328 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst29 inst29~_emulated inst~1 " "Register \"inst29\" is converted into an equivalent circuit using register \"inst29~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1816 1880 328 "inst29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst30 inst30~_emulated inst~1 " "Register \"inst30\" is converted into an equivalent circuit using register \"inst30~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1928 1992 328 "inst30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100629729 "|registrador_32bits|inst30"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1726100629729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1726100630117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726100632098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726100632098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726100633791 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726100633791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726100633791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726100633791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726100634038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:23:54 2024 " "Processing ended: Wed Sep 11 21:23:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726100634038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726100634038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726100634038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726100634038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726100638693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726100638702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:23:56 2024 " "Processing started: Wed Sep 11 21:23:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726100638702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726100638702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off registrador_32bits -c registrador_32bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off registrador_32bits -c registrador_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726100638703 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726100639079 ""}
{ "Info" "0" "" "Project  = registrador_32bits" {  } {  } 0 0 "Project  = registrador_32bits" 0 0 "Fitter" 0 0 1726100639097 ""}
{ "Info" "0" "" "Revision = registrador_32bits" {  } {  } 0 0 "Revision = registrador_32bits" 0 0 "Fitter" 0 0 1726100639098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726100639601 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "registrador_32bits EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design registrador_32bits" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1726100639877 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1726100639986 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1726100639986 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726100640958 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726100641173 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726100642115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726100642115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726100642115 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726100642115 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726100642210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726100642210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726100642210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726100642210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726100642210 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726100642210 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726100642251 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Pin Q1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q1 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 424 440 0 "Q1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 3 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Pin Q2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q2 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 536 552 0 "Q2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Pin Q3 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q3 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 648 664 0 "Q3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Pin Q4 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q4 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 760 776 0 "Q4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Pin Q5 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q5 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 872 888 0 "Q5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Pin Q6 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q6 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 984 1000 0 "Q6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Pin Q7 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q7 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1096 1112 0 "Q7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q8 " "Pin Q8 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q8 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1208 1224 0 "Q8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q9 " "Pin Q9 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q9 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1320 1336 0 "Q9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q10 " "Pin Q10 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q10 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1432 1448 0 "Q10" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q11 " "Pin Q11 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q11 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1544 1560 0 "Q11" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q12 " "Pin Q12 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q12 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1656 1672 0 "Q12" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q13 " "Pin Q13 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q13 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1768 1784 0 "Q13" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q14 " "Pin Q14 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q14 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1880 1896 0 "Q14" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q15 " "Pin Q15 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q15 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 1992 2008 0 "Q15" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q16 " "Pin Q16 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q16 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { -176 2112 2128 0 "Q16" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q17 " "Pin Q17 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q17 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 344 360 600 "Q17" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q18 " "Pin Q18 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q18 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 456 472 600 "Q18" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q19 " "Pin Q19 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q19 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 568 584 600 "Q19" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q20 " "Pin Q20 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q20 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 680 696 600 "Q20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q21 " "Pin Q21 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q21 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 792 808 600 "Q21" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q22 " "Pin Q22 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q22 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 904 920 600 "Q22" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q23 " "Pin Q23 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q23 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1016 1032 600 "Q23" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q24 " "Pin Q24 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q24 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1128 1144 600 "Q24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q25 " "Pin Q25 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q25 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1240 1256 600 "Q25" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q26 " "Pin Q26 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q26 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1352 1368 600 "Q26" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q27 " "Pin Q27 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q27 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1464 1480 600 "Q27" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q28 " "Pin Q28 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q28 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1576 1592 600 "Q28" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q29 " "Pin Q29 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q29 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1688 1704 600 "Q29" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q30 " "Pin Q30 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q30 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1800 1816 600 "Q30" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q31 " "Pin Q31 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q31 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 1912 1928 600 "Q31" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q32 " "Pin Q32 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q32 } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 424 2024 2040 600 "Q32" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SET " "Pin SET not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SET } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 104 24 192 120 "SET" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 200 24 192 216 "RESET" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 4 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { D } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 136 24 192 152 "D" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 280 24 192 296 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726100643358 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1726100643358 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1726100644106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registrador_32bits.sdc " "Synopsys Design Constraints File file not found: 'registrador_32bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726100644108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726100644126 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726100644130 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1726100644134 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726100644140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1726100644202 ""}  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 280 24 192 296 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726100644202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst~0  " "Automatically promoted node inst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1726100644202 ""}  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 360 424 200 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726100644202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726100644830 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726100644832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726100644836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726100644838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726100644839 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726100644845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726100644845 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726100644846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726100644847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1726100644850 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726100644850 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 3 32 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 3 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1726100644874 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1726100644874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726100644874 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726100644876 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1726100644876 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726100644876 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726100644924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726100646408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726100646559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726100646613 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726100647623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726100647624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726100648143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1726100648768 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726100648768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726100649830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1726100649832 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726100649832 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1726100650062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726100650278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726100651051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726100651224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726100651394 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726100652265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/output_files/registrador_32bits.fit.smsg " "Generated suppressed messages file G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/output_files/registrador_32bits.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726100653691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5324 " "Peak virtual memory: 5324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726100656328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:24:16 2024 " "Processing ended: Wed Sep 11 21:24:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726100656328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726100656328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726100656328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726100656328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726100659588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726100659593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:24:19 2024 " "Processing started: Wed Sep 11 21:24:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726100659593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726100659593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off registrador_32bits -c registrador_32bits " "Command: quartus_asm --read_settings_files=off --write_settings_files=off registrador_32bits -c registrador_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726100659593 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726100661335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726100661428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726100662990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:24:22 2024 " "Processing ended: Wed Sep 11 21:24:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726100662990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726100662990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726100662990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726100662990 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726100664386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726100666717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726100666723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:24:25 2024 " "Processing started: Wed Sep 11 21:24:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726100666723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726100666723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta registrador_32bits -c registrador_32bits " "Command: quartus_sta registrador_32bits -c registrador_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726100666723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1726100666995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1726100667674 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1726100667750 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1726100667750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1726100668037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registrador_32bits.sdc " "Synopsys Design Constraints File file not found: 'registrador_32bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1726100668311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1726100668312 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1726100668313 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1726100668313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1726100668314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1726100668315 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1726100668711 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1726100668857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1726100669074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1726100669074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.384 " "Worst-case setup slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -5.201 CLK  " "   -0.384              -5.201 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100669117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.526 " "Worst-case hold slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 CLK  " "    0.526               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100669174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726100669230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726100669361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 CLK  " "   -3.000             -34.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100669466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100669466 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1726100670386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1726100670449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1726100671163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1726100671472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1726100671472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.239 " "Worst-case setup slack is -0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -1.937 CLK  " "   -0.239              -1.937 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100671604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 CLK  " "    0.460               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100671718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100671718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726100671833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726100672374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100672456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100672456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 CLK  " "   -3.000             -34.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100672456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100672456 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1726100672894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.225 " "Worst-case setup slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 CLK  " "    0.225               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100673216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 CLK  " "    0.278               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100673295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100673295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726100673407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1726100673981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1726100673981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1726100673981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100674099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100674099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.926 CLK  " "   -3.000             -35.926 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1726100674099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1726100674099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1726100675799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1726100675800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726100676925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:24:36 2024 " "Processing ended: Wed Sep 11 21:24:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726100676925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726100676925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726100676925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726100676925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726100680085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726100680089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:24:39 2024 " "Processing started: Wed Sep 11 21:24:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726100680089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726100680089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off registrador_32bits -c registrador_32bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off registrador_32bits -c registrador_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726100680090 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_6_1200mv_85c_slow.vho G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_6_1200mv_85c_slow.vho in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100681837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_6_1200mv_0c_slow.vho G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_6_1200mv_0c_slow.vho in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100681947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_min_1200mv_0c_fast.vho G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_min_1200mv_0c_fast.vho in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100682062 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits.vho G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits.vho in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100682177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_6_1200mv_85c_vhd_slow.sdo G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_6_1200mv_85c_vhd_slow.sdo in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100682312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_6_1200mv_0c_vhd_slow.sdo G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_6_1200mv_0c_vhd_slow.sdo in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100682446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_min_1200mv_0c_vhd_fast.sdo G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_min_1200mv_0c_vhd_fast.sdo in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100682544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrador_32bits_vhd.sdo G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/ simulation " "Generated file registrador_32bits_vhd.sdo in folder \"G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1726100682635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726100683472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:24:43 2024 " "Processing ended: Wed Sep 11 21:24:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726100683472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726100683472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726100683472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726100683472 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726100684601 ""}
