// Seed: 3451672179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  specify
    $width(negedge id_8, -1, -1, id_9);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = $realtime;
  logic [7:0] id_6, id_7, id_8;
  assign id_6 = id_6[1];
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_2
  );
  assign id_4 = id_7;
  wire id_9;
endmodule
