@ARTICLE{
  1059-1993-std:1994,
  author={IEEE},
  journal={IEEE Std 1059-1993},
  title={IEEE Guide for Software Verification and Validation Plans},
  year={1994},
  volume={},
  number={},
  pages={1-87},
  keywords={baseline change assessment, life cycle phases, master schedule, V&V tasks;IEEE Standards;Software;Task analysis;Planning;Standards organizations;Organizations;software;verification;validation;V & V tasks;Master schedule;Life cycle phases;Baseline change assessment},
  doi={10.1109/IEEESTD.1994.121430},
  ISSN={null},
  month={April}
}

@InProceedings{
  evita-hsm:2012,
  author="Wolf, Marko and Gendrullis, Timo",
  editor="Kim, Howon",
  title="Design, Implementation, and Evaluation of a Vehicular Hardware Security Module",
  booktitle="Information Security and Cryptology - ICISC 2011",
  year="2012",
  publisher="Springer Berlin Heidelberg",
  address="Berlin, Heidelberg",
  pages="302--318",
  abstract="Todays in-vehicle IT architectures are dominated by a large network of interactive, software driven digital microprocessors called electronic control units (ECU). However, ECUs relying on information received from open communication channels created by other ECUs or even other vehicles that are not under its control leaves the doors wide open for manipulations or misuse. Thus, especially safety-relevant ECUs need effective, automotive-capable security measures that protect the ECU and its communications efficiently and dependably. Based on a requirements engineering approach that incorporates all security-relevant automotive use cases and all distinctive automotive needs and constraints, we present an vehicular hardware security module (HSM) that enables a holistic protection of in-vehicle ECUs and their communications. We describe the hardware design, give technical details on the prototypical implementation, and provide a first evaluation on the performance and security while comparing our approach with HSMs already existing.",
  isbn="978-3-642-31912-9"
}

@ARTICLE{
  1800-2012-ieee-std:2013,
  author={},
  journal={IEEE Std 1800-2012 (Revision of IEEE Std 1800-2009)},
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language},
  year={2013},
  volume={},
  number={},
  pages={1-1315},
  keywords={application program interfaces;hardware description languages;IEEE standards;object-oriented programming;programming language semantics;Unified Modeling Language;IEEE standard;SystemVerilog;hardware verification language;hardware specification language;unified hardware design language;IEEE Std 1800-2012;IEEE Std 1800-2009 revision;language syntax;language semantics;hardware modeling;register transfer level;RTL;gate-level abstraction levels;testbench writing;object-oriented programming;constrained random verification;application programming interfaces;API;foreign programming languages;IEEE standards;Programming;Computer languages;Hardware design languages;Design automation;assertions;design automation;design verification;hardware description language;HDL;HDVL;IEEE 1800™;PLI;programming language interface;SystemVerilog;Verilog®;VPI},
  doi={10.1109/IEEESTD.2013.6469140},
  ISSN={null},
  month={Feb}
}

@ARTICLE{
  1800-2-2017-ieee-std:2017,
  author={IEEE},
  journal={IEEE Std 1800.2-2017},
  title={IEEE Standard for Universal Verification Methodology Language Reference Manual},
  year={2017},
  volume={},
  number={},
  pages={1-472},
  keywords={formal verification;IEEE standards;industrial property;open systems;UVM base class library;electronic design automation;EDA tools;universal verification methodology;intellectual property;IP;interoperability;IEEE Std 1800.2-2017;IEEE Standards;Power generation;Generators;Sequential analysis;Formal verifcation;agent;blocking;callback;class;component;consumer;driver;event;export;factory;function;generator;IEEE 1800.2(TM);member;method;monitor;non-blocking;phase;port;register;resource;sequence;sequencer;transaction level modeling;verification methodology},
  doi={10.1109/IEEESTD.2017.7932212},
  ISSN={null},
  month={May}
}

@techreport{
  mtreviewhsm:2010,
  title={A review of hardware security modules fall 24paper010},
  author={Ivarsson, Johan and Nilsson, Andreas and Certezza, AB},
  year={2010},
  institution={Technical report, Certezza, 2010. Available at http://www. opendnssec. org~…}
}

@Inbook{
  std-fips-140-2:2005,
  author  ={Caddy, Tom},
  editor={van Tilborg, Henk C. A.},
  title={FIPS 140-2},
  bookTitle={Encyclopedia of Cryptography and Security},
  year={2005},
  publisher={Springer US},
  address={Boston, MA},
  pages={227--230},
  isbn={978-0-387-23483-0},
  doi={10.1007/0-387-23483-7_168},
  url={https://doi.org/10.1007/0-387-23483-7_168}
}

