\hypertarget{stm32f0xx__hal__wwdg_8h}{}\section{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+wwdg.h File Reference}
\label{stm32f0xx__hal__wwdg_8h}\index{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+wwdg.\+h@{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+wwdg.\+h}}


Header file of W\+W\+DG H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_w_w_d_g___init_type_def}{W\+W\+D\+G\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em W\+W\+DG Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em W\+W\+DG handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___w_w_d_g___interrupt__definition_gaf2659a7ce6e4edd7c6d1b537dbc33362}{W\+W\+D\+G\+\_\+\+I\+T\+\_\+\+E\+WI}~\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}
\item 
\#define \hyperlink{group___w_w_d_g___flag__definition_gaac081893a320f1216262be063b587edb}{W\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+E\+W\+IF}~\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF}
\item 
\#define \hyperlink{group___w_w_d_g___prescaler_gac611617ca4116f9bfb55c5280abeb281}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}~0x00000000U
\item 
\#define \hyperlink{group___w_w_d_g___prescaler_ga411e50531af74cfe88b5f58119e546fa}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2}~\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+0}
\item 
\#define \hyperlink{group___w_w_d_g___prescaler_ga38093104d0ad7e9ef5e036f6d0dc3ca8}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+4}~\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+1}
\item 
\#define \hyperlink{group___w_w_d_g___prescaler_ga766a9eff85955164df09186081f3cb40}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+8}~\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+TB}
\item 
\#define \hyperlink{group___w_w_d_g___e_w_i___mode_ga4160906c5c524a9a1e1f3b133ff01787}{W\+W\+D\+G\+\_\+\+E\+W\+I\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define \hyperlink{group___w_w_d_g___e_w_i___mode_gafd085306f139468934c6b9b22ea6e82b}{W\+W\+D\+G\+\_\+\+E\+W\+I\+\_\+\+E\+N\+A\+B\+LE}~\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI}
\item 
\#define {\bfseries I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+\_\+)
\item 
\#define {\bfseries I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+W\+I\+N\+D\+OW}(\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+) $>$= \hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+\_\+6}) \&\& ((\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+) $<$= \hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W}))
\item 
\#define {\bfseries I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+C\+O\+U\+N\+T\+ER}(\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+) $>$= \hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T\+\_\+6}) \&\& ((\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+) $<$= \hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+T}))
\item 
\#define {\bfseries I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+E\+W\+I\+\_\+\+M\+O\+DE}(\+\_\+\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+)
\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_gaad04976da12e2c801c72668b8e100d80}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR, \hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA})
\begin{DoxyCompactList}\small\item\em Enable the W\+W\+DG peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_ga62d4eb6a7921d6f729e7a69448eac38a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+FR, (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the W\+W\+DG early wakeup interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_ga80eb5c31bde6248b9fe38a6f7bd1710d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~\hyperlink{group___w_w_d_g___exported___macros_ga60a99447a00a7d95c18637c38147063a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+),(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the selected W\+W\+DG interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_ga8b36c9e3cea69d4463ca8483233bfef8}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~\hyperlink{group___w_w_d_g___exported___macros_gae9c3b916e244deffc6a673d97df63671}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the W\+W\+DG interrupt pending bits. bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_ga60a99447a00a7d95c18637c38147063a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified W\+W\+DG flag is set or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_gae9c3b916e244deffc6a673d97df63671}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the W\+W\+DG\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_g___exported___macros_gaa3dae290aeb528ba7dbd1e7f481ef139}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+FR \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified W\+W\+DG interrupt source is enabled or not. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Init} (\hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hwwdg)
\item 
void {\bfseries H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Msp\+Init} (\hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hwwdg)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Refresh} (\hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hwwdg)
\item 
void {\bfseries H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hwwdg)
\item 
void {\bfseries H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Early\+Wakeup\+Callback} (\hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hwwdg)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of W\+W\+DG H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\+November-\/2016 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 