Partition Merge report for SCPU
Sat May 16 22:03:43 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Partition Merge Summary                                                               ;
+------------------------------------+--------------------------------------------------+
; Partition Merge Status             ; Successful - Sat May 16 22:03:43 2020            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; SCPU                                             ;
; Top-level Entity Name              ; SCPU                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 2,738                                            ;
;     Total combinational functions  ; 1,589                                            ;
;     Dedicated logic registers      ; 1,829                                            ;
; Total registers                    ; 1829                                             ;
; Total pins                         ; 107                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 29,952                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                       ;
+-----------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------+---------+
; Name                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                 ; Details ;
+-----------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------+---------+
; freq:inst11|OCLK~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; freq:inst11|OCLK                                                                  ; N/A     ;
; ALUOut[0]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux31~6                                                                ; N/A     ;
; ALUOut[0]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux31~6                                                                ; N/A     ;
; ALUOut[10]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux21~4                                                                ; N/A     ;
; ALUOut[10]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux21~4                                                                ; N/A     ;
; ALUOut[11]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux20~4                                                                ; N/A     ;
; ALUOut[11]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux20~4                                                                ; N/A     ;
; ALUOut[12]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux19~4                                                                ; N/A     ;
; ALUOut[12]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux19~4                                                                ; N/A     ;
; ALUOut[13]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux18~4                                                                ; N/A     ;
; ALUOut[13]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux18~4                                                                ; N/A     ;
; ALUOut[14]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux17~4                                                                ; N/A     ;
; ALUOut[14]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux17~4                                                                ; N/A     ;
; ALUOut[15]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux16~4                                                                ; N/A     ;
; ALUOut[15]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux16~4                                                                ; N/A     ;
; ALUOut[16]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux15~4                                                                ; N/A     ;
; ALUOut[16]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux15~4                                                                ; N/A     ;
; ALUOut[17]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux14~4                                                                ; N/A     ;
; ALUOut[17]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux14~4                                                                ; N/A     ;
; ALUOut[18]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux13~4                                                                ; N/A     ;
; ALUOut[18]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux13~4                                                                ; N/A     ;
; ALUOut[19]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux12~4                                                                ; N/A     ;
; ALUOut[19]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux12~4                                                                ; N/A     ;
; ALUOut[1]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux30~4                                                                ; N/A     ;
; ALUOut[1]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux30~4                                                                ; N/A     ;
; ALUOut[20]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux11~4                                                                ; N/A     ;
; ALUOut[20]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux11~4                                                                ; N/A     ;
; ALUOut[21]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux10~4                                                                ; N/A     ;
; ALUOut[21]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux10~4                                                                ; N/A     ;
; ALUOut[22]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux9~4                                                                 ; N/A     ;
; ALUOut[22]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux9~4                                                                 ; N/A     ;
; ALUOut[23]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux8~4                                                                 ; N/A     ;
; ALUOut[23]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux8~4                                                                 ; N/A     ;
; ALUOut[24]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux7~4                                                                 ; N/A     ;
; ALUOut[24]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux7~4                                                                 ; N/A     ;
; ALUOut[25]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux6~4                                                                 ; N/A     ;
; ALUOut[25]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux6~4                                                                 ; N/A     ;
; ALUOut[26]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux5~4                                                                 ; N/A     ;
; ALUOut[26]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux5~4                                                                 ; N/A     ;
; ALUOut[27]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux4~11                                                                ; N/A     ;
; ALUOut[27]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux4~11                                                                ; N/A     ;
; ALUOut[28]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux3~4                                                                 ; N/A     ;
; ALUOut[28]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux3~4                                                                 ; N/A     ;
; ALUOut[29]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux2~4                                                                 ; N/A     ;
; ALUOut[29]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux2~4                                                                 ; N/A     ;
; ALUOut[2]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux29~4                                                                ; N/A     ;
; ALUOut[2]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux29~4                                                                ; N/A     ;
; ALUOut[30]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux1~4                                                                 ; N/A     ;
; ALUOut[30]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux1~4                                                                 ; N/A     ;
; ALUOut[31]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux0~4                                                                 ; N/A     ;
; ALUOut[31]            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux0~4                                                                 ; N/A     ;
; ALUOut[3]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux28~4                                                                ; N/A     ;
; ALUOut[3]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux28~4                                                                ; N/A     ;
; ALUOut[4]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux27~4                                                                ; N/A     ;
; ALUOut[4]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux27~4                                                                ; N/A     ;
; ALUOut[5]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux26~4                                                                ; N/A     ;
; ALUOut[5]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux26~4                                                                ; N/A     ;
; ALUOut[6]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux25~4                                                                ; N/A     ;
; ALUOut[6]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux25~4                                                                ; N/A     ;
; ALUOut[7]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux24~4                                                                ; N/A     ;
; ALUOut[7]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux24~4                                                                ; N/A     ;
; ALUOut[8]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux23~5                                                                ; N/A     ;
; ALUOut[8]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux23~5                                                                ; N/A     ;
; ALUOut[9]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux22~4                                                                ; N/A     ;
; ALUOut[9]             ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALU:inst12|Mux22~4                                                                ; N/A     ;
; ALUop[0]              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal6~0                                                            ; N/A     ;
; ALUop[0]              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal6~0                                                            ; N/A     ;
; ALUop[1]              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal0~1                                                            ; N/A     ;
; ALUop[1]              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal0~1                                                            ; N/A     ;
; Bzero                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; inst14~14                                                                         ; N/A     ;
; Bzero                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; inst14~14                                                                         ; N/A     ;
; M2R                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal4~1                                                            ; N/A     ;
; M2R                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal4~1                                                            ; N/A     ;
; MemRead               ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal4~1                                                            ; N/A     ;
; MemRead               ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal4~1                                                            ; N/A     ;
; MemWr                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal7~0                                                            ; N/A     ;
; MemWr                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal7~0                                                            ; N/A     ;
; PC[0]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; ~GND                                                                              ; N/A     ;
; PC[0]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; ~GND                                                                              ; N/A     ;
; PC[10]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[10]                                                               ; N/A     ;
; PC[10]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[10]                                                               ; N/A     ;
; PC[11]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[11]                                                               ; N/A     ;
; PC[11]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[11]                                                               ; N/A     ;
; PC[12]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[12]                                                               ; N/A     ;
; PC[12]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[12]                                                               ; N/A     ;
; PC[13]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[13]                                                               ; N/A     ;
; PC[13]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[13]                                                               ; N/A     ;
; PC[14]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[14]                                                               ; N/A     ;
; PC[14]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[14]                                                               ; N/A     ;
; PC[15]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[15]                                                               ; N/A     ;
; PC[15]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[15]                                                               ; N/A     ;
; PC[16]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[16]                                                               ; N/A     ;
; PC[16]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[16]                                                               ; N/A     ;
; PC[17]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[17]                                                               ; N/A     ;
; PC[17]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[17]                                                               ; N/A     ;
; PC[18]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[18]                                                               ; N/A     ;
; PC[18]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[18]                                                               ; N/A     ;
; PC[19]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[19]                                                               ; N/A     ;
; PC[19]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[19]                                                               ; N/A     ;
; PC[1]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; ~GND                                                                              ; N/A     ;
; PC[1]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; ~GND                                                                              ; N/A     ;
; PC[20]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[20]                                                               ; N/A     ;
; PC[20]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[20]                                                               ; N/A     ;
; PC[21]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[21]                                                               ; N/A     ;
; PC[21]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[21]                                                               ; N/A     ;
; PC[22]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[22]                                                               ; N/A     ;
; PC[22]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[22]                                                               ; N/A     ;
; PC[23]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[23]                                                               ; N/A     ;
; PC[23]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[23]                                                               ; N/A     ;
; PC[24]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[24]                                                               ; N/A     ;
; PC[24]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[24]                                                               ; N/A     ;
; PC[25]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[25]                                                               ; N/A     ;
; PC[25]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[25]                                                               ; N/A     ;
; PC[26]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[26]                                                               ; N/A     ;
; PC[26]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[26]                                                               ; N/A     ;
; PC[27]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[27]                                                               ; N/A     ;
; PC[27]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[27]                                                               ; N/A     ;
; PC[28]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[28]                                                               ; N/A     ;
; PC[28]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[28]                                                               ; N/A     ;
; PC[29]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[29]                                                               ; N/A     ;
; PC[29]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[29]                                                               ; N/A     ;
; PC[2]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[2]                                                                ; N/A     ;
; PC[2]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[2]                                                                ; N/A     ;
; PC[30]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[30]                                                               ; N/A     ;
; PC[30]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[30]                                                               ; N/A     ;
; PC[31]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[31]                                                               ; N/A     ;
; PC[31]                ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[31]                                                               ; N/A     ;
; PC[3]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[3]                                                                ; N/A     ;
; PC[3]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[3]                                                                ; N/A     ;
; PC[4]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[4]                                                                ; N/A     ;
; PC[4]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[4]                                                                ; N/A     ;
; PC[5]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[5]                                                                ; N/A     ;
; PC[5]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[5]                                                                ; N/A     ;
; PC[6]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[6]                                                                ; N/A     ;
; PC[6]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[6]                                                                ; N/A     ;
; PC[7]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[7]                                                                ; N/A     ;
; PC[7]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[7]                                                                ; N/A     ;
; PC[8]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[8]                                                                ; N/A     ;
; PC[8]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[8]                                                                ; N/A     ;
; PC[9]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[9]                                                                ; N/A     ;
; PC[9]                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; imm_PC:inst6|PC[9]                                                                ; N/A     ;
; RegDst                ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal0~1                                                            ; N/A     ;
; RegDst                ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal0~1                                                            ; N/A     ;
; WriteData[0]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[0]~31  ; N/A     ;
; WriteData[0]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[0]~31  ; N/A     ;
; WriteData[10]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[10]~21 ; N/A     ;
; WriteData[10]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[10]~21 ; N/A     ;
; WriteData[11]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[11]~20 ; N/A     ;
; WriteData[11]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[11]~20 ; N/A     ;
; WriteData[12]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[12]~19 ; N/A     ;
; WriteData[12]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[12]~19 ; N/A     ;
; WriteData[13]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[13]~18 ; N/A     ;
; WriteData[13]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[13]~18 ; N/A     ;
; WriteData[14]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[14]~17 ; N/A     ;
; WriteData[14]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[14]~17 ; N/A     ;
; WriteData[15]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[15]~16 ; N/A     ;
; WriteData[15]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[15]~16 ; N/A     ;
; WriteData[16]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[16]~15 ; N/A     ;
; WriteData[16]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[16]~15 ; N/A     ;
; WriteData[17]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[17]~14 ; N/A     ;
; WriteData[17]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[17]~14 ; N/A     ;
; WriteData[18]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[18]~13 ; N/A     ;
; WriteData[18]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[18]~13 ; N/A     ;
; WriteData[19]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[19]~12 ; N/A     ;
; WriteData[19]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[19]~12 ; N/A     ;
; WriteData[1]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[1]~30  ; N/A     ;
; WriteData[1]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[1]~30  ; N/A     ;
; WriteData[20]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[20]~11 ; N/A     ;
; WriteData[20]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[20]~11 ; N/A     ;
; WriteData[21]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[21]~10 ; N/A     ;
; WriteData[21]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[21]~10 ; N/A     ;
; WriteData[22]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[22]~9  ; N/A     ;
; WriteData[22]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[22]~9  ; N/A     ;
; WriteData[23]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[23]~8  ; N/A     ;
; WriteData[23]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[23]~8  ; N/A     ;
; WriteData[24]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[24]~7  ; N/A     ;
; WriteData[24]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[24]~7  ; N/A     ;
; WriteData[25]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[25]~6  ; N/A     ;
; WriteData[25]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[25]~6  ; N/A     ;
; WriteData[26]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[26]~5  ; N/A     ;
; WriteData[26]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[26]~5  ; N/A     ;
; WriteData[27]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[27]~4  ; N/A     ;
; WriteData[27]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[27]~4  ; N/A     ;
; WriteData[28]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[28]~3  ; N/A     ;
; WriteData[28]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[28]~3  ; N/A     ;
; WriteData[29]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[29]~2  ; N/A     ;
; WriteData[29]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[29]~2  ; N/A     ;
; WriteData[2]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[2]~29  ; N/A     ;
; WriteData[2]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[2]~29  ; N/A     ;
; WriteData[30]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[30]~1  ; N/A     ;
; WriteData[30]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[30]~1  ; N/A     ;
; WriteData[31]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[31]~0  ; N/A     ;
; WriteData[31]         ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[31]~0  ; N/A     ;
; WriteData[3]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[3]~28  ; N/A     ;
; WriteData[3]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[3]~28  ; N/A     ;
; WriteData[4]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[4]~27  ; N/A     ;
; WriteData[4]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[4]~27  ; N/A     ;
; WriteData[5]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[5]~26  ; N/A     ;
; WriteData[5]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[5]~26  ; N/A     ;
; WriteData[6]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[6]~25  ; N/A     ;
; WriteData[6]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[6]~25  ; N/A     ;
; WriteData[7]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[7]~24  ; N/A     ;
; WriteData[7]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[7]~24  ; N/A     ;
; WriteData[8]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[8]~23  ; N/A     ;
; WriteData[8]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[8]~23  ; N/A     ;
; WriteData[9]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[9]~22  ; N/A     ;
; WriteData[9]          ; post-fitting  ; connected ; Top            ; post-synthesis    ; Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[9]~22  ; N/A     ;
; jump                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal2~0                                                            ; N/A     ;
; jump                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|Equal2~0                                                            ; N/A     ;
; regWr                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|RegWrite                                                            ; N/A     ;
; regWr                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; mainCtl:inst7|RegWrite                                                            ; N/A     ;
; reset                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; reset                                                                             ; N/A     ;
; reset                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; reset                                                                             ; N/A     ;
+-----------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 933   ; 141              ; 1704                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 917   ; 117              ; 555                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 494   ; 51               ; 333                            ; 0                              ;
;     -- 3 input functions                    ; 360   ; 30               ; 161                            ; 0                              ;
;     -- <=2 input functions                  ; 63    ; 36               ; 61                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 748   ; 109              ; 518                            ; 0                              ;
;     -- arithmetic mode                      ; 169   ; 8                ; 37                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 258   ; 86               ; 1485                           ; 0                              ;
;     -- Dedicated logic registers            ; 258   ; 86               ; 1485                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 107   ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 16384 ; 0                ; 13568                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 1     ; 128              ; 2127                           ; 0                              ;
;     -- Registered Input Connections         ; 0     ; 97               ; 1715                           ; 0                              ;
;     -- Output Connections                   ; 2031  ; 223              ; 2                              ; 0                              ;
;     -- Registered Output Connections        ; 1114  ; 222              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 6754  ; 864              ; 8034                           ; 0                              ;
;     -- Registered Connections               ; 2379  ; 648              ; 6210                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 119              ; 1913                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 119   ; 16               ; 216                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1913  ; 216              ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 5     ; 19               ; 269                            ; 0                              ;
;     -- Output Ports                         ; 107   ; 37               ; 222                            ; 0                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 4                ; 217                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 26               ; 213                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 4                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 1                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 1                ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 2                ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 15               ; 213                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                         ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 2,738            ;
;                                             ;                  ;
; Total combinational functions               ; 1589             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 878              ;
;     -- 3 input functions                    ; 551              ;
;     -- <=2 input functions                  ; 160              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 1375             ;
;     -- arithmetic mode                      ; 214              ;
;                                             ;                  ;
; Total registers                             ; 1829             ;
;     -- Dedicated logic registers            ; 1829             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 107              ;
; Total memory bits                           ; 29952            ;
; Embedded Multiplier 9-bit elements          ; 0                ;
; Maximum fan-out node                        ; freq:inst11|OCLK ;
; Maximum fan-out                             ; 1357             ;
; Total fan-out                               ; 13286            ;
; Average fan-out                             ; 3.59             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; ../DataRAM/DataRAM.mif   ;
; InstrROM:inst1|altsyncram:altsyncram_component|altsyncram_is91:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; ../commandROM/comROM.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ts14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 106          ; 128          ; 106          ; 13568 ; None                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat May 16 22:03:39 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off SCPU -c SCPU --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 213 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3102 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 106 output pins
    Info (21061): Implemented 2820 logic cells
    Info (21064): Implemented 170 RAM segments
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Sat May 16 22:03:43 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


