

================================================================
== Vitis HLS Report for 'compute_rmsnorm_Pipeline_normalize'
================================================================
* Date:           Mon Sep 15 01:27:51 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.907 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      773|      773|  3.092 us|  3.092 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- normalize  |      771|      771|         5|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1" [kernel_rmsnorm.cpp:52]   --->   Operation 8 'alloca' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%norm_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm" [kernel_rmsnorm.cpp:26]   --->   Operation 10 'read' 'norm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.39ns)   --->   "%store_ln52 = store i10 0, i10 %i_13" [kernel_rmsnorm.cpp:52]   --->   Operation 11 'store' 'store_ln52' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i10 %i_13" [kernel_rmsnorm.cpp:52]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln52 = add i10 %i, i10 1" [kernel_rmsnorm.cpp:52]   --->   Operation 14 'add' 'add_ln52' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln52 = icmp_eq  i10 %i, i10 768" [kernel_rmsnorm.cpp:52]   --->   Operation 15 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc37.split.i, void %compute_rmsnorm.exit.exitStub" [kernel_rmsnorm.cpp:52]   --->   Operation 16 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i10 %i" [kernel_rmsnorm.cpp:52]   --->   Operation 17 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i, i32 2, i32 9" [kernel_rmsnorm.cpp:52]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %lshr_ln" [kernel_rmsnorm.cpp:52]   --->   Operation 19 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 20 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 21 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 22 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 23 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr"   --->   Operation 24 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 25 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 25 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr"   --->   Operation 26 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 27 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 27 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 29 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 29 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 30 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 31 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 31 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln52 = store i10 %add_ln52, i10 %i_13" [kernel_rmsnorm.cpp:52]   --->   Operation 32 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 33 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 33 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 34 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 34 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 35 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 35 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 36 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 36 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 37 [1/1] (0.43ns)   --->   "%tmp_88_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load, i2 1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load, i2 2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load, i2 3, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load, i32 <undef>, i2 %trunc_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 37 'sparsemux' 'tmp_88_i' <Predicate = true> <Delay = 0.43> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 38 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr' <Predicate = (trunc_ln52 == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 39 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr' <Predicate = (trunc_ln52 == 1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 40 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr' <Predicate = (trunc_ln52 == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2, i64 0, i64 %zext_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 41 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr' <Predicate = (trunc_ln52 == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load' <Predicate = (trunc_ln52 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.71ns) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 43 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load' <Predicate = (trunc_ln52 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load' <Predicate = (trunc_ln52 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.71ns) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 45 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load' <Predicate = (trunc_ln52 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load' <Predicate = (trunc_ln52 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.71ns) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 47 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load' <Predicate = (trunc_ln52 == 2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load' <Predicate = (trunc_ln52 == 3)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.71ns) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 49 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load' <Predicate = (trunc_ln52 == 3)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 2.90>
ST_3 : Operation 50 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_mul1_i = muxlogic i32 %tmp_88_i"   --->   Operation 50 'muxlogic' 'muxLogicI0_to_mul1_i' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 51 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI1_to_mul1_i = muxlogic i32 %norm_read"   --->   Operation 51 'muxlogic' 'muxLogicI1_to_mul1_i' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 52 [1/1] (2.48ns) (share mux size 2)   --->   "%mul1_i = fmul i32 %tmp_88_i, i32 %norm_read" [kernel_rmsnorm.cpp:55]   --->   Operation 52 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 53 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load' <Predicate = (trunc_ln52 == 0)> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 54 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 54 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load' <Predicate = (trunc_ln52 == 1)> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 55 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 55 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load' <Predicate = (trunc_ln52 == 2)> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 56 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 2)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" [kernel_rmsnorm.cpp:55]   --->   Operation 56 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load' <Predicate = (trunc_ln52 == 3)> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 57 [1/1] (0.43ns)   --->   "%tmp_89_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load, i2 1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load, i2 2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load, i2 3, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load, i32 <undef>, i2 %trunc_ln52" [kernel_rmsnorm.cpp:55]   --->   Operation 57 'sparsemux' 'tmp_89_i' <Predicate = true> <Delay = 0.43> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.90>
ST_4 : Operation 58 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_mul2_i = muxlogic i32 %mul1_i"   --->   Operation 58 'muxlogic' 'muxLogicI0_to_mul2_i' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 59 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI1_to_mul2_i = muxlogic i32 %tmp_89_i"   --->   Operation 59 'muxlogic' 'muxLogicI1_to_mul2_i' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 60 [1/1] (2.48ns) (share mux size 2)   --->   "%mul2_i = fmul i32 %mul1_i, i32 %tmp_89_i" [kernel_rmsnorm.cpp:55]   --->   Operation 60 'fmul' 'mul2_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.28>

State 5 <SV = 4> <Delay = 0.86>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_rmsnorm.cpp:53]   --->   Operation 61 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_rmsnorm.cpp:54]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64" [kernel_rmsnorm.cpp:52]   --->   Operation 63 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %mul2_i" [kernel_rmsnorm.cpp:55]   --->   Operation 64 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln55 = muxlogic i32 %bitcast_ln55"   --->   Operation 65 'muxlogic' 'muxLogicFIFOData_to_write_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] ( I:0.86ns O:0.86ns )   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %output_stream_3, i32 %bitcast_ln55" [kernel_rmsnorm.cpp:55]   --->   Operation 66 'write' 'write_ln55' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc37.i" [kernel_rmsnorm.cpp:52]   --->   Operation 67 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.136ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln52', kernel_rmsnorm.cpp:52) of constant 0 on local variable 'i', kernel_rmsnorm.cpp:52 [14]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_rmsnorm.cpp:52) on local variable 'i', kernel_rmsnorm.cpp:52 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', kernel_rmsnorm.cpp:52) [19]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load') [32]  (0.421 ns)
	'load' operation 32 bit ('compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load', kernel_rmsnorm.cpp:55) on array 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3' [33]  (0.715 ns)

 <State 2>: 1.331ns
The critical path consists of the following:
	'load' operation 32 bit ('compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load', kernel_rmsnorm.cpp:55) on array 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3' [33]  (0.894 ns)
	'sparsemux' operation 32 bit ('tmp_88_i', kernel_rmsnorm.cpp:55) [40]  (0.437 ns)

 <State 3>: 2.907ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul1_i') [41]  (0.421 ns)
	'fmul' operation 32 bit ('mul1_i', kernel_rmsnorm.cpp:55) [43]  (2.486 ns)

 <State 4>: 2.907ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul2_i') [57]  (0.421 ns)
	'fmul' operation 32 bit ('mul2_i', kernel_rmsnorm.cpp:55) [59]  (2.486 ns)

 <State 5>: 0.860ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln55') [61]  (0.000 ns)
	fifo write operation ('write_ln55', kernel_rmsnorm.cpp:55) on port 'output_stream_3' (kernel_rmsnorm.cpp:55) [62]  (0.860 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
