# do spi_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/user/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/user/Projects/cyclone_iv/spi/test {/home/user/Projects/cyclone_iv/spi/test/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/user/Projects/cyclone_iv/spi/test" /home/user/Projects/cyclone_iv/spi/test/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:36:14 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/user/Projects/cyclone_iv/spi/test/db {/home/user/Projects/cyclone_iv/spi/test/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/user/Projects/cyclone_iv/spi/test/db" /home/user/Projects/cyclone_iv/spi/test/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 14:36:14 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Projects/cyclone_iv/spi/spi_if {/home/user/Projects/cyclone_iv/spi/spi_if/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Projects/cyclone_iv/spi/spi_if" /home/user/Projects/cyclone_iv/spi/spi_if/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 14:36:14 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Projects/cyclone_iv/spi/test {/home/user/Projects/cyclone_iv/spi/test/spi_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on May 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Projects/cyclone_iv/spi/test" /home/user/Projects/cyclone_iv/spi/test/spi_top.sv 
# -- Compiling module spi_top
# ** Error: /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(39): (vlog-2163) Macro `STOP is undefined.
# ** Error: (vlog-13069) /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(39): near ";": syntax error, unexpected ';'.
# ** Error: /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(111): (vlog-2163) Macro `SEND is undefined.
# ** Error: (vlog-13069) /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(111): near ";": syntax error, unexpected ';'.
# ** Error: /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(151): (vlog-2163) Macro `STOP is undefined.
# ** Error: (vlog-13069) /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(151): near ";": syntax error, unexpected ';'.
# ** Error: /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(157): (vlog-2163) Macro `RESV is undefined.
# ** Error: (vlog-13069) /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(157): near ";": syntax error, unexpected ';'.
# ** Error: /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(199): (vlog-2163) Macro `STOP is undefined.
# ** Error: (vlog-13069) /home/user/Projects/cyclone_iv/spi/test/spi_top.sv(199): near ";": syntax error, unexpected ';'.
# End time: 14:36:14 on May 29,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/user/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./spi_top_run_msim_rtl_verilog.do line 11
# /home/user/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/user/Projects/cyclone_iv/spi/test {/home/user/Projects/cyclone_iv/spi/test/spi_top.sv}"
# 
# stdin: <EOF>
