<root><simulation><result_generated_time />2023-05-16 18:04:15<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 32768, 'I': 2880000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />38/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [4, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('K', 32)], [('C', 2), ('K', 8)]], [], []]<I />[[[('K', 32)], [('K', 8)]], [[], [('OY', 2), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 32)], [('OY', 2), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('OX', 5), ('OX', 30), ('OY', 75)], []]<I />[[], [('C', 64), ('OX', 5), ('OX', 30)], [('OY', 75)]]<O />[[('C', 64)], [('OX', 5), ('OX', 30)], [('OY', 75)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 1, 11250, 1], 'I': [256.0, 1.0, 1.0, 1.0], 'O': [2.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 262144, 262144], 'I': [8, 307200, 23040000], 'O': [8, 614400, 46080000], 'O_partial': [8, 0, 0], 'O_final': [0, 614400, 46080000]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.02, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 262144], 'I': [8, 307200, 23040000], 'O': [8, 122880, 614400], 'O_partial': [8, 0, 0], 'O_final': [0, 122880, 614400]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 4, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [4, 4, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [256.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[368640000, 368640000], [368640000, 32768], [32768, 0]]<I />[[2880000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(362880000, 368640000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(362880000, 368640000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[46080000, 46080000], [5760000, 512], [128, 0]]<I />[[360000, 360000], [45000, 45000], [11250, 0]]<O />[[(45360000, 46080000), (720000, 0)], [(0, 90000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([45360000, 46080000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [720000, 0]), ([0, 90000], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1612437228.2<mem_energy_breakdown><W />[32282.8, 606454.6, 170.5]<I />[252.2, 8918.4, 14983.3]<O />[32282.8, 17836.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.125<utilization_without_data_loading />0.125<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.125<mac_utilize_temporal_without_data_loading />0.125</mac_array_utilization><latency><latency_cycle_with_data_loading />5761106<latency_cycle_without_data_loading />5759993<ideal_computing_cycle />720000<data_loading><load_cycle_total />1113<load_cycle_individual />{'W': [8, 512, 0], 'I': [1, 600, 0]}<load_cycle_combined />{'W': 512, 'I': 600}</data_loading><mem_stalling><mem_stall_cycle_total />5039993<mem_stall_cycle_individual />{'W': [[-719999], [-719999, 5039993], [-720000, -720000]], 'I': [[-719999], [-719999, -719999], [-666000, -699300]], 'O': [[-720000], [-720000, -630000], [-630000, -697500]]}<mem_stall_cycle_shared />{'W': [[-719999], [-719999, 5039993], [0, 0]], 'I': [[-719999], [-719999, 5039993], [0, 0]], 'O': [[-720000], [-720000, -630000], [-630000, -697500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 262144, 262144], 'I': [8, 307200, 23040000], 'O': [8, 614400, 46080000], 'O_partial': [8, 0, 0], 'O_final': [0, 614400, 46080000]}<data_size_each_level_total />{'W': [4096, 262144, 262144], 'I': [32, 307200, 23040000], 'O': [4096, 614400, 46080000]}<loop_cycles_each_level />{'W': [1, 720000, 720000], 'I': [1, 9600, 720000], 'O': [64, 9600, 720000]}<top_ir_loop_size />{'W': [1, 11250, 1], 'I': [1, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [4096.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4096.0, 4096.0], [4096.0, 0.4]], 'I': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [4096.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [4096.0, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]], 'O': [[8.0, 0.1], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [4192.0, 96.4], [32.4, 64.0]], 'I': [[8.0, 8.0], [4192.0, 96.4], [32.4, 64.0]], 'O': [[8.0, 0.1], [4192.0, 96.4], [32.4, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [1, 1, 720000], [720000, 720000, 1]], 'I': [[1, 1, 720000], [1, 1, 720000], [9600, 9600, 75]], 'O': [[1, 1, 720000], [64, 64, 11250], [9600, 9600, 75]]}<trans_time_real />{'W': [[0, 1, 720000], [[0, 1, 720000], [8, 1, 720000]], [[512, 720000, 1], [128, 720000, 1]]], 'I': [[0, 1, 720000], [[0, 1, 720000], [0, 1, 720000]], [[600, 9600, 75], [150, 9600, 75]]], 'O': [[0, 1, 720000], [[0, 64, 11250], [8, 64, 11250]], [[1200, 9600, 75], [300, 9600, 75]]]}<single_stall_cycle />{'W': [[-1], [-1, 7], [-719488, -719872]], 'I': [[-1], [-1, -1], [-9000, -9450]], 'O': [[-1], [-64, -56], [-8400, -9300]]}<single_stall_count />{'W': [719999, 719999, 0], 'I': [719999, 719999, 74], 'O': [720000, 11250, 75]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [44400, 0], 'O': [90000, 0]}, 1: {'W': [719999, 0], 'I': [0, 44400], 'O': [90000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-675600, -720000], [-630000, -720000]], 1: [[-1, -675600], [-630000, -630000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>