Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA_lab

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/wilsj878/konstruktion/labb4/VGA_MOTOR/VGA_lab-synthdir/xst/synth/../../../VGA_lab.vhd" into library work
Parsing entity <VGA_lab>.
Parsing architecture <Behavioral> of entity <vga_lab>.
Parsing VHDL file "/edu/wilsj878/konstruktion/labb4/VGA_MOTOR/VGA_lab-synthdir/xst/synth/../../../VGA_MOTOR.vhd" into library work
Parsing entity <VGA_MOTOR>.
Parsing architecture <Behavioral> of entity <vga_motor>.
Parsing VHDL file "/edu/wilsj878/konstruktion/labb4/VGA_MOTOR/VGA_lab-synthdir/xst/synth/../../../../PICT_MEM.vhd" into library work
Parsing entity <PICT_MEM>.
Parsing architecture <Behavioral> of entity <pict_mem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA_lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <PICT_MEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_MOTOR> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_lab>.
    Related source file is "/edu/wilsj878/konstruktion/labb4/VGA_MOTOR/VGA_lab.vhd".
INFO:Xst:3010 - "/edu/wilsj878/konstruktion/labb4/VGA_MOTOR/VGA_lab.vhd" line 64: Output port <data_out1> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VGA_lab> synthesized.

Synthesizing Unit <PICT_MEM>.
    Related source file is "/edu/wilsj878/konstruktion/labb4/PICT_MEM.vhd".
    Found 2048x8-bit dual-port RAM <Mram_pictMem> for signal <pictMem>.
    Found 8-bit register for signal <data_out2>.
    Found 8-bit register for signal <data_out1>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <PICT_MEM> synthesized.

Synthesizing Unit <VGA_MOTOR>.
    Related source file is "/edu/wilsj878/konstruktion/labb4/VGA_MOTOR/VGA_MOTOR.vhd".
WARNING:Xst:647 - Input <data<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'tileMem', unconnected in block 'VGA_MOTOR', is tied to its initial value.
    Found 2048x8-bit single-port Read Only RAM <Mram_tileMem> for signal <tileMem>.
    Found 10-bit register for signal <Xpixel>.
    Found 10-bit register for signal <Ypixel>.
    Found 1-bit register for signal <blank>.
    Found 8-bit register for signal <tilePixel>.
    Found 2-bit register for signal <ClkDiv>.
    Found 2-bit adder for signal <ClkDiv[1]_GND_35_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <Xpixel[9]_GND_35_o_add_5_OUT> created at line 1241.
    Found 10-bit adder for signal <Ypixel[9]_GND_35_o_add_14_OUT> created at line 1241.
    Found 11-bit adder for signal <addr> created at line 437.
    Found 5x4-bit multiplier for signal <PWR_6_o_Ypixel[8]_MuLt_28_OUT> created at line 437.
    Found 10-bit comparator lessequal for signal <n0010> created at line 376
    Found 10-bit comparator lessequal for signal <n0012> created at line 376
    Found 10-bit comparator lessequal for signal <n0023> created at line 398
    Found 10-bit comparator lessequal for signal <n0025> created at line 398
    Found 10-bit comparator lessequal for signal <n0029> created at line 408
    Found 10-bit comparator lessequal for signal <n0031> created at line 408
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_MOTOR> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.13 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x8-bit dual-port RAM                              : 1
 2048x8-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 1
 10-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 6
 10-bit comparator lessequal                           : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PICT_MEM>.
INFO:Xst:3040 - The RAM <Mram_pictMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out1> <data_out2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out1>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <addr2>         |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <data_out2>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <PICT_MEM> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_MOTOR>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <Xpixel>: 1 register on signal <Xpixel>.
The following registers are absorbed into counter <Ypixel>: 1 register on signal <Ypixel>.
	Multiplier <Mmult_PWR_6_o_Ypixel[8]_MuLt_28_OUT> in block <VGA_MOTOR> and adder/subtractor <Madd_addr> in block <VGA_MOTOR> are combined into a MAC<Maddsub_PWR_6_o_Ypixel[8]_MuLt_28_OUT>.
INFO:Xst:3040 - The RAM <Mram_tileMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <tilePixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(data,Ypixel<4:2>,Xpixel<4:2>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tilePixel>     |          |
    |     dorstA         | connected to signal <blank>         | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VGA_MOTOR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x8-bit dual-port block RAM                        : 1
 2048x8-bit single-port block Read Only RAM            : 1
# MACs                                                 : 1
 5x4-to-11-bit MAC                                     : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 6
 10-bit comparator lessequal                           : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_lab> ...

Optimizing unit <VGA_MOTOR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block VGA_lab, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 118
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 20
#      LUT2                        : 7
#      LUT3                        : 14
#      LUT4                        : 13
#      LUT5                        : 4
#      LUT6                        : 9
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 23
#      FD                          : 10
#      FDR                         : 2
#      FDRE                        : 11
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  18224     0%  
 Number of Slice LUTs:                   70  out of   9112     0%  
    Number used as Logic:                70  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      47  out of     70    67%  
   Number with an unused LUT:             0  out of     70     0%  
   Number of fully used LUT-FF pairs:    23  out of     70    32%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.715ns (Maximum Frequency: 212.105MHz)
   Minimum input arrival time before clock: 3.790ns
   Maximum output required time after clock: 6.031ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.715ns (frequency: 212.105MHz)
  Total number of paths / destination ports: 678 / 66
-------------------------------------------------------------------------
Delay:               4.715ns (Levels of Logic = 4)
  Source:            U2/Xpixel_0 (FF)
  Destination:       U2/Xpixel_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U2/Xpixel_0 to U2/Xpixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  U2/Xpixel_0 (U2/Xpixel_0)
     LUT5:I0->O            1   0.203   0.580  U2/Xpixel[9]_PWR_6_o_equal_5_o<9>_SW0 (N6)
     LUT6:I5->O           11   0.205   0.883  U2/Xpixel[9]_PWR_6_o_equal_5_o<9> (U2/Xpixel[9]_PWR_6_o_equal_5_o)
     LUT4:I3->O           10   0.205   0.857  U2/Mcount_Xpixel_val1 (U2/Mcount_Xpixel_val)
     LUT4:I3->O            1   0.205   0.000  U2/Xpixel_0_rstpot (U2/Xpixel_0_rstpot)
     FD:D                      0.102          U2/Xpixel_0
    ----------------------------------------
    Total                      4.715ns (1.367ns logic, 3.348ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.790ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       U2/Ypixel_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to U2/Ypixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  rst_IBUF (rst_IBUF)
     LUT6:I0->O           10   0.203   0.856  U2/Mcount_Ypixel_val3 (U2/Mcount_Ypixel_val)
     FDRE:R                    0.430          U2/Ypixel_0
    ----------------------------------------
    Total                      3.790ns (1.855ns logic, 1.935ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Offset:              6.031ns (Levels of Logic = 3)
  Source:            U2/Ypixel_5 (FF)
  Destination:       Vsync (PAD)
  Source Clock:      clk rising

  Data Path: U2/Ypixel_5 to Vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.201  U2/Ypixel_5 (U2/Ypixel_5)
     LUT5:I0->O            1   0.203   0.827  U2/Vsync_SW0 (N4)
     LUT6:I2->O            1   0.203   0.579  U2/Vsync (Vsync_OBUF)
     OBUF:I->O                 2.571          Vsync_OBUF (Vsync)
    ----------------------------------------
    Total                      6.031ns (3.424ns logic, 2.607ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.715|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.03 secs
 
--> 


Total memory usage is 460420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

