/ {
cavium,bdk {
	BDK-BOOT-MENU-TIMEOUT = "2";

	/*
	 * DRAM Configuration
	 */
	DDR-CONFIG-CUSTOM-MODE32B.LMC0.N0 = "1"; /* only 32 DQ's used */
	DDR-TEST-BOOT = "0";
	/* Speed grade to use for DRAM in MT/s */
	DDR-SPEED.N0 = "1333"; /* 666|800|1066|1333|1600|1866|2133 */
        DDR-CONFIG-SPD-DATA.DIMM0.LMC0.N0 = [
	 23 11 0C 02 44 19 00 08 00 60 00 03 02 02 80 00
         00 00 07 0D F0 1F 00 00 6E 6E 6E 11 00 6E F0 0A
         20 08 00 05 00 A8 1B 28 28 00 9C B5 00 00 00 00
	 E7 D6 57 26 23 05 80 B3 30 00 00 00 00 00 00 00

	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	];

	/* Determine how multi-node is supported for this system:
	    0 = Multi-node is not supported
	    1 = Multi-node is supported and booting requires two nodes
	    2 = Multi-node is auto detected. Two nodes are used if
	        if available, otherwise fall back to single node. */
	MULTI-NODE = "0";

	/* QLM */
	QLM-AUTO-CONFIG = "0";
	QLM-MODE.N0.QLM0 = "DISABLED";
	QLM-MODE.N0.QLM1 = "DISABLED";
	QLM-MODE.N0.QLM2 = "DISABLED";
	/* PCIE 1x: Gen2 */
	QLM-MODE.N0.QLM3 = "PCIE_1X2";
	QLM-FREQ.N0.QLM3 = "5000"; /* Gen1:2500 Gen2:5000 Gen3:8000 */
	QLM-CLK.N0.QLM3 = "1"; /* Common clock 1 */

	/*
	 * USB 3.0 Configuration
	 */
	/* Specify reference clock source for SuperSpeed and HighSpeed PLL */
	USB-REFCLK-SRC.N0.PORT0 = "2"; /* DLMC_REF_CLK1 */
	USB-REFCLK-SRC.N0.PORT1 = "2"; /* DLMC_REF_CLK1 */
	/* Specify a on-chip GPIO used to control power for a USB port. When
	set, the USB host controller will toggle the GPIO automatically
	during USB reset events. The default value assumes the SOC has no
	control of the USB power and it is always on. */
	USB-PWR-GPIO.N0.PORT1 = "22";
	/* Specify the polarity of a on-chip GPIO used to control power for
	a USB port. The GPIO used is specified by USB-PWR-GPIO. Setting this
	GPIO low. The default value drives the GPIO high. */
	//USB-PWR-GPIO-POLARITY.N%d.PORT%d = "1";

	/*
	 * BGX Configuration
	 */
	/* General settings */
	BDK-NUM-PACKET-BUFFERS = "0x1000";
	BDK-PACKET-BUFFER-SIZE = "0x400";
	BDK-SHOW-LINK-STATUS = "1";
	/* BGX0 unused */
	BGX-ENABLE.N0.BGX0.P0 = "0";
	BGX-ENABLE.N0.BGX0.P1 = "0";
	BGX-ENABLE.N0.BGX0.P2 = "0";
	BGX-ENABLE.N0.BGX0.P3 = "0";
	/* BGX1 unused */
	BGX-ENABLE.N0.BGX1.P0 = "0";
	BGX-ENABLE.N0.BGX1.P1 = "0";
	BGX-ENABLE.N0.BGX1.P2 = "0";
	BGX-ENABLE.N0.BGX1.P3 = "0";
	/* BGX2 RGMII  */
	BGX-ENABLE.N0.BGX2.P0 = "1";
	PHY-ADDRESS.N0.BGX2.P0 = "0xff000000"; /* MDIO0 addr0 */
}; /* cavium,bdk */
}; /* / */
