belSpeedModels : 
{
  AIE2PS_AIE2PS_INTF_C_TEST = "versal/data/timingdef/belspeedmodels/AIE2PS_AIE2PS_INTF_C_TEST.v2.paspd";
  AIE2PS_AIE2PS_PLL = "versal/data/timingdef/belspeedmodels/AIE2PS_AIE2PS_PLL.v1.paspd";
  AIE2P_PL_M_AXIS = "versal/data/timingdef/belspeedmodels/AIE2P_PL_M_AXIS.v2.paspd";
  AIE2P_PL_M_EVENTS = "versal/data/timingdef/belspeedmodels/AIE2P_PL_M_EVENTS.v2.paspd";
  AIE2P_PL_S_AXIS = "versal/data/timingdef/belspeedmodels/AIE2P_PL_S_AXIS.v2.paspd";
  AIE2P_PL_S_EVENTS = "versal/data/timingdef/belspeedmodels/AIE2P_PL_S_EVENTS.v2.paspd";
  BLI_DFF = "versal/data/timingdef/belspeedmodels/BLI_DFF.v8.paspd";
  BRAM_CLK_OPTINV = "versal/data/timingdef/belspeedmodels/BRAM_CLK_OPTINV.v7.paspd";
  BRAM_OPTINV = "versal/data/timingdef/belspeedmodels/BRAM_OPTINV.v7.paspd";
  BUFCE_BUFCE = "versal/data/timingdef/belspeedmodels/BUFCE_BUFCE.v8.paspd";
  BUFCE_BUFG_HSR_TEST = "versal/data/timingdef/belspeedmodels/BUFCE_BUFG_HSR_TEST.v8.paspd";
  BUFCE_CEINV = "versal/data/timingdef/belspeedmodels/BUFCE_CEINV.v7.paspd";
  BUFCE_IINV = "versal/data/timingdef/belspeedmodels/BUFCE_IINV.v7.paspd";
  BUFGCE_DIV_BUFGCE_DIV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_BUFGCE_DIV.v8.paspd";
  BUFGCE_DIV_CEINV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_CEINV.v7.paspd";
  BUFGCE_DIV_CLRINV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_CLRINV.v7.paspd";
  BUFGCE_DIV_IINV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_IINV.v7.paspd";
  BUFGCTRL_BUFGCTRL = "versal/data/timingdef/belspeedmodels/BUFGCTRL_BUFGCTRL.v8.paspd";
  BUFGCTRL_CE0INV = "versal/data/timingdef/belspeedmodels/BUFGCTRL_CE0INV.v7.paspd";
  BUFGCTRL_CE1INV = "versal/data/timingdef/belspeedmodels/BUFGCTRL_CE1INV.v7.paspd";
  BUFGCTRL_IINV = "versal/data/timingdef/belspeedmodels/BUFGCTRL_IINV.v8.paspd";
  CLB_CLKINV = "versal/data/timingdef/belspeedmodels/CLB_CLKINV.v8.paspd";
  CLB_RSTINV = "versal/data/timingdef/belspeedmodels/CLB_RSTINV.v8.paspd";
  CMPHY_CMPHY_DFX_HB = "versal/data/timingdef/belspeedmodels/CMPHY_CMPHY_DFX_HB.v8.paspd";
  CMPHY_CMPHY_OCTAD = "versal/data/timingdef/belspeedmodels/CMPHY_CMPHY_OCTAD.v9.paspd";
  DFFMUX1 = "versal/data/timingdef/belspeedmodels/DFFMUX1.v8.paspd";
  DFFMUX2 = "versal/data/timingdef/belspeedmodels/DFFMUX2.v8.paspd";
  DPLL_DPLL = "versal/data/timingdef/belspeedmodels/DPLL_DPLL.v8.paspd";
  DSP_ALUADD = "versal/data/timingdef/belspeedmodels/DSP_ALUADD.v8.paspd";
  DSP_ALUMUX = "versal/data/timingdef/belspeedmodels/DSP_ALUMUX.v9.paspd";
  DSP_ALUREG = "versal/data/timingdef/belspeedmodels/DSP_ALUREG.v9.paspd";
  DSP_A_B_DATA = "versal/data/timingdef/belspeedmodels/DSP_A_B_DATA.v9.paspd";
  DSP_CAS_DELAY = "versal/data/timingdef/belspeedmodels/DSP_CAS_DELAY.v8.paspd";
  DSP_CPLX_STAGE0 = "versal/data/timingdef/belspeedmodels/DSP_CPLX_STAGE0.v8.paspd";
  DSP_CPLX_STAGE1 = "versal/data/timingdef/belspeedmodels/DSP_CPLX_STAGE1.v7.paspd";
  DSP_C_DATA = "versal/data/timingdef/belspeedmodels/DSP_C_DATA.v9.paspd";
  DSP_FPA_CREG = "versal/data/timingdef/belspeedmodels/DSP_FPA_CREG.v9.paspd";
  DSP_FPA_OPM_REG = "versal/data/timingdef/belspeedmodels/DSP_FPA_OPM_REG.v9.paspd";
  DSP_FPM_PIPEREG = "versal/data/timingdef/belspeedmodels/DSP_FPM_PIPEREG.v9.paspd";
  DSP_FPM_STAGE0 = "versal/data/timingdef/belspeedmodels/DSP_FPM_STAGE0.v7.paspd";
  DSP_FPM_STAGE1 = "versal/data/timingdef/belspeedmodels/DSP_FPM_STAGE1.v8.paspd";
  DSP_FP_ADDER = "versal/data/timingdef/belspeedmodels/DSP_FP_ADDER.v8.paspd";
  DSP_FP_CAS_DELAY = "versal/data/timingdef/belspeedmodels/DSP_FP_CAS_DELAY.v8.paspd";
  DSP_FP_INMUX = "versal/data/timingdef/belspeedmodels/DSP_FP_INMUX.v9.paspd";
  DSP_FP_INREG = "versal/data/timingdef/belspeedmodels/DSP_FP_INREG.v9.paspd";
  DSP_FP_OUTPUT = "versal/data/timingdef/belspeedmodels/DSP_FP_OUTPUT.v9.paspd";
  DSP_FP_SRCMX_OPTINV = "versal/data/timingdef/belspeedmodels/DSP_FP_SRCMX_OPTINV.v7.paspd";
  DSP_MULTIPLIER = "versal/data/timingdef/belspeedmodels/DSP_MULTIPLIER.v8.paspd";
  DSP_M_DATA = "versal/data/timingdef/belspeedmodels/DSP_M_DATA.v9.paspd";
  DSP_OPTINV_P = "versal/data/timingdef/belspeedmodels/DSP_OPTINV_P.v8.paspd";
  DSP_OUTPUT = "versal/data/timingdef/belspeedmodels/DSP_OUTPUT.v9.paspd";
  DSP_PATDET = "versal/data/timingdef/belspeedmodels/DSP_PATDET.v8.paspd";
  DSP_PREADD = "versal/data/timingdef/belspeedmodels/DSP_PREADD.v8.paspd";
  DSP_PREADD_DATA = "versal/data/timingdef/belspeedmodels/DSP_PREADD_DATA.v9.paspd";
  DSP_SRCMX_OPTINV = "versal/data/timingdef/belspeedmodels/DSP_SRCMX_OPTINV.v7.paspd";
  FF = "versal/data/timingdef/belspeedmodels/FF.v9.paspd";
  GCLK_GCLK_DELAY_SSIT2 = "versal/data/timingdef/belspeedmodels/GCLK_GCLK_DELAY_SSIT2.v2.paspd";
  GCLK_GCLK_TEST = "versal/data/timingdef/belspeedmodels/GCLK_GCLK_TEST.v8.paspd";
  GCLK_GCLK_TEST_RING = "versal/data/timingdef/belspeedmodels/GCLK_GCLK_TEST_RING.v9.paspd";
  GTYP_GTYP_QUAD = "versal/data/timingdef/belspeedmodels/GTYP_GTYP_QUAD.v8.paspd";
  GTYP_IBUFDS = "versal/data/timingdef/belspeedmodels/GTYP_IBUFDS.v8.paspd";
  HDIOB_DIFFRX = "versal/data/timingdef/belspeedmodels/HDIOB_DIFFRX.v8.paspd";
  HDIOB_IOB_M = "versal/data/timingdef/belspeedmodels/HDIOB_IOB_M.v8.paspd";
  HDIOB_IOB_S = "versal/data/timingdef/belspeedmodels/HDIOB_IOB_S.v8.paspd";
  HDLGC_SCAN = "versal/data/timingdef/belspeedmodels/HDLGC_SCAN.v7.paspd";
  IDDR_M = "versal/data/timingdef/belspeedmodels/IDDR_M.v8.paspd";
  IDDR_S = "versal/data/timingdef/belspeedmodels/IDDR_S.v8.paspd";
  IDELAY_M = "versal/data/timingdef/belspeedmodels/IDELAY_M.v8.paspd";
  IDELAY_S = "versal/data/timingdef/belspeedmodels/IDELAY_S.v8.paspd";
  IPFF_M = "versal/data/timingdef/belspeedmodels/IPFF_M.v8.paspd";
  IPFF_S = "versal/data/timingdef/belspeedmodels/IPFF_S.v8.paspd";
  IRI_CLKINV = "versal/data/timingdef/belspeedmodels/IRI_CLKINV.v7.paspd";
  IRI_FF_CLK_MOD = "versal/data/timingdef/belspeedmodels/IRI_FF_CLK_MOD.v8.paspd";
  IRI_IMC_FF = "versal/data/timingdef/belspeedmodels/IRI_IMC_FF.v8.paspd";
  IRI_IMC_FF_T = "versal/data/timingdef/belspeedmodels/IRI_IMC_FF_T.v8.paspd";
  IRI_IMI_FF = "versal/data/timingdef/belspeedmodels/IRI_IMI_FF.v8.paspd";
  IRI_IMI_FF_T = "versal/data/timingdef/belspeedmodels/IRI_IMI_FF_T.v8.paspd";
  IRI_IMR_CLK_MOD = "versal/data/timingdef/belspeedmodels/IRI_IMR_CLK_MOD.v8.paspd";
  ISP2_ISP2 = "versal/data/timingdef/belspeedmodels/ISP2_ISP2.v2.paspd";
  LOOKAHEAD8 = "versal/data/timingdef/belspeedmodels/LOOKAHEAD8.v9.paspd";
  MISR_MISR = "versal/data/timingdef/belspeedmodels/MISR_MISR.v8.paspd";
  MMCM_MMCM = "versal/data/timingdef/belspeedmodels/MMCM_MMCM.v8.paspd";
  MRMAC_MRMAC = "versal/data/timingdef/belspeedmodels/MRMAC_MRMAC.v9.paspd";
  NOC2_NOC2_NMU512 = "versal/data/timingdef/belspeedmodels/NOC2_NOC2_NMU512.v9.paspd";
  NOC2_NOC2_NSU512 = "versal/data/timingdef/belspeedmodels/NOC2_NOC2_NSU512.v9.paspd";
  NOC2_NOC2_SCAN = "versal/data/timingdef/belspeedmodels/NOC2_NOC2_SCAN.v8.paspd";
  ODDR_M = "versal/data/timingdef/belspeedmodels/ODDR_M.v8.paspd";
  ODDR_S = "versal/data/timingdef/belspeedmodels/ODDR_S.v8.paspd";
  ODELAY_M = "versal/data/timingdef/belspeedmodels/ODELAY_M.v8.paspd";
  ODELAY_S = "versal/data/timingdef/belspeedmodels/ODELAY_S.v8.paspd";
  OPFF_M = "versal/data/timingdef/belspeedmodels/OPFF_M.v8.paspd";
  OPFF_S = "versal/data/timingdef/belspeedmodels/OPFF_S.v8.paspd";
  OUTMUX = "versal/data/timingdef/belspeedmodels/OUTMUX.v8.paspd";
  PCIE_PCIE50 = "versal/data/timingdef/belspeedmodels/PCIE_PCIE50.v7.paspd";
  RAMB_RAMB18_L = "versal/data/timingdef/belspeedmodels/RAMB_RAMB18_L.v8.paspd";
  RAMB_RAMB18_U = "versal/data/timingdef/belspeedmodels/RAMB_RAMB18_U.v8.paspd";
  RAMB_RAMB36 = "versal/data/timingdef/belspeedmodels/RAMB_RAMB36.v8.paspd";
  RPI_APB = "versal/data/timingdef/belspeedmodels/RPI_APB.v7.paspd";
  SLICEL_IMC_FF = "versal/data/timingdef/belspeedmodels/SLICEL_IMC_FF.v8.paspd";
  SLICEL_IMC_FF_T = "versal/data/timingdef/belspeedmodels/SLICEL_IMC_FF_T.v8.paspd";
  SLICEL_LUT5 = "versal/data/timingdef/belspeedmodels/SLICEL_LUT5.v8.paspd";
  SLICEL_LUT6 = "versal/data/timingdef/belspeedmodels/SLICEL_LUT6.v8.paspd";
  SLICEM_IMC_FF = "versal/data/timingdef/belspeedmodels/SLICEM_IMC_FF.v8.paspd";
  SLICEM_IMC_FF_T = "versal/data/timingdef/belspeedmodels/SLICEM_IMC_FF_T.v8.paspd";
  SLICEM_LUT5 = "versal/data/timingdef/belspeedmodels/SLICEM_LUT5.v10.paspd";
  SLICEM_LUT6 = "versal/data/timingdef/belspeedmodels/SLICEM_LUT6.v10.paspd";
  SLICE_FF_CLK_MOD = "versal/data/timingdef/belspeedmodels/SLICE_FF_CLK_MOD.v9.paspd";
  SLICE_IMI_FF = "versal/data/timingdef/belspeedmodels/SLICE_IMI_FF.v8.paspd";
  SLICE_IMI_FF_T = "versal/data/timingdef/belspeedmodels/SLICE_IMI_FF_T.v8.paspd";
  SLICE_IMR_CLK_MOD = "versal/data/timingdef/belspeedmodels/SLICE_IMR_CLK_MOD.v9.paspd";
  SYSMON_SAT_SYSMON_SAT = "versal/data/timingdef/belspeedmodels/SYSMON_SAT_SYSMON_SAT.v8.paspd";
  TDDR_M = "versal/data/timingdef/belspeedmodels/TDDR_M.v8.paspd";
  TDDR_S = "versal/data/timingdef/belspeedmodels/TDDR_S.v8.paspd";
  TFF_M = "versal/data/timingdef/belspeedmodels/TFF_M.v8.paspd";
  TFF_S = "versal/data/timingdef/belspeedmodels/TFF_S.v8.paspd";
  URAM_CLK_OPTINV = "versal/data/timingdef/belspeedmodels/URAM_CLK_OPTINV.v7.paspd";
  URAM_OPTINV = "versal/data/timingdef/belspeedmodels/URAM_OPTINV.v7.paspd";
  URAM_URAM288 = "versal/data/timingdef/belspeedmodels/URAM_URAM288.v8.paspd";
  URAM_URAM_CAS_DLY = "versal/data/timingdef/belspeedmodels/URAM_URAM_CAS_DLY.v8.paspd";
  VCU2_VCU2 = "versal/data/timingdef/belspeedmodels/VCU2_VCU2.v2.paspd";
  X5PHIO_IO_M = "versal/data/timingdef/belspeedmodels/X5PHIO_IO_M.v9.paspd";
  X5PHIO_IO_PAIR = "versal/data/timingdef/belspeedmodels/X5PHIO_IO_PAIR.v10.paspd";
  X5PHIO_IO_S = "versal/data/timingdef/belspeedmodels/X5PHIO_IO_S.v9.paspd";
  X5PHIO_X5PHIO_CMUIF = "versal/data/timingdef/belspeedmodels/X5PHIO_X5PHIO_CMUIF.v8.paspd";
  X5PHIO_X5PHIO_DCCIBUF = "versal/data/timingdef/belspeedmodels/X5PHIO_X5PHIO_DCCIBUF.v5.paspd";
  X5PHIO_XCVR_PAIR = "versal/data/timingdef/belspeedmodels/X5PHIO_XCVR_PAIR.v10.paspd";
  X5PLL_X5PLL = "versal/data/timingdef/belspeedmodels/X5PLL_X5PLL.v8.paspd";
  X5PLL_X5PLL_INTF = "versal/data/timingdef/belspeedmodels/X5PLL_X5PLL_INTF.v8.paspd";
  AIE2PS_AIE2PS_INTF_A_TEST = "versal/data/timingdef/belspeedmodels/AIE2PS_AIE2PS_INTF_A_TEST.v1.paspd";
  DSP_DFX = "versal/data/timingdef/belspeedmodels/DSP_DFX.v7.paspd";
  MMI_MMI = "versal/data/timingdef/belspeedmodels/MMI_MMI.v1.paspd";
  PS11_PS11 = "versal/data/timingdef/belspeedmodels/PS11_PS11.v1.paspd";
  BFR_FT = "versal/data/timingdef/belspeedmodels/BFR_FT.v1.paspd";
  SDFEC_LD = "versal/data/timingdef/belspeedmodels/SDFEC_LD.v1.paspd";
  DFE_CHANNELIZER = "versal/data/timingdef/belspeedmodels/DFE_CHANNELIZER.v1.paspd";
  RFADC_RFADC = "versal/data/timingdef/belspeedmodels/RFADC_RFADC.v1.paspd";
  RFDAC_RFDAC = "versal/data/timingdef/belspeedmodels/RFDAC_RFDAC.v1.paspd";
};
belTimingModels : 
{
  AIE2PS_AIE2PS_INTF_C_TEST = "versal/data/timingdef/arch/timing_model/bels/AIE2PS_AIE2PS_INTF_C_TEST.v1.belTimingModels";
  AIE2PS_AIE2PS_PLL = "versal/data/timingdef/arch/timing_model/bels/AIE2PS_AIE2PS_PLL.v1.belTimingModels";
  AIE2P_PL_M_AXIS = "versal/data/timingdef/arch/timing_model/bels/AIE2P_PL_M_AXIS.v1.belTimingModels";
  AIE2P_PL_M_EVENTS = "versal/data/timingdef/arch/timing_model/bels/AIE2P_PL_M_EVENTS.v1.belTimingModels";
  AIE2P_PL_S_AXIS = "versal/data/timingdef/arch/timing_model/bels/AIE2P_PL_S_AXIS.v1.belTimingModels";
  AIE2P_PL_S_EVENTS = "versal/data/timingdef/arch/timing_model/bels/AIE2P_PL_S_EVENTS.v1.belTimingModels";
  BLI_DFF = "versal/data/timingdef/arch/timing_model/bels/BLI_DFF.v9.belTimingModels";
  BRAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_model/bels/BRAM_CLK_OPTINV.v3.belTimingModels";
  BRAM_OPTINV = "versal/data/timingdef/arch/timing_model/bels/BRAM_OPTINV.v3.belTimingModels";
  BUFCE_BUFCE = "versal/data/timingdef/arch/timing_model/bels/BUFCE_BUFCE.v4.belTimingModels";
  BUFCE_BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_model/bels/BUFCE_BUFG_HSR_TEST.v4.belTimingModels";
  BUFCE_CEINV = "versal/data/timingdef/arch/timing_model/bels/BUFCE_CEINV.v4.belTimingModels";
  BUFCE_IINV = "versal/data/timingdef/arch/timing_model/bels/BUFCE_IINV.v4.belTimingModels";
  BUFGCE_DIV_BUFGCE_DIV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_BUFGCE_DIV.v3.belTimingModels";
  BUFGCE_DIV_CEINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_CEINV.v3.belTimingModels";
  BUFGCE_DIV_CLRINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_CLRINV.v3.belTimingModels";
  BUFGCE_DIV_IINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_IINV.v3.belTimingModels";
  BUFGCTRL_BUFGCTRL = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_BUFGCTRL.v3.belTimingModels";
  BUFGCTRL_CE0INV = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_CE0INV.v3.belTimingModels";
  BUFGCTRL_CE1INV = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_CE1INV.v3.belTimingModels";
  BUFGCTRL_IINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_IINV.v3.belTimingModels";
  CLB_CLKINV = "versal/data/timingdef/arch/timing_model/bels/CLB_CLKINV.v5.belTimingModels";
  CLB_RSTINV = "versal/data/timingdef/arch/timing_model/bels/CLB_RSTINV.v5.belTimingModels";
  CMPHY_CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_model/bels/CMPHY_CMPHY_DFX_HB.v4.belTimingModels";
  CMPHY_CMPHY_OCTAD = "versal/data/timingdef/arch/timing_model/bels/CMPHY_CMPHY_OCTAD.v6.belTimingModels";
  DFFMUX1 = "versal/data/timingdef/arch/timing_model/bels/DFFMUX1.v5.belTimingModels";
  DFFMUX2 = "versal/data/timingdef/arch/timing_model/bels/DFFMUX2.v5.belTimingModels";
  DPLL_DPLL = "versal/data/timingdef/arch/timing_model/bels/DPLL_DPLL.v4.belTimingModels";
  DSP_ALUADD = "versal/data/timingdef/arch/timing_model/bels/DSP_ALUADD.v5.belTimingModels";
  DSP_ALUMUX = "versal/data/timingdef/arch/timing_model/bels/DSP_ALUMUX.v4.belTimingModels";
  DSP_ALUREG = "versal/data/timingdef/arch/timing_model/bels/DSP_ALUREG.v3.belTimingModels";
  DSP_A_B_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_A_B_DATA.v4.belTimingModels";
  DSP_CAS_DELAY = "versal/data/timingdef/arch/timing_model/bels/DSP_CAS_DELAY.v3.belTimingModels";
  DSP_CPLX_STAGE0 = "versal/data/timingdef/arch/timing_model/bels/DSP_CPLX_STAGE0.v3.belTimingModels";
  DSP_CPLX_STAGE1 = "versal/data/timingdef/arch/timing_model/bels/DSP_CPLX_STAGE1.v4.belTimingModels";
  DSP_C_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_C_DATA.v3.belTimingModels";
  DSP_FPA_CREG = "versal/data/timingdef/arch/timing_model/bels/DSP_FPA_CREG.v3.belTimingModels";
  DSP_FPA_OPM_REG = "versal/data/timingdef/arch/timing_model/bels/DSP_FPA_OPM_REG.v3.belTimingModels";
  DSP_FPM_PIPEREG = "versal/data/timingdef/arch/timing_model/bels/DSP_FPM_PIPEREG.v3.belTimingModels";
  DSP_FPM_STAGE0 = "versal/data/timingdef/arch/timing_model/bels/DSP_FPM_STAGE0.v4.belTimingModels";
  DSP_FPM_STAGE1 = "versal/data/timingdef/arch/timing_model/bels/DSP_FPM_STAGE1.v4.belTimingModels";
  DSP_FP_ADDER = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_ADDER.v4.belTimingModels";
  DSP_FP_CAS_DELAY = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_CAS_DELAY.v3.belTimingModels";
  DSP_FP_INMUX = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_INMUX.v3.belTimingModels";
  DSP_FP_INREG = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_INREG.v4.belTimingModels";
  DSP_FP_OUTPUT = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_OUTPUT.v4.belTimingModels";
  DSP_FP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_SRCMX_OPTINV.v3.belTimingModels";
  DSP_MULTIPLIER = "versal/data/timingdef/arch/timing_model/bels/DSP_MULTIPLIER.v4.belTimingModels";
  DSP_M_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_M_DATA.v4.belTimingModels";
  DSP_OPTINV_P = "versal/data/timingdef/arch/timing_model/bels/DSP_OPTINV_P.v3.belTimingModels";
  DSP_OUTPUT = "versal/data/timingdef/arch/timing_model/bels/DSP_OUTPUT.v4.belTimingModels";
  DSP_PATDET = "versal/data/timingdef/arch/timing_model/bels/DSP_PATDET.v4.belTimingModels";
  DSP_PREADD = "versal/data/timingdef/arch/timing_model/bels/DSP_PREADD.v3.belTimingModels";
  DSP_PREADD_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_PREADD_DATA.v4.belTimingModels";
  DSP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_model/bels/DSP_SRCMX_OPTINV.v3.belTimingModels";
  FF = "versal/data/timingdef/arch/timing_model/bels/FF.v5.belTimingModels";
  GCLK_GCLK_DELAY_SSIT2 = "versal/data/timingdef/arch/timing_model/bels/GCLK_GCLK_DELAY_SSIT2.v2.belTimingModels";
  GCLK_GCLK_TEST = "versal/data/timingdef/arch/timing_model/bels/GCLK_GCLK_TEST.v6.belTimingModels";
  GCLK_GCLK_TEST_RING = "versal/data/timingdef/arch/timing_model/bels/GCLK_GCLK_TEST_RING.v5.belTimingModels";
  GTYP_GTYP_QUAD = "versal/data/timingdef/arch/timing_model/bels/GTYP_GTYP_QUAD.v5.belTimingModels";
  GTYP_IBUFDS = "versal/data/timingdef/arch/timing_model/bels/GTYP_IBUFDS.v3.belTimingModels";
  HDIOB_DIFFRX = "versal/data/timingdef/arch/timing_model/bels/HDIOB_DIFFRX.v7.belTimingModels";
  HDIOB_IOB_M = "versal/data/timingdef/arch/timing_model/bels/HDIOB_IOB_M.v7.belTimingModels";
  HDIOB_IOB_S = "versal/data/timingdef/arch/timing_model/bels/HDIOB_IOB_S.v7.belTimingModels";
  HDLGC_SCAN = "versal/data/timingdef/arch/timing_model/bels/HDLGC_SCAN.v4.belTimingModels";
  IDDR_M = "versal/data/timingdef/arch/timing_model/bels/IDDR_M.v5.belTimingModels";
  IDDR_S = "versal/data/timingdef/arch/timing_model/bels/IDDR_S.v5.belTimingModels";
  IDELAY_M = "versal/data/timingdef/arch/timing_model/bels/IDELAY_M.v5.belTimingModels";
  IDELAY_S = "versal/data/timingdef/arch/timing_model/bels/IDELAY_S.v5.belTimingModels";
  IPFF_M = "versal/data/timingdef/arch/timing_model/bels/IPFF_M.v5.belTimingModels";
  IPFF_S = "versal/data/timingdef/arch/timing_model/bels/IPFF_S.v5.belTimingModels";
  IRI_CLKINV = "versal/data/timingdef/arch/timing_model/bels/IRI_CLKINV.v5.belTimingModels";
  IRI_FF_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/IRI_FF_CLK_MOD.v6.belTimingModels";
  IRI_IMC_FF = "versal/data/timingdef/arch/timing_model/bels/IRI_IMC_FF.v6.belTimingModels";
  IRI_IMC_FF_T = "versal/data/timingdef/arch/timing_model/bels/IRI_IMC_FF_T.v6.belTimingModels";
  IRI_IMI_FF = "versal/data/timingdef/arch/timing_model/bels/IRI_IMI_FF.v6.belTimingModels";
  IRI_IMI_FF_T = "versal/data/timingdef/arch/timing_model/bels/IRI_IMI_FF_T.v6.belTimingModels";
  IRI_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/IRI_IMR_CLK_MOD.v6.belTimingModels";
  ISP2_ISP2 = "versal/data/timingdef/arch/timing_model/bels/ISP2_ISP2.v2.belTimingModels";
  LOOKAHEAD8 = "versal/data/timingdef/arch/timing_model/bels/LOOKAHEAD8.v5.belTimingModels";
  MISR_MISR = "versal/data/timingdef/arch/timing_model/bels/MISR_MISR.v3.belTimingModels";
  MMCM_MMCM = "versal/data/timingdef/arch/timing_model/bels/MMCM_MMCM.v4.belTimingModels";
  MRMAC_MRMAC = "versal/data/timingdef/arch/timing_model/bels/MRMAC_MRMAC.v6.belTimingModels";
  NOC2_NOC2_NMU512 = "versal/data/timingdef/arch/timing_model/bels/NOC2_NOC2_NMU512.v4.belTimingModels";
  NOC2_NOC2_NSU512 = "versal/data/timingdef/arch/timing_model/bels/NOC2_NOC2_NSU512.v4.belTimingModels";
  NOC2_NOC2_SCAN = "versal/data/timingdef/arch/timing_model/bels/NOC2_NOC2_SCAN.v3.belTimingModels";
  ODDR_M = "versal/data/timingdef/arch/timing_model/bels/ODDR_M.v5.belTimingModels";
  ODDR_S = "versal/data/timingdef/arch/timing_model/bels/ODDR_S.v5.belTimingModels";
  ODELAY_M = "versal/data/timingdef/arch/timing_model/bels/ODELAY_M.v5.belTimingModels";
  ODELAY_S = "versal/data/timingdef/arch/timing_model/bels/ODELAY_S.v5.belTimingModels";
  OPFF_M = "versal/data/timingdef/arch/timing_model/bels/OPFF_M.v5.belTimingModels";
  OPFF_S = "versal/data/timingdef/arch/timing_model/bels/OPFF_S.v5.belTimingModels";
  OUTMUX = "versal/data/timingdef/arch/timing_model/bels/OUTMUX.v5.belTimingModels";
  PCIE_PCIE50 = "versal/data/timingdef/arch/timing_model/bels/PCIE_PCIE50.v5.belTimingModels";
  RAMB_RAMB18_L = "versal/data/timingdef/arch/timing_model/bels/RAMB_RAMB18_L.v4.belTimingModels";
  RAMB_RAMB18_U = "versal/data/timingdef/arch/timing_model/bels/RAMB_RAMB18_U.v4.belTimingModels";
  RAMB_RAMB36 = "versal/data/timingdef/arch/timing_model/bels/RAMB_RAMB36.v4.belTimingModels";
  RPI_APB = "versal/data/timingdef/arch/timing_model/bels/RPI_APB.v4.belTimingModels";
  SLICEL_IMC_FF = "versal/data/timingdef/arch/timing_model/bels/SLICEL_IMC_FF.v5.belTimingModels";
  SLICEL_IMC_FF_T = "versal/data/timingdef/arch/timing_model/bels/SLICEL_IMC_FF_T.v5.belTimingModels";
  SLICEL_LUT5 = "versal/data/timingdef/arch/timing_model/bels/SLICEL_LUT5.v5.belTimingModels";
  SLICEL_LUT6 = "versal/data/timingdef/arch/timing_model/bels/SLICEL_LUT6.v6.belTimingModels";
  SLICEM_IMC_FF = "versal/data/timingdef/arch/timing_model/bels/SLICEM_IMC_FF.v5.belTimingModels";
  SLICEM_IMC_FF_T = "versal/data/timingdef/arch/timing_model/bels/SLICEM_IMC_FF_T.v5.belTimingModels";
  SLICEM_LUT5 = "versal/data/timingdef/arch/timing_model/bels/SLICEM_LUT5.v7.belTimingModels";
  SLICEM_LUT6 = "versal/data/timingdef/arch/timing_model/bels/SLICEM_LUT6.v7.belTimingModels";
  SLICE_FF_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/SLICE_FF_CLK_MOD.v6.belTimingModels";
  SLICE_IMI_FF = "versal/data/timingdef/arch/timing_model/bels/SLICE_IMI_FF.v6.belTimingModels";
  SLICE_IMI_FF_T = "versal/data/timingdef/arch/timing_model/bels/SLICE_IMI_FF_T.v5.belTimingModels";
  SLICE_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/SLICE_IMR_CLK_MOD.v7.belTimingModels";
  SYSMON_SAT_SYSMON_SAT = "versal/data/timingdef/arch/timing_model/bels/SYSMON_SAT_SYSMON_SAT.v5.belTimingModels";
  TDDR_M = "versal/data/timingdef/arch/timing_model/bels/TDDR_M.v5.belTimingModels";
  TDDR_S = "versal/data/timingdef/arch/timing_model/bels/TDDR_S.v5.belTimingModels";
  TFF_M = "versal/data/timingdef/arch/timing_model/bels/TFF_M.v5.belTimingModels";
  TFF_S = "versal/data/timingdef/arch/timing_model/bels/TFF_S.v5.belTimingModels";
  URAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_model/bels/URAM_CLK_OPTINV.v3.belTimingModels";
  URAM_OPTINV = "versal/data/timingdef/arch/timing_model/bels/URAM_OPTINV.v3.belTimingModels";
  URAM_URAM288 = "versal/data/timingdef/arch/timing_model/bels/URAM_URAM288.v4.belTimingModels";
  URAM_URAM_CAS_DLY = "versal/data/timingdef/arch/timing_model/bels/URAM_URAM_CAS_DLY.v4.belTimingModels";
  VCU2_VCU2 = "versal/data/timingdef/arch/timing_model/bels/VCU2_VCU2.v2.belTimingModels";
  X5PHIO_IO_M = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_IO_M.v6.belTimingModels";
  X5PHIO_IO_PAIR = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_IO_PAIR.v9.belTimingModels";
  X5PHIO_IO_S = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_IO_S.v6.belTimingModels";
  X5PHIO_X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_X5PHIO_CMUIF.v5.belTimingModels";
  X5PHIO_X5PHIO_DCCIBUF = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_X5PHIO_DCCIBUF.v3.belTimingModels";
  X5PHIO_XCVR_PAIR = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_XCVR_PAIR.v9.belTimingModels";
  X5PLL_X5PLL = "versal/data/timingdef/arch/timing_model/bels/X5PLL_X5PLL.v4.belTimingModels";
  X5PLL_X5PLL_INTF = "versal/data/timingdef/arch/timing_model/bels/X5PLL_X5PLL_INTF.v5.belTimingModels";
  AIE2PS_AIE2PS_INTF_A_TEST = "versal/data/timingdef/arch/timing_model/bels/AIE2PS_AIE2PS_INTF_A_TEST.v1.belTimingModels";
  DSP_DFX = "versal/data/timingdef/arch/timing_model/bels/DSP_DFX.v3.belTimingModels";
  MMI_MMI = "versal/data/timingdef/arch/timing_model/bels/MMI_MMI.v1.belTimingModels";
  PS11_PS11 = "versal/data/timingdef/arch/timing_model/bels/PS11_PS11.v1.belTimingModels";
  BFR_FT = "versal/data/timingdef/arch/timing_model/bels/BFR_FT.v1.belTimingModels";
  DFE_CHANNELIZER = "versal/data/timingdef/arch/timing_model/bels/DFE_CHANNELIZER.v1.belTimingModels";
  RFADC_RFADC = "versal/data/timingdef/arch/timing_model/bels/RFADC_RFADC.v1.belTimingModels";
  RFDAC_RFDAC = "versal/data/timingdef/arch/timing_model/bels/RFDAC_RFDAC.v1.belTimingModels";
  SDFEC_LD = "versal/data/timingdef/arch/timing_model/bels/SDFEC_LD.v1.belTimingModels";
};
belTimingSet : 
{
  AIE2PS_AIE2PS_INTF_C_TEST = "versal/data/timingdef/arch/timing_set/bels/AIE2PS_AIE2PS_INTF_C_TEST.v1.belTimingSetProto";
  AIE2PS_AIE2PS_PLL = "versal/data/timingdef/arch/timing_set/bels/AIE2PS_AIE2PS_PLL.v1.belTimingSetProto";
  AIE2P_PL_M_AXIS = "versal/data/timingdef/arch/timing_set/bels/AIE2P_PL_M_AXIS.v1.belTimingSetProto";
  AIE2P_PL_M_EVENTS = "versal/data/timingdef/arch/timing_set/bels/AIE2P_PL_M_EVENTS.v1.belTimingSetProto";
  AIE2P_PL_S_AXIS = "versal/data/timingdef/arch/timing_set/bels/AIE2P_PL_S_AXIS.v1.belTimingSetProto";
  AIE2P_PL_S_EVENTS = "versal/data/timingdef/arch/timing_set/bels/AIE2P_PL_S_EVENTS.v1.belTimingSetProto";
  BLI_DFF = "versal/data/timingdef/arch/timing_set/bels/BLI_DFF.v2.belTimingSetProto";
  BRAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_set/bels/BRAM_CLK_OPTINV.v2.belTimingSetProto";
  BRAM_OPTINV = "versal/data/timingdef/arch/timing_set/bels/BRAM_OPTINV.v2.belTimingSetProto";
  BUFCE_BUFCE = "versal/data/timingdef/arch/timing_set/bels/BUFCE_BUFCE.v2.belTimingSetProto";
  BUFCE_BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_set/bels/BUFCE_BUFG_HSR_TEST.v2.belTimingSetProto";
  BUFCE_CEINV = "versal/data/timingdef/arch/timing_set/bels/BUFCE_CEINV.v2.belTimingSetProto";
  BUFCE_IINV = "versal/data/timingdef/arch/timing_set/bels/BUFCE_IINV.v2.belTimingSetProto";
  BUFGCE_DIV_BUFGCE_DIV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_BUFGCE_DIV.v2.belTimingSetProto";
  BUFGCE_DIV_CEINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_CEINV.v2.belTimingSetProto";
  BUFGCE_DIV_CLRINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_CLRINV.v2.belTimingSetProto";
  BUFGCE_DIV_IINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_IINV.v2.belTimingSetProto";
  BUFGCTRL_BUFGCTRL = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_BUFGCTRL.v2.belTimingSetProto";
  BUFGCTRL_CE0INV = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_CE0INV.v2.belTimingSetProto";
  BUFGCTRL_CE1INV = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_CE1INV.v2.belTimingSetProto";
  BUFGCTRL_IINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_IINV.v2.belTimingSetProto";
  CLB_CLKINV = "versal/data/timingdef/arch/timing_set/bels/CLB_CLKINV.v2.belTimingSetProto";
  CLB_RSTINV = "versal/data/timingdef/arch/timing_set/bels/CLB_RSTINV.v2.belTimingSetProto";
  CMPHY_CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_set/bels/CMPHY_CMPHY_DFX_HB.v2.belTimingSetProto";
  CMPHY_CMPHY_OCTAD = "versal/data/timingdef/arch/timing_set/bels/CMPHY_CMPHY_OCTAD.v2.belTimingSetProto";
  DFFMUX1 = "versal/data/timingdef/arch/timing_set/bels/DFFMUX1.v2.belTimingSetProto";
  DFFMUX2 = "versal/data/timingdef/arch/timing_set/bels/DFFMUX2.v2.belTimingSetProto";
  DPLL_DPLL = "versal/data/timingdef/arch/timing_set/bels/DPLL_DPLL.v2.belTimingSetProto";
  DSP_ALUADD = "versal/data/timingdef/arch/timing_set/bels/DSP_ALUADD.v2.belTimingSetProto";
  DSP_ALUMUX = "versal/data/timingdef/arch/timing_set/bels/DSP_ALUMUX.v2.belTimingSetProto";
  DSP_ALUREG = "versal/data/timingdef/arch/timing_set/bels/DSP_ALUREG.v2.belTimingSetProto";
  DSP_A_B_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_A_B_DATA.v2.belTimingSetProto";
  DSP_CAS_DELAY = "versal/data/timingdef/arch/timing_set/bels/DSP_CAS_DELAY.v2.belTimingSetProto";
  DSP_CPLX_STAGE0 = "versal/data/timingdef/arch/timing_set/bels/DSP_CPLX_STAGE0.v2.belTimingSetProto";
  DSP_CPLX_STAGE1 = "versal/data/timingdef/arch/timing_set/bels/DSP_CPLX_STAGE1.v2.belTimingSetProto";
  DSP_C_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_C_DATA.v2.belTimingSetProto";
  DSP_FPA_CREG = "versal/data/timingdef/arch/timing_set/bels/DSP_FPA_CREG.v2.belTimingSetProto";
  DSP_FPA_OPM_REG = "versal/data/timingdef/arch/timing_set/bels/DSP_FPA_OPM_REG.v2.belTimingSetProto";
  DSP_FPM_PIPEREG = "versal/data/timingdef/arch/timing_set/bels/DSP_FPM_PIPEREG.v2.belTimingSetProto";
  DSP_FPM_STAGE0 = "versal/data/timingdef/arch/timing_set/bels/DSP_FPM_STAGE0.v2.belTimingSetProto";
  DSP_FPM_STAGE1 = "versal/data/timingdef/arch/timing_set/bels/DSP_FPM_STAGE1.v2.belTimingSetProto";
  DSP_FP_ADDER = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_ADDER.v2.belTimingSetProto";
  DSP_FP_CAS_DELAY = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_CAS_DELAY.v2.belTimingSetProto";
  DSP_FP_INMUX = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_INMUX.v2.belTimingSetProto";
  DSP_FP_INREG = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_INREG.v2.belTimingSetProto";
  DSP_FP_OUTPUT = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_OUTPUT.v2.belTimingSetProto";
  DSP_FP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_SRCMX_OPTINV.v2.belTimingSetProto";
  DSP_MULTIPLIER = "versal/data/timingdef/arch/timing_set/bels/DSP_MULTIPLIER.v2.belTimingSetProto";
  DSP_M_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_M_DATA.v2.belTimingSetProto";
  DSP_OPTINV_P = "versal/data/timingdef/arch/timing_set/bels/DSP_OPTINV_P.v2.belTimingSetProto";
  DSP_OUTPUT = "versal/data/timingdef/arch/timing_set/bels/DSP_OUTPUT.v2.belTimingSetProto";
  DSP_PATDET = "versal/data/timingdef/arch/timing_set/bels/DSP_PATDET.v2.belTimingSetProto";
  DSP_PREADD = "versal/data/timingdef/arch/timing_set/bels/DSP_PREADD.v2.belTimingSetProto";
  DSP_PREADD_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_PREADD_DATA.v2.belTimingSetProto";
  DSP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_set/bels/DSP_SRCMX_OPTINV.v2.belTimingSetProto";
  FF = "versal/data/timingdef/arch/timing_set/bels/FF.v2.belTimingSetProto";
  GCLK_GCLK_DELAY_SSIT2 = "versal/data/timingdef/arch/timing_set/bels/GCLK_GCLK_DELAY_SSIT2.v2.belTimingSetProto";
  GCLK_GCLK_TEST = "versal/data/timingdef/arch/timing_set/bels/GCLK_GCLK_TEST.v2.belTimingSetProto";
  GCLK_GCLK_TEST_RING = "versal/data/timingdef/arch/timing_set/bels/GCLK_GCLK_TEST_RING.v2.belTimingSetProto";
  GTYP_GTYP_QUAD = "versal/data/timingdef/arch/timing_set/bels/GTYP_GTYP_QUAD.v2.belTimingSetProto";
  GTYP_IBUFDS = "versal/data/timingdef/arch/timing_set/bels/GTYP_IBUFDS.v2.belTimingSetProto";
  HDIOB_DIFFRX = "versal/data/timingdef/arch/timing_set/bels/HDIOB_DIFFRX.v3.belTimingSetProto";
  HDIOB_IOB_M = "versal/data/timingdef/arch/timing_set/bels/HDIOB_IOB_M.v3.belTimingSetProto";
  HDIOB_IOB_S = "versal/data/timingdef/arch/timing_set/bels/HDIOB_IOB_S.v3.belTimingSetProto";
  HDLGC_SCAN = "versal/data/timingdef/arch/timing_set/bels/HDLGC_SCAN.v2.belTimingSetProto";
  IDDR_M = "versal/data/timingdef/arch/timing_set/bels/IDDR_M.v3.belTimingSetProto";
  IDDR_S = "versal/data/timingdef/arch/timing_set/bels/IDDR_S.v3.belTimingSetProto";
  IDELAY_M = "versal/data/timingdef/arch/timing_set/bels/IDELAY_M.v3.belTimingSetProto";
  IDELAY_S = "versal/data/timingdef/arch/timing_set/bels/IDELAY_S.v3.belTimingSetProto";
  IPFF_M = "versal/data/timingdef/arch/timing_set/bels/IPFF_M.v3.belTimingSetProto";
  IPFF_S = "versal/data/timingdef/arch/timing_set/bels/IPFF_S.v3.belTimingSetProto";
  IRI_CLKINV = "versal/data/timingdef/arch/timing_set/bels/IRI_CLKINV.v2.belTimingSetProto";
  IRI_FF_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/IRI_FF_CLK_MOD.v2.belTimingSetProto";
  IRI_IMC_FF = "versal/data/timingdef/arch/timing_set/bels/IRI_IMC_FF.v2.belTimingSetProto";
  IRI_IMC_FF_T = "versal/data/timingdef/arch/timing_set/bels/IRI_IMC_FF_T.v2.belTimingSetProto";
  IRI_IMI_FF = "versal/data/timingdef/arch/timing_set/bels/IRI_IMI_FF.v2.belTimingSetProto";
  IRI_IMI_FF_T = "versal/data/timingdef/arch/timing_set/bels/IRI_IMI_FF_T.v2.belTimingSetProto";
  IRI_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/IRI_IMR_CLK_MOD.v2.belTimingSetProto";
  ISP2_ISP2 = "versal/data/timingdef/arch/timing_set/bels/ISP2_ISP2.v1.belTimingSetProto";
  LOOKAHEAD8 = "versal/data/timingdef/arch/timing_set/bels/LOOKAHEAD8.v2.belTimingSetProto";
  MISR_MISR = "versal/data/timingdef/arch/timing_set/bels/MISR_MISR.v2.belTimingSetProto";
  MMCM_MMCM = "versal/data/timingdef/arch/timing_set/bels/MMCM_MMCM.v2.belTimingSetProto";
  MRMAC_MRMAC = "versal/data/timingdef/arch/timing_set/bels/MRMAC_MRMAC.v2.belTimingSetProto";
  NOC2_NOC2_NMU512 = "versal/data/timingdef/arch/timing_set/bels/NOC2_NOC2_NMU512.v2.belTimingSetProto";
  NOC2_NOC2_NSU512 = "versal/data/timingdef/arch/timing_set/bels/NOC2_NOC2_NSU512.v2.belTimingSetProto";
  NOC2_NOC2_SCAN = "versal/data/timingdef/arch/timing_set/bels/NOC2_NOC2_SCAN.v2.belTimingSetProto";
  ODDR_M = "versal/data/timingdef/arch/timing_set/bels/ODDR_M.v3.belTimingSetProto";
  ODDR_S = "versal/data/timingdef/arch/timing_set/bels/ODDR_S.v3.belTimingSetProto";
  ODELAY_M = "versal/data/timingdef/arch/timing_set/bels/ODELAY_M.v3.belTimingSetProto";
  ODELAY_S = "versal/data/timingdef/arch/timing_set/bels/ODELAY_S.v3.belTimingSetProto";
  OPFF_M = "versal/data/timingdef/arch/timing_set/bels/OPFF_M.v3.belTimingSetProto";
  OPFF_S = "versal/data/timingdef/arch/timing_set/bels/OPFF_S.v3.belTimingSetProto";
  OUTMUX = "versal/data/timingdef/arch/timing_set/bels/OUTMUX.v2.belTimingSetProto";
  PCIE_PCIE50 = "versal/data/timingdef/arch/timing_set/bels/PCIE_PCIE50.v2.belTimingSetProto";
  RAMB_RAMB18_L = "versal/data/timingdef/arch/timing_set/bels/RAMB_RAMB18_L.v2.belTimingSetProto";
  RAMB_RAMB18_U = "versal/data/timingdef/arch/timing_set/bels/RAMB_RAMB18_U.v2.belTimingSetProto";
  RAMB_RAMB36 = "versal/data/timingdef/arch/timing_set/bels/RAMB_RAMB36.v2.belTimingSetProto";
  RPI_APB = "versal/data/timingdef/arch/timing_set/bels/RPI_APB.v2.belTimingSetProto";
  SLICEL_IMC_FF = "versal/data/timingdef/arch/timing_set/bels/SLICEL_IMC_FF.v2.belTimingSetProto";
  SLICEL_IMC_FF_T = "versal/data/timingdef/arch/timing_set/bels/SLICEL_IMC_FF_T.v2.belTimingSetProto";
  SLICEL_LUT5 = "versal/data/timingdef/arch/timing_set/bels/SLICEL_LUT5.v2.belTimingSetProto";
  SLICEL_LUT6 = "versal/data/timingdef/arch/timing_set/bels/SLICEL_LUT6.v2.belTimingSetProto";
  SLICEM_IMC_FF = "versal/data/timingdef/arch/timing_set/bels/SLICEM_IMC_FF.v2.belTimingSetProto";
  SLICEM_IMC_FF_T = "versal/data/timingdef/arch/timing_set/bels/SLICEM_IMC_FF_T.v2.belTimingSetProto";
  SLICEM_LUT5 = "versal/data/timingdef/arch/timing_set/bels/SLICEM_LUT5.v3.belTimingSetProto";
  SLICEM_LUT6 = "versal/data/timingdef/arch/timing_set/bels/SLICEM_LUT6.v3.belTimingSetProto";
  SLICE_FF_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/SLICE_FF_CLK_MOD.v3.belTimingSetProto";
  SLICE_IMI_FF = "versal/data/timingdef/arch/timing_set/bels/SLICE_IMI_FF.v2.belTimingSetProto";
  SLICE_IMI_FF_T = "versal/data/timingdef/arch/timing_set/bels/SLICE_IMI_FF_T.v2.belTimingSetProto";
  SLICE_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/SLICE_IMR_CLK_MOD.v3.belTimingSetProto";
  SYSMON_SAT_SYSMON_SAT = "versal/data/timingdef/arch/timing_set/bels/SYSMON_SAT_SYSMON_SAT.v2.belTimingSetProto";
  TDDR_M = "versal/data/timingdef/arch/timing_set/bels/TDDR_M.v3.belTimingSetProto";
  TDDR_S = "versal/data/timingdef/arch/timing_set/bels/TDDR_S.v3.belTimingSetProto";
  TFF_M = "versal/data/timingdef/arch/timing_set/bels/TFF_M.v3.belTimingSetProto";
  TFF_S = "versal/data/timingdef/arch/timing_set/bels/TFF_S.v3.belTimingSetProto";
  URAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_set/bels/URAM_CLK_OPTINV.v2.belTimingSetProto";
  URAM_OPTINV = "versal/data/timingdef/arch/timing_set/bels/URAM_OPTINV.v2.belTimingSetProto";
  URAM_URAM288 = "versal/data/timingdef/arch/timing_set/bels/URAM_URAM288.v2.belTimingSetProto";
  URAM_URAM_CAS_DLY = "versal/data/timingdef/arch/timing_set/bels/URAM_URAM_CAS_DLY.v2.belTimingSetProto";
  VCU2_VCU2 = "versal/data/timingdef/arch/timing_set/bels/VCU2_VCU2.v1.belTimingSetProto";
  X5PHIO_IO_M = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_IO_M.v2.belTimingSetProto";
  X5PHIO_IO_PAIR = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_IO_PAIR.v2.belTimingSetProto";
  X5PHIO_IO_S = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_IO_S.v2.belTimingSetProto";
  X5PHIO_X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_X5PHIO_CMUIF.v2.belTimingSetProto";
  X5PHIO_X5PHIO_DCCIBUF = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_X5PHIO_DCCIBUF.v2.belTimingSetProto";
  X5PHIO_XCVR_PAIR = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_XCVR_PAIR.v2.belTimingSetProto";
  X5PLL_X5PLL = "versal/data/timingdef/arch/timing_set/bels/X5PLL_X5PLL.v2.belTimingSetProto";
  X5PLL_X5PLL_INTF = "versal/data/timingdef/arch/timing_set/bels/X5PLL_X5PLL_INTF.v2.belTimingSetProto";
  AIE2PS_AIE2PS_INTF_A_TEST = "versal/data/timingdef/arch/timing_set/bels/AIE2PS_AIE2PS_INTF_A_TEST.v1.belTimingSetProto";
  DSP_DFX = "versal/data/timingdef/arch/timing_set/bels/DSP_DFX.v2.belTimingSetProto";
  MMI_MMI = "versal/data/timingdef/arch/timing_set/bels/MMI_MMI.v1.belTimingSetProto";
  PS11_PS11 = "versal/data/timingdef/arch/timing_set/bels/PS11_PS11.v1.belTimingSetProto";
  BFR_FT = "versal/data/timingdef/arch/timing_set/bels/BFR_FT.v1.belTimingSetProto";
  DFE_CHANNELIZER = "versal/data/timingdef/arch/timing_set/bels/DFE_CHANNELIZER.v1.belTimingSetProto";
  RFADC_RFADC = "versal/data/timingdef/arch/timing_set/bels/RFADC_RFADC.v1.belTimingSetProto";
  RFDAC_RFDAC = "versal/data/timingdef/arch/timing_set/bels/RFDAC_RFDAC.v1.belTimingSetProto";
  SDFEC_LD = "versal/data/timingdef/arch/timing_set/bels/SDFEC_LD.v1.belTimingSetProto";
};
