read -sv run_verilog_mid/adder_32b_12_81_28de076eb19dcd28495023a0992e04b5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_81_28de076eb19dcd28495023a0992e04b5_yosys.v
