# ğŸ‘‹ Hi, I'm [Your Name]

ğŸ“ **Design & Verification Engineer** | âš™ï¸ **RTL Design Enthusiast** | ğŸ’¡ **Microarchitecture Explorer**

---

## ğŸ§  About Me

I'm passionate about **High Peformance Architectures**,**CPU Microarchitecture** and **RTL Design**.  
Currently exploring **Platform level components such as IOMMU** **out-of-order execution**, **CHI/AXI on chip interconnect protocols**, and **open-source hardware frameworks** like BOOM and Rocket Chip.

- ğŸ¯ Focus Areas: *CPU pipelines, cache coherence, AXI4, formal verification*
- ğŸ’» Languages: *SystemVerilog, Verilog, Python, C++*
- ğŸ§© Tools: *Verilator, Synopsys VCS, Vivado, OpenROAD, OpenSTA*
- ğŸ§¾ Aspiring PhD student in **Computer Architecture / VLSI Design**

---

## ğŸš€ Projects

### ğŸ”¸ [AXI Traffic Generator](https://github.com/yourusername/axi-traffic-generator)
A configurable traffic generator that supports **out-of-order read responses** and randomized transactions.  
Built in SystemVerilog with modular FSMs for AR/R/W channels.

### ğŸ”¸ [Out-of-Order R-Channel Handler](https://github.com/yourusername/axi-r-channel-handler)
Implements **reordering logic** for AXI read responses using **ID-based tracking** and **LFSR-driven data generation**.

### ğŸ”¸ [BOOM Core Exploration](https://github.com/yourusername/boom-core-research)
Reverse-engineering and modeling the **Berkeley Out-of-Order Machine** in SystemVerilog, focusing on issue queues and branch prediction.

---

## ğŸ§© Publications & Notes

- ğŸ“ *Understanding AXI4 Protocol: Timing & Out-of-Order Behavior* â€” Personal blog note  
- ğŸ“˜ *Designing an RTL Pipeline from Scratch* â€” In progress  
- ğŸ“š *Open-Source CPU Cores Deep Dive* â€” Comparative study (BOOM vs Rocket vs CVA6)

---

## ğŸ§‘â€ğŸ’» Skills

| Domain | Tools / Skills |
|:--|:--|
| RTL Design | SystemVerilog, FSM Design, Parameterized Modules |
| Verification | Testbenches, UVM (basic), Assertions |
| EDA Tools | Verilator, VCS, Vivado, OpenROAD |
| Architecture | Pipeline Design, Cache Coherence, Branch Prediction |
| Scripting | Python, Bash, TCL |

---

## ğŸ“¨ Contact

ğŸ“§ **Email:** [your.email@domain.com](mailto:your.email@domain.com)  
ğŸ’¼ **LinkedIn:** [linkedin.com/in/yourusername](https://linkedin.com/in/yourusername)  
ğŸ™ **GitHub:** [github.com/yourusername](https://github.com/yourusername)

---

â­ *â€œDesigning hardware that thinks faster than I do.â€*  
*â€” [Your Name]*

---

### ğŸ’¡ Site Info
This site is built with â¤ï¸ using [GitHub Pages](https://pages.github.com/) and Markdown.  
Theme: [`minimal`](https://github.com/pages-themes/minimal)
