
odom_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000579c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  080058a8  080058a8  000158a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000010  08005ccc  08005ccc  00015ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005cdc  08005cdc  00015cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000854  20000000  08005ce0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002bc  20000854  08006534  00020854  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000b10  08006534  00020b10  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001fdd7  00000000  00000000  0002087d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000042f0  00000000  00000000  00040654  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006b83  00000000  00000000  00044944  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b98  00000000  00000000  0004b4c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000de0  00000000  00000000  0004c060  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001b52f  00000000  00000000  0004ce40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d1e4  00000000  00000000  0006836f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0008160b  00000000  00000000  00075553  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000f6b5e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ea4  00000000  00000000  000f6bdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000003c  00000000  00000000  000f9a80  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000076  00000000  00000000  000f9abc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000854 	.word	0x20000854
 8000128:	00000000 	.word	0x00000000
 800012c:	08005890 	.word	0x08005890

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000858 	.word	0x20000858
 8000148:	08005890 	.word	0x08005890

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028a:	f1a4 0401 	sub.w	r4, r4, #1
 800028e:	d1e9      	bne.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_d2f>:
 80004c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004c8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80004cc:	bf24      	itt	cs
 80004ce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80004d2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80004d6:	d90d      	bls.n	80004f4 <__aeabi_d2f+0x30>
 80004d8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80004dc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80004e0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80004e4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80004e8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80004ec:	bf08      	it	eq
 80004ee:	f020 0001 	biceq.w	r0, r0, #1
 80004f2:	4770      	bx	lr
 80004f4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80004f8:	d121      	bne.n	800053e <__aeabi_d2f+0x7a>
 80004fa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80004fe:	bfbc      	itt	lt
 8000500:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000504:	4770      	bxlt	lr
 8000506:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800050e:	f1c2 0218 	rsb	r2, r2, #24
 8000512:	f1c2 0c20 	rsb	ip, r2, #32
 8000516:	fa10 f30c 	lsls.w	r3, r0, ip
 800051a:	fa20 f002 	lsr.w	r0, r0, r2
 800051e:	bf18      	it	ne
 8000520:	f040 0001 	orrne.w	r0, r0, #1
 8000524:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000528:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800052c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000530:	ea40 000c 	orr.w	r0, r0, ip
 8000534:	fa23 f302 	lsr.w	r3, r3, r2
 8000538:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800053c:	e7cc      	b.n	80004d8 <__aeabi_d2f+0x14>
 800053e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000542:	d107      	bne.n	8000554 <__aeabi_d2f+0x90>
 8000544:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000548:	bf1e      	ittt	ne
 800054a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800054e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000552:	4770      	bxne	lr
 8000554:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000558:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800055c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__aeabi_frsub>:
 8000564:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000568:	e002      	b.n	8000570 <__addsf3>
 800056a:	bf00      	nop

0800056c <__aeabi_fsub>:
 800056c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000570 <__addsf3>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	bf1f      	itttt	ne
 8000574:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000578:	ea92 0f03 	teqne	r2, r3
 800057c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000580:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000584:	d06a      	beq.n	800065c <__addsf3+0xec>
 8000586:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800058a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800058e:	bfc1      	itttt	gt
 8000590:	18d2      	addgt	r2, r2, r3
 8000592:	4041      	eorgt	r1, r0
 8000594:	4048      	eorgt	r0, r1
 8000596:	4041      	eorgt	r1, r0
 8000598:	bfb8      	it	lt
 800059a:	425b      	neglt	r3, r3
 800059c:	2b19      	cmp	r3, #25
 800059e:	bf88      	it	hi
 80005a0:	4770      	bxhi	lr
 80005a2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80005a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005aa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80005ae:	bf18      	it	ne
 80005b0:	4240      	negne	r0, r0
 80005b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005b6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80005ba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80005be:	bf18      	it	ne
 80005c0:	4249      	negne	r1, r1
 80005c2:	ea92 0f03 	teq	r2, r3
 80005c6:	d03f      	beq.n	8000648 <__addsf3+0xd8>
 80005c8:	f1a2 0201 	sub.w	r2, r2, #1
 80005cc:	fa41 fc03 	asr.w	ip, r1, r3
 80005d0:	eb10 000c 	adds.w	r0, r0, ip
 80005d4:	f1c3 0320 	rsb	r3, r3, #32
 80005d8:	fa01 f103 	lsl.w	r1, r1, r3
 80005dc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80005e0:	d502      	bpl.n	80005e8 <__addsf3+0x78>
 80005e2:	4249      	negs	r1, r1
 80005e4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80005e8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80005ec:	d313      	bcc.n	8000616 <__addsf3+0xa6>
 80005ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005f2:	d306      	bcc.n	8000602 <__addsf3+0x92>
 80005f4:	0840      	lsrs	r0, r0, #1
 80005f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005fa:	f102 0201 	add.w	r2, r2, #1
 80005fe:	2afe      	cmp	r2, #254	; 0xfe
 8000600:	d251      	bcs.n	80006a6 <__addsf3+0x136>
 8000602:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000606:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800060a:	bf08      	it	eq
 800060c:	f020 0001 	biceq.w	r0, r0, #1
 8000610:	ea40 0003 	orr.w	r0, r0, r3
 8000614:	4770      	bx	lr
 8000616:	0049      	lsls	r1, r1, #1
 8000618:	eb40 0000 	adc.w	r0, r0, r0
 800061c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000620:	f1a2 0201 	sub.w	r2, r2, #1
 8000624:	d1ed      	bne.n	8000602 <__addsf3+0x92>
 8000626:	fab0 fc80 	clz	ip, r0
 800062a:	f1ac 0c08 	sub.w	ip, ip, #8
 800062e:	ebb2 020c 	subs.w	r2, r2, ip
 8000632:	fa00 f00c 	lsl.w	r0, r0, ip
 8000636:	bfaa      	itet	ge
 8000638:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800063c:	4252      	neglt	r2, r2
 800063e:	4318      	orrge	r0, r3
 8000640:	bfbc      	itt	lt
 8000642:	40d0      	lsrlt	r0, r2
 8000644:	4318      	orrlt	r0, r3
 8000646:	4770      	bx	lr
 8000648:	f092 0f00 	teq	r2, #0
 800064c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000650:	bf06      	itte	eq
 8000652:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000656:	3201      	addeq	r2, #1
 8000658:	3b01      	subne	r3, #1
 800065a:	e7b5      	b.n	80005c8 <__addsf3+0x58>
 800065c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000660:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000664:	bf18      	it	ne
 8000666:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800066a:	d021      	beq.n	80006b0 <__addsf3+0x140>
 800066c:	ea92 0f03 	teq	r2, r3
 8000670:	d004      	beq.n	800067c <__addsf3+0x10c>
 8000672:	f092 0f00 	teq	r2, #0
 8000676:	bf08      	it	eq
 8000678:	4608      	moveq	r0, r1
 800067a:	4770      	bx	lr
 800067c:	ea90 0f01 	teq	r0, r1
 8000680:	bf1c      	itt	ne
 8000682:	2000      	movne	r0, #0
 8000684:	4770      	bxne	lr
 8000686:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800068a:	d104      	bne.n	8000696 <__addsf3+0x126>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	bf28      	it	cs
 8000690:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000694:	4770      	bx	lr
 8000696:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800069a:	bf3c      	itt	cc
 800069c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80006a0:	4770      	bxcc	lr
 80006a2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006a6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80006aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006ae:	4770      	bx	lr
 80006b0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80006b4:	bf16      	itet	ne
 80006b6:	4608      	movne	r0, r1
 80006b8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80006bc:	4601      	movne	r1, r0
 80006be:	0242      	lsls	r2, r0, #9
 80006c0:	bf06      	itte	eq
 80006c2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80006c6:	ea90 0f01 	teqeq	r0, r1
 80006ca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80006ce:	4770      	bx	lr

080006d0 <__aeabi_ui2f>:
 80006d0:	f04f 0300 	mov.w	r3, #0
 80006d4:	e004      	b.n	80006e0 <__aeabi_i2f+0x8>
 80006d6:	bf00      	nop

080006d8 <__aeabi_i2f>:
 80006d8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	bf48      	it	mi
 80006de:	4240      	negmi	r0, r0
 80006e0:	ea5f 0c00 	movs.w	ip, r0
 80006e4:	bf08      	it	eq
 80006e6:	4770      	bxeq	lr
 80006e8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80006ec:	4601      	mov	r1, r0
 80006ee:	f04f 0000 	mov.w	r0, #0
 80006f2:	e01c      	b.n	800072e <__aeabi_l2f+0x2a>

080006f4 <__aeabi_ul2f>:
 80006f4:	ea50 0201 	orrs.w	r2, r0, r1
 80006f8:	bf08      	it	eq
 80006fa:	4770      	bxeq	lr
 80006fc:	f04f 0300 	mov.w	r3, #0
 8000700:	e00a      	b.n	8000718 <__aeabi_l2f+0x14>
 8000702:	bf00      	nop

08000704 <__aeabi_l2f>:
 8000704:	ea50 0201 	orrs.w	r2, r0, r1
 8000708:	bf08      	it	eq
 800070a:	4770      	bxeq	lr
 800070c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000710:	d502      	bpl.n	8000718 <__aeabi_l2f+0x14>
 8000712:	4240      	negs	r0, r0
 8000714:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000718:	ea5f 0c01 	movs.w	ip, r1
 800071c:	bf02      	ittt	eq
 800071e:	4684      	moveq	ip, r0
 8000720:	4601      	moveq	r1, r0
 8000722:	2000      	moveq	r0, #0
 8000724:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000728:	bf08      	it	eq
 800072a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800072e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000732:	fabc f28c 	clz	r2, ip
 8000736:	3a08      	subs	r2, #8
 8000738:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800073c:	db10      	blt.n	8000760 <__aeabi_l2f+0x5c>
 800073e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000742:	4463      	add	r3, ip
 8000744:	fa00 fc02 	lsl.w	ip, r0, r2
 8000748:	f1c2 0220 	rsb	r2, r2, #32
 800074c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000750:	fa20 f202 	lsr.w	r2, r0, r2
 8000754:	eb43 0002 	adc.w	r0, r3, r2
 8000758:	bf08      	it	eq
 800075a:	f020 0001 	biceq.w	r0, r0, #1
 800075e:	4770      	bx	lr
 8000760:	f102 0220 	add.w	r2, r2, #32
 8000764:	fa01 fc02 	lsl.w	ip, r1, r2
 8000768:	f1c2 0220 	rsb	r2, r2, #32
 800076c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000770:	fa21 f202 	lsr.w	r2, r1, r2
 8000774:	eb43 0002 	adc.w	r0, r3, r2
 8000778:	bf08      	it	eq
 800077a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800077e:	4770      	bx	lr

08000780 <__aeabi_fmul>:
 8000780:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000784:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000788:	bf1e      	ittt	ne
 800078a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800078e:	ea92 0f0c 	teqne	r2, ip
 8000792:	ea93 0f0c 	teqne	r3, ip
 8000796:	d06f      	beq.n	8000878 <__aeabi_fmul+0xf8>
 8000798:	441a      	add	r2, r3
 800079a:	ea80 0c01 	eor.w	ip, r0, r1
 800079e:	0240      	lsls	r0, r0, #9
 80007a0:	bf18      	it	ne
 80007a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80007a6:	d01e      	beq.n	80007e6 <__aeabi_fmul+0x66>
 80007a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80007ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80007b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80007b4:	fba0 3101 	umull	r3, r1, r0, r1
 80007b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80007bc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80007c0:	bf3e      	ittt	cc
 80007c2:	0049      	lslcc	r1, r1, #1
 80007c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80007c8:	005b      	lslcc	r3, r3, #1
 80007ca:	ea40 0001 	orr.w	r0, r0, r1
 80007ce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80007d2:	2afd      	cmp	r2, #253	; 0xfd
 80007d4:	d81d      	bhi.n	8000812 <__aeabi_fmul+0x92>
 80007d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80007da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007de:	bf08      	it	eq
 80007e0:	f020 0001 	biceq.w	r0, r0, #1
 80007e4:	4770      	bx	lr
 80007e6:	f090 0f00 	teq	r0, #0
 80007ea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80007ee:	bf08      	it	eq
 80007f0:	0249      	lsleq	r1, r1, #9
 80007f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80007f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80007fa:	3a7f      	subs	r2, #127	; 0x7f
 80007fc:	bfc2      	ittt	gt
 80007fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000802:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000806:	4770      	bxgt	lr
 8000808:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800080c:	f04f 0300 	mov.w	r3, #0
 8000810:	3a01      	subs	r2, #1
 8000812:	dc5d      	bgt.n	80008d0 <__aeabi_fmul+0x150>
 8000814:	f112 0f19 	cmn.w	r2, #25
 8000818:	bfdc      	itt	le
 800081a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800081e:	4770      	bxle	lr
 8000820:	f1c2 0200 	rsb	r2, r2, #0
 8000824:	0041      	lsls	r1, r0, #1
 8000826:	fa21 f102 	lsr.w	r1, r1, r2
 800082a:	f1c2 0220 	rsb	r2, r2, #32
 800082e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000832:	ea5f 0031 	movs.w	r0, r1, rrx
 8000836:	f140 0000 	adc.w	r0, r0, #0
 800083a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800083e:	bf08      	it	eq
 8000840:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000844:	4770      	bx	lr
 8000846:	f092 0f00 	teq	r2, #0
 800084a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800084e:	bf02      	ittt	eq
 8000850:	0040      	lsleq	r0, r0, #1
 8000852:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000856:	3a01      	subeq	r2, #1
 8000858:	d0f9      	beq.n	800084e <__aeabi_fmul+0xce>
 800085a:	ea40 000c 	orr.w	r0, r0, ip
 800085e:	f093 0f00 	teq	r3, #0
 8000862:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000866:	bf02      	ittt	eq
 8000868:	0049      	lsleq	r1, r1, #1
 800086a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800086e:	3b01      	subeq	r3, #1
 8000870:	d0f9      	beq.n	8000866 <__aeabi_fmul+0xe6>
 8000872:	ea41 010c 	orr.w	r1, r1, ip
 8000876:	e78f      	b.n	8000798 <__aeabi_fmul+0x18>
 8000878:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800087c:	ea92 0f0c 	teq	r2, ip
 8000880:	bf18      	it	ne
 8000882:	ea93 0f0c 	teqne	r3, ip
 8000886:	d00a      	beq.n	800089e <__aeabi_fmul+0x11e>
 8000888:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800088c:	bf18      	it	ne
 800088e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000892:	d1d8      	bne.n	8000846 <__aeabi_fmul+0xc6>
 8000894:	ea80 0001 	eor.w	r0, r0, r1
 8000898:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800089c:	4770      	bx	lr
 800089e:	f090 0f00 	teq	r0, #0
 80008a2:	bf17      	itett	ne
 80008a4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80008a8:	4608      	moveq	r0, r1
 80008aa:	f091 0f00 	teqne	r1, #0
 80008ae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80008b2:	d014      	beq.n	80008de <__aeabi_fmul+0x15e>
 80008b4:	ea92 0f0c 	teq	r2, ip
 80008b8:	d101      	bne.n	80008be <__aeabi_fmul+0x13e>
 80008ba:	0242      	lsls	r2, r0, #9
 80008bc:	d10f      	bne.n	80008de <__aeabi_fmul+0x15e>
 80008be:	ea93 0f0c 	teq	r3, ip
 80008c2:	d103      	bne.n	80008cc <__aeabi_fmul+0x14c>
 80008c4:	024b      	lsls	r3, r1, #9
 80008c6:	bf18      	it	ne
 80008c8:	4608      	movne	r0, r1
 80008ca:	d108      	bne.n	80008de <__aeabi_fmul+0x15e>
 80008cc:	ea80 0001 	eor.w	r0, r0, r1
 80008d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80008d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008dc:	4770      	bx	lr
 80008de:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008e2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80008e6:	4770      	bx	lr

080008e8 <__aeabi_fdiv>:
 80008e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80008f0:	bf1e      	ittt	ne
 80008f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80008f6:	ea92 0f0c 	teqne	r2, ip
 80008fa:	ea93 0f0c 	teqne	r3, ip
 80008fe:	d069      	beq.n	80009d4 <__aeabi_fdiv+0xec>
 8000900:	eba2 0203 	sub.w	r2, r2, r3
 8000904:	ea80 0c01 	eor.w	ip, r0, r1
 8000908:	0249      	lsls	r1, r1, #9
 800090a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800090e:	d037      	beq.n	8000980 <__aeabi_fdiv+0x98>
 8000910:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000914:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000918:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800091c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000920:	428b      	cmp	r3, r1
 8000922:	bf38      	it	cc
 8000924:	005b      	lslcc	r3, r3, #1
 8000926:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800092a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800092e:	428b      	cmp	r3, r1
 8000930:	bf24      	itt	cs
 8000932:	1a5b      	subcs	r3, r3, r1
 8000934:	ea40 000c 	orrcs.w	r0, r0, ip
 8000938:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800093c:	bf24      	itt	cs
 800093e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000942:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000946:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800094a:	bf24      	itt	cs
 800094c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000950:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000954:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000958:	bf24      	itt	cs
 800095a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800095e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000962:	011b      	lsls	r3, r3, #4
 8000964:	bf18      	it	ne
 8000966:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800096a:	d1e0      	bne.n	800092e <__aeabi_fdiv+0x46>
 800096c:	2afd      	cmp	r2, #253	; 0xfd
 800096e:	f63f af50 	bhi.w	8000812 <__aeabi_fmul+0x92>
 8000972:	428b      	cmp	r3, r1
 8000974:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000978:	bf08      	it	eq
 800097a:	f020 0001 	biceq.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000984:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000988:	327f      	adds	r2, #127	; 0x7f
 800098a:	bfc2      	ittt	gt
 800098c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000990:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000994:	4770      	bxgt	lr
 8000996:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800099a:	f04f 0300 	mov.w	r3, #0
 800099e:	3a01      	subs	r2, #1
 80009a0:	e737      	b.n	8000812 <__aeabi_fmul+0x92>
 80009a2:	f092 0f00 	teq	r2, #0
 80009a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009aa:	bf02      	ittt	eq
 80009ac:	0040      	lsleq	r0, r0, #1
 80009ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009b2:	3a01      	subeq	r2, #1
 80009b4:	d0f9      	beq.n	80009aa <__aeabi_fdiv+0xc2>
 80009b6:	ea40 000c 	orr.w	r0, r0, ip
 80009ba:	f093 0f00 	teq	r3, #0
 80009be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009c2:	bf02      	ittt	eq
 80009c4:	0049      	lsleq	r1, r1, #1
 80009c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80009ca:	3b01      	subeq	r3, #1
 80009cc:	d0f9      	beq.n	80009c2 <__aeabi_fdiv+0xda>
 80009ce:	ea41 010c 	orr.w	r1, r1, ip
 80009d2:	e795      	b.n	8000900 <__aeabi_fdiv+0x18>
 80009d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80009d8:	ea92 0f0c 	teq	r2, ip
 80009dc:	d108      	bne.n	80009f0 <__aeabi_fdiv+0x108>
 80009de:	0242      	lsls	r2, r0, #9
 80009e0:	f47f af7d 	bne.w	80008de <__aeabi_fmul+0x15e>
 80009e4:	ea93 0f0c 	teq	r3, ip
 80009e8:	f47f af70 	bne.w	80008cc <__aeabi_fmul+0x14c>
 80009ec:	4608      	mov	r0, r1
 80009ee:	e776      	b.n	80008de <__aeabi_fmul+0x15e>
 80009f0:	ea93 0f0c 	teq	r3, ip
 80009f4:	d104      	bne.n	8000a00 <__aeabi_fdiv+0x118>
 80009f6:	024b      	lsls	r3, r1, #9
 80009f8:	f43f af4c 	beq.w	8000894 <__aeabi_fmul+0x114>
 80009fc:	4608      	mov	r0, r1
 80009fe:	e76e      	b.n	80008de <__aeabi_fmul+0x15e>
 8000a00:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a04:	bf18      	it	ne
 8000a06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a0a:	d1ca      	bne.n	80009a2 <__aeabi_fdiv+0xba>
 8000a0c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000a10:	f47f af5c 	bne.w	80008cc <__aeabi_fmul+0x14c>
 8000a14:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000a18:	f47f af3c 	bne.w	8000894 <__aeabi_fmul+0x114>
 8000a1c:	e75f      	b.n	80008de <__aeabi_fmul+0x15e>
 8000a1e:	bf00      	nop

08000a20 <__gesf2>:
 8000a20:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a24:	e006      	b.n	8000a34 <__cmpsf2+0x4>
 8000a26:	bf00      	nop

08000a28 <__lesf2>:
 8000a28:	f04f 0c01 	mov.w	ip, #1
 8000a2c:	e002      	b.n	8000a34 <__cmpsf2+0x4>
 8000a2e:	bf00      	nop

08000a30 <__cmpsf2>:
 8000a30:	f04f 0c01 	mov.w	ip, #1
 8000a34:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a38:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a44:	bf18      	it	ne
 8000a46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a4a:	d011      	beq.n	8000a70 <__cmpsf2+0x40>
 8000a4c:	b001      	add	sp, #4
 8000a4e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a52:	bf18      	it	ne
 8000a54:	ea90 0f01 	teqne	r0, r1
 8000a58:	bf58      	it	pl
 8000a5a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a5e:	bf88      	it	hi
 8000a60:	17c8      	asrhi	r0, r1, #31
 8000a62:	bf38      	it	cc
 8000a64:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000a68:	bf18      	it	ne
 8000a6a:	f040 0001 	orrne.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a74:	d102      	bne.n	8000a7c <__cmpsf2+0x4c>
 8000a76:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000a7a:	d105      	bne.n	8000a88 <__cmpsf2+0x58>
 8000a7c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000a80:	d1e4      	bne.n	8000a4c <__cmpsf2+0x1c>
 8000a82:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000a86:	d0e1      	beq.n	8000a4c <__cmpsf2+0x1c>
 8000a88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop

08000a90 <__aeabi_cfrcmple>:
 8000a90:	4684      	mov	ip, r0
 8000a92:	4608      	mov	r0, r1
 8000a94:	4661      	mov	r1, ip
 8000a96:	e7ff      	b.n	8000a98 <__aeabi_cfcmpeq>

08000a98 <__aeabi_cfcmpeq>:
 8000a98:	b50f      	push	{r0, r1, r2, r3, lr}
 8000a9a:	f7ff ffc9 	bl	8000a30 <__cmpsf2>
 8000a9e:	2800      	cmp	r0, #0
 8000aa0:	bf48      	it	mi
 8000aa2:	f110 0f00 	cmnmi.w	r0, #0
 8000aa6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000aa8 <__aeabi_fcmpeq>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff fff4 	bl	8000a98 <__aeabi_cfcmpeq>
 8000ab0:	bf0c      	ite	eq
 8000ab2:	2001      	moveq	r0, #1
 8000ab4:	2000      	movne	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_fcmplt>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffea 	bl	8000a98 <__aeabi_cfcmpeq>
 8000ac4:	bf34      	ite	cc
 8000ac6:	2001      	movcc	r0, #1
 8000ac8:	2000      	movcs	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fcmple>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffe0 	bl	8000a98 <__aeabi_cfcmpeq>
 8000ad8:	bf94      	ite	ls
 8000ada:	2001      	movls	r0, #1
 8000adc:	2000      	movhi	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_fcmpge>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffd2 	bl	8000a90 <__aeabi_cfrcmple>
 8000aec:	bf94      	ite	ls
 8000aee:	2001      	movls	r0, #1
 8000af0:	2000      	movhi	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_fcmpgt>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffc8 	bl	8000a90 <__aeabi_cfrcmple>
 8000b00:	bf34      	ite	cc
 8000b02:	2001      	movcc	r0, #1
 8000b04:	2000      	movcs	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_fcmpun>:
 8000b0c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b18:	d102      	bne.n	8000b20 <__aeabi_fcmpun+0x14>
 8000b1a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b1e:	d108      	bne.n	8000b32 <__aeabi_fcmpun+0x26>
 8000b20:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b24:	d102      	bne.n	8000b2c <__aeabi_fcmpun+0x20>
 8000b26:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_fcmpun+0x26>
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0001 	mov.w	r0, #1
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_f2iz>:
 8000b38:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b3c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b40:	d30f      	bcc.n	8000b62 <__aeabi_f2iz+0x2a>
 8000b42:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b46:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b4a:	d90d      	bls.n	8000b68 <__aeabi_f2iz+0x30>
 8000b4c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b54:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b58:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5c:	bf18      	it	ne
 8000b5e:	4240      	negne	r0, r0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	4770      	bx	lr
 8000b68:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b6c:	d101      	bne.n	8000b72 <__aeabi_f2iz+0x3a>
 8000b6e:	0242      	lsls	r2, r0, #9
 8000b70:	d105      	bne.n	8000b7e <__aeabi_f2iz+0x46>
 8000b72:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000b76:	bf08      	it	eq
 8000b78:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b7c:	4770      	bx	lr
 8000b7e:	f04f 0000 	mov.w	r0, #0
 8000b82:	4770      	bx	lr

08000b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b84:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b86:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <HAL_InitTick+0x3c>)
{
 8000b88:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b8a:	7818      	ldrb	r0, [r3, #0]
 8000b8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b90:	fbb3 f3f0 	udiv	r3, r3, r0
 8000b94:	4a0b      	ldr	r2, [pc, #44]	; (8000bc4 <HAL_InitTick+0x40>)
 8000b96:	6810      	ldr	r0, [r2, #0]
 8000b98:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b9c:	f000 f9fc 	bl	8000f98 <HAL_SYSTICK_Config>
 8000ba0:	4604      	mov	r4, r0
 8000ba2:	b958      	cbnz	r0, 8000bbc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba4:	2d0f      	cmp	r5, #15
 8000ba6:	d809      	bhi.n	8000bbc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba8:	4602      	mov	r2, r0
 8000baa:	4629      	mov	r1, r5
 8000bac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bb0:	f000 f9b2 	bl	8000f18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <HAL_InitTick+0x44>)
 8000bb8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000bba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	e7fc      	b.n	8000bba <HAL_InitTick+0x36>
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	20000004 	.word	0x20000004

08000bcc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bcc:	4a07      	ldr	r2, [pc, #28]	; (8000bec <HAL_Init+0x20>)
{
 8000bce:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bda:	f000 f98b 	bl	8000ef4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bde:	2000      	movs	r0, #0
 8000be0:	f7ff ffd0 	bl	8000b84 <HAL_InitTick>
  HAL_MspInit();
 8000be4:	f002 fe7e 	bl	80038e4 <HAL_MspInit>
}
 8000be8:	2000      	movs	r0, #0
 8000bea:	bd08      	pop	{r3, pc}
 8000bec:	40022000 	.word	0x40022000

08000bf0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000bf0:	4a03      	ldr	r2, [pc, #12]	; (8000c00 <HAL_IncTick+0x10>)
 8000bf2:	4b04      	ldr	r3, [pc, #16]	; (8000c04 <HAL_IncTick+0x14>)
 8000bf4:	6811      	ldr	r1, [r2, #0]
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	440b      	add	r3, r1
 8000bfa:	6013      	str	r3, [r2, #0]
}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	20000afc 	.word	0x20000afc
 8000c04:	20000000 	.word	0x20000000

08000c08 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c08:	4b01      	ldr	r3, [pc, #4]	; (8000c10 <HAL_GetTick+0x8>)
 8000c0a:	6818      	ldr	r0, [r3, #0]
}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	20000afc 	.word	0x20000afc

08000c14 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c14:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c16:	4604      	mov	r4, r0
 8000c18:	2800      	cmp	r0, #0
 8000c1a:	d06e      	beq.n	8000cfa <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c1c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000c20:	b90b      	cbnz	r3, 8000c26 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c22:	f002 fe81 	bl	8003928 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c26:	6822      	ldr	r2, [r4, #0]
 8000c28:	6813      	ldr	r3, [r2, #0]
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c30:	f7ff ffea 	bl	8000c08 <HAL_GetTick>
 8000c34:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c36:	6823      	ldr	r3, [r4, #0]
 8000c38:	685a      	ldr	r2, [r3, #4]
 8000c3a:	0791      	lsls	r1, r2, #30
 8000c3c:	d451      	bmi.n	8000ce2 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	f042 0201 	orr.w	r2, r2, #1
 8000c44:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c46:	f7ff ffdf 	bl	8000c08 <HAL_GetTick>
 8000c4a:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c4c:	6823      	ldr	r3, [r4, #0]
 8000c4e:	685a      	ldr	r2, [r3, #4]
 8000c50:	07d2      	lsls	r2, r2, #31
 8000c52:	d554      	bpl.n	8000cfe <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c54:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c56:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c58:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	bf0c      	ite	eq
 8000c5e:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c62:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000c66:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c68:	7e62      	ldrb	r2, [r4, #25]
 8000c6a:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	bf0c      	ite	eq
 8000c70:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c74:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8000c78:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c7a:	7ea2      	ldrb	r2, [r4, #26]
 8000c7c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	bf0c      	ite	eq
 8000c82:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c86:	f022 0220 	bicne.w	r2, r2, #32
 8000c8a:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c8c:	7ee2      	ldrb	r2, [r4, #27]
 8000c8e:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	bf0c      	ite	eq
 8000c94:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c98:	f042 0210 	orrne.w	r2, r2, #16
 8000c9c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c9e:	7f22      	ldrb	r2, [r4, #28]
 8000ca0:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	bf0c      	ite	eq
 8000ca6:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000caa:	f022 0208 	bicne.w	r2, r2, #8
 8000cae:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000cb0:	7f62      	ldrb	r2, [r4, #29]
 8000cb2:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	bf0c      	ite	eq
 8000cb8:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cbc:	f022 0204 	bicne.w	r2, r2, #4
 8000cc0:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000cc2:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	6921      	ldr	r1, [r4, #16]
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	6961      	ldr	r1, [r4, #20]
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	6861      	ldr	r1, [r4, #4]
 8000cd2:	3901      	subs	r1, #1
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000cd8:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cda:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000cdc:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 8000ce0:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ce2:	f7ff ff91 	bl	8000c08 <HAL_GetTick>
 8000ce6:	1b40      	subs	r0, r0, r5
 8000ce8:	280a      	cmp	r0, #10
 8000cea:	d9a4      	bls.n	8000c36 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf2:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cf4:	2305      	movs	r3, #5
 8000cf6:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	e7f0      	b.n	8000ce0 <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cfe:	f7ff ff83 	bl	8000c08 <HAL_GetTick>
 8000d02:	1b40      	subs	r0, r0, r5
 8000d04:	280a      	cmp	r0, #10
 8000d06:	d9a1      	bls.n	8000c4c <HAL_CAN_Init+0x38>
 8000d08:	e7f0      	b.n	8000cec <HAL_CAN_Init+0xd8>

08000d0a <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d0a:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8000d0e:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 8000d10:	3b01      	subs	r3, #1
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d85f      	bhi.n	8000dd6 <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d16:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d18:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d1a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d1e:	f042 0201 	orr.w	r2, r2, #1
 8000d22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d26:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d28:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d2c:	f002 001f 	and.w	r0, r2, #31
 8000d30:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d34:	43c4      	mvns	r4, r0
 8000d36:	4025      	ands	r5, r4
 8000d38:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d3c:	69cd      	ldr	r5, [r1, #28]
 8000d3e:	bb85      	cbnz	r5, 8000da2 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d40:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d44:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d46:	4025      	ands	r5, r4
 8000d48:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d4c:	888d      	ldrh	r5, [r1, #4]
 8000d4e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d52:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d56:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d5a:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d5c:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d5e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d62:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000d66:	698a      	ldr	r2, [r1, #24]
 8000d68:	bb6a      	cbnz	r2, 8000dc6 <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000d6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d6e:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d70:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000d74:	690a      	ldr	r2, [r1, #16]
 8000d76:	bb52      	cbnz	r2, 8000dce <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d78:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000d7c:	4022      	ands	r2, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d7e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000d82:	6a0a      	ldr	r2, [r1, #32]
 8000d84:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d86:	bf02      	ittt	eq
 8000d88:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 8000d8c:	4310      	orreq	r0, r2
 8000d8e:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 8000d92:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d94:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000d98:	f022 0201 	bic.w	r2, r2, #1
 8000d9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000da0:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000da2:	2d01      	cmp	r5, #1
 8000da4:	d1df      	bne.n	8000d66 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000da6:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000daa:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000dac:	4305      	orrs	r5, r0
 8000dae:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000db2:	888d      	ldrh	r5, [r1, #4]
 8000db4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000db8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dbc:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dc0:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000dc2:	898d      	ldrh	r5, [r1, #12]
 8000dc4:	e7cb      	b.n	8000d5e <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000dc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000dca:	4302      	orrs	r2, r0
 8000dcc:	e7d0      	b.n	8000d70 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000dce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000dd2:	4302      	orrs	r2, r0
 8000dd4:	e7d3      	b.n	8000d7e <HAL_CAN_ConfigFilter+0x74>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000dd6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000dd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ddc:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8000dde:	2001      	movs	r0, #1
 8000de0:	e7de      	b.n	8000da0 <HAL_CAN_ConfigFilter+0x96>

08000de2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000de2:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000de4:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8000de8:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d11f      	bne.n	8000e2e <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000dee:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000df0:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000df2:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000df6:	6813      	ldr	r3, [r2, #0]
 8000df8:	f023 0301 	bic.w	r3, r3, #1
 8000dfc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000dfe:	f7ff ff03 	bl	8000c08 <HAL_GetTick>
 8000e02:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e04:	6823      	ldr	r3, [r4, #0]
 8000e06:	6858      	ldr	r0, [r3, #4]
 8000e08:	f010 0001 	ands.w	r0, r0, #1
 8000e0c:	d101      	bne.n	8000e12 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e0e:	6260      	str	r0, [r4, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8000e10:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e12:	f7ff fef9 	bl	8000c08 <HAL_GetTick>
 8000e16:	1b40      	subs	r0, r0, r5
 8000e18:	280a      	cmp	r0, #10
 8000e1a:	d9f3      	bls.n	8000e04 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e22:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000e24:	2305      	movs	r3, #5
 8000e26:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	e7f0      	b.n	8000e10 <HAL_CAN_Start+0x2e>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e2e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e30:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e34:	6243      	str	r3, [r0, #36]	; 0x24
 8000e36:	e7f8      	b.n	8000e2a <HAL_CAN_Start+0x48>

08000e38 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000e38:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e3a:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000e3e:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e40:	3d01      	subs	r5, #1
 8000e42:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000e44:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8000e46:	d840      	bhi.n	8000eca <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e48:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000e4c:	d039      	beq.n	8000ec2 <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e4e:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000e52:	2c03      	cmp	r4, #3
 8000e54:	f04f 0501 	mov.w	r5, #1
 8000e58:	d105      	bne.n	8000e66 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000e5a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e60:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000e62:	2001      	movs	r0, #1
 8000e64:	e027      	b.n	8000eb6 <HAL_CAN_AddTxMessage+0x7e>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e66:	40a5      	lsls	r5, r4
 8000e68:	601d      	str	r5, [r3, #0]
 8000e6a:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 8000e6e:	f104 0318 	add.w	r3, r4, #24
      if (pHeader->IDE == CAN_ID_STD)
 8000e72:	bb08      	cbnz	r0, 8000eb8 <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e74:	6808      	ldr	r0, [r1, #0]
 8000e76:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e7a:	011b      	lsls	r3, r3, #4
 8000e7c:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e7e:	6908      	ldr	r0, [r1, #16]
 8000e80:	0124      	lsls	r4, r4, #4
 8000e82:	1933      	adds	r3, r6, r4
 8000e84:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      return HAL_OK;
 8000e88:	2000      	movs	r0, #0
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e8a:	7d09      	ldrb	r1, [r1, #20]
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000e8c:	4434      	add	r4, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e8e:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000e90:	bf02      	ittt	eq
 8000e92:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8000e96:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8000e9a:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000e9e:	6851      	ldr	r1, [r2, #4]
 8000ea0:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000ea4:	6812      	ldr	r2, [r2, #0]
 8000ea6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000eaa:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000eae:	f042 0201 	orr.w	r2, r2, #1
 8000eb2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8000eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eb8:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8000eba:	4338      	orrs	r0, r7
 8000ebc:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8000ec0:	e7db      	b.n	8000e7a <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000ec2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ec4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ec8:	e7ca      	b.n	8000e60 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000eca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ecc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ed0:	e7c6      	b.n	8000e60 <HAL_CAN_AddTxMessage+0x28>

08000ed2 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ed2:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d805      	bhi.n	8000ee8 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000edc:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8000ede:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000ee0:	6953      	ldr	r3, [r2, #20]
 8000ee2:	4319      	orrs	r1, r3
 8000ee4:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8000ee6:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ee8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000eea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eee:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000ef0:	2001      	movs	r0, #1
  }
}
 8000ef2:	4770      	bx	lr

08000ef4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef4:	4a07      	ldr	r2, [pc, #28]	; (8000f14 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000ef6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000efa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000efe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f02:	041b      	lsls	r3, r3, #16
 8000f04:	0c1b      	lsrs	r3, r3, #16
 8000f06:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000f0e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f10:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000f12:	4770      	bx	lr
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f18:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1a:	b570      	push	{r4, r5, r6, lr}
 8000f1c:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1e:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f22:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f26:	f1c4 0507 	rsb	r5, r4, #7
 8000f2a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f30:	bf28      	it	cs
 8000f32:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f34:	2b06      	cmp	r3, #6
 8000f36:	bf98      	it	ls
 8000f38:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3a:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3e:	bf88      	it	hi
 8000f40:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f42:	ea21 0303 	bic.w	r3, r1, r3
 8000f46:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f48:	fa06 f404 	lsl.w	r4, r6, r4
 8000f4c:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) < 0)
 8000f50:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f52:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f56:	bfa8      	it	ge
 8000f58:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8000f5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f60:	bfb8      	it	lt
 8000f62:	4a06      	ldrlt	r2, [pc, #24]	; (8000f7c <HAL_NVIC_SetPriority+0x64>)
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	bfb5      	itete	lt
 8000f68:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f70:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f72:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000f76:	bd70      	pop	{r4, r5, r6, pc}
 8000f78:	e000ed00 	.word	0xe000ed00
 8000f7c:	e000ed14 	.word	0xe000ed14

08000f80 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f80:	2301      	movs	r3, #1
 8000f82:	0942      	lsrs	r2, r0, #5
 8000f84:	f000 001f 	and.w	r0, r0, #31
 8000f88:	fa03 f000 	lsl.w	r0, r3, r0
 8000f8c:	4b01      	ldr	r3, [pc, #4]	; (8000f94 <HAL_NVIC_EnableIRQ+0x14>)
 8000f8e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000f92:	4770      	bx	lr
 8000f94:	e000e100 	.word	0xe000e100

08000f98 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f98:	3801      	subs	r0, #1
 8000f9a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f9e:	d20a      	bcs.n	8000fb6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	4a06      	ldr	r2, [pc, #24]	; (8000fc0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fac:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fae:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fb6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	e000e010 	.word	0xe000e010
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fc4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000fc8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d003      	beq.n	8000fd6 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fce:	2304      	movs	r3, #4
 8000fd0:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000fd2:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000fd4:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fd6:	6803      	ldr	r3, [r0, #0]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	f022 020e 	bic.w	r2, r2, #14
 8000fde:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	f022 0201 	bic.w	r2, r2, #1
 8000fe6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fe8:	4a18      	ldr	r2, [pc, #96]	; (800104c <HAL_DMA_Abort_IT+0x88>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d01f      	beq.n	800102e <HAL_DMA_Abort_IT+0x6a>
 8000fee:	3214      	adds	r2, #20
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d01e      	beq.n	8001032 <HAL_DMA_Abort_IT+0x6e>
 8000ff4:	3214      	adds	r2, #20
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d01d      	beq.n	8001036 <HAL_DMA_Abort_IT+0x72>
 8000ffa:	3214      	adds	r2, #20
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d01d      	beq.n	800103c <HAL_DMA_Abort_IT+0x78>
 8001000:	3214      	adds	r2, #20
 8001002:	4293      	cmp	r3, r2
 8001004:	d01d      	beq.n	8001042 <HAL_DMA_Abort_IT+0x7e>
 8001006:	3214      	adds	r2, #20
 8001008:	4293      	cmp	r3, r2
 800100a:	bf0c      	ite	eq
 800100c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001010:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001014:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001016:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001018:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800101a:	2301      	movs	r3, #1
 800101c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001020:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001022:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001026:	b17b      	cbz	r3, 8001048 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001028:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800102a:	4620      	mov	r0, r4
 800102c:	e7d2      	b.n	8000fd4 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800102e:	2301      	movs	r3, #1
 8001030:	e7f0      	b.n	8001014 <HAL_DMA_Abort_IT+0x50>
 8001032:	2310      	movs	r3, #16
 8001034:	e7ee      	b.n	8001014 <HAL_DMA_Abort_IT+0x50>
 8001036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800103a:	e7eb      	b.n	8001014 <HAL_DMA_Abort_IT+0x50>
 800103c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001040:	e7e8      	b.n	8001014 <HAL_DMA_Abort_IT+0x50>
 8001042:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001046:	e7e5      	b.n	8001014 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001048:	4618      	mov	r0, r3
 800104a:	e7c3      	b.n	8000fd4 <HAL_DMA_Abort_IT+0x10>
 800104c:	40020008 	.word	0x40020008
 8001050:	40020000 	.word	0x40020000

08001054 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001054:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001058:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800105a:	4616      	mov	r6, r2
 800105c:	4b65      	ldr	r3, [pc, #404]	; (80011f4 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800105e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001204 <HAL_GPIO_Init+0x1b0>
 8001062:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001208 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001066:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800106a:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 800106c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001070:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001074:	45a0      	cmp	r8, r4
 8001076:	d17e      	bne.n	8001176 <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8001078:	684d      	ldr	r5, [r1, #4]
 800107a:	2d12      	cmp	r5, #18
 800107c:	f000 80ae 	beq.w	80011dc <HAL_GPIO_Init+0x188>
 8001080:	f200 8087 	bhi.w	8001192 <HAL_GPIO_Init+0x13e>
 8001084:	2d02      	cmp	r5, #2
 8001086:	f000 80a6 	beq.w	80011d6 <HAL_GPIO_Init+0x182>
 800108a:	d87b      	bhi.n	8001184 <HAL_GPIO_Init+0x130>
 800108c:	2d00      	cmp	r5, #0
 800108e:	f000 808d 	beq.w	80011ac <HAL_GPIO_Init+0x158>
 8001092:	2d01      	cmp	r5, #1
 8001094:	f000 809d 	beq.w	80011d2 <HAL_GPIO_Init+0x17e>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001098:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800109c:	2cff      	cmp	r4, #255	; 0xff
 800109e:	bf93      	iteet	ls
 80010a0:	4682      	movls	sl, r0
 80010a2:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80010a6:	3d08      	subhi	r5, #8
 80010a8:	f8d0 b000 	ldrls.w	fp, [r0]
 80010ac:	bf92      	itee	ls
 80010ae:	00b5      	lslls	r5, r6, #2
 80010b0:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80010b4:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010b6:	fa09 f805 	lsl.w	r8, r9, r5
 80010ba:	ea2b 0808 	bic.w	r8, fp, r8
 80010be:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010c2:	bf88      	it	hi
 80010c4:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010c8:	ea48 0505 	orr.w	r5, r8, r5
 80010cc:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010d0:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80010d4:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80010d8:	d04d      	beq.n	8001176 <HAL_GPIO_Init+0x122>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010da:	4f47      	ldr	r7, [pc, #284]	; (80011f8 <HAL_GPIO_Init+0x1a4>)
 80010dc:	f026 0803 	bic.w	r8, r6, #3
 80010e0:	69bd      	ldr	r5, [r7, #24]
 80010e2:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80010e6:	f045 0501 	orr.w	r5, r5, #1
 80010ea:	61bd      	str	r5, [r7, #24]
 80010ec:	69bd      	ldr	r5, [r7, #24]
 80010ee:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 80010f2:	f005 0501 	and.w	r5, r5, #1
 80010f6:	9501      	str	r5, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80010f8:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010fc:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80010fe:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001102:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001106:	fa09 f90b 	lsl.w	r9, r9, fp
 800110a:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800110e:	4d3b      	ldr	r5, [pc, #236]	; (80011fc <HAL_GPIO_Init+0x1a8>)
 8001110:	42a8      	cmp	r0, r5
 8001112:	d068      	beq.n	80011e6 <HAL_GPIO_Init+0x192>
 8001114:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001118:	42a8      	cmp	r0, r5
 800111a:	d066      	beq.n	80011ea <HAL_GPIO_Init+0x196>
 800111c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001120:	42a8      	cmp	r0, r5
 8001122:	d064      	beq.n	80011ee <HAL_GPIO_Init+0x19a>
 8001124:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001128:	42a8      	cmp	r0, r5
 800112a:	bf0c      	ite	eq
 800112c:	2503      	moveq	r5, #3
 800112e:	2504      	movne	r5, #4
 8001130:	fa05 f50b 	lsl.w	r5, r5, fp
 8001134:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001138:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800113c:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800113e:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001142:	bf14      	ite	ne
 8001144:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001146:	43a5      	biceq	r5, r4
 8001148:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800114a:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800114c:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001150:	bf14      	ite	ne
 8001152:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001154:	43a5      	biceq	r5, r4
 8001156:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001158:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800115a:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800115e:	bf14      	ite	ne
 8001160:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001162:	43a5      	biceq	r5, r4
 8001164:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001166:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001168:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800116c:	bf14      	ite	ne
 800116e:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001170:	ea25 0404 	biceq.w	r4, r5, r4
 8001174:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001176:	3601      	adds	r6, #1
 8001178:	2e10      	cmp	r6, #16
 800117a:	f47f af74 	bne.w	8001066 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 800117e:	b003      	add	sp, #12
 8001180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001184:	2d03      	cmp	r5, #3
 8001186:	d022      	beq.n	80011ce <HAL_GPIO_Init+0x17a>
 8001188:	2d11      	cmp	r5, #17
 800118a:	d185      	bne.n	8001098 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800118c:	68ca      	ldr	r2, [r1, #12]
 800118e:	3204      	adds	r2, #4
          break;
 8001190:	e782      	b.n	8001098 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001192:	4f1b      	ldr	r7, [pc, #108]	; (8001200 <HAL_GPIO_Init+0x1ac>)
 8001194:	42bd      	cmp	r5, r7
 8001196:	d009      	beq.n	80011ac <HAL_GPIO_Init+0x158>
 8001198:	d812      	bhi.n	80011c0 <HAL_GPIO_Init+0x16c>
 800119a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800120c <HAL_GPIO_Init+0x1b8>
 800119e:	454d      	cmp	r5, r9
 80011a0:	d004      	beq.n	80011ac <HAL_GPIO_Init+0x158>
 80011a2:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80011a6:	454d      	cmp	r5, r9
 80011a8:	f47f af76 	bne.w	8001098 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011ac:	688a      	ldr	r2, [r1, #8]
 80011ae:	b1c2      	cbz	r2, 80011e2 <HAL_GPIO_Init+0x18e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011b0:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80011b2:	bf0c      	ite	eq
 80011b4:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80011b8:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011bc:	2208      	movs	r2, #8
 80011be:	e76b      	b.n	8001098 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80011c0:	4565      	cmp	r5, ip
 80011c2:	d0f3      	beq.n	80011ac <HAL_GPIO_Init+0x158>
 80011c4:	4575      	cmp	r5, lr
 80011c6:	d0f1      	beq.n	80011ac <HAL_GPIO_Init+0x158>
 80011c8:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001210 <HAL_GPIO_Init+0x1bc>
 80011cc:	e7eb      	b.n	80011a6 <HAL_GPIO_Init+0x152>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011ce:	2200      	movs	r2, #0
 80011d0:	e762      	b.n	8001098 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011d2:	68ca      	ldr	r2, [r1, #12]
          break;
 80011d4:	e760      	b.n	8001098 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011d6:	68ca      	ldr	r2, [r1, #12]
 80011d8:	3208      	adds	r2, #8
          break;
 80011da:	e75d      	b.n	8001098 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011dc:	68ca      	ldr	r2, [r1, #12]
 80011de:	320c      	adds	r2, #12
          break;
 80011e0:	e75a      	b.n	8001098 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011e2:	2204      	movs	r2, #4
 80011e4:	e758      	b.n	8001098 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011e6:	2500      	movs	r5, #0
 80011e8:	e7a2      	b.n	8001130 <HAL_GPIO_Init+0xdc>
 80011ea:	2501      	movs	r5, #1
 80011ec:	e7a0      	b.n	8001130 <HAL_GPIO_Init+0xdc>
 80011ee:	2502      	movs	r5, #2
 80011f0:	e79e      	b.n	8001130 <HAL_GPIO_Init+0xdc>
 80011f2:	bf00      	nop
 80011f4:	40010400 	.word	0x40010400
 80011f8:	40021000 	.word	0x40021000
 80011fc:	40010800 	.word	0x40010800
 8001200:	10210000 	.word	0x10210000
 8001204:	10310000 	.word	0x10310000
 8001208:	10320000 	.word	0x10320000
 800120c:	10110000 	.word	0x10110000
 8001210:	10220000 	.word	0x10220000

08001214 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001214:	b10a      	cbz	r2, 800121a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001216:	6101      	str	r1, [r0, #16]
  }
}
 8001218:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800121a:	0409      	lsls	r1, r1, #16
 800121c:	e7fb      	b.n	8001216 <HAL_GPIO_WritePin+0x2>
	...

08001220 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001220:	6803      	ldr	r3, [r0, #0]
{
 8001222:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001226:	07db      	lsls	r3, r3, #31
{
 8001228:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800122a:	d410      	bmi.n	800124e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800122c:	682b      	ldr	r3, [r5, #0]
 800122e:	079f      	lsls	r7, r3, #30
 8001230:	d45e      	bmi.n	80012f0 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001232:	682b      	ldr	r3, [r5, #0]
 8001234:	0719      	lsls	r1, r3, #28
 8001236:	f100 8095 	bmi.w	8001364 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800123a:	682b      	ldr	r3, [r5, #0]
 800123c:	075a      	lsls	r2, r3, #29
 800123e:	f100 80bf 	bmi.w	80013c0 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001242:	69ea      	ldr	r2, [r5, #28]
 8001244:	2a00      	cmp	r2, #0
 8001246:	f040 812d 	bne.w	80014a4 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800124a:	2000      	movs	r0, #0
 800124c:	e014      	b.n	8001278 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800124e:	4c90      	ldr	r4, [pc, #576]	; (8001490 <HAL_RCC_OscConfig+0x270>)
 8001250:	6863      	ldr	r3, [r4, #4]
 8001252:	f003 030c 	and.w	r3, r3, #12
 8001256:	2b04      	cmp	r3, #4
 8001258:	d007      	beq.n	800126a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800125a:	6863      	ldr	r3, [r4, #4]
 800125c:	f003 030c 	and.w	r3, r3, #12
 8001260:	2b08      	cmp	r3, #8
 8001262:	d10c      	bne.n	800127e <HAL_RCC_OscConfig+0x5e>
 8001264:	6863      	ldr	r3, [r4, #4]
 8001266:	03de      	lsls	r6, r3, #15
 8001268:	d509      	bpl.n	800127e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800126a:	6823      	ldr	r3, [r4, #0]
 800126c:	039c      	lsls	r4, r3, #14
 800126e:	d5dd      	bpl.n	800122c <HAL_RCC_OscConfig+0xc>
 8001270:	686b      	ldr	r3, [r5, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1da      	bne.n	800122c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001276:	2001      	movs	r0, #1
}
 8001278:	b002      	add	sp, #8
 800127a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800127e:	686b      	ldr	r3, [r5, #4]
 8001280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001284:	d110      	bne.n	80012a8 <HAL_RCC_OscConfig+0x88>
 8001286:	6823      	ldr	r3, [r4, #0]
 8001288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800128c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800128e:	f7ff fcbb 	bl	8000c08 <HAL_GetTick>
 8001292:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001294:	6823      	ldr	r3, [r4, #0]
 8001296:	0398      	lsls	r0, r3, #14
 8001298:	d4c8      	bmi.n	800122c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800129a:	f7ff fcb5 	bl	8000c08 <HAL_GetTick>
 800129e:	1b80      	subs	r0, r0, r6
 80012a0:	2864      	cmp	r0, #100	; 0x64
 80012a2:	d9f7      	bls.n	8001294 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80012a4:	2003      	movs	r0, #3
 80012a6:	e7e7      	b.n	8001278 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a8:	b99b      	cbnz	r3, 80012d2 <HAL_RCC_OscConfig+0xb2>
 80012aa:	6823      	ldr	r3, [r4, #0]
 80012ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012b0:	6023      	str	r3, [r4, #0]
 80012b2:	6823      	ldr	r3, [r4, #0]
 80012b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012b8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80012ba:	f7ff fca5 	bl	8000c08 <HAL_GetTick>
 80012be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012c0:	6823      	ldr	r3, [r4, #0]
 80012c2:	0399      	lsls	r1, r3, #14
 80012c4:	d5b2      	bpl.n	800122c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012c6:	f7ff fc9f 	bl	8000c08 <HAL_GetTick>
 80012ca:	1b80      	subs	r0, r0, r6
 80012cc:	2864      	cmp	r0, #100	; 0x64
 80012ce:	d9f7      	bls.n	80012c0 <HAL_RCC_OscConfig+0xa0>
 80012d0:	e7e8      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	d103      	bne.n	80012e2 <HAL_RCC_OscConfig+0xc2>
 80012da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012de:	6023      	str	r3, [r4, #0]
 80012e0:	e7d1      	b.n	8001286 <HAL_RCC_OscConfig+0x66>
 80012e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e6:	6023      	str	r3, [r4, #0]
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ee:	e7cd      	b.n	800128c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80012f0:	4c67      	ldr	r4, [pc, #412]	; (8001490 <HAL_RCC_OscConfig+0x270>)
 80012f2:	6863      	ldr	r3, [r4, #4]
 80012f4:	f013 0f0c 	tst.w	r3, #12
 80012f8:	d007      	beq.n	800130a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012fa:	6863      	ldr	r3, [r4, #4]
 80012fc:	f003 030c 	and.w	r3, r3, #12
 8001300:	2b08      	cmp	r3, #8
 8001302:	d110      	bne.n	8001326 <HAL_RCC_OscConfig+0x106>
 8001304:	6863      	ldr	r3, [r4, #4]
 8001306:	03da      	lsls	r2, r3, #15
 8001308:	d40d      	bmi.n	8001326 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130a:	6823      	ldr	r3, [r4, #0]
 800130c:	079b      	lsls	r3, r3, #30
 800130e:	d502      	bpl.n	8001316 <HAL_RCC_OscConfig+0xf6>
 8001310:	692b      	ldr	r3, [r5, #16]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d1af      	bne.n	8001276 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001316:	6823      	ldr	r3, [r4, #0]
 8001318:	696a      	ldr	r2, [r5, #20]
 800131a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800131e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001322:	6023      	str	r3, [r4, #0]
 8001324:	e785      	b.n	8001232 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001326:	692a      	ldr	r2, [r5, #16]
 8001328:	4b5a      	ldr	r3, [pc, #360]	; (8001494 <HAL_RCC_OscConfig+0x274>)
 800132a:	b16a      	cbz	r2, 8001348 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 800132c:	2201      	movs	r2, #1
 800132e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001330:	f7ff fc6a 	bl	8000c08 <HAL_GetTick>
 8001334:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001336:	6823      	ldr	r3, [r4, #0]
 8001338:	079f      	lsls	r7, r3, #30
 800133a:	d4ec      	bmi.n	8001316 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133c:	f7ff fc64 	bl	8000c08 <HAL_GetTick>
 8001340:	1b80      	subs	r0, r0, r6
 8001342:	2802      	cmp	r0, #2
 8001344:	d9f7      	bls.n	8001336 <HAL_RCC_OscConfig+0x116>
 8001346:	e7ad      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001348:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800134a:	f7ff fc5d 	bl	8000c08 <HAL_GetTick>
 800134e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001350:	6823      	ldr	r3, [r4, #0]
 8001352:	0798      	lsls	r0, r3, #30
 8001354:	f57f af6d 	bpl.w	8001232 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001358:	f7ff fc56 	bl	8000c08 <HAL_GetTick>
 800135c:	1b80      	subs	r0, r0, r6
 800135e:	2802      	cmp	r0, #2
 8001360:	d9f6      	bls.n	8001350 <HAL_RCC_OscConfig+0x130>
 8001362:	e79f      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001364:	69aa      	ldr	r2, [r5, #24]
 8001366:	4c4a      	ldr	r4, [pc, #296]	; (8001490 <HAL_RCC_OscConfig+0x270>)
 8001368:	4b4b      	ldr	r3, [pc, #300]	; (8001498 <HAL_RCC_OscConfig+0x278>)
 800136a:	b1da      	cbz	r2, 80013a4 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 800136c:	2201      	movs	r2, #1
 800136e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001370:	f7ff fc4a 	bl	8000c08 <HAL_GetTick>
 8001374:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001376:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001378:	079b      	lsls	r3, r3, #30
 800137a:	d50d      	bpl.n	8001398 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800137c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001380:	4b46      	ldr	r3, [pc, #280]	; (800149c <HAL_RCC_OscConfig+0x27c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	fbb3 f3f2 	udiv	r3, r3, r2
 8001388:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800138a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800138c:	9b01      	ldr	r3, [sp, #4]
 800138e:	1e5a      	subs	r2, r3, #1
 8001390:	9201      	str	r2, [sp, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f9      	bne.n	800138a <HAL_RCC_OscConfig+0x16a>
 8001396:	e750      	b.n	800123a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001398:	f7ff fc36 	bl	8000c08 <HAL_GetTick>
 800139c:	1b80      	subs	r0, r0, r6
 800139e:	2802      	cmp	r0, #2
 80013a0:	d9e9      	bls.n	8001376 <HAL_RCC_OscConfig+0x156>
 80013a2:	e77f      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80013a4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80013a6:	f7ff fc2f 	bl	8000c08 <HAL_GetTick>
 80013aa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013ae:	079f      	lsls	r7, r3, #30
 80013b0:	f57f af43 	bpl.w	800123a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b4:	f7ff fc28 	bl	8000c08 <HAL_GetTick>
 80013b8:	1b80      	subs	r0, r0, r6
 80013ba:	2802      	cmp	r0, #2
 80013bc:	d9f6      	bls.n	80013ac <HAL_RCC_OscConfig+0x18c>
 80013be:	e771      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c0:	4c33      	ldr	r4, [pc, #204]	; (8001490 <HAL_RCC_OscConfig+0x270>)
 80013c2:	69e3      	ldr	r3, [r4, #28]
 80013c4:	00d8      	lsls	r0, r3, #3
 80013c6:	d424      	bmi.n	8001412 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80013c8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	69e3      	ldr	r3, [r4, #28]
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	61e3      	str	r3, [r4, #28]
 80013d2:	69e3      	ldr	r3, [r4, #28]
 80013d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013dc:	4e30      	ldr	r6, [pc, #192]	; (80014a0 <HAL_RCC_OscConfig+0x280>)
 80013de:	6833      	ldr	r3, [r6, #0]
 80013e0:	05d9      	lsls	r1, r3, #23
 80013e2:	d518      	bpl.n	8001416 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013e4:	68eb      	ldr	r3, [r5, #12]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d126      	bne.n	8001438 <HAL_RCC_OscConfig+0x218>
 80013ea:	6a23      	ldr	r3, [r4, #32]
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80013f2:	f7ff fc09 	bl	8000c08 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013f6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80013fa:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013fc:	6a23      	ldr	r3, [r4, #32]
 80013fe:	079b      	lsls	r3, r3, #30
 8001400:	d53f      	bpl.n	8001482 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001402:	2f00      	cmp	r7, #0
 8001404:	f43f af1d 	beq.w	8001242 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001408:	69e3      	ldr	r3, [r4, #28]
 800140a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800140e:	61e3      	str	r3, [r4, #28]
 8001410:	e717      	b.n	8001242 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001412:	2700      	movs	r7, #0
 8001414:	e7e2      	b.n	80013dc <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001416:	6833      	ldr	r3, [r6, #0]
 8001418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800141c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800141e:	f7ff fbf3 	bl	8000c08 <HAL_GetTick>
 8001422:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	6833      	ldr	r3, [r6, #0]
 8001426:	05da      	lsls	r2, r3, #23
 8001428:	d4dc      	bmi.n	80013e4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800142a:	f7ff fbed 	bl	8000c08 <HAL_GetTick>
 800142e:	eba0 0008 	sub.w	r0, r0, r8
 8001432:	2864      	cmp	r0, #100	; 0x64
 8001434:	d9f6      	bls.n	8001424 <HAL_RCC_OscConfig+0x204>
 8001436:	e735      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001438:	b9ab      	cbnz	r3, 8001466 <HAL_RCC_OscConfig+0x246>
 800143a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800143c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001440:	f023 0301 	bic.w	r3, r3, #1
 8001444:	6223      	str	r3, [r4, #32]
 8001446:	6a23      	ldr	r3, [r4, #32]
 8001448:	f023 0304 	bic.w	r3, r3, #4
 800144c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800144e:	f7ff fbdb 	bl	8000c08 <HAL_GetTick>
 8001452:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001454:	6a23      	ldr	r3, [r4, #32]
 8001456:	0798      	lsls	r0, r3, #30
 8001458:	d5d3      	bpl.n	8001402 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800145a:	f7ff fbd5 	bl	8000c08 <HAL_GetTick>
 800145e:	1b80      	subs	r0, r0, r6
 8001460:	4540      	cmp	r0, r8
 8001462:	d9f7      	bls.n	8001454 <HAL_RCC_OscConfig+0x234>
 8001464:	e71e      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001466:	2b05      	cmp	r3, #5
 8001468:	6a23      	ldr	r3, [r4, #32]
 800146a:	d103      	bne.n	8001474 <HAL_RCC_OscConfig+0x254>
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	6223      	str	r3, [r4, #32]
 8001472:	e7ba      	b.n	80013ea <HAL_RCC_OscConfig+0x1ca>
 8001474:	f023 0301 	bic.w	r3, r3, #1
 8001478:	6223      	str	r3, [r4, #32]
 800147a:	6a23      	ldr	r3, [r4, #32]
 800147c:	f023 0304 	bic.w	r3, r3, #4
 8001480:	e7b6      	b.n	80013f0 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001482:	f7ff fbc1 	bl	8000c08 <HAL_GetTick>
 8001486:	eba0 0008 	sub.w	r0, r0, r8
 800148a:	42b0      	cmp	r0, r6
 800148c:	d9b6      	bls.n	80013fc <HAL_RCC_OscConfig+0x1dc>
 800148e:	e709      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
 8001490:	40021000 	.word	0x40021000
 8001494:	42420000 	.word	0x42420000
 8001498:	42420480 	.word	0x42420480
 800149c:	20000008 	.word	0x20000008
 80014a0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014a4:	4c22      	ldr	r4, [pc, #136]	; (8001530 <HAL_RCC_OscConfig+0x310>)
 80014a6:	6863      	ldr	r3, [r4, #4]
 80014a8:	f003 030c 	and.w	r3, r3, #12
 80014ac:	2b08      	cmp	r3, #8
 80014ae:	f43f aee2 	beq.w	8001276 <HAL_RCC_OscConfig+0x56>
 80014b2:	2300      	movs	r3, #0
 80014b4:	4e1f      	ldr	r6, [pc, #124]	; (8001534 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014b6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80014b8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014ba:	d12b      	bne.n	8001514 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80014bc:	f7ff fba4 	bl	8000c08 <HAL_GetTick>
 80014c0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	0199      	lsls	r1, r3, #6
 80014c6:	d41f      	bmi.n	8001508 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014c8:	6a2b      	ldr	r3, [r5, #32]
 80014ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ce:	d105      	bne.n	80014dc <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014d0:	6862      	ldr	r2, [r4, #4]
 80014d2:	68a9      	ldr	r1, [r5, #8]
 80014d4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80014d8:	430a      	orrs	r2, r1
 80014da:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014dc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80014de:	6862      	ldr	r2, [r4, #4]
 80014e0:	430b      	orrs	r3, r1
 80014e2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80014e6:	4313      	orrs	r3, r2
 80014e8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80014ea:	2301      	movs	r3, #1
 80014ec:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80014ee:	f7ff fb8b 	bl	8000c08 <HAL_GetTick>
 80014f2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014f4:	6823      	ldr	r3, [r4, #0]
 80014f6:	019a      	lsls	r2, r3, #6
 80014f8:	f53f aea7 	bmi.w	800124a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014fc:	f7ff fb84 	bl	8000c08 <HAL_GetTick>
 8001500:	1b40      	subs	r0, r0, r5
 8001502:	2802      	cmp	r0, #2
 8001504:	d9f6      	bls.n	80014f4 <HAL_RCC_OscConfig+0x2d4>
 8001506:	e6cd      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001508:	f7ff fb7e 	bl	8000c08 <HAL_GetTick>
 800150c:	1bc0      	subs	r0, r0, r7
 800150e:	2802      	cmp	r0, #2
 8001510:	d9d7      	bls.n	80014c2 <HAL_RCC_OscConfig+0x2a2>
 8001512:	e6c7      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001514:	f7ff fb78 	bl	8000c08 <HAL_GetTick>
 8001518:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800151a:	6823      	ldr	r3, [r4, #0]
 800151c:	019b      	lsls	r3, r3, #6
 800151e:	f57f ae94 	bpl.w	800124a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001522:	f7ff fb71 	bl	8000c08 <HAL_GetTick>
 8001526:	1b40      	subs	r0, r0, r5
 8001528:	2802      	cmp	r0, #2
 800152a:	d9f6      	bls.n	800151a <HAL_RCC_OscConfig+0x2fa>
 800152c:	e6ba      	b.n	80012a4 <HAL_RCC_OscConfig+0x84>
 800152e:	bf00      	nop
 8001530:	40021000 	.word	0x40021000
 8001534:	42420060 	.word	0x42420060

08001538 <HAL_RCC_GetSysClockFreq>:
{
 8001538:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <HAL_RCC_GetSysClockFreq+0x64>)
{
 800153c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800153e:	ac02      	add	r4, sp, #8
 8001540:	f103 0510 	add.w	r5, r3, #16
 8001544:	4622      	mov	r2, r4
 8001546:	6818      	ldr	r0, [r3, #0]
 8001548:	6859      	ldr	r1, [r3, #4]
 800154a:	3308      	adds	r3, #8
 800154c:	c203      	stmia	r2!, {r0, r1}
 800154e:	42ab      	cmp	r3, r5
 8001550:	4614      	mov	r4, r2
 8001552:	d1f7      	bne.n	8001544 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001554:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8001558:	4911      	ldr	r1, [pc, #68]	; (80015a0 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800155a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800155e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001560:	f003 020c 	and.w	r2, r3, #12
 8001564:	2a08      	cmp	r2, #8
 8001566:	d117      	bne.n	8001598 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001568:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800156c:	a806      	add	r0, sp, #24
 800156e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001570:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001572:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001576:	d50c      	bpl.n	8001592 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001578:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800157a:	480a      	ldr	r0, [pc, #40]	; (80015a4 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800157c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001580:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001582:	aa06      	add	r2, sp, #24
 8001584:	4413      	add	r3, r2
 8001586:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800158a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800158e:	b007      	add	sp, #28
 8001590:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <HAL_RCC_GetSysClockFreq+0x70>)
 8001594:	4350      	muls	r0, r2
 8001596:	e7fa      	b.n	800158e <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001598:	4802      	ldr	r0, [pc, #8]	; (80015a4 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 800159a:	e7f8      	b.n	800158e <HAL_RCC_GetSysClockFreq+0x56>
 800159c:	080058a8 	.word	0x080058a8
 80015a0:	40021000 	.word	0x40021000
 80015a4:	007a1200 	.word	0x007a1200
 80015a8:	003d0900 	.word	0x003d0900

080015ac <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015ac:	4a53      	ldr	r2, [pc, #332]	; (80016fc <HAL_RCC_ClockConfig+0x150>)
{
 80015ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015b2:	6813      	ldr	r3, [r2, #0]
{
 80015b4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	428b      	cmp	r3, r1
{
 80015bc:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015be:	d328      	bcc.n	8001612 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015c0:	6829      	ldr	r1, [r5, #0]
 80015c2:	078c      	lsls	r4, r1, #30
 80015c4:	d432      	bmi.n	800162c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015c6:	07ca      	lsls	r2, r1, #31
 80015c8:	d445      	bmi.n	8001656 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80015ca:	4a4c      	ldr	r2, [pc, #304]	; (80016fc <HAL_RCC_ClockConfig+0x150>)
 80015cc:	6813      	ldr	r3, [r2, #0]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	42b3      	cmp	r3, r6
 80015d4:	d87f      	bhi.n	80016d6 <HAL_RCC_ClockConfig+0x12a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d6:	682a      	ldr	r2, [r5, #0]
 80015d8:	4c49      	ldr	r4, [pc, #292]	; (8001700 <HAL_RCC_ClockConfig+0x154>)
 80015da:	f012 0f04 	tst.w	r2, #4
 80015de:	f040 8085 	bne.w	80016ec <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e2:	0713      	lsls	r3, r2, #28
 80015e4:	d506      	bpl.n	80015f4 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015e6:	6863      	ldr	r3, [r4, #4]
 80015e8:	692a      	ldr	r2, [r5, #16]
 80015ea:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80015ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80015f2:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015f4:	f7ff ffa0 	bl	8001538 <HAL_RCC_GetSysClockFreq>
 80015f8:	6863      	ldr	r3, [r4, #4]
 80015fa:	4a42      	ldr	r2, [pc, #264]	; (8001704 <HAL_RCC_ClockConfig+0x158>)
 80015fc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001600:	5cd3      	ldrb	r3, [r2, r3]
 8001602:	40d8      	lsrs	r0, r3
 8001604:	4b40      	ldr	r3, [pc, #256]	; (8001708 <HAL_RCC_ClockConfig+0x15c>)
 8001606:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001608:	2000      	movs	r0, #0
 800160a:	f7ff fabb 	bl	8000b84 <HAL_InitTick>
  return HAL_OK;
 800160e:	2000      	movs	r0, #0
 8001610:	e00a      	b.n	8001628 <HAL_RCC_ClockConfig+0x7c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001612:	6813      	ldr	r3, [r2, #0]
 8001614:	f023 0307 	bic.w	r3, r3, #7
 8001618:	430b      	orrs	r3, r1
 800161a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800161c:	6813      	ldr	r3, [r2, #0]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	428b      	cmp	r3, r1
 8001624:	d0cc      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001626:	2001      	movs	r0, #1
}
 8001628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800162c:	4b34      	ldr	r3, [pc, #208]	; (8001700 <HAL_RCC_ClockConfig+0x154>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800162e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001632:	bf1e      	ittt	ne
 8001634:	685a      	ldrne	r2, [r3, #4]
 8001636:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800163a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800163c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800163e:	bf42      	ittt	mi
 8001640:	685a      	ldrmi	r2, [r3, #4]
 8001642:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001646:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	68a8      	ldr	r0, [r5, #8]
 800164c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001650:	4302      	orrs	r2, r0
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	e7b7      	b.n	80015c6 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001656:	686a      	ldr	r2, [r5, #4]
 8001658:	4c29      	ldr	r4, [pc, #164]	; (8001700 <HAL_RCC_ClockConfig+0x154>)
 800165a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165c:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800165e:	d11b      	bne.n	8001698 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001660:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001664:	d0df      	beq.n	8001626 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001666:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001668:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800166c:	f023 0303 	bic.w	r3, r3, #3
 8001670:	4313      	orrs	r3, r2
 8001672:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001674:	f7ff fac8 	bl	8000c08 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001678:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800167a:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800167c:	2b01      	cmp	r3, #1
 800167e:	d113      	bne.n	80016a8 <HAL_RCC_ClockConfig+0xfc>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001680:	6863      	ldr	r3, [r4, #4]
 8001682:	f003 030c 	and.w	r3, r3, #12
 8001686:	2b04      	cmp	r3, #4
 8001688:	d09f      	beq.n	80015ca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168a:	f7ff fabd 	bl	8000c08 <HAL_GetTick>
 800168e:	1bc0      	subs	r0, r0, r7
 8001690:	4540      	cmp	r0, r8
 8001692:	d9f5      	bls.n	8001680 <HAL_RCC_ClockConfig+0xd4>
          return HAL_TIMEOUT;
 8001694:	2003      	movs	r0, #3
 8001696:	e7c7      	b.n	8001628 <HAL_RCC_ClockConfig+0x7c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001698:	2a02      	cmp	r2, #2
 800169a:	d102      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xf6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800169c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80016a0:	e7e0      	b.n	8001664 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a2:	f013 0f02 	tst.w	r3, #2
 80016a6:	e7dd      	b.n	8001664 <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d10f      	bne.n	80016cc <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016ac:	6863      	ldr	r3, [r4, #4]
 80016ae:	f003 030c 	and.w	r3, r3, #12
 80016b2:	2b08      	cmp	r3, #8
 80016b4:	d089      	beq.n	80015ca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b6:	f7ff faa7 	bl	8000c08 <HAL_GetTick>
 80016ba:	1bc0      	subs	r0, r0, r7
 80016bc:	4540      	cmp	r0, r8
 80016be:	d9f5      	bls.n	80016ac <HAL_RCC_ClockConfig+0x100>
 80016c0:	e7e8      	b.n	8001694 <HAL_RCC_ClockConfig+0xe8>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c2:	f7ff faa1 	bl	8000c08 <HAL_GetTick>
 80016c6:	1bc0      	subs	r0, r0, r7
 80016c8:	4540      	cmp	r0, r8
 80016ca:	d8e3      	bhi.n	8001694 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80016cc:	6863      	ldr	r3, [r4, #4]
 80016ce:	f013 0f0c 	tst.w	r3, #12
 80016d2:	d1f6      	bne.n	80016c2 <HAL_RCC_ClockConfig+0x116>
 80016d4:	e779      	b.n	80015ca <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d6:	6813      	ldr	r3, [r2, #0]
 80016d8:	f023 0307 	bic.w	r3, r3, #7
 80016dc:	4333      	orrs	r3, r6
 80016de:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016e0:	6813      	ldr	r3, [r2, #0]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	42b3      	cmp	r3, r6
 80016e8:	d19d      	bne.n	8001626 <HAL_RCC_ClockConfig+0x7a>
 80016ea:	e774      	b.n	80015d6 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016ec:	6863      	ldr	r3, [r4, #4]
 80016ee:	68e9      	ldr	r1, [r5, #12]
 80016f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80016f4:	430b      	orrs	r3, r1
 80016f6:	6063      	str	r3, [r4, #4]
 80016f8:	e773      	b.n	80015e2 <HAL_RCC_ClockConfig+0x36>
 80016fa:	bf00      	nop
 80016fc:	40022000 	.word	0x40022000
 8001700:	40021000 	.word	0x40021000
 8001704:	080058b8 	.word	0x080058b8
 8001708:	20000008 	.word	0x20000008

0800170c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800170c:	4b04      	ldr	r3, [pc, #16]	; (8001720 <HAL_RCC_GetPCLK1Freq+0x14>)
 800170e:	4a05      	ldr	r2, [pc, #20]	; (8001724 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001716:	5cd3      	ldrb	r3, [r2, r3]
 8001718:	4a03      	ldr	r2, [pc, #12]	; (8001728 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800171a:	6810      	ldr	r0, [r2, #0]
}    
 800171c:	40d8      	lsrs	r0, r3
 800171e:	4770      	bx	lr
 8001720:	40021000 	.word	0x40021000
 8001724:	080058c8 	.word	0x080058c8
 8001728:	20000008 	.word	0x20000008

0800172c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800172c:	4b04      	ldr	r3, [pc, #16]	; (8001740 <HAL_RCC_GetPCLK2Freq+0x14>)
 800172e:	4a05      	ldr	r2, [pc, #20]	; (8001744 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001736:	5cd3      	ldrb	r3, [r2, r3]
 8001738:	4a03      	ldr	r2, [pc, #12]	; (8001748 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800173a:	6810      	ldr	r0, [r2, #0]
} 
 800173c:	40d8      	lsrs	r0, r3
 800173e:	4770      	bx	lr
 8001740:	40021000 	.word	0x40021000
 8001744:	080058c8 	.word	0x080058c8
 8001748:	20000008 	.word	0x20000008

0800174c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800174c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800174e:	4604      	mov	r4, r0
 8001750:	2800      	cmp	r0, #0
 8001752:	d034      	beq.n	80017be <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001758:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800175c:	b90b      	cbnz	r3, 8001762 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800175e:	f002 f927 	bl	80039b0 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8001762:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001764:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001766:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800176a:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800176c:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800176e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001772:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001774:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001778:	4303      	orrs	r3, r0
 800177a:	68e0      	ldr	r0, [r4, #12]
 800177c:	4303      	orrs	r3, r0
 800177e:	6920      	ldr	r0, [r4, #16]
 8001780:	4303      	orrs	r3, r0
 8001782:	6960      	ldr	r0, [r4, #20]
 8001784:	4303      	orrs	r3, r0
 8001786:	69e0      	ldr	r0, [r4, #28]
 8001788:	4303      	orrs	r3, r0
 800178a:	6a20      	ldr	r0, [r4, #32]
 800178c:	4303      	orrs	r3, r0
 800178e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001790:	4303      	orrs	r3, r0
 8001792:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001796:	4303      	orrs	r3, r0
 8001798:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800179a:	0c12      	lsrs	r2, r2, #16
 800179c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800179e:	f002 0204 	and.w	r2, r2, #4
 80017a2:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80017a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80017a6:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80017a8:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017aa:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017ac:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017b2:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 80017b4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017b6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80017b8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
}
 80017bc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017be:	2001      	movs	r0, #1
 80017c0:	e7fc      	b.n	80017bc <HAL_SPI_Init+0x70>

080017c2 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017c2:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80017c4:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	f042 0201 	orr.w	r2, r2, #1
 80017cc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	f042 0201 	orr.w	r2, r2, #1
 80017d4:	601a      	str	r2, [r3, #0]
}
 80017d6:	4770      	bx	lr

080017d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80017d8:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80017da:	b189      	cbz	r1, 8001800 <HAL_TIM_Encoder_Start+0x28>
 80017dc:	2904      	cmp	r1, #4
 80017de:	d007      	beq.n	80017f0 <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80017e0:	6a1a      	ldr	r2, [r3, #32]
 80017e2:	f022 0201 	bic.w	r2, r2, #1
 80017e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80017e8:	6a1a      	ldr	r2, [r3, #32]
 80017ea:	f042 0201 	orr.w	r2, r2, #1
 80017ee:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80017f0:	6a1a      	ldr	r2, [r3, #32]
 80017f2:	f022 0210 	bic.w	r2, r2, #16
 80017f6:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80017f8:	6a1a      	ldr	r2, [r3, #32]
 80017fa:	f042 0210 	orr.w	r2, r2, #16
 80017fe:	e006      	b.n	800180e <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001800:	6a1a      	ldr	r2, [r3, #32]
 8001802:	f022 0201 	bic.w	r2, r2, #1
 8001806:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001808:	6a1a      	ldr	r2, [r3, #32]
 800180a:	f042 0201 	orr.w	r2, r2, #1
 800180e:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001810:	681a      	ldr	r2, [r3, #0]
}
 8001812:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001814:	f042 0201 	orr.w	r2, r2, #1
 8001818:	601a      	str	r2, [r3, #0]
}
 800181a:	4770      	bx	lr

0800181c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800181c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001820:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001822:	2b01      	cmp	r3, #1
 8001824:	f04f 0302 	mov.w	r3, #2
 8001828:	d01c      	beq.n	8001864 <HAL_TIM_ConfigClockSource+0x48>
 800182a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800182c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001830:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001832:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001836:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001838:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800183c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001840:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001842:	680a      	ldr	r2, [r1, #0]
 8001844:	2a40      	cmp	r2, #64	; 0x40
 8001846:	d079      	beq.n	800193c <HAL_TIM_ConfigClockSource+0x120>
 8001848:	d819      	bhi.n	800187e <HAL_TIM_ConfigClockSource+0x62>
 800184a:	2a10      	cmp	r2, #16
 800184c:	f000 8093 	beq.w	8001976 <HAL_TIM_ConfigClockSource+0x15a>
 8001850:	d80a      	bhi.n	8001868 <HAL_TIM_ConfigClockSource+0x4c>
 8001852:	2a00      	cmp	r2, #0
 8001854:	f000 8089 	beq.w	800196a <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001858:	2301      	movs	r3, #1
 800185a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800185e:	2300      	movs	r3, #0
 8001860:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001864:	4618      	mov	r0, r3
}
 8001866:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001868:	2a20      	cmp	r2, #32
 800186a:	f000 808a 	beq.w	8001982 <HAL_TIM_ConfigClockSource+0x166>
 800186e:	2a30      	cmp	r2, #48	; 0x30
 8001870:	d1f2      	bne.n	8001858 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8001872:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001874:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001878:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800187c:	e036      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800187e:	2a70      	cmp	r2, #112	; 0x70
 8001880:	d036      	beq.n	80018f0 <HAL_TIM_ConfigClockSource+0xd4>
 8001882:	d81b      	bhi.n	80018bc <HAL_TIM_ConfigClockSource+0xa0>
 8001884:	2a50      	cmp	r2, #80	; 0x50
 8001886:	d042      	beq.n	800190e <HAL_TIM_ConfigClockSource+0xf2>
 8001888:	2a60      	cmp	r2, #96	; 0x60
 800188a:	d1e5      	bne.n	8001858 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800188c:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800188e:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001890:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001894:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001896:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001898:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800189a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800189c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80018a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80018a4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80018a8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80018ac:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80018ae:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80018b0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80018b2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80018b6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80018ba:	e017      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80018bc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80018c0:	d011      	beq.n	80018e6 <HAL_TIM_ConfigClockSource+0xca>
 80018c2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80018c6:	d1c7      	bne.n	8001858 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80018c8:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80018cc:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80018ce:	68c9      	ldr	r1, [r1, #12]
 80018d0:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80018d2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80018d6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80018da:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80018dc:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018e4:	e002      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	e7b3      	b.n	8001858 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr = TIMx->SMCR;
 80018f0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80018f2:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80018f6:	68c9      	ldr	r1, [r1, #12]
 80018f8:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80018fa:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80018fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001902:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001904:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001906:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001908:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800190c:	e7ee      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800190e:	684c      	ldr	r4, [r1, #4]
 8001910:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001912:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001914:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001916:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800191a:	f025 0501 	bic.w	r5, r5, #1
 800191e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001920:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001922:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001924:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001928:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800192c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800192e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001930:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001932:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001936:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800193a:	e7d7      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800193c:	684c      	ldr	r4, [r1, #4]
 800193e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001940:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001942:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001944:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001948:	f025 0501 	bic.w	r5, r5, #1
 800194c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800194e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001950:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001952:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001956:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800195a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800195c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800195e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001960:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001964:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001968:	e7c0      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800196a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800196c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001970:	f042 0207 	orr.w	r2, r2, #7
 8001974:	e7ba      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001976:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001978:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800197c:	f042 0217 	orr.w	r2, r2, #23
 8001980:	e7b4      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001982:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001984:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001988:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800198c:	e7ae      	b.n	80018ec <HAL_TIM_ConfigClockSource+0xd0>
	...

08001990 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001990:	4a1a      	ldr	r2, [pc, #104]	; (80019fc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001992:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001994:	4290      	cmp	r0, r2
 8001996:	d00a      	beq.n	80019ae <TIM_Base_SetConfig+0x1e>
 8001998:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800199c:	d007      	beq.n	80019ae <TIM_Base_SetConfig+0x1e>
 800199e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80019a2:	4290      	cmp	r0, r2
 80019a4:	d003      	beq.n	80019ae <TIM_Base_SetConfig+0x1e>
 80019a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019aa:	4290      	cmp	r0, r2
 80019ac:	d115      	bne.n	80019da <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80019ae:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80019b4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019b6:	4a11      	ldr	r2, [pc, #68]	; (80019fc <TIM_Base_SetConfig+0x6c>)
 80019b8:	4290      	cmp	r0, r2
 80019ba:	d00a      	beq.n	80019d2 <TIM_Base_SetConfig+0x42>
 80019bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80019c0:	d007      	beq.n	80019d2 <TIM_Base_SetConfig+0x42>
 80019c2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80019c6:	4290      	cmp	r0, r2
 80019c8:	d003      	beq.n	80019d2 <TIM_Base_SetConfig+0x42>
 80019ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019ce:	4290      	cmp	r0, r2
 80019d0:	d103      	bne.n	80019da <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019d2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80019d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019d8:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80019da:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 80019dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80019e0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80019e2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019e4:	688b      	ldr	r3, [r1, #8]
 80019e6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80019e8:	680b      	ldr	r3, [r1, #0]
 80019ea:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019ec:	4b03      	ldr	r3, [pc, #12]	; (80019fc <TIM_Base_SetConfig+0x6c>)
 80019ee:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80019f0:	bf04      	itt	eq
 80019f2:	690b      	ldreq	r3, [r1, #16]
 80019f4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80019f6:	2301      	movs	r3, #1
 80019f8:	6143      	str	r3, [r0, #20]
}
 80019fa:	4770      	bx	lr
 80019fc:	40012c00 	.word	0x40012c00

08001a00 <HAL_TIM_Base_Init>:
{
 8001a00:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001a02:	4604      	mov	r4, r0
 8001a04:	b1a0      	cbz	r0, 8001a30 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001a06:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001a0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a0e:	b91b      	cbnz	r3, 8001a18 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001a10:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001a14:	f002 f864 	bl	8003ae0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001a18:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a1a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001a1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a20:	1d21      	adds	r1, r4, #4
 8001a22:	f7ff ffb5 	bl	8001990 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001a26:	2301      	movs	r3, #1
  return HAL_OK;
 8001a28:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001a2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8001a2e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a30:	2001      	movs	r0, #1
 8001a32:	e7fc      	b.n	8001a2e <HAL_TIM_Base_Init+0x2e>

08001a34 <HAL_TIM_Encoder_Init>:
{
 8001a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a36:	460c      	mov	r4, r1
  if(htim == NULL)
 8001a38:	4605      	mov	r5, r0
 8001a3a:	2800      	cmp	r0, #0
 8001a3c:	d041      	beq.n	8001ac2 <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001a3e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001a42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a46:	b91b      	cbnz	r3, 8001a50 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8001a48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8001a4c:	f001 ffec 	bl	8003a28 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001a50:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 8001a52:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001a54:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 8001a58:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001a5c:	6883      	ldr	r3, [r0, #8]
 8001a5e:	f023 0307 	bic.w	r3, r3, #7
 8001a62:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a64:	f7ff ff94 	bl	8001990 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8001a68:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8001a6a:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001a6c:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001a6e:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001a70:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8001a72:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001a74:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001a76:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a7a:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001a7e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8001a82:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001a84:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001a88:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001a8a:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a92:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 8001a94:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001a96:	430b      	orrs	r3, r1
 8001a98:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001a9a:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001a9e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8001aa2:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001aa4:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001aa6:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001aaa:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001aac:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001aae:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8001ab2:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001ab4:	4317      	orrs	r7, r2
  htim->State= HAL_TIM_STATE_READY;
 8001ab6:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8001ab8:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 8001aba:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001abc:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
}
 8001ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001ac2:	2001      	movs	r0, #1
 8001ac4:	e7fc      	b.n	8001ac0 <HAL_TIM_Encoder_Init+0x8c>

08001ac6 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001ac6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001aca:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	f04f 0302 	mov.w	r3, #2
 8001ad2:	d018      	beq.n	8001b06 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001ad4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001ad8:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001ada:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001adc:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001ade:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001ae0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001ae4:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001ae6:	685a      	ldr	r2, [r3, #4]
 8001ae8:	4322      	orrs	r2, r4
 8001aea:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001af2:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001af4:	689a      	ldr	r2, [r3, #8]
 8001af6:	430a      	orrs	r2, r1
 8001af8:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001afa:	2301      	movs	r3, #1
 8001afc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b00:	2300      	movs	r3, #0
 8001b02:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001b06:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001b08:	bd10      	pop	{r4, pc}

08001b0a <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b0a:	6803      	ldr	r3, [r0, #0]
 8001b0c:	68da      	ldr	r2, [r3, #12]
 8001b0e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001b12:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b14:	695a      	ldr	r2, [r3, #20]
 8001b16:	f022 0201 	bic.w	r2, r2, #1
 8001b1a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b1c:	2320      	movs	r3, #32
 8001b1e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8001b22:	4770      	bx	lr

08001b24 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b28:	4680      	mov	r8, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b2a:	6803      	ldr	r3, [r0, #0]
 8001b2c:	68c1      	ldr	r1, [r0, #12]
 8001b2e:	691a      	ldr	r2, [r3, #16]
 8001b30:	2419      	movs	r4, #25
 8001b32:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001b36:	430a      	orrs	r2, r1
 8001b38:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b3a:	6882      	ldr	r2, [r0, #8]
 8001b3c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 8001b3e:	68d9      	ldr	r1, [r3, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b40:	4302      	orrs	r2, r0
 8001b42:	f8d8 0014 	ldr.w	r0, [r8, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001b46:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8001b4a:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b4e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, 
 8001b50:	430a      	orrs	r2, r1
 8001b52:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b54:	695a      	ldr	r2, [r3, #20]
 8001b56:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8001b5a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001b62:	4a3e      	ldr	r2, [pc, #248]	; (8001c5c <UART_SetConfig+0x138>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d147      	bne.n	8001bf8 <UART_SetConfig+0xd4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001b68:	f7ff fde0 	bl	800172c <HAL_RCC_GetPCLK2Freq>
 8001b6c:	fb04 f300 	mul.w	r3, r4, r0
 8001b70:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8001b74:	2764      	movs	r7, #100	; 0x64
 8001b76:	00b6      	lsls	r6, r6, #2
 8001b78:	fbb3 f3f6 	udiv	r3, r3, r6
 8001b7c:	fbb3 f3f7 	udiv	r3, r3, r7
 8001b80:	011e      	lsls	r6, r3, #4
 8001b82:	f7ff fdd3 	bl	800172c <HAL_RCC_GetPCLK2Freq>
 8001b86:	4360      	muls	r0, r4
 8001b88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	fbb0 f5f3 	udiv	r5, r0, r3
 8001b92:	f7ff fdcb 	bl	800172c <HAL_RCC_GetPCLK2Freq>
 8001b96:	4360      	muls	r0, r4
 8001b98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ba2:	fbb3 f3f7 	udiv	r3, r3, r7
 8001ba6:	fb07 5313 	mls	r3, r7, r3, r5
 8001baa:	011b      	lsls	r3, r3, #4
 8001bac:	3332      	adds	r3, #50	; 0x32
 8001bae:	fbb3 f3f7 	udiv	r3, r3, r7
 8001bb2:	f003 05f0 	and.w	r5, r3, #240	; 0xf0
 8001bb6:	f7ff fdb9 	bl	800172c <HAL_RCC_GetPCLK2Freq>
 8001bba:	4360      	muls	r0, r4
 8001bbc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8001bc0:	0092      	lsls	r2, r2, #2
 8001bc2:	fbb0 f9f2 	udiv	r9, r0, r2
 8001bc6:	f7ff fdb1 	bl	800172c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001bca:	4360      	muls	r0, r4
 8001bcc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001bd0:	f8d8 2000 	ldr.w	r2, [r8]
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bda:	fbb3 f3f7 	udiv	r3, r3, r7
 8001bde:	fb07 9313 	mls	r3, r7, r3, r9
 8001be2:	011b      	lsls	r3, r3, #4
 8001be4:	3332      	adds	r3, #50	; 0x32
 8001be6:	fbb3 f3f7 	udiv	r3, r3, r7
 8001bea:	f003 030f 	and.w	r3, r3, #15
 8001bee:	432b      	orrs	r3, r5
 8001bf0:	4433      	add	r3, r6
 8001bf2:	6093      	str	r3, [r2, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8001bf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001bf8:	f7ff fd88 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 8001bfc:	fb04 f300 	mul.w	r3, r4, r0
 8001c00:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8001c04:	2764      	movs	r7, #100	; 0x64
 8001c06:	00b6      	lsls	r6, r6, #2
 8001c08:	fbb3 f3f6 	udiv	r3, r3, r6
 8001c0c:	fbb3 f3f7 	udiv	r3, r3, r7
 8001c10:	011e      	lsls	r6, r3, #4
 8001c12:	f7ff fd7b 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 8001c16:	4360      	muls	r0, r4
 8001c18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	fbb0 f5f3 	udiv	r5, r0, r3
 8001c22:	f7ff fd73 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 8001c26:	4360      	muls	r0, r4
 8001c28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c32:	fbb3 f3f7 	udiv	r3, r3, r7
 8001c36:	fb07 5313 	mls	r3, r7, r3, r5
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	3332      	adds	r3, #50	; 0x32
 8001c3e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001c42:	f003 05f0 	and.w	r5, r3, #240	; 0xf0
 8001c46:	f7ff fd61 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 8001c4a:	4360      	muls	r0, r4
 8001c4c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8001c50:	0092      	lsls	r2, r2, #2
 8001c52:	fbb0 f9f2 	udiv	r9, r0, r2
 8001c56:	f7ff fd59 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 8001c5a:	e7b6      	b.n	8001bca <UART_SetConfig+0xa6>
 8001c5c:	40013800 	.word	0x40013800

08001c60 <HAL_UART_Init>:
{
 8001c60:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001c62:	4604      	mov	r4, r0
 8001c64:	b340      	cbz	r0, 8001cb8 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001c66:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c6a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c6e:	b91b      	cbnz	r3, 8001c78 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001c70:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001c74:	f001 ff4c 	bl	8003b10 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001c78:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001c7a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001c7c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001c80:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c82:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001c84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c88:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c8a:	f7ff ff4b 	bl	8001b24 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c8e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c90:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c9a:	695a      	ldr	r2, [r3, #20]
 8001c9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ca0:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001ca2:	68da      	ldr	r2, [r3, #12]
 8001ca4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ca8:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001caa:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cac:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001cae:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001cb2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001cb6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cb8:	2001      	movs	r0, #1
 8001cba:	e7fc      	b.n	8001cb6 <HAL_UART_Init+0x56>

08001cbc <HAL_UART_TxCpltCallback>:
 8001cbc:	4770      	bx	lr

08001cbe <HAL_UART_RxCpltCallback>:
 8001cbe:	4770      	bx	lr

08001cc0 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001cc0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001cc4:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001cc6:	2b22      	cmp	r3, #34	; 0x22
 8001cc8:	d133      	bne.n	8001d32 <UART_Receive_IT+0x72>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001cca:	6881      	ldr	r1, [r0, #8]
 8001ccc:	6904      	ldr	r4, [r0, #16]
 8001cce:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001cd2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001cd4:	6802      	ldr	r2, [r0, #0]
 8001cd6:	d123      	bne.n	8001d20 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001cd8:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001cda:	b9ec      	cbnz	r4, 8001d18 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001cdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ce0:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001ce4:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8001ce6:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001ce8:	3c01      	subs	r4, #1
 8001cea:	b2a4      	uxth	r4, r4
 8001cec:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001cee:	b98c      	cbnz	r4, 8001d14 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001cf0:	6803      	ldr	r3, [r0, #0]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	f022 0220 	bic.w	r2, r2, #32
 8001cf8:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001cfa:	68da      	ldr	r2, [r3, #12]
 8001cfc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d00:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001d02:	695a      	ldr	r2, [r3, #20]
 8001d04:	f022 0201 	bic.w	r2, r2, #1
 8001d08:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001d10:	f7ff ffd5 	bl	8001cbe <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001d14:	2000      	movs	r0, #0
 8001d16:	e00d      	b.n	8001d34 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	f823 2b01 	strh.w	r2, [r3], #1
 8001d1e:	e7e1      	b.n	8001ce4 <UART_Receive_IT+0x24>
 8001d20:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001d22:	6852      	ldr	r2, [r2, #4]
 8001d24:	6281      	str	r1, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001d26:	b90c      	cbnz	r4, 8001d2c <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001d28:	701a      	strb	r2, [r3, #0]
 8001d2a:	e7dc      	b.n	8001ce6 <UART_Receive_IT+0x26>
 8001d2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d30:	e7fa      	b.n	8001d28 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001d32:	2002      	movs	r0, #2
}
 8001d34:	bd10      	pop	{r4, pc}

08001d36 <HAL_UART_ErrorCallback>:
 8001d36:	4770      	bx	lr

08001d38 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d38:	6803      	ldr	r3, [r0, #0]
{
 8001d3a:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d3c:	681a      	ldr	r2, [r3, #0]
{
 8001d3e:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8001d40:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d42:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d44:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8001d46:	d107      	bne.n	8001d58 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d48:	0696      	lsls	r6, r2, #26
 8001d4a:	d558      	bpl.n	8001dfe <HAL_UART_IRQHandler+0xc6>
 8001d4c:	068d      	lsls	r5, r1, #26
 8001d4e:	d556      	bpl.n	8001dfe <HAL_UART_IRQHandler+0xc6>
}
 8001d50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001d54:	f7ff bfb4 	b.w	8001cc0 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001d58:	f015 0501 	ands.w	r5, r5, #1
 8001d5c:	d102      	bne.n	8001d64 <HAL_UART_IRQHandler+0x2c>
 8001d5e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001d62:	d04c      	beq.n	8001dfe <HAL_UART_IRQHandler+0xc6>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001d64:	07d3      	lsls	r3, r2, #31
 8001d66:	d505      	bpl.n	8001d74 <HAL_UART_IRQHandler+0x3c>
 8001d68:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001d6a:	bf42      	ittt	mi
 8001d6c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001d6e:	f043 0301 	orrmi.w	r3, r3, #1
 8001d72:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d74:	0750      	lsls	r0, r2, #29
 8001d76:	d504      	bpl.n	8001d82 <HAL_UART_IRQHandler+0x4a>
 8001d78:	b11d      	cbz	r5, 8001d82 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001d7a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d82:	0793      	lsls	r3, r2, #30
 8001d84:	d504      	bpl.n	8001d90 <HAL_UART_IRQHandler+0x58>
 8001d86:	b11d      	cbz	r5, 8001d90 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d88:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d8a:	f043 0304 	orr.w	r3, r3, #4
 8001d8e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d90:	0716      	lsls	r6, r2, #28
 8001d92:	d504      	bpl.n	8001d9e <HAL_UART_IRQHandler+0x66>
 8001d94:	b11d      	cbz	r5, 8001d9e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d98:	f043 0308 	orr.w	r3, r3, #8
 8001d9c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d9e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001da0:	b343      	cbz	r3, 8001df4 <HAL_UART_IRQHandler+0xbc>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001da2:	0695      	lsls	r5, r2, #26
 8001da4:	d504      	bpl.n	8001db0 <HAL_UART_IRQHandler+0x78>
 8001da6:	0688      	lsls	r0, r1, #26
 8001da8:	d502      	bpl.n	8001db0 <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 8001daa:	4620      	mov	r0, r4
 8001dac:	f7ff ff88 	bl	8001cc0 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001db0:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001db2:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001db4:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001db6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001db8:	0711      	lsls	r1, r2, #28
 8001dba:	d402      	bmi.n	8001dc2 <HAL_UART_IRQHandler+0x8a>
 8001dbc:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001dc0:	d019      	beq.n	8001df6 <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 8001dc2:	f7ff fea2 	bl	8001b0a <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dc6:	6823      	ldr	r3, [r4, #0]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	0652      	lsls	r2, r2, #25
 8001dcc:	d50f      	bpl.n	8001dee <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001dce:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001dd0:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001dd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dd6:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001dd8:	b148      	cbz	r0, 8001dee <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001dda:	4b26      	ldr	r3, [pc, #152]	; (8001e74 <HAL_UART_IRQHandler+0x13c>)
 8001ddc:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001dde:	f7ff f8f1 	bl	8000fc4 <HAL_DMA_Abort_IT>
 8001de2:	b138      	cbz	r0, 8001df4 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001de4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001de6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dec:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001dee:	4620      	mov	r0, r4
 8001df0:	f7ff ffa1 	bl	8001d36 <HAL_UART_ErrorCallback>
}
 8001df4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001df6:	f7ff ff9e 	bl	8001d36 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dfa:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001dfc:	e7fa      	b.n	8001df4 <HAL_UART_IRQHandler+0xbc>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001dfe:	0616      	lsls	r6, r2, #24
 8001e00:	d528      	bpl.n	8001e54 <HAL_UART_IRQHandler+0x11c>
 8001e02:	060d      	lsls	r5, r1, #24
 8001e04:	d526      	bpl.n	8001e54 <HAL_UART_IRQHandler+0x11c>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e06:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001e0a:	2a21      	cmp	r2, #33	; 0x21
 8001e0c:	d1f2      	bne.n	8001df4 <HAL_UART_IRQHandler+0xbc>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e0e:	68a1      	ldr	r1, [r4, #8]
 8001e10:	6a22      	ldr	r2, [r4, #32]
 8001e12:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001e16:	d118      	bne.n	8001e4a <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e18:	8811      	ldrh	r1, [r2, #0]
 8001e1a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001e1e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001e20:	6921      	ldr	r1, [r4, #16]
 8001e22:	b981      	cbnz	r1, 8001e46 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8001e24:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001e26:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8001e28:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001e2a:	3a01      	subs	r2, #1
 8001e2c:	b292      	uxth	r2, r2
 8001e2e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001e30:	2a00      	cmp	r2, #0
 8001e32:	d1df      	bne.n	8001df4 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e3a:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e42:	60da      	str	r2, [r3, #12]
 8001e44:	e7d6      	b.n	8001df4 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 8001e46:	3201      	adds	r2, #1
 8001e48:	e7ed      	b.n	8001e26 <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001e4a:	1c51      	adds	r1, r2, #1
 8001e4c:	6221      	str	r1, [r4, #32]
 8001e4e:	7812      	ldrb	r2, [r2, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	e7e9      	b.n	8001e28 <HAL_UART_IRQHandler+0xf0>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001e54:	0650      	lsls	r0, r2, #25
 8001e56:	d5cd      	bpl.n	8001df4 <HAL_UART_IRQHandler+0xbc>
 8001e58:	064a      	lsls	r2, r1, #25
 8001e5a:	d5cb      	bpl.n	8001df4 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001e5c:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001e5e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e64:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001e66:	2320      	movs	r3, #32
 8001e68:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001e6c:	f7ff ff26 	bl	8001cbc <HAL_UART_TxCpltCallback>
 8001e70:	e7c0      	b.n	8001df4 <HAL_UART_IRQHandler+0xbc>
 8001e72:	bf00      	nop
 8001e74:	08001e79 	.word	0x08001e79

08001e78 <UART_DMAAbortOnError>:
{
 8001e78:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001e7a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e7c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001e7e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001e80:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001e82:	f7ff ff58 	bl	8001d36 <HAL_UART_ErrorCallback>
}
 8001e86:	bd08      	pop	{r3, pc}

08001e88 <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>:
#include "MPU9250.h"
//#include "Global.h"
//#include "Timer.h"
//#include <exception>

MPU9250::MPU9250(SPI_TypeDef * const spi, GPIO_TypeDef * const ss_gpio, const uint32_t ss_pin)
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	603b      	str	r3, [r7, #0]
	: _spi(spi), _ss_gpio(ss_gpio), _ss_pin(ss_pin)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	609a      	str	r2, [r3, #8]
{
	this->_gyroZ_bias = 0.0;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
}
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <_ZNK7MPU92509_spiWriteEh>:

uint8_t MPU9250::_spiWrite(const uint8_t data) const
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	70fb      	strb	r3, [r7, #3]
	while(!(_spi->SR & SPI_SR_TXE)) ;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	bf0c      	ite	eq
 8001ed6:	2301      	moveq	r3, #1
 8001ed8:	2300      	movne	r3, #0
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d000      	beq.n	8001ee2 <_ZNK7MPU92509_spiWriteEh+0x26>
 8001ee0:	e7f2      	b.n	8001ec8 <_ZNK7MPU92509_spiWriteEh+0xc>
	_spi->DR = data;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	78fa      	ldrb	r2, [r7, #3]
 8001ee8:	60da      	str	r2, [r3, #12]
	while(!(_spi->SR & SPI_SR_RXNE)) ;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	bf0c      	ite	eq
 8001ef8:	2301      	moveq	r3, #1
 8001efa:	2300      	movne	r3, #0
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d000      	beq.n	8001f04 <_ZNK7MPU92509_spiWriteEh+0x48>
 8001f02:	e7f2      	b.n	8001eea <_ZNK7MPU92509_spiWriteEh+0x2e>
	return (uint8_t)_spi->DR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	b2db      	uxtb	r3, r3
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr

08001f16 <_ZNK7MPU925014_spiChipSelectEv>:

void MPU9250::_spiChipSelect(void) const
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = (_ss_pin << 16);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	0412      	lsls	r2, r2, #16
 8001f28:	611a      	str	r2, [r3, #16]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr

08001f34 <_ZNK7MPU925016_spiChipDeselectEv>:

void MPU9250::_spiChipDeselect(void) const
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = _ss_pin;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	6892      	ldr	r2, [r2, #8]
 8001f44:	611a      	str	r2, [r3, #16]
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <_ZNK7MPU92509WriteWordEht>:

	return result;
}

uint16_t MPU9250::WriteWord(const uint8_t addr, const uint16_t data) const
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	70fb      	strb	r3, [r7, #3]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	803b      	strh	r3, [r7, #0]
	volatile uint16_t result = 0x00;
 8001f60:	2300      	movs	r3, #0
 8001f62:	81fb      	strh	r3, [r7, #14]

	_spiChipSelect();
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f7ff ffd6 	bl	8001f16 <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 8001f6a:	78fb      	ldrb	r3, [r7, #3]
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7ff ffa4 	bl	8001ebc <_ZNK7MPU92509_spiWriteEh>

	result = (uint16_t)(_spiWrite((uint8_t)((data >> 8) & 0xff)) << 8);
 8001f74:	883b      	ldrh	r3, [r7, #0]
 8001f76:	0a1b      	lsrs	r3, r3, #8
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff ff9c 	bl	8001ebc <_ZNK7MPU92509_spiWriteEh>
 8001f84:	4603      	mov	r3, r0
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	021b      	lsls	r3, r3, #8
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	81fb      	strh	r3, [r7, #14]

	result = (uint16_t)(result | _spiWrite((uint8_t)(data & 0xff)));
 8001f8e:	883b      	ldrh	r3, [r7, #0]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	4619      	mov	r1, r3
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ff91 	bl	8001ebc <_ZNK7MPU92509_spiWriteEh>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	89fb      	ldrh	r3, [r7, #14]
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	81fb      	strh	r3, [r7, #14]

	_spiChipDeselect();
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff ffc3 	bl	8001f34 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 8001fae:	89fb      	ldrh	r3, [r7, #14]
 8001fb0:	b29b      	uxth	r3, r3
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <_ZN8MadgwickC1Ev>:
// Functions

//-------------------------------------------------------------------------------------------
// AHRS algorithm update

Madgwick::Madgwick() {
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	beta = betaDef;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a10      	ldr	r2, [pc, #64]	; (8002008 <_ZN8MadgwickC1Ev+0x4c>)
 8001fc8:	601a      	str	r2, [r3, #0]
	q0 = 1.0f;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001fd0:	605a      	str	r2, [r3, #4]
	q1 = 0.0f;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	609a      	str	r2, [r3, #8]
	q2 = 0.0f;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	60da      	str	r2, [r3, #12]
	q3 = 0.0f;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	611a      	str	r2, [r3, #16]
	invSampleFreq = 1.0f / sampleFreqDef;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f04f 526c 	mov.w	r2, #989855744	; 0x3b000000
 8001ff0:	615a      	str	r2, [r3, #20]
	anglesComputed = 0;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	3dcccccd 	.word	0x3dcccccd

0800200c <_ZN8Madgwick9updateIMUEffffff>:

//-------------------------------------------------------------------------------------------
// IMU algorithm update

void Madgwick::updateIMU(float gx, float gy, float gz, float ax, float ay,
		float az) {
 800200c:	b590      	push	{r4, r7, lr}
 800200e:	b09b      	sub	sp, #108	; 0x6c
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
 8002018:	603b      	str	r3, [r7, #0]
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1,
			q2q2, q3q3;

	// Convert gyroscope degrees/sec to radians/sec
	gx *= 0.0174533f;
 800201a:	4967      	ldr	r1, [pc, #412]	; (80021b8 <_ZN8Madgwick9updateIMUEffffff+0x1ac>)
 800201c:	68b8      	ldr	r0, [r7, #8]
 800201e:	f7fe fbaf 	bl	8000780 <__aeabi_fmul>
 8002022:	4603      	mov	r3, r0
 8002024:	60bb      	str	r3, [r7, #8]
	gy *= 0.0174533f;
 8002026:	4964      	ldr	r1, [pc, #400]	; (80021b8 <_ZN8Madgwick9updateIMUEffffff+0x1ac>)
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7fe fba9 	bl	8000780 <__aeabi_fmul>
 800202e:	4603      	mov	r3, r0
 8002030:	607b      	str	r3, [r7, #4]
	gz *= 0.0174533f;
 8002032:	4961      	ldr	r1, [pc, #388]	; (80021b8 <_ZN8Madgwick9updateIMUEffffff+0x1ac>)
 8002034:	6838      	ldr	r0, [r7, #0]
 8002036:	f7fe fba3 	bl	8000780 <__aeabi_fmul>
 800203a:	4603      	mov	r3, r0
 800203c:	603b      	str	r3, [r7, #0]

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002046:	68b9      	ldr	r1, [r7, #8]
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe fb99 	bl	8000780 <__aeabi_fmul>
 800204e:	4603      	mov	r3, r0
 8002050:	461c      	mov	r4, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe fb91 	bl	8000780 <__aeabi_fmul>
 800205e:	4603      	mov	r3, r0
 8002060:	4619      	mov	r1, r3
 8002062:	4620      	mov	r0, r4
 8002064:	f7fe fa82 	bl	800056c <__aeabi_fsub>
 8002068:	4603      	mov	r3, r0
 800206a:	461c      	mov	r4, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	6839      	ldr	r1, [r7, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fb84 	bl	8000780 <__aeabi_fmul>
 8002078:	4603      	mov	r3, r0
 800207a:	4619      	mov	r1, r3
 800207c:	4620      	mov	r0, r4
 800207e:	f7fe fa75 	bl	800056c <__aeabi_fsub>
 8002082:	4603      	mov	r3, r0
 8002084:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe fb79 	bl	8000780 <__aeabi_fmul>
 800208e:	4603      	mov	r3, r0
 8002090:	667b      	str	r3, [r7, #100]	; 0x64
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	68b9      	ldr	r1, [r7, #8]
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe fb71 	bl	8000780 <__aeabi_fmul>
 800209e:	4603      	mov	r3, r0
 80020a0:	461c      	mov	r4, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	6839      	ldr	r1, [r7, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fb69 	bl	8000780 <__aeabi_fmul>
 80020ae:	4603      	mov	r3, r0
 80020b0:	4619      	mov	r1, r3
 80020b2:	4620      	mov	r0, r4
 80020b4:	f7fe fa5c 	bl	8000570 <__addsf3>
 80020b8:	4603      	mov	r3, r0
 80020ba:	461c      	mov	r4, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7fe fb5c 	bl	8000780 <__aeabi_fmul>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4619      	mov	r1, r3
 80020cc:	4620      	mov	r0, r4
 80020ce:	f7fe fa4d 	bl	800056c <__aeabi_fsub>
 80020d2:	4603      	mov	r3, r0
 80020d4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80020d8:	4618      	mov	r0, r3
 80020da:	f7fe fb51 	bl	8000780 <__aeabi_fmul>
 80020de:	4603      	mov	r3, r0
 80020e0:	663b      	str	r3, [r7, #96]	; 0x60
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe fb49 	bl	8000780 <__aeabi_fmul>
 80020ee:	4603      	mov	r3, r0
 80020f0:	461c      	mov	r4, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	6839      	ldr	r1, [r7, #0]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fb41 	bl	8000780 <__aeabi_fmul>
 80020fe:	4603      	mov	r3, r0
 8002100:	4619      	mov	r1, r3
 8002102:	4620      	mov	r0, r4
 8002104:	f7fe fa32 	bl	800056c <__aeabi_fsub>
 8002108:	4603      	mov	r3, r0
 800210a:	461c      	mov	r4, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe fb34 	bl	8000780 <__aeabi_fmul>
 8002118:	4603      	mov	r3, r0
 800211a:	4619      	mov	r1, r3
 800211c:	4620      	mov	r0, r4
 800211e:	f7fe fa27 	bl	8000570 <__addsf3>
 8002122:	4603      	mov	r3, r0
 8002124:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe fb29 	bl	8000780 <__aeabi_fmul>
 800212e:	4603      	mov	r3, r0
 8002130:	65fb      	str	r3, [r7, #92]	; 0x5c
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	6839      	ldr	r1, [r7, #0]
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe fb21 	bl	8000780 <__aeabi_fmul>
 800213e:	4603      	mov	r3, r0
 8002140:	461c      	mov	r4, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	4618      	mov	r0, r3
 800214a:	f7fe fb19 	bl	8000780 <__aeabi_fmul>
 800214e:	4603      	mov	r3, r0
 8002150:	4619      	mov	r1, r3
 8002152:	4620      	mov	r0, r4
 8002154:	f7fe fa0c 	bl	8000570 <__addsf3>
 8002158:	4603      	mov	r3, r0
 800215a:	461c      	mov	r4, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	68b9      	ldr	r1, [r7, #8]
 8002162:	4618      	mov	r0, r3
 8002164:	f7fe fb0c 	bl	8000780 <__aeabi_fmul>
 8002168:	4603      	mov	r3, r0
 800216a:	4619      	mov	r1, r3
 800216c:	4620      	mov	r0, r4
 800216e:	f7fe f9fd 	bl	800056c <__aeabi_fsub>
 8002172:	4603      	mov	r3, r0
 8002174:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fb01 	bl	8000780 <__aeabi_fmul>
 800217e:	4603      	mov	r3, r0
 8002180:	65bb      	str	r3, [r7, #88]	; 0x58

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002182:	f04f 0100 	mov.w	r1, #0
 8002186:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002188:	f7fe fc8e 	bl	8000aa8 <__aeabi_fcmpeq>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d014      	beq.n	80021bc <_ZN8Madgwick9updateIMUEffffff+0x1b0>
 8002192:	f04f 0100 	mov.w	r1, #0
 8002196:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002198:	f7fe fc86 	bl	8000aa8 <__aeabi_fcmpeq>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00c      	beq.n	80021bc <_ZN8Madgwick9updateIMUEffffff+0x1b0>
 80021a2:	f04f 0100 	mov.w	r1, #0
 80021a6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80021aa:	f7fe fc7d 	bl	8000aa8 <__aeabi_fcmpeq>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f040 8231 	bne.w	8002618 <_ZN8Madgwick9updateIMUEffffff+0x60c>
 80021b6:	e001      	b.n	80021bc <_ZN8Madgwick9updateIMUEffffff+0x1b0>
 80021b8:	3c8efa39 	.word	0x3c8efa39

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80021bc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80021be:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80021c0:	f7fe fade 	bl	8000780 <__aeabi_fmul>
 80021c4:	4603      	mov	r3, r0
 80021c6:	461c      	mov	r4, r3
 80021c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80021ca:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80021cc:	f7fe fad8 	bl	8000780 <__aeabi_fmul>
 80021d0:	4603      	mov	r3, r0
 80021d2:	4619      	mov	r1, r3
 80021d4:	4620      	mov	r0, r4
 80021d6:	f7fe f9cb 	bl	8000570 <__addsf3>
 80021da:	4603      	mov	r3, r0
 80021dc:	461c      	mov	r4, r3
 80021de:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80021e2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80021e6:	f7fe facb 	bl	8000780 <__aeabi_fmul>
 80021ea:	4603      	mov	r3, r0
 80021ec:	4619      	mov	r1, r3
 80021ee:	4620      	mov	r0, r4
 80021f0:	f7fe f9be 	bl	8000570 <__addsf3>
 80021f4:	4603      	mov	r3, r0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 fabc 	bl	8002774 <_ZN8Madgwick7invSqrtEf>
 80021fc:	6578      	str	r0, [r7, #84]	; 0x54
		ax *= recipNorm;
 80021fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002200:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002202:	f7fe fabd 	bl	8000780 <__aeabi_fmul>
 8002206:	4603      	mov	r3, r0
 8002208:	67bb      	str	r3, [r7, #120]	; 0x78
		ay *= recipNorm;
 800220a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800220c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800220e:	f7fe fab7 	bl	8000780 <__aeabi_fmul>
 8002212:	4603      	mov	r3, r0
 8002214:	67fb      	str	r3, [r7, #124]	; 0x7c
		az *= recipNorm;
 8002216:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002218:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800221c:	f7fe fab0 	bl	8000780 <__aeabi_fmul>
 8002220:	4603      	mov	r3, r0
 8002222:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	4619      	mov	r1, r3
 800222c:	4618      	mov	r0, r3
 800222e:	f7fe f99f 	bl	8000570 <__addsf3>
 8002232:	4603      	mov	r3, r0
 8002234:	653b      	str	r3, [r7, #80]	; 0x50
		_2q1 = 2.0f * q1;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	4619      	mov	r1, r3
 800223c:	4618      	mov	r0, r3
 800223e:	f7fe f997 	bl	8000570 <__addsf3>
 8002242:	4603      	mov	r3, r0
 8002244:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q2 = 2.0f * q2;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	4619      	mov	r1, r3
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe f98f 	bl	8000570 <__addsf3>
 8002252:	4603      	mov	r3, r0
 8002254:	64bb      	str	r3, [r7, #72]	; 0x48
		_2q3 = 2.0f * q3;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	4619      	mov	r1, r3
 800225c:	4618      	mov	r0, r3
 800225e:	f7fe f987 	bl	8000570 <__addsf3>
 8002262:	4603      	mov	r3, r0
 8002264:	647b      	str	r3, [r7, #68]	; 0x44
		_4q0 = 4.0f * q0;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe fa86 	bl	8000780 <__aeabi_fmul>
 8002274:	4603      	mov	r3, r0
 8002276:	643b      	str	r3, [r7, #64]	; 0x40
		_4q1 = 4.0f * q1;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002280:	4618      	mov	r0, r3
 8002282:	f7fe fa7d 	bl	8000780 <__aeabi_fmul>
 8002286:	4603      	mov	r3, r0
 8002288:	63fb      	str	r3, [r7, #60]	; 0x3c
		_4q2 = 4.0f * q2;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fa74 	bl	8000780 <__aeabi_fmul>
 8002298:	4603      	mov	r3, r0
 800229a:	63bb      	str	r3, [r7, #56]	; 0x38
		_8q1 = 8.0f * q1;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fe fa6b 	bl	8000780 <__aeabi_fmul>
 80022aa:	4603      	mov	r3, r0
 80022ac:	637b      	str	r3, [r7, #52]	; 0x34
		_8q2 = 8.0f * q2;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe fa62 	bl	8000780 <__aeabi_fmul>
 80022bc:	4603      	mov	r3, r0
 80022be:	633b      	str	r3, [r7, #48]	; 0x30
		q0q0 = q0 * q0;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	4619      	mov	r1, r3
 80022ca:	4610      	mov	r0, r2
 80022cc:	f7fe fa58 	bl	8000780 <__aeabi_fmul>
 80022d0:	4603      	mov	r3, r0
 80022d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		q1q1 = q1 * q1;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	4619      	mov	r1, r3
 80022de:	4610      	mov	r0, r2
 80022e0:	f7fe fa4e 	bl	8000780 <__aeabi_fmul>
 80022e4:	4603      	mov	r3, r0
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
		q2q2 = q2 * q2;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	68da      	ldr	r2, [r3, #12]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	4619      	mov	r1, r3
 80022f2:	4610      	mov	r0, r2
 80022f4:	f7fe fa44 	bl	8000780 <__aeabi_fmul>
 80022f8:	4603      	mov	r3, r0
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
		q3q3 = q3 * q3;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f7fe fa3a 	bl	8000780 <__aeabi_fmul>
 800230c:	4603      	mov	r3, r0
 800230e:	623b      	str	r3, [r7, #32]

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002310:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002312:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002314:	f7fe fa34 	bl	8000780 <__aeabi_fmul>
 8002318:	4603      	mov	r3, r0
 800231a:	461c      	mov	r4, r3
 800231c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800231e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002320:	f7fe fa2e 	bl	8000780 <__aeabi_fmul>
 8002324:	4603      	mov	r3, r0
 8002326:	4619      	mov	r1, r3
 8002328:	4620      	mov	r0, r4
 800232a:	f7fe f921 	bl	8000570 <__addsf3>
 800232e:	4603      	mov	r3, r0
 8002330:	461c      	mov	r4, r3
 8002332:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002334:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002336:	f7fe fa23 	bl	8000780 <__aeabi_fmul>
 800233a:	4603      	mov	r3, r0
 800233c:	4619      	mov	r1, r3
 800233e:	4620      	mov	r0, r4
 8002340:	f7fe f916 	bl	8000570 <__addsf3>
 8002344:	4603      	mov	r3, r0
 8002346:	461c      	mov	r4, r3
 8002348:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800234a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800234c:	f7fe fa18 	bl	8000780 <__aeabi_fmul>
 8002350:	4603      	mov	r3, r0
 8002352:	4619      	mov	r1, r3
 8002354:	4620      	mov	r0, r4
 8002356:	f7fe f909 	bl	800056c <__aeabi_fsub>
 800235a:	4603      	mov	r3, r0
 800235c:	61fb      	str	r3, [r7, #28]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 800235e:	6a39      	ldr	r1, [r7, #32]
 8002360:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002362:	f7fe fa0d 	bl	8000780 <__aeabi_fmul>
 8002366:	4603      	mov	r3, r0
 8002368:	461c      	mov	r4, r3
 800236a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800236c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800236e:	f7fe fa07 	bl	8000780 <__aeabi_fmul>
 8002372:	4603      	mov	r3, r0
 8002374:	4619      	mov	r1, r3
 8002376:	4620      	mov	r0, r4
 8002378:	f7fe f8f8 	bl	800056c <__aeabi_fsub>
 800237c:	4603      	mov	r3, r0
 800237e:	461c      	mov	r4, r3
 8002380:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002384:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002386:	f7fe f9fb 	bl	8000780 <__aeabi_fmul>
 800238a:	4603      	mov	r3, r0
 800238c:	461a      	mov	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	4619      	mov	r1, r3
 8002394:	4610      	mov	r0, r2
 8002396:	f7fe f9f3 	bl	8000780 <__aeabi_fmul>
 800239a:	4603      	mov	r3, r0
 800239c:	4619      	mov	r1, r3
 800239e:	4620      	mov	r0, r4
 80023a0:	f7fe f8e6 	bl	8000570 <__addsf3>
 80023a4:	4603      	mov	r3, r0
 80023a6:	461c      	mov	r4, r3
 80023a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80023aa:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80023ac:	f7fe f9e8 	bl	8000780 <__aeabi_fmul>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4619      	mov	r1, r3
 80023b4:	4620      	mov	r0, r4
 80023b6:	f7fe f8d9 	bl	800056c <__aeabi_fsub>
 80023ba:	4603      	mov	r3, r0
 80023bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80023be:	4618      	mov	r0, r3
 80023c0:	f7fe f8d4 	bl	800056c <__aeabi_fsub>
 80023c4:	4603      	mov	r3, r0
 80023c6:	461c      	mov	r4, r3
				+ _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80023c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023cc:	f7fe f9d8 	bl	8000780 <__aeabi_fmul>
 80023d0:	4603      	mov	r3, r0
 80023d2:	4619      	mov	r1, r3
 80023d4:	4620      	mov	r0, r4
 80023d6:	f7fe f8cb 	bl	8000570 <__addsf3>
 80023da:	4603      	mov	r3, r0
 80023dc:	461c      	mov	r4, r3
 80023de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80023e0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023e2:	f7fe f9cd 	bl	8000780 <__aeabi_fmul>
 80023e6:	4603      	mov	r3, r0
 80023e8:	4619      	mov	r1, r3
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7fe f8c0 	bl	8000570 <__addsf3>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461c      	mov	r4, r3
 80023f4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80023f8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80023fa:	f7fe f9c1 	bl	8000780 <__aeabi_fmul>
 80023fe:	4603      	mov	r3, r0
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 8002400:	4619      	mov	r1, r3
 8002402:	4620      	mov	r0, r4
 8002404:	f7fe f8b4 	bl	8000570 <__addsf3>
 8002408:	4603      	mov	r3, r0
 800240a:	61bb      	str	r3, [r7, #24]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 800240c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002410:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002412:	f7fe f9b5 	bl	8000780 <__aeabi_fmul>
 8002416:	4603      	mov	r3, r0
 8002418:	461a      	mov	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	4619      	mov	r1, r3
 8002420:	4610      	mov	r0, r2
 8002422:	f7fe f9ad 	bl	8000780 <__aeabi_fmul>
 8002426:	4603      	mov	r3, r0
 8002428:	461c      	mov	r4, r3
 800242a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800242c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800242e:	f7fe f9a7 	bl	8000780 <__aeabi_fmul>
 8002432:	4603      	mov	r3, r0
 8002434:	4619      	mov	r1, r3
 8002436:	4620      	mov	r0, r4
 8002438:	f7fe f89a 	bl	8000570 <__addsf3>
 800243c:	4603      	mov	r3, r0
 800243e:	461c      	mov	r4, r3
 8002440:	6a39      	ldr	r1, [r7, #32]
 8002442:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002444:	f7fe f99c 	bl	8000780 <__aeabi_fmul>
 8002448:	4603      	mov	r3, r0
 800244a:	4619      	mov	r1, r3
 800244c:	4620      	mov	r0, r4
 800244e:	f7fe f88f 	bl	8000570 <__addsf3>
 8002452:	4603      	mov	r3, r0
 8002454:	461c      	mov	r4, r3
 8002456:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002458:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800245a:	f7fe f991 	bl	8000780 <__aeabi_fmul>
 800245e:	4603      	mov	r3, r0
 8002460:	4619      	mov	r1, r3
 8002462:	4620      	mov	r0, r4
 8002464:	f7fe f882 	bl	800056c <__aeabi_fsub>
 8002468:	4603      	mov	r3, r0
 800246a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe f87d 	bl	800056c <__aeabi_fsub>
 8002472:	4603      	mov	r3, r0
 8002474:	461c      	mov	r4, r3
				+ _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8002476:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002478:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800247a:	f7fe f981 	bl	8000780 <__aeabi_fmul>
 800247e:	4603      	mov	r3, r0
 8002480:	4619      	mov	r1, r3
 8002482:	4620      	mov	r0, r4
 8002484:	f7fe f874 	bl	8000570 <__addsf3>
 8002488:	4603      	mov	r3, r0
 800248a:	461c      	mov	r4, r3
 800248c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800248e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002490:	f7fe f976 	bl	8000780 <__aeabi_fmul>
 8002494:	4603      	mov	r3, r0
 8002496:	4619      	mov	r1, r3
 8002498:	4620      	mov	r0, r4
 800249a:	f7fe f869 	bl	8000570 <__addsf3>
 800249e:	4603      	mov	r3, r0
 80024a0:	461c      	mov	r4, r3
 80024a2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80024a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80024a8:	f7fe f96a 	bl	8000780 <__aeabi_fmul>
 80024ac:	4603      	mov	r3, r0
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 80024ae:	4619      	mov	r1, r3
 80024b0:	4620      	mov	r0, r4
 80024b2:	f7fe f85d 	bl	8000570 <__addsf3>
 80024b6:	4603      	mov	r3, r0
 80024b8:	617b      	str	r3, [r7, #20]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80024ba:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80024be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80024c0:	f7fe f95e 	bl	8000780 <__aeabi_fmul>
 80024c4:	4603      	mov	r3, r0
 80024c6:	461a      	mov	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	4619      	mov	r1, r3
 80024ce:	4610      	mov	r0, r2
 80024d0:	f7fe f956 	bl	8000780 <__aeabi_fmul>
 80024d4:	4603      	mov	r3, r0
 80024d6:	461c      	mov	r4, r3
 80024d8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80024da:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80024dc:	f7fe f950 	bl	8000780 <__aeabi_fmul>
 80024e0:	4603      	mov	r3, r0
 80024e2:	4619      	mov	r1, r3
 80024e4:	4620      	mov	r0, r4
 80024e6:	f7fe f841 	bl	800056c <__aeabi_fsub>
 80024ea:	4603      	mov	r3, r0
 80024ec:	461c      	mov	r4, r3
 80024ee:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80024f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80024f4:	f7fe f944 	bl	8000780 <__aeabi_fmul>
 80024f8:	4603      	mov	r3, r0
 80024fa:	461a      	mov	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f7fe f93c 	bl	8000780 <__aeabi_fmul>
 8002508:	4603      	mov	r3, r0
 800250a:	4619      	mov	r1, r3
 800250c:	4620      	mov	r0, r4
 800250e:	f7fe f82f 	bl	8000570 <__addsf3>
 8002512:	4603      	mov	r3, r0
 8002514:	461c      	mov	r4, r3
 8002516:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002518:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800251a:	f7fe f931 	bl	8000780 <__aeabi_fmul>
 800251e:	4603      	mov	r3, r0
 8002520:	4619      	mov	r1, r3
 8002522:	4620      	mov	r0, r4
 8002524:	f7fe f822 	bl	800056c <__aeabi_fsub>
 8002528:	4603      	mov	r3, r0
 800252a:	613b      	str	r3, [r7, #16]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800252c:	69f9      	ldr	r1, [r7, #28]
 800252e:	69f8      	ldr	r0, [r7, #28]
 8002530:	f7fe f926 	bl	8000780 <__aeabi_fmul>
 8002534:	4603      	mov	r3, r0
 8002536:	461c      	mov	r4, r3
 8002538:	69b9      	ldr	r1, [r7, #24]
 800253a:	69b8      	ldr	r0, [r7, #24]
 800253c:	f7fe f920 	bl	8000780 <__aeabi_fmul>
 8002540:	4603      	mov	r3, r0
 8002542:	4619      	mov	r1, r3
 8002544:	4620      	mov	r0, r4
 8002546:	f7fe f813 	bl	8000570 <__addsf3>
 800254a:	4603      	mov	r3, r0
 800254c:	461c      	mov	r4, r3
 800254e:	6979      	ldr	r1, [r7, #20]
 8002550:	6978      	ldr	r0, [r7, #20]
 8002552:	f7fe f915 	bl	8000780 <__aeabi_fmul>
 8002556:	4603      	mov	r3, r0
 8002558:	4619      	mov	r1, r3
 800255a:	4620      	mov	r0, r4
 800255c:	f7fe f808 	bl	8000570 <__addsf3>
 8002560:	4603      	mov	r3, r0
 8002562:	461c      	mov	r4, r3
 8002564:	6939      	ldr	r1, [r7, #16]
 8002566:	6938      	ldr	r0, [r7, #16]
 8002568:	f7fe f90a 	bl	8000780 <__aeabi_fmul>
 800256c:	4603      	mov	r3, r0
 800256e:	4619      	mov	r1, r3
 8002570:	4620      	mov	r0, r4
 8002572:	f7fd fffd 	bl	8000570 <__addsf3>
 8002576:	4603      	mov	r3, r0
 8002578:	4618      	mov	r0, r3
 800257a:	f000 f8fb 	bl	8002774 <_ZN8Madgwick7invSqrtEf>
 800257e:	6578      	str	r0, [r7, #84]	; 0x54
		s0 *= recipNorm;
 8002580:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002582:	69f8      	ldr	r0, [r7, #28]
 8002584:	f7fe f8fc 	bl	8000780 <__aeabi_fmul>
 8002588:	4603      	mov	r3, r0
 800258a:	61fb      	str	r3, [r7, #28]
		s1 *= recipNorm;
 800258c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800258e:	69b8      	ldr	r0, [r7, #24]
 8002590:	f7fe f8f6 	bl	8000780 <__aeabi_fmul>
 8002594:	4603      	mov	r3, r0
 8002596:	61bb      	str	r3, [r7, #24]
		s2 *= recipNorm;
 8002598:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800259a:	6978      	ldr	r0, [r7, #20]
 800259c:	f7fe f8f0 	bl	8000780 <__aeabi_fmul>
 80025a0:	4603      	mov	r3, r0
 80025a2:	617b      	str	r3, [r7, #20]
		s3 *= recipNorm;
 80025a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80025a6:	6938      	ldr	r0, [r7, #16]
 80025a8:	f7fe f8ea 	bl	8000780 <__aeabi_fmul>
 80025ac:	4603      	mov	r3, r0
 80025ae:	613b      	str	r3, [r7, #16]

		// Apply feedback step
		qDot1 -= beta * s0;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	69f9      	ldr	r1, [r7, #28]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fe f8e2 	bl	8000780 <__aeabi_fmul>
 80025bc:	4603      	mov	r3, r0
 80025be:	4619      	mov	r1, r3
 80025c0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80025c2:	f7fd ffd3 	bl	800056c <__aeabi_fsub>
 80025c6:	4603      	mov	r3, r0
 80025c8:	667b      	str	r3, [r7, #100]	; 0x64
		qDot2 -= beta * s1;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	69b9      	ldr	r1, [r7, #24]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe f8d5 	bl	8000780 <__aeabi_fmul>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4619      	mov	r1, r3
 80025da:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80025dc:	f7fd ffc6 	bl	800056c <__aeabi_fsub>
 80025e0:	4603      	mov	r3, r0
 80025e2:	663b      	str	r3, [r7, #96]	; 0x60
		qDot3 -= beta * s2;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6979      	ldr	r1, [r7, #20]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe f8c8 	bl	8000780 <__aeabi_fmul>
 80025f0:	4603      	mov	r3, r0
 80025f2:	4619      	mov	r1, r3
 80025f4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80025f6:	f7fd ffb9 	bl	800056c <__aeabi_fsub>
 80025fa:	4603      	mov	r3, r0
 80025fc:	65fb      	str	r3, [r7, #92]	; 0x5c
		qDot4 -= beta * s3;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6939      	ldr	r1, [r7, #16]
 8002604:	4618      	mov	r0, r3
 8002606:	f7fe f8bb 	bl	8000780 <__aeabi_fmul>
 800260a:	4603      	mov	r3, r0
 800260c:	4619      	mov	r1, r3
 800260e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002610:	f7fd ffac 	bl	800056c <__aeabi_fsub>
 8002614:	4603      	mov	r3, r0
 8002616:	65bb      	str	r3, [r7, #88]	; 0x58
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * invSampleFreq;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	685c      	ldr	r4, [r3, #4]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe f8ac 	bl	8000780 <__aeabi_fmul>
 8002628:	4603      	mov	r3, r0
 800262a:	4619      	mov	r1, r3
 800262c:	4620      	mov	r0, r4
 800262e:	f7fd ff9f 	bl	8000570 <__addsf3>
 8002632:	4603      	mov	r3, r0
 8002634:	461a      	mov	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	605a      	str	r2, [r3, #4]
	q1 += qDot2 * invSampleFreq;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	689c      	ldr	r4, [r3, #8]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002644:	4618      	mov	r0, r3
 8002646:	f7fe f89b 	bl	8000780 <__aeabi_fmul>
 800264a:	4603      	mov	r3, r0
 800264c:	4619      	mov	r1, r3
 800264e:	4620      	mov	r0, r4
 8002650:	f7fd ff8e 	bl	8000570 <__addsf3>
 8002654:	4603      	mov	r3, r0
 8002656:	461a      	mov	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	609a      	str	r2, [r3, #8]
	q2 += qDot3 * invSampleFreq;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	68dc      	ldr	r4, [r3, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe f88a 	bl	8000780 <__aeabi_fmul>
 800266c:	4603      	mov	r3, r0
 800266e:	4619      	mov	r1, r3
 8002670:	4620      	mov	r0, r4
 8002672:	f7fd ff7d 	bl	8000570 <__addsf3>
 8002676:	4603      	mov	r3, r0
 8002678:	461a      	mov	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	60da      	str	r2, [r3, #12]
	q3 += qDot4 * invSampleFreq;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	691c      	ldr	r4, [r3, #16]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002688:	4618      	mov	r0, r3
 800268a:	f7fe f879 	bl	8000780 <__aeabi_fmul>
 800268e:	4603      	mov	r3, r0
 8002690:	4619      	mov	r1, r3
 8002692:	4620      	mov	r0, r4
 8002694:	f7fd ff6c 	bl	8000570 <__addsf3>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	611a      	str	r2, [r3, #16]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4619      	mov	r1, r3
 80026aa:	4610      	mov	r0, r2
 80026ac:	f7fe f868 	bl	8000780 <__aeabi_fmul>
 80026b0:	4603      	mov	r3, r0
 80026b2:	461c      	mov	r4, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	4619      	mov	r1, r3
 80026be:	4610      	mov	r0, r2
 80026c0:	f7fe f85e 	bl	8000780 <__aeabi_fmul>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4619      	mov	r1, r3
 80026c8:	4620      	mov	r0, r4
 80026ca:	f7fd ff51 	bl	8000570 <__addsf3>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461c      	mov	r4, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	4619      	mov	r1, r3
 80026dc:	4610      	mov	r0, r2
 80026de:	f7fe f84f 	bl	8000780 <__aeabi_fmul>
 80026e2:	4603      	mov	r3, r0
 80026e4:	4619      	mov	r1, r3
 80026e6:	4620      	mov	r0, r4
 80026e8:	f7fd ff42 	bl	8000570 <__addsf3>
 80026ec:	4603      	mov	r3, r0
 80026ee:	461c      	mov	r4, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	4619      	mov	r1, r3
 80026fa:	4610      	mov	r0, r2
 80026fc:	f7fe f840 	bl	8000780 <__aeabi_fmul>
 8002700:	4603      	mov	r3, r0
 8002702:	4619      	mov	r1, r3
 8002704:	4620      	mov	r0, r4
 8002706:	f7fd ff33 	bl	8000570 <__addsf3>
 800270a:	4603      	mov	r3, r0
 800270c:	4618      	mov	r0, r3
 800270e:	f000 f831 	bl	8002774 <_ZN8Madgwick7invSqrtEf>
 8002712:	6578      	str	r0, [r7, #84]	; 0x54
	q0 *= recipNorm;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800271a:	4618      	mov	r0, r3
 800271c:	f7fe f830 	bl	8000780 <__aeabi_fmul>
 8002720:	4603      	mov	r3, r0
 8002722:	461a      	mov	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	605a      	str	r2, [r3, #4]
	q1 *= recipNorm;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800272e:	4618      	mov	r0, r3
 8002730:	f7fe f826 	bl	8000780 <__aeabi_fmul>
 8002734:	4603      	mov	r3, r0
 8002736:	461a      	mov	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	609a      	str	r2, [r3, #8]
	q2 *= recipNorm;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002742:	4618      	mov	r0, r3
 8002744:	f7fe f81c 	bl	8000780 <__aeabi_fmul>
 8002748:	4603      	mov	r3, r0
 800274a:	461a      	mov	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	60da      	str	r2, [r3, #12]
	q3 *= recipNorm;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002756:	4618      	mov	r0, r3
 8002758:	f7fe f812 	bl	8000780 <__aeabi_fmul>
 800275c:	4603      	mov	r3, r0
 800275e:	461a      	mov	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	611a      	str	r2, [r3, #16]
	anglesComputed = 0;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800276c:	bf00      	nop
 800276e:	376c      	adds	r7, #108	; 0x6c
 8002770:	46bd      	mov	sp, r7
 8002772:	bd90      	pop	{r4, r7, pc}

08002774 <_ZN8Madgwick7invSqrtEf>:

//-------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float Madgwick::invSqrt(float x) {
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	float halfx = 0.5f * x;
 800277c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7fd fffd 	bl	8000780 <__aeabi_fmul>
 8002786:	4603      	mov	r3, r0
 8002788:	617b      	str	r3, [r7, #20]
	float y = x;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	613b      	str	r3, [r7, #16]
	long i = *(long*) &y;
 800278e:	f107 0310 	add.w	r3, r7, #16
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i >> 1);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	105a      	asrs	r2, r3, #1
 800279a:	4b21      	ldr	r3, [pc, #132]	; (8002820 <_ZN8Madgwick7invSqrtEf+0xac>)
 800279c:	1a9b      	subs	r3, r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
	y = *(float*) &i;
 80027a0:	f107 030c 	add.w	r3, r7, #12
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	6979      	ldr	r1, [r7, #20]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd ffe7 	bl	8000780 <__aeabi_fmul>
 80027b2:	4603      	mov	r3, r0
 80027b4:	461a      	mov	r2, r3
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f7fd ffe0 	bl	8000780 <__aeabi_fmul>
 80027c0:	4603      	mov	r3, r0
 80027c2:	4619      	mov	r1, r3
 80027c4:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 80027c8:	f7fd fed0 	bl	800056c <__aeabi_fsub>
 80027cc:	4603      	mov	r3, r0
 80027ce:	461a      	mov	r2, r3
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4619      	mov	r1, r3
 80027d4:	4610      	mov	r0, r2
 80027d6:	f7fd ffd3 	bl	8000780 <__aeabi_fmul>
 80027da:	4603      	mov	r3, r0
 80027dc:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	6979      	ldr	r1, [r7, #20]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fd ffcc 	bl	8000780 <__aeabi_fmul>
 80027e8:	4603      	mov	r3, r0
 80027ea:	461a      	mov	r2, r3
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	4619      	mov	r1, r3
 80027f0:	4610      	mov	r0, r2
 80027f2:	f7fd ffc5 	bl	8000780 <__aeabi_fmul>
 80027f6:	4603      	mov	r3, r0
 80027f8:	4619      	mov	r1, r3
 80027fa:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 80027fe:	f7fd feb5 	bl	800056c <__aeabi_fsub>
 8002802:	4603      	mov	r3, r0
 8002804:	461a      	mov	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4619      	mov	r1, r3
 800280a:	4610      	mov	r0, r2
 800280c:	f7fd ffb8 	bl	8000780 <__aeabi_fmul>
 8002810:	4603      	mov	r3, r0
 8002812:	613b      	str	r3, [r7, #16]
	return y;
 8002814:	693b      	ldr	r3, [r7, #16]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	5f3759df 	.word	0x5f3759df

08002824 <_ZN8Madgwick13computeAnglesEv>:

//-------------------------------------------------------------------------------------------

void Madgwick::computeAngles() {
 8002824:	b5b0      	push	{r4, r5, r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
	roll = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	4619      	mov	r1, r3
 8002836:	4610      	mov	r0, r2
 8002838:	f7fd ffa2 	bl	8000780 <__aeabi_fmul>
 800283c:	4603      	mov	r3, r0
 800283e:	461c      	mov	r4, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68da      	ldr	r2, [r3, #12]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	4619      	mov	r1, r3
 800284a:	4610      	mov	r0, r2
 800284c:	f7fd ff98 	bl	8000780 <__aeabi_fmul>
 8002850:	4603      	mov	r3, r0
 8002852:	4619      	mov	r1, r3
 8002854:	4620      	mov	r0, r4
 8002856:	f7fd fe8b 	bl	8000570 <__addsf3>
 800285a:	4603      	mov	r3, r0
 800285c:	461c      	mov	r4, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	4619      	mov	r1, r3
 8002868:	4610      	mov	r0, r2
 800286a:	f7fd ff89 	bl	8000780 <__aeabi_fmul>
 800286e:	4603      	mov	r3, r0
 8002870:	4619      	mov	r1, r3
 8002872:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8002876:	f7fd fe79 	bl	800056c <__aeabi_fsub>
 800287a:	4603      	mov	r3, r0
 800287c:	461d      	mov	r5, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	4619      	mov	r1, r3
 8002888:	4610      	mov	r0, r2
 800288a:	f7fd ff79 	bl	8000780 <__aeabi_fmul>
 800288e:	4603      	mov	r3, r0
 8002890:	4619      	mov	r1, r3
 8002892:	4628      	mov	r0, r5
 8002894:	f7fd fe6a 	bl	800056c <__aeabi_fsub>
 8002898:	4603      	mov	r3, r0
 800289a:	4619      	mov	r1, r3
 800289c:	4620      	mov	r0, r4
 800289e:	f001 faa5 	bl	8003dec <atan2f>
 80028a2:	4602      	mov	r2, r0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	619a      	str	r2, [r3, #24]
	pitch = asinf(-2.0f * (q1 * q3 - q0 * q2));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	4619      	mov	r1, r3
 80028b2:	4610      	mov	r0, r2
 80028b4:	f7fd ff64 	bl	8000780 <__aeabi_fmul>
 80028b8:	4603      	mov	r3, r0
 80028ba:	461c      	mov	r4, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	4619      	mov	r1, r3
 80028c6:	4610      	mov	r0, r2
 80028c8:	f7fd ff5a 	bl	8000780 <__aeabi_fmul>
 80028cc:	4603      	mov	r3, r0
 80028ce:	4619      	mov	r1, r3
 80028d0:	4620      	mov	r0, r4
 80028d2:	f7fd fe4b 	bl	800056c <__aeabi_fsub>
 80028d6:	4603      	mov	r3, r0
 80028d8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80028dc:	4618      	mov	r0, r3
 80028de:	f7fd ff4f 	bl	8000780 <__aeabi_fmul>
 80028e2:	4603      	mov	r3, r0
 80028e4:	4618      	mov	r0, r3
 80028e6:	f001 fa33 	bl	8003d50 <asinf>
 80028ea:	4602      	mov	r2, r0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	61da      	str	r2, [r3, #28]
	yaw = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	4619      	mov	r1, r3
 80028fa:	4610      	mov	r0, r2
 80028fc:	f7fd ff40 	bl	8000780 <__aeabi_fmul>
 8002900:	4603      	mov	r3, r0
 8002902:	461c      	mov	r4, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	4619      	mov	r1, r3
 800290e:	4610      	mov	r0, r2
 8002910:	f7fd ff36 	bl	8000780 <__aeabi_fmul>
 8002914:	4603      	mov	r3, r0
 8002916:	4619      	mov	r1, r3
 8002918:	4620      	mov	r0, r4
 800291a:	f7fd fe29 	bl	8000570 <__addsf3>
 800291e:	4603      	mov	r3, r0
 8002920:	461c      	mov	r4, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	4619      	mov	r1, r3
 800292c:	4610      	mov	r0, r2
 800292e:	f7fd ff27 	bl	8000780 <__aeabi_fmul>
 8002932:	4603      	mov	r3, r0
 8002934:	4619      	mov	r1, r3
 8002936:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800293a:	f7fd fe17 	bl	800056c <__aeabi_fsub>
 800293e:	4603      	mov	r3, r0
 8002940:	461d      	mov	r5, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691a      	ldr	r2, [r3, #16]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	4619      	mov	r1, r3
 800294c:	4610      	mov	r0, r2
 800294e:	f7fd ff17 	bl	8000780 <__aeabi_fmul>
 8002952:	4603      	mov	r3, r0
 8002954:	4619      	mov	r1, r3
 8002956:	4628      	mov	r0, r5
 8002958:	f7fd fe08 	bl	800056c <__aeabi_fsub>
 800295c:	4603      	mov	r3, r0
 800295e:	4619      	mov	r1, r3
 8002960:	4620      	mov	r0, r4
 8002962:	f001 fa43 	bl	8003dec <atan2f>
 8002966:	4602      	mov	r2, r0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	621a      	str	r2, [r3, #32]
	anglesComputed = 1;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8002974:	bf00      	nop
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bdb0      	pop	{r4, r5, r7, pc}

0800297c <_ZN8Madgwick13getYawRadiansEv>:
    }
    float getPitchRadians() {
        if (!anglesComputed) computeAngles();
        return pitch;
    }
    float getYawRadians() {
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
        if (!anglesComputed) computeAngles();
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800298a:	2b00      	cmp	r3, #0
 800298c:	d102      	bne.n	8002994 <_ZN8Madgwick13getYawRadiansEv+0x18>
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff ff48 	bl	8002824 <_ZN8Madgwick13computeAnglesEv>
        return yaw;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a1b      	ldr	r3, [r3, #32]
    }
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <_ZN8OdometryC1Ev>:

#include <cmath>

Madgwick MDGF;

Odometry::Odometry(void) {
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	60da      	str	r2, [r3, #12]

	this->x = 0.0f;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]
	this->y = 0.0f;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	605a      	str	r2, [r3, #4]
	this->yaw = 0.0f;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]

	//this->mpu9250 = new MPU9250(SPI_MPU9250, GPIOC, GPIO_PIN_0);
	this->mpu9250 = new MPU9250(SPI_MPU9250, GPIO_MPU9250, PIN_MPU9250);
 80029c6:	2010      	movs	r0, #16
 80029c8:	f001 f93f 	bl	8003c4a <_Znwj>
 80029cc:	4603      	mov	r3, r0
 80029ce:	461c      	mov	r4, r3
 80029d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029d4:	4a05      	ldr	r2, [pc, #20]	; (80029ec <_ZN8OdometryC1Ev+0x4c>)
 80029d6:	4906      	ldr	r1, [pc, #24]	; (80029f0 <_ZN8OdometryC1Ev+0x50>)
 80029d8:	4620      	mov	r0, r4
 80029da:	f7ff fa55 	bl	8001e88 <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	60dc      	str	r4, [r3, #12]
}
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd90      	pop	{r4, r7, pc}
 80029ec:	40010c00 	.word	0x40010c00
 80029f0:	40003800 	.word	0x40003800

080029f4 <_ZN8Odometry11ReadEncoderEv>:

	// gyro unit is not in desirable state (not stabilized)
	return false;
}

void Odometry::ReadEncoder(void) {
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	volatile int16_t _p1 = static_cast<int16_t>(TIM3->CNT);
 80029fc:	4b3b      	ldr	r3, [pc, #236]	; (8002aec <_ZN8Odometry11ReadEncoderEv+0xf8>)
 80029fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a00:	b21b      	sxth	r3, r3
 8002a02:	817b      	strh	r3, [r7, #10]
	TIM3->CNT = 0;
 8002a04:	4b39      	ldr	r3, [pc, #228]	; (8002aec <_ZN8Odometry11ReadEncoderEv+0xf8>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	625a      	str	r2, [r3, #36]	; 0x24

	volatile int16_t _p2 = (-1)*static_cast<int16_t>(TIM4->CNT);
 8002a0a:	4b39      	ldr	r3, [pc, #228]	; (8002af0 <_ZN8Odometry11ReadEncoderEv+0xfc>)
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	425b      	negs	r3, r3
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	b21b      	sxth	r3, r3
 8002a16:	813b      	strh	r3, [r7, #8]
	TIM4->CNT = 0;
 8002a18:	4b35      	ldr	r3, [pc, #212]	; (8002af0 <_ZN8Odometry11ReadEncoderEv+0xfc>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	625a      	str	r2, [r3, #36]	; 0x24

	// just a simple rotation matrix
	// translate encoder rates to velocity on x-y plane
	float _yaw = yaw; //- ((float) M_PI / 4.0f); //
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	617b      	str	r3, [r7, #20]
	float _cos = cosf(_yaw);
 8002a24:	6978      	ldr	r0, [r7, #20]
 8002a26:	f001 f929 	bl	8003c7c <cosf>
 8002a2a:	6138      	str	r0, [r7, #16]
	float _sin = sinf(_yaw);
 8002a2c:	6978      	ldr	r0, [r7, #20]
 8002a2e:	f001 f959 	bl	8003ce4 <sinf>
 8002a32:	60f8      	str	r0, [r7, #12]

	x += ((_p1 * _cos) - (_p2 * _sin)) * MPerPulse;
 8002a34:	897b      	ldrh	r3, [r7, #10]
 8002a36:	b21b      	sxth	r3, r3
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fd fe4d 	bl	80006d8 <__aeabi_i2f>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	6939      	ldr	r1, [r7, #16]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fd fe9c 	bl	8000780 <__aeabi_fmul>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461c      	mov	r4, r3
 8002a4c:	893b      	ldrh	r3, [r7, #8]
 8002a4e:	b21b      	sxth	r3, r3
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fd fe41 	bl	80006d8 <__aeabi_i2f>
 8002a56:	4603      	mov	r3, r0
 8002a58:	68f9      	ldr	r1, [r7, #12]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fd fe90 	bl	8000780 <__aeabi_fmul>
 8002a60:	4603      	mov	r3, r0
 8002a62:	4619      	mov	r1, r3
 8002a64:	4620      	mov	r0, r4
 8002a66:	f7fd fd81 	bl	800056c <__aeabi_fsub>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	4921      	ldr	r1, [pc, #132]	; (8002af4 <_ZN8Odometry11ReadEncoderEv+0x100>)
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fd fe86 	bl	8000780 <__aeabi_fmul>
 8002a74:	4603      	mov	r3, r0
 8002a76:	461a      	mov	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4610      	mov	r0, r2
 8002a80:	f7fd fd76 	bl	8000570 <__addsf3>
 8002a84:	4603      	mov	r3, r0
 8002a86:	461a      	mov	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	601a      	str	r2, [r3, #0]
	y += ((_p1 * _sin) + (_p2 * _cos)) * MPerPulse;
 8002a8c:	897b      	ldrh	r3, [r7, #10]
 8002a8e:	b21b      	sxth	r3, r3
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7fd fe21 	bl	80006d8 <__aeabi_i2f>
 8002a96:	4603      	mov	r3, r0
 8002a98:	68f9      	ldr	r1, [r7, #12]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fd fe70 	bl	8000780 <__aeabi_fmul>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	461c      	mov	r4, r3
 8002aa4:	893b      	ldrh	r3, [r7, #8]
 8002aa6:	b21b      	sxth	r3, r3
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fd fe15 	bl	80006d8 <__aeabi_i2f>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	6939      	ldr	r1, [r7, #16]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fd fe64 	bl	8000780 <__aeabi_fmul>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	4619      	mov	r1, r3
 8002abc:	4620      	mov	r0, r4
 8002abe:	f7fd fd57 	bl	8000570 <__addsf3>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	490b      	ldr	r1, [pc, #44]	; (8002af4 <_ZN8Odometry11ReadEncoderEv+0x100>)
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fd fe5a 	bl	8000780 <__aeabi_fmul>
 8002acc:	4603      	mov	r3, r0
 8002ace:	461a      	mov	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4610      	mov	r0, r2
 8002ad8:	f7fd fd4a 	bl	8000570 <__addsf3>
 8002adc:	4603      	mov	r3, r0
 8002ade:	461a      	mov	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	605a      	str	r2, [r3, #4]
}
 8002ae4:	bf00      	nop
 8002ae6:	371c      	adds	r7, #28
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd90      	pop	{r4, r7, pc}
 8002aec:	40000400 	.word	0x40000400
 8002af0:	40000800 	.word	0x40000800
 8002af4:	39d12e7e 	.word	0x39d12e7e

08002af8 <_ZN8Odometry11ReadAccGyroEv>:

void Odometry::ReadAccGyro(void) {
 8002af8:	b5b0      	push	{r4, r5, r7, lr}
 8002afa:	b094      	sub	sp, #80	; 0x50
 8002afc:	af04      	add	r7, sp, #16
 8002afe:	6078      	str	r0, [r7, #4]
	float data[6];

//	static uint32_t lasttime=0;
//	static uint16_t dt=0;

	raw[0] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_XOUT_H,
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	21c3      	movs	r1, #195	; 0xc3
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff fa21 	bl	8001f50 <_ZNK7MPU92509WriteWordEht>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	b21b      	sxth	r3, r3
 8002b12:	461a      	mov	r2, r3
			0x0000)) * 1000 / GyroSensitivityScaleFactor) + 0.5f;
 8002b14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b18:	fb03 f302 	mul.w	r3, r3, r2
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fd fddb 	bl	80006d8 <__aeabi_i2f>
 8002b22:	4603      	mov	r3, r0
 8002b24:	49b8      	ldr	r1, [pc, #736]	; (8002e08 <_ZN8Odometry11ReadAccGyroEv+0x310>)
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fd fede 	bl	80008e8 <__aeabi_fdiv>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fd fd1c 	bl	8000570 <__addsf3>
 8002b38:	4603      	mov	r3, r0
	raw[0] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_XOUT_H,
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fd fffc 	bl	8000b38 <__aeabi_f2iz>
 8002b40:	4603      	mov	r3, r0
 8002b42:	623b      	str	r3, [r7, #32]
	raw[1] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_YOUT_H,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	21c5      	movs	r1, #197	; 0xc5
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff f9ff 	bl	8001f50 <_ZNK7MPU92509WriteWordEht>
 8002b52:	4603      	mov	r3, r0
 8002b54:	b21b      	sxth	r3, r3
 8002b56:	461a      	mov	r2, r3
			0x0000)) * 1000 / GyroSensitivityScaleFactor) + 0.5f;
 8002b58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b5c:	fb03 f302 	mul.w	r3, r3, r2
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fd fdb9 	bl	80006d8 <__aeabi_i2f>
 8002b66:	4603      	mov	r3, r0
 8002b68:	49a7      	ldr	r1, [pc, #668]	; (8002e08 <_ZN8Odometry11ReadAccGyroEv+0x310>)
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fd febc 	bl	80008e8 <__aeabi_fdiv>
 8002b70:	4603      	mov	r3, r0
 8002b72:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fd fcfa 	bl	8000570 <__addsf3>
 8002b7c:	4603      	mov	r3, r0
	raw[1] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_YOUT_H,
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fd ffda 	bl	8000b38 <__aeabi_f2iz>
 8002b84:	4603      	mov	r3, r0
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
	raw[2] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	21c7      	movs	r1, #199	; 0xc7
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff f9dd 	bl	8001f50 <_ZNK7MPU92509WriteWordEht>
 8002b96:	4603      	mov	r3, r0
 8002b98:	b21b      	sxth	r3, r3
 8002b9a:	461a      	mov	r2, r3
			0x0000)) * 1000 / GyroSensitivityScaleFactor) + 0.5f;
 8002b9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ba0:	fb03 f302 	mul.w	r3, r3, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fd fd97 	bl	80006d8 <__aeabi_i2f>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4996      	ldr	r1, [pc, #600]	; (8002e08 <_ZN8Odometry11ReadAccGyroEv+0x310>)
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fd fe9a 	bl	80008e8 <__aeabi_fdiv>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fd fcd8 	bl	8000570 <__addsf3>
 8002bc0:	4603      	mov	r3, r0
	raw[2] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H,
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fd ffb8 	bl	8000b38 <__aeabi_f2iz>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	62bb      	str	r3, [r7, #40]	; 0x28
	raw[3] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_XOUT_H,
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	21bb      	movs	r1, #187	; 0xbb
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff f9bb 	bl	8001f50 <_ZNK7MPU92509WriteWordEht>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	b21b      	sxth	r3, r3
 8002bde:	461a      	mov	r2, r3
			0x0000)) * 1000 / AccSensitivityScaleFactor) + 0.5f;
 8002be0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002be4:	fb03 f302 	mul.w	r3, r3, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	da01      	bge.n	8002bf0 <_ZN8Odometry11ReadAccGyroEv+0xf8>
 8002bec:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002bf0:	12db      	asrs	r3, r3, #11
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fd fd70 	bl	80006d8 <__aeabi_i2f>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fd fcb6 	bl	8000570 <__addsf3>
 8002c04:	4603      	mov	r3, r0
	raw[3] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_XOUT_H,
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fd ff96 	bl	8000b38 <__aeabi_f2iz>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	raw[4] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_YOUT_H,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	21bd      	movs	r1, #189	; 0xbd
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff f999 	bl	8001f50 <_ZNK7MPU92509WriteWordEht>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	b21b      	sxth	r3, r3
 8002c22:	461a      	mov	r2, r3
			0x0000)) * 1000 / AccSensitivityScaleFactor) + 0.5f;
 8002c24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c28:	fb03 f302 	mul.w	r3, r3, r2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	da01      	bge.n	8002c34 <_ZN8Odometry11ReadAccGyroEv+0x13c>
 8002c30:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002c34:	12db      	asrs	r3, r3, #11
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fd fd4e 	bl	80006d8 <__aeabi_i2f>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd fc94 	bl	8000570 <__addsf3>
 8002c48:	4603      	mov	r3, r0
	raw[4] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_YOUT_H,
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fd ff74 	bl	8000b38 <__aeabi_f2iz>
 8002c50:	4603      	mov	r3, r0
 8002c52:	633b      	str	r3, [r7, #48]	; 0x30
	raw[5] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_ZOUT_H,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	21bf      	movs	r1, #191	; 0xbf
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff f977 	bl	8001f50 <_ZNK7MPU92509WriteWordEht>
 8002c62:	4603      	mov	r3, r0
 8002c64:	b21b      	sxth	r3, r3
 8002c66:	461a      	mov	r2, r3
			0x0000)) * 1000 / AccSensitivityScaleFactor) + 0.5f;
 8002c68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c6c:	fb03 f302 	mul.w	r3, r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	da01      	bge.n	8002c78 <_ZN8Odometry11ReadAccGyroEv+0x180>
 8002c74:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002c78:	12db      	asrs	r3, r3, #11
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd fd2c 	bl	80006d8 <__aeabi_i2f>
 8002c80:	4603      	mov	r3, r0
 8002c82:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fd fc72 	bl	8000570 <__addsf3>
 8002c8c:	4603      	mov	r3, r0
	raw[5] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_ZOUT_H,
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fd ff52 	bl	8000b38 <__aeabi_f2iz>
 8002c94:	4603      	mov	r3, r0
 8002c96:	637b      	str	r3, [r7, #52]	; 0x34
//	int dy_raw_mdps = (((int16_t) mpu9250->WriteWord(
//	READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000)) * 1000 / SensitivityScaleFactor)
//			+ 0.5f;
	//temp = mpu9250->WriteWord(READ_FLAG | MPUREG_TEMP_OUT_H, 0x0000);

	for (int i = 0; i < 3; i++) {
 8002c98:	2300      	movs	r3, #0
 8002c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	dc77      	bgt.n	8002d92 <_ZN8Odometry11ReadAccGyroEv+0x29a>
		biased[i] = raw[i] - movavg[i];
 8002ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002caa:	4413      	add	r3, r2
 8002cac:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002cb4:	3104      	adds	r1, #4
 8002cb6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002cba:	1ad1      	subs	r1, r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cc0:	320a      	adds	r2, #10
 8002cc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		if (biased[i] < -ang_movband || ang_movband < biased[i]) {
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cca:	320a      	adds	r2, #10
 8002ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd0:	f113 0ffa 	cmn.w	r3, #250	; 0xfa
 8002cd4:	db06      	blt.n	8002ce4 <_ZN8Odometry11ReadAccGyroEv+0x1ec>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cda:	320a      	adds	r2, #10
 8002cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ce0:	2bfa      	cmp	r3, #250	; 0xfa
 8002ce2:	dd16      	ble.n	8002d12 <_ZN8Odometry11ReadAccGyroEv+0x21a>
//			yaw -= (2.0f * (float) M_PI);
//		} else if (yaw < -(float) M_PI) {
//			yaw += (2.0f * (float) M_PI);
//		}

			data[i] = biased[i] / 1000.0f;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ce8:	320a      	adds	r2, #10
 8002cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7fd fcf2 	bl	80006d8 <__aeabi_i2f>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	4945      	ldr	r1, [pc, #276]	; (8002e0c <_ZN8Odometry11ReadAccGyroEv+0x314>)
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fd fdf5 	bl	80008e8 <__aeabi_fdiv>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	461a      	mov	r2, r3
 8002d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002d0a:	440b      	add	r3, r1
 8002d0c:	f843 2c38 	str.w	r2, [r3, #-56]
 8002d10:	e03b      	b.n	8002d8a <_ZN8Odometry11ReadAccGyroEv+0x292>
		} else {
			data[i] = 0.0f;
 8002d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002d1a:	4413      	add	r3, r2
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	f843 2c38 	str.w	r2, [r3, #-56]
			movavg[i] = (int) ((((float) movavg[i] * (1 - ang_w))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d28:	3204      	adds	r2, #4
 8002d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fd fcd2 	bl	80006d8 <__aeabi_i2f>
 8002d34:	4603      	mov	r3, r0
 8002d36:	4936      	ldr	r1, [pc, #216]	; (8002e10 <_ZN8Odometry11ReadAccGyroEv+0x318>)
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fd21 	bl	8000780 <__aeabi_fmul>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461c      	mov	r4, r3
					+ ((float) raw[i] * ang_w)) + 0.5f);
 8002d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002d4a:	4413      	add	r3, r2
 8002d4c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fd fcc1 	bl	80006d8 <__aeabi_i2f>
 8002d56:	4603      	mov	r3, r0
 8002d58:	492e      	ldr	r1, [pc, #184]	; (8002e14 <_ZN8Odometry11ReadAccGyroEv+0x31c>)
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd fd10 	bl	8000780 <__aeabi_fmul>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4619      	mov	r1, r3
 8002d64:	4620      	mov	r0, r4
 8002d66:	f7fd fc03 	bl	8000570 <__addsf3>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fd fbfd 	bl	8000570 <__addsf3>
 8002d76:	4603      	mov	r3, r0
			movavg[i] = (int) ((((float) movavg[i] * (1 - ang_w))
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fd fedd 	bl	8000b38 <__aeabi_f2iz>
 8002d7e:	4601      	mov	r1, r0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d84:	3204      	adds	r2, #4
 8002d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = 0; i < 3; i++) {
 8002d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d90:	e784      	b.n	8002c9c <_ZN8Odometry11ReadAccGyroEv+0x1a4>
//	} else {
//		data[5] = offset_G;
//		movavg[5] = (int) ((((float) movavg[5] * (1 - acc_w))
//				+ ((float) raw[5] * acc_w)) + 0.5f);
//	}
	for(int i=3;i<6;i++){ //
 8002d92:	2303      	movs	r3, #3
 8002d94:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d98:	2b05      	cmp	r3, #5
 8002d9a:	dc1b      	bgt.n	8002dd4 <_ZN8Odometry11ReadAccGyroEv+0x2dc>
		data[i]=raw[i]/1000.0f;
 8002d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002da4:	4413      	add	r3, r2
 8002da6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fd fc94 	bl	80006d8 <__aeabi_i2f>
 8002db0:	4603      	mov	r3, r0
 8002db2:	4916      	ldr	r1, [pc, #88]	; (8002e0c <_ZN8Odometry11ReadAccGyroEv+0x314>)
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fd fd97 	bl	80008e8 <__aeabi_fdiv>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002dc6:	440b      	add	r3, r1
 8002dc8:	f843 2c38 	str.w	r2, [r3, #-56]
	for(int i=3;i<6;i++){ //
 8002dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dce:	3301      	adds	r3, #1
 8002dd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dd2:	e7e0      	b.n	8002d96 <_ZN8Odometry11ReadAccGyroEv+0x29e>
	}

	MDGF.updateIMU(data[0], data[1], data[2], data[3], data[4], data[5]);
 8002dd4:	68b8      	ldr	r0, [r7, #8]
 8002dd6:	68fc      	ldr	r4, [r7, #12]
 8002dd8:	693d      	ldr	r5, [r7, #16]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	69f9      	ldr	r1, [r7, #28]
 8002de0:	9102      	str	r1, [sp, #8]
 8002de2:	9201      	str	r2, [sp, #4]
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	462b      	mov	r3, r5
 8002de8:	4622      	mov	r2, r4
 8002dea:	4601      	mov	r1, r0
 8002dec:	480a      	ldr	r0, [pc, #40]	; (8002e18 <_ZN8Odometry11ReadAccGyroEv+0x320>)
 8002dee:	f7ff f90d 	bl	800200c <_ZN8Madgwick9updateIMUEffffff>
//	dt = HAL_GetTick()-lasttime;
//	lasttime=HAL_GetTick();
	this->yaw = MDGF.getYawRadians();
 8002df2:	4809      	ldr	r0, [pc, #36]	; (8002e18 <_ZN8Odometry11ReadAccGyroEv+0x320>)
 8002df4:	f7ff fdc2 	bl	800297c <_ZN8Madgwick13getYawRadiansEv>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	609a      	str	r2, [r3, #8]
}
 8002dfe:	bf00      	nop
 8002e00:	3740      	adds	r7, #64	; 0x40
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bdb0      	pop	{r4, r5, r7, pc}
 8002e06:	bf00      	nop
 8002e08:	42033333 	.word	0x42033333
 8002e0c:	447a0000 	.word	0x447a0000
 8002e10:	3f7d70a4 	.word	0x3f7d70a4
 8002e14:	3c23d70a 	.word	0x3c23d70a
 8002e18:	20000870 	.word	0x20000870

08002e1c <_ZN8Odometry6SampleEv>:

bool Odometry::Initialize(void) {
	return this->InitGyro();
}

void Odometry::Sample(void) {
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
	this->ReadEncoder();
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f7ff fde5 	bl	80029f4 <_ZN8Odometry11ReadEncoderEv>
	this->ReadAccGyro();
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7ff fe64 	bl	8002af8 <_ZN8Odometry11ReadAccGyroEv>
}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <_ZN8Odometry7GetPoseEPfS0_S0_>:
	this->x = x;
	this->y = y;
	this->yaw = yaw;
}

void Odometry::GetPose(float * const x, float * const y, float * const yaw) {
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
 8002e44:	603b      	str	r3, [r7, #0]
	*x = this->x;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	601a      	str	r2, [r3, #0]
	*y = this->y;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	601a      	str	r2, [r3, #0]
	*yaw = this->yaw;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689a      	ldr	r2, [r3, #8]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	601a      	str	r2, [r3, #0]
}
 8002e5e:	bf00      	nop
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr

08002e68 <_Z41__static_initialization_and_destruction_0ii>:
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d107      	bne.n	8002e88 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d102      	bne.n	8002e88 <_Z41__static_initialization_and_destruction_0ii+0x20>
Madgwick MDGF;
 8002e82:	4803      	ldr	r0, [pc, #12]	; (8002e90 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8002e84:	f7ff f89a 	bl	8001fbc <_ZN8MadgwickC1Ev>
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000870 	.word	0x20000870

08002e94 <_GLOBAL__sub_I_MDGF>:
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	f7ff ffe3 	bl	8002e68 <_Z41__static_initialization_and_destruction_0ii>
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <can_init>:
CAN_FilterTypeDef filter;
uint32_t prescaler;
enum can_bus_state bus_state;

void can_init(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
    // default to 125 kbit/s
    prescaler = 48;
 8002ea8:	4b06      	ldr	r3, [pc, #24]	; (8002ec4 <can_init+0x20>)
 8002eaa:	2230      	movs	r2, #48	; 0x30
 8002eac:	601a      	str	r2, [r3, #0]
    hcan.Instance = CAN1;
 8002eae:	4b06      	ldr	r3, [pc, #24]	; (8002ec8 <can_init+0x24>)
 8002eb0:	4a06      	ldr	r2, [pc, #24]	; (8002ecc <can_init+0x28>)
 8002eb2:	601a      	str	r2, [r3, #0]
    bus_state = OFF_BUS;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <can_init+0x2c>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	701a      	strb	r2, [r3, #0]
}
 8002eba:	bf00      	nop
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	200008c0 	.word	0x200008c0
 8002ec8:	20000a28 	.word	0x20000a28
 8002ecc:	40006400 	.word	0x40006400
 8002ed0:	200008c4 	.word	0x200008c4

08002ed4 <can_set_filter>:

void can_set_filter(uint32_t id, uint32_t mask)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
    // see page 825 of RM0091 for details on filters
    // set the standard ID part
    filter.FilterIdHigh = (id & 0x7FF) << 5;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	015b      	lsls	r3, r3, #5
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	4a24      	ldr	r2, [pc, #144]	; (8002f78 <can_set_filter+0xa4>)
 8002ee6:	6013      	str	r3, [r2, #0]
    // add the top 5 bits of the extended ID
    filter.FilterIdHigh += (id >> 24) & 0xFFFF;
 8002ee8:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <can_set_filter+0xa4>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	0e1b      	lsrs	r3, r3, #24
 8002ef0:	4413      	add	r3, r2
 8002ef2:	4a21      	ldr	r2, [pc, #132]	; (8002f78 <can_set_filter+0xa4>)
 8002ef4:	6013      	str	r3, [r2, #0]
    // set the low part to the remaining extended ID bits
    filter.FilterIdLow += ((id & 0x1FFFF800) << 3);
 8002ef6:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <can_set_filter+0xa4>)
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f06:	4413      	add	r3, r2
 8002f08:	4a1b      	ldr	r2, [pc, #108]	; (8002f78 <can_set_filter+0xa4>)
 8002f0a:	6053      	str	r3, [r2, #4]

    // set the standard ID part
    filter.FilterMaskIdHigh = (mask & 0x7FF) << 5;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	015b      	lsls	r3, r3, #5
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	4a19      	ldr	r2, [pc, #100]	; (8002f78 <can_set_filter+0xa4>)
 8002f14:	6093      	str	r3, [r2, #8]
    // add the top 5 bits of the extended ID
    filter.FilterMaskIdHigh += (mask >> 24) & 0xFFFF;
 8002f16:	4b18      	ldr	r3, [pc, #96]	; (8002f78 <can_set_filter+0xa4>)
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	0e1b      	lsrs	r3, r3, #24
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a15      	ldr	r2, [pc, #84]	; (8002f78 <can_set_filter+0xa4>)
 8002f22:	6093      	str	r3, [r2, #8]
    // set the low part to the remaining extended ID bits
    filter.FilterMaskIdLow += ((mask & 0x1FFFF800) << 3);
 8002f24:	4b14      	ldr	r3, [pc, #80]	; (8002f78 <can_set_filter+0xa4>)
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f34:	4413      	add	r3, r2
 8002f36:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <can_set_filter+0xa4>)
 8002f38:	60d3      	str	r3, [r2, #12]

    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8002f3a:	4b0f      	ldr	r3, [pc, #60]	; (8002f78 <can_set_filter+0xa4>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	619a      	str	r2, [r3, #24]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8002f40:	4b0d      	ldr	r3, [pc, #52]	; (8002f78 <can_set_filter+0xa4>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	61da      	str	r2, [r3, #28]
    filter.FilterBank = 0;
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <can_set_filter+0xa4>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	615a      	str	r2, [r3, #20]
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <can_set_filter+0xa4>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	611a      	str	r2, [r3, #16]
    filter.SlaveStartFilterBank = 0;
 8002f52:	4b09      	ldr	r3, [pc, #36]	; (8002f78 <can_set_filter+0xa4>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	625a      	str	r2, [r3, #36]	; 0x24
    filter.FilterActivation = ENABLE;
 8002f58:	4b07      	ldr	r3, [pc, #28]	; (8002f78 <can_set_filter+0xa4>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	621a      	str	r2, [r3, #32]

    if (bus_state == ON_BUS)
 8002f5e:	4b07      	ldr	r3, [pc, #28]	; (8002f7c <can_set_filter+0xa8>)
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d103      	bne.n	8002f6e <can_set_filter+0x9a>
    {
        HAL_CAN_ConfigFilter(&hcan, &filter);
 8002f66:	4904      	ldr	r1, [pc, #16]	; (8002f78 <can_set_filter+0xa4>)
 8002f68:	4805      	ldr	r0, [pc, #20]	; (8002f80 <can_set_filter+0xac>)
 8002f6a:	f7fd fece 	bl	8000d0a <HAL_CAN_ConfigFilter>
    }
}
 8002f6e:	bf00      	nop
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	20000898 	.word	0x20000898
 8002f7c:	200008c4 	.word	0x200008c4
 8002f80:	20000a28 	.word	0x20000a28

08002f84 <can_enable>:

void can_enable(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
    if (bus_state == OFF_BUS)
 8002f88:	4b28      	ldr	r3, [pc, #160]	; (800302c <can_enable+0xa8>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d148      	bne.n	8003022 <can_enable+0x9e>
    {
        hcan.Init.Prescaler = prescaler;
 8002f90:	4b27      	ldr	r3, [pc, #156]	; (8003030 <can_enable+0xac>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a27      	ldr	r2, [pc, #156]	; (8003034 <can_enable+0xb0>)
 8002f96:	6053      	str	r3, [r2, #4]
        hcan.Init.Mode = CAN_MODE_NORMAL;
 8002f98:	4b26      	ldr	r3, [pc, #152]	; (8003034 <can_enable+0xb0>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	609a      	str	r2, [r3, #8]
        hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002f9e:	4b25      	ldr	r3, [pc, #148]	; (8003034 <can_enable+0xb0>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	60da      	str	r2, [r3, #12]
        hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8002fa4:	4b23      	ldr	r3, [pc, #140]	; (8003034 <can_enable+0xb0>)
 8002fa6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002faa:	611a      	str	r2, [r3, #16]
        hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002fac:	4b21      	ldr	r3, [pc, #132]	; (8003034 <can_enable+0xb0>)
 8002fae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002fb2:	615a      	str	r2, [r3, #20]
        hcan.Init.TimeTriggeredMode = DISABLE;
 8002fb4:	4b1f      	ldr	r3, [pc, #124]	; (8003034 <can_enable+0xb0>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	761a      	strb	r2, [r3, #24]
        hcan.Init.AutoBusOff = ENABLE;
 8002fba:	4b1e      	ldr	r3, [pc, #120]	; (8003034 <can_enable+0xb0>)
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	765a      	strb	r2, [r3, #25]
        hcan.Init.AutoWakeUp = DISABLE;
 8002fc0:	4b1c      	ldr	r3, [pc, #112]	; (8003034 <can_enable+0xb0>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	769a      	strb	r2, [r3, #26]
        hcan.Init.AutoRetransmission = ENABLE;
 8002fc6:	4b1b      	ldr	r3, [pc, #108]	; (8003034 <can_enable+0xb0>)
 8002fc8:	2201      	movs	r2, #1
 8002fca:	76da      	strb	r2, [r3, #27]
        hcan.Init.ReceiveFifoLocked = DISABLE;
 8002fcc:	4b19      	ldr	r3, [pc, #100]	; (8003034 <can_enable+0xb0>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	771a      	strb	r2, [r3, #28]
        hcan.Init.TransmitFifoPriority = DISABLE;
 8002fd2:	4b18      	ldr	r3, [pc, #96]	; (8003034 <can_enable+0xb0>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	775a      	strb	r2, [r3, #29]
        //hcan.pTxMsg = NULL;
        HAL_CAN_Init(&hcan);
 8002fd8:	4816      	ldr	r0, [pc, #88]	; (8003034 <can_enable+0xb0>)
 8002fda:	f7fd fe1b 	bl	8000c14 <HAL_CAN_Init>
        bus_state = ON_BUS;
 8002fde:	4b13      	ldr	r3, [pc, #76]	; (800302c <can_enable+0xa8>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	701a      	strb	r2, [r3, #0]
        can_set_filter(0, 0);
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f7ff ff74 	bl	8002ed4 <can_set_filter>



        /* Start the CAN peripheral */
        if (HAL_CAN_Start(&hcan) != HAL_OK)
 8002fec:	4811      	ldr	r0, [pc, #68]	; (8003034 <can_enable+0xb0>)
 8002fee:	f7fd fef8 	bl	8000de2 <HAL_CAN_Start>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf14      	ite	ne
 8002ff8:	2301      	movne	r3, #1
 8002ffa:	2300      	moveq	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <can_enable+0x82>
        {
          /* Start Error */
          Error_Handler();
 8003002:	f000 fc19 	bl	8003838 <Error_Handler>
        }

        /* Activate CAN RX notification */
        if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8003006:	2102      	movs	r1, #2
 8003008:	480a      	ldr	r0, [pc, #40]	; (8003034 <can_enable+0xb0>)
 800300a:	f7fd ff62 	bl	8000ed2 <HAL_CAN_ActivateNotification>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	bf14      	ite	ne
 8003014:	2301      	movne	r3, #1
 8003016:	2300      	moveq	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <can_enable+0x9e>
        {
          /* Notification Error */
          Error_Handler();
 800301e:	f000 fc0b 	bl	8003838 <Error_Handler>
        }
    }

    GPIOB->BSRR = GPIO_BSRR_BS1;
 8003022:	4b05      	ldr	r3, [pc, #20]	; (8003038 <can_enable+0xb4>)
 8003024:	2202      	movs	r2, #2
 8003026:	611a      	str	r2, [r3, #16]
}
 8003028:	bf00      	nop
 800302a:	bd80      	pop	{r7, pc}
 800302c:	200008c4 	.word	0x200008c4
 8003030:	200008c0 	.word	0x200008c0
 8003034:	20000a28 	.word	0x20000a28
 8003038:	40010c00 	.word	0x40010c00

0800303c <can_set_bitrate>:
    GPIOB->BSRR = GPIO_BSRR_BR1;
    GPIOC->BSRR = GPIO_BSRR_BR13;
}

void can_set_bitrate(enum can_bitrate bitrate)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
    if (bus_state == ON_BUS)
 8003046:	4b24      	ldr	r3, [pc, #144]	; (80030d8 <can_set_bitrate+0x9c>)
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d03e      	beq.n	80030cc <can_set_bitrate+0x90>
    {
        // cannot set bitrate while on bus
        return;
    }

    switch (bitrate)
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	2b08      	cmp	r3, #8
 8003052:	d83c      	bhi.n	80030ce <can_set_bitrate+0x92>
 8003054:	a201      	add	r2, pc, #4	; (adr r2, 800305c <can_set_bitrate+0x20>)
 8003056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305a:	bf00      	nop
 800305c:	08003081 	.word	0x08003081
 8003060:	0800308b 	.word	0x0800308b
 8003064:	08003093 	.word	0x08003093
 8003068:	0800309b 	.word	0x0800309b
 800306c:	080030a3 	.word	0x080030a3
 8003070:	080030ab 	.word	0x080030ab
 8003074:	080030b3 	.word	0x080030b3
 8003078:	080030bb 	.word	0x080030bb
 800307c:	080030c3 	.word	0x080030c3
    {
        case CAN_BITRATE_10K:
            prescaler = 450;
 8003080:	4b16      	ldr	r3, [pc, #88]	; (80030dc <can_set_bitrate+0xa0>)
 8003082:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8003086:	601a      	str	r2, [r3, #0]
            break;
 8003088:	e021      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_20K:
            prescaler = 225;
 800308a:	4b14      	ldr	r3, [pc, #80]	; (80030dc <can_set_bitrate+0xa0>)
 800308c:	22e1      	movs	r2, #225	; 0xe1
 800308e:	601a      	str	r2, [r3, #0]
            break;
 8003090:	e01d      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_50K:
            prescaler = 90;
 8003092:	4b12      	ldr	r3, [pc, #72]	; (80030dc <can_set_bitrate+0xa0>)
 8003094:	225a      	movs	r2, #90	; 0x5a
 8003096:	601a      	str	r2, [r3, #0]
            break;
 8003098:	e019      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_100K:
            prescaler = 45;
 800309a:	4b10      	ldr	r3, [pc, #64]	; (80030dc <can_set_bitrate+0xa0>)
 800309c:	222d      	movs	r2, #45	; 0x2d
 800309e:	601a      	str	r2, [r3, #0]
            break;
 80030a0:	e015      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_125K:
            prescaler = 36;
 80030a2:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <can_set_bitrate+0xa0>)
 80030a4:	2224      	movs	r2, #36	; 0x24
 80030a6:	601a      	str	r2, [r3, #0]
            break;
 80030a8:	e011      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_250K:
            prescaler = 18;
 80030aa:	4b0c      	ldr	r3, [pc, #48]	; (80030dc <can_set_bitrate+0xa0>)
 80030ac:	2212      	movs	r2, #18
 80030ae:	601a      	str	r2, [r3, #0]
            break;
 80030b0:	e00d      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_500K:
            prescaler = 9;
 80030b2:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <can_set_bitrate+0xa0>)
 80030b4:	2209      	movs	r2, #9
 80030b6:	601a      	str	r2, [r3, #0]
            break;
 80030b8:	e009      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_750K:
            prescaler = 6;
 80030ba:	4b08      	ldr	r3, [pc, #32]	; (80030dc <can_set_bitrate+0xa0>)
 80030bc:	2206      	movs	r2, #6
 80030be:	601a      	str	r2, [r3, #0]
            break;
 80030c0:	e005      	b.n	80030ce <can_set_bitrate+0x92>
        case CAN_BITRATE_1000K:
            prescaler = 4;
 80030c2:	4b06      	ldr	r3, [pc, #24]	; (80030dc <can_set_bitrate+0xa0>)
 80030c4:	2204      	movs	r2, #4
 80030c6:	601a      	str	r2, [r3, #0]
            break;
 80030c8:	bf00      	nop
 80030ca:	e000      	b.n	80030ce <can_set_bitrate+0x92>
        return;
 80030cc:	bf00      	nop
    }
}
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	200008c4 	.word	0x200008c4
 80030dc:	200008c0 	.word	0x200008c0

080030e0 <can_tx>:
        hcan.Init.Mode = CAN_MODE_NORMAL;
    }
}

uint32_t can_tx(CAN_TxHeaderTypeDef *tx_header, uint8_t (&buf)[CAN_MTU])
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
    // transmit can frame
    //hcan.pTxMsg = tx_msg;
    //status = HAL_CAN_Transmit(&hcan, timeout);

    uint32_t tx_mailbox;
    status = HAL_CAN_AddTxMessage(&hcan, tx_header, buf, &tx_mailbox);
 80030ea:	f107 0308 	add.w	r3, r7, #8
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	6879      	ldr	r1, [r7, #4]
 80030f2:	4806      	ldr	r0, [pc, #24]	; (800310c <can_tx+0x2c>)
 80030f4:	f7fd fea0 	bl	8000e38 <HAL_CAN_AddTxMessage>
 80030f8:	4603      	mov	r3, r0
 80030fa:	60fb      	str	r3, [r7, #12]

//    GPIOC->BSRR=GPIO_BSRR_BS13;
//    GPIOC->BSRR=GPIO_BSRR_BR13;

    led_on();
 80030fc:	f000 f808 	bl	8003110 <led_on>
    return status;
 8003100:	68fb      	ldr	r3, [r7, #12]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20000a28 	.word	0x20000a28

08003110 <led_on>:
static uint32_t led_laston = 0;
static uint32_t led_lastoff = 0;

// Attempt to turn on status LED
void led_on(void)
{
 8003110:	b510      	push	{r4, lr}
	// Make sure the LED has been off for at least LED_DURATION before turning on again
	// This prevents a solid status LED on a busy canbus
	if(led_laston == 0 && HAL_GetTick() - led_lastoff > LED_DURATION)
 8003112:	4c09      	ldr	r4, [pc, #36]	; (8003138 <led_on+0x28>)
 8003114:	6823      	ldr	r3, [r4, #0]
 8003116:	b96b      	cbnz	r3, 8003134 <led_on+0x24>
 8003118:	f7fd fd76 	bl	8000c08 <HAL_GetTick>
 800311c:	4b07      	ldr	r3, [pc, #28]	; (800313c <led_on+0x2c>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	1ac0      	subs	r0, r0, r3
 8003122:	280a      	cmp	r0, #10
 8003124:	d906      	bls.n	8003134 <led_on+0x24>
	{
	    GPIOC->BSRR = GPIO_BSRR_BS13;
 8003126:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800312a:	4b05      	ldr	r3, [pc, #20]	; (8003140 <led_on+0x30>)
 800312c:	611a      	str	r2, [r3, #16]
		led_laston = HAL_GetTick();
 800312e:	f7fd fd6b 	bl	8000c08 <HAL_GetTick>
 8003132:	6020      	str	r0, [r4, #0]
	}
}
 8003134:	bd10      	pop	{r4, pc}
 8003136:	bf00      	nop
 8003138:	200008cc 	.word	0x200008cc
 800313c:	200008c8 	.word	0x200008c8
 8003140:	40011000 	.word	0x40011000

08003144 <led_process>:


// Process time-based LED events
void led_process(void)
{
 8003144:	b510      	push	{r4, lr}
	// If LED has been on for long enough, turn it off
	if(led_laston > 0 && HAL_GetTick() - led_laston > LED_DURATION)
 8003146:	4c0a      	ldr	r4, [pc, #40]	; (8003170 <led_process+0x2c>)
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	b17b      	cbz	r3, 800316c <led_process+0x28>
 800314c:	f7fd fd5c 	bl	8000c08 <HAL_GetTick>
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	1ac0      	subs	r0, r0, r3
 8003154:	280a      	cmp	r0, #10
 8003156:	d909      	bls.n	800316c <led_process+0x28>
	{
        GPIOC->BSRR = GPIO_BSRR_BR13;
 8003158:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800315c:	4b05      	ldr	r3, [pc, #20]	; (8003174 <led_process+0x30>)
 800315e:	611a      	str	r2, [r3, #16]
		led_laston = 0;
 8003160:	2300      	movs	r3, #0
 8003162:	6023      	str	r3, [r4, #0]
		led_lastoff = HAL_GetTick();
 8003164:	f7fd fd50 	bl	8000c08 <HAL_GetTick>
 8003168:	4b03      	ldr	r3, [pc, #12]	; (8003178 <led_process+0x34>)
 800316a:	6018      	str	r0, [r3, #0]
	}
}
 800316c:	bd10      	pop	{r4, pc}
 800316e:	bf00      	nop
 8003170:	200008cc 	.word	0x200008cc
 8003174:	40011000 	.word	0x40011000
 8003178:	200008c8 	.word	0x200008c8

0800317c <NVIC_SetPriority>:
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	6039      	str	r1, [r7, #0]
 8003186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318c:	2b00      	cmp	r3, #0
 800318e:	da0c      	bge.n	80031aa <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	b2da      	uxtb	r2, r3
 8003194:	490d      	ldr	r1, [pc, #52]	; (80031cc <NVIC_SetPriority+0x50>)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	3b04      	subs	r3, #4
 80031a0:	0112      	lsls	r2, r2, #4
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	440b      	add	r3, r1
 80031a6:	761a      	strb	r2, [r3, #24]
}
 80031a8:	e00b      	b.n	80031c2 <NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	4a08      	ldr	r2, [pc, #32]	; (80031d0 <NVIC_SetPriority+0x54>)
 80031b0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80031b4:	4608      	mov	r0, r1
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	b2d9      	uxtb	r1, r3
 80031ba:	1813      	adds	r3, r2, r0
 80031bc:	460a      	mov	r2, r1
 80031be:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00
 80031d0:	e000e100 	.word	0xe000e100

080031d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80031da:	f7fd fcf7 	bl	8000bcc <HAL_Init>

	/* USER CODE BEGIN Init */
	MX_GPIO_Init();
 80031de:	f000 fabd 	bl	800375c <_ZL12MX_GPIO_Initv>
	MX_TIM2_Init();
 80031e2:	f000 fa31 	bl	8003648 <_ZL12MX_TIM2_Initv>
	MX_TIM3_Init();
 80031e6:	f000 f9d1 	bl	800358c <_ZL12MX_TIM3_Initv>
	MX_TIM4_Init();
 80031ea:	f000 f971 	bl	80034d0 <_ZL12MX_TIM4_Initv>
//	MX_CAN_Init(); //
	MX_SPI2_Init();
 80031ee:	f000 f933 	bl	8003458 <_ZL12MX_SPI2_Initv>
	MX_USART2_UART_Init(); //
 80031f2:	f000 fa85 	bl	8003700 <_ZL19MX_USART2_UART_Initv>
	// CAN
	can_init();
 80031f6:	f7ff fe55 	bl	8002ea4 <can_init>

	/* USER CODE END Init */

	/* Configure the system clock */
	NVIC_SetPriority(SysTick_IRQn, 1); //HAL_Delaysystick
 80031fa:	2101      	movs	r1, #1
 80031fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003200:	f7ff ffbc 	bl	800317c <NVIC_SetPriority>
	SystemClock_Config();
 8003204:	f000 f8d8 	bl	80033b8 <_Z18SystemClock_Configv>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */

	/* USER CODE BEGIN 2 */
	SPI2->CR1 |= SPI_CR1_SPE;
 8003208:	4b32      	ldr	r3, [pc, #200]	; (80032d4 <main+0x100>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a31      	ldr	r2, [pc, #196]	; (80032d4 <main+0x100>)
 800320e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003212:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim2); //
 8003214:	4830      	ldr	r0, [pc, #192]	; (80032d8 <main+0x104>)
 8003216:	f7fe fad4 	bl	80017c2 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //
 800321a:	2118      	movs	r1, #24
 800321c:	482f      	ldr	r0, [pc, #188]	; (80032dc <main+0x108>)
 800321e:	f7fe fadb 	bl	80017d8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003222:	2118      	movs	r1, #24
 8003224:	482e      	ldr	r0, [pc, #184]	; (80032e0 <main+0x10c>)
 8003226:	f7fe fad7 	bl	80017d8 <HAL_TIM_Encoder_Start>

	//CAN
	can_set_bitrate(CAN_BITRATE_1000K);
 800322a:	2008      	movs	r0, #8
 800322c:	f7ff ff06 	bl	800303c <can_set_bitrate>
//			HAL_Delay(100);
//			GPIOB->BSRR = GPIO_BSRR_BS9;
//		}
//	}

	can_enable();
 8003230:	f7ff fea8 	bl	8002f84 <can_enable>

	HAL_NVIC_EnableIRQ(TIM2_IRQn); // odom->Initialize 
 8003234:	201c      	movs	r0, #28
 8003236:	f7fd fea3 	bl	8000f80 <HAL_NVIC_EnableIRQ>

	CANtxinit();
 800323a:	f000 f889 	bl	8003350 <_ZL9CANtxinitv>

	static float X;
	static float Y;
	static float Yaw;
	uint32_t last_time = 0;
 800323e:	2300      	movs	r3, #0
 8003240:	607b      	str	r3, [r7, #4]
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (HAL_GetTick() - last_time >= (1000 / CAN_Freq)) {
 8003242:	f7fd fce1 	bl	8000c08 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b09      	cmp	r3, #9
 800324e:	bf8c      	ite	hi
 8003250:	2301      	movhi	r3, #1
 8003252:	2300      	movls	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0f3      	beq.n	8003242 <main+0x6e>
			odom->GetPose(&X, &Y, &Yaw);
 800325a:	4b22      	ldr	r3, [pc, #136]	; (80032e4 <main+0x110>)
 800325c:	6818      	ldr	r0, [r3, #0]
 800325e:	4b22      	ldr	r3, [pc, #136]	; (80032e8 <main+0x114>)
 8003260:	4a22      	ldr	r2, [pc, #136]	; (80032ec <main+0x118>)
 8003262:	4923      	ldr	r1, [pc, #140]	; (80032f0 <main+0x11c>)
 8003264:	f7ff fde8 	bl	8002e38 <_ZN8Odometry7GetPoseEPfS0_S0_>
			can_pack(tx_payload_x, X);
 8003268:	4b21      	ldr	r3, [pc, #132]	; (80032f0 <main+0x11c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4619      	mov	r1, r3
 800326e:	4821      	ldr	r0, [pc, #132]	; (80032f4 <main+0x120>)
 8003270:	f000 fae8 	bl	8003844 <_Z8can_packIfEvRA8_hT_>
			can_pack(tx_payload_y, Y);
 8003274:	4b1d      	ldr	r3, [pc, #116]	; (80032ec <main+0x118>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4619      	mov	r1, r3
 800327a:	481f      	ldr	r0, [pc, #124]	; (80032f8 <main+0x124>)
 800327c:	f000 fae2 	bl	8003844 <_Z8can_packIfEvRA8_hT_>
			can_pack(tx_payload_yaw, Yaw);
 8003280:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <main+0x114>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4619      	mov	r1, r3
 8003286:	481d      	ldr	r0, [pc, #116]	; (80032fc <main+0x128>)
 8003288:	f000 fadc 	bl	8003844 <_Z8can_packIfEvRA8_hT_>

			can_tx(&tx_header_x, tx_payload_x); //can pack  tx_payload //can_txled_onLED
 800328c:	4919      	ldr	r1, [pc, #100]	; (80032f4 <main+0x120>)
 800328e:	481c      	ldr	r0, [pc, #112]	; (8003300 <main+0x12c>)
 8003290:	f7ff ff26 	bl	80030e0 <can_tx>
			asm("NOP");
 8003294:	bf00      	nop
			asm("NOP");
 8003296:	bf00      	nop
			asm("NOP");
 8003298:	bf00      	nop
			asm("NOP");
 800329a:	bf00      	nop
			asm("NOP");
 800329c:	bf00      	nop
			asm("NOP");
 800329e:	bf00      	nop
			asm("NOP");
 80032a0:	bf00      	nop
			asm("NOP");
 80032a2:	bf00      	nop
			asm("NOP");
 80032a4:	bf00      	nop
			asm("NOP");
 80032a6:	bf00      	nop
			can_tx(&tx_header_y, tx_payload_y);
 80032a8:	4913      	ldr	r1, [pc, #76]	; (80032f8 <main+0x124>)
 80032aa:	4816      	ldr	r0, [pc, #88]	; (8003304 <main+0x130>)
 80032ac:	f7ff ff18 	bl	80030e0 <can_tx>
			asm("NOP");
 80032b0:	bf00      	nop
			asm("NOP");
 80032b2:	bf00      	nop
			asm("NOP");
 80032b4:	bf00      	nop
			asm("NOP");
 80032b6:	bf00      	nop
			asm("NOP");
 80032b8:	bf00      	nop
			asm("NOP");
 80032ba:	bf00      	nop
			asm("NOP");
 80032bc:	bf00      	nop
			asm("NOP");
 80032be:	bf00      	nop
			asm("NOP");
 80032c0:	bf00      	nop
			asm("NOP");
 80032c2:	bf00      	nop
			can_tx(&tx_header_yaw, tx_payload_yaw);
 80032c4:	490d      	ldr	r1, [pc, #52]	; (80032fc <main+0x128>)
 80032c6:	4810      	ldr	r0, [pc, #64]	; (8003308 <main+0x134>)
 80032c8:	f7ff ff0a 	bl	80030e0 <can_tx>
			// UART
//			char kakudo[7];
//			sprintf(kakudo, "%1.2f\n\r", Yaw);
//			HAL_UART_Transmit_IT(&huart2, (uint8_t *) kakudo, 7);

			last_time = HAL_GetTick();
 80032cc:	f7fd fc9c 	bl	8000c08 <HAL_GetTick>
 80032d0:	6078      	str	r0, [r7, #4]
		if (HAL_GetTick() - last_time >= (1000 / CAN_Freq)) {
 80032d2:	e7b6      	b.n	8003242 <main+0x6e>
 80032d4:	40003800 	.word	0x40003800
 80032d8:	20000928 	.word	0x20000928
 80032dc:	20000968 	.word	0x20000968
 80032e0:	200009a8 	.word	0x200009a8
 80032e4:	20000a98 	.word	0x20000a98
 80032e8:	20000abc 	.word	0x20000abc
 80032ec:	20000ab8 	.word	0x20000ab8
 80032f0:	20000ab4 	.word	0x20000ab4
 80032f4:	20000a9c 	.word	0x20000a9c
 80032f8:	20000aa4 	.word	0x20000aa4
 80032fc:	20000aac 	.word	0x20000aac
 8003300:	20000a50 	.word	0x20000a50
 8003304:	20000a68 	.word	0x20000a68
 8003308:	20000a80 	.word	0x20000a80

0800330c <TIM2_IRQHandler>:

		/* USER CODE BEGIN 3 */
	}
}

extern "C" void TIM2_IRQHandler(void) {
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_UIF) {
 8003310:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	bf14      	ite	ne
 800331e:	2301      	movne	r3, #1
 8003320:	2300      	moveq	r3, #0
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00c      	beq.n	8003342 <TIM2_IRQHandler+0x36>
		odom->Sample();
 8003328:	4b08      	ldr	r3, [pc, #32]	; (800334c <TIM2_IRQHandler+0x40>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fd75 	bl	8002e1c <_ZN8Odometry6SampleEv>

		TIM2->SR &= ~TIM_SR_UIF;
 8003332:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800333c:	f023 0301 	bic.w	r3, r3, #1
 8003340:	6113      	str	r3, [r2, #16]
	}

	led_process();
 8003342:	f7ff feff 	bl	8003144 <led_process>
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000a98 	.word	0x20000a98

08003350 <_ZL9CANtxinitv>:

void CANtxinit(void) {
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0

	tx_header_x.RTR = CAN_RTR_DATA;
 8003354:	4b15      	ldr	r3, [pc, #84]	; (80033ac <_ZL9CANtxinitv+0x5c>)
 8003356:	2200      	movs	r2, #0
 8003358:	60da      	str	r2, [r3, #12]
	tx_header_x.IDE = CAN_ID_STD;
 800335a:	4b14      	ldr	r3, [pc, #80]	; (80033ac <_ZL9CANtxinitv+0x5c>)
 800335c:	2200      	movs	r2, #0
 800335e:	609a      	str	r2, [r3, #8]
	tx_header_x.StdId = 0x205; //ID
 8003360:	4b12      	ldr	r3, [pc, #72]	; (80033ac <_ZL9CANtxinitv+0x5c>)
 8003362:	f240 2205 	movw	r2, #517	; 0x205
 8003366:	601a      	str	r2, [r3, #0]
	tx_header_x.DLC = 4;
 8003368:	4b10      	ldr	r3, [pc, #64]	; (80033ac <_ZL9CANtxinitv+0x5c>)
 800336a:	2204      	movs	r2, #4
 800336c:	611a      	str	r2, [r3, #16]
	tx_header_y.RTR = CAN_RTR_DATA;
 800336e:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <_ZL9CANtxinitv+0x60>)
 8003370:	2200      	movs	r2, #0
 8003372:	60da      	str	r2, [r3, #12]
	tx_header_y.IDE = CAN_ID_STD;
 8003374:	4b0e      	ldr	r3, [pc, #56]	; (80033b0 <_ZL9CANtxinitv+0x60>)
 8003376:	2200      	movs	r2, #0
 8003378:	609a      	str	r2, [r3, #8]
	tx_header_y.StdId = 0x206;
 800337a:	4b0d      	ldr	r3, [pc, #52]	; (80033b0 <_ZL9CANtxinitv+0x60>)
 800337c:	f240 2206 	movw	r2, #518	; 0x206
 8003380:	601a      	str	r2, [r3, #0]
	tx_header_y.DLC = 4;
 8003382:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <_ZL9CANtxinitv+0x60>)
 8003384:	2204      	movs	r2, #4
 8003386:	611a      	str	r2, [r3, #16]
	tx_header_yaw.RTR = CAN_RTR_DATA;
 8003388:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <_ZL9CANtxinitv+0x64>)
 800338a:	2200      	movs	r2, #0
 800338c:	60da      	str	r2, [r3, #12]
	tx_header_yaw.IDE = CAN_ID_STD;
 800338e:	4b09      	ldr	r3, [pc, #36]	; (80033b4 <_ZL9CANtxinitv+0x64>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
	tx_header_yaw.StdId = 0x207;
 8003394:	4b07      	ldr	r3, [pc, #28]	; (80033b4 <_ZL9CANtxinitv+0x64>)
 8003396:	f240 2207 	movw	r2, #519	; 0x207
 800339a:	601a      	str	r2, [r3, #0]
	tx_header_yaw.DLC = 4;
 800339c:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <_ZL9CANtxinitv+0x64>)
 800339e:	2204      	movs	r2, #4
 80033a0:	611a      	str	r2, [r3, #16]
}
 80033a2:	bf00      	nop
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	20000a50 	.word	0x20000a50
 80033b0:	20000a68 	.word	0x20000a68
 80033b4:	20000a80 	.word	0x20000a80

080033b8 <_Z18SystemClock_Configv>:
/* USER CODE END 3 */
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b090      	sub	sp, #64	; 0x40
 80033bc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80033be:	f107 0318 	add.w	r3, r7, #24
 80033c2:	2228      	movs	r2, #40	; 0x28
 80033c4:	2100      	movs	r1, #0
 80033c6:	4618      	mov	r0, r3
 80033c8:	f002 f83e 	bl	8005448 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	2200      	movs	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	605a      	str	r2, [r3, #4]
 80033d4:	609a      	str	r2, [r3, #8]
 80033d6:	60da      	str	r2, [r3, #12]
 80033d8:	611a      	str	r2, [r3, #16]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80033da:	2301      	movs	r3, #1
 80033dc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80033de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033e2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80033e4:	2300      	movs	r3, #0
 80033e6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80033e8:	2301      	movs	r3, #1
 80033ea:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033ec:	2302      	movs	r3, #2
 80033ee:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80033f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033f4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80033f6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80033fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80033fc:	f107 0318 	add.w	r3, r7, #24
 8003400:	4618      	mov	r0, r3
 8003402:	f7fd ff0d 	bl	8001220 <HAL_RCC_OscConfig>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf14      	ite	ne
 800340c:	2301      	movne	r3, #1
 800340e:	2300      	moveq	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 8003416:	f000 fa0f 	bl	8003838 <Error_Handler>
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800341a:	230f      	movs	r3, #15
 800341c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800341e:	2302      	movs	r3, #2
 8003420:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003422:	2300      	movs	r3, #0
 8003424:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003426:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800342a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8003430:	1d3b      	adds	r3, r7, #4
 8003432:	2102      	movs	r1, #2
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe f8b9 	bl	80015ac <HAL_RCC_ClockConfig>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	bf14      	ite	ne
 8003440:	2301      	movne	r3, #1
 8003442:	2300      	moveq	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 800344a:	f000 f9f5 	bl	8003838 <Error_Handler>
	}
}
 800344e:	bf00      	nop
 8003450:	3740      	adds	r7, #64	; 0x40
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 800345c:	4b1a      	ldr	r3, [pc, #104]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 800345e:	4a1b      	ldr	r2, [pc, #108]	; (80034cc <_ZL12MX_SPI2_Initv+0x74>)
 8003460:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8003462:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 8003464:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003468:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800346a:	4b17      	ldr	r3, [pc, #92]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 800346c:	2200      	movs	r2, #0
 800346e:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003470:	4b15      	ldr	r3, [pc, #84]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 8003472:	2200      	movs	r2, #0
 8003474:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003476:	4b14      	ldr	r3, [pc, #80]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 8003478:	2200      	movs	r2, #0
 800347a:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800347c:	4b12      	ldr	r3, [pc, #72]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 800347e:	2200      	movs	r2, #0
 8003480:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8003482:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 8003484:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003488:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800348a:	4b0f      	ldr	r3, [pc, #60]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 800348c:	2228      	movs	r2, #40	; 0x28
 800348e:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003490:	4b0d      	ldr	r3, [pc, #52]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 8003492:	2200      	movs	r2, #0
 8003494:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003496:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 8003498:	2200      	movs	r2, #0
 800349a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800349c:	4b0a      	ldr	r3, [pc, #40]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 800349e:	2200      	movs	r2, #0
 80034a0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 80034a2:	4b09      	ldr	r3, [pc, #36]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 80034a4:	2207      	movs	r2, #7
 80034a6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80034a8:	4807      	ldr	r0, [pc, #28]	; (80034c8 <_ZL12MX_SPI2_Initv+0x70>)
 80034aa:	f7fe f94f 	bl	800174c <HAL_SPI_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	bf14      	ite	ne
 80034b4:	2301      	movne	r3, #1
 80034b6:	2300      	moveq	r3, #0
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <_ZL12MX_SPI2_Initv+0x6a>
		Error_Handler();
 80034be:	f000 f9bb 	bl	8003838 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80034c2:	bf00      	nop
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	200008d0 	.word	0x200008d0
 80034cc:	40003800 	.word	0x40003800

080034d0 <_ZL12MX_TIM4_Initv>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b08c      	sub	sp, #48	; 0x30
 80034d4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80034d6:	f107 030c 	add.w	r3, r7, #12
 80034da:	2224      	movs	r2, #36	; 0x24
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f001 ffb2 	bl	8005448 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80034e4:	1d3b      	adds	r3, r7, #4
 80034e6:	2200      	movs	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80034ec:	4b25      	ldr	r3, [pc, #148]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 80034ee:	4a26      	ldr	r2, [pc, #152]	; (8003588 <_ZL12MX_TIM4_Initv+0xb8>)
 80034f0:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 80034f2:	4b24      	ldr	r3, [pc, #144]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f8:	4b22      	ldr	r3, [pc, #136]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xffff;
 80034fe:	4b21      	ldr	r3, [pc, #132]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 8003500:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003504:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003506:	4b1f      	ldr	r3, [pc, #124]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 8003508:	2200      	movs	r2, #0
 800350a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800350c:	4b1d      	ldr	r3, [pc, #116]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 800350e:	2200      	movs	r2, #0
 8003510:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003512:	2303      	movs	r3, #3
 8003514:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800351a:	2301      	movs	r3, #1
 800351c:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003526:	2300      	movs	r3, #0
 8003528:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800352a:	2301      	movs	r3, #1
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800352e:	2300      	movs	r3, #0
 8003530:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8003532:	2300      	movs	r3, #0
 8003534:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8003536:	f107 030c 	add.w	r3, r7, #12
 800353a:	4619      	mov	r1, r3
 800353c:	4811      	ldr	r0, [pc, #68]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 800353e:	f7fe fa79 	bl	8001a34 <HAL_TIM_Encoder_Init>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	bf14      	ite	ne
 8003548:	2301      	movne	r3, #1
 800354a:	2300      	moveq	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <_ZL12MX_TIM4_Initv+0x86>
		Error_Handler();
 8003552:	f000 f971 	bl	8003838 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003556:	2300      	movs	r3, #0
 8003558:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800355a:	2300      	movs	r3, #0
 800355c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800355e:	1d3b      	adds	r3, r7, #4
 8003560:	4619      	mov	r1, r3
 8003562:	4808      	ldr	r0, [pc, #32]	; (8003584 <_ZL12MX_TIM4_Initv+0xb4>)
 8003564:	f7fe faaf 	bl	8001ac6 <HAL_TIMEx_MasterConfigSynchronization>
 8003568:	4603      	mov	r3, r0
			!= HAL_OK) {
 800356a:	2b00      	cmp	r3, #0
 800356c:	bf14      	ite	ne
 800356e:	2301      	movne	r3, #1
 8003570:	2300      	moveq	r3, #0
 8003572:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <_ZL12MX_TIM4_Initv+0xac>
		Error_Handler();
 8003578:	f000 f95e 	bl	8003838 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 800357c:	bf00      	nop
 800357e:	3730      	adds	r7, #48	; 0x30
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	200009a8 	.word	0x200009a8
 8003588:	40000800 	.word	0x40000800

0800358c <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 800358c:	b580      	push	{r7, lr}
 800358e:	b08c      	sub	sp, #48	; 0x30
 8003590:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8003592:	f107 030c 	add.w	r3, r7, #12
 8003596:	2224      	movs	r2, #36	; 0x24
 8003598:	2100      	movs	r1, #0
 800359a:	4618      	mov	r0, r3
 800359c:	f001 ff54 	bl	8005448 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80035a8:	4b25      	ldr	r3, [pc, #148]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035aa:	4a26      	ldr	r2, [pc, #152]	; (8003644 <_ZL12MX_TIM3_Initv+0xb8>)
 80035ac:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80035ae:	4b24      	ldr	r3, [pc, #144]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035b4:	4b22      	ldr	r3, [pc, #136]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0xffff;
 80035ba:	4b21      	ldr	r3, [pc, #132]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035c0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035c2:	4b1f      	ldr	r3, [pc, #124]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035c8:	4b1d      	ldr	r3, [pc, #116]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80035ce:	2303      	movs	r3, #3
 80035d0:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80035d6:	2301      	movs	r3, #1
 80035d8:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80035da:	2300      	movs	r3, #0
 80035dc:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80035e2:	2300      	movs	r3, #0
 80035e4:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80035e6:	2301      	movs	r3, #1
 80035e8:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80035ea:	2300      	movs	r3, #0
 80035ec:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 80035ee:	2300      	movs	r3, #0
 80035f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 80035f2:	f107 030c 	add.w	r3, r7, #12
 80035f6:	4619      	mov	r1, r3
 80035f8:	4811      	ldr	r0, [pc, #68]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 80035fa:	f7fe fa1b 	bl	8001a34 <HAL_TIM_Encoder_Init>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	bf14      	ite	ne
 8003604:	2301      	movne	r3, #1
 8003606:	2300      	moveq	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <_ZL12MX_TIM3_Initv+0x86>
		Error_Handler();
 800360e:	f000 f913 	bl	8003838 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003616:	2300      	movs	r3, #0
 8003618:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800361a:	1d3b      	adds	r3, r7, #4
 800361c:	4619      	mov	r1, r3
 800361e:	4808      	ldr	r0, [pc, #32]	; (8003640 <_ZL12MX_TIM3_Initv+0xb4>)
 8003620:	f7fe fa51 	bl	8001ac6 <HAL_TIMEx_MasterConfigSynchronization>
 8003624:	4603      	mov	r3, r0
			!= HAL_OK) {
 8003626:	2b00      	cmp	r3, #0
 8003628:	bf14      	ite	ne
 800362a:	2301      	movne	r3, #1
 800362c:	2300      	moveq	r3, #0
 800362e:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <_ZL12MX_TIM3_Initv+0xac>
		Error_Handler();
 8003634:	f000 f900 	bl	8003838 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8003638:	bf00      	nop
 800363a:	3730      	adds	r7, #48	; 0x30
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	20000968 	.word	0x20000968
 8003644:	40000400 	.word	0x40000400

08003648 <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800364e:	f107 0308 	add.w	r3, r7, #8
 8003652:	2200      	movs	r2, #0
 8003654:	601a      	str	r2, [r3, #0]
 8003656:	605a      	str	r2, [r3, #4]
 8003658:	609a      	str	r2, [r3, #8]
 800365a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800365c:	463b      	mov	r3, r7
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8003664:	4b25      	ldr	r3, [pc, #148]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 8003666:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800366a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9 - 1; //512Hz
 800366c:	4b23      	ldr	r3, [pc, #140]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 800366e:	2208      	movs	r2, #8
 8003670:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003672:	4b22      	ldr	r3, [pc, #136]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 8003674:	2200      	movs	r2, #0
 8003676:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 31250 - 1;
 8003678:	4b20      	ldr	r3, [pc, #128]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 800367a:	f647 2211 	movw	r2, #31249	; 0x7a11
 800367e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8003680:	4b1e      	ldr	r3, [pc, #120]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 8003682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003686:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003688:	4b1c      	ldr	r3, [pc, #112]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 800368a:	2200      	movs	r2, #0
 800368c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800368e:	481b      	ldr	r0, [pc, #108]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 8003690:	f7fe f9b6 	bl	8001a00 <HAL_TIM_Base_Init>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	bf14      	ite	ne
 800369a:	2301      	movne	r3, #1
 800369c:	2300      	moveq	r3, #0
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <_ZL12MX_TIM2_Initv+0x60>
		Error_Handler();
 80036a4:	f000 f8c8 	bl	8003838 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036ac:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80036ae:	f107 0308 	add.w	r3, r7, #8
 80036b2:	4619      	mov	r1, r3
 80036b4:	4811      	ldr	r0, [pc, #68]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 80036b6:	f7fe f8b1 	bl	800181c <HAL_TIM_ConfigClockSource>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	bf14      	ite	ne
 80036c0:	2301      	movne	r3, #1
 80036c2:	2300      	moveq	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <_ZL12MX_TIM2_Initv+0x86>
		Error_Handler();
 80036ca:	f000 f8b5 	bl	8003838 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80036d6:	463b      	mov	r3, r7
 80036d8:	4619      	mov	r1, r3
 80036da:	4808      	ldr	r0, [pc, #32]	; (80036fc <_ZL12MX_TIM2_Initv+0xb4>)
 80036dc:	f7fe f9f3 	bl	8001ac6 <HAL_TIMEx_MasterConfigSynchronization>
 80036e0:	4603      	mov	r3, r0
			!= HAL_OK) {
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	bf14      	ite	ne
 80036e6:	2301      	movne	r3, #1
 80036e8:	2300      	moveq	r3, #0
 80036ea:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <_ZL12MX_TIM2_Initv+0xac>
		Error_Handler();
 80036f0:	f000 f8a2 	bl	8003838 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80036f4:	bf00      	nop
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20000928 	.word	0x20000928

08003700 <_ZL19MX_USART2_UART_Initv>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003704:	4b13      	ldr	r3, [pc, #76]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003706:	4a14      	ldr	r2, [pc, #80]	; (8003758 <_ZL19MX_USART2_UART_Initv+0x58>)
 8003708:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200; //
 800370a:	4b12      	ldr	r3, [pc, #72]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 800370c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003710:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003712:	4b10      	ldr	r3, [pc, #64]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003714:	2200      	movs	r2, #0
 8003716:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003718:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 800371a:	2200      	movs	r2, #0
 800371c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800371e:	4b0d      	ldr	r3, [pc, #52]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003720:	2200      	movs	r2, #0
 8003722:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003724:	4b0b      	ldr	r3, [pc, #44]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003726:	220c      	movs	r2, #12
 8003728:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372a:	4b0a      	ldr	r3, [pc, #40]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 800372c:	2200      	movs	r2, #0
 800372e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003730:	4b08      	ldr	r3, [pc, #32]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003732:	2200      	movs	r2, #0
 8003734:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003736:	4807      	ldr	r0, [pc, #28]	; (8003754 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003738:	f7fe fa92 	bl	8001c60 <HAL_UART_Init>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	bf14      	ite	ne
 8003742:	2301      	movne	r3, #1
 8003744:	2300      	moveq	r3, #0
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <_ZL19MX_USART2_UART_Initv+0x50>
		Error_Handler();
 800374c:	f000 f874 	bl	8003838 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */
	/* USER CODE END USART2_Init 2 */

}
 8003750:	bf00      	nop
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200009e8 	.word	0x200009e8
 8003758:	40004400 	.word	0x40004400

0800375c <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003762:	f107 0310 	add.w	r3, r7, #16
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	605a      	str	r2, [r3, #4]
 800376c:	609a      	str	r2, [r3, #8]
 800376e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8003770:	4b2e      	ldr	r3, [pc, #184]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	4a2d      	ldr	r2, [pc, #180]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 8003776:	f043 0310 	orr.w	r3, r3, #16
 800377a:	6193      	str	r3, [r2, #24]
 800377c:	4b2b      	ldr	r3, [pc, #172]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	f003 0310 	and.w	r3, r3, #16
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	68fb      	ldr	r3, [r7, #12]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003788:	4b28      	ldr	r3, [pc, #160]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	4a27      	ldr	r2, [pc, #156]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 800378e:	f043 0320 	orr.w	r3, r3, #32
 8003792:	6193      	str	r3, [r2, #24]
 8003794:	4b25      	ldr	r3, [pc, #148]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	f003 0320 	and.w	r3, r3, #32
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80037a0:	4b22      	ldr	r3, [pc, #136]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	4a21      	ldr	r2, [pc, #132]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 80037a6:	f043 0304 	orr.w	r3, r3, #4
 80037aa:	6193      	str	r3, [r2, #24]
 80037ac:	4b1f      	ldr	r3, [pc, #124]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 80037b8:	4b1c      	ldr	r3, [pc, #112]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	4a1b      	ldr	r2, [pc, #108]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 80037be:	f043 0308 	orr.w	r3, r3, #8
 80037c2:	6193      	str	r3, [r2, #24]
 80037c4:	4b19      	ldr	r3, [pc, #100]	; (800382c <_ZL12MX_GPIO_Initv+0xd0>)
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	603b      	str	r3, [r7, #0]
 80037ce:	683b      	ldr	r3, [r7, #0]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80037d0:	2200      	movs	r2, #0
 80037d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037d6:	4816      	ldr	r0, [pc, #88]	; (8003830 <_ZL12MX_GPIO_Initv+0xd4>)
 80037d8:	f7fd fd1c 	bl	8001214 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 80037dc:	2200      	movs	r2, #0
 80037de:	f241 6107 	movw	r1, #5639	; 0x1607
 80037e2:	4814      	ldr	r0, [pc, #80]	; (8003834 <_ZL12MX_GPIO_Initv+0xd8>)
 80037e4:	f7fd fd16 	bl	8001214 <HAL_GPIO_WritePin>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_12
					| GPIO_PIN_9, GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80037e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037ec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037ee:	2301      	movs	r3, #1
 80037f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f6:	2302      	movs	r3, #2
 80037f8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037fa:	f107 0310 	add.w	r3, r7, #16
 80037fe:	4619      	mov	r1, r3
 8003800:	480b      	ldr	r0, [pc, #44]	; (8003830 <_ZL12MX_GPIO_Initv+0xd4>)
 8003802:	f7fd fc27 	bl	8001054 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB10
	 PB12 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10
 8003806:	f241 6307 	movw	r3, #5639	; 0x1607
 800380a:	613b      	str	r3, [r7, #16]
			| GPIO_PIN_12 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800380c:	2301      	movs	r3, #1
 800380e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003810:	2300      	movs	r3, #0
 8003812:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003814:	2302      	movs	r3, #2
 8003816:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003818:	f107 0310 	add.w	r3, r7, #16
 800381c:	4619      	mov	r1, r3
 800381e:	4805      	ldr	r0, [pc, #20]	; (8003834 <_ZL12MX_GPIO_Initv+0xd8>)
 8003820:	f7fd fc18 	bl	8001054 <HAL_GPIO_Init>

	//GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
	//GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
	//LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
}
 8003824:	bf00      	nop
 8003826:	3720      	adds	r7, #32
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40021000 	.word	0x40021000
 8003830:	40011000 	.word	0x40011000
 8003834:	40010c00 	.word	0x40010c00

08003838 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800383c:	bf00      	nop
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr

08003844 <_Z8can_packIfEvRA8_hT_>:
     data = _e.data;
 }

 // packs can payload
 template<typename T>
 void can_pack(uint8_t (&buf)[CAN_MTU], const T data) //
 8003844:	b490      	push	{r4, r7}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
 {
     _Encapsulator<T> _e;
     _e.data = data;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	60bb      	str	r3, [r7, #8]

     for (int i = sizeof(T); i > 0;)
 8003852:	2304      	movs	r3, #4
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2b00      	cmp	r3, #0
 800385a:	dd17      	ble.n	800388c <_Z8can_packIfEvRA8_hT_+0x48>
     {
         i--;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	3b01      	subs	r3, #1
 8003860:	617b      	str	r3, [r7, #20]
         buf[i] = _e.i & 0xff;
 8003862:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003866:	b2d9      	uxtb	r1, r3
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	4413      	add	r3, r2
 800386e:	460a      	mov	r2, r1
 8003870:	701a      	strb	r2, [r3, #0]
         _e.i >>= 8;
 8003872:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	f04f 0400 	mov.w	r4, #0
 800387e:	0a0b      	lsrs	r3, r1, #8
 8003880:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003884:	0a14      	lsrs	r4, r2, #8
 8003886:	e9c7 3402 	strd	r3, r4, [r7, #8]
     for (int i = sizeof(T); i > 0;)
 800388a:	e7e4      	b.n	8003856 <_Z8can_packIfEvRA8_hT_+0x12>
     }
 }
 800388c:	bf00      	nop
 800388e:	3718      	adds	r7, #24
 8003890:	46bd      	mov	sp, r7
 8003892:	bc90      	pop	{r4, r7}
 8003894:	4770      	bx	lr
	...

08003898 <_Z41__static_initialization_and_destruction_0ii>:
 8003898:	b590      	push	{r4, r7, lr}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d10e      	bne.n	80038c6 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d109      	bne.n	80038c6 <_Z41__static_initialization_and_destruction_0ii+0x2e>
Odometry *odom = new Odometry();
 80038b2:	2040      	movs	r0, #64	; 0x40
 80038b4:	f000 f9c9 	bl	8003c4a <_Znwj>
 80038b8:	4603      	mov	r3, r0
 80038ba:	461c      	mov	r4, r3
 80038bc:	4620      	mov	r0, r4
 80038be:	f7ff f86f 	bl	80029a0 <_ZN8OdometryC1Ev>
 80038c2:	4b03      	ldr	r3, [pc, #12]	; (80038d0 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80038c4:	601c      	str	r4, [r3, #0]
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd90      	pop	{r4, r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000a98 	.word	0x20000a98

080038d4 <_GLOBAL__sub_I_hspi2>:
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80038dc:	2001      	movs	r0, #1
 80038de:	f7ff ffdb 	bl	8003898 <_Z41__static_initialization_and_destruction_0ii>
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80038e4:	4b0e      	ldr	r3, [pc, #56]	; (8003920 <HAL_MspInit+0x3c>)
{
 80038e6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80038e8:	699a      	ldr	r2, [r3, #24]
 80038ea:	f042 0201 	orr.w	r2, r2, #1
 80038ee:	619a      	str	r2, [r3, #24]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	f002 0201 	and.w	r2, r2, #1
 80038f6:	9200      	str	r2, [sp, #0]
 80038f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038fa:	69da      	ldr	r2, [r3, #28]
 80038fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003900:	61da      	str	r2, [r3, #28]
 8003902:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003904:	4a07      	ldr	r2, [pc, #28]	; (8003924 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390a:	9301      	str	r3, [sp, #4]
 800390c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800390e:	6853      	ldr	r3, [r2, #4]
 8003910:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003914:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003918:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800391a:	b002      	add	sp, #8
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	40010000 	.word	0x40010000

08003928 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003928:	b510      	push	{r4, lr}
 800392a:	4604      	mov	r4, r0
 800392c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392e:	2210      	movs	r2, #16
 8003930:	2100      	movs	r1, #0
 8003932:	a802      	add	r0, sp, #8
 8003934:	f001 fd88 	bl	8005448 <memset>
  if(hcan->Instance==CAN1)
 8003938:	6822      	ldr	r2, [r4, #0]
 800393a:	4b1a      	ldr	r3, [pc, #104]	; (80039a4 <HAL_CAN_MspInit+0x7c>)
 800393c:	429a      	cmp	r2, r3
 800393e:	d12e      	bne.n	800399e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003940:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8003944:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003946:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003948:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800394c:	61da      	str	r2, [r3, #28]
 800394e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003950:	4815      	ldr	r0, [pc, #84]	; (80039a8 <HAL_CAN_MspInit+0x80>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003952:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003956:	9200      	str	r2, [sp, #0]
 8003958:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE(); //GPIOB
 800395a:	699a      	ldr	r2, [r3, #24]
 800395c:	f042 0204 	orr.w	r2, r2, #4
 8003960:	619a      	str	r2, [r3, #24]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	9301      	str	r3, [sp, #4]
 800396a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800396c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003970:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003972:	f7fd fb6f 	bl	8001054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003976:	f44f 7200 	mov.w	r2, #512	; 0x200
 800397a:	2302      	movs	r3, #2
 800397c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003980:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003982:	a902      	add	r1, sp, #8
 8003984:	4808      	ldr	r0, [pc, #32]	; (80039a8 <HAL_CAN_MspInit+0x80>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003986:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003988:	f7fd fb64 	bl	8001054 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */
    __HAL_AFIO_REMAP_CAN1_2();
 800398c:	4a07      	ldr	r2, [pc, #28]	; (80039ac <HAL_CAN_MspInit+0x84>)
 800398e:	6853      	ldr	r3, [r2, #4]
 8003990:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8003994:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800399c:	6053      	str	r3, [r2, #4]
  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800399e:	b006      	add	sp, #24
 80039a0:	bd10      	pop	{r4, pc}
 80039a2:	bf00      	nop
 80039a4:	40006400 	.word	0x40006400
 80039a8:	40010c00 	.word	0x40010c00
 80039ac:	40010000 	.word	0x40010000

080039b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039b0:	b510      	push	{r4, lr}
 80039b2:	4604      	mov	r4, r0
 80039b4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b6:	2210      	movs	r2, #16
 80039b8:	2100      	movs	r1, #0
 80039ba:	a802      	add	r0, sp, #8
 80039bc:	f001 fd44 	bl	8005448 <memset>
  if(hspi->Instance==SPI2)
 80039c0:	6822      	ldr	r2, [r4, #0]
 80039c2:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <HAL_SPI_MspInit+0x70>)
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d128      	bne.n	8003a1a <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80039c8:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 80039cc:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ce:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80039d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039d4:	61da      	str	r2, [r3, #28]
 80039d6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d8:	4812      	ldr	r0, [pc, #72]	; (8003a24 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80039da:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80039de:	9200      	str	r2, [sp, #0]
 80039e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039e2:	699a      	ldr	r2, [r3, #24]
 80039e4:	f042 0208 	orr.w	r2, r2, #8
 80039e8:	619a      	str	r2, [r3, #24]
 80039ea:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ec:	f44f 4220 	mov.w	r2, #40960	; 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	9301      	str	r3, [sp, #4]
 80039f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039f8:	2302      	movs	r3, #2
 80039fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039fe:	2303      	movs	r3, #3
 8003a00:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a02:	f7fd fb27 	bl	8001054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a0a:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a0c:	4805      	ldr	r0, [pc, #20]	; (8003a24 <HAL_SPI_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a0e:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a12:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a14:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a16:	f7fd fb1d 	bl	8001054 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003a1a:	b006      	add	sp, #24
 8003a1c:	bd10      	pop	{r4, pc}
 8003a1e:	bf00      	nop
 8003a20:	40003800 	.word	0x40003800
 8003a24:	40010c00 	.word	0x40010c00

08003a28 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a28:	2210      	movs	r2, #16
{
 8003a2a:	b510      	push	{r4, lr}
 8003a2c:	4604      	mov	r4, r0
 8003a2e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a30:	eb0d 0002 	add.w	r0, sp, r2
 8003a34:	2100      	movs	r1, #0
 8003a36:	f001 fd07 	bl	8005448 <memset>
  if(htim_encoder->Instance==TIM3)
 8003a3a:	6823      	ldr	r3, [r4, #0]
 8003a3c:	4a23      	ldr	r2, [pc, #140]	; (8003acc <HAL_TIM_Encoder_MspInit+0xa4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d125      	bne.n	8003a8e <HAL_TIM_Encoder_MspInit+0x66>
    {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
      /* Peripheral clock enable */
      __HAL_RCC_TIM3_CLK_ENABLE();
 8003a42:	4b23      	ldr	r3, [pc, #140]	; (8003ad0 <HAL_TIM_Encoder_MspInit+0xa8>)
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a44:	a904      	add	r1, sp, #16
      __HAL_RCC_TIM3_CLK_ENABLE();
 8003a46:	69da      	ldr	r2, [r3, #28]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a48:	4822      	ldr	r0, [pc, #136]	; (8003ad4 <HAL_TIM_Encoder_MspInit+0xac>)
      __HAL_RCC_TIM3_CLK_ENABLE();
 8003a4a:	f042 0202 	orr.w	r2, r2, #2
 8003a4e:	61da      	str	r2, [r3, #28]
 8003a50:	69da      	ldr	r2, [r3, #28]
 8003a52:	f002 0202 	and.w	r2, r2, #2
 8003a56:	9200      	str	r2, [sp, #0]
 8003a58:	9a00      	ldr	r2, [sp, #0]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a5a:	699a      	ldr	r2, [r3, #24]
 8003a5c:	f042 0208 	orr.w	r2, r2, #8
 8003a60:	619a      	str	r2, [r3, #24]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	9b01      	ldr	r3, [sp, #4]
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003a6c:	2330      	movs	r3, #48	; 0x30
 8003a6e:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a70:	2301      	movs	r3, #1
 8003a72:	9306      	str	r3, [sp, #24]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a74:	f7fd faee 	bl	8001054 <HAL_GPIO_Init>

      __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8003a78:	4a17      	ldr	r2, [pc, #92]	; (8003ad8 <HAL_TIM_Encoder_MspInit+0xb0>)
 8003a7a:	6853      	ldr	r3, [r2, #4]
 8003a7c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a80:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003a84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a88:	6053      	str	r3, [r2, #4]

  /* USER CODE END TIM4_MspInit 1 */
  }


}
 8003a8a:	b008      	add	sp, #32
 8003a8c:	bd10      	pop	{r4, pc}
  else if(htim_encoder->Instance==TIM4)
 8003a8e:	4a13      	ldr	r2, [pc, #76]	; (8003adc <HAL_TIM_Encoder_MspInit+0xb4>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d1fa      	bne.n	8003a8a <HAL_TIM_Encoder_MspInit+0x62>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a94:	4b0e      	ldr	r3, [pc, #56]	; (8003ad0 <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a96:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a98:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a9a:	480e      	ldr	r0, [pc, #56]	; (8003ad4 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a9c:	f042 0204 	orr.w	r2, r2, #4
 8003aa0:	61da      	str	r2, [r3, #28]
 8003aa2:	69da      	ldr	r2, [r3, #28]
 8003aa4:	f002 0204 	and.w	r2, r2, #4
 8003aa8:	9202      	str	r2, [sp, #8]
 8003aaa:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aac:	699a      	ldr	r2, [r3, #24]
 8003aae:	f042 0208 	orr.w	r2, r2, #8
 8003ab2:	619a      	str	r2, [r3, #24]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	9303      	str	r3, [sp, #12]
 8003abc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003abe:	23c0      	movs	r3, #192	; 0xc0
 8003ac0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac6:	f7fd fac5 	bl	8001054 <HAL_GPIO_Init>
}
 8003aca:	e7de      	b.n	8003a8a <HAL_TIM_Encoder_MspInit+0x62>
 8003acc:	40000400 	.word	0x40000400
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	40010c00 	.word	0x40010c00
 8003ad8:	40010000 	.word	0x40010000
 8003adc:	40000800 	.word	0x40000800

08003ae0 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003ae0:	6803      	ldr	r3, [r0, #0]
{
 8003ae2:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 8003ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae8:	d110      	bne.n	8003b0c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003aea:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003aee:	69da      	ldr	r2, [r3, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003af0:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003af8:	2200      	movs	r2, #0
 8003afa:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	9301      	str	r3, [sp, #4]
 8003b04:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003b06:	b002      	add	sp, #8
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b08:	f7fd ba06 	b.w	8000f18 <HAL_NVIC_SetPriority>
}
 8003b0c:	b002      	add	sp, #8
 8003b0e:	4770      	bx	lr

08003b10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b10:	b510      	push	{r4, lr}
 8003b12:	4604      	mov	r4, r0
 8003b14:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b16:	2210      	movs	r2, #16
 8003b18:	2100      	movs	r1, #0
 8003b1a:	a802      	add	r0, sp, #8
 8003b1c:	f001 fc94 	bl	8005448 <memset>
  if(huart->Instance==USART2)
 8003b20:	6822      	ldr	r2, [r4, #0]
 8003b22:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <HAL_UART_MspInit+0x7c>)
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d12f      	bne.n	8003b88 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b28:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003b2c:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b2e:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b30:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003b34:	61da      	str	r2, [r3, #28]
 8003b36:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b38:	4815      	ldr	r0, [pc, #84]	; (8003b90 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b3a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003b3e:	9200      	str	r2, [sp, #0]
 8003b40:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b42:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b44:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b46:	f042 0204 	orr.w	r2, r2, #4
 8003b4a:	619a      	str	r2, [r3, #24]
 8003b4c:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b4e:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	9301      	str	r3, [sp, #4]
 8003b56:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b62:	f7fd fa77 	bl	8001054 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b66:	2308      	movs	r3, #8
 8003b68:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b6c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6e:	a902      	add	r1, sp, #8
 8003b70:	4807      	ldr	r0, [pc, #28]	; (8003b90 <HAL_UART_MspInit+0x80>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b72:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b74:	f7fd fa6e 	bl	8001054 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003b78:	2026      	movs	r0, #38	; 0x26
 8003b7a:	4622      	mov	r2, r4
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	f7fd f9cb 	bl	8000f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b82:	2026      	movs	r0, #38	; 0x26
 8003b84:	f7fd f9fc 	bl	8000f80 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003b88:	b006      	add	sp, #24
 8003b8a:	bd10      	pop	{r4, pc}
 8003b8c:	40004400 	.word	0x40004400
 8003b90:	40010800 	.word	0x40010800

08003b94 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003b94:	4770      	bx	lr

08003b96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b96:	e7fe      	b.n	8003b96 <HardFault_Handler>

08003b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b98:	e7fe      	b.n	8003b98 <MemManage_Handler>

08003b9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b9a:	e7fe      	b.n	8003b9a <BusFault_Handler>

08003b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b9c:	e7fe      	b.n	8003b9c <UsageFault_Handler>

08003b9e <SVC_Handler>:
 8003b9e:	4770      	bx	lr

08003ba0 <DebugMon_Handler>:
 8003ba0:	4770      	bx	lr

08003ba2 <PendSV_Handler>:
 8003ba2:	4770      	bx	lr

08003ba4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ba4:	f7fd b824 	b.w	8000bf0 <HAL_IncTick>

08003ba8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003ba8:	4801      	ldr	r0, [pc, #4]	; (8003bb0 <USART2_IRQHandler+0x8>)
 8003baa:	f7fe b8c5 	b.w	8001d38 <HAL_UART_IRQHandler>
 8003bae:	bf00      	nop
 8003bb0:	200009e8 	.word	0x200009e8

08003bb4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <SystemInit+0x40>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	f042 0201 	orr.w	r2, r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003bbe:	6859      	ldr	r1, [r3, #4]
 8003bc0:	4a0d      	ldr	r2, [pc, #52]	; (8003bf8 <SystemInit+0x44>)
 8003bc2:	400a      	ands	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003bcc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003bd0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bd8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003be0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003be2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003be6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003be8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <SystemInit+0x48>)
 8003bee:	609a      	str	r2, [r3, #8]
#endif 
}
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	f8ff0000 	.word	0xf8ff0000
 8003bfc:	e000ed00 	.word	0xe000ed00

08003c00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003c00:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003c02:	e003      	b.n	8003c0c <LoopCopyDataInit>

08003c04 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003c04:	4b0b      	ldr	r3, [pc, #44]	; (8003c34 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003c06:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003c08:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003c0a:	3104      	adds	r1, #4

08003c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003c0c:	480a      	ldr	r0, [pc, #40]	; (8003c38 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003c0e:	4b0b      	ldr	r3, [pc, #44]	; (8003c3c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003c10:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003c12:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003c14:	d3f6      	bcc.n	8003c04 <CopyDataInit>
  ldr r2, =_sbss
 8003c16:	4a0a      	ldr	r2, [pc, #40]	; (8003c40 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003c18:	e002      	b.n	8003c20 <LoopFillZerobss>

08003c1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003c1a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003c1c:	f842 3b04 	str.w	r3, [r2], #4

08003c20 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003c20:	4b08      	ldr	r3, [pc, #32]	; (8003c44 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003c22:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003c24:	d3f9      	bcc.n	8003c1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003c26:	f7ff ffc5 	bl	8003bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c2a:	f001 f9ab 	bl	8004f84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003c2e:	f7ff fad1 	bl	80031d4 <main>
  bx lr
 8003c32:	4770      	bx	lr
  ldr r3, =_sidata
 8003c34:	08005ce0 	.word	0x08005ce0
  ldr r0, =_sdata
 8003c38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003c3c:	20000854 	.word	0x20000854
  ldr r2, =_sbss
 8003c40:	20000854 	.word	0x20000854
  ldr r3, = _ebss
 8003c44:	20000b10 	.word	0x20000b10

08003c48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c48:	e7fe      	b.n	8003c48 <ADC1_2_IRQHandler>

08003c4a <_Znwj>:
 8003c4a:	b510      	push	{r4, lr}
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	bf14      	ite	ne
 8003c50:	4604      	movne	r4, r0
 8003c52:	2401      	moveq	r4, #1
 8003c54:	4620      	mov	r0, r4
 8003c56:	f001 f9b9 	bl	8004fcc <malloc>
 8003c5a:	b930      	cbnz	r0, 8003c6a <_Znwj+0x20>
 8003c5c:	f000 f806 	bl	8003c6c <_ZSt15get_new_handlerv>
 8003c60:	b908      	cbnz	r0, 8003c66 <_Znwj+0x1c>
 8003c62:	f001 f981 	bl	8004f68 <abort>
 8003c66:	4780      	blx	r0
 8003c68:	e7f4      	b.n	8003c54 <_Znwj+0xa>
 8003c6a:	bd10      	pop	{r4, pc}

08003c6c <_ZSt15get_new_handlerv>:
 8003c6c:	4b02      	ldr	r3, [pc, #8]	; (8003c78 <_ZSt15get_new_handlerv+0xc>)
 8003c6e:	6818      	ldr	r0, [r3, #0]
 8003c70:	f3bf 8f5b 	dmb	ish
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	20000ac0 	.word	0x20000ac0

08003c7c <cosf>:
 8003c7c:	b507      	push	{r0, r1, r2, lr}
 8003c7e:	4a18      	ldr	r2, [pc, #96]	; (8003ce0 <cosf+0x64>)
 8003c80:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8003c84:	4293      	cmp	r3, r2
 8003c86:	4601      	mov	r1, r0
 8003c88:	dc03      	bgt.n	8003c92 <cosf+0x16>
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	f000 fc2e 	bl	80044ec <__kernel_cosf>
 8003c90:	e004      	b.n	8003c9c <cosf+0x20>
 8003c92:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003c96:	db04      	blt.n	8003ca2 <cosf+0x26>
 8003c98:	f7fc fc68 	bl	800056c <__aeabi_fsub>
 8003c9c:	b003      	add	sp, #12
 8003c9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ca2:	4669      	mov	r1, sp
 8003ca4:	f000 fa76 	bl	8004194 <__ieee754_rem_pio2f>
 8003ca8:	f000 0203 	and.w	r2, r0, #3
 8003cac:	2a01      	cmp	r2, #1
 8003cae:	d005      	beq.n	8003cbc <cosf+0x40>
 8003cb0:	2a02      	cmp	r2, #2
 8003cb2:	d00a      	beq.n	8003cca <cosf+0x4e>
 8003cb4:	b972      	cbnz	r2, 8003cd4 <cosf+0x58>
 8003cb6:	9901      	ldr	r1, [sp, #4]
 8003cb8:	9800      	ldr	r0, [sp, #0]
 8003cba:	e7e7      	b.n	8003c8c <cosf+0x10>
 8003cbc:	9901      	ldr	r1, [sp, #4]
 8003cbe:	9800      	ldr	r0, [sp, #0]
 8003cc0:	f000 ff32 	bl	8004b28 <__kernel_sinf>
 8003cc4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003cc8:	e7e8      	b.n	8003c9c <cosf+0x20>
 8003cca:	9901      	ldr	r1, [sp, #4]
 8003ccc:	9800      	ldr	r0, [sp, #0]
 8003cce:	f000 fc0d 	bl	80044ec <__kernel_cosf>
 8003cd2:	e7f7      	b.n	8003cc4 <cosf+0x48>
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	9901      	ldr	r1, [sp, #4]
 8003cd8:	9800      	ldr	r0, [sp, #0]
 8003cda:	f000 ff25 	bl	8004b28 <__kernel_sinf>
 8003cde:	e7dd      	b.n	8003c9c <cosf+0x20>
 8003ce0:	3f490fd8 	.word	0x3f490fd8

08003ce4 <sinf>:
 8003ce4:	b507      	push	{r0, r1, r2, lr}
 8003ce6:	4a19      	ldr	r2, [pc, #100]	; (8003d4c <sinf+0x68>)
 8003ce8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8003cec:	4293      	cmp	r3, r2
 8003cee:	4601      	mov	r1, r0
 8003cf0:	dc04      	bgt.n	8003cfc <sinf+0x18>
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	f000 ff17 	bl	8004b28 <__kernel_sinf>
 8003cfa:	e004      	b.n	8003d06 <sinf+0x22>
 8003cfc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003d00:	db04      	blt.n	8003d0c <sinf+0x28>
 8003d02:	f7fc fc33 	bl	800056c <__aeabi_fsub>
 8003d06:	b003      	add	sp, #12
 8003d08:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d0c:	4669      	mov	r1, sp
 8003d0e:	f000 fa41 	bl	8004194 <__ieee754_rem_pio2f>
 8003d12:	f000 0003 	and.w	r0, r0, #3
 8003d16:	2801      	cmp	r0, #1
 8003d18:	d006      	beq.n	8003d28 <sinf+0x44>
 8003d1a:	2802      	cmp	r0, #2
 8003d1c:	d009      	beq.n	8003d32 <sinf+0x4e>
 8003d1e:	b980      	cbnz	r0, 8003d42 <sinf+0x5e>
 8003d20:	2201      	movs	r2, #1
 8003d22:	9901      	ldr	r1, [sp, #4]
 8003d24:	9800      	ldr	r0, [sp, #0]
 8003d26:	e7e6      	b.n	8003cf6 <sinf+0x12>
 8003d28:	9901      	ldr	r1, [sp, #4]
 8003d2a:	9800      	ldr	r0, [sp, #0]
 8003d2c:	f000 fbde 	bl	80044ec <__kernel_cosf>
 8003d30:	e7e9      	b.n	8003d06 <sinf+0x22>
 8003d32:	2201      	movs	r2, #1
 8003d34:	9901      	ldr	r1, [sp, #4]
 8003d36:	9800      	ldr	r0, [sp, #0]
 8003d38:	f000 fef6 	bl	8004b28 <__kernel_sinf>
 8003d3c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003d40:	e7e1      	b.n	8003d06 <sinf+0x22>
 8003d42:	9901      	ldr	r1, [sp, #4]
 8003d44:	9800      	ldr	r0, [sp, #0]
 8003d46:	f000 fbd1 	bl	80044ec <__kernel_cosf>
 8003d4a:	e7f7      	b.n	8003d3c <sinf+0x58>
 8003d4c:	3f490fd8 	.word	0x3f490fd8

08003d50 <asinf>:
 8003d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d52:	b08b      	sub	sp, #44	; 0x2c
 8003d54:	4604      	mov	r4, r0
 8003d56:	f000 f84b 	bl	8003df0 <__ieee754_asinf>
 8003d5a:	4e21      	ldr	r6, [pc, #132]	; (8003de0 <asinf+0x90>)
 8003d5c:	4605      	mov	r5, r0
 8003d5e:	f996 3000 	ldrsb.w	r3, [r6]
 8003d62:	3301      	adds	r3, #1
 8003d64:	d038      	beq.n	8003dd8 <asinf+0x88>
 8003d66:	4621      	mov	r1, r4
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f7fc fecf 	bl	8000b0c <__aeabi_fcmpun>
 8003d6e:	4607      	mov	r7, r0
 8003d70:	2800      	cmp	r0, #0
 8003d72:	d131      	bne.n	8003dd8 <asinf+0x88>
 8003d74:	4620      	mov	r0, r4
 8003d76:	f001 f861 	bl	8004e3c <fabsf>
 8003d7a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003d7e:	f7fc febb 	bl	8000af8 <__aeabi_fcmpgt>
 8003d82:	b348      	cbz	r0, 8003dd8 <asinf+0x88>
 8003d84:	2301      	movs	r3, #1
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <asinf+0x94>)
 8003d8a:	4620      	mov	r0, r4
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	9708      	str	r7, [sp, #32]
 8003d90:	f7fc fb40 	bl	8000414 <__aeabi_f2d>
 8003d94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d9c:	4812      	ldr	r0, [pc, #72]	; (8003de8 <asinf+0x98>)
 8003d9e:	f000 ff3b 	bl	8004c18 <nan>
 8003da2:	f996 3000 	ldrsb.w	r3, [r6]
 8003da6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d104      	bne.n	8003db8 <asinf+0x68>
 8003dae:	f001 f8e3 	bl	8004f78 <__errno>
 8003db2:	2321      	movs	r3, #33	; 0x21
 8003db4:	6003      	str	r3, [r0, #0]
 8003db6:	e004      	b.n	8003dc2 <asinf+0x72>
 8003db8:	4668      	mov	r0, sp
 8003dba:	f000 ff2b 	bl	8004c14 <matherr>
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	d0f5      	beq.n	8003dae <asinf+0x5e>
 8003dc2:	9b08      	ldr	r3, [sp, #32]
 8003dc4:	b11b      	cbz	r3, 8003dce <asinf+0x7e>
 8003dc6:	f001 f8d7 	bl	8004f78 <__errno>
 8003dca:	9b08      	ldr	r3, [sp, #32]
 8003dcc:	6003      	str	r3, [r0, #0]
 8003dce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dd2:	f7fc fb77 	bl	80004c4 <__aeabi_d2f>
 8003dd6:	4605      	mov	r5, r0
 8003dd8:	4628      	mov	r0, r5
 8003dda:	b00b      	add	sp, #44	; 0x2c
 8003ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dde:	bf00      	nop
 8003de0:	2000000c 	.word	0x2000000c
 8003de4:	080058d0 	.word	0x080058d0
 8003de8:	080058d5 	.word	0x080058d5

08003dec <atan2f>:
 8003dec:	f000 b942 	b.w	8004074 <__ieee754_atan2f>

08003df0 <__ieee754_asinf>:
 8003df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003df4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8003df8:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8003dfc:	4604      	mov	r4, r0
 8003dfe:	4607      	mov	r7, r0
 8003e00:	d10c      	bne.n	8003e1c <__ieee754_asinf+0x2c>
 8003e02:	498c      	ldr	r1, [pc, #560]	; (8004034 <__ieee754_asinf+0x244>)
 8003e04:	f7fc fcbc 	bl	8000780 <__aeabi_fmul>
 8003e08:	498b      	ldr	r1, [pc, #556]	; (8004038 <__ieee754_asinf+0x248>)
 8003e0a:	4605      	mov	r5, r0
 8003e0c:	4620      	mov	r0, r4
 8003e0e:	f7fc fcb7 	bl	8000780 <__aeabi_fmul>
 8003e12:	4601      	mov	r1, r0
 8003e14:	4628      	mov	r0, r5
 8003e16:	f7fc fbab 	bl	8000570 <__addsf3>
 8003e1a:	e006      	b.n	8003e2a <__ieee754_asinf+0x3a>
 8003e1c:	dd09      	ble.n	8003e32 <__ieee754_asinf+0x42>
 8003e1e:	4601      	mov	r1, r0
 8003e20:	f7fc fba4 	bl	800056c <__aeabi_fsub>
 8003e24:	4601      	mov	r1, r0
 8003e26:	f7fc fd5f 	bl	80008e8 <__aeabi_fdiv>
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e32:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8003e36:	da0b      	bge.n	8003e50 <__ieee754_asinf+0x60>
 8003e38:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
 8003e3c:	da73      	bge.n	8003f26 <__ieee754_asinf+0x136>
 8003e3e:	497f      	ldr	r1, [pc, #508]	; (800403c <__ieee754_asinf+0x24c>)
 8003e40:	f7fc fb96 	bl	8000570 <__addsf3>
 8003e44:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003e48:	f7fc fe56 	bl	8000af8 <__aeabi_fcmpgt>
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	d1ed      	bne.n	8003e2c <__ieee754_asinf+0x3c>
 8003e50:	4620      	mov	r0, r4
 8003e52:	f000 fff3 	bl	8004e3c <fabsf>
 8003e56:	4601      	mov	r1, r0
 8003e58:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003e5c:	f7fc fb86 	bl	800056c <__aeabi_fsub>
 8003e60:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003e64:	f7fc fc8c 	bl	8000780 <__aeabi_fmul>
 8003e68:	4604      	mov	r4, r0
 8003e6a:	4975      	ldr	r1, [pc, #468]	; (8004040 <__ieee754_asinf+0x250>)
 8003e6c:	f7fc fc88 	bl	8000780 <__aeabi_fmul>
 8003e70:	4974      	ldr	r1, [pc, #464]	; (8004044 <__ieee754_asinf+0x254>)
 8003e72:	f7fc fb7d 	bl	8000570 <__addsf3>
 8003e76:	4621      	mov	r1, r4
 8003e78:	f7fc fc82 	bl	8000780 <__aeabi_fmul>
 8003e7c:	4972      	ldr	r1, [pc, #456]	; (8004048 <__ieee754_asinf+0x258>)
 8003e7e:	f7fc fb75 	bl	800056c <__aeabi_fsub>
 8003e82:	4621      	mov	r1, r4
 8003e84:	f7fc fc7c 	bl	8000780 <__aeabi_fmul>
 8003e88:	4970      	ldr	r1, [pc, #448]	; (800404c <__ieee754_asinf+0x25c>)
 8003e8a:	f7fc fb71 	bl	8000570 <__addsf3>
 8003e8e:	4621      	mov	r1, r4
 8003e90:	f7fc fc76 	bl	8000780 <__aeabi_fmul>
 8003e94:	496e      	ldr	r1, [pc, #440]	; (8004050 <__ieee754_asinf+0x260>)
 8003e96:	f7fc fb69 	bl	800056c <__aeabi_fsub>
 8003e9a:	4621      	mov	r1, r4
 8003e9c:	f7fc fc70 	bl	8000780 <__aeabi_fmul>
 8003ea0:	496c      	ldr	r1, [pc, #432]	; (8004054 <__ieee754_asinf+0x264>)
 8003ea2:	f7fc fb65 	bl	8000570 <__addsf3>
 8003ea6:	4621      	mov	r1, r4
 8003ea8:	f7fc fc6a 	bl	8000780 <__aeabi_fmul>
 8003eac:	496a      	ldr	r1, [pc, #424]	; (8004058 <__ieee754_asinf+0x268>)
 8003eae:	4680      	mov	r8, r0
 8003eb0:	4620      	mov	r0, r4
 8003eb2:	f7fc fc65 	bl	8000780 <__aeabi_fmul>
 8003eb6:	4969      	ldr	r1, [pc, #420]	; (800405c <__ieee754_asinf+0x26c>)
 8003eb8:	f7fc fb58 	bl	800056c <__aeabi_fsub>
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	f7fc fc5f 	bl	8000780 <__aeabi_fmul>
 8003ec2:	4967      	ldr	r1, [pc, #412]	; (8004060 <__ieee754_asinf+0x270>)
 8003ec4:	f7fc fb54 	bl	8000570 <__addsf3>
 8003ec8:	4621      	mov	r1, r4
 8003eca:	f7fc fc59 	bl	8000780 <__aeabi_fmul>
 8003ece:	4965      	ldr	r1, [pc, #404]	; (8004064 <__ieee754_asinf+0x274>)
 8003ed0:	f7fc fb4c 	bl	800056c <__aeabi_fsub>
 8003ed4:	4621      	mov	r1, r4
 8003ed6:	f7fc fc53 	bl	8000780 <__aeabi_fmul>
 8003eda:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003ede:	f7fc fb47 	bl	8000570 <__addsf3>
 8003ee2:	4681      	mov	r9, r0
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	f000 faad 	bl	8004444 <__ieee754_sqrtf>
 8003eea:	4b5f      	ldr	r3, [pc, #380]	; (8004068 <__ieee754_asinf+0x278>)
 8003eec:	4606      	mov	r6, r0
 8003eee:	429d      	cmp	r5, r3
 8003ef0:	dd63      	ble.n	8003fba <__ieee754_asinf+0x1ca>
 8003ef2:	4649      	mov	r1, r9
 8003ef4:	4640      	mov	r0, r8
 8003ef6:	f7fc fcf7 	bl	80008e8 <__aeabi_fdiv>
 8003efa:	4631      	mov	r1, r6
 8003efc:	f7fc fc40 	bl	8000780 <__aeabi_fmul>
 8003f00:	4631      	mov	r1, r6
 8003f02:	f7fc fb35 	bl	8000570 <__addsf3>
 8003f06:	4601      	mov	r1, r0
 8003f08:	f7fc fb32 	bl	8000570 <__addsf3>
 8003f0c:	4957      	ldr	r1, [pc, #348]	; (800406c <__ieee754_asinf+0x27c>)
 8003f0e:	f7fc fb2f 	bl	8000570 <__addsf3>
 8003f12:	4601      	mov	r1, r0
 8003f14:	4847      	ldr	r0, [pc, #284]	; (8004034 <__ieee754_asinf+0x244>)
 8003f16:	f7fc fb29 	bl	800056c <__aeabi_fsub>
 8003f1a:	2f00      	cmp	r7, #0
 8003f1c:	4604      	mov	r4, r0
 8003f1e:	bfd8      	it	le
 8003f20:	f100 4400 	addle.w	r4, r0, #2147483648	; 0x80000000
 8003f24:	e782      	b.n	8003e2c <__ieee754_asinf+0x3c>
 8003f26:	4601      	mov	r1, r0
 8003f28:	f7fc fc2a 	bl	8000780 <__aeabi_fmul>
 8003f2c:	4605      	mov	r5, r0
 8003f2e:	4944      	ldr	r1, [pc, #272]	; (8004040 <__ieee754_asinf+0x250>)
 8003f30:	f7fc fc26 	bl	8000780 <__aeabi_fmul>
 8003f34:	4943      	ldr	r1, [pc, #268]	; (8004044 <__ieee754_asinf+0x254>)
 8003f36:	f7fc fb1b 	bl	8000570 <__addsf3>
 8003f3a:	4629      	mov	r1, r5
 8003f3c:	f7fc fc20 	bl	8000780 <__aeabi_fmul>
 8003f40:	4941      	ldr	r1, [pc, #260]	; (8004048 <__ieee754_asinf+0x258>)
 8003f42:	f7fc fb13 	bl	800056c <__aeabi_fsub>
 8003f46:	4629      	mov	r1, r5
 8003f48:	f7fc fc1a 	bl	8000780 <__aeabi_fmul>
 8003f4c:	493f      	ldr	r1, [pc, #252]	; (800404c <__ieee754_asinf+0x25c>)
 8003f4e:	f7fc fb0f 	bl	8000570 <__addsf3>
 8003f52:	4629      	mov	r1, r5
 8003f54:	f7fc fc14 	bl	8000780 <__aeabi_fmul>
 8003f58:	493d      	ldr	r1, [pc, #244]	; (8004050 <__ieee754_asinf+0x260>)
 8003f5a:	f7fc fb07 	bl	800056c <__aeabi_fsub>
 8003f5e:	4629      	mov	r1, r5
 8003f60:	f7fc fc0e 	bl	8000780 <__aeabi_fmul>
 8003f64:	493b      	ldr	r1, [pc, #236]	; (8004054 <__ieee754_asinf+0x264>)
 8003f66:	f7fc fb03 	bl	8000570 <__addsf3>
 8003f6a:	4629      	mov	r1, r5
 8003f6c:	f7fc fc08 	bl	8000780 <__aeabi_fmul>
 8003f70:	4939      	ldr	r1, [pc, #228]	; (8004058 <__ieee754_asinf+0x268>)
 8003f72:	4606      	mov	r6, r0
 8003f74:	4628      	mov	r0, r5
 8003f76:	f7fc fc03 	bl	8000780 <__aeabi_fmul>
 8003f7a:	4938      	ldr	r1, [pc, #224]	; (800405c <__ieee754_asinf+0x26c>)
 8003f7c:	f7fc faf6 	bl	800056c <__aeabi_fsub>
 8003f80:	4629      	mov	r1, r5
 8003f82:	f7fc fbfd 	bl	8000780 <__aeabi_fmul>
 8003f86:	4936      	ldr	r1, [pc, #216]	; (8004060 <__ieee754_asinf+0x270>)
 8003f88:	f7fc faf2 	bl	8000570 <__addsf3>
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	f7fc fbf7 	bl	8000780 <__aeabi_fmul>
 8003f92:	4934      	ldr	r1, [pc, #208]	; (8004064 <__ieee754_asinf+0x274>)
 8003f94:	f7fc faea 	bl	800056c <__aeabi_fsub>
 8003f98:	4629      	mov	r1, r5
 8003f9a:	f7fc fbf1 	bl	8000780 <__aeabi_fmul>
 8003f9e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003fa2:	f7fc fae5 	bl	8000570 <__addsf3>
 8003fa6:	4601      	mov	r1, r0
 8003fa8:	4630      	mov	r0, r6
 8003faa:	f7fc fc9d 	bl	80008e8 <__aeabi_fdiv>
 8003fae:	4621      	mov	r1, r4
 8003fb0:	f7fc fbe6 	bl	8000780 <__aeabi_fmul>
 8003fb4:	4601      	mov	r1, r0
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	e72d      	b.n	8003e16 <__ieee754_asinf+0x26>
 8003fba:	4601      	mov	r1, r0
 8003fbc:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 8003fc0:	f7fc fad6 	bl	8000570 <__addsf3>
 8003fc4:	4649      	mov	r1, r9
 8003fc6:	4682      	mov	sl, r0
 8003fc8:	4640      	mov	r0, r8
 8003fca:	f7fc fc8d 	bl	80008e8 <__aeabi_fdiv>
 8003fce:	4601      	mov	r1, r0
 8003fd0:	4650      	mov	r0, sl
 8003fd2:	f7fc fbd5 	bl	8000780 <__aeabi_fmul>
 8003fd6:	f025 050f 	bic.w	r5, r5, #15
 8003fda:	4680      	mov	r8, r0
 8003fdc:	4629      	mov	r1, r5
 8003fde:	4628      	mov	r0, r5
 8003fe0:	f7fc fbce 	bl	8000780 <__aeabi_fmul>
 8003fe4:	4601      	mov	r1, r0
 8003fe6:	4620      	mov	r0, r4
 8003fe8:	f7fc fac0 	bl	800056c <__aeabi_fsub>
 8003fec:	4631      	mov	r1, r6
 8003fee:	4604      	mov	r4, r0
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	f7fc fabd 	bl	8000570 <__addsf3>
 8003ff6:	4601      	mov	r1, r0
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	f7fc fc75 	bl	80008e8 <__aeabi_fdiv>
 8003ffe:	4601      	mov	r1, r0
 8004000:	f7fc fab6 	bl	8000570 <__addsf3>
 8004004:	4601      	mov	r1, r0
 8004006:	480c      	ldr	r0, [pc, #48]	; (8004038 <__ieee754_asinf+0x248>)
 8004008:	f7fc fab0 	bl	800056c <__aeabi_fsub>
 800400c:	4601      	mov	r1, r0
 800400e:	4640      	mov	r0, r8
 8004010:	f7fc faac 	bl	800056c <__aeabi_fsub>
 8004014:	4629      	mov	r1, r5
 8004016:	4604      	mov	r4, r0
 8004018:	4628      	mov	r0, r5
 800401a:	f7fc faa9 	bl	8000570 <__addsf3>
 800401e:	4601      	mov	r1, r0
 8004020:	4813      	ldr	r0, [pc, #76]	; (8004070 <__ieee754_asinf+0x280>)
 8004022:	f7fc faa3 	bl	800056c <__aeabi_fsub>
 8004026:	4601      	mov	r1, r0
 8004028:	4620      	mov	r0, r4
 800402a:	f7fc fa9f 	bl	800056c <__aeabi_fsub>
 800402e:	4601      	mov	r1, r0
 8004030:	480f      	ldr	r0, [pc, #60]	; (8004070 <__ieee754_asinf+0x280>)
 8004032:	e770      	b.n	8003f16 <__ieee754_asinf+0x126>
 8004034:	3fc90fdb 	.word	0x3fc90fdb
 8004038:	b33bbd2e 	.word	0xb33bbd2e
 800403c:	7149f2ca 	.word	0x7149f2ca
 8004040:	3811ef08 	.word	0x3811ef08
 8004044:	3a4f7f04 	.word	0x3a4f7f04
 8004048:	3d241146 	.word	0x3d241146
 800404c:	3e4e0aa8 	.word	0x3e4e0aa8
 8004050:	3ea6b090 	.word	0x3ea6b090
 8004054:	3e2aaaab 	.word	0x3e2aaaab
 8004058:	3d9dc62e 	.word	0x3d9dc62e
 800405c:	3f303361 	.word	0x3f303361
 8004060:	4001572d 	.word	0x4001572d
 8004064:	4019d139 	.word	0x4019d139
 8004068:	3f799999 	.word	0x3f799999
 800406c:	333bbd2e 	.word	0x333bbd2e
 8004070:	3f490fdb 	.word	0x3f490fdb

08004074 <__ieee754_atan2f>:
 8004074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004076:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800407a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800407e:	4603      	mov	r3, r0
 8004080:	dc05      	bgt.n	800408e <__ieee754_atan2f+0x1a>
 8004082:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8004086:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800408a:	4607      	mov	r7, r0
 800408c:	dd04      	ble.n	8004098 <__ieee754_atan2f+0x24>
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc fa6e 	bl	8000570 <__addsf3>
 8004094:	4603      	mov	r3, r0
 8004096:	e024      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 8004098:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800409c:	d103      	bne.n	80040a6 <__ieee754_atan2f+0x32>
 800409e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80040a2:	f000 bdbf 	b.w	8004c24 <atanf>
 80040a6:	178c      	asrs	r4, r1, #30
 80040a8:	f004 0402 	and.w	r4, r4, #2
 80040ac:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80040b0:	b92a      	cbnz	r2, 80040be <__ieee754_atan2f+0x4a>
 80040b2:	2c02      	cmp	r4, #2
 80040b4:	d057      	beq.n	8004166 <__ieee754_atan2f+0xf2>
 80040b6:	2c03      	cmp	r4, #3
 80040b8:	d113      	bne.n	80040e2 <__ieee754_atan2f+0x6e>
 80040ba:	4b2d      	ldr	r3, [pc, #180]	; (8004170 <__ieee754_atan2f+0xfc>)
 80040bc:	e011      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 80040be:	b91e      	cbnz	r6, 80040c8 <__ieee754_atan2f+0x54>
 80040c0:	2f00      	cmp	r7, #0
 80040c2:	da52      	bge.n	800416a <__ieee754_atan2f+0xf6>
 80040c4:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <__ieee754_atan2f+0x100>)
 80040c6:	e00c      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 80040c8:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80040cc:	d11a      	bne.n	8004104 <__ieee754_atan2f+0x90>
 80040ce:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80040d2:	d10c      	bne.n	80040ee <__ieee754_atan2f+0x7a>
 80040d4:	2c02      	cmp	r4, #2
 80040d6:	d006      	beq.n	80040e6 <__ieee754_atan2f+0x72>
 80040d8:	2c03      	cmp	r4, #3
 80040da:	d006      	beq.n	80040ea <__ieee754_atan2f+0x76>
 80040dc:	2c01      	cmp	r4, #1
 80040de:	d140      	bne.n	8004162 <__ieee754_atan2f+0xee>
 80040e0:	4b25      	ldr	r3, [pc, #148]	; (8004178 <__ieee754_atan2f+0x104>)
 80040e2:	4618      	mov	r0, r3
 80040e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040e6:	4b25      	ldr	r3, [pc, #148]	; (800417c <__ieee754_atan2f+0x108>)
 80040e8:	e7fb      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 80040ea:	4b25      	ldr	r3, [pc, #148]	; (8004180 <__ieee754_atan2f+0x10c>)
 80040ec:	e7f9      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 80040ee:	2c02      	cmp	r4, #2
 80040f0:	d039      	beq.n	8004166 <__ieee754_atan2f+0xf2>
 80040f2:	2c03      	cmp	r4, #3
 80040f4:	d0e1      	beq.n	80040ba <__ieee754_atan2f+0x46>
 80040f6:	2c01      	cmp	r4, #1
 80040f8:	d102      	bne.n	8004100 <__ieee754_atan2f+0x8c>
 80040fa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80040fe:	e7f0      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 8004100:	2300      	movs	r3, #0
 8004102:	e7ee      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 8004104:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004108:	d0da      	beq.n	80040c0 <__ieee754_atan2f+0x4c>
 800410a:	1b92      	subs	r2, r2, r6
 800410c:	15d2      	asrs	r2, r2, #23
 800410e:	2a3c      	cmp	r2, #60	; 0x3c
 8004110:	dc17      	bgt.n	8004142 <__ieee754_atan2f+0xce>
 8004112:	2900      	cmp	r1, #0
 8004114:	da01      	bge.n	800411a <__ieee754_atan2f+0xa6>
 8004116:	323c      	adds	r2, #60	; 0x3c
 8004118:	db15      	blt.n	8004146 <__ieee754_atan2f+0xd2>
 800411a:	4618      	mov	r0, r3
 800411c:	f7fc fbe4 	bl	80008e8 <__aeabi_fdiv>
 8004120:	f000 fe8c 	bl	8004e3c <fabsf>
 8004124:	f000 fd7e 	bl	8004c24 <atanf>
 8004128:	4603      	mov	r3, r0
 800412a:	2c01      	cmp	r4, #1
 800412c:	d00d      	beq.n	800414a <__ieee754_atan2f+0xd6>
 800412e:	2c02      	cmp	r4, #2
 8004130:	d00e      	beq.n	8004150 <__ieee754_atan2f+0xdc>
 8004132:	2c00      	cmp	r4, #0
 8004134:	d0d5      	beq.n	80040e2 <__ieee754_atan2f+0x6e>
 8004136:	4913      	ldr	r1, [pc, #76]	; (8004184 <__ieee754_atan2f+0x110>)
 8004138:	4618      	mov	r0, r3
 800413a:	f7fc fa19 	bl	8000570 <__addsf3>
 800413e:	4912      	ldr	r1, [pc, #72]	; (8004188 <__ieee754_atan2f+0x114>)
 8004140:	e00c      	b.n	800415c <__ieee754_atan2f+0xe8>
 8004142:	4b12      	ldr	r3, [pc, #72]	; (800418c <__ieee754_atan2f+0x118>)
 8004144:	e7f1      	b.n	800412a <__ieee754_atan2f+0xb6>
 8004146:	2300      	movs	r3, #0
 8004148:	e7ef      	b.n	800412a <__ieee754_atan2f+0xb6>
 800414a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800414e:	e7c8      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 8004150:	490c      	ldr	r1, [pc, #48]	; (8004184 <__ieee754_atan2f+0x110>)
 8004152:	4618      	mov	r0, r3
 8004154:	f7fc fa0c 	bl	8000570 <__addsf3>
 8004158:	4601      	mov	r1, r0
 800415a:	480b      	ldr	r0, [pc, #44]	; (8004188 <__ieee754_atan2f+0x114>)
 800415c:	f7fc fa06 	bl	800056c <__aeabi_fsub>
 8004160:	e798      	b.n	8004094 <__ieee754_atan2f+0x20>
 8004162:	4b0b      	ldr	r3, [pc, #44]	; (8004190 <__ieee754_atan2f+0x11c>)
 8004164:	e7bd      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 8004166:	4b08      	ldr	r3, [pc, #32]	; (8004188 <__ieee754_atan2f+0x114>)
 8004168:	e7bb      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 800416a:	4b08      	ldr	r3, [pc, #32]	; (800418c <__ieee754_atan2f+0x118>)
 800416c:	e7b9      	b.n	80040e2 <__ieee754_atan2f+0x6e>
 800416e:	bf00      	nop
 8004170:	c0490fdb 	.word	0xc0490fdb
 8004174:	bfc90fdb 	.word	0xbfc90fdb
 8004178:	bf490fdb 	.word	0xbf490fdb
 800417c:	4016cbe4 	.word	0x4016cbe4
 8004180:	c016cbe4 	.word	0xc016cbe4
 8004184:	33bbbd2e 	.word	0x33bbbd2e
 8004188:	40490fdb 	.word	0x40490fdb
 800418c:	3fc90fdb 	.word	0x3fc90fdb
 8004190:	3f490fdb 	.word	0x3f490fdb

08004194 <__ieee754_rem_pio2f>:
 8004194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004198:	4a9d      	ldr	r2, [pc, #628]	; (8004410 <__ieee754_rem_pio2f+0x27c>)
 800419a:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800419e:	4295      	cmp	r5, r2
 80041a0:	b087      	sub	sp, #28
 80041a2:	460c      	mov	r4, r1
 80041a4:	4607      	mov	r7, r0
 80041a6:	dc04      	bgt.n	80041b2 <__ieee754_rem_pio2f+0x1e>
 80041a8:	2300      	movs	r3, #0
 80041aa:	6020      	str	r0, [r4, #0]
 80041ac:	604b      	str	r3, [r1, #4]
 80041ae:	2600      	movs	r6, #0
 80041b0:	e01a      	b.n	80041e8 <__ieee754_rem_pio2f+0x54>
 80041b2:	4a98      	ldr	r2, [pc, #608]	; (8004414 <__ieee754_rem_pio2f+0x280>)
 80041b4:	4295      	cmp	r5, r2
 80041b6:	dc4b      	bgt.n	8004250 <__ieee754_rem_pio2f+0xbc>
 80041b8:	2800      	cmp	r0, #0
 80041ba:	f025 050f 	bic.w	r5, r5, #15
 80041be:	4996      	ldr	r1, [pc, #600]	; (8004418 <__ieee754_rem_pio2f+0x284>)
 80041c0:	4e96      	ldr	r6, [pc, #600]	; (800441c <__ieee754_rem_pio2f+0x288>)
 80041c2:	dd23      	ble.n	800420c <__ieee754_rem_pio2f+0x78>
 80041c4:	f7fc f9d2 	bl	800056c <__aeabi_fsub>
 80041c8:	42b5      	cmp	r5, r6
 80041ca:	4607      	mov	r7, r0
 80041cc:	d010      	beq.n	80041f0 <__ieee754_rem_pio2f+0x5c>
 80041ce:	4994      	ldr	r1, [pc, #592]	; (8004420 <__ieee754_rem_pio2f+0x28c>)
 80041d0:	f7fc f9cc 	bl	800056c <__aeabi_fsub>
 80041d4:	4601      	mov	r1, r0
 80041d6:	6020      	str	r0, [r4, #0]
 80041d8:	4638      	mov	r0, r7
 80041da:	f7fc f9c7 	bl	800056c <__aeabi_fsub>
 80041de:	4990      	ldr	r1, [pc, #576]	; (8004420 <__ieee754_rem_pio2f+0x28c>)
 80041e0:	f7fc f9c4 	bl	800056c <__aeabi_fsub>
 80041e4:	2601      	movs	r6, #1
 80041e6:	6060      	str	r0, [r4, #4]
 80041e8:	4630      	mov	r0, r6
 80041ea:	b007      	add	sp, #28
 80041ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041f0:	498c      	ldr	r1, [pc, #560]	; (8004424 <__ieee754_rem_pio2f+0x290>)
 80041f2:	f7fc f9bb 	bl	800056c <__aeabi_fsub>
 80041f6:	498c      	ldr	r1, [pc, #560]	; (8004428 <__ieee754_rem_pio2f+0x294>)
 80041f8:	4605      	mov	r5, r0
 80041fa:	f7fc f9b7 	bl	800056c <__aeabi_fsub>
 80041fe:	4601      	mov	r1, r0
 8004200:	6020      	str	r0, [r4, #0]
 8004202:	4628      	mov	r0, r5
 8004204:	f7fc f9b2 	bl	800056c <__aeabi_fsub>
 8004208:	4987      	ldr	r1, [pc, #540]	; (8004428 <__ieee754_rem_pio2f+0x294>)
 800420a:	e7e9      	b.n	80041e0 <__ieee754_rem_pio2f+0x4c>
 800420c:	f7fc f9b0 	bl	8000570 <__addsf3>
 8004210:	42b5      	cmp	r5, r6
 8004212:	4607      	mov	r7, r0
 8004214:	d00e      	beq.n	8004234 <__ieee754_rem_pio2f+0xa0>
 8004216:	4982      	ldr	r1, [pc, #520]	; (8004420 <__ieee754_rem_pio2f+0x28c>)
 8004218:	f7fc f9aa 	bl	8000570 <__addsf3>
 800421c:	4601      	mov	r1, r0
 800421e:	6020      	str	r0, [r4, #0]
 8004220:	4638      	mov	r0, r7
 8004222:	f7fc f9a3 	bl	800056c <__aeabi_fsub>
 8004226:	497e      	ldr	r1, [pc, #504]	; (8004420 <__ieee754_rem_pio2f+0x28c>)
 8004228:	f7fc f9a2 	bl	8000570 <__addsf3>
 800422c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004230:	6060      	str	r0, [r4, #4]
 8004232:	e7d9      	b.n	80041e8 <__ieee754_rem_pio2f+0x54>
 8004234:	497b      	ldr	r1, [pc, #492]	; (8004424 <__ieee754_rem_pio2f+0x290>)
 8004236:	f7fc f99b 	bl	8000570 <__addsf3>
 800423a:	497b      	ldr	r1, [pc, #492]	; (8004428 <__ieee754_rem_pio2f+0x294>)
 800423c:	4605      	mov	r5, r0
 800423e:	f7fc f997 	bl	8000570 <__addsf3>
 8004242:	4601      	mov	r1, r0
 8004244:	6020      	str	r0, [r4, #0]
 8004246:	4628      	mov	r0, r5
 8004248:	f7fc f990 	bl	800056c <__aeabi_fsub>
 800424c:	4976      	ldr	r1, [pc, #472]	; (8004428 <__ieee754_rem_pio2f+0x294>)
 800424e:	e7eb      	b.n	8004228 <__ieee754_rem_pio2f+0x94>
 8004250:	4a76      	ldr	r2, [pc, #472]	; (800442c <__ieee754_rem_pio2f+0x298>)
 8004252:	4295      	cmp	r5, r2
 8004254:	f300 808c 	bgt.w	8004370 <__ieee754_rem_pio2f+0x1dc>
 8004258:	f000 fdf0 	bl	8004e3c <fabsf>
 800425c:	4974      	ldr	r1, [pc, #464]	; (8004430 <__ieee754_rem_pio2f+0x29c>)
 800425e:	4680      	mov	r8, r0
 8004260:	f7fc fa8e 	bl	8000780 <__aeabi_fmul>
 8004264:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004268:	f7fc f982 	bl	8000570 <__addsf3>
 800426c:	f7fc fc64 	bl	8000b38 <__aeabi_f2iz>
 8004270:	4606      	mov	r6, r0
 8004272:	f7fc fa31 	bl	80006d8 <__aeabi_i2f>
 8004276:	4968      	ldr	r1, [pc, #416]	; (8004418 <__ieee754_rem_pio2f+0x284>)
 8004278:	4682      	mov	sl, r0
 800427a:	f7fc fa81 	bl	8000780 <__aeabi_fmul>
 800427e:	4601      	mov	r1, r0
 8004280:	4640      	mov	r0, r8
 8004282:	f7fc f973 	bl	800056c <__aeabi_fsub>
 8004286:	4966      	ldr	r1, [pc, #408]	; (8004420 <__ieee754_rem_pio2f+0x28c>)
 8004288:	4680      	mov	r8, r0
 800428a:	4650      	mov	r0, sl
 800428c:	f7fc fa78 	bl	8000780 <__aeabi_fmul>
 8004290:	2e1f      	cmp	r6, #31
 8004292:	4681      	mov	r9, r0
 8004294:	dc0c      	bgt.n	80042b0 <__ieee754_rem_pio2f+0x11c>
 8004296:	4a67      	ldr	r2, [pc, #412]	; (8004434 <__ieee754_rem_pio2f+0x2a0>)
 8004298:	1e71      	subs	r1, r6, #1
 800429a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800429e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d004      	beq.n	80042b0 <__ieee754_rem_pio2f+0x11c>
 80042a6:	4649      	mov	r1, r9
 80042a8:	4640      	mov	r0, r8
 80042aa:	f7fc f95f 	bl	800056c <__aeabi_fsub>
 80042ae:	e009      	b.n	80042c4 <__ieee754_rem_pio2f+0x130>
 80042b0:	4649      	mov	r1, r9
 80042b2:	4640      	mov	r0, r8
 80042b4:	f7fc f95a 	bl	800056c <__aeabi_fsub>
 80042b8:	15ed      	asrs	r5, r5, #23
 80042ba:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80042be:	1aeb      	subs	r3, r5, r3
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	dc01      	bgt.n	80042c8 <__ieee754_rem_pio2f+0x134>
 80042c4:	6020      	str	r0, [r4, #0]
 80042c6:	e024      	b.n	8004312 <__ieee754_rem_pio2f+0x17e>
 80042c8:	4956      	ldr	r1, [pc, #344]	; (8004424 <__ieee754_rem_pio2f+0x290>)
 80042ca:	4650      	mov	r0, sl
 80042cc:	f7fc fa58 	bl	8000780 <__aeabi_fmul>
 80042d0:	4681      	mov	r9, r0
 80042d2:	4601      	mov	r1, r0
 80042d4:	4640      	mov	r0, r8
 80042d6:	f7fc f949 	bl	800056c <__aeabi_fsub>
 80042da:	4601      	mov	r1, r0
 80042dc:	4683      	mov	fp, r0
 80042de:	4640      	mov	r0, r8
 80042e0:	f7fc f944 	bl	800056c <__aeabi_fsub>
 80042e4:	4649      	mov	r1, r9
 80042e6:	f7fc f941 	bl	800056c <__aeabi_fsub>
 80042ea:	4680      	mov	r8, r0
 80042ec:	494e      	ldr	r1, [pc, #312]	; (8004428 <__ieee754_rem_pio2f+0x294>)
 80042ee:	4650      	mov	r0, sl
 80042f0:	f7fc fa46 	bl	8000780 <__aeabi_fmul>
 80042f4:	4641      	mov	r1, r8
 80042f6:	f7fc f939 	bl	800056c <__aeabi_fsub>
 80042fa:	4601      	mov	r1, r0
 80042fc:	4681      	mov	r9, r0
 80042fe:	4658      	mov	r0, fp
 8004300:	f7fc f934 	bl	800056c <__aeabi_fsub>
 8004304:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004308:	1aed      	subs	r5, r5, r3
 800430a:	2d19      	cmp	r5, #25
 800430c:	dc15      	bgt.n	800433a <__ieee754_rem_pio2f+0x1a6>
 800430e:	46d8      	mov	r8, fp
 8004310:	6020      	str	r0, [r4, #0]
 8004312:	6825      	ldr	r5, [r4, #0]
 8004314:	4640      	mov	r0, r8
 8004316:	4629      	mov	r1, r5
 8004318:	f7fc f928 	bl	800056c <__aeabi_fsub>
 800431c:	4649      	mov	r1, r9
 800431e:	f7fc f925 	bl	800056c <__aeabi_fsub>
 8004322:	2f00      	cmp	r7, #0
 8004324:	6060      	str	r0, [r4, #4]
 8004326:	f6bf af5f 	bge.w	80041e8 <__ieee754_rem_pio2f+0x54>
 800432a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800432e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004332:	6025      	str	r5, [r4, #0]
 8004334:	6060      	str	r0, [r4, #4]
 8004336:	4276      	negs	r6, r6
 8004338:	e756      	b.n	80041e8 <__ieee754_rem_pio2f+0x54>
 800433a:	493f      	ldr	r1, [pc, #252]	; (8004438 <__ieee754_rem_pio2f+0x2a4>)
 800433c:	4650      	mov	r0, sl
 800433e:	f7fc fa1f 	bl	8000780 <__aeabi_fmul>
 8004342:	4605      	mov	r5, r0
 8004344:	4601      	mov	r1, r0
 8004346:	4658      	mov	r0, fp
 8004348:	f7fc f910 	bl	800056c <__aeabi_fsub>
 800434c:	4601      	mov	r1, r0
 800434e:	4680      	mov	r8, r0
 8004350:	4658      	mov	r0, fp
 8004352:	f7fc f90b 	bl	800056c <__aeabi_fsub>
 8004356:	4629      	mov	r1, r5
 8004358:	f7fc f908 	bl	800056c <__aeabi_fsub>
 800435c:	4605      	mov	r5, r0
 800435e:	4937      	ldr	r1, [pc, #220]	; (800443c <__ieee754_rem_pio2f+0x2a8>)
 8004360:	4650      	mov	r0, sl
 8004362:	f7fc fa0d 	bl	8000780 <__aeabi_fmul>
 8004366:	4629      	mov	r1, r5
 8004368:	f7fc f900 	bl	800056c <__aeabi_fsub>
 800436c:	4681      	mov	r9, r0
 800436e:	e79a      	b.n	80042a6 <__ieee754_rem_pio2f+0x112>
 8004370:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8004374:	db05      	blt.n	8004382 <__ieee754_rem_pio2f+0x1ee>
 8004376:	4601      	mov	r1, r0
 8004378:	f7fc f8f8 	bl	800056c <__aeabi_fsub>
 800437c:	6060      	str	r0, [r4, #4]
 800437e:	6020      	str	r0, [r4, #0]
 8004380:	e715      	b.n	80041ae <__ieee754_rem_pio2f+0x1a>
 8004382:	15ee      	asrs	r6, r5, #23
 8004384:	3e86      	subs	r6, #134	; 0x86
 8004386:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 800438a:	4628      	mov	r0, r5
 800438c:	f7fc fbd4 	bl	8000b38 <__aeabi_f2iz>
 8004390:	f7fc f9a2 	bl	80006d8 <__aeabi_i2f>
 8004394:	4601      	mov	r1, r0
 8004396:	9003      	str	r0, [sp, #12]
 8004398:	4628      	mov	r0, r5
 800439a:	f7fc f8e7 	bl	800056c <__aeabi_fsub>
 800439e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80043a2:	f7fc f9ed 	bl	8000780 <__aeabi_fmul>
 80043a6:	4680      	mov	r8, r0
 80043a8:	f7fc fbc6 	bl	8000b38 <__aeabi_f2iz>
 80043ac:	f7fc f994 	bl	80006d8 <__aeabi_i2f>
 80043b0:	4601      	mov	r1, r0
 80043b2:	9004      	str	r0, [sp, #16]
 80043b4:	4605      	mov	r5, r0
 80043b6:	4640      	mov	r0, r8
 80043b8:	f7fc f8d8 	bl	800056c <__aeabi_fsub>
 80043bc:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80043c0:	f7fc f9de 	bl	8000780 <__aeabi_fmul>
 80043c4:	2100      	movs	r1, #0
 80043c6:	9005      	str	r0, [sp, #20]
 80043c8:	f7fc fb6e 	bl	8000aa8 <__aeabi_fcmpeq>
 80043cc:	b1e8      	cbz	r0, 800440a <__ieee754_rem_pio2f+0x276>
 80043ce:	2100      	movs	r1, #0
 80043d0:	4628      	mov	r0, r5
 80043d2:	f7fc fb69 	bl	8000aa8 <__aeabi_fcmpeq>
 80043d6:	2800      	cmp	r0, #0
 80043d8:	bf14      	ite	ne
 80043da:	2301      	movne	r3, #1
 80043dc:	2302      	moveq	r3, #2
 80043de:	4a18      	ldr	r2, [pc, #96]	; (8004440 <__ieee754_rem_pio2f+0x2ac>)
 80043e0:	4621      	mov	r1, r4
 80043e2:	9201      	str	r2, [sp, #4]
 80043e4:	2202      	movs	r2, #2
 80043e6:	a803      	add	r0, sp, #12
 80043e8:	9200      	str	r2, [sp, #0]
 80043ea:	4632      	mov	r2, r6
 80043ec:	f000 f8fe 	bl	80045ec <__kernel_rem_pio2f>
 80043f0:	2f00      	cmp	r7, #0
 80043f2:	4606      	mov	r6, r0
 80043f4:	f6bf aef8 	bge.w	80041e8 <__ieee754_rem_pio2f+0x54>
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80043fe:	6023      	str	r3, [r4, #0]
 8004400:	6863      	ldr	r3, [r4, #4]
 8004402:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004406:	6063      	str	r3, [r4, #4]
 8004408:	e795      	b.n	8004336 <__ieee754_rem_pio2f+0x1a2>
 800440a:	2303      	movs	r3, #3
 800440c:	e7e7      	b.n	80043de <__ieee754_rem_pio2f+0x24a>
 800440e:	bf00      	nop
 8004410:	3f490fd8 	.word	0x3f490fd8
 8004414:	4016cbe3 	.word	0x4016cbe3
 8004418:	3fc90f80 	.word	0x3fc90f80
 800441c:	3fc90fd0 	.word	0x3fc90fd0
 8004420:	37354443 	.word	0x37354443
 8004424:	37354400 	.word	0x37354400
 8004428:	2e85a308 	.word	0x2e85a308
 800442c:	43490f80 	.word	0x43490f80
 8004430:	3f22f984 	.word	0x3f22f984
 8004434:	080058d8 	.word	0x080058d8
 8004438:	2e85a300 	.word	0x2e85a300
 800443c:	248d3132 	.word	0x248d3132
 8004440:	08005958 	.word	0x08005958

08004444 <__ieee754_sqrtf>:
 8004444:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8004448:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800444c:	b570      	push	{r4, r5, r6, lr}
 800444e:	4603      	mov	r3, r0
 8004450:	4604      	mov	r4, r0
 8004452:	d309      	bcc.n	8004468 <__ieee754_sqrtf+0x24>
 8004454:	4601      	mov	r1, r0
 8004456:	f7fc f993 	bl	8000780 <__aeabi_fmul>
 800445a:	4601      	mov	r1, r0
 800445c:	4620      	mov	r0, r4
 800445e:	f7fc f887 	bl	8000570 <__addsf3>
 8004462:	4604      	mov	r4, r0
 8004464:	4620      	mov	r0, r4
 8004466:	bd70      	pop	{r4, r5, r6, pc}
 8004468:	2a00      	cmp	r2, #0
 800446a:	d0fb      	beq.n	8004464 <__ieee754_sqrtf+0x20>
 800446c:	2800      	cmp	r0, #0
 800446e:	da06      	bge.n	800447e <__ieee754_sqrtf+0x3a>
 8004470:	4601      	mov	r1, r0
 8004472:	f7fc f87b 	bl	800056c <__aeabi_fsub>
 8004476:	4601      	mov	r1, r0
 8004478:	f7fc fa36 	bl	80008e8 <__aeabi_fdiv>
 800447c:	e7f1      	b.n	8004462 <__ieee754_sqrtf+0x1e>
 800447e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8004482:	ea4f 54e0 	mov.w	r4, r0, asr #23
 8004486:	d32e      	bcc.n	80044e6 <__ieee754_sqrtf+0xa2>
 8004488:	3c7f      	subs	r4, #127	; 0x7f
 800448a:	07e2      	lsls	r2, r4, #31
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	ea4f 0164 	mov.w	r1, r4, asr #1
 8004494:	4616      	mov	r6, r2
 8004496:	f04f 0419 	mov.w	r4, #25
 800449a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800449e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80044a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80044a6:	bf48      	it	mi
 80044a8:	005b      	lslmi	r3, r3, #1
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	1835      	adds	r5, r6, r0
 80044ae:	429d      	cmp	r5, r3
 80044b0:	bfde      	ittt	le
 80044b2:	182e      	addle	r6, r5, r0
 80044b4:	1b5b      	suble	r3, r3, r5
 80044b6:	1812      	addle	r2, r2, r0
 80044b8:	3c01      	subs	r4, #1
 80044ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80044be:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80044c2:	d1f3      	bne.n	80044ac <__ieee754_sqrtf+0x68>
 80044c4:	b113      	cbz	r3, 80044cc <__ieee754_sqrtf+0x88>
 80044c6:	3201      	adds	r2, #1
 80044c8:	f022 0201 	bic.w	r2, r2, #1
 80044cc:	1054      	asrs	r4, r2, #1
 80044ce:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 80044d2:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 80044d6:	e7c5      	b.n	8004464 <__ieee754_sqrtf+0x20>
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	3201      	adds	r2, #1
 80044dc:	0219      	lsls	r1, r3, #8
 80044de:	d5fb      	bpl.n	80044d8 <__ieee754_sqrtf+0x94>
 80044e0:	3a01      	subs	r2, #1
 80044e2:	1aa4      	subs	r4, r4, r2
 80044e4:	e7d0      	b.n	8004488 <__ieee754_sqrtf+0x44>
 80044e6:	2200      	movs	r2, #0
 80044e8:	e7f8      	b.n	80044dc <__ieee754_sqrtf+0x98>
	...

080044ec <__kernel_cosf>:
 80044ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044f0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80044f4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80044f8:	4606      	mov	r6, r0
 80044fa:	4688      	mov	r8, r1
 80044fc:	da03      	bge.n	8004506 <__kernel_cosf+0x1a>
 80044fe:	f7fc fb1b 	bl	8000b38 <__aeabi_f2iz>
 8004502:	2800      	cmp	r0, #0
 8004504:	d05c      	beq.n	80045c0 <__kernel_cosf+0xd4>
 8004506:	4631      	mov	r1, r6
 8004508:	4630      	mov	r0, r6
 800450a:	f7fc f939 	bl	8000780 <__aeabi_fmul>
 800450e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004512:	4605      	mov	r5, r0
 8004514:	f7fc f934 	bl	8000780 <__aeabi_fmul>
 8004518:	492b      	ldr	r1, [pc, #172]	; (80045c8 <__kernel_cosf+0xdc>)
 800451a:	4607      	mov	r7, r0
 800451c:	4628      	mov	r0, r5
 800451e:	f7fc f92f 	bl	8000780 <__aeabi_fmul>
 8004522:	492a      	ldr	r1, [pc, #168]	; (80045cc <__kernel_cosf+0xe0>)
 8004524:	f7fc f824 	bl	8000570 <__addsf3>
 8004528:	4629      	mov	r1, r5
 800452a:	f7fc f929 	bl	8000780 <__aeabi_fmul>
 800452e:	4928      	ldr	r1, [pc, #160]	; (80045d0 <__kernel_cosf+0xe4>)
 8004530:	f7fc f81c 	bl	800056c <__aeabi_fsub>
 8004534:	4629      	mov	r1, r5
 8004536:	f7fc f923 	bl	8000780 <__aeabi_fmul>
 800453a:	4926      	ldr	r1, [pc, #152]	; (80045d4 <__kernel_cosf+0xe8>)
 800453c:	f7fc f818 	bl	8000570 <__addsf3>
 8004540:	4629      	mov	r1, r5
 8004542:	f7fc f91d 	bl	8000780 <__aeabi_fmul>
 8004546:	4924      	ldr	r1, [pc, #144]	; (80045d8 <__kernel_cosf+0xec>)
 8004548:	f7fc f810 	bl	800056c <__aeabi_fsub>
 800454c:	4629      	mov	r1, r5
 800454e:	f7fc f917 	bl	8000780 <__aeabi_fmul>
 8004552:	4922      	ldr	r1, [pc, #136]	; (80045dc <__kernel_cosf+0xf0>)
 8004554:	f7fc f80c 	bl	8000570 <__addsf3>
 8004558:	4629      	mov	r1, r5
 800455a:	f7fc f911 	bl	8000780 <__aeabi_fmul>
 800455e:	4629      	mov	r1, r5
 8004560:	f7fc f90e 	bl	8000780 <__aeabi_fmul>
 8004564:	4641      	mov	r1, r8
 8004566:	4605      	mov	r5, r0
 8004568:	4630      	mov	r0, r6
 800456a:	f7fc f909 	bl	8000780 <__aeabi_fmul>
 800456e:	4601      	mov	r1, r0
 8004570:	4628      	mov	r0, r5
 8004572:	f7fb fffb 	bl	800056c <__aeabi_fsub>
 8004576:	4b1a      	ldr	r3, [pc, #104]	; (80045e0 <__kernel_cosf+0xf4>)
 8004578:	4605      	mov	r5, r0
 800457a:	429c      	cmp	r4, r3
 800457c:	dc0a      	bgt.n	8004594 <__kernel_cosf+0xa8>
 800457e:	4601      	mov	r1, r0
 8004580:	4638      	mov	r0, r7
 8004582:	f7fb fff3 	bl	800056c <__aeabi_fsub>
 8004586:	4601      	mov	r1, r0
 8004588:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800458c:	f7fb ffee 	bl	800056c <__aeabi_fsub>
 8004590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004594:	4b13      	ldr	r3, [pc, #76]	; (80045e4 <__kernel_cosf+0xf8>)
 8004596:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800459a:	429c      	cmp	r4, r3
 800459c:	bfcc      	ite	gt
 800459e:	4c12      	ldrgt	r4, [pc, #72]	; (80045e8 <__kernel_cosf+0xfc>)
 80045a0:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 80045a4:	4621      	mov	r1, r4
 80045a6:	f7fb ffe1 	bl	800056c <__aeabi_fsub>
 80045aa:	4621      	mov	r1, r4
 80045ac:	4606      	mov	r6, r0
 80045ae:	4638      	mov	r0, r7
 80045b0:	f7fb ffdc 	bl	800056c <__aeabi_fsub>
 80045b4:	4629      	mov	r1, r5
 80045b6:	f7fb ffd9 	bl	800056c <__aeabi_fsub>
 80045ba:	4601      	mov	r1, r0
 80045bc:	4630      	mov	r0, r6
 80045be:	e7e5      	b.n	800458c <__kernel_cosf+0xa0>
 80045c0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80045c4:	e7e4      	b.n	8004590 <__kernel_cosf+0xa4>
 80045c6:	bf00      	nop
 80045c8:	ad47d74e 	.word	0xad47d74e
 80045cc:	310f74f6 	.word	0x310f74f6
 80045d0:	3493f27c 	.word	0x3493f27c
 80045d4:	37d00d01 	.word	0x37d00d01
 80045d8:	3ab60b61 	.word	0x3ab60b61
 80045dc:	3d2aaaab 	.word	0x3d2aaaab
 80045e0:	3e999999 	.word	0x3e999999
 80045e4:	3f480000 	.word	0x3f480000
 80045e8:	3e900000 	.word	0x3e900000

080045ec <__kernel_rem_pio2f>:
 80045ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f0:	b0d9      	sub	sp, #356	; 0x164
 80045f2:	9304      	str	r3, [sp, #16]
 80045f4:	9101      	str	r1, [sp, #4]
 80045f6:	4bc3      	ldr	r3, [pc, #780]	; (8004904 <__kernel_rem_pio2f+0x318>)
 80045f8:	9962      	ldr	r1, [sp, #392]	; 0x188
 80045fa:	1ed4      	subs	r4, r2, #3
 80045fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004600:	2500      	movs	r5, #0
 8004602:	9302      	str	r3, [sp, #8]
 8004604:	9b04      	ldr	r3, [sp, #16]
 8004606:	f04f 0a00 	mov.w	sl, #0
 800460a:	3b01      	subs	r3, #1
 800460c:	9303      	str	r3, [sp, #12]
 800460e:	2308      	movs	r3, #8
 8004610:	fb94 f4f3 	sdiv	r4, r4, r3
 8004614:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8004618:	1c66      	adds	r6, r4, #1
 800461a:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 800461e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004622:	eb03 0802 	add.w	r8, r3, r2
 8004626:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8004628:	1aa7      	subs	r7, r4, r2
 800462a:	9005      	str	r0, [sp, #20]
 800462c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004630:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 8004634:	4545      	cmp	r5, r8
 8004636:	dd7f      	ble.n	8004738 <__kernel_rem_pio2f+0x14c>
 8004638:	f04f 0800 	mov.w	r8, #0
 800463c:	f04f 0a00 	mov.w	sl, #0
 8004640:	f06f 0b03 	mvn.w	fp, #3
 8004644:	9b04      	ldr	r3, [sp, #16]
 8004646:	aa1c      	add	r2, sp, #112	; 0x70
 8004648:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800464c:	ab44      	add	r3, sp, #272	; 0x110
 800464e:	9a02      	ldr	r2, [sp, #8]
 8004650:	4590      	cmp	r8, r2
 8004652:	f340 8097 	ble.w	8004784 <__kernel_rem_pio2f+0x198>
 8004656:	4613      	mov	r3, r2
 8004658:	aa08      	add	r2, sp, #32
 800465a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800465e:	9307      	str	r3, [sp, #28]
 8004660:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8004662:	9f02      	ldr	r7, [sp, #8]
 8004664:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004668:	9306      	str	r3, [sp, #24]
 800466a:	46ba      	mov	sl, r7
 800466c:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 8004670:	ab58      	add	r3, sp, #352	; 0x160
 8004672:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8004676:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800467a:	ad07      	add	r5, sp, #28
 800467c:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8004680:	f1ba 0f00 	cmp.w	sl, #0
 8004684:	f300 8081 	bgt.w	800478a <__kernel_rem_pio2f+0x19e>
 8004688:	4631      	mov	r1, r6
 800468a:	4620      	mov	r0, r4
 800468c:	f000 fc1a 	bl	8004ec4 <scalbnf>
 8004690:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8004694:	4604      	mov	r4, r0
 8004696:	f7fc f873 	bl	8000780 <__aeabi_fmul>
 800469a:	f000 fbd3 	bl	8004e44 <floorf>
 800469e:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80046a2:	f7fc f86d 	bl	8000780 <__aeabi_fmul>
 80046a6:	4601      	mov	r1, r0
 80046a8:	4620      	mov	r0, r4
 80046aa:	f7fb ff5f 	bl	800056c <__aeabi_fsub>
 80046ae:	4604      	mov	r4, r0
 80046b0:	f7fc fa42 	bl	8000b38 <__aeabi_f2iz>
 80046b4:	4681      	mov	r9, r0
 80046b6:	f7fc f80f 	bl	80006d8 <__aeabi_i2f>
 80046ba:	4601      	mov	r1, r0
 80046bc:	4620      	mov	r0, r4
 80046be:	f7fb ff55 	bl	800056c <__aeabi_fsub>
 80046c2:	2e00      	cmp	r6, #0
 80046c4:	4604      	mov	r4, r0
 80046c6:	dd7e      	ble.n	80047c6 <__kernel_rem_pio2f+0x1da>
 80046c8:	1e7b      	subs	r3, r7, #1
 80046ca:	aa08      	add	r2, sp, #32
 80046cc:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80046d0:	f1c6 0208 	rsb	r2, r6, #8
 80046d4:	fa45 f002 	asr.w	r0, r5, r2
 80046d8:	4481      	add	r9, r0
 80046da:	4090      	lsls	r0, r2
 80046dc:	1a2d      	subs	r5, r5, r0
 80046de:	aa08      	add	r2, sp, #32
 80046e0:	f1c6 0007 	rsb	r0, r6, #7
 80046e4:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 80046e8:	4105      	asrs	r5, r0
 80046ea:	2d00      	cmp	r5, #0
 80046ec:	dd79      	ble.n	80047e2 <__kernel_rem_pio2f+0x1f6>
 80046ee:	2200      	movs	r2, #0
 80046f0:	4690      	mov	r8, r2
 80046f2:	f109 0901 	add.w	r9, r9, #1
 80046f6:	4297      	cmp	r7, r2
 80046f8:	f300 80ae 	bgt.w	8004858 <__kernel_rem_pio2f+0x26c>
 80046fc:	2e00      	cmp	r6, #0
 80046fe:	dd05      	ble.n	800470c <__kernel_rem_pio2f+0x120>
 8004700:	2e01      	cmp	r6, #1
 8004702:	f000 80c0 	beq.w	8004886 <__kernel_rem_pio2f+0x29a>
 8004706:	2e02      	cmp	r6, #2
 8004708:	f000 80c7 	beq.w	800489a <__kernel_rem_pio2f+0x2ae>
 800470c:	2d02      	cmp	r5, #2
 800470e:	d168      	bne.n	80047e2 <__kernel_rem_pio2f+0x1f6>
 8004710:	4621      	mov	r1, r4
 8004712:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004716:	f7fb ff29 	bl	800056c <__aeabi_fsub>
 800471a:	4604      	mov	r4, r0
 800471c:	f1b8 0f00 	cmp.w	r8, #0
 8004720:	d05f      	beq.n	80047e2 <__kernel_rem_pio2f+0x1f6>
 8004722:	4631      	mov	r1, r6
 8004724:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004728:	f000 fbcc 	bl	8004ec4 <scalbnf>
 800472c:	4601      	mov	r1, r0
 800472e:	4620      	mov	r0, r4
 8004730:	f7fb ff1c 	bl	800056c <__aeabi_fsub>
 8004734:	4604      	mov	r4, r0
 8004736:	e054      	b.n	80047e2 <__kernel_rem_pio2f+0x1f6>
 8004738:	42ef      	cmn	r7, r5
 800473a:	d407      	bmi.n	800474c <__kernel_rem_pio2f+0x160>
 800473c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004740:	f7fb ffca 	bl	80006d8 <__aeabi_i2f>
 8004744:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8004748:	3501      	adds	r5, #1
 800474a:	e773      	b.n	8004634 <__kernel_rem_pio2f+0x48>
 800474c:	4650      	mov	r0, sl
 800474e:	e7f9      	b.n	8004744 <__kernel_rem_pio2f+0x158>
 8004750:	fb0b 5207 	mla	r2, fp, r7, r5
 8004754:	9306      	str	r3, [sp, #24]
 8004756:	9b05      	ldr	r3, [sp, #20]
 8004758:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800475c:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8004760:	f7fc f80e 	bl	8000780 <__aeabi_fmul>
 8004764:	4601      	mov	r1, r0
 8004766:	4648      	mov	r0, r9
 8004768:	f7fb ff02 	bl	8000570 <__addsf3>
 800476c:	4681      	mov	r9, r0
 800476e:	9b06      	ldr	r3, [sp, #24]
 8004770:	3701      	adds	r7, #1
 8004772:	9a03      	ldr	r2, [sp, #12]
 8004774:	4297      	cmp	r7, r2
 8004776:	ddeb      	ble.n	8004750 <__kernel_rem_pio2f+0x164>
 8004778:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 800477c:	3504      	adds	r5, #4
 800477e:	f108 0801 	add.w	r8, r8, #1
 8004782:	e764      	b.n	800464e <__kernel_rem_pio2f+0x62>
 8004784:	46d1      	mov	r9, sl
 8004786:	2700      	movs	r7, #0
 8004788:	e7f3      	b.n	8004772 <__kernel_rem_pio2f+0x186>
 800478a:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800478e:	4620      	mov	r0, r4
 8004790:	f7fb fff6 	bl	8000780 <__aeabi_fmul>
 8004794:	f7fc f9d0 	bl	8000b38 <__aeabi_f2iz>
 8004798:	f7fb ff9e 	bl	80006d8 <__aeabi_i2f>
 800479c:	4641      	mov	r1, r8
 800479e:	4683      	mov	fp, r0
 80047a0:	f7fb ffee 	bl	8000780 <__aeabi_fmul>
 80047a4:	4601      	mov	r1, r0
 80047a6:	4620      	mov	r0, r4
 80047a8:	f7fb fee0 	bl	800056c <__aeabi_fsub>
 80047ac:	f7fc f9c4 	bl	8000b38 <__aeabi_f2iz>
 80047b0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80047b4:	f845 0f04 	str.w	r0, [r5, #4]!
 80047b8:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 80047bc:	4658      	mov	r0, fp
 80047be:	f7fb fed7 	bl	8000570 <__addsf3>
 80047c2:	4604      	mov	r4, r0
 80047c4:	e75c      	b.n	8004680 <__kernel_rem_pio2f+0x94>
 80047c6:	d105      	bne.n	80047d4 <__kernel_rem_pio2f+0x1e8>
 80047c8:	1e7b      	subs	r3, r7, #1
 80047ca:	aa08      	add	r2, sp, #32
 80047cc:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80047d0:	122d      	asrs	r5, r5, #8
 80047d2:	e78a      	b.n	80046ea <__kernel_rem_pio2f+0xfe>
 80047d4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80047d8:	f7fc f984 	bl	8000ae4 <__aeabi_fcmpge>
 80047dc:	2800      	cmp	r0, #0
 80047de:	d139      	bne.n	8004854 <__kernel_rem_pio2f+0x268>
 80047e0:	4605      	mov	r5, r0
 80047e2:	2100      	movs	r1, #0
 80047e4:	4620      	mov	r0, r4
 80047e6:	f7fc f95f 	bl	8000aa8 <__aeabi_fcmpeq>
 80047ea:	2800      	cmp	r0, #0
 80047ec:	f000 80a0 	beq.w	8004930 <__kernel_rem_pio2f+0x344>
 80047f0:	1e7c      	subs	r4, r7, #1
 80047f2:	4623      	mov	r3, r4
 80047f4:	2200      	movs	r2, #0
 80047f6:	9902      	ldr	r1, [sp, #8]
 80047f8:	428b      	cmp	r3, r1
 80047fa:	da55      	bge.n	80048a8 <__kernel_rem_pio2f+0x2bc>
 80047fc:	2a00      	cmp	r2, #0
 80047fe:	d07e      	beq.n	80048fe <__kernel_rem_pio2f+0x312>
 8004800:	ab08      	add	r3, sp, #32
 8004802:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004806:	3e08      	subs	r6, #8
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 808f 	beq.w	800492c <__kernel_rem_pio2f+0x340>
 800480e:	4631      	mov	r1, r6
 8004810:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004814:	f000 fb56 	bl	8004ec4 <scalbnf>
 8004818:	46a0      	mov	r8, r4
 800481a:	4682      	mov	sl, r0
 800481c:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 8004820:	af44      	add	r7, sp, #272	; 0x110
 8004822:	f1b8 0f00 	cmp.w	r8, #0
 8004826:	f280 80b5 	bge.w	8004994 <__kernel_rem_pio2f+0x3a8>
 800482a:	f04f 0a00 	mov.w	sl, #0
 800482e:	2300      	movs	r3, #0
 8004830:	00a6      	lsls	r6, r4, #2
 8004832:	4a35      	ldr	r2, [pc, #212]	; (8004908 <__kernel_rem_pio2f+0x31c>)
 8004834:	4437      	add	r7, r6
 8004836:	eba4 010a 	sub.w	r1, r4, sl
 800483a:	2900      	cmp	r1, #0
 800483c:	f280 80db 	bge.w	80049f6 <__kernel_rem_pio2f+0x40a>
 8004840:	9b62      	ldr	r3, [sp, #392]	; 0x188
 8004842:	2b03      	cmp	r3, #3
 8004844:	f200 80ff 	bhi.w	8004a46 <__kernel_rem_pio2f+0x45a>
 8004848:	e8df f013 	tbh	[pc, r3, lsl #1]
 800484c:	01200102 	.word	0x01200102
 8004850:	00d90120 	.word	0x00d90120
 8004854:	2502      	movs	r5, #2
 8004856:	e74a      	b.n	80046ee <__kernel_rem_pio2f+0x102>
 8004858:	ab08      	add	r3, sp, #32
 800485a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800485e:	f1b8 0f00 	cmp.w	r8, #0
 8004862:	d109      	bne.n	8004878 <__kernel_rem_pio2f+0x28c>
 8004864:	b12b      	cbz	r3, 8004872 <__kernel_rem_pio2f+0x286>
 8004866:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800486a:	a908      	add	r1, sp, #32
 800486c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004870:	2301      	movs	r3, #1
 8004872:	3201      	adds	r2, #1
 8004874:	4698      	mov	r8, r3
 8004876:	e73e      	b.n	80046f6 <__kernel_rem_pio2f+0x10a>
 8004878:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800487c:	a908      	add	r1, sp, #32
 800487e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004882:	4643      	mov	r3, r8
 8004884:	e7f5      	b.n	8004872 <__kernel_rem_pio2f+0x286>
 8004886:	1e7a      	subs	r2, r7, #1
 8004888:	ab08      	add	r3, sp, #32
 800488a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800488e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004892:	a908      	add	r1, sp, #32
 8004894:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004898:	e738      	b.n	800470c <__kernel_rem_pio2f+0x120>
 800489a:	1e7a      	subs	r2, r7, #1
 800489c:	ab08      	add	r3, sp, #32
 800489e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048a6:	e7f4      	b.n	8004892 <__kernel_rem_pio2f+0x2a6>
 80048a8:	a908      	add	r1, sp, #32
 80048aa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80048ae:	3b01      	subs	r3, #1
 80048b0:	430a      	orrs	r2, r1
 80048b2:	e7a0      	b.n	80047f6 <__kernel_rem_pio2f+0x20a>
 80048b4:	3301      	adds	r3, #1
 80048b6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80048ba:	2900      	cmp	r1, #0
 80048bc:	d0fa      	beq.n	80048b4 <__kernel_rem_pio2f+0x2c8>
 80048be:	f06f 0803 	mvn.w	r8, #3
 80048c2:	9a04      	ldr	r2, [sp, #16]
 80048c4:	1c7d      	adds	r5, r7, #1
 80048c6:	18bc      	adds	r4, r7, r2
 80048c8:	aa1c      	add	r2, sp, #112	; 0x70
 80048ca:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80048ce:	441f      	add	r7, r3
 80048d0:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80048d4:	42af      	cmp	r7, r5
 80048d6:	f6ff aec8 	blt.w	800466a <__kernel_rem_pio2f+0x7e>
 80048da:	9b06      	ldr	r3, [sp, #24]
 80048dc:	f04f 0a00 	mov.w	sl, #0
 80048e0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80048e4:	f7fb fef8 	bl	80006d8 <__aeabi_i2f>
 80048e8:	f04f 0b00 	mov.w	fp, #0
 80048ec:	6020      	str	r0, [r4, #0]
 80048ee:	9b03      	ldr	r3, [sp, #12]
 80048f0:	459a      	cmp	sl, r3
 80048f2:	dd0b      	ble.n	800490c <__kernel_rem_pio2f+0x320>
 80048f4:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 80048f8:	3404      	adds	r4, #4
 80048fa:	3501      	adds	r5, #1
 80048fc:	e7ea      	b.n	80048d4 <__kernel_rem_pio2f+0x2e8>
 80048fe:	9a07      	ldr	r2, [sp, #28]
 8004900:	2301      	movs	r3, #1
 8004902:	e7d8      	b.n	80048b6 <__kernel_rem_pio2f+0x2ca>
 8004904:	08005c9c 	.word	0x08005c9c
 8004908:	08005c70 	.word	0x08005c70
 800490c:	fb08 f30a 	mul.w	r3, r8, sl
 8004910:	9a05      	ldr	r2, [sp, #20]
 8004912:	58e0      	ldr	r0, [r4, r3]
 8004914:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 8004918:	f7fb ff32 	bl	8000780 <__aeabi_fmul>
 800491c:	4601      	mov	r1, r0
 800491e:	4658      	mov	r0, fp
 8004920:	f7fb fe26 	bl	8000570 <__addsf3>
 8004924:	f10a 0a01 	add.w	sl, sl, #1
 8004928:	4683      	mov	fp, r0
 800492a:	e7e0      	b.n	80048ee <__kernel_rem_pio2f+0x302>
 800492c:	3c01      	subs	r4, #1
 800492e:	e767      	b.n	8004800 <__kernel_rem_pio2f+0x214>
 8004930:	4271      	negs	r1, r6
 8004932:	4620      	mov	r0, r4
 8004934:	f000 fac6 	bl	8004ec4 <scalbnf>
 8004938:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800493c:	4604      	mov	r4, r0
 800493e:	f7fc f8d1 	bl	8000ae4 <__aeabi_fcmpge>
 8004942:	b1f8      	cbz	r0, 8004984 <__kernel_rem_pio2f+0x398>
 8004944:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8004948:	4620      	mov	r0, r4
 800494a:	f7fb ff19 	bl	8000780 <__aeabi_fmul>
 800494e:	f7fc f8f3 	bl	8000b38 <__aeabi_f2iz>
 8004952:	f7fb fec1 	bl	80006d8 <__aeabi_i2f>
 8004956:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800495a:	4680      	mov	r8, r0
 800495c:	f7fb ff10 	bl	8000780 <__aeabi_fmul>
 8004960:	4601      	mov	r1, r0
 8004962:	4620      	mov	r0, r4
 8004964:	f7fb fe02 	bl	800056c <__aeabi_fsub>
 8004968:	f7fc f8e6 	bl	8000b38 <__aeabi_f2iz>
 800496c:	ab08      	add	r3, sp, #32
 800496e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004972:	4640      	mov	r0, r8
 8004974:	f7fc f8e0 	bl	8000b38 <__aeabi_f2iz>
 8004978:	1c7c      	adds	r4, r7, #1
 800497a:	ab08      	add	r3, sp, #32
 800497c:	3608      	adds	r6, #8
 800497e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004982:	e744      	b.n	800480e <__kernel_rem_pio2f+0x222>
 8004984:	4620      	mov	r0, r4
 8004986:	f7fc f8d7 	bl	8000b38 <__aeabi_f2iz>
 800498a:	ab08      	add	r3, sp, #32
 800498c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004990:	463c      	mov	r4, r7
 8004992:	e73c      	b.n	800480e <__kernel_rem_pio2f+0x222>
 8004994:	ab08      	add	r3, sp, #32
 8004996:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800499a:	f7fb fe9d 	bl	80006d8 <__aeabi_i2f>
 800499e:	4651      	mov	r1, sl
 80049a0:	f7fb feee 	bl	8000780 <__aeabi_fmul>
 80049a4:	4631      	mov	r1, r6
 80049a6:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 80049aa:	4650      	mov	r0, sl
 80049ac:	f7fb fee8 	bl	8000780 <__aeabi_fmul>
 80049b0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80049b4:	4682      	mov	sl, r0
 80049b6:	e734      	b.n	8004822 <__kernel_rem_pio2f+0x236>
 80049b8:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 80049bc:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 80049c0:	9304      	str	r3, [sp, #16]
 80049c2:	9203      	str	r2, [sp, #12]
 80049c4:	f7fb fedc 	bl	8000780 <__aeabi_fmul>
 80049c8:	4601      	mov	r1, r0
 80049ca:	4658      	mov	r0, fp
 80049cc:	f7fb fdd0 	bl	8000570 <__addsf3>
 80049d0:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 80049d4:	4683      	mov	fp, r0
 80049d6:	f108 0801 	add.w	r8, r8, #1
 80049da:	9902      	ldr	r1, [sp, #8]
 80049dc:	4588      	cmp	r8, r1
 80049de:	dc01      	bgt.n	80049e4 <__kernel_rem_pio2f+0x3f8>
 80049e0:	45c2      	cmp	sl, r8
 80049e2:	dae9      	bge.n	80049b8 <__kernel_rem_pio2f+0x3cc>
 80049e4:	a958      	add	r1, sp, #352	; 0x160
 80049e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80049ea:	f841 bca0 	str.w	fp, [r1, #-160]
 80049ee:	f10a 0a01 	add.w	sl, sl, #1
 80049f2:	3f04      	subs	r7, #4
 80049f4:	e71f      	b.n	8004836 <__kernel_rem_pio2f+0x24a>
 80049f6:	469b      	mov	fp, r3
 80049f8:	f04f 0800 	mov.w	r8, #0
 80049fc:	e7ed      	b.n	80049da <__kernel_rem_pio2f+0x3ee>
 80049fe:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 8004a02:	4456      	add	r6, sl
 8004a04:	4637      	mov	r7, r6
 8004a06:	46a0      	mov	r8, r4
 8004a08:	f1b8 0f00 	cmp.w	r8, #0
 8004a0c:	dc4a      	bgt.n	8004aa4 <__kernel_rem_pio2f+0x4b8>
 8004a0e:	4627      	mov	r7, r4
 8004a10:	2f01      	cmp	r7, #1
 8004a12:	dc60      	bgt.n	8004ad6 <__kernel_rem_pio2f+0x4ea>
 8004a14:	2000      	movs	r0, #0
 8004a16:	2c01      	cmp	r4, #1
 8004a18:	dc74      	bgt.n	8004b04 <__kernel_rem_pio2f+0x518>
 8004a1a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8004a1c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004a1e:	2d00      	cmp	r5, #0
 8004a20:	d176      	bne.n	8004b10 <__kernel_rem_pio2f+0x524>
 8004a22:	9901      	ldr	r1, [sp, #4]
 8004a24:	600a      	str	r2, [r1, #0]
 8004a26:	460a      	mov	r2, r1
 8004a28:	604b      	str	r3, [r1, #4]
 8004a2a:	6090      	str	r0, [r2, #8]
 8004a2c:	e00b      	b.n	8004a46 <__kernel_rem_pio2f+0x45a>
 8004a2e:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 8004a32:	f7fb fd9d 	bl	8000570 <__addsf3>
 8004a36:	3c01      	subs	r4, #1
 8004a38:	2c00      	cmp	r4, #0
 8004a3a:	daf8      	bge.n	8004a2e <__kernel_rem_pio2f+0x442>
 8004a3c:	b10d      	cbz	r5, 8004a42 <__kernel_rem_pio2f+0x456>
 8004a3e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004a42:	9b01      	ldr	r3, [sp, #4]
 8004a44:	6018      	str	r0, [r3, #0]
 8004a46:	f009 0007 	and.w	r0, r9, #7
 8004a4a:	b059      	add	sp, #356	; 0x164
 8004a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a50:	2000      	movs	r0, #0
 8004a52:	ae30      	add	r6, sp, #192	; 0xc0
 8004a54:	e7f0      	b.n	8004a38 <__kernel_rem_pio2f+0x44c>
 8004a56:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8004a5a:	f7fb fd89 	bl	8000570 <__addsf3>
 8004a5e:	3e01      	subs	r6, #1
 8004a60:	2e00      	cmp	r6, #0
 8004a62:	daf8      	bge.n	8004a56 <__kernel_rem_pio2f+0x46a>
 8004a64:	b1b5      	cbz	r5, 8004a94 <__kernel_rem_pio2f+0x4a8>
 8004a66:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8004a6a:	9a01      	ldr	r2, [sp, #4]
 8004a6c:	af58      	add	r7, sp, #352	; 0x160
 8004a6e:	4601      	mov	r1, r0
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 8004a76:	f7fb fd79 	bl	800056c <__aeabi_fsub>
 8004a7a:	2601      	movs	r6, #1
 8004a7c:	42b4      	cmp	r4, r6
 8004a7e:	da0b      	bge.n	8004a98 <__kernel_rem_pio2f+0x4ac>
 8004a80:	b10d      	cbz	r5, 8004a86 <__kernel_rem_pio2f+0x49a>
 8004a82:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004a86:	9b01      	ldr	r3, [sp, #4]
 8004a88:	6058      	str	r0, [r3, #4]
 8004a8a:	e7dc      	b.n	8004a46 <__kernel_rem_pio2f+0x45a>
 8004a8c:	4626      	mov	r6, r4
 8004a8e:	2000      	movs	r0, #0
 8004a90:	af30      	add	r7, sp, #192	; 0xc0
 8004a92:	e7e5      	b.n	8004a60 <__kernel_rem_pio2f+0x474>
 8004a94:	4603      	mov	r3, r0
 8004a96:	e7e8      	b.n	8004a6a <__kernel_rem_pio2f+0x47e>
 8004a98:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8004a9c:	f7fb fd68 	bl	8000570 <__addsf3>
 8004aa0:	3601      	adds	r6, #1
 8004aa2:	e7eb      	b.n	8004a7c <__kernel_rem_pio2f+0x490>
 8004aa4:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 8004aa8:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4610      	mov	r0, r2
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	9303      	str	r3, [sp, #12]
 8004ab4:	9202      	str	r2, [sp, #8]
 8004ab6:	f7fb fd5b 	bl	8000570 <__addsf3>
 8004aba:	9a02      	ldr	r2, [sp, #8]
 8004abc:	4601      	mov	r1, r0
 8004abe:	4683      	mov	fp, r0
 8004ac0:	4610      	mov	r0, r2
 8004ac2:	f7fb fd53 	bl	800056c <__aeabi_fsub>
 8004ac6:	9b03      	ldr	r3, [sp, #12]
 8004ac8:	4619      	mov	r1, r3
 8004aca:	f7fb fd51 	bl	8000570 <__addsf3>
 8004ace:	f8c7 b000 	str.w	fp, [r7]
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	e798      	b.n	8004a08 <__kernel_rem_pio2f+0x41c>
 8004ad6:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 8004ada:	3f01      	subs	r7, #1
 8004adc:	f8d6 b004 	ldr.w	fp, [r6, #4]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	4659      	mov	r1, fp
 8004ae4:	9302      	str	r3, [sp, #8]
 8004ae6:	f7fb fd43 	bl	8000570 <__addsf3>
 8004aea:	9b02      	ldr	r3, [sp, #8]
 8004aec:	4601      	mov	r1, r0
 8004aee:	4680      	mov	r8, r0
 8004af0:	4618      	mov	r0, r3
 8004af2:	f7fb fd3b 	bl	800056c <__aeabi_fsub>
 8004af6:	4659      	mov	r1, fp
 8004af8:	f7fb fd3a 	bl	8000570 <__addsf3>
 8004afc:	f8c6 8000 	str.w	r8, [r6]
 8004b00:	6070      	str	r0, [r6, #4]
 8004b02:	e785      	b.n	8004a10 <__kernel_rem_pio2f+0x424>
 8004b04:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8004b08:	f7fb fd32 	bl	8000570 <__addsf3>
 8004b0c:	3c01      	subs	r4, #1
 8004b0e:	e782      	b.n	8004a16 <__kernel_rem_pio2f+0x42a>
 8004b10:	9901      	ldr	r1, [sp, #4]
 8004b12:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8004b16:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004b1a:	600a      	str	r2, [r1, #0]
 8004b1c:	604b      	str	r3, [r1, #4]
 8004b1e:	460a      	mov	r2, r1
 8004b20:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004b24:	e781      	b.n	8004a2a <__kernel_rem_pio2f+0x43e>
 8004b26:	bf00      	nop

08004b28 <__kernel_sinf>:
 8004b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b2c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004b30:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8004b34:	4604      	mov	r4, r0
 8004b36:	460f      	mov	r7, r1
 8004b38:	4691      	mov	r9, r2
 8004b3a:	da03      	bge.n	8004b44 <__kernel_sinf+0x1c>
 8004b3c:	f7fb fffc 	bl	8000b38 <__aeabi_f2iz>
 8004b40:	2800      	cmp	r0, #0
 8004b42:	d035      	beq.n	8004bb0 <__kernel_sinf+0x88>
 8004b44:	4621      	mov	r1, r4
 8004b46:	4620      	mov	r0, r4
 8004b48:	f7fb fe1a 	bl	8000780 <__aeabi_fmul>
 8004b4c:	4605      	mov	r5, r0
 8004b4e:	4601      	mov	r1, r0
 8004b50:	4620      	mov	r0, r4
 8004b52:	f7fb fe15 	bl	8000780 <__aeabi_fmul>
 8004b56:	4929      	ldr	r1, [pc, #164]	; (8004bfc <__kernel_sinf+0xd4>)
 8004b58:	4606      	mov	r6, r0
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f7fb fe10 	bl	8000780 <__aeabi_fmul>
 8004b60:	4927      	ldr	r1, [pc, #156]	; (8004c00 <__kernel_sinf+0xd8>)
 8004b62:	f7fb fd03 	bl	800056c <__aeabi_fsub>
 8004b66:	4629      	mov	r1, r5
 8004b68:	f7fb fe0a 	bl	8000780 <__aeabi_fmul>
 8004b6c:	4925      	ldr	r1, [pc, #148]	; (8004c04 <__kernel_sinf+0xdc>)
 8004b6e:	f7fb fcff 	bl	8000570 <__addsf3>
 8004b72:	4629      	mov	r1, r5
 8004b74:	f7fb fe04 	bl	8000780 <__aeabi_fmul>
 8004b78:	4923      	ldr	r1, [pc, #140]	; (8004c08 <__kernel_sinf+0xe0>)
 8004b7a:	f7fb fcf7 	bl	800056c <__aeabi_fsub>
 8004b7e:	4629      	mov	r1, r5
 8004b80:	f7fb fdfe 	bl	8000780 <__aeabi_fmul>
 8004b84:	4921      	ldr	r1, [pc, #132]	; (8004c0c <__kernel_sinf+0xe4>)
 8004b86:	f7fb fcf3 	bl	8000570 <__addsf3>
 8004b8a:	4680      	mov	r8, r0
 8004b8c:	f1b9 0f00 	cmp.w	r9, #0
 8004b90:	d111      	bne.n	8004bb6 <__kernel_sinf+0x8e>
 8004b92:	4601      	mov	r1, r0
 8004b94:	4628      	mov	r0, r5
 8004b96:	f7fb fdf3 	bl	8000780 <__aeabi_fmul>
 8004b9a:	491d      	ldr	r1, [pc, #116]	; (8004c10 <__kernel_sinf+0xe8>)
 8004b9c:	f7fb fce6 	bl	800056c <__aeabi_fsub>
 8004ba0:	4631      	mov	r1, r6
 8004ba2:	f7fb fded 	bl	8000780 <__aeabi_fmul>
 8004ba6:	4601      	mov	r1, r0
 8004ba8:	4620      	mov	r0, r4
 8004baa:	f7fb fce1 	bl	8000570 <__addsf3>
 8004bae:	4604      	mov	r4, r0
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bb6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004bba:	4638      	mov	r0, r7
 8004bbc:	f7fb fde0 	bl	8000780 <__aeabi_fmul>
 8004bc0:	4641      	mov	r1, r8
 8004bc2:	4681      	mov	r9, r0
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	f7fb fddb 	bl	8000780 <__aeabi_fmul>
 8004bca:	4601      	mov	r1, r0
 8004bcc:	4648      	mov	r0, r9
 8004bce:	f7fb fccd 	bl	800056c <__aeabi_fsub>
 8004bd2:	4629      	mov	r1, r5
 8004bd4:	f7fb fdd4 	bl	8000780 <__aeabi_fmul>
 8004bd8:	4639      	mov	r1, r7
 8004bda:	f7fb fcc7 	bl	800056c <__aeabi_fsub>
 8004bde:	490c      	ldr	r1, [pc, #48]	; (8004c10 <__kernel_sinf+0xe8>)
 8004be0:	4605      	mov	r5, r0
 8004be2:	4630      	mov	r0, r6
 8004be4:	f7fb fdcc 	bl	8000780 <__aeabi_fmul>
 8004be8:	4601      	mov	r1, r0
 8004bea:	4628      	mov	r0, r5
 8004bec:	f7fb fcc0 	bl	8000570 <__addsf3>
 8004bf0:	4601      	mov	r1, r0
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	f7fb fcba 	bl	800056c <__aeabi_fsub>
 8004bf8:	e7d9      	b.n	8004bae <__kernel_sinf+0x86>
 8004bfa:	bf00      	nop
 8004bfc:	2f2ec9d3 	.word	0x2f2ec9d3
 8004c00:	32d72f34 	.word	0x32d72f34
 8004c04:	3638ef1b 	.word	0x3638ef1b
 8004c08:	39500d01 	.word	0x39500d01
 8004c0c:	3c088889 	.word	0x3c088889
 8004c10:	3e2aaaab 	.word	0x3e2aaaab

08004c14 <matherr>:
 8004c14:	2000      	movs	r0, #0
 8004c16:	4770      	bx	lr

08004c18 <nan>:
 8004c18:	2000      	movs	r0, #0
 8004c1a:	4901      	ldr	r1, [pc, #4]	; (8004c20 <nan+0x8>)
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	7ff80000 	.word	0x7ff80000

08004c24 <atanf>:
 8004c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c28:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8004c2c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8004c30:	4604      	mov	r4, r0
 8004c32:	4607      	mov	r7, r0
 8004c34:	db0e      	blt.n	8004c54 <atanf+0x30>
 8004c36:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8004c3a:	dd04      	ble.n	8004c46 <atanf+0x22>
 8004c3c:	4601      	mov	r1, r0
 8004c3e:	f7fb fc97 	bl	8000570 <__addsf3>
 8004c42:	4604      	mov	r4, r0
 8004c44:	e003      	b.n	8004c4e <atanf+0x2a>
 8004c46:	2800      	cmp	r0, #0
 8004c48:	f340 80cd 	ble.w	8004de6 <atanf+0x1c2>
 8004c4c:	4c67      	ldr	r4, [pc, #412]	; (8004dec <atanf+0x1c8>)
 8004c4e:	4620      	mov	r0, r4
 8004c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c54:	4b66      	ldr	r3, [pc, #408]	; (8004df0 <atanf+0x1cc>)
 8004c56:	429d      	cmp	r5, r3
 8004c58:	dc0e      	bgt.n	8004c78 <atanf+0x54>
 8004c5a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8004c5e:	da08      	bge.n	8004c72 <atanf+0x4e>
 8004c60:	4964      	ldr	r1, [pc, #400]	; (8004df4 <atanf+0x1d0>)
 8004c62:	f7fb fc85 	bl	8000570 <__addsf3>
 8004c66:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004c6a:	f7fb ff45 	bl	8000af8 <__aeabi_fcmpgt>
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	d1ed      	bne.n	8004c4e <atanf+0x2a>
 8004c72:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004c76:	e01c      	b.n	8004cb2 <atanf+0x8e>
 8004c78:	f000 f8e0 	bl	8004e3c <fabsf>
 8004c7c:	4b5e      	ldr	r3, [pc, #376]	; (8004df8 <atanf+0x1d4>)
 8004c7e:	4604      	mov	r4, r0
 8004c80:	429d      	cmp	r5, r3
 8004c82:	dc7c      	bgt.n	8004d7e <atanf+0x15a>
 8004c84:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8004c88:	429d      	cmp	r5, r3
 8004c8a:	dc67      	bgt.n	8004d5c <atanf+0x138>
 8004c8c:	4601      	mov	r1, r0
 8004c8e:	f7fb fc6f 	bl	8000570 <__addsf3>
 8004c92:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004c96:	f7fb fc69 	bl	800056c <__aeabi_fsub>
 8004c9a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004c9e:	4605      	mov	r5, r0
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	f7fb fc65 	bl	8000570 <__addsf3>
 8004ca6:	4601      	mov	r1, r0
 8004ca8:	4628      	mov	r0, r5
 8004caa:	f7fb fe1d 	bl	80008e8 <__aeabi_fdiv>
 8004cae:	2600      	movs	r6, #0
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	4620      	mov	r0, r4
 8004cb6:	f7fb fd63 	bl	8000780 <__aeabi_fmul>
 8004cba:	4601      	mov	r1, r0
 8004cbc:	4680      	mov	r8, r0
 8004cbe:	f7fb fd5f 	bl	8000780 <__aeabi_fmul>
 8004cc2:	4605      	mov	r5, r0
 8004cc4:	494d      	ldr	r1, [pc, #308]	; (8004dfc <atanf+0x1d8>)
 8004cc6:	f7fb fd5b 	bl	8000780 <__aeabi_fmul>
 8004cca:	494d      	ldr	r1, [pc, #308]	; (8004e00 <atanf+0x1dc>)
 8004ccc:	f7fb fc50 	bl	8000570 <__addsf3>
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	f7fb fd55 	bl	8000780 <__aeabi_fmul>
 8004cd6:	494b      	ldr	r1, [pc, #300]	; (8004e04 <atanf+0x1e0>)
 8004cd8:	f7fb fc4a 	bl	8000570 <__addsf3>
 8004cdc:	4629      	mov	r1, r5
 8004cde:	f7fb fd4f 	bl	8000780 <__aeabi_fmul>
 8004ce2:	4949      	ldr	r1, [pc, #292]	; (8004e08 <atanf+0x1e4>)
 8004ce4:	f7fb fc44 	bl	8000570 <__addsf3>
 8004ce8:	4629      	mov	r1, r5
 8004cea:	f7fb fd49 	bl	8000780 <__aeabi_fmul>
 8004cee:	4947      	ldr	r1, [pc, #284]	; (8004e0c <atanf+0x1e8>)
 8004cf0:	f7fb fc3e 	bl	8000570 <__addsf3>
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	f7fb fd43 	bl	8000780 <__aeabi_fmul>
 8004cfa:	4945      	ldr	r1, [pc, #276]	; (8004e10 <atanf+0x1ec>)
 8004cfc:	f7fb fc38 	bl	8000570 <__addsf3>
 8004d00:	4641      	mov	r1, r8
 8004d02:	f7fb fd3d 	bl	8000780 <__aeabi_fmul>
 8004d06:	4943      	ldr	r1, [pc, #268]	; (8004e14 <atanf+0x1f0>)
 8004d08:	4680      	mov	r8, r0
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	f7fb fd38 	bl	8000780 <__aeabi_fmul>
 8004d10:	4941      	ldr	r1, [pc, #260]	; (8004e18 <atanf+0x1f4>)
 8004d12:	f7fb fc2b 	bl	800056c <__aeabi_fsub>
 8004d16:	4629      	mov	r1, r5
 8004d18:	f7fb fd32 	bl	8000780 <__aeabi_fmul>
 8004d1c:	493f      	ldr	r1, [pc, #252]	; (8004e1c <atanf+0x1f8>)
 8004d1e:	f7fb fc25 	bl	800056c <__aeabi_fsub>
 8004d22:	4629      	mov	r1, r5
 8004d24:	f7fb fd2c 	bl	8000780 <__aeabi_fmul>
 8004d28:	493d      	ldr	r1, [pc, #244]	; (8004e20 <atanf+0x1fc>)
 8004d2a:	f7fb fc1f 	bl	800056c <__aeabi_fsub>
 8004d2e:	4629      	mov	r1, r5
 8004d30:	f7fb fd26 	bl	8000780 <__aeabi_fmul>
 8004d34:	493b      	ldr	r1, [pc, #236]	; (8004e24 <atanf+0x200>)
 8004d36:	f7fb fc19 	bl	800056c <__aeabi_fsub>
 8004d3a:	4629      	mov	r1, r5
 8004d3c:	f7fb fd20 	bl	8000780 <__aeabi_fmul>
 8004d40:	4601      	mov	r1, r0
 8004d42:	4640      	mov	r0, r8
 8004d44:	f7fb fc14 	bl	8000570 <__addsf3>
 8004d48:	4621      	mov	r1, r4
 8004d4a:	f7fb fd19 	bl	8000780 <__aeabi_fmul>
 8004d4e:	1c73      	adds	r3, r6, #1
 8004d50:	4601      	mov	r1, r0
 8004d52:	d133      	bne.n	8004dbc <atanf+0x198>
 8004d54:	4620      	mov	r0, r4
 8004d56:	f7fb fc09 	bl	800056c <__aeabi_fsub>
 8004d5a:	e772      	b.n	8004c42 <atanf+0x1e>
 8004d5c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004d60:	f7fb fc04 	bl	800056c <__aeabi_fsub>
 8004d64:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004d68:	4605      	mov	r5, r0
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f7fb fc00 	bl	8000570 <__addsf3>
 8004d70:	4601      	mov	r1, r0
 8004d72:	4628      	mov	r0, r5
 8004d74:	f7fb fdb8 	bl	80008e8 <__aeabi_fdiv>
 8004d78:	2601      	movs	r6, #1
 8004d7a:	4604      	mov	r4, r0
 8004d7c:	e799      	b.n	8004cb2 <atanf+0x8e>
 8004d7e:	4b2a      	ldr	r3, [pc, #168]	; (8004e28 <atanf+0x204>)
 8004d80:	429d      	cmp	r5, r3
 8004d82:	dc14      	bgt.n	8004dae <atanf+0x18a>
 8004d84:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8004d88:	f7fb fbf0 	bl	800056c <__aeabi_fsub>
 8004d8c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8004d90:	4605      	mov	r5, r0
 8004d92:	4620      	mov	r0, r4
 8004d94:	f7fb fcf4 	bl	8000780 <__aeabi_fmul>
 8004d98:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004d9c:	f7fb fbe8 	bl	8000570 <__addsf3>
 8004da0:	4601      	mov	r1, r0
 8004da2:	4628      	mov	r0, r5
 8004da4:	f7fb fda0 	bl	80008e8 <__aeabi_fdiv>
 8004da8:	2602      	movs	r6, #2
 8004daa:	4604      	mov	r4, r0
 8004dac:	e781      	b.n	8004cb2 <atanf+0x8e>
 8004dae:	4601      	mov	r1, r0
 8004db0:	481e      	ldr	r0, [pc, #120]	; (8004e2c <atanf+0x208>)
 8004db2:	f7fb fd99 	bl	80008e8 <__aeabi_fdiv>
 8004db6:	2603      	movs	r6, #3
 8004db8:	4604      	mov	r4, r0
 8004dba:	e77a      	b.n	8004cb2 <atanf+0x8e>
 8004dbc:	4b1c      	ldr	r3, [pc, #112]	; (8004e30 <atanf+0x20c>)
 8004dbe:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8004dc2:	f7fb fbd3 	bl	800056c <__aeabi_fsub>
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	f7fb fbd0 	bl	800056c <__aeabi_fsub>
 8004dcc:	4b19      	ldr	r3, [pc, #100]	; (8004e34 <atanf+0x210>)
 8004dce:	4601      	mov	r1, r0
 8004dd0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004dd4:	f7fb fbca 	bl	800056c <__aeabi_fsub>
 8004dd8:	2f00      	cmp	r7, #0
 8004dda:	4604      	mov	r4, r0
 8004ddc:	f6bf af37 	bge.w	8004c4e <atanf+0x2a>
 8004de0:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
 8004de4:	e733      	b.n	8004c4e <atanf+0x2a>
 8004de6:	4c14      	ldr	r4, [pc, #80]	; (8004e38 <atanf+0x214>)
 8004de8:	e731      	b.n	8004c4e <atanf+0x2a>
 8004dea:	bf00      	nop
 8004dec:	3fc90fdb 	.word	0x3fc90fdb
 8004df0:	3edfffff 	.word	0x3edfffff
 8004df4:	7149f2ca 	.word	0x7149f2ca
 8004df8:	3f97ffff 	.word	0x3f97ffff
 8004dfc:	3c8569d7 	.word	0x3c8569d7
 8004e00:	3d4bda59 	.word	0x3d4bda59
 8004e04:	3d886b35 	.word	0x3d886b35
 8004e08:	3dba2e6e 	.word	0x3dba2e6e
 8004e0c:	3e124925 	.word	0x3e124925
 8004e10:	3eaaaaab 	.word	0x3eaaaaab
 8004e14:	bd15a221 	.word	0xbd15a221
 8004e18:	3d6ef16b 	.word	0x3d6ef16b
 8004e1c:	3d9d8795 	.word	0x3d9d8795
 8004e20:	3de38e38 	.word	0x3de38e38
 8004e24:	3e4ccccd 	.word	0x3e4ccccd
 8004e28:	401bffff 	.word	0x401bffff
 8004e2c:	bf800000 	.word	0xbf800000
 8004e30:	08005cb8 	.word	0x08005cb8
 8004e34:	08005ca8 	.word	0x08005ca8
 8004e38:	bfc90fdb 	.word	0xbfc90fdb

08004e3c <fabsf>:
 8004e3c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004e40:	4770      	bx	lr
	...

08004e44 <floorf>:
 8004e44:	b570      	push	{r4, r5, r6, lr}
 8004e46:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8004e4a:	0df5      	lsrs	r5, r6, #23
 8004e4c:	3d7f      	subs	r5, #127	; 0x7f
 8004e4e:	2d16      	cmp	r5, #22
 8004e50:	4601      	mov	r1, r0
 8004e52:	4604      	mov	r4, r0
 8004e54:	dc26      	bgt.n	8004ea4 <floorf+0x60>
 8004e56:	2d00      	cmp	r5, #0
 8004e58:	da0e      	bge.n	8004e78 <floorf+0x34>
 8004e5a:	4917      	ldr	r1, [pc, #92]	; (8004eb8 <floorf+0x74>)
 8004e5c:	f7fb fb88 	bl	8000570 <__addsf3>
 8004e60:	2100      	movs	r1, #0
 8004e62:	f7fb fe49 	bl	8000af8 <__aeabi_fcmpgt>
 8004e66:	b128      	cbz	r0, 8004e74 <floorf+0x30>
 8004e68:	2c00      	cmp	r4, #0
 8004e6a:	da23      	bge.n	8004eb4 <floorf+0x70>
 8004e6c:	4b13      	ldr	r3, [pc, #76]	; (8004ebc <floorf+0x78>)
 8004e6e:	2e00      	cmp	r6, #0
 8004e70:	bf18      	it	ne
 8004e72:	461c      	movne	r4, r3
 8004e74:	4621      	mov	r1, r4
 8004e76:	e01b      	b.n	8004eb0 <floorf+0x6c>
 8004e78:	4e11      	ldr	r6, [pc, #68]	; (8004ec0 <floorf+0x7c>)
 8004e7a:	412e      	asrs	r6, r5
 8004e7c:	4230      	tst	r0, r6
 8004e7e:	d017      	beq.n	8004eb0 <floorf+0x6c>
 8004e80:	490d      	ldr	r1, [pc, #52]	; (8004eb8 <floorf+0x74>)
 8004e82:	f7fb fb75 	bl	8000570 <__addsf3>
 8004e86:	2100      	movs	r1, #0
 8004e88:	f7fb fe36 	bl	8000af8 <__aeabi_fcmpgt>
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	d0f1      	beq.n	8004e74 <floorf+0x30>
 8004e90:	2c00      	cmp	r4, #0
 8004e92:	bfbe      	ittt	lt
 8004e94:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8004e98:	fa43 f505 	asrlt.w	r5, r3, r5
 8004e9c:	1964      	addlt	r4, r4, r5
 8004e9e:	ea24 0406 	bic.w	r4, r4, r6
 8004ea2:	e7e7      	b.n	8004e74 <floorf+0x30>
 8004ea4:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8004ea8:	d302      	bcc.n	8004eb0 <floorf+0x6c>
 8004eaa:	f7fb fb61 	bl	8000570 <__addsf3>
 8004eae:	4601      	mov	r1, r0
 8004eb0:	4608      	mov	r0, r1
 8004eb2:	bd70      	pop	{r4, r5, r6, pc}
 8004eb4:	2400      	movs	r4, #0
 8004eb6:	e7dd      	b.n	8004e74 <floorf+0x30>
 8004eb8:	7149f2ca 	.word	0x7149f2ca
 8004ebc:	bf800000 	.word	0xbf800000
 8004ec0:	007fffff 	.word	0x007fffff

08004ec4 <scalbnf>:
 8004ec4:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8004ec8:	b510      	push	{r4, lr}
 8004eca:	4602      	mov	r2, r0
 8004ecc:	460c      	mov	r4, r1
 8004ece:	4601      	mov	r1, r0
 8004ed0:	d027      	beq.n	8004f22 <scalbnf+0x5e>
 8004ed2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004ed6:	d303      	bcc.n	8004ee0 <scalbnf+0x1c>
 8004ed8:	f7fb fb4a 	bl	8000570 <__addsf3>
 8004edc:	4602      	mov	r2, r0
 8004ede:	e020      	b.n	8004f22 <scalbnf+0x5e>
 8004ee0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ee4:	d215      	bcs.n	8004f12 <scalbnf+0x4e>
 8004ee6:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8004eea:	f7fb fc49 	bl	8000780 <__aeabi_fmul>
 8004eee:	4b18      	ldr	r3, [pc, #96]	; (8004f50 <scalbnf+0x8c>)
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	429c      	cmp	r4, r3
 8004ef4:	db22      	blt.n	8004f3c <scalbnf+0x78>
 8004ef6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004efa:	3b19      	subs	r3, #25
 8004efc:	4423      	add	r3, r4
 8004efe:	2bfe      	cmp	r3, #254	; 0xfe
 8004f00:	dd09      	ble.n	8004f16 <scalbnf+0x52>
 8004f02:	4611      	mov	r1, r2
 8004f04:	4813      	ldr	r0, [pc, #76]	; (8004f54 <scalbnf+0x90>)
 8004f06:	f000 f829 	bl	8004f5c <copysignf>
 8004f0a:	4912      	ldr	r1, [pc, #72]	; (8004f54 <scalbnf+0x90>)
 8004f0c:	f7fb fc38 	bl	8000780 <__aeabi_fmul>
 8004f10:	e7e4      	b.n	8004edc <scalbnf+0x18>
 8004f12:	0ddb      	lsrs	r3, r3, #23
 8004f14:	e7f2      	b.n	8004efc <scalbnf+0x38>
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	dd05      	ble.n	8004f26 <scalbnf+0x62>
 8004f1a:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8004f1e:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 8004f22:	4610      	mov	r0, r2
 8004f24:	bd10      	pop	{r4, pc}
 8004f26:	f113 0f16 	cmn.w	r3, #22
 8004f2a:	da09      	bge.n	8004f40 <scalbnf+0x7c>
 8004f2c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004f30:	429c      	cmp	r4, r3
 8004f32:	4611      	mov	r1, r2
 8004f34:	dce6      	bgt.n	8004f04 <scalbnf+0x40>
 8004f36:	4808      	ldr	r0, [pc, #32]	; (8004f58 <scalbnf+0x94>)
 8004f38:	f000 f810 	bl	8004f5c <copysignf>
 8004f3c:	4906      	ldr	r1, [pc, #24]	; (8004f58 <scalbnf+0x94>)
 8004f3e:	e7e5      	b.n	8004f0c <scalbnf+0x48>
 8004f40:	3319      	adds	r3, #25
 8004f42:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8004f46:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8004f4a:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8004f4e:	e7dd      	b.n	8004f0c <scalbnf+0x48>
 8004f50:	ffff3cb0 	.word	0xffff3cb0
 8004f54:	7149f2ca 	.word	0x7149f2ca
 8004f58:	0da24260 	.word	0x0da24260

08004f5c <copysignf>:
 8004f5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004f60:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004f64:	4308      	orrs	r0, r1
 8004f66:	4770      	bx	lr

08004f68 <abort>:
 8004f68:	b508      	push	{r3, lr}
 8004f6a:	2006      	movs	r0, #6
 8004f6c:	f000 faba 	bl	80054e4 <raise>
 8004f70:	2001      	movs	r0, #1
 8004f72:	f000 fc8b 	bl	800588c <_exit>
	...

08004f78 <__errno>:
 8004f78:	4b01      	ldr	r3, [pc, #4]	; (8004f80 <__errno+0x8>)
 8004f7a:	6818      	ldr	r0, [r3, #0]
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	20000010 	.word	0x20000010

08004f84 <__libc_init_array>:
 8004f84:	b570      	push	{r4, r5, r6, lr}
 8004f86:	2500      	movs	r5, #0
 8004f88:	4e0c      	ldr	r6, [pc, #48]	; (8004fbc <__libc_init_array+0x38>)
 8004f8a:	4c0d      	ldr	r4, [pc, #52]	; (8004fc0 <__libc_init_array+0x3c>)
 8004f8c:	1ba4      	subs	r4, r4, r6
 8004f8e:	10a4      	asrs	r4, r4, #2
 8004f90:	42a5      	cmp	r5, r4
 8004f92:	d109      	bne.n	8004fa8 <__libc_init_array+0x24>
 8004f94:	f000 fc7c 	bl	8005890 <_init>
 8004f98:	2500      	movs	r5, #0
 8004f9a:	4e0a      	ldr	r6, [pc, #40]	; (8004fc4 <__libc_init_array+0x40>)
 8004f9c:	4c0a      	ldr	r4, [pc, #40]	; (8004fc8 <__libc_init_array+0x44>)
 8004f9e:	1ba4      	subs	r4, r4, r6
 8004fa0:	10a4      	asrs	r4, r4, #2
 8004fa2:	42a5      	cmp	r5, r4
 8004fa4:	d105      	bne.n	8004fb2 <__libc_init_array+0x2e>
 8004fa6:	bd70      	pop	{r4, r5, r6, pc}
 8004fa8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004fac:	4798      	blx	r3
 8004fae:	3501      	adds	r5, #1
 8004fb0:	e7ee      	b.n	8004f90 <__libc_init_array+0xc>
 8004fb2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004fb6:	4798      	blx	r3
 8004fb8:	3501      	adds	r5, #1
 8004fba:	e7f2      	b.n	8004fa2 <__libc_init_array+0x1e>
 8004fbc:	08005ccc 	.word	0x08005ccc
 8004fc0:	08005ccc 	.word	0x08005ccc
 8004fc4:	08005ccc 	.word	0x08005ccc
 8004fc8:	08005cdc 	.word	0x08005cdc

08004fcc <malloc>:
 8004fcc:	4b02      	ldr	r3, [pc, #8]	; (8004fd8 <malloc+0xc>)
 8004fce:	4601      	mov	r1, r0
 8004fd0:	6818      	ldr	r0, [r3, #0]
 8004fd2:	f000 b803 	b.w	8004fdc <_malloc_r>
 8004fd6:	bf00      	nop
 8004fd8:	20000010 	.word	0x20000010

08004fdc <_malloc_r>:
 8004fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe0:	f101 050b 	add.w	r5, r1, #11
 8004fe4:	2d16      	cmp	r5, #22
 8004fe6:	4606      	mov	r6, r0
 8004fe8:	d906      	bls.n	8004ff8 <_malloc_r+0x1c>
 8004fea:	f035 0507 	bics.w	r5, r5, #7
 8004fee:	d504      	bpl.n	8004ffa <_malloc_r+0x1e>
 8004ff0:	230c      	movs	r3, #12
 8004ff2:	6033      	str	r3, [r6, #0]
 8004ff4:	2400      	movs	r4, #0
 8004ff6:	e1a8      	b.n	800534a <_malloc_r+0x36e>
 8004ff8:	2510      	movs	r5, #16
 8004ffa:	428d      	cmp	r5, r1
 8004ffc:	d3f8      	bcc.n	8004ff0 <_malloc_r+0x14>
 8004ffe:	4630      	mov	r0, r6
 8005000:	f000 fa2a 	bl	8005458 <__malloc_lock>
 8005004:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8005008:	4fc0      	ldr	r7, [pc, #768]	; (800530c <_malloc_r+0x330>)
 800500a:	d238      	bcs.n	800507e <_malloc_r+0xa2>
 800500c:	f105 0208 	add.w	r2, r5, #8
 8005010:	443a      	add	r2, r7
 8005012:	6854      	ldr	r4, [r2, #4]
 8005014:	f1a2 0108 	sub.w	r1, r2, #8
 8005018:	428c      	cmp	r4, r1
 800501a:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 800501e:	d102      	bne.n	8005026 <_malloc_r+0x4a>
 8005020:	68d4      	ldr	r4, [r2, #12]
 8005022:	42a2      	cmp	r2, r4
 8005024:	d010      	beq.n	8005048 <_malloc_r+0x6c>
 8005026:	6863      	ldr	r3, [r4, #4]
 8005028:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800502c:	f023 0303 	bic.w	r3, r3, #3
 8005030:	60ca      	str	r2, [r1, #12]
 8005032:	4423      	add	r3, r4
 8005034:	6091      	str	r1, [r2, #8]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	f042 0201 	orr.w	r2, r2, #1
 800503c:	605a      	str	r2, [r3, #4]
 800503e:	4630      	mov	r0, r6
 8005040:	f000 fa10 	bl	8005464 <__malloc_unlock>
 8005044:	3408      	adds	r4, #8
 8005046:	e180      	b.n	800534a <_malloc_r+0x36e>
 8005048:	3302      	adds	r3, #2
 800504a:	4ab1      	ldr	r2, [pc, #708]	; (8005310 <_malloc_r+0x334>)
 800504c:	693c      	ldr	r4, [r7, #16]
 800504e:	4611      	mov	r1, r2
 8005050:	4294      	cmp	r4, r2
 8005052:	d075      	beq.n	8005140 <_malloc_r+0x164>
 8005054:	6860      	ldr	r0, [r4, #4]
 8005056:	f020 0c03 	bic.w	ip, r0, #3
 800505a:	ebac 0005 	sub.w	r0, ip, r5
 800505e:	280f      	cmp	r0, #15
 8005060:	dd48      	ble.n	80050f4 <_malloc_r+0x118>
 8005062:	1963      	adds	r3, r4, r5
 8005064:	f045 0501 	orr.w	r5, r5, #1
 8005068:	6065      	str	r5, [r4, #4]
 800506a:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800506e:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8005072:	f040 0201 	orr.w	r2, r0, #1
 8005076:	605a      	str	r2, [r3, #4]
 8005078:	f844 000c 	str.w	r0, [r4, ip]
 800507c:	e7df      	b.n	800503e <_malloc_r+0x62>
 800507e:	0a6b      	lsrs	r3, r5, #9
 8005080:	d02a      	beq.n	80050d8 <_malloc_r+0xfc>
 8005082:	2b04      	cmp	r3, #4
 8005084:	d812      	bhi.n	80050ac <_malloc_r+0xd0>
 8005086:	09ab      	lsrs	r3, r5, #6
 8005088:	3338      	adds	r3, #56	; 0x38
 800508a:	1c5a      	adds	r2, r3, #1
 800508c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8005090:	6854      	ldr	r4, [r2, #4]
 8005092:	f1a2 0c08 	sub.w	ip, r2, #8
 8005096:	4564      	cmp	r4, ip
 8005098:	d006      	beq.n	80050a8 <_malloc_r+0xcc>
 800509a:	6862      	ldr	r2, [r4, #4]
 800509c:	f022 0203 	bic.w	r2, r2, #3
 80050a0:	1b50      	subs	r0, r2, r5
 80050a2:	280f      	cmp	r0, #15
 80050a4:	dd1c      	ble.n	80050e0 <_malloc_r+0x104>
 80050a6:	3b01      	subs	r3, #1
 80050a8:	3301      	adds	r3, #1
 80050aa:	e7ce      	b.n	800504a <_malloc_r+0x6e>
 80050ac:	2b14      	cmp	r3, #20
 80050ae:	d801      	bhi.n	80050b4 <_malloc_r+0xd8>
 80050b0:	335b      	adds	r3, #91	; 0x5b
 80050b2:	e7ea      	b.n	800508a <_malloc_r+0xae>
 80050b4:	2b54      	cmp	r3, #84	; 0x54
 80050b6:	d802      	bhi.n	80050be <_malloc_r+0xe2>
 80050b8:	0b2b      	lsrs	r3, r5, #12
 80050ba:	336e      	adds	r3, #110	; 0x6e
 80050bc:	e7e5      	b.n	800508a <_malloc_r+0xae>
 80050be:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80050c2:	d802      	bhi.n	80050ca <_malloc_r+0xee>
 80050c4:	0beb      	lsrs	r3, r5, #15
 80050c6:	3377      	adds	r3, #119	; 0x77
 80050c8:	e7df      	b.n	800508a <_malloc_r+0xae>
 80050ca:	f240 5254 	movw	r2, #1364	; 0x554
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d804      	bhi.n	80050dc <_malloc_r+0x100>
 80050d2:	0cab      	lsrs	r3, r5, #18
 80050d4:	337c      	adds	r3, #124	; 0x7c
 80050d6:	e7d8      	b.n	800508a <_malloc_r+0xae>
 80050d8:	233f      	movs	r3, #63	; 0x3f
 80050da:	e7d6      	b.n	800508a <_malloc_r+0xae>
 80050dc:	237e      	movs	r3, #126	; 0x7e
 80050de:	e7d4      	b.n	800508a <_malloc_r+0xae>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	68e1      	ldr	r1, [r4, #12]
 80050e4:	db04      	blt.n	80050f0 <_malloc_r+0x114>
 80050e6:	68a3      	ldr	r3, [r4, #8]
 80050e8:	60d9      	str	r1, [r3, #12]
 80050ea:	608b      	str	r3, [r1, #8]
 80050ec:	18a3      	adds	r3, r4, r2
 80050ee:	e7a2      	b.n	8005036 <_malloc_r+0x5a>
 80050f0:	460c      	mov	r4, r1
 80050f2:	e7d0      	b.n	8005096 <_malloc_r+0xba>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	e9c7 2204 	strd	r2, r2, [r7, #16]
 80050fa:	db07      	blt.n	800510c <_malloc_r+0x130>
 80050fc:	44a4      	add	ip, r4
 80050fe:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005102:	f043 0301 	orr.w	r3, r3, #1
 8005106:	f8cc 3004 	str.w	r3, [ip, #4]
 800510a:	e798      	b.n	800503e <_malloc_r+0x62>
 800510c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f080 8099 	bcs.w	8005248 <_malloc_r+0x26c>
 8005116:	2201      	movs	r2, #1
 8005118:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800511c:	ea4f 0eac 	mov.w	lr, ip, asr #2
 8005120:	fa02 f20e 	lsl.w	r2, r2, lr
 8005124:	4310      	orrs	r0, r2
 8005126:	f10c 0c01 	add.w	ip, ip, #1
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8005130:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8005134:	3a08      	subs	r2, #8
 8005136:	e9c4 0202 	strd	r0, r2, [r4, #8]
 800513a:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 800513e:	60c4      	str	r4, [r0, #12]
 8005140:	2001      	movs	r0, #1
 8005142:	109a      	asrs	r2, r3, #2
 8005144:	fa00 f202 	lsl.w	r2, r0, r2
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	4290      	cmp	r0, r2
 800514c:	d326      	bcc.n	800519c <_malloc_r+0x1c0>
 800514e:	4210      	tst	r0, r2
 8005150:	d106      	bne.n	8005160 <_malloc_r+0x184>
 8005152:	f023 0303 	bic.w	r3, r3, #3
 8005156:	0052      	lsls	r2, r2, #1
 8005158:	4210      	tst	r0, r2
 800515a:	f103 0304 	add.w	r3, r3, #4
 800515e:	d0fa      	beq.n	8005156 <_malloc_r+0x17a>
 8005160:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8005164:	46e1      	mov	r9, ip
 8005166:	4698      	mov	r8, r3
 8005168:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800516c:	454c      	cmp	r4, r9
 800516e:	f040 80af 	bne.w	80052d0 <_malloc_r+0x2f4>
 8005172:	f108 0801 	add.w	r8, r8, #1
 8005176:	f018 0f03 	tst.w	r8, #3
 800517a:	f109 0908 	add.w	r9, r9, #8
 800517e:	d1f3      	bne.n	8005168 <_malloc_r+0x18c>
 8005180:	0798      	lsls	r0, r3, #30
 8005182:	f040 80e8 	bne.w	8005356 <_malloc_r+0x37a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	ea23 0302 	bic.w	r3, r3, r2
 800518c:	607b      	str	r3, [r7, #4]
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	0052      	lsls	r2, r2, #1
 8005192:	4290      	cmp	r0, r2
 8005194:	d302      	bcc.n	800519c <_malloc_r+0x1c0>
 8005196:	2a00      	cmp	r2, #0
 8005198:	f040 80eb 	bne.w	8005372 <_malloc_r+0x396>
 800519c:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80051a0:	f8da 4004 	ldr.w	r4, [sl, #4]
 80051a4:	f024 0203 	bic.w	r2, r4, #3
 80051a8:	42aa      	cmp	r2, r5
 80051aa:	d303      	bcc.n	80051b4 <_malloc_r+0x1d8>
 80051ac:	1b53      	subs	r3, r2, r5
 80051ae:	2b0f      	cmp	r3, #15
 80051b0:	f300 813f 	bgt.w	8005432 <_malloc_r+0x456>
 80051b4:	4b57      	ldr	r3, [pc, #348]	; (8005314 <_malloc_r+0x338>)
 80051b6:	2008      	movs	r0, #8
 80051b8:	681c      	ldr	r4, [r3, #0]
 80051ba:	9200      	str	r2, [sp, #0]
 80051bc:	f000 f9ae 	bl	800551c <sysconf>
 80051c0:	4b55      	ldr	r3, [pc, #340]	; (8005318 <_malloc_r+0x33c>)
 80051c2:	3410      	adds	r4, #16
 80051c4:	6819      	ldr	r1, [r3, #0]
 80051c6:	442c      	add	r4, r5
 80051c8:	3101      	adds	r1, #1
 80051ca:	bf1f      	itttt	ne
 80051cc:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 80051d0:	1824      	addne	r4, r4, r0
 80051d2:	4241      	negne	r1, r0
 80051d4:	400c      	andne	r4, r1
 80051d6:	9a00      	ldr	r2, [sp, #0]
 80051d8:	4680      	mov	r8, r0
 80051da:	4621      	mov	r1, r4
 80051dc:	4630      	mov	r0, r6
 80051de:	e9cd 2300 	strd	r2, r3, [sp]
 80051e2:	f000 f945 	bl	8005470 <_sbrk_r>
 80051e6:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80051ea:	4683      	mov	fp, r0
 80051ec:	f000 80fa 	beq.w	80053e4 <_malloc_r+0x408>
 80051f0:	9a00      	ldr	r2, [sp, #0]
 80051f2:	9b01      	ldr	r3, [sp, #4]
 80051f4:	eb0a 0102 	add.w	r1, sl, r2
 80051f8:	4281      	cmp	r1, r0
 80051fa:	d902      	bls.n	8005202 <_malloc_r+0x226>
 80051fc:	45ba      	cmp	sl, r7
 80051fe:	f040 80f1 	bne.w	80053e4 <_malloc_r+0x408>
 8005202:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8005324 <_malloc_r+0x348>
 8005206:	4559      	cmp	r1, fp
 8005208:	f8d9 0000 	ldr.w	r0, [r9]
 800520c:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8005210:	eb00 0e04 	add.w	lr, r0, r4
 8005214:	f8c9 e000 	str.w	lr, [r9]
 8005218:	f040 80ad 	bne.w	8005376 <_malloc_r+0x39a>
 800521c:	ea11 0f0c 	tst.w	r1, ip
 8005220:	f040 80a9 	bne.w	8005376 <_malloc_r+0x39a>
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	4414      	add	r4, r2
 8005228:	f044 0401 	orr.w	r4, r4, #1
 800522c:	605c      	str	r4, [r3, #4]
 800522e:	4a3b      	ldr	r2, [pc, #236]	; (800531c <_malloc_r+0x340>)
 8005230:	f8d9 3000 	ldr.w	r3, [r9]
 8005234:	6811      	ldr	r1, [r2, #0]
 8005236:	428b      	cmp	r3, r1
 8005238:	bf88      	it	hi
 800523a:	6013      	strhi	r3, [r2, #0]
 800523c:	4a38      	ldr	r2, [pc, #224]	; (8005320 <_malloc_r+0x344>)
 800523e:	6811      	ldr	r1, [r2, #0]
 8005240:	428b      	cmp	r3, r1
 8005242:	bf88      	it	hi
 8005244:	6013      	strhi	r3, [r2, #0]
 8005246:	e0cd      	b.n	80053e4 <_malloc_r+0x408>
 8005248:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800524c:	2a04      	cmp	r2, #4
 800524e:	d818      	bhi.n	8005282 <_malloc_r+0x2a6>
 8005250:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005254:	3238      	adds	r2, #56	; 0x38
 8005256:	f102 0e01 	add.w	lr, r2, #1
 800525a:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 800525e:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8005262:	45f0      	cmp	r8, lr
 8005264:	d12b      	bne.n	80052be <_malloc_r+0x2e2>
 8005266:	f04f 0c01 	mov.w	ip, #1
 800526a:	1092      	asrs	r2, r2, #2
 800526c:	fa0c f202 	lsl.w	r2, ip, r2
 8005270:	4310      	orrs	r0, r2
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005278:	f8c8 4008 	str.w	r4, [r8, #8]
 800527c:	f8ce 400c 	str.w	r4, [lr, #12]
 8005280:	e75e      	b.n	8005140 <_malloc_r+0x164>
 8005282:	2a14      	cmp	r2, #20
 8005284:	d801      	bhi.n	800528a <_malloc_r+0x2ae>
 8005286:	325b      	adds	r2, #91	; 0x5b
 8005288:	e7e5      	b.n	8005256 <_malloc_r+0x27a>
 800528a:	2a54      	cmp	r2, #84	; 0x54
 800528c:	d803      	bhi.n	8005296 <_malloc_r+0x2ba>
 800528e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005292:	326e      	adds	r2, #110	; 0x6e
 8005294:	e7df      	b.n	8005256 <_malloc_r+0x27a>
 8005296:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800529a:	d803      	bhi.n	80052a4 <_malloc_r+0x2c8>
 800529c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80052a0:	3277      	adds	r2, #119	; 0x77
 80052a2:	e7d8      	b.n	8005256 <_malloc_r+0x27a>
 80052a4:	f240 5e54 	movw	lr, #1364	; 0x554
 80052a8:	4572      	cmp	r2, lr
 80052aa:	bf9a      	itte	ls
 80052ac:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80052b0:	327c      	addls	r2, #124	; 0x7c
 80052b2:	227e      	movhi	r2, #126	; 0x7e
 80052b4:	e7cf      	b.n	8005256 <_malloc_r+0x27a>
 80052b6:	f8de e008 	ldr.w	lr, [lr, #8]
 80052ba:	45f0      	cmp	r8, lr
 80052bc:	d005      	beq.n	80052ca <_malloc_r+0x2ee>
 80052be:	f8de 2004 	ldr.w	r2, [lr, #4]
 80052c2:	f022 0203 	bic.w	r2, r2, #3
 80052c6:	4562      	cmp	r2, ip
 80052c8:	d8f5      	bhi.n	80052b6 <_malloc_r+0x2da>
 80052ca:	f8de 800c 	ldr.w	r8, [lr, #12]
 80052ce:	e7d1      	b.n	8005274 <_malloc_r+0x298>
 80052d0:	6860      	ldr	r0, [r4, #4]
 80052d2:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80052d6:	f020 0003 	bic.w	r0, r0, #3
 80052da:	eba0 0a05 	sub.w	sl, r0, r5
 80052de:	f1ba 0f0f 	cmp.w	sl, #15
 80052e2:	dd21      	ble.n	8005328 <_malloc_r+0x34c>
 80052e4:	68a2      	ldr	r2, [r4, #8]
 80052e6:	1963      	adds	r3, r4, r5
 80052e8:	f045 0501 	orr.w	r5, r5, #1
 80052ec:	6065      	str	r5, [r4, #4]
 80052ee:	f8c2 e00c 	str.w	lr, [r2, #12]
 80052f2:	f8ce 2008 	str.w	r2, [lr, #8]
 80052f6:	f04a 0201 	orr.w	r2, sl, #1
 80052fa:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80052fe:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8005302:	605a      	str	r2, [r3, #4]
 8005304:	f844 a000 	str.w	sl, [r4, r0]
 8005308:	e699      	b.n	800503e <_malloc_r+0x62>
 800530a:	bf00      	nop
 800530c:	20000440 	.word	0x20000440
 8005310:	20000448 	.word	0x20000448
 8005314:	20000af4 	.word	0x20000af4
 8005318:	20000848 	.word	0x20000848
 800531c:	20000aec 	.word	0x20000aec
 8005320:	20000af0 	.word	0x20000af0
 8005324:	20000ac4 	.word	0x20000ac4
 8005328:	f1ba 0f00 	cmp.w	sl, #0
 800532c:	db11      	blt.n	8005352 <_malloc_r+0x376>
 800532e:	4420      	add	r0, r4
 8005330:	6843      	ldr	r3, [r0, #4]
 8005332:	f043 0301 	orr.w	r3, r3, #1
 8005336:	6043      	str	r3, [r0, #4]
 8005338:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800533c:	4630      	mov	r0, r6
 800533e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8005342:	f8ce 3008 	str.w	r3, [lr, #8]
 8005346:	f000 f88d 	bl	8005464 <__malloc_unlock>
 800534a:	4620      	mov	r0, r4
 800534c:	b003      	add	sp, #12
 800534e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005352:	4674      	mov	r4, lr
 8005354:	e70a      	b.n	800516c <_malloc_r+0x190>
 8005356:	f1ac 0008 	sub.w	r0, ip, #8
 800535a:	f8dc c000 	ldr.w	ip, [ip]
 800535e:	3b01      	subs	r3, #1
 8005360:	4584      	cmp	ip, r0
 8005362:	f43f af0d 	beq.w	8005180 <_malloc_r+0x1a4>
 8005366:	e712      	b.n	800518e <_malloc_r+0x1b2>
 8005368:	3304      	adds	r3, #4
 800536a:	0052      	lsls	r2, r2, #1
 800536c:	4210      	tst	r0, r2
 800536e:	d0fb      	beq.n	8005368 <_malloc_r+0x38c>
 8005370:	e6f6      	b.n	8005160 <_malloc_r+0x184>
 8005372:	4643      	mov	r3, r8
 8005374:	e7fa      	b.n	800536c <_malloc_r+0x390>
 8005376:	6818      	ldr	r0, [r3, #0]
 8005378:	9200      	str	r2, [sp, #0]
 800537a:	3001      	adds	r0, #1
 800537c:	bf1b      	ittet	ne
 800537e:	ebab 0101 	subne.w	r1, fp, r1
 8005382:	4471      	addne	r1, lr
 8005384:	f8c3 b000 	streq.w	fp, [r3]
 8005388:	f8c9 1000 	strne.w	r1, [r9]
 800538c:	f01b 0307 	ands.w	r3, fp, #7
 8005390:	bf1c      	itt	ne
 8005392:	f1c3 0308 	rsbne	r3, r3, #8
 8005396:	449b      	addne	fp, r3
 8005398:	445c      	add	r4, fp
 800539a:	4498      	add	r8, r3
 800539c:	ea04 030c 	and.w	r3, r4, ip
 80053a0:	eba8 0803 	sub.w	r8, r8, r3
 80053a4:	4641      	mov	r1, r8
 80053a6:	4630      	mov	r0, r6
 80053a8:	f000 f862 	bl	8005470 <_sbrk_r>
 80053ac:	1c43      	adds	r3, r0, #1
 80053ae:	bf04      	itt	eq
 80053b0:	4658      	moveq	r0, fp
 80053b2:	f04f 0800 	moveq.w	r8, #0
 80053b6:	f8d9 3000 	ldr.w	r3, [r9]
 80053ba:	eba0 000b 	sub.w	r0, r0, fp
 80053be:	4440      	add	r0, r8
 80053c0:	4443      	add	r3, r8
 80053c2:	f040 0001 	orr.w	r0, r0, #1
 80053c6:	45ba      	cmp	sl, r7
 80053c8:	f8c7 b008 	str.w	fp, [r7, #8]
 80053cc:	9a00      	ldr	r2, [sp, #0]
 80053ce:	f8c9 3000 	str.w	r3, [r9]
 80053d2:	f8cb 0004 	str.w	r0, [fp, #4]
 80053d6:	f43f af2a 	beq.w	800522e <_malloc_r+0x252>
 80053da:	2a0f      	cmp	r2, #15
 80053dc:	d810      	bhi.n	8005400 <_malloc_r+0x424>
 80053de:	2301      	movs	r3, #1
 80053e0:	f8cb 3004 	str.w	r3, [fp, #4]
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	f022 0203 	bic.w	r2, r2, #3
 80053ec:	42aa      	cmp	r2, r5
 80053ee:	eba2 0305 	sub.w	r3, r2, r5
 80053f2:	d301      	bcc.n	80053f8 <_malloc_r+0x41c>
 80053f4:	2b0f      	cmp	r3, #15
 80053f6:	dc1c      	bgt.n	8005432 <_malloc_r+0x456>
 80053f8:	4630      	mov	r0, r6
 80053fa:	f000 f833 	bl	8005464 <__malloc_unlock>
 80053fe:	e5f9      	b.n	8004ff4 <_malloc_r+0x18>
 8005400:	f1a2 040c 	sub.w	r4, r2, #12
 8005404:	2205      	movs	r2, #5
 8005406:	f8da 3004 	ldr.w	r3, [sl, #4]
 800540a:	f024 0407 	bic.w	r4, r4, #7
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	4323      	orrs	r3, r4
 8005414:	f8ca 3004 	str.w	r3, [sl, #4]
 8005418:	2c0f      	cmp	r4, #15
 800541a:	eb0a 0304 	add.w	r3, sl, r4
 800541e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005422:	f67f af04 	bls.w	800522e <_malloc_r+0x252>
 8005426:	f10a 0108 	add.w	r1, sl, #8
 800542a:	4630      	mov	r0, r6
 800542c:	f000 f8fc 	bl	8005628 <_free_r>
 8005430:	e6fd      	b.n	800522e <_malloc_r+0x252>
 8005432:	68bc      	ldr	r4, [r7, #8]
 8005434:	f045 0201 	orr.w	r2, r5, #1
 8005438:	f043 0301 	orr.w	r3, r3, #1
 800543c:	4425      	add	r5, r4
 800543e:	6062      	str	r2, [r4, #4]
 8005440:	60bd      	str	r5, [r7, #8]
 8005442:	606b      	str	r3, [r5, #4]
 8005444:	e5fb      	b.n	800503e <_malloc_r+0x62>
 8005446:	bf00      	nop

08005448 <memset>:
 8005448:	4603      	mov	r3, r0
 800544a:	4402      	add	r2, r0
 800544c:	4293      	cmp	r3, r2
 800544e:	d100      	bne.n	8005452 <memset+0xa>
 8005450:	4770      	bx	lr
 8005452:	f803 1b01 	strb.w	r1, [r3], #1
 8005456:	e7f9      	b.n	800544c <memset+0x4>

08005458 <__malloc_lock>:
 8005458:	4801      	ldr	r0, [pc, #4]	; (8005460 <__malloc_lock+0x8>)
 800545a:	f000 b9a1 	b.w	80057a0 <__retarget_lock_acquire_recursive>
 800545e:	bf00      	nop
 8005460:	20000b04 	.word	0x20000b04

08005464 <__malloc_unlock>:
 8005464:	4801      	ldr	r0, [pc, #4]	; (800546c <__malloc_unlock+0x8>)
 8005466:	f000 b99c 	b.w	80057a2 <__retarget_lock_release_recursive>
 800546a:	bf00      	nop
 800546c:	20000b04 	.word	0x20000b04

08005470 <_sbrk_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	2300      	movs	r3, #0
 8005474:	4c05      	ldr	r4, [pc, #20]	; (800548c <_sbrk_r+0x1c>)
 8005476:	4605      	mov	r5, r0
 8005478:	4608      	mov	r0, r1
 800547a:	6023      	str	r3, [r4, #0]
 800547c:	f000 f9f8 	bl	8005870 <_sbrk>
 8005480:	1c43      	adds	r3, r0, #1
 8005482:	d102      	bne.n	800548a <_sbrk_r+0x1a>
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	b103      	cbz	r3, 800548a <_sbrk_r+0x1a>
 8005488:	602b      	str	r3, [r5, #0]
 800548a:	bd38      	pop	{r3, r4, r5, pc}
 800548c:	20000b0c 	.word	0x20000b0c

08005490 <_raise_r>:
 8005490:	291f      	cmp	r1, #31
 8005492:	b538      	push	{r3, r4, r5, lr}
 8005494:	4604      	mov	r4, r0
 8005496:	460d      	mov	r5, r1
 8005498:	d904      	bls.n	80054a4 <_raise_r+0x14>
 800549a:	2316      	movs	r3, #22
 800549c:	6003      	str	r3, [r0, #0]
 800549e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054a2:	bd38      	pop	{r3, r4, r5, pc}
 80054a4:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 80054a8:	b112      	cbz	r2, 80054b0 <_raise_r+0x20>
 80054aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80054ae:	b94b      	cbnz	r3, 80054c4 <_raise_r+0x34>
 80054b0:	4620      	mov	r0, r4
 80054b2:	f000 f831 	bl	8005518 <_getpid_r>
 80054b6:	462a      	mov	r2, r5
 80054b8:	4601      	mov	r1, r0
 80054ba:	4620      	mov	r0, r4
 80054bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054c0:	f000 b818 	b.w	80054f4 <_kill_r>
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d00a      	beq.n	80054de <_raise_r+0x4e>
 80054c8:	1c59      	adds	r1, r3, #1
 80054ca:	d103      	bne.n	80054d4 <_raise_r+0x44>
 80054cc:	2316      	movs	r3, #22
 80054ce:	6003      	str	r3, [r0, #0]
 80054d0:	2001      	movs	r0, #1
 80054d2:	e7e6      	b.n	80054a2 <_raise_r+0x12>
 80054d4:	2400      	movs	r4, #0
 80054d6:	4628      	mov	r0, r5
 80054d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80054dc:	4798      	blx	r3
 80054de:	2000      	movs	r0, #0
 80054e0:	e7df      	b.n	80054a2 <_raise_r+0x12>
	...

080054e4 <raise>:
 80054e4:	4b02      	ldr	r3, [pc, #8]	; (80054f0 <raise+0xc>)
 80054e6:	4601      	mov	r1, r0
 80054e8:	6818      	ldr	r0, [r3, #0]
 80054ea:	f7ff bfd1 	b.w	8005490 <_raise_r>
 80054ee:	bf00      	nop
 80054f0:	20000010 	.word	0x20000010

080054f4 <_kill_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	2300      	movs	r3, #0
 80054f8:	4c06      	ldr	r4, [pc, #24]	; (8005514 <_kill_r+0x20>)
 80054fa:	4605      	mov	r5, r0
 80054fc:	4608      	mov	r0, r1
 80054fe:	4611      	mov	r1, r2
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	f000 f9ad 	bl	8005860 <_kill>
 8005506:	1c43      	adds	r3, r0, #1
 8005508:	d102      	bne.n	8005510 <_kill_r+0x1c>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	b103      	cbz	r3, 8005510 <_kill_r+0x1c>
 800550e:	602b      	str	r3, [r5, #0]
 8005510:	bd38      	pop	{r3, r4, r5, pc}
 8005512:	bf00      	nop
 8005514:	20000b0c 	.word	0x20000b0c

08005518 <_getpid_r>:
 8005518:	f000 b99a 	b.w	8005850 <_getpid>

0800551c <sysconf>:
 800551c:	2808      	cmp	r0, #8
 800551e:	b508      	push	{r3, lr}
 8005520:	d006      	beq.n	8005530 <sysconf+0x14>
 8005522:	f7ff fd29 	bl	8004f78 <__errno>
 8005526:	2316      	movs	r3, #22
 8005528:	6003      	str	r3, [r0, #0]
 800552a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800552e:	bd08      	pop	{r3, pc}
 8005530:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005534:	e7fb      	b.n	800552e <sysconf+0x12>
	...

08005538 <register_fini>:
 8005538:	4b02      	ldr	r3, [pc, #8]	; (8005544 <register_fini+0xc>)
 800553a:	b113      	cbz	r3, 8005542 <register_fini+0xa>
 800553c:	4802      	ldr	r0, [pc, #8]	; (8005548 <register_fini+0x10>)
 800553e:	f000 b805 	b.w	800554c <atexit>
 8005542:	4770      	bx	lr
 8005544:	00000000 	.word	0x00000000
 8005548:	08005559 	.word	0x08005559

0800554c <atexit>:
 800554c:	2300      	movs	r3, #0
 800554e:	4601      	mov	r1, r0
 8005550:	461a      	mov	r2, r3
 8005552:	4618      	mov	r0, r3
 8005554:	f000 b926 	b.w	80057a4 <__register_exitproc>

08005558 <__libc_fini_array>:
 8005558:	b538      	push	{r3, r4, r5, lr}
 800555a:	4d07      	ldr	r5, [pc, #28]	; (8005578 <__libc_fini_array+0x20>)
 800555c:	4c07      	ldr	r4, [pc, #28]	; (800557c <__libc_fini_array+0x24>)
 800555e:	1b64      	subs	r4, r4, r5
 8005560:	10a4      	asrs	r4, r4, #2
 8005562:	b91c      	cbnz	r4, 800556c <__libc_fini_array+0x14>
 8005564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005568:	f000 b998 	b.w	800589c <_fini>
 800556c:	3c01      	subs	r4, #1
 800556e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8005572:	4798      	blx	r3
 8005574:	e7f5      	b.n	8005562 <__libc_fini_array+0xa>
 8005576:	bf00      	nop
 8005578:	08005cdc 	.word	0x08005cdc
 800557c:	08005ce0 	.word	0x08005ce0

08005580 <_malloc_trim_r>:
 8005580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005584:	4605      	mov	r5, r0
 8005586:	2008      	movs	r0, #8
 8005588:	460c      	mov	r4, r1
 800558a:	f7ff ffc7 	bl	800551c <sysconf>
 800558e:	4680      	mov	r8, r0
 8005590:	4f22      	ldr	r7, [pc, #136]	; (800561c <_malloc_trim_r+0x9c>)
 8005592:	4628      	mov	r0, r5
 8005594:	f7ff ff60 	bl	8005458 <__malloc_lock>
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	685e      	ldr	r6, [r3, #4]
 800559c:	f026 0603 	bic.w	r6, r6, #3
 80055a0:	1b34      	subs	r4, r6, r4
 80055a2:	3c11      	subs	r4, #17
 80055a4:	4444      	add	r4, r8
 80055a6:	fbb4 f4f8 	udiv	r4, r4, r8
 80055aa:	3c01      	subs	r4, #1
 80055ac:	fb08 f404 	mul.w	r4, r8, r4
 80055b0:	45a0      	cmp	r8, r4
 80055b2:	dd05      	ble.n	80055c0 <_malloc_trim_r+0x40>
 80055b4:	4628      	mov	r0, r5
 80055b6:	f7ff ff55 	bl	8005464 <__malloc_unlock>
 80055ba:	2000      	movs	r0, #0
 80055bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055c0:	2100      	movs	r1, #0
 80055c2:	4628      	mov	r0, r5
 80055c4:	f7ff ff54 	bl	8005470 <_sbrk_r>
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	4433      	add	r3, r6
 80055cc:	4298      	cmp	r0, r3
 80055ce:	d1f1      	bne.n	80055b4 <_malloc_trim_r+0x34>
 80055d0:	4261      	negs	r1, r4
 80055d2:	4628      	mov	r0, r5
 80055d4:	f7ff ff4c 	bl	8005470 <_sbrk_r>
 80055d8:	3001      	adds	r0, #1
 80055da:	d110      	bne.n	80055fe <_malloc_trim_r+0x7e>
 80055dc:	2100      	movs	r1, #0
 80055de:	4628      	mov	r0, r5
 80055e0:	f7ff ff46 	bl	8005470 <_sbrk_r>
 80055e4:	68ba      	ldr	r2, [r7, #8]
 80055e6:	1a83      	subs	r3, r0, r2
 80055e8:	2b0f      	cmp	r3, #15
 80055ea:	dde3      	ble.n	80055b4 <_malloc_trim_r+0x34>
 80055ec:	490c      	ldr	r1, [pc, #48]	; (8005620 <_malloc_trim_r+0xa0>)
 80055ee:	f043 0301 	orr.w	r3, r3, #1
 80055f2:	6809      	ldr	r1, [r1, #0]
 80055f4:	6053      	str	r3, [r2, #4]
 80055f6:	1a40      	subs	r0, r0, r1
 80055f8:	490a      	ldr	r1, [pc, #40]	; (8005624 <_malloc_trim_r+0xa4>)
 80055fa:	6008      	str	r0, [r1, #0]
 80055fc:	e7da      	b.n	80055b4 <_malloc_trim_r+0x34>
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	4a08      	ldr	r2, [pc, #32]	; (8005624 <_malloc_trim_r+0xa4>)
 8005602:	1b36      	subs	r6, r6, r4
 8005604:	f046 0601 	orr.w	r6, r6, #1
 8005608:	605e      	str	r6, [r3, #4]
 800560a:	6813      	ldr	r3, [r2, #0]
 800560c:	4628      	mov	r0, r5
 800560e:	1b1c      	subs	r4, r3, r4
 8005610:	6014      	str	r4, [r2, #0]
 8005612:	f7ff ff27 	bl	8005464 <__malloc_unlock>
 8005616:	2001      	movs	r0, #1
 8005618:	e7d0      	b.n	80055bc <_malloc_trim_r+0x3c>
 800561a:	bf00      	nop
 800561c:	20000440 	.word	0x20000440
 8005620:	20000848 	.word	0x20000848
 8005624:	20000ac4 	.word	0x20000ac4

08005628 <_free_r>:
 8005628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800562c:	4604      	mov	r4, r0
 800562e:	4688      	mov	r8, r1
 8005630:	2900      	cmp	r1, #0
 8005632:	f000 80ab 	beq.w	800578c <_free_r+0x164>
 8005636:	f7ff ff0f 	bl	8005458 <__malloc_lock>
 800563a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800563e:	4d54      	ldr	r5, [pc, #336]	; (8005790 <_free_r+0x168>)
 8005640:	f022 0001 	bic.w	r0, r2, #1
 8005644:	f1a8 0308 	sub.w	r3, r8, #8
 8005648:	181f      	adds	r7, r3, r0
 800564a:	68a9      	ldr	r1, [r5, #8]
 800564c:	687e      	ldr	r6, [r7, #4]
 800564e:	42b9      	cmp	r1, r7
 8005650:	f026 0603 	bic.w	r6, r6, #3
 8005654:	f002 0201 	and.w	r2, r2, #1
 8005658:	d11b      	bne.n	8005692 <_free_r+0x6a>
 800565a:	4430      	add	r0, r6
 800565c:	b93a      	cbnz	r2, 800566e <_free_r+0x46>
 800565e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005662:	1a9b      	subs	r3, r3, r2
 8005664:	4410      	add	r0, r2
 8005666:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800566a:	60ca      	str	r2, [r1, #12]
 800566c:	6091      	str	r1, [r2, #8]
 800566e:	f040 0201 	orr.w	r2, r0, #1
 8005672:	605a      	str	r2, [r3, #4]
 8005674:	60ab      	str	r3, [r5, #8]
 8005676:	4b47      	ldr	r3, [pc, #284]	; (8005794 <_free_r+0x16c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4283      	cmp	r3, r0
 800567c:	d804      	bhi.n	8005688 <_free_r+0x60>
 800567e:	4b46      	ldr	r3, [pc, #280]	; (8005798 <_free_r+0x170>)
 8005680:	4620      	mov	r0, r4
 8005682:	6819      	ldr	r1, [r3, #0]
 8005684:	f7ff ff7c 	bl	8005580 <_malloc_trim_r>
 8005688:	4620      	mov	r0, r4
 800568a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800568e:	f7ff bee9 	b.w	8005464 <__malloc_unlock>
 8005692:	607e      	str	r6, [r7, #4]
 8005694:	2a00      	cmp	r2, #0
 8005696:	d139      	bne.n	800570c <_free_r+0xe4>
 8005698:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800569c:	f105 0c08 	add.w	ip, r5, #8
 80056a0:	1a5b      	subs	r3, r3, r1
 80056a2:	4408      	add	r0, r1
 80056a4:	6899      	ldr	r1, [r3, #8]
 80056a6:	4561      	cmp	r1, ip
 80056a8:	d032      	beq.n	8005710 <_free_r+0xe8>
 80056aa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80056ae:	f8c1 c00c 	str.w	ip, [r1, #12]
 80056b2:	f8cc 1008 	str.w	r1, [ip, #8]
 80056b6:	19b9      	adds	r1, r7, r6
 80056b8:	6849      	ldr	r1, [r1, #4]
 80056ba:	07c9      	lsls	r1, r1, #31
 80056bc:	d40a      	bmi.n	80056d4 <_free_r+0xac>
 80056be:	4430      	add	r0, r6
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	bb3a      	cbnz	r2, 8005714 <_free_r+0xec>
 80056c4:	4e35      	ldr	r6, [pc, #212]	; (800579c <_free_r+0x174>)
 80056c6:	42b1      	cmp	r1, r6
 80056c8:	d124      	bne.n	8005714 <_free_r+0xec>
 80056ca:	2201      	movs	r2, #1
 80056cc:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80056d0:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80056d4:	f040 0101 	orr.w	r1, r0, #1
 80056d8:	6059      	str	r1, [r3, #4]
 80056da:	5018      	str	r0, [r3, r0]
 80056dc:	2a00      	cmp	r2, #0
 80056de:	d1d3      	bne.n	8005688 <_free_r+0x60>
 80056e0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80056e4:	d21a      	bcs.n	800571c <_free_r+0xf4>
 80056e6:	2201      	movs	r2, #1
 80056e8:	08c0      	lsrs	r0, r0, #3
 80056ea:	1081      	asrs	r1, r0, #2
 80056ec:	408a      	lsls	r2, r1
 80056ee:	6869      	ldr	r1, [r5, #4]
 80056f0:	3001      	adds	r0, #1
 80056f2:	430a      	orrs	r2, r1
 80056f4:	606a      	str	r2, [r5, #4]
 80056f6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80056fa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80056fe:	3a08      	subs	r2, #8
 8005700:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8005704:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005708:	60cb      	str	r3, [r1, #12]
 800570a:	e7bd      	b.n	8005688 <_free_r+0x60>
 800570c:	2200      	movs	r2, #0
 800570e:	e7d2      	b.n	80056b6 <_free_r+0x8e>
 8005710:	2201      	movs	r2, #1
 8005712:	e7d0      	b.n	80056b6 <_free_r+0x8e>
 8005714:	68fe      	ldr	r6, [r7, #12]
 8005716:	60ce      	str	r6, [r1, #12]
 8005718:	60b1      	str	r1, [r6, #8]
 800571a:	e7db      	b.n	80056d4 <_free_r+0xac>
 800571c:	0a42      	lsrs	r2, r0, #9
 800571e:	2a04      	cmp	r2, #4
 8005720:	d813      	bhi.n	800574a <_free_r+0x122>
 8005722:	0982      	lsrs	r2, r0, #6
 8005724:	3238      	adds	r2, #56	; 0x38
 8005726:	1c51      	adds	r1, r2, #1
 8005728:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800572c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005730:	428e      	cmp	r6, r1
 8005732:	d124      	bne.n	800577e <_free_r+0x156>
 8005734:	2001      	movs	r0, #1
 8005736:	1092      	asrs	r2, r2, #2
 8005738:	fa00 f202 	lsl.w	r2, r0, r2
 800573c:	6868      	ldr	r0, [r5, #4]
 800573e:	4302      	orrs	r2, r0
 8005740:	606a      	str	r2, [r5, #4]
 8005742:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8005746:	60b3      	str	r3, [r6, #8]
 8005748:	e7de      	b.n	8005708 <_free_r+0xe0>
 800574a:	2a14      	cmp	r2, #20
 800574c:	d801      	bhi.n	8005752 <_free_r+0x12a>
 800574e:	325b      	adds	r2, #91	; 0x5b
 8005750:	e7e9      	b.n	8005726 <_free_r+0xfe>
 8005752:	2a54      	cmp	r2, #84	; 0x54
 8005754:	d802      	bhi.n	800575c <_free_r+0x134>
 8005756:	0b02      	lsrs	r2, r0, #12
 8005758:	326e      	adds	r2, #110	; 0x6e
 800575a:	e7e4      	b.n	8005726 <_free_r+0xfe>
 800575c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005760:	d802      	bhi.n	8005768 <_free_r+0x140>
 8005762:	0bc2      	lsrs	r2, r0, #15
 8005764:	3277      	adds	r2, #119	; 0x77
 8005766:	e7de      	b.n	8005726 <_free_r+0xfe>
 8005768:	f240 5154 	movw	r1, #1364	; 0x554
 800576c:	428a      	cmp	r2, r1
 800576e:	bf9a      	itte	ls
 8005770:	0c82      	lsrls	r2, r0, #18
 8005772:	327c      	addls	r2, #124	; 0x7c
 8005774:	227e      	movhi	r2, #126	; 0x7e
 8005776:	e7d6      	b.n	8005726 <_free_r+0xfe>
 8005778:	6889      	ldr	r1, [r1, #8]
 800577a:	428e      	cmp	r6, r1
 800577c:	d004      	beq.n	8005788 <_free_r+0x160>
 800577e:	684a      	ldr	r2, [r1, #4]
 8005780:	f022 0203 	bic.w	r2, r2, #3
 8005784:	4282      	cmp	r2, r0
 8005786:	d8f7      	bhi.n	8005778 <_free_r+0x150>
 8005788:	68ce      	ldr	r6, [r1, #12]
 800578a:	e7da      	b.n	8005742 <_free_r+0x11a>
 800578c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005790:	20000440 	.word	0x20000440
 8005794:	2000084c 	.word	0x2000084c
 8005798:	20000af4 	.word	0x20000af4
 800579c:	20000448 	.word	0x20000448

080057a0 <__retarget_lock_acquire_recursive>:
 80057a0:	4770      	bx	lr

080057a2 <__retarget_lock_release_recursive>:
 80057a2:	4770      	bx	lr

080057a4 <__register_exitproc>:
 80057a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057a8:	4c26      	ldr	r4, [pc, #152]	; (8005844 <__register_exitproc+0xa0>)
 80057aa:	4606      	mov	r6, r0
 80057ac:	6820      	ldr	r0, [r4, #0]
 80057ae:	4698      	mov	r8, r3
 80057b0:	460f      	mov	r7, r1
 80057b2:	4691      	mov	r9, r2
 80057b4:	f7ff fff4 	bl	80057a0 <__retarget_lock_acquire_recursive>
 80057b8:	4b23      	ldr	r3, [pc, #140]	; (8005848 <__register_exitproc+0xa4>)
 80057ba:	681d      	ldr	r5, [r3, #0]
 80057bc:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 80057c0:	b918      	cbnz	r0, 80057ca <__register_exitproc+0x26>
 80057c2:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 80057c6:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80057ca:	6843      	ldr	r3, [r0, #4]
 80057cc:	2b1f      	cmp	r3, #31
 80057ce:	dd19      	ble.n	8005804 <__register_exitproc+0x60>
 80057d0:	4b1e      	ldr	r3, [pc, #120]	; (800584c <__register_exitproc+0xa8>)
 80057d2:	b933      	cbnz	r3, 80057e2 <__register_exitproc+0x3e>
 80057d4:	6820      	ldr	r0, [r4, #0]
 80057d6:	f7ff ffe4 	bl	80057a2 <__retarget_lock_release_recursive>
 80057da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057e2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80057e6:	f7ff fbf1 	bl	8004fcc <malloc>
 80057ea:	2800      	cmp	r0, #0
 80057ec:	d0f2      	beq.n	80057d4 <__register_exitproc+0x30>
 80057ee:	2200      	movs	r2, #0
 80057f0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 80057f4:	6042      	str	r2, [r0, #4]
 80057f6:	6003      	str	r3, [r0, #0]
 80057f8:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80057fc:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8005800:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8005804:	6843      	ldr	r3, [r0, #4]
 8005806:	b19e      	cbz	r6, 8005830 <__register_exitproc+0x8c>
 8005808:	2201      	movs	r2, #1
 800580a:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 800580e:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8005812:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8005816:	409a      	lsls	r2, r3
 8005818:	4311      	orrs	r1, r2
 800581a:	2e02      	cmp	r6, #2
 800581c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8005820:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8005824:	bf02      	ittt	eq
 8005826:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800582a:	430a      	orreq	r2, r1
 800582c:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	3302      	adds	r3, #2
 8005834:	6042      	str	r2, [r0, #4]
 8005836:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 800583a:	6820      	ldr	r0, [r4, #0]
 800583c:	f7ff ffb1 	bl	80057a2 <__retarget_lock_release_recursive>
 8005840:	2000      	movs	r0, #0
 8005842:	e7cc      	b.n	80057de <__register_exitproc+0x3a>
 8005844:	20000850 	.word	0x20000850
 8005848:	08005cc8 	.word	0x08005cc8
 800584c:	08004fcd 	.word	0x08004fcd

08005850 <_getpid>:
 8005850:	2258      	movs	r2, #88	; 0x58
 8005852:	4b02      	ldr	r3, [pc, #8]	; (800585c <_getpid+0xc>)
 8005854:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005858:	601a      	str	r2, [r3, #0]
 800585a:	4770      	bx	lr
 800585c:	20000b0c 	.word	0x20000b0c

08005860 <_kill>:
 8005860:	2258      	movs	r2, #88	; 0x58
 8005862:	4b02      	ldr	r3, [pc, #8]	; (800586c <_kill+0xc>)
 8005864:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005868:	601a      	str	r2, [r3, #0]
 800586a:	4770      	bx	lr
 800586c:	20000b0c 	.word	0x20000b0c

08005870 <_sbrk>:
 8005870:	4b04      	ldr	r3, [pc, #16]	; (8005884 <_sbrk+0x14>)
 8005872:	4602      	mov	r2, r0
 8005874:	6819      	ldr	r1, [r3, #0]
 8005876:	b909      	cbnz	r1, 800587c <_sbrk+0xc>
 8005878:	4903      	ldr	r1, [pc, #12]	; (8005888 <_sbrk+0x18>)
 800587a:	6019      	str	r1, [r3, #0]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	4402      	add	r2, r0
 8005880:	601a      	str	r2, [r3, #0]
 8005882:	4770      	bx	lr
 8005884:	20000af8 	.word	0x20000af8
 8005888:	20000b10 	.word	0x20000b10

0800588c <_exit>:
 800588c:	e7fe      	b.n	800588c <_exit>
	...

08005890 <_init>:
 8005890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005892:	bf00      	nop
 8005894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005896:	bc08      	pop	{r3}
 8005898:	469e      	mov	lr, r3
 800589a:	4770      	bx	lr

0800589c <_fini>:
 800589c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589e:	bf00      	nop
 80058a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058a2:	bc08      	pop	{r3}
 80058a4:	469e      	mov	lr, r3
 80058a6:	4770      	bx	lr
