```verilog
module top_module (
    input clk,
    input reset,
    output reg [3:0] q
);

    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0001; // Reset to 1
        end else begin
            if (q < 4'b1010) // Count from 1 to 10 (1 to 10 in binary)
                q <= q + 1;
            else
                q <= 4'b0001; // Reset to 1 after reaching 10
        end
    end

endmodule
```