# Learning_RISC-V ğŸ–¥ï¸ğŸ“š

**Implementing RISC-V from the textbooks:**

[![P&H COD](https://img.shields.io/badge/P&H-Ch4%205-blue)](https://www.elsevier.com/books/computer-organization-and-design-risc-v-edition/patterson/978-0-12-820331-5)
[![Harris%20DDCA](https://img.shields.io/badge/Harris-Ch6%207-green)](https://www.elsevier.com/books/digital-design-and-computer-architecture-risc-v-edition/harris/978-0-12-820064-3)

Hands-on Verilog implementations of **every exercise** from:
1. *Computer Organization and Design RISC-V Edition* (Patterson & Hennessy) - **Ch4-5**
2. *Digital Design and Computer Architecture RISC-V Edition* (Harris & Harris) - **Ch6-7**

## ğŸ“– Chapter-by-Chapter Progress

| Book | Chapter | Topic | Status | Verilog |
|------|---------|-------|--------|---------|
| DDCA | 1-3 | Digital Basics | âœ… Complete | [gates, FSMs](ch01-digital-basics/) |
| DDCA | 6 | Single-Cycle | â³ | [single-cycle](ch04-single-cycle/) |
| P&H | 4 | Single-Cycle RV32I | â³ | [single-cycle](ch04-single-cycle/) |
| DDCA | 7 | Pipelined | â³ | [pipeline](ch05-pipelined/) |
| P&H | 4-5 | 5-Stage Pipeline | â³ | [pipeline](ch05-pipelined/) |

## ğŸš€ Quick Start

1. Setup toolchain

./tools/setup.sh
2. Simulate book examples

cd ch01-digital-basics
make sim # Chapter 1-3 exercises

cd ../ch04-single-cycle
make sim # Single-cycle RV32I
spike pk test.elf # ISA reference

## ğŸ“ Chapter Structure

**Each chapter folder contains:**
ch04-single-cycle/
â”œâ”€â”€ rtl/ # Book exercise Verilog
â”œâ”€â”€ tb/ # Testbenches
â”œâ”€â”€ sw/ # riscv-tests
â”œâ”€â”€ sim.vcd # Waveforms
â”œâ”€â”€ report.md # Exercise solutions
â””â”€â”€ Makefile

## ğŸ› ï¸ Tools (All Open Source)

| Tool | Book Reference | Command |
|------|----------------|---------|
| `riscv64-unknown-elf-gcc` | Appendix C | Compile C â†’ ELF |
| `Spike` | P&H Ch4 | `spike pk program.elf` |
| `Verilator` | DDCA Ch4 | `verilate --binary` |
| `GTKWave` | DDCA Ch3 | `gtkwave dump.vcd` |
| `Yosys` | DDCA Ch5 | Synthesis checks |

## ğŸ“š Exercise Tracking

### DDCA Chapter 6 (Single-Cycle)
- [ ] 6.1: ALU implementation
- [ ] 6.2: Register file
- [ ] 6.3: Instruction decode
- [ ] 6.20: Complete datapath

### P&H Chapter 4 (Single-Cycle)
- [ ] 4.1: Instruction memory
- [ ] 4.8: Control unit
- [ ] 4.23: Single-cycle processor

## Example: Chapter 1 ALU (DDCA)

**Exercise 1.XX**: 32-bit ALU in Verilog

## ğŸ“ˆ Progress

| Milestone | Status | PR # |
|-----------|--------|------|
| Instruction Memory | â³ |
| Register File | â³ | |
| ALU | â³ | |
| Single-Cycle CPU | â³ | |
| Pipeline Hazards | â³ | |
| UVM Testbench | â³ | |

## ğŸ“– References

1. **Computer Organization and Design RISC-V Edition** - Patterson & Hennessy
2. **Digital Design and Computer Architecture RISC-V Edition** - Harris & Harris
3. [RISC-V International Learn Repo](https://github.com/riscv/learn)
4. [RV32-Tiny Base](rtl/rv32-tiny/) - Our educational core
