package example

object CLPorts {
  val elements = Seq(
    ("clk_main_a0"            , "I", "B", 1),
    ("clk_extra_a1"           , "I", "B", 1),
    ("clk_extra_a2"           , "I", "B", 1),
    ("clk_extra_a3"           , "I", "B", 1),
    ("clk_extra_b0"           , "I", "B", 1),
    ("clk_extra_b1"           , "I", "B", 1),
    ("clk_extra_c0"           , "I", "B", 1),
    ("clk_extra_c1"           , "I", "B", 1),
    ("kernel_rst_n"           , "I", "B", 1),
    ("rst_main_n"             , "I", "B", 1),
    ("sh_cl_flr_assert"       , "I", "B", 1),
    ("cl_sh_flr_done"         , "O", "B", 1),
    ("cl_sh_status0"          , "O", "U", 32),
    ("cl_sh_status1"          , "O", "U", 32),
    ("cl_sh_id0"              , "O", "U", 32),
    ("cl_sh_id1"              , "O", "U", 32),
    ("sh_cl_ctl0"             , "I", "U", 32),
    ("sh_cl_ctl1"             , "I", "U", 32),
    ("sh_cl_status_vdip"      , "I", "U", 16),
    ("cl_sh_status_vled"      , "O", "U", 16),
    ("sh_cl_pwr_state"        , "I", "U", 2),
    ("cl_sh_dma_wr_full"      , "O", "B", 1),
    ("cl_sh_dma_rd_full"      , "O", "B", 1),
    ("cl_sh_pcim_awid"        , "O", "U", 16),
    ("cl_sh_pcim_awaddr"      , "O", "U", 64),
    ("cl_sh_pcim_awlen"       , "O", "U", 8),
    ("cl_sh_pcim_awsize"      , "O", "U", 3),
    ("cl_sh_pcim_awuser"      , "O", "U", 19),
    ("cl_sh_pcim_awvalid"     , "O", "B", 1),
    ("sh_cl_pcim_awready"     , "I", "B", 1),
    ("cl_sh_pcim_wdata"       , "O", "U", 512),
    ("cl_sh_pcim_wstrb"       , "O", "U", 64),
    ("cl_sh_pcim_wlast"       , "O", "B", 1),
    ("cl_sh_pcim_wvalid"      , "O", "B", 1),
    ("sh_cl_pcim_wready"      , "I", "B", 1),
    ("sh_cl_pcim_bid"         , "I", "U", 16),
    ("sh_cl_pcim_bresp"       , "I", "U", 2),
    ("sh_cl_pcim_bvalid"      , "I", "B", 1),
    ("cl_sh_pcim_bready"      , "O", "B", 1),
    ("cl_sh_pcim_arid"        , "O", "U", 16),
    ("cl_sh_pcim_araddr"      , "O", "U", 64),
    ("cl_sh_pcim_arlen"       , "O", "U", 8),
    ("cl_sh_pcim_arsize"      , "O", "U", 3),
    ("cl_sh_pcim_aruser"      , "O", "U", 19),
    ("cl_sh_pcim_arvalid"     , "O", "B", 1),
    ("sh_cl_pcim_arready"     , "I", "B", 1),
    ("sh_cl_pcim_rid"         , "I", "U", 16),
    ("sh_cl_pcim_rdata"       , "I", "U", 512),
    ("sh_cl_pcim_rresp"       , "I", "U", 2),
    ("sh_cl_pcim_rlast"       , "I", "B", 1),
    ("sh_cl_pcim_rvalid"      , "I", "B", 1),
    ("cl_sh_pcim_rready"      , "O", "B", 1),
    ("cfg_max_payload"        , "I", "U", 2),
    ("cfg_max_read_req"       , "I", "U", 3),
    ("CLK_300M_DIMM0_DP"      , "I", "B", 1),
    ("CLK_300M_DIMM0_DN"      , "I", "B", 1),
    ("M_A_ACT_N"              , "O", "B", 1),
    ("M_A_MA"                 , "O", "U", 17),
    ("M_A_BA"                 , "O", "U", 2),
    ("M_A_BG"                 , "O", "U", 2),
    ("M_A_CKE"                , "O", "B", 1),
    ("M_A_ODT"                , "O", "B", 1),
    ("M_A_CS_N"               , "O", "B", 1),
    ("M_A_CLK_DN"             , "O", "B", 1),
    ("M_A_CLK_DP"             , "O", "B", 1),
    ("M_A_PAR"                , "O", "B", 1),
    ("M_A_DQ"                 , "U", "A", 64),
    ("M_A_ECC"                , "U", "A", 8),
    ("M_A_DQS_DP"             , "U", "A", 18),
    ("M_A_DQS_DN"             , "U", "A", 18),
    ("cl_RST_DIMM_A_N"        , "O", "B", 1),
    ("CLK_300M_DIMM1_DP"      , "I", "B", 1),
    ("CLK_300M_DIMM1_DN"      , "I", "B", 1),
    ("M_B_ACT_N"              , "O", "B", 1),
    ("M_B_MA"                 , "O", "U", 17),
    ("M_B_BA"                 , "O", "U", 2),
    ("M_B_BG"                 , "O", "U", 2),
    ("M_B_CKE"                , "O", "B", 1),
    ("M_B_ODT"                , "O", "B", 1),
    ("M_B_CS_N"               , "O", "B", 1),
    ("M_B_CLK_DN"             , "O", "B", 1),
    ("M_B_CLK_DP"             , "O", "B", 1),
    ("M_B_PAR"                , "O", "B", 1),
    ("M_B_DQ"                 , "U", "A", 64),
    ("M_B_ECC"                , "U", "A", 8),
    ("M_B_DQS_DP"             , "U", "A", 18),
    ("M_B_DQS_DN"             , "U", "A", 18),
    ("cl_RST_DIMM_B_N"        , "O", "B", 1),
    ("CLK_300M_DIMM3_DP"      , "I", "B", 1),
    ("CLK_300M_DIMM3_DN"      , "I", "B", 1),
    ("M_D_ACT_N"              , "O", "B", 1),
    ("M_D_MA"                 , "O", "U", 17),
    ("M_D_BA"                 , "O", "U", 2),
    ("M_D_BG"                 , "O", "U", 2),
    ("M_D_CKE"                , "O", "B", 1),
    ("M_D_ODT"                , "O", "B", 1),
    ("M_D_CS_N"               , "O", "B", 1),
    ("M_D_CLK_DN"             , "O", "B", 1),
    ("M_D_CLK_DP"             , "O", "B", 1),
    ("M_D_PAR"                , "O", "B", 1),
    ("M_D_DQ"                 , "U", "A", 64),
    ("M_D_ECC"                , "U", "A", 8),
    ("M_D_DQS_DP"             , "U", "A", 18),
    ("M_D_DQS_DN"             , "U", "A", 18),
    ("cl_RST_DIMM_D_N"        , "O", "B", 1),
    ("sh_ddr_stat_addr0"      , "I", "U", 8),
    ("sh_ddr_stat_wr0"        , "I", "B", 1),
    ("sh_ddr_stat_rd0"        , "I", "B", 1),
    ("sh_ddr_stat_wdata0"     , "I", "U", 32),
    ("ddr_sh_stat_ack0"       , "O", "B", 1),
    ("ddr_sh_stat_rdata0"     , "O", "U", 32),
    ("ddr_sh_stat_int0"       , "O", "U", 8),
    ("sh_ddr_stat_addr1"      , "I", "U", 8),
    ("sh_ddr_stat_wr1"        , "I", "B", 1),
    ("sh_ddr_stat_rd1"        , "I", "B", 1),
    ("sh_ddr_stat_wdata1"     , "I", "U", 32),
    ("ddr_sh_stat_ack1"       , "O", "B", 1),
    ("ddr_sh_stat_rdata1"     , "O", "U", 32),
    ("ddr_sh_stat_int1"       , "O", "U", 8),
    ("sh_ddr_stat_addr2"      , "I", "U", 8),
    ("sh_ddr_stat_wr2"        , "I", "B", 1),
    ("sh_ddr_stat_rd2"        , "I", "B", 1),
    ("sh_ddr_stat_wdata2"     , "I", "U", 32),
    ("ddr_sh_stat_ack2"       , "O", "B", 1),
    ("ddr_sh_stat_rdata2"     , "O", "U", 32),
    ("ddr_sh_stat_int2"       , "O", "U", 8),
    ("cl_sh_ddr_awid"         , "O", "U", 16),
    ("cl_sh_ddr_awaddr"       , "O", "U", 64),
    ("cl_sh_ddr_awlen"        , "O", "U", 8),
    ("cl_sh_ddr_awsize"       , "O", "U", 3),
    ("cl_sh_ddr_awburst"      , "O", "U", 2),
    ("cl_sh_ddr_awvalid"      , "O", "B", 1),
    ("sh_cl_ddr_awready"      , "I", "B", 1),
    ("cl_sh_ddr_wid"          , "O", "U", 16),
    ("cl_sh_ddr_wdata"        , "O", "U", 512),
    ("cl_sh_ddr_wstrb"        , "O", "U", 64),
    ("cl_sh_ddr_wlast"        , "O", "B", 1),
    ("cl_sh_ddr_wvalid"       , "O", "B", 1),
    ("sh_cl_ddr_wready"       , "I", "B", 1),
    ("sh_cl_ddr_bid"          , "I", "U", 16),
    ("sh_cl_ddr_bresp"        , "I", "U", 2),
    ("sh_cl_ddr_bvalid"       , "I", "B", 1),
    ("cl_sh_ddr_bready"       , "O", "B", 1),
    ("cl_sh_ddr_arid"         , "O", "U", 16),
    ("cl_sh_ddr_araddr"       , "O", "U", 64),
    ("cl_sh_ddr_arlen"        , "O", "U", 8),
    ("cl_sh_ddr_arsize"       , "O", "U", 3),
    ("cl_sh_ddr_arburst"      , "O", "U", 2),
    ("cl_sh_ddr_arvalid"      , "O", "B", 1),
    ("sh_cl_ddr_arready"      , "I", "B", 1),
    ("sh_cl_ddr_rid"          , "I", "U", 16),
    ("sh_cl_ddr_rdata"        , "I", "U", 512),
    ("sh_cl_ddr_rresp"        , "I", "U", 2),
    ("sh_cl_ddr_rlast"        , "I", "B", 1),
    ("sh_cl_ddr_rvalid"       , "I", "B", 1),
    ("cl_sh_ddr_rready"       , "O", "B", 1),
    ("sh_cl_ddr_is_ready"     , "I", "B", 1),
    ("cl_sh_apppf_irq_req"    , "O", "U", 16),
    ("sh_cl_apppf_irq_ack"    , "I", "U", 16),
    ("sh_cl_dma_pcis_awid"    , "I", "U", 6),
    ("sh_cl_dma_pcis_awaddr"  , "I", "U", 64),
    ("sh_cl_dma_pcis_awlen"   , "I", "U", 8),
    ("sh_cl_dma_pcis_awsize"  , "I", "U", 3),
    ("sh_cl_dma_pcis_awvalid" , "I", "B", 1),
    ("cl_sh_dma_pcis_awready" , "O", "B", 1),
    ("sh_cl_dma_pcis_wdata"   , "I", "U", 512),
    ("sh_cl_dma_pcis_wstrb"   , "I", "U", 64),
    ("sh_cl_dma_pcis_wlast"   , "I", "B", 1),
    ("sh_cl_dma_pcis_wvalid"  , "I", "B", 1),
    ("cl_sh_dma_pcis_wready"  , "O", "B", 1),
    ("cl_sh_dma_pcis_bid"     , "O", "U", 6),
    ("cl_sh_dma_pcis_bresp"   , "O", "U", 2),
    ("cl_sh_dma_pcis_bvalid"  , "O", "B", 1),
    ("sh_cl_dma_pcis_bready"  , "I", "B", 1),
    ("sh_cl_dma_pcis_arid"    , "I", "U", 6),
    ("sh_cl_dma_pcis_araddr"  , "I", "U", 64),
    ("sh_cl_dma_pcis_arlen"   , "I", "U", 8),
    ("sh_cl_dma_pcis_arsize"  , "I", "U", 3),
    ("sh_cl_dma_pcis_arvalid" , "I", "B", 1),
    ("cl_sh_dma_pcis_arready" , "O", "B", 1),
    ("cl_sh_dma_pcis_rid"     , "O", "U", 6),
    ("cl_sh_dma_pcis_rdata"   , "O", "U", 512),
    ("cl_sh_dma_pcis_rresp"   , "O", "U", 2),
    ("cl_sh_dma_pcis_rlast"   , "O", "B", 1),
    ("cl_sh_dma_pcis_rvalid"  , "O", "B", 1),
    ("sh_cl_dma_pcis_rready"  , "I", "B", 1),
    ("sda_cl_awvalid"         , "I", "B", 1),
    ("sda_cl_awaddr"          , "I", "U", 32),
    ("cl_sda_awready"         , "O", "B", 1),
    ("sda_cl_wvalid"          , "I", "B", 1),
    ("sda_cl_wdata"           , "I", "U", 32),
    ("sda_cl_wstrb"           , "I", "U", 4),
    ("cl_sda_wready"          , "O", "B", 1),
    ("cl_sda_bvalid"          , "O", "B", 1),
    ("cl_sda_bresp"           , "O", "U", 2),
    ("sda_cl_bready"          , "I", "B", 1),
    ("sda_cl_arvalid"         , "I", "B", 1),
    ("sda_cl_araddr"          , "I", "U", 32),
    ("cl_sda_arready"         , "O", "B", 1),
    ("cl_sda_rvalid"          , "O", "B", 1),
    ("cl_sda_rdata"           , "O", "U", 32),
    ("cl_sda_rresp"           , "O", "U", 2),
    ("sda_cl_rready"          , "I", "B", 1),
    ("sh_ocl_awvalid"         , "I", "B", 1),
    ("sh_ocl_awaddr"          , "I", "U", 32),
    ("ocl_sh_awready"         , "O", "B", 1),
    ("sh_ocl_wvalid"          , "I", "B", 1),
    ("sh_ocl_wdata"           , "I", "U", 32),
    ("sh_ocl_wstrb"           , "I", "U", 4),
    ("ocl_sh_wready"          , "O", "B", 1),
    ("ocl_sh_bvalid"          , "O", "B", 1),
    ("ocl_sh_bresp"           , "O", "U", 2),
    ("sh_ocl_bready"          , "I", "B", 1),
    ("sh_ocl_arvalid"         , "I", "B", 1),
    ("sh_ocl_araddr"          , "I", "U", 32),
    ("ocl_sh_arready"         , "O", "B", 1),
    ("ocl_sh_rvalid"          , "O", "B", 1),
    ("ocl_sh_rdata"           , "O", "U", 32),
    ("ocl_sh_rresp"           , "O", "U", 2),
    ("sh_ocl_rready"          , "I", "B", 1),
    ("sh_bar1_awvalid"        , "I", "B", 1),
    ("sh_bar1_awaddr"         , "I", "U", 32),
    ("bar1_sh_awready"        , "O", "B", 1),
    ("sh_bar1_wvalid"         , "I", "B", 1),
    ("sh_bar1_wdata"          , "I", "U", 32),
    ("sh_bar1_wstrb"          , "I", "U", 4),
    ("bar1_sh_wready"         , "O", "B", 1),
    ("bar1_sh_bvalid"         , "O", "B", 1),
    ("bar1_sh_bresp"          , "O", "U", 2),
    ("sh_bar1_bready"         , "I", "B", 1),
    ("sh_bar1_arvalid"        , "I", "B", 1),
    ("sh_bar1_araddr"         , "I", "U", 32),
    ("bar1_sh_arready"        , "O", "B", 1),
    ("bar1_sh_rvalid"         , "O", "B", 1),
    ("bar1_sh_rdata"          , "O", "U", 32),
    ("bar1_sh_rresp"          , "O", "U", 2),
    ("sh_bar1_rready"         , "I", "B", 1),
    ("drck"                   , "I", "B", 1),
    ("shift"                  , "I", "B", 1),
    ("tdi"                    , "I", "B", 1),
    ("update"                 , "I", "B", 1),
    ("sel"                    , "I", "B", 1),
    ("tdo"                    , "O", "B", 1),
    ("tms"                    , "I", "B", 1),
    ("tck"                    , "I", "B", 1),
    ("runtest"                , "I", "B", 1),
    ("reset"                  , "I", "B", 1),
    ("capture"                , "I", "B", 1),
    ("bscanid_en"             , "I", "B", 1),
    ("sh_cl_glcount0"         , "I", "U", 64),
    ("sh_cl_glcount1"         , "I", "U", 64)
  )
}
