// Seed: 1792501977
`celldefine
module module_0;
  assign id_0 = 1;
  always #1 id_1 <= 1;
  logic id_2;
endmodule
`define pp_0 0
module module_1 ();
  assign id_0 = id_0;
  assign id_1 = id_1;
  reg id_2 = id_1, id_3, id_4;
  reg id_5 = id_1, id_6, id_7, id_8 = 1, id_9, id_10, id_11, id_12;
  logic id_13;
  assign id_11 = !id_13;
  logic id_14;
  logic id_15;
  logic id_16 = 1;
  logic id_17;
  always id_7 <= id_6;
endmodule
