--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml testbench.twx testbench.ncd -o testbench.twr
testbench.pcf

Design file:              testbench.ncd
Physical constraint file: testbench.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    5.280(R)|      SLOW  |   -0.121(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<0>  |    1.403(R)|      SLOW  |   -0.474(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<1>  |    1.311(R)|      SLOW  |   -0.385(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<2>  |    1.076(R)|      SLOW  |   -0.142(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<3>  |    1.189(R)|      SLOW  |   -0.254(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<4>  |    1.069(R)|      SLOW  |   -0.157(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<5>  |    1.033(R)|      SLOW  |   -0.109(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<6>  |    1.145(R)|      SLOW  |   -0.208(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data<7>  |    1.782(R)|      SLOW  |   -0.734(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.967|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 22 20:47:39 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



