version 3
/disk/Documents/SJTU/VE270/lab/lab2/lab2/SSD.vhf
SSD
VHDL
VHDL
/disk/Documents/SJTU/VE270/lab/lab2/lab2/SSD_test.xwv
Comb
1000000
50000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
AN0_DIFF
AN1_DIFF
AN2_DIFF
AN3_DIFF
CA_DIFF
CB_DIFF
CC_DIFF
CD_DIFF
CE_DIFF
CF_DIFF
CG_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
