\hypertarget{stm32f10x__fsmc_8h}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+fsmc.h File Reference}
\label{stm32f10x__fsmc_8h}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+fsmc.\+h@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+fsmc.\+h}}


This file contains all the functions prototypes for the F\+S\+MC firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+fsmc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__fsmc_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f10x__fsmc_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Timing parameters For N\+O\+R/\+S\+R\+AM Banks. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+S\+MC N\+O\+R/\+S\+R\+AM Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+S\+MC N\+A\+ND Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+S\+MC P\+C\+C\+A\+RD Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank_ga514a05828041fa1a13d464c9e4a0a4a9}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank_gaef52862c652370b9a658478d275dd956}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M2}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank_ga151b02506a318ac77382b52f3b5e16f4}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M3}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank_ga1083572834aa084d21e6698c280f8f74}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M4}~((uint32\+\_\+t)0x00000006)
\item 
\#define \hyperlink{group___f_s_m_c___n_a_n_d___bank_ga294e7134aa329a09e56b61eec9882a27}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___f_s_m_c___n_a_n_d___bank_gaf72def0732c026b0245d721ee371c85b}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___f_s_m_c___p_c_c_a_r_d___bank_gad08ce7c7afc462f3d9ef085b05d42387}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___f_s_m_c___exported___constants_ga3e3bed3dd83d38e63f11ac4cbcb87304}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define \hyperlink{group___f_s_m_c___exported___constants_ga725bada099197f15f49dc0c5be00e19b}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define \hyperlink{group___f_s_m_c___exported___constants_ga884e28a365a738ad8a3199ee279a1f77}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+G\+E\+T\+F\+L\+A\+G\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define \hyperlink{group___f_s_m_c___exported___constants_gaca216ea0c184b78f23df15296a10bac0}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+B\+A\+NK}(B\+A\+NK)
\item 
\#define \hyperlink{group___f_s_m_c___data___address___bus___multiplexing_ga62d92adbcbcc1d6ec9a04de1b343744a}{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___data___address___bus___multiplexing_ga1dd4d12e63aaf29dbb8ae4b613f2aa15}{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux\+\_\+\+Enable}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___f_s_m_c___data___address___bus___multiplexing_ga546fcab8c1b751b4a959ba2ce5b35d79}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+M\+UX}(M\+UX)
\item 
\#define \hyperlink{group___f_s_m_c___memory___type_ga8a24e8da42e67dcf6fb2f43659aa49cf}{F\+S\+M\+C\+\_\+\+Memory\+Type\+\_\+\+S\+R\+AM}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___memory___type_gae3e680998b2fee8d56222634f5268a75}{F\+S\+M\+C\+\_\+\+Memory\+Type\+\_\+\+P\+S\+R\+AM}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___f_s_m_c___memory___type_ga8b9390abe7c281947c550bf4365649e5}{F\+S\+M\+C\+\_\+\+Memory\+Type\+\_\+\+N\+OR}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___f_s_m_c___memory___type_ga255cd500e141f4ac024cf5f896921233}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+M\+E\+M\+O\+RY}(M\+E\+M\+O\+RY)
\item 
\#define \hyperlink{group___f_s_m_c___data___width_ga5753e089830f19af70a724766e3c329f}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width\+\_\+8b}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___data___width_ga65d85c3072e6790ae760ca2248e46df6}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width\+\_\+16b}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___f_s_m_c___data___width_ga003d52b62f5950fb041f73f15ce20171}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+W\+I\+D\+TH}(W\+I\+D\+TH)
\item 
\#define \hyperlink{group___f_s_m_c___burst___access___mode_ga26fc544945415e350563a9b00684850c}{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___burst___access___mode_ga841831dfacfdd8889dafe26cc594bf02}{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode\+\_\+\+Enable}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___f_s_m_c___burst___access___mode_gaf8736659c5064c3c03753d7874401e71}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+B\+U\+R\+S\+T\+M\+O\+DE}(S\+T\+A\+TE)
\item 
\#define \hyperlink{group___f_s_m_c___asynchronous_wait_ga36c0dad6fe6c0e01632d3312c8f4c4cb}{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___asynchronous_wait_gaff524bfa697106ede7d4b557a5ad7d8c}{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait\+\_\+\+Enable}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___f_s_m_c___asynchronous_wait_ga52d579de825316ee058baf11bfb749d6}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+S\+Y\+N\+W\+A\+IT}(S\+T\+A\+TE)
\item 
\#define \hyperlink{group___f_s_m_c___wait___signal___polarity_ga7dc72fdfc6225e5daa9b8efee8dff49f}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity\+\_\+\+Low}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___wait___signal___polarity_ga3418f29249a261edb1359d1bcdc43661}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity\+\_\+\+High}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___f_s_m_c___wait___signal___polarity_gabc5321807d5184fe5cdb7848e1be7bc6}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define \hyperlink{group___f_s_m_c___wrap___mode_ga6041f0d3055ea3811a5a19560092f266}{F\+S\+M\+C\+\_\+\+Wrap\+Mode\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___wrap___mode_gad07eb0ae0362b2f94071d0dab6473fda}{F\+S\+M\+C\+\_\+\+Wrap\+Mode\+\_\+\+Enable}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___f_s_m_c___wrap___mode_ga0751d74b7fb1e17f6cedea091e8ebfc8}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+R\+A\+P\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \hyperlink{group___f_s_m_c___wait___timing_ga62c6855a7cc65b20024085f09cdc65e8}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active\+\_\+\+Before\+Wait\+State}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___wait___timing_gae905fc59e5d99091d132d7c221c8b6d4}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active\+\_\+\+During\+Wait\+State}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___f_s_m_c___wait___timing_ga3edb40c756afa8bb78550b7e22ded093}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+A\+C\+T\+I\+VE}(A\+C\+T\+I\+VE)
\item 
\#define \hyperlink{group___f_s_m_c___write___operation_ga74176320484248f06abae854170f9d9f}{F\+S\+M\+C\+\_\+\+Write\+Operation\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___write___operation_ga2478beb6dd8861b34a16b8a57a795e56}{F\+S\+M\+C\+\_\+\+Write\+Operation\+\_\+\+Enable}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___f_s_m_c___write___operation_ga87fc20d11761caa66c3e7d77a3a7d3e3}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+R\+I\+T\+E\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}(O\+P\+E\+R\+A\+T\+I\+ON)
\item 
\#define \hyperlink{group___f_s_m_c___wait___signal_ga6ea66c8ddee073281c421533bdff7e19}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___wait___signal_gaf809e339f1cdc9d0a815fd98712e9ee3}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+\_\+\+Enable}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___f_s_m_c___wait___signal_gae617db4f15c82850d4f5c927f9a7db3e}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+E\+\_\+\+S\+I\+G\+N\+AL}(S\+I\+G\+N\+AL)
\item 
\#define \hyperlink{group___f_s_m_c___extended___mode_ga5a1f1acdc44328158f59012748980dd3}{F\+S\+M\+C\+\_\+\+Extended\+Mode\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___extended___mode_gaef9ff4c81a52fdb0471d2c4422271d2a}{F\+S\+M\+C\+\_\+\+Extended\+Mode\+\_\+\+Enable}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___f_s_m_c___extended___mode_ga79849ea07bf2a8f09989a6babd9e66e2}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+E\+X\+T\+E\+N\+D\+E\+D\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \hyperlink{group___f_s_m_c___write___burst_ga65a49ecd05b3a128e8908c6a625adae7}{F\+S\+M\+C\+\_\+\+Write\+Burst\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___write___burst_ga1b2b66a0eb42778c2cc9a05003cf7655}{F\+S\+M\+C\+\_\+\+Write\+Burst\+\_\+\+Enable}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___f_s_m_c___write___burst_gab7b03a33fab765827832abbf07d01a10}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+R\+I\+T\+E\+\_\+\+B\+U\+R\+ST}(B\+U\+R\+ST)
\item 
\#define \hyperlink{group___f_s_m_c___address___setup___time_ga8b77d090338011abc1be7f4a420e2d8f}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F)
\item 
\#define \hyperlink{group___f_s_m_c___address___hold___time_gae7d031a5b95ad00acf67e9bc95064998}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F)
\item 
\#define \hyperlink{group___f_s_m_c___data___setup___time_ga3d923de775489e844913b29e77e8cca7}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+D\+A\+T\+A\+S\+E\+T\+U\+P\+\_\+\+T\+I\+ME}(T\+I\+ME)~(((T\+I\+ME) $>$ 0) \&\& ((T\+I\+ME) $<$= 0x\+F\+F))
\item 
\#define \hyperlink{group___f_s_m_c___bus___turn__around___duration_ga9ec626f30679a18af91bf48c52d9260d}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+T\+U\+R\+N\+A\+R\+O\+U\+N\+D\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F)
\item 
\#define \hyperlink{group___f_s_m_c___c_l_k___division_ga9e5321b02ea049fd076ba705acd06b5f}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+C\+L\+K\+\_\+\+D\+IV}(D\+IV)~((D\+IV) $<$= 0x\+F)
\item 
\#define \hyperlink{group___f_s_m_c___data___latency_ga1ab8659a9631d8bb4f57d8be8580155c}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+D\+A\+T\+A\+\_\+\+L\+A\+T\+E\+N\+CY}(L\+A\+T\+E\+N\+CY)~((L\+A\+T\+E\+N\+CY) $<$= 0x\+F)
\item 
\#define \hyperlink{group___f_s_m_c___access___mode_gae0f299b51c12257311694c4a8f5c00c3}{F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+A}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___access___mode_ga2d6ce7481eb5e0e86fda727c646e4109}{F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+B}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___f_s_m_c___access___mode_ga83ffa035cf2e95c957b67a2e8b879e86}{F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+C}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___f_s_m_c___access___mode_ga7c632e7ebeb0c0ab4919bb60b8714c7b}{F\+S\+M\+C\+\_\+\+Access\+Mode\+\_\+D}~((uint32\+\_\+t)0x30000000)
\item 
\#define \hyperlink{group___f_s_m_c___access___mode_ga1844335f297ea30e9d7fae09ce562092}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \hyperlink{group___f_s_m_c___wait__feature_ga8a31f05576e66546fbbcdb06ff67da7d}{F\+S\+M\+C\+\_\+\+Waitfeature\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___wait__feature_ga3113366130dfbf6d116f1afb94af1726}{F\+S\+M\+C\+\_\+\+Waitfeature\+\_\+\+Enable}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___f_s_m_c___wait__feature_ga07c2585b517df2c7afbe3ba16c22f236}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+F\+E\+A\+T\+U\+RE}(F\+E\+A\+T\+U\+RE)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c_ga9a3264c0718f5023fd106abea7ef806d}{F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c_ga9d940243830695412d4c98228bb5b763}{F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Enable}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c_gaf1a7cb45edd8707bf4ea8aac96799c77}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_gaaa1661267b44e6728fa64aca79de54b3}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+256\+Bytes}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_gacb4da17c28dde89e38ff4ed40497f6b5}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+512\+Bytes}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_ga8137931c96b63ec7e6f80a8c7391433f}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+1024\+Bytes}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_gab8f3ae95becd59e71a976b97ded904b8}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+2048\+Bytes}~((uint32\+\_\+t)0x00060000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_gaec2e9e434685a1756bd171699248f65a}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+4096\+Bytes}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_gab6877a99ddf02e7aa95cf04896ce731d}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size\+\_\+8192\+Bytes}~((uint32\+\_\+t)0x000\+A0000)
\item 
\#define \hyperlink{group___f_s_m_c___e_c_c___page___size_ga58fefa0d55875775a88f54ad7498178f}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+E\+C\+C\+P\+A\+G\+E\+\_\+\+S\+I\+ZE}(S\+I\+ZE)
\item 
\#define \hyperlink{group___f_s_m_c___t_c_l_r___setup___time_ga324848d0d9c0d2aad7ab70873b4a15e9}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F\+F)
\item 
\#define \hyperlink{group___f_s_m_c___t_a_r___setup___time_ga5b9e0f64c44ab68afca90cd28dedd8e3}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+T\+A\+R\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F\+F)
\item 
\#define \hyperlink{group___f_s_m_c___setup___time_ga4f2fbb8f6ec492cc241a49c468e0d98d}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F\+F)
\item 
\#define \hyperlink{group___f_s_m_c___wait___setup___time_ga5c0efc48afb916ceff32868940f81613}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F\+F)
\item 
\#define \hyperlink{group___f_s_m_c___hold___setup___time_gab2abc8eb967495f2a2bafec8162d6385}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F\+F)
\item 
\#define \hyperlink{group___f_s_m_c___hi_z___setup___time_gaeb6295e8cc1a524f060c5e780f868033}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+H\+I\+Z\+\_\+\+T\+I\+ME}(T\+I\+ME)~((T\+I\+ME) $<$= 0x\+F\+F)
\item 
\#define \hyperlink{group___f_s_m_c___interrupt__sources_gac483854bd6f90d8c7899a597a0c0ab1a}{F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Rising\+Edge}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___f_s_m_c___interrupt__sources_ga59b5839854074008fb36fa86ec50a0c7}{F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Level}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___f_s_m_c___interrupt__sources_ga8e4b9589c9981c900b5f2e84581a9693}{F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Falling\+Edge}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___f_s_m_c___interrupt__sources_ga40a38f097a75f27a700e626905fa9a38}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+IT}(IT)~((((IT) \& (uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+C7) == 0x00000000) \&\& ((\+I\+T) != 0x00000000))
\item 
\#define \hyperlink{group___f_s_m_c___interrupt__sources_gae2a57d0b15e025212489ec1421ff245d}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define \hyperlink{group___f_s_m_c___flags_ga5aadbd5d9f1b6a25bcc1fc6f3bf4c9cc}{F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Rising\+Edge}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___f_s_m_c___flags_ga25868d35780998a52190c424ebb3823f}{F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Level}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___f_s_m_c___flags_gaaaa85bce06ed962874686ad7af0f0cb7}{F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Falling\+Edge}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___f_s_m_c___flags_ga8da2bd0b9d11877aaebaba0c77e8b0cc}{F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+F\+E\+M\+PT}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___f_s_m_c___flags_gab8674160ef7884f939e07041bbf5b18b}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \hyperlink{group___f_s_m_c___flags_ga1114bf56b54e726831b38fc8c5daa14e}{I\+S\+\_\+\+F\+S\+M\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~((((F\+L\+AG) \& (uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F8) == 0x00000000) \&\& ((\+F\+L\+A\+G) != 0x00000000))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___f_s_m_c___exported___functions_gaab3e6648e8a584e73785361ac960eded}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_gafb749503293474a68555961bd8f120e1}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+A\+ND Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC P\+C\+C\+A\+RD Bank registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga9c27816e8b17394c9ee1ce9298917b4a}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init} (\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga9f81ccc4e126c11f1eb33077b1a68e6f}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init} (\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+A\+ND Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_gacee1351363e7700a296faa1734a910aa}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init} (\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC P\+C\+C\+A\+RD Bank according to the specified parameters in the F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_gaf33e6dfc34f62d16a0cb416de9e83d28}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init} (\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga8283ad94ad8e83d49d5b77d1c7e17862}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init} (\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga7a64ba0e0545b3f1913c9d1d28c05e62}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init} (\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_gaf943f0f2680168d3a95a3c2c9f3eca2a}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+O\+R/\+S\+R\+AM Memory Bank. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga33ec7c39ea4d42e92c72c6e517d8235c}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+A\+ND Memory Bank. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga2d410151ceb3428c6a1bf374a0472cde}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+C\+C\+A\+RD Memory Bank. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga5800301fc39bbe998a18ebd9ff191cdc}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the F\+S\+MC N\+A\+ND E\+CC feature. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___f_s_m_c___exported___functions_gaad6d4f5b5a41684ce053fea55bdb98d8}{F\+S\+M\+C\+\_\+\+Get\+E\+CC} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Returns the error correction code register value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga217027ae3cd213b9076b6a1be197064c}{F\+S\+M\+C\+\_\+\+I\+T\+Config} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified F\+S\+MC interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___f_s_m_c___exported___functions_gae00355115b078f483f0771057bb849c4}{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_ga697618f2de0ad9a8a82461ddbebd5264}{F\+S\+M\+C\+\_\+\+Clear\+Flag} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_gaacbd7ed539db0aacd973a0f6eca34074}{I\+T\+Status} \hyperlink{group___f_s_m_c___exported___functions_ga7fce9ca889d33cd8b8b7413875dd4d73}{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___exported___functions_gad9387e7674b8a376256a3378649e004e}{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the F\+S\+MC firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }