{"Source Block": ["hdl/library/data_offload/data_offload_fsm.v@112:122@HdlIdDef", "\n  reg [RD_DATA_WIDTH/8-1:0]   rd_tkeep_last;\n  reg [RD_ADDRESS_WIDTH-1:0]  rd_last_addr;\n  reg                         rd_isempty;\n  reg                         rd_init_req_d;\n  reg                         wr_init_req_d;\n\n  // internal signals\n\n  wire                        wr_full;\n  wire                        wr_init_req_s;\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload_fsm.v@110:120", "  reg [WR_ADDRESS_WIDTH-1:0]  wr_last_addr;\n  reg [WR_DATA_WIDTH/8-1:0]   wr_last_keep;\n\n  reg [RD_DATA_WIDTH/8-1:0]   rd_tkeep_last;\n  reg [RD_ADDRESS_WIDTH-1:0]  rd_last_addr;\n  reg                         rd_isempty;\n  reg                         rd_init_req_d;\n  reg                         wr_init_req_d;\n\n  // internal signals\n\n"], ["hdl/library/data_offload/data_offload_fsm.v@108:118", "  // internal registers\n\n  reg [WR_ADDRESS_WIDTH-1:0]  wr_last_addr;\n  reg [WR_DATA_WIDTH/8-1:0]   wr_last_keep;\n\n  reg [RD_DATA_WIDTH/8-1:0]   rd_tkeep_last;\n  reg [RD_ADDRESS_WIDTH-1:0]  rd_last_addr;\n  reg                         rd_isempty;\n  reg                         rd_init_req_d;\n  reg                         wr_init_req_d;\n\n"], ["hdl/library/data_offload/data_offload_fsm.v@111:121", "  reg [WR_DATA_WIDTH/8-1:0]   wr_last_keep;\n\n  reg [RD_DATA_WIDTH/8-1:0]   rd_tkeep_last;\n  reg [RD_ADDRESS_WIDTH-1:0]  rd_last_addr;\n  reg                         rd_isempty;\n  reg                         rd_init_req_d;\n  reg                         wr_init_req_d;\n\n  // internal signals\n\n  wire                        wr_full;\n"], ["hdl/library/data_offload/data_offload_fsm.v@109:119", "\n  reg [WR_ADDRESS_WIDTH-1:0]  wr_last_addr;\n  reg [WR_DATA_WIDTH/8-1:0]   wr_last_keep;\n\n  reg [RD_DATA_WIDTH/8-1:0]   rd_tkeep_last;\n  reg [RD_ADDRESS_WIDTH-1:0]  rd_last_addr;\n  reg                         rd_isempty;\n  reg                         rd_init_req_d;\n  reg                         wr_init_req_d;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [], "Add": [[117, "  reg                         wr_ready_d;\n"]]}}