
---------- Begin Simulation Statistics ----------
final_tick                               2762001229500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77358                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856288                       # Number of bytes of host memory used
host_op_rate                                   140121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1292.70                       # Real time elapsed on the host
host_tick_rate                             2136616218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     181133909                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.762001                       # Number of seconds simulated
sim_ticks                                2762001229500                       # Number of ticks simulated
system.cpu.Branches                          13383322                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     181133909                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    14664576                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         12977                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70529109                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        174858                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   139196139                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       5524002459                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 5524002459                       # Number of busy cycles
system.cpu.num_cc_register_reads             66390443                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58331002                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     12357286                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66123612                       # Number of float alu accesses
system.cpu.num_fp_insts                      66123612                       # number of float instructions
system.cpu.num_fp_register_reads             66151484                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               34720                       # number of times the floating registers were written
system.cpu.num_func_calls                      481405                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             180989369                       # Number of integer alu accesses
system.cpu.num_int_insts                    180989369                       # number of integer instructions
system.cpu.num_int_register_reads           393320991                       # number of times the integer registers were read
system.cpu.num_int_register_writes           97341112                       # number of times the integer registers were written
system.cpu.num_load_insts                    14663885                       # Number of load instructions
system.cpu.num_mem_refs                      85192965                       # number of memory refs
system.cpu.num_store_insts                   70529080                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17650      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  95763120     52.86%     52.87% # Class of executed instruction
system.cpu.op_class::IntMult                    94292      0.05%     52.92% # Class of executed instruction
system.cpu.op_class::IntDiv                     79926      0.04%     52.96% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2238      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4490      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                     5116      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   18029      0.01%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  29      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::MemRead                 14661216      8.09%     61.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 4442817      2.45%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2669      0.00%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66086263     36.48%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  181177877                       # Class of executed instruction
system.cpu.workload.numSyscalls                   146                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33100025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      66269507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33159210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66331490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9693                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33099211                       # Transaction distribution
system.membus.trans_dist::CleanEvict              814                       # Transaction distribution
system.membus.trans_dist::ReadExReq          33157624                       # Transaction distribution
system.membus.trans_dist::ReadExResp         33157624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11858                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     99438989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     99438989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               99438989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1060299088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1060299088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1060299088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33169482                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33169482    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33169482                       # Request fanout histogram
system.membus.reqLayer2.occupancy         99368772500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        75165102000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     66255885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         33158580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        33158580                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5868                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     99491044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99503770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       109728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1061169376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1061279104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33109598                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529587376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66281878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66272185     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9693      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66281878                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49744577000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33166412000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5868000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  653                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2145                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2798                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 653                       # number of overall hits
system.l2.overall_hits::.cpu.data                2145                       # number of overall hits
system.l2.overall_hits::total                    2798                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           33164267                       # number of demand (read+write) misses
system.l2.demand_misses::total               33169482                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5215                       # number of overall misses
system.l2.overall_misses::.cpu.data          33164267                       # number of overall misses
system.l2.overall_misses::total              33169482                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    398173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2487470015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2487868188500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    398173500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2487470015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2487868188500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         33166412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33172280                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        33166412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33172280                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.888718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999916                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.888718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999916                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76351.581975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75004.522639                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75004.734427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76351.581975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75004.522639                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75004.734427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            33099211                       # number of writebacks
system.l2.writebacks::total                  33099211                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          5215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      33164267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          33169482                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     33164267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         33169482                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    346023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 2155827345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2156173368500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    346023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 2155827345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2156173368500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.888718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.888718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66351.581975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65004.522639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65004.734427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66351.581975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65004.522639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65004.734427                       # average overall mshr miss latency
system.l2.replacements                       33109598                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     33156674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         33156674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     33156674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     33156674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          990                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              990                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          990                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          990                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          120                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           120                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               956                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   956                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        33157624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            33157624                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2486891182500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2486891182500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      33158580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          33158580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75002.092505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75002.092505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     33157624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       33157624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 2155314942500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 2155314942500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65002.092505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65002.092505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    398173500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    398173500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.888718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76351.581975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76351.581975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    346023500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    346023500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.888718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66351.581975                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66351.581975                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    578832500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    578832500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.848187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87134.201415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87134.201415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    512402500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    512402500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.848187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77134.201415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77134.201415                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65313.816435                       # Cycle average of tags in use
system.l2.tags.total_refs                    66331370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33175134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.758071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        63.230808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65181.827555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        64879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99506624                       # Number of tag accesses
system.l2.tags.data_accesses                 99506624                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          83440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      530628272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          530711712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529587376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529587376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        33164267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            33169482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     33099211                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           33099211                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             30210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         192117319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             192147529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        30210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            30210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191740456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191740456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191740456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            30210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        192117319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            383887986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8281459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  33164264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006652170500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       517541                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       517541                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            99628766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7764002                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    33169482                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   33099211                       # Number of write requests accepted
system.mem_ctrls.readBursts                  33169482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 33099211                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              24817752                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2072960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2072768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2072812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2073461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2073114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2073176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2073100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2072083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2071619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2072472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2073051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2073996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2073174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2073867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2073827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2073999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            517480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517715                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 182055450750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               165847395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            803983182000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5488.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24238.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 30720410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7693595                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              33169482                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             33099211                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                33169476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 517517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 517543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 517545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 517546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 517543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 517542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 517545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 517542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 517557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 517597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 517544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 517541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 517541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 517541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 517541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 517541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3036908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    873.539281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   778.219800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.489652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71486      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124114      4.09%      6.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       127947      4.21%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        96927      3.19%     13.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110846      3.65%     17.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       113052      3.72%     21.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       114404      3.77%     24.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       110400      3.64%     28.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2167732     71.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3036908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       517541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.090515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.939185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.289294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       517537    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        517541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       517541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.057428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           517173     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              300      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        517541                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2122846656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               530011776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               530711712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529587376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       768.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    192.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2761998834500                       # Total gap between requests
system.mem_ctrls.avgGap                      41678.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    530628224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    132502944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 30209.979310945124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192117301.879716634750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47973528.246396459639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     33164267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     33099211                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    133268000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 803849914000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 67479988940750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25554.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24238.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2038718.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10839983700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5761587975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        118424075700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21614673240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     218030017920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     625010372250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     534283948320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1533964659105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.381599                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1369265061500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  92229280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1300506888000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10843539420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5763477885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        118406004360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21614412240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     218030017920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     624980585190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     534309032160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1533947069175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.375230                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1369326756750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  92229280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1300445192750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139190271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139190271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139190271                       # number of overall hits
system.cpu.icache.overall_hits::total       139190271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5868                       # number of overall misses
system.cpu.icache.overall_misses::total          5868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    419700000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    419700000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    419700000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    419700000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139196139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139196139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139196139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139196139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71523.517382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71523.517382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71523.517382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71523.517382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          990                       # number of writebacks
system.cpu.icache.writebacks::total               990                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5868                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5868                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5868                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5868                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    413832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    413832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    413832000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    413832000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70523.517382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70523.517382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70523.517382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70523.517382                       # average overall mshr miss latency
system.cpu.icache.replacements                    990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139190271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139190271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    419700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    419700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71523.517382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71523.517382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5868                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5868                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    413832000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    413832000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70523.517382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70523.517382                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1746.009010                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139196139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23721.223415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1746.009010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.213136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.213136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         4878                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         4873                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.595459                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278398146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278398146                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51983305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51983305                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51983305                       # number of overall hits
system.cpu.dcache.overall_hits::total        51983305                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     33166412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       33166412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     33166412                       # number of overall misses
system.cpu.dcache.overall_misses::total      33166412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2570408569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2570408569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2570408569000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2570408569000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     85149717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85149717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     85149717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85149717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.389507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.389507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.389507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.389507                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77500.350927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77500.350927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77500.350927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77500.350927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     33156674                       # number of writebacks
system.cpu.dcache.writebacks::total          33156674                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     33166412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     33166412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     33166412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     33166412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2537242157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2537242157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2537242157000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2537242157000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.389507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.389507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.389507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.389507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76500.350927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76500.350927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76500.350927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76500.350927                       # average overall mshr miss latency
system.cpu.dcache.replacements               33158220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     14656744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14656744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    610898500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    610898500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     14664576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14664576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78000.319203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78000.319203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    603066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    603066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77000.319203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77000.319203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37326561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37326561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     33158580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     33158580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2569797670500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2569797670500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70485141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70485141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.470434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.470434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77500.232836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77500.232836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     33158580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     33158580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2536639090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2536639090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.470434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.470434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76500.232836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76500.232836                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8184.027111                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85149717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          33166412                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.567348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8184.027111                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         7566                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         203465846                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        203465846                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2762001229500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 2762001229500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
