// Logical operators
module top;
  reg [2:0] a,b;
  reg y;
  
  initial
    begin
         $dumpfile("dump.vcd");
    $dumpvars(1);
      a=3'd5;b=3'b111;
      y=a&&b;
    end
  initial begin
    $monitor("y=%b",y);
    #100;
  end
endmodule

ans y=1

//bitwise operators
module top;
  reg [2:0] a,b;
  reg [2:0]y;
  
  initial
    begin
         $dumpfile("dump.vcd");
    $dumpvars(1);
      a=3'd5;b=3'b111;
      y=a|b;
    end
  initial begin
    $monitor("y=%b",y);
    #100;
  end
endmodule

y=111


module top;
  reg [2:0] a,b;
  reg [2:0]y;
  reg z;
  
  initial
    begin
         $dumpfile("dump.vcd");
       $dumpvars(1);
      a=3'd5;
      y=^ a;
    end
  initial begin
    $monitor("z=%b",y);
    #100;
  end
endmodule
y=000

//shift operators
module top;
  reg [2:0] a,b;
  reg [2:0]y;
  reg z;
  
  initial
    begin
         $dumpfile("dump.vcd");
       $dumpvars(1);
      a=3'd5;
      y=a>>1;;
    end
  initial begin
    $monitor("y=%b",y);
    #100;
  end
endmodule

y=010

//add operator
module top;
reg [3:0]a=4'b0100;
reg [3:0]b;
initial
begin
b=a+1'bx;
$monitor("b=%b",b);
end
endmodule
b=xxxx

logical equality
module top;
reg [3:0]a=4'b110x;
wire y=(a==4'b1100)?1'b1:1'b0;
initial
begin
//b=a+1'bx;
$monitor("y=%b",y);
end
endmodule
y=x

//case equality
module top;
reg [3:0]a=4'b110x;
wire y=(a===4'b1100)?1'b1:1'b0;
initial
begin
//b=a+1'bx;
$monitor("y=%b",y);
end
endmodule
y=0
