@W: MT532 :"z:\russ\private\research\insight\git\hw\impl\smartfusion\capture\hdl\adccap.v":58:0:58:5|Found signal identified as System clock which controls 20 sequential elements including AdcCap_0/bitsRead[3:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
