// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT


#define VTSS_TRACE_GROUP VTSS_TRACE_GROUP_PHY
#define VTSS_TRACE_LAYER VTSS_TRACE_LAYER_CIL


// Avoid "vtss_api.h not used in module vtss_phy_10g.c"
/*lint --e{766} */
/*lint -sem(phy_10g_mode_conf_set,              thread_protected) */
/*lint -sem(phy_10g_loopback_set,               thread_protected) */
/*lint -sem(phy_10g_rxckout_set,                thread_protected) */
/*lint -sem(phy_10g_txckout_set,                thread_protected) */
/*lint -sem(phy_10g_srefclk_set,                thread_protected) */
/*lint -sem(phy_10g_power_set,                  thread_protected) */
/*lint -sem(phy_10g_base_kr_conf_set,           thread_protected) */
/*lint -sem(phy_10g_clause_37_status_get,       thread_protected) */
/*lint -sem(phy_10g_clause_37_control_set,      thread_protected) */
/*lint -sem(phy_10g_link_loss_workaround,       thread_protected) */

#include "vtss_phy_api.h"
#if defined(VTSS_CHIP_10G_PHY)
#include "../common/vtss_phy_common.h"
#include "../phy_10g/vtss_sd10g65_procs.h"
#include "../phy_10g/vtss_sd10g65_apc_procs.h"
#include "../phy_10g/vtss_pll5g_procs.h"
#include "vtss_venice_c_sd10g65_setup.h"
#include "vtss_venice_c_f2df_sd10g65_setup.h"
#include "vtss_phy_10g.h"
/*
 * Define register bit fields used in the API but defined as [DBG] in the register description,
 * I.e. they are not defined in the autogenerated header files (this should be changed, when we have an overview over the needs
 */
#define  VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable  VTSS_BIT(0)
#define  VTSS_F_FIFO_BIST_UPDATE_UPDATE_cntr_update  VTSS_BIT(0)
#define  VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_enable  VTSS_BIT(0)
#define  VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_idles  VTSS_BIT(2)
#define  VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_ptp_enable  VTSS_BIT(1)
#define  VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_srate(x)  VTSS_ENCODE_BITFIELD(x,4,8)
#define  VTSS_M_FIFO_BIST_GEN_CFG_GEN_CFG_srate     VTSS_ENCODE_BITMASK(4,8)
#define  VTSS_F_FIFO_BIST_GEN_ETYPE_GEN_ETYPE_etype(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_ETYPE_GEN_ETYPE_etype     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_SA_GEN_SA0_sa0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_SA_GEN_SA0_sa0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_SA_GEN_SA1_sa1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_SA_GEN_SA1_sa1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_SA_GEN_SA2_sa2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_SA_GEN_SA2_sa2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_DA_GEN_DA0_da0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_DA_GEN_DA0_da0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_DA_GEN_DA1_da1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_DA_GEN_DA1_da1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_DA_GEN_DA2_da2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_DA_GEN_DA2_da2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_F_FIFO_BIST_GEN_PKTLEN_GEN_PKTLEN_pktlen(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_FIFO_BIST_GEN_PKTLEN_GEN_PKTLEN_pktlen     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_F_FIFO_BIST_GEN_IPGLEN_GEN_IPGLEN_LSW_ipglen_lsw(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_FIFO_BIST_GEN_IPGLEN_GEN_IPGLEN_LSW_ipglen_lsw     VTSS_ENCODE_BITMASK(0,16)

#define  VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,22,8)
#define  VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPARE_POOL     VTSS_ENCODE_BITMASK(22,8)

#define  VTSS_VENICE_GLOBAL_FRC_DIS  VTSS_IOREG(0x1e, 0, 0x0280)
#define  VTSS_F_VENICE_GLOBAL_FRC_DIS_FRC_256KEY_DIS  VTSS_BIT(0)

#define  VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_RX  VTSS_BIT(1)
#define  VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX  VTSS_BIT(0)
#define  VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_PLOOP  VTSS_BIT(8)

#define  VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA VTSS_BIT(14)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IE_SDET_ENA VTSS_BIT(8)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL VTSS_BIT(9)

/* Define registers that has changed address in Venice Rev B */
#define VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_REV_A  VTSS_IOREG(0x1e, 1, 0xf048) /* 0xf049 in RevB -> 0xf049 in RevB*/

/* Debug registers from APC block, i.e. not available through normal header files */
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(x) VTSS_ENCODE_BITFIELD(x,22,4)
#define VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI VTSS_ENCODE_BITMASK(22,4)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(x) VTSS_ENCODE_BITFIELD(x,22,8)
#define VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL VTSS_ENCODE_BITMASK(22,8)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA VTSS_BIT(15)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA VTSS_BIT(11)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_ENA VTSS_BIT(10)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA VTSS_BIT(6)
#define VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_START_OFFSCAL_REV_B VTSS_BIT(0)
#define VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_LD_CAL_CFG_START_DETLVL_CAL_REV_B VTSS_BIT(0)

/* Rev B APC registers (the addresses have changed from Rev A)  */
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_REV_A                  VTSS_IOREG(0x01, 1, 0xf001)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_REV_A             VTSS_IOREG(0x01, 1, 0xf003)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_REV_A       VTSS_IOREG(0x01, 1, 0xf004)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM2_TIMER_CFG_REV_A       VTSS_IOREG(0x01, 1, 0xf005)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_FLEXCTRL_CNT_STATUS_REV_A          VTSS_IOREG(0x01, 1, 0xf006)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG_REV_A               VTSS_IOREG(0x01, 1, 0xf007)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG_REV_A            VTSS_IOREG(0x01, 1, 0xf008)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_GAIN_ADJ_CTRL_CFG_REV_A        VTSS_IOREG(0x01, 1, 0xf009)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_CTRL_STATUS_REV_A              VTSS_IOREG(0x01, 1, 0xf00A)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_REV_A                  VTSS_IOREG(0x01, 1, 0xf00B)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_REV_A             VTSS_IOREG(0x01, 1, 0xf00C)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_REV_A             VTSS_IOREG(0x01, 1, 0xf00D)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_REV_A           VTSS_IOREG(0x01, 1, 0xf00E)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_REV_A           VTSS_IOREG(0x01, 1, 0xf00F)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_REV_A                VTSS_IOREG(0x01, 1, 0xf010)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_TIMER_CFG_REV_A           VTSS_IOREG(0x01, 1, 0xf011)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_REV_A             VTSS_IOREG(0x01, 1, 0xf012)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_REV_A                   VTSS_IOREG(0x01, 1, 0xf013)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_TIMER_CFG_REV_A              VTSS_IOREG(0x01, 1, 0xf014)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_REV_A                VTSS_IOREG(0x01, 1, 0xf015)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_REV_A                   VTSS_IOREG(0x01, 1, 0xf016)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_TIMER_CFG_REV_A              VTSS_IOREG(0x01, 1, 0xf017)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_REV_A                VTSS_IOREG(0x01, 1, 0xf018)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_REV_A                 VTSS_IOREG(0x01, 1, 0xf019)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_TIMER_CFG_REV_A            VTSS_IOREG(0x01, 1, 0xf01A)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_REV_A              VTSS_IOREG(0x01, 1, 0xf01B)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_REV_A                    VTSS_IOREG(0x01, 1, 0xf01C)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_TIMER_CFG_REV_A               VTSS_IOREG(0x01, 1, 0xf01D)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_REV_A                 VTSS_IOREG(0x01, 1, 0xf01E)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_REV_A                    VTSS_IOREG(0x01, 1, 0xf01F)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_TIMER_CFG_REV_A               VTSS_IOREG(0x01, 1, 0xf020)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_REV_A                 VTSS_IOREG(0x01, 1, 0xf021)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_REV_A                    VTSS_IOREG(0x01, 1, 0xf022)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_TIMER_CFG_REV_A               VTSS_IOREG(0x01, 1, 0xf023)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_REV_A                 VTSS_IOREG(0x01, 1, 0xf024)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_REV_A                    VTSS_IOREG(0x01, 1, 0xf025)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_TIMER_CFG_REV_A               VTSS_IOREG(0x01, 1, 0xf026)
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_REV_A                 VTSS_IOREG(0x01, 1, 0xf027)

//Rev A and Rev B registers which have been excluded from rev C 
#define VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1  VTSS_IOREG(0x01, 1, 0xf002)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IB_DFE_GAIN_ADJ(x)  VTSS_ENCODE_BITFIELD(x,22,6)
#define  VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IB_DFE_GAIN_ADJ     VTSS_ENCODE_BITMASK(22,6)
#define  VTSS_X_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IB_DFE_GAIN_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,22,6)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IB_DFE_GAIN_ADJ_BYP  VTSS_BIT(21)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DONE  VTSS_BIT(20)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_DETLEV_CAL_DONE  VTSS_BIT(19)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_IB_SEL  VTSS_BIT(18)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP  VTSS_BIT(17)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_READ_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,5)
#define  VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_READ_CNT_SEL     VTSS_ENCODE_BITMASK(12,5)
#define  VTSS_X_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_READ_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,5)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_OFFSCAL  VTSS_BIT(11)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IE_SDET_LEVEL(x)  VTSS_ENCODE_BITFIELD(x,5,6)
#define  VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IE_SDET_LEVEL     VTSS_ENCODE_BITMASK(5,6)
#define  VTSS_X_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_IE_SDET_LEVEL(x)  VTSS_EXTRACT_BITFIELD(x,5,6)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_DETLVL_TIMER(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_DETLVL_TIMER     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_DETLVL_TIMER(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_DETLVL_CAL  VTSS_BIT(0)

//rev C registers which were not generated by the script
/**
 * \brief SD10G65 TX Synthesizer Configuration register 3
 *
 * \details
 * Configuration register 3 for SD10G65 TX SYNTH.
 *
 * Register: \a VENICE_DEV1_32:SD10G65_TX_SYNTH:SD10G65_TX_SYNTH_CFG3
 */
#define VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3  VTSS_IOREG(0x01, 1, 0xf152)
#define VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3_SYNTH_FREQM_0(x)  VTSS_ENCODE_BITFIELD(x,0,31)
#define VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3_SYNTH_FREQM_0  VTSS_ENCODE_BITMASK(0,31)
#define VTSS_X_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3_SYNTH_FREQM_0(x)  VTSS_EXTRACT_BITFIELD(x,0,31)

/**
 * \brief SD10G65 TX Synthesizer Configuration register 4
 *
 * \details
 * Configuration register 4 for SD10G65 TX SYNTH.
 *
 * Register: \a VENICE_DEV1_32:SD10G65_TX_SYNTH:SD10G65_TX_SYNTH_CFG4
 */
#define VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4  VTSS_IOREG(0x01, 1, 0xf153)
#define VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4_SYNTH_FREQN_0(x)  VTSS_ENCODE_BITFIELD(x,0,31)
#define VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4_SYNTH_FREQN_0  VTSS_ENCODE_BITMASK(0,31)
#define VTSS_X_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4_SYNTH_FREQN_0(x)  VTSS_EXTRACT_BITFIELD(x,0,31)

/**
 * \brief SD10G65 RX Synthesizer Configuration register 3
 *
 * \details
 * Configuration register 3 for SD10G65 RX SYNTH.
 *
 * Register: \a VENICE_DEV1_32:SD10G65_RX_SYNTH:SD10G65_RX_SYNTH_CFG3
 */
#define VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3  VTSS_IOREG(0x01, 1, 0xf143)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0(x)  VTSS_ENCODE_BITFIELD(x,0,31)
#define VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0  VTSS_ENCODE_BITMASK(0,31)
#define VTSS_X_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0(x)  VTSS_EXTRACT_BITFIELD(x,0,31)


/**
 * \brief SD10G65 RX Synthesizer Configuration register 4
 *
 * \details
 * Configuration register 4 for SD10G65 RX SYNTH.
 *
 * Register: \a VENICE_DEV1_32:SD10G65_RX_SYNTH:SD10G65_RX_SYNTH_CFG4
 */
#define VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4  VTSS_IOREG(0x01, 1, 0xf144)
#define VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0(x)  VTSS_ENCODE_BITFIELD(x,0,31)
#define VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0  VTSS_ENCODE_BITMASK(0,31)
#define VTSS_X_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0(x)  VTSS_EXTRACT_BITFIELD(x,0,31)

//registers required for new venice 6g serdes

#define VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A_RX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define VTSS_X_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A_RX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,0,10)
#define VTSS_M_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A_RX_JITTER_AMPL     VTSS_ENCODE_BITMASK(0,10) 

# define VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
# define VTSS_X_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
# define VTSS_M_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_STEP_FREQ  VTSS_ENCODE_BITMASK(4,4)

#define  VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_JI_ENA     VTSS_BIT(3)
#define  VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_WAVEFORM_SEL VTSS_BIT(2)
#define  VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_FREQOFF_ENA  VTSS_BIT(0)

#define VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE VTSS_BIT(9)

#define VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA  VTSS_BIT(8)

#define VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ILOOP VTSS_BIT(9)

#define VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA   VTSS_BIT(2)
/** 
 * \brief H_PLL5G Status 1A
 *
 * \details
 * Status register 1A for the H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_STATUS1A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A  VTSS_IOREG(0x1e, 0, 0x810e)
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1B  VTSS_IOREG(0x1e, 0, 0x810f)
#define VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1A  VTSS_IOREG(0x1e, 0, 0x8211)
#define VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1B  VTSS_IOREG(0x1e, 0, 0x8212)

/** 
 * \brief
 * startup FSM lock status
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A . FSM_LOCK
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FSM_LOCK  VTSS_BIT(0)

/** 
 * \brief
 * startup FSM internal status
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A . FSM_STAT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FSM_STAT     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,1,3)

/** 
 * \brief
 * VCO frequency difference to refclk
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A . FBCNT_DIF
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FBCNT_DIF(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FBCNT_DIF     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FBCNT_DIF(x)  VTSS_EXTRACT_BITFIELD(x,4,10)

#define VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGA  VTSS_IOREG(0x04, 0, 0xe62e)



//Some Registers not defined for F2DF configuration.
#define VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_BYP      VTSS_BIT(26)
#define VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_HI(x)    VTSS_ENCODE_BITFIELD(x,22,4)
#define VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_HI       VTSS_ENCODE_BITMASK(22, 4)
#define VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0011_ADV1_10G VTSS_BIT(7)
#define VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0012_ADV2_FEC_ABILITY VTSS_BIT(14)
#define VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0012_ADV2_FEC_REQ VTSS_BIT(15)

#if defined(VTSS_IOREG_IX)
#undef VTSS_IOREG_IX
#endif
#if defined(VTSS_IOREG)
#undef VTSS_IOREG
#endif
#define VTSS_IOREG(dev, is32, off)  _ioreg(&vtss_state->io_var, (dev), (is32), (off))
#include "../phy_10g/chips/venice/vtss_venice_regs.h"
#define VTSS_PHY_ASSERT(x,_txt) if((x)) { VTSS_E("%s",_txt); return VTSS_RC_ERROR;}
#define VEN_REV(_rev_a,front) (_rev_a ? front##_REV_A : front)
#define PST(front,line,back) (line ? front##_LINE_##back : front##_HOST_##back)
static BOOL get_is32(u32 dev, u32 addr)
{
    if ((dev == 0x1E) && (addr >= 0x9000))     { return 1;}
    else if ((dev == 0x1) && (addr >= 0xF000)) { return 1;}
    else if ((dev == 0x3) && (addr >= 0xF000)) { return 1;}
    else if (dev == 0x1F) { return 1;}
    else { return 0;}
}

/* forward declarations */
static vtss_rc phy_10g_f2df_set(struct vtss_state_s *vtss_state,
                                vtss_port_no_t port_no);
static vtss_rc phy_10g_srefclk_set_internal(struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no,
        vtss_phy_10g_srefclk_mode_t *srefclk);
static vtss_rc phy_10g_srefclk_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no);
static vtss_rc phy_10g_rxckout_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no);
static vtss_rc phy_10g_txckout_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no);
static vtss_rc phy_10g_power_set(vtss_state_t *vtss_state,
                                 const vtss_port_no_t port_no);
static vtss_rc phy_10g_f2df_conf_set(struct vtss_state_s *vtss_state,
                                     vtss_port_no_t port_no);

vtss_rc phy_10g_venice_block_level_resets(struct vtss_state_s *vtss_state,
                                          vtss_port_no_t port_no);
vtss_rc vtss_phy_10g_venice_led_conf_set(vtss_state_t *vtss_state,
                                         const vtss_port_no_t port_no,
                                         const vtss_gpio_10g_led_conf_t conf);

static BOOL venice_rev_a(vtss_state_t *vtss_state, vtss_port_no_t port_no) 
{
    if (vtss_state->phy_10g_state[port_no].revision == 0 && vtss_state->phy_10g_state[port_no].family == VTSS_PHY_FAMILY_VENICE) {
        VTSS_N(" port %u is of VENICE family and revision %u \n",port_no,vtss_state->phy_10g_state[port_no].revision);
        return 1;
    } else {
        return 0;
    }

}

#define RX_TX_MAX_MODES 3
/*                                                            1.25G,   10G LAN,       WAN */
static const u32 rx_tx_synth_freq_mult_norm   [RX_TX_MAX_MODES] = {9232,      1040,          434};
static const u32 rx_tx_synth_freq_mult_l3     [RX_TX_MAX_MODES] = {9234,      1044,          438};
static const u32 rx_tx_synth_freqm_1_norm     [RX_TX_MAX_MODES] = {   0,         0,           11};
static const u32 rx_tx_synth_freqm_0_norm     [RX_TX_MAX_MODES] = {   0,         0,    398458880};
static const u32 rx_tx_synth_freqn_0_norm     [RX_TX_MAX_MODES] = {   0,         0,   1111490560};
static const u32 rx_tx_synth_freqm_1_norm_l3  [RX_TX_MAX_MODES] = {   7,         0,           11};
static const u32 rx_tx_synth_freqm_0_norm_l3  [RX_TX_MAX_MODES] = {0xC0000000,   0,    398458880};
static const u32 rx_tx_synth_freqn_0_norm_l3  [RX_TX_MAX_MODES] = {0x40000000,   0,   1111490560};


static u32 phy_10g_rx_tx_reg_mode_idx(struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no)
{
    u32 reg_idx;
    switch (vtss_state->phy_10g_state[port_no].mode.oper_mode) {
        case VTSS_PHY_LAN_MODE:
        case VTSS_PHY_LAN_SYNCE_MODE:
        case VTSS_PHY_LAN_MIXED_SYNCE_MODE:
            reg_idx = 1;
            break;
        case VTSS_PHY_WAN_MODE:
        case VTSS_PHY_WAN_SYNCE_MODE:
        case VTSS_PHY_WAN_MIXED_SYNCE_MODE:
            reg_idx = 2;
            break;
        case VTSS_PHY_1G_MODE:
            reg_idx = 0;
            break;
        default:
            VTSS_E("Serdes10g mode not supported");
            reg_idx = 1;
    }
    return reg_idx;
}

static vtss_rc phy_10g_kr_conf_init(vtss_state_t *vtss_state,
                                    const vtss_port_no_t port_no);
#ifdef VTSS_FEATURE_10GBASE_KR
static vtss_rc venice_phy_10g_base_kr_ld_adv_ability_set (struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no, BOOL line_kr);
static vtss_rc venice_phy_10g_base_kr_training_set (struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no, BOOL line_kr);
#endif /* VTSS_FEATURE_10GBASE_KR */

/* ================================================================= *
 *  Warm Start Functions
 * ================================================================= */
#define VEN_RC_COLD(expr) (vtss_state->sync_calling_private && !vtss_state->phy_10g_state[port_no].warm_start_reg_changed ? VTSS_RC_OK : (expr))
/* serdes settings to be applied only if the last serdes setup failed and the bit could not be set to one,
   this is achieved using a specific bit(bit no 7) of DEV1_SPARE_RW1 */

#define VENICE_REV_C_PORT_SERDES_SETUP_STATUS  VTSS_VENICE_DEV1_SPARE_RW_REGISTERS_DEV1_SPARE_RW1
#define VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT  VTSS_BIT(7)
#define VENICE_REV_C_PORT_F2DF_RECIEVER_SETUP_STATUS_BIT VTSS_BIT(8)
#define VENICE_REV_C_PORT_F2DF_SETUP_STATUS_BIT   VTSS_BIT(6)
/* ================================================================= *
 *  Static Functions
 * ================================================================= */

static vtss_rc phy_10g_csr_read(vtss_state_t                *vtss_state,
                                const vtss_port_no_t        port_no,
                                const u32                   dev,
                                const u32                   addr,
                                u32                         *const value)
{
    vtss_rc rc = VTSS_RC_ERROR;
    if ((rc = csr_rd(vtss_state, port_no, dev, get_is32(dev, addr), addr, value)) != VTSS_RC_OK) {
        VTSS_E("Could not do CSR read");
    }
    return rc;
}

static vtss_rc phy_10g_csr_write(vtss_state_t                *vtss_state,
                                 const vtss_port_no_t        port_no,
                                 const u32                   dev,
                                 const u32                   addr,
                                 const u32                   value)
{
    vtss_rc rc = VTSS_RC_ERROR;
    if ((rc = csr_wr(vtss_state, port_no, dev, get_is32(dev, addr), addr, value)) != VTSS_RC_OK) {
        VTSS_E("Could not do CSR write");
    }

    return rc;
}

typedef struct {
    u8 ib_rib_adj;
    u8 ib_eq_ld1_offset;
    u8 ib_vscope_h_thres;
    u8 ib_vscope_l_thres;
    u8 ib_ena_400_inp;
    u8 ib_tc_dfe;
    u8 ib_tc_eq;
    u8 ld_lev_ini;
    u16 eqz_agc_max;
    u16 eqz_agc_ini;
    u8 eqz_l_min;
    u8 eqz_l_ini;
    u8 eqz_c_min;
    u8 eqz_c_ini;
    u8 ib_bias_adj;
    u8 ib_dfe_gain_adj;
    u8 eqz_c_mode;
    u8 eqz_l_mode;
    u8 ib_main_thres;
    u8 l_range_sel;
    u8 l_max;
    u8 eqz_offs_range_sel;
    u8 eqz_agc_range_sel;
    u8 eqz_c_range_sel;
} vtss_phy_10g_serdes_data_t;
static void venice_serdes_data_get_rev_a(vtss_phy_10g_serdes_data_t *data)
{
    data->ib_rib_adj = 0;
    data->ib_eq_ld1_offset = 0;
    data->ib_vscope_h_thres = 40;
    data->ib_vscope_l_thres = 23;
    data->ib_ena_400_inp = 0;
    data->ib_tc_dfe = 12;
    data->ib_tc_eq = 12;
    data->ld_lev_ini = 24;
    data->eqz_agc_max = 248;
    data->eqz_agc_ini = 104;
    data->eqz_l_min = 0;
    data->eqz_l_ini = 26;
    data->eqz_c_min = 0;
    data->eqz_c_ini = 13;
    data->ib_bias_adj = 31;
    data->ib_dfe_gain_adj = 63;
    data->eqz_c_mode = 0;
    data->eqz_l_mode = 0;
    data->ib_main_thres = 32;
    data->l_range_sel = 22;
    data->l_max = 62;
    data->eqz_offs_range_sel = 20;
    data->eqz_agc_range_sel = 20;
    data->eqz_c_range_sel = 23;
}

/* venice rev A serdes */
static vtss_rc venice_line_sd10g_tx_cfg_lan10g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    u32 d_filter = 0;
    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.use_conf) {
        d_filter  = vtss_state->phy_10g_state[port_no].mode.serdes_conf.d_filter;
    } else {
        d_filter  = 0x7DF820;
    }


    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);

    MEPA_MSLEEP(1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(23),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL(2),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3_SYNTH_FREQM_0(0));

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4_SYNTH_FREQN_0(0));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(5) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(1040) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1(8),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_SPEED |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED(1),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_SPEED |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA |
            0 |
            0 |
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_DIR |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_SPEED |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_DIR |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            0 |
            0 |
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN(7),
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_INP_LOOP |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_PAD_LOOP |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SER_INV |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT(1) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(d_filter),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0, 
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            0,VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END(198),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);
    MEPA_MSLEEP(2);
    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_LOCK_STAT, &value);
    // after read value is expected to be 1
    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_STAT, &value);
    // after read value is expected to be 13
    return VTSS_RC_OK;

}



static vtss_rc venice_line_sd10g_rx_cfg_lan10g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{

    vtss_phy_10g_serdes_data_t data;
    venice_serdes_data_get_rev_a(&data);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    MEPA_MSLEEP(1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_LOOPDRV_ENA |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ(data.ib_bias_adj),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(15),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(2),
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0(0));

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0(0));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(5) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(1040) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1(8),
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(54) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ(data.ib_rib_adj) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET(data.ib_eq_ld1_offset) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL(2) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H(25),
                VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE(data.eqz_c_mode) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE(data.eqz_l_mode) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(data.ib_vscope_h_thres) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(data.ib_vscope_l_thres) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES(data.ib_main_thres),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET);

       CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10,
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_DRV |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11,
            data.ib_ena_400_inp |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE(data.ib_tc_dfe) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ(data.ib_tc_eq),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_ENA_400_INP |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(3) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A |
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_M |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_H |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_L);


    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0 , 
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_ENA);
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END(198),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_LOCK_STAT, &value);
    // after read value is expected to be 1

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_STAT, &value);
    // after read value is expected to be 13
    return VTSS_RC_OK;
}

static vtss_rc venice_line_sd10g_apc_cfg_lan10g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    BOOL rev_a =  venice_rev_a(vtss_state, port_no);
    vtss_phy_10g_serdes_data_t data;
    venice_serdes_data_get_rev_a(&data);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(4),
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP);
        
    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG),
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_AUTO_RESTART);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME(50000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE);

    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_ld_ctrl) {
        VTSS_I("Setting APC line ld_lev_ini to %x\n",  
                         vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl);
        data.ld_lev_ini =  vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl;     
    }

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI(data.ld_lev_ini),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK(65535) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK(1000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL(65535) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL(1000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH(5) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH(2) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL(data.eqz_offs_range_sel) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX(255),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX);

    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN);

    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI(128),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI);


    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL(data.eqz_agc_range_sel) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX(data.eqz_agc_max) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI(104),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_DIR_SEL);

    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_offs_ctrl) {
       VTSS_I("Setting APC OFFS PAR CFG to %x\n", 
       vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_eqz_offs_par_cfg);
       CSR_WARM_WR(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
                     vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_eqz_offs_par_cfg);            
   }


    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL(data.l_range_sel) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX(data.l_max) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN(data.eqz_l_min),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN);
            CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG),
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI(26),
                    VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI);

        CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL),
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE(1),
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL(data.eqz_c_range_sel) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN(data.eqz_c_min),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN);

    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG),
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI(13),
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL),
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE(1),
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX(127) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI(64),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX(48) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI(32),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(2),
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);

        MEPA_MSLEEP(2);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);

    return VTSS_RC_OK;
}

static vtss_rc venice_line_serdes_lan10g (vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    VTSS_RC(venice_line_sd10g_tx_cfg_lan10g(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_rx_cfg_lan10g(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_apc_cfg_lan10g(vtss_state,port_no));
    return VTSS_RC_OK;
}


static vtss_rc venice_line_sd10g_tx_cfg_wan10g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    u32 d_filter = 0;
    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.use_conf) {
        d_filter  = vtss_state->phy_10g_state[port_no].mode.serdes_conf.d_filter;
    } else {
        d_filter  = 0x7DF820;
    }

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(23),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL(2),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3_SYNTH_FREQM_0(398458880));

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4_SYNTH_FREQN_0(1111490560));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(434) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(11) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1(15),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_SPEED |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED(1),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_SPEED |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA |
            0 |
            0 |
            0 | 
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_DIR |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_SPEED |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_DIR |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            0 |
            0 |
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN(7),
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_INP_LOOP |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_PAD_LOOP |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SER_INV |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT(1) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(d_filter),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END(205),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_LOCK_STAT, &value);
    // after read value is expected to be 1

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_STAT, &value);
    // after read value is expected to be 13
    return VTSS_RC_OK;
}



static vtss_rc venice_line_sd10g_rx_cfg_wan10g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    vtss_phy_10g_serdes_data_t data;
    venice_serdes_data_get_rev_a(&data);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    MEPA_MSLEEP(1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL(0)|
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN  |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_LOOPDRV_ENA |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA  |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ(data.ib_bias_adj),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ);


    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(15),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(2),
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0(398458880));

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0(1111490560));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(434) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1(11) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1(15),
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(54) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ(data.ib_rib_adj) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET(data.ib_eq_ld1_offset) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL(2) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H(25),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE(data.eqz_c_mode) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE(data.eqz_l_mode) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(data.ib_vscope_h_thres) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(data.ib_vscope_l_thres) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES(data.ib_main_thres),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10,
            0 |
            0, 
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_DRV |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11,
            data.ib_ena_400_inp |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE(data.ib_tc_dfe) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ(data.ib_tc_eq),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_ENA_400_INP |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(3) |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A |
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_M |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_H |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_L);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END(205),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_LOCK_STAT, &value);
    // after read value is expected to be 1

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_STAT, &value);
    // after read value is expected to be 13
    return VTSS_RC_OK;
}

static vtss_rc venice_line_sd10g_apc_cfg_wan10g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{

    BOOL rev_a =  venice_rev_a(vtss_state, port_no);
    vtss_phy_10g_serdes_data_t data;
    venice_serdes_data_get_rev_a(&data);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(4),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG),
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_AUTO_RESTART);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME(50000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE);

     if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_ld_ctrl) {
         VTSS_I("Setting APC line ld_lev_ini to %x\n",  
                         vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl);
         data.ld_lev_ini =  vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl;     
     }

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI(data.ld_lev_ini),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK(65535) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK(1000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL(65535) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL(1000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH(5) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH(2) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX(255),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX);

    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI(128),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI);
    //polarity change settings here i guess not required in venice 
    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX(data.eqz_agc_max) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI(104),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_DIR_SEL);

    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_offs_ctrl) {
       VTSS_I("Setting APC OFFS PAR CFG to %x\n", 
       vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_eqz_offs_par_cfg);
       CSR_WARM_WR(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
                     vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_eqz_offs_par_cfg);            
    }

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL(data.l_range_sel) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX(data.l_max) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN(data.eqz_l_min),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_MIN);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI(26),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE);


    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL(23) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN(data.eqz_c_min),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_MIN);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI(13),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE);


    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX(127) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI(64),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX(48) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI(32),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(2),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);

    return VTSS_RC_OK;
}

static vtss_rc venice_line_serdes_wan10g (vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    VTSS_RC(venice_line_sd10g_tx_cfg_wan10g(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_rx_cfg_wan10g(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_apc_cfg_wan10g(vtss_state,port_no));
    return VTSS_RC_OK;
}


static vtss_rc venice_line_sd10g_tx_cfg_lan1g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);

    MEPA_MSLEEP(1);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(23),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL(0),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3_SYNTH_FREQM_0(0));

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4_SYNTH_FREQN_0(0));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(4) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(9232) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1(8),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED(0),
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_SPEED |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA |
            0 |
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_DIR |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_SPEED |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_DIR);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            0 |
            0 |
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(1) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SER_INV |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN(7),
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_INP_LOOP |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_PAD_LOOP |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT(1) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL |
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(0x820820),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END(512),
            VTSS_M_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_LOCK_STAT, &value);
    // after read value is expected to be 1

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_STAT, &value);
    // after read value is expected to be 13

    return VTSS_RC_OK;

}



static vtss_rc venice_line_sd10g_rx_cfg_lan1g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    MEPA_MSLEEP(1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_LOOPDRV_ENA |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ(31),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(15),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(0),
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0(0));

    CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0(0));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(4) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(9232) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1(8),
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(64) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL(2) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ);
       
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H(25),
                VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(40) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(23) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES(32),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10,
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_DRV |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE(12) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ(12),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_ENA_400_INP |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(2) |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(2) |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A |
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_M |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_H |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_L);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END(512),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_LOCK_STAT, &value);
    // after read value is expected to be 1

    // CSR_RD_BITGRP(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_STAT, &value);
    // after read value is expected to be 13

    return VTSS_RC_OK;

}

static vtss_rc venice_line_sd10g_apc_cfg_lan1g(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    BOOL rev_a =  venice_rev_a(vtss_state, port_no);
    u8 ld_lev_ini;

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG),
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_AUTO_RESTART);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME(50000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_FSM1_TIMER_CFG_FSM1_OP_TIME);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_PARCTRL_SYNC_CFG_FSM1_OP_MODE);

    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_ld_ctrl) {
        VTSS_I("Setting APC line ld_lev_ini to %x\n",  
                         vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl);
        ld_lev_ini =  vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl;     
    } else {
        ld_lev_ini = 24;
    }

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI(ld_lev_ini),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_LD_LEV_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK(65535) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK(1000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_DEADTIME_WRK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG0_LD_T_TIMEOUT_WRK);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL(65535) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL(1000),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_DEADTIME_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL_CFG1_LD_T_TIMEOUT_CAL);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH(5) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_C_PAT_MATCH |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG0_EQZ_L_PAT_MATCH);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH(2) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_OFFS_PAT_MATCH |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MASK |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_PAT_MATCH_CFG1_EQZ_AGC_PAT_MATCH);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX(255),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MAX);
    
    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI(128),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_INI);
    //polarity settings added here 
    CSR_COLD_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL_EQZ_OFFS_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX(248) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_MIN);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI(104),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL_EQZ_AGC_SYNC_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG_EQZ_OFFS_DIR_SEL);

    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_offs_ctrl) {
       VTSS_I("Setting APC OFFS PAR CFG to %x\n", 
       vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_eqz_offs_par_cfg);
       CSR_WARM_WR(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG),
                     vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_eqz_offs_par_cfg);            
    }

    //EQZ_C_MIN and EQZ_L_MIN not being set here 
    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE(1) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG_EQZ_L_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL_EQZ_L_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE(1) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG_EQZ_C_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL_EQZ_C_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX(127) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI(64),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL_DFE1_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX(48) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI(32),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL_DFE2_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL_DFE3_SYNC_MODE);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL(20) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_CHG_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_RANGE_SEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MAX |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_MIN |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE(1),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL_DFE4_SYNC_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(2),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);


    return VTSS_RC_OK;
}

static vtss_rc venice_line_serdes_lan1g (vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    VTSS_RC(venice_line_sd10g_tx_cfg_lan1g(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_rx_cfg_lan1g(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_apc_cfg_lan1g(vtss_state,port_no));
    return VTSS_RC_OK;
}
static vtss_chip_name_t get_chip_name(void)
{
   return VTSS_SD10G65_CHIP_VENICE_C;
}
static vtss_rc venice_line_serdes(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    vtss_phy_10g_mode_t *mode = &vtss_state->phy_10g_state[port_no].mode;
    u32 value;
    BOOL use_d_filter = FALSE;
    u32 d_filter;
    vtss_sd10g65_setup_tx_args_t  config_tx = {0};
    vtss_sd10g65_setup_rx_args_t  config_rx = {0};
    vtss_sd10g65_setup_apc_args_t config_apc = {0};
    //vtss_sd10g65_f_pll_t          f_pll = {0};
    //vtss_sd10g65_preset_t         preset = serdes2preset(mode);
    BOOL rev_a = venice_rev_a(vtss_state, port_no);

    if(!rev_a) {
        /* Initialize the configuration with default values */
        VTSS_RC(vtss_sd10g65_setup_tx_args_init(&config_tx));
        VTSS_RC(vtss_sd10g65_setup_rx_args_init(&config_rx));
        VTSS_RC(vtss_sd10g65_setup_apc_args_init(&config_apc));
        config_tx.chip_name = config_rx.chip_name = config_apc.chip_name = get_chip_name();
        switch (mode->oper_mode) {
            case VTSS_PHY_LAN_MODE:
            case VTSS_PHY_LAN_SYNCE_MODE:
            case VTSS_PHY_LAN_MIXED_SYNCE_MODE:
                config_rx.f_mode = config_tx.f_mode = VTSS_SD10G65_MODE_10G_LAN;
                use_d_filter = TRUE;
                VTSS_N("port %u operation mode is VTSS_SD10G65_MODE_10G_LAN",port_no);
                break;
            case VTSS_PHY_WAN_MODE:
            case VTSS_PHY_WAN_SYNCE_MODE:
            case VTSS_PHY_WAN_MIXED_SYNCE_MODE:
                config_rx.f_mode = config_tx.f_mode = VTSS_SD10G65_MODE_10G_WAN;
                use_d_filter = TRUE;
                VTSS_N("port %u operation mode is VTSS_SD10G65_MODE_10G_WAN",port_no);
                break;
            case VTSS_PHY_1G_MODE:
                config_rx.f_mode = config_tx.f_mode = VTSS_SD10G65_MODE_1G_LAN;
                config_rx.if_width = config_tx.if_width = config_apc.if_width = 10;
                config_tx.f_pll.f_pll_khz = config_rx.f_pll.f_pll_khz = config_apc.f_pll.f_pll_khz = 1e6;
                config_tx.f_pll.ratio_num = config_rx.f_pll.ratio_num = config_apc.f_pll.ratio_num = 10;
                config_tx.f_pll.ratio_den = config_rx.f_pll.ratio_den = config_apc.f_pll.ratio_den = 8;
                use_d_filter = FALSE;
                VTSS_N("port %u operation mode is VTSS_SD10G65_MODE_1G_LAN",port_no);
                break;
            default:
                config_rx.f_mode = config_tx.f_mode = VTSS_SD10G65_MODE_10G_LAN;
                VTSS_N("port %u default operation mode is VTSS_SD10G65_MODE_10G_LAN",port_no);
                break;
        }

        switch (vtss_state->phy_10g_state[port_no].mode.l_media) {
            case VTSS_MEDIA_TYPE_SR:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_SR_HW;
                VTSS_N("port %u preset is VTSS_SD10G65_SR_HW",port_no);
                break;;
            case VTSS_MEDIA_TYPE_SR2:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_SR2_HW;
                VTSS_N("port %u preset is VTSS_SD10G65_SR2_HW",port_no);
                break;;
            case VTSS_MEDIA_TYPE_DAC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_DAC_HW;
                VTSS_N("port %u preset is VTSS_SD10G65_DAC_HW",port_no);
                break;
            case VTSS_MEDIA_TYPE_ZR:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_ZR_HW;
                VTSS_N("port %u preset is VTSS_SD10G65_ZR_HW",port_no);
                break;
            case VTSS_MEDIA_TYPE_KR:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_KR_HW;
                VTSS_N("port %u preset is VTSS_SD10G65_KR_HW",port_no);
                break;
            case VTSS_MEDIA_TYPE_SR_SC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_SR_SC;
                VTSS_N("port %u preset is VTSS_SD10G65_SR_SC",port_no);
                break;;
            case VTSS_MEDIA_TYPE_SR2_SC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_SR2_SC;
                VTSS_N("port %u preset is VTSS_SD10G65_SR2_SC",port_no);
                break;;
            case VTSS_MEDIA_TYPE_DAC_SC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_DAC_SC;
                VTSS_N("port %u preset is VTSS_SD10G65_DAC_SC",port_no);
                break;
            case VTSS_MEDIA_TYPE_ZR_SC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_ZR_SC;
                VTSS_N("port %u preset is VTSS_SD10G65_ZR_SC",port_no);
                break;
            case VTSS_MEDIA_TYPE_ZR2_SC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_ZR_SC;
                config_apc.ld_lev_ini = TRUE;
                config_apc.ld_lev_ini_val = 40;     
                VTSS_N("port %u preset is VTSS_SD10G65_ZR_SC",port_no);
                break;
            case VTSS_MEDIA_TYPE_KR_SC:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_KR_SC;
                VTSS_N("port %u preset is VTSS_SD10G65_KR_SC",port_no);
                break;

            default:
                config_rx.preset = config_apc.preset = VTSS_SD10G65_SR_HW;
                VTSS_N("port %u default preset is VTSS_SD10G65_SR_HW",port_no);
                break;
        }

        /* set LD_LEV_INI to user supplied value */
        if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_ld_ctrl) {
            VTSS_I("Setting APC line ld_lev_ini to %x\n",  
                         vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl);
            config_apc.ld_lev_ini = TRUE;
            config_apc.ld_lev_ini_val = vtss_state->phy_10g_state[port_no].mode.serdes_conf.apc_line_eqz_ld_ctrl;     
        }

        CSR_RD(port_no,VENICE_REV_C_PORT_SERDES_SETUP_STATUS, &value);
        value &= VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT;
        //if the serdes setup was completed before, don't execute these function calls, for warm start purposes.
        if(!value){
            VTSS_I("SERDES_SETUP:Venice C line serdes called");
            vtss_venice_c_sd10g_setup_tx(vtss_state,config_tx,port_no);

            if ((vtss_state->phy_10g_state[port_no].mode.serdes_conf.use_conf) && use_d_filter) {
                d_filter = vtss_state->phy_10g_state[port_no].mode.serdes_conf.d_filter;
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2,
                        VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(d_filter),
                        VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER);
            }
            vtss_venice_c_sd10g_setup_rx(vtss_state,config_rx,port_no);
            vtss_venice_c_apc10g_setup(vtss_state,config_apc,port_no);
       }
    } else {
        switch (mode->oper_mode) {
            case VTSS_PHY_LAN_MODE:
            case VTSS_PHY_LAN_SYNCE_MODE:
            case VTSS_PHY_LAN_MIXED_SYNCE_MODE:
                VTSS_RC(venice_line_serdes_lan10g(vtss_state, port_no));
                break;
            case VTSS_PHY_WAN_MODE:
            case VTSS_PHY_WAN_SYNCE_MODE:
            case VTSS_PHY_WAN_MIXED_SYNCE_MODE:
                VTSS_RC(venice_line_serdes_wan10g(vtss_state, port_no));
                break;
            case VTSS_PHY_1G_MODE:
                VTSS_RC(venice_line_serdes_lan1g(vtss_state, port_no));
                break;
            default:
                VTSS_E("Serdes10g mode not supported");
        }
    }
    return VTSS_RC_OK;
}

static vtss_rc venice_line_sd10g_rx_ib_cal_cfg(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    BOOL rev_a = venice_rev_a(vtss_state, port_no); 
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0 |
            0 ,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    MEPA_MSLEEP(1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(3),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_LOOPDRV_ENA |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ(31),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(7) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(15),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3_SYNTH_FREQM_0(0xA0000000));

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4_SYNTH_FREQN_0(0xA0000000));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(15) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(12017) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1(2),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1(15),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(64),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(3) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(3),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(10) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(35),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL(2) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE(31) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA,
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H(25),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_LAT_NEUTRAL,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_LAT_NEUTRAL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_LAT_NEUTRAL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(40) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(23) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES(32),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2 |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES);
    if(!rev_a){
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET);
    } else {
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET);
    }
    
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(0),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10,
            0 |
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_DRV |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE(12) |
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ(12),
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_ENA_400_INP |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE |
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(2) |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(2) |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A |
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP |
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_DIS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR(0) |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES(10),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR |
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT(2) |
            0 |
            0 |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA |
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END(2909),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(10);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(4),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(5),
            VTSS_M_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL);

    MEPA_MSLEEP(50);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    return VTSS_RC_OK;

}

static vtss_rc venice_line_sd10g_apc_ib_cal_cfg(vtss_state_t *vtss_state, vtss_port_no_t port_no, BOOL cold_fix)
{
    BOOL rev_a = venice_rev_a( vtss_state, port_no); 
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            0 |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(5) |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL |
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_DIS_SWAP);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG),
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_AUTO_RESTART);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI(104),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG_EQZ_AGC_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI(64),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG_DFE1_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI(32),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG_DFE2_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG_DFE3_INI);

    CSR_WARM_WRM(port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG),
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI(16),
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG_DFE4_INI);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

    if ( cold_fix ) {
        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(1),
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);

        MEPA_MSLEEP(1);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
                0 |
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_OFFSCAL,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_IB_SEL |
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_OFFSCAL);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_OFFSCAL);

        MEPA_MSLEEP(50);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_IB_SEL |
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_OFFSCAL,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_OFFSCAL_IB_SEL |
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG1_START_OFFSCAL);
    } else {
        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(5),
                VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);

        MEPA_MSLEEP(2);

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);
    }

    MEPA_MSLEEP(200);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(0) |
            0,
            VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE |
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA);

    return VTSS_RC_OK;
}

static vtss_rc venice_line_serdes_ib_cal (vtss_state_t *vtss_state, vtss_port_no_t port_no, BOOL cold_fix)
{
    VTSS_RC(venice_line_sd10g_rx_ib_cal_cfg(vtss_state,port_no));
    VTSS_RC(venice_line_sd10g_apc_ib_cal_cfg(vtss_state,port_no, cold_fix));
    return VTSS_RC_OK;
}

static vtss_rc venice_sd6g_cfg(vtss_state_t *vtss_state, vtss_port_no_t port_no, vtss_serdes_mode_t mode)
{
    u32  ser_alisel, ob_ena_cas, pll_fsm_ctrl_data, ob_prec, ob_post0, i, ib_ini_lp, ib_max_lp, ib_min_lp,ob_sr,ob_sr_h;
    BOOL ser_enali, pll_ena_rot, hrate, qrate, ifmode, ilv_mode_ena;
    u8 ddr_mode, pat_sel_offset;

    switch (mode) {
    case VTSS_SERDES_MODE_XAUI:
        ilv_mode_ena = 0;
        ob_sr = 0;
        ob_sr_h = 1;
        ob_post0 = 6;
        if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_SHORT_RANGE) {
            ob_post0 = 5;
        } else if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_LONG_RANGE) {
            ob_post0 = 10;
        }
        ob_prec = 0;
        pll_fsm_ctrl_data = 48;
        hrate = 1;
        qrate = 0;
        ifmode = 1;
        ob_ena_cas = 1;
        ser_alisel = 1;
        ser_enali = 1;
        pll_ena_rot = 1;
        break;
    case VTSS_SERDES_MODE_RXAUI:
        ilv_mode_ena = 1;
        ob_sr = 0;
        ob_sr_h = 0;
        ob_post0 = 0x11;
        if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_SHORT_RANGE) {
            ob_post0 = 5;
        } else if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_LONG_RANGE) {
            ob_post0 = 10;
        }
        ob_prec = 0;
        pll_fsm_ctrl_data = 96;
        hrate = 0;
        qrate = 0;
        ifmode = 3;
        ob_ena_cas = 1;
        ser_alisel = 1;
        ser_enali = 1;
        pll_ena_rot = 1;
        break;
    case VTSS_SERDES_MODE_SGMII:
        ilv_mode_ena = 0;
        ob_sr = 7;
        ob_sr_h = 1;
        ob_post0 = 0;
        ob_prec = 0;
        pll_fsm_ctrl_data = 60;
        hrate = 0;
        qrate = 1;
        ifmode = 1;
        ob_ena_cas = 2;
        ser_alisel = 0;
        ser_enali = 1;
        pll_ena_rot = 0;
        break;
    default:
        VTSS_E("Serdes6g mode not supported:%u",mode);
        return VTSS_RC_ERROR;
    }
    /* The following settings are synchronized with TN1052. */
    VTSS_I("Configure the Serdes6G port:%u", port_no);

    /* 
     * Use of param 'use_conf' is deprecated and should be used 'ib_conf' instead for
     * setting 'ib_ini_lp', 'ib_max_lp' & 'ib_min_lp'
     */
    ib_ini_lp = 1;
    ib_max_lp = 2;
    ib_min_lp = 0;
    /* Set IB params for digital offset regulation */
    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.dig_offset_reg) {
        VTSS_D("Set to digital offset Regulation\n");
        pat_sel_offset = 0x1;
    } else {
        /* Set to analog offset regulation */
        VTSS_D("Default to analog offset Regulation\n");
        pat_sel_offset = 0x0;
    }

    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.ib_conf) {
        ib_ini_lp = vtss_state->phy_10g_state[port_no].mode.serdes_conf.ib_ini_lp;
        ib_max_lp = vtss_state->phy_10g_state[port_no].mode.serdes_conf.ib_max_lp;
        ib_min_lp = vtss_state->phy_10g_state[port_no].mode.serdes_conf.ib_min_lp;
    }    

    /* Squelch TX output during the Calibration if enabled */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_IDLE,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_IDLE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_RTRM_ADJ(13),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_RTRM_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA_DES_PHS_CTRL(2),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA_DES_PHS_CTRL);
    if ( ilv_mode_ena ) {
        ddr_mode = vtss_state->phy_10g_state[port_no].mode.ddr_mode;
        if ( ddr_mode == VTSS_DDR_MODE_K ) {
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA ,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA | 
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
        } else if (ddr_mode == VTSS_DDR_MODE_A) {
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
        } else {
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3),
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
        }
    } else {
        CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                0,
                VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
    }

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3,
                 0,
                 VTSS_M_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL((vtss_state->phy_10g_state[port_no].loopback.enable && (vtss_state->phy_10g_state[port_no].loopback.lb_type == VTSS_LB_H2 || vtss_state->phy_10g_state[port_no].loopback.lb_type == VTSS_LB_SYSTEM_XS_SHALLOW)) ? 0 : ser_alisel) |
                 (ser_enali ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI : 0)|
                 (ser_enali ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN : 0),
                 VTSS_BIT(8) /* SER_4TAP_ENA=0 */ |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_ENA1V_MODE |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_POL  |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_POST0(ob_post0) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_PREC(ob_prec),
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_ENA1V_MODE |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_POL  |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_POST0 |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_PREC);
    
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR(ob_sr) |
            (ob_sr_h ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR_H : 0),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR_H);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS(ob_ena_cas),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
                 VTSS_BIT(8) | VTSS_BIT(9), // SNFBC='b8 / SNFBV='b9
                 VTSS_BIT(8) | VTSS_BIT(9));

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_OFFS(3) |
//            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_DIV4 = 0
                 (pll_ena_rot ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_ROT : 0),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_OFFS |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_DIV4 |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_ROT);


    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_CTRL_DATA(pll_fsm_ctrl_data) |
//            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_DIR = 0
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_FRQ,
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_CTRL_DATA |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_DIR |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_FRQ);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
                 (hrate ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_HRATE : 0) |
                 (qrate ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_QRATE : 0) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_IF_MODE(ifmode),
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_HRATE |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_QRATE |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_IF_MODE);

    /* Enable PLL_CFGB */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA);

    MEPA_MSLEEP(20);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_VBULK_SEL |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_ICML_ADJ(5) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL(0),
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_VBULK_SEL |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_ICML_ADJ |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL);


    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_HP(1) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_MID(1) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_LP(2) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET(0),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_HP |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_MID |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_LP |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TJTAG(8) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET(16),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TJTAG |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY(15),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_HP |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_MID |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_LP |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_TINFV(3) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFI(31) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFS(7),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_TINFV |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFI |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFS);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_OCALS(32) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_TCALV(12) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UMAX(2) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UREG(4),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_OCALS |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_TCALV |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UMAX |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UREG);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_MID(31),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_MID);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_LP(ib_ini_lp) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_OFFSET(31),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_LP |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_HP(63) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_MID(63),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_HP |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_MID);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_LP(ib_max_lp) |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_OFFSET(63),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_LP |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5B_IB_MIN_LP(ib_min_lp),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5B_IB_MIN_LP);

    /* Start calibration workaround */
    /* Switch cal clk source to SW */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET |
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY(0),
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET |
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY);

    /* start calibration */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                 0,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA);
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA);

    CSR_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB, 0, VTSS_BIT(0));

    /* 11 clock cycles via SW */
    for (i=0; i<11; i++) {
        CSR_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB, 1, VTSS_BIT(0));
        CSR_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB, 0, VTSS_BIT(0));
    }
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
                 0,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET);
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY(15),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY);
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                 0,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA);
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA);

    /* End calibration workaround */
    MEPA_MSLEEP(15);

    /* Calibration is done, set the TSDET to 5  */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET(5),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET);

    /* Set the SIG_DET_CLK_SEL as described in TN1052 */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL(7),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL);

    /* Set pat_set_offset to 1 or 0 based on offset regulation method */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                 VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET(pat_sel_offset),
                 VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET);

    /* UnSquelch TX output after the Calibration */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_IDLE);


    return VTSS_RC_OK;
}
static vtss_rc vtss_venice_c_sd6g_ib_cal(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    vtss_rc status = VTSS_RC_OK;
    u32     value;

    /* 0. Squelch TX output during the Calibration */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_IDLE,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_IDLE);

    /* 1. detune LCPLL */
    CSR_WARM_WRM(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A,
            VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_GAIN_TEST |
            VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_GAIN_TEST(0),
            VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_GAIN_TEST |
            VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_GAIN_TEST);

    /* 2. Setup 6G macros in SGMII mode (without IB-Cal) */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3,
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN(15) |
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_DISABLE_AUTO_MODE,
            VTSS_M_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN |
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_DISABLE_AUTO_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
            0 ,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG,
            0 |
            0 |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_LPI_MODE_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_LPI_MODE_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_BW_ANA(5),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_BW_ANA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA_DES_PHS_CTRL(2),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA_DES_PHS_CTRL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL(0),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
            0 |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_RX |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_RTRM_ADJ(13),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_RTRM_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_ICML_ADJ(5),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_VBULK_SEL |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_ICML_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_HP(1) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_MID(1) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_LP(2) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SAM_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SIG_DET_ENA,
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_HP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_MID |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_LP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SAM_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SIG_DET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TJTAG(8),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TJTAG);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_HP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_MID |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_LP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_TINFV(3) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFI(31) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFS(7),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_TINFV |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFI |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_OCALS(32) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_TCALV(13) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UMAX(2) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UREG(5),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_OCALS |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_TCALV |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UMAX |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UREG);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_HP(0) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_MID(31),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_HP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_MID);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_LP(1) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_OFFSET(31),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_LP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_HP(63) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_MID(63),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_HP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_MID);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_LP(2) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_OFFSET(63),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_LP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA,
            0 |
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_DIV4 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_ROT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
            0 |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_CTRL_DATA(60),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_DIR |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_FRQ |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_CTRL_DATA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_IF_MODE(1) |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_QRATE,
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_IF_MODE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_HRATE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_QRATE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA);

    MEPA_MSLEEP(20);

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(0).PLL_CAL_NOT_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(0).PLL_OUT_OF_RANGE_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(0).PLL_CAL_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(1).PLL_CAL_NOT_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(1).PLL_OUT_OF_RANGE_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(1).PLL_CAL_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(2).PLL_CAL_NOT_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(2).PLL_OUT_OF_RANGE_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(2).PLL_CAL_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_CAL_NOT_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_OUT_OF_RANGE_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_CAL_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ILOOP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_FLOOP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ELOOP);

    /* 3. Enable FoJi on receiver side (~ -100ppm for SGMII) */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A_RX_JITTER_AMPL(100),
            VTSS_M_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A_RX_JITTER_AMPL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_STEP_FREQ(2) |
            0 |
            0 |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_FREQOFF_ENA,
            VTSS_M_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_STEP_FREQ |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_JI_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_WAVEFORM_SEL |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_FREQOFF_DIR |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_FREQOFF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL(2),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL);

    /* 4. Execute IB-Calibration */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ELOOP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL(0),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET(0),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET(16),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY(15),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FILT_OFFSET |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_SCALY);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(769),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(769),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(769),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(769),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(769),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);


    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FILT_OFFSET,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FILT_OFFSET);

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(0).IB_CAL_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(1).IB_CAL_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(2).IB_CAL_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(3).IB_CAL_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_OFFSET);

    MEPA_MSLEEP(200);

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & ~value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(0).IB_CAL_DONE is not 1!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & ~value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(1).IB_CAL_DONE is not 1!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & ~value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(2).IB_CAL_DONE is not 1!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE & ~value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_IB_STATUS0(3).IB_CAL_DONE is not 1!");
        status = VTSS_RC_ERROR;
    };

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL(7),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET(5),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET);

    /* 4.1 Power-down macro */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3,
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN(0),
            VTSS_M_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
            0 |
            0 |
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SAM_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SIG_DET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE);

    /* 4.2 Disable FoJi again */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL(0),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B,
            0 |
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_JI_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B_RX_FREQOFF_ENA);

    //LCPLL is just one and is accessed using base port.
    /* 5. Tune LCPLL again */
    CSR_WARM_WRM(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A,
            0,
            VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_GAIN_TEST);

    /* Wait until LCPLL stable again (be locked) */
    MEPA_MSLEEP(2);
    CSR_RD(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0, &value);
    if ((VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_LOCK_STATUS & ~value)) {
        VTSS_E(" VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 LOCK_STATUS is not 1!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A, &value);
    if ((VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FSM_LOCK & ~value)) {
        VTSS_E(" VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A FSM_LOCK is not 1!");
        status = VTSS_RC_ERROR;
    };
    CSR_RD(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A, &value);
    if (VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A_FSM_STAT(value) != 6) {
        VTSS_E(" VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A FSM_STAT value is not 6!");
        status = VTSS_RC_ERROR;
    };

    return status;
}
typedef struct {
    u8     lane_ena_man;
    u8     ob_post0;
    BOOL   ob_sr_h;
    u8     ob_sr;
    u8     ob_ena_cas;
    BOOL   pll_ena_rot;        
    BOOL   pll_rot_frq;        
    u8     fsm_ctrl_data;      
    BOOL   hrate;
    u8     if_mode;
    BOOL   qrate; 
    BOOL   ser_en_win;         
    BOOL   ser_enali;          
    u8     ser_alisel;  
}vtss_phy_10g_sd6g_data_t;

static vtss_rc vtss_venice_c_sd6g_data_get(vtss_state_t *vtss_state, vtss_port_no_t port_no,vtss_phy_10g_sd6g_data_t *serdes_data, vtss_serdes_mode_t mode){
    switch(mode){
        case VTSS_SERDES_MODE_SGMII:
            VTSS_I("6g serdes mode selected is SGMII\n");
            serdes_data->lane_ena_man = 8;  
            serdes_data->ob_post0 = 0;
            serdes_data->ob_sr_h = 1;
            serdes_data->ob_sr = 7;
            serdes_data->ob_ena_cas = 2;
            serdes_data->pll_ena_rot = 0;
            serdes_data->pll_rot_frq = 0;
            serdes_data->fsm_ctrl_data = 60;
            serdes_data->hrate = 0;
            serdes_data->if_mode = 1;
            serdes_data->qrate = 1;
            serdes_data->ser_en_win = 0;
            serdes_data->ser_enali = 0;
            serdes_data->ser_alisel = 0;
            break;
        case VTSS_SERDES_MODE_XAUI:
            VTSS_I("6g serdes mode selected is XAUI\n");
            serdes_data->lane_ena_man = 15;
            serdes_data->ob_post0 = 5;
            if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_SHORT_RANGE) {
                serdes_data->ob_post0 = 5;
            } else if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_LONG_RANGE) {
                serdes_data->ob_post0 = 10;
            }
            serdes_data->ob_sr_h = 1;
            serdes_data->ob_sr = 0;
            serdes_data->ob_ena_cas = 0;
            serdes_data->pll_ena_rot = 1;
            serdes_data->pll_rot_frq = 1;
            serdes_data->fsm_ctrl_data = 48;
            serdes_data->hrate = 1;
            serdes_data->if_mode = 1;
            serdes_data->qrate = 0;
            serdes_data->ser_en_win = 1;
            serdes_data->ser_enali = 1;
            serdes_data->ser_alisel = 1;
            break;
        case VTSS_SERDES_MODE_RXAUI:
            VTSS_I("6g serdes mode selected is RXAUI\n");
            serdes_data->lane_ena_man = 5;
            serdes_data->ob_post0 = 5;
            if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_SHORT_RANGE) {
                serdes_data->ob_post0 = 5;
            } else if (vtss_state->phy_10g_state[port_no].mode.link_6g_distance == VTSS_6G_LINK_LONG_RANGE) {
                serdes_data->ob_post0 = 10;
            }
            serdes_data->ob_sr_h = 0;
            serdes_data->ob_sr = 0;
            serdes_data->ob_ena_cas = 0;
            serdes_data->pll_ena_rot = 1;
            serdes_data->pll_rot_frq = 1;
            serdes_data->fsm_ctrl_data = 96;
            serdes_data->hrate = 0;
            serdes_data->if_mode = 3;
            serdes_data->qrate = 0;
            serdes_data->ser_en_win = 1;
            serdes_data->ser_enali = 1;
            serdes_data->ser_alisel = 1;
            break;
        default:
            VTSS_E("SERDES 6G MODE NOT SUPPORTED\n");
            return VTSS_RC_ERROR;
    }
    return VTSS_RC_OK;
}
 
 

static vtss_rc vtss_venice_c_sd6g_cfg( vtss_state_t *vtss_state, vtss_port_no_t port_no, vtss_serdes_mode_t serdes_mode)
{

    vtss_rc status = VTSS_RC_OK;
    u32     value, lane_used;
    u8      pat_sel_offset,ddr_mode;
    vtss_phy_10g_sd6g_data_t serdes_data;
    vtss_phy_10g_mode_t *mode = &vtss_state->phy_10g_state[port_no].mode;

    memset(&serdes_data, 0, sizeof(vtss_phy_10g_sd6g_data_t));
    vtss_venice_c_sd6g_data_get(vtss_state, port_no, &serdes_data, serdes_mode);
    //in case of SGMII mode this information is required for selecting appropriate lane
    if(serdes_mode == VTSS_SERDES_MODE_SGMII && mode->interface == VTSS_PHY_SGMII_LANE_0_XFI){
        serdes_data.lane_ena_man = 1;
    }
    if (vtss_state->phy_10g_state[port_no].mode.serdes_conf.dig_offset_reg) {
        VTSS_D("Set to digital offset Regulation\n");
        pat_sel_offset = 0x1;
    } else {
        /* Set to analog offset regulation */
        VTSS_D("Default to analog offset Regulation\n");
        pat_sel_offset = 0x0;
    }

    if ( serdes_mode == VTSS_SERDES_MODE_RXAUI){
        ddr_mode = vtss_state->phy_10g_state[port_no].mode.ddr_mode;
        if ( ddr_mode == VTSS_DDR_MODE_K ) {
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA ,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA | 
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
        } else if (ddr_mode == VTSS_DDR_MODE_A) {
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
        } else {
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3),
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                    VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
        }
    } else {
        CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG,
                0,
                VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE_ENA |
                VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG_ILV_MODE | VTSS_BIT(2) | VTSS_BIT(3));
    }

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3,
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN(serdes_data.lane_ena_man) |
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_DISABLE_AUTO_MODE,
            VTSS_M_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_LANE_ENA_MAN |
            VTSS_F_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3_DISABLE_AUTO_MODE);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG,
            0 |
            0 |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_LPI_MODE_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_LPI_MODE_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE |
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_PREC(0) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_POST0(serdes_data.ob_post0) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_ENA1V_MODE,
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_PREC |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_POST0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_ENA1V_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B,
            (serdes_data.ob_sr_h ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR_H : 0 )|
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR(serdes_data.ob_sr),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR_H |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B_OB_SR);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS(serdes_data.ob_ena_cas) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV(48),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_BW_ANA(5),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_BW_ANA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA_DES_PHS_CTRL(2),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA_DES_PHS_CTRL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL(0),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB_DES_CPMD_SEL);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
            0 |
            0 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_RX |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_ENA_LANE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_SYS_RST);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL(7) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_RTRM_ADJ(13),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_SIG_DET_CLK_SEL |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_RTRM_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_VBULK_SEL |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_ICML_ADJ(5),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_VBULK_SEL |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A_IB_ICML_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_HP(1) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_MID(1) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_LP(2) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET(pat_sel_offset) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SAM_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SIG_DET_ENA,
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_HP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_MID |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_LP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_PAT_SEL_OFFSET |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SAM_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_EQZ_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_REG_ENA |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_SIG_DET_ENA);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET(5) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TJTAG(8),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TSDET |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A_IB_TJTAG);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B,
            0 |
            0 |
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_HP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_MID |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B_IB_FRC_LP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_TINFV(3) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFI(31) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFS(7),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_TINFV |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFI |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A_IB_OINFS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_OCALS(32) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_TCALV(13) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UMAX(2) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UREG(5),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_OCALS |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_TCALV |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UMAX |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B_IB_UREG);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_HP(0) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_MID(31),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_HP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A_IB_INI_MID);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_LP(1) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_OFFSET(31),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_LP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B_IB_INI_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_HP(63) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_MID(63),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_HP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A_IB_MAX_MID);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_LP(2) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_OFFSET(63),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_LP |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B_IB_MAX_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB(768),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB_GP_LSB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA,
            0 |
            (serdes_data.pll_ena_rot ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_ROT : 0),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_DIV4 |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_ROT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
            0 |
            (serdes_data.pll_rot_frq ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_FRQ : 0)|
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_CTRL_DATA(serdes_data.fsm_ctrl_data),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_DIR |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_ROT_FRQ |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_CTRL_DATA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_IF_MODE(serdes_data.if_mode) |
            (serdes_data.hrate ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_HRATE : 0)|
            (serdes_data.qrate ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_QRATE : 0),
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_IF_MODE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_HRATE |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_QRATE);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB_PLL_FSM_ENA);

    MEPA_MSLEEP(20);
    if(serdes_mode == VTSS_SERDES_MODE_SGMII && mode->interface == VTSS_PHY_SGMII_LANE_0_XFI){
        lane_used = 0;
    } else {
        lane_used = 3;
    }
    if(serdes_mode == VTSS_SERDES_MODE_RXAUI) {
        lane_used = 0;
    }
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(lane_used), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_CAL_NOT_DONE is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(lane_used), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_OUT_OF_RANGE_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(lane_used), &value);
    if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
        VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_CAL_ERR is not 0!");
        status = VTSS_RC_ERROR;
    };

    if(serdes_mode == VTSS_SERDES_MODE_XAUI){
        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(1).PLL_CAL_NOT_DONE is not 0!");
            status = VTSS_RC_ERROR;
        };

        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(1).PLL_OUT_OF_RANGE_ERR is not 0!");
            status = VTSS_RC_ERROR;
        };

        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(1).PLL_CAL_ERR is not 0!");
            status = VTSS_RC_ERROR;
        };
    }

    if(serdes_mode == VTSS_SERDES_MODE_XAUI || serdes_mode == VTSS_SERDES_MODE_RXAUI){
        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(2).PLL_CAL_NOT_DONE is not 0!");
            status = VTSS_RC_ERROR;
        };

        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(2).PLL_OUT_OF_RANGE_ERR is not 0!");
            status = VTSS_RC_ERROR;
        };

        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(2).PLL_CAL_ERR is not 0!");
            status = VTSS_RC_ERROR;
        };
    }

    if(serdes_mode == VTSS_SERDES_MODE_XAUI){
        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_CAL_NOT_DONE is not 0!");
            status = VTSS_RC_ERROR;
        };

        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_OUT_OF_RANGE_ERR is not 0!");
            status = VTSS_RC_ERROR;
        };

        CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &value);
        if ((VTSS_F_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR & value)) {
            VTSS_E("VENICE_DEV4::SERDES6G_PLL_STATUS(3).PLL_CAL_ERR is not 0!");
            status = VTSS_RC_ERROR;
        };
    }

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST);

    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
            0 |
            0 |
            0 ,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ILOOP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_FLOOP |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ELOOP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG,
            (serdes_data.ser_en_win ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN : 0) |
            (serdes_data.ser_enali ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI : 0) |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL((vtss_state->phy_10g_state[port_no].loopback.enable && (vtss_state->phy_10g_state[port_no].loopback.lb_type == VTSS_LB_H2 || vtss_state->phy_10g_state[port_no].loopback.lb_type == VTSS_LB_SYSTEM_XS_SHALLOW)) ? 0 : serdes_data.ser_alisel),
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN |
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI |
            VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL);

    /* UnSquelch TX output after the Calibration */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A,
            0,
            VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A_OB_IDLE);

    return status;
}

static vtss_rc venice_pcs1g_cfg(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    vtss_phy_10g_mode_t *mode = &vtss_state->phy_10g_state[port_no].mode;

    switch (mode->oper_mode) {
        case VTSS_PHY_1G_MODE:
            /* Line side */
            /*************/
            /* enable PCS1G */
            CSR_WARM_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG,
                         VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA,
                         VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA);
            /* Disable ANEG */
            CSR_COLD_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG,
                         0,
                         VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA |
                         VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_SW_RESOLVE_ENA);
            /* Force Sigdet to 1 (recommended by HW designers) */
            CSR_WARM_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_SD_CFG,
                         0,
                         VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_SD_CFG_SD_ENA);
            /* Host side */
            /*************/
            /* enable PCS1G */
            CSR_WARM_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG,
                         VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA,
                         VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA);
            /* Disable ANEG */
            CSR_COLD_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG,
                         0,
                         VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA |
                         VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_SW_RESOLVE_ENA);
            /* Force Sigdet to 1 (recommended by HW designers) */
            CSR_WARM_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_SD_CFG,
                         0,
                         VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_SD_CFG_SD_ENA);

            /* Set up basic flow control according to TGS1003 section 5.2 */
            CSR_COLD_WRM(port_no, VTSS_FC_BUFFER_CONFIG_FC_MODE_CFG,
                         VTSS_F_FC_BUFFER_CONFIG_FC_MODE_CFG_PAUSE_REACT_ENA |
                         VTSS_F_FC_BUFFER_CONFIG_FC_MODE_CFG_PAUSE_GEN_ENA |
                         VTSS_F_FC_BUFFER_CONFIG_FC_MODE_CFG_INCLUDE_PAUSE_RCVD_IN_PAUSE_GEN,
                         VTSS_F_FC_BUFFER_CONFIG_FC_MODE_CFG_PAUSE_REACT_ENA |
                         VTSS_F_FC_BUFFER_CONFIG_FC_MODE_CFG_PAUSE_GEN_ENA |
                         VTSS_F_FC_BUFFER_CONFIG_FC_MODE_CFG_INCLUDE_PAUSE_RCVD_IN_PAUSE_GEN);
            CSR_COLD_WRM(port_no, VTSS_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG,
                         VTSS_F_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG_TX_CTRL_QUEUE_START(0) |
                         VTSS_F_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG_TX_CTRL_QUEUE_END(63),
                         VTSS_M_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG_TX_CTRL_QUEUE_START |
                         VTSS_M_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG_TX_CTRL_QUEUE_END);
            CSR_COLD_WRM(port_no, VTSS_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG,
                         VTSS_F_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG_TX_DATA_QUEUE_START(64) |
                         VTSS_F_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG_TX_DATA_QUEUE_END(5119),
                         VTSS_M_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG_TX_DATA_QUEUE_START |
                         VTSS_M_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG_TX_DATA_QUEUE_END);

            MEPA_MSLEEP(100);

            break;
        default:
            VTSS_D("pcs1g disable");
            /* disable PCS1G */
            CSR_WARM_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG,
                         0,
                         VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA);
            CSR_WARM_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG,
                         0,
                         VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA);
            break;
    }
    return VTSS_RC_OK;
}

static BOOL ven_chip_diff_api_mode(vtss_state_t *vtss_state, vtss_port_no_t port_no)
{
    u32 value;
    if (vtss_state->phy_10g_state[port_no].mode.oper_mode == VTSS_PHY_1G_MODE) {
        CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG, &value);
        return  (value & VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA) ? 0 : 1;
    } else if (vtss_state->phy_10g_state[port_no].mode.oper_mode == VTSS_PHY_WAN_MODE) {
        CSR_RD(port_no, VTSS_VENICE_WIS_WIS_Control_2_WIS_CTRL2, &value);
        return  (value & VTSS_F_VENICE_WIS_WIS_Control_2_WIS_CTRL2_WAN_MODE) ? 0 : 1;
    }
    return 0;
}


static vtss_rc phy_10g_mode_conf_set(vtss_state_t *vtss_state,
                                     vtss_port_no_t port_no)
{
    vtss_serdes_mode_t serdes_mode = VTSS_SERDES_MODE_XAUI;
    vtss_phy_10g_mode_t *mode = &vtss_state->phy_10g_state[port_no].mode;
    vtss_phy_10g_media_t media_type;
    u32 value, i, lcpll_gain, lcpll_status, apc_status;
    BOOL macsec_enable = FALSE;
    vtss_port_no_t base_port_no = vtss_state->phy_10g_state[port_no].phy_api_base_no;
    /* for VSC8491 10G Serdes and F2DF reciever settings only to be called for PMA_PORT*/
    vtss_port_no_t          pma_port = pma_port_no(vtss_state, port_no);

#if defined(VTSS_FEATURE_MACSEC)
    macsec_enable = vtss_state->macsec_conf[port_no].glb.init.enable;
#endif

    VTSS_I("phy_10g_mode_conf_set - Reset:%u\n",port_no);

    if (vtss_state->sync_calling_private && ven_chip_diff_api_mode(vtss_state, port_no)) {
        /* If during warm start the configured mode is different from chip mode then this must be registered */ 
        VTSS_E("Chip mode is different from API mode, meaning that phy_10g_mode_conf_set() will be performed in COLD mode.");
        vtss_state->sync_calling_private = 0;
        vtss_state->phy_10g_state[port_no].warm_start_reg_changed = TRUE;
    }

    /* Set Lopc control to: The part is in a LOPC alarm state when the LOPC pin is logic high */
    CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_Vendor_Specific_LOPC_Control_Vendor_Specific_LOPC_Control,
            VTSS_F_VENICE_DEV1_Vendor_Specific_LOPC_Control_Vendor_Specific_LOPC_Control_LOPC_state_inversion_select,
            VTSS_F_VENICE_DEV1_Vendor_Specific_LOPC_Control_Vendor_Specific_LOPC_Control_LOPC_state_inversion_select);

    if (mode->oper_mode == VTSS_PHY_LAN_MODE || mode->oper_mode == VTSS_PHY_WAN_MODE) {
        if (mode->interface == VTSS_PHY_XAUI_XFI) {
            serdes_mode = VTSS_SERDES_MODE_XAUI;
        } else if (mode->interface == VTSS_PHY_RXAUI_XFI) {
            serdes_mode = VTSS_SERDES_MODE_RXAUI;
        } else {
            VTSS_E("Serdes Mode not supported");
            return VTSS_RC_ERROR;
        }
    }

    if (mode->oper_mode == VTSS_PHY_1G_MODE) {
        VTSS_D("Serdes Mode VTSS_SERDES_MODE_SGMII");
        serdes_mode = VTSS_SERDES_MODE_SGMII;
    }

    VTSS_D("Serdes Mode: %d, operation mode : %u, macsec : %s", serdes_mode,mode->oper_mode,macsec_enable?"ENABLED":"DISABLED");

    if (!vtss_state->sync_calling_private) {
        /* Block level reset, not using WRM here because all bits in this register are One-shot */
        CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_1G_PCS_INGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_FIFO_INGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_10G_PCS_INGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_1G_PCS_INGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_WIS_INGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_PMA_INGR_RESET);
        MEPA_MSLEEP(10);

        CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_CLIENT_SERDES_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_XGXS_EGR_RESET|
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_1G_PCS_EGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_10G_PCS_EGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_1G_PCS_EGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_WIS_EGR_RESET );
        MEPA_MSLEEP(10);

#if defined(VTSS_FEATURE_MACSEC)
        /* Reset the mac configuration if macsec disabled */
        if (!vtss_state->macsec_conf[port_no].glb.init.enable) {
            CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
                    VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_MAC_INGR_RESET |
                    VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_MAC_INGR_RESET);

            CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
                    VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_MAC_EGR_RESET |
                    VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_MAC_EGR_RESET);
        }
#else
        CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_MAC_INGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_MAC_INGR_RESET);

        CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_MAC_EGR_RESET |
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_MAC_EGR_RESET);

#endif 
        // Disable traffic and put MAC's in reset
        VTSS_RC(phy_10g_mac_conf(vtss_state, port_no, 0, macsec_enable));

#if defined(VTSS_FEATURE_MACSEC)
        if (is_macsec_capable(vtss_state, port_no)) {
            /* Disable MacSec block during bringup/speed change */
            VTSS_RC(VEN_RC_COLD(vtss_macsec_speed_conf_priv(vtss_state, port_no, 0, 0)));
        }
#endif
    }
    //PLL5G setup to be executed only when the POR_DONE bit is not set.
    CSR_RD(base_port(vtss_state, port_no), VTSS_VENICE_GLOBAL_POR_STATUS_POR_DONE, &value);
    value = value & VTSS_F_VENICE_GLOBAL_POR_STATUS_POR_DONE_POR_DONE;

    if (vtss_state->phy_10g_state[base_port_no].mode.is_init == TRUE) {
        if(value == 0) {
            /********************************************************/
            /* PLL5G setup                                          */
            /********************************************************/

            // Disable fine regulator (Host- and Line-side: ena_vco_contrh=0)
            CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A,
                    0,
                    VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_ENA_VCO_CONTRH);

            CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0A,
                    0,
                    VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0A_ENA_VCO_CONTRH);

            // Increase Bandgap voltage (selbgv820=2) for Rev.A and B. 
            // Note: selbgv820 for Rev.C and D are set by register CFG8A_SELBGV820_REVC to value 4.
            CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0B,
                    VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0B_SELBGV820(2),
                    VTSS_M_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0B_SELBGV820);

            // Enable Input Buffer of PLL5G (ib_ctrl=0x7600)
            CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A,
                    VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A_IB_CTRL(0x7600),
                    VTSS_M_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A_IB_CTRL);
            // Amplitude tolerance
            CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A,
                    mode->l_clk_src.is_high_amp ? 0:VTSS_BIT(9),
                    VTSS_BIT(9));

            // Wait for 1 ms until XREFCLK has settled (added after further discussion)
            MEPA_MSLEEP(1);

            /*Toggle FSM Line Side */
            
            for(i=0;i<10;i++)
            {
                
                VTSS_N("Work around to check the LCPLL Gain on Line side for Venice, iteration :%d\n", i);
                // Stop PLL5G in order to initiate a recalibration (disable_fsm=1)
                CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG2A,
                        VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG2A_DISABLE_FSM,
                        VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG2A_DISABLE_FSM);
                
                // Restart and recalibrate PLL5G (disable_fsm=0)
                CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG2A,
                        0,
                        VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG2A_DISABLE_FSM);
                
                // Wait for 10 ms until PLL has come up
                MEPA_MSLEEP(10);
                CSR_RD(port_no, VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1B,&value);
                lcpll_gain = VTSS_EXTRACT_BITFIELD(value,0,4);
                
                if(lcpll_gain > 2 && lcpll_gain < 0xa)
                {
                    break;
                }
                VTSS_N("Restarting the FSM Toggle on Line side for Port: %d, Iteration:%d and current gain value:%d\n", port_no, i+1, lcpll_gain);
            }
            
            if(lcpll_gain < 2 || lcpll_gain > 0xa) {
                VTSS_E("Failed to initialize Line LCPLL as the gain was too high or low, current gain value for port %d, is : %d",port_no,lcpll_gain);
            }
            
            /*Toggle FSM  Host Side */
            
            for(i=0;i<10;i++)
            {
                
                VTSS_N("Work around to check the LCPLL Gain on Host side for Venice, iteration :%d\n", i);
                // Stop PLL5G in order to initiate a recalibration (disable_fsm=1)
                CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A,
                        VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_DISABLE_FSM,
                        VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_DISABLE_FSM);
                
                // Restart and recalibrate PLL5G (disable_fsm=0)
                CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A,
                        0,
                        VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_DISABLE_FSM);
                
                // Wait for 10 ms until PLL has come up
                MEPA_MSLEEP(10);
                
                CSR_RD(port_no, VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1B,&value);
                lcpll_gain = VTSS_EXTRACT_BITFIELD(value,0,4);
                
                if(lcpll_gain > 2 && lcpll_gain < 0xa)
                {
                    break;
                }
                VTSS_N("Restarting the FSM Toggle on host side for Port: %d, Iteration:%d and current gain value:%d\n", port_no, i+1, lcpll_gain);
            }
            
            if(lcpll_gain < 2 || lcpll_gain > 0xa) {
                VTSS_E("Failed to initialize Host LCPLL as the gain was too high or low, current gain value for port %d, is : %d",port_no,lcpll_gain);
            }

            // trigger POR_DONE l(gic (por_done=1)
            CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_VENICE_GLOBAL_POR_STATUS_POR_DONE,
                    VTSS_F_VENICE_GLOBAL_POR_STATUS_POR_DONE_POR_DONE,
                    VTSS_F_VENICE_GLOBAL_POR_STATUS_POR_DONE_POR_DONE);

            // Wait for 1 ms until POR_DONE logic has finished
            MEPA_MSLEEP(1);


            /******************** old cfg without initiating a recalibration ********
              CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_VENICE_GLOBAL_POR_STATUS_POR_DONE,
              VTSS_F_VENICE_GLOBAL_POR_STATUS_POR_DONE_POR_DONE,
              VTSS_F_VENICE_GLOBAL_POR_STATUS_POR_DONE_POR_DONE);

              MEPA_MSLEEP(10);

              CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A,
              VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A_IB_CTRL(0x7600),
              VTSS_M_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG4A_IB_CTRL);

              CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B,
              VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELBGV820(4),
              VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELBGV820);

              CSR_COLD_WRM(base_port(vtss_state, port_no), VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0B,
              VTSS_F_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0B_SELBGV820(2),
              VTSS_M_LINE_PLL5G_L_PLL5G_L_PLL5G_CFG0B_SELBGV820);
             ********************* end of old logic **********************************/
        }
        mode->is_init = FALSE;
    }
  
    CSR_RD(base_port_no,VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0,&lcpll_status);
    VTSS_I("Host PLL Status 0 is 0x%x for port %u \n", lcpll_status, port_no);
    CSR_RD(base_port_no,VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A,&lcpll_status);
    VTSS_I("Host PLL Status 1A is 0x%x for port %u \n", lcpll_status, port_no);
    CSR_RD(base_port_no,VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1B,&lcpll_status);
    VTSS_I("Host PLL Status 1B is 0x%x for port %u \n", lcpll_status, port_no);
    CSR_RD(base_port_no,VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS0,&lcpll_status);
    VTSS_I("Line PLL Status 0 is 0x%x for port %u \n", lcpll_status, port_no);
    CSR_RD(base_port_no,VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1A,&lcpll_status);
    VTSS_I("Line PLL Status 1A is 0x%x for port %u \n", lcpll_status, port_no);
    CSR_RD(base_port_no,VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1B,&lcpll_status);
    VTSS_I("Line PLL Status 1B is 0x%x for port %u \n", lcpll_status, port_no);

    //clearing the serdes status bit so that serdes settings can be applied again(Only in case of Non-WarmStart instance of this function).
    CSR_COLD_WRM(port_no,VENICE_REV_C_PORT_SERDES_SETUP_STATUS,
            0,
            VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT);

    /* Set the APC into a proper mode before calibration (rev_a and rev_b are different) */
    if(venice_rev_a(vtss_state, port_no)){
        VTSS_RC(venice_line_serdes_ib_cal(vtss_state, pma_port, TRUE));
    }

    /* 6G calibration for VENICE REV C */
    if(!venice_rev_a(vtss_state, port_no)){
        if((!mode->sd6g_calib_done) && (!vtss_state->sync_calling_private)) {
            //if it is initialization phase after a reboot then apply ib calibration 
            VTSS_RC(vtss_venice_c_sd6g_ib_cal(vtss_state, port_no));
            mode->sd6g_calib_done = TRUE;
        }
        if (vtss_state->sync_calling_private && (!mode->sd6g_calib_done)) {
            mode->sd6g_calib_done = TRUE;
        }
    }
    /* calculate the sref clock settings */
    switch (mode->oper_mode) {
        case VTSS_PHY_LAN_MODE:
            vtss_state->phy_10g_state[port_no].srefclk.enable = FALSE;
            vtss_state->phy_10g_state[port_no].srefclk.freq = VTSS_PHY_10G_SREFCLK_156_25;
            break;
        case VTSS_PHY_WAN_MODE:
            vtss_state->phy_10g_state[port_no].srefclk.enable = FALSE;
            vtss_state->phy_10g_state[port_no].srefclk.freq = VTSS_PHY_10G_SREFCLK_155_52;
            break;
        case VTSS_PHY_1G_MODE:
            vtss_state->phy_10g_state[port_no].srefclk.enable = FALSE;
            vtss_state->phy_10g_state[port_no].srefclk.freq = VTSS_PHY_10G_SREFCLK_125_00;
            break;
        case VTSS_PHY_LAN_SYNCE_MODE:
        case VTSS_PHY_LAN_MIXED_SYNCE_MODE:
            if (mode->hl_clk_synth) {
                vtss_state->phy_10g_state[port_no].srefclk.enable = FALSE;
            } else {
                vtss_state->phy_10g_state[port_no].srefclk.enable = TRUE;
            }
            vtss_state->phy_10g_state[port_no].srefclk.freq = VTSS_PHY_10G_SREFCLK_156_25;
            break;
        case VTSS_PHY_WAN_SYNCE_MODE:
        case VTSS_PHY_WAN_MIXED_SYNCE_MODE:
            if (mode->hl_clk_synth) {
                vtss_state->phy_10g_state[port_no].srefclk.enable = FALSE;
            } else {
                vtss_state->phy_10g_state[port_no].srefclk.enable = TRUE;
                VTSS_D("Dual clock WAN mode %u\n",port_no);
            }
            vtss_state->phy_10g_state[port_no].srefclk.freq = VTSS_PHY_10G_SREFCLK_155_52;
            break;
        default:
            /* To satisfy LINT */
            break;
    }
    VTSS_RC(phy_10g_f2df_conf_set(vtss_state, pma_port));
    if(venice_rev_a(vtss_state, port_no)){
        /* Apply internal ROM settings. This speeds up the configuration.  
           Applicable only to Venice-A,B 
         */
        VTSS_I("Apply ROM engine port:%u:\n",port_no);
    }

    switch (mode->oper_mode) {
        case VTSS_PHY_LAN_MODE:
        case VTSS_PHY_LAN_SYNCE_MODE:
        case VTSS_PHY_LAN_MIXED_SYNCE_MODE:
            /* clear 1G mode */
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE,
                    0,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_ETH_1G_ENA |
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_SEL_1G_LANE_3);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_USR_10G_LAN,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_USR_10G_LAN);
            break;

        case VTSS_PHY_WAN_MODE:
        case VTSS_PHY_WAN_SYNCE_MODE:
        case VTSS_PHY_WAN_MIXED_SYNCE_MODE:
            /* clear 1G mode */
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE,
                    0,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_ETH_1G_ENA |
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_SEL_1G_LANE_3);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_USR_10G_WAN,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_USR_10G_WAN);
            break;
        case VTSS_PHY_1G_MODE:
            /* enter 1G mode */
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_ETH_1G_ENA |
                    (mode->interface == VTSS_PHY_SGMII_LANE_0_XFI ? 0 : VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_SEL_1G_LANE_3), 
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_ETH_1G_ENA |
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_SEL_1G_LANE_3);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_USR_1G,
                    VTSS_F_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE_USR_1G);
            break;  
        default: /* To satisfy LINT */
            break;
    }

    MEPA_MSLEEP(10);

    /*venice line serdes applied here */
    media_type = vtss_state->phy_10g_state[port_no].mode.l_media;
    if(!venice_rev_a(vtss_state, port_no)){
        switch(media_type) {
            case VTSS_MEDIA_TYPE_SR:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_SR");
                break;
            case VTSS_MEDIA_TYPE_KR:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_KR");
                break;
            case VTSS_MEDIA_TYPE_ZR:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_ZR");
                break;
            case VTSS_MEDIA_TYPE_DAC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_DAC");
                break;
            case VTSS_MEDIA_TYPE_SR_SC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_SR_SC");
                break;
            case VTSS_MEDIA_TYPE_SR2_SC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_SR2_SC");
                break;
            case VTSS_MEDIA_TYPE_DAC_SC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_DAC_SC");
                break;
            case VTSS_MEDIA_TYPE_ZR_SC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_ZR_SC");
                break;
            case VTSS_MEDIA_TYPE_ZR2_SC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_ZR2_SC");
                break;
            case VTSS_MEDIA_TYPE_KR_SC:
                VTSS_I("venice line serdes media type VTSS_MEDIA_TYPE_KR_SC");
                break;
            default:
                VTSS_E("media type not supported");
        }
    }
    VTSS_RC(venice_line_serdes(vtss_state, pma_port));

    /*6G serdes applied here */
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0, &apc_status);
    VTSS_I("Line APC Common CFG0 is 0x%x for port %u \n", apc_status, port_no);

    if(venice_rev_a(vtss_state, port_no)){
        /*venice REV A 6g serdes settings */
        VTSS_RC(venice_sd6g_cfg(vtss_state, port_no, serdes_mode));
    } else {
        /*venice C 6g serdes settings */
        VTSS_RC(vtss_venice_c_sd6g_cfg(vtss_state, port_no, serdes_mode)); 
    }

    /* Configure pcs1g - if VTSS_PHY_1G_MODE is chosen */
    VTSS_RC(venice_pcs1g_cfg(vtss_state, port_no));

    CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_SD_CFG,
            0, //            VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_SD_CFG_SD_ENA = 0
            VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_SD_CFG_SD_ENA);

    /*Configure power */
    VTSS_RC(phy_10g_power_set(vtss_state, port_no));
    /* Apply ref clock and recovered clock outputs.  */
    VTSS_RC(phy_10g_srefclk_set(vtss_state, pma_port));

    /*Setting the macro setup complete bit to 1*/
    if(!venice_rev_a(vtss_state, port_no)){
        CSR_RD(port_no,VENICE_REV_C_PORT_SERDES_SETUP_STATUS, &value);
        value &= VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT;

        if(!value){
            VTSS_I("Setting Value of VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT to 1 after the setup is complete\n");
            //setting the 7th bit to one after the setup is complete.
            CSR_WARM_WRM(port_no, VENICE_REV_C_PORT_SERDES_SETUP_STATUS,
                    VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT,
                    VENICE_REV_C_PORT_SERDES_SETUP_STATUS_BIT);
        }
    }

    VTSS_RC(phy_10g_rxckout_set(vtss_state, pma_port));
    VTSS_RC(phy_10g_txckout_set(vtss_state, pma_port));
    VTSS_I("Serdes config complete port %u\n",port_no);

    VTSS_RC(phy_10g_kr_conf_init(vtss_state, pma_port));
    if (mode->oper_mode == VTSS_PHY_1G_MODE) {
        // Clear all Interrupts
        CSR_WARM_WR(port_no, VTSS_VENICE_WIS_EWIS_Interrupt_Mask_1_EWIS_INTR_MASKA_1, 0);
        CSR_WARM_WR(port_no, VTSS_VENICE_WIS_EWIS_Interrupt_Mask_1_EWIS_INTR_MASKB_1, 0);
        CSR_WARM_WR(port_no, VTSS_VENICE_WIS_EWIS_Interrupt_Mask_2_EWIS_INTR_MASKA_2, 0);
        CSR_WARM_WR(port_no, VTSS_VENICE_WIS_EWIS_Interrupt_Mask_2_EWIS_INTR_MASKB_2, 0);
        CSR_WARM_WR(port_no, VTSS_VENICE_WIS_EWIS_Interrupt_Mask_3_EWIS_INTR_MASKA_3, 0);
        CSR_WARM_WR(port_no, VTSS_VENICE_WIS_EWIS_Interrupt_Mask_3_EWIS_INTR_MASKB_3, 0);
    }

    /* Block level reset, not using WRM here because all bits in this register are One-shot */
    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_I2CM_RESET |
            VTSS_BIT(8) |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_WIS_INTR_TREE_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_1G_PCS_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_FIFO_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_10G_PCS_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_1G_PCS_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_WIS_INGR_RESET);
    MEPA_MSLEEP(10);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_FIFO_INGR_RESET);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_CLIENT_SERDES_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_XGXS_EGR_RESET|
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_1G_PCS_EGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_10G_PCS_EGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_1G_PCS_EGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_WIS_EGR_RESET );
    MEPA_MSLEEP(10);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_FIFO_EGR_RESET);

    MEPA_MSLEEP(10);
#if defined(VTSS_FEATURE_MACSEC)
    if (is_macsec_capable(vtss_state, port_no)) {

        /* Enable 256-bit key capabilty */
        CSR_WARM_WRM(PHY_BASE_PORT(port_no), VTSS_VENICE_GLOBAL_FRC_DIS, 0, VTSS_F_VENICE_GLOBAL_FRC_DIS_FRC_256KEY_DIS);

        VTSS_RC(VEN_RC_COLD(vtss_macsec_speed_conf_priv(vtss_state, port_no, 1, 1)));
    }
#endif

    if (macsec_enable || (mode->oper_mode == VTSS_PHY_1G_MODE)) {
        VTSS_RC(phy_10g_mac_conf(vtss_state, port_no, 1, macsec_enable));
    }

    return VTSS_RC_OK;
}

vtss_rc phy_10g_venice_block_level_resets(struct vtss_state_s *vtss_state,
                                                 vtss_port_no_t port_no)
{

    VTSS_D("phy_10g_venice_block_level_resets port_no %u\n", port_no);
    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_I2CM_RESET |
            VTSS_BIT(8) |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_WIS_INTR_TREE_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_1G_PCS_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_10G_PCS_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_LINE_1G_PCS_INGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_WIS_INGR_RESET);

#if defined(VTSS_FEATURE_MACSEC)
    if (!vtss_state->macsec_conf[port_no].glb.init.enable) {
        CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_MAC_INGR_RESET);
    }
#else
    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_HOST_MAC_INGR_RESET);
#endif

    MEPA_MSLEEP(10);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET1_FIFO_INGR_RESET);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_CLIENT_SERDES_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_XGXS_EGR_RESET|
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_1G_PCS_EGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_10G_PCS_EGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_LINE_1G_PCS_EGR_RESET |
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_WIS_EGR_RESET);

#if defined(VTSS_FEATURE_MACSEC)
    if (!vtss_state->macsec_conf[port_no].glb.init.enable) {

        CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
                VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_MAC_EGR_RESET);
    }
#else
    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_HOST_MAC_EGR_RESET);
#endif

    MEPA_MSLEEP(10);

    CSR_COLD_WR(port_no, VTSS_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2,
            VTSS_F_VENICE_DEV1_BLOCK_LEVEL_RESET_BLOCK_LEVEL_RESET2_FIFO_EGR_RESET);

    MEPA_MSLEEP(10);

    return VTSS_RC_OK;
}

static vtss_rc phy_10g_loopback_set(struct vtss_state_s *vtss_state,
                                    vtss_port_no_t port_no)
{
    vtss_phy_10g_loopback_t *loopback = &vtss_state->phy_10g_state[port_no].loopback;
    vtss_phy_10g_srefclk_mode_t srefclk = vtss_state->phy_10g_state[port_no].srefclk;
    u32 reg, pll_ena_rot;
    u32 value;
    vtss_rc rc = VTSS_RC_OK;
    vtss_phy_10g_srefclk_mode_t srefclk_disable;
    vtss_port_no_t          pma_port = pma_port_no(vtss_state, port_no);
    BOOL rev = venice_rev_a(vtss_state, port_no);
    VTSS_D("Enter");

    /* System */
    switch (loopback->lb_type) {
        case VTSS_LB_SYSTEM_PCS_DEEP:
        case VTSS_LB_H3:                  /* Host Loopback 3, 64-bit PCS after the gearbox FF00 repeating IEEE PCS system loopback */
            /* = mode G, Venice name: H3 */
            CSR_WARM_WRM(port_no, VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1,
                         loopback->enable ? VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_PCS_System_loopback : 0,
                         VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_PCS_System_loopback);
            VTSS_I("Loopback type H3, enable = %d", loopback->enable);
            break;
        case VTSS_LB_SYSTEM_PMA:
        case VTSS_LB_H4:                  /* Host Loopback 4, 64-bit WIS FF00 repeating IEEE WIS system loopback */
            /* mode J, Venice name: H4 */
            CSR_WARM_WRM(port_no, VTSS_VENICE_WIS_WIS_Control_1_WIS_CTRL1,
                         loopback->enable ? VTSS_F_VENICE_WIS_WIS_Control_1_WIS_CTRL1_LPBK_H4 : 0,
                         VTSS_F_VENICE_WIS_WIS_Control_1_WIS_CTRL1_LPBK_H4); /* Loopback J (resides on the WIS block) */
            VTSS_I("Loopback type H4, enable = %d", loopback->enable);
            break;
        case VTSS_LB_NETWORK_PCS:
        case VTSS_LB_L2:                  /* Line Loopback 2, 64-bit XGMII after FIFO Mirror SFP+ data */
            /* mode F, Venice name: L2 */
            CSR_WARM_WRM(port_no, VTSS_FIFO_BIST_Datapath_Control_Datapath_Control,
                         loopback->enable ? VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_LOOP_L2_ENA : 0,
                         VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_LOOP_L2_ENA); /* Loopback F */
            VTSS_I("Loopback type L2, enable = %d", loopback->enable);
            break;
        case VTSS_LB_SYSTEM_XS_SHALLOW:     /* System Loopback B = */
        case VTSS_LB_H2:                  /* Host Loopback 2, 40-bit XAUI-PHY interface Mirror XAUI data */
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA, &reg)
            pll_ena_rot = reg & VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA_PLL_ENA_ROT ? 1 : 0;
            if (!venice_rev_a(vtss_state, port_no)) {
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG,
                             loopback->enable ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI : (pll_ena_rot ?
                             VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI : 0),
                             VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI);
            }
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG,
                         VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL(loopback->enable ? 0 : pll_ena_rot),
                         VTSS_M_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL);
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
                         loopback->enable ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_FLOOP : 0,
                         VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_FLOOP);
            VTSS_I("Loopback type H2, enable = %d", loopback->enable);
            break;
        case VTSS_LB_H5:                  /* Host Loopback 5, 1-bit SFP+ after SerDes Mirror XAUI data IEEE PMA system loopback */
            // H5 is in the PMA block, therefore PMA port is used
            CSR_WARM_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                         VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(loopback->enable ? 2 : 0),
                         VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL);
            CSR_WARM_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10,
                         loopback->enable ? VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC : 0,
                         VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC);
            CSR_WARM_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
                         loopback->enable ? VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_PAD_LOOP : 0,
                         VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_PAD_LOOP);
            VTSS_I("Loopback type H5, enable = %d", loopback->enable);
            break;
        case VTSS_LB_H6:                  /* Host Loopback 6, 32-bit XAUI-PHY interface Mirror XAUI data */
            CSR_WARM_WRM(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_CFG2,
                         loopback->enable ? VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_CFG2_LINE_LOOP_ENA : 0,
                         VTSS_F_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_CFG2_LINE_LOOP_ENA);
            VTSS_I("Loopback type H6, enable = %d", loopback->enable);
            break;
        case VTSS_LB_L0:                  /* Line Loopback 0, 4-bit XAUI before SerDes Mirror SFP+ data */
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
                         loopback->enable ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_PLOOP : 0,
                         VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_PLOOP);
            VTSS_I("Loopback type L0, enable = %d", loopback->enable);
            break;
        case VTSS_LB_NETWORK_XS_DEEP:     /* Network Loopback A = */
        case VTSS_LB_L1:                  /* Line Loopback 1, 4-bit XAUI after SerDes Mirror SFP+ data IEEE PHY-XS network loopback */
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB,
                         loopback->enable ? VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ELOOP : 0,
                         VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB_ENA_ELOOP);
            VTSS_I("Loopback type L1, enable = %d", loopback->enable);
            break;
        case VTSS_LB_NETWORK_PMA:         /* Network Loopback K = */
        case VTSS_LB_L3:                  /* Line Loopback 3, 64-bit PMA interface Mirror SFP+ data */
            // L3 is in the PMA block, therefore PMA port is used
            if (loopback->enable) {
                if (srefclk.enable) {
                    // cannot lock to srefclk in L3 mode, therefore disable srefclk setting
                    srefclk_disable.enable = FALSE;
                    srefclk_disable.freq = VTSS_PHY_10G_SREFCLK_156_25;
                    VTSS_RC(VEN_RC_COLD(phy_10g_srefclk_set_internal(vtss_state, pma_port, &srefclk_disable)));
                }
                // L3 loopback enable (facility loopback):
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL,
                        VTSS_F_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL_L3_CONTROL,
                        VTSS_F_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL_L3_CONTROL);
                // Select source for synchronization:
                CSR_COLD_WRM(pma_port,VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                             VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(vtss_state->phy_10g_state[port_no].channel_id),
                             VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);
                // Adjust filter bandwidth in Rx and Tx macro:
                CSR_RD(pma_port, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF, &value);
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1,
                             VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL(VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(value)),
                             VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL);
                if(rev){
                    //Add a small frequency offset to Rx and Tx macro (set bit 1 in loopback mode):
                    CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
                            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(
                                rx_tx_synth_freq_mult_l3[phy_10g_rx_tx_reg_mode_idx(vtss_state, pma_port)]),
                            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT);
                    //sd10g65_(r/t)x_synth_cfg3 :
                    CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
                            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(
                                rx_tx_synth_freq_mult_l3[phy_10g_rx_tx_reg_mode_idx(vtss_state, pma_port)]),
                            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT);
                }
                // Reset integrators synchronized
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                        VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(1),
                        VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);
                // Enable lane synchronization in Tx macro:
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
                        VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA,
                        VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);
                // Start integrators synchronized
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                        VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(3),
                        VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);
                
            } else {
                if(rev){
                    CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1,
                            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(
                                rx_tx_synth_freq_mult_norm[phy_10g_rx_tx_reg_mode_idx(vtss_state, pma_port)]),
                            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT);

                    CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
                            VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(
                                rx_tx_synth_freq_mult_norm[phy_10g_rx_tx_reg_mode_idx(vtss_state, pma_port)]),
                            VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT);

                }

                //Add a small frequency offset to Rx and Tx macro (clear bit 1 in normal mode):
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL,
                        0,
                        VTSS_F_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL_L3_CONTROL);
                CSR_COLD_WRM(pma_port,VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                        VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(3),
                        VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);
                // Restore to default
                CSR_COLD_WRM(pma_port, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                        VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(0),
                        VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);
                // restore sfreclk mode
                if (srefclk.enable) {
                    VTSS_RC(VEN_RC_COLD(phy_10g_srefclk_set(vtss_state, pma_port)));
                }
            }
            VTSS_I("Loopback type L3, enable = %d", loopback->enable);
            break;
        case VTSS_LB_NONE:
            break;
        default:
            /* Some loopbacks are not availble in Venice family */
            VTSS_I("Loopback type is not supported for chip:%d\n",vtss_state->phy_10g_state[port_no].type);
            rc = VTSS_RC_ERROR;
            break;
    }
    VTSS_D("Exit");
    return rc;
}

static void venice_debug_reg_header(const vtss_debug_printf_t pr)
{

//    vtss_debug_print_reg_header(pr, buf);
    pr("%-45s   DEV_ID REG_ADDR   VALUE\n", "REG_NAME");
}

#define VENICE_GET_BIT(tgt, addr, fld, value)  (VTSS_F_##tgt##_##addr##_##fld & (value) ? 1 : 0)
#define VENICE_GET_FLD(tgt, addr, fld, value)  VTSS_X_##tgt##_##addr##_##fld(value)
#define VENICE_DEBUG_SD6G_BIT(pr, addr, fld, value)  pr(" %-20s: %u\n", #fld, VENICE_GET_BIT(VENICE_DEV4, addr, fld, value));
#define VENICE_DEBUG_SD6G_FLD(pr, addr, fld, value)  pr(" %-20s: %u\n", #fld, VENICE_GET_FLD(VENICE_DEV4, addr, fld, value));
#define VENICE_DEBUG_SD6GL_BIT(pr, addr, fld, value, value1, value2, value3)  pr(" %-20s: %u  %u  %u  %u\n", #fld, VENICE_GET_BIT(VENICE_DEV4, addr, fld, value),VENICE_GET_BIT(VENICE_DEV4, addr, fld, value1),VENICE_GET_BIT(VENICE_DEV4, addr, fld, value2),VENICE_GET_BIT(VENICE_DEV4, addr, fld, value3));
#define VENICE_DEBUG_SD6GL_FLD(pr, addr, fld, value, value1, value2, value3)  pr(" %-20s: %u  %u  %u  %u\n", #fld, VENICE_GET_FLD(VENICE_DEV4, addr, fld, value),VENICE_GET_FLD(VENICE_DEV4, addr, fld, value1),VENICE_GET_FLD(VENICE_DEV4, addr, fld, value2),VENICE_GET_FLD(VENICE_DEV4, addr, fld, value3));
#define VENICE_DEBUG_XAUI_BIT(pr, addr, fld, value)  pr(" %-20s: %u\n", #fld, VENICE_GET_BIT(PCS_XAUI, addr, fld, value));
#define VENICE_DEBUG_XAUI_FLD(pr, addr, fld, value)  pr(" %-20s: 0x%x\n", #fld, VENICE_GET_FLD(PCS_XAUI, addr, fld, value));


static void venice_deb_pr_reg(vtss_state_t *vtss_state, const vtss_debug_printf_t pr, vtss_port_no_t port_no,
                              ioreg_blk *io, const char *name, u32 *value)
{
    (void)_csr_rd(vtss_state, port_no, io, value);
    pr("%-45s:  0x%02x   0x%04x     0x%08x\n", name, io->mmd, io->addr, *value);
}
static void venice_deb_pr_reg_vml(vtss_state_t *vtss_state, const vtss_debug_printf_t pr, vtss_port_no_t port_no,
                              ioreg_blk *io)
{
    u32  val = 0;
    (void)_csr_rd(vtss_state, port_no, io, &val);
    pr("<reg addr=\"0x%02x\" value=\"0x%08x\"/>\n",io->addr, val);
}

static vtss_rc vtss_phy_10g_debug_venice_info_print_vml(vtss_state_t *vtss_state, const vtss_debug_printf_t pr,
                                                 vtss_port_no_t port_no)
{
    vtss_rc rc = VTSS_RC_OK;
    u32 value;

    pr("<?xml version=\"1.0\"?>\n");
    pr("<reginfo>\n");
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB);

    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG);

    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA);

    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS2);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_SD_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_CFG2);

    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(0));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(1));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(2));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(3));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(0));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(1));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(2));
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(3));

    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_STAT);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2);

    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_SD_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY);

    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, &value);
    CSR_WR(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, value); /* clear sticky bits */
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_SD_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY);
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, &value);
    CSR_WR(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, value); /* clear sticky bits */
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_FC_BUFFER_CONFIG_FC_MODE_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_WIS_WIS_Control_1_WIS_CTRL1);
    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_FIFO_BIST_Datapath_Control_Datapath_Control);

    if (port_no == PHY_BASE_PORT(port_no)) {
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG3);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6);
        venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8);
        if (venice_rev_a(vtss_state, port_no)) {
            /* enable F2DF */
            venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_REV_A);
        } else {
                    venice_deb_pr_reg_vml(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT);
        }
    }
    pr("</reginfo>\n");
    return rc;
}

vtss_rc venice_phy_10g_debug_reg_dump(vtss_state_t *vtss_state,
        const vtss_debug_printf_t pr,
        BOOL clear, vtss_port_no_t port_no)
{
    char buf[32];
    u32 value;
    BOOL rev_a =  venice_rev_a(vtss_state, port_no);

    if (clear) {
        /* Enable MON_CFG */
        CSR_COLD_WRM(port_no,VTSS_FIFO_BIST_MON_CFG_MON_CFG,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable);
        CSR_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT, 0xffff);
        CSR_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT2, 0xffff);
        /* Reset counters */
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_MON_RST_MON_RST,
                VTSS_BIT(0),
                VTSS_BIT(0));
    } else {
        sprintf(buf, "PORT %d", port_no);
        venice_debug_reg_header(pr);
        
        // Gloabal registers
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL_Device_Info_Device_ID, "Device_ID", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL_Device_Info_Device_Revision, "Device_Revision", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL_Pin_Status_Pin_Status, "Pin_Status_Pin_Status", &value);
        
        // 10G PCS
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2, "10GBASE_R_PCS_Status_2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2, "10GBASE_R_PCS_Status_2", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1, "10GBASE_R_PCS_Status_1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1, "10GBASE_R_PCS_Status_1", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2, "PCS_STATUS_2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2, "PCS_STATUS_2", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1, "PCS_STATUS_1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1, "PCS_STATUS_1", &value);
        
        // PHYXS
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_PHY_XS_Status_2_PHY_XS_Status_2, "PHY_XS_Status_2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_PHY_XS_Status_2_PHY_XS_Status_2, "PHY_XS_Status_2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_PHY_XS_Status_2_PHY_XS_Status_2, "PHY_XS_Status_2", &value);
        
        // PCS XAUI
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG, "PCS_XAUI_INTERLEAVE_MODE_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_INTERLEAVE_MODE_CFG2, "PCS_XAUI_INTERLEAVE_MODE_CFG2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS, "PCS_XAUI_STATUS", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS2, "PCS_XAUI_STATUS2", &value);
        
        CSR_RD(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT, &value);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT, value & 0xffff);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT, "PCS_XAUI_INT", &value);
        CSR_RD(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT2, &value);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT2, value & 0x3ff);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_INT2, "PCS_XAUI_INT2", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_RX_SEQ_REC_STATUS, "PCS_XAUI_RX_SEQ_REC_STATUS", &value);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_ALIGN_ERR_CNT, 0x0);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_XGMII_ERR_CNT, 0x0);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_OF_ERR_L0_CNT_STATUS, 0x0);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_OF_ERR_L0_CNT_STATUS, 0x0);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_UF_ERR_L1_CNT_STATUS, 0x0);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_D_ERR_L2_CNT_STATUS, 0x0);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_ALIGN_ERR_CNT, "PCS_XAUI_RX_ALIGN_ERR_CNT", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_XGMII_ERR_CNT, "PCS_XAUI_XGMII_ERR_CNT", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_OF_ERR_L0_CNT_STATUS, "PCS_XAUI_RX_FIFO_OF_ERR_L0_CNT_STATUS", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_OF_ERR_L0_CNT_STATUS, "PCS_XAUI_RX_FIFO_OF_ERR_L0_CNT_STATUS", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_UF_ERR_L1_CNT_STATUS, "PCS_XAUI_RX_FIFO_UF_ERR_L1_CNT_STATUS", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_D_ERR_L2_CNT_STATUS, "PCS_XAUI_RX_FIFO_D_ERR_L2_CNT_STATUS", &value);
        CSR_WARM_WR(port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_CG_ERR_L3_CNT_STATUS, 0x0);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_ERR_COUNTERS_PCS_XAUI_RX_FIFO_CG_ERR_L3_CNT_STATUS, "PCS_XAUI_RX_FIFO_CG_ERR_L3_CNT_STATUS", &value);
        
        // LCPLLs
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0, "HOST LCPLL status0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1A, "HOST LCPLL status1A", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS1B, "HOST LCPLL status1B", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS0, "LINE LCPLL status0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1A, "LINE LCPLL status1A", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS1B, "LINE LCPLL status1B", &value);
        
        // RCPLLs
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0, "RX_RCPLL_STAT0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1, "RX_RCPLL_STAT1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0, "TX_RCPLL_STAT0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1, "TX_RCPLL_STAT1", &value);
        
        // MISC PMA
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE, "DATAPATH_MODE", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG, "SYNC_CTRL_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_STAT, "SYNC_CTRL_STAT", &value);
        
        //APC REGISTERS
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL), "APC_EQZ_L_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_PAR_CFG), "APC_EQZ_L_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL), "APC_EQZ_C_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_PAR_CFG), "APC_EQZ_C_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL), "APC_EQZ_AGC_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_PAR_CFG), "APC_EQZ_AGC_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL), "APC_EQZ_OFFS_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_PAR_CFG), "APC_EQZ_OFFS_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_LD_CTRL), "APC_EQZ_LD_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_CTRL_STATUS), "APC_EQZ_CTRL_STATUS", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_GAIN_CTRL_CFG), "APC_EQZ_GAIN_CTRL_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL), "APC_DFE1_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_PAR_CFG), "APC_DFE1_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL), "APC_DFE2_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_PAR_CFG), "APC_DFE2_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL), "APC_DFE3_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_PAR_CFG), "APC_DFE3_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL), "APC_DFE4_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_PAR_CFG), "APC_DFE4_PAR_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VEN_REV(rev_a, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0), "APC_COMMON_CFG0", &value);
        
        //10G Serdes output buffer
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0, "SD10G65_OB_CFG0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1, "SD10G65_OB_CFG1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2, "SD10G65_OB_CFG2", &value);
        
        //XAUI INPUT
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B, "SERDES6G_IB_CFG0B", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B, "SERDES6G_IB_CFG1B", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A, "SERDES6G_IB_CFG3A", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B, "SERDES6G_IB_CFG3B", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A, "SERDES6G_IB_CFG4A", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B, "SERDES6G_IB_CFG4B", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5A, "SERDES6G_IB_CFG5A", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5B, "SERDES6G_IB_CFG5B", &value);
        
        //XAUI OUTPUT
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, "SERDES6G_OB_CFG0A", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B, "SERDES6G_OB_CFG0B", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1, "SERDES6G_OB_CFG1", &value);
        
        //XAUI MISC
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG, "SERDES6G_SER_CFG", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA, "SERDES6G_COMMON_CFGA", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB, "SERDES6G_COMMON_CFGB", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_MACRO_CTRL_STATUS_MACRO_CTRL_STAT, "SERDES6G_MACRO_CTRL_STAT", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_MACRO_CTRL_STATUS_MACRO_CTRL_SIGDRV_STAT, "SERDES6G_MACRO_CTRL_SIGDRV_STAT", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0), "SERDES6G_IB_STATUS0_LANE0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(0), "SERDES6G_IB_STATUS1A_LANE0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(0), "SERDES6G_IB_STATUS1B_LANE0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(0), "SERDES6G_ACJTAG_STATUS_LANE0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), "SERDES6G_PLL_STATUS_LANE0", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(0), "SERDES6G_REVIDA", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(0), "SERDES6G_REVIDB", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1), "SERDES6G_IB_STATUS0_LANE1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(1), "SERDES6G_IB_STATUS1A_LANE1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(1), "SERDES6G_IB_STATUS1B_LANE1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(1), "SERDES6G_ACJTAG_STATUS_LANE1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), "SERDES6G_PLL_STATUS_LANE1", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(1), "SERDES6G_REVIDA", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(1), "SERDES6G_REVIDB", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2), "SERDES6G_IB_STATUS0_LANE2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(2), "SERDES6G_IB_STATUS1A_LANE2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(2), "SERDES6G_IB_STATUS1B_LANE2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(2), "SERDES6G_ACJTAG_STATUS_LANE2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), "SERDES6G_PLL_STATUS_LANE2", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(2), "SERDES6G_REVIDA", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(2), "SERDES6G_REVIDB", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3), "SERDES6G_IB_STATUS0_LANE3", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(3), "SERDES6G_IB_STATUS1A_LANE3", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(3), "SERDES6G_IB_STATUS1B_LANE3", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(3), "SERDES6G_ACJTAG_STATUS_LANE3", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), "SERDES6G_PLL_STATUS_LANE3", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(3), "SERDES6G_REVIDA", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(3), "SERDES6G_REVIDB", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Tx_Sequencing_Error_Count_PCS_Tx_Sequencing_Error_Count, "PCS_Tx_Sequencing_Error_Count", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Rx_Sequencing_Error_Count_PCS_Rx_Sequencing_Error_Count, "PCS_Rx_Sequencing_Error_Count", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Tx_Block_Encode_Error_Count_PCS_Tx_Block_Encode_Error_Count, "PCS_Tx_Block_Encode_Error_Count", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Rx_Block_Decode_Error_Count_PCS_Rx_Block_Decode_Error_Count, "PCS_Rx_Block_Encode_Error_Count", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Tx_Char_Encode_Error_Count_PCS_Tx_Char_Encode_Error_Count, "PCS_Tx_Char_Encode_Error_Count", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Rx_Char_Decode_Error_Count_PCS_Rx_Char_Decode_Error_Count, "PCS_Rx_Char_Encode_Error_Count", &value);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL_Temp_Monitor_Temp_Mon_Regs, "Temp_Mon_Regs", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL, "SD10G65_APC_APC_EQZ_L_CTRL", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_TIMER_CFG, "SD10G65_APC_APC_EQZ_L_TIMER_CFG", &value);
        
        /* Enable MON_CFG */ 
        CSR_COLD_WRM(port_no,VTSS_FIFO_BIST_MON_CFG_MON_CFG,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable);
        /* Update counters */
        CSR_COLD_WRM(port_no,VTSS_FIFO_BIST_UPDATE_UPDATE,
                VTSS_F_FIFO_BIST_UPDATE_UPDATE_cntr_update,
                VTSS_F_FIFO_BIST_UPDATE_UPDATE_cntr_update);
        
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_Datapath_Control_Datapath_Control, "Datapath_Control", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_GOODCRC_MON_GOOD_LSW, "MON_GOOD_LSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_GOODCRC_MON_GOOD_MSW, "MON_GOOD_MSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_BADCRC_MON_BAD_LSW, "MON_BAD_LSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_BADCRC_MON_BAD_MSW, "MON_BAD_MSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_FRAG_MON_FRAG_LSW, "MON_FRAG_LSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_FRAG_MON_FRAG_MSW, "MON_FRAG_MSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_LFAULT_MON_LFAULT_LSW, "MON_LFAULT_LSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_LFAULT_MON_LFAULT_MSW, "MON_LFAULT_MSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_BER_MON_BER_LSW, "MON_BER_LSW", &value);
        venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_MON_BER_MON_BER_MSW, "MON_BER_MSW", &value);
    }
    return (VTSS_RC_OK);
}


static void prnt_reg(char *reg_name,u32 value,const vtss_debug_printf_t pr) {
    int tcount = 0;

    pr("%-30s ::0x%08x ",reg_name,value);

    for (tcount=31;tcount>=0;--tcount) {
        pr("%u%s",value & (1 << tcount) ? 1:0,tcount== 0 ? "\n" : (tcount % 4) ? "" : ".");
    }
}
vtss_rc vtss_phy_10g_debug_venice_info_print(struct vtss_state_s *vtss_state,
        const vtss_debug_printf_t pr,
        vtss_port_no_t        port_no) {
    u32 val=0;
    vtss_phy_10g_port_state_t *ps = &vtss_state->phy_10g_state[port_no];

    /*
       6G serdes status registers also added
       1)      10G Serdes status registers:
       a.      APC
       i.      :apc_common_cfg0
       ii.     :apc_eqz_offs_ctrl
       iii.    :apc_eqz_ctrl_status
       iv.     :apc_eqz_l_ctrl
       v.      :apc_eqz_c_ctrl
       vi.     :apc_eqz_agc_ctrl
       vii.    :apc_eqz_dfe1_ctrl
       viii.   :apc_eqz_dfe2_ctrl
       ix.     :apc_eqz_def3_ctrl
       x.      :apc_eqz_def4_ctrl
       b.      OB
       i.      :sd10g65_ob_cfg2
       c.      RCPLLs
       i.      :sd10g65_tx_rcpll_stat0
       ii.     :sd10g65_tx_rcpll_stat1
       iii.    :sd10g65_rx_rcpll_stat0
       iv.     :sd10g65_rx_rcpll_stat1
       d.      LCPLLs
       i.      :l_pll5g_status0
       ii.     :h_pll5g_status0
       2)      Digital Core
       a.      10G PCS (line)
       i.      :eth_10gbase_r_pcs_status_2 (read twice)
       ii.     :eth_10gbase_r_pcs_status_1 (read twice)
       iii.    :pcs_status_2 (read twice)
       iv.     :pcs_status_1 (read twice)
       b.      10G WIS
       i.      :wis_stat3 (read twice)
       ii.     :wis_stat1
       c.      1G PCS (line & host)
       i.      :pcs1g_cfg
       ii.     :pcs1g_mode_cfg
       iii.    :pcs1g_sd_cfg
       iv.     :pcs1g_aneg_cfg
       v.      :pcs1g_aneg_cfg2
       vi.     :pcs1g_link_status
       vii.    :pcs1g_sticky (read, followed by writing 0x11, followed by another read)
       viii.   :pcs1g_aneg_status
     */
    pr ("port %u, channel id %u\n",port_no+1,ps->channel_id);
    pr ("=====================================================================================\n");
    pr ("%-30s   %-10s %-40s\n","","","----.--24.----.--16.----.---8.----.---0");
    pr ("=====================================================================================\n");

    /*serdes 6g status */
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG, &val);
    prnt_reg("serdes6g_dig_cfg", val, pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0, &val);
    prnt_reg("serdes6g_dft_cfg0",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1A, &val);
    prnt_reg("serdes6g_dft_cfg1a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1B, &val);
    prnt_reg("serdes6g_dft_cfg1b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2A, &val);
    prnt_reg("serdes6g_dft_cfg2a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2B, &val);
    prnt_reg("serdes6g_dft_cfg2b",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0A, &val);
    prnt_reg("serdes6g_tp_cfg0a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0B, &val);
    prnt_reg("serdes6g_tp_cfg0b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1A, &val);
    prnt_reg("serdes6g_tp_cfg1a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1B, &val);
    prnt_reg("serdes6g_tp_cfg1b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFGA, &val);
    prnt_reg("serdes6g_rc_pll_bist_cfga",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFGB, &val);
    prnt_reg("serdes6g_rc_pll_bist_cfgb",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG, &val);
    prnt_reg("serdes6g_misc_cfg",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFGA, &val);
    prnt_reg("serdes6g_ob_aneg_cfga",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFGB, &val);
    prnt_reg("serdes6g_ob_aneg_cfgb",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS(0), &val);
    prnt_reg("serdes6g_dft_status(0)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS(1), &val);
    prnt_reg("serdes6g_dft_status(1)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS(2), &val);
    prnt_reg("serdes6g_dft_status(2)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS(3), &val);
    prnt_reg("serdes6g_dft_status(3)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT(0), &val);
    prnt_reg("serdes6g_err_cnt(0)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT(1), &val);
    prnt_reg("serdes6g_err_cnt(1)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT(2), &val);
    prnt_reg("serdes6g_err_cnt(2)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT(3), &val);
    prnt_reg("serdes6g_err_cnt(3)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGA, &val);
    prnt_reg("serdes6g_des_cfga",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_DES_CFGB, &val);
    prnt_reg("serdes6g_des_cfgb",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0A, &val);
    prnt_reg("serdes6g_ib_cfg0a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B, &val);
    prnt_reg("serdes6g_ib_cfg0b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1A, &val);
    prnt_reg("serdes6g_ib_cfg1a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B, &val);
    prnt_reg("serdes6g_ib_cfg1b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2A, &val);
    prnt_reg("serdes6g_ib_cfg2a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2B, &val);
    prnt_reg("serdes6g_ib_cfg2b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A, &val);
    prnt_reg("serdes6g_ib_cfg3a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B, &val);
    prnt_reg("serdes6g_ib_cfg3b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A, &val);
    prnt_reg("serdes6g_ib_cfg4a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B, &val);
    prnt_reg("serdes6g_ib_cfg4b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5A, &val);
    prnt_reg("serdes6g_ib_cfg5a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5B, &val);
    prnt_reg("serdes6g_ib_cfg5b",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA, &val);
    prnt_reg("serdes6g_common_cfga",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB, &val);
    prnt_reg("serdes6g_common_cfgb",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG, &val);
    prnt_reg("serdes6g_ser_cfg",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, &val);
    prnt_reg("serdes6g_ob_cfg0a",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0B, &val);
    prnt_reg("serdes6g_ob_cfg0b",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1, &val);
    prnt_reg("serdes6g_ob_cfg1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA, &val);
    prnt_reg("serdes6g_pll_cfga",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGB, &val);
    prnt_reg("serdes6g_pll_cfgb",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG, &val);
    prnt_reg("serdes6g_acjtag_cfg",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGA, &val);
    prnt_reg("serdes6g_gp_cfga",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_GP_CFGB, &val);
    prnt_reg("serdes6g_gp_cfgb",val,pr);
    CSR_RD(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS, &val);
    prnt_reg("pcs_xaui_status",val,pr);
    CSR_RD(port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS2, &val);
    prnt_reg("pcs_xaui_status2",val,pr);
    CSR_RD(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_SD_CFG, &val);
    prnt_reg("pcs_xaui_sd_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_CFG2, &val);
    prnt_reg("pcs_xaui_cfg2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &val);
    prnt_reg("serdes6g_pll_status0",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &val);
    prnt_reg("serdes6g_pll_status1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &val);
    prnt_reg("serdes6g_pll_status2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), &val);
    prnt_reg("serdes6g_pll_status3",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0), &val);
    prnt_reg("serdes6g_ib_status00",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1), &val);
    prnt_reg("serdes6g_ib_status01",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2), &val);
    prnt_reg("serdes6g_ib_status02",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3), &val);
    prnt_reg("serdes6g_ib_status03",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(0), &val);
    prnt_reg("serdes6g_ib_status1a0",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(1), &val);
    prnt_reg("serdes6g_ib_status1a1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(2), &val);
    prnt_reg("serdes6g_ib_status1a2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(3), &val);
    prnt_reg("serdes6g_ib_status1a3",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(0), &val);
    prnt_reg("serdes6g_ib_status1b0",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(1), &val);
    prnt_reg("serdes6g_ib_status1b1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(2), &val);
    prnt_reg("serdes6g_ib_status1b2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(3), &val);
    prnt_reg("serdes6g_ib_status1b3",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(0), &val);
    prnt_reg("serdes6g_acjtag_status(0)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(1), &val);
    prnt_reg("serdes6g_acjtag_status(1)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(2), &val);
    prnt_reg("serdes6g_acjtag_status(2)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS(3), &val);
    prnt_reg("serdes6g_acjtag_status(3)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(0), &val);
    prnt_reg("serdes6g_revida(0)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(1), &val);
    prnt_reg("serdes6g_revida(1)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(2), &val);
    prnt_reg("serdes6g_revida(2)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDA(3), &val);
    prnt_reg("serdes6g_revida(3)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(0), &val);
    prnt_reg("serdes6g_revidb(0)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(1), &val);
    prnt_reg("serdes6g_revidb(1)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(2), &val);
    prnt_reg("serdes6g_revidb(2)",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_REVIDB(3), &val);
    prnt_reg("serdes6g_revidb(3)",val,pr);

    /*Macro Control Configuration Registers */
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG0, &val);
    prnt_reg("macro_ctrl_fsm_cfg0",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG1, &val);
    prnt_reg("macro_ctrl_fsm_cfg1",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG2, &val);
    prnt_reg("macro_ctrl_fsm_cfg2",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_CFG_MACRO_CTRL_FSM_CFG3, &val);
    prnt_reg("macro_ctrl_fsm_cfg3",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_CFG_SYNC_ETH_CFG, &val);
    prnt_reg("sync_eth_cfg",val,pr);

    /*Macro Control status Registers*/
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_STATUS_MACRO_CTRL_STAT, &val);
    prnt_reg("macro_ctrl_stat",val,pr);
    CSR_RD(port_no,VTSS_VENICE_DEV4_MACRO_CTRL_STATUS_MACRO_CTRL_SIGDRV_STAT, &val);
    prnt_reg("macro_ctrl_sigdrv_stat",val,pr);

    /* LINE APC */
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0, &val);
    prnt_reg("apc_common_cfg0",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_OFFS_CTRL, &val);
    prnt_reg("apc_eqz_offs_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_CTRL_STATUS, &val);
    prnt_reg("apc_eqz_ctrl_status",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_L_CTRL, &val);
    prnt_reg("apc_eqz_l_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_C_CTRL, &val);
    prnt_reg("apc_eqz_c_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_AGC_CTRL, &val);
    prnt_reg("apc_eqz_agc_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE1_CTRL, &val);
    prnt_reg("apc_eqz_dfe1_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE2_CTRL, &val);
    prnt_reg("apc_eqz_dfe2_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE3_CTRL, &val);
    prnt_reg("apc_eqz_def3_ctrl",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_DFE4_CTRL, &val);
    prnt_reg("apc_eqz_def4_ctrl",val,pr);

    /* Line OB */
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2, &val);
    prnt_reg("sd10g65_ob_cfg2",val,pr);

    /* Line RCPLLs */
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0, &val);
    prnt_reg("sd10g65_tx_rcpll_stat0",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1, &val);
    prnt_reg("sd10g65_tx_rcpll_stat1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0, &val);
    prnt_reg("sd10g65_rx_rcpll_stat0",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1, &val);
    prnt_reg("sd10g65_rx_rcpll_stat1",val,pr);

    /* Line LCPLL */
    CSR_RD(port_no, VTSS_LINE_PLL5G_L_PLL5G_L_PLL5G_STATUS0, &val);
    prnt_reg("Line:l_pll5g_status0",val,pr);

    /* Line Digital Core - 10G PCS */
    CSR_RD(port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1, &val);
    CSR_RD(port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1, &val);
    prnt_reg("eth_10gbase_r_pcs_status_1 ",val,pr);

    CSR_RD(port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2, &val);
    CSR_RD(port_no, VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2, &val);
    prnt_reg("eth_10gbase_r_pcs_status_2",val,pr);

    CSR_RD(port_no, VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1, &val);
    CSR_RD(port_no, VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1, &val);
    prnt_reg("pcs_status_1 ",val,pr);

    CSR_RD(port_no, VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2, &val);
    CSR_RD(port_no, VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2, &val);
    prnt_reg("pcs_status_2 ",val,pr);

    /* Line Digital Core - 10G WIS */
    CSR_RD(port_no, VTSS_VENICE_WIS_WIS_Status_3_WIS_STAT3, &val);
    CSR_RD(port_no, VTSS_VENICE_WIS_WIS_Status_3_WIS_STAT3, &val);
    prnt_reg("wis_stat3 ",val,pr);

    CSR_RD(port_no, VTSS_VENICE_WIS_WIS_Status_1_WIS_STAT1, &val);
    prnt_reg("wis_stat1",val,pr);


    /*Line 1G PCS */
    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG, &val);
    prnt_reg("LINE:pcs1g_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_MODE_CFG, &val);
    prnt_reg("LINE:pcs1g_mode_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_SD_CFG, &val);
    prnt_reg("LINE:pcs1g_sd_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG, &val);
    prnt_reg("LINE:pcs1g_aneg_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS, &val);
    prnt_reg("LINE:pcs1g_link_status",val,pr);

    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, &val);
    CSR_WR(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, 0x11);
    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, &val);
    prnt_reg("LINE:pcs1g_sticky ",val,pr);

    CSR_RD(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG, &val);
    prnt_reg("LINE:pcs1g_cfg",val,pr);

    /*Host LCPLLs */
    CSR_RD(port_no, VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0, &val);
    prnt_reg("Host:l_pll5g_status0",val,pr);

    /* Host 1G PCS */
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG, &val);
    prnt_reg("HOST:pcs1g_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_MODE_CFG, &val);
    prnt_reg("HOST:pcs1g_mode_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_SD_CFG, &val);
    prnt_reg("HOST:pcs1g_sd_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG, &val);
    prnt_reg("HOST:pcs1g_aneg_cfg",val,pr);
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS, &val);
    prnt_reg("HOST:pcs1g_link_status",val,pr);

    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, &val);
    CSR_WR(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, 0x11);
    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, &val);
    prnt_reg("HOST:pcs1g_sticky ",val,pr);

    CSR_RD(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG, &val);
    prnt_reg("HOST:pcs1g_cfg",val,pr);

    /* PMA registers */
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_CONTROL_PMA_CONTROL_1, &val);
    prnt_reg("pma_control_1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_STATUS_PMA_STATUS_1, &val);
    prnt_reg("pma_status_1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_DEVICE_ID_PMA_DEVICE_ID_1, &val);
    prnt_reg("pma_device_id_1",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_DEVICE_ID_PMA_DEVICE_ID_2, &val);
    prnt_reg("pma_device_id_2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_DEVICE_ID_PMA_PMD_SPEED_ABILITY, &val);
    prnt_reg("pma_pmd_speed_ability",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_DEVICE_ID_PMA_PMD_CONTROL_2, &val);
    prnt_reg("pma_pmd_control_2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_PMD_STATUS_PMA_PMD_STATUS_2, &val);
    prnt_reg("pma_pmd_status_2",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMD_CONTROL_AND_STATUS_PMD_TRANSMIT_DISABLE, &val);
    prnt_reg("pmd_transmit_disable",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMD_CONTROL_AND_STATUS_PMD_RECEIVE_SIGNAL_DETECT, &val);
    prnt_reg("pma_pmd_receive_signal_detect",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_RX_ALARM_Control_Register_RX_ALARM_Control_Register, &val);
    prnt_reg("rx_alarm_control_register",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_RX_ALARM_Status_Register_RX_ALARM_Status_Register, &val);
    prnt_reg("rx_alarm_status_register",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_TX_ALARM_Control_Register_TX_ALARM_Control_Register, &val);
    prnt_reg("tx_alarm_control_register",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_TX_ALARM_Status_Register_TX_ALARM_Status_Register, &val);
    prnt_reg("tx_alarm_status_register",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_DATAPATH_CONTROL_DATAPATH_MODE, &val);
    prnt_reg("datapath_mode",val,pr);
    CSR_RD(port_no, VTSS_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL, &val);
    prnt_reg("pma_loopback_control",val,pr);

    return VTSS_RC_OK;
}

vtss_rc vtss_phy_10g_debug_info_print(vtss_state_t              *vtss_state,
                                      const vtss_debug_printf_t pr,
                                      const vtss_debug_info_t   *const info,
                                      BOOL                      ail)
{
    vtss_port_no_t        port_no;
    vtss_phy_10g_port_state_t *ps;
    char buf[32];
    u32 value, lane0,lane1,lane2,lane3;
    vtss_phy_10g_port_state_t *id10g;
    BOOL init = 1;

    if (!vtss_debug_group_enabled(pr, info, VTSS_DEBUG_GROUP_PHY)) {
        return VTSS_RC_OK;
    }

    if (ail) {
        for (port_no = VTSS_PORT_NO_START; port_no < vtss_state->port_count; port_no++) {
            if (vtss_state->phy_10g_state[port_no].type == VTSS_PHY_TYPE_10G_NONE) {
                continue;
            }
            if (init) {
                pr("%-6s %-10s %-10s %-10s %-10s %-10s\n","Port","Type","Rev.","Channel","API Base","dev feat status");
                pr("%-6s %-10s %-10s %-10s %-10s %-10s\n","----","----","---","--------","-------","--------------");
                init = 0;
            }
            id10g = &vtss_state->phy_10g_state[port_no];
            pr("%-6d %-10d %-10d %-10d %-10d %-10d\n",port_no, id10g->type, id10g->revision, id10g->channel_id, id10g->phy_api_base_no, id10g->device_feature_status);
        }
        return VTSS_RC_OK;
    }

    for (port_no = VTSS_PORT_NO_START; port_no < vtss_state->port_count; port_no++) {
        ps = &vtss_state->phy_10g_state[port_no];
        if (!info->port_list[port_no] || ps->type == VTSS_PHY_TYPE_10G_NONE) {
            continue;
        }
        if (ps->family == VTSS_PHY_FAMILY_MALIBU && info->vml_format) {
            (void) vtss_phy_10g_debug_malibu_vml_info_print(vtss_state, pr, port_no);
        } else if ( ps->family == VTSS_PHY_FAMILY_MALIBU ) {
            (void) vtss_phy_10g_debug_malibu_info_print(vtss_state, pr, port_no);
        } else if (ps->family == VTSS_PHY_FAMILY_VENICE && info->vml_format){
            (void) vtss_phy_10g_debug_venice_info_print_vml(vtss_state, pr, port_no);
        } else if (ps->family == VTSS_PHY_FAMILY_VENICE){
            (void) vtss_phy_10g_debug_venice_info_print(vtss_state, pr, port_no);
        } else {
            sprintf(buf, "PORT %d", port_no);
            venice_debug_reg_header(pr);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1B, "SERDES6G_ANA_CFG1B", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3A, "SERDES6G_ANA_CFG3A", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3B, "SERDES6G_ANA_CFG3B", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4A, "SERDES6G_ANA_CFG4A", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4B, "SERDES6G_ANA_CFG4B", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5A, "SERDES6G_ANA_CFG5A", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5B, "SERDES6G_ANA_CFG5B", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B, "SERDES6G_ANA_CFGOB", &value);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0), "SERDES6G_ANA_STATUS0_LANE0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(0), "SERDES6G_ANA_STATUS1A_LANE0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(0), "SERDES6G_ANA_STATUS1B_LANE0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), "SERDES6G_ANA_STATUS_PLL_LANE0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1), "SERDES6G_ANA_STATUS0_LANE1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(1), "SERDES6G_ANA_STATUS1A_LANE1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(1), "SERDES6G_ANA_STATUS1B_LANE1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), "SERDES6G_ANA_STATUS_PLL_LANE1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2), "SERDES6G_ANA_STATUS0_LANE2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(2), "SERDES6G_ANA_STATUS1A_LANE2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(2), "SERDES6G_ANA_STATUS1B_LANE2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), "SERDES6G_ANA_STATUS_PLL_LANE2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3), "SERDES6G_ANA_STATUS0_LANE3", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(3), "SERDES6G_ANA_STATUS1A_LANE3", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(3), "SERDES6G_ANA_STATUS1B_LANE3", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), "SERDES6G_ANA_STATUS_PLL_LANE3", &value);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA, "SERDES6G_COMMON_CFGA", &value);
            VENICE_DEBUG_SD6G_BIT(pr, SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA, ENA_LANE, value);
            VENICE_DEBUG_SD6G_BIT(pr, SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA, SYS_RST, value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGB, "SERDES6G_COMMON_CFGB", &value);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_SER_CFG, "SERDES6G_SER_CFG", &value);
            VENICE_DEBUG_SD6G_BIT(pr, SERDES6G_ANA_CFG_SERDES6G_SER_CFG, SER_ENALI, value);
            VENICE_DEBUG_SD6G_FLD(pr, SERDES6G_ANA_CFG_SERDES6G_SER_CFG, SER_ALISEL, value);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, "SERDES6G_OB_CFG0A", &value);
            VENICE_DEBUG_SD6G_BIT(pr, SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, OB_ENA1V_MODE, value);
            VENICE_DEBUG_SD6G_BIT(pr, SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, OB_POL, value);
            VENICE_DEBUG_SD6G_FLD(pr, SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, OB_POST0, value);
            VENICE_DEBUG_SD6G_FLD(pr, SERDES6G_ANA_CFG_SERDES6G_OB_CFG0A, OB_PREC, value);
            pr("\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_PLL_CFGA, "SERDES6G_PLL_CFGA", &value);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS, "XAUI_STATUS", &value);
            VENICE_DEBUG_XAUI_BIT(pr, PCS_XAUI_STATUS_PCS_XAUI_STATUS, ALIGNMENT_STATUS, value);
            VENICE_DEBUG_XAUI_FLD(pr, PCS_XAUI_STATUS_PCS_XAUI_STATUS, SYNC_STATUS, value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_STATUS_PCS_XAUI_STATUS2, "XAUI_STATUS2", &value);
            VENICE_DEBUG_XAUI_BIT(pr, PCS_XAUI_STATUS_PCS_XAUI_STATUS2, LINK_STATE, value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_SD_CFG, "XAUI_SD_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS_XAUI_PCS_XAUI_CONFIGURATION_PCS_XAUI_CFG2, "XAUI_CFG2", &value);

            pr("\nSERDES6G_ANA_STATUS (lanes 0-3):\n");
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(0), &lane0);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(1), &lane1);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(2), &lane2);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS(3), &lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS, PLL_OUT_OF_RANGE_ERR, lane0, lane1, lane2, lane3);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(0), &lane0);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(1), &lane1);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(2), &lane2);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0(3), &lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_HP_GAIN_ACT,  lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_MID_GAIN_ACT, lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_LP_GAIN_ACT,  lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_OFFSET_ACT,   lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_OFFSET_VLD,   lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_OFFSET_ERR,   lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_OFFSDIR,      lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_BIT(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0, IB_SIG_DET,      lane0, lane1, lane2, lane3);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(0), &lane0);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(1), &lane1);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(2), &lane2);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A(3), &lane3);
            VENICE_DEBUG_SD6GL_FLD(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A, IB_HP_GAIN_STAT, lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_FLD(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1A, IB_MID_GAIN_STAT,lane0, lane1, lane2, lane3);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(0), &lane0);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(1), &lane1);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(2), &lane2);
            CSR_RD(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B(3), &lane3);
            VENICE_DEBUG_SD6GL_FLD(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B, IB_LP_GAIN_STAT, lane0, lane1, lane2, lane3);
            VENICE_DEBUG_SD6GL_FLD(pr, SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1B, IB_OFFSET_STAT,  lane0, lane1, lane2, lane3);

            pr("SD10G65 DES\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0, " DES_CFG0", &value);
            pr("SD10G65 OB\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0, " OB_CFG0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1, " OB_CFG1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2, " OB_CFG2", &value);
            pr("SD10G65 IB\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0, " IB_CFG0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG10, " IB_CFG10", &value);
            pr("SD10G65 RX SYNTH\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0, " RX_SYNTH_CFG0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1, " RX_SYNTH_CFG1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2, " RX_SYNTH_CFG2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3, " RX_SYNTH_CFG3", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4, " RX_SYNTH_CFG4", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF, " RX_SYNTH_CDRLF", &value);
            pr("SD10G65 TX SYNTH\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0, " TX_SYNTH_CFG0", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1, " TX_SYNTH_CFG1", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3, " TX_SYNTH_CFG3", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1, " SSC_CFG1", &value);
            pr("SD10G65_SYNC_CTRL\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG, " SYNC_CTRL_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_STAT, " SYNC_CTRL_STAT", &value);
            pr("CLOCK_OUTPUT\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG, " CONTROL_RXCK_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG, " CONTROL_TXCK_CFG", &value);
            pr("VENICE_DEV1\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_DEV1_LOOPBACK_CONTROL_PMA_LOOPBACK_CONTROL, " PMA_LOOPBACK_CONTROL", &value);
            pr("LINE_PCS1G_CFG_STATUS\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_CFG, " PCS1G_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2, " PCS1G_ANEG_CFG2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG, " PCS1G_ANEG_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS, " PCS1G_ANEG_STATUS", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2, " PCS1G_LP_ADV_ABILITY", &value);

            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_SD_CFG, " PCS1G_SD_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS, " PCS1G_LINK_STATUS", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, " PCS1G_STICKY", &value);


            CSR_WR(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_STICKY, value); /* clear sticky bits */
            pr("HOST_PCS1G_CFG_STATUS\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG, " PCS1G_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2, " PCS1G_ANEG_CFG2", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG, " PCS1G_ANEG_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS, " PCS1G_ANEG_STATUS", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2, " PCS1G_LP_ADV_ABILITY", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_SD_CFG, " PCS1G_SD_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS, " PCS1G_LINK_STATUS", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, " PCS1G_STICKY", &value);
            CSR_WR(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_STICKY, value); /* clear sticky bits */
            pr("FC_BUFFER\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FC_BUFFER_CONFIG_FC_MODE_CFG, " FC_MODE_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FC_BUFFER_CONFIG_TX_CTRL_QUEUE_CFG, " TX_CTRL_QUEUE_CFG", &value);
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FC_BUFFER_CONFIG_TX_DATA_QUEUE_CFG, " TX_DATA_QUEUE_CFG", &value);
            pr("VENICE_PCS\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1, " PCS_Control_1", &value);
            pr("VENICE_WIS\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_WIS_WIS_Control_1_WIS_CTRL1, " WIS_CTRL1", &value);
            pr("FIFO_BIST\n");
            venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_FIFO_BIST_Datapath_Control_Datapath_Control, " Datapath_Control", &value);

            if (port_no == PHY_BASE_PORT(port_no)) {
                pr("F2DF\n");

                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0, " DES_CFG0", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG, " SBUS_RX_CFG", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0, " RX_RCPLL_CFG0", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1, " RX_RCPLL_CFG1", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2, " RX_RCPLL_CFG2", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0, " RX_SYNTH_CFG0", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1, " RX_SYNTH_CFG1", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2, " RX_SYNTH_CFG2", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG3, " RX_SYNTH_CFG3", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF, " RX_SYNTH_CDRLF", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0, " IB_CFG0", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2, " IB_CFG2", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4, " IB_CFG4", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5, " IB_CFG5", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6, " IB_CFG6", &value);
                venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8, " IB_CFG8", &value);
                if (venice_rev_a(vtss_state, port_no)) {
                    /* enable F2DF */
                    venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_REV_A, " CFG_STAT", &value);
                } else {
                    venice_deb_pr_reg(vtss_state, pr, port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT, " CFG_STAT", &value);
                }
            }
            pr("\n");
        }

    }

    return VTSS_RC_OK;
}

static vtss_rc phy_10g_f2df_conf_set(struct vtss_state_s *vtss_state,
                                     vtss_port_no_t port_no)
{
    vtss_sd10g65_setup_f2df_args_t f2df_args;
    vtss_phy_10g_srefclk_mode_t *srefclk = &vtss_state->phy_10g_state[port_no].srefclk;
    u32 value;
    if(venice_rev_a(vtss_state, port_no)){
        VTSS_RC(phy_10g_f2df_set(vtss_state, port_no));
    }
    else {
        //IN CASE OF VENICE REV C
        //In case of WarmStart if the serdes setup is already done, no need to setup AGAIN.
        //Clearing the F2DF reciever status bit so that F2DF settings can be applied again.(Only in case of Non-Warmstat instance of this function).
        CSR_COLD_WRM(port_no, VENICE_REV_C_PORT_SERDES_SETUP_STATUS,
                0,
                VENICE_REV_C_PORT_F2DF_RECIEVER_SETUP_STATUS_BIT)

        CSR_RD(port_no,VENICE_REV_C_PORT_SERDES_SETUP_STATUS, &value);
        value &= VENICE_REV_C_PORT_F2DF_SETUP_STATUS_BIT;
        if(value){
            VTSS_N("F2DF setup not executed during to warmstart\n");
            return VTSS_RC_OK;
        }
        VTSS_RC(vtss_sd10g65_setup_f2df_args_init(&f2df_args));
        f2df_args.chip_name = get_chip_name();
        f2df_args.i1_fsel = 10;
        f2df_args.i1_lim = 10;
        f2df_args.no_pwrcycle = TRUE;
        f2df_args.invert = FALSE;
        switch(srefclk->freq){
            case VTSS_PHY_10G_SREFCLK_156_25:
                f2df_args.f_in.f_pll_khz = 156250;
                break;
            case VTSS_PHY_10G_SREFCLK_125_00:
                f2df_args.f_in.f_pll_khz = 125000;
                break;
            case VTSS_PHY_10G_SREFCLK_155_52:
                f2df_args.f_in.f_pll_khz = 155520;
                break;
            default:
                f2df_args.f_in.f_pll_khz = 156250;
                break;
        }
        VTSS_RC(vtss_venice_c_f2df_sd10g_setup_f2df(vtss_state, f2df_args, port_no));
        //Setting F2DF reciever status bit as 1 as the f2df setup is complete.
        CSR_WARM_WRM(port_no, VENICE_REV_C_PORT_SERDES_SETUP_STATUS,
                VENICE_REV_C_PORT_F2DF_RECIEVER_SETUP_STATUS_BIT,
                VENICE_REV_C_PORT_F2DF_RECIEVER_SETUP_STATUS_BIT);
    }
    return VTSS_RC_OK;
}

/* F2DF is the name of a 10G-receiver macro used for SREFCLK input */
static vtss_rc phy_10g_f2df_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no)
{
#define F2DF_MAX_MODES 3
    /*                                                          125MHz, 156,25MHz, 155,52MHz */
    BOOL rev_a;
    static const u32 f2df_des_if_mode_sel        [F2DF_MAX_MODES] = {     3,         2,         2};
    static const u32 f2df_pllf_ref_cnt_end       [F2DF_MAX_MODES] = {   512,       409,       411};
    static const u32 f2df_side_det_bit_sel       [F2DF_MAX_MODES] = {     5,         4,         4};

    static const u32 f2df_synth_mult_byp         [F2DF_MAX_MODES] = {         4,             4,             0};
    static const u32 f2df_synth_freq_mult        [F2DF_MAX_MODES] = {      9234,          9234,           438};
    static const u32 f2df_synth_freqm_1          [F2DF_MAX_MODES] = {         7,             7,            11};
    static const u32 f2df_synth_freqm_0          [F2DF_MAX_MODES] = {0xC0000000,    0xC0000000,     398458880};
    static const u32 f2df_synth_freqn_1          [F2DF_MAX_MODES] = {         8,             8,            15};
    static const u32 f2df_synth_freqn_0          [F2DF_MAX_MODES] = {0x40000000,    0x40000000,    1111490560};
    vtss_phy_10g_srefclk_mode_t *srefclk = &vtss_state->phy_10g_state[port_no].srefclk;
    
    u32 reg_idx = srefclk->freq == VTSS_PHY_10G_SREFCLK_125_00 ? 0 : 
                  srefclk->freq == VTSS_PHY_10G_SREFCLK_156_25 ? 1 :
                  srefclk->freq == VTSS_PHY_10G_SREFCLK_155_52 ? 2 : 1; /* 156,25 is default */
    VTSS_D("port %d, f2df reference mode %d", port_no, reg_idx);

    rev_a = venice_rev_a(vtss_state, port_no);
    if (port_no == PHY_BASE_PORT(port_no)) {
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_BIAS_EN,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_BIAS_EN);
        
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_ENA);

        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SAM_ENA |
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_CLKDIV_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SAM_ENA |
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_CLKDIV_ENA);

        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_CML_CURR(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_CML_CURR);

        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     1,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPEED_SEL);

        //Changed Here Mark Venneboerger(it was set to the default value in the old previously i.e.8192).
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
                    VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(9232),
                    VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT);

        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FB_STEP(3),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FB_STEP);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_EQZ_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_EQZ_ENA);
        // DFE stage must be disabled in F2DF mode (ib_dfe_ena = 0)
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
                     0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA);
//      CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
//                   VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA,
//                   VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_LD_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_LD_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_SDET_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_SDET_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_VALUE(31),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_VALUE);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
                     0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_LAT_NEUTRAL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_H_THRES(40),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_H_THRES);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_L_THRES(23),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_L_THRES);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_IB(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_IB);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES2(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES2);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES1(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES1);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES0(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES0);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2_IB_EQZ_GAIN(300),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2_IB_EQZ_GAIN);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6,
                     VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6_IB_EQZ_GAIN_ADJ(70),
                     VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6_IB_EQZ_GAIN_ADJ);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(7),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPARE_POOL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(64),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_PHASE_DATA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(42),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_P_STEP,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_P_STEP);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I1_STEP,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I1_STEP);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(3),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E);
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(3),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

        //According to Mark Venneboerger changing the value from 47 to 35
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(35),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL(f2df_des_if_mode_sel[reg_idx]),
                     VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL); 

        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_LPF_CUR(0),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_LPF_CUR);
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1_PLLF_REF_CNT_END(f2df_pllf_ref_cnt_end[reg_idx]),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1_PLLF_REF_CNT_END);
        MEPA_MSLEEP(20); // According to Matthias Koehne
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);
        MEPA_MSLEEP(20); // According to Matthias Koehne
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
                     0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);
        MEPA_MSLEEP(20); // According to Matthias Koehne
        CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_ENA,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_ENA);

        //According to Mark Venneboerger
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_BYP |
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_HI(f2df_synth_mult_byp[reg_idx]),
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_BYP |
                VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_MULT_HI);

        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(f2df_synth_freq_mult[reg_idx]),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT);

        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQM_1(f2df_synth_freqm_1[reg_idx]),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQM_1);

        //According to Mark Venneboerger
        CSR_COLD_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQN_1(f2df_synth_freqn_1[reg_idx]),
                VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQN_1);

        CSR_COLD_WR(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG3, f2df_synth_freqm_0[reg_idx]);

        //According to Mark Venneboerger
        CSR_COLD_WR(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG4,  f2df_synth_freqn_0[reg_idx]);
        
        /* The address of VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT is incremented by one in Rev B. */        
        CSR_COLD_WRM(port_no,
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL(f2df_side_det_bit_sel[reg_idx]),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL);
        CSR_COLD_WRM(port_no, 
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT(2),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT);
        CSR_COLD_WRM(port_no, 
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT(2),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT);
        CSR_COLD_WRM(port_no, 
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT(63),
                     VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT);
        CSR_COLD_WRM(port_no, 
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE);
        CSR_COLD_WRM(port_no, 
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_STICKY_CLR,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_STICKY_CLR);            
        CSR_COLD_WRM(port_no, 
                     VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                     0,
                     VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_STICKY_CLR);
    }
    return VTSS_RC_OK;
}

static vtss_rc phy_10g_srefclk_set_internal(struct vtss_state_s *vtss_state,
                                            vtss_port_no_t port_no,
                                            vtss_phy_10g_srefclk_mode_t *srefclk)
{
    vtss_port_no_t base_port_no = PHY_BASE_PORT(port_no);
    BOOL rev_a = venice_rev_a(vtss_state, port_no);

    /* Port setup */
    if (srefclk->enable) {

        //Configure F2DF Block

        VTSS_I("SREFCLK ENABLE, port_no %u frequency %u\n", port_no, srefclk->freq);
        /* clearing the serdes status bit so that F2DF settings can be applied again */
        CSR_COLD_WRM(port_no,VENICE_REV_C_PORT_SERDES_SETUP_STATUS,
                0,
                VENICE_REV_C_PORT_F2DF_SETUP_STATUS_BIT);

        VTSS_RC(phy_10g_f2df_conf_set(vtss_state, port_no));

        /* F2DF setup complete, set the status bit to 1 so that it will not be executed again during warm-start */
        CSR_COLD_WRM(port_no,VENICE_REV_C_PORT_SERDES_SETUP_STATUS,
                VENICE_REV_C_PORT_F2DF_SETUP_STATUS_BIT,
                VENICE_REV_C_PORT_F2DF_SETUP_STATUS_BIT);

        VTSS_D("Enable srefclk for iport %d", port_no);
        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
                VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA,
                VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);
        if(rev_a){
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
                         VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(
                         rx_tx_synth_freq_mult_l3[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]),
                         VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT);

            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
                         VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(
                         rx_tx_synth_freqm_1_norm_l3[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]),
                         VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1);

            CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3,
                        rx_tx_synth_freqm_0_norm_l3[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]);

            CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4,
                        rx_tx_synth_freqn_0_norm_l3[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]);
        }

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(2),
                VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);
        /* resynchronize the F2FD block */
        /* reset I2 */
        CSR_COLD_WRM(base_port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(1),
                VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);

        /* The address of VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT is incremented by one in Rev B. */        
        /* enable F2DF */
        CSR_WARM_WRM(base_port_no, 
                VEN_REV(rev_a, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT),
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE,
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE);

        /* enable I2 to use F2DF */
        CSR_COLD_WRM(base_port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
                VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(0),
                VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);

    } else {

        VTSS_D("Disable srefclk for iport %d", port_no);
        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(3),
                VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);

        if(rev_a){
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
                         VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(
                         rx_tx_synth_freq_mult_norm[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]),
                         VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT);

            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1,
                         VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(
                         rx_tx_synth_freqm_1_norm[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]),
                         VTSS_M_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1);

            CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3,
                        rx_tx_synth_freqm_0_norm[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]);

            CSR_WARM_WR(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4,
                        rx_tx_synth_freqn_0_norm[phy_10g_rx_tx_reg_mode_idx(vtss_state, port_no)]);
        }

        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);
    }
    return VTSS_RC_OK;
}

static vtss_rc phy_10g_srefclk_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no)
{
    vtss_phy_10g_loopback_t *loopback = &vtss_state->phy_10g_state[port_no].loopback;
    // if L3 loopback is enabled, then we cannot lock to srefclk (when L3 is disabled, the sfreclk configuration is applied)
    if (loopback->enable && loopback->lb_type == VTSS_LB_L3) {
        VTSS_D("cannot lock to srefclk while L3 loopback is enabled");
        return VTSS_RC_OK;
    } else {
        VTSS_D("Set srefclk port_no %d, srefclk %d", port_no, vtss_state->phy_10g_state[port_no].srefclk.enable);
        return  phy_10g_srefclk_set_internal(vtss_state, port_no, &vtss_state->phy_10g_state[port_no].srefclk);
    }
}

static vtss_rc phy_10g_rxckout_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no)
{
    vtss_phy_10g_rxckout_conf_t  rxckout = vtss_state->phy_10g_state[port_no].rxckout;
    u32 rxckout_sel;
    if (vtss_state->phy_10g_state[port_no].mode.oper_mode == VTSS_PHY_1G_MODE) {
        rxckout_sel = rxckout.mode == VTSS_RECVRD_CLKOUT_LINE_SIDE_TX_CLOCK ? 2 : 0;
    } else {
        rxckout_sel = rxckout.mode == VTSS_RECVRD_CLKOUT_LINE_SIDE_TX_CLOCK ? 3 : 1;
    }
    /* Disable/enable */
    VTSS_D("Set rxckout port_no %d, mode %d, squelch: pcs_fault %d, lopc %d", port_no, rxckout.mode, rxckout.squelch_on_pcs_fault, rxckout.squelch_on_lopc);

    /* Auto Squelch options */
    if(!venice_rev_a(vtss_state, port_no)){

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG,
                (rxckout.squelch_on_pcs_fault ? VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCK_PCS_FAULT_MASK : 0) |
                (rxckout.squelch_on_lopc ? VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCK_LOPC_MASK : 0), 
                VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCK_PCS_FAULT_MASK |
                VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCK_LOPC_MASK );
    } else if(rxckout.squelch_on_pcs_fault || rxckout.squelch_on_lopc){
        VTSS_I("Auto Squelching is not supported on PHY VSC_%u -A devices ",vtss_state->phy_10g_state[port_no].type);
    }

    /* Clockout enable/disable */
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG,
            (rxckout.mode != VTSS_RECVRD_CLKOUT_DISABLE ? VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCKOUT_ENABLE : 0) |
            VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCKOUT_SEL(rxckout_sel),
            VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCKOUT_ENABLE |
            VTSS_M_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_RXCK_CFG_RXCKOUT_SEL);
    return VTSS_RC_OK;
}

static vtss_rc phy_10g_txckout_set(struct vtss_state_s *vtss_state,
                                   vtss_port_no_t port_no)
{
    vtss_phy_10g_txckout_conf_t txckout = vtss_state->phy_10g_state[port_no].txckout;
    u32 txckout_sel;
    if (vtss_state->phy_10g_state[port_no].mode.oper_mode == VTSS_PHY_1G_MODE) {
        txckout_sel = txckout.mode == VTSS_RECVRD_CLKOUT_LINE_SIDE_RX_CLOCK ? 2 : 0;
    } else {
        txckout_sel = txckout.mode == VTSS_RECVRD_CLKOUT_LINE_SIDE_RX_CLOCK ? 3 : 1;
    }
    /* Disable/enable */
    VTSS_D("Set txckout port_no %d, mode %d", port_no, txckout.mode);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG,
                 (txckout.mode != VTSS_RECVRD_CLKOUT_DISABLE ? VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG_TXCKOUT_ENABLE : 0) |
                 VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG_TXCKOUT_SEL(txckout_sel),
                 VTSS_F_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG_TXCKOUT_ENABLE |
                 VTSS_M_VENICE_DEV1_CLOCK_OUTPUT_CONTROL_TXCK_CFG_TXCKOUT_SEL);
    return VTSS_RC_OK;
}

/* Enable / Disable the power for all sublayers */
static vtss_rc phy_10g_power_set(vtss_state_t *vtss_state,
                                 const vtss_port_no_t port_no)

{
    BOOL state;

    VTSS_D("Enter");
    state = (vtss_state->phy_10g_state[port_no].power == VTSS_PHY_10G_POWER_DISABLE) ? TRUE : FALSE;
    
    if(state) {
        VTSS_D("Venice power down");
        /* 1xF200.0 = 1 is to disable the SFI deserializer */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS,
                     VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);
        /* 1xF220.13 = 0 is to disable the SFI output buffer and serializer */
        CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
                     0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);
        /* 1xF240.3 = 0 is to disable Vscope path of sampling-stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA);
        /* 1xF240.2 = 0 is to disable sampling stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);
        /* 1xF240.1 = 0 is to disable equalization stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA);
        /* 1xF240.14 = 0 is to disable DFE stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);
        /* 4xE629.1 = 1 is to power down XAUI Rx path */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
                     VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_RX,
                     VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_RX);
        /* 4xE629.0 = 1 is to power down XAUI Tx path */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
                     VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX,
                     VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX);
        /* 4xE61A.4 = 0 to disable constant current mode */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                0,
                VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR);
    } else {
        VTSS_D("Venice power up");
        /* When disabling the low power function */
        /* 1xF200.0 = 0 is to enable the SFI deserializer  */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
                     0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS);
        /* 1xF220.13 = 1 is to enable the SFI output buffer and serializer */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB,
                     VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB);
        /* 1xF240.3 = 0 is to disable Vscope path of sampling-stage (this bit should stay at 0 until the feature is enabled) */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA);
        /* 1xF240.2 = 1 is to enable sampling stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA);
        /* 1xF240.1 = 1 is to enable equalization stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA);
        /* 1xF240.14 = 1 is to enable DFE stage */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);
        /* 4xE629.1 = 0 is to power up XAUI Rx path */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
                     0,
                     VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_RX);
        /* 4xE629.0 = 0 is to power up XAUI Tx path */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA,
                     0,
                     VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFGA_PWD_TX);
        /* 4xE61A.4 = 1 to enable constant current mode */
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B,
                VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR,
                VTSS_F_VENICE_DEV4_SERDES6G_ANA_CFG_SERDES6G_IB_CFG0B_IB_CONCUR);

        //Call Block level resets here
        VTSS_RC(phy_10g_venice_block_level_resets(vtss_state, port_no));

    }
    
    VTSS_D("Exit");
    return VTSS_RC_OK;
}

static const unsigned int predrv_ctrl_table[VTSS_SLEWRATE_INVALID][2] = {{3,3}, {3,0},{0,3}, {1,0},{0,0}};
/* Get 10GBASE_KR coefficients from HW */
static vtss_rc phy_10g_kr_conf_init(vtss_state_t *vtss_state,
                            const vtss_port_no_t port_no)
{
    u32 cfg0, cfg1, cfg2, r_ctrl, c_ctrl;
    i32 v[4];
    int i;
    vtss_rc rc = VTSS_RC_OK;
    vtss_phy_10g_base_kr_conf_t *kr_conf = &vtss_state->phy_10g_state[port_no].kr_conf;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0, &cfg0);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1, &cfg1);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2, &cfg2);
    for (i = 0; i < 4; i++) {
        v[i] = cfg2>>(6*i) & 0x3f;
        if (v[i] & 0x20) v[i] |= ~0x3f; /* sign extension */
    }
    kr_conf->cm1 = (-v[3]- v[0] - 1)/2;
    kr_conf->c0 = (v[3] - v[1] -1)/2;
    kr_conf->c1 = (v[1] - v[0])/2;
    kr_conf->ampl = 1275 - 25*VTSS_X_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN(cfg0) -
                    200*((cfg0 & VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN) ? 1 : 0);
    
    r_ctrl = VTSS_X_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(cfg1);
    c_ctrl = VTSS_X_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(cfg1);
    kr_conf->slewrate = VTSS_SLEWRATE_INVALID;
    for (i = 0; i < VTSS_SLEWRATE_INVALID; i++) {
        if ((r_ctrl == predrv_ctrl_table[i] [1]) && (c_ctrl == predrv_ctrl_table[i] [0])) {
            kr_conf->slewrate = i;
        }
    }
    kr_conf->en_ob = ( cfg0 & VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB) ? TRUE : FALSE;
    kr_conf->ser_inv = ( cfg0 & VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SER_INV) ? TRUE : FALSE;;
    return rc;
}


/* Set 10GBASE_KR coefficients */
static vtss_rc phy_10g_base_kr_conf_set(vtss_state_t *vtss_state,
                                              const vtss_port_no_t port_no)

{
    i32 v[4];
    u32 v_sum, levn, incr_levn, value, mask;
    int i;
    vtss_rc rc = VTSS_RC_OK;
    /* map slewrate to PREDRV_C_CTRL (index 0), PREDRV_R_CTRL (index 1) */
    vtss_phy_10g_base_kr_conf_t kr_conf = vtss_state->phy_10g_state[port_no].kr_conf;
    
    VTSS_D("Enter");
    v[0] = -kr_conf.cm1 -kr_conf.c0 -kr_conf.c1-1;
    v[1] = -kr_conf.cm1 -kr_conf.c0 +kr_conf.c1-1;
    v[2] = -kr_conf.cm1 +kr_conf.c0 -kr_conf.c1;
    v[3] = -kr_conf.cm1 +kr_conf.c0 +kr_conf.c1;
    /* values are 6 bit signed i.e. -32..31, therefore values >31 or <-32 are trunkated */
    for (i = 0; i < 4; i++) {
        if (v[i] > 31) {v[i] = 31; rc = VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER;}
        if (v[i] < -32) {v[i] = -32; rc = VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER;}
    }
    if ((MEPA_LABS(kr_conf.c0) + MEPA_LABS(kr_conf.c1) + MEPA_LABS(kr_conf.cm1)) > 31) {
        rc = VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER;
    }
    if (kr_conf.ampl > 1275) {
        rc = VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER;
    }
    if (kr_conf.slewrate >= VTSS_SLEWRATE_INVALID) {
        rc = VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER;
    }
    if (rc == VTSS_RC_OK) {
        v_sum = VTSS_ENCODE_BITFIELD(v[0],0,6) | VTSS_ENCODE_BITFIELD(v[1],6,6) | 
               VTSS_ENCODE_BITFIELD(v[2],12,6) | VTSS_ENCODE_BITFIELD(v[3],18,6);
        VTSS_D("v[0] %d, v[1] %d, v[2] %d, v[3] %d, v_sum 0x%x", v[0], v[1], v[2], v[3], v_sum);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2,
                     VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(v_sum),
                     VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER);       
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1,
                     VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(predrv_ctrl_table[kr_conf.slewrate][1]) |
                     VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(predrv_ctrl_table[kr_conf.slewrate][0]),
                     VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL |
                     VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL);
        if (kr_conf.ampl > 1075) {
            incr_levn = 0;
            levn = (1275 - kr_conf.ampl)/25;
        } else {
            incr_levn = 1;
            levn = (1075 - kr_conf.ampl)/25;
        }
        VTSS_D("ampl %d, incr_levn %d, levn %d", kr_conf.ampl, incr_levn, levn);
        value = (kr_conf.ser_inv ? VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SER_INV : 0) |
                (kr_conf.en_ob ? VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB : 0) |
                (incr_levn ? VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN : 0) |
                VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN(levn);
        mask = VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_SER_INV |
               VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_EN_OB |
               VTSS_F_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN |
               VTSS_M_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0_LEVN;
        VTSS_D("value 0x%x, mask 0x%x", value, mask);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_OB_SD10G65_OB_CFG0, value, mask);
    }
    return rc;
}
static vtss_rc venice_phy_10g_sgmii_mode_set(vtss_state_t *vtss_state,
                                             vtss_port_no_t port_no)
{
    u32 value = 0;
    if (vtss_state->phy_10g_state[port_no].mode.oper_mode == VTSS_PHY_1G_MODE){ 
        if (vtss_state->phy_10g_state[port_no].mode.enable_pass_thru == TRUE ){
            CSR_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_MODE_CFG,
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_MODE_CFG_SGMII_MODE_ENA,
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_MODE_CFG_SGMII_MODE_ENA);
            CSR_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2,
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2_ADV_ABILITY(0x4001),
                    VTSS_M_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2_ADV_ABILITY);
            CSR_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG,
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT|
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA ,
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT|
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA
                   );
            MEPA_MSLEEP(16);
            CSR_RD(port_no,VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS,&value);
            if (!(value & VTSS_BIT(0))) {
                VTSS_D("Auto negotiation is not completed ");
            }
            CSR_RD(port_no,VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2,&value);
            CSR_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2,
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2_ADV_ABILITY(VTSS_X_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2_LP_ADV_ABILITY(value)),
                    VTSS_M_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2_ADV_ABILITY);
            CSR_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_MODE_CFG,
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_MODE_CFG_SGMII_MODE_ENA,
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_MODE_CFG_SGMII_MODE_ENA);
            CSR_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG,
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT|
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_SW_RESOLVE_ENA |
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA,
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT|
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA |
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_SW_RESOLVE_ENA
                   );
        } else {
            CSR_WRM(port_no, VTSS_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG,
                    0,
                    VTSS_F_PCS1G_LINE_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA);
            CSR_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG,
                    0,
                    VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_SW_RESOLVE_ENA);
        }
    } else {
        VTSS_E("This API is applicable only in 1G mode");
        return VTSS_RC_ERROR;
    }

    return VTSS_RC_OK;
}

static vtss_rc phy_10g_clause_37_adv_get(u32 value, vtss_phy_10g_clause_37_adv_t *adv)
{
//    adv->fdx = VTSS_BOOL(value & (1<<5));
    adv->fdx = 1; // FDX is always 1
    adv->hdx = VTSS_BOOL(value & (1<<6));
    adv->symmetric_pause = VTSS_BOOL(value & (1<<7));
    adv->asymmetric_pause = VTSS_BOOL(value & (1<<8));
    switch ((value>>12) & 3) {
    case 0:
        adv->remote_fault = VTSS_PHY_10G_CLAUSE_37_RF_LINK_OK;
        break;
    case 1:
        adv->remote_fault = VTSS_PHY_10G_CLAUSE_37_RF_LINK_FAILURE;
        break;
    case 2:
        adv->remote_fault = VTSS_PHY_10G_CLAUSE_37_RF_OFFLINE;
        break;
    default:
        adv->remote_fault = VTSS_PHY_10G_CLAUSE_37_RF_AUTONEG_ERROR;
        break;
    } 
    adv->acknowledge = VTSS_BOOL(value & (1<<14));
    adv->next_page = VTSS_BOOL(value & (1<<15));
    
    return VTSS_RC_OK;
}

/* Encode advertisement word */
static vtss_rc phy_10g_clause_37_adv_set(u32 *value, vtss_phy_10g_clause_37_adv_t *adv, BOOL aneg_enable)
{
    u32 rf;

    if (!aneg_enable) {
        *value = 0;
        VTSS_I("Clause 37 Aneg enable is set to false\n");
        return VTSS_RC_OK;
    }
    switch (adv->remote_fault) {
    case VTSS_PHY_10G_CLAUSE_37_RF_LINK_OK:
        rf = 0;
        break;
    case VTSS_PHY_10G_CLAUSE_37_RF_LINK_FAILURE:
        rf = 1;
        break;
    case VTSS_PHY_10G_CLAUSE_37_RF_OFFLINE:
        rf = 2;
        break;
    default:
        rf = 3;
        break;
    }

    VTSS_I("adv->next_page:%d adv->asymmetric_pause:%d adv->hdx:%d adv->fdx:%d\n", adv->next_page,adv->asymmetric_pause, adv->hdx, adv->fdx);

    *value = (((adv->acknowledge ? 1 : 0)<<14) |
              (rf<<12) |
              ((adv->asymmetric_pause ? 1 : 0)<<8) |
              ((adv->symmetric_pause ? 1 : 0)<<7) |
              ((adv->hdx ? 1 : 0)<<6) |
              ((adv->fdx ? 1 : 0)<<5));
    return VTSS_RC_OK;
}

static vtss_rc phy_10g_clause_37_control_set(vtss_state_t *vtss_state,
                                             const vtss_port_no_t port_no)
{
    vtss_phy_10g_clause_37_control_t *control = &vtss_state->phy_10g_state[port_no].clause_37;
    u32 value = 0, l_h;
    u32 pcs_cnt_max = 0;
    BOOL line = control->line; 
    BOOL host = control->host;
    BOOL host_line = control->l_h;
    u32 i = 0;

    if (line) {
        l_h = 1;
        pcs_cnt_max = 2;
    } else if (host) {
        l_h = 0;
        pcs_cnt_max = 1;
    } else if (host_line) {
        /* User driven control: Set PCS control for both line and host */
        l_h = 0;
        pcs_cnt_max = 2; 
    } else {
        /* Default: Set PCS control for line only */
        l_h = 1;
        pcs_cnt_max = 2; 
    }


    /* Set PCS control for both line and host */
    for (i = l_h;i < pcs_cnt_max; i++) {
        if(i) {
            control = &vtss_state->phy_10g_state[port_no].clause_37;
        } else {
            control = &vtss_state->phy_10g_state[port_no].host_clause_37;
        }
        /* Aneg capabilities for this port */
        VTSS_I(" port %u clause 37 aneg is being configured on 1G PCS of %s \n",port_no,i? "LINE" : "HOST");
        VTSS_RC(phy_10g_clause_37_adv_set(&value, &control->advertisement, control->enable));
        CSR_COLD_WRM(port_no, PST(VTSS_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2),
                PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2_ADV_ABILITY(value)),
                PST(VTSS_M_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG2_ADV_ABILITY));

        /* Restart aneg */
        CSR_COLD_WRM(port_no, PST(VTSS_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG),
                PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT) |
                PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA),
                PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT) |
                PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA));

        if (!control->enable) {
            /* Disable Aneg */
            CSR_COLD_WRM(port_no, PST(VTSS_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG),
                    PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT) |
                    0,
                    PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT) |
                    PST(VTSS_F_PCS1G, i, PCS1G_CFG_STATUS_PCS1G_ANEG_CFG_ANEG_ENA));
        }
    }
    return VTSS_RC_OK;
}


/* Get 1000Base-X Fiber Auto-negotiation status (Clause 37) */
static vtss_rc phy_10g_clause_37_status_get(vtss_state_t *vtss_state,
                                            const vtss_port_no_t         port_no,
                                            vtss_phy_10g_clause_37_cmn_status_t *const status)
{
    BOOL link_down;
    u32 value, l_h;
    vtss_phy_10g_clause_37_status_t *stat;

    /* Get PCS status for both line and host */
    for (l_h = 0; l_h < 2; l_h++) {
        /* Get the link state 'down' sticky bit  */
        stat = l_h ? &status->line : &status->host;

        CSR_RD(port_no, PST(VTSS_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_STICKY), &value);

        link_down  = VTSS_BOOL(PST(VTSS_F_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_STICKY_LINK_DOWN_STICKY) & value) ||
            VTSS_BOOL(PST(VTSS_F_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_STICKY_OUT_OF_SYNC_STICKY) & value);

        if (link_down) {
            /* The link has been down. Clear the sticky bits and return the 'down' value  */
            CSR_WR(port_no, PST(VTSS_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_STICKY), value); /* clear sticky bits */
            stat->link = 0;
        } else {
            /*  Return the current status     */
            CSR_RD(port_no, PST(VTSS_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_LINK_STATUS), &value);
            stat->link = VTSS_BOOL(VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_LINK_STATUS_LINK_STATUS & value) &&
                VTSS_BOOL(PST(VTSS_F_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_LINK_STATUS_SYNC_STATUS) & value);
        }        
        /* Get PCS ANEG status register */
        CSR_RD(port_no, PST(VTSS_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS), &value);

        /* Get 'Aneg complete'   */
        stat->autoneg.complete = VTSS_BOOL(value & PST(VTSS_F_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS_ANEG_COMPLETE));

        /* Return partner advertisement ability */
        CSR_RD(port_no, PST(VTSS_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2), &value);
        value = PST(VTSS_X_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2_LP_ADV_ABILITY(value));

        VTSS_RC(phy_10g_clause_37_adv_get(value, &stat->autoneg.partner_advertisement));

        /* /\* Workaround for a Serdes issue, when aneg completes with FDX capability=0 *\/ */
        /* if (stat->autoneg.complete) { */
        /*     if (stat->autoneg.partner_advertisement.fdx == 0) { */
        /*         VTSS_I"p:%d Workaround for FDX\n",port_no); */
        /*         CSR_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG, */
        /*                 0, */
        /*                 VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA); */
        /*         CSR_WRM(port_no, VTSS_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG, */
        /*                 VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA, */
        /*                 VTSS_F_PCS1G_HOST_PCS1G_CFG_STATUS_PCS1G_CFG_PCS_ENA); */

        /*         (void)phy_10g_clause_37_control_set(vtss_state, port_no); /\* Restart Aneg *\/ */
        /*         MEPA_MSLEEP(50); */

        /*         CSR_RD(port_no, PST(VTSS_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2), &value); */
        /*         value = PST(VTSS_X_PCS1G, l_h, PCS1G_CFG_STATUS_PCS1G_ANEG_STATUS2_LP_ADV_ABILITY(value)); */
        /*         VTSS_RC(phy_10g_clause_37_adv_get(value, &stat->autoneg.partner_advertisement)); */
        /*     } */
        /* } */

        VTSS_I("%s P:%d link:%d aneg complete:%d partner aneg ability:%x\n",
                l_h ? "Line":"Host", port_no, stat->link, stat->autoneg.complete, value);
    }
    return VTSS_RC_OK;
}


#define STABLE_THRESHOLD 3      /* number of reads to consider LOS as stable */
#define TOTAL_THRESHOLD  12     /* max number of reads before we give up */

static vtss_rc phy_10g_link_loss_workaround(vtss_state_t *vtss_state,
        const vtss_port_no_t port_no)
{
    u32 stable_cnt = 0, total_cnt = 0;
    u32 pma_stat2;
    BOOL los = FALSE;
    /* only needed in rev A */
    if (vtss_state->phy_10g_state[port_no].mode.venice_rev_a_los_detection_workaround && venice_rev_a(vtss_state, port_no)) {
        VTSS_I("port %d, Rev A work around", port_no);
        while (stable_cnt < STABLE_THRESHOLD && total_cnt++ < TOTAL_THRESHOLD) {
            /* read RECEIVE FAULT from PMA block */
            CSR_RD(port_no, VTSS_VENICE_DEV1_DEV1_IEEE_PMA_PMD_STATUS_PMA_PMD_STATUS_2, &pma_stat2);
            if (los == ((pma_stat2 & VTSS_F_VENICE_DEV1_DEV1_IEEE_PMA_PMD_STATUS_PMA_PMD_STATUS_2_RECEIVE_FAULT) != 0)) {
                ++stable_cnt;
            } else {
                stable_cnt = 0;
            }
            los = (pma_stat2 & VTSS_F_VENICE_DEV1_DEV1_IEEE_PMA_PMD_STATUS_PMA_PMD_STATUS_2_RECEIVE_FAULT) != 0;
        }
        VTSS_I("port %d, stable_cnt %d, total_cnt %d", port_no, stable_cnt, total_cnt);
        if (stable_cnt == STABLE_THRESHOLD) {
            if (los != vtss_state->phy_10g_state[port_no].current_los) {
                /* if LOS: reset APC else restart APC */
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                             los ? VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC : 0,
                             VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);
                VTSS_I("port %d, LOS changed to %d, total_cnt %d", port_no, los, total_cnt);
            }
            vtss_state->phy_10g_state[port_no].current_los = los;
        } else {
            VTSS_I("Unstable LOS");
        }
    } else {
        VTSS_I("rev A LOS work around is not enabled");
    }
    return VTSS_RC_OK;
}

static vtss_rc phy_10g_timestamp_rd ( struct vtss_state_s * vtss_state,
                                             const vtss_port_no_t  port_no,
                                             vtss_phy_10g_timestamp_val_t *const conf)
{
   u32 rd_var;

   // Venice has ability to read only one timestamp through debug counters
   CSR_RD(port_no,VTSS_FIFO_BIST_MON_TSTAMP_MON_TSTAMP0,&rd_var);
   conf->timestamp[0][0] = rd_var;
   CSR_RD(port_no,VTSS_FIFO_BIST_MON_TSTAMP_MON_TSTAMP1,&rd_var);
   conf->timestamp[0][1] = rd_var;
   CSR_RD(port_no,VTSS_FIFO_BIST_MON_TSTAMP_MON_TSTAMP2,&rd_var);
   conf->timestamp[0][2] = rd_var;
   CSR_RD(port_no,VTSS_FIFO_BIST_MON_TSTAMP_MON_TSTAMP3,&rd_var);
   conf->timestamp[0][3] = rd_var;
   CSR_RD(port_no,VTSS_FIFO_BIST_MON_TSTAMP_MON_TSTAMP4,&rd_var);
   conf->timestamp[0][4] = rd_var;

   return VTSS_RC_OK;
}

//function for circle phase aux, used in VSCOPE
static vtss_rc venice_phy_10g_vscope_circle_phase_aux(struct vtss_state_s *vtss_state,const vtss_port_no_t port_no) 
{
    u32 value=0;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,&value);
    value = VTSS_X_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(value);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX((value + 42)%128),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX((value + 84)%128),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(value),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);

    return VTSS_RC_OK;
}

//Function to backup settings used by VSCOPE
static vtss_rc venice_phy_10g_vscope_backup_settings (struct vtss_state_s *vtss_state, 
        const vtss_port_no_t port_no, vtss_phy_10g_ib_storage_t *const store)
{
    u32 tmp;    
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,&tmp);
    store->ib_storage_bool[0] = (VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_VSC_DIS & tmp)? TRUE:FALSE;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8, &tmp);
    store->ib_storage_bool[1] = (VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK & tmp) ? TRUE:FALSE;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0, &tmp);
    store->ib_storage_bool[2] = (VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA & tmp) ? TRUE:FALSE;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5, &tmp);
    store->ib_storage_bool[3] = (VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA & tmp) ? TRUE:FALSE;
    store->ib_storage_bool[4] = (VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA & tmp) ? TRUE:FALSE;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0, &tmp);
    store->ib_storage_bool[5] = (VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC & tmp) ? TRUE:FALSE;
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4, &tmp);
    store->ib_storage[0]= VTSS_X_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(tmp);
    store->ib_storage[1]= VTSS_X_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(tmp);
    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2 , &tmp);
    store->ib_storage[2]= VTSS_X_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(tmp);
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A, &tmp);
    store->ib_storage[3] = VTSS_X_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT(tmp);
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B, &tmp);
    store->ib_storage[4] = VTSS_X_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_HW_SCAN_ENA(tmp); 
    return VTSS_RC_OK;
}

//Function to restore backed up settings used by VSCOPE
static vtss_rc venice_phy_10g_vscope_restore_settings (struct vtss_state_s *vtss_state,
        const vtss_port_no_t port_no, vtss_phy_10g_ib_storage_t *const store)
{
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
            store->ib_storage_bool[0], VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_VSC_DIS);
    if(!(store->ib_storage_bool[1]))
    {
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
                store->ib_storage_bool[1], VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK);
    }
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            store->ib_storage_bool[2], VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            store->ib_storage_bool[3], VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            store->ib_storage_bool[4], VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA);
    CSR_WARM_WRM(port_no,VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(store->ib_storage[1]),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(store->ib_storage[0]),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(store->ib_storage[2]),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT(store->ib_storage[3]),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_HW_SCAN_ENA(store->ib_storage[4]),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_HW_SCAN_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            store->ib_storage_bool[5],VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC);

    return VTSS_RC_OK;

}
static vtss_rc venice_phy_10g_vscope_xy_scan_eye_sw( struct vtss_state_s *vtss_state,
                                                     const vtss_port_no_t port_no,
                                                     vtss_phy_10g_vscope_scan_status_t *const conf)
{
    vtss_phy_10g_ib_storage_t store;
    u32 hit_cnt, symDisable, tmp, skipAmpl, actPhase, actAmpl, counter_val, err_thres;
    u32 i, j;
    //value to be calculated using x/log10(2)
    BOOL line;
    hit_cnt = conf->scan_conf.ber;
    symDisable = 0;
    err_thres = vtss_state->phy_10g_state[port_no].vscope_conf.error_thres;
    line = vtss_state->phy_10g_state[port_no].vscope_conf.line;
    memset(&store, 0, sizeof(vtss_phy_10g_ib_storage_t));

    //checking bounds of the scan parameters
    if (conf->scan_conf.x_start + conf->scan_conf.x_count > 127) {
        return VTSS_RC_ERROR;
    }
    if (conf->scan_conf.y_start + conf->scan_conf.y_count > 63) {
        return VTSS_RC_ERROR;
    }

    if (line) {
        VTSS_RC(venice_phy_10g_vscope_backup_settings(vtss_state, port_no, &store));

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT(14),
                     VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C ,
                     0,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_QUICK_SCAN);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_HW_SCAN_ENA(0),
                     VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_HW_SCAN_ENA);
        conf->scan_conf.x_incr++;
        conf->scan_conf.y_incr++;
        //FREEZE APC
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC,
                     VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4 ,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(32),
                     VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA,
                     VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA);


        CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
                      VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK,
                      VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                     0,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

        CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A, &tmp);
        counter_val = tmp << 16;
        CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B, &tmp);
        counter_val |= tmp;

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                     0,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

        if (counter_val > err_thres) {
            VTSS_RC(venice_phy_10g_vscope_circle_phase_aux(vtss_state, port_no));
        }
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A,
                     VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT(hit_cnt),
                     VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT);


        for ( j = 0 ; j <= conf->scan_conf.x_count; j = j + conf->scan_conf.x_incr) {
            skipAmpl = 0;
            for ( i = 0; (i + skipAmpl) <= conf->scan_conf.y_count; i = i + conf->scan_conf.y_incr) {
                actPhase = j + conf->scan_conf.x_start;
                skipAmpl = 0;
                if ((symDisable == 0) && ( conf->scan_conf.y_start < 32) && ((i + conf->scan_conf.y_start) >= 32)) {
                    skipAmpl = 1;
                }
                actAmpl = i + conf->scan_conf.y_start + skipAmpl;

                //write phase and aux values (vscope10g_get_xy_point)
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                             VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(actPhase),
                             VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4 ,
                             VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(actAmpl),
                             VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                             VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
                             VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
                CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A, &tmp);
                counter_val = tmp << 16;
                CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B, &tmp);
                counter_val |= tmp;
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                             0,
                             VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
                conf->errors[actPhase][actAmpl] = counter_val;
            }
        }

        //Aux circle phase condition
        if ((((conf->scan_conf.x_count * conf->scan_conf.x_incr) % 128) - conf->scan_conf.x_start) > 63) {
            VTSS_RC(venice_phy_10g_vscope_circle_phase_aux(vtss_state, port_no));
        }
        //backup settings to be restored ========> resolved
        VTSS_RC(venice_phy_10g_vscope_restore_settings(vtss_state, port_no, &store));

    } else {
        //HOST side is not PMA in Venice so returning error
        return VTSS_RC_ERROR;
    }
    return VTSS_RC_OK;
}
//calculates fast scan output parameters
static vtss_rc venice_phy_10g_vscope_fast_scan_status_get(struct vtss_state_s * vtss_state,
        const vtss_port_no_t port_no,
        vtss_phy_10g_vscope_scan_status_t *const conf)
{
    vtss_phy_10g_ib_storage_t store;
    u8 loop_cntr = 1;
    i32 positive_phase = -1,negative_phase = -1, positive_amplitude = -1, negative_amplitude = -1,i;
    i32 steps = 0;
    u32 error_counter, l_thres, h_thres,tmp=0,err_thres=0, counter_val = 0;
    i32 phase_start_val, phase_jump_val = 96 ;
    i32 ampl_start_pos = 32;
    i32 ampl_start_neg = 31;
    
    memset(&store, 0, sizeof(vtss_phy_10g_ib_storage_t));
    err_thres = vtss_state->phy_10g_state[port_no].vscope_conf.error_thres;
    
    //storing IB, DES and APC settings
    VTSS_RC(venice_phy_10g_vscope_backup_settings(vtss_state, port_no, &store));

    //disable APC
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC,
            VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_FREEZE_APC);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA);

    //setup test run
    CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(ampl_start_pos),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);            
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(ampl_start_neg),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT(31),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_PRELOAD_HIT_CNT);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            0,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A, &tmp);
    counter_val = tmp << 16;
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B, &tmp);
    counter_val |= tmp;

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            0,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

    if (counter_val > err_thres) {
        VTSS_RC(venice_phy_10g_vscope_circle_phase_aux(vtss_state,port_no));

    }

    //get the phase_start_val
    CSR_RD(port_no,VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2, &tmp);
    phase_start_val = VTSS_X_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(tmp);

    //measuring positive phase
    for(i = phase_start_val; i< 128; i = i + loop_cntr)
    {
        steps++;
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(i),
                VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A,&tmp);
        error_counter = tmp << 16;
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B,&tmp);
        error_counter |= tmp;
        if(error_counter > err_thres) {
            positive_phase = i;
            break;
        }
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        if( i == phase_jump_val)
        {
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA);
            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
                    0,VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA);
        }
    }
    if(steps > 63 )
    {
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(90),
                VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
    }
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA, 
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            0,VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

    //measuring negative phase
    for(i = phase_start_val; i>=0; i=i-loop_cntr)
    {
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(i),
                VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A,&tmp);
        error_counter = tmp << 16;
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B,&tmp);
        error_counter = error_counter | tmp;
        if(error_counter > err_thres)
        {
            negative_phase = i;
            break;
        }
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
    }
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(phase_start_val),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            0,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

    //measuring positive amplitude
    for(i = ampl_start_pos; i<63; i++)
    {
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(i),
                VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A,&tmp);
        error_counter = tmp << 16;
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B,&tmp);
        error_counter = error_counter | tmp;
        if(error_counter > err_thres)
        {
            positive_amplitude = i;
            break;
        }
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
    }
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            0,VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);

    //measuring negative amplitude
    for(i = ampl_start_neg; i>=0; i--)
    {
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
                VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(i),
                VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_A,&tmp);
        error_counter = tmp << 16;
        CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_CNT_B,&tmp);
        error_counter = error_counter | tmp;
        if(error_counter > err_thres)
        {
            negative_amplitude = i;
            break;
        }
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
    }
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(phase_start_val),
            VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4,
            VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(ampl_start_pos),
            VTSS_M_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            0,VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
    //SET IB and DES to the values they had before the scan
    VTSS_RC(venice_phy_10g_vscope_restore_settings(vtss_state, port_no, &store));

    CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4, &tmp);
    h_thres = VTSS_X_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(tmp);
    l_thres = VTSS_X_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(tmp);
    conf->amp_range = h_thres - l_thres;

    if(positive_phase == negative_phase)
    { 
        conf->error_free_x = 0;
    }else if(positive_phase == -1 || negative_phase == -1 || positive_phase == phase_start_val || negative_phase == phase_start_val){
        conf->error_free_x =0;
    }else{
        conf->error_free_x = (positive_phase -1) - (negative_phase + 1);
    }
    if(positive_amplitude == (negative_amplitude + 1))
    {
        conf->error_free_y = 0;
    }else if(positive_amplitude == -1 || negative_amplitude == -1 || positive_amplitude == ampl_start_pos || negative_amplitude == ampl_start_neg){
        conf->error_free_y =0;
    }else{
        conf->error_free_y = (positive_amplitude -1) - (negative_amplitude + 1);
        if(conf->error_free_y > conf->amp_range)
            conf->error_free_y = conf->amp_range;
    }

    return VTSS_RC_OK;
}

static vtss_rc venice_phy_10g_vscope_scan_status_get( struct vtss_state_s *vtss_state,
        const vtss_port_no_t port_no,
        vtss_phy_10g_vscope_scan_status_t *const conf)
{
    vtss_phy_10g_vscope_scan_t scan_type;
    scan_type = vtss_state->phy_10g_state[port_no].vscope_conf.scan_type;
    if (scan_type == VTSS_PHY_10G_FAST_SCAN){	
        VTSS_RC(venice_phy_10g_vscope_fast_scan_status_get(vtss_state, port_no, conf));
    } else if (scan_type == VTSS_PHY_10G_FULL_SCAN){
        VTSS_RC(venice_phy_10g_vscope_xy_scan_eye_sw(vtss_state, port_no, conf));
    } else
        return VTSS_RC_ERROR;
    return VTSS_RC_OK;
}

vtss_rc vtss_phy_10g_venice_led_conf_set(vtss_state_t *vtss_state,
                                         const vtss_port_no_t port_no,
                                         const vtss_gpio_10g_led_conf_t conf)
{
    u8 value;
    if ((conf.mode != VTSS_10G_GPIO_LED_NONE) || (conf.blink != VTSS_10G_GPIO_LED_BLINK_NONE)) {
        if((conf.mode == VTSS_10G_GPIO_LED_TX_LINK_STATUS) || (conf.mode == VTSS_10G_GPIO_LED_TX_LINK_TX_DATA) || (conf.mode == VTSS_10G_GPIO_LED_TX_LINK_TX_RX_DATA)) {
           (conf.mode == VTSS_10G_GPIO_LED_TX_LINK_STATUS) ? (value = 0) : (value = 2);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2,
                    VTSS_F_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_TX_LED_MODE(value),
                    VTSS_M_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_TX_LED_MODE);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2,
                    (conf.blink == VTSS_10G_GPIO_LED_BLINK_50MS) ? 0 : VTSS_F_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_TX_LED_BLINK_TIME,
                     VTSS_F_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_TX_LED_BLINK_TIME);
        } else if ((conf.mode == VTSS_10G_GPIO_LED_RX_LINK_STATUS) || (conf.mode == VTSS_10G_GPIO_LED_RX_LINK_RX_DATA) || (conf.mode == VTSS_10G_GPIO_LED_RX_LINK_TX_RX_DATA)) {
                   (conf.mode == VTSS_10G_GPIO_LED_RX_LINK_STATUS) ? (value = 0) : (value = 2);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2,
                    VTSS_F_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_RX_LED_MODE(value),
                    VTSS_M_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_RX_LED_MODE);
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2,
                    (conf.blink == VTSS_10G_GPIO_LED_BLINK_50MS) ? 0 : VTSS_F_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_RX_LED_BLINK_TIME,
                     VTSS_F_VENICE_DEV1_Vendor_Specific_PMA_Control_2_Vendor_Specific_PMA_Control_2_RX_LED_BLINK_TIME);
        }
    }

    return VTSS_RC_OK;
}

static vtss_rc venice_phy_10g_vscope_fast_scan_conf_set( struct vtss_state_s *vtss_state,
        const vtss_port_no_t port_no)
{
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA,
            VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA);

    //setup the vscope block
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_B,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_B_HIST_MASK(0),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_B_HIST_MASK);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_CNT_OUT_SEL(3),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_CNT_OUT_SEL);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B_SCAN_LIM(0),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B_SCAN_LIM);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_COUNT_PER(9),
            VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_COUNT_PER);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_INTR_DIS,
            VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_INTR_DIS);
    return VTSS_RC_OK;
}
static vtss_rc venice_phy_10g_vscope_conf_set( struct vtss_state_s * vtss_state, 
        const vtss_port_no_t port_no,
        const vtss_phy_10g_vscope_conf_t *const conf)
{
    u32 check_aux_phase,ifmode,tmp;

    if(conf->enable){
        CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_VSCOPE_ENA,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_VSCOPE_ENA);

        CSR_RD( port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2, &tmp);

        check_aux_phase = VTSS_X_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(tmp);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(check_aux_phase),
                VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_QUICK_SCAN);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_DES_SD10G65_DES_CFG0_DES_VSC_DIS);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_CNT_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_SYN_PHASE_WR_DIS);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_IB_AUX_OFFS_WR_DIS);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_IB_JUMP_ENA_WR_DIS);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_COMP_SEL(2),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_COMP_SEL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B_SCAN_LIM(1),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B_SCAN_LIM);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_INTR_DIS);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_TRIG_ENA);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_CNT_OUT_SEL(0),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_A_CNT_OUT_SEL);
        CSR_RD(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0, &tmp);

        ifmode = VTSS_X_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_IF_WIDTH(tmp);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_IF_MODE(ifmode),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_IF_MODE);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B_PRELOAD_VAL(31),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_B_PRELOAD_VAL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_COUNT_PER(31),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_COUNT_PER);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_AMPL_INCR(0),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_AMPL_INCR);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_PHASE_INCR(0),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_PHASE_INCR);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1A,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1A_AMPL_OFFS_VAL(0),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1A_AMPL_OFFS_VAL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_NUM_SCANS_PER_ITR(0),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1B_NUM_SCANS_PER_ITR);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1A,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_1A_PHASE_JUMP_INV);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_2A,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_2A_PHASE_JUMP_VAL(96),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_2A_PHASE_JUMP_VAL);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_2B,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_HW_SCAN_CFG_2B_AUX_AMPL_SYM_DIS);

        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_DC_MASK(0x3FF),
                VTSS_M_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_PAT_LOCK_CFG_A_DC_MASK);
        if (conf->scan_type == VTSS_PHY_10G_FAST_SCAN){
            VTSS_RC(venice_phy_10g_vscope_fast_scan_conf_set(vtss_state, port_no));
        }
    } else {
        CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_VSCOPE2_VSCOPE_MAIN_CFG_C_VSCOPE_ENA);
    }

    return VTSS_RC_OK;
}
            

static vtss_rc phy_10g_pkt_gen_conf(struct vtss_state_s *vtss_state,
        const vtss_port_no_t        port_no,
        vtss_phy_10g_pkt_gen_conf_t *const conf)
{
    u16 tmac = 0;
    u16 ts = 0;
    ts = conf->ptp_ts_sec;
    ts = ts << 8;
    ts = ts | conf-> ptp_ts_ns;
    if (conf->enable == TRUE) {
       /*Clear Egress and Ingress*/
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_Datapath_Control_Datapath_Control, 0,(VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_IGR_XGMII_PG_SEL | VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_EGR_XGMII_PG_SEL));
        /* Choose Egress or Ingress, packets direction */
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_Datapath_Control_Datapath_Control,
                conf->ingress == TRUE ? VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_IGR_XGMII_PG_SEL :
                VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_EGR_XGMII_PG_SEL,
                conf->ingress == TRUE ? VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_IGR_XGMII_PG_SEL :
                VTSS_F_FIFO_BIST_Datapath_Control_Datapath_Control_EGR_XGMII_PG_SEL);
        if (conf->frames == TRUE ) {
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                    0,
                    VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_idles);
            /* PTP frame or Standard frame generation */
             if (conf->ptp == TRUE) {
                CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                        VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_ptp_enable,
                        VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_ptp_enable);
                CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_TIME_GEN_TIME,
                        ts,
                        VTSS_M_FIFO_BIST_GEN_TIME_GEN_TIME_PTPTIME);
                CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                        VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_srate(conf->srate),
                        VTSS_M_FIFO_BIST_GEN_CFG_GEN_CFG_srate);
            } else {
                CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                        0,
                        VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_ptp_enable);
                CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_TIME_GEN_TIME,
                        0,
                        VTSS_M_FIFO_BIST_GEN_TIME_GEN_TIME_PTPTIME);
                CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                        VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_srate(0),
                        VTSS_M_FIFO_BIST_GEN_CFG_GEN_CFG_srate);
            }
            /* packet Ethertype configuration */
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_ETYPE_GEN_ETYPE,
                    VTSS_F_FIFO_BIST_GEN_ETYPE_GEN_ETYPE_etype(conf->etype),
                    VTSS_M_FIFO_BIST_GEN_ETYPE_GEN_ETYPE_etype);
            /* SMAC Configuration */
            tmac = conf->smac[4];
            tmac = tmac<<8;
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_SA_GEN_SA0,
                    VTSS_F_FIFO_BIST_GEN_SA_GEN_SA0_sa0(tmac | conf->smac[5]),
                    VTSS_M_FIFO_BIST_GEN_SA_GEN_SA0_sa0);
            tmac = conf->smac[2];
            tmac = tmac<<8;
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_SA_GEN_SA1,
                    VTSS_F_FIFO_BIST_GEN_SA_GEN_SA1_sa1(tmac | conf->smac[3]),
                    VTSS_M_FIFO_BIST_GEN_SA_GEN_SA1_sa1);
            tmac = conf->smac[0];
            tmac = tmac<<8;
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_SA_GEN_SA2,
                    VTSS_F_FIFO_BIST_GEN_SA_GEN_SA2_sa2(tmac | conf->smac[1]),
                    VTSS_M_FIFO_BIST_GEN_SA_GEN_SA2_sa2);
            /* DMAC Configuration */
            tmac = conf->dmac[4];
            tmac = tmac<<8;
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_DA_GEN_DA0,
                    VTSS_F_FIFO_BIST_GEN_DA_GEN_DA0_da0(tmac | conf->dmac[5]),
            VTSS_M_FIFO_BIST_GEN_DA_GEN_DA0_da0);
            tmac = conf->dmac[2];
            tmac = tmac<<8;
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_DA_GEN_DA1,
                    VTSS_F_FIFO_BIST_GEN_DA_GEN_DA1_da1(tmac | conf->dmac[3]),
                    VTSS_M_FIFO_BIST_GEN_DA_GEN_DA1_da1);
            tmac = conf->dmac[0];
            tmac = tmac<<8;
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_DA_GEN_DA2,
                    VTSS_F_FIFO_BIST_GEN_DA_GEN_DA2_da2(tmac | conf->dmac[1]),
                    VTSS_M_FIFO_BIST_GEN_DA_GEN_DA2_da2);
            /* Packet Length Configuration */
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_PKTLEN_GEN_PKTLEN,
                    VTSS_F_FIFO_BIST_GEN_PKTLEN_GEN_PKTLEN_pktlen(conf->pkt_len),
                    VTSS_M_FIFO_BIST_GEN_PKTLEN_GEN_PKTLEN_pktlen);
            /* Inter packet gap */
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_IPGLEN_GEN_IPGLEN,
                    VTSS_F_FIFO_BIST_GEN_IPGLEN_GEN_IPGLEN_IPGLEN((conf->ipg_len)),
                    VTSS_M_FIFO_BIST_GEN_IPGLEN_GEN_IPGLEN_IPGLEN);
        } else {
            /*IDLES only */
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                    VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_idles,
                    VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_idles);
        }
        /* Enable Packet generation */
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_enable,
                VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_enable);

    } else {
        /* Disable Packet Generation*/
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_GEN_CFG_GEN_CFG,
                0,
                VTSS_F_FIFO_BIST_GEN_CFG_GEN_CFG_enable);
    }
    return VTSS_RC_OK;
}

static vtss_rc phy_10g_pkt_mon_conf(struct vtss_state_s *vtss_state,
        const vtss_port_no_t        port_no,
        vtss_phy_10g_pkt_mon_conf_t *const conf)
{
    u32 rd_var=0;
    if (conf->enable == TRUE) {
        /* Enable monitor*/
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_MON_CFG_MON_CFG,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable);
        if (conf->update == TRUE) {
            /* Update counters */
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_UPDATE_UPDATE,
                    VTSS_F_FIFO_BIST_UPDATE_UPDATE_cntr_update,
                    VTSS_F_FIFO_BIST_UPDATE_UPDATE_cntr_update);
            /* Reading all the monitor counters */
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_GOODCRC_MON_GOOD_LSW,&rd_var);
            conf->good_crc = rd_var;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_GOODCRC_MON_GOOD_MSW,&rd_var);
            conf->good_crc |= rd_var<<16;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_BADCRC_MON_BAD_LSW,&rd_var);
            conf->bad_crc = rd_var;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_BADCRC_MON_BAD_MSW,&rd_var);
            conf->bad_crc |= rd_var<<16;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_FRAG_MON_FRAG_LSW,&rd_var);
            conf->frag = rd_var;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_FRAG_MON_FRAG_MSW,&rd_var);
            conf->frag |= rd_var<<16;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_LFAULT_MON_LFAULT_LSW,&rd_var);
            conf->lfault = rd_var;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_LFAULT_MON_LFAULT_MSW,&rd_var);
            conf->lfault |= rd_var<<16;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_BER_MON_BER_LSW,&rd_var);
            conf->ber = rd_var;
            CSR_RD(port_no,VTSS_FIFO_BIST_MON_BER_MON_BER_MSW,&rd_var);
            conf->ber |= rd_var<<16;
        } else if (conf->reset != VTSS_PHY_10G_PKT_MON_RST_NONE){
            /* Reset counters */
            CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_MON_RST_MON_RST,
                    VTSS_BIT(conf->reset),
                    VTSS_BIT(conf->reset));
        }
    } else {
        /* Disable Monitor */
        CSR_WARM_WRM(port_no,VTSS_FIFO_BIST_MON_CFG_MON_CFG,
                0,
                VTSS_F_FIFO_BIST_MON_CFG_MON_CFG_enable);
    }
    return VTSS_RC_OK;
}
#ifdef VTSS_FEATURE_10GBASE_KR
vtss_rc venice_phy_10g_kr_status_get(struct vtss_state_s *vtss_state,const vtss_port_no_t port_no, vtss_phy_10g_base_kr_status_t *const kr_status)
{
    u32 value=0;
    if (!venice_rev_a(vtss_state,port_no)) {
        /* Aneg status */
        CSR_RD(port_no,VTSS_VENICE_KR_DEV7_AN_SM_AN_SM,&value);
        kr_status->aneg.sm = VTSS_X_VENICE_KR_DEV7_AN_SM_AN_SM_AN_SM(value); 

        CSR_RD(port_no,VTSS_VENICE_KR_DEV7_KR_7X0001_KR_7X0001,&value);
        kr_status->aneg.complete = (VTSS_F_VENICE_KR_DEV7_KR_7X0001_KR_7X0001_AN_COMPLETE & value) ? TRUE : FALSE;
        kr_status->aneg.lp_aneg_able = (VTSS_F_VENICE_KR_DEV7_KR_7X0001_KR_7X0001_AN_ABLE & value) ?TRUE:FALSE;

        CSR_RD(port_no,VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2,&value);
        CSR_RD(port_no,VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2,&value);
        kr_status->aneg.block_lock = (VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_BLOCK_LOCK & value) ? TRUE: FALSE;
        //kr_status->aneg.active , yet to know which register has the information

        CSR_RD(port_no,VTSS_VENICE_KR_DEV7_LP_BASE_PAGE_0_KR_7X0013,&value);
        CSR_RD(port_no,VTSS_VENICE_KR_DEV7_LP_BASE_PAGE_1_KR_7X0014,&value);
        kr_status->aneg.request_10g = VTSS_X_VENICE_KR_DEV7_LP_BASE_PAGE_1_KR_7X0014_LP_BP_ADV1(value) & VTSS_BIT(7) ? TRUE: FALSE;

        kr_status->aneg.request_1g = VTSS_X_VENICE_KR_DEV7_LP_BASE_PAGE_1_KR_7X0014_LP_BP_ADV1(value) & VTSS_BIT(5) ? TRUE: FALSE;

        CSR_RD(port_no,VTSS_VENICE_KR_DEV7_LP_BASE_PAGE_2_KR_7X0015,&value);
        kr_status->aneg.fec_enable = (VTSS_X_VENICE_KR_DEV7_LP_BASE_PAGE_2_KR_7X0015_LP_BP_ADV2(value)) & VTSS_BIT(14) ? TRUE: FALSE;
        kr_status->aneg.request_fec_change = (VTSS_X_VENICE_KR_DEV7_LP_BASE_PAGE_2_KR_7X0015_LP_BP_ADV2(value)) & VTSS_BIT(15) ? TRUE: FALSE;
        /* Trainging status */
        CSR_RD(port_no,VTSS_VENICE_KR_DEV1_KR_1X0097_KR_1X0097,&value);
        kr_status->train.complete = ((VTSS_F_VENICE_KR_DEV1_KR_1X0097_KR_1X0097_RCVR_RDY & value) && !(VTSS_F_VENICE_KR_DEV1_KR_1X0097_KR_1X0097_TR_FAIL & value)) ? TRUE:FALSE;
        CSR_RD(port_no,VTSS_VENICE_KR_DEV1_TR_TAPVAL_TR_C0VAL,&value);
        kr_status->train.c0_ob_tap_result = VTSS_X_VENICE_KR_DEV1_TR_TAPVAL_TR_C0VAL_C0_VAL(value);

        CSR_RD(port_no,VTSS_VENICE_KR_DEV1_TR_TAPVAL_TR_CPVAL,&value);
        kr_status->train.cp_ob_tap_result = VTSS_X_VENICE_KR_DEV1_TR_TAPVAL_TR_CPVAL_CP_VAL(value);

        CSR_RD(port_no,VTSS_VENICE_KR_DEV1_TR_TAPVAL_TR_CMVAL,&value);
        kr_status->train.cm_ob_tap_result = VTSS_X_VENICE_KR_DEV1_TR_TAPVAL_TR_CMVAL_CM_VAL(value);

        /* Fec status */
        CSR_RD(port_no,VTSS_VENICE_DEV1_KR_FEC_STATUS_KR_FEC_CORRECTED_LOWER,&(kr_status->fec.corrected_block_cnt));
        CSR_RD(port_no,VTSS_VENICE_DEV1_KR_FEC_STATUS_KR_FEC_CORRECTED_UPPER,&value);
        kr_status->fec.corrected_block_cnt = kr_status->fec.corrected_block_cnt | (value<< 16);

        CSR_RD(port_no,VTSS_VENICE_DEV1_KR_FEC_STATUS_KR_FEC_UNCORRECTED_LOWER,&(kr_status->fec.uncorrected_block_cnt));
        CSR_RD(port_no,VTSS_VENICE_DEV1_KR_FEC_STATUS_KR_FEC_UNCORRECTED_UPPER,&value);
        kr_status->fec.uncorrected_block_cnt = kr_status->fec.uncorrected_block_cnt | (value<< 16);

        VTSS_D("port %u aneg.sm 0x%0x aneg.complete %s aneg.lp_aneg_able %s aneg.block_lock %s aneg.request_10g %s aneg.request_1g %s aneg.fec_enable %s",
                port_no,kr_status->aneg.sm,kr_status->aneg.complete ? "TURE" : "FALSE",kr_status->aneg.lp_aneg_able ? "TRUE" : "FALSE",kr_status->aneg.block_lock? "TRUE":"FALSE", kr_status->aneg.request_10g ? "TRUE":"FALSE",kr_status->aneg.request_1g? "TRUE":"FALSE",kr_status->aneg.fec_enable?"TRUE":"FALSE");

        VTSS_D("port %u train.complete %s train.c0_ob_tap_result %u train.cp_ob_tap_result %d train.cm_ob_tap_result %d",port_no,kr_status->train.complete?"TRUE":"FALSE",kr_status->train.c0_ob_tap_result,kr_status->train.cp_ob_tap_result,kr_status->train.cm_ob_tap_result);

        VTSS_D("port %u fec.corrected_block_cnt 0x%0x\nfec.uncorrected_block_cnt 0x%0x\n",port_no,kr_status->fec.corrected_block_cnt,kr_status->fec.uncorrected_block_cnt);
    } else {
        VTSS_E(" port %u feature is not supported on this device",port_no);
        return VTSS_RC_ERROR;
    }

    return VTSS_RC_OK;
}

vtss_rc venice_phy_10g_base_kr_train_aneg_set (struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no)
{
    if (!venice_rev_a(vtss_state,port_no)) {
        vtss_phy_10g_base_kr_train_aneg_t *tr_aneg = &(vtss_state->phy_10g_state[port_no].kr_tr_aneg);

        /* i.   Disable the ROM Engine */
        CSR_WARM_WR(port_no,VTSS_VENICE_DEV1_ROMENG_1_spi_adr(0),0x17);
        CSR_WARM_WR(port_no,VTSS_VENICE_DEV1_ROMENG_2_adr_tx10g,0);
        CSR_WARM_WR(port_no,VTSS_VENICE_DEV1_ROMENG_2_adr_rx10g,0);
        CSR_WARM_WR(port_no,VTSS_VENICE_DEV1_ROMENG_2_adr_tx1g,0);
        CSR_WARM_WR(port_no,VTSS_VENICE_DEV1_ROMENG_2_adr_rx1g,0);
        /* setup Training */
        VTSS_RC(venice_phy_10g_base_kr_training_set(vtss_state,port_no,TRUE));
        /* setup Aneg abilities */
        VTSS_RC(venice_phy_10g_base_kr_ld_adv_ability_set(vtss_state,port_no,TRUE));
        /* iii. Enable Training through Auto-Neg */
        CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV7_AN_CFG0_AN_CFG0,
                0,
                VTSS_F_VENICE_KR_DEV7_AN_CFG0_AN_CFG0_TR_DISABLE);
        /* iv.  Set Link Fail Inhibit short timer MSW to 128 */
        CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV7_LFSHORT_TMR_LFSHORT_MSW,128);
        /* v.   Set Link Pass Inhibit timer MSW to 64 */
        CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV7_LP_TMR_LP_MSW,64);
        /* vi.  Auto-Neg Enable */

        CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV7_KR_7X0000_KR_7X0000,
                tr_aneg->autoneg.an_enable ?VTSS_F_VENICE_KR_DEV7_KR_7X0000_KR_7X0000_AN_ENABLE:0,
                VTSS_F_VENICE_KR_DEV7_KR_7X0000_KR_7X0000_AN_ENABLE);
        CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV7_KR_7X0000_KR_7X0000,
                tr_aneg->autoneg.an_restart?VTSS_F_VENICE_KR_DEV7_KR_7X0000_KR_7X0000_AN_RESTART:0,
                VTSS_F_VENICE_KR_DEV7_KR_7X0000_KR_7X0000_AN_RESTART);
        CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV7_KR_7X0000_KR_7X0000,
                tr_aneg->autoneg.an_reset ? VTSS_F_VENICE_KR_DEV7_KR_7X0000_KR_7X0000_AN_RESET:0,
                VTSS_F_VENICE_KR_DEV7_KR_7X0000_KR_7X0000_AN_RESET);
        VTSS_D(" port %u aneg enable %u, autoneg.an_restart %u autoneg.an_reset %u",
                port_no,tr_aneg->autoneg.an_enable ? 1:0,tr_aneg->autoneg.an_restart?1:0,tr_aneg->autoneg.an_reset?1:0);
    } else {
        VTSS_E(" port %u feature is not supported on this device",port_no);
        return VTSS_RC_ERROR;
    }
    return VTSS_RC_OK;
}
static vtss_rc venice_phy_10g_base_kr_training_set (struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no, BOOL line_kr) 
{
    if (!venice_rev_a(vtss_state,port_no)) {
        vtss_phy_10g_base_kr_training_t *training = &(vtss_state->phy_10g_state[port_no].kr_tr_aneg.training);

        if (line_kr == TRUE ) {
            if(training->enable == TRUE) {
                VTSS_D(" port %u training->enable = TRUE \n",port_no);
                /* Disable clock gating*/
                CSR_WARM_WRM(port_no, VTSS_VENICE_KR_DEV7_AN_CFG0_AN_CFG0,
                        VTSS_F_VENICE_KR_DEV7_AN_CFG0_AN_CFG0_CLKG_DISABLE,
                        VTSS_F_VENICE_KR_DEV7_AN_CFG0_AN_CFG0_CLKG_DISABLE);
                /* ii.  Manual Training Control Disabled */
                CSR_WARM_WRM(port_no, VTSS_VENICE_KR_DEV1_KR_1X0096_KR_1X0096,
                        0,
                        VTSS_F_VENICE_KR_DEV1_KR_1X0096_KR_1X0096_TR_ENABLE);
                /* iii. Relative Address of the OB d_filter register*/
                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_OBCFG_ADDR_OBCFG_ADDR,0x12);

                /* v.   Disable all Training FSM breakpoints*/
                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_TR_BRKMASK_BRKMASK_LSW,0);
                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_TR_BRKMASK_BRKMASK_MSW,0);

                /* vi.  BER method for Training all taps (C0/Cp/Cm)*/
                if ((training->trmthd_cp == 0) && (training->trmthd_c0 == 1) && (training->trmthd_cm == 0)) {
                    /* C0 using GAIN, cp,cm using BER */
                    CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV1_TR_GAIN_TR_GAIN,
                            VTSS_F_VENICE_KR_DEV1_TR_GAIN_TR_GAIN_GAIN_TARG(0x1e)|
                            VTSS_F_VENICE_KR_DEV1_TR_GAIN_TR_GAIN_GAIN_MARG(0x5),
                            VTSS_M_VENICE_KR_DEV1_TR_GAIN_TR_GAIN_GAIN_TARG|
                            VTSS_M_VENICE_KR_DEV1_TR_GAIN_TR_GAIN_GAIN_MARG);
                    CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_APC_TMR_APC_TMR,0xffff);
                }
                CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV1_TR_CFG0_TR_CFG0,
                        training->ld_pre_init?VTSS_F_VENICE_KR_DEV1_TR_CFG0_TR_CFG0_LD_PRE_INIT:0,
                        VTSS_F_VENICE_KR_DEV1_TR_CFG0_TR_CFG0_LD_PRE_INIT);
                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_TR_CFG1_TR_CFG1,0);
                CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV1_TR_MTHD_TR_MTHD,
                        VTSS_F_VENICE_KR_DEV1_TR_MTHD_TR_MTHD_MTHD_CP(training->trmthd_cp)|
                        VTSS_F_VENICE_KR_DEV1_TR_MTHD_TR_MTHD_MTHD_C0(training->trmthd_c0)|
                        VTSS_F_VENICE_KR_DEV1_TR_MTHD_TR_MTHD_MTHD_CM(training->trmthd_cm),
                        VTSS_M_VENICE_KR_DEV1_TR_MTHD_TR_MTHD_MTHD_CP|
                        VTSS_M_VENICE_KR_DEV1_TR_MTHD_TR_MTHD_MTHD_C0|
                        VTSS_M_VENICE_KR_DEV1_TR_MTHD_TR_MTHD_MTHD_CM);

                CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV1_TR_CFG6_TR_CFG6,
                        VTSS_F_VENICE_KR_DEV1_TR_CFG6_TR_CFG6_CP_INIT(53),
                        VTSS_M_VENICE_KR_DEV1_TR_CFG6_TR_CFG6_CP_INIT);

                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_TR_CFG9_TR_CFG9,0x20);
            } else {
                VTSS_D(" port %u training->enable = FALSE \n",port_no);
                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_TR_MTHD_TR_MTHD,0x9018);
                CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV1_OBCFG_ADDR_OBCFG_ADDR,0);
                CSR_WARM_WRM(port_no, VTSS_VENICE_KR_DEV7_AN_CFG0_AN_CFG0,
                        VTSS_F_VENICE_KR_DEV7_AN_CFG0_AN_CFG0_TR_DISABLE,
                        VTSS_F_VENICE_KR_DEV7_AN_CFG0_AN_CFG0_TR_DISABLE);
            }

        } else {
            VTSS_E("Not supported in Host direction");
            return VTSS_RC_ERROR;
        }
    } else {
        VTSS_E(" port %u feature is not supported on this device",port_no);
        return VTSS_RC_ERROR;
    }
    return VTSS_RC_OK;
}

static vtss_rc venice_phy_10g_base_kr_ld_adv_ability_set (struct vtss_state_s *vtss_state,
        vtss_port_no_t port_no, BOOL line_kr)
{
    if (!venice_rev_a(vtss_state,port_no)) {
        vtss_phy_10g_base_kr_ld_adv_abil_t *ld_adv_abil = &(vtss_state->phy_10g_state[port_no].kr_tr_aneg.ld_abil);
        VTSS_D("port %u kr ld_adv_abil adv_1g:0 adv_10g:1 fec_abil:1 fec_req:%d line_kr:%d\n", port_no,ld_adv_abil->fec_req,line_kr);

        if (line_kr == TRUE) {
            CSR_WARM_WR(port_no,VTSS_VENICE_KR_DEV7_LD_ADV_KR_7X0010,0x1);
            CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV7_LD_ADV_KR_7X0011,
                    VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0011_ADV1_10G,
                    VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0011_ADV1_10G);
            CSR_WARM_WRM(port_no,VTSS_VENICE_KR_DEV7_LD_ADV_KR_7X0012,
                    VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0012_ADV2_FEC_ABILITY | (ld_adv_abil->fec_req ? VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0012_ADV2_FEC_REQ : 0),
                    VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0012_ADV2_FEC_ABILITY|
                    VTSS_F_VENICE_KR_DEV7_LD_ADV_KR_7X0012_ADV2_FEC_REQ);
        } else {
            VTSS_E("Not supported in Host direction");
            return VTSS_RC_ERROR;
        }
    } else {
        VTSS_E(" port %u feature is not supported on this device",port_no);
        return VTSS_RC_ERROR;
    }
    return VTSS_RC_OK;
}
#endif
vtss_rc phy_10g_lane_sync_set (struct vtss_state_s *vtss_state,
                               vtss_port_no_t port_no)
{
    u8 ch_id = vtss_state->phy_10g_state[port_no].channel_id;
    vtss_phy_10g_lane_sync_conf_t *lane_sync = &(vtss_state->phy_10g_state[port_no].lane_sync);
    vtss_port_no_t rx_port_no;

    if (ch_id == lane_sync->rx_ch) {
        rx_port_no = port_no;
    } else {
        if (ch_id == 0) {
            rx_port_no = port_no - 1;
        } else {
            rx_port_no = port_no + 1;
        }
    }

    if (lane_sync->enable != TRUE) {
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(3),
                VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);
        CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
                0,
                VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);
    } else {

        switch(lane_sync->rx_macro) {
            case VTSS_PHY_10G_RX_MACRO_LINE:
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                        VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(lane_sync->rx_ch),
                        VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);
                CSR_WARM_WRM(rx_port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                        VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(1),
                        VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
                        VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA,
                        VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);
                CSR_WARM_WRM(rx_port_no, VTSS_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2,
                        VTSS_F_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(3),
                        VTSS_M_VENICE_DEV1_32_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);
                break;
            case VTSS_PHY_10G_RX_MACRO_SREFCLK:
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0,
                        VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA,
                        VTSS_F_VENICE_DEV1_32_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA);
                CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG,
                        VTSS_F_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC(2),
                        VTSS_M_VENICE_DEV1_SD10G65_SYNC_CTRL_SYNC_CTRL_CFG_LANE_SYNC_SRC);
                vtss_state->phy_10g_state[port_no].srefclk.enable = TRUE;
                phy_10g_srefclk_set_internal(vtss_state, port_no, &vtss_state->phy_10g_state[port_no].srefclk);
                break;
            default:
                VTSS_E("Not Applicable \n");
        }
    }
    return VTSS_RC_OK;
}

static vtss_rc venice_phy_10g_apc_restart(vtss_state_t  *vtss_state,
        const vtss_port_no_t port_no,
        const BOOL is_host)
{

    u32 value = 0;
    BOOL rev_a =  venice_rev_a(vtss_state, port_no);

    if(rev_a) {
        VTSS_E("APC restart not supported on Rev. A \n");
        return VTSS_RC_ERROR;
    } else {
        if (is_host == TRUE) {
            // Host Side APC Restart
            VTSS_E("No Host side APC restart for Venice 10G PHY \n");
        } else {
            // Line side APC Restart
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_DIRECT_ENA);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OBSERVE_INIT);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OFFSET_INIT);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_THRESHOLD_INIT);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_DFE_BUFFER_INIT);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OBSERVE_CAL);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_OFFSET_CAL);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_THRESHOLD_CAL,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_THRESHOLD_CAL);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_SKIP_DFE_BUFFER_CAL);

            CSR_WARM_WRM(port_no, VEN_REV(rev_a,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG),
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_EQZ_COMMON_CFG_EQZ_GAIN_AUTO_RESTART);

            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_CPMD_THRES_INIT(31),
                    VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_CPMD_THRES_INIT);

            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_VSC_THRES_INIT(31),
                    VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG0_VSC_THRES_INIT);

            CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_CAL_VSC_OFFSET_TGT,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_CAL_VSC_OFFSET_TGT);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(1),
                    VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_RESET_APC);

            MEPA_MSLEEP(1);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_START_OFFSCAL,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_START_OFFSCAL);

            MEPA_MSLEEP(161);

            CSR_RD(port_no,VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1,&value);
            if(!(value & VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_OFFSCAL_DONE)) {
                VTSS_E("Line APC Calibration not done on Line for Port %d\n", port_no);
                return VTSS_RC_ERROR;
            }
            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1,
                    0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_IS_CAL_CFG1_START_OFFSCAL);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA,
                    VTSS_F_VENICE_DEV1_32_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_SKIP_CAL);

            CSR_COLD_WRM(port_no, VTSS_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0,
                    VTSS_F_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE(2),
                    VTSS_M_VENICE_DEV1_32_SD10G65_APC_APC_COMMON_CFG0_APC_MODE);
        }
    }

    return VTSS_RC_OK;
}

static vtss_rc vtss_phy_10g_venice_cross_connect(vtss_state_t *vtss_state,
                                                 const vtss_port_no_t port_no,
                                                 const u16 value)
{
    VTSS_I("Venice Cross Connect function port_no %u", port_no);
#if defined(VTSS_FEATURE_MACSEC)
    u8 ch_id = vtss_state->phy_10g_state[port_no].channel_id;
    vtss_port_no_t alt_port = 0;

    if (ch_id == 0) {
        alt_port = port_no - 1;
    } else {
        alt_port= port_no + 1;
    }
    if(vtss_state->macsec_conf[port_no].glb.init.enable){
        CSR_COLD_WRM(port_no, VTSS_LINE_MAC_CONFIG_MAC_ENA_CFG,
                0,
                VTSS_F_LINE_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);

        CSR_COLD_WRM(port_no, VTSS_HOST_MAC_CONFIG_MAC_ENA_CFG,
                0,
                VTSS_F_HOST_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);

        CSR_COLD_WRM(port_no, VTSS_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG,
                VTSS_F_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG_MACSEC_BYPASS_ENA,
                VTSS_F_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG_MACSEC_BYPASS_ENA);
    }
    if(vtss_state->macsec_conf[alt_port].glb.init.enable){
        CSR_COLD_WRM(alt_port, VTSS_LINE_MAC_CONFIG_MAC_ENA_CFG,
                0,
                VTSS_F_LINE_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);

        CSR_COLD_WRM(alt_port, VTSS_HOST_MAC_CONFIG_MAC_ENA_CFG,
                0,
                VTSS_F_HOST_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);

        CSR_COLD_WRM(alt_port, VTSS_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG,
                VTSS_F_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG_MACSEC_BYPASS_ENA,
                VTSS_F_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG_MACSEC_BYPASS_ENA);
    }
#endif
    //Apply cross connect
    CSR_COLD_WR(port_no, VTSS_VENICE_GLOBAL_Data_Switches_Clock_Control_Data_Switches_Clock_Control, value);

#if defined(VTSS_FEATURE_MACSEC)
    if(vtss_state->macsec_conf[port_no].glb.init.enable){

        CSR_COLD_WRM(port_no, VTSS_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG,
                0,
                VTSS_F_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG_MACSEC_BYPASS_ENA);

        CSR_COLD_WRM(port_no, VTSS_LINE_MAC_CONFIG_MAC_ENA_CFG,
                VTSS_F_LINE_MAC_CONFIG_MAC_ENA_CFG_RX_ENA,
                VTSS_F_LINE_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);

        CSR_COLD_WRM(port_no, VTSS_HOST_MAC_CONFIG_MAC_ENA_CFG,
                VTSS_F_HOST_MAC_CONFIG_MAC_ENA_CFG_RX_ENA,
                VTSS_F_HOST_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);
    }
    if(vtss_state->macsec_conf[alt_port].glb.init.enable){

        CSR_COLD_WRM(alt_port, VTSS_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG,
                0,
                VTSS_F_MACSEC_INGR_MACSEC_CTL_REGS_MACSEC_ENA_CFG_MACSEC_BYPASS_ENA);

        CSR_COLD_WRM(alt_port, VTSS_LINE_MAC_CONFIG_MAC_ENA_CFG,
                VTSS_F_LINE_MAC_CONFIG_MAC_ENA_CFG_RX_ENA,
                VTSS_F_LINE_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);

        CSR_COLD_WRM(alt_port, VTSS_HOST_MAC_CONFIG_MAC_ENA_CFG,
                VTSS_F_HOST_MAC_CONFIG_MAC_ENA_CFG_RX_ENA,
                VTSS_F_HOST_MAC_CONFIG_MAC_ENA_CFG_RX_ENA);
    }
#endif

    VTSS_RC(phy_10g_venice_block_level_resets(vtss_state, port_no));
    return VTSS_RC_OK;
}

vtss_rc phy_10g_prbs_gen_conf(struct vtss_state_s *vtss_state,
        const vtss_port_no_t port_no,
        const vtss_phy_10g_prbs_generator_conf_t *const conf)
{
    /*set the reset of prbs generator in case of unchanged data for atleast 511 clock cycles */
    /*set the SEL interface width */
    /*select the prbs generator */
    /*invert the scrambler output */
    /*select the prbs generator input */
    /*select the DFT-TX output  */
    /*selects word width of constant pattern generator */
    VTSS_I("PRBS TX configuration interface width %u ,prbs %u , invert %u , tx %s \n",
            conf->prbsn_tx_iw,conf->prbsn_sel,
            conf->prbsn_tx_io ? 1 : 0,
            conf->enable ? "ENABLED": "DISABLED");
    VTSS_I("register value of DFT_TX_CFG 0x%0x\n",VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_RST_ON_STUCK_AT_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG(conf->prbsn_tx_iw) |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG(conf->prbsn_sel) |
            //(conf->prbsn_tx_io)?VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_SCRAM_INV_CFG:0 |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_OPATH_CFG(0));
    VTSS_I("reg val 0x%0x \n",VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG(conf->prbsn_tx_iw) |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG(conf->prbsn_sel) |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_RST_ON_STUCK_AT_CFG);
    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_RST_ON_STUCK_AT_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG(conf->prbsn_tx_iw) |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG(conf->prbsn_sel)|
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_OPATH_CFG(0),
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_RST_ON_STUCK_AT_CFG |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_WID_SEL_CFG |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_PRBS_SEL_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_IPATH_CFG |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_OPATH_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_TX_WORD_MODE_CFG);

    CSR_WARM_WRM(port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG,
            (conf->prbsn_tx_io) ? VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_SCRAM_INV_CFG : 0,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_SCRAM_INV_CFG);
    /*enable tx dft capability */
    CSR_WARM_WRM( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG,
            (conf->enable? VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_DFT_TX_ENA : 0),
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_TX_CFG_DFT_TX_ENA);

    return VTSS_RC_OK;

}

vtss_rc phy_10g_prbs_mon_conf(struct vtss_state_s *vtss_state,
        const vtss_port_no_t port_no,
        const vtss_phy_10g_prbs_monitor_conf_t *const conf)

{
    CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2,
            0,
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_BIST_MODE_CFG);
    /* set DFT_BIST_CFG0A register (controlling 'check and wait-stable' mode)*/
    CSR_WARM_WRM( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG0A,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG0A_WAKEUP_DLY_CFG(0x1a),
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG0A_WAKEUP_DLY_CFG);
    /*set DFT_BIST_CFG3B register (maximum stable attempts)*/
    CSR_WARM_WRM( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG3B,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG3B_MAX_STABLE_ATTEMPTS_CFG_LSB(0x1a),
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG3B_MAX_STABLE_ATTEMPTS_CFG_LSB);
    /*set DFT_BIST_CFG1A register ( controlling 'stable' mode) */
    CSR_WARM_WRM( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG1A,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG1A_MAX_UNSTABLE_CYC_CFG(0x34),
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG1A_MAX_UNSTABLE_CYC_CFG);
    /*set DFT_BIST_CFG1B register ( controlling 'stable' mode) */
    CSR_WARM_WRM( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG1B,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG1B_STABLE_THRES_CFG(0x1a),
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG1B_STABLE_THRES_CFG);
    /*set DFT_BIST_CFG2B (controlling frame length in 'check' mode) */
    CSR_WARM_WRM( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG2B,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG2B_FRAME_LEN_CFG_LSB(conf->max_bist_frames),
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG2B_FRAME_LEN_CFG_LSB);
    /*set DFT_BIST_CFG0B ( controlling 'check and wait-stable' mode ) */
    CSR_WARM_WRM ( port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG0B,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG0B_MAX_BIST_FRAMES_CFG(0x7a11),
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_BIST_CFG0B_MAX_BIST_FRAMES_CFG);
    /*set DFT_RX_CFG_1 (main config reg 1) */
    CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_RX_DATA_SRC_SEL(0) |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_BIST_CNT_CFG(conf->error_states)|
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_RX_WID_SEL_CFG(conf->des_interface_width),
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_STUCK_AT_PAR_MASK_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_STUCK_AT_01_MASK_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_DIRECT_THROUGH_ENA_CFG |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_RX_DATA_SRC_SEL |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_BIST_CNT_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_FREEZE_PATTERN_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_CHK_MODE_CFG|
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_RX_WID_SEL_CFG);
    /*set DFT_RX_CFG_2 ( main config reg 2) */
    CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_RX_PRBS_SEL_CFG(conf->prbsn_sel) |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_LRN_CNT_CFG(conf->no_of_errors)|
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CNT_CFG(0)|
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_BIST_MODE_CFG(conf->bist_mode),
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_RX_WORD_MODE_CFG |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_RX_PRBS_SEL_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CMP_MODE_CFG |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_LRN_CNT_CFG |
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CNT_RST |
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CNT_CFG|
            VTSS_M_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_BIST_MODE_CFG);

    CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2,
            (conf->prbs_check_input_invert) ? VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_INV_ENA_CFG : 0,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_INV_ENA_CFG);

    CSR_WARM_WRM( port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2,
            (conf->enable) ? VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_DFT_RX_ENA: 0,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_DFT_RX_ENA);

    return VTSS_RC_OK;

}

static vtss_rc phy_10g_prbs_mon_status_get(struct vtss_state_s *vtss_state,
        const vtss_port_no_t port_no,
        const BOOL reset,
        vtss_phy_10g_prbs_monitor_status_t *const mon_status)
{
    u32 rd_val = 0;

    if (reset == TRUE) {
        CSR_WARM_WRM(port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2,
                VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CNT_RST,
                VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CNT_RST);
        CSR_WARM_WRM(port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2,
                0,
                VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_2_CNT_RST);
    }
    CSR_WARM_WRM(port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_ERR_CNT_CAPT_CFG,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_ERR_CNT_CAPT_CFG);

    rd_val =0;
    CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_ERR_STAT_1,&rd_val);
    mon_status->error_status = (rd_val << 16);
    rd_val =0;
    CSR_RD(port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_ERR_STAT_2, &rd_val);
    mon_status->error_status |= rd_val;

    rd_val = 0;
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_PRBS_STAT_1, &rd_val);
    mon_status->prbs_status = rd_val << 16;
    rd_val =0;
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_PRBS_STAT_2, &rd_val);
    mon_status->prbs_status |= rd_val;

    rd_val = 0;
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_MAIN_STAT_1, &rd_val);
    mon_status->main_status = rd_val;
    rd_val = 0;
    CSR_RD(port_no, VTSS_VENICE_DEV1_SD10G65_DFT_DFT_MAIN_STAT_2, &rd_val);
    mon_status->stuck_at_par = (rd_val & VTSS_BIT(5))? TRUE: FALSE;
    mon_status->stuck_at_01 = (rd_val & VTSS_BIT(4))? TRUE: FALSE;
    mon_status->no_sync = (rd_val & VTSS_BIT(3))? TRUE: FALSE;
    mon_status->instable = (rd_val & VTSS_BIT(2))? TRUE: FALSE;
    mon_status->incomplete =  (rd_val & VTSS_BIT(1))? TRUE: FALSE;
    mon_status->active = (rd_val & VTSS_BIT(0))? TRUE: FALSE;

    CSR_WARM_WRM(port_no,VTSS_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1,
            0,
            VTSS_F_VENICE_DEV1_SD10G65_DFT_DFT_RX_CFG_1_ERR_CNT_CAPT_CFG);

    return VTSS_RC_OK;

}

/**
 * \brief Create instance (set up function pointers), this function
 * should be called while creating the instance.
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_inst_venice_create(vtss_state_t *vtss_state)
{
    vtss_cil_func_t *func = &vtss_state->cil;
    func->phy_10g_mode_conf_set         = phy_10g_mode_conf_set;
    func->phy_10g_csr_read              = phy_10g_csr_read;
    func->phy_10g_csr_write             = phy_10g_csr_write;
    func->phy_10g_loopback_set          = phy_10g_loopback_set;
    func->phy_10g_rxckout_set           = phy_10g_rxckout_set;
    func->phy_10g_txckout_set           = phy_10g_txckout_set;
    func->phy_10g_srefclk_set           = phy_10g_srefclk_set;
    func->phy_10g_power_set             = phy_10g_power_set;
    func->phy_10g_clause_37_status_get  = phy_10g_clause_37_status_get;
    func->phy_10g_clause_37_control_set = phy_10g_clause_37_control_set;
    func->phy_10g_link_loss_workaround  = phy_10g_link_loss_workaround;
    func->phy_10g_pkt_gen_conf          = phy_10g_pkt_gen_conf;
    func->phy_10g_pkt_mon_conf          = phy_10g_pkt_mon_conf;
    func->phy_10g_timestamp_rd          = phy_10g_timestamp_rd;
    func->phy_10g_vscope_conf_set= venice_phy_10g_vscope_conf_set;
    func->phy_10g_vscope_scan_status_get = venice_phy_10g_vscope_scan_status_get;
    func->phy_10g_sgmii_mode_set = venice_phy_10g_sgmii_mode_set;
    func->phy_10g_lane_sync_set  = phy_10g_lane_sync_set;
    func->vtss_phy_10g_debug_reg_dump = venice_phy_10g_debug_reg_dump;
    func->venice_cross_connect = vtss_phy_10g_venice_cross_connect;
    func->phy_10g_prbs_gen_conf = phy_10g_prbs_gen_conf;
    func->phy_10g_prbs_mon_conf = phy_10g_prbs_mon_conf;
    func->phy_10g_prbs_mon_status_get = phy_10g_prbs_mon_status_get;
    func->phy_10g_base_kr_conf_set      = phy_10g_base_kr_conf_set;
    func->venice_phy_10g_apc_restart = venice_phy_10g_apc_restart;
#ifdef VTSS_FEATURE_10GBASE_KR
    func->venice_phy_10g_base_kr_train_aneg_set = venice_phy_10g_base_kr_train_aneg_set;
    func->venice_phy_10g_kr_status_get = venice_phy_10g_kr_status_get;
#endif /* VTSS_FEATURE_10GBASE_KR */

    return VTSS_RC_OK;
}

#endif /* VTSS_CHIP_10G_PHY */

