INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_reg_12x32/sim/mac_reg_12x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_reg_12x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MDIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/reg_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MDIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MDIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
