Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Sep 23 21:37:17 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file PmodOLEDCtrl_control_sets_placed.rpt
| Design       : PmodOLEDCtrl
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           14 |
| Yes          | No                    | No                     |             218 |           78 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             145 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+-------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Init/temp_vdd1_out                           |                                           |                1 |              1 |
|  CLK_IBUF_BUFG | Init/temp_vbat2_out                          |                                           |                1 |              1 |
|  CLK_IBUF_BUFG | Example/temp_spi_data                        | Example/temp_spi_data[7]_i_1__0_n_0       |                1 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data                        |                                           |                3 |              4 |
|  CLK_IBUF_BUFG | Init/E[0]                                    | RST_IBUF                                  |                1 |              4 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/temp_sdo                    | Example/SPI_COMP/shift_counter[3]_i_1_n_0 |                1 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/temp_sdo                       | Init/SPI_COMP/shift_counter[3]_i_1__0_n_0 |                2 |              5 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/current_state[27]_i_1__0_n_0 | RST_IBUF                                  |                2 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/current_state_reg[53]       | Example/SPI_COMP/current_state_reg[66]    |                1 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/current_state_reg[53]       | Example/SPI_COMP/current_state_reg[53]_0  |                1 |              5 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/current_state[27]_i_1_n_0 | RST_IBUF                                  |                2 |              5 |
|  CLK_IBUF_BUFG |                                              | Init/SPI_COMP/counter                     |                1 |              5 |
|  CLK_IBUF_BUFG | Example/after_page_state                     | Example/after_page_state[33]_i_1_n_0      |                3 |              5 |
|  CLK_IBUF_BUFG |                                              | Example/SPI_COMP/counter                  |                1 |              5 |
|  CLK_IBUF_BUFG | Example/after_update_state[26]_i_1_n_0       |                                           |                2 |              6 |
|  CLK_IBUF_BUFG | Init/after_state[94]_i_1_n_0                 | Init/after_state[40]_i_1_n_0              |                4 |              7 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/current_state_reg[53]       | Example/SPI_COMP/current_state_reg[3]     |                3 |              7 |
|  CLK_IBUF_BUFG |                                              | RST_IBUF                                  |                3 |              7 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/shift_register              |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Init/temp_spi_data[7]_i_1_n_0                |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register                 |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/temp_addr                            |                                           |                2 |             10 |
|  CLK_IBUF_BUFG |                                              |                                           |                8 |             10 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter                   | Init/DELAY_COMP/p_1_in[27]                |                3 |             12 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/ms_counter                | Example/DELAY_COMP/p_1_in[27]             |                3 |             12 |
|  CLK_IBUF_BUFG | Example/after_page_state                     |                                           |                2 |             13 |
|  CLK_IBUF_BUFG | Example/temp_char                            |                                           |               10 |             13 |
|  CLK_IBUF_BUFG |                                              | Init/DELAY_COMP/p_1_in[27]                |                5 |             17 |
|  CLK_IBUF_BUFG |                                              | Example/DELAY_COMP/p_1_in[27]             |                4 |             17 |
|  CLK_IBUF_BUFG | Example/after_state                          |                                           |               16 |             48 |
|  CLK_IBUF_BUFG | Init/after_state[94]_i_1_n_0                 |                                           |               16 |             48 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/current_state_reg[53]       |                                           |               17 |             50 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/E[0]                           | RST_IBUF                                  |               25 |             64 |
+----------------+----------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     3 |
| 5      |                     9 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                     3 |
| 10     |                     2 |
| 12     |                     2 |
| 13     |                     2 |
| 16+    |                     6 |
+--------+-----------------------+


