

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2fa0b43c3207f68de8c44904a7dfd864  /home/gpgpu-sim/rodinia_3.1/cuda/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/gpgpu-sim/rodinia_3.1/cuda/bfs/bfs
Running md5sum using "md5sum /home/gpgpu-sim/rodinia_3.1/cuda/bfs/bfs "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/rodinia_3.1/cuda/bfs/bfs > _cuobjdump_complete_output_gBCihc"
Parsing file _cuobjdump_complete_output_gBCihc
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4015c8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:138) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:138) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:138) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x128 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (_1.ptx:131) add.s32 %r8, %r8, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c0 (_1.ptx:134) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:138) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x200 (_1.ptx:161) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (_1.ptx:189) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x238 (_1.ptx:168) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (_1.ptx:189) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Lt2dYw"
Running: cat _ptx_Lt2dYw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_0DZ9ER
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_0DZ9ER --output-file  /dev/null 2> _ptx_Lt2dYwinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Lt2dYw _ptx2_0DZ9ER _ptx_Lt2dYwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40149f, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Thu May 30 06:13:00 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1183,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1195,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1207,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1213,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1219,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1225,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 57565 (ipc= 9.6) sim_rate=28782 (inst/sec) elapsed = 0:0:00:02 / Thu May 30 06:13:02 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6457
gpu_sim_insn = 57617
gpu_ipc =       8.9232
gpu_tot_sim_cycle = 6457
gpu_tot_sim_insn = 57617
gpu_tot_ipc =       8.9232
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 58
gpu_total_sim_rate=28808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1555
	L1I_total_cache_misses = 257
	L1I_total_cache_miss_rate = 0.1653
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 289
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4429
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1298
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 257
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 70592
gpgpu_n_tot_w_icount = 2206
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8225
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32	W0_Idle:14642	W0_Scoreboard:12924	W1:286	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 144 {8:18,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 2448 {136:18,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6456 
mrq_lat_table:77 	4 	3 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	88 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45 	8 	0 	0 	0 	0 	0 	1 	7 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0         0         0         0         0         0         0       850       862         0         0         0         0 
dram[1]:      1125         0         0         0         0         0         0         0         0         0       871       882         0         0         0         0 
dram[2]:         0         0         0         0         0      1454         0         0         0         0       857       866         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       879       887         0         0         0         0 
dram[4]:         0         0         0         0         0         0      1776         0         0         0       854       846         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  7.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 90/18 = 5.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         6         6         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         5         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         7         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         9         3         0         0         0         0 
total reads: 70
min_bank_accesses = 0!
chip skew: 14/8 = 1.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         3         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        712    none      none      none      none      none      none      none      none      none         209       226    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         151       193    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         216       209    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         206       262    none      none      none      none  
dram[4]:     none      none      none      none      none      none         267    none      none      none         247       159    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         176       197    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       271       271         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       268       271         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       271       272         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       268       273         0         0         0         0
dram[4]:          0         0         0         0         0         0       267         0         0         0       272       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       268       271         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8522 n_nop=8487 n_act=5 n_pre=2 n_req=15 n_rd=26 n_write=2 bw_util=0.006571
n_activity=287 dram_eff=0.1951
bk0: 6a 8449i bk1: 0a 8520i bk2: 0a 8522i bk3: 0a 8522i bk4: 0a 8523i bk5: 0a 8523i bk6: 0a 8523i bk7: 0a 8523i bk8: 0a 8523i bk9: 0a 8523i bk10: 8a 8482i bk11: 12a 8468i bk12: 0a 8521i bk13: 0a 8521i bk14: 0a 8521i bk15: 0a 8521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00469373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8522 n_nop=8485 n_act=3 n_pre=0 n_req=20 n_rd=28 n_write=6 bw_util=0.007979
n_activity=282 dram_eff=0.2411
bk0: 4a 8501i bk1: 0a 8522i bk2: 0a 8522i bk3: 0a 8522i bk4: 0a 8522i bk5: 0a 8523i bk6: 0a 8523i bk7: 0a 8523i bk8: 0a 8523i bk9: 0a 8523i bk10: 12a 8442i bk11: 12a 8457i bk12: 0a 8521i bk13: 0a 8521i bk14: 0a 8521i bk15: 0a 8521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000586717
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80021080, atomic=0 1 entries : 0x7f974cb26a90 :  mf: uid=  2065, sid01:w00, part=2, addr=0x800210c0, load , size=32, unknown  status = IN_PARTITION_DRAM (6454), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8522 n_nop=8497 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005163
n_activity=180 dram_eff=0.2444
bk0: 0a 8522i bk1: 0a 8523i bk2: 0a 8523i bk3: 0a 8523i bk4: 0a 8523i bk5: 2a 8507i bk6: 0a 8522i bk7: 0a 8522i bk8: 0a 8522i bk9: 0a 8522i bk10: 10a 8477i bk11: 8a 8478i bk12: 0a 8520i bk13: 0a 8521i bk14: 0a 8521i bk15: 0a 8522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00293358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8522 n_nop=8503 n_act=2 n_pre=0 n_req=9 n_rd=16 n_write=1 bw_util=0.00399
n_activity=122 dram_eff=0.2787
bk0: 0a 8521i bk1: 0a 8522i bk2: 0a 8522i bk3: 0a 8522i bk4: 0a 8522i bk5: 0a 8523i bk6: 0a 8523i bk7: 0a 8523i bk8: 0a 8523i bk9: 0a 8523i bk10: 8a 8483i bk11: 8a 8487i bk12: 0a 8521i bk13: 0a 8521i bk14: 0a 8521i bk15: 0a 8521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8522 n_nop=8489 n_act=3 n_pre=0 n_req=17 n_rd=26 n_write=4 bw_util=0.007041
n_activity=231 dram_eff=0.2597
bk0: 0a 8522i bk1: 0a 8523i bk2: 0a 8523i bk3: 0a 8523i bk4: 0a 8523i bk5: 0a 8523i bk6: 2a 8506i bk7: 0a 8522i bk8: 0a 8522i bk9: 0a 8523i bk10: 14a 8463i bk11: 10a 8454i bk12: 0a 8519i bk13: 0a 8520i bk14: 0a 8521i bk15: 0a 8521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00398967
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8522 n_nop=8491 n_act=2 n_pre=0 n_req=17 n_rd=24 n_write=5 bw_util=0.006806
n_activity=216 dram_eff=0.2685
bk0: 0a 8521i bk1: 0a 8522i bk2: 0a 8522i bk3: 0a 8522i bk4: 0a 8522i bk5: 0a 8522i bk6: 0a 8522i bk7: 0a 8523i bk8: 0a 8523i bk9: 0a 8524i bk10: 18a 8428i bk11: 6a 8468i bk12: 0a 8520i bk13: 0a 8521i bk14: 0a 8521i bk15: 0a 8521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00070406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21, Miss = 7, Miss_rate = 0.333, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 15, Miss = 8, Miss_rate = 0.533, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 92
L2_total_cache_misses = 70
L2_total_cache_miss_rate = 0.7609
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=360
icnt_total_pkts_simt_to_mem=113
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.99457
	minimum = 6
	maximum = 21
Network latency average = 8.41848
	minimum = 6
	maximum = 20
Slowest packet = 7
Flit latency average = 7.0148
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00105542
	minimum = 0 (at node 0)
	maximum = 0.00665944 (at node 1)
Accepted packet rate average = 0.00105542
	minimum = 0 (at node 0)
	maximum = 0.00665944 (at node 1)
Injected flit rate average = 0.0027131
	minimum = 0 (at node 0)
	maximum = 0.013164 (at node 15)
Accepted flit rate average= 0.0027131
	minimum = 0 (at node 0)
	maximum = 0.0199783 (at node 1)
Injected packet length average = 2.57065
Accepted packet length average = 2.57065
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.99457 (1 samples)
	minimum = 6 (1 samples)
	maximum = 21 (1 samples)
Network latency average = 8.41848 (1 samples)
	minimum = 6 (1 samples)
	maximum = 20 (1 samples)
Flit latency average = 7.0148 (1 samples)
	minimum = 6 (1 samples)
	maximum = 20 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00105542 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00665944 (1 samples)
Accepted packet rate average = 0.00105542 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00665944 (1 samples)
Injected flit rate average = 0.0027131 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.013164 (1 samples)
Accepted flit rate average = 0.0027131 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0199783 (1 samples)
Injected packet size average = 2.57065 (1 samples)
Accepted packet size average = 2.57065 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 28808 (inst/sec)
gpgpu_simulation_rate = 3228 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6457)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6457)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(313,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (963,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (970,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1039,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1041,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1043,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1049,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1063,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1073,6457), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 10.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1074
gpu_sim_insn = 57464
gpu_ipc =      53.5047
gpu_tot_sim_cycle = 7531
gpu_tot_sim_insn = 115081
gpu_tot_ipc =      15.2810
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 61
gpu_total_sim_rate=57540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3117
	L1I_total_cache_misses = 617
	L1I_total_cache_miss_rate = 0.1979
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 575
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.4174
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 335
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2500
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 617
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 136192
gpgpu_n_tot_w_icount = 4256
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16447
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82	W0_Idle:23004	W0_Scoreboard:18974	W1:416	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 328 {8:41,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 5576 {136:41,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 220 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7530 
mrq_lat_table:105 	4 	3 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	187 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	83 	9 	0 	0 	0 	0 	0 	1 	7 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0         0         0         0         0         0         0       850       862         0         0         0         0 
dram[1]:      1125         0         0         0         0         0         0         0         0         0       871       882         0         0         0         0 
dram[2]:       272         0         0         0         0      1454         0         0         0         0       857       866         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       879       887         0         0         0         0 
dram[4]:         0         0         0         0         0         0      1776         0         0         0       854       846         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  9.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  7.000000 13.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000  7.000000      -nan      -nan      -nan      -nan 
average row locality = 119/19 = 6.263158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         5         8         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         7         8         0         0         0         0 
dram[2]:         2         0         0         0         0         1         0         0         0         0         6         8         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         8         7         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         9         6         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 17/14 = 1.21
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         3         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:       1041    none      none      none      none      none      none      none      none      none         311       280    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         212       221    none      none      none      none  
dram[2]:          0    none      none      none      none         268    none      none      none      none         303       354    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         241       314    none      none      none      none  
dram[4]:     none      none      none      none      none      none         267    none      none      none         311       250    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         231       264    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       271       271         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       268       271         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       271       272         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       268       273         0         0         0         0
dram[4]:          0         0         0         0         0         0       267         0         0         0       272       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       268       271         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939 n_nop=9898 n_act=5 n_pre=2 n_req=18 n_rd=32 n_write=2 bw_util=0.006842
n_activity=323 dram_eff=0.2105
bk0: 6a 9866i bk1: 0a 9937i bk2: 0a 9939i bk3: 0a 9939i bk4: 0a 9940i bk5: 0a 9940i bk6: 0a 9940i bk7: 0a 9940i bk8: 0a 9940i bk9: 0a 9940i bk10: 10a 9895i bk11: 16a 9875i bk12: 0a 9938i bk13: 0a 9938i bk14: 0a 9938i bk15: 0a 9938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00402455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939 n_nop=9896 n_act=3 n_pre=0 n_req=23 n_rd=34 n_write=6 bw_util=0.008049
n_activity=327 dram_eff=0.2446
bk0: 4a 9918i bk1: 0a 9939i bk2: 0a 9939i bk3: 0a 9939i bk4: 0a 9939i bk5: 0a 9940i bk6: 0a 9940i bk7: 0a 9940i bk8: 0a 9940i bk9: 0a 9940i bk10: 14a 9855i bk11: 16a 9866i bk12: 0a 9938i bk13: 0a 9938i bk14: 0a 9938i bk15: 0a 9938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000503069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939 n_nop=9895 n_act=4 n_pre=0 n_req=23 n_rd=34 n_write=6 bw_util=0.008049
n_activity=342 dram_eff=0.2339
bk0: 4a 9917i bk1: 0a 9939i bk2: 0a 9939i bk3: 0a 9939i bk4: 0a 9940i bk5: 2a 9924i bk6: 0a 9939i bk7: 0a 9939i bk8: 0a 9939i bk9: 0a 9939i bk10: 12a 9890i bk11: 16a 9852i bk12: 0a 9937i bk13: 0a 9938i bk14: 0a 9939i bk15: 0a 9940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00342087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939 n_nop=9908 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.005836
n_activity=194 dram_eff=0.299
bk0: 0a 9938i bk1: 0a 9939i bk2: 0a 9939i bk3: 0a 9939i bk4: 0a 9939i bk5: 0a 9940i bk6: 0a 9940i bk7: 0a 9940i bk8: 0a 9940i bk9: 0a 9940i bk10: 12a 9890i bk11: 16a 9885i bk12: 0a 9938i bk13: 0a 9938i bk14: 0a 9938i bk15: 0a 9938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939 n_nop=9900 n_act=3 n_pre=0 n_req=20 n_rd=32 n_write=4 bw_util=0.007244
n_activity=276 dram_eff=0.2609
bk0: 0a 9939i bk1: 0a 9940i bk2: 0a 9940i bk3: 0a 9940i bk4: 0a 9940i bk5: 0a 9940i bk6: 2a 9923i bk7: 0a 9939i bk8: 0a 9939i bk9: 0a 9940i bk10: 16a 9876i bk11: 14a 9863i bk12: 0a 9936i bk13: 0a 9937i bk14: 0a 9938i bk15: 0a 9938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00342087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939 n_nop=9902 n_act=2 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007043
n_activity=261 dram_eff=0.2682
bk0: 0a 9938i bk1: 0a 9939i bk2: 0a 9939i bk3: 0a 9939i bk4: 0a 9939i bk5: 0a 9939i bk6: 0a 9939i bk7: 0a 9940i bk8: 0a 9940i bk9: 0a 9941i bk10: 18a 9845i bk11: 12a 9873i bk12: 0a 9937i bk13: 0a 9938i bk14: 0a 9938i bk15: 0a 9938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000603682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 8, Miss_rate = 0.242, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 9, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 67
L2_cache_bank[6]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 194
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4897
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=696
icnt_total_pkts_simt_to_mem=255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.0098
	minimum = 6
	maximum = 20
Network latency average = 7.90196
	minimum = 6
	maximum = 18
Slowest packet = 184
Flit latency average = 6.54812
	minimum = 6
	maximum = 18
Slowest flit = 473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00703497
	minimum = 0 (at node 2)
	maximum = 0.0195531 (at node 19)
Accepted packet rate average = 0.00703497
	minimum = 0 (at node 2)
	maximum = 0.0195531 (at node 19)
Injected flit rate average = 0.0164839
	minimum = 0 (at node 2)
	maximum = 0.0865922 (at node 19)
Accepted flit rate average= 0.0164839
	minimum = 0 (at node 2)
	maximum = 0.0465549 (at node 13)
Injected packet length average = 2.34314
Accepted packet length average = 2.34314
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.50218 (2 samples)
	minimum = 6 (2 samples)
	maximum = 20.5 (2 samples)
Network latency average = 8.16022 (2 samples)
	minimum = 6 (2 samples)
	maximum = 19 (2 samples)
Flit latency average = 6.78146 (2 samples)
	minimum = 6 (2 samples)
	maximum = 19 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00404519 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0131063 (2 samples)
Accepted packet rate average = 0.00404519 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0131063 (2 samples)
Injected flit rate average = 0.0095985 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0498781 (2 samples)
Accepted flit rate average = 0.0095985 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0332666 (2 samples)
Injected packet size average = 2.37282 (2 samples)
Accepted packet size average = 2.37282 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 57540 (inst/sec)
gpgpu_simulation_rate = 3765 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,7531)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (274,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (285,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 8531  inst.: 172247 (ipc=57.2) sim_rate=57415 (inst/sec) elapsed = 0:0:00:03 / Thu May 30 06:13:03 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3094,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3534,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3625,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3936,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4259,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4437,7531), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4438
gpu_sim_insn = 59154
gpu_ipc =      13.3290
gpu_tot_sim_cycle = 11969
gpu_tot_sim_insn = 174235
gpu_tot_ipc =      14.5572
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 61
gpu_total_sim_rate=58078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5285
	L1I_total_cache_misses = 653
	L1I_total_cache_miss_rate = 0.1236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 86, Miss = 32, Miss_rate = 0.372, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[3]: Access = 107, Miss = 41, Miss_rate = 0.383, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[4]: Access = 105, Miss = 42, Miss_rate = 0.400, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 36, Miss_rate = 0.387, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[6]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 130, Miss = 52, Miss_rate = 0.400, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3806
	L1D_total_cache_pending_hits = 289
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1051
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.2284
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 811
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4632
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 653
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 258432
gpgpu_n_tot_w_icount = 8076
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24859
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:139	W0_Idle:41192	W0_Scoreboard:43827	W1:2316	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 432 {8:54,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 7344 {136:54,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 280 
averagemflatency = 196 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 11968 
mrq_lat_table:225 	5 	6 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	288 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	453 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	194 	21 	0 	0 	0 	0 	0 	1 	7 	63 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669         0         0         0         0       850       862         0         0         0         0 
dram[1]:      1125         0         0         0         0         0         0       990       966         0       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638         0       972         0       857       866         0         0         0         0 
dram[3]:         0         0         0         0         0       666       640         0         0       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0         0         0      1776       788         0      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       641       976         0       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 17.000000 28.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 15.000000 19.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 20.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 16.000000 10.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 20.000000 22.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan 
average row locality = 248/33 = 7.515152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        12        18         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0        10        13         0         0         0         0 
dram[2]:         2         0         0         0         2         1         1         0         2         0        14        14         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1        12         9         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        14        14         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0        12         8         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5        10         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         6        10         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         8         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         2         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:       1041    none      none      none         268       272    none      none      none      none         357       255    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         271       263    none         338       267    none      none      none      none  
dram[2]:          0    none      none      none         263       268       268    none         263    none         299       359    none      none      none      none  
dram[3]:     none      none      none      none      none         268       265    none      none         268       316       473    none      none      none      none  
dram[4]:     none      none      none      none      none      none         267       262    none         268       323       283    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         276       267    none         320       418    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       272         0         0         0         0       271       271         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       271       268         0       268       271         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       268         0       271       272         0         0         0         0
dram[3]:          0         0         0         0         0       268       272         0         0       268       268       273         0         0         0         0
dram[4]:          0         0         0         0         0         0       267       268         0       268       272       280         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       276       267         0       268       271         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15796 n_nop=15702 n_act=7 n_pre=2 n_req=50 n_rd=70 n_write=15 bw_util=0.01076
n_activity=766 dram_eff=0.2219
bk0: 6a 15724i bk1: 0a 15795i bk2: 0a 15797i bk3: 0a 15797i bk4: 2a 15781i bk5: 2a 15780i bk6: 0a 15796i bk7: 0a 15796i bk8: 0a 15796i bk9: 0a 15796i bk10: 24a 15676i bk11: 36a 15574i bk12: 0a 15795i bk13: 0a 15795i bk14: 0a 15795i bk15: 0a 15796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00322867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15796 n_nop=15724 n_act=5 n_pre=0 n_req=39 n_rd=56 n_write=11 bw_util=0.008483
n_activity=573 dram_eff=0.2339
bk0: 4a 15775i bk1: 0a 15796i bk2: 0a 15797i bk3: 0a 15797i bk4: 0a 15797i bk5: 0a 15798i bk6: 0a 15799i bk7: 2a 15781i bk8: 4a 15776i bk9: 0a 15795i bk10: 20a 15689i bk11: 26a 15649i bk12: 0a 15794i bk13: 0a 15794i bk14: 0a 15794i bk15: 0a 15794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000949608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15796 n_nop=15701 n_act=7 n_pre=0 n_req=52 n_rd=72 n_write=16 bw_util=0.01114
n_activity=756 dram_eff=0.2328
bk0: 4a 15774i bk1: 0a 15796i bk2: 0a 15798i bk3: 0a 15798i bk4: 4a 15778i bk5: 2a 15781i bk6: 2a 15780i bk7: 0a 15795i bk8: 4a 15775i bk9: 0a 15794i bk10: 28a 15648i bk11: 28a 15614i bk12: 0a 15794i bk13: 0a 15795i bk14: 0a 15796i bk15: 0a 15797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0053178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15796 n_nop=15736 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.006964
n_activity=473 dram_eff=0.2326
bk0: 0a 15795i bk1: 0a 15796i bk2: 0a 15796i bk3: 0a 15796i bk4: 0a 15798i bk5: 2a 15782i bk6: 4a 15776i bk7: 0a 15795i bk8: 0a 15797i bk9: 2a 15780i bk10: 24a 15690i bk11: 18a 15726i bk12: 0a 15795i bk13: 0a 15795i bk14: 0a 15795i bk15: 0a 15795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15796 n_nop=15711 n_act=5 n_pre=0 n_req=47 n_rd=66 n_write=14 bw_util=0.01013
n_activity=663 dram_eff=0.2413
bk0: 0a 15796i bk1: 0a 15797i bk2: 0a 15797i bk3: 0a 15797i bk4: 0a 15797i bk5: 0a 15798i bk6: 2a 15782i bk7: 6a 15773i bk8: 0a 15796i bk9: 2a 15780i bk10: 28a 15643i bk11: 28a 15623i bk12: 0a 15792i bk13: 0a 15793i bk14: 0a 15795i bk15: 0a 15795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15796 n_nop=15740 n_act=4 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006584
n_activity=449 dram_eff=0.2316
bk0: 0a 15795i bk1: 0a 15796i bk2: 0a 15797i bk3: 0a 15797i bk4: 0a 15797i bk5: 0a 15797i bk6: 0a 15797i bk7: 2a 15781i bk8: 2a 15780i bk9: 0a 15797i bk10: 24a 15668i bk11: 16a 15711i bk12: 0a 15793i bk13: 0a 15794i bk14: 0a 15795i bk15: 0a 15795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000379843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65, Miss = 16, Miss_rate = 0.246, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 37, Miss = 19, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 14, Miss_rate = 0.269, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 52, Miss = 21, Miss_rate = 0.404, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 67
L2_cache_bank[6]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 35, Miss = 15, Miss_rate = 0.429, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 13, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 460
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.3891
L2_total_cache_pending_hits = 17
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1506
icnt_total_pkts_simt_to_mem=651
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.53383
	minimum = 6
	maximum = 20
Network latency average = 7.44361
	minimum = 6
	maximum = 20
Slowest packet = 553
Flit latency average = 6.28939
	minimum = 6
	maximum = 16
Slowest flit = 1398
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00443977
	minimum = 0 (at node 0)
	maximum = 0.0135196 (at node 6)
Accepted packet rate average = 0.00443977
	minimum = 0 (at node 0)
	maximum = 0.0135196 (at node 6)
Injected flit rate average = 0.0100646
	minimum = 0 (at node 0)
	maximum = 0.0270392 (at node 15)
Accepted flit rate average= 0.0100646
	minimum = 0 (at node 0)
	maximum = 0.0396575 (at node 6)
Injected packet length average = 2.26692
Accepted packet length average = 2.26692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.1794 (3 samples)
	minimum = 6 (3 samples)
	maximum = 20.3333 (3 samples)
Network latency average = 7.92135 (3 samples)
	minimum = 6 (3 samples)
	maximum = 19.3333 (3 samples)
Flit latency average = 6.61743 (3 samples)
	minimum = 6 (3 samples)
	maximum = 18 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00417672 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.013244 (3 samples)
Accepted packet rate average = 0.00417672 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.013244 (3 samples)
Injected flit rate average = 0.00975386 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0422651 (3 samples)
Accepted flit rate average = 0.00975386 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0353969 (3 samples)
Injected packet size average = 2.33529 (3 samples)
Accepted packet size average = 2.33529 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 58078 (inst/sec)
gpgpu_simulation_rate = 3989 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11969)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11969)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (476,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 12469  inst.: 231747 (ipc=115.0) sim_rate=57936 (inst/sec) elapsed = 0:0:00:04 / Thu May 30 06:13:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (503,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (506,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (527,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (536,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (587,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (587,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (716,11969), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 717
gpu_sim_insn = 58064
gpu_ipc =      80.9819
gpu_tot_sim_cycle = 12686
gpu_tot_sim_insn = 232299
gpu_tot_ipc =      18.3114
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 61
gpu_total_sim_rate=58074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6714
	L1I_total_cache_misses = 685
	L1I_total_cache_miss_rate = 0.1020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 49
	L1D_cache_core[2]: Access = 130, Miss = 59, Miss_rate = 0.454, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[3]: Access = 107, Miss = 41, Miss_rate = 0.383, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[4]: Access = 105, Miss = 42, Miss_rate = 0.400, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 36, Miss_rate = 0.387, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[6]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 130, Miss = 52, Miss_rate = 0.400, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 64
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4407
	L1D_total_cache_pending_hits = 385
	L1D_total_cache_reservation_fails = 113
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1454
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.1651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6029
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 685
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
43, 30, 30, 30, 43, 43, 30, 30, 30, 30, 30, 30, 43, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 340256
gpgpu_n_tot_w_icount = 10633
gpgpu_n_stall_shd_mem = 113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33231
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279	W0_Idle:44885	W0_Scoreboard:46343	W1:2836	W2:91	W3:26	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 280 
averagemflatency = 184 
max_icnt2mem_latency = 110 
max_icnt2sh_latency = 12685 
mrq_lat_table:225 	5 	6 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	516 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	550 	48 	41 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	221 	26 	0 	0 	0 	0 	0 	1 	7 	63 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669         0         0         0         0       850       862         0         0         0         0 
dram[1]:      1125         0         0         0         0         0         0       990       966         0       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638         0       972         0       857       866         0         0         0         0 
dram[3]:         0         0         0         0         0       666       640         0         0       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0         0         0      1776       788         0      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       641       976         0       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 17.000000 28.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 15.000000 19.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 20.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 16.000000 10.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 20.000000 22.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan 
average row locality = 248/33 = 7.515152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        12        18         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0        10        13         0         0         0         0 
dram[2]:         2         0         0         0         2         1         1         0         2         0        14        14         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1        12         9         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        14        14         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0        12         8         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5        10         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         6        10         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         8         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         2         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:       1041    none      none      none         268       272    none      none      none      none         516       332    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         271       263    none         505       363    none      none      none      none  
dram[2]:          0    none      none      none         263       268       268    none         263    none         415       871    none      none      none      none  
dram[3]:     none      none      none      none      none         268       265    none      none         268       433       746    none      none      none      none  
dram[4]:     none      none      none      none      none      none         267       262    none         268       467       398    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         276       267    none         436       646    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       272         0         0         0         0       271       271         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       271       268         0       268       271         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       268         0       271       272         0         0         0         0
dram[3]:          0         0         0         0         0       268       272         0         0       268       268       273         0         0         0         0
dram[4]:          0         0         0         0         0         0       267       268         0       268       272       280         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       276       267         0       268       271         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16742 n_nop=16648 n_act=7 n_pre=2 n_req=50 n_rd=70 n_write=15 bw_util=0.01015
n_activity=766 dram_eff=0.2219
bk0: 6a 16670i bk1: 0a 16741i bk2: 0a 16743i bk3: 0a 16743i bk4: 2a 16727i bk5: 2a 16726i bk6: 0a 16742i bk7: 0a 16742i bk8: 0a 16742i bk9: 0a 16742i bk10: 24a 16622i bk11: 36a 16520i bk12: 0a 16741i bk13: 0a 16741i bk14: 0a 16741i bk15: 0a 16742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00304623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16742 n_nop=16670 n_act=5 n_pre=0 n_req=39 n_rd=56 n_write=11 bw_util=0.008004
n_activity=573 dram_eff=0.2339
bk0: 4a 16721i bk1: 0a 16742i bk2: 0a 16743i bk3: 0a 16743i bk4: 0a 16743i bk5: 0a 16744i bk6: 0a 16745i bk7: 2a 16727i bk8: 4a 16722i bk9: 0a 16741i bk10: 20a 16635i bk11: 26a 16595i bk12: 0a 16740i bk13: 0a 16740i bk14: 0a 16740i bk15: 0a 16740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00089595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16742 n_nop=16647 n_act=7 n_pre=0 n_req=52 n_rd=72 n_write=16 bw_util=0.01051
n_activity=756 dram_eff=0.2328
bk0: 4a 16720i bk1: 0a 16742i bk2: 0a 16744i bk3: 0a 16744i bk4: 4a 16724i bk5: 2a 16727i bk6: 2a 16726i bk7: 0a 16741i bk8: 4a 16721i bk9: 0a 16740i bk10: 28a 16594i bk11: 28a 16560i bk12: 0a 16740i bk13: 0a 16741i bk14: 0a 16742i bk15: 0a 16743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00501732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16742 n_nop=16682 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.00657
n_activity=473 dram_eff=0.2326
bk0: 0a 16741i bk1: 0a 16742i bk2: 0a 16742i bk3: 0a 16742i bk4: 0a 16744i bk5: 2a 16728i bk6: 4a 16722i bk7: 0a 16741i bk8: 0a 16743i bk9: 2a 16726i bk10: 24a 16636i bk11: 18a 16672i bk12: 0a 16741i bk13: 0a 16741i bk14: 0a 16741i bk15: 0a 16741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16742 n_nop=16657 n_act=5 n_pre=0 n_req=47 n_rd=66 n_write=14 bw_util=0.009557
n_activity=663 dram_eff=0.2413
bk0: 0a 16742i bk1: 0a 16743i bk2: 0a 16743i bk3: 0a 16743i bk4: 0a 16743i bk5: 0a 16744i bk6: 2a 16728i bk7: 6a 16719i bk8: 0a 16742i bk9: 2a 16726i bk10: 28a 16589i bk11: 28a 16569i bk12: 0a 16738i bk13: 0a 16739i bk14: 0a 16741i bk15: 0a 16741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00334488
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16742 n_nop=16686 n_act=4 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006212
n_activity=449 dram_eff=0.2316
bk0: 0a 16741i bk1: 0a 16742i bk2: 0a 16743i bk3: 0a 16743i bk4: 0a 16743i bk5: 0a 16743i bk6: 0a 16743i bk7: 2a 16727i bk8: 2a 16726i bk9: 0a 16743i bk10: 24a 16614i bk11: 16a 16657i bk12: 0a 16739i bk13: 0a 16740i bk14: 0a 16741i bk15: 0a 16741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00035838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82, Miss = 16, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 52, Miss = 19, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 65, Miss = 14, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 69, Miss = 21, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 67
L2_cache_bank[6]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 690
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2594
L2_total_cache_pending_hits = 17
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1872
icnt_total_pkts_simt_to_mem=1077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1304
	minimum = 6
	maximum = 97
Network latency average = 12.05
	minimum = 6
	maximum = 73
Slowest packet = 1038
Flit latency average = 12.2828
	minimum = 6
	maximum = 72
Slowest flit = 2447
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237616
	minimum = 0 (at node 3)
	maximum = 0.0948396 (at node 20)
Accepted packet rate average = 0.0237616
	minimum = 0 (at node 3)
	maximum = 0.0948396 (at node 20)
Injected flit rate average = 0.0409112
	minimum = 0 (at node 3)
	maximum = 0.117155 (at node 20)
Accepted flit rate average= 0.0409112
	minimum = 0 (at node 3)
	maximum = 0.1841 (at node 20)
Injected packet length average = 1.72174
Accepted packet length average = 1.72174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1672 (4 samples)
	minimum = 6 (4 samples)
	maximum = 39.5 (4 samples)
Network latency average = 8.95351 (4 samples)
	minimum = 6 (4 samples)
	maximum = 32.75 (4 samples)
Flit latency average = 8.03378 (4 samples)
	minimum = 6 (4 samples)
	maximum = 31.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00907293 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0336429 (4 samples)
Accepted packet rate average = 0.00907293 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0336429 (4 samples)
Injected flit rate average = 0.0175432 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0609876 (4 samples)
Accepted flit rate average = 0.0175432 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0725728 (4 samples)
Injected packet size average = 1.93358 (4 samples)
Accepted packet size average = 1.93358 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 58074 (inst/sec)
gpgpu_simulation_rate = 3171 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12686)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12686)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 14186  inst.: 290884 (ipc=39.1) sim_rate=58176 (inst/sec) elapsed = 0:0:00:05 / Thu May 30 06:13:05 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3196,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3288,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3415,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3520,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3525,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3575,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3663,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3683,12686), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3684
gpu_sim_insn = 68072
gpu_ipc =      18.4777
gpu_tot_sim_cycle = 16370
gpu_tot_sim_insn = 300371
gpu_tot_ipc =      18.3489
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
gpu_total_sim_rate=60074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12978
	L1I_total_cache_misses = 739
	L1I_total_cache_miss_rate = 0.0569
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 49
	L1D_cache_core[2]: Access = 130, Miss = 59, Miss_rate = 0.454, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[3]: Access = 309, Miss = 120, Miss_rate = 0.388, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[4]: Access = 508, Miss = 198, Miss_rate = 0.390, Pending_hits = 40, Reservation_fails = 0
	L1D_cache_core[5]: Access = 412, Miss = 158, Miss_rate = 0.383, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[6]: Access = 535, Miss = 204, Miss_rate = 0.381, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[7]: Access = 514, Miss = 195, Miss_rate = 0.379, Pending_hits = 40, Reservation_fails = 0
	L1D_cache_core[8]: Access = 243, Miss = 95, Miss_rate = 0.391, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[9]: Access = 597, Miss = 228, Miss_rate = 0.382, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[10]: Access = 396, Miss = 159, Miss_rate = 0.402, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 64
	L1D_total_cache_accesses = 4113
	L1D_total_cache_misses = 1659
	L1D_total_cache_miss_rate = 0.4034
	L1D_total_cache_pending_hits = 503
	L1D_total_cache_reservation_fails = 113
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 2845
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0844
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2605
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12239
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 739
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
43, 30, 30, 30, 43, 43, 30, 30, 30, 30, 30, 30, 43, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 715744
gpgpu_n_tot_w_icount = 22367
gpgpu_n_stall_shd_mem = 370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 610
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42727
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:499	W0_Idle:55143	W0_Scoreboard:79891	W1:11468	W2:1007	W3:292	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4880 {8:610,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82960 {136:610,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 306 
averagemflatency = 172 
max_icnt2mem_latency = 110 
max_icnt2sh_latency = 16369 
mrq_lat_table:481 	14 	10 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1516 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1684 	56 	41 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	492 	116 	17 	0 	0 	0 	0 	1 	7 	63 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537         0       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507         0       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0         0       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 30.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 29.000000 35.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 29.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 35.000000 29.000000      -nan      -nan      -nan      -nan 
average row locality = 531/50 = 10.620000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        18        22         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        18        21         0         0         0         0 
dram[2]:         2         0         0         0         5         7         3         6         6         3        21        19         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        19        18         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        21        19         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        20        18         0         0         0         0 
total reads: 378
min_bank_accesses = 0!
chip skew: 72/52 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        11        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        15        11         0         0         0         0 
total reads: 153
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none         275       265       280       284    none         261       678       665    none      none      none      none  
dram[1]:          0    none      none      none         281    none         279       267       261       263       635       590    none      none      none      none  
dram[2]:          0    none      none      none         290       264       263       271       262       263       693       962    none      none      none      none  
dram[3]:     none      none      none      none      none         263       278       263       273       268       619       716    none      none      none      none  
dram[4]:     none      none      none      none         288       275       266       261       266       263       611       759    none      none      none      none  
dram[5]:     none      none      none      none         264       273       274       299       262       271       568       688    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       282       272       299       284         0       268       271       271         0         0         0         0
dram[1]:          0         0         0         0       288         0       304       294       268       270       268       271         0         0         0         0
dram[2]:          0         0         0         0       268       270       268       288       268       269       271       272         0         0         0         0
dram[3]:          0         0         0         0         0       268       306       273       275       268       268       273         0         0         0         0
dram[4]:          0         0         0         0       288       275       279       268       279       268       272       280         0         0         0         0
dram[5]:          0         0         0         0       268       276       283       276       272       279       268       271         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21604 n_nop=21449 n_act=10 n_pre=2 n_req=84 n_rd=118 n_write=25 bw_util=0.01324
n_activity=1257 dram_eff=0.2275
bk0: 6a 21532i bk1: 0a 21603i bk2: 0a 21605i bk3: 0a 21605i bk4: 4a 21585i bk5: 4a 21585i bk6: 12a 21567i bk7: 2a 21588i bk8: 0a 21605i bk9: 10a 21572i bk10: 36a 21393i bk11: 44a 21342i bk12: 0a 21602i bk13: 0a 21602i bk14: 0a 21602i bk15: 0a 21604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00240696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21604 n_nop=21435 n_act=8 n_pre=0 n_req=93 n_rd=136 n_write=25 bw_util=0.0149
n_activity=1192 dram_eff=0.2701
bk0: 4a 21582i bk1: 0a 21604i bk2: 0a 21605i bk3: 0a 21607i bk4: 12a 21560i bk5: 0a 21606i bk6: 8a 21565i bk7: 12a 21561i bk8: 12a 21569i bk9: 10a 21569i bk10: 36a 21410i bk11: 42a 21335i bk12: 0a 21601i bk13: 0a 21601i bk14: 0a 21601i bk15: 0a 21601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00462877
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21604 n_nop=21423 n_act=9 n_pre=0 n_req=100 n_rd=144 n_write=28 bw_util=0.01592
n_activity=1327 dram_eff=0.2592
bk0: 4a 21582i bk1: 0a 21604i bk2: 0a 21606i bk3: 0a 21606i bk4: 10a 21575i bk5: 14a 21546i bk6: 6a 21579i bk7: 12a 21541i bk8: 12a 21567i bk9: 6a 21577i bk10: 42a 21372i bk11: 38a 21337i bk12: 0a 21601i bk13: 0a 21602i bk14: 0a 21603i bk15: 0a 21604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0049065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21604 n_nop=21471 n_act=7 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01166
n_activity=1063 dram_eff=0.2371
bk0: 0a 21603i bk1: 0a 21604i bk2: 0a 21604i bk3: 0a 21604i bk4: 0a 21607i bk5: 4a 21587i bk6: 10a 21570i bk7: 10a 21572i bk8: 4a 21584i bk9: 2a 21587i bk10: 38a 21406i bk11: 36a 21367i bk12: 0a 21602i bk13: 0a 21602i bk14: 0a 21603i bk15: 0a 21603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000972042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21604 n_nop=21441 n_act=8 n_pre=0 n_req=91 n_rd=128 n_write=27 bw_util=0.01435
n_activity=1275 dram_eff=0.2431
bk0: 0a 21604i bk1: 0a 21605i bk2: 0a 21606i bk3: 0a 21607i bk4: 2a 21584i bk5: 2a 21590i bk6: 18a 21556i bk7: 16a 21560i bk8: 6a 21580i bk9: 4a 21583i bk10: 42a 21345i bk11: 38a 21340i bk12: 0a 21599i bk13: 0a 21600i bk14: 0a 21602i bk15: 0a 21602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00523051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21604 n_nop=21444 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01407
n_activity=1199 dram_eff=0.2535
bk0: 0a 21603i bk1: 0a 21604i bk2: 0a 21606i bk3: 0a 21606i bk4: 4a 21586i bk5: 4a 21582i bk6: 8a 21576i bk7: 8a 21575i bk8: 20a 21548i bk9: 6a 21579i bk10: 40a 21347i bk11: 36a 21375i bk12: 0a 21600i bk13: 0a 21602i bk14: 0a 21603i bk15: 0a 21603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00259211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 169, Miss = 29, Miss_rate = 0.172, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 153, Miss = 30, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 151, Miss = 36, Miss_rate = 0.238, Pending_hits = 5, Reservation_fails = 108
L2_cache_bank[3]: Access = 137, Miss = 32, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 175, Miss = 37, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 213, Miss = 35, Miss_rate = 0.164, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 135, Miss = 26, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 142, Miss = 34, Miss_rate = 0.239, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 166, Miss = 30, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 137, Miss = 36, Miss_rate = 0.263, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1832
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.2063
L2_total_cache_pending_hits = 32
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4554
icnt_total_pkts_simt_to_mem=2976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.0127
	minimum = 6
	maximum = 52
Network latency average = 7.88135
	minimum = 6
	maximum = 51
Slowest packet = 1617
Flit latency average = 7.53154
	minimum = 6
	maximum = 47
Slowest flit = 3455
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0229622
	minimum = 0 (at node 0)
	maximum = 0.053203 (at node 7)
Accepted packet rate average = 0.0229622
	minimum = 0 (at node 0)
	maximum = 0.053203 (at node 7)
Injected flit rate average = 0.046055
	minimum = 0 (at node 0)
	maximum = 0.0876764 (at node 7)
Accepted flit rate average= 0.046055
	minimum = 0 (at node 0)
	maximum = 0.128122 (at node 7)
Injected packet length average = 2.00569
Accepted packet length average = 2.00569
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.73627 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Network latency average = 8.73908 (5 samples)
	minimum = 6 (5 samples)
	maximum = 36.4 (5 samples)
Flit latency average = 7.93333 (5 samples)
	minimum = 6 (5 samples)
	maximum = 34.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0118508 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.037555 (5 samples)
Accepted packet rate average = 0.0118508 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.037555 (5 samples)
Injected flit rate average = 0.0232456 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0663253 (5 samples)
Accepted flit rate average = 0.0232456 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0836826 (5 samples)
Injected packet size average = 1.96152 (5 samples)
Accepted packet size average = 1.96152 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 60074 (inst/sec)
gpgpu_simulation_rate = 3274 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16370)
GPGPU-Sim uArch: cycles simulated: 16870  inst.: 360115 (ipc=119.5) sim_rate=60019 (inst/sec) elapsed = 0:0:00:06 / Thu May 30 06:13:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (743,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (746,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (758,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (767,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (821,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (827,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (830,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (875,16370), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 876
gpu_sim_insn = 61424
gpu_ipc =      70.1187
gpu_tot_sim_cycle = 17246
gpu_tot_sim_insn = 361795
gpu_tot_ipc =      20.9785
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
gpu_total_sim_rate=60299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14772
	L1I_total_cache_misses = 771
	L1I_total_cache_miss_rate = 0.0522
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 184
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 200
	L1D_cache_core[2]: Access = 202, Miss = 114, Miss_rate = 0.564, Pending_hits = 48, Reservation_fails = 247
	L1D_cache_core[3]: Access = 389, Miss = 180, Miss_rate = 0.463, Pending_hits = 49, Reservation_fails = 57
	L1D_cache_core[4]: Access = 508, Miss = 198, Miss_rate = 0.390, Pending_hits = 40, Reservation_fails = 0
	L1D_cache_core[5]: Access = 412, Miss = 158, Miss_rate = 0.383, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[6]: Access = 535, Miss = 204, Miss_rate = 0.381, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[7]: Access = 514, Miss = 195, Miss_rate = 0.379, Pending_hits = 40, Reservation_fails = 0
	L1D_cache_core[8]: Access = 243, Miss = 95, Miss_rate = 0.391, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[9]: Access = 597, Miss = 228, Miss_rate = 0.382, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[10]: Access = 396, Miss = 159, Miss_rate = 0.402, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 223
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 127
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 140
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 228
	L1D_total_cache_accesses = 4729
	L1D_total_cache_misses = 2142
	L1D_total_cache_miss_rate = 0.4529
	L1D_total_cache_pending_hits = 599
	L1D_total_cache_reservation_fails = 1406
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3467
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0692
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3227
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1406
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14001
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 771
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
71, 58, 58, 58, 71, 71, 58, 58, 58, 58, 58, 58, 71, 58, 58, 58, 
gpgpu_n_tot_thrd_icount = 827936
gpgpu_n_tot_w_icount = 25873
gpgpu_n_stall_shd_mem = 1663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 642
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51939
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1663
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2268	W0_Idle:59906	W0_Scoreboard:82617	W1:11754	W2:1397	W3:773	W4:273	W5:117	W6:39	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5136 {8:642,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87312 {136:642,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 343 
averagemflatency = 170 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 17245 
mrq_lat_table:481 	14 	10 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1960 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1772 	105 	104 	304 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	521 	119 	17 	0 	0 	0 	0 	1 	7 	63 	1073 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537         0       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507         0       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0         0       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 30.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 29.000000 35.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 29.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 35.000000 29.000000      -nan      -nan      -nan      -nan 
average row locality = 531/50 = 10.620000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        18        22         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        18        21         0         0         0         0 
dram[2]:         2         0         0         0         5         7         3         6         6         3        21        19         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        19        18         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        21        19         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        20        18         0         0         0         0 
total reads: 378
min_bank_accesses = 0!
chip skew: 72/52 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        11        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        15        11         0         0         0         0 
total reads: 153
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none         275       265       280       284    none         261       876       826    none      none      none      none  
dram[1]:          0    none      none      none         281    none         279       267       261       263       914       775    none      none      none      none  
dram[2]:          0    none      none      none         290       264       263       271       262       263       868      1941    none      none      none      none  
dram[3]:     none      none      none      none      none         263       278       263       273       268       845       988    none      none      none      none  
dram[4]:     none      none      none      none         288       275       266       261       266       263       774       959    none      none      none      none  
dram[5]:     none      none      none      none         264       273       274       299       262       271       789       933    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       282       272       299       284         0       268       309       271         0         0         0         0
dram[1]:          0         0         0         0       288         0       304       294       268       270       334       271         0         0         0         0
dram[2]:          0         0         0         0       268       270       268       288       268       269       271       343         0         0         0         0
dram[3]:          0         0         0         0         0       268       306       273       275       268       268       313         0         0         0         0
dram[4]:          0         0         0         0       288       275       279       268       279       268       272       280         0         0         0         0
dram[5]:          0         0         0         0       268       276       283       276       272       279       333       271         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22759 n_nop=22604 n_act=10 n_pre=2 n_req=84 n_rd=118 n_write=25 bw_util=0.01257
n_activity=1257 dram_eff=0.2275
bk0: 6a 22687i bk1: 0a 22758i bk2: 0a 22760i bk3: 0a 22760i bk4: 4a 22740i bk5: 4a 22740i bk6: 12a 22722i bk7: 2a 22743i bk8: 0a 22760i bk9: 10a 22727i bk10: 36a 22548i bk11: 44a 22497i bk12: 0a 22757i bk13: 0a 22757i bk14: 0a 22757i bk15: 0a 22759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00228481
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22759 n_nop=22590 n_act=8 n_pre=0 n_req=93 n_rd=136 n_write=25 bw_util=0.01415
n_activity=1192 dram_eff=0.2701
bk0: 4a 22737i bk1: 0a 22759i bk2: 0a 22760i bk3: 0a 22762i bk4: 12a 22715i bk5: 0a 22761i bk6: 8a 22720i bk7: 12a 22716i bk8: 12a 22724i bk9: 10a 22724i bk10: 36a 22565i bk11: 42a 22490i bk12: 0a 22756i bk13: 0a 22756i bk14: 0a 22756i bk15: 0a 22756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00439387
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22759 n_nop=22578 n_act=9 n_pre=0 n_req=100 n_rd=144 n_write=28 bw_util=0.01511
n_activity=1327 dram_eff=0.2592
bk0: 4a 22737i bk1: 0a 22759i bk2: 0a 22761i bk3: 0a 22761i bk4: 10a 22730i bk5: 14a 22701i bk6: 6a 22734i bk7: 12a 22696i bk8: 12a 22722i bk9: 6a 22732i bk10: 42a 22527i bk11: 38a 22492i bk12: 0a 22756i bk13: 0a 22757i bk14: 0a 22758i bk15: 0a 22759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0046575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22759 n_nop=22626 n_act=7 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01107
n_activity=1063 dram_eff=0.2371
bk0: 0a 22758i bk1: 0a 22759i bk2: 0a 22759i bk3: 0a 22759i bk4: 0a 22762i bk5: 4a 22742i bk6: 10a 22725i bk7: 10a 22727i bk8: 4a 22739i bk9: 2a 22742i bk10: 38a 22561i bk11: 36a 22522i bk12: 0a 22757i bk13: 0a 22757i bk14: 0a 22758i bk15: 0a 22758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000922712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22759 n_nop=22596 n_act=8 n_pre=0 n_req=91 n_rd=128 n_write=27 bw_util=0.01362
n_activity=1275 dram_eff=0.2431
bk0: 0a 22759i bk1: 0a 22760i bk2: 0a 22761i bk3: 0a 22762i bk4: 2a 22739i bk5: 2a 22745i bk6: 18a 22711i bk7: 16a 22715i bk8: 6a 22735i bk9: 4a 22738i bk10: 42a 22500i bk11: 38a 22495i bk12: 0a 22754i bk13: 0a 22755i bk14: 0a 22757i bk15: 0a 22757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00496507
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22759 n_nop=22599 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01336
n_activity=1199 dram_eff=0.2535
bk0: 0a 22758i bk1: 0a 22759i bk2: 0a 22761i bk3: 0a 22761i bk4: 4a 22741i bk5: 4a 22737i bk6: 8a 22731i bk7: 8a 22730i bk8: 20a 22703i bk9: 6a 22734i bk10: 40a 22502i bk11: 36a 22530i bk12: 0a 22755i bk13: 0a 22757i bk14: 0a 22758i bk15: 0a 22758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00246056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 201, Miss = 29, Miss_rate = 0.144, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 184, Miss = 36, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 108
L2_cache_bank[3]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 210, Miss = 37, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2354
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 32
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=5212
icnt_total_pkts_simt_to_mem=3986
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.6686
	minimum = 6
	maximum = 139
Network latency average = 15.3602
	minimum = 6
	maximum = 80
Slowest packet = 3816
Flit latency average = 17.021
	minimum = 6
	maximum = 79
Slowest flit = 7958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.04414
	minimum = 0 (at node 4)
	maximum = 0.178082 (at node 20)
Accepted packet rate average = 0.04414
	minimum = 0 (at node 4)
	maximum = 0.178082 (at node 20)
Injected flit rate average = 0.0705226
	minimum = 0 (at node 4)
	maximum = 0.196347 (at node 20)
Accepted flit rate average= 0.0705226
	minimum = 0 (at node 4)
	maximum = 0.351598 (at node 20)
Injected packet length average = 1.5977
Accepted packet length average = 1.5977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.225 (6 samples)
	minimum = 6 (6 samples)
	maximum = 58.1667 (6 samples)
Network latency average = 9.84259 (6 samples)
	minimum = 6 (6 samples)
	maximum = 43.6667 (6 samples)
Flit latency average = 9.44794 (6 samples)
	minimum = 6 (6 samples)
	maximum = 42 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0172323 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0609762 (6 samples)
Accepted packet rate average = 0.0172323 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0609762 (6 samples)
Injected flit rate average = 0.0311251 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0879956 (6 samples)
Accepted flit rate average = 0.0311251 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.128335 (6 samples)
Injected packet size average = 1.8062 (6 samples)
Accepted packet size average = 1.8062 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 60299 (inst/sec)
gpgpu_simulation_rate = 2874 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17246)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17246)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 18746  inst.: 427736 (ipc=44.0) sim_rate=61105 (inst/sec) elapsed = 0:0:00:07 / Thu May 30 06:13:07 2019
GPGPU-Sim uArch: cycles simulated: 20246  inst.: 460154 (ipc=32.8) sim_rate=57519 (inst/sec) elapsed = 0:0:00:08 / Thu May 30 06:13:08 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(455,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4087,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4177,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4206,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4690,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4778,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4793,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5172,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5715,17246), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5716
gpu_sim_insn = 115258
gpu_ipc =      20.1641
gpu_tot_sim_cycle = 22962
gpu_tot_sim_insn = 477053
gpu_tot_ipc =      20.7758
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3732
gpu_total_sim_rate=59631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30928
	L1I_total_cache_misses = 817
	L1I_total_cache_miss_rate = 0.0264
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 184
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 200
	L1D_cache_core[2]: Access = 202, Miss = 114, Miss_rate = 0.564, Pending_hits = 48, Reservation_fails = 247
	L1D_cache_core[3]: Access = 389, Miss = 180, Miss_rate = 0.463, Pending_hits = 49, Reservation_fails = 57
	L1D_cache_core[4]: Access = 1928, Miss = 718, Miss_rate = 0.372, Pending_hits = 61, Reservation_fails = 127
	L1D_cache_core[5]: Access = 2114, Miss = 871, Miss_rate = 0.412, Pending_hits = 89, Reservation_fails = 465
	L1D_cache_core[6]: Access = 1950, Miss = 722, Miss_rate = 0.370, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2089, Miss = 808, Miss_rate = 0.387, Pending_hits = 76, Reservation_fails = 111
	L1D_cache_core[8]: Access = 1667, Miss = 640, Miss_rate = 0.384, Pending_hits = 69, Reservation_fails = 193
	L1D_cache_core[9]: Access = 2137, Miss = 844, Miss_rate = 0.395, Pending_hits = 75, Reservation_fails = 285
	L1D_cache_core[10]: Access = 1740, Miss = 639, Miss_rate = 0.367, Pending_hits = 62, Reservation_fails = 12
	L1D_cache_core[11]: Access = 1958, Miss = 844, Miss_rate = 0.431, Pending_hits = 99, Reservation_fails = 429
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 127
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 140
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 228
	L1D_total_cache_accesses = 16963
	L1D_total_cache_misses = 6893
	L1D_total_cache_miss_rate = 0.4064
	L1D_total_cache_pending_hits = 874
	L1D_total_cache_reservation_fails = 2805
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 7081
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6841
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30111
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 817
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
71, 58, 58, 58, 71, 71, 58, 58, 58, 58, 58, 58, 71, 58, 58, 58, 
gpgpu_n_tot_thrd_icount = 1821120
gpgpu_n_tot_w_icount = 56910
gpgpu_n_stall_shd_mem = 7847
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1858
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 67128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7847
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6290	W0_Idle:65474	W0_Scoreboard:117256	W1:23737	W2:9260	W3:6333	W4:2712	W5:1137	W6:291	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14864 {8:1858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252688 {136:1858,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 415 
averagemflatency = 177 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 22961 
mrq_lat_table:825 	59 	35 	50 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6451 	806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4016 	1546 	1263 	431 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	985 	559 	261 	68 	0 	0 	0 	1 	7 	63 	1073 	4240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 35.000000 40.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 38.000000 39.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 37.000000 40.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 34.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 38.000000 35.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 39.000000 33.000000      -nan      -nan      -nan      -nan 
average row locality = 990/53 = 18.679245
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        23        27         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        25        25         0         0         0         0 
dram[2]:         2         0         0         0         9        11        19        16        15        13        25        24         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        21        23         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        24        22         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        23        21         0         0         0         0 
total reads: 833
min_bank_accesses = 0!
chip skew: 147/134 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none         421       333       424       431       403       371      2372      1957    none      none      none      none  
dram[1]:          0    none      none      none         312       345       365       332       392       285      2121      2264    none      none      none      none  
dram[2]:          0    none      none      none         416       402       438       343       365       363      2252      3476    none      none      none      none  
dram[3]:     none      none      none      none         426       421       418       391       344       381      2496      2852    none      none      none      none  
dram[4]:     none      none      none      none         345       357       407       399       385       407      2039      2748    none      none      none      none  
dram[5]:     none      none      none      none         414       357       407       382       380       403      2156      2769    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       322       350       415       381       406       356       393       337         0         0         0         0
dram[1]:          0         0         0         0       288       374       359       387       355       292       364       308         0         0         0         0
dram[2]:          0         0         0         0       328       310       347       377       343       365       365       343         0         0         0         0
dram[3]:          0         0         0         0       406       402       389       384       386       372       323       344         0         0         0         0
dram[4]:          0         0         0         0       373       350       383       390       324       362       335       280         0         0         0         0
dram[5]:          0         0         0         0       376       347       387       368       345       413       401       310         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30303 n_nop=29973 n_act=11 n_pre=2 n_req=171 n_rd=292 n_write=25 bw_util=0.02092
n_activity=1987 dram_eff=0.3191
bk0: 6a 30231i bk1: 0a 30302i bk2: 0a 30304i bk3: 0a 30304i bk4: 18a 30235i bk5: 20a 30204i bk6: 44a 30138i bk7: 42a 30094i bk8: 26a 30219i bk9: 36a 30208i bk10: 46a 30071i bk11: 54a 30019i bk12: 0a 30301i bk13: 0a 30301i bk14: 0a 30301i bk15: 0a 30303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00887701
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30303 n_nop=29973 n_act=9 n_pre=0 n_req=174 n_rd=294 n_write=27 bw_util=0.02119
n_activity=1888 dram_eff=0.34
bk0: 4a 30281i bk1: 0a 30303i bk2: 0a 30304i bk3: 0a 30306i bk4: 20a 30225i bk5: 16a 30248i bk6: 40a 30158i bk7: 48a 30079i bk8: 32a 30219i bk9: 34a 30188i bk10: 50a 30065i bk11: 50a 30016i bk12: 0a 30300i bk13: 0a 30300i bk14: 0a 30300i bk15: 0a 30300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00755701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30303 n_nop=29998 n_act=9 n_pre=0 n_req=162 n_rd=268 n_write=28 bw_util=0.01954
n_activity=1916 dram_eff=0.309
bk0: 4a 30281i bk1: 0a 30303i bk2: 0a 30305i bk3: 0a 30305i bk4: 18a 30249i bk5: 22a 30213i bk6: 38a 30187i bk7: 32a 30173i bk8: 30a 30220i bk9: 26a 30228i bk10: 50a 30041i bk11: 48a 30005i bk12: 0a 30300i bk13: 0a 30301i bk14: 0a 30302i bk15: 0a 30303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.004158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30303 n_nop=30003 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01927
n_activity=1760 dram_eff=0.3318
bk0: 0a 30303i bk1: 0a 30304i bk2: 0a 30304i bk3: 0a 30304i bk4: 18a 30229i bk5: 20a 30210i bk6: 44a 30158i bk7: 40a 30119i bk8: 26a 30230i bk9: 34a 30167i bk10: 42a 30095i bk11: 46a 30033i bk12: 0a 30301i bk13: 0a 30301i bk14: 0a 30302i bk15: 0a 30302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00709501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30303 n_nop=29996 n_act=8 n_pre=0 n_req=163 n_rd=272 n_write=27 bw_util=0.01973
n_activity=1890 dram_eff=0.3164
bk0: 0a 30303i bk1: 0a 30304i bk2: 0a 30305i bk3: 0a 30306i bk4: 20a 30232i bk5: 20a 30194i bk6: 46a 30152i bk7: 38a 30071i bk8: 30a 30210i bk9: 26a 30225i bk10: 48a 30030i bk11: 44a 30027i bk12: 0a 30298i bk13: 0a 30299i bk14: 0a 30301i bk15: 0a 30301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.017391
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30303 n_nop=29997 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.01967
n_activity=1778 dram_eff=0.3352
bk0: 0a 30302i bk1: 0a 30303i bk2: 0a 30305i bk3: 0a 30305i bk4: 16a 30252i bk5: 20a 30203i bk6: 38a 30158i bk7: 28a 30173i bk8: 48a 30165i bk9: 32a 30144i bk10: 46a 29939i bk11: 42a 30049i bk12: 0a 30299i bk13: 0a 30301i bk14: 0a 30302i bk15: 0a 30302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.015741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 599, Miss = 70, Miss_rate = 0.117, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 555, Miss = 76, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 556, Miss = 73, Miss_rate = 0.131, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 596, Miss = 74, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 597, Miss = 70, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 837, Miss = 64, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 541, Miss = 65, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 647, Miss = 70, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 557, Miss = 72, Miss_rate = 0.129, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 647, Miss = 64, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 579, Miss = 74, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 614, Miss = 61, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7325
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1137
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15059
icnt_total_pkts_simt_to_mem=12721
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4653
	minimum = 6
	maximum = 123
Network latency average = 12.9038
	minimum = 6
	maximum = 102
Slowest packet = 6921
Flit latency average = 12.6579
	minimum = 6
	maximum = 98
Slowest flit = 14702
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0644196
	minimum = 0 (at node 0)
	maximum = 0.136634 (at node 11)
Accepted packet rate average = 0.0644196
	minimum = 0 (at node 0)
	maximum = 0.136634 (at node 11)
Injected flit rate average = 0.120403
	minimum = 0 (at node 0)
	maximum = 0.236529 (at node 11)
Accepted flit rate average= 0.120403
	minimum = 0 (at node 0)
	maximum = 0.285689 (at node 11)
Injected packet length average = 1.86904
Accepted packet length average = 1.86904
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8307 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67.4286 (7 samples)
Network latency average = 10.2799 (7 samples)
	minimum = 6 (7 samples)
	maximum = 52 (7 samples)
Flit latency average = 9.90652 (7 samples)
	minimum = 6 (7 samples)
	maximum = 50 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0239734 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0717844 (7 samples)
Accepted packet rate average = 0.0239734 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0717844 (7 samples)
Injected flit rate average = 0.043879 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.109215 (7 samples)
Accepted flit rate average = 0.043879 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.150814 (7 samples)
Injected packet size average = 1.83032 (7 samples)
Accepted packet size average = 1.83032 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 59631 (inst/sec)
gpgpu_simulation_rate = 2870 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22962)
GPGPU-Sim uArch: cycles simulated: 23462  inst.: 547567 (ipc=141.0) sim_rate=60840 (inst/sec) elapsed = 0:0:00:09 / Thu May 30 06:13:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (734,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (761,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (785,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (803,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (842,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (860,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (878,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (884,22962), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 4.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 885
gpu_sim_insn = 74816
gpu_ipc =      84.5378
gpu_tot_sim_cycle = 23847
gpu_tot_sim_insn = 551869
gpu_tot_ipc =      23.1421
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3732
gpu_total_sim_rate=61318

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32752
	L1I_total_cache_misses = 849
	L1I_total_cache_miss_rate = 0.0259
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 294
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 454
	L1D_cache_core[2]: Access = 282, Miss = 178, Miss_rate = 0.631, Pending_hits = 60, Reservation_fails = 388
	L1D_cache_core[3]: Access = 469, Miss = 242, Miss_rate = 0.516, Pending_hits = 61, Reservation_fails = 351
	L1D_cache_core[4]: Access = 2008, Miss = 778, Miss_rate = 0.387, Pending_hits = 73, Reservation_fails = 215
	L1D_cache_core[5]: Access = 2114, Miss = 871, Miss_rate = 0.412, Pending_hits = 89, Reservation_fails = 465
	L1D_cache_core[6]: Access = 1950, Miss = 722, Miss_rate = 0.370, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2089, Miss = 808, Miss_rate = 0.387, Pending_hits = 76, Reservation_fails = 111
	L1D_cache_core[8]: Access = 1667, Miss = 640, Miss_rate = 0.384, Pending_hits = 69, Reservation_fails = 193
	L1D_cache_core[9]: Access = 2137, Miss = 844, Miss_rate = 0.395, Pending_hits = 75, Reservation_fails = 285
	L1D_cache_core[10]: Access = 1740, Miss = 639, Miss_rate = 0.367, Pending_hits = 62, Reservation_fails = 12
	L1D_cache_core[11]: Access = 1958, Miss = 844, Miss_rate = 0.431, Pending_hits = 99, Reservation_fails = 429
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 440
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 306
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 420
	L1D_total_cache_accesses = 17603
	L1D_total_cache_misses = 7396
	L1D_total_cache_miss_rate = 0.4202
	L1D_total_cache_pending_hits = 970
	L1D_total_cache_reservation_fails = 4363
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 7721
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0311
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7481
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31903
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
99, 86, 86, 86, 99, 99, 86, 86, 86, 86, 86, 86, 99, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 1935808
gpgpu_n_tot_w_icount = 60494
gpgpu_n_stall_shd_mem = 9405
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1890
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9405
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8435	W0_Idle:70383	W0_Scoreboard:119742	W1:23737	W2:9260	W3:6333	W4:2712	W5:1137	W6:304	W7:78	W8:130	W9:208	W10:221	W11:182	W12:273	W13:221	W14:182	W15:78	W16:26	W17:39	W18:13	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15120 {8:1890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 257040 {136:1890,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 415 
averagemflatency = 177 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 23846 
mrq_lat_table:825 	59 	35 	50 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6920 	881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4110 	1592 	1328 	699 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1016 	560 	261 	68 	0 	0 	0 	1 	7 	63 	1073 	4752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 35.000000 40.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 38.000000 39.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 37.000000 40.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 34.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 38.000000 35.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 39.000000 33.000000      -nan      -nan      -nan      -nan 
average row locality = 990/53 = 18.679245
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        23        27         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        25        25         0         0         0         0 
dram[2]:         2         0         0         0         9        11        19        16        15        13        25        24         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        21        23         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        24        22         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        23        21         0         0         0         0 
total reads: 833
min_bank_accesses = 0!
chip skew: 147/134 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none         421       333       424       431       403       371      2562      2099    none      none      none      none  
dram[1]:          0    none      none      none         312       345       365       332       392       285      2340      2443    none      none      none      none  
dram[2]:          0    none      none      none         416       402       438       343       365       363      2402      4393    none      none      none      none  
dram[3]:     none      none      none      none         426       421       418       391       344       381      2717      3097    none      none      none      none  
dram[4]:     none      none      none      none         345       357       407       399       385       407      2211      2935    none      none      none      none  
dram[5]:     none      none      none      none         414       357       407       382       380       403      2371      3003    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       322       350       415       381       406       356       393       337         0         0         0         0
dram[1]:          0         0         0         0       288       374       359       387       355       292       364       308         0         0         0         0
dram[2]:          0         0         0         0       328       310       347       377       343       365       365       343         0         0         0         0
dram[3]:          0         0         0         0       406       402       389       384       386       372       323       344         0         0         0         0
dram[4]:          0         0         0         0       373       350       383       390       324       362       335       280         0         0         0         0
dram[5]:          0         0         0         0       376       347       387       368       345       413       401       310         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31470 n_nop=31140 n_act=11 n_pre=2 n_req=171 n_rd=292 n_write=25 bw_util=0.02015
n_activity=1987 dram_eff=0.3191
bk0: 6a 31398i bk1: 0a 31469i bk2: 0a 31471i bk3: 0a 31471i bk4: 18a 31402i bk5: 20a 31371i bk6: 44a 31305i bk7: 42a 31261i bk8: 26a 31386i bk9: 36a 31375i bk10: 46a 31238i bk11: 54a 31186i bk12: 0a 31468i bk13: 0a 31468i bk14: 0a 31468i bk15: 0a 31470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00854782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31470 n_nop=31140 n_act=9 n_pre=0 n_req=174 n_rd=294 n_write=27 bw_util=0.0204
n_activity=1888 dram_eff=0.34
bk0: 4a 31448i bk1: 0a 31470i bk2: 0a 31471i bk3: 0a 31473i bk4: 20a 31392i bk5: 16a 31415i bk6: 40a 31325i bk7: 48a 31246i bk8: 32a 31386i bk9: 34a 31355i bk10: 50a 31232i bk11: 50a 31183i bk12: 0a 31467i bk13: 0a 31467i bk14: 0a 31467i bk15: 0a 31467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00727677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31470 n_nop=31165 n_act=9 n_pre=0 n_req=162 n_rd=268 n_write=28 bw_util=0.01881
n_activity=1916 dram_eff=0.309
bk0: 4a 31448i bk1: 0a 31470i bk2: 0a 31472i bk3: 0a 31472i bk4: 18a 31416i bk5: 22a 31380i bk6: 38a 31354i bk7: 32a 31340i bk8: 30a 31387i bk9: 26a 31395i bk10: 50a 31208i bk11: 48a 31172i bk12: 0a 31467i bk13: 0a 31468i bk14: 0a 31469i bk15: 0a 31470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00400381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31470 n_nop=31170 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01856
n_activity=1760 dram_eff=0.3318
bk0: 0a 31470i bk1: 0a 31471i bk2: 0a 31471i bk3: 0a 31471i bk4: 18a 31396i bk5: 20a 31377i bk6: 44a 31325i bk7: 40a 31286i bk8: 26a 31397i bk9: 34a 31334i bk10: 42a 31262i bk11: 46a 31200i bk12: 0a 31468i bk13: 0a 31468i bk14: 0a 31469i bk15: 0a 31469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0068319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31470 n_nop=31163 n_act=8 n_pre=0 n_req=163 n_rd=272 n_write=27 bw_util=0.019
n_activity=1890 dram_eff=0.3164
bk0: 0a 31470i bk1: 0a 31471i bk2: 0a 31472i bk3: 0a 31473i bk4: 20a 31399i bk5: 20a 31361i bk6: 46a 31319i bk7: 38a 31238i bk8: 30a 31377i bk9: 26a 31392i bk10: 48a 31197i bk11: 44a 31194i bk12: 0a 31465i bk13: 0a 31466i bk14: 0a 31468i bk15: 0a 31468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0167461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31470 n_nop=31164 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.01894
n_activity=1778 dram_eff=0.3352
bk0: 0a 31469i bk1: 0a 31470i bk2: 0a 31472i bk3: 0a 31472i bk4: 16a 31419i bk5: 20a 31370i bk6: 38a 31325i bk7: 28a 31340i bk8: 48a 31332i bk9: 32a 31311i bk10: 46a 31106i bk11: 42a 31216i bk12: 0a 31466i bk13: 0a 31468i bk14: 0a 31469i bk15: 0a 31469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0151573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 633, Miss = 70, Miss_rate = 0.111, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 590, Miss = 73, Miss_rate = 0.124, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 630, Miss = 74, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 633, Miss = 70, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1001, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 575, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 683, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 591, Miss = 72, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 683, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 613, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7871
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1058
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15741
icnt_total_pkts_simt_to_mem=13779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0888
	minimum = 6
	maximum = 118
Network latency average = 15.5778
	minimum = 6
	maximum = 80
Slowest packet = 14792
Flit latency average = 17.2799
	minimum = 6
	maximum = 79
Slowest flit = 28212
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0456999
	minimum = 0 (at node 5)
	maximum = 0.185311 (at node 20)
Accepted packet rate average = 0.0456999
	minimum = 0 (at node 5)
	maximum = 0.185311 (at node 20)
Injected flit rate average = 0.0728186
	minimum = 0 (at node 5)
	maximum = 0.20339 (at node 20)
Accepted flit rate average= 0.0728186
	minimum = 0 (at node 5)
	maximum = 0.366102 (at node 20)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.363 (8 samples)
	minimum = 6 (8 samples)
	maximum = 73.75 (8 samples)
Network latency average = 10.9422 (8 samples)
	minimum = 6 (8 samples)
	maximum = 55.5 (8 samples)
Flit latency average = 10.8282 (8 samples)
	minimum = 6 (8 samples)
	maximum = 53.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0266892 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0859752 (8 samples)
Accepted packet rate average = 0.0266892 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0859752 (8 samples)
Injected flit rate average = 0.0474965 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.120987 (8 samples)
Accepted flit rate average = 0.0474965 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.177725 (8 samples)
Injected packet size average = 1.77962 (8 samples)
Accepted packet size average = 1.77962 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 61318 (inst/sec)
gpgpu_simulation_rate = 2649 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,23847)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23847)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(352,0,0)
GPGPU-Sim uArch: cycles simulated: 24847  inst.: 625036 (ipc=73.2) sim_rate=62503 (inst/sec) elapsed = 0:0:00:10 / Thu May 30 06:13:10 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 26847  inst.: 659594 (ipc=35.9) sim_rate=59963 (inst/sec) elapsed = 0:0:00:11 / Thu May 30 06:13:11 2019
GPGPU-Sim uArch: cycles simulated: 28847  inst.: 697468 (ipc=29.1) sim_rate=58122 (inst/sec) elapsed = 0:0:00:12 / Thu May 30 06:13:12 2019
GPGPU-Sim uArch: cycles simulated: 30847  inst.: 732047 (ipc=25.7) sim_rate=56311 (inst/sec) elapsed = 0:0:00:13 / Thu May 30 06:13:13 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(449,0,0)
GPGPU-Sim uArch: cycles simulated: 32847  inst.: 768589 (ipc=24.1) sim_rate=54899 (inst/sec) elapsed = 0:0:00:14 / Thu May 30 06:13:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10609,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34847  inst.: 803201 (ipc=22.8) sim_rate=53546 (inst/sec) elapsed = 0:0:00:15 / Thu May 30 06:13:15 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11355,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11428,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11457,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11969,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12035,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12255,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12662,23847), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12663
gpu_sim_insn = 256794
gpu_ipc =      20.2791
gpu_tot_sim_cycle = 36510
gpu_tot_sim_insn = 808663
gpu_tot_ipc =      22.1491
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8849
gpu_stall_icnt2sh    = 57046
gpu_total_sim_rate=53910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 53562
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 294
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 454
	L1D_cache_core[2]: Access = 282, Miss = 178, Miss_rate = 0.631, Pending_hits = 60, Reservation_fails = 388
	L1D_cache_core[3]: Access = 469, Miss = 242, Miss_rate = 0.516, Pending_hits = 61, Reservation_fails = 351
	L1D_cache_core[4]: Access = 2008, Miss = 778, Miss_rate = 0.387, Pending_hits = 73, Reservation_fails = 215
	L1D_cache_core[5]: Access = 6245, Miss = 2940, Miss_rate = 0.471, Pending_hits = 389, Reservation_fails = 4607
	L1D_cache_core[6]: Access = 5766, Miss = 2539, Miss_rate = 0.440, Pending_hits = 302, Reservation_fails = 4154
	L1D_cache_core[7]: Access = 6205, Miss = 2733, Miss_rate = 0.440, Pending_hits = 309, Reservation_fails = 4199
	L1D_cache_core[8]: Access = 5324, Miss = 2371, Miss_rate = 0.445, Pending_hits = 273, Reservation_fails = 3555
	L1D_cache_core[9]: Access = 5892, Miss = 2643, Miss_rate = 0.449, Pending_hits = 328, Reservation_fails = 3565
	L1D_cache_core[10]: Access = 5516, Miss = 2407, Miss_rate = 0.436, Pending_hits = 275, Reservation_fails = 4034
	L1D_cache_core[11]: Access = 5471, Miss = 2435, Miss_rate = 0.445, Pending_hits = 326, Reservation_fails = 3522
	L1D_cache_core[12]: Access = 3859, Miss = 1831, Miss_rate = 0.474, Pending_hits = 323, Reservation_fails = 3810
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 306
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 420
	L1D_total_cache_accesses = 48014
	L1D_total_cache_misses = 21775
	L1D_total_cache_miss_rate = 0.4535
	L1D_total_cache_pending_hits = 2923
	L1D_total_cache_reservation_fails = 33874
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 12279
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12039
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14781
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52677
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
99, 86, 86, 86, 99, 99, 86, 86, 86, 86, 86, 86, 99, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 3207584
gpgpu_n_tot_w_icount = 100237
gpgpu_n_stall_shd_mem = 59730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7422
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 111174
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59730
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64293	W0_Idle:75982	W0_Scoreboard:206112	W1:30385	W2:13364	W3:10155	W4:6438	W5:4743	W6:3254	W7:2580	W8:1922	W9:1976	W10:1762	W11:1444	W12:1812	W13:1324	W14:958	W15:462	W16:130	W17:195	W18:53	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59376 {8:7422,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 584 {8:73,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1009392 {136:7422,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 9928 {136:73,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 233 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 36509 
mrq_lat_table:1190 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14520 	8027 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7271 	3527 	5767 	4327 	1662 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1512 	2185 	3058 	669 	13 	0 	0 	1 	7 	63 	1073 	11611 	2423 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 44.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1404/53 = 26.490566
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        30        28         0         0         0         0 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        1456      1498      1601      1320      1248      1226      6900      7059    none      none      none      none  
dram[1]:          0    none      none      none        1480      1490      1368      1182      1084      1106      6780      6635    none      none      none      none  
dram[2]:          0    none      none      none        1568      1810      1541      1408      1102      1319      6491     10854    none      none      none      none  
dram[3]:     none      none      none      none        1793      1873      1500      1679      1311      1411      6796     10523    none      none      none      none  
dram[4]:     none      none      none      none        1561      1852      1398      1259      1345      1490      6824      9056    none      none      none      none  
dram[5]:     none      none      none      none        1420      2115      1330      1771      1101      1807      6251     10939    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       412       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       413       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       373       414       457       487       425       496       482       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       462       558       440       513       479       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48184 n_nop=47728 n_act=11 n_pre=2 n_req=234 n_rd=418 n_write=25 bw_util=0.01839
n_activity=2682 dram_eff=0.3304
bk0: 6a 48112i bk1: 0a 48183i bk2: 0a 48185i bk3: 0a 48185i bk4: 20a 48110i bk5: 20a 48085i bk6: 64a 47968i bk7: 64a 47915i bk8: 62a 48017i bk9: 62a 48017i bk10: 60a 47911i bk11: 60a 47888i bk12: 0a 48182i bk13: 0a 48182i bk14: 0a 48182i bk15: 0a 48184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00630915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48184 n_nop=47730 n_act=9 n_pre=0 n_req=236 n_rd=418 n_write=27 bw_util=0.01847
n_activity=2581 dram_eff=0.3448
bk0: 4a 48162i bk1: 0a 48184i bk2: 0a 48185i bk3: 0a 48187i bk4: 20a 48106i bk5: 20a 48119i bk6: 64a 47982i bk7: 64a 47926i bk8: 64a 48032i bk9: 62a 48001i bk10: 60a 47922i bk11: 60a 47877i bk12: 0a 48181i bk13: 0a 48181i bk14: 0a 48181i bk15: 0a 48181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00496015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48184 n_nop=47727 n_act=9 n_pre=0 n_req=238 n_rd=420 n_write=28 bw_util=0.0186
n_activity=2735 dram_eff=0.3276
bk0: 4a 48162i bk1: 0a 48184i bk2: 0a 48186i bk3: 0a 48186i bk4: 20a 48126i bk5: 24a 48090i bk6: 64a 48007i bk7: 64a 47973i bk8: 64a 48030i bk9: 64a 48007i bk10: 60a 47900i bk11: 56a 47863i bk12: 0a 48181i bk13: 0a 48182i bk14: 0a 48183i bk15: 0a 48184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00276025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48184 n_nop=47744 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01793
n_activity=2473 dram_eff=0.3494
bk0: 0a 48184i bk1: 0a 48185i bk2: 0a 48185i bk3: 0a 48185i bk4: 20a 48106i bk5: 24a 48083i bk6: 64a 47995i bk7: 64a 47942i bk8: 60a 48037i bk9: 62a 47963i bk10: 60a 47902i bk11: 56a 47894i bk12: 0a 48182i bk13: 0a 48182i bk14: 0a 48183i bk15: 0a 48183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00529221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48184 n_nop=47735 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.0183
n_activity=2577 dram_eff=0.3423
bk0: 0a 48184i bk1: 0a 48185i bk2: 0a 48186i bk3: 0a 48187i bk4: 20a 48113i bk5: 24a 48067i bk6: 64a 47987i bk7: 64a 47890i bk8: 64a 48001i bk9: 62a 47988i bk10: 60a 47850i bk11: 56a 47880i bk12: 0a 48179i bk13: 0a 48180i bk14: 0a 48182i bk15: 0a 48182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115391
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48184 n_nop=47734 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01835
n_activity=2466 dram_eff=0.3585
bk0: 0a 48183i bk1: 0a 48184i bk2: 0a 48186i bk3: 0a 48186i bk4: 20a 48125i bk5: 24a 48072i bk6: 64a 47976i bk7: 64a 47960i bk8: 64a 48007i bk9: 62a 47943i bk10: 60a 47786i bk11: 56a 47896i bk12: 0a 48180i bk13: 0a 48182i bk14: 0a 48183i bk15: 0a 48183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0112901

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1776, Miss = 106, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 1798, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 106, Miss_rate = 0.060, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 1793, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1728, Miss = 106, Miss_rate = 0.061, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2355, Miss = 104, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 1699, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2060, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1810, Miss = 104, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2084, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1751, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2078, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22688
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0550
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=52698
icnt_total_pkts_simt_to_mem=38019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.4383
	minimum = 6
	maximum = 263
Network latency average = 23.5866
	minimum = 6
	maximum = 245
Slowest packet = 20785
Flit latency average = 21.2646
	minimum = 6
	maximum = 243
Slowest flit = 75261
Fragmentation average = 0.066309
	minimum = 0
	maximum = 218
Injected packet rate average = 0.0866742
	minimum = 0 (at node 0)
	maximum = 0.167812 (at node 5)
Accepted packet rate average = 0.0866742
	minimum = 0 (at node 0)
	maximum = 0.167812 (at node 5)
Injected flit rate average = 0.17899
	minimum = 0 (at node 0)
	maximum = 0.272842 (at node 5)
Accepted flit rate average= 0.17899
	minimum = 0 (at node 0)
	maximum = 0.426518 (at node 5)
Injected packet length average = 2.06509
Accepted packet length average = 2.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9269 (9 samples)
	minimum = 6 (9 samples)
	maximum = 94.7778 (9 samples)
Network latency average = 12.3471 (9 samples)
	minimum = 6 (9 samples)
	maximum = 76.5556 (9 samples)
Flit latency average = 11.9878 (9 samples)
	minimum = 6 (9 samples)
	maximum = 74.6667 (9 samples)
Fragmentation average = 0.00736766 (9 samples)
	minimum = 0 (9 samples)
	maximum = 24.2222 (9 samples)
Injected packet rate average = 0.0333542 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0950682 (9 samples)
Accepted packet rate average = 0.0333542 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0950682 (9 samples)
Injected flit rate average = 0.0621069 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.137859 (9 samples)
Accepted flit rate average = 0.0621069 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.205369 (9 samples)
Injected packet size average = 1.86204 (9 samples)
Accepted packet size average = 1.86204 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 53910 (inst/sec)
gpgpu_simulation_rate = 2434 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,36510)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,36510)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 37010  inst.: 884396 (ipc=151.5) sim_rate=55274 (inst/sec) elapsed = 0:0:00:16 / Thu May 30 06:13:16 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (737,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (764,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (779,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (791,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (833,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (860,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (866,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (899,36510), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 900
gpu_sim_insn = 81128
gpu_ipc =      90.1422
gpu_tot_sim_cycle = 37410
gpu_tot_sim_insn = 889791
gpu_tot_ipc =      23.7848
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8849
gpu_stall_icnt2sh    = 57046
gpu_total_sim_rate=55611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55386
	L1I_total_cache_misses = 917
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 473
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 582
	L1D_cache_core[2]: Access = 362, Miss = 241, Miss_rate = 0.666, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[3]: Access = 549, Miss = 305, Miss_rate = 0.556, Pending_hits = 73, Reservation_fails = 495
	L1D_cache_core[4]: Access = 2088, Miss = 838, Miss_rate = 0.401, Pending_hits = 85, Reservation_fails = 487
	L1D_cache_core[5]: Access = 6325, Miss = 3000, Miss_rate = 0.474, Pending_hits = 401, Reservation_fails = 4702
	L1D_cache_core[6]: Access = 5766, Miss = 2539, Miss_rate = 0.440, Pending_hits = 302, Reservation_fails = 4154
	L1D_cache_core[7]: Access = 6205, Miss = 2733, Miss_rate = 0.440, Pending_hits = 309, Reservation_fails = 4199
	L1D_cache_core[8]: Access = 5324, Miss = 2371, Miss_rate = 0.445, Pending_hits = 273, Reservation_fails = 3555
	L1D_cache_core[9]: Access = 5892, Miss = 2643, Miss_rate = 0.449, Pending_hits = 328, Reservation_fails = 3565
	L1D_cache_core[10]: Access = 5516, Miss = 2407, Miss_rate = 0.436, Pending_hits = 275, Reservation_fails = 4034
	L1D_cache_core[11]: Access = 5471, Miss = 2435, Miss_rate = 0.445, Pending_hits = 326, Reservation_fails = 3522
	L1D_cache_core[12]: Access = 3859, Miss = 1831, Miss_rate = 0.474, Pending_hits = 323, Reservation_fails = 3810
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 589
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 577
	L1D_total_cache_accesses = 48654
	L1D_total_cache_misses = 22276
	L1D_total_cache_miss_rate = 0.4578
	L1D_total_cache_pending_hits = 3019
	L1D_total_cache_reservation_fails = 35369
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 12919
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0186
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12679
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16276
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54469
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 917
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
127, 114, 114, 114, 127, 127, 114, 114, 114, 114, 114, 114, 127, 114, 114, 114, 
gpgpu_n_tot_thrd_icount = 3322272
gpgpu_n_tot_w_icount = 103821
gpgpu_n_stall_shd_mem = 61225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7454
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 125312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61225
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66345	W0_Idle:80856	W0_Scoreboard:208690	W1:30385	W2:13364	W3:10155	W4:6438	W5:4743	W6:3254	W7:2580	W8:1922	W9:1976	W10:1788	W11:1522	W12:1981	W13:1441	W14:1179	W15:644	W16:364	W17:494	W18:209	W19:78	W20:52	W21:26	W22:26	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19200
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59632 {8:7454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1013744 {136:7454,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 232 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 37409 
mrq_lat_table:1190 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14980 	8111 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7358 	3574 	5816 	4617 	1735 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1541 	2188 	3058 	669 	13 	0 	0 	1 	7 	63 	1073 	11611 	2935 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 44.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1404/53 = 26.490566
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        30        28         0         0         0         0 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        1456      1498      1601      1320      1248      1226      7059      7190    none      none      none      none  
dram[1]:          0    none      none      none        1480      1490      1368      1182      1084      1106      6971      6794    none      none      none      none  
dram[2]:          0    none      none      none        1568      1810      1541      1408      1102      1319      6628     11675    none      none      none      none  
dram[3]:     none      none      none      none        1793      1873      1500      1679      1311      1411      6970     10734    none      none      none      none  
dram[4]:     none      none      none      none        1561      1852      1398      1259      1345      1490      6979      9217    none      none      none      none  
dram[5]:     none      none      none      none        1420      2115      1330      1771      1101      1807      6431     11129    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       412       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       413       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       373       414       457       487       425       496       482       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       462       558       440       513       479       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49371 n_nop=48915 n_act=11 n_pre=2 n_req=234 n_rd=418 n_write=25 bw_util=0.01795
n_activity=2682 dram_eff=0.3304
bk0: 6a 49299i bk1: 0a 49370i bk2: 0a 49372i bk3: 0a 49372i bk4: 20a 49297i bk5: 20a 49272i bk6: 64a 49155i bk7: 64a 49102i bk8: 62a 49204i bk9: 62a 49204i bk10: 60a 49098i bk11: 60a 49075i bk12: 0a 49369i bk13: 0a 49369i bk14: 0a 49369i bk15: 0a 49371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00615746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49371 n_nop=48917 n_act=9 n_pre=0 n_req=236 n_rd=418 n_write=27 bw_util=0.01803
n_activity=2581 dram_eff=0.3448
bk0: 4a 49349i bk1: 0a 49371i bk2: 0a 49372i bk3: 0a 49374i bk4: 20a 49293i bk5: 20a 49306i bk6: 64a 49169i bk7: 64a 49113i bk8: 64a 49219i bk9: 62a 49188i bk10: 60a 49109i bk11: 60a 49064i bk12: 0a 49368i bk13: 0a 49368i bk14: 0a 49368i bk15: 0a 49368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0048409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49371 n_nop=48914 n_act=9 n_pre=0 n_req=238 n_rd=420 n_write=28 bw_util=0.01815
n_activity=2735 dram_eff=0.3276
bk0: 4a 49349i bk1: 0a 49371i bk2: 0a 49373i bk3: 0a 49373i bk4: 20a 49313i bk5: 24a 49277i bk6: 64a 49194i bk7: 64a 49160i bk8: 64a 49217i bk9: 64a 49194i bk10: 60a 49087i bk11: 56a 49050i bk12: 0a 49368i bk13: 0a 49369i bk14: 0a 49370i bk15: 0a 49371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00269389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49371 n_nop=48931 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.0175
n_activity=2473 dram_eff=0.3494
bk0: 0a 49371i bk1: 0a 49372i bk2: 0a 49372i bk3: 0a 49372i bk4: 20a 49293i bk5: 24a 49270i bk6: 64a 49182i bk7: 64a 49129i bk8: 60a 49224i bk9: 62a 49150i bk10: 60a 49089i bk11: 56a 49081i bk12: 0a 49369i bk13: 0a 49369i bk14: 0a 49370i bk15: 0a 49370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00516498
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49371 n_nop=48922 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01786
n_activity=2577 dram_eff=0.3423
bk0: 0a 49371i bk1: 0a 49372i bk2: 0a 49373i bk3: 0a 49374i bk4: 20a 49300i bk5: 24a 49254i bk6: 64a 49174i bk7: 64a 49077i bk8: 64a 49188i bk9: 62a 49175i bk10: 60a 49037i bk11: 56a 49067i bk12: 0a 49366i bk13: 0a 49367i bk14: 0a 49369i bk15: 0a 49369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0112617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49371 n_nop=48921 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01791
n_activity=2466 dram_eff=0.3585
bk0: 0a 49370i bk1: 0a 49371i bk2: 0a 49373i bk3: 0a 49373i bk4: 20a 49312i bk5: 24a 49259i bk6: 64a 49163i bk7: 64a 49147i bk8: 64a 49194i bk9: 62a 49130i bk10: 60a 48973i bk11: 56a 49083i bk12: 0a 49367i bk13: 0a 49369i bk14: 0a 49370i bk15: 0a 49370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1810, Miss = 106, Miss_rate = 0.059, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 1832, Miss = 103, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1790, Miss = 106, Miss_rate = 0.059, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 1827, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1764, Miss = 106, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2519, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 1733, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2096, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1844, Miss = 104, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2120, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1785, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2114, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23234
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=53380
icnt_total_pkts_simt_to_mem=39077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0247
	minimum = 6
	maximum = 136
Network latency average = 15.5147
	minimum = 6
	maximum = 80
Slowest packet = 45507
Flit latency average = 17.2121
	minimum = 6
	maximum = 79
Slowest flit = 91153
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0449383
	minimum = 0 (at node 6)
	maximum = 0.182222 (at node 20)
Accepted packet rate average = 0.0449383
	minimum = 0 (at node 6)
	maximum = 0.182222 (at node 20)
Injected flit rate average = 0.0716049
	minimum = 0 (at node 6)
	maximum = 0.2 (at node 20)
Accepted flit rate average= 0.0716049
	minimum = 0 (at node 6)
	maximum = 0.36 (at node 20)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7367 (10 samples)
	minimum = 6 (10 samples)
	maximum = 98.9 (10 samples)
Network latency average = 12.6638 (10 samples)
	minimum = 6 (10 samples)
	maximum = 76.9 (10 samples)
Flit latency average = 12.5102 (10 samples)
	minimum = 6 (10 samples)
	maximum = 75.1 (10 samples)
Fragmentation average = 0.0066309 (10 samples)
	minimum = 0 (10 samples)
	maximum = 21.8 (10 samples)
Injected packet rate average = 0.0345126 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.103784 (10 samples)
Accepted packet rate average = 0.0345126 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.103784 (10 samples)
Injected flit rate average = 0.0630567 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.144073 (10 samples)
Accepted flit rate average = 0.0630567 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.220832 (10 samples)
Injected packet size average = 1.82706 (10 samples)
Accepted packet size average = 1.82706 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 55611 (inst/sec)
gpgpu_simulation_rate = 2338 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37410)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37410)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(289,0,0)
GPGPU-Sim uArch: cycles simulated: 38910  inst.: 980122 (ipc=60.2) sim_rate=57654 (inst/sec) elapsed = 0:0:00:17 / Thu May 30 06:13:17 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 40910  inst.: 1050049 (ipc=45.8) sim_rate=58336 (inst/sec) elapsed = 0:0:00:18 / Thu May 30 06:13:18 2019
GPGPU-Sim uArch: cycles simulated: 42910  inst.: 1111283 (ipc=40.3) sim_rate=58488 (inst/sec) elapsed = 0:0:00:19 / Thu May 30 06:13:19 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5853,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6231,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6255,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6284,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6389,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6451,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6551,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6819,37410), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 6820
gpu_sim_insn = 229408
gpu_ipc =      33.6375
gpu_tot_sim_cycle = 44230
gpu_tot_sim_insn = 1119199
gpu_tot_ipc =      25.3041
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11009
gpu_stall_icnt2sh    = 84051
gpu_total_sim_rate=58905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70740
	L1I_total_cache_misses = 951
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 473
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 582
	L1D_cache_core[2]: Access = 362, Miss = 241, Miss_rate = 0.666, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[3]: Access = 549, Miss = 305, Miss_rate = 0.556, Pending_hits = 73, Reservation_fails = 495
	L1D_cache_core[4]: Access = 2088, Miss = 838, Miss_rate = 0.401, Pending_hits = 85, Reservation_fails = 487
	L1D_cache_core[5]: Access = 6325, Miss = 3000, Miss_rate = 0.474, Pending_hits = 401, Reservation_fails = 4702
	L1D_cache_core[6]: Access = 8296, Miss = 3171, Miss_rate = 0.382, Pending_hits = 465, Reservation_fails = 4948
	L1D_cache_core[7]: Access = 8735, Miss = 3391, Miss_rate = 0.388, Pending_hits = 530, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 7832, Miss = 2997, Miss_rate = 0.383, Pending_hits = 417, Reservation_fails = 4333
	L1D_cache_core[9]: Access = 8403, Miss = 3269, Miss_rate = 0.389, Pending_hits = 492, Reservation_fails = 4129
	L1D_cache_core[10]: Access = 8105, Miss = 3060, Miss_rate = 0.378, Pending_hits = 460, Reservation_fails = 4805
	L1D_cache_core[11]: Access = 8100, Miss = 3044, Miss_rate = 0.376, Pending_hits = 500, Reservation_fails = 4501
	L1D_cache_core[12]: Access = 6568, Miss = 2456, Miss_rate = 0.374, Pending_hits = 482, Reservation_fails = 4629
	L1D_cache_core[13]: Access = 2936, Miss = 852, Miss_rate = 0.290, Pending_hits = 303, Reservation_fails = 1323
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 577
	L1D_total_cache_accesses = 69292
	L1D_total_cache_misses = 27331
	L1D_total_cache_miss_rate = 0.3944
	L1D_total_cache_pending_hits = 4472
	L1D_total_cache_reservation_fails = 41536
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 15904
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 15664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69789
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 951
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
127, 114, 114, 114, 127, 127, 114, 114, 114, 114, 114, 114, 127, 114, 114, 114, 
gpgpu_n_tot_thrd_icount = 4195360
gpgpu_n_tot_w_icount = 131105
gpgpu_n_stall_shd_mem = 82292
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10908
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152294
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 82292
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79360	W0_Idle:85087	W0_Scoreboard:265856	W1:37651	W2:16799	W3:11529	W4:7368	W5:5430	W6:3854	W7:3072	W8:2450	W9:2648	W10:2396	W11:2434	W12:3149	W13:2365	W14:2447	W15:1624	W16:1420	W17:1630	W18:833	W19:414	W20:224	W21:130	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21120
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87264 {8:10908,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 624 {8:78,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1483488 {136:10908,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 10608 {136:78,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 229 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 44229 
mrq_lat_table:1199 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18863 	9373 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11246 	4392 	6130 	4715 	1762 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1960 	3225 	4722 	1001 	15 	0 	0 	1 	7 	63 	1073 	11611 	4629 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 45.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1413/53 = 26.660378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        29         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        2047      2038      2123      1970      1697      1826      8076      8186    none      none      none      none  
dram[1]:          0    none      none      none        2067      2019      1983      1729      1627      1573      7688      7687    none      none      none      none  
dram[2]:          0    none      none      none        2287      2302      2233      1977      1739      1815      7880     12414    none      none      none      none  
dram[3]:     none      none      none      none        2433      2623      2116      2308      1772      2015      8137     11864    none      none      none      none  
dram[4]:     none      none      none      none        2130      2396      2113      1784      2117      2033      8362     10371    none      none      none      none  
dram[5]:     none      none      none      none        2053      2789      2146      2409      1909      2342      7433     12513    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       521       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       430       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       385       414       479       487       471       496       492       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       521       558       491       513       509       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58373 n_nop=57913 n_act=11 n_pre=2 n_req=236 n_rd=422 n_write=25 bw_util=0.01532
n_activity=2712 dram_eff=0.3296
bk0: 6a 58301i bk1: 0a 58372i bk2: 0a 58374i bk3: 0a 58374i bk4: 20a 58299i bk5: 20a 58274i bk6: 64a 58157i bk7: 64a 58104i bk8: 64a 58202i bk9: 64a 58202i bk10: 60a 58100i bk11: 60a 58077i bk12: 0a 58371i bk13: 0a 58371i bk14: 0a 58371i bk15: 0a 58373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00520789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58373 n_nop=57917 n_act=9 n_pre=0 n_req=237 n_rd=420 n_write=27 bw_util=0.01532
n_activity=2596 dram_eff=0.3444
bk0: 4a 58351i bk1: 0a 58373i bk2: 0a 58374i bk3: 0a 58376i bk4: 20a 58295i bk5: 20a 58308i bk6: 64a 58171i bk7: 64a 58115i bk8: 64a 58221i bk9: 64a 58186i bk10: 60a 58111i bk11: 60a 58066i bk12: 0a 58370i bk13: 0a 58370i bk14: 0a 58370i bk15: 0a 58370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58373 n_nop=57914 n_act=9 n_pre=0 n_req=239 n_rd=422 n_write=28 bw_util=0.01542
n_activity=2750 dram_eff=0.3273
bk0: 4a 58351i bk1: 0a 58373i bk2: 0a 58375i bk3: 0a 58375i bk4: 20a 58315i bk5: 24a 58279i bk6: 64a 58196i bk7: 64a 58162i bk8: 64a 58219i bk9: 64a 58196i bk10: 60a 58089i bk11: 58a 58048i bk12: 0a 58370i bk13: 0a 58371i bk14: 0a 58372i bk15: 0a 58373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00227845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58373 n_nop=57927 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01501
n_activity=2518 dram_eff=0.3479
bk0: 0a 58373i bk1: 0a 58374i bk2: 0a 58374i bk3: 0a 58374i bk4: 20a 58295i bk5: 24a 58272i bk6: 64a 58184i bk7: 64a 58131i bk8: 64a 58218i bk9: 64a 58148i bk10: 60a 58091i bk11: 56a 58083i bk12: 0a 58371i bk13: 0a 58371i bk14: 0a 58372i bk15: 0a 58372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00436846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58373 n_nop=57922 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01518
n_activity=2592 dram_eff=0.3418
bk0: 0a 58373i bk1: 0a 58374i bk2: 0a 58375i bk3: 0a 58376i bk4: 20a 58302i bk5: 24a 58256i bk6: 64a 58176i bk7: 64a 58079i bk8: 64a 58190i bk9: 64a 58173i bk10: 60a 58039i bk11: 56a 58069i bk12: 0a 58368i bk13: 0a 58369i bk14: 0a 58371i bk15: 0a 58371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00952495
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58373 n_nop=57921 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01521
n_activity=2481 dram_eff=0.3579
bk0: 0a 58372i bk1: 0a 58373i bk2: 0a 58375i bk3: 0a 58375i bk4: 20a 58314i bk5: 24a 58261i bk6: 64a 58165i bk7: 64a 58149i bk8: 64a 58196i bk9: 64a 58128i bk10: 60a 57975i bk11: 56a 58085i bk12: 0a 58369i bk13: 0a 58371i bk14: 0a 58372i bk15: 0a 58372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00931938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2227, Miss = 107, Miss_rate = 0.048, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 2255, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2146, Miss = 106, Miss_rate = 0.049, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 2232, Miss = 104, Miss_rate = 0.047, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2194, Miss = 106, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2954, Miss = 105, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 2148, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2532, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2561, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2247, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2583, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 28385
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0442
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=72359
icnt_total_pkts_simt_to_mem=45922
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8774
	minimum = 6
	maximum = 133
Network latency average = 17.2559
	minimum = 6
	maximum = 123
Slowest packet = 50813
Flit latency average = 17.0336
	minimum = 6
	maximum = 123
Slowest flit = 103868
Fragmentation average = 0.00106775
	minimum = 0
	maximum = 11
Injected packet rate average = 0.0559466
	minimum = 0 (at node 0)
	maximum = 0.0978006 (at node 7)
Accepted packet rate average = 0.0559466
	minimum = 0 (at node 0)
	maximum = 0.0978006 (at node 7)
Injected flit rate average = 0.140241
	minimum = 0 (at node 0)
	maximum = 0.250733 (at node 25)
Accepted flit rate average= 0.140241
	minimum = 0 (at node 0)
	maximum = 0.364663 (at node 7)
Injected packet length average = 2.5067
Accepted packet length average = 2.5067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.204 (11 samples)
	minimum = 6 (11 samples)
	maximum = 102 (11 samples)
Network latency average = 13.0813 (11 samples)
	minimum = 6 (11 samples)
	maximum = 81.0909 (11 samples)
Flit latency average = 12.9214 (11 samples)
	minimum = 6 (11 samples)
	maximum = 79.4545 (11 samples)
Fragmentation average = 0.00612516 (11 samples)
	minimum = 0 (11 samples)
	maximum = 20.8182 (11 samples)
Injected packet rate average = 0.0364611 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.10324 (11 samples)
Accepted packet rate average = 0.0364611 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.10324 (11 samples)
Injected flit rate average = 0.0700735 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.15377 (11 samples)
Accepted flit rate average = 0.0700735 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.233908 (11 samples)
Injected packet size average = 1.92187 (11 samples)
Accepted packet size average = 1.92187 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 58905 (inst/sec)
gpgpu_simulation_rate = 2327 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44230)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44230)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (695,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (719,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (722,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (728,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (782,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (794,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (800,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (851,44230), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 852
gpu_sim_insn = 60284
gpu_ipc =      70.7559
gpu_tot_sim_cycle = 45082
gpu_tot_sim_insn = 1179483
gpu_tot_ipc =      26.1631
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11009
gpu_stall_icnt2sh    = 84051
gpu_total_sim_rate=58974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72474
	L1I_total_cache_misses = 983
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 570
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 705
	L1D_cache_core[2]: Access = 438, Miss = 301, Miss_rate = 0.687, Pending_hits = 84, Reservation_fails = 730
	L1D_cache_core[3]: Access = 621, Miss = 357, Miss_rate = 0.575, Pending_hits = 85, Reservation_fails = 691
	L1D_cache_core[4]: Access = 2160, Miss = 890, Miss_rate = 0.412, Pending_hits = 97, Reservation_fails = 613
	L1D_cache_core[5]: Access = 6393, Miss = 3048, Miss_rate = 0.477, Pending_hits = 413, Reservation_fails = 4948
	L1D_cache_core[6]: Access = 8372, Miss = 3227, Miss_rate = 0.385, Pending_hits = 477, Reservation_fails = 5006
	L1D_cache_core[7]: Access = 8735, Miss = 3391, Miss_rate = 0.388, Pending_hits = 530, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 7832, Miss = 2997, Miss_rate = 0.383, Pending_hits = 417, Reservation_fails = 4333
	L1D_cache_core[9]: Access = 8403, Miss = 3269, Miss_rate = 0.389, Pending_hits = 492, Reservation_fails = 4129
	L1D_cache_core[10]: Access = 8105, Miss = 3060, Miss_rate = 0.378, Pending_hits = 460, Reservation_fails = 4805
	L1D_cache_core[11]: Access = 8100, Miss = 3044, Miss_rate = 0.376, Pending_hits = 500, Reservation_fails = 4501
	L1D_cache_core[12]: Access = 6568, Miss = 2456, Miss_rate = 0.374, Pending_hits = 482, Reservation_fails = 4629
	L1D_cache_core[13]: Access = 2936, Miss = 852, Miss_rate = 0.290, Pending_hits = 303, Reservation_fails = 1323
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 746
	L1D_total_cache_accesses = 69860
	L1D_total_cache_misses = 27753
	L1D_total_cache_miss_rate = 0.3973
	L1D_total_cache_pending_hits = 4568
	L1D_total_cache_reservation_fails = 42656
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 16490
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16250
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17458
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71491
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 983
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
142, 142, 142, 142, 155, 155, 142, 129, 142, 142, 142, 142, 155, 142, 142, 129, 
gpgpu_n_tot_thrd_icount = 4302560
gpgpu_n_tot_w_icount = 134455
gpgpu_n_stall_shd_mem = 83412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10940
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161221
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 83412
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80880	W0_Idle:89783	W0_Scoreboard:268502	W1:38106	W2:17267	W3:11802	W4:7563	W5:5469	W6:3854	W7:3072	W8:2450	W9:2648	W10:2396	W11:2434	W12:3149	W13:2365	W14:2447	W15:1624	W16:1420	W17:1630	W18:833	W19:414	W20:224	W21:130	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87520 {8:10940,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1487840 {136:10940,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 229 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 45081 
mrq_lat_table:1199 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19269 	9439 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11333 	4440 	6172 	4949 	1825 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1991 	3226 	4722 	1001 	15 	0 	0 	1 	7 	63 	1073 	11611 	5069 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 45.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1413/53 = 26.660378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        29         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        2047      2038      2123      1970      1697      1826      8211      8308    none      none      none      none  
dram[1]:          0    none      none      none        2067      2019      1983      1729      1627      1573      7842      7823    none      none      none      none  
dram[2]:          0    none      none      none        2287      2302      2233      1977      1739      1815      8003     13110    none      none      none      none  
dram[3]:     none      none      none      none        2433      2623      2116      2308      1772      2015      8287     12037    none      none      none      none  
dram[4]:     none      none      none      none        2130      2396      2113      1784      2117      2033      8490     10513    none      none      none      none  
dram[5]:     none      none      none      none        2053      2789      2146      2409      1909      2342      7572     12679    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       521       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       430       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       385       414       479       487       471       496       492       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       521       558       491       513       509       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59497 n_nop=59037 n_act=11 n_pre=2 n_req=236 n_rd=422 n_write=25 bw_util=0.01503
n_activity=2712 dram_eff=0.3296
bk0: 6a 59425i bk1: 0a 59496i bk2: 0a 59498i bk3: 0a 59498i bk4: 20a 59423i bk5: 20a 59398i bk6: 64a 59281i bk7: 64a 59228i bk8: 64a 59326i bk9: 64a 59326i bk10: 60a 59224i bk11: 60a 59201i bk12: 0a 59495i bk13: 0a 59495i bk14: 0a 59495i bk15: 0a 59497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0051095
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59497 n_nop=59041 n_act=9 n_pre=0 n_req=237 n_rd=420 n_write=27 bw_util=0.01503
n_activity=2596 dram_eff=0.3444
bk0: 4a 59475i bk1: 0a 59497i bk2: 0a 59498i bk3: 0a 59500i bk4: 20a 59419i bk5: 20a 59432i bk6: 64a 59295i bk7: 64a 59239i bk8: 64a 59345i bk9: 64a 59310i bk10: 60a 59235i bk11: 60a 59190i bk12: 0a 59494i bk13: 0a 59494i bk14: 0a 59494i bk15: 0a 59494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00401701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59497 n_nop=59038 n_act=9 n_pre=0 n_req=239 n_rd=422 n_write=28 bw_util=0.01513
n_activity=2750 dram_eff=0.3273
bk0: 4a 59475i bk1: 0a 59497i bk2: 0a 59499i bk3: 0a 59499i bk4: 20a 59439i bk5: 24a 59403i bk6: 64a 59320i bk7: 64a 59286i bk8: 64a 59343i bk9: 64a 59320i bk10: 60a 59213i bk11: 58a 59172i bk12: 0a 59494i bk13: 0a 59495i bk14: 0a 59496i bk15: 0a 59497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00223541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59497 n_nop=59051 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01472
n_activity=2518 dram_eff=0.3479
bk0: 0a 59497i bk1: 0a 59498i bk2: 0a 59498i bk3: 0a 59498i bk4: 20a 59419i bk5: 24a 59396i bk6: 64a 59308i bk7: 64a 59255i bk8: 64a 59342i bk9: 64a 59272i bk10: 60a 59215i bk11: 56a 59207i bk12: 0a 59495i bk13: 0a 59495i bk14: 0a 59496i bk15: 0a 59496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00428593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59497 n_nop=59046 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01489
n_activity=2592 dram_eff=0.3418
bk0: 0a 59497i bk1: 0a 59498i bk2: 0a 59499i bk3: 0a 59500i bk4: 20a 59426i bk5: 24a 59380i bk6: 64a 59300i bk7: 64a 59203i bk8: 64a 59314i bk9: 64a 59297i bk10: 60a 59163i bk11: 56a 59193i bk12: 0a 59492i bk13: 0a 59493i bk14: 0a 59495i bk15: 0a 59495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00934501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59497 n_nop=59045 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01493
n_activity=2481 dram_eff=0.3579
bk0: 0a 59496i bk1: 0a 59497i bk2: 0a 59499i bk3: 0a 59499i bk4: 20a 59438i bk5: 24a 59385i bk6: 64a 59289i bk7: 64a 59273i bk8: 64a 59320i bk9: 64a 59252i bk10: 60a 59099i bk11: 56a 59209i bk12: 0a 59493i bk13: 0a 59495i bk14: 0a 59496i bk15: 0a 59496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00914332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2257, Miss = 107, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 2286, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2173, Miss = 106, Miss_rate = 0.049, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 2262, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2227, Miss = 106, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 3096, Miss = 105, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 2178, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2561, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2594, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2274, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2615, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 28859
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0435
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=72969
icnt_total_pkts_simt_to_mem=46836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4346
	minimum = 6
	maximum = 124
Network latency average = 15.3006
	minimum = 6
	maximum = 83
Slowest packet = 56914
Flit latency average = 16.8241
	minimum = 6
	maximum = 82
Slowest flit = 118952
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0412102
	minimum = 0 (at node 7)
	maximum = 0.166667 (at node 20)
Accepted packet rate average = 0.0412102
	minimum = 0 (at node 7)
	maximum = 0.166667 (at node 20)
Injected flit rate average = 0.0662493
	minimum = 0 (at node 7)
	maximum = 0.185446 (at node 20)
Accepted flit rate average= 0.0662493
	minimum = 0 (at node 7)
	maximum = 0.328638 (at node 20)
Injected packet length average = 1.60759
Accepted packet length average = 1.60759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7233 (12 samples)
	minimum = 6 (12 samples)
	maximum = 103.833 (12 samples)
Network latency average = 13.2662 (12 samples)
	minimum = 6 (12 samples)
	maximum = 81.25 (12 samples)
Flit latency average = 13.2467 (12 samples)
	minimum = 6 (12 samples)
	maximum = 79.6667 (12 samples)
Fragmentation average = 0.00561473 (12 samples)
	minimum = 0 (12 samples)
	maximum = 19.0833 (12 samples)
Injected packet rate average = 0.0368569 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.108525 (12 samples)
Accepted packet rate average = 0.0368569 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.108525 (12 samples)
Injected flit rate average = 0.0697548 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.156409 (12 samples)
Accepted flit rate average = 0.0697548 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.241802 (12 samples)
Injected packet size average = 1.89259 (12 samples)
Accepted packet size average = 1.89259 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 58974 (inst/sec)
gpgpu_simulation_rate = 2254 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45082)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45082)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 45582  inst.: 1234836 (ipc=110.7) sim_rate=61741 (inst/sec) elapsed = 0:0:00:20 / Thu May 30 06:13:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1114,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1337,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1409,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1466,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 46582  inst.: 1248712 (ipc=46.2) sim_rate=59462 (inst/sec) elapsed = 0:0:00:21 / Thu May 30 06:13:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1539,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1613,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1720,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2143,45082), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2144
gpu_sim_insn = 70891
gpu_ipc =      33.0648
gpu_tot_sim_cycle = 47226
gpu_tot_sim_insn = 1250374
gpu_tot_ipc =      26.4764
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11009
gpu_stall_icnt2sh    = 85821
gpu_total_sim_rate=59541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 78222
	L1I_total_cache_misses = 1029
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 570
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 705
	L1D_cache_core[2]: Access = 438, Miss = 301, Miss_rate = 0.687, Pending_hits = 84, Reservation_fails = 730
	L1D_cache_core[3]: Access = 621, Miss = 357, Miss_rate = 0.575, Pending_hits = 85, Reservation_fails = 691
	L1D_cache_core[4]: Access = 2160, Miss = 890, Miss_rate = 0.412, Pending_hits = 97, Reservation_fails = 613
	L1D_cache_core[5]: Access = 6393, Miss = 3048, Miss_rate = 0.477, Pending_hits = 413, Reservation_fails = 4948
	L1D_cache_core[6]: Access = 8372, Miss = 3227, Miss_rate = 0.385, Pending_hits = 477, Reservation_fails = 5006
	L1D_cache_core[7]: Access = 8981, Miss = 3445, Miss_rate = 0.384, Pending_hits = 542, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 8105, Miss = 3060, Miss_rate = 0.378, Pending_hits = 431, Reservation_fails = 4333
	L1D_cache_core[9]: Access = 8571, Miss = 3318, Miss_rate = 0.387, Pending_hits = 504, Reservation_fails = 4129
	L1D_cache_core[10]: Access = 8423, Miss = 3138, Miss_rate = 0.373, Pending_hits = 475, Reservation_fails = 4805
	L1D_cache_core[11]: Access = 8389, Miss = 3110, Miss_rate = 0.371, Pending_hits = 515, Reservation_fails = 4501
	L1D_cache_core[12]: Access = 6857, Miss = 2521, Miss_rate = 0.368, Pending_hits = 497, Reservation_fails = 4629
	L1D_cache_core[13]: Access = 3231, Miss = 917, Miss_rate = 0.284, Pending_hits = 318, Reservation_fails = 1323
	L1D_cache_core[14]: Access = 690, Miss = 382, Miss_rate = 0.554, Pending_hits = 105, Reservation_fails = 746
	L1D_total_cache_accesses = 72056
	L1D_total_cache_misses = 28295
	L1D_total_cache_miss_rate = 0.3927
	L1D_total_cache_pending_hits = 4699
	L1D_total_cache_reservation_fails = 42656
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 17566
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0137
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17326
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17458
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 77193
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1029
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
142, 142, 142, 142, 155, 155, 142, 129, 142, 142, 142, 142, 155, 142, 142, 129, 
gpgpu_n_tot_thrd_icount = 4607616
gpgpu_n_tot_w_icount = 143988
gpgpu_n_stall_shd_mem = 84167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11398
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 171014
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84167
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81075	W0_Idle:92021	W0_Scoreboard:281248	W1:41747	W2:19439	W3:12846	W4:8175	W5:5613	W6:3854	W7:3072	W8:2450	W9:2648	W10:2396	W11:2434	W12:3149	W13:2365	W14:2447	W15:1624	W16:1420	W17:1630	W18:833	W19:414	W20:224	W21:130	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24960
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 91184 {8:11398,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1550128 {136:11398,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 227 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 46537 
mrq_lat_table:1199 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19828 	9454 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11723 	4571 	6228 	4949 	1825 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2108 	3375 	4891 	1024 	15 	0 	0 	1 	7 	63 	1073 	11611 	5185 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 45.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1413/53 = 26.660378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        29         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        2170      2143      2204      2069      1731      1859      8282      8419    none      none      none      none  
dram[1]:          0    none      none      none        2228      2139      2031      1795      1651      1635      7914      7919    none      none      none      none  
dram[2]:          0    none      none      none        2395      2419      2275      2045      1796      1856      8067     13163    none      none      none      none  
dram[3]:     none      none      none      none        2554      2796      2170      2411      1824      2082      8371     12085    none      none      none      none  
dram[4]:     none      none      none      none        2260      2505      2197      1860      2212      2088      8579     10572    none      none      none      none  
dram[5]:     none      none      none      none        2160      2892      2207      2506      1949      2401      7655     12754    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       521       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       430       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       385       414       479       487       471       496       492       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       521       558       491       513       509       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62326 n_nop=61866 n_act=11 n_pre=2 n_req=236 n_rd=422 n_write=25 bw_util=0.01434
n_activity=2712 dram_eff=0.3296
bk0: 6a 62254i bk1: 0a 62325i bk2: 0a 62327i bk3: 0a 62327i bk4: 20a 62252i bk5: 20a 62227i bk6: 64a 62110i bk7: 64a 62057i bk8: 64a 62155i bk9: 64a 62155i bk10: 60a 62053i bk11: 60a 62030i bk12: 0a 62324i bk13: 0a 62324i bk14: 0a 62324i bk15: 0a 62326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00487758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62326 n_nop=61870 n_act=9 n_pre=0 n_req=237 n_rd=420 n_write=27 bw_util=0.01434
n_activity=2596 dram_eff=0.3444
bk0: 4a 62304i bk1: 0a 62326i bk2: 0a 62327i bk3: 0a 62329i bk4: 20a 62248i bk5: 20a 62261i bk6: 64a 62124i bk7: 64a 62068i bk8: 64a 62174i bk9: 64a 62139i bk10: 60a 62064i bk11: 60a 62019i bk12: 0a 62323i bk13: 0a 62323i bk14: 0a 62323i bk15: 0a 62323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00383468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62326 n_nop=61867 n_act=9 n_pre=0 n_req=239 n_rd=422 n_write=28 bw_util=0.01444
n_activity=2750 dram_eff=0.3273
bk0: 4a 62304i bk1: 0a 62326i bk2: 0a 62328i bk3: 0a 62328i bk4: 20a 62268i bk5: 24a 62232i bk6: 64a 62149i bk7: 64a 62115i bk8: 64a 62172i bk9: 64a 62149i bk10: 60a 62042i bk11: 58a 62001i bk12: 0a 62323i bk13: 0a 62324i bk14: 0a 62325i bk15: 0a 62326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00213394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62326 n_nop=61880 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01406
n_activity=2518 dram_eff=0.3479
bk0: 0a 62326i bk1: 0a 62327i bk2: 0a 62327i bk3: 0a 62327i bk4: 20a 62248i bk5: 24a 62225i bk6: 64a 62137i bk7: 64a 62084i bk8: 64a 62171i bk9: 64a 62101i bk10: 60a 62044i bk11: 56a 62036i bk12: 0a 62324i bk13: 0a 62324i bk14: 0a 62325i bk15: 0a 62325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00409139
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62326 n_nop=61875 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01422
n_activity=2592 dram_eff=0.3418
bk0: 0a 62326i bk1: 0a 62327i bk2: 0a 62328i bk3: 0a 62329i bk4: 20a 62255i bk5: 24a 62209i bk6: 64a 62129i bk7: 64a 62032i bk8: 64a 62143i bk9: 64a 62126i bk10: 60a 61992i bk11: 56a 62022i bk12: 0a 62321i bk13: 0a 62322i bk14: 0a 62324i bk15: 0a 62324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00892084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62326 n_nop=61874 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01425
n_activity=2481 dram_eff=0.3579
bk0: 0a 62325i bk1: 0a 62326i bk2: 0a 62328i bk3: 0a 62328i bk4: 20a 62267i bk5: 24a 62214i bk6: 64a 62118i bk7: 64a 62102i bk8: 64a 62149i bk9: 64a 62081i bk10: 60a 61928i bk11: 56a 62038i bk12: 0a 62322i bk13: 0a 62324i bk14: 0a 62325i bk15: 0a 62325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0087283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2305, Miss = 107, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 2341, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2215, Miss = 106, Miss_rate = 0.048, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 2316, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2267, Miss = 106, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 3141, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 2222, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2609, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2395, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2639, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2322, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2664, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 29436
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0427
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=75390
icnt_total_pkts_simt_to_mem=47529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.2574
	minimum = 6
	maximum = 96
Network latency average = 16.5529
	minimum = 6
	maximum = 86
Slowest packet = 58139
Flit latency average = 16.3324
	minimum = 6
	maximum = 82
Slowest flit = 122738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.019935
	minimum = 0 (at node 0)
	maximum = 0.0508396 (at node 14)
Accepted packet rate average = 0.019935
	minimum = 0 (at node 0)
	maximum = 0.0508396 (at node 14)
Injected flit rate average = 0.0537935
	minimum = 0 (at node 0)
	maximum = 0.109608 (at node 23)
Accepted flit rate average= 0.0537935
	minimum = 0 (at node 0)
	maximum = 0.226213 (at node 14)
Injected packet length average = 2.69844
Accepted packet length average = 2.69844
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8413 (13 samples)
	minimum = 6 (13 samples)
	maximum = 103.231 (13 samples)
Network latency average = 13.5191 (13 samples)
	minimum = 6 (13 samples)
	maximum = 81.6154 (13 samples)
Flit latency average = 13.484 (13 samples)
	minimum = 6 (13 samples)
	maximum = 79.8462 (13 samples)
Fragmentation average = 0.00518282 (13 samples)
	minimum = 0 (13 samples)
	maximum = 17.6154 (13 samples)
Injected packet rate average = 0.0355552 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.104088 (13 samples)
Accepted packet rate average = 0.0355552 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.104088 (13 samples)
Injected flit rate average = 0.068527 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.152809 (13 samples)
Accepted flit rate average = 0.068527 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.240603 (13 samples)
Injected packet size average = 1.92734 (13 samples)
Accepted packet size average = 1.92734 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 59541 (inst/sec)
gpgpu_simulation_rate = 2248 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,47226)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (276,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (277,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (288,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (288,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (288,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (432,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (440,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (533,47226), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 7.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 534
gpu_sim_insn = 57368
gpu_ipc =     107.4307
gpu_tot_sim_cycle = 47760
gpu_tot_sim_insn = 1307742
gpu_tot_ipc =      27.3815
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11009
gpu_stall_icnt2sh    = 85821
gpu_total_sim_rate=62273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79416
	L1I_total_cache_misses = 1061
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 570
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 705
	L1D_cache_core[2]: Access = 454, Miss = 305, Miss_rate = 0.672, Pending_hits = 96, Reservation_fails = 730
	L1D_cache_core[3]: Access = 637, Miss = 361, Miss_rate = 0.567, Pending_hits = 97, Reservation_fails = 691
	L1D_cache_core[4]: Access = 2180, Miss = 896, Miss_rate = 0.411, Pending_hits = 109, Reservation_fails = 613
	L1D_cache_core[5]: Access = 6413, Miss = 3054, Miss_rate = 0.476, Pending_hits = 425, Reservation_fails = 4948
	L1D_cache_core[6]: Access = 8388, Miss = 3231, Miss_rate = 0.385, Pending_hits = 489, Reservation_fails = 5006
	L1D_cache_core[7]: Access = 8997, Miss = 3449, Miss_rate = 0.383, Pending_hits = 554, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 8105, Miss = 3060, Miss_rate = 0.378, Pending_hits = 431, Reservation_fails = 4333
	L1D_cache_core[9]: Access = 8571, Miss = 3318, Miss_rate = 0.387, Pending_hits = 504, Reservation_fails = 4129
	L1D_cache_core[10]: Access = 8423, Miss = 3138, Miss_rate = 0.373, Pending_hits = 475, Reservation_fails = 4805
	L1D_cache_core[11]: Access = 8389, Miss = 3110, Miss_rate = 0.371, Pending_hits = 515, Reservation_fails = 4501
	L1D_cache_core[12]: Access = 6857, Miss = 2521, Miss_rate = 0.368, Pending_hits = 497, Reservation_fails = 4629
	L1D_cache_core[13]: Access = 3231, Miss = 917, Miss_rate = 0.284, Pending_hits = 318, Reservation_fails = 1323
	L1D_cache_core[14]: Access = 690, Miss = 382, Miss_rate = 0.554, Pending_hits = 105, Reservation_fails = 746
	L1D_total_cache_accesses = 72192
	L1D_total_cache_misses = 28331
	L1D_total_cache_miss_rate = 0.3924
	L1D_total_cache_pending_hits = 4795
	L1D_total_cache_reservation_fails = 42656
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 17828
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17588
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17458
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
157, 157, 157, 157, 170, 170, 157, 144, 157, 157, 157, 157, 170, 157, 157, 144, 
gpgpu_n_tot_thrd_icount = 4669888
gpgpu_n_tot_w_icount = 145934
gpgpu_n_stall_shd_mem = 84167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11430
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 179212
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84167
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81123	W0_Idle:93340	W0_Scoreboard:283609	W1:41773	W2:19439	W3:12846	W4:8175	W5:5613	W6:3854	W7:3072	W8:2450	W9:2648	W10:2396	W11:2434	W12:3149	W13:2365	W14:2447	W15:1624	W16:1420	W17:1630	W18:833	W19:414	W20:224	W21:130	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 91440 {8:11430,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1554480 {136:11430,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 227 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 47666 
mrq_lat_table:1199 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19868 	9454 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11765 	4571 	6228 	4949 	1825 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2140 	3375 	4891 	1024 	15 	0 	0 	1 	7 	63 	1073 	11611 	5193 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 45.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1413/53 = 26.660378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        29         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        2170      2143      2204      2069      1731      1859      8289      8429    none      none      none      none  
dram[1]:          0    none      none      none        2228      2139      2031      1795      1651      1635      7924      7925    none      none      none      none  
dram[2]:          0    none      none      none        2395      2419      2275      2045      1796      1856      8077     13182    none      none      none      none  
dram[3]:     none      none      none      none        2554      2796      2170      2411      1824      2082      8378     12104    none      none      none      none  
dram[4]:     none      none      none      none        2260      2505      2197      1860      2212      2088      8585     10589    none      none      none      none  
dram[5]:     none      none      none      none        2160      2892      2207      2506      1949      2401      7664     12769    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       521       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       430       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       385       414       479       487       471       496       492       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       521       558       491       513       509       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63030 n_nop=62570 n_act=11 n_pre=2 n_req=236 n_rd=422 n_write=25 bw_util=0.01418
n_activity=2712 dram_eff=0.3296
bk0: 6a 62958i bk1: 0a 63029i bk2: 0a 63031i bk3: 0a 63031i bk4: 20a 62956i bk5: 20a 62931i bk6: 64a 62814i bk7: 64a 62761i bk8: 64a 62859i bk9: 64a 62859i bk10: 60a 62757i bk11: 60a 62734i bk12: 0a 63028i bk13: 0a 63028i bk14: 0a 63028i bk15: 0a 63030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0048231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63030 n_nop=62574 n_act=9 n_pre=0 n_req=237 n_rd=420 n_write=27 bw_util=0.01418
n_activity=2596 dram_eff=0.3444
bk0: 4a 63008i bk1: 0a 63030i bk2: 0a 63031i bk3: 0a 63033i bk4: 20a 62952i bk5: 20a 62965i bk6: 64a 62828i bk7: 64a 62772i bk8: 64a 62878i bk9: 64a 62843i bk10: 60a 62768i bk11: 60a 62723i bk12: 0a 63027i bk13: 0a 63027i bk14: 0a 63027i bk15: 0a 63027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00379185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63030 n_nop=62571 n_act=9 n_pre=0 n_req=239 n_rd=422 n_write=28 bw_util=0.01428
n_activity=2750 dram_eff=0.3273
bk0: 4a 63008i bk1: 0a 63030i bk2: 0a 63032i bk3: 0a 63032i bk4: 20a 62972i bk5: 24a 62936i bk6: 64a 62853i bk7: 64a 62819i bk8: 64a 62876i bk9: 64a 62853i bk10: 60a 62746i bk11: 58a 62705i bk12: 0a 63027i bk13: 0a 63028i bk14: 0a 63029i bk15: 0a 63030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00211011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63030 n_nop=62584 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.0139
n_activity=2518 dram_eff=0.3479
bk0: 0a 63030i bk1: 0a 63031i bk2: 0a 63031i bk3: 0a 63031i bk4: 20a 62952i bk5: 24a 62929i bk6: 64a 62841i bk7: 64a 62788i bk8: 64a 62875i bk9: 64a 62805i bk10: 60a 62748i bk11: 56a 62740i bk12: 0a 63028i bk13: 0a 63028i bk14: 0a 63029i bk15: 0a 63029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00404569
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63030 n_nop=62579 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01406
n_activity=2592 dram_eff=0.3418
bk0: 0a 63030i bk1: 0a 63031i bk2: 0a 63032i bk3: 0a 63033i bk4: 20a 62959i bk5: 24a 62913i bk6: 64a 62833i bk7: 64a 62736i bk8: 64a 62847i bk9: 64a 62830i bk10: 60a 62696i bk11: 56a 62726i bk12: 0a 63025i bk13: 0a 63026i bk14: 0a 63028i bk15: 0a 63028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0088212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63030 n_nop=62578 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01409
n_activity=2481 dram_eff=0.3579
bk0: 0a 63029i bk1: 0a 63030i bk2: 0a 63032i bk3: 0a 63032i bk4: 20a 62971i bk5: 24a 62918i bk6: 64a 62822i bk7: 64a 62806i bk8: 64a 62853i bk9: 64a 62785i bk10: 60a 62632i bk11: 56a 62742i bk12: 0a 63026i bk13: 0a 63028i bk14: 0a 63029i bk15: 0a 63029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00863081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2307, Miss = 107, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 2344, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2218, Miss = 106, Miss_rate = 0.048, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2272, Miss = 106, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 3147, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 2224, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2614, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2397, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2644, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2668, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 29478
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=75568
icnt_total_pkts_simt_to_mem=47579
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.82143
	minimum = 6
	maximum = 12
Network latency average = 7.80952
	minimum = 6
	maximum = 12
Slowest packet = 58906
Flit latency average = 6.17544
	minimum = 6
	maximum = 8
Slowest flit = 122999
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00582605
	minimum = 0 (at node 8)
	maximum = 0.0149813 (at node 4)
Accepted packet rate average = 0.00582605
	minimum = 0 (at node 8)
	maximum = 0.0149813 (at node 4)
Injected flit rate average = 0.0158136
	minimum = 0 (at node 8)
	maximum = 0.0411985 (at node 20)
Accepted flit rate average= 0.0158136
	minimum = 0 (at node 8)
	maximum = 0.0561798 (at node 7)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0541 (14 samples)
	minimum = 6 (14 samples)
	maximum = 96.7143 (14 samples)
Network latency average = 13.1112 (14 samples)
	minimum = 6 (14 samples)
	maximum = 76.6429 (14 samples)
Flit latency average = 12.962 (14 samples)
	minimum = 6 (14 samples)
	maximum = 74.7143 (14 samples)
Fragmentation average = 0.00481262 (14 samples)
	minimum = 0 (14 samples)
	maximum = 16.3571 (14 samples)
Injected packet rate average = 0.0334317 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0977231 (14 samples)
Accepted packet rate average = 0.0334317 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0977231 (14 samples)
Injected flit rate average = 0.0647618 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.144837 (14 samples)
Accepted flit rate average = 0.0647618 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.22743 (14 samples)
Injected packet size average = 1.93714 (14 samples)
Accepted packet size average = 1.93714 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 62273 (inst/sec)
gpgpu_simulation_rate = 2274 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40149f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,47760)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,47760)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (278,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (282,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (285,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (288,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (288,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (419,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48260  inst.: 1365050 (ipc=114.6) sim_rate=62047 (inst/sec) elapsed = 0:0:00:22 / Thu May 30 06:13:22 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (685,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (740,47760), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 741
gpu_sim_insn = 57406
gpu_ipc =      77.4710
gpu_tot_sim_cycle = 48501
gpu_tot_sim_insn = 1365148
gpu_tot_ipc =      28.1468
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11009
gpu_stall_icnt2sh    = 85821
gpu_total_sim_rate=62052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 80620
	L1I_total_cache_misses = 1077
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 570
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 705
	L1D_cache_core[2]: Access = 454, Miss = 305, Miss_rate = 0.672, Pending_hits = 96, Reservation_fails = 730
	L1D_cache_core[3]: Access = 637, Miss = 361, Miss_rate = 0.567, Pending_hits = 97, Reservation_fails = 691
	L1D_cache_core[4]: Access = 2180, Miss = 896, Miss_rate = 0.411, Pending_hits = 109, Reservation_fails = 613
	L1D_cache_core[5]: Access = 6413, Miss = 3054, Miss_rate = 0.476, Pending_hits = 425, Reservation_fails = 4948
	L1D_cache_core[6]: Access = 8388, Miss = 3231, Miss_rate = 0.385, Pending_hits = 489, Reservation_fails = 5006
	L1D_cache_core[7]: Access = 8997, Miss = 3449, Miss_rate = 0.383, Pending_hits = 554, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 8121, Miss = 3064, Miss_rate = 0.377, Pending_hits = 443, Reservation_fails = 4333
	L1D_cache_core[9]: Access = 8587, Miss = 3322, Miss_rate = 0.387, Pending_hits = 516, Reservation_fails = 4129
	L1D_cache_core[10]: Access = 8439, Miss = 3142, Miss_rate = 0.372, Pending_hits = 487, Reservation_fails = 4805
	L1D_cache_core[11]: Access = 8405, Miss = 3114, Miss_rate = 0.370, Pending_hits = 527, Reservation_fails = 4501
	L1D_cache_core[12]: Access = 6878, Miss = 2527, Miss_rate = 0.367, Pending_hits = 509, Reservation_fails = 4629
	L1D_cache_core[13]: Access = 3254, Miss = 923, Miss_rate = 0.284, Pending_hits = 330, Reservation_fails = 1323
	L1D_cache_core[14]: Access = 706, Miss = 386, Miss_rate = 0.547, Pending_hits = 117, Reservation_fails = 746
	L1D_total_cache_accesses = 72332
	L1D_total_cache_misses = 28367
	L1D_total_cache_miss_rate = 0.3922
	L1D_total_cache_pending_hits = 4891
	L1D_total_cache_reservation_fails = 42656
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 18093
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0133
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17853
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17458
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 79543
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1077
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
172, 172, 172, 172, 185, 185, 172, 159, 172, 172, 172, 172, 185, 172, 172, 159, 
gpgpu_n_tot_thrd_icount = 4733504
gpgpu_n_tot_w_icount = 147922
gpgpu_n_stall_shd_mem = 84167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11466
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 187413
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84167
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81169	W0_Idle:94768	W0_Scoreboard:286707	W1:41841	W2:19439	W3:12846	W4:8175	W5:5613	W6:3854	W7:3072	W8:2450	W9:2648	W10:2396	W11:2434	W12:3149	W13:2365	W14:2447	W15:1624	W16:1420	W17:1630	W18:833	W19:414	W20:224	W21:130	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28800
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 91728 {8:11466,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 688 {8:86,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1559376 {136:11466,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11696 {136:86,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 227 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 48155 
mrq_lat_table:1199 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19906 	9454 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11804 	4571 	6228 	4949 	1825 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2171 	3380 	4891 	1024 	15 	0 	0 	1 	7 	63 	1073 	11611 	5195 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 45.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1413/53 = 26.660378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        29         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        2170      2143      2204      2069      1735      1859      8296      8442    none      none      none      none  
dram[1]:          0    none      none      none        2228      2139      2031      1795      1651      1639      7933      7938    none      none      none      none  
dram[2]:          0    none      none      none        2395      2419      2275      2045      1796      1856      8087     13188    none      none      none      none  
dram[3]:     none      none      none      none        2554      2796      2170      2416      1824      2082      8385     12111    none      none      none      none  
dram[4]:     none      none      none      none        2260      2505      2197      1864      2212      2088      8599     10596    none      none      none      none  
dram[5]:     none      none      none      none        2160      2892      2207      2506      1949      2401      7677     12776    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       521       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       430       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       385       414       479       487       471       496       492       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       521       558       491       513       509       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64007 n_nop=63547 n_act=11 n_pre=2 n_req=236 n_rd=422 n_write=25 bw_util=0.01397
n_activity=2712 dram_eff=0.3296
bk0: 6a 63935i bk1: 0a 64006i bk2: 0a 64008i bk3: 0a 64008i bk4: 20a 63933i bk5: 20a 63908i bk6: 64a 63791i bk7: 64a 63738i bk8: 64a 63836i bk9: 64a 63836i bk10: 60a 63734i bk11: 60a 63711i bk12: 0a 64005i bk13: 0a 64005i bk14: 0a 64005i bk15: 0a 64007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00474948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64007 n_nop=63551 n_act=9 n_pre=0 n_req=237 n_rd=420 n_write=27 bw_util=0.01397
n_activity=2596 dram_eff=0.3444
bk0: 4a 63985i bk1: 0a 64007i bk2: 0a 64008i bk3: 0a 64010i bk4: 20a 63929i bk5: 20a 63942i bk6: 64a 63805i bk7: 64a 63749i bk8: 64a 63855i bk9: 64a 63820i bk10: 60a 63745i bk11: 60a 63700i bk12: 0a 64004i bk13: 0a 64004i bk14: 0a 64004i bk15: 0a 64004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00373397
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64007 n_nop=63548 n_act=9 n_pre=0 n_req=239 n_rd=422 n_write=28 bw_util=0.01406
n_activity=2750 dram_eff=0.3273
bk0: 4a 63985i bk1: 0a 64007i bk2: 0a 64009i bk3: 0a 64009i bk4: 20a 63949i bk5: 24a 63913i bk6: 64a 63830i bk7: 64a 63796i bk8: 64a 63853i bk9: 64a 63830i bk10: 60a 63723i bk11: 58a 63682i bk12: 0a 64004i bk13: 0a 64005i bk14: 0a 64006i bk15: 0a 64007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0020779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64007 n_nop=63561 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01369
n_activity=2518 dram_eff=0.3479
bk0: 0a 64007i bk1: 0a 64008i bk2: 0a 64008i bk3: 0a 64008i bk4: 20a 63929i bk5: 24a 63906i bk6: 64a 63818i bk7: 64a 63765i bk8: 64a 63852i bk9: 64a 63782i bk10: 60a 63725i bk11: 56a 63717i bk12: 0a 64005i bk13: 0a 64005i bk14: 0a 64006i bk15: 0a 64006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00398394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64007 n_nop=63556 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01384
n_activity=2592 dram_eff=0.3418
bk0: 0a 64007i bk1: 0a 64008i bk2: 0a 64009i bk3: 0a 64010i bk4: 20a 63936i bk5: 24a 63890i bk6: 64a 63810i bk7: 64a 63713i bk8: 64a 63824i bk9: 64a 63807i bk10: 60a 63673i bk11: 56a 63703i bk12: 0a 64002i bk13: 0a 64003i bk14: 0a 64005i bk15: 0a 64005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00868655
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64007 n_nop=63555 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01387
n_activity=2481 dram_eff=0.3579
bk0: 0a 64006i bk1: 0a 64007i bk2: 0a 64009i bk3: 0a 64009i bk4: 20a 63948i bk5: 24a 63895i bk6: 64a 63799i bk7: 64a 63783i bk8: 64a 63830i bk9: 64a 63762i bk10: 60a 63609i bk11: 56a 63719i bk12: 0a 64003i bk13: 0a 64005i bk14: 0a 64006i bk15: 0a 64006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00849907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2311, Miss = 107, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 2348, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2221, Miss = 106, Miss_rate = 0.048, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 2323, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2275, Miss = 106, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 3149, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 2226, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2617, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2401, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2647, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2329, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2670, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 29517
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=75755
icnt_total_pkts_simt_to_mem=47620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.4359
	minimum = 6
	maximum = 17
Network latency average = 8.26923
	minimum = 6
	maximum = 17
Slowest packet = 58999
Flit latency average = 6.52193
	minimum = 6
	maximum = 13
Slowest flit = 123246
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00389864
	minimum = 0 (at node 1)
	maximum = 0.00944669 (at node 12)
Accepted packet rate average = 0.00389864
	minimum = 0 (at node 1)
	maximum = 0.00944669 (at node 12)
Injected flit rate average = 0.011396
	minimum = 0 (at node 1)
	maximum = 0.0337382 (at node 18)
Accepted flit rate average= 0.011396
	minimum = 0 (at node 1)
	maximum = 0.0418354 (at node 12)
Injected packet length average = 2.92308
Accepted packet length average = 2.92308
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4129 (15 samples)
	minimum = 6 (15 samples)
	maximum = 91.4 (15 samples)
Network latency average = 12.7884 (15 samples)
	minimum = 6 (15 samples)
	maximum = 72.6667 (15 samples)
Flit latency average = 12.5326 (15 samples)
	minimum = 6 (15 samples)
	maximum = 70.6 (15 samples)
Fragmentation average = 0.00449178 (15 samples)
	minimum = 0 (15 samples)
	maximum = 15.2667 (15 samples)
Injected packet rate average = 0.0314628 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.091838 (15 samples)
Accepted packet rate average = 0.0314628 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.091838 (15 samples)
Injected flit rate average = 0.061204 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.137431 (15 samples)
Accepted flit rate average = 0.061204 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.215057 (15 samples)
Injected packet size average = 1.94528 (15 samples)
Accepted packet size average = 1.94528 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 62052 (inst/sec)
gpgpu_simulation_rate = 2204 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4015c8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,48501)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,48501)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,0,0) tid=(408,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (272,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (276,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (288,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (288,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (288,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (288,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (294,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (540,48501), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 541
gpu_sim_insn = 57344
gpu_ipc =     105.9963
gpu_tot_sim_cycle = 49042
gpu_tot_sim_insn = 1422492
gpu_tot_ipc =      29.0056
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11009
gpu_stall_icnt2sh    = 85821
gpu_total_sim_rate=64658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 81804
	L1I_total_cache_misses = 1109
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 570
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 705
	L1D_cache_core[2]: Access = 470, Miss = 309, Miss_rate = 0.657, Pending_hits = 108, Reservation_fails = 730
	L1D_cache_core[3]: Access = 653, Miss = 365, Miss_rate = 0.559, Pending_hits = 109, Reservation_fails = 691
	L1D_cache_core[4]: Access = 2196, Miss = 900, Miss_rate = 0.410, Pending_hits = 121, Reservation_fails = 613
	L1D_cache_core[5]: Access = 6429, Miss = 3058, Miss_rate = 0.476, Pending_hits = 437, Reservation_fails = 4948
	L1D_cache_core[6]: Access = 8404, Miss = 3235, Miss_rate = 0.385, Pending_hits = 501, Reservation_fails = 5006
	L1D_cache_core[7]: Access = 9013, Miss = 3453, Miss_rate = 0.383, Pending_hits = 566, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 8137, Miss = 3068, Miss_rate = 0.377, Pending_hits = 455, Reservation_fails = 4333
	L1D_cache_core[9]: Access = 8587, Miss = 3322, Miss_rate = 0.387, Pending_hits = 516, Reservation_fails = 4129
	L1D_cache_core[10]: Access = 8439, Miss = 3142, Miss_rate = 0.372, Pending_hits = 487, Reservation_fails = 4805
	L1D_cache_core[11]: Access = 8405, Miss = 3114, Miss_rate = 0.370, Pending_hits = 527, Reservation_fails = 4501
	L1D_cache_core[12]: Access = 6878, Miss = 2527, Miss_rate = 0.367, Pending_hits = 509, Reservation_fails = 4629
	L1D_cache_core[13]: Access = 3254, Miss = 923, Miss_rate = 0.284, Pending_hits = 330, Reservation_fails = 1323
	L1D_cache_core[14]: Access = 706, Miss = 386, Miss_rate = 0.547, Pending_hits = 117, Reservation_fails = 746
	L1D_total_cache_accesses = 72460
	L1D_total_cache_misses = 28399
	L1D_total_cache_miss_rate = 0.3919
	L1D_total_cache_pending_hits = 4987
	L1D_total_cache_reservation_fails = 42656
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 18349
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18109
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17458
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 80695
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1109
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
172, 172, 172, 172, 185, 185, 172, 159, 172, 172, 172, 172, 185, 172, 172, 159, 
gpgpu_n_tot_thrd_icount = 4794944
gpgpu_n_tot_w_icount = 149842
gpgpu_n_stall_shd_mem = 84167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11498
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 195605
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84167
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81208	W0_Idle:95509	W0_Scoreboard:289105	W1:41841	W2:19439	W3:12846	W4:8175	W5:5613	W6:3854	W7:3072	W8:2450	W9:2648	W10:2396	W11:2434	W12:3149	W13:2365	W14:2447	W15:1624	W16:1420	W17:1630	W18:833	W19:414	W20:224	W21:130	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 91984 {8:11498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 704 {8:88,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1563728 {136:11498,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11968 {136:88,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 634 
averagemflatency = 227 
max_icnt2mem_latency = 366 
max_icnt2sh_latency = 48155 
mrq_lat_table:1199 	96 	43 	54 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19938 	9454 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11838 	4571 	6228 	4949 	1825 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2200 	3383 	4891 	1024 	15 	0 	0 	1 	7 	63 	1073 	11611 	5195 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0         0         0       654       669       518       537       726       822       850       862         0         0         0         0 
dram[1]:      1125         0         0         0       507       531       526       990       966       871       871       882         0         0         0         0 
dram[2]:       272         0         0         0       644      1454       638       504       972       840       857       866         0         0         0         0 
dram[3]:         0         0         0         0       522       666       640       649       872       960       879       887         0         0         0         0 
dram[4]:         0         0         0         0       521       504      1776       788       965      2699       854       846         0         0         0         0 
dram[5]:         0         0         0         0       503       544       535       641       976       830       875       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 43.000000 44.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 42.000000 45.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 44.000000 41.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 46.000000 40.000000      -nan      -nan      -nan      -nan 
average row locality = 1413/53 = 26.660378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        30        30         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        30        29         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        30        28         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14        13         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        12         0         0         0         0 
total reads: 157
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1041    none      none      none        2170      2143      2204      2069      1735      1859      8303      8449    none      none      none      none  
dram[1]:          0    none      none      none        2228      2139      2031      1795      1651      1639      7940      7945    none      none      none      none  
dram[2]:          0    none      none      none        2395      2419      2275      2045      1796      1856      8094     13201    none      none      none      none  
dram[3]:     none      none      none      none        2554      2796      2170      2416      1824      2082      8392     12126    none      none      none      none  
dram[4]:     none      none      none      none        2260      2505      2197      1864      2212      2088      8605     10610    none      none      none      none  
dram[5]:     none      none      none      none        2160      2892      2207      2506      1949      2401      7683     12790    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       503       387       484       449       634       521       473       511         0         0         0         0
dram[1]:          0         0         0         0       387       384       424       387       469       430       429       411         0         0         0         0
dram[2]:          0         0         0         0       456       474       456       475       486       592       454       631         0         0         0         0
dram[3]:          0         0         0         0       466       586       447       523       415       503       443       607         0         0         0         0
dram[4]:          0         0         0         0       385       414       479       487       471       496       492       483         0         0         0         0
dram[5]:          0         0         0         0       429       518       521       558       491       513       509       592         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64720 n_nop=64260 n_act=11 n_pre=2 n_req=236 n_rd=422 n_write=25 bw_util=0.01381
n_activity=2712 dram_eff=0.3296
bk0: 6a 64648i bk1: 0a 64719i bk2: 0a 64721i bk3: 0a 64721i bk4: 20a 64646i bk5: 20a 64621i bk6: 64a 64504i bk7: 64a 64451i bk8: 64a 64549i bk9: 64a 64549i bk10: 60a 64447i bk11: 60a 64424i bk12: 0a 64718i bk13: 0a 64718i bk14: 0a 64718i bk15: 0a 64720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00469716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64720 n_nop=64264 n_act=9 n_pre=0 n_req=237 n_rd=420 n_write=27 bw_util=0.01381
n_activity=2596 dram_eff=0.3444
bk0: 4a 64698i bk1: 0a 64720i bk2: 0a 64721i bk3: 0a 64723i bk4: 20a 64642i bk5: 20a 64655i bk6: 64a 64518i bk7: 64a 64462i bk8: 64a 64568i bk9: 64a 64533i bk10: 60a 64458i bk11: 60a 64413i bk12: 0a 64717i bk13: 0a 64717i bk14: 0a 64717i bk15: 0a 64717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00369283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64720 n_nop=64261 n_act=9 n_pre=0 n_req=239 n_rd=422 n_write=28 bw_util=0.01391
n_activity=2750 dram_eff=0.3273
bk0: 4a 64698i bk1: 0a 64720i bk2: 0a 64722i bk3: 0a 64722i bk4: 20a 64662i bk5: 24a 64626i bk6: 64a 64543i bk7: 64a 64509i bk8: 64a 64566i bk9: 64a 64543i bk10: 60a 64436i bk11: 58a 64395i bk12: 0a 64717i bk13: 0a 64718i bk14: 0a 64719i bk15: 0a 64720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00205501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64720 n_nop=64274 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01354
n_activity=2518 dram_eff=0.3479
bk0: 0a 64720i bk1: 0a 64721i bk2: 0a 64721i bk3: 0a 64721i bk4: 20a 64642i bk5: 24a 64619i bk6: 64a 64531i bk7: 64a 64478i bk8: 64a 64565i bk9: 64a 64495i bk10: 60a 64438i bk11: 56a 64430i bk12: 0a 64718i bk13: 0a 64718i bk14: 0a 64719i bk15: 0a 64719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00394005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64720 n_nop=64269 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01369
n_activity=2592 dram_eff=0.3418
bk0: 0a 64720i bk1: 0a 64721i bk2: 0a 64722i bk3: 0a 64723i bk4: 20a 64649i bk5: 24a 64603i bk6: 64a 64523i bk7: 64a 64426i bk8: 64a 64537i bk9: 64a 64520i bk10: 60a 64386i bk11: 56a 64416i bk12: 0a 64715i bk13: 0a 64716i bk14: 0a 64718i bk15: 0a 64718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00859085
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64720 n_nop=64268 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01372
n_activity=2481 dram_eff=0.3579
bk0: 0a 64719i bk1: 0a 64720i bk2: 0a 64722i bk3: 0a 64722i bk4: 20a 64661i bk5: 24a 64608i bk6: 64a 64512i bk7: 64a 64496i bk8: 64a 64543i bk9: 64a 64475i bk10: 60a 64322i bk11: 56a 64432i bk12: 0a 64716i bk13: 0a 64718i bk14: 0a 64719i bk15: 0a 64719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00840544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2313, Miss = 107, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 2350, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2223, Miss = 106, Miss_rate = 0.048, Pending_hits = 6, Reservation_fails = 108
L2_cache_bank[3]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2279, Miss = 106, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 3153, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 67
L2_cache_bank[6]: Access = 2228, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2621, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2403, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2651, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2331, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2674, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 29551
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0425
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 400
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 76
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=75925
icnt_total_pkts_simt_to_mem=47654
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.42647
	minimum = 6
	maximum = 16
Network latency average = 8.29412
	minimum = 6
	maximum = 14
Slowest packet = 59070
Flit latency average = 6.39216
	minimum = 6
	maximum = 10
Slowest flit = 123511
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0046553
	minimum = 0 (at node 0)
	maximum = 0.0110906 (at node 8)
Accepted packet rate average = 0.0046553
	minimum = 0 (at node 0)
	maximum = 0.0110906 (at node 8)
Injected flit rate average = 0.0139659
	minimum = 0 (at node 0)
	maximum = 0.0369686 (at node 19)
Accepted flit rate average= 0.0139659
	minimum = 0 (at node 0)
	maximum = 0.0554529 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8513 (16 samples)
	minimum = 6 (16 samples)
	maximum = 86.6875 (16 samples)
Network latency average = 12.5075 (16 samples)
	minimum = 6 (16 samples)
	maximum = 69 (16 samples)
Flit latency average = 12.1489 (16 samples)
	minimum = 6 (16 samples)
	maximum = 66.8125 (16 samples)
Fragmentation average = 0.00421105 (16 samples)
	minimum = 0 (16 samples)
	maximum = 14.3125 (16 samples)
Injected packet rate average = 0.0297874 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0867913 (16 samples)
Accepted packet rate average = 0.0297874 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0867913 (16 samples)
Injected flit rate average = 0.0582517 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.131152 (16 samples)
Accepted flit rate average = 0.0582517 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.205081 (16 samples)
Injected packet size average = 1.95558 (16 samples)
Accepted packet size average = 1.95558 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 64658 (inst/sec)
gpgpu_simulation_rate = 2229 (cycle/sec)
Kernel Executed 8 times
Result stored in result.txt
