{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "7 " "Parallel compilation is enabled and will use up to 7 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1681455020366 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "7 4 " "Parallel compilation is enabled for 7 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1681455020366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hp 5CSTFD6D5F31I7 " "Selected device 5CSTFD6D5F31I7 for design \"hp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681455020428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681455020492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681455020492 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_7d12:auto_generated\|ram_block1a3 " "Atom \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_7d12:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1681455020645 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_7d12:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1681455020645 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681455021567 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681455021596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681455024706 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681455025022 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1681455039557 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "4 " "4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pci_tx pci_tx(n) " "differential I/O pin \"pci_tx\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pci_tx(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_tx } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pci_tx" } { 0 "pci_tx(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_tx(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681455039650 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sysclk sysclk(n) " "differential I/O pin \"sysclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sysclk(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { sysclk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sysclk" } { 0 "sysclk(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { sysclk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681455039650 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pci_refclk pci_refclk(n) " "differential I/O pin \"pci_refclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pci_refclk(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_refclk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pci_refclk" } { 0 "pci_refclk(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_refclk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681455039650 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pci_rx pci_rx(n) " "differential I/O pin \"pci_rx\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pci_rx(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_rx } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pci_rx" } { 0 "pci_rx(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_rx(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681455039650 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1681455039650 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681455041210 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1681455042099 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 5622 global CLKCTRL_G2 " "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 with 5622 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1681455042393 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681455042393 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pci_refclk~input~FITTER_INSERTEDCLKENA0 1 global CLKCTRL_G0 " "pci_refclk~input~FITTER_INSERTEDCLKENA0 with 1 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681455042393 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sysclk~inputCLKENA0 1383 global CLKCTRL_G9 " "sysclk~inputCLKENA0 with 1383 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681455042393 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681455042393 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681455042394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681455048237 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1681455048237 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455048360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681455048365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455048998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455048999 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455048999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049000 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049000 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049003 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049003 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049003 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049004 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049004 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049004 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at hps_m_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049004 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049004 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at hps_m_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049004 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at hps_m_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049005 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at hps_m_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049005 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049005 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049005 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049006 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049006 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049006 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049006 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049006 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049006 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049007 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049007 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049007 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049007 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049007 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049007 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 26 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at hps_m_hps_hps_io_border.sdc(26): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049008 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at hps_m_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049008 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 28 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(28): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049008 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049008 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049009 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049009 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049010 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049010 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049011 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049012 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049013 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049013 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049014 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049014 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049016 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049016 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049017 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049017 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049018 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049019 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049021 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049021 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049022 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049023 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049023 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049024 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049024 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049025 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049025 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049026 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049027 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049027 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049028 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049028 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049029 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681455049029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681455049029 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681455049029 ""}
{ "Info" "ISTA_SDC_FOUND" "hp.sdc " "Reading SDC File: 'hp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049030 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} " "create_clock -period 8.000 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681455049039 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1681455049039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681455049039 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049040 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049073 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049274 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1681455049274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681455049276 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681455049276 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681455049382 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1681455049382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681455049567 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1681455049567 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681455049579 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1681455049579 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1681455049581 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 34 clocks " "Found 34 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   pci_refclk " "  10.000   pci_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sv_reconfig_pma_testbus_clk_0 " "  10.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       sysclk " "  10.000       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681455049582 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681455049582 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681455049978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681455049979 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681455049984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681455050003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681455050035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681455050063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681455050064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681455050080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681455051512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "845 Block RAM " "Packed 845 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1681455051536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681455051536 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1681455052220 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681455052724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681455058674 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1681455061848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681455077273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681455089066 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681455099937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681455099937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681455106454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681455121074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681455121074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681455131918 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1681455131918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681455131918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681455131923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.33 " "Total time spent on timing analysis during the Fitter is 26.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681455139250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681455139558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681455143511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681455143523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681455147231 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681455165303 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681455166009 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681455166052 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1681455166052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.fit.smsg " "Generated suppressed messages file /home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681455166822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3795 " "Peak virtual memory: 3795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681455169407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 13:52:49 2023 " "Processing ended: Fri Apr 14 13:52:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681455169407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681455169407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:44 " "Total CPU time (on all processors): 00:06:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681455169407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681455169407 ""}
