# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do deco_7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/este0/Desktop/Esteban/TEC/2019\ -\ II\ Semestre/Taller\ de\ Diseno\ Digital/Lab2Ex1 {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1/deco_7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:41 on Aug 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1" C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1/deco_7.sv 
# -- Compiling module deco_7
# 
# Top level modules:
# 	deco_7
# End time: 22:06:41 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/este0/Desktop/Esteban/TEC/2019\ -\ II\ Semestre/Taller\ de\ Diseno\ Digital/Lab2Ex1 {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1/hex7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:41 on Aug 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1" C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1/hex7seg.sv 
# -- Compiling module hex7seg
# 
# Top level modules:
# 	hex7seg
# End time: 22:06:41 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/este0/Desktop/Esteban/TEC/2019\ -\ II\ Semestre/Taller\ de\ Diseno\ Digital/Lab2Ex1 {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1/deco_hex7seg_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:41 on Aug 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1" C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex1/deco_hex7seg_test.sv 
# -- Compiling module deco_hex7seg_test
# 
# Top level modules:
# 	deco_hex7seg_test
# End time: 22:06:41 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.deco_hex7seg_test
# vsim work.deco_hex7seg_test 
# Start time: 22:06:50 on Aug 15,2019
# Loading sv_std.std
# Loading work.deco_hex7seg_test
# Loading work.hex7seg
# Loading work.deco_7
add wave -position end  sim:/deco_hex7seg_test/display
add wave -position end  sim:/deco_hex7seg_test/enable
add wave -position end  sim:/deco_hex7seg_test/inputHex
add wave -position end  sim:/deco_hex7seg_test/x
run 1000
# End time: 22:10:49 on Aug 15,2019, Elapsed time: 0:03:59
# Errors: 0, Warnings: 0
