#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 13:52:39 2018
# Process ID: 16136
# Current directory: C:/Projects/2017/Arty_RGB_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21136 C:\Projects\2017\Arty_RGB_AXI\Arty_RGB_AXI.xpr
# Log file: C:/Projects/2017/Arty_RGB_AXI/vivado.log
# Journal file: C:/Projects/2017/Arty_RGB_AXI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/2017/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 835.699 ; gain = 128.992
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:user:Arty_RGB_AXI:1.0 - Arty_RGB_AXI_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 920.082 ; gain = 64.352
regenerate_bd_layout -routing
reset_target all [get_files  C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/design_1.bd]
delete_ip_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 942.074 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arty_RGB_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 563876d37853afad; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Arty_RGB_AXI_0_0, cache-ID = fb8b1082607f8ca1; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = bc911f9461e7b2f7; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mdm_1_0, cache-ID = aa2ae22e608a1d02; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_0_100M_0, cache-ID = 17debe51c3444444; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = 43f78277e18d16d9; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = 43f78277e18d16d9; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_bram_if_cntlr_0, cache-ID = a0101f188e94f5d2; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_bram_if_cntlr_0, cache-ID = 5bdd70a6c5dfd51d; cache size = 9.452 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_lmb_bram_0, cache-ID = 839cc8527671f267; cache size = 9.452 MB.
[Sat Apr  7 13:54:39 2018] Launched synth_1...
Run output will be captured here: C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.runs/synth_1/runme.log
[Sat Apr  7 13:54:39 2018] Launched impl_1...
Run output will be captured here: C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1039.875 ; gain = 88.137
open_run impl_1
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Parsing XDC File [C:/Projects/2017/Arty_RGB_AXI/.Xil/Vivado-16136-DESKTOP-CL37U4I/dcp20/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Projects/2017/Arty_RGB_AXI/.Xil/Vivado-16136-DESKTOP-CL37U4I/dcp20/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Projects/2017/Arty_RGB_AXI/.Xil/Vivado-16136-DESKTOP-CL37U4I/dcp20/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1803.273 ; gain = 472.992
Finished Parsing XDC File [C:/Projects/2017/Arty_RGB_AXI/.Xil/Vivado-16136-DESKTOP-CL37U4I/dcp20/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Projects/2017/Arty_RGB_AXI/.Xil/Vivado-16136-DESKTOP-CL37U4I/dcp20/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Projects/2017/Arty_RGB_AXI/.Xil/Vivado-16136-DESKTOP-CL37U4I/dcp20/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1807.328 ; gain = 4.055
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1807.328 ; gain = 4.055
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1883.926 ; gain = 844.051
file copy -force C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.runs/impl_1/design_1_wrapper.sysdef C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.sdk -hwspec C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.sdk -hwspec C:/Projects/2017/Arty_RGB_AXI/Arty_RGB_AXI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:01:11 2018...
