// Seed: 547659539
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input supply1 id_3,
    input logic id_4,
    input tri id_5
);
  initial begin
    {id_4, id_2} <= 1'h0;
    id_0 <= id_1;
  end
  wor id_7 = 1'b0;
  module_0(
      id_7, id_7, id_7
  );
  assign id_0 = 1 == id_1;
  assign id_7 = id_7;
endmodule
