solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1085200-1085250 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1085200-1085250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1085400-1085450 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1085400-1085450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1085500-1085550 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1085500-1085550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1086000-1086050 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1086000-1086050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1086300-1086350 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1086300-1086350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1086700-1086750 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1086700-1086750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1086800-1086850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1086800-1086850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1086900-1086950 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1086900-1086950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1087000-1087050 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1087000-1087050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1087600-1087650 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1087600-1087650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1087700-1087750 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1087700-1087750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1087800-1087850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084500-1084550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084500-1084550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084600-1084650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084600-1084650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084700-1084750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084700-1084750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084800-1084850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084800-1084850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084900-1084950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1084900-1084950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1085500-1085550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1085500-1085550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1086700-1086750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1086700-1086750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087000-1087050 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087000-1087050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087100-1087150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087100-1087150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087600-1087650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087600-1087650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087700-1087750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087700-1087750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087800-1087850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@1085200-1085250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@1085200-1085250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@1085700-1085750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@1085700-1085750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@1086200-1086250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@1086200-1086250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@1086800-1086850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@1086800-1086850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@1087400-1087450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@1087400-1087450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1085400-1085450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1085400-1085450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1085900-1085950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1085900-1085950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1086300-1086350 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1086300-1086350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1086900-1086950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1086900-1086950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1087500-1087550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1087500-1087550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@1085300-1085350 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@1085300-1085350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@1085800-1085850 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@1085800-1085850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1087800-1087850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1087800-1087850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1087900-1087950 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1087900-1087950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1084800-1084850 
solution 1 ctl_FSM/input_id_cmd@1084800-1084850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1084900-1084950 
solution 1 ctl_FSM/input_id_cmd@1084900-1084950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1085000-1085050 
solution 1 ctl_FSM/input_id_cmd@1085000-1085050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1085200-1085250 
solution 1 ctl_FSM/input_id_cmd@1085200-1085250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1086000-1086050 
solution 1 ctl_FSM/input_id_cmd@1086000-1086050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1086700-1086750 
solution 1 ctl_FSM/input_id_cmd@1086700-1086750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1086800-1086850 
solution 1 ctl_FSM/input_id_cmd@1086800-1086850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1087100-1087150 
solution 1 ctl_FSM/input_id_cmd@1087100-1087150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1087400-1087450 
solution 1 ctl_FSM/input_id_cmd@1087400-1087450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1087600-1087650 
solution 1 ctl_FSM/input_id_cmd@1087600-1087650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1087700-1087750 
solution 1 ctl_FSM/input_id_cmd@1087700-1087750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1087800-1087850 
solution 1 ctl_FSM/input_id_cmd@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1087700-1087750 
solution 1 ctl_FSM/input_irq@1087700-1087750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1087800-1087850 
solution 1 ctl_FSM/input_irq@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@1087700-1087750 
solution 1 ctl_FSM/input_rst@1087700-1087750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@1087800-1087850 
solution 1 ctl_FSM/input_rst@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1084550-1084600 
solution 1 ctl_FSM/reg_CurrState@1084550-1084600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1084750-1084800 
solution 1 ctl_FSM/reg_CurrState@1084750-1084800 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1084850-1084900 
solution 1 ctl_FSM/reg_CurrState@1084850-1084900 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1084950-1085000 
solution 1 ctl_FSM/reg_CurrState@1084950-1085000 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1085050-1085100 
solution 1 ctl_FSM/reg_CurrState@1085050-1085100 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1085150-1085200 
solution 1 ctl_FSM/reg_CurrState@1085150-1085200 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1085250-1085300 
solution 1 ctl_FSM/reg_CurrState@1085250-1085300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1086550-1086600 
solution 1 ctl_FSM/reg_CurrState@1086550-1086600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1086650-1086700 
solution 1 ctl_FSM/reg_CurrState@1086650-1086700 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1086750-1086800 
solution 1 ctl_FSM/reg_CurrState@1086750-1086800 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1087150-1087200 
solution 1 ctl_FSM/reg_CurrState@1087150-1087200 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1087250-1087300 
solution 1 ctl_FSM/reg_CurrState@1087250-1087300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1084500-1084550 
solution 1 ctl_FSM/reg_NextState@1084500-1084550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1084600-1084650 
solution 1 ctl_FSM/reg_NextState@1084600-1084650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1084900-1084950 
solution 1 ctl_FSM/reg_NextState@1084900-1084950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1085200-1085250 
solution 1 ctl_FSM/reg_NextState@1085200-1085250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1085400-1085450 
solution 1 ctl_FSM/reg_NextState@1085400-1085450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1086200-1086250 
solution 1 ctl_FSM/reg_NextState@1086200-1086250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1086800-1086850 
solution 1 ctl_FSM/reg_NextState@1086800-1086850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1086900-1086950 
solution 1 ctl_FSM/reg_NextState@1086900-1086950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1087000-1087050 
solution 1 ctl_FSM/reg_NextState@1087000-1087050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1087600-1087650 
solution 1 ctl_FSM/reg_NextState@1087600-1087650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1087700-1087750 
solution 1 ctl_FSM/reg_NextState@1087700-1087750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1087800-1087850 
solution 1 ctl_FSM/reg_NextState@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_clr@1087800-1087850 
solution 1 ctl_FSM/reg_id2ra_ctl_clr@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_cls@1087800-1087850 
solution 1 ctl_FSM/reg_id2ra_ctl_cls@1087800-1087850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_ra2exec_ctl_clr@1087900-1087950 
solution 1 ctl_FSM/reg_ra2exec_ctl_clr@1087900-1087950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_clr@1087800-1087850 
solution 1 decode_pipe/input_id2ra_ctl_clr@1087800-1087850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_cls@1087800-1087850 
solution 1 decode_pipe/input_id2ra_ctl_cls@1087800-1087850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1084600-1084650 
solution 1 decode_pipe/input_ins_i@1084600-1084650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1084800-1084850 
solution 1 decode_pipe/input_ins_i@1084800-1084850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1084900-1084950 
solution 1 decode_pipe/input_ins_i@1084900-1084950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1085200-1085250 
solution 1 decode_pipe/input_ins_i@1085200-1085250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1085400-1085450 
solution 1 decode_pipe/input_ins_i@1085400-1085450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1085700-1085750 
solution 1 decode_pipe/input_ins_i@1085700-1085750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1086000-1086050 
solution 1 decode_pipe/input_ins_i@1086000-1086050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1086800-1086850 
solution 1 decode_pipe/input_ins_i@1086800-1086850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1087100-1087150 
solution 1 decode_pipe/input_ins_i@1087100-1087150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1087600-1087650 
solution 1 decode_pipe/input_ins_i@1087600-1087650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1087700-1087750 
solution 1 decode_pipe/input_ins_i@1087700-1087750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1087800-1087850 
solution 1 decode_pipe/input_ins_i@1087800-1087850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1087800-1087850 
solution 1 decode_pipe/input_pause@1087800-1087850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1087900-1087950 
solution 1 decode_pipe/input_pause@1087900-1087950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ra2ex_ctl_clr@1087900-1087950 
solution 1 decode_pipe/input_ra2ex_ctl_clr@1087900-1087950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2064@1087800-1087850 
solution 1 decode_pipe/wire_BUS2064@1087800-1087850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_dmem_ctl_ur_o@1088000-1088050 
solution 1 decode_pipe/wire_dmem_ctl_ur_o@1088000-1088050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1084600-1084650 
solution 1 decode_pipe/wire_fsm_dly@1084600-1084650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1084800-1084850 
solution 1 decode_pipe/wire_fsm_dly@1084800-1084850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1084900-1084950 
solution 1 decode_pipe/wire_fsm_dly@1084900-1084950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1085000-1085050 
solution 1 decode_pipe/wire_fsm_dly@1085000-1085050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1085200-1085250 
solution 1 decode_pipe/wire_fsm_dly@1085200-1085250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1085400-1085450 
solution 1 decode_pipe/wire_fsm_dly@1085400-1085450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1086000-1086050 
solution 1 decode_pipe/wire_fsm_dly@1086000-1086050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1086800-1086850 
solution 1 decode_pipe/wire_fsm_dly@1086800-1086850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1087100-1087150 
solution 1 decode_pipe/wire_fsm_dly@1087100-1087150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1087600-1087650 
solution 1 decode_pipe/wire_fsm_dly@1087600-1087650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1087700-1087750 
solution 1 decode_pipe/wire_fsm_dly@1087700-1087750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1087800-1087850 
solution 1 decode_pipe/wire_fsm_dly@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@1086000-1086050 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@1086000-1086050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@1086100-1086150 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@1086100-1086150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@1086300-1086350 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@1086300-1086350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5@1086900-1086950 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5@1086900-1086950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5@1087500-1087550 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5@1087500-1087550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5@1087600-1087650 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5@1087600-1087650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@1085100-1085150 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@1085100-1085150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@1085600-1085650 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@1085600-1085650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@1085400-1085450 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@1085400-1085450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@1085900-1085950 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@1085900-1085950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@1086400-1086450 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@1086400-1086450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@1086700-1086750 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@1086700-1086750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@1087000-1087050 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@1087000-1087050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_5@1084500-1084550 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_5@1084500-1084550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_5@1084700-1084750 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_5@1084700-1084750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_5@1084900-1084950 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_5@1084900-1084950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_5@1084600-1084650 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_5@1084600-1084650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_5@1084800-1084850 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_5@1084800-1084850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_5@1087700-1087750 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_5@1087700-1087750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_25/stmt_10@1087800-1087850 
solution 1 decoder/always_1/block_1/case_1/block_25/stmt_10@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_25/stmt_5@1087800-1087850 
solution 1 decoder/always_1/block_1/case_1/block_25/stmt_5@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1085000-1085050 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1085000-1085050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1085500-1085550 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1085500-1085550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1086500-1086550 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1086500-1086550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1086600-1086650 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1086600-1086650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1087100-1087150 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1087100-1087150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1087200-1087250 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1087200-1087250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_28/stmt_5@1087300-1087350 
solution 1 decoder/always_1/block_1/case_1/block_28/stmt_5@1087300-1087350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_4/stmt_5@1086200-1086250 
solution 1 decoder/always_1/block_1/case_1/block_4/stmt_5@1086200-1086250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_4/stmt_5@1086800-1086850 
solution 1 decoder/always_1/block_1/case_1/block_4/stmt_5@1086800-1086850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_4/stmt_5@1087400-1087450 
solution 1 decoder/always_1/block_1/case_1/block_4/stmt_5@1087400-1087450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_6/stmt_5@1085200-1085250 
solution 1 decoder/always_1/block_1/case_1/block_6/stmt_5@1085200-1085250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_6/stmt_5@1085700-1085750 
solution 1 decoder/always_1/block_1/case_1/block_6/stmt_5@1085700-1085750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1084600-1084650 
solution 1 decoder/input_ins_i@1084600-1084650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1084800-1084850 
solution 1 decoder/input_ins_i@1084800-1084850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1084900-1084950 
solution 1 decoder/input_ins_i@1084900-1084950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1085200-1085250 
solution 1 decoder/input_ins_i@1085200-1085250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1085400-1085450 
solution 1 decoder/input_ins_i@1085400-1085450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1085700-1085750 
solution 1 decoder/input_ins_i@1085700-1085750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1086000-1086050 
solution 1 decoder/input_ins_i@1086000-1086050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1086800-1086850 
solution 1 decoder/input_ins_i@1086800-1086850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1087100-1087150 
solution 1 decoder/input_ins_i@1087100-1087150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1087600-1087650 
solution 1 decoder/input_ins_i@1087600-1087650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1087700-1087750 
solution 1 decoder/input_ins_i@1087700-1087750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1087800-1087850 
solution 1 decoder/input_ins_i@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_dmem_ctl@1087800-1087850 
solution 1 decoder/reg_dmem_ctl@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1084800-1084850 
solution 1 decoder/reg_fsm_dly@1084800-1084850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1085000-1085050 
solution 1 decoder/reg_fsm_dly@1085000-1085050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1085200-1085250 
solution 1 decoder/reg_fsm_dly@1085200-1085250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1085600-1085650 
solution 1 decoder/reg_fsm_dly@1085600-1085650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1085700-1085750 
solution 1 decoder/reg_fsm_dly@1085700-1085750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1086000-1086050 
solution 1 decoder/reg_fsm_dly@1086000-1086050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1086800-1086850 
solution 1 decoder/reg_fsm_dly@1086800-1086850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1087100-1087150 
solution 1 decoder/reg_fsm_dly@1087100-1087150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1087400-1087450 
solution 1 decoder/reg_fsm_dly@1087400-1087450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1087600-1087650 
solution 1 decoder/reg_fsm_dly@1087600-1087650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1087700-1087750 
solution 1 decoder/reg_fsm_dly@1087700-1087750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1087800-1087850 
solution 1 decoder/reg_fsm_dly@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1085100-1085150 
solution 1 decoder/wire_inst_func@1085100-1085150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1085600-1085650 
solution 1 decoder/wire_inst_func@1085600-1085650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1086000-1086050 
solution 1 decoder/wire_inst_func@1086000-1086050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1086100-1086150 
solution 1 decoder/wire_inst_func@1086100-1086150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1086300-1086350 
solution 1 decoder/wire_inst_func@1086300-1086350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1086900-1086950 
solution 1 decoder/wire_inst_func@1086900-1086950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1087500-1087550 
solution 1 decoder/wire_inst_func@1087500-1087550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@1087600-1087650 
solution 1 decoder/wire_inst_func@1087600-1087650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1084500-1084550 
solution 1 decoder/wire_inst_op@1084500-1084550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1084900-1084950 
solution 1 decoder/wire_inst_op@1084900-1084950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1087100-1087150 
solution 1 decoder/wire_inst_op@1087100-1087150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1087700-1087750 
solution 1 decoder/wire_inst_op@1087700-1087750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1087800-1087850 
solution 1 decoder/wire_inst_op@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087800-1087850 
solution 1 dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087900-1087950 
solution 1 dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/input_clr@1087800-1087850 
solution 1 dmem_ctl_reg_clr_cls/input_clr@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/input_clr@1087900-1087950 
solution 1 dmem_ctl_reg_clr_cls/input_clr@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/input_cls@1087800-1087850 
solution 1 dmem_ctl_reg_clr_cls/input_cls@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/input_cls@1087900-1087950 
solution 1 dmem_ctl_reg_clr_cls/input_cls@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1087800-1087850 
solution 1 dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1087900-1087950 
solution 1 dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1087850-1087900 
solution 1 dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1087850-1087900 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1087950-1088000 
solution 1 dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1087950-1088000 
solution 1 i_mips_core/MEM_CTL/i_mem_addr_ctl:mem_addr_ctl/always_1/case_1/block_1/case_1/stmt_3@1088000-1088050 
solution 1 mem_addr_ctl/always_1/case_1/block_1/case_1/stmt_3@1088000-1088050 
solution 1 i_mips_core/MEM_CTL/i_mem_addr_ctl:mem_addr_ctl/input_ctl@1088000-1088050 
solution 1 mem_addr_ctl/input_ctl@1088000-1088050 
solution 1 i_mips_core/MEM_CTL/i_mem_addr_ctl:mem_addr_ctl/reg_wr_en@1088000-1088050 
solution 1 mem_addr_ctl/reg_wr_en@1088000-1088050 
solution 1 i_mips_core/MEM_CTL:mem_module/input_dmem_ctl@1088000-1088050 
solution 1 mem_module/input_dmem_ctl@1088000-1088050 
solution 1 i_mips_core/MEM_CTL:mem_module/wire_Zz_wr_en@1088000-1088050 
solution 1 mem_module/wire_Zz_wr_en@1088000-1088050 
solution 1 i_mips_core/MEM_CTL:mem_module/wire_dmem_ctl_s@1088000-1088050 
solution 1 mem_module/wire_dmem_ctl_s@1088000-1088050 
solution 1 i_mips_core:mips_core/input_irq_i@1087700-1087750 
solution 1 mips_core/input_irq_i@1087700-1087750 
solution 1 i_mips_core:mips_core/input_irq_i@1087800-1087850 
solution 1 mips_core/input_irq_i@1087800-1087850 
solution 1 i_mips_core:mips_core/input_pause@1087800-1087850 
solution 1 mips_core/input_pause@1087800-1087850 
solution 1 i_mips_core:mips_core/input_pause@1087900-1087950 
solution 1 mips_core/input_pause@1087900-1087950 
solution 1 i_mips_core:mips_core/input_rst@1087700-1087750 
solution 1 mips_core/input_rst@1087700-1087750 
solution 1 i_mips_core:mips_core/input_rst@1087800-1087850 
solution 1 mips_core/input_rst@1087800-1087850 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1084600-1084650 
solution 1 mips_core/input_zz_ins_i@1084600-1084650 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1084800-1084850 
solution 1 mips_core/input_zz_ins_i@1084800-1084850 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1084900-1084950 
solution 1 mips_core/input_zz_ins_i@1084900-1084950 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1085000-1085050 
solution 1 mips_core/input_zz_ins_i@1085000-1085050 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1085200-1085250 
solution 1 mips_core/input_zz_ins_i@1085200-1085250 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1085500-1085550 
solution 1 mips_core/input_zz_ins_i@1085500-1085550 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1085700-1085750 
solution 1 mips_core/input_zz_ins_i@1085700-1085750 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1086800-1086850 
solution 1 mips_core/input_zz_ins_i@1086800-1086850 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1087100-1087150 
solution 1 mips_core/input_zz_ins_i@1087100-1087150 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1087600-1087650 
solution 1 mips_core/input_zz_ins_i@1087600-1087650 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1087700-1087750 
solution 1 mips_core/input_zz_ins_i@1087700-1087750 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1087800-1087850 
solution 1 mips_core/input_zz_ins_i@1087800-1087850 
solution 1 i_mips_core:mips_core/wire_BUS197@1084800-1084850 
solution 1 mips_core/wire_BUS197@1084800-1084850 
solution 1 i_mips_core:mips_core/wire_BUS197@1084900-1084950 
solution 1 mips_core/wire_BUS197@1084900-1084950 
solution 1 i_mips_core:mips_core/wire_BUS197@1085000-1085050 
solution 1 mips_core/wire_BUS197@1085000-1085050 
solution 1 i_mips_core:mips_core/wire_BUS197@1085200-1085250 
solution 1 mips_core/wire_BUS197@1085200-1085250 
solution 1 i_mips_core:mips_core/wire_BUS197@1085600-1085650 
solution 1 mips_core/wire_BUS197@1085600-1085650 
solution 1 i_mips_core:mips_core/wire_BUS197@1086000-1086050 
solution 1 mips_core/wire_BUS197@1086000-1086050 
solution 1 i_mips_core:mips_core/wire_BUS197@1086800-1086850 
solution 1 mips_core/wire_BUS197@1086800-1086850 
solution 1 i_mips_core:mips_core/wire_BUS197@1087100-1087150 
solution 1 mips_core/wire_BUS197@1087100-1087150 
solution 1 i_mips_core:mips_core/wire_BUS197@1087400-1087450 
solution 1 mips_core/wire_BUS197@1087400-1087450 
solution 1 i_mips_core:mips_core/wire_BUS197@1087600-1087650 
solution 1 mips_core/wire_BUS197@1087600-1087650 
solution 1 i_mips_core:mips_core/wire_BUS197@1087700-1087750 
solution 1 mips_core/wire_BUS197@1087700-1087750 
solution 1 i_mips_core:mips_core/wire_BUS197@1087800-1087850 
solution 1 mips_core/wire_BUS197@1087800-1087850 
solution 1 i_mips_core:mips_core/wire_BUS5985@1088000-1088050 
solution 1 mips_core/wire_BUS5985@1088000-1088050 
solution 1 i_mips_core:mips_core/wire_NET1572@1087800-1087850 
solution 1 mips_core/wire_NET1572@1087800-1087850 
solution 1 i_mips_core:mips_core/wire_NET1606@1087800-1087850 
solution 1 mips_core/wire_NET1606@1087800-1087850 
solution 1 i_mips_core:mips_core/wire_NET1640@1087900-1087950 
solution 1 mips_core/wire_NET1640@1087900-1087950 
solution 1 i_mips_core:mips_core/wire_zz_wr_en_o@1088000-1088050 
solution 1 mips_core/wire_zz_wr_en_o@1088000-1088050 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1087600-1087650 
solution 1 mips_dvc/always_6/stmt_1@1087600-1087650 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1087700-1087750 
solution 1 mips_dvc/always_6/stmt_1@1087700-1087750 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084050-1084100 
solution 1 mips_dvc/reg_cmd@1084050-1084100 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084150-1084200 
solution 1 mips_dvc/reg_cmd@1084150-1084200 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084250-1084300 
solution 1 mips_dvc/reg_cmd@1084250-1084300 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084350-1084400 
solution 1 mips_dvc/reg_cmd@1084350-1084400 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084450-1084500 
solution 1 mips_dvc/reg_cmd@1084450-1084500 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084550-1084600 
solution 1 mips_dvc/reg_cmd@1084550-1084600 
solution 1 imips_dvc:mips_dvc/reg_cmd@1084650-1084700 
solution 1 mips_dvc/reg_cmd@1084650-1084700 
solution 1 imips_dvc:mips_dvc/reg_cmd@1085350-1085400 
solution 1 mips_dvc/reg_cmd@1085350-1085400 
solution 1 imips_dvc:mips_dvc/reg_cmd@1085450-1085500 
solution 1 mips_dvc/reg_cmd@1085450-1085500 
solution 1 imips_dvc:mips_dvc/reg_cmd@1085550-1085600 
solution 1 mips_dvc/reg_cmd@1085550-1085600 
solution 1 imips_dvc:mips_dvc/reg_cmd@1085650-1085700 
solution 1 mips_dvc/reg_cmd@1085650-1085700 
solution 1 imips_dvc:mips_dvc/reg_cmd@1085750-1085800 
solution 1 mips_dvc/reg_cmd@1085750-1085800 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1087650-1087700 
solution 1 mips_dvc/reg_irq_req_o@1087650-1087700 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1087750-1087800 
solution 1 mips_dvc/reg_irq_req_o@1087750-1087800 
solution 1 :mips_sys/constraint_zz_wr_en_o@1087950-1088050 
solution 1 mips_sys/constraint_zz_wr_en_o@1087950-1088050 
solution 1 :mips_sys/constraint_zz_wr_en_o@1088000-1088050 
solution 1 mips_sys/constraint_zz_wr_en_o@1088000-1088050 
solution 1 :mips_sys/input_pause@1087800-1087850 
solution 1 mips_sys/input_pause@1087800-1087850 
solution 1 :mips_sys/input_pause@1087900-1087950 
solution 1 mips_sys/input_pause@1087900-1087950 
solution 1 :mips_sys/input_rst@1087700-1087750 
solution 1 mips_sys/input_rst@1087700-1087750 
solution 1 :mips_sys/input_rst@1087800-1087850 
solution 1 mips_sys/input_rst@1087800-1087850 
solution 1 :mips_sys/input_zz_ins_i@1084600-1084650 
solution 1 mips_sys/input_zz_ins_i@1084600-1084650 
solution 1 :mips_sys/input_zz_ins_i@1085000-1085050 
solution 1 mips_sys/input_zz_ins_i@1085000-1085050 
solution 1 :mips_sys/input_zz_ins_i@1085200-1085250 
solution 1 mips_sys/input_zz_ins_i@1085200-1085250 
solution 1 :mips_sys/input_zz_ins_i@1085400-1085450 
solution 1 mips_sys/input_zz_ins_i@1085400-1085450 
solution 1 :mips_sys/input_zz_ins_i@1085500-1085550 
solution 1 mips_sys/input_zz_ins_i@1085500-1085550 
solution 1 :mips_sys/input_zz_ins_i@1085600-1085650 
solution 1 mips_sys/input_zz_ins_i@1085600-1085650 
solution 1 :mips_sys/input_zz_ins_i@1085700-1085750 
solution 1 mips_sys/input_zz_ins_i@1085700-1085750 
solution 1 :mips_sys/input_zz_ins_i@1086800-1086850 
solution 1 mips_sys/input_zz_ins_i@1086800-1086850 
solution 1 :mips_sys/input_zz_ins_i@1087100-1087150 
solution 1 mips_sys/input_zz_ins_i@1087100-1087150 
solution 1 :mips_sys/input_zz_ins_i@1087600-1087650 
solution 1 mips_sys/input_zz_ins_i@1087600-1087650 
solution 1 :mips_sys/input_zz_ins_i@1087700-1087750 
solution 1 mips_sys/input_zz_ins_i@1087700-1087750 
solution 1 :mips_sys/input_zz_ins_i@1087800-1087850 
solution 1 mips_sys/input_zz_ins_i@1087800-1087850 
solution 1 :mips_sys/wire_w_irq@1087700-1087750 
solution 1 mips_sys/wire_w_irq@1087700-1087750 
solution 1 :mips_sys/wire_w_irq@1087800-1087850 
solution 1 mips_sys/wire_w_irq@1087800-1087850 
solution 1 :mips_sys/wire_zz_wr_en_o@1088000-1088050 
solution 1 mips_sys/wire_zz_wr_en_o@1088000-1088050 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_dmem_ctl_i@1087800-1087850 
solution 1 pipelinedregs/input_dmem_ctl_i@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_clr@1087800-1087850 
solution 1 pipelinedregs/input_id2ra_ctl_clr@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_cls@1087800-1087850 
solution 1 pipelinedregs/input_id2ra_ctl_cls@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1087800-1087850 
solution 1 pipelinedregs/input_pause@1087800-1087850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1087900-1087950 
solution 1 pipelinedregs/input_pause@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ra2ex_ctl_clr@1087900-1087950 
solution 1 pipelinedregs/input_ra2ex_ctl_clr@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5666@1087900-1087950 
solution 1 pipelinedregs/wire_BUS5666@1087900-1087950 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_dmem_ctl_ur_o@1088000-1088050 
solution 1 pipelinedregs/wire_dmem_ctl_ur_o@1088000-1088050 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1085200-1085250 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1085700-1085750 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1086700-1086750 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1086800-1086850 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087300-1087350 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087400-1087450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087500-1087550 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1085200-1085250 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1085200-1085250 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1085700-1085750 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1085700-1085750 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1086700-1086750 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1086700-1086750 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1086800-1086850 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1086800-1086850 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087300-1087350 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087300-1087350 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087400-1087450 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087400-1087450 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087500-1087550 i_mips_core/cop_data_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1087500-1087550 
solution 1 r32_reg_clr_cls/input_r32_i@1085200-1085250 
solution 1 r32_reg_clr_cls/input_r32_i@1085700-1085750 
solution 1 r32_reg_clr_cls/input_r32_i@1086700-1086750 
solution 1 r32_reg_clr_cls/input_r32_i@1086800-1086850 
solution 1 r32_reg_clr_cls/input_r32_i@1087300-1087350 
solution 1 r32_reg_clr_cls/input_r32_i@1087400-1087450 
solution 1 r32_reg_clr_cls/input_r32_i@1087500-1087550 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1085200-1085250 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1085200-1085250 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1085700-1085750 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1085700-1085750 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1086700-1086750 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1086700-1086750 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1086800-1086850 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1086800-1086850 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1087300-1087350 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1087300-1087350 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1087400-1087450 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1087400-1087450 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1087500-1087550 i_mips_core/cop_data_reg:r32_reg_clr_cls/input_r32_i@1087500-1087550 
solution 1 r32_reg_clr_cls/reg_r32_o@1085250-1085300 
solution 1 r32_reg_clr_cls/reg_r32_o@1085750-1085800 
solution 1 r32_reg_clr_cls/reg_r32_o@1086750-1086800 
solution 1 r32_reg_clr_cls/reg_r32_o@1086850-1086900 
solution 1 r32_reg_clr_cls/reg_r32_o@1087350-1087400 
solution 1 r32_reg_clr_cls/reg_r32_o@1087450-1087500 
solution 1 r32_reg_clr_cls/reg_r32_o@1087550-1087600 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1085250-1085300 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1085250-1085300 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1085750-1085800 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1085750-1085800 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1086750-1086800 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1086750-1086800 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1086850-1086900 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1086850-1086900 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1087350-1087400 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1087350-1087400 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1087450-1087500 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1087450-1087500 
solution 2 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1087550-1087600 i_mips_core/cop_data_reg:r32_reg_clr_cls/reg_r32_o@1087550-1087600 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1084800-1084850 
solution 1 rf_stage/input_id_cmd@1084800-1084850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1084900-1084950 
solution 1 rf_stage/input_id_cmd@1084900-1084950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1085200-1085250 
solution 1 rf_stage/input_id_cmd@1085200-1085250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1085500-1085550 
solution 1 rf_stage/input_id_cmd@1085500-1085550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1086000-1086050 
solution 1 rf_stage/input_id_cmd@1086000-1086050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1086400-1086450 
solution 1 rf_stage/input_id_cmd@1086400-1086450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1086700-1086750 
solution 1 rf_stage/input_id_cmd@1086700-1086750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1086800-1086850 
solution 1 rf_stage/input_id_cmd@1086800-1086850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1087100-1087150 
solution 1 rf_stage/input_id_cmd@1087100-1087150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1087600-1087650 
solution 1 rf_stage/input_id_cmd@1087600-1087650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1087700-1087750 
solution 1 rf_stage/input_id_cmd@1087700-1087750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1087800-1087850 
solution 1 rf_stage/input_id_cmd@1087800-1087850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1087700-1087750 
solution 1 rf_stage/input_irq_i@1087700-1087750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1087800-1087850 
solution 1 rf_stage/input_irq_i@1087800-1087850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@1087700-1087750 
solution 1 rf_stage/input_rst_i@1087700-1087750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@1087800-1087850 
solution 1 rf_stage/input_rst_i@1087800-1087850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_clr_o@1087800-1087850 
solution 1 rf_stage/wire_id2ra_ctl_clr_o@1087800-1087850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_cls_o@1087800-1087850 
solution 1 rf_stage/wire_id2ra_ctl_cls_o@1087800-1087850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ra2ex_ctl_clr_o@1087900-1087950 
solution 1 rf_stage/wire_ra2ex_ctl_clr_o@1087900-1087950 
