package readers

// AMD
const (
	MSR_AMD_RAPL_POWER_UNIT int64 = 0xc0010299

	MSR_AMD_PKG_ENERGY_STATUS int64 = 0xc001029B
	MSR_AMD_PP0_ENERGY_STATUS int64 = 0xc001029A
)

// INTEL
const (
	MSR_INTEL_RAPL_POWER_UNIT int64 = 0x606

	/* Package RAPL Domain */
	MSR_PKG_RAPL_POWER_LIMIT    int64 = 0x610
	MSR_INTEL_PKG_ENERGY_STATUS int64 = 0x611
	MSR_PKG_PERF_STATUS         int64 = 0x613
	MSR_PKG_POWER_INFO          int64 = 0x614

	/* PP0 RAPL Domain */
	MSR_PP0_POWER_LIMIT         int64 = 0x638
	MSR_INTEL_PP0_ENERGY_STATUS int64 = 0x639
	MSR_PP0_POLICY              int64 = 0x63A
	MSR_PP0_PERF_STATUS         int64 = 0x63B

	/* PP1 RAPL Domain, may reflect to uncore devices */
	MSR_PP1_POWER_LIMIT   int64 = 0x640
	MSR_PP1_ENERGY_STATUS int64 = 0x641
	MSR_PP1_POLICY        int64 = 0x642

	/* DRAM RAPL Domain */
	MSR_DRAM_POWER_LIMIT   int64 = 0x618
	MSR_DRAM_ENERGY_STATUS int64 = 0x619
	MSR_DRAM_PERF_STATUS   int64 = 0x61B
	MSR_DRAM_POWER_INFO    int64 = 0x61C

	/* PSYS RAPL Domain */
	MSR_PLATFORM_ENERGY_STATUS int64 = 0x64d

	/* RAPL UNIT BITMASK */
	POWER_UNIT_OFFSET int64 = 0
	POWER_UNIT_MASK   int64 = 0x0F

	ENERGY_UNIT_OFFSET int64 = 0x08
	ENERGY_UNIT_MASK   int64 = 0x1F00

	TIME_UNIT_OFFSET int64 = 0x10
	TIME_UNIT_MASK   int64 = 0xF000
)
